
freeRTOS_testing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081a0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000268  08008370  08008370  00018370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080085d8  080085d8  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080085d8  080085d8  000185d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080085e0  080085e0  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080085e0  080085e0  000185e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080085e4  080085e4  000185e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080085e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004f88  20000074  0800865c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004ffc  0800865c  00024ffc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025c2d  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047a7  00000000  00000000  00045cd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ae0  00000000  00000000  0004a478  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001938  00000000  00000000  0004bf58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025cf7  00000000  00000000  0004d890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ee5d  00000000  00000000  00073587  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e3052  00000000  00000000  000923e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00175436  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000770c  00000000  00000000  0017548c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000074 	.word	0x20000074
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008358 	.word	0x08008358

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000078 	.word	0x20000078
 800020c:	08008358 	.word	0x08008358

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96e 	b.w	80005b4 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468c      	mov	ip, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	f040 8083 	bne.w	8000406 <__udivmoddi4+0x116>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d947      	bls.n	8000396 <__udivmoddi4+0xa6>
 8000306:	fab2 f282 	clz	r2, r2
 800030a:	b142      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030c:	f1c2 0020 	rsb	r0, r2, #32
 8000310:	fa24 f000 	lsr.w	r0, r4, r0
 8000314:	4091      	lsls	r1, r2
 8000316:	4097      	lsls	r7, r2
 8000318:	ea40 0c01 	orr.w	ip, r0, r1
 800031c:	4094      	lsls	r4, r2
 800031e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000322:	0c23      	lsrs	r3, r4, #16
 8000324:	fbbc f6f8 	udiv	r6, ip, r8
 8000328:	fa1f fe87 	uxth.w	lr, r7
 800032c:	fb08 c116 	mls	r1, r8, r6, ip
 8000330:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000334:	fb06 f10e 	mul.w	r1, r6, lr
 8000338:	4299      	cmp	r1, r3
 800033a:	d909      	bls.n	8000350 <__udivmoddi4+0x60>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000342:	f080 8119 	bcs.w	8000578 <__udivmoddi4+0x288>
 8000346:	4299      	cmp	r1, r3
 8000348:	f240 8116 	bls.w	8000578 <__udivmoddi4+0x288>
 800034c:	3e02      	subs	r6, #2
 800034e:	443b      	add	r3, r7
 8000350:	1a5b      	subs	r3, r3, r1
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb3 f0f8 	udiv	r0, r3, r8
 8000358:	fb08 3310 	mls	r3, r8, r0, r3
 800035c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000360:	fb00 fe0e 	mul.w	lr, r0, lr
 8000364:	45a6      	cmp	lr, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x8c>
 8000368:	193c      	adds	r4, r7, r4
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295
 800036e:	f080 8105 	bcs.w	800057c <__udivmoddi4+0x28c>
 8000372:	45a6      	cmp	lr, r4
 8000374:	f240 8102 	bls.w	800057c <__udivmoddi4+0x28c>
 8000378:	3802      	subs	r0, #2
 800037a:	443c      	add	r4, r7
 800037c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000380:	eba4 040e 	sub.w	r4, r4, lr
 8000384:	2600      	movs	r6, #0
 8000386:	b11d      	cbz	r5, 8000390 <__udivmoddi4+0xa0>
 8000388:	40d4      	lsrs	r4, r2
 800038a:	2300      	movs	r3, #0
 800038c:	e9c5 4300 	strd	r4, r3, [r5]
 8000390:	4631      	mov	r1, r6
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	b902      	cbnz	r2, 800039a <__udivmoddi4+0xaa>
 8000398:	deff      	udf	#255	; 0xff
 800039a:	fab2 f282 	clz	r2, r2
 800039e:	2a00      	cmp	r2, #0
 80003a0:	d150      	bne.n	8000444 <__udivmoddi4+0x154>
 80003a2:	1bcb      	subs	r3, r1, r7
 80003a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a8:	fa1f f887 	uxth.w	r8, r7
 80003ac:	2601      	movs	r6, #1
 80003ae:	fbb3 fcfe 	udiv	ip, r3, lr
 80003b2:	0c21      	lsrs	r1, r4, #16
 80003b4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003bc:	fb08 f30c 	mul.w	r3, r8, ip
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0xe4>
 80003c4:	1879      	adds	r1, r7, r1
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0xe2>
 80003cc:	428b      	cmp	r3, r1
 80003ce:	f200 80e9 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1ac9      	subs	r1, r1, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003e0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x10c>
 80003ec:	193c      	adds	r4, r7, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x10a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80d9 	bhi.w	80005ac <__udivmoddi4+0x2bc>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e7bf      	b.n	8000386 <__udivmoddi4+0x96>
 8000406:	428b      	cmp	r3, r1
 8000408:	d909      	bls.n	800041e <__udivmoddi4+0x12e>
 800040a:	2d00      	cmp	r5, #0
 800040c:	f000 80b1 	beq.w	8000572 <__udivmoddi4+0x282>
 8000410:	2600      	movs	r6, #0
 8000412:	e9c5 0100 	strd	r0, r1, [r5]
 8000416:	4630      	mov	r0, r6
 8000418:	4631      	mov	r1, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	fab3 f683 	clz	r6, r3
 8000422:	2e00      	cmp	r6, #0
 8000424:	d14a      	bne.n	80004bc <__udivmoddi4+0x1cc>
 8000426:	428b      	cmp	r3, r1
 8000428:	d302      	bcc.n	8000430 <__udivmoddi4+0x140>
 800042a:	4282      	cmp	r2, r0
 800042c:	f200 80b8 	bhi.w	80005a0 <__udivmoddi4+0x2b0>
 8000430:	1a84      	subs	r4, r0, r2
 8000432:	eb61 0103 	sbc.w	r1, r1, r3
 8000436:	2001      	movs	r0, #1
 8000438:	468c      	mov	ip, r1
 800043a:	2d00      	cmp	r5, #0
 800043c:	d0a8      	beq.n	8000390 <__udivmoddi4+0xa0>
 800043e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000442:	e7a5      	b.n	8000390 <__udivmoddi4+0xa0>
 8000444:	f1c2 0320 	rsb	r3, r2, #32
 8000448:	fa20 f603 	lsr.w	r6, r0, r3
 800044c:	4097      	lsls	r7, r2
 800044e:	fa01 f002 	lsl.w	r0, r1, r2
 8000452:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000456:	40d9      	lsrs	r1, r3
 8000458:	4330      	orrs	r0, r6
 800045a:	0c03      	lsrs	r3, r0, #16
 800045c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000460:	fa1f f887 	uxth.w	r8, r7
 8000464:	fb0e 1116 	mls	r1, lr, r6, r1
 8000468:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800046c:	fb06 f108 	mul.w	r1, r6, r8
 8000470:	4299      	cmp	r1, r3
 8000472:	fa04 f402 	lsl.w	r4, r4, r2
 8000476:	d909      	bls.n	800048c <__udivmoddi4+0x19c>
 8000478:	18fb      	adds	r3, r7, r3
 800047a:	f106 3cff 	add.w	ip, r6, #4294967295
 800047e:	f080 808d 	bcs.w	800059c <__udivmoddi4+0x2ac>
 8000482:	4299      	cmp	r1, r3
 8000484:	f240 808a 	bls.w	800059c <__udivmoddi4+0x2ac>
 8000488:	3e02      	subs	r6, #2
 800048a:	443b      	add	r3, r7
 800048c:	1a5b      	subs	r3, r3, r1
 800048e:	b281      	uxth	r1, r0
 8000490:	fbb3 f0fe 	udiv	r0, r3, lr
 8000494:	fb0e 3310 	mls	r3, lr, r0, r3
 8000498:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049c:	fb00 f308 	mul.w	r3, r0, r8
 80004a0:	428b      	cmp	r3, r1
 80004a2:	d907      	bls.n	80004b4 <__udivmoddi4+0x1c4>
 80004a4:	1879      	adds	r1, r7, r1
 80004a6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004aa:	d273      	bcs.n	8000594 <__udivmoddi4+0x2a4>
 80004ac:	428b      	cmp	r3, r1
 80004ae:	d971      	bls.n	8000594 <__udivmoddi4+0x2a4>
 80004b0:	3802      	subs	r0, #2
 80004b2:	4439      	add	r1, r7
 80004b4:	1acb      	subs	r3, r1, r3
 80004b6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ba:	e778      	b.n	80003ae <__udivmoddi4+0xbe>
 80004bc:	f1c6 0c20 	rsb	ip, r6, #32
 80004c0:	fa03 f406 	lsl.w	r4, r3, r6
 80004c4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004c8:	431c      	orrs	r4, r3
 80004ca:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ce:	fa01 f306 	lsl.w	r3, r1, r6
 80004d2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004d6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004da:	431f      	orrs	r7, r3
 80004dc:	0c3b      	lsrs	r3, r7, #16
 80004de:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e2:	fa1f f884 	uxth.w	r8, r4
 80004e6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ea:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ee:	fb09 fa08 	mul.w	sl, r9, r8
 80004f2:	458a      	cmp	sl, r1
 80004f4:	fa02 f206 	lsl.w	r2, r2, r6
 80004f8:	fa00 f306 	lsl.w	r3, r0, r6
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x220>
 80004fe:	1861      	adds	r1, r4, r1
 8000500:	f109 30ff 	add.w	r0, r9, #4294967295
 8000504:	d248      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 8000506:	458a      	cmp	sl, r1
 8000508:	d946      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800050a:	f1a9 0902 	sub.w	r9, r9, #2
 800050e:	4421      	add	r1, r4
 8000510:	eba1 010a 	sub.w	r1, r1, sl
 8000514:	b2bf      	uxth	r7, r7
 8000516:	fbb1 f0fe 	udiv	r0, r1, lr
 800051a:	fb0e 1110 	mls	r1, lr, r0, r1
 800051e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000522:	fb00 f808 	mul.w	r8, r0, r8
 8000526:	45b8      	cmp	r8, r7
 8000528:	d907      	bls.n	800053a <__udivmoddi4+0x24a>
 800052a:	19e7      	adds	r7, r4, r7
 800052c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000530:	d22e      	bcs.n	8000590 <__udivmoddi4+0x2a0>
 8000532:	45b8      	cmp	r8, r7
 8000534:	d92c      	bls.n	8000590 <__udivmoddi4+0x2a0>
 8000536:	3802      	subs	r0, #2
 8000538:	4427      	add	r7, r4
 800053a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800053e:	eba7 0708 	sub.w	r7, r7, r8
 8000542:	fba0 8902 	umull	r8, r9, r0, r2
 8000546:	454f      	cmp	r7, r9
 8000548:	46c6      	mov	lr, r8
 800054a:	4649      	mov	r1, r9
 800054c:	d31a      	bcc.n	8000584 <__udivmoddi4+0x294>
 800054e:	d017      	beq.n	8000580 <__udivmoddi4+0x290>
 8000550:	b15d      	cbz	r5, 800056a <__udivmoddi4+0x27a>
 8000552:	ebb3 020e 	subs.w	r2, r3, lr
 8000556:	eb67 0701 	sbc.w	r7, r7, r1
 800055a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800055e:	40f2      	lsrs	r2, r6
 8000560:	ea4c 0202 	orr.w	r2, ip, r2
 8000564:	40f7      	lsrs	r7, r6
 8000566:	e9c5 2700 	strd	r2, r7, [r5]
 800056a:	2600      	movs	r6, #0
 800056c:	4631      	mov	r1, r6
 800056e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e70b      	b.n	8000390 <__udivmoddi4+0xa0>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0x60>
 800057c:	4618      	mov	r0, r3
 800057e:	e6fd      	b.n	800037c <__udivmoddi4+0x8c>
 8000580:	4543      	cmp	r3, r8
 8000582:	d2e5      	bcs.n	8000550 <__udivmoddi4+0x260>
 8000584:	ebb8 0e02 	subs.w	lr, r8, r2
 8000588:	eb69 0104 	sbc.w	r1, r9, r4
 800058c:	3801      	subs	r0, #1
 800058e:	e7df      	b.n	8000550 <__udivmoddi4+0x260>
 8000590:	4608      	mov	r0, r1
 8000592:	e7d2      	b.n	800053a <__udivmoddi4+0x24a>
 8000594:	4660      	mov	r0, ip
 8000596:	e78d      	b.n	80004b4 <__udivmoddi4+0x1c4>
 8000598:	4681      	mov	r9, r0
 800059a:	e7b9      	b.n	8000510 <__udivmoddi4+0x220>
 800059c:	4666      	mov	r6, ip
 800059e:	e775      	b.n	800048c <__udivmoddi4+0x19c>
 80005a0:	4630      	mov	r0, r6
 80005a2:	e74a      	b.n	800043a <__udivmoddi4+0x14a>
 80005a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a8:	4439      	add	r1, r7
 80005aa:	e713      	b.n	80003d4 <__udivmoddi4+0xe4>
 80005ac:	3802      	subs	r0, #2
 80005ae:	443c      	add	r4, r7
 80005b0:	e724      	b.n	80003fc <__udivmoddi4+0x10c>
 80005b2:	bf00      	nop

080005b4 <__aeabi_idiv0>:
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop

080005b8 <PreSleepProcessing>:

/* USER CODE END FunctionPrototypes */

/* USER CODE BEGIN PREPOSTSLEEP */
__weak void PreSleepProcessing(uint32_t ulExpectedIdleTime)
{
 80005b8:	b480      	push	{r7}
 80005ba:	b083      	sub	sp, #12
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
/* place for user code */
}
 80005c0:	bf00      	nop
 80005c2:	370c      	adds	r7, #12
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr

080005cc <PostSleepProcessing>:

__weak void PostSleepProcessing(uint32_t ulExpectedIdleTime)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b083      	sub	sp, #12
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
/* place for user code */
}
 80005d4:	bf00      	nop
 80005d6:	370c      	adds	r7, #12
 80005d8:	46bd      	mov	sp, r7
 80005da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005de:	4770      	bx	lr

080005e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005e2:	b08f      	sub	sp, #60	; 0x3c
 80005e4:	af0e      	add	r7, sp, #56	; 0x38
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e6:	f000 fe4d 	bl	8001284 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ea:	f000 f855 	bl	8000698 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ee:	f000 f941 	bl	8000874 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80005f2:	f000 f8e7 	bl	80007c4 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80005f6:	f000 f90f 	bl	8000818 <MX_USB_OTG_FS_PCD_Init>
  MX_RTC_Init();
 80005fa:	f000 f8bd 	bl	8000778 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  //With default alarm
  MRT_SetupRTOS(huart3,1);
 80005fe:	4e1b      	ldr	r6, [pc, #108]	; (800066c <main+0x8c>)
 8000600:	2301      	movs	r3, #1
 8000602:	930d      	str	r3, [sp, #52]	; 0x34
 8000604:	466d      	mov	r5, sp
 8000606:	f106 0410 	add.w	r4, r6, #16
 800060a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800060c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800060e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000610:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000612:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000614:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000616:	6823      	ldr	r3, [r4, #0]
 8000618:	602b      	str	r3, [r5, #0]
 800061a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800061e:	f000 fca1 	bl	8000f64 <MRT_SetupRTOS>
  //MRT_CustomRTC(int values[]); //TODO or simply configure in .ioc

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000622:	f004 f999 	bl	8004958 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of blinkyTask */
  blinkyTaskHandle = osThreadNew(startBlinkyTask, NULL, &blinkyTask_attributes);
 8000626:	4a12      	ldr	r2, [pc, #72]	; (8000670 <main+0x90>)
 8000628:	2100      	movs	r1, #0
 800062a:	4812      	ldr	r0, [pc, #72]	; (8000674 <main+0x94>)
 800062c:	f004 f9de 	bl	80049ec <osThreadNew>
 8000630:	4603      	mov	r3, r0
 8000632:	4a11      	ldr	r2, [pc, #68]	; (8000678 <main+0x98>)
 8000634:	6013      	str	r3, [r2, #0]

  /* creation of printState */
  printStateHandle = osThreadNew(startPrintState, NULL, &printState_attributes);
 8000636:	4a11      	ldr	r2, [pc, #68]	; (800067c <main+0x9c>)
 8000638:	2100      	movs	r1, #0
 800063a:	4811      	ldr	r0, [pc, #68]	; (8000680 <main+0xa0>)
 800063c:	f004 f9d6 	bl	80049ec <osThreadNew>
 8000640:	4603      	mov	r3, r0
 8000642:	4a10      	ldr	r2, [pc, #64]	; (8000684 <main+0xa4>)
 8000644:	6013      	str	r3, [r2, #0]

  /* creation of alarmPolling */
  alarmPollingHandle = osThreadNew(startAlarmPolling, NULL, &alarmPolling_attributes);
 8000646:	4a10      	ldr	r2, [pc, #64]	; (8000688 <main+0xa8>)
 8000648:	2100      	movs	r1, #0
 800064a:	4810      	ldr	r0, [pc, #64]	; (800068c <main+0xac>)
 800064c:	f004 f9ce 	bl	80049ec <osThreadNew>
 8000650:	4603      	mov	r3, r0
 8000652:	4a0f      	ldr	r2, [pc, #60]	; (8000690 <main+0xb0>)
 8000654:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000656:	f004 f9a3 	bl	80049a0 <osKernelStart>
	   * Nothing is going to get executed
	   * at this point since the freeRTOS
	   * takes control when osKernelStart is called
	   */

	  HAL_UART_Transmit(&huart3,(uint8_t*)"Main while loop\r\n", 17, HAL_MAX_DELAY);
 800065a:	f04f 33ff 	mov.w	r3, #4294967295
 800065e:	2211      	movs	r2, #17
 8000660:	490c      	ldr	r1, [pc, #48]	; (8000694 <main+0xb4>)
 8000662:	4802      	ldr	r0, [pc, #8]	; (800066c <main+0x8c>)
 8000664:	f003 fb91 	bl	8003d8a <HAL_UART_Transmit>
 8000668:	e7f7      	b.n	800065a <main+0x7a>
 800066a:	bf00      	nop
 800066c:	20004a7c 	.word	0x20004a7c
 8000670:	080084c0 	.word	0x080084c0
 8000674:	080009d1 	.word	0x080009d1
 8000678:	20004f18 	.word	0x20004f18
 800067c:	080084e4 	.word	0x080084e4
 8000680:	080009fd 	.word	0x080009fd
 8000684:	20004ef0 	.word	0x20004ef0
 8000688:	08008508 	.word	0x08008508
 800068c:	08000a45 	.word	0x08000a45
 8000690:	20004ef4 	.word	0x20004ef4
 8000694:	08008398 	.word	0x08008398

08000698 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b094      	sub	sp, #80	; 0x50
 800069c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800069e:	f107 031c 	add.w	r3, r7, #28
 80006a2:	2234      	movs	r2, #52	; 0x34
 80006a4:	2100      	movs	r1, #0
 80006a6:	4618      	mov	r0, r3
 80006a8:	f007 f9c6 	bl	8007a38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006ac:	f107 0308 	add.w	r3, r7, #8
 80006b0:	2200      	movs	r2, #0
 80006b2:	601a      	str	r2, [r3, #0]
 80006b4:	605a      	str	r2, [r3, #4]
 80006b6:	609a      	str	r2, [r3, #8]
 80006b8:	60da      	str	r2, [r3, #12]
 80006ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006bc:	2300      	movs	r3, #0
 80006be:	607b      	str	r3, [r7, #4]
 80006c0:	4b2b      	ldr	r3, [pc, #172]	; (8000770 <SystemClock_Config+0xd8>)
 80006c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006c4:	4a2a      	ldr	r2, [pc, #168]	; (8000770 <SystemClock_Config+0xd8>)
 80006c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006ca:	6413      	str	r3, [r2, #64]	; 0x40
 80006cc:	4b28      	ldr	r3, [pc, #160]	; (8000770 <SystemClock_Config+0xd8>)
 80006ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006d4:	607b      	str	r3, [r7, #4]
 80006d6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006d8:	2300      	movs	r3, #0
 80006da:	603b      	str	r3, [r7, #0]
 80006dc:	4b25      	ldr	r3, [pc, #148]	; (8000774 <SystemClock_Config+0xdc>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80006e4:	4a23      	ldr	r2, [pc, #140]	; (8000774 <SystemClock_Config+0xdc>)
 80006e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006ea:	6013      	str	r3, [r2, #0]
 80006ec:	4b21      	ldr	r3, [pc, #132]	; (8000774 <SystemClock_Config+0xdc>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006f4:	603b      	str	r3, [r7, #0]
 80006f6:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80006f8:	2305      	movs	r3, #5
 80006fa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80006fc:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000700:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000702:	2301      	movs	r3, #1
 8000704:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000706:	2302      	movs	r3, #2
 8000708:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800070a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800070e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000710:	2304      	movs	r3, #4
 8000712:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000714:	2360      	movs	r3, #96	; 0x60
 8000716:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV6;
 8000718:	2306      	movs	r3, #6
 800071a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800071c:	2304      	movs	r3, #4
 800071e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000720:	2302      	movs	r3, #2
 8000722:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000724:	f107 031c 	add.w	r3, r7, #28
 8000728:	4618      	mov	r0, r3
 800072a:	f002 f869 	bl	8002800 <HAL_RCC_OscConfig>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000734:	f000 f9f2 	bl	8000b1c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000738:	230f      	movs	r3, #15
 800073a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800073c:	2302      	movs	r3, #2
 800073e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000740:	2380      	movs	r3, #128	; 0x80
 8000742:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000744:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000748:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800074a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800074e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000750:	f107 0308 	add.w	r3, r7, #8
 8000754:	2100      	movs	r1, #0
 8000756:	4618      	mov	r0, r3
 8000758:	f001 fa2a 	bl	8001bb0 <HAL_RCC_ClockConfig>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <SystemClock_Config+0xce>
  {
    Error_Handler();
 8000762:	f000 f9db 	bl	8000b1c <Error_Handler>
  }
}
 8000766:	bf00      	nop
 8000768:	3750      	adds	r7, #80	; 0x50
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	40023800 	.word	0x40023800
 8000774:	40007000 	.word	0x40007000

08000778 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800077c:	4b0f      	ldr	r3, [pc, #60]	; (80007bc <MX_RTC_Init+0x44>)
 800077e:	4a10      	ldr	r2, [pc, #64]	; (80007c0 <MX_RTC_Init+0x48>)
 8000780:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000782:	4b0e      	ldr	r3, [pc, #56]	; (80007bc <MX_RTC_Init+0x44>)
 8000784:	2200      	movs	r2, #0
 8000786:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000788:	4b0c      	ldr	r3, [pc, #48]	; (80007bc <MX_RTC_Init+0x44>)
 800078a:	227f      	movs	r2, #127	; 0x7f
 800078c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800078e:	4b0b      	ldr	r3, [pc, #44]	; (80007bc <MX_RTC_Init+0x44>)
 8000790:	22ff      	movs	r2, #255	; 0xff
 8000792:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000794:	4b09      	ldr	r3, [pc, #36]	; (80007bc <MX_RTC_Init+0x44>)
 8000796:	2200      	movs	r2, #0
 8000798:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800079a:	4b08      	ldr	r3, [pc, #32]	; (80007bc <MX_RTC_Init+0x44>)
 800079c:	2200      	movs	r2, #0
 800079e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80007a0:	4b06      	ldr	r3, [pc, #24]	; (80007bc <MX_RTC_Init+0x44>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80007a6:	4805      	ldr	r0, [pc, #20]	; (80007bc <MX_RTC_Init+0x44>)
 80007a8:	f002 fac8 	bl	8002d3c <HAL_RTC_Init>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 80007b2:	f000 f9b3 	bl	8000b1c <Error_Handler>

  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80007b6:	bf00      	nop
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	20004ef8 	.word	0x20004ef8
 80007c0:	40002800 	.word	0x40002800

080007c4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80007c8:	4b11      	ldr	r3, [pc, #68]	; (8000810 <MX_USART3_UART_Init+0x4c>)
 80007ca:	4a12      	ldr	r2, [pc, #72]	; (8000814 <MX_USART3_UART_Init+0x50>)
 80007cc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 80007ce:	4b10      	ldr	r3, [pc, #64]	; (8000810 <MX_USART3_UART_Init+0x4c>)
 80007d0:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80007d4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80007d6:	4b0e      	ldr	r3, [pc, #56]	; (8000810 <MX_USART3_UART_Init+0x4c>)
 80007d8:	2200      	movs	r2, #0
 80007da:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80007dc:	4b0c      	ldr	r3, [pc, #48]	; (8000810 <MX_USART3_UART_Init+0x4c>)
 80007de:	2200      	movs	r2, #0
 80007e0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80007e2:	4b0b      	ldr	r3, [pc, #44]	; (8000810 <MX_USART3_UART_Init+0x4c>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80007e8:	4b09      	ldr	r3, [pc, #36]	; (8000810 <MX_USART3_UART_Init+0x4c>)
 80007ea:	220c      	movs	r2, #12
 80007ec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ee:	4b08      	ldr	r3, [pc, #32]	; (8000810 <MX_USART3_UART_Init+0x4c>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80007f4:	4b06      	ldr	r3, [pc, #24]	; (8000810 <MX_USART3_UART_Init+0x4c>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80007fa:	4805      	ldr	r0, [pc, #20]	; (8000810 <MX_USART3_UART_Init+0x4c>)
 80007fc:	f003 fa78 	bl	8003cf0 <HAL_UART_Init>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000806:	f000 f989 	bl	8000b1c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800080a:	bf00      	nop
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	20004a7c 	.word	0x20004a7c
 8000814:	40004800 	.word	0x40004800

08000818 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800081c:	4b14      	ldr	r3, [pc, #80]	; (8000870 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800081e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000822:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000824:	4b12      	ldr	r3, [pc, #72]	; (8000870 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000826:	2206      	movs	r2, #6
 8000828:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800082a:	4b11      	ldr	r3, [pc, #68]	; (8000870 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800082c:	2202      	movs	r2, #2
 800082e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000830:	4b0f      	ldr	r3, [pc, #60]	; (8000870 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000832:	2200      	movs	r2, #0
 8000834:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000836:	4b0e      	ldr	r3, [pc, #56]	; (8000870 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000838:	2202      	movs	r2, #2
 800083a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800083c:	4b0c      	ldr	r3, [pc, #48]	; (8000870 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800083e:	2201      	movs	r2, #1
 8000840:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000842:	4b0b      	ldr	r3, [pc, #44]	; (8000870 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000844:	2200      	movs	r2, #0
 8000846:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000848:	4b09      	ldr	r3, [pc, #36]	; (8000870 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800084a:	2200      	movs	r2, #0
 800084c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800084e:	4b08      	ldr	r3, [pc, #32]	; (8000870 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000850:	2201      	movs	r2, #1
 8000852:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000854:	4b06      	ldr	r3, [pc, #24]	; (8000870 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000856:	2200      	movs	r2, #0
 8000858:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800085a:	4805      	ldr	r0, [pc, #20]	; (8000870 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800085c:	f001 f821 	bl	80018a2 <HAL_PCD_Init>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000866:	f000 f959 	bl	8000b1c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800086a:	bf00      	nop
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	20004ae8 	.word	0x20004ae8

08000874 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b08c      	sub	sp, #48	; 0x30
 8000878:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800087a:	f107 031c 	add.w	r3, r7, #28
 800087e:	2200      	movs	r2, #0
 8000880:	601a      	str	r2, [r3, #0]
 8000882:	605a      	str	r2, [r3, #4]
 8000884:	609a      	str	r2, [r3, #8]
 8000886:	60da      	str	r2, [r3, #12]
 8000888:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800088a:	2300      	movs	r3, #0
 800088c:	61bb      	str	r3, [r7, #24]
 800088e:	4b4c      	ldr	r3, [pc, #304]	; (80009c0 <MX_GPIO_Init+0x14c>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000892:	4a4b      	ldr	r2, [pc, #300]	; (80009c0 <MX_GPIO_Init+0x14c>)
 8000894:	f043 0304 	orr.w	r3, r3, #4
 8000898:	6313      	str	r3, [r2, #48]	; 0x30
 800089a:	4b49      	ldr	r3, [pc, #292]	; (80009c0 <MX_GPIO_Init+0x14c>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089e:	f003 0304 	and.w	r3, r3, #4
 80008a2:	61bb      	str	r3, [r7, #24]
 80008a4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008a6:	2300      	movs	r3, #0
 80008a8:	617b      	str	r3, [r7, #20]
 80008aa:	4b45      	ldr	r3, [pc, #276]	; (80009c0 <MX_GPIO_Init+0x14c>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ae:	4a44      	ldr	r2, [pc, #272]	; (80009c0 <MX_GPIO_Init+0x14c>)
 80008b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008b4:	6313      	str	r3, [r2, #48]	; 0x30
 80008b6:	4b42      	ldr	r3, [pc, #264]	; (80009c0 <MX_GPIO_Init+0x14c>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008be:	617b      	str	r3, [r7, #20]
 80008c0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008c2:	2300      	movs	r3, #0
 80008c4:	613b      	str	r3, [r7, #16]
 80008c6:	4b3e      	ldr	r3, [pc, #248]	; (80009c0 <MX_GPIO_Init+0x14c>)
 80008c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ca:	4a3d      	ldr	r2, [pc, #244]	; (80009c0 <MX_GPIO_Init+0x14c>)
 80008cc:	f043 0302 	orr.w	r3, r3, #2
 80008d0:	6313      	str	r3, [r2, #48]	; 0x30
 80008d2:	4b3b      	ldr	r3, [pc, #236]	; (80009c0 <MX_GPIO_Init+0x14c>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d6:	f003 0302 	and.w	r3, r3, #2
 80008da:	613b      	str	r3, [r7, #16]
 80008dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008de:	2300      	movs	r3, #0
 80008e0:	60fb      	str	r3, [r7, #12]
 80008e2:	4b37      	ldr	r3, [pc, #220]	; (80009c0 <MX_GPIO_Init+0x14c>)
 80008e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e6:	4a36      	ldr	r2, [pc, #216]	; (80009c0 <MX_GPIO_Init+0x14c>)
 80008e8:	f043 0308 	orr.w	r3, r3, #8
 80008ec:	6313      	str	r3, [r2, #48]	; 0x30
 80008ee:	4b34      	ldr	r3, [pc, #208]	; (80009c0 <MX_GPIO_Init+0x14c>)
 80008f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f2:	f003 0308 	and.w	r3, r3, #8
 80008f6:	60fb      	str	r3, [r7, #12]
 80008f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80008fa:	2300      	movs	r3, #0
 80008fc:	60bb      	str	r3, [r7, #8]
 80008fe:	4b30      	ldr	r3, [pc, #192]	; (80009c0 <MX_GPIO_Init+0x14c>)
 8000900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000902:	4a2f      	ldr	r2, [pc, #188]	; (80009c0 <MX_GPIO_Init+0x14c>)
 8000904:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000908:	6313      	str	r3, [r2, #48]	; 0x30
 800090a:	4b2d      	ldr	r3, [pc, #180]	; (80009c0 <MX_GPIO_Init+0x14c>)
 800090c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000912:	60bb      	str	r3, [r7, #8]
 8000914:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000916:	2300      	movs	r3, #0
 8000918:	607b      	str	r3, [r7, #4]
 800091a:	4b29      	ldr	r3, [pc, #164]	; (80009c0 <MX_GPIO_Init+0x14c>)
 800091c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091e:	4a28      	ldr	r2, [pc, #160]	; (80009c0 <MX_GPIO_Init+0x14c>)
 8000920:	f043 0301 	orr.w	r3, r3, #1
 8000924:	6313      	str	r3, [r2, #48]	; 0x30
 8000926:	4b26      	ldr	r3, [pc, #152]	; (80009c0 <MX_GPIO_Init+0x14c>)
 8000928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092a:	f003 0301 	and.w	r3, r3, #1
 800092e:	607b      	str	r3, [r7, #4]
 8000930:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000932:	2200      	movs	r2, #0
 8000934:	f244 0181 	movw	r1, #16513	; 0x4081
 8000938:	4822      	ldr	r0, [pc, #136]	; (80009c4 <MX_GPIO_Init+0x150>)
 800093a:	f000 ff7f 	bl	800183c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800093e:	2200      	movs	r2, #0
 8000940:	2140      	movs	r1, #64	; 0x40
 8000942:	4821      	ldr	r0, [pc, #132]	; (80009c8 <MX_GPIO_Init+0x154>)
 8000944:	f000 ff7a 	bl	800183c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000948:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800094c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800094e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000952:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000954:	2300      	movs	r3, #0
 8000956:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000958:	f107 031c 	add.w	r3, r7, #28
 800095c:	4619      	mov	r1, r3
 800095e:	481b      	ldr	r0, [pc, #108]	; (80009cc <MX_GPIO_Init+0x158>)
 8000960:	f000 fdd8 	bl	8001514 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000964:	f244 0381 	movw	r3, #16513	; 0x4081
 8000968:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800096a:	2301      	movs	r3, #1
 800096c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096e:	2300      	movs	r3, #0
 8000970:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000972:	2300      	movs	r3, #0
 8000974:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000976:	f107 031c 	add.w	r3, r7, #28
 800097a:	4619      	mov	r1, r3
 800097c:	4811      	ldr	r0, [pc, #68]	; (80009c4 <MX_GPIO_Init+0x150>)
 800097e:	f000 fdc9 	bl	8001514 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000982:	2340      	movs	r3, #64	; 0x40
 8000984:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000986:	2301      	movs	r3, #1
 8000988:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098a:	2300      	movs	r3, #0
 800098c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800098e:	2300      	movs	r3, #0
 8000990:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000992:	f107 031c 	add.w	r3, r7, #28
 8000996:	4619      	mov	r1, r3
 8000998:	480b      	ldr	r0, [pc, #44]	; (80009c8 <MX_GPIO_Init+0x154>)
 800099a:	f000 fdbb 	bl	8001514 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800099e:	2380      	movs	r3, #128	; 0x80
 80009a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009a2:	2300      	movs	r3, #0
 80009a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a6:	2300      	movs	r3, #0
 80009a8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009aa:	f107 031c 	add.w	r3, r7, #28
 80009ae:	4619      	mov	r1, r3
 80009b0:	4805      	ldr	r0, [pc, #20]	; (80009c8 <MX_GPIO_Init+0x154>)
 80009b2:	f000 fdaf 	bl	8001514 <HAL_GPIO_Init>

}
 80009b6:	bf00      	nop
 80009b8:	3730      	adds	r7, #48	; 0x30
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	40023800 	.word	0x40023800
 80009c4:	40020400 	.word	0x40020400
 80009c8:	40021800 	.word	0x40021800
 80009cc:	40020800 	.word	0x40020800

080009d0 <startBlinkyTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_startBlinkyTask */
void startBlinkyTask(void *argument)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b082      	sub	sp, #8
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	//Add thread id to the list
	threadID[1]=osThreadGetId();
 80009d8:	f004 f89a 	bl	8004b10 <osThreadGetId>
 80009dc:	4603      	mov	r3, r0
 80009de:	4a05      	ldr	r2, [pc, #20]	; (80009f4 <startBlinkyTask+0x24>)
 80009e0:	6053      	str	r3, [r2, #4]


  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(LD1_GPIO_Port,LD1_Pin);
 80009e2:	2101      	movs	r1, #1
 80009e4:	4804      	ldr	r0, [pc, #16]	; (80009f8 <startBlinkyTask+0x28>)
 80009e6:	f000 ff42 	bl	800186e <HAL_GPIO_TogglePin>
    osDelay(300);
 80009ea:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80009ee:	f004 f8c7 	bl	8004b80 <osDelay>
	HAL_GPIO_TogglePin(LD1_GPIO_Port,LD1_Pin);
 80009f2:	e7f6      	b.n	80009e2 <startBlinkyTask+0x12>
 80009f4:	20004ac0 	.word	0x20004ac0
 80009f8:	40020400 	.word	0x40020400

080009fc <startPrintState>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startPrintState */
void startPrintState(void *argument)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startPrintState */

	//Add thread id to the list
	threadID[2]=osThreadGetId();
 8000a04:	f004 f884 	bl	8004b10 <osThreadGetId>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	4a0b      	ldr	r2, [pc, #44]	; (8000a38 <startPrintState+0x3c>)
 8000a0c:	6093      	str	r3, [r2, #8]

	osDelay(3000);
 8000a0e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000a12:	f004 f8b5 	bl	8004b80 <osDelay>
	MRT_StandByMode(10);
 8000a16:	200a      	movs	r0, #10
 8000a18:	f000 fb88 	bl	800112c <MRT_StandByMode>

	HAL_UART_Transmit(&huart3,"Something went wrong\r\n",22,HAL_MAX_DELAY);
 8000a1c:	f04f 33ff 	mov.w	r3, #4294967295
 8000a20:	2216      	movs	r2, #22
 8000a22:	4906      	ldr	r1, [pc, #24]	; (8000a3c <startPrintState+0x40>)
 8000a24:	4806      	ldr	r0, [pc, #24]	; (8000a40 <startPrintState+0x44>)
 8000a26:	f003 f9b0 	bl	8003d8a <HAL_UART_Transmit>

    //In case it leaves the infinite loop
    osThreadTerminate(NULL);
 8000a2a:	2000      	movs	r0, #0
 8000a2c:	f004 f87b 	bl	8004b26 <osThreadTerminate>

  /* USER CODE END startPrintState */
}
 8000a30:	bf00      	nop
 8000a32:	3708      	adds	r7, #8
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	20004ac0 	.word	0x20004ac0
 8000a3c:	080083ac 	.word	0x080083ac
 8000a40:	20004a7c 	.word	0x20004a7c

08000a44 <startAlarmPolling>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startAlarmPolling */
void startAlarmPolling(void *argument)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b086      	sub	sp, #24
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startAlarmPolling */

	//Add thread id to the list
	threadID[0]=osThreadGetId();
 8000a4c:	f004 f860 	bl	8004b10 <osThreadGetId>
 8000a50:	4603      	mov	r3, r0
 8000a52:	4a21      	ldr	r2, [pc, #132]	; (8000ad8 <startAlarmPolling+0x94>)
 8000a54:	6013      	str	r3, [r2, #0]

	HAL_UART_Transmit(&huart3,"Start alarm polling\r\n",21,HAL_MAX_DELAY);
 8000a56:	f04f 33ff 	mov.w	r3, #4294967295
 8000a5a:	2215      	movs	r2, #21
 8000a5c:	491f      	ldr	r1, [pc, #124]	; (8000adc <startAlarmPolling+0x98>)
 8000a5e:	4820      	ldr	r0, [pc, #128]	; (8000ae0 <startAlarmPolling+0x9c>)
 8000a60:	f003 f993 	bl	8003d8a <HAL_UART_Transmit>

	char msg[10];
  /* Infinite loop */
  for(;;)
  {
	sprintf(msg,"FlagA: %u, FlagB: %u\r\n",flagA,flagB);
 8000a64:	4b1f      	ldr	r3, [pc, #124]	; (8000ae4 <startAlarmPolling+0xa0>)
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	461a      	mov	r2, r3
 8000a6a:	4b1f      	ldr	r3, [pc, #124]	; (8000ae8 <startAlarmPolling+0xa4>)
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	f107 000c 	add.w	r0, r7, #12
 8000a72:	491e      	ldr	r1, [pc, #120]	; (8000aec <startAlarmPolling+0xa8>)
 8000a74:	f007 f8bc 	bl	8007bf0 <siprintf>
	HAL_UART_Transmit(&huart3,(uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000a78:	f107 030c 	add.w	r3, r7, #12
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f7ff fbc7 	bl	8000210 <strlen>
 8000a82:	4603      	mov	r3, r0
 8000a84:	b29a      	uxth	r2, r3
 8000a86:	f107 010c 	add.w	r1, r7, #12
 8000a8a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a8e:	4814      	ldr	r0, [pc, #80]	; (8000ae0 <startAlarmPolling+0x9c>)
 8000a90:	f003 f97b 	bl	8003d8a <HAL_UART_Transmit>

	if (flagA==1){
 8000a94:	4b13      	ldr	r3, [pc, #76]	; (8000ae4 <startAlarmPolling+0xa0>)
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	2b01      	cmp	r3, #1
 8000a9a:	d109      	bne.n	8000ab0 <startAlarmPolling+0x6c>
		HAL_UART_Transmit(&huart3,(uint8_t*)"FlagA==1\r\n", 10, HAL_MAX_DELAY);
 8000a9c:	f04f 33ff 	mov.w	r3, #4294967295
 8000aa0:	220a      	movs	r2, #10
 8000aa2:	4913      	ldr	r1, [pc, #76]	; (8000af0 <startAlarmPolling+0xac>)
 8000aa4:	480e      	ldr	r0, [pc, #56]	; (8000ae0 <startAlarmPolling+0x9c>)
 8000aa6:	f003 f970 	bl	8003d8a <HAL_UART_Transmit>
		flagA=0;
 8000aaa:	4b0e      	ldr	r3, [pc, #56]	; (8000ae4 <startAlarmPolling+0xa0>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	701a      	strb	r2, [r3, #0]
	}

	if (flagB==1){
 8000ab0:	4b0d      	ldr	r3, [pc, #52]	; (8000ae8 <startAlarmPolling+0xa4>)
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	2b01      	cmp	r3, #1
 8000ab6:	d109      	bne.n	8000acc <startAlarmPolling+0x88>
		HAL_UART_Transmit(&huart3,(uint8_t*)"FlagB==1\r\n", 10, HAL_MAX_DELAY);
 8000ab8:	f04f 33ff 	mov.w	r3, #4294967295
 8000abc:	220a      	movs	r2, #10
 8000abe:	490d      	ldr	r1, [pc, #52]	; (8000af4 <startAlarmPolling+0xb0>)
 8000ac0:	4807      	ldr	r0, [pc, #28]	; (8000ae0 <startAlarmPolling+0x9c>)
 8000ac2:	f003 f962 	bl	8003d8a <HAL_UART_Transmit>
		flagB=0;
 8000ac6:	4b08      	ldr	r3, [pc, #32]	; (8000ae8 <startAlarmPolling+0xa4>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	701a      	strb	r2, [r3, #0]
	}
    osDelay(1000);
 8000acc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ad0:	f004 f856 	bl	8004b80 <osDelay>
  {
 8000ad4:	e7c6      	b.n	8000a64 <startAlarmPolling+0x20>
 8000ad6:	bf00      	nop
 8000ad8:	20004ac0 	.word	0x20004ac0
 8000adc:	080083c4 	.word	0x080083c4
 8000ae0:	20004a7c 	.word	0x20004a7c
 8000ae4:	20000094 	.word	0x20000094
 8000ae8:	20000095 	.word	0x20000095
 8000aec:	080083dc 	.word	0x080083dc
 8000af0:	080083f4 	.word	0x080083f4
 8000af4:	08008400 	.word	0x08008400

08000af8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4a04      	ldr	r2, [pc, #16]	; (8000b18 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b06:	4293      	cmp	r3, r2
 8000b08:	d101      	bne.n	8000b0e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000b0a:	f000 fbdd 	bl	80012c8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b0e:	bf00      	nop
 8000b10:	3708      	adds	r7, #8
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	40001000 	.word	0x40001000

08000b1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b20:	b672      	cpsid	i
}
 8000b22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b24:	e7fe      	b.n	8000b24 <Error_Handler+0x8>
	...

08000b28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b2e:	2300      	movs	r3, #0
 8000b30:	607b      	str	r3, [r7, #4]
 8000b32:	4b12      	ldr	r3, [pc, #72]	; (8000b7c <HAL_MspInit+0x54>)
 8000b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b36:	4a11      	ldr	r2, [pc, #68]	; (8000b7c <HAL_MspInit+0x54>)
 8000b38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b3c:	6453      	str	r3, [r2, #68]	; 0x44
 8000b3e:	4b0f      	ldr	r3, [pc, #60]	; (8000b7c <HAL_MspInit+0x54>)
 8000b40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b46:	607b      	str	r3, [r7, #4]
 8000b48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	603b      	str	r3, [r7, #0]
 8000b4e:	4b0b      	ldr	r3, [pc, #44]	; (8000b7c <HAL_MspInit+0x54>)
 8000b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b52:	4a0a      	ldr	r2, [pc, #40]	; (8000b7c <HAL_MspInit+0x54>)
 8000b54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b58:	6413      	str	r3, [r2, #64]	; 0x40
 8000b5a:	4b08      	ldr	r3, [pc, #32]	; (8000b7c <HAL_MspInit+0x54>)
 8000b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b62:	603b      	str	r3, [r7, #0]
 8000b64:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b66:	2200      	movs	r2, #0
 8000b68:	210f      	movs	r1, #15
 8000b6a:	f06f 0001 	mvn.w	r0, #1
 8000b6e:	f000 fca7 	bl	80014c0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b72:	bf00      	nop
 8000b74:	3708      	adds	r7, #8
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	40023800 	.word	0x40023800

08000b80 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b09a      	sub	sp, #104	; 0x68
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b88:	f107 030c 	add.w	r3, r7, #12
 8000b8c:	225c      	movs	r2, #92	; 0x5c
 8000b8e:	2100      	movs	r1, #0
 8000b90:	4618      	mov	r0, r3
 8000b92:	f006 ff51 	bl	8007a38 <memset>
  if(hrtc->Instance==RTC)
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	4a14      	ldr	r2, [pc, #80]	; (8000bec <HAL_RTC_MspInit+0x6c>)
 8000b9c:	4293      	cmp	r3, r2
 8000b9e:	d121      	bne.n	8000be4 <HAL_RTC_MspInit+0x64>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000ba0:	2320      	movs	r3, #32
 8000ba2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000ba4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ba8:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000baa:	f107 030c 	add.w	r3, r7, #12
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f001 f94a 	bl	8001e48 <HAL_RCCEx_PeriphCLKConfig>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8000bba:	f7ff ffaf 	bl	8000b1c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000bbe:	4b0c      	ldr	r3, [pc, #48]	; (8000bf0 <HAL_RTC_MspInit+0x70>)
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 5, 0);
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	2105      	movs	r1, #5
 8000bc8:	2003      	movs	r0, #3
 8000bca:	f000 fc79 	bl	80014c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8000bce:	2003      	movs	r0, #3
 8000bd0:	f000 fc92 	bl	80014f8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 5, 0);
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	2105      	movs	r1, #5
 8000bd8:	2029      	movs	r0, #41	; 0x29
 8000bda:	f000 fc71 	bl	80014c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000bde:	2029      	movs	r0, #41	; 0x29
 8000be0:	f000 fc8a 	bl	80014f8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000be4:	bf00      	nop
 8000be6:	3768      	adds	r7, #104	; 0x68
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	40002800 	.word	0x40002800
 8000bf0:	42470e3c 	.word	0x42470e3c

08000bf4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b08a      	sub	sp, #40	; 0x28
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bfc:	f107 0314 	add.w	r3, r7, #20
 8000c00:	2200      	movs	r2, #0
 8000c02:	601a      	str	r2, [r3, #0]
 8000c04:	605a      	str	r2, [r3, #4]
 8000c06:	609a      	str	r2, [r3, #8]
 8000c08:	60da      	str	r2, [r3, #12]
 8000c0a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4a19      	ldr	r2, [pc, #100]	; (8000c78 <HAL_UART_MspInit+0x84>)
 8000c12:	4293      	cmp	r3, r2
 8000c14:	d12c      	bne.n	8000c70 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000c16:	2300      	movs	r3, #0
 8000c18:	613b      	str	r3, [r7, #16]
 8000c1a:	4b18      	ldr	r3, [pc, #96]	; (8000c7c <HAL_UART_MspInit+0x88>)
 8000c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c1e:	4a17      	ldr	r2, [pc, #92]	; (8000c7c <HAL_UART_MspInit+0x88>)
 8000c20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c24:	6413      	str	r3, [r2, #64]	; 0x40
 8000c26:	4b15      	ldr	r3, [pc, #84]	; (8000c7c <HAL_UART_MspInit+0x88>)
 8000c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c2a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000c2e:	613b      	str	r3, [r7, #16]
 8000c30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c32:	2300      	movs	r3, #0
 8000c34:	60fb      	str	r3, [r7, #12]
 8000c36:	4b11      	ldr	r3, [pc, #68]	; (8000c7c <HAL_UART_MspInit+0x88>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3a:	4a10      	ldr	r2, [pc, #64]	; (8000c7c <HAL_UART_MspInit+0x88>)
 8000c3c:	f043 0308 	orr.w	r3, r3, #8
 8000c40:	6313      	str	r3, [r2, #48]	; 0x30
 8000c42:	4b0e      	ldr	r3, [pc, #56]	; (8000c7c <HAL_UART_MspInit+0x88>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c46:	f003 0308 	and.w	r3, r3, #8
 8000c4a:	60fb      	str	r3, [r7, #12]
 8000c4c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000c4e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000c52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c54:	2302      	movs	r3, #2
 8000c56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c5c:	2303      	movs	r3, #3
 8000c5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000c60:	2307      	movs	r3, #7
 8000c62:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c64:	f107 0314 	add.w	r3, r7, #20
 8000c68:	4619      	mov	r1, r3
 8000c6a:	4805      	ldr	r0, [pc, #20]	; (8000c80 <HAL_UART_MspInit+0x8c>)
 8000c6c:	f000 fc52 	bl	8001514 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000c70:	bf00      	nop
 8000c72:	3728      	adds	r7, #40	; 0x28
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	40004800 	.word	0x40004800
 8000c7c:	40023800 	.word	0x40023800
 8000c80:	40020c00 	.word	0x40020c00

08000c84 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b0a0      	sub	sp, #128	; 0x80
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c8c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000c90:	2200      	movs	r2, #0
 8000c92:	601a      	str	r2, [r3, #0]
 8000c94:	605a      	str	r2, [r3, #4]
 8000c96:	609a      	str	r2, [r3, #8]
 8000c98:	60da      	str	r2, [r3, #12]
 8000c9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c9c:	f107 0310 	add.w	r3, r7, #16
 8000ca0:	225c      	movs	r2, #92	; 0x5c
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f006 fec7 	bl	8007a38 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000cb2:	d14e      	bne.n	8000d52 <HAL_PCD_MspInit+0xce>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8000cb4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000cb8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000cbe:	f107 0310 	add.w	r3, r7, #16
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f001 f8c0 	bl	8001e48 <HAL_RCCEx_PeriphCLKConfig>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 8000cce:	f7ff ff25 	bl	8000b1c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	60fb      	str	r3, [r7, #12]
 8000cd6:	4b21      	ldr	r3, [pc, #132]	; (8000d5c <HAL_PCD_MspInit+0xd8>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cda:	4a20      	ldr	r2, [pc, #128]	; (8000d5c <HAL_PCD_MspInit+0xd8>)
 8000cdc:	f043 0301 	orr.w	r3, r3, #1
 8000ce0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ce2:	4b1e      	ldr	r3, [pc, #120]	; (8000d5c <HAL_PCD_MspInit+0xd8>)
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce6:	f003 0301 	and.w	r3, r3, #1
 8000cea:	60fb      	str	r3, [r7, #12]
 8000cec:	68fb      	ldr	r3, [r7, #12]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000cee:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000cf2:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf4:	2302      	movs	r3, #2
 8000cf6:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cfc:	2303      	movs	r3, #3
 8000cfe:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000d00:	230a      	movs	r3, #10
 8000d02:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d04:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000d08:	4619      	mov	r1, r3
 8000d0a:	4815      	ldr	r0, [pc, #84]	; (8000d60 <HAL_PCD_MspInit+0xdc>)
 8000d0c:	f000 fc02 	bl	8001514 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000d10:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d14:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d16:	2300      	movs	r3, #0
 8000d18:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000d1e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000d22:	4619      	mov	r1, r3
 8000d24:	480e      	ldr	r0, [pc, #56]	; (8000d60 <HAL_PCD_MspInit+0xdc>)
 8000d26:	f000 fbf5 	bl	8001514 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <HAL_PCD_MspInit+0xd8>)
 8000d2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d2e:	4a0b      	ldr	r2, [pc, #44]	; (8000d5c <HAL_PCD_MspInit+0xd8>)
 8000d30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d34:	6353      	str	r3, [r2, #52]	; 0x34
 8000d36:	2300      	movs	r3, #0
 8000d38:	60bb      	str	r3, [r7, #8]
 8000d3a:	4b08      	ldr	r3, [pc, #32]	; (8000d5c <HAL_PCD_MspInit+0xd8>)
 8000d3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d3e:	4a07      	ldr	r2, [pc, #28]	; (8000d5c <HAL_PCD_MspInit+0xd8>)
 8000d40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d44:	6453      	str	r3, [r2, #68]	; 0x44
 8000d46:	4b05      	ldr	r3, [pc, #20]	; (8000d5c <HAL_PCD_MspInit+0xd8>)
 8000d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d4e:	60bb      	str	r3, [r7, #8]
 8000d50:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000d52:	bf00      	nop
 8000d54:	3780      	adds	r7, #128	; 0x80
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	40023800 	.word	0x40023800
 8000d60:	40020000 	.word	0x40020000

08000d64 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b08c      	sub	sp, #48	; 0x30
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000d70:	2300      	movs	r3, #0
 8000d72:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000d74:	2200      	movs	r2, #0
 8000d76:	6879      	ldr	r1, [r7, #4]
 8000d78:	2036      	movs	r0, #54	; 0x36
 8000d7a:	f000 fba1 	bl	80014c0 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000d7e:	2036      	movs	r0, #54	; 0x36
 8000d80:	f000 fbba 	bl	80014f8 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000d84:	2300      	movs	r3, #0
 8000d86:	60fb      	str	r3, [r7, #12]
 8000d88:	4b1f      	ldr	r3, [pc, #124]	; (8000e08 <HAL_InitTick+0xa4>)
 8000d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d8c:	4a1e      	ldr	r2, [pc, #120]	; (8000e08 <HAL_InitTick+0xa4>)
 8000d8e:	f043 0310 	orr.w	r3, r3, #16
 8000d92:	6413      	str	r3, [r2, #64]	; 0x40
 8000d94:	4b1c      	ldr	r3, [pc, #112]	; (8000e08 <HAL_InitTick+0xa4>)
 8000d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d98:	f003 0310 	and.w	r3, r3, #16
 8000d9c:	60fb      	str	r3, [r7, #12]
 8000d9e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000da0:	f107 0210 	add.w	r2, r7, #16
 8000da4:	f107 0314 	add.w	r3, r7, #20
 8000da8:	4611      	mov	r1, r2
 8000daa:	4618      	mov	r0, r3
 8000dac:	f001 f81a 	bl	8001de4 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000db0:	f000 fff0 	bl	8001d94 <HAL_RCC_GetPCLK1Freq>
 8000db4:	4603      	mov	r3, r0
 8000db6:	005b      	lsls	r3, r3, #1
 8000db8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000dba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000dbc:	4a13      	ldr	r2, [pc, #76]	; (8000e0c <HAL_InitTick+0xa8>)
 8000dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8000dc2:	0c9b      	lsrs	r3, r3, #18
 8000dc4:	3b01      	subs	r3, #1
 8000dc6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000dc8:	4b11      	ldr	r3, [pc, #68]	; (8000e10 <HAL_InitTick+0xac>)
 8000dca:	4a12      	ldr	r2, [pc, #72]	; (8000e14 <HAL_InitTick+0xb0>)
 8000dcc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000dce:	4b10      	ldr	r3, [pc, #64]	; (8000e10 <HAL_InitTick+0xac>)
 8000dd0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000dd4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000dd6:	4a0e      	ldr	r2, [pc, #56]	; (8000e10 <HAL_InitTick+0xac>)
 8000dd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dda:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000ddc:	4b0c      	ldr	r3, [pc, #48]	; (8000e10 <HAL_InitTick+0xac>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000de2:	4b0b      	ldr	r3, [pc, #44]	; (8000e10 <HAL_InitTick+0xac>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000de8:	4809      	ldr	r0, [pc, #36]	; (8000e10 <HAL_InitTick+0xac>)
 8000dea:	f002 fcd3 	bl	8003794 <HAL_TIM_Base_Init>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d104      	bne.n	8000dfe <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000df4:	4806      	ldr	r0, [pc, #24]	; (8000e10 <HAL_InitTick+0xac>)
 8000df6:	f002 fd27 	bl	8003848 <HAL_TIM_Base_Start_IT>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	e000      	b.n	8000e00 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8000dfe:	2301      	movs	r3, #1
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	3730      	adds	r7, #48	; 0x30
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	40023800 	.word	0x40023800
 8000e0c:	431bde83 	.word	0x431bde83
 8000e10:	20004f1c 	.word	0x20004f1c
 8000e14:	40001000 	.word	0x40001000

08000e18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e1c:	e7fe      	b.n	8000e1c <NMI_Handler+0x4>

08000e1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e1e:	b480      	push	{r7}
 8000e20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e22:	e7fe      	b.n	8000e22 <HardFault_Handler+0x4>

08000e24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e28:	e7fe      	b.n	8000e28 <MemManage_Handler+0x4>

08000e2a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e2a:	b480      	push	{r7}
 8000e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e2e:	e7fe      	b.n	8000e2e <BusFault_Handler+0x4>

08000e30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e34:	e7fe      	b.n	8000e34 <UsageFault_Handler+0x4>

08000e36 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e36:	b480      	push	{r7}
 8000e38:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e3a:	bf00      	nop
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e42:	4770      	bx	lr

08000e44 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 22.
  */
void RTC_WKUP_IRQHandler(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8000e48:	4802      	ldr	r0, [pc, #8]	; (8000e54 <RTC_WKUP_IRQHandler+0x10>)
 8000e4a:	f002 fc75 	bl	8003738 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8000e4e:	bf00      	nop
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	20004ef8 	.word	0x20004ef8

08000e58 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000e5c:	4802      	ldr	r0, [pc, #8]	; (8000e68 <RTC_Alarm_IRQHandler+0x10>)
 8000e5e:	f002 fa9b 	bl	8003398 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8000e62:	bf00      	nop
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	20004ef8 	.word	0x20004ef8

08000e6c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000e70:	4802      	ldr	r0, [pc, #8]	; (8000e7c <TIM6_DAC_IRQHandler+0x10>)
 8000e72:	f002 fd59 	bl	8003928 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000e76:	bf00      	nop
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	20004f1c 	.word	0x20004f1c

08000e80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b086      	sub	sp, #24
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e88:	4a14      	ldr	r2, [pc, #80]	; (8000edc <_sbrk+0x5c>)
 8000e8a:	4b15      	ldr	r3, [pc, #84]	; (8000ee0 <_sbrk+0x60>)
 8000e8c:	1ad3      	subs	r3, r2, r3
 8000e8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e94:	4b13      	ldr	r3, [pc, #76]	; (8000ee4 <_sbrk+0x64>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d102      	bne.n	8000ea2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e9c:	4b11      	ldr	r3, [pc, #68]	; (8000ee4 <_sbrk+0x64>)
 8000e9e:	4a12      	ldr	r2, [pc, #72]	; (8000ee8 <_sbrk+0x68>)
 8000ea0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ea2:	4b10      	ldr	r3, [pc, #64]	; (8000ee4 <_sbrk+0x64>)
 8000ea4:	681a      	ldr	r2, [r3, #0]
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	4413      	add	r3, r2
 8000eaa:	693a      	ldr	r2, [r7, #16]
 8000eac:	429a      	cmp	r2, r3
 8000eae:	d207      	bcs.n	8000ec0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000eb0:	f006 fd88 	bl	80079c4 <__errno>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	220c      	movs	r2, #12
 8000eb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000eba:	f04f 33ff 	mov.w	r3, #4294967295
 8000ebe:	e009      	b.n	8000ed4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ec0:	4b08      	ldr	r3, [pc, #32]	; (8000ee4 <_sbrk+0x64>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ec6:	4b07      	ldr	r3, [pc, #28]	; (8000ee4 <_sbrk+0x64>)
 8000ec8:	681a      	ldr	r2, [r3, #0]
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	4413      	add	r3, r2
 8000ece:	4a05      	ldr	r2, [pc, #20]	; (8000ee4 <_sbrk+0x64>)
 8000ed0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ed2:	68fb      	ldr	r3, [r7, #12]
}
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	3718      	adds	r7, #24
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	20020000 	.word	0x20020000
 8000ee0:	00000400 	.word	0x00000400
 8000ee4:	20000090 	.word	0x20000090
 8000ee8:	20005000 	.word	0x20005000

08000eec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ef0:	4b06      	ldr	r3, [pc, #24]	; (8000f0c <SystemInit+0x20>)
 8000ef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ef6:	4a05      	ldr	r2, [pc, #20]	; (8000f0c <SystemInit+0x20>)
 8000ef8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000efc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f00:	bf00      	nop
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	e000ed00 	.word	0xe000ed00

08000f10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000f10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f48 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f14:	480d      	ldr	r0, [pc, #52]	; (8000f4c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000f16:	490e      	ldr	r1, [pc, #56]	; (8000f50 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000f18:	4a0e      	ldr	r2, [pc, #56]	; (8000f54 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000f1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f1c:	e002      	b.n	8000f24 <LoopCopyDataInit>

08000f1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f22:	3304      	adds	r3, #4

08000f24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f28:	d3f9      	bcc.n	8000f1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f2a:	4a0b      	ldr	r2, [pc, #44]	; (8000f58 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000f2c:	4c0b      	ldr	r4, [pc, #44]	; (8000f5c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000f2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f30:	e001      	b.n	8000f36 <LoopFillZerobss>

08000f32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f34:	3204      	adds	r2, #4

08000f36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f38:	d3fb      	bcc.n	8000f32 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000f3a:	f7ff ffd7 	bl	8000eec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f3e:	f006 fd47 	bl	80079d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f42:	f7ff fb4d 	bl	80005e0 <main>
  bx  lr    
 8000f46:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000f48:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f50:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000f54:	080085e8 	.word	0x080085e8
  ldr r2, =_sbss
 8000f58:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000f5c:	20004ffc 	.word	0x20004ffc

08000f60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f60:	e7fe      	b.n	8000f60 <ADC_IRQHandler>
	...

08000f64 <MRT_SetupRTOS>:
RTC_HandleTypeDef hrtc;

struct MRT_RTOS rtos;


void MRT_SetupRTOS(UART_HandleTypeDef uart, uint8_t defAlarm){
 8000f64:	b084      	sub	sp, #16
 8000f66:	b580      	push	{r7, lr}
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	f107 0c08 	add.w	ip, r7, #8
 8000f6e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	rtos.huart = uart;
 8000f72:	4b0b      	ldr	r3, [pc, #44]	; (8000fa0 <MRT_SetupRTOS+0x3c>)
 8000f74:	4618      	mov	r0, r3
 8000f76:	f107 0308 	add.w	r3, r7, #8
 8000f7a:	2244      	movs	r2, #68	; 0x44
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	f006 fd4d 	bl	8007a1c <memcpy>
	MRT_WUProcedure();
 8000f82:	f000 f831 	bl	8000fe8 <MRT_WUProcedure>
	if (defAlarm==1) MRT_DefaultRTC();
 8000f86:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8000f8a:	2b01      	cmp	r3, #1
 8000f8c:	d101      	bne.n	8000f92 <MRT_SetupRTOS+0x2e>
 8000f8e:	f000 f90b 	bl	80011a8 <MRT_DefaultRTC>
}
 8000f92:	bf00      	nop
 8000f94:	46bd      	mov	sp, r7
 8000f96:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f9a:	b004      	add	sp, #16
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	20004f64 	.word	0x20004f64

08000fa4 <HAL_RTC_AlarmAEventCallback>:


void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc){
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&(rtos.huart),(uint8_t*)"AlarmA\r\n", 8, HAL_MAX_DELAY);
 8000fac:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb0:	2208      	movs	r2, #8
 8000fb2:	4905      	ldr	r1, [pc, #20]	; (8000fc8 <HAL_RTC_AlarmAEventCallback+0x24>)
 8000fb4:	4805      	ldr	r0, [pc, #20]	; (8000fcc <HAL_RTC_AlarmAEventCallback+0x28>)
 8000fb6:	f002 fee8 	bl	8003d8a <HAL_UART_Transmit>
	flagA = 1;
 8000fba:	4b05      	ldr	r3, [pc, #20]	; (8000fd0 <HAL_RTC_AlarmAEventCallback+0x2c>)
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	701a      	strb	r2, [r3, #0]
}
 8000fc0:	bf00      	nop
 8000fc2:	3708      	adds	r7, #8
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	0800840c 	.word	0x0800840c
 8000fcc:	20004f64 	.word	0x20004f64
 8000fd0:	20000094 	.word	0x20000094

08000fd4 <HAL_RTCEx_WakeUpTimerEventCallback>:
void HAL_RTC_AlarmBEventCallback(RTC_HandleTypeDef *hrtc){
	HAL_UART_Transmit(&(rtos.huart),(uint8_t*)"AlarmB\r\n", 8, HAL_MAX_DELAY);
	flagB = 1;
}

void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc){
 8000fd4:	b480      	push	{r7}
 8000fd6:	b083      	sub	sp, #12
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
}
 8000fdc:	bf00      	nop
 8000fde:	370c      	adds	r7, #12
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr

08000fe8 <MRT_WUProcedure>:


void MRT_WUProcedure(void){
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0

	//If WU flag set, wake up procedure
	if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 8000fee:	4b13      	ldr	r3, [pc, #76]	; (800103c <MRT_WUProcedure+0x54>)
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	f003 0302 	and.w	r3, r3, #2
 8000ff6:	2b02      	cmp	r3, #2
 8000ff8:	d119      	bne.n	800102e <MRT_WUProcedure+0x46>
	{
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);  // clear the flag
 8000ffa:	4b10      	ldr	r3, [pc, #64]	; (800103c <MRT_WUProcedure+0x54>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	4a0f      	ldr	r2, [pc, #60]	; (800103c <MRT_WUProcedure+0x54>)
 8001000:	f043 0308 	orr.w	r3, r3, #8
 8001004:	6013      	str	r3, [r2, #0]

		/** display  the string **/
		char *str = "Wakeup from the STANDBY MODE\r\n";
 8001006:	4b0e      	ldr	r3, [pc, #56]	; (8001040 <MRT_WUProcedure+0x58>)
 8001008:	607b      	str	r3, [r7, #4]
		HAL_UART_Transmit(&(rtos.huart), (uint8_t *)str, strlen (str), HAL_MAX_DELAY);
 800100a:	6878      	ldr	r0, [r7, #4]
 800100c:	f7ff f900 	bl	8000210 <strlen>
 8001010:	4603      	mov	r3, r0
 8001012:	b29a      	uxth	r2, r3
 8001014:	f04f 33ff 	mov.w	r3, #4294967295
 8001018:	6879      	ldr	r1, [r7, #4]
 800101a:	480a      	ldr	r0, [pc, #40]	; (8001044 <MRT_WUProcedure+0x5c>)
 800101c:	f002 feb5 	bl	8003d8a <HAL_UART_Transmit>

		/** Disable the WWAKEUP PIN **/
		HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);  // disable PA0
 8001020:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001024:	f000 fd98 	bl	8001b58 <HAL_PWR_DisableWakeUpPin>

		/** Deactivate the RTC wakeup  **/
		HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8001028:	4807      	ldr	r0, [pc, #28]	; (8001048 <MRT_WUProcedure+0x60>)
 800102a:	f002 fb2d 	bl	8003688 <HAL_RTCEx_DeactivateWakeUpTimer>
	}

	MRT_ClearFlags();
 800102e:	f000 f80d 	bl	800104c <MRT_ClearFlags>
}
 8001032:	bf00      	nop
 8001034:	3708      	adds	r7, #8
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40007000 	.word	0x40007000
 8001040:	08008424 	.word	0x08008424
 8001044:	20004f64 	.word	0x20004f64
 8001048:	20004ef8 	.word	0x20004ef8

0800104c <MRT_ClearFlags>:

void MRT_ClearFlags(void){
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
	//Must be after alarm A was activated and before going to sleep

	  	//Clear alarmA flag
	__HAL_RTC_WRITEPROTECTION_DISABLE(&hrtc);
 8001050:	4b30      	ldr	r3, [pc, #192]	; (8001114 <MRT_ClearFlags+0xc8>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	22ca      	movs	r2, #202	; 0xca
 8001056:	625a      	str	r2, [r3, #36]	; 0x24
 8001058:	4b2e      	ldr	r3, [pc, #184]	; (8001114 <MRT_ClearFlags+0xc8>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	2253      	movs	r2, #83	; 0x53
 800105e:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRAF) != RESET){
 8001060:	e00f      	b.n	8001082 <MRT_ClearFlags+0x36>
		HAL_UART_Transmit(&(rtos.huart),"Clearing alarm A flag\r\n", 23, HAL_MAX_DELAY);
 8001062:	f04f 33ff 	mov.w	r3, #4294967295
 8001066:	2217      	movs	r2, #23
 8001068:	492b      	ldr	r1, [pc, #172]	; (8001118 <MRT_ClearFlags+0xcc>)
 800106a:	482c      	ldr	r0, [pc, #176]	; (800111c <MRT_ClearFlags+0xd0>)
 800106c:	f002 fe8d 	bl	8003d8a <HAL_UART_Transmit>
		__HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8001070:	4b28      	ldr	r3, [pc, #160]	; (8001114 <MRT_ClearFlags+0xc8>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	68db      	ldr	r3, [r3, #12]
 8001076:	b2da      	uxtb	r2, r3
 8001078:	4b26      	ldr	r3, [pc, #152]	; (8001114 <MRT_ClearFlags+0xc8>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8001080:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRAF) != RESET){
 8001082:	4b24      	ldr	r3, [pc, #144]	; (8001114 <MRT_ClearFlags+0xc8>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	68db      	ldr	r3, [r3, #12]
 8001088:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800108c:	2b00      	cmp	r3, #0
 800108e:	d1e8      	bne.n	8001062 <MRT_ClearFlags+0x16>
	}
	__HAL_RTC_WRITEPROTECTION_ENABLE(&hrtc);
 8001090:	4b20      	ldr	r3, [pc, #128]	; (8001114 <MRT_ClearFlags+0xc8>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	22ff      	movs	r2, #255	; 0xff
 8001096:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8001098:	4b21      	ldr	r3, [pc, #132]	; (8001120 <MRT_ClearFlags+0xd4>)
 800109a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800109e:	615a      	str	r2, [r3, #20]


  	//Clear alarmB flag
	__HAL_RTC_WRITEPROTECTION_DISABLE(&hrtc);
 80010a0:	4b1c      	ldr	r3, [pc, #112]	; (8001114 <MRT_ClearFlags+0xc8>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	22ca      	movs	r2, #202	; 0xca
 80010a6:	625a      	str	r2, [r3, #36]	; 0x24
 80010a8:	4b1a      	ldr	r3, [pc, #104]	; (8001114 <MRT_ClearFlags+0xc8>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	2253      	movs	r2, #83	; 0x53
 80010ae:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRBF) != RESET){
 80010b0:	e00f      	b.n	80010d2 <MRT_ClearFlags+0x86>
		HAL_UART_Transmit(&(rtos.huart),"Clearing alarm B flag\r\n", 23, HAL_MAX_DELAY);
 80010b2:	f04f 33ff 	mov.w	r3, #4294967295
 80010b6:	2217      	movs	r2, #23
 80010b8:	491a      	ldr	r1, [pc, #104]	; (8001124 <MRT_ClearFlags+0xd8>)
 80010ba:	4818      	ldr	r0, [pc, #96]	; (800111c <MRT_ClearFlags+0xd0>)
 80010bc:	f002 fe65 	bl	8003d8a <HAL_UART_Transmit>
		__HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRBF);
 80010c0:	4b14      	ldr	r3, [pc, #80]	; (8001114 <MRT_ClearFlags+0xc8>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	68db      	ldr	r3, [r3, #12]
 80010c6:	b2da      	uxtb	r2, r3
 80010c8:	4b12      	ldr	r3, [pc, #72]	; (8001114 <MRT_ClearFlags+0xc8>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f462 7220 	orn	r2, r2, #640	; 0x280
 80010d0:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRBF) != RESET){
 80010d2:	4b10      	ldr	r3, [pc, #64]	; (8001114 <MRT_ClearFlags+0xc8>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	68db      	ldr	r3, [r3, #12]
 80010d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d1e8      	bne.n	80010b2 <MRT_ClearFlags+0x66>
	}
	__HAL_RTC_WRITEPROTECTION_ENABLE(&hrtc);
 80010e0:	4b0c      	ldr	r3, [pc, #48]	; (8001114 <MRT_ClearFlags+0xc8>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	22ff      	movs	r2, #255	; 0xff
 80010e6:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80010e8:	4b0d      	ldr	r3, [pc, #52]	; (8001120 <MRT_ClearFlags+0xd4>)
 80010ea:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80010ee:	615a      	str	r2, [r3, #20]


	/* Clear the WU FLAG */
	//HAL_UART_Transmit(&(rtos.huart),"Clearing WU flag\r\n", 18, HAL_MAX_DELAY);
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 80010f0:	4b0d      	ldr	r3, [pc, #52]	; (8001128 <MRT_ClearFlags+0xdc>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a0c      	ldr	r2, [pc, #48]	; (8001128 <MRT_ClearFlags+0xdc>)
 80010f6:	f043 0304 	orr.w	r3, r3, #4
 80010fa:	6013      	str	r3, [r2, #0]

	/* clear the RTC Wake UP (WU) flag */
	//HAL_UART_Transmit(&(rtos.huart),"Clearing RTC WU flag\r\n", 22, HAL_MAX_DELAY);
	__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);
 80010fc:	4b05      	ldr	r3, [pc, #20]	; (8001114 <MRT_ClearFlags+0xc8>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	68db      	ldr	r3, [r3, #12]
 8001102:	b2da      	uxtb	r2, r3
 8001104:	4b03      	ldr	r3, [pc, #12]	; (8001114 <MRT_ClearFlags+0xc8>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800110c:	60da      	str	r2, [r3, #12]
}
 800110e:	bf00      	nop
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	20004ef8 	.word	0x20004ef8
 8001118:	08008444 	.word	0x08008444
 800111c:	20004f64 	.word	0x20004f64
 8001120:	40013c00 	.word	0x40013c00
 8001124:	0800845c 	.word	0x0800845c
 8001128:	40007000 	.word	0x40007000

0800112c <MRT_StandByMode>:

/*
 * This function is called to enter standby mode
 * @param seconds: time before it wakes up (max of 36 hours)
 */
void MRT_StandByMode( uint32_t seconds){
 800112c:	b580      	push	{r7, lr}
 800112e:	b0a4      	sub	sp, #144	; 0x90
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]

	/* Enable the WAKEUP PIN
	 * (Needs to be placed BEFORE clearing up the flags or else it wakes up as soon as we enter standby mode)*/
	HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8001134:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001138:	f000 fcfc 	bl	8001b34 <HAL_PWR_EnableWakeUpPin>

	/*Clear the flags so it doesn't wake up as soon as it goes to sleep*/
	MRT_ClearFlags();
 800113c:	f7ff ff86 	bl	800104c <MRT_ClearFlags>

	//Setup RTC wake up timer
	HAL_UART_Transmit(&(rtos.huart),"Setting up RTCW\r\n", 17, HAL_MAX_DELAY);
 8001140:	f04f 33ff 	mov.w	r3, #4294967295
 8001144:	2211      	movs	r2, #17
 8001146:	4914      	ldr	r1, [pc, #80]	; (8001198 <MRT_StandByMode+0x6c>)
 8001148:	4814      	ldr	r0, [pc, #80]	; (800119c <MRT_StandByMode+0x70>)
 800114a:	f002 fe1e 	bl	8003d8a <HAL_UART_Transmit>
	  Error_Handler();
	}
	*/

	char* msg[30+sizeof(uint32_t)];
	sprintf(msg,"Going to sleep for %i seconds\r\n",seconds);
 800114e:	f107 0308 	add.w	r3, r7, #8
 8001152:	687a      	ldr	r2, [r7, #4]
 8001154:	4912      	ldr	r1, [pc, #72]	; (80011a0 <MRT_StandByMode+0x74>)
 8001156:	4618      	mov	r0, r3
 8001158:	f006 fd4a 	bl	8007bf0 <siprintf>
	HAL_UART_Transmit(&(rtos.huart), msg,strlen(msg),HAL_MAX_DELAY);
 800115c:	f107 0308 	add.w	r3, r7, #8
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff f855 	bl	8000210 <strlen>
 8001166:	4603      	mov	r3, r0
 8001168:	b29a      	uxth	r2, r3
 800116a:	f107 0108 	add.w	r1, r7, #8
 800116e:	f04f 33ff 	mov.w	r3, #4294967295
 8001172:	480a      	ldr	r0, [pc, #40]	; (800119c <MRT_StandByMode+0x70>)
 8001174:	f002 fe09 	bl	8003d8a <HAL_UART_Transmit>

	if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc,seconds, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8001178:	2204      	movs	r2, #4
 800117a:	6879      	ldr	r1, [r7, #4]
 800117c:	4809      	ldr	r0, [pc, #36]	; (80011a4 <MRT_StandByMode+0x78>)
 800117e:	f002 f9c3 	bl	8003508 <HAL_RTCEx_SetWakeUpTimer_IT>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <MRT_StandByMode+0x60>
	{
	  Error_Handler();
 8001188:	f7ff fcc8 	bl	8000b1c <Error_Handler>
	}

	HAL_PWR_EnterSTANDBYMode();
 800118c:	f000 fcf8 	bl	8001b80 <HAL_PWR_EnterSTANDBYMode>
}
 8001190:	bf00      	nop
 8001192:	3790      	adds	r7, #144	; 0x90
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	08008474 	.word	0x08008474
 800119c:	20004f64 	.word	0x20004f64
 80011a0:	08008488 	.word	0x08008488
 80011a4:	20004ef8 	.word	0x20004ef8

080011a8 <MRT_DefaultRTC>:


void MRT_DefaultRTC(void){
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b090      	sub	sp, #64	; 0x40
 80011ac:	af00      	add	r7, sp, #0

	/*Can be setup using the ioc files*/

	  RTC_TimeTypeDef sTime = {0};
 80011ae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011b2:	2200      	movs	r2, #0
 80011b4:	601a      	str	r2, [r3, #0]
 80011b6:	605a      	str	r2, [r3, #4]
 80011b8:	609a      	str	r2, [r3, #8]
 80011ba:	60da      	str	r2, [r3, #12]
 80011bc:	611a      	str	r2, [r3, #16]
	  RTC_DateTypeDef sDate = {0};
 80011be:	2300      	movs	r3, #0
 80011c0:	62bb      	str	r3, [r7, #40]	; 0x28
	  RTC_AlarmTypeDef sAlarm = {0};
 80011c2:	463b      	mov	r3, r7
 80011c4:	2228      	movs	r2, #40	; 0x28
 80011c6:	2100      	movs	r1, #0
 80011c8:	4618      	mov	r0, r3
 80011ca:	f006 fc35 	bl	8007a38 <memset>


	  /** Initialize RTC and set the Time and Date
	  */
	  sTime.Hours = 0x0;
 80011ce:	2300      	movs	r3, #0
 80011d0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	  sTime.Minutes = 0x0;
 80011d4:	2300      	movs	r3, #0
 80011d6:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	  sTime.Seconds = 0x15;
 80011da:	2315      	movs	r3, #21
 80011dc:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80011e0:	2300      	movs	r3, #0
 80011e2:	63bb      	str	r3, [r7, #56]	; 0x38
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80011e4:	2300      	movs	r3, #0
 80011e6:	63fb      	str	r3, [r7, #60]	; 0x3c
	  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80011e8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011ec:	2201      	movs	r2, #1
 80011ee:	4619      	mov	r1, r3
 80011f0:	4823      	ldr	r0, [pc, #140]	; (8001280 <MRT_DefaultRTC+0xd8>)
 80011f2:	f001 fe34 	bl	8002e5e <HAL_RTC_SetTime>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <MRT_DefaultRTC+0x58>
	  {
	    Error_Handler();
 80011fc:	f7ff fc8e 	bl	8000b1c <Error_Handler>
	  }
	  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001200:	2301      	movs	r3, #1
 8001202:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	  sDate.Month = RTC_MONTH_JANUARY;
 8001206:	2301      	movs	r3, #1
 8001208:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	  sDate.Date = 0x1;
 800120c:	2301      	movs	r3, #1
 800120e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	  sDate.Year = 0x0;
 8001212:	2300      	movs	r3, #0
 8001214:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

	  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001218:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800121c:	2201      	movs	r2, #1
 800121e:	4619      	mov	r1, r3
 8001220:	4817      	ldr	r0, [pc, #92]	; (8001280 <MRT_DefaultRTC+0xd8>)
 8001222:	f001 fed9 	bl	8002fd8 <HAL_RTC_SetDate>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MRT_DefaultRTC+0x88>
	  {
	    Error_Handler();
 800122c:	f7ff fc76 	bl	8000b1c <Error_Handler>
	  }


	  /** Enable the Alarm A
	  */
	  sAlarm.AlarmTime.Hours = 0x0;
 8001230:	2300      	movs	r3, #0
 8001232:	703b      	strb	r3, [r7, #0]
	  sAlarm.AlarmTime.Minutes = 0x0;
 8001234:	2300      	movs	r3, #0
 8001236:	707b      	strb	r3, [r7, #1]
	  sAlarm.AlarmTime.Seconds = 0x40;
 8001238:	2340      	movs	r3, #64	; 0x40
 800123a:	70bb      	strb	r3, [r7, #2]
	  sAlarm.AlarmTime.SubSeconds = 0x0;
 800123c:	2300      	movs	r3, #0
 800123e:	607b      	str	r3, [r7, #4]
	  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001240:	2300      	movs	r3, #0
 8001242:	60fb      	str	r3, [r7, #12]
	  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001244:	2300      	movs	r3, #0
 8001246:	613b      	str	r3, [r7, #16]
	  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001248:	2300      	movs	r3, #0
 800124a:	617b      	str	r3, [r7, #20]
	  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800124c:	2300      	movs	r3, #0
 800124e:	61bb      	str	r3, [r7, #24]
	  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001250:	2300      	movs	r3, #0
 8001252:	61fb      	str	r3, [r7, #28]
	  sAlarm.AlarmDateWeekDay = 0x1;
 8001254:	2301      	movs	r3, #1
 8001256:	f887 3020 	strb.w	r3, [r7, #32]
	  sAlarm.Alarm = RTC_ALARM_A;
 800125a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800125e:	627b      	str	r3, [r7, #36]	; 0x24
	  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001260:	463b      	mov	r3, r7
 8001262:	2201      	movs	r2, #1
 8001264:	4619      	mov	r1, r3
 8001266:	4806      	ldr	r0, [pc, #24]	; (8001280 <MRT_DefaultRTC+0xd8>)
 8001268:	f001 ff5e 	bl	8003128 <HAL_RTC_SetAlarm_IT>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <MRT_DefaultRTC+0xce>
	  {
	    Error_Handler();
 8001272:	f7ff fc53 	bl	8000b1c <Error_Handler>
	  }
}
 8001276:	bf00      	nop
 8001278:	3740      	adds	r7, #64	; 0x40
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	20004ef8 	.word	0x20004ef8

08001284 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001288:	4b0e      	ldr	r3, [pc, #56]	; (80012c4 <HAL_Init+0x40>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a0d      	ldr	r2, [pc, #52]	; (80012c4 <HAL_Init+0x40>)
 800128e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001292:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001294:	4b0b      	ldr	r3, [pc, #44]	; (80012c4 <HAL_Init+0x40>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a0a      	ldr	r2, [pc, #40]	; (80012c4 <HAL_Init+0x40>)
 800129a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800129e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012a0:	4b08      	ldr	r3, [pc, #32]	; (80012c4 <HAL_Init+0x40>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a07      	ldr	r2, [pc, #28]	; (80012c4 <HAL_Init+0x40>)
 80012a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012ac:	2003      	movs	r0, #3
 80012ae:	f000 f8fc 	bl	80014aa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012b2:	200f      	movs	r0, #15
 80012b4:	f7ff fd56 	bl	8000d64 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012b8:	f7ff fc36 	bl	8000b28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012bc:	2300      	movs	r3, #0
}
 80012be:	4618      	mov	r0, r3
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	40023c00 	.word	0x40023c00

080012c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012cc:	4b06      	ldr	r3, [pc, #24]	; (80012e8 <HAL_IncTick+0x20>)
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	461a      	mov	r2, r3
 80012d2:	4b06      	ldr	r3, [pc, #24]	; (80012ec <HAL_IncTick+0x24>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4413      	add	r3, r2
 80012d8:	4a04      	ldr	r2, [pc, #16]	; (80012ec <HAL_IncTick+0x24>)
 80012da:	6013      	str	r3, [r2, #0]
}
 80012dc:	bf00      	nop
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop
 80012e8:	20000008 	.word	0x20000008
 80012ec:	20004fa8 	.word	0x20004fa8

080012f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  return uwTick;
 80012f4:	4b03      	ldr	r3, [pc, #12]	; (8001304 <HAL_GetTick+0x14>)
 80012f6:	681b      	ldr	r3, [r3, #0]
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	20004fa8 	.word	0x20004fa8

08001308 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001310:	f7ff ffee 	bl	80012f0 <HAL_GetTick>
 8001314:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001320:	d005      	beq.n	800132e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001322:	4b0a      	ldr	r3, [pc, #40]	; (800134c <HAL_Delay+0x44>)
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	461a      	mov	r2, r3
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	4413      	add	r3, r2
 800132c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800132e:	bf00      	nop
 8001330:	f7ff ffde 	bl	80012f0 <HAL_GetTick>
 8001334:	4602      	mov	r2, r0
 8001336:	68bb      	ldr	r3, [r7, #8]
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	68fa      	ldr	r2, [r7, #12]
 800133c:	429a      	cmp	r2, r3
 800133e:	d8f7      	bhi.n	8001330 <HAL_Delay+0x28>
  {
  }
}
 8001340:	bf00      	nop
 8001342:	bf00      	nop
 8001344:	3710      	adds	r7, #16
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	20000008 	.word	0x20000008

08001350 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001350:	b480      	push	{r7}
 8001352:	b085      	sub	sp, #20
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	f003 0307 	and.w	r3, r3, #7
 800135e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001360:	4b0c      	ldr	r3, [pc, #48]	; (8001394 <__NVIC_SetPriorityGrouping+0x44>)
 8001362:	68db      	ldr	r3, [r3, #12]
 8001364:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001366:	68ba      	ldr	r2, [r7, #8]
 8001368:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800136c:	4013      	ands	r3, r2
 800136e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001374:	68bb      	ldr	r3, [r7, #8]
 8001376:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001378:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800137c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001380:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001382:	4a04      	ldr	r2, [pc, #16]	; (8001394 <__NVIC_SetPriorityGrouping+0x44>)
 8001384:	68bb      	ldr	r3, [r7, #8]
 8001386:	60d3      	str	r3, [r2, #12]
}
 8001388:	bf00      	nop
 800138a:	3714      	adds	r7, #20
 800138c:	46bd      	mov	sp, r7
 800138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001392:	4770      	bx	lr
 8001394:	e000ed00 	.word	0xe000ed00

08001398 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800139c:	4b04      	ldr	r3, [pc, #16]	; (80013b0 <__NVIC_GetPriorityGrouping+0x18>)
 800139e:	68db      	ldr	r3, [r3, #12]
 80013a0:	0a1b      	lsrs	r3, r3, #8
 80013a2:	f003 0307 	and.w	r3, r3, #7
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr
 80013b0:	e000ed00 	.word	0xe000ed00

080013b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	4603      	mov	r3, r0
 80013bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	db0b      	blt.n	80013de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013c6:	79fb      	ldrb	r3, [r7, #7]
 80013c8:	f003 021f 	and.w	r2, r3, #31
 80013cc:	4907      	ldr	r1, [pc, #28]	; (80013ec <__NVIC_EnableIRQ+0x38>)
 80013ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d2:	095b      	lsrs	r3, r3, #5
 80013d4:	2001      	movs	r0, #1
 80013d6:	fa00 f202 	lsl.w	r2, r0, r2
 80013da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013de:	bf00      	nop
 80013e0:	370c      	adds	r7, #12
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	e000e100 	.word	0xe000e100

080013f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	4603      	mov	r3, r0
 80013f8:	6039      	str	r1, [r7, #0]
 80013fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001400:	2b00      	cmp	r3, #0
 8001402:	db0a      	blt.n	800141a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	b2da      	uxtb	r2, r3
 8001408:	490c      	ldr	r1, [pc, #48]	; (800143c <__NVIC_SetPriority+0x4c>)
 800140a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800140e:	0112      	lsls	r2, r2, #4
 8001410:	b2d2      	uxtb	r2, r2
 8001412:	440b      	add	r3, r1
 8001414:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001418:	e00a      	b.n	8001430 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	b2da      	uxtb	r2, r3
 800141e:	4908      	ldr	r1, [pc, #32]	; (8001440 <__NVIC_SetPriority+0x50>)
 8001420:	79fb      	ldrb	r3, [r7, #7]
 8001422:	f003 030f 	and.w	r3, r3, #15
 8001426:	3b04      	subs	r3, #4
 8001428:	0112      	lsls	r2, r2, #4
 800142a:	b2d2      	uxtb	r2, r2
 800142c:	440b      	add	r3, r1
 800142e:	761a      	strb	r2, [r3, #24]
}
 8001430:	bf00      	nop
 8001432:	370c      	adds	r7, #12
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr
 800143c:	e000e100 	.word	0xe000e100
 8001440:	e000ed00 	.word	0xe000ed00

08001444 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001444:	b480      	push	{r7}
 8001446:	b089      	sub	sp, #36	; 0x24
 8001448:	af00      	add	r7, sp, #0
 800144a:	60f8      	str	r0, [r7, #12]
 800144c:	60b9      	str	r1, [r7, #8]
 800144e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	f003 0307 	and.w	r3, r3, #7
 8001456:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001458:	69fb      	ldr	r3, [r7, #28]
 800145a:	f1c3 0307 	rsb	r3, r3, #7
 800145e:	2b04      	cmp	r3, #4
 8001460:	bf28      	it	cs
 8001462:	2304      	movcs	r3, #4
 8001464:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001466:	69fb      	ldr	r3, [r7, #28]
 8001468:	3304      	adds	r3, #4
 800146a:	2b06      	cmp	r3, #6
 800146c:	d902      	bls.n	8001474 <NVIC_EncodePriority+0x30>
 800146e:	69fb      	ldr	r3, [r7, #28]
 8001470:	3b03      	subs	r3, #3
 8001472:	e000      	b.n	8001476 <NVIC_EncodePriority+0x32>
 8001474:	2300      	movs	r3, #0
 8001476:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001478:	f04f 32ff 	mov.w	r2, #4294967295
 800147c:	69bb      	ldr	r3, [r7, #24]
 800147e:	fa02 f303 	lsl.w	r3, r2, r3
 8001482:	43da      	mvns	r2, r3
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	401a      	ands	r2, r3
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800148c:	f04f 31ff 	mov.w	r1, #4294967295
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	fa01 f303 	lsl.w	r3, r1, r3
 8001496:	43d9      	mvns	r1, r3
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800149c:	4313      	orrs	r3, r2
         );
}
 800149e:	4618      	mov	r0, r3
 80014a0:	3724      	adds	r7, #36	; 0x24
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr

080014aa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014aa:	b580      	push	{r7, lr}
 80014ac:	b082      	sub	sp, #8
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	f7ff ff4c 	bl	8001350 <__NVIC_SetPriorityGrouping>
}
 80014b8:	bf00      	nop
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b086      	sub	sp, #24
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	4603      	mov	r3, r0
 80014c8:	60b9      	str	r1, [r7, #8]
 80014ca:	607a      	str	r2, [r7, #4]
 80014cc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014ce:	2300      	movs	r3, #0
 80014d0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014d2:	f7ff ff61 	bl	8001398 <__NVIC_GetPriorityGrouping>
 80014d6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014d8:	687a      	ldr	r2, [r7, #4]
 80014da:	68b9      	ldr	r1, [r7, #8]
 80014dc:	6978      	ldr	r0, [r7, #20]
 80014de:	f7ff ffb1 	bl	8001444 <NVIC_EncodePriority>
 80014e2:	4602      	mov	r2, r0
 80014e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014e8:	4611      	mov	r1, r2
 80014ea:	4618      	mov	r0, r3
 80014ec:	f7ff ff80 	bl	80013f0 <__NVIC_SetPriority>
}
 80014f0:	bf00      	nop
 80014f2:	3718      	adds	r7, #24
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}

080014f8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	4603      	mov	r3, r0
 8001500:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001506:	4618      	mov	r0, r3
 8001508:	f7ff ff54 	bl	80013b4 <__NVIC_EnableIRQ>
}
 800150c:	bf00      	nop
 800150e:	3708      	adds	r7, #8
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}

08001514 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001514:	b480      	push	{r7}
 8001516:	b089      	sub	sp, #36	; 0x24
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
 800151c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800151e:	2300      	movs	r3, #0
 8001520:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001522:	2300      	movs	r3, #0
 8001524:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001526:	2300      	movs	r3, #0
 8001528:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800152a:	2300      	movs	r3, #0
 800152c:	61fb      	str	r3, [r7, #28]
 800152e:	e165      	b.n	80017fc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001530:	2201      	movs	r2, #1
 8001532:	69fb      	ldr	r3, [r7, #28]
 8001534:	fa02 f303 	lsl.w	r3, r2, r3
 8001538:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	697a      	ldr	r2, [r7, #20]
 8001540:	4013      	ands	r3, r2
 8001542:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001544:	693a      	ldr	r2, [r7, #16]
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	429a      	cmp	r2, r3
 800154a:	f040 8154 	bne.w	80017f6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f003 0303 	and.w	r3, r3, #3
 8001556:	2b01      	cmp	r3, #1
 8001558:	d005      	beq.n	8001566 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001562:	2b02      	cmp	r3, #2
 8001564:	d130      	bne.n	80015c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800156c:	69fb      	ldr	r3, [r7, #28]
 800156e:	005b      	lsls	r3, r3, #1
 8001570:	2203      	movs	r2, #3
 8001572:	fa02 f303 	lsl.w	r3, r2, r3
 8001576:	43db      	mvns	r3, r3
 8001578:	69ba      	ldr	r2, [r7, #24]
 800157a:	4013      	ands	r3, r2
 800157c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	68da      	ldr	r2, [r3, #12]
 8001582:	69fb      	ldr	r3, [r7, #28]
 8001584:	005b      	lsls	r3, r3, #1
 8001586:	fa02 f303 	lsl.w	r3, r2, r3
 800158a:	69ba      	ldr	r2, [r7, #24]
 800158c:	4313      	orrs	r3, r2
 800158e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	69ba      	ldr	r2, [r7, #24]
 8001594:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800159c:	2201      	movs	r2, #1
 800159e:	69fb      	ldr	r3, [r7, #28]
 80015a0:	fa02 f303 	lsl.w	r3, r2, r3
 80015a4:	43db      	mvns	r3, r3
 80015a6:	69ba      	ldr	r2, [r7, #24]
 80015a8:	4013      	ands	r3, r2
 80015aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	091b      	lsrs	r3, r3, #4
 80015b2:	f003 0201 	and.w	r2, r3, #1
 80015b6:	69fb      	ldr	r3, [r7, #28]
 80015b8:	fa02 f303 	lsl.w	r3, r2, r3
 80015bc:	69ba      	ldr	r2, [r7, #24]
 80015be:	4313      	orrs	r3, r2
 80015c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	69ba      	ldr	r2, [r7, #24]
 80015c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	f003 0303 	and.w	r3, r3, #3
 80015d0:	2b03      	cmp	r3, #3
 80015d2:	d017      	beq.n	8001604 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	005b      	lsls	r3, r3, #1
 80015de:	2203      	movs	r2, #3
 80015e0:	fa02 f303 	lsl.w	r3, r2, r3
 80015e4:	43db      	mvns	r3, r3
 80015e6:	69ba      	ldr	r2, [r7, #24]
 80015e8:	4013      	ands	r3, r2
 80015ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	689a      	ldr	r2, [r3, #8]
 80015f0:	69fb      	ldr	r3, [r7, #28]
 80015f2:	005b      	lsls	r3, r3, #1
 80015f4:	fa02 f303 	lsl.w	r3, r2, r3
 80015f8:	69ba      	ldr	r2, [r7, #24]
 80015fa:	4313      	orrs	r3, r2
 80015fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	69ba      	ldr	r2, [r7, #24]
 8001602:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	f003 0303 	and.w	r3, r3, #3
 800160c:	2b02      	cmp	r3, #2
 800160e:	d123      	bne.n	8001658 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001610:	69fb      	ldr	r3, [r7, #28]
 8001612:	08da      	lsrs	r2, r3, #3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	3208      	adds	r2, #8
 8001618:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800161c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800161e:	69fb      	ldr	r3, [r7, #28]
 8001620:	f003 0307 	and.w	r3, r3, #7
 8001624:	009b      	lsls	r3, r3, #2
 8001626:	220f      	movs	r2, #15
 8001628:	fa02 f303 	lsl.w	r3, r2, r3
 800162c:	43db      	mvns	r3, r3
 800162e:	69ba      	ldr	r2, [r7, #24]
 8001630:	4013      	ands	r3, r2
 8001632:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	691a      	ldr	r2, [r3, #16]
 8001638:	69fb      	ldr	r3, [r7, #28]
 800163a:	f003 0307 	and.w	r3, r3, #7
 800163e:	009b      	lsls	r3, r3, #2
 8001640:	fa02 f303 	lsl.w	r3, r2, r3
 8001644:	69ba      	ldr	r2, [r7, #24]
 8001646:	4313      	orrs	r3, r2
 8001648:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	08da      	lsrs	r2, r3, #3
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	3208      	adds	r2, #8
 8001652:	69b9      	ldr	r1, [r7, #24]
 8001654:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800165e:	69fb      	ldr	r3, [r7, #28]
 8001660:	005b      	lsls	r3, r3, #1
 8001662:	2203      	movs	r2, #3
 8001664:	fa02 f303 	lsl.w	r3, r2, r3
 8001668:	43db      	mvns	r3, r3
 800166a:	69ba      	ldr	r2, [r7, #24]
 800166c:	4013      	ands	r3, r2
 800166e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	f003 0203 	and.w	r2, r3, #3
 8001678:	69fb      	ldr	r3, [r7, #28]
 800167a:	005b      	lsls	r3, r3, #1
 800167c:	fa02 f303 	lsl.w	r3, r2, r3
 8001680:	69ba      	ldr	r2, [r7, #24]
 8001682:	4313      	orrs	r3, r2
 8001684:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	69ba      	ldr	r2, [r7, #24]
 800168a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001694:	2b00      	cmp	r3, #0
 8001696:	f000 80ae 	beq.w	80017f6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800169a:	2300      	movs	r3, #0
 800169c:	60fb      	str	r3, [r7, #12]
 800169e:	4b5d      	ldr	r3, [pc, #372]	; (8001814 <HAL_GPIO_Init+0x300>)
 80016a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016a2:	4a5c      	ldr	r2, [pc, #368]	; (8001814 <HAL_GPIO_Init+0x300>)
 80016a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016a8:	6453      	str	r3, [r2, #68]	; 0x44
 80016aa:	4b5a      	ldr	r3, [pc, #360]	; (8001814 <HAL_GPIO_Init+0x300>)
 80016ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016b2:	60fb      	str	r3, [r7, #12]
 80016b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80016b6:	4a58      	ldr	r2, [pc, #352]	; (8001818 <HAL_GPIO_Init+0x304>)
 80016b8:	69fb      	ldr	r3, [r7, #28]
 80016ba:	089b      	lsrs	r3, r3, #2
 80016bc:	3302      	adds	r3, #2
 80016be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	f003 0303 	and.w	r3, r3, #3
 80016ca:	009b      	lsls	r3, r3, #2
 80016cc:	220f      	movs	r2, #15
 80016ce:	fa02 f303 	lsl.w	r3, r2, r3
 80016d2:	43db      	mvns	r3, r3
 80016d4:	69ba      	ldr	r2, [r7, #24]
 80016d6:	4013      	ands	r3, r2
 80016d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4a4f      	ldr	r2, [pc, #316]	; (800181c <HAL_GPIO_Init+0x308>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d025      	beq.n	800172e <HAL_GPIO_Init+0x21a>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	4a4e      	ldr	r2, [pc, #312]	; (8001820 <HAL_GPIO_Init+0x30c>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d01f      	beq.n	800172a <HAL_GPIO_Init+0x216>
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	4a4d      	ldr	r2, [pc, #308]	; (8001824 <HAL_GPIO_Init+0x310>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d019      	beq.n	8001726 <HAL_GPIO_Init+0x212>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4a4c      	ldr	r2, [pc, #304]	; (8001828 <HAL_GPIO_Init+0x314>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d013      	beq.n	8001722 <HAL_GPIO_Init+0x20e>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	4a4b      	ldr	r2, [pc, #300]	; (800182c <HAL_GPIO_Init+0x318>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d00d      	beq.n	800171e <HAL_GPIO_Init+0x20a>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	4a4a      	ldr	r2, [pc, #296]	; (8001830 <HAL_GPIO_Init+0x31c>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d007      	beq.n	800171a <HAL_GPIO_Init+0x206>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4a49      	ldr	r2, [pc, #292]	; (8001834 <HAL_GPIO_Init+0x320>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d101      	bne.n	8001716 <HAL_GPIO_Init+0x202>
 8001712:	2306      	movs	r3, #6
 8001714:	e00c      	b.n	8001730 <HAL_GPIO_Init+0x21c>
 8001716:	2307      	movs	r3, #7
 8001718:	e00a      	b.n	8001730 <HAL_GPIO_Init+0x21c>
 800171a:	2305      	movs	r3, #5
 800171c:	e008      	b.n	8001730 <HAL_GPIO_Init+0x21c>
 800171e:	2304      	movs	r3, #4
 8001720:	e006      	b.n	8001730 <HAL_GPIO_Init+0x21c>
 8001722:	2303      	movs	r3, #3
 8001724:	e004      	b.n	8001730 <HAL_GPIO_Init+0x21c>
 8001726:	2302      	movs	r3, #2
 8001728:	e002      	b.n	8001730 <HAL_GPIO_Init+0x21c>
 800172a:	2301      	movs	r3, #1
 800172c:	e000      	b.n	8001730 <HAL_GPIO_Init+0x21c>
 800172e:	2300      	movs	r3, #0
 8001730:	69fa      	ldr	r2, [r7, #28]
 8001732:	f002 0203 	and.w	r2, r2, #3
 8001736:	0092      	lsls	r2, r2, #2
 8001738:	4093      	lsls	r3, r2
 800173a:	69ba      	ldr	r2, [r7, #24]
 800173c:	4313      	orrs	r3, r2
 800173e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001740:	4935      	ldr	r1, [pc, #212]	; (8001818 <HAL_GPIO_Init+0x304>)
 8001742:	69fb      	ldr	r3, [r7, #28]
 8001744:	089b      	lsrs	r3, r3, #2
 8001746:	3302      	adds	r3, #2
 8001748:	69ba      	ldr	r2, [r7, #24]
 800174a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800174e:	4b3a      	ldr	r3, [pc, #232]	; (8001838 <HAL_GPIO_Init+0x324>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	43db      	mvns	r3, r3
 8001758:	69ba      	ldr	r2, [r7, #24]
 800175a:	4013      	ands	r3, r2
 800175c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001766:	2b00      	cmp	r3, #0
 8001768:	d003      	beq.n	8001772 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800176a:	69ba      	ldr	r2, [r7, #24]
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	4313      	orrs	r3, r2
 8001770:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001772:	4a31      	ldr	r2, [pc, #196]	; (8001838 <HAL_GPIO_Init+0x324>)
 8001774:	69bb      	ldr	r3, [r7, #24]
 8001776:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001778:	4b2f      	ldr	r3, [pc, #188]	; (8001838 <HAL_GPIO_Init+0x324>)
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	43db      	mvns	r3, r3
 8001782:	69ba      	ldr	r2, [r7, #24]
 8001784:	4013      	ands	r3, r2
 8001786:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001790:	2b00      	cmp	r3, #0
 8001792:	d003      	beq.n	800179c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001794:	69ba      	ldr	r2, [r7, #24]
 8001796:	693b      	ldr	r3, [r7, #16]
 8001798:	4313      	orrs	r3, r2
 800179a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800179c:	4a26      	ldr	r2, [pc, #152]	; (8001838 <HAL_GPIO_Init+0x324>)
 800179e:	69bb      	ldr	r3, [r7, #24]
 80017a0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017a2:	4b25      	ldr	r3, [pc, #148]	; (8001838 <HAL_GPIO_Init+0x324>)
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	43db      	mvns	r3, r3
 80017ac:	69ba      	ldr	r2, [r7, #24]
 80017ae:	4013      	ands	r3, r2
 80017b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d003      	beq.n	80017c6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80017be:	69ba      	ldr	r2, [r7, #24]
 80017c0:	693b      	ldr	r3, [r7, #16]
 80017c2:	4313      	orrs	r3, r2
 80017c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80017c6:	4a1c      	ldr	r2, [pc, #112]	; (8001838 <HAL_GPIO_Init+0x324>)
 80017c8:	69bb      	ldr	r3, [r7, #24]
 80017ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80017cc:	4b1a      	ldr	r3, [pc, #104]	; (8001838 <HAL_GPIO_Init+0x324>)
 80017ce:	68db      	ldr	r3, [r3, #12]
 80017d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	43db      	mvns	r3, r3
 80017d6:	69ba      	ldr	r2, [r7, #24]
 80017d8:	4013      	ands	r3, r2
 80017da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d003      	beq.n	80017f0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80017e8:	69ba      	ldr	r2, [r7, #24]
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	4313      	orrs	r3, r2
 80017ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80017f0:	4a11      	ldr	r2, [pc, #68]	; (8001838 <HAL_GPIO_Init+0x324>)
 80017f2:	69bb      	ldr	r3, [r7, #24]
 80017f4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017f6:	69fb      	ldr	r3, [r7, #28]
 80017f8:	3301      	adds	r3, #1
 80017fa:	61fb      	str	r3, [r7, #28]
 80017fc:	69fb      	ldr	r3, [r7, #28]
 80017fe:	2b0f      	cmp	r3, #15
 8001800:	f67f ae96 	bls.w	8001530 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001804:	bf00      	nop
 8001806:	bf00      	nop
 8001808:	3724      	adds	r7, #36	; 0x24
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr
 8001812:	bf00      	nop
 8001814:	40023800 	.word	0x40023800
 8001818:	40013800 	.word	0x40013800
 800181c:	40020000 	.word	0x40020000
 8001820:	40020400 	.word	0x40020400
 8001824:	40020800 	.word	0x40020800
 8001828:	40020c00 	.word	0x40020c00
 800182c:	40021000 	.word	0x40021000
 8001830:	40021400 	.word	0x40021400
 8001834:	40021800 	.word	0x40021800
 8001838:	40013c00 	.word	0x40013c00

0800183c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
 8001844:	460b      	mov	r3, r1
 8001846:	807b      	strh	r3, [r7, #2]
 8001848:	4613      	mov	r3, r2
 800184a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800184c:	787b      	ldrb	r3, [r7, #1]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d003      	beq.n	800185a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001852:	887a      	ldrh	r2, [r7, #2]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001858:	e003      	b.n	8001862 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800185a:	887b      	ldrh	r3, [r7, #2]
 800185c:	041a      	lsls	r2, r3, #16
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	619a      	str	r2, [r3, #24]
}
 8001862:	bf00      	nop
 8001864:	370c      	adds	r7, #12
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr

0800186e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800186e:	b480      	push	{r7}
 8001870:	b085      	sub	sp, #20
 8001872:	af00      	add	r7, sp, #0
 8001874:	6078      	str	r0, [r7, #4]
 8001876:	460b      	mov	r3, r1
 8001878:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	695b      	ldr	r3, [r3, #20]
 800187e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001880:	887a      	ldrh	r2, [r7, #2]
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	4013      	ands	r3, r2
 8001886:	041a      	lsls	r2, r3, #16
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	43d9      	mvns	r1, r3
 800188c:	887b      	ldrh	r3, [r7, #2]
 800188e:	400b      	ands	r3, r1
 8001890:	431a      	orrs	r2, r3
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	619a      	str	r2, [r3, #24]
}
 8001896:	bf00      	nop
 8001898:	3714      	adds	r7, #20
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr

080018a2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80018a2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018a4:	b08f      	sub	sp, #60	; 0x3c
 80018a6:	af0a      	add	r7, sp, #40	; 0x28
 80018a8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d101      	bne.n	80018b4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	e116      	b.n	8001ae2 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80018c0:	b2db      	uxtb	r3, r3
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d106      	bne.n	80018d4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2200      	movs	r2, #0
 80018ca:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80018ce:	6878      	ldr	r0, [r7, #4]
 80018d0:	f7ff f9d8 	bl	8000c84 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2203      	movs	r2, #3
 80018d8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d102      	bne.n	80018ee <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2200      	movs	r2, #0
 80018ec:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4618      	mov	r0, r3
 80018f4:	f002 fd73 	bl	80043de <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	603b      	str	r3, [r7, #0]
 80018fe:	687e      	ldr	r6, [r7, #4]
 8001900:	466d      	mov	r5, sp
 8001902:	f106 0410 	add.w	r4, r6, #16
 8001906:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001908:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800190a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800190c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800190e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001912:	e885 0003 	stmia.w	r5, {r0, r1}
 8001916:	1d33      	adds	r3, r6, #4
 8001918:	cb0e      	ldmia	r3, {r1, r2, r3}
 800191a:	6838      	ldr	r0, [r7, #0]
 800191c:	f002 fcfe 	bl	800431c <USB_CoreInit>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d005      	beq.n	8001932 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2202      	movs	r2, #2
 800192a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	e0d7      	b.n	8001ae2 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	2100      	movs	r1, #0
 8001938:	4618      	mov	r0, r3
 800193a:	f002 fd61 	bl	8004400 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800193e:	2300      	movs	r3, #0
 8001940:	73fb      	strb	r3, [r7, #15]
 8001942:	e04a      	b.n	80019da <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001944:	7bfa      	ldrb	r2, [r7, #15]
 8001946:	6879      	ldr	r1, [r7, #4]
 8001948:	4613      	mov	r3, r2
 800194a:	00db      	lsls	r3, r3, #3
 800194c:	1a9b      	subs	r3, r3, r2
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	440b      	add	r3, r1
 8001952:	333d      	adds	r3, #61	; 0x3d
 8001954:	2201      	movs	r2, #1
 8001956:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001958:	7bfa      	ldrb	r2, [r7, #15]
 800195a:	6879      	ldr	r1, [r7, #4]
 800195c:	4613      	mov	r3, r2
 800195e:	00db      	lsls	r3, r3, #3
 8001960:	1a9b      	subs	r3, r3, r2
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	440b      	add	r3, r1
 8001966:	333c      	adds	r3, #60	; 0x3c
 8001968:	7bfa      	ldrb	r2, [r7, #15]
 800196a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800196c:	7bfa      	ldrb	r2, [r7, #15]
 800196e:	7bfb      	ldrb	r3, [r7, #15]
 8001970:	b298      	uxth	r0, r3
 8001972:	6879      	ldr	r1, [r7, #4]
 8001974:	4613      	mov	r3, r2
 8001976:	00db      	lsls	r3, r3, #3
 8001978:	1a9b      	subs	r3, r3, r2
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	440b      	add	r3, r1
 800197e:	3342      	adds	r3, #66	; 0x42
 8001980:	4602      	mov	r2, r0
 8001982:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001984:	7bfa      	ldrb	r2, [r7, #15]
 8001986:	6879      	ldr	r1, [r7, #4]
 8001988:	4613      	mov	r3, r2
 800198a:	00db      	lsls	r3, r3, #3
 800198c:	1a9b      	subs	r3, r3, r2
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	440b      	add	r3, r1
 8001992:	333f      	adds	r3, #63	; 0x3f
 8001994:	2200      	movs	r2, #0
 8001996:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001998:	7bfa      	ldrb	r2, [r7, #15]
 800199a:	6879      	ldr	r1, [r7, #4]
 800199c:	4613      	mov	r3, r2
 800199e:	00db      	lsls	r3, r3, #3
 80019a0:	1a9b      	subs	r3, r3, r2
 80019a2:	009b      	lsls	r3, r3, #2
 80019a4:	440b      	add	r3, r1
 80019a6:	3344      	adds	r3, #68	; 0x44
 80019a8:	2200      	movs	r2, #0
 80019aa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80019ac:	7bfa      	ldrb	r2, [r7, #15]
 80019ae:	6879      	ldr	r1, [r7, #4]
 80019b0:	4613      	mov	r3, r2
 80019b2:	00db      	lsls	r3, r3, #3
 80019b4:	1a9b      	subs	r3, r3, r2
 80019b6:	009b      	lsls	r3, r3, #2
 80019b8:	440b      	add	r3, r1
 80019ba:	3348      	adds	r3, #72	; 0x48
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80019c0:	7bfa      	ldrb	r2, [r7, #15]
 80019c2:	6879      	ldr	r1, [r7, #4]
 80019c4:	4613      	mov	r3, r2
 80019c6:	00db      	lsls	r3, r3, #3
 80019c8:	1a9b      	subs	r3, r3, r2
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	440b      	add	r3, r1
 80019ce:	3350      	adds	r3, #80	; 0x50
 80019d0:	2200      	movs	r2, #0
 80019d2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80019d4:	7bfb      	ldrb	r3, [r7, #15]
 80019d6:	3301      	adds	r3, #1
 80019d8:	73fb      	strb	r3, [r7, #15]
 80019da:	7bfa      	ldrb	r2, [r7, #15]
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	429a      	cmp	r2, r3
 80019e2:	d3af      	bcc.n	8001944 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80019e4:	2300      	movs	r3, #0
 80019e6:	73fb      	strb	r3, [r7, #15]
 80019e8:	e044      	b.n	8001a74 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80019ea:	7bfa      	ldrb	r2, [r7, #15]
 80019ec:	6879      	ldr	r1, [r7, #4]
 80019ee:	4613      	mov	r3, r2
 80019f0:	00db      	lsls	r3, r3, #3
 80019f2:	1a9b      	subs	r3, r3, r2
 80019f4:	009b      	lsls	r3, r3, #2
 80019f6:	440b      	add	r3, r1
 80019f8:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80019fc:	2200      	movs	r2, #0
 80019fe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001a00:	7bfa      	ldrb	r2, [r7, #15]
 8001a02:	6879      	ldr	r1, [r7, #4]
 8001a04:	4613      	mov	r3, r2
 8001a06:	00db      	lsls	r3, r3, #3
 8001a08:	1a9b      	subs	r3, r3, r2
 8001a0a:	009b      	lsls	r3, r3, #2
 8001a0c:	440b      	add	r3, r1
 8001a0e:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8001a12:	7bfa      	ldrb	r2, [r7, #15]
 8001a14:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001a16:	7bfa      	ldrb	r2, [r7, #15]
 8001a18:	6879      	ldr	r1, [r7, #4]
 8001a1a:	4613      	mov	r3, r2
 8001a1c:	00db      	lsls	r3, r3, #3
 8001a1e:	1a9b      	subs	r3, r3, r2
 8001a20:	009b      	lsls	r3, r3, #2
 8001a22:	440b      	add	r3, r1
 8001a24:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001a28:	2200      	movs	r2, #0
 8001a2a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001a2c:	7bfa      	ldrb	r2, [r7, #15]
 8001a2e:	6879      	ldr	r1, [r7, #4]
 8001a30:	4613      	mov	r3, r2
 8001a32:	00db      	lsls	r3, r3, #3
 8001a34:	1a9b      	subs	r3, r3, r2
 8001a36:	009b      	lsls	r3, r3, #2
 8001a38:	440b      	add	r3, r1
 8001a3a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8001a3e:	2200      	movs	r2, #0
 8001a40:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001a42:	7bfa      	ldrb	r2, [r7, #15]
 8001a44:	6879      	ldr	r1, [r7, #4]
 8001a46:	4613      	mov	r3, r2
 8001a48:	00db      	lsls	r3, r3, #3
 8001a4a:	1a9b      	subs	r3, r3, r2
 8001a4c:	009b      	lsls	r3, r3, #2
 8001a4e:	440b      	add	r3, r1
 8001a50:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001a58:	7bfa      	ldrb	r2, [r7, #15]
 8001a5a:	6879      	ldr	r1, [r7, #4]
 8001a5c:	4613      	mov	r3, r2
 8001a5e:	00db      	lsls	r3, r3, #3
 8001a60:	1a9b      	subs	r3, r3, r2
 8001a62:	009b      	lsls	r3, r3, #2
 8001a64:	440b      	add	r3, r1
 8001a66:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a6e:	7bfb      	ldrb	r3, [r7, #15]
 8001a70:	3301      	adds	r3, #1
 8001a72:	73fb      	strb	r3, [r7, #15]
 8001a74:	7bfa      	ldrb	r2, [r7, #15]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	429a      	cmp	r2, r3
 8001a7c:	d3b5      	bcc.n	80019ea <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	603b      	str	r3, [r7, #0]
 8001a84:	687e      	ldr	r6, [r7, #4]
 8001a86:	466d      	mov	r5, sp
 8001a88:	f106 0410 	add.w	r4, r6, #16
 8001a8c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a8e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a90:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a92:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a94:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a98:	e885 0003 	stmia.w	r5, {r0, r1}
 8001a9c:	1d33      	adds	r3, r6, #4
 8001a9e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001aa0:	6838      	ldr	r0, [r7, #0]
 8001aa2:	f002 fcf9 	bl	8004498 <USB_DevInit>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d005      	beq.n	8001ab8 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2202      	movs	r2, #2
 8001ab0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e014      	b.n	8001ae2 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2200      	movs	r2, #0
 8001abc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d102      	bne.n	8001ad6 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001ad0:	6878      	ldr	r0, [r7, #4]
 8001ad2:	f000 f80a 	bl	8001aea <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4618      	mov	r0, r3
 8001adc:	f002 fe97 	bl	800480e <USB_DevDisconnect>

  return HAL_OK;
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3714      	adds	r7, #20
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001aea <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001aea:	b480      	push	{r7}
 8001aec:	b085      	sub	sp, #20
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2201      	movs	r2, #1
 8001afc:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2200      	movs	r2, #0
 8001b04:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	699b      	ldr	r3, [r3, #24]
 8001b0c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b1c:	f043 0303 	orr.w	r3, r3, #3
 8001b20:	68fa      	ldr	r2, [r7, #12]
 8001b22:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8001b24:	2300      	movs	r3, #0
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3714      	adds	r7, #20
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
	...

08001b34 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 8001b3c:	4b05      	ldr	r3, [pc, #20]	; (8001b54 <HAL_PWR_EnableWakeUpPin+0x20>)
 8001b3e:	685a      	ldr	r2, [r3, #4]
 8001b40:	4904      	ldr	r1, [pc, #16]	; (8001b54 <HAL_PWR_EnableWakeUpPin+0x20>)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	604b      	str	r3, [r1, #4]
}
 8001b48:	bf00      	nop
 8001b4a:	370c      	adds	r7, #12
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr
 8001b54:	40007000 	.word	0x40007000

08001b58 <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 8001b60:	4b06      	ldr	r3, [pc, #24]	; (8001b7c <HAL_PWR_DisableWakeUpPin+0x24>)
 8001b62:	685a      	ldr	r2, [r3, #4]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	43db      	mvns	r3, r3
 8001b68:	4904      	ldr	r1, [pc, #16]	; (8001b7c <HAL_PWR_DisableWakeUpPin+0x24>)
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	604b      	str	r3, [r1, #4]
}
 8001b6e:	bf00      	nop
 8001b70:	370c      	adds	r7, #12
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	40007000 	.word	0x40007000

08001b80 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8001b84:	4b08      	ldr	r3, [pc, #32]	; (8001ba8 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a07      	ldr	r2, [pc, #28]	; (8001ba8 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8001b8a:	f043 0302 	orr.w	r3, r3, #2
 8001b8e:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001b90:	4b06      	ldr	r3, [pc, #24]	; (8001bac <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8001b92:	691b      	ldr	r3, [r3, #16]
 8001b94:	4a05      	ldr	r2, [pc, #20]	; (8001bac <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8001b96:	f043 0304 	orr.w	r3, r3, #4
 8001b9a:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8001b9c:	bf30      	wfi
}
 8001b9e:	bf00      	nop
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr
 8001ba8:	40007000 	.word	0x40007000
 8001bac:	e000ed00 	.word	0xe000ed00

08001bb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d101      	bne.n	8001bc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	e0cc      	b.n	8001d5e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001bc4:	4b68      	ldr	r3, [pc, #416]	; (8001d68 <HAL_RCC_ClockConfig+0x1b8>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f003 030f 	and.w	r3, r3, #15
 8001bcc:	683a      	ldr	r2, [r7, #0]
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d90c      	bls.n	8001bec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bd2:	4b65      	ldr	r3, [pc, #404]	; (8001d68 <HAL_RCC_ClockConfig+0x1b8>)
 8001bd4:	683a      	ldr	r2, [r7, #0]
 8001bd6:	b2d2      	uxtb	r2, r2
 8001bd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bda:	4b63      	ldr	r3, [pc, #396]	; (8001d68 <HAL_RCC_ClockConfig+0x1b8>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f003 030f 	and.w	r3, r3, #15
 8001be2:	683a      	ldr	r2, [r7, #0]
 8001be4:	429a      	cmp	r2, r3
 8001be6:	d001      	beq.n	8001bec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	e0b8      	b.n	8001d5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f003 0302 	and.w	r3, r3, #2
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d020      	beq.n	8001c3a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f003 0304 	and.w	r3, r3, #4
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d005      	beq.n	8001c10 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c04:	4b59      	ldr	r3, [pc, #356]	; (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001c06:	689b      	ldr	r3, [r3, #8]
 8001c08:	4a58      	ldr	r2, [pc, #352]	; (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001c0a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001c0e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f003 0308 	and.w	r3, r3, #8
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d005      	beq.n	8001c28 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c1c:	4b53      	ldr	r3, [pc, #332]	; (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	4a52      	ldr	r2, [pc, #328]	; (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001c22:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001c26:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c28:	4b50      	ldr	r3, [pc, #320]	; (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	494d      	ldr	r1, [pc, #308]	; (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001c36:	4313      	orrs	r3, r2
 8001c38:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f003 0301 	and.w	r3, r3, #1
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d044      	beq.n	8001cd0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	2b01      	cmp	r3, #1
 8001c4c:	d107      	bne.n	8001c5e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c4e:	4b47      	ldr	r3, [pc, #284]	; (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d119      	bne.n	8001c8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e07f      	b.n	8001d5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	2b02      	cmp	r3, #2
 8001c64:	d003      	beq.n	8001c6e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c6a:	2b03      	cmp	r3, #3
 8001c6c:	d107      	bne.n	8001c7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c6e:	4b3f      	ldr	r3, [pc, #252]	; (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d109      	bne.n	8001c8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e06f      	b.n	8001d5e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c7e:	4b3b      	ldr	r3, [pc, #236]	; (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f003 0302 	and.w	r3, r3, #2
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d101      	bne.n	8001c8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e067      	b.n	8001d5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c8e:	4b37      	ldr	r3, [pc, #220]	; (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	f023 0203 	bic.w	r2, r3, #3
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	4934      	ldr	r1, [pc, #208]	; (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ca0:	f7ff fb26 	bl	80012f0 <HAL_GetTick>
 8001ca4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ca6:	e00a      	b.n	8001cbe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ca8:	f7ff fb22 	bl	80012f0 <HAL_GetTick>
 8001cac:	4602      	mov	r2, r0
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	1ad3      	subs	r3, r2, r3
 8001cb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d901      	bls.n	8001cbe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001cba:	2303      	movs	r3, #3
 8001cbc:	e04f      	b.n	8001d5e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cbe:	4b2b      	ldr	r3, [pc, #172]	; (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	f003 020c 	and.w	r2, r3, #12
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	009b      	lsls	r3, r3, #2
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d1eb      	bne.n	8001ca8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001cd0:	4b25      	ldr	r3, [pc, #148]	; (8001d68 <HAL_RCC_ClockConfig+0x1b8>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f003 030f 	and.w	r3, r3, #15
 8001cd8:	683a      	ldr	r2, [r7, #0]
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d20c      	bcs.n	8001cf8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cde:	4b22      	ldr	r3, [pc, #136]	; (8001d68 <HAL_RCC_ClockConfig+0x1b8>)
 8001ce0:	683a      	ldr	r2, [r7, #0]
 8001ce2:	b2d2      	uxtb	r2, r2
 8001ce4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ce6:	4b20      	ldr	r3, [pc, #128]	; (8001d68 <HAL_RCC_ClockConfig+0x1b8>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 030f 	and.w	r3, r3, #15
 8001cee:	683a      	ldr	r2, [r7, #0]
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d001      	beq.n	8001cf8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e032      	b.n	8001d5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f003 0304 	and.w	r3, r3, #4
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d008      	beq.n	8001d16 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d04:	4b19      	ldr	r3, [pc, #100]	; (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001d06:	689b      	ldr	r3, [r3, #8]
 8001d08:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	4916      	ldr	r1, [pc, #88]	; (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001d12:	4313      	orrs	r3, r2
 8001d14:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f003 0308 	and.w	r3, r3, #8
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d009      	beq.n	8001d36 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d22:	4b12      	ldr	r3, [pc, #72]	; (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	691b      	ldr	r3, [r3, #16]
 8001d2e:	00db      	lsls	r3, r3, #3
 8001d30:	490e      	ldr	r1, [pc, #56]	; (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001d32:	4313      	orrs	r3, r2
 8001d34:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001d36:	f000 fbb1 	bl	800249c <HAL_RCC_GetSysClockFreq>
 8001d3a:	4602      	mov	r2, r0
 8001d3c:	4b0b      	ldr	r3, [pc, #44]	; (8001d6c <HAL_RCC_ClockConfig+0x1bc>)
 8001d3e:	689b      	ldr	r3, [r3, #8]
 8001d40:	091b      	lsrs	r3, r3, #4
 8001d42:	f003 030f 	and.w	r3, r3, #15
 8001d46:	490a      	ldr	r1, [pc, #40]	; (8001d70 <HAL_RCC_ClockConfig+0x1c0>)
 8001d48:	5ccb      	ldrb	r3, [r1, r3]
 8001d4a:	fa22 f303 	lsr.w	r3, r2, r3
 8001d4e:	4a09      	ldr	r2, [pc, #36]	; (8001d74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001d52:	4b09      	ldr	r3, [pc, #36]	; (8001d78 <HAL_RCC_ClockConfig+0x1c8>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7ff f804 	bl	8000d64 <HAL_InitTick>

  return HAL_OK;
 8001d5c:	2300      	movs	r3, #0
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3710      	adds	r7, #16
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	40023c00 	.word	0x40023c00
 8001d6c:	40023800 	.word	0x40023800
 8001d70:	0800852c 	.word	0x0800852c
 8001d74:	20000000 	.word	0x20000000
 8001d78:	20000004 	.word	0x20000004

08001d7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d80:	4b03      	ldr	r3, [pc, #12]	; (8001d90 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d82:	681b      	ldr	r3, [r3, #0]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	20000000 	.word	0x20000000

08001d94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001d98:	f7ff fff0 	bl	8001d7c <HAL_RCC_GetHCLKFreq>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	4b05      	ldr	r3, [pc, #20]	; (8001db4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	0a9b      	lsrs	r3, r3, #10
 8001da4:	f003 0307 	and.w	r3, r3, #7
 8001da8:	4903      	ldr	r1, [pc, #12]	; (8001db8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001daa:	5ccb      	ldrb	r3, [r1, r3]
 8001dac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	40023800 	.word	0x40023800
 8001db8:	0800853c 	.word	0x0800853c

08001dbc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001dc0:	f7ff ffdc 	bl	8001d7c <HAL_RCC_GetHCLKFreq>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	4b05      	ldr	r3, [pc, #20]	; (8001ddc <HAL_RCC_GetPCLK2Freq+0x20>)
 8001dc8:	689b      	ldr	r3, [r3, #8]
 8001dca:	0b5b      	lsrs	r3, r3, #13
 8001dcc:	f003 0307 	and.w	r3, r3, #7
 8001dd0:	4903      	ldr	r1, [pc, #12]	; (8001de0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001dd2:	5ccb      	ldrb	r3, [r1, r3]
 8001dd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	40023800 	.word	0x40023800
 8001de0:	0800853c 	.word	0x0800853c

08001de4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	220f      	movs	r2, #15
 8001df2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001df4:	4b12      	ldr	r3, [pc, #72]	; (8001e40 <HAL_RCC_GetClockConfig+0x5c>)
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	f003 0203 	and.w	r2, r3, #3
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001e00:	4b0f      	ldr	r3, [pc, #60]	; (8001e40 <HAL_RCC_GetClockConfig+0x5c>)
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001e0c:	4b0c      	ldr	r3, [pc, #48]	; (8001e40 <HAL_RCC_GetClockConfig+0x5c>)
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001e18:	4b09      	ldr	r3, [pc, #36]	; (8001e40 <HAL_RCC_GetClockConfig+0x5c>)
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	08db      	lsrs	r3, r3, #3
 8001e1e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001e26:	4b07      	ldr	r3, [pc, #28]	; (8001e44 <HAL_RCC_GetClockConfig+0x60>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f003 020f 	and.w	r2, r3, #15
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	601a      	str	r2, [r3, #0]
}
 8001e32:	bf00      	nop
 8001e34:	370c      	adds	r7, #12
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	40023800 	.word	0x40023800
 8001e44:	40023c00 	.word	0x40023c00

08001e48 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b08c      	sub	sp, #48	; 0x30
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001e50:	2300      	movs	r3, #0
 8001e52:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8001e54:	2300      	movs	r3, #0
 8001e56:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8001e60:	2300      	movs	r3, #0
 8001e62:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8001e64:	2300      	movs	r3, #0
 8001e66:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8001e70:	2300      	movs	r3, #0
 8001e72:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f003 0301 	and.w	r3, r3, #1
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d010      	beq.n	8001ea2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8001e80:	4b6f      	ldr	r3, [pc, #444]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001e82:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001e86:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e8e:	496c      	ldr	r1, [pc, #432]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001e90:	4313      	orrs	r3, r2
 8001e92:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d101      	bne.n	8001ea2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f003 0302 	and.w	r3, r3, #2
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d010      	beq.n	8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8001eae:	4b64      	ldr	r3, [pc, #400]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001eb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001eb4:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ebc:	4960      	ldr	r1, [pc, #384]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d101      	bne.n	8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f003 0304 	and.w	r3, r3, #4
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d017      	beq.n	8001f0c <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001edc:	4b58      	ldr	r3, [pc, #352]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001ede:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001ee2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eea:	4955      	ldr	r1, [pc, #340]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001eec:	4313      	orrs	r3, r2
 8001eee:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001efa:	d101      	bne.n	8001f00 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8001efc:	2301      	movs	r3, #1
 8001efe:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d101      	bne.n	8001f0c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f003 0308 	and.w	r3, r3, #8
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d017      	beq.n	8001f48 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001f18:	4b49      	ldr	r3, [pc, #292]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001f1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001f1e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f26:	4946      	ldr	r1, [pc, #280]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f32:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001f36:	d101      	bne.n	8001f3c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d101      	bne.n	8001f48 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8001f44:	2301      	movs	r3, #1
 8001f46:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f003 0320 	and.w	r3, r3, #32
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	f000 808a 	beq.w	800206a <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f56:	2300      	movs	r3, #0
 8001f58:	60bb      	str	r3, [r7, #8]
 8001f5a:	4b39      	ldr	r3, [pc, #228]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5e:	4a38      	ldr	r2, [pc, #224]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001f60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f64:	6413      	str	r3, [r2, #64]	; 0x40
 8001f66:	4b36      	ldr	r3, [pc, #216]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f6e:	60bb      	str	r3, [r7, #8]
 8001f70:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001f72:	4b34      	ldr	r3, [pc, #208]	; (8002044 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a33      	ldr	r2, [pc, #204]	; (8002044 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001f78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f7c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001f7e:	f7ff f9b7 	bl	80012f0 <HAL_GetTick>
 8001f82:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001f84:	e008      	b.n	8001f98 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001f86:	f7ff f9b3 	bl	80012f0 <HAL_GetTick>
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f8e:	1ad3      	subs	r3, r2, r3
 8001f90:	2b02      	cmp	r3, #2
 8001f92:	d901      	bls.n	8001f98 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8001f94:	2303      	movs	r3, #3
 8001f96:	e278      	b.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001f98:	4b2a      	ldr	r3, [pc, #168]	; (8002044 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d0f0      	beq.n	8001f86 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001fa4:	4b26      	ldr	r3, [pc, #152]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001fa6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fa8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fac:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001fae:	6a3b      	ldr	r3, [r7, #32]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d02f      	beq.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fbc:	6a3a      	ldr	r2, [r7, #32]
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	d028      	beq.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001fc2:	4b1f      	ldr	r3, [pc, #124]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001fc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fc6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001fca:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001fcc:	4b1e      	ldr	r3, [pc, #120]	; (8002048 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8001fce:	2201      	movs	r2, #1
 8001fd0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001fd2:	4b1d      	ldr	r3, [pc, #116]	; (8002048 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001fd8:	4a19      	ldr	r2, [pc, #100]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001fda:	6a3b      	ldr	r3, [r7, #32]
 8001fdc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001fde:	4b18      	ldr	r3, [pc, #96]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001fe0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fe2:	f003 0301 	and.w	r3, r3, #1
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d114      	bne.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8001fea:	f7ff f981 	bl	80012f0 <HAL_GetTick>
 8001fee:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ff0:	e00a      	b.n	8002008 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ff2:	f7ff f97d 	bl	80012f0 <HAL_GetTick>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ffa:	1ad3      	subs	r3, r2, r3
 8001ffc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002000:	4293      	cmp	r3, r2
 8002002:	d901      	bls.n	8002008 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8002004:	2303      	movs	r3, #3
 8002006:	e240      	b.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002008:	4b0d      	ldr	r3, [pc, #52]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800200a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800200c:	f003 0302 	and.w	r3, r3, #2
 8002010:	2b00      	cmp	r3, #0
 8002012:	d0ee      	beq.n	8001ff2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002018:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800201c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002020:	d114      	bne.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x204>
 8002022:	4b07      	ldr	r3, [pc, #28]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002032:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002036:	4902      	ldr	r1, [pc, #8]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002038:	4313      	orrs	r3, r2
 800203a:	608b      	str	r3, [r1, #8]
 800203c:	e00c      	b.n	8002058 <HAL_RCCEx_PeriphCLKConfig+0x210>
 800203e:	bf00      	nop
 8002040:	40023800 	.word	0x40023800
 8002044:	40007000 	.word	0x40007000
 8002048:	42470e40 	.word	0x42470e40
 800204c:	4b4a      	ldr	r3, [pc, #296]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	4a49      	ldr	r2, [pc, #292]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002052:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002056:	6093      	str	r3, [r2, #8]
 8002058:	4b47      	ldr	r3, [pc, #284]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800205a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002060:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002064:	4944      	ldr	r1, [pc, #272]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002066:	4313      	orrs	r3, r2
 8002068:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f003 0310 	and.w	r3, r3, #16
 8002072:	2b00      	cmp	r3, #0
 8002074:	d004      	beq.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 800207c:	4b3f      	ldr	r3, [pc, #252]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800207e:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002088:	2b00      	cmp	r3, #0
 800208a:	d00a      	beq.n	80020a2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 800208c:	4b3a      	ldr	r3, [pc, #232]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800208e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002092:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800209a:	4937      	ldr	r1, [pc, #220]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800209c:	4313      	orrs	r3, r2
 800209e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d00a      	beq.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80020ae:	4b32      	ldr	r3, [pc, #200]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80020b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80020b4:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020bc:	492e      	ldr	r1, [pc, #184]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80020be:	4313      	orrs	r3, r2
 80020c0:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d011      	beq.n	80020f4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80020d0:	4b29      	ldr	r3, [pc, #164]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80020d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80020d6:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020de:	4926      	ldr	r1, [pc, #152]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80020e0:	4313      	orrs	r3, r2
 80020e2:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020ea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80020ee:	d101      	bne.n	80020f4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 80020f0:	2301      	movs	r3, #1
 80020f2:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d00a      	beq.n	8002116 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8002100:	4b1d      	ldr	r3, [pc, #116]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002102:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002106:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800210e:	491a      	ldr	r1, [pc, #104]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002110:	4313      	orrs	r3, r2
 8002112:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800211e:	2b00      	cmp	r3, #0
 8002120:	d011      	beq.n	8002146 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8002122:	4b15      	ldr	r3, [pc, #84]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002124:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002128:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002130:	4911      	ldr	r1, [pc, #68]	; (8002178 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002132:	4313      	orrs	r3, r2
 8002134:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800213c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002140:	d101      	bne.n	8002146 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8002142:	2301      	movs	r3, #1
 8002144:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8002146:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002148:	2b01      	cmp	r3, #1
 800214a:	d005      	beq.n	8002158 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002154:	f040 80ff 	bne.w	8002356 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002158:	4b09      	ldr	r3, [pc, #36]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800215a:	2200      	movs	r2, #0
 800215c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800215e:	f7ff f8c7 	bl	80012f0 <HAL_GetTick>
 8002162:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002164:	e00e      	b.n	8002184 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002166:	f7ff f8c3 	bl	80012f0 <HAL_GetTick>
 800216a:	4602      	mov	r2, r0
 800216c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800216e:	1ad3      	subs	r3, r2, r3
 8002170:	2b02      	cmp	r3, #2
 8002172:	d907      	bls.n	8002184 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002174:	2303      	movs	r3, #3
 8002176:	e188      	b.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002178:	40023800 	.word	0x40023800
 800217c:	424711e0 	.word	0x424711e0
 8002180:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002184:	4b7e      	ldr	r3, [pc, #504]	; (8002380 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800218c:	2b00      	cmp	r3, #0
 800218e:	d1ea      	bne.n	8002166 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0301 	and.w	r3, r3, #1
 8002198:	2b00      	cmp	r3, #0
 800219a:	d003      	beq.n	80021a4 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d009      	beq.n	80021b8 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d028      	beq.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d124      	bne.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80021b8:	4b71      	ldr	r3, [pc, #452]	; (8002380 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80021ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80021be:	0c1b      	lsrs	r3, r3, #16
 80021c0:	f003 0303 	and.w	r3, r3, #3
 80021c4:	3301      	adds	r3, #1
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80021ca:	4b6d      	ldr	r3, [pc, #436]	; (8002380 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80021cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80021d0:	0e1b      	lsrs	r3, r3, #24
 80021d2:	f003 030f 	and.w	r3, r3, #15
 80021d6:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	685a      	ldr	r2, [r3, #4]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	019b      	lsls	r3, r3, #6
 80021e2:	431a      	orrs	r2, r3
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	085b      	lsrs	r3, r3, #1
 80021e8:	3b01      	subs	r3, #1
 80021ea:	041b      	lsls	r3, r3, #16
 80021ec:	431a      	orrs	r2, r3
 80021ee:	69bb      	ldr	r3, [r7, #24]
 80021f0:	061b      	lsls	r3, r3, #24
 80021f2:	431a      	orrs	r2, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	695b      	ldr	r3, [r3, #20]
 80021f8:	071b      	lsls	r3, r3, #28
 80021fa:	4961      	ldr	r1, [pc, #388]	; (8002380 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80021fc:	4313      	orrs	r3, r2
 80021fe:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 0304 	and.w	r3, r3, #4
 800220a:	2b00      	cmp	r3, #0
 800220c:	d004      	beq.n	8002218 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002212:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002216:	d00a      	beq.n	800222e <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002220:	2b00      	cmp	r3, #0
 8002222:	d035      	beq.n	8002290 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002228:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800222c:	d130      	bne.n	8002290 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800222e:	4b54      	ldr	r3, [pc, #336]	; (8002380 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002230:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002234:	0c1b      	lsrs	r3, r3, #16
 8002236:	f003 0303 	and.w	r3, r3, #3
 800223a:	3301      	adds	r3, #1
 800223c:	005b      	lsls	r3, r3, #1
 800223e:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002240:	4b4f      	ldr	r3, [pc, #316]	; (8002380 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002242:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002246:	0f1b      	lsrs	r3, r3, #28
 8002248:	f003 0307 	and.w	r3, r3, #7
 800224c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	685a      	ldr	r2, [r3, #4]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	019b      	lsls	r3, r3, #6
 8002258:	431a      	orrs	r2, r3
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	085b      	lsrs	r3, r3, #1
 800225e:	3b01      	subs	r3, #1
 8002260:	041b      	lsls	r3, r3, #16
 8002262:	431a      	orrs	r2, r3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	691b      	ldr	r3, [r3, #16]
 8002268:	061b      	lsls	r3, r3, #24
 800226a:	431a      	orrs	r2, r3
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	071b      	lsls	r3, r3, #28
 8002270:	4943      	ldr	r1, [pc, #268]	; (8002380 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002272:	4313      	orrs	r3, r2
 8002274:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002278:	4b41      	ldr	r3, [pc, #260]	; (8002380 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800227a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800227e:	f023 021f 	bic.w	r2, r3, #31
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002286:	3b01      	subs	r3, #1
 8002288:	493d      	ldr	r1, [pc, #244]	; (8002380 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800228a:	4313      	orrs	r3, r2
 800228c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002298:	2b00      	cmp	r3, #0
 800229a:	d029      	beq.n	80022f0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80022a4:	d124      	bne.n	80022f0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80022a6:	4b36      	ldr	r3, [pc, #216]	; (8002380 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80022a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80022ac:	0c1b      	lsrs	r3, r3, #16
 80022ae:	f003 0303 	and.w	r3, r3, #3
 80022b2:	3301      	adds	r3, #1
 80022b4:	005b      	lsls	r3, r3, #1
 80022b6:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80022b8:	4b31      	ldr	r3, [pc, #196]	; (8002380 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80022ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80022be:	0f1b      	lsrs	r3, r3, #28
 80022c0:	f003 0307 	and.w	r3, r3, #7
 80022c4:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	685a      	ldr	r2, [r3, #4]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	019b      	lsls	r3, r3, #6
 80022d0:	431a      	orrs	r2, r3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	68db      	ldr	r3, [r3, #12]
 80022d6:	085b      	lsrs	r3, r3, #1
 80022d8:	3b01      	subs	r3, #1
 80022da:	041b      	lsls	r3, r3, #16
 80022dc:	431a      	orrs	r2, r3
 80022de:	69bb      	ldr	r3, [r7, #24]
 80022e0:	061b      	lsls	r3, r3, #24
 80022e2:	431a      	orrs	r2, r3
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	071b      	lsls	r3, r3, #28
 80022e8:	4925      	ldr	r1, [pc, #148]	; (8002380 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80022ea:	4313      	orrs	r3, r2
 80022ec:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d016      	beq.n	800232a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	685a      	ldr	r2, [r3, #4]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	019b      	lsls	r3, r3, #6
 8002306:	431a      	orrs	r2, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	68db      	ldr	r3, [r3, #12]
 800230c:	085b      	lsrs	r3, r3, #1
 800230e:	3b01      	subs	r3, #1
 8002310:	041b      	lsls	r3, r3, #16
 8002312:	431a      	orrs	r2, r3
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	691b      	ldr	r3, [r3, #16]
 8002318:	061b      	lsls	r3, r3, #24
 800231a:	431a      	orrs	r2, r3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	695b      	ldr	r3, [r3, #20]
 8002320:	071b      	lsls	r3, r3, #28
 8002322:	4917      	ldr	r1, [pc, #92]	; (8002380 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002324:	4313      	orrs	r3, r2
 8002326:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800232a:	4b16      	ldr	r3, [pc, #88]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 800232c:	2201      	movs	r2, #1
 800232e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002330:	f7fe ffde 	bl	80012f0 <HAL_GetTick>
 8002334:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002336:	e008      	b.n	800234a <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002338:	f7fe ffda 	bl	80012f0 <HAL_GetTick>
 800233c:	4602      	mov	r2, r0
 800233e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002340:	1ad3      	subs	r3, r2, r3
 8002342:	2b02      	cmp	r3, #2
 8002344:	d901      	bls.n	800234a <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002346:	2303      	movs	r3, #3
 8002348:	e09f      	b.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800234a:	4b0d      	ldr	r3, [pc, #52]	; (8002380 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002352:	2b00      	cmp	r3, #0
 8002354:	d0f0      	beq.n	8002338 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8002356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002358:	2b01      	cmp	r3, #1
 800235a:	f040 8095 	bne.w	8002488 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800235e:	4b0a      	ldr	r3, [pc, #40]	; (8002388 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8002360:	2200      	movs	r2, #0
 8002362:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002364:	f7fe ffc4 	bl	80012f0 <HAL_GetTick>
 8002368:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800236a:	e00f      	b.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800236c:	f7fe ffc0 	bl	80012f0 <HAL_GetTick>
 8002370:	4602      	mov	r2, r0
 8002372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002374:	1ad3      	subs	r3, r2, r3
 8002376:	2b02      	cmp	r3, #2
 8002378:	d908      	bls.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800237a:	2303      	movs	r3, #3
 800237c:	e085      	b.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x642>
 800237e:	bf00      	nop
 8002380:	40023800 	.word	0x40023800
 8002384:	42470068 	.word	0x42470068
 8002388:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800238c:	4b41      	ldr	r3, [pc, #260]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002394:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002398:	d0e8      	beq.n	800236c <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0304 	and.w	r3, r3, #4
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d003      	beq.n	80023ae <HAL_RCCEx_PeriphCLKConfig+0x566>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d009      	beq.n	80023c2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d02b      	beq.n	8002412 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d127      	bne.n	8002412 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80023c2:	4b34      	ldr	r3, [pc, #208]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80023c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023c8:	0c1b      	lsrs	r3, r3, #16
 80023ca:	f003 0303 	and.w	r3, r3, #3
 80023ce:	3301      	adds	r3, #1
 80023d0:	005b      	lsls	r3, r3, #1
 80023d2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	699a      	ldr	r2, [r3, #24]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	69db      	ldr	r3, [r3, #28]
 80023dc:	019b      	lsls	r3, r3, #6
 80023de:	431a      	orrs	r2, r3
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	085b      	lsrs	r3, r3, #1
 80023e4:	3b01      	subs	r3, #1
 80023e6:	041b      	lsls	r3, r3, #16
 80023e8:	431a      	orrs	r2, r3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ee:	061b      	lsls	r3, r3, #24
 80023f0:	4928      	ldr	r1, [pc, #160]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80023f2:	4313      	orrs	r3, r2
 80023f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80023f8:	4b26      	ldr	r3, [pc, #152]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80023fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80023fe:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002406:	3b01      	subs	r3, #1
 8002408:	021b      	lsls	r3, r3, #8
 800240a:	4922      	ldr	r1, [pc, #136]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800240c:	4313      	orrs	r3, r2
 800240e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800241a:	2b00      	cmp	r3, #0
 800241c:	d01d      	beq.n	800245a <HAL_RCCEx_PeriphCLKConfig+0x612>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002422:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002426:	d118      	bne.n	800245a <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002428:	4b1a      	ldr	r3, [pc, #104]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800242a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800242e:	0e1b      	lsrs	r3, r3, #24
 8002430:	f003 030f 	and.w	r3, r3, #15
 8002434:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	699a      	ldr	r2, [r3, #24]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	69db      	ldr	r3, [r3, #28]
 800243e:	019b      	lsls	r3, r3, #6
 8002440:	431a      	orrs	r2, r3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6a1b      	ldr	r3, [r3, #32]
 8002446:	085b      	lsrs	r3, r3, #1
 8002448:	3b01      	subs	r3, #1
 800244a:	041b      	lsls	r3, r3, #16
 800244c:	431a      	orrs	r2, r3
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	061b      	lsls	r3, r3, #24
 8002452:	4910      	ldr	r1, [pc, #64]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002454:	4313      	orrs	r3, r2
 8002456:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800245a:	4b0f      	ldr	r3, [pc, #60]	; (8002498 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 800245c:	2201      	movs	r2, #1
 800245e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002460:	f7fe ff46 	bl	80012f0 <HAL_GetTick>
 8002464:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002466:	e008      	b.n	800247a <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002468:	f7fe ff42 	bl	80012f0 <HAL_GetTick>
 800246c:	4602      	mov	r2, r0
 800246e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002470:	1ad3      	subs	r3, r2, r3
 8002472:	2b02      	cmp	r3, #2
 8002474:	d901      	bls.n	800247a <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002476:	2303      	movs	r3, #3
 8002478:	e007      	b.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800247a:	4b06      	ldr	r3, [pc, #24]	; (8002494 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002482:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002486:	d1ef      	bne.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8002488:	2300      	movs	r3, #0
}
 800248a:	4618      	mov	r0, r3
 800248c:	3730      	adds	r7, #48	; 0x30
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	40023800 	.word	0x40023800
 8002498:	42470070 	.word	0x42470070

0800249c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800249c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024a0:	b088      	sub	sp, #32
 80024a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80024a4:	2300      	movs	r3, #0
 80024a6:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 80024a8:	2300      	movs	r3, #0
 80024aa:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 80024ac:	2300      	movs	r3, #0
 80024ae:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 80024b0:	2300      	movs	r3, #0
 80024b2:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 80024b4:	2300      	movs	r3, #0
 80024b6:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80024b8:	4bce      	ldr	r3, [pc, #824]	; (80027f4 <HAL_RCC_GetSysClockFreq+0x358>)
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	f003 030c 	and.w	r3, r3, #12
 80024c0:	2b0c      	cmp	r3, #12
 80024c2:	f200 818d 	bhi.w	80027e0 <HAL_RCC_GetSysClockFreq+0x344>
 80024c6:	a201      	add	r2, pc, #4	; (adr r2, 80024cc <HAL_RCC_GetSysClockFreq+0x30>)
 80024c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024cc:	08002501 	.word	0x08002501
 80024d0:	080027e1 	.word	0x080027e1
 80024d4:	080027e1 	.word	0x080027e1
 80024d8:	080027e1 	.word	0x080027e1
 80024dc:	08002507 	.word	0x08002507
 80024e0:	080027e1 	.word	0x080027e1
 80024e4:	080027e1 	.word	0x080027e1
 80024e8:	080027e1 	.word	0x080027e1
 80024ec:	0800250d 	.word	0x0800250d
 80024f0:	080027e1 	.word	0x080027e1
 80024f4:	080027e1 	.word	0x080027e1
 80024f8:	080027e1 	.word	0x080027e1
 80024fc:	08002681 	.word	0x08002681
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002500:	4bbd      	ldr	r3, [pc, #756]	; (80027f8 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002502:	61bb      	str	r3, [r7, #24]
       break;
 8002504:	e16f      	b.n	80027e6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002506:	4bbd      	ldr	r3, [pc, #756]	; (80027fc <HAL_RCC_GetSysClockFreq+0x360>)
 8002508:	61bb      	str	r3, [r7, #24]
      break;
 800250a:	e16c      	b.n	80027e6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800250c:	4bb9      	ldr	r3, [pc, #740]	; (80027f4 <HAL_RCC_GetSysClockFreq+0x358>)
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002514:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002516:	4bb7      	ldr	r3, [pc, #732]	; (80027f4 <HAL_RCC_GetSysClockFreq+0x358>)
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800251e:	2b00      	cmp	r3, #0
 8002520:	d053      	beq.n	80025ca <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002522:	4bb4      	ldr	r3, [pc, #720]	; (80027f4 <HAL_RCC_GetSysClockFreq+0x358>)
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	099b      	lsrs	r3, r3, #6
 8002528:	461a      	mov	r2, r3
 800252a:	f04f 0300 	mov.w	r3, #0
 800252e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002532:	f04f 0100 	mov.w	r1, #0
 8002536:	ea02 0400 	and.w	r4, r2, r0
 800253a:	603c      	str	r4, [r7, #0]
 800253c:	400b      	ands	r3, r1
 800253e:	607b      	str	r3, [r7, #4]
 8002540:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002544:	4620      	mov	r0, r4
 8002546:	4629      	mov	r1, r5
 8002548:	f04f 0200 	mov.w	r2, #0
 800254c:	f04f 0300 	mov.w	r3, #0
 8002550:	014b      	lsls	r3, r1, #5
 8002552:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002556:	0142      	lsls	r2, r0, #5
 8002558:	4610      	mov	r0, r2
 800255a:	4619      	mov	r1, r3
 800255c:	4623      	mov	r3, r4
 800255e:	1ac0      	subs	r0, r0, r3
 8002560:	462b      	mov	r3, r5
 8002562:	eb61 0103 	sbc.w	r1, r1, r3
 8002566:	f04f 0200 	mov.w	r2, #0
 800256a:	f04f 0300 	mov.w	r3, #0
 800256e:	018b      	lsls	r3, r1, #6
 8002570:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002574:	0182      	lsls	r2, r0, #6
 8002576:	1a12      	subs	r2, r2, r0
 8002578:	eb63 0301 	sbc.w	r3, r3, r1
 800257c:	f04f 0000 	mov.w	r0, #0
 8002580:	f04f 0100 	mov.w	r1, #0
 8002584:	00d9      	lsls	r1, r3, #3
 8002586:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800258a:	00d0      	lsls	r0, r2, #3
 800258c:	4602      	mov	r2, r0
 800258e:	460b      	mov	r3, r1
 8002590:	4621      	mov	r1, r4
 8002592:	1852      	adds	r2, r2, r1
 8002594:	4629      	mov	r1, r5
 8002596:	eb43 0101 	adc.w	r1, r3, r1
 800259a:	460b      	mov	r3, r1
 800259c:	f04f 0000 	mov.w	r0, #0
 80025a0:	f04f 0100 	mov.w	r1, #0
 80025a4:	0259      	lsls	r1, r3, #9
 80025a6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80025aa:	0250      	lsls	r0, r2, #9
 80025ac:	4602      	mov	r2, r0
 80025ae:	460b      	mov	r3, r1
 80025b0:	4610      	mov	r0, r2
 80025b2:	4619      	mov	r1, r3
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	461a      	mov	r2, r3
 80025b8:	f04f 0300 	mov.w	r3, #0
 80025bc:	f7fd fe80 	bl	80002c0 <__aeabi_uldivmod>
 80025c0:	4602      	mov	r2, r0
 80025c2:	460b      	mov	r3, r1
 80025c4:	4613      	mov	r3, r2
 80025c6:	61fb      	str	r3, [r7, #28]
 80025c8:	e04c      	b.n	8002664 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025ca:	4b8a      	ldr	r3, [pc, #552]	; (80027f4 <HAL_RCC_GetSysClockFreq+0x358>)
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	099b      	lsrs	r3, r3, #6
 80025d0:	461a      	mov	r2, r3
 80025d2:	f04f 0300 	mov.w	r3, #0
 80025d6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80025da:	f04f 0100 	mov.w	r1, #0
 80025de:	ea02 0a00 	and.w	sl, r2, r0
 80025e2:	ea03 0b01 	and.w	fp, r3, r1
 80025e6:	4650      	mov	r0, sl
 80025e8:	4659      	mov	r1, fp
 80025ea:	f04f 0200 	mov.w	r2, #0
 80025ee:	f04f 0300 	mov.w	r3, #0
 80025f2:	014b      	lsls	r3, r1, #5
 80025f4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80025f8:	0142      	lsls	r2, r0, #5
 80025fa:	4610      	mov	r0, r2
 80025fc:	4619      	mov	r1, r3
 80025fe:	ebb0 000a 	subs.w	r0, r0, sl
 8002602:	eb61 010b 	sbc.w	r1, r1, fp
 8002606:	f04f 0200 	mov.w	r2, #0
 800260a:	f04f 0300 	mov.w	r3, #0
 800260e:	018b      	lsls	r3, r1, #6
 8002610:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002614:	0182      	lsls	r2, r0, #6
 8002616:	1a12      	subs	r2, r2, r0
 8002618:	eb63 0301 	sbc.w	r3, r3, r1
 800261c:	f04f 0000 	mov.w	r0, #0
 8002620:	f04f 0100 	mov.w	r1, #0
 8002624:	00d9      	lsls	r1, r3, #3
 8002626:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800262a:	00d0      	lsls	r0, r2, #3
 800262c:	4602      	mov	r2, r0
 800262e:	460b      	mov	r3, r1
 8002630:	eb12 020a 	adds.w	r2, r2, sl
 8002634:	eb43 030b 	adc.w	r3, r3, fp
 8002638:	f04f 0000 	mov.w	r0, #0
 800263c:	f04f 0100 	mov.w	r1, #0
 8002640:	0299      	lsls	r1, r3, #10
 8002642:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002646:	0290      	lsls	r0, r2, #10
 8002648:	4602      	mov	r2, r0
 800264a:	460b      	mov	r3, r1
 800264c:	4610      	mov	r0, r2
 800264e:	4619      	mov	r1, r3
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	461a      	mov	r2, r3
 8002654:	f04f 0300 	mov.w	r3, #0
 8002658:	f7fd fe32 	bl	80002c0 <__aeabi_uldivmod>
 800265c:	4602      	mov	r2, r0
 800265e:	460b      	mov	r3, r1
 8002660:	4613      	mov	r3, r2
 8002662:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002664:	4b63      	ldr	r3, [pc, #396]	; (80027f4 <HAL_RCC_GetSysClockFreq+0x358>)
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	0c1b      	lsrs	r3, r3, #16
 800266a:	f003 0303 	and.w	r3, r3, #3
 800266e:	3301      	adds	r3, #1
 8002670:	005b      	lsls	r3, r3, #1
 8002672:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8002674:	69fa      	ldr	r2, [r7, #28]
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	fbb2 f3f3 	udiv	r3, r2, r3
 800267c:	61bb      	str	r3, [r7, #24]
      break;
 800267e:	e0b2      	b.n	80027e6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002680:	4b5c      	ldr	r3, [pc, #368]	; (80027f4 <HAL_RCC_GetSysClockFreq+0x358>)
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002688:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800268a:	4b5a      	ldr	r3, [pc, #360]	; (80027f4 <HAL_RCC_GetSysClockFreq+0x358>)
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d04d      	beq.n	8002732 <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002696:	4b57      	ldr	r3, [pc, #348]	; (80027f4 <HAL_RCC_GetSysClockFreq+0x358>)
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	099b      	lsrs	r3, r3, #6
 800269c:	461a      	mov	r2, r3
 800269e:	f04f 0300 	mov.w	r3, #0
 80026a2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80026a6:	f04f 0100 	mov.w	r1, #0
 80026aa:	ea02 0800 	and.w	r8, r2, r0
 80026ae:	ea03 0901 	and.w	r9, r3, r1
 80026b2:	4640      	mov	r0, r8
 80026b4:	4649      	mov	r1, r9
 80026b6:	f04f 0200 	mov.w	r2, #0
 80026ba:	f04f 0300 	mov.w	r3, #0
 80026be:	014b      	lsls	r3, r1, #5
 80026c0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80026c4:	0142      	lsls	r2, r0, #5
 80026c6:	4610      	mov	r0, r2
 80026c8:	4619      	mov	r1, r3
 80026ca:	ebb0 0008 	subs.w	r0, r0, r8
 80026ce:	eb61 0109 	sbc.w	r1, r1, r9
 80026d2:	f04f 0200 	mov.w	r2, #0
 80026d6:	f04f 0300 	mov.w	r3, #0
 80026da:	018b      	lsls	r3, r1, #6
 80026dc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80026e0:	0182      	lsls	r2, r0, #6
 80026e2:	1a12      	subs	r2, r2, r0
 80026e4:	eb63 0301 	sbc.w	r3, r3, r1
 80026e8:	f04f 0000 	mov.w	r0, #0
 80026ec:	f04f 0100 	mov.w	r1, #0
 80026f0:	00d9      	lsls	r1, r3, #3
 80026f2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80026f6:	00d0      	lsls	r0, r2, #3
 80026f8:	4602      	mov	r2, r0
 80026fa:	460b      	mov	r3, r1
 80026fc:	eb12 0208 	adds.w	r2, r2, r8
 8002700:	eb43 0309 	adc.w	r3, r3, r9
 8002704:	f04f 0000 	mov.w	r0, #0
 8002708:	f04f 0100 	mov.w	r1, #0
 800270c:	0259      	lsls	r1, r3, #9
 800270e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002712:	0250      	lsls	r0, r2, #9
 8002714:	4602      	mov	r2, r0
 8002716:	460b      	mov	r3, r1
 8002718:	4610      	mov	r0, r2
 800271a:	4619      	mov	r1, r3
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	461a      	mov	r2, r3
 8002720:	f04f 0300 	mov.w	r3, #0
 8002724:	f7fd fdcc 	bl	80002c0 <__aeabi_uldivmod>
 8002728:	4602      	mov	r2, r0
 800272a:	460b      	mov	r3, r1
 800272c:	4613      	mov	r3, r2
 800272e:	61fb      	str	r3, [r7, #28]
 8002730:	e04a      	b.n	80027c8 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002732:	4b30      	ldr	r3, [pc, #192]	; (80027f4 <HAL_RCC_GetSysClockFreq+0x358>)
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	099b      	lsrs	r3, r3, #6
 8002738:	461a      	mov	r2, r3
 800273a:	f04f 0300 	mov.w	r3, #0
 800273e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002742:	f04f 0100 	mov.w	r1, #0
 8002746:	ea02 0400 	and.w	r4, r2, r0
 800274a:	ea03 0501 	and.w	r5, r3, r1
 800274e:	4620      	mov	r0, r4
 8002750:	4629      	mov	r1, r5
 8002752:	f04f 0200 	mov.w	r2, #0
 8002756:	f04f 0300 	mov.w	r3, #0
 800275a:	014b      	lsls	r3, r1, #5
 800275c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002760:	0142      	lsls	r2, r0, #5
 8002762:	4610      	mov	r0, r2
 8002764:	4619      	mov	r1, r3
 8002766:	1b00      	subs	r0, r0, r4
 8002768:	eb61 0105 	sbc.w	r1, r1, r5
 800276c:	f04f 0200 	mov.w	r2, #0
 8002770:	f04f 0300 	mov.w	r3, #0
 8002774:	018b      	lsls	r3, r1, #6
 8002776:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800277a:	0182      	lsls	r2, r0, #6
 800277c:	1a12      	subs	r2, r2, r0
 800277e:	eb63 0301 	sbc.w	r3, r3, r1
 8002782:	f04f 0000 	mov.w	r0, #0
 8002786:	f04f 0100 	mov.w	r1, #0
 800278a:	00d9      	lsls	r1, r3, #3
 800278c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002790:	00d0      	lsls	r0, r2, #3
 8002792:	4602      	mov	r2, r0
 8002794:	460b      	mov	r3, r1
 8002796:	1912      	adds	r2, r2, r4
 8002798:	eb45 0303 	adc.w	r3, r5, r3
 800279c:	f04f 0000 	mov.w	r0, #0
 80027a0:	f04f 0100 	mov.w	r1, #0
 80027a4:	0299      	lsls	r1, r3, #10
 80027a6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80027aa:	0290      	lsls	r0, r2, #10
 80027ac:	4602      	mov	r2, r0
 80027ae:	460b      	mov	r3, r1
 80027b0:	4610      	mov	r0, r2
 80027b2:	4619      	mov	r1, r3
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	461a      	mov	r2, r3
 80027b8:	f04f 0300 	mov.w	r3, #0
 80027bc:	f7fd fd80 	bl	80002c0 <__aeabi_uldivmod>
 80027c0:	4602      	mov	r2, r0
 80027c2:	460b      	mov	r3, r1
 80027c4:	4613      	mov	r3, r2
 80027c6:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80027c8:	4b0a      	ldr	r3, [pc, #40]	; (80027f4 <HAL_RCC_GetSysClockFreq+0x358>)
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	0f1b      	lsrs	r3, r3, #28
 80027ce:	f003 0307 	and.w	r3, r3, #7
 80027d2:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 80027d4:	69fa      	ldr	r2, [r7, #28]
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80027dc:	61bb      	str	r3, [r7, #24]
      break;
 80027de:	e002      	b.n	80027e6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80027e0:	4b05      	ldr	r3, [pc, #20]	; (80027f8 <HAL_RCC_GetSysClockFreq+0x35c>)
 80027e2:	61bb      	str	r3, [r7, #24]
      break;
 80027e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80027e6:	69bb      	ldr	r3, [r7, #24]
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	3720      	adds	r7, #32
 80027ec:	46bd      	mov	sp, r7
 80027ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80027f2:	bf00      	nop
 80027f4:	40023800 	.word	0x40023800
 80027f8:	00f42400 	.word	0x00f42400
 80027fc:	007a1200 	.word	0x007a1200

08002800 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b086      	sub	sp, #24
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d101      	bne.n	8002812 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	e28d      	b.n	8002d2e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 0301 	and.w	r3, r3, #1
 800281a:	2b00      	cmp	r3, #0
 800281c:	f000 8083 	beq.w	8002926 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002820:	4b94      	ldr	r3, [pc, #592]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	f003 030c 	and.w	r3, r3, #12
 8002828:	2b04      	cmp	r3, #4
 800282a:	d019      	beq.n	8002860 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800282c:	4b91      	ldr	r3, [pc, #580]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002834:	2b08      	cmp	r3, #8
 8002836:	d106      	bne.n	8002846 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002838:	4b8e      	ldr	r3, [pc, #568]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002840:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002844:	d00c      	beq.n	8002860 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002846:	4b8b      	ldr	r3, [pc, #556]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800284e:	2b0c      	cmp	r3, #12
 8002850:	d112      	bne.n	8002878 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002852:	4b88      	ldr	r3, [pc, #544]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800285a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800285e:	d10b      	bne.n	8002878 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002860:	4b84      	ldr	r3, [pc, #528]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002868:	2b00      	cmp	r3, #0
 800286a:	d05b      	beq.n	8002924 <HAL_RCC_OscConfig+0x124>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d157      	bne.n	8002924 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	e25a      	b.n	8002d2e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002880:	d106      	bne.n	8002890 <HAL_RCC_OscConfig+0x90>
 8002882:	4b7c      	ldr	r3, [pc, #496]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a7b      	ldr	r2, [pc, #492]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 8002888:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800288c:	6013      	str	r3, [r2, #0]
 800288e:	e01d      	b.n	80028cc <HAL_RCC_OscConfig+0xcc>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002898:	d10c      	bne.n	80028b4 <HAL_RCC_OscConfig+0xb4>
 800289a:	4b76      	ldr	r3, [pc, #472]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a75      	ldr	r2, [pc, #468]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 80028a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028a4:	6013      	str	r3, [r2, #0]
 80028a6:	4b73      	ldr	r3, [pc, #460]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a72      	ldr	r2, [pc, #456]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 80028ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028b0:	6013      	str	r3, [r2, #0]
 80028b2:	e00b      	b.n	80028cc <HAL_RCC_OscConfig+0xcc>
 80028b4:	4b6f      	ldr	r3, [pc, #444]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a6e      	ldr	r2, [pc, #440]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 80028ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028be:	6013      	str	r3, [r2, #0]
 80028c0:	4b6c      	ldr	r3, [pc, #432]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a6b      	ldr	r2, [pc, #428]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 80028c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d013      	beq.n	80028fc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028d4:	f7fe fd0c 	bl	80012f0 <HAL_GetTick>
 80028d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028da:	e008      	b.n	80028ee <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028dc:	f7fe fd08 	bl	80012f0 <HAL_GetTick>
 80028e0:	4602      	mov	r2, r0
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	2b64      	cmp	r3, #100	; 0x64
 80028e8:	d901      	bls.n	80028ee <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80028ea:	2303      	movs	r3, #3
 80028ec:	e21f      	b.n	8002d2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ee:	4b61      	ldr	r3, [pc, #388]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d0f0      	beq.n	80028dc <HAL_RCC_OscConfig+0xdc>
 80028fa:	e014      	b.n	8002926 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028fc:	f7fe fcf8 	bl	80012f0 <HAL_GetTick>
 8002900:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002902:	e008      	b.n	8002916 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002904:	f7fe fcf4 	bl	80012f0 <HAL_GetTick>
 8002908:	4602      	mov	r2, r0
 800290a:	693b      	ldr	r3, [r7, #16]
 800290c:	1ad3      	subs	r3, r2, r3
 800290e:	2b64      	cmp	r3, #100	; 0x64
 8002910:	d901      	bls.n	8002916 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002912:	2303      	movs	r3, #3
 8002914:	e20b      	b.n	8002d2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002916:	4b57      	ldr	r3, [pc, #348]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800291e:	2b00      	cmp	r3, #0
 8002920:	d1f0      	bne.n	8002904 <HAL_RCC_OscConfig+0x104>
 8002922:	e000      	b.n	8002926 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002924:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0302 	and.w	r3, r3, #2
 800292e:	2b00      	cmp	r3, #0
 8002930:	d06f      	beq.n	8002a12 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002932:	4b50      	ldr	r3, [pc, #320]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	f003 030c 	and.w	r3, r3, #12
 800293a:	2b00      	cmp	r3, #0
 800293c:	d017      	beq.n	800296e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800293e:	4b4d      	ldr	r3, [pc, #308]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002946:	2b08      	cmp	r3, #8
 8002948:	d105      	bne.n	8002956 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800294a:	4b4a      	ldr	r3, [pc, #296]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d00b      	beq.n	800296e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002956:	4b47      	ldr	r3, [pc, #284]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800295e:	2b0c      	cmp	r3, #12
 8002960:	d11c      	bne.n	800299c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002962:	4b44      	ldr	r3, [pc, #272]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800296a:	2b00      	cmp	r3, #0
 800296c:	d116      	bne.n	800299c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800296e:	4b41      	ldr	r3, [pc, #260]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 0302 	and.w	r3, r3, #2
 8002976:	2b00      	cmp	r3, #0
 8002978:	d005      	beq.n	8002986 <HAL_RCC_OscConfig+0x186>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	68db      	ldr	r3, [r3, #12]
 800297e:	2b01      	cmp	r3, #1
 8002980:	d001      	beq.n	8002986 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e1d3      	b.n	8002d2e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002986:	4b3b      	ldr	r3, [pc, #236]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	691b      	ldr	r3, [r3, #16]
 8002992:	00db      	lsls	r3, r3, #3
 8002994:	4937      	ldr	r1, [pc, #220]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 8002996:	4313      	orrs	r3, r2
 8002998:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800299a:	e03a      	b.n	8002a12 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d020      	beq.n	80029e6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029a4:	4b34      	ldr	r3, [pc, #208]	; (8002a78 <HAL_RCC_OscConfig+0x278>)
 80029a6:	2201      	movs	r2, #1
 80029a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029aa:	f7fe fca1 	bl	80012f0 <HAL_GetTick>
 80029ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029b0:	e008      	b.n	80029c4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029b2:	f7fe fc9d 	bl	80012f0 <HAL_GetTick>
 80029b6:	4602      	mov	r2, r0
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	1ad3      	subs	r3, r2, r3
 80029bc:	2b02      	cmp	r3, #2
 80029be:	d901      	bls.n	80029c4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80029c0:	2303      	movs	r3, #3
 80029c2:	e1b4      	b.n	8002d2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029c4:	4b2b      	ldr	r3, [pc, #172]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 0302 	and.w	r3, r3, #2
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d0f0      	beq.n	80029b2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029d0:	4b28      	ldr	r3, [pc, #160]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	691b      	ldr	r3, [r3, #16]
 80029dc:	00db      	lsls	r3, r3, #3
 80029de:	4925      	ldr	r1, [pc, #148]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 80029e0:	4313      	orrs	r3, r2
 80029e2:	600b      	str	r3, [r1, #0]
 80029e4:	e015      	b.n	8002a12 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029e6:	4b24      	ldr	r3, [pc, #144]	; (8002a78 <HAL_RCC_OscConfig+0x278>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ec:	f7fe fc80 	bl	80012f0 <HAL_GetTick>
 80029f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029f2:	e008      	b.n	8002a06 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029f4:	f7fe fc7c 	bl	80012f0 <HAL_GetTick>
 80029f8:	4602      	mov	r2, r0
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	1ad3      	subs	r3, r2, r3
 80029fe:	2b02      	cmp	r3, #2
 8002a00:	d901      	bls.n	8002a06 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002a02:	2303      	movs	r3, #3
 8002a04:	e193      	b.n	8002d2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a06:	4b1b      	ldr	r3, [pc, #108]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f003 0302 	and.w	r3, r3, #2
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d1f0      	bne.n	80029f4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0308 	and.w	r3, r3, #8
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d036      	beq.n	8002a8c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	695b      	ldr	r3, [r3, #20]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d016      	beq.n	8002a54 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a26:	4b15      	ldr	r3, [pc, #84]	; (8002a7c <HAL_RCC_OscConfig+0x27c>)
 8002a28:	2201      	movs	r2, #1
 8002a2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a2c:	f7fe fc60 	bl	80012f0 <HAL_GetTick>
 8002a30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a32:	e008      	b.n	8002a46 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a34:	f7fe fc5c 	bl	80012f0 <HAL_GetTick>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	d901      	bls.n	8002a46 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002a42:	2303      	movs	r3, #3
 8002a44:	e173      	b.n	8002d2e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a46:	4b0b      	ldr	r3, [pc, #44]	; (8002a74 <HAL_RCC_OscConfig+0x274>)
 8002a48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a4a:	f003 0302 	and.w	r3, r3, #2
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d0f0      	beq.n	8002a34 <HAL_RCC_OscConfig+0x234>
 8002a52:	e01b      	b.n	8002a8c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a54:	4b09      	ldr	r3, [pc, #36]	; (8002a7c <HAL_RCC_OscConfig+0x27c>)
 8002a56:	2200      	movs	r2, #0
 8002a58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a5a:	f7fe fc49 	bl	80012f0 <HAL_GetTick>
 8002a5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a60:	e00e      	b.n	8002a80 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a62:	f7fe fc45 	bl	80012f0 <HAL_GetTick>
 8002a66:	4602      	mov	r2, r0
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	1ad3      	subs	r3, r2, r3
 8002a6c:	2b02      	cmp	r3, #2
 8002a6e:	d907      	bls.n	8002a80 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002a70:	2303      	movs	r3, #3
 8002a72:	e15c      	b.n	8002d2e <HAL_RCC_OscConfig+0x52e>
 8002a74:	40023800 	.word	0x40023800
 8002a78:	42470000 	.word	0x42470000
 8002a7c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a80:	4b8a      	ldr	r3, [pc, #552]	; (8002cac <HAL_RCC_OscConfig+0x4ac>)
 8002a82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a84:	f003 0302 	and.w	r3, r3, #2
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d1ea      	bne.n	8002a62 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0304 	and.w	r3, r3, #4
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	f000 8097 	beq.w	8002bc8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a9e:	4b83      	ldr	r3, [pc, #524]	; (8002cac <HAL_RCC_OscConfig+0x4ac>)
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d10f      	bne.n	8002aca <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002aaa:	2300      	movs	r3, #0
 8002aac:	60bb      	str	r3, [r7, #8]
 8002aae:	4b7f      	ldr	r3, [pc, #508]	; (8002cac <HAL_RCC_OscConfig+0x4ac>)
 8002ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab2:	4a7e      	ldr	r2, [pc, #504]	; (8002cac <HAL_RCC_OscConfig+0x4ac>)
 8002ab4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ab8:	6413      	str	r3, [r2, #64]	; 0x40
 8002aba:	4b7c      	ldr	r3, [pc, #496]	; (8002cac <HAL_RCC_OscConfig+0x4ac>)
 8002abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002abe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ac2:	60bb      	str	r3, [r7, #8]
 8002ac4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aca:	4b79      	ldr	r3, [pc, #484]	; (8002cb0 <HAL_RCC_OscConfig+0x4b0>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d118      	bne.n	8002b08 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ad6:	4b76      	ldr	r3, [pc, #472]	; (8002cb0 <HAL_RCC_OscConfig+0x4b0>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a75      	ldr	r2, [pc, #468]	; (8002cb0 <HAL_RCC_OscConfig+0x4b0>)
 8002adc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ae0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ae2:	f7fe fc05 	bl	80012f0 <HAL_GetTick>
 8002ae6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ae8:	e008      	b.n	8002afc <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002aea:	f7fe fc01 	bl	80012f0 <HAL_GetTick>
 8002aee:	4602      	mov	r2, r0
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	d901      	bls.n	8002afc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002af8:	2303      	movs	r3, #3
 8002afa:	e118      	b.n	8002d2e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002afc:	4b6c      	ldr	r3, [pc, #432]	; (8002cb0 <HAL_RCC_OscConfig+0x4b0>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d0f0      	beq.n	8002aea <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d106      	bne.n	8002b1e <HAL_RCC_OscConfig+0x31e>
 8002b10:	4b66      	ldr	r3, [pc, #408]	; (8002cac <HAL_RCC_OscConfig+0x4ac>)
 8002b12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b14:	4a65      	ldr	r2, [pc, #404]	; (8002cac <HAL_RCC_OscConfig+0x4ac>)
 8002b16:	f043 0301 	orr.w	r3, r3, #1
 8002b1a:	6713      	str	r3, [r2, #112]	; 0x70
 8002b1c:	e01c      	b.n	8002b58 <HAL_RCC_OscConfig+0x358>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	2b05      	cmp	r3, #5
 8002b24:	d10c      	bne.n	8002b40 <HAL_RCC_OscConfig+0x340>
 8002b26:	4b61      	ldr	r3, [pc, #388]	; (8002cac <HAL_RCC_OscConfig+0x4ac>)
 8002b28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b2a:	4a60      	ldr	r2, [pc, #384]	; (8002cac <HAL_RCC_OscConfig+0x4ac>)
 8002b2c:	f043 0304 	orr.w	r3, r3, #4
 8002b30:	6713      	str	r3, [r2, #112]	; 0x70
 8002b32:	4b5e      	ldr	r3, [pc, #376]	; (8002cac <HAL_RCC_OscConfig+0x4ac>)
 8002b34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b36:	4a5d      	ldr	r2, [pc, #372]	; (8002cac <HAL_RCC_OscConfig+0x4ac>)
 8002b38:	f043 0301 	orr.w	r3, r3, #1
 8002b3c:	6713      	str	r3, [r2, #112]	; 0x70
 8002b3e:	e00b      	b.n	8002b58 <HAL_RCC_OscConfig+0x358>
 8002b40:	4b5a      	ldr	r3, [pc, #360]	; (8002cac <HAL_RCC_OscConfig+0x4ac>)
 8002b42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b44:	4a59      	ldr	r2, [pc, #356]	; (8002cac <HAL_RCC_OscConfig+0x4ac>)
 8002b46:	f023 0301 	bic.w	r3, r3, #1
 8002b4a:	6713      	str	r3, [r2, #112]	; 0x70
 8002b4c:	4b57      	ldr	r3, [pc, #348]	; (8002cac <HAL_RCC_OscConfig+0x4ac>)
 8002b4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b50:	4a56      	ldr	r2, [pc, #344]	; (8002cac <HAL_RCC_OscConfig+0x4ac>)
 8002b52:	f023 0304 	bic.w	r3, r3, #4
 8002b56:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d015      	beq.n	8002b8c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b60:	f7fe fbc6 	bl	80012f0 <HAL_GetTick>
 8002b64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b66:	e00a      	b.n	8002b7e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b68:	f7fe fbc2 	bl	80012f0 <HAL_GetTick>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	1ad3      	subs	r3, r2, r3
 8002b72:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d901      	bls.n	8002b7e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	e0d7      	b.n	8002d2e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b7e:	4b4b      	ldr	r3, [pc, #300]	; (8002cac <HAL_RCC_OscConfig+0x4ac>)
 8002b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b82:	f003 0302 	and.w	r3, r3, #2
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d0ee      	beq.n	8002b68 <HAL_RCC_OscConfig+0x368>
 8002b8a:	e014      	b.n	8002bb6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b8c:	f7fe fbb0 	bl	80012f0 <HAL_GetTick>
 8002b90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b92:	e00a      	b.n	8002baa <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b94:	f7fe fbac 	bl	80012f0 <HAL_GetTick>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	1ad3      	subs	r3, r2, r3
 8002b9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d901      	bls.n	8002baa <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002ba6:	2303      	movs	r3, #3
 8002ba8:	e0c1      	b.n	8002d2e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002baa:	4b40      	ldr	r3, [pc, #256]	; (8002cac <HAL_RCC_OscConfig+0x4ac>)
 8002bac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bae:	f003 0302 	and.w	r3, r3, #2
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d1ee      	bne.n	8002b94 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002bb6:	7dfb      	ldrb	r3, [r7, #23]
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d105      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bbc:	4b3b      	ldr	r3, [pc, #236]	; (8002cac <HAL_RCC_OscConfig+0x4ac>)
 8002bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc0:	4a3a      	ldr	r2, [pc, #232]	; (8002cac <HAL_RCC_OscConfig+0x4ac>)
 8002bc2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bc6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	699b      	ldr	r3, [r3, #24]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	f000 80ad 	beq.w	8002d2c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002bd2:	4b36      	ldr	r3, [pc, #216]	; (8002cac <HAL_RCC_OscConfig+0x4ac>)
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f003 030c 	and.w	r3, r3, #12
 8002bda:	2b08      	cmp	r3, #8
 8002bdc:	d060      	beq.n	8002ca0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	699b      	ldr	r3, [r3, #24]
 8002be2:	2b02      	cmp	r3, #2
 8002be4:	d145      	bne.n	8002c72 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002be6:	4b33      	ldr	r3, [pc, #204]	; (8002cb4 <HAL_RCC_OscConfig+0x4b4>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bec:	f7fe fb80 	bl	80012f0 <HAL_GetTick>
 8002bf0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bf2:	e008      	b.n	8002c06 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bf4:	f7fe fb7c 	bl	80012f0 <HAL_GetTick>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	d901      	bls.n	8002c06 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002c02:	2303      	movs	r3, #3
 8002c04:	e093      	b.n	8002d2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c06:	4b29      	ldr	r3, [pc, #164]	; (8002cac <HAL_RCC_OscConfig+0x4ac>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d1f0      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	69da      	ldr	r2, [r3, #28]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6a1b      	ldr	r3, [r3, #32]
 8002c1a:	431a      	orrs	r2, r3
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c20:	019b      	lsls	r3, r3, #6
 8002c22:	431a      	orrs	r2, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c28:	085b      	lsrs	r3, r3, #1
 8002c2a:	3b01      	subs	r3, #1
 8002c2c:	041b      	lsls	r3, r3, #16
 8002c2e:	431a      	orrs	r2, r3
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c34:	061b      	lsls	r3, r3, #24
 8002c36:	431a      	orrs	r2, r3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c3c:	071b      	lsls	r3, r3, #28
 8002c3e:	491b      	ldr	r1, [pc, #108]	; (8002cac <HAL_RCC_OscConfig+0x4ac>)
 8002c40:	4313      	orrs	r3, r2
 8002c42:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c44:	4b1b      	ldr	r3, [pc, #108]	; (8002cb4 <HAL_RCC_OscConfig+0x4b4>)
 8002c46:	2201      	movs	r2, #1
 8002c48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c4a:	f7fe fb51 	bl	80012f0 <HAL_GetTick>
 8002c4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c50:	e008      	b.n	8002c64 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c52:	f7fe fb4d 	bl	80012f0 <HAL_GetTick>
 8002c56:	4602      	mov	r2, r0
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	1ad3      	subs	r3, r2, r3
 8002c5c:	2b02      	cmp	r3, #2
 8002c5e:	d901      	bls.n	8002c64 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002c60:	2303      	movs	r3, #3
 8002c62:	e064      	b.n	8002d2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c64:	4b11      	ldr	r3, [pc, #68]	; (8002cac <HAL_RCC_OscConfig+0x4ac>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d0f0      	beq.n	8002c52 <HAL_RCC_OscConfig+0x452>
 8002c70:	e05c      	b.n	8002d2c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c72:	4b10      	ldr	r3, [pc, #64]	; (8002cb4 <HAL_RCC_OscConfig+0x4b4>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c78:	f7fe fb3a 	bl	80012f0 <HAL_GetTick>
 8002c7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c7e:	e008      	b.n	8002c92 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c80:	f7fe fb36 	bl	80012f0 <HAL_GetTick>
 8002c84:	4602      	mov	r2, r0
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	2b02      	cmp	r3, #2
 8002c8c:	d901      	bls.n	8002c92 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002c8e:	2303      	movs	r3, #3
 8002c90:	e04d      	b.n	8002d2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c92:	4b06      	ldr	r3, [pc, #24]	; (8002cac <HAL_RCC_OscConfig+0x4ac>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d1f0      	bne.n	8002c80 <HAL_RCC_OscConfig+0x480>
 8002c9e:	e045      	b.n	8002d2c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	699b      	ldr	r3, [r3, #24]
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	d107      	bne.n	8002cb8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e040      	b.n	8002d2e <HAL_RCC_OscConfig+0x52e>
 8002cac:	40023800 	.word	0x40023800
 8002cb0:	40007000 	.word	0x40007000
 8002cb4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002cb8:	4b1f      	ldr	r3, [pc, #124]	; (8002d38 <HAL_RCC_OscConfig+0x538>)
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	699b      	ldr	r3, [r3, #24]
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d030      	beq.n	8002d28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d129      	bne.n	8002d28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d122      	bne.n	8002d28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ce2:	68fa      	ldr	r2, [r7, #12]
 8002ce4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002ce8:	4013      	ands	r3, r2
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002cee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d119      	bne.n	8002d28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cfe:	085b      	lsrs	r3, r3, #1
 8002d00:	3b01      	subs	r3, #1
 8002d02:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d10f      	bne.n	8002d28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d12:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d107      	bne.n	8002d28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d22:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d24:	429a      	cmp	r2, r3
 8002d26:	d001      	beq.n	8002d2c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e000      	b.n	8002d2e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002d2c:	2300      	movs	r3, #0
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3718      	adds	r7, #24
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	40023800 	.word	0x40023800

08002d3c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d101      	bne.n	8002d4e <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e083      	b.n	8002e56 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	7f5b      	ldrb	r3, [r3, #29]
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d105      	bne.n	8002d64 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	f7fd ff0e 	bl	8000b80 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2202      	movs	r2, #2
 8002d68:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	22ca      	movs	r2, #202	; 0xca
 8002d70:	625a      	str	r2, [r3, #36]	; 0x24
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	2253      	movs	r2, #83	; 0x53
 8002d78:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f000 fb7a 	bl	8003474 <RTC_EnterInitMode>
 8002d80:	4603      	mov	r3, r0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d008      	beq.n	8002d98 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	22ff      	movs	r2, #255	; 0xff
 8002d8c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2204      	movs	r2, #4
 8002d92:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8002d94:	2301      	movs	r3, #1
 8002d96:	e05e      	b.n	8002e56 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	6812      	ldr	r2, [r2, #0]
 8002da2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002da6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002daa:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	6899      	ldr	r1, [r3, #8]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	685a      	ldr	r2, [r3, #4]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	691b      	ldr	r3, [r3, #16]
 8002dba:	431a      	orrs	r2, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	695b      	ldr	r3, [r3, #20]
 8002dc0:	431a      	orrs	r2, r3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	430a      	orrs	r2, r1
 8002dc8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	687a      	ldr	r2, [r7, #4]
 8002dd0:	68d2      	ldr	r2, [r2, #12]
 8002dd2:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	6919      	ldr	r1, [r3, #16]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	041a      	lsls	r2, r3, #16
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	430a      	orrs	r2, r1
 8002de6:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	68da      	ldr	r2, [r3, #12]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002df6:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f003 0320 	and.w	r3, r3, #32
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d10e      	bne.n	8002e24 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f000 fb0c 	bl	8003424 <HAL_RTC_WaitForSynchro>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d008      	beq.n	8002e24 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	22ff      	movs	r2, #255	; 0xff
 8002e18:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2204      	movs	r2, #4
 8002e1e:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e018      	b.n	8002e56 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002e32:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	699a      	ldr	r2, [r3, #24]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	430a      	orrs	r2, r1
 8002e44:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	22ff      	movs	r2, #255	; 0xff
 8002e4c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2201      	movs	r2, #1
 8002e52:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8002e54:	2300      	movs	r3, #0
  }
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3708      	adds	r7, #8
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}

08002e5e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002e5e:	b590      	push	{r4, r7, lr}
 8002e60:	b087      	sub	sp, #28
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	60f8      	str	r0, [r7, #12]
 8002e66:	60b9      	str	r1, [r7, #8]
 8002e68:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	7f1b      	ldrb	r3, [r3, #28]
 8002e72:	2b01      	cmp	r3, #1
 8002e74:	d101      	bne.n	8002e7a <HAL_RTC_SetTime+0x1c>
 8002e76:	2302      	movs	r3, #2
 8002e78:	e0aa      	b.n	8002fd0 <HAL_RTC_SetTime+0x172>
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2202      	movs	r2, #2
 8002e84:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d126      	bne.n	8002eda <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d102      	bne.n	8002ea0 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	781b      	ldrb	r3, [r3, #0]
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f000 fb11 	bl	80034cc <RTC_ByteToBcd2>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	785b      	ldrb	r3, [r3, #1]
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f000 fb0a 	bl	80034cc <RTC_ByteToBcd2>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002ebc:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	789b      	ldrb	r3, [r3, #2]
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f000 fb02 	bl	80034cc <RTC_ByteToBcd2>
 8002ec8:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8002eca:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	78db      	ldrb	r3, [r3, #3]
 8002ed2:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	617b      	str	r3, [r7, #20]
 8002ed8:	e018      	b.n	8002f0c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d102      	bne.n	8002eee <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	2200      	movs	r2, #0
 8002eec:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	781b      	ldrb	r3, [r3, #0]
 8002ef2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	785b      	ldrb	r3, [r3, #1]
 8002ef8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002efa:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8002efc:	68ba      	ldr	r2, [r7, #8]
 8002efe:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8002f00:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	78db      	ldrb	r3, [r3, #3]
 8002f06:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	22ca      	movs	r2, #202	; 0xca
 8002f12:	625a      	str	r2, [r3, #36]	; 0x24
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	2253      	movs	r2, #83	; 0x53
 8002f1a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002f1c:	68f8      	ldr	r0, [r7, #12]
 8002f1e:	f000 faa9 	bl	8003474 <RTC_EnterInitMode>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d00b      	beq.n	8002f40 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	22ff      	movs	r2, #255	; 0xff
 8002f2e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	2204      	movs	r2, #4
 8002f34:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	e047      	b.n	8002fd0 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002f4a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002f4e:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	689a      	ldr	r2, [r3, #8]
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002f5e:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	6899      	ldr	r1, [r3, #8]
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	68da      	ldr	r2, [r3, #12]
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	691b      	ldr	r3, [r3, #16]
 8002f6e:	431a      	orrs	r2, r3
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	430a      	orrs	r2, r1
 8002f76:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	68da      	ldr	r2, [r3, #12]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f86:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f003 0320 	and.w	r3, r3, #32
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d111      	bne.n	8002fba <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002f96:	68f8      	ldr	r0, [r7, #12]
 8002f98:	f000 fa44 	bl	8003424 <HAL_RTC_WaitForSynchro>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d00b      	beq.n	8002fba <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	22ff      	movs	r2, #255	; 0xff
 8002fa8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	2204      	movs	r2, #4
 8002fae:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e00a      	b.n	8002fd0 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	22ff      	movs	r2, #255	; 0xff
 8002fc0:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8002fce:	2300      	movs	r3, #0
  }
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	371c      	adds	r7, #28
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bd90      	pop	{r4, r7, pc}

08002fd8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002fd8:	b590      	push	{r4, r7, lr}
 8002fda:	b087      	sub	sp, #28
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	60f8      	str	r0, [r7, #12]
 8002fe0:	60b9      	str	r1, [r7, #8]
 8002fe2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	7f1b      	ldrb	r3, [r3, #28]
 8002fec:	2b01      	cmp	r3, #1
 8002fee:	d101      	bne.n	8002ff4 <HAL_RTC_SetDate+0x1c>
 8002ff0:	2302      	movs	r3, #2
 8002ff2:	e094      	b.n	800311e <HAL_RTC_SetDate+0x146>
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2202      	movs	r2, #2
 8002ffe:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d10e      	bne.n	8003024 <HAL_RTC_SetDate+0x4c>
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	785b      	ldrb	r3, [r3, #1]
 800300a:	f003 0310 	and.w	r3, r3, #16
 800300e:	2b00      	cmp	r3, #0
 8003010:	d008      	beq.n	8003024 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	785b      	ldrb	r3, [r3, #1]
 8003016:	f023 0310 	bic.w	r3, r3, #16
 800301a:	b2db      	uxtb	r3, r3
 800301c:	330a      	adds	r3, #10
 800301e:	b2da      	uxtb	r2, r3
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d11c      	bne.n	8003064 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	78db      	ldrb	r3, [r3, #3]
 800302e:	4618      	mov	r0, r3
 8003030:	f000 fa4c 	bl	80034cc <RTC_ByteToBcd2>
 8003034:	4603      	mov	r3, r0
 8003036:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	785b      	ldrb	r3, [r3, #1]
 800303c:	4618      	mov	r0, r3
 800303e:	f000 fa45 	bl	80034cc <RTC_ByteToBcd2>
 8003042:	4603      	mov	r3, r0
 8003044:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003046:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	789b      	ldrb	r3, [r3, #2]
 800304c:	4618      	mov	r0, r3
 800304e:	f000 fa3d 	bl	80034cc <RTC_ByteToBcd2>
 8003052:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003054:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	781b      	ldrb	r3, [r3, #0]
 800305c:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800305e:	4313      	orrs	r3, r2
 8003060:	617b      	str	r3, [r7, #20]
 8003062:	e00e      	b.n	8003082 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	78db      	ldrb	r3, [r3, #3]
 8003068:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	785b      	ldrb	r3, [r3, #1]
 800306e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003070:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8003072:	68ba      	ldr	r2, [r7, #8]
 8003074:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8003076:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	781b      	ldrb	r3, [r3, #0]
 800307c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800307e:	4313      	orrs	r3, r2
 8003080:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	22ca      	movs	r2, #202	; 0xca
 8003088:	625a      	str	r2, [r3, #36]	; 0x24
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	2253      	movs	r2, #83	; 0x53
 8003090:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003092:	68f8      	ldr	r0, [r7, #12]
 8003094:	f000 f9ee 	bl	8003474 <RTC_EnterInitMode>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d00b      	beq.n	80030b6 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	22ff      	movs	r2, #255	; 0xff
 80030a4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2204      	movs	r2, #4
 80030aa:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2200      	movs	r2, #0
 80030b0:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e033      	b.n	800311e <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80030c0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80030c4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	68da      	ldr	r2, [r3, #12]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80030d4:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	f003 0320 	and.w	r3, r3, #32
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d111      	bne.n	8003108 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80030e4:	68f8      	ldr	r0, [r7, #12]
 80030e6:	f000 f99d 	bl	8003424 <HAL_RTC_WaitForSynchro>
 80030ea:	4603      	mov	r3, r0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d00b      	beq.n	8003108 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	22ff      	movs	r2, #255	; 0xff
 80030f6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2204      	movs	r2, #4
 80030fc:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2200      	movs	r2, #0
 8003102:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	e00a      	b.n	800311e <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	22ff      	movs	r2, #255	; 0xff
 800310e:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2201      	movs	r2, #1
 8003114:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2200      	movs	r2, #0
 800311a:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800311c:	2300      	movs	r3, #0
  }
}
 800311e:	4618      	mov	r0, r3
 8003120:	371c      	adds	r7, #28
 8003122:	46bd      	mov	sp, r7
 8003124:	bd90      	pop	{r4, r7, pc}
	...

08003128 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8003128:	b590      	push	{r4, r7, lr}
 800312a:	b089      	sub	sp, #36	; 0x24
 800312c:	af00      	add	r7, sp, #0
 800312e:	60f8      	str	r0, [r7, #12]
 8003130:	60b9      	str	r1, [r7, #8]
 8003132:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 8003134:	2300      	movs	r3, #0
 8003136:	61fb      	str	r3, [r7, #28]
 8003138:	2300      	movs	r3, #0
 800313a:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 800313c:	4b93      	ldr	r3, [pc, #588]	; (800338c <HAL_RTC_SetAlarm_IT+0x264>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a93      	ldr	r2, [pc, #588]	; (8003390 <HAL_RTC_SetAlarm_IT+0x268>)
 8003142:	fba2 2303 	umull	r2, r3, r2, r3
 8003146:	0adb      	lsrs	r3, r3, #11
 8003148:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800314c:	fb02 f303 	mul.w	r3, r2, r3
 8003150:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	7f1b      	ldrb	r3, [r3, #28]
 8003156:	2b01      	cmp	r3, #1
 8003158:	d101      	bne.n	800315e <HAL_RTC_SetAlarm_IT+0x36>
 800315a:	2302      	movs	r3, #2
 800315c:	e111      	b.n	8003382 <HAL_RTC_SetAlarm_IT+0x25a>
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2201      	movs	r2, #1
 8003162:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2202      	movs	r2, #2
 8003168:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d137      	bne.n	80031e0 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800317a:	2b00      	cmp	r3, #0
 800317c:	d102      	bne.n	8003184 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	2200      	movs	r2, #0
 8003182:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	781b      	ldrb	r3, [r3, #0]
 8003188:	4618      	mov	r0, r3
 800318a:	f000 f99f 	bl	80034cc <RTC_ByteToBcd2>
 800318e:	4603      	mov	r3, r0
 8003190:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	785b      	ldrb	r3, [r3, #1]
 8003196:	4618      	mov	r0, r3
 8003198:	f000 f998 	bl	80034cc <RTC_ByteToBcd2>
 800319c:	4603      	mov	r3, r0
 800319e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80031a0:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	789b      	ldrb	r3, [r3, #2]
 80031a6:	4618      	mov	r0, r3
 80031a8:	f000 f990 	bl	80034cc <RTC_ByteToBcd2>
 80031ac:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80031ae:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	78db      	ldrb	r3, [r3, #3]
 80031b6:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80031b8:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031c2:	4618      	mov	r0, r3
 80031c4:	f000 f982 	bl	80034cc <RTC_ByteToBcd2>
 80031c8:	4603      	mov	r3, r0
 80031ca:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80031cc:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 80031d4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80031da:	4313      	orrs	r3, r2
 80031dc:	61fb      	str	r3, [r7, #28]
 80031de:	e023      	b.n	8003228 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d102      	bne.n	80031f4 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	2200      	movs	r2, #0
 80031f2:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	781b      	ldrb	r3, [r3, #0]
 80031f8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	785b      	ldrb	r3, [r3, #1]
 80031fe:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8003200:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8003202:	68ba      	ldr	r2, [r7, #8]
 8003204:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8003206:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	78db      	ldrb	r3, [r3, #3]
 800320c:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800320e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003216:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8003218:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800321e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8003224:	4313      	orrs	r3, r2
 8003226:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	685a      	ldr	r2, [r3, #4]
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	699b      	ldr	r3, [r3, #24]
 8003230:	4313      	orrs	r3, r2
 8003232:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	22ca      	movs	r2, #202	; 0xca
 800323a:	625a      	str	r2, [r3, #36]	; 0x24
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	2253      	movs	r2, #83	; 0x53
 8003242:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003248:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800324c:	d141      	bne.n	80032d2 <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	689a      	ldr	r2, [r3, #8]
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800325c:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	b2da      	uxtb	r2, r3
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800326e:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	1e5a      	subs	r2, r3, #1
 8003274:	617a      	str	r2, [r7, #20]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d10b      	bne.n	8003292 <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	22ff      	movs	r2, #255	; 0xff
 8003280:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2203      	movs	r2, #3
 8003286:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2200      	movs	r2, #0
 800328c:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800328e:	2303      	movs	r3, #3
 8003290:	e077      	b.n	8003382 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	f003 0301 	and.w	r3, r3, #1
 800329c:	2b00      	cmp	r3, #0
 800329e:	d0e7      	beq.n	8003270 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	69fa      	ldr	r2, [r7, #28]
 80032a6:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	69ba      	ldr	r2, [r7, #24]
 80032ae:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	689a      	ldr	r2, [r3, #8]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80032be:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	689a      	ldr	r2, [r3, #8]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80032ce:	609a      	str	r2, [r3, #8]
 80032d0:	e040      	b.n	8003354 <HAL_RTC_SetAlarm_IT+0x22c>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	689a      	ldr	r2, [r3, #8]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80032e0:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	b2da      	uxtb	r2, r3
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f462 7220 	orn	r2, r2, #640	; 0x280
 80032f2:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	1e5a      	subs	r2, r3, #1
 80032f8:	617a      	str	r2, [r7, #20]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d10b      	bne.n	8003316 <HAL_RTC_SetAlarm_IT+0x1ee>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	22ff      	movs	r2, #255	; 0xff
 8003304:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2203      	movs	r2, #3
 800330a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2200      	movs	r2, #0
 8003310:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8003312:	2303      	movs	r3, #3
 8003314:	e035      	b.n	8003382 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	f003 0302 	and.w	r3, r3, #2
 8003320:	2b00      	cmp	r3, #0
 8003322:	d0e7      	beq.n	80032f4 <HAL_RTC_SetAlarm_IT+0x1cc>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	69fa      	ldr	r2, [r7, #28]
 800332a:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	69ba      	ldr	r2, [r7, #24]
 8003332:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	689a      	ldr	r2, [r3, #8]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003342:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	689a      	ldr	r2, [r3, #8]
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003352:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8003354:	4b0f      	ldr	r3, [pc, #60]	; (8003394 <HAL_RTC_SetAlarm_IT+0x26c>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a0e      	ldr	r2, [pc, #56]	; (8003394 <HAL_RTC_SetAlarm_IT+0x26c>)
 800335a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800335e:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 8003360:	4b0c      	ldr	r3, [pc, #48]	; (8003394 <HAL_RTC_SetAlarm_IT+0x26c>)
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	4a0b      	ldr	r2, [pc, #44]	; (8003394 <HAL_RTC_SetAlarm_IT+0x26c>)
 8003366:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800336a:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	22ff      	movs	r2, #255	; 0xff
 8003372:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	2201      	movs	r2, #1
 8003378:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2200      	movs	r2, #0
 800337e:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8003380:	2300      	movs	r3, #0
}
 8003382:	4618      	mov	r0, r3
 8003384:	3724      	adds	r7, #36	; 0x24
 8003386:	46bd      	mov	sp, r7
 8003388:	bd90      	pop	{r4, r7, pc}
 800338a:	bf00      	nop
 800338c:	20000000 	.word	0x20000000
 8003390:	10624dd3 	.word	0x10624dd3
 8003394:	40013c00 	.word	0x40013c00

08003398 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b082      	sub	sp, #8
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != (uint32_t)RESET)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d012      	beq.n	80033d4 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	68db      	ldr	r3, [r3, #12]
 80033b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d00b      	beq.n	80033d4 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
    #else
      HAL_RTC_AlarmAEventCallback(hrtc);
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	f7fd fdf1 	bl	8000fa4 <HAL_RTC_AlarmAEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	b2da      	uxtb	r2, r3
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f462 72c0 	orn	r2, r2, #384	; 0x180
 80033d2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != (uint32_t)RESET)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d012      	beq.n	8003408 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != (uint32_t)RESET)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	68db      	ldr	r3, [r3, #12]
 80033e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d00b      	beq.n	8003408 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
    #else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80033f0:	6878      	ldr	r0, [r7, #4]
 80033f2:	f000 f9c5 	bl	8003780 <HAL_RTCEx_AlarmBEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	b2da      	uxtb	r2, r3
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f462 7220 	orn	r2, r2, #640	; 0x280
 8003406:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8003408:	4b05      	ldr	r3, [pc, #20]	; (8003420 <HAL_RTC_AlarmIRQHandler+0x88>)
 800340a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800340e:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2201      	movs	r2, #1
 8003414:	775a      	strb	r2, [r3, #29]
}
 8003416:	bf00      	nop
 8003418:	3708      	adds	r7, #8
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	40013c00 	.word	0x40013c00

08003424 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b084      	sub	sp, #16
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800342c:	2300      	movs	r3, #0
 800342e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	68da      	ldr	r2, [r3, #12]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800343e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003440:	f7fd ff56 	bl	80012f0 <HAL_GetTick>
 8003444:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003446:	e009      	b.n	800345c <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003448:	f7fd ff52 	bl	80012f0 <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003456:	d901      	bls.n	800345c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8003458:	2303      	movs	r3, #3
 800345a:	e007      	b.n	800346c <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	68db      	ldr	r3, [r3, #12]
 8003462:	f003 0320 	and.w	r3, r3, #32
 8003466:	2b00      	cmp	r3, #0
 8003468:	d0ee      	beq.n	8003448 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800346a:	2300      	movs	r3, #0
}
 800346c:	4618      	mov	r0, r3
 800346e:	3710      	adds	r7, #16
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}

08003474 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b084      	sub	sp, #16
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800347c:	2300      	movs	r3, #0
 800347e:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	68db      	ldr	r3, [r3, #12]
 8003486:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800348a:	2b00      	cmp	r3, #0
 800348c:	d119      	bne.n	80034c2 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f04f 32ff 	mov.w	r2, #4294967295
 8003496:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003498:	f7fd ff2a 	bl	80012f0 <HAL_GetTick>
 800349c:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800349e:	e009      	b.n	80034b4 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80034a0:	f7fd ff26 	bl	80012f0 <HAL_GetTick>
 80034a4:	4602      	mov	r2, r0
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80034ae:	d901      	bls.n	80034b4 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	e007      	b.n	80034c4 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	68db      	ldr	r3, [r3, #12]
 80034ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d0ee      	beq.n	80034a0 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80034c2:	2300      	movs	r3, #0
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	3710      	adds	r7, #16
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}

080034cc <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b085      	sub	sp, #20
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	4603      	mov	r3, r0
 80034d4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80034d6:	2300      	movs	r3, #0
 80034d8:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 80034da:	e005      	b.n	80034e8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	3301      	adds	r3, #1
 80034e0:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80034e2:	79fb      	ldrb	r3, [r7, #7]
 80034e4:	3b0a      	subs	r3, #10
 80034e6:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 80034e8:	79fb      	ldrb	r3, [r7, #7]
 80034ea:	2b09      	cmp	r3, #9
 80034ec:	d8f6      	bhi.n	80034dc <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	011b      	lsls	r3, r3, #4
 80034f4:	b2da      	uxtb	r2, r3
 80034f6:	79fb      	ldrb	r3, [r7, #7]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	b2db      	uxtb	r3, r3
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	3714      	adds	r7, #20
 8003500:	46bd      	mov	sp, r7
 8003502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003506:	4770      	bx	lr

08003508 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8003508:	b480      	push	{r7}
 800350a:	b087      	sub	sp, #28
 800350c:	af00      	add	r7, sp, #0
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	60b9      	str	r1, [r7, #8]
 8003512:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	7f1b      	ldrb	r3, [r3, #28]
 8003518:	2b01      	cmp	r3, #1
 800351a:	d101      	bne.n	8003520 <HAL_RTCEx_SetWakeUpTimer_IT+0x18>
 800351c:	2302      	movs	r3, #2
 800351e:	e0a6      	b.n	800366e <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	2201      	movs	r2, #1
 8003524:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	2202      	movs	r2, #2
 800352a:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	22ca      	movs	r2, #202	; 0xca
 8003532:	625a      	str	r2, [r3, #36]	; 0x24
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	2253      	movs	r2, #83	; 0x53
 800353a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wake up timer enabled */
  if((hrtc->Instance->CR & RTC_CR_WUTE) != RESET)
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	689b      	ldr	r3, [r3, #8]
 8003542:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003546:	2b00      	cmp	r3, #0
 8003548:	d022      	beq.n	8003590 <HAL_RTCEx_SetWakeUpTimer_IT+0x88>
  {
    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U);
 800354a:	4b4c      	ldr	r3, [pc, #304]	; (800367c <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a4c      	ldr	r2, [pc, #304]	; (8003680 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 8003550:	fba2 2303 	umull	r2, r3, r2, r3
 8003554:	0adb      	lsrs	r3, r3, #11
 8003556:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800355a:	fb02 f303 	mul.w	r3, r2, r3
 800355e:	617b      	str	r3, [r7, #20]
    do
    {
      if(count-- == 0U)
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	1e5a      	subs	r2, r3, #1
 8003564:	617a      	str	r2, [r7, #20]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d10b      	bne.n	8003582 <HAL_RTCEx_SetWakeUpTimer_IT+0x7a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	22ff      	movs	r2, #255	; 0xff
 8003570:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2203      	movs	r2, #3
 8003576:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2200      	movs	r2, #0
 800357c:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	e075      	b.n	800366e <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
      }
    }
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == SET);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	f003 0304 	and.w	r3, r3, #4
 800358c:	2b00      	cmp	r3, #0
 800358e:	d1e7      	bne.n	8003560 <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	689a      	ldr	r2, [r3, #8]
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800359e:	609a      	str	r2, [r3, #8]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U);
 80035a0:	4b36      	ldr	r3, [pc, #216]	; (800367c <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a36      	ldr	r2, [pc, #216]	; (8003680 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 80035a6:	fba2 2303 	umull	r2, r3, r2, r3
 80035aa:	0adb      	lsrs	r3, r3, #11
 80035ac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80035b0:	fb02 f303 	mul.w	r3, r2, r3
 80035b4:	617b      	str	r3, [r7, #20]
  do
  {
    if(count-- == 0U)
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	1e5a      	subs	r2, r3, #1
 80035ba:	617a      	str	r2, [r7, #20]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d10b      	bne.n	80035d8 <HAL_RTCEx_SetWakeUpTimer_IT+0xd0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	22ff      	movs	r2, #255	; 0xff
 80035c6:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2203      	movs	r2, #3
 80035cc:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	2200      	movs	r2, #0
 80035d2:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 80035d4:	2303      	movs	r3, #3
 80035d6:	e04a      	b.n	800366e <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
    }
  }
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	68db      	ldr	r3, [r3, #12]
 80035de:	f003 0304 	and.w	r3, r3, #4
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d0e7      	beq.n	80035b6 <HAL_RTCEx_SetWakeUpTimer_IT+0xae>

  /* Configure the Wake-up Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	68ba      	ldr	r2, [r7, #8]
 80035ec:	615a      	str	r2, [r3, #20]

  /* Clear the Wake-up Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	689a      	ldr	r2, [r3, #8]
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f022 0207 	bic.w	r2, r2, #7
 80035fc:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	6899      	ldr	r1, [r3, #8]
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	687a      	ldr	r2, [r7, #4]
 800360a:	430a      	orrs	r2, r1
 800360c:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800360e:	4b1d      	ldr	r3, [pc, #116]	; (8003684 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a1c      	ldr	r2, [pc, #112]	; (8003684 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8003614:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003618:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT;
 800361a:	4b1a      	ldr	r3, [pc, #104]	; (8003684 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	4a19      	ldr	r2, [pc, #100]	; (8003684 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8003620:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003624:	6093      	str	r3, [r2, #8]

  /* Clear RTC Wake Up timer Flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	b2da      	uxtb	r2, r3
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8003636:	60da      	str	r2, [r3, #12]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	689a      	ldr	r2, [r3, #8]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003646:	609a      	str	r2, [r3, #8]

  /* Enable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	689a      	ldr	r2, [r3, #8]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003656:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	22ff      	movs	r2, #255	; 0xff
 800365e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2201      	movs	r2, #1
 8003664:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2200      	movs	r2, #0
 800366a:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800366c:	2300      	movs	r3, #0
}
 800366e:	4618      	mov	r0, r3
 8003670:	371c      	adds	r7, #28
 8003672:	46bd      	mov	sp, r7
 8003674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003678:	4770      	bx	lr
 800367a:	bf00      	nop
 800367c:	20000000 	.word	0x20000000
 8003680:	10624dd3 	.word	0x10624dd3
 8003684:	40013c00 	.word	0x40013c00

08003688 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
uint32_t HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b084      	sub	sp, #16
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003690:	2300      	movs	r3, #0
 8003692:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	7f1b      	ldrb	r3, [r3, #28]
 8003698:	2b01      	cmp	r3, #1
 800369a:	d101      	bne.n	80036a0 <HAL_RTCEx_DeactivateWakeUpTimer+0x18>
 800369c:	2302      	movs	r3, #2
 800369e:	e047      	b.n	8003730 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2201      	movs	r2, #1
 80036a4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2202      	movs	r2, #2
 80036aa:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	22ca      	movs	r2, #202	; 0xca
 80036b2:	625a      	str	r2, [r3, #36]	; 0x24
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2253      	movs	r2, #83	; 0x53
 80036ba:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	689a      	ldr	r2, [r3, #8]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036ca:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc,RTC_IT_WUT);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	689a      	ldr	r2, [r3, #8]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80036da:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036dc:	f7fd fe08 	bl	80012f0 <HAL_GetTick>
 80036e0:	60f8      	str	r0, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 80036e2:	e013      	b.n	800370c <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80036e4:	f7fd fe04 	bl	80012f0 <HAL_GetTick>
 80036e8:	4602      	mov	r2, r0
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80036f2:	d90b      	bls.n	800370c <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	22ff      	movs	r2, #255	; 0xff
 80036fa:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2203      	movs	r2, #3
 8003700:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2200      	movs	r2, #0
 8003706:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 8003708:	2303      	movs	r3, #3
 800370a:	e011      	b.n	8003730 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	f003 0304 	and.w	r3, r3, #4
 8003716:	2b00      	cmp	r3, #0
 8003718:	d0e4      	beq.n	80036e4 <HAL_RTCEx_DeactivateWakeUpTimer+0x5c>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	22ff      	movs	r2, #255	; 0xff
 8003720:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2201      	movs	r2, #1
 8003726:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2200      	movs	r2, #0
 800372c:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800372e:	2300      	movs	r3, #0
}
 8003730:	4618      	mov	r0, r3
 8003732:	3710      	adds	r7, #16
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}

08003738 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b082      	sub	sp, #8
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != (uint32_t)RESET)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	68db      	ldr	r3, [r3, #12]
 8003746:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800374a:	2b00      	cmp	r3, #0
 800374c:	d00b      	beq.n	8003766 <HAL_RTCEx_WakeUpTimerIRQHandler+0x2e>
  {
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f7fd fc40 	bl	8000fd4 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	68db      	ldr	r3, [r3, #12]
 800375a:	b2da      	uxtb	r2, r3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8003764:	60da      	str	r2, [r3, #12]
  }

  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8003766:	4b05      	ldr	r3, [pc, #20]	; (800377c <HAL_RTCEx_WakeUpTimerIRQHandler+0x44>)
 8003768:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800376c:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2201      	movs	r2, #1
 8003772:	775a      	strb	r2, [r3, #29]
}
 8003774:	bf00      	nop
 8003776:	3708      	adds	r7, #8
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}
 800377c:	40013c00 	.word	0x40013c00

08003780 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003780:	b480      	push	{r7}
 8003782:	b083      	sub	sp, #12
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmBEventCallback could be implemented in the user file
   */
}
 8003788:	bf00      	nop
 800378a:	370c      	adds	r7, #12
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr

08003794 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b082      	sub	sp, #8
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d101      	bne.n	80037a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e041      	b.n	800382a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d106      	bne.n	80037c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f000 f839 	bl	8003832 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2202      	movs	r2, #2
 80037c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	3304      	adds	r3, #4
 80037d0:	4619      	mov	r1, r3
 80037d2:	4610      	mov	r0, r2
 80037d4:	f000 f9d8 	bl	8003b88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2201      	movs	r2, #1
 80037dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2201      	movs	r2, #1
 80037e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2201      	movs	r2, #1
 80037f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2201      	movs	r2, #1
 80037fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003828:	2300      	movs	r3, #0
}
 800382a:	4618      	mov	r0, r3
 800382c:	3708      	adds	r7, #8
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}

08003832 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003832:	b480      	push	{r7}
 8003834:	b083      	sub	sp, #12
 8003836:	af00      	add	r7, sp, #0
 8003838:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800383a:	bf00      	nop
 800383c:	370c      	adds	r7, #12
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr
	...

08003848 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003848:	b480      	push	{r7}
 800384a:	b085      	sub	sp, #20
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003856:	b2db      	uxtb	r3, r3
 8003858:	2b01      	cmp	r3, #1
 800385a:	d001      	beq.n	8003860 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800385c:	2301      	movs	r3, #1
 800385e:	e04e      	b.n	80038fe <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2202      	movs	r2, #2
 8003864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	68da      	ldr	r2, [r3, #12]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f042 0201 	orr.w	r2, r2, #1
 8003876:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a23      	ldr	r2, [pc, #140]	; (800390c <HAL_TIM_Base_Start_IT+0xc4>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d022      	beq.n	80038c8 <HAL_TIM_Base_Start_IT+0x80>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800388a:	d01d      	beq.n	80038c8 <HAL_TIM_Base_Start_IT+0x80>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a1f      	ldr	r2, [pc, #124]	; (8003910 <HAL_TIM_Base_Start_IT+0xc8>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d018      	beq.n	80038c8 <HAL_TIM_Base_Start_IT+0x80>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a1e      	ldr	r2, [pc, #120]	; (8003914 <HAL_TIM_Base_Start_IT+0xcc>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d013      	beq.n	80038c8 <HAL_TIM_Base_Start_IT+0x80>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a1c      	ldr	r2, [pc, #112]	; (8003918 <HAL_TIM_Base_Start_IT+0xd0>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d00e      	beq.n	80038c8 <HAL_TIM_Base_Start_IT+0x80>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a1b      	ldr	r2, [pc, #108]	; (800391c <HAL_TIM_Base_Start_IT+0xd4>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d009      	beq.n	80038c8 <HAL_TIM_Base_Start_IT+0x80>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a19      	ldr	r2, [pc, #100]	; (8003920 <HAL_TIM_Base_Start_IT+0xd8>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d004      	beq.n	80038c8 <HAL_TIM_Base_Start_IT+0x80>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a18      	ldr	r2, [pc, #96]	; (8003924 <HAL_TIM_Base_Start_IT+0xdc>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d111      	bne.n	80038ec <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	f003 0307 	and.w	r3, r3, #7
 80038d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2b06      	cmp	r3, #6
 80038d8:	d010      	beq.n	80038fc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f042 0201 	orr.w	r2, r2, #1
 80038e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038ea:	e007      	b.n	80038fc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f042 0201 	orr.w	r2, r2, #1
 80038fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80038fc:	2300      	movs	r3, #0
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3714      	adds	r7, #20
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr
 800390a:	bf00      	nop
 800390c:	40010000 	.word	0x40010000
 8003910:	40000400 	.word	0x40000400
 8003914:	40000800 	.word	0x40000800
 8003918:	40000c00 	.word	0x40000c00
 800391c:	40010400 	.word	0x40010400
 8003920:	40014000 	.word	0x40014000
 8003924:	40001800 	.word	0x40001800

08003928 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b082      	sub	sp, #8
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	691b      	ldr	r3, [r3, #16]
 8003936:	f003 0302 	and.w	r3, r3, #2
 800393a:	2b02      	cmp	r3, #2
 800393c:	d122      	bne.n	8003984 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	68db      	ldr	r3, [r3, #12]
 8003944:	f003 0302 	and.w	r3, r3, #2
 8003948:	2b02      	cmp	r3, #2
 800394a:	d11b      	bne.n	8003984 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f06f 0202 	mvn.w	r2, #2
 8003954:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2201      	movs	r2, #1
 800395a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	699b      	ldr	r3, [r3, #24]
 8003962:	f003 0303 	and.w	r3, r3, #3
 8003966:	2b00      	cmp	r3, #0
 8003968:	d003      	beq.n	8003972 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800396a:	6878      	ldr	r0, [r7, #4]
 800396c:	f000 f8ee 	bl	8003b4c <HAL_TIM_IC_CaptureCallback>
 8003970:	e005      	b.n	800397e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f000 f8e0 	bl	8003b38 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003978:	6878      	ldr	r0, [r7, #4]
 800397a:	f000 f8f1 	bl	8003b60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2200      	movs	r2, #0
 8003982:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	691b      	ldr	r3, [r3, #16]
 800398a:	f003 0304 	and.w	r3, r3, #4
 800398e:	2b04      	cmp	r3, #4
 8003990:	d122      	bne.n	80039d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	68db      	ldr	r3, [r3, #12]
 8003998:	f003 0304 	and.w	r3, r3, #4
 800399c:	2b04      	cmp	r3, #4
 800399e:	d11b      	bne.n	80039d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f06f 0204 	mvn.w	r2, #4
 80039a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2202      	movs	r2, #2
 80039ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	699b      	ldr	r3, [r3, #24]
 80039b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d003      	beq.n	80039c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	f000 f8c4 	bl	8003b4c <HAL_TIM_IC_CaptureCallback>
 80039c4:	e005      	b.n	80039d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039c6:	6878      	ldr	r0, [r7, #4]
 80039c8:	f000 f8b6 	bl	8003b38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039cc:	6878      	ldr	r0, [r7, #4]
 80039ce:	f000 f8c7 	bl	8003b60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2200      	movs	r2, #0
 80039d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	691b      	ldr	r3, [r3, #16]
 80039de:	f003 0308 	and.w	r3, r3, #8
 80039e2:	2b08      	cmp	r3, #8
 80039e4:	d122      	bne.n	8003a2c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	f003 0308 	and.w	r3, r3, #8
 80039f0:	2b08      	cmp	r3, #8
 80039f2:	d11b      	bne.n	8003a2c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f06f 0208 	mvn.w	r2, #8
 80039fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2204      	movs	r2, #4
 8003a02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	69db      	ldr	r3, [r3, #28]
 8003a0a:	f003 0303 	and.w	r3, r3, #3
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d003      	beq.n	8003a1a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f000 f89a 	bl	8003b4c <HAL_TIM_IC_CaptureCallback>
 8003a18:	e005      	b.n	8003a26 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a1a:	6878      	ldr	r0, [r7, #4]
 8003a1c:	f000 f88c 	bl	8003b38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	f000 f89d 	bl	8003b60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	691b      	ldr	r3, [r3, #16]
 8003a32:	f003 0310 	and.w	r3, r3, #16
 8003a36:	2b10      	cmp	r3, #16
 8003a38:	d122      	bne.n	8003a80 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	68db      	ldr	r3, [r3, #12]
 8003a40:	f003 0310 	and.w	r3, r3, #16
 8003a44:	2b10      	cmp	r3, #16
 8003a46:	d11b      	bne.n	8003a80 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f06f 0210 	mvn.w	r2, #16
 8003a50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2208      	movs	r2, #8
 8003a56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	69db      	ldr	r3, [r3, #28]
 8003a5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d003      	beq.n	8003a6e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	f000 f870 	bl	8003b4c <HAL_TIM_IC_CaptureCallback>
 8003a6c:	e005      	b.n	8003a7a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f000 f862 	bl	8003b38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a74:	6878      	ldr	r0, [r7, #4]
 8003a76:	f000 f873 	bl	8003b60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	691b      	ldr	r3, [r3, #16]
 8003a86:	f003 0301 	and.w	r3, r3, #1
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d10e      	bne.n	8003aac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	f003 0301 	and.w	r3, r3, #1
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d107      	bne.n	8003aac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f06f 0201 	mvn.w	r2, #1
 8003aa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	f7fd f826 	bl	8000af8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	691b      	ldr	r3, [r3, #16]
 8003ab2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ab6:	2b80      	cmp	r3, #128	; 0x80
 8003ab8:	d10e      	bne.n	8003ad8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ac4:	2b80      	cmp	r3, #128	; 0x80
 8003ac6:	d107      	bne.n	8003ad8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003ad0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	f000 f902 	bl	8003cdc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	691b      	ldr	r3, [r3, #16]
 8003ade:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ae2:	2b40      	cmp	r3, #64	; 0x40
 8003ae4:	d10e      	bne.n	8003b04 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	68db      	ldr	r3, [r3, #12]
 8003aec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003af0:	2b40      	cmp	r3, #64	; 0x40
 8003af2:	d107      	bne.n	8003b04 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003afc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f000 f838 	bl	8003b74 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	691b      	ldr	r3, [r3, #16]
 8003b0a:	f003 0320 	and.w	r3, r3, #32
 8003b0e:	2b20      	cmp	r3, #32
 8003b10:	d10e      	bne.n	8003b30 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	f003 0320 	and.w	r3, r3, #32
 8003b1c:	2b20      	cmp	r3, #32
 8003b1e:	d107      	bne.n	8003b30 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f06f 0220 	mvn.w	r2, #32
 8003b28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f000 f8cc 	bl	8003cc8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b30:	bf00      	nop
 8003b32:	3708      	adds	r7, #8
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}

08003b38 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b083      	sub	sp, #12
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003b40:	bf00      	nop
 8003b42:	370c      	adds	r7, #12
 8003b44:	46bd      	mov	sp, r7
 8003b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4a:	4770      	bx	lr

08003b4c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003b54:	bf00      	nop
 8003b56:	370c      	adds	r7, #12
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr

08003b60 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b083      	sub	sp, #12
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003b68:	bf00      	nop
 8003b6a:	370c      	adds	r7, #12
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b72:	4770      	bx	lr

08003b74 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b083      	sub	sp, #12
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003b7c:	bf00      	nop
 8003b7e:	370c      	adds	r7, #12
 8003b80:	46bd      	mov	sp, r7
 8003b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b86:	4770      	bx	lr

08003b88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b085      	sub	sp, #20
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	4a40      	ldr	r2, [pc, #256]	; (8003c9c <TIM_Base_SetConfig+0x114>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d013      	beq.n	8003bc8 <TIM_Base_SetConfig+0x40>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ba6:	d00f      	beq.n	8003bc8 <TIM_Base_SetConfig+0x40>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	4a3d      	ldr	r2, [pc, #244]	; (8003ca0 <TIM_Base_SetConfig+0x118>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d00b      	beq.n	8003bc8 <TIM_Base_SetConfig+0x40>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	4a3c      	ldr	r2, [pc, #240]	; (8003ca4 <TIM_Base_SetConfig+0x11c>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d007      	beq.n	8003bc8 <TIM_Base_SetConfig+0x40>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	4a3b      	ldr	r2, [pc, #236]	; (8003ca8 <TIM_Base_SetConfig+0x120>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d003      	beq.n	8003bc8 <TIM_Base_SetConfig+0x40>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	4a3a      	ldr	r2, [pc, #232]	; (8003cac <TIM_Base_SetConfig+0x124>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d108      	bne.n	8003bda <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	68fa      	ldr	r2, [r7, #12]
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	4a2f      	ldr	r2, [pc, #188]	; (8003c9c <TIM_Base_SetConfig+0x114>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d02b      	beq.n	8003c3a <TIM_Base_SetConfig+0xb2>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003be8:	d027      	beq.n	8003c3a <TIM_Base_SetConfig+0xb2>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	4a2c      	ldr	r2, [pc, #176]	; (8003ca0 <TIM_Base_SetConfig+0x118>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d023      	beq.n	8003c3a <TIM_Base_SetConfig+0xb2>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	4a2b      	ldr	r2, [pc, #172]	; (8003ca4 <TIM_Base_SetConfig+0x11c>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d01f      	beq.n	8003c3a <TIM_Base_SetConfig+0xb2>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	4a2a      	ldr	r2, [pc, #168]	; (8003ca8 <TIM_Base_SetConfig+0x120>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d01b      	beq.n	8003c3a <TIM_Base_SetConfig+0xb2>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	4a29      	ldr	r2, [pc, #164]	; (8003cac <TIM_Base_SetConfig+0x124>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d017      	beq.n	8003c3a <TIM_Base_SetConfig+0xb2>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	4a28      	ldr	r2, [pc, #160]	; (8003cb0 <TIM_Base_SetConfig+0x128>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d013      	beq.n	8003c3a <TIM_Base_SetConfig+0xb2>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	4a27      	ldr	r2, [pc, #156]	; (8003cb4 <TIM_Base_SetConfig+0x12c>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d00f      	beq.n	8003c3a <TIM_Base_SetConfig+0xb2>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	4a26      	ldr	r2, [pc, #152]	; (8003cb8 <TIM_Base_SetConfig+0x130>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d00b      	beq.n	8003c3a <TIM_Base_SetConfig+0xb2>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	4a25      	ldr	r2, [pc, #148]	; (8003cbc <TIM_Base_SetConfig+0x134>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d007      	beq.n	8003c3a <TIM_Base_SetConfig+0xb2>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4a24      	ldr	r2, [pc, #144]	; (8003cc0 <TIM_Base_SetConfig+0x138>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d003      	beq.n	8003c3a <TIM_Base_SetConfig+0xb2>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	4a23      	ldr	r2, [pc, #140]	; (8003cc4 <TIM_Base_SetConfig+0x13c>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d108      	bne.n	8003c4c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	68db      	ldr	r3, [r3, #12]
 8003c46:	68fa      	ldr	r2, [r7, #12]
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	695b      	ldr	r3, [r3, #20]
 8003c56:	4313      	orrs	r3, r2
 8003c58:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	68fa      	ldr	r2, [r7, #12]
 8003c5e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	689a      	ldr	r2, [r3, #8]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	4a0a      	ldr	r2, [pc, #40]	; (8003c9c <TIM_Base_SetConfig+0x114>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d003      	beq.n	8003c80 <TIM_Base_SetConfig+0xf8>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	4a0c      	ldr	r2, [pc, #48]	; (8003cac <TIM_Base_SetConfig+0x124>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d103      	bne.n	8003c88 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	691a      	ldr	r2, [r3, #16]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	615a      	str	r2, [r3, #20]
}
 8003c8e:	bf00      	nop
 8003c90:	3714      	adds	r7, #20
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr
 8003c9a:	bf00      	nop
 8003c9c:	40010000 	.word	0x40010000
 8003ca0:	40000400 	.word	0x40000400
 8003ca4:	40000800 	.word	0x40000800
 8003ca8:	40000c00 	.word	0x40000c00
 8003cac:	40010400 	.word	0x40010400
 8003cb0:	40014000 	.word	0x40014000
 8003cb4:	40014400 	.word	0x40014400
 8003cb8:	40014800 	.word	0x40014800
 8003cbc:	40001800 	.word	0x40001800
 8003cc0:	40001c00 	.word	0x40001c00
 8003cc4:	40002000 	.word	0x40002000

08003cc8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003cd0:	bf00      	nop
 8003cd2:	370c      	adds	r7, #12
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr

08003cdc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ce4:	bf00      	nop
 8003ce6:	370c      	adds	r7, #12
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr

08003cf0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b082      	sub	sp, #8
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d101      	bne.n	8003d02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e03f      	b.n	8003d82 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d08:	b2db      	uxtb	r3, r3
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d106      	bne.n	8003d1c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2200      	movs	r2, #0
 8003d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f7fc ff6c 	bl	8000bf4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2224      	movs	r2, #36	; 0x24
 8003d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	68da      	ldr	r2, [r3, #12]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d32:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d34:	6878      	ldr	r0, [r7, #4]
 8003d36:	f000 f929 	bl	8003f8c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	691a      	ldr	r2, [r3, #16]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003d48:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	695a      	ldr	r2, [r3, #20]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003d58:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	68da      	ldr	r2, [r3, #12]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d68:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2220      	movs	r2, #32
 8003d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2220      	movs	r2, #32
 8003d7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003d80:	2300      	movs	r3, #0
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3708      	adds	r7, #8
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}

08003d8a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d8a:	b580      	push	{r7, lr}
 8003d8c:	b08a      	sub	sp, #40	; 0x28
 8003d8e:	af02      	add	r7, sp, #8
 8003d90:	60f8      	str	r0, [r7, #12]
 8003d92:	60b9      	str	r1, [r7, #8]
 8003d94:	603b      	str	r3, [r7, #0]
 8003d96:	4613      	mov	r3, r2
 8003d98:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	2b20      	cmp	r3, #32
 8003da8:	d17c      	bne.n	8003ea4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d002      	beq.n	8003db6 <HAL_UART_Transmit+0x2c>
 8003db0:	88fb      	ldrh	r3, [r7, #6]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d101      	bne.n	8003dba <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	e075      	b.n	8003ea6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d101      	bne.n	8003dc8 <HAL_UART_Transmit+0x3e>
 8003dc4:	2302      	movs	r3, #2
 8003dc6:	e06e      	b.n	8003ea6 <HAL_UART_Transmit+0x11c>
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2201      	movs	r2, #1
 8003dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	2221      	movs	r2, #33	; 0x21
 8003dda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003dde:	f7fd fa87 	bl	80012f0 <HAL_GetTick>
 8003de2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	88fa      	ldrh	r2, [r7, #6]
 8003de8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	88fa      	ldrh	r2, [r7, #6]
 8003dee:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003df8:	d108      	bne.n	8003e0c <HAL_UART_Transmit+0x82>
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	691b      	ldr	r3, [r3, #16]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d104      	bne.n	8003e0c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003e02:	2300      	movs	r3, #0
 8003e04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	61bb      	str	r3, [r7, #24]
 8003e0a:	e003      	b.n	8003e14 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e10:	2300      	movs	r3, #0
 8003e12:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2200      	movs	r2, #0
 8003e18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003e1c:	e02a      	b.n	8003e74 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	9300      	str	r3, [sp, #0]
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	2200      	movs	r2, #0
 8003e26:	2180      	movs	r1, #128	; 0x80
 8003e28:	68f8      	ldr	r0, [r7, #12]
 8003e2a:	f000 f840 	bl	8003eae <UART_WaitOnFlagUntilTimeout>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d001      	beq.n	8003e38 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003e34:	2303      	movs	r3, #3
 8003e36:	e036      	b.n	8003ea6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003e38:	69fb      	ldr	r3, [r7, #28]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d10b      	bne.n	8003e56 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e3e:	69bb      	ldr	r3, [r7, #24]
 8003e40:	881b      	ldrh	r3, [r3, #0]
 8003e42:	461a      	mov	r2, r3
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e4c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003e4e:	69bb      	ldr	r3, [r7, #24]
 8003e50:	3302      	adds	r3, #2
 8003e52:	61bb      	str	r3, [r7, #24]
 8003e54:	e007      	b.n	8003e66 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e56:	69fb      	ldr	r3, [r7, #28]
 8003e58:	781a      	ldrb	r2, [r3, #0]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003e60:	69fb      	ldr	r3, [r7, #28]
 8003e62:	3301      	adds	r3, #1
 8003e64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	3b01      	subs	r3, #1
 8003e6e:	b29a      	uxth	r2, r3
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003e78:	b29b      	uxth	r3, r3
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d1cf      	bne.n	8003e1e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	9300      	str	r3, [sp, #0]
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	2200      	movs	r2, #0
 8003e86:	2140      	movs	r1, #64	; 0x40
 8003e88:	68f8      	ldr	r0, [r7, #12]
 8003e8a:	f000 f810 	bl	8003eae <UART_WaitOnFlagUntilTimeout>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d001      	beq.n	8003e98 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003e94:	2303      	movs	r3, #3
 8003e96:	e006      	b.n	8003ea6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2220      	movs	r2, #32
 8003e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	e000      	b.n	8003ea6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003ea4:	2302      	movs	r3, #2
  }
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3720      	adds	r7, #32
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}

08003eae <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003eae:	b580      	push	{r7, lr}
 8003eb0:	b090      	sub	sp, #64	; 0x40
 8003eb2:	af00      	add	r7, sp, #0
 8003eb4:	60f8      	str	r0, [r7, #12]
 8003eb6:	60b9      	str	r1, [r7, #8]
 8003eb8:	603b      	str	r3, [r7, #0]
 8003eba:	4613      	mov	r3, r2
 8003ebc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ebe:	e050      	b.n	8003f62 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ec0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ec2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ec6:	d04c      	beq.n	8003f62 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003ec8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d007      	beq.n	8003ede <UART_WaitOnFlagUntilTimeout+0x30>
 8003ece:	f7fd fa0f 	bl	80012f0 <HAL_GetTick>
 8003ed2:	4602      	mov	r2, r0
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	1ad3      	subs	r3, r2, r3
 8003ed8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003eda:	429a      	cmp	r2, r3
 8003edc:	d241      	bcs.n	8003f62 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	330c      	adds	r3, #12
 8003ee4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ee8:	e853 3f00 	ldrex	r3, [r3]
 8003eec:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003ef4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	330c      	adds	r3, #12
 8003efc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003efe:	637a      	str	r2, [r7, #52]	; 0x34
 8003f00:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f02:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003f04:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003f06:	e841 2300 	strex	r3, r2, [r1]
 8003f0a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003f0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d1e5      	bne.n	8003ede <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	3314      	adds	r3, #20
 8003f18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	e853 3f00 	ldrex	r3, [r3]
 8003f20:	613b      	str	r3, [r7, #16]
   return(result);
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	f023 0301 	bic.w	r3, r3, #1
 8003f28:	63bb      	str	r3, [r7, #56]	; 0x38
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	3314      	adds	r3, #20
 8003f30:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003f32:	623a      	str	r2, [r7, #32]
 8003f34:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f36:	69f9      	ldr	r1, [r7, #28]
 8003f38:	6a3a      	ldr	r2, [r7, #32]
 8003f3a:	e841 2300 	strex	r3, r2, [r1]
 8003f3e:	61bb      	str	r3, [r7, #24]
   return(result);
 8003f40:	69bb      	ldr	r3, [r7, #24]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d1e5      	bne.n	8003f12 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2220      	movs	r2, #32
 8003f4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2220      	movs	r2, #32
 8003f52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003f5e:	2303      	movs	r3, #3
 8003f60:	e00f      	b.n	8003f82 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	4013      	ands	r3, r2
 8003f6c:	68ba      	ldr	r2, [r7, #8]
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	bf0c      	ite	eq
 8003f72:	2301      	moveq	r3, #1
 8003f74:	2300      	movne	r3, #0
 8003f76:	b2db      	uxtb	r3, r3
 8003f78:	461a      	mov	r2, r3
 8003f7a:	79fb      	ldrb	r3, [r7, #7]
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d09f      	beq.n	8003ec0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003f80:	2300      	movs	r3, #0
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3740      	adds	r7, #64	; 0x40
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
	...

08003f8c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f90:	b09f      	sub	sp, #124	; 0x7c
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	691b      	ldr	r3, [r3, #16]
 8003f9c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003fa0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fa2:	68d9      	ldr	r1, [r3, #12]
 8003fa4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	ea40 0301 	orr.w	r3, r0, r1
 8003fac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003fae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fb0:	689a      	ldr	r2, [r3, #8]
 8003fb2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fb4:	691b      	ldr	r3, [r3, #16]
 8003fb6:	431a      	orrs	r2, r3
 8003fb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fba:	695b      	ldr	r3, [r3, #20]
 8003fbc:	431a      	orrs	r2, r3
 8003fbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fc0:	69db      	ldr	r3, [r3, #28]
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8003fc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	68db      	ldr	r3, [r3, #12]
 8003fcc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003fd0:	f021 010c 	bic.w	r1, r1, #12
 8003fd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003fda:	430b      	orrs	r3, r1
 8003fdc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003fde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	695b      	ldr	r3, [r3, #20]
 8003fe4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003fe8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fea:	6999      	ldr	r1, [r3, #24]
 8003fec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	ea40 0301 	orr.w	r3, r0, r1
 8003ff4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003ff6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	4bc5      	ldr	r3, [pc, #788]	; (8004310 <UART_SetConfig+0x384>)
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d004      	beq.n	800400a <UART_SetConfig+0x7e>
 8004000:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	4bc3      	ldr	r3, [pc, #780]	; (8004314 <UART_SetConfig+0x388>)
 8004006:	429a      	cmp	r2, r3
 8004008:	d103      	bne.n	8004012 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800400a:	f7fd fed7 	bl	8001dbc <HAL_RCC_GetPCLK2Freq>
 800400e:	6778      	str	r0, [r7, #116]	; 0x74
 8004010:	e002      	b.n	8004018 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004012:	f7fd febf 	bl	8001d94 <HAL_RCC_GetPCLK1Freq>
 8004016:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004018:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800401a:	69db      	ldr	r3, [r3, #28]
 800401c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004020:	f040 80b6 	bne.w	8004190 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004024:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004026:	461c      	mov	r4, r3
 8004028:	f04f 0500 	mov.w	r5, #0
 800402c:	4622      	mov	r2, r4
 800402e:	462b      	mov	r3, r5
 8004030:	1891      	adds	r1, r2, r2
 8004032:	6439      	str	r1, [r7, #64]	; 0x40
 8004034:	415b      	adcs	r3, r3
 8004036:	647b      	str	r3, [r7, #68]	; 0x44
 8004038:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800403c:	1912      	adds	r2, r2, r4
 800403e:	eb45 0303 	adc.w	r3, r5, r3
 8004042:	f04f 0000 	mov.w	r0, #0
 8004046:	f04f 0100 	mov.w	r1, #0
 800404a:	00d9      	lsls	r1, r3, #3
 800404c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004050:	00d0      	lsls	r0, r2, #3
 8004052:	4602      	mov	r2, r0
 8004054:	460b      	mov	r3, r1
 8004056:	1911      	adds	r1, r2, r4
 8004058:	6639      	str	r1, [r7, #96]	; 0x60
 800405a:	416b      	adcs	r3, r5
 800405c:	667b      	str	r3, [r7, #100]	; 0x64
 800405e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	461a      	mov	r2, r3
 8004064:	f04f 0300 	mov.w	r3, #0
 8004068:	1891      	adds	r1, r2, r2
 800406a:	63b9      	str	r1, [r7, #56]	; 0x38
 800406c:	415b      	adcs	r3, r3
 800406e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004070:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004074:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8004078:	f7fc f922 	bl	80002c0 <__aeabi_uldivmod>
 800407c:	4602      	mov	r2, r0
 800407e:	460b      	mov	r3, r1
 8004080:	4ba5      	ldr	r3, [pc, #660]	; (8004318 <UART_SetConfig+0x38c>)
 8004082:	fba3 2302 	umull	r2, r3, r3, r2
 8004086:	095b      	lsrs	r3, r3, #5
 8004088:	011e      	lsls	r6, r3, #4
 800408a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800408c:	461c      	mov	r4, r3
 800408e:	f04f 0500 	mov.w	r5, #0
 8004092:	4622      	mov	r2, r4
 8004094:	462b      	mov	r3, r5
 8004096:	1891      	adds	r1, r2, r2
 8004098:	6339      	str	r1, [r7, #48]	; 0x30
 800409a:	415b      	adcs	r3, r3
 800409c:	637b      	str	r3, [r7, #52]	; 0x34
 800409e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80040a2:	1912      	adds	r2, r2, r4
 80040a4:	eb45 0303 	adc.w	r3, r5, r3
 80040a8:	f04f 0000 	mov.w	r0, #0
 80040ac:	f04f 0100 	mov.w	r1, #0
 80040b0:	00d9      	lsls	r1, r3, #3
 80040b2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80040b6:	00d0      	lsls	r0, r2, #3
 80040b8:	4602      	mov	r2, r0
 80040ba:	460b      	mov	r3, r1
 80040bc:	1911      	adds	r1, r2, r4
 80040be:	65b9      	str	r1, [r7, #88]	; 0x58
 80040c0:	416b      	adcs	r3, r5
 80040c2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80040c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	461a      	mov	r2, r3
 80040ca:	f04f 0300 	mov.w	r3, #0
 80040ce:	1891      	adds	r1, r2, r2
 80040d0:	62b9      	str	r1, [r7, #40]	; 0x28
 80040d2:	415b      	adcs	r3, r3
 80040d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80040d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80040da:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80040de:	f7fc f8ef 	bl	80002c0 <__aeabi_uldivmod>
 80040e2:	4602      	mov	r2, r0
 80040e4:	460b      	mov	r3, r1
 80040e6:	4b8c      	ldr	r3, [pc, #560]	; (8004318 <UART_SetConfig+0x38c>)
 80040e8:	fba3 1302 	umull	r1, r3, r3, r2
 80040ec:	095b      	lsrs	r3, r3, #5
 80040ee:	2164      	movs	r1, #100	; 0x64
 80040f0:	fb01 f303 	mul.w	r3, r1, r3
 80040f4:	1ad3      	subs	r3, r2, r3
 80040f6:	00db      	lsls	r3, r3, #3
 80040f8:	3332      	adds	r3, #50	; 0x32
 80040fa:	4a87      	ldr	r2, [pc, #540]	; (8004318 <UART_SetConfig+0x38c>)
 80040fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004100:	095b      	lsrs	r3, r3, #5
 8004102:	005b      	lsls	r3, r3, #1
 8004104:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004108:	441e      	add	r6, r3
 800410a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800410c:	4618      	mov	r0, r3
 800410e:	f04f 0100 	mov.w	r1, #0
 8004112:	4602      	mov	r2, r0
 8004114:	460b      	mov	r3, r1
 8004116:	1894      	adds	r4, r2, r2
 8004118:	623c      	str	r4, [r7, #32]
 800411a:	415b      	adcs	r3, r3
 800411c:	627b      	str	r3, [r7, #36]	; 0x24
 800411e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004122:	1812      	adds	r2, r2, r0
 8004124:	eb41 0303 	adc.w	r3, r1, r3
 8004128:	f04f 0400 	mov.w	r4, #0
 800412c:	f04f 0500 	mov.w	r5, #0
 8004130:	00dd      	lsls	r5, r3, #3
 8004132:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004136:	00d4      	lsls	r4, r2, #3
 8004138:	4622      	mov	r2, r4
 800413a:	462b      	mov	r3, r5
 800413c:	1814      	adds	r4, r2, r0
 800413e:	653c      	str	r4, [r7, #80]	; 0x50
 8004140:	414b      	adcs	r3, r1
 8004142:	657b      	str	r3, [r7, #84]	; 0x54
 8004144:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	461a      	mov	r2, r3
 800414a:	f04f 0300 	mov.w	r3, #0
 800414e:	1891      	adds	r1, r2, r2
 8004150:	61b9      	str	r1, [r7, #24]
 8004152:	415b      	adcs	r3, r3
 8004154:	61fb      	str	r3, [r7, #28]
 8004156:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800415a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800415e:	f7fc f8af 	bl	80002c0 <__aeabi_uldivmod>
 8004162:	4602      	mov	r2, r0
 8004164:	460b      	mov	r3, r1
 8004166:	4b6c      	ldr	r3, [pc, #432]	; (8004318 <UART_SetConfig+0x38c>)
 8004168:	fba3 1302 	umull	r1, r3, r3, r2
 800416c:	095b      	lsrs	r3, r3, #5
 800416e:	2164      	movs	r1, #100	; 0x64
 8004170:	fb01 f303 	mul.w	r3, r1, r3
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	00db      	lsls	r3, r3, #3
 8004178:	3332      	adds	r3, #50	; 0x32
 800417a:	4a67      	ldr	r2, [pc, #412]	; (8004318 <UART_SetConfig+0x38c>)
 800417c:	fba2 2303 	umull	r2, r3, r2, r3
 8004180:	095b      	lsrs	r3, r3, #5
 8004182:	f003 0207 	and.w	r2, r3, #7
 8004186:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4432      	add	r2, r6
 800418c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800418e:	e0b9      	b.n	8004304 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004190:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004192:	461c      	mov	r4, r3
 8004194:	f04f 0500 	mov.w	r5, #0
 8004198:	4622      	mov	r2, r4
 800419a:	462b      	mov	r3, r5
 800419c:	1891      	adds	r1, r2, r2
 800419e:	6139      	str	r1, [r7, #16]
 80041a0:	415b      	adcs	r3, r3
 80041a2:	617b      	str	r3, [r7, #20]
 80041a4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80041a8:	1912      	adds	r2, r2, r4
 80041aa:	eb45 0303 	adc.w	r3, r5, r3
 80041ae:	f04f 0000 	mov.w	r0, #0
 80041b2:	f04f 0100 	mov.w	r1, #0
 80041b6:	00d9      	lsls	r1, r3, #3
 80041b8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80041bc:	00d0      	lsls	r0, r2, #3
 80041be:	4602      	mov	r2, r0
 80041c0:	460b      	mov	r3, r1
 80041c2:	eb12 0804 	adds.w	r8, r2, r4
 80041c6:	eb43 0905 	adc.w	r9, r3, r5
 80041ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	4618      	mov	r0, r3
 80041d0:	f04f 0100 	mov.w	r1, #0
 80041d4:	f04f 0200 	mov.w	r2, #0
 80041d8:	f04f 0300 	mov.w	r3, #0
 80041dc:	008b      	lsls	r3, r1, #2
 80041de:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80041e2:	0082      	lsls	r2, r0, #2
 80041e4:	4640      	mov	r0, r8
 80041e6:	4649      	mov	r1, r9
 80041e8:	f7fc f86a 	bl	80002c0 <__aeabi_uldivmod>
 80041ec:	4602      	mov	r2, r0
 80041ee:	460b      	mov	r3, r1
 80041f0:	4b49      	ldr	r3, [pc, #292]	; (8004318 <UART_SetConfig+0x38c>)
 80041f2:	fba3 2302 	umull	r2, r3, r3, r2
 80041f6:	095b      	lsrs	r3, r3, #5
 80041f8:	011e      	lsls	r6, r3, #4
 80041fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041fc:	4618      	mov	r0, r3
 80041fe:	f04f 0100 	mov.w	r1, #0
 8004202:	4602      	mov	r2, r0
 8004204:	460b      	mov	r3, r1
 8004206:	1894      	adds	r4, r2, r2
 8004208:	60bc      	str	r4, [r7, #8]
 800420a:	415b      	adcs	r3, r3
 800420c:	60fb      	str	r3, [r7, #12]
 800420e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004212:	1812      	adds	r2, r2, r0
 8004214:	eb41 0303 	adc.w	r3, r1, r3
 8004218:	f04f 0400 	mov.w	r4, #0
 800421c:	f04f 0500 	mov.w	r5, #0
 8004220:	00dd      	lsls	r5, r3, #3
 8004222:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004226:	00d4      	lsls	r4, r2, #3
 8004228:	4622      	mov	r2, r4
 800422a:	462b      	mov	r3, r5
 800422c:	1814      	adds	r4, r2, r0
 800422e:	64bc      	str	r4, [r7, #72]	; 0x48
 8004230:	414b      	adcs	r3, r1
 8004232:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004234:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	4618      	mov	r0, r3
 800423a:	f04f 0100 	mov.w	r1, #0
 800423e:	f04f 0200 	mov.w	r2, #0
 8004242:	f04f 0300 	mov.w	r3, #0
 8004246:	008b      	lsls	r3, r1, #2
 8004248:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800424c:	0082      	lsls	r2, r0, #2
 800424e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004252:	f7fc f835 	bl	80002c0 <__aeabi_uldivmod>
 8004256:	4602      	mov	r2, r0
 8004258:	460b      	mov	r3, r1
 800425a:	4b2f      	ldr	r3, [pc, #188]	; (8004318 <UART_SetConfig+0x38c>)
 800425c:	fba3 1302 	umull	r1, r3, r3, r2
 8004260:	095b      	lsrs	r3, r3, #5
 8004262:	2164      	movs	r1, #100	; 0x64
 8004264:	fb01 f303 	mul.w	r3, r1, r3
 8004268:	1ad3      	subs	r3, r2, r3
 800426a:	011b      	lsls	r3, r3, #4
 800426c:	3332      	adds	r3, #50	; 0x32
 800426e:	4a2a      	ldr	r2, [pc, #168]	; (8004318 <UART_SetConfig+0x38c>)
 8004270:	fba2 2303 	umull	r2, r3, r2, r3
 8004274:	095b      	lsrs	r3, r3, #5
 8004276:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800427a:	441e      	add	r6, r3
 800427c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800427e:	4618      	mov	r0, r3
 8004280:	f04f 0100 	mov.w	r1, #0
 8004284:	4602      	mov	r2, r0
 8004286:	460b      	mov	r3, r1
 8004288:	1894      	adds	r4, r2, r2
 800428a:	603c      	str	r4, [r7, #0]
 800428c:	415b      	adcs	r3, r3
 800428e:	607b      	str	r3, [r7, #4]
 8004290:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004294:	1812      	adds	r2, r2, r0
 8004296:	eb41 0303 	adc.w	r3, r1, r3
 800429a:	f04f 0400 	mov.w	r4, #0
 800429e:	f04f 0500 	mov.w	r5, #0
 80042a2:	00dd      	lsls	r5, r3, #3
 80042a4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80042a8:	00d4      	lsls	r4, r2, #3
 80042aa:	4622      	mov	r2, r4
 80042ac:	462b      	mov	r3, r5
 80042ae:	eb12 0a00 	adds.w	sl, r2, r0
 80042b2:	eb43 0b01 	adc.w	fp, r3, r1
 80042b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	4618      	mov	r0, r3
 80042bc:	f04f 0100 	mov.w	r1, #0
 80042c0:	f04f 0200 	mov.w	r2, #0
 80042c4:	f04f 0300 	mov.w	r3, #0
 80042c8:	008b      	lsls	r3, r1, #2
 80042ca:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80042ce:	0082      	lsls	r2, r0, #2
 80042d0:	4650      	mov	r0, sl
 80042d2:	4659      	mov	r1, fp
 80042d4:	f7fb fff4 	bl	80002c0 <__aeabi_uldivmod>
 80042d8:	4602      	mov	r2, r0
 80042da:	460b      	mov	r3, r1
 80042dc:	4b0e      	ldr	r3, [pc, #56]	; (8004318 <UART_SetConfig+0x38c>)
 80042de:	fba3 1302 	umull	r1, r3, r3, r2
 80042e2:	095b      	lsrs	r3, r3, #5
 80042e4:	2164      	movs	r1, #100	; 0x64
 80042e6:	fb01 f303 	mul.w	r3, r1, r3
 80042ea:	1ad3      	subs	r3, r2, r3
 80042ec:	011b      	lsls	r3, r3, #4
 80042ee:	3332      	adds	r3, #50	; 0x32
 80042f0:	4a09      	ldr	r2, [pc, #36]	; (8004318 <UART_SetConfig+0x38c>)
 80042f2:	fba2 2303 	umull	r2, r3, r2, r3
 80042f6:	095b      	lsrs	r3, r3, #5
 80042f8:	f003 020f 	and.w	r2, r3, #15
 80042fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4432      	add	r2, r6
 8004302:	609a      	str	r2, [r3, #8]
}
 8004304:	bf00      	nop
 8004306:	377c      	adds	r7, #124	; 0x7c
 8004308:	46bd      	mov	sp, r7
 800430a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800430e:	bf00      	nop
 8004310:	40011000 	.word	0x40011000
 8004314:	40011400 	.word	0x40011400
 8004318:	51eb851f 	.word	0x51eb851f

0800431c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800431c:	b084      	sub	sp, #16
 800431e:	b580      	push	{r7, lr}
 8004320:	b084      	sub	sp, #16
 8004322:	af00      	add	r7, sp, #0
 8004324:	6078      	str	r0, [r7, #4]
 8004326:	f107 001c 	add.w	r0, r7, #28
 800432a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800432e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004330:	2b01      	cmp	r3, #1
 8004332:	d122      	bne.n	800437a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004338:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8004348:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	68db      	ldr	r3, [r3, #12]
 8004354:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800435c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800435e:	2b01      	cmp	r3, #1
 8004360:	d105      	bne.n	800436e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	68db      	ldr	r3, [r3, #12]
 8004366:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800436e:	6878      	ldr	r0, [r7, #4]
 8004370:	f000 fa7c 	bl	800486c <USB_CoreReset>
 8004374:	4603      	mov	r3, r0
 8004376:	73fb      	strb	r3, [r7, #15]
 8004378:	e01a      	b.n	80043b0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	68db      	ldr	r3, [r3, #12]
 800437e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004386:	6878      	ldr	r0, [r7, #4]
 8004388:	f000 fa70 	bl	800486c <USB_CoreReset>
 800438c:	4603      	mov	r3, r0
 800438e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004390:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004392:	2b00      	cmp	r3, #0
 8004394:	d106      	bne.n	80043a4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800439a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	639a      	str	r2, [r3, #56]	; 0x38
 80043a2:	e005      	b.n	80043b0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043a8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80043b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043b2:	2b01      	cmp	r3, #1
 80043b4:	d10b      	bne.n	80043ce <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	f043 0206 	orr.w	r2, r3, #6
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	689b      	ldr	r3, [r3, #8]
 80043c6:	f043 0220 	orr.w	r2, r3, #32
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80043ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	3710      	adds	r7, #16
 80043d4:	46bd      	mov	sp, r7
 80043d6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80043da:	b004      	add	sp, #16
 80043dc:	4770      	bx	lr

080043de <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80043de:	b480      	push	{r7}
 80043e0:	b083      	sub	sp, #12
 80043e2:	af00      	add	r7, sp, #0
 80043e4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	f023 0201 	bic.w	r2, r3, #1
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80043f2:	2300      	movs	r3, #0
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	370c      	adds	r7, #12
 80043f8:	46bd      	mov	sp, r7
 80043fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fe:	4770      	bx	lr

08004400 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b084      	sub	sp, #16
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	460b      	mov	r3, r1
 800440a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800440c:	2300      	movs	r3, #0
 800440e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	68db      	ldr	r3, [r3, #12]
 8004414:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800441c:	78fb      	ldrb	r3, [r7, #3]
 800441e:	2b01      	cmp	r3, #1
 8004420:	d115      	bne.n	800444e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	68db      	ldr	r3, [r3, #12]
 8004426:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800442e:	2001      	movs	r0, #1
 8004430:	f7fc ff6a 	bl	8001308 <HAL_Delay>
      ms++;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	3301      	adds	r3, #1
 8004438:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f000 fa08 	bl	8004850 <USB_GetMode>
 8004440:	4603      	mov	r3, r0
 8004442:	2b01      	cmp	r3, #1
 8004444:	d01e      	beq.n	8004484 <USB_SetCurrentMode+0x84>
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2b31      	cmp	r3, #49	; 0x31
 800444a:	d9f0      	bls.n	800442e <USB_SetCurrentMode+0x2e>
 800444c:	e01a      	b.n	8004484 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800444e:	78fb      	ldrb	r3, [r7, #3]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d115      	bne.n	8004480 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004460:	2001      	movs	r0, #1
 8004462:	f7fc ff51 	bl	8001308 <HAL_Delay>
      ms++;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	3301      	adds	r3, #1
 800446a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f000 f9ef 	bl	8004850 <USB_GetMode>
 8004472:	4603      	mov	r3, r0
 8004474:	2b00      	cmp	r3, #0
 8004476:	d005      	beq.n	8004484 <USB_SetCurrentMode+0x84>
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2b31      	cmp	r3, #49	; 0x31
 800447c:	d9f0      	bls.n	8004460 <USB_SetCurrentMode+0x60>
 800447e:	e001      	b.n	8004484 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004480:	2301      	movs	r3, #1
 8004482:	e005      	b.n	8004490 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2b32      	cmp	r3, #50	; 0x32
 8004488:	d101      	bne.n	800448e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	e000      	b.n	8004490 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800448e:	2300      	movs	r3, #0
}
 8004490:	4618      	mov	r0, r3
 8004492:	3710      	adds	r7, #16
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}

08004498 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004498:	b084      	sub	sp, #16
 800449a:	b580      	push	{r7, lr}
 800449c:	b086      	sub	sp, #24
 800449e:	af00      	add	r7, sp, #0
 80044a0:	6078      	str	r0, [r7, #4]
 80044a2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80044a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80044aa:	2300      	movs	r3, #0
 80044ac:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80044b2:	2300      	movs	r3, #0
 80044b4:	613b      	str	r3, [r7, #16]
 80044b6:	e009      	b.n	80044cc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80044b8:	687a      	ldr	r2, [r7, #4]
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	3340      	adds	r3, #64	; 0x40
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	4413      	add	r3, r2
 80044c2:	2200      	movs	r2, #0
 80044c4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	3301      	adds	r3, #1
 80044ca:	613b      	str	r3, [r7, #16]
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	2b0e      	cmp	r3, #14
 80044d0:	d9f2      	bls.n	80044b8 <USB_DevInit+0x20>
  }

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80044d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d11c      	bne.n	8004512 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	68fa      	ldr	r2, [r7, #12]
 80044e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80044e6:	f043 0302 	orr.w	r3, r3, #2
 80044ea:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044f0:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	601a      	str	r2, [r3, #0]
 8004510:	e005      	b.n	800451e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004516:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004524:	461a      	mov	r2, r3
 8004526:	2300      	movs	r3, #0
 8004528:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004530:	4619      	mov	r1, r3
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004538:	461a      	mov	r2, r3
 800453a:	680b      	ldr	r3, [r1, #0]
 800453c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800453e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004540:	2b01      	cmp	r3, #1
 8004542:	d10c      	bne.n	800455e <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004544:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004546:	2b00      	cmp	r3, #0
 8004548:	d104      	bne.n	8004554 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800454a:	2100      	movs	r1, #0
 800454c:	6878      	ldr	r0, [r7, #4]
 800454e:	f000 f945 	bl	80047dc <USB_SetDevSpeed>
 8004552:	e008      	b.n	8004566 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004554:	2101      	movs	r1, #1
 8004556:	6878      	ldr	r0, [r7, #4]
 8004558:	f000 f940 	bl	80047dc <USB_SetDevSpeed>
 800455c:	e003      	b.n	8004566 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800455e:	2103      	movs	r1, #3
 8004560:	6878      	ldr	r0, [r7, #4]
 8004562:	f000 f93b 	bl	80047dc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004566:	2110      	movs	r1, #16
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	f000 f8f3 	bl	8004754 <USB_FlushTxFifo>
 800456e:	4603      	mov	r3, r0
 8004570:	2b00      	cmp	r3, #0
 8004572:	d001      	beq.n	8004578 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f000 f90f 	bl	800479c <USB_FlushRxFifo>
 800457e:	4603      	mov	r3, r0
 8004580:	2b00      	cmp	r3, #0
 8004582:	d001      	beq.n	8004588 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800458e:	461a      	mov	r2, r3
 8004590:	2300      	movs	r3, #0
 8004592:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800459a:	461a      	mov	r2, r3
 800459c:	2300      	movs	r3, #0
 800459e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045a6:	461a      	mov	r2, r3
 80045a8:	2300      	movs	r3, #0
 80045aa:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80045ac:	2300      	movs	r3, #0
 80045ae:	613b      	str	r3, [r7, #16]
 80045b0:	e043      	b.n	800463a <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	015a      	lsls	r2, r3, #5
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	4413      	add	r3, r2
 80045ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80045c4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80045c8:	d118      	bne.n	80045fc <USB_DevInit+0x164>
    {
      if (i == 0U)
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d10a      	bne.n	80045e6 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	015a      	lsls	r2, r3, #5
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	4413      	add	r3, r2
 80045d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045dc:	461a      	mov	r2, r3
 80045de:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80045e2:	6013      	str	r3, [r2, #0]
 80045e4:	e013      	b.n	800460e <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	015a      	lsls	r2, r3, #5
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	4413      	add	r3, r2
 80045ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045f2:	461a      	mov	r2, r3
 80045f4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80045f8:	6013      	str	r3, [r2, #0]
 80045fa:	e008      	b.n	800460e <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	015a      	lsls	r2, r3, #5
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	4413      	add	r3, r2
 8004604:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004608:	461a      	mov	r2, r3
 800460a:	2300      	movs	r3, #0
 800460c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	015a      	lsls	r2, r3, #5
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	4413      	add	r3, r2
 8004616:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800461a:	461a      	mov	r2, r3
 800461c:	2300      	movs	r3, #0
 800461e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	015a      	lsls	r2, r3, #5
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	4413      	add	r3, r2
 8004628:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800462c:	461a      	mov	r2, r3
 800462e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004632:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	3301      	adds	r3, #1
 8004638:	613b      	str	r3, [r7, #16]
 800463a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800463c:	693a      	ldr	r2, [r7, #16]
 800463e:	429a      	cmp	r2, r3
 8004640:	d3b7      	bcc.n	80045b2 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004642:	2300      	movs	r3, #0
 8004644:	613b      	str	r3, [r7, #16]
 8004646:	e043      	b.n	80046d0 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	015a      	lsls	r2, r3, #5
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	4413      	add	r3, r2
 8004650:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800465a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800465e:	d118      	bne.n	8004692 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d10a      	bne.n	800467c <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	015a      	lsls	r2, r3, #5
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	4413      	add	r3, r2
 800466e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004672:	461a      	mov	r2, r3
 8004674:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004678:	6013      	str	r3, [r2, #0]
 800467a:	e013      	b.n	80046a4 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800467c:	693b      	ldr	r3, [r7, #16]
 800467e:	015a      	lsls	r2, r3, #5
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	4413      	add	r3, r2
 8004684:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004688:	461a      	mov	r2, r3
 800468a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800468e:	6013      	str	r3, [r2, #0]
 8004690:	e008      	b.n	80046a4 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	015a      	lsls	r2, r3, #5
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	4413      	add	r3, r2
 800469a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800469e:	461a      	mov	r2, r3
 80046a0:	2300      	movs	r3, #0
 80046a2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	015a      	lsls	r2, r3, #5
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	4413      	add	r3, r2
 80046ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046b0:	461a      	mov	r2, r3
 80046b2:	2300      	movs	r3, #0
 80046b4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	015a      	lsls	r2, r3, #5
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	4413      	add	r3, r2
 80046be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046c2:	461a      	mov	r2, r3
 80046c4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80046c8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	3301      	adds	r3, #1
 80046ce:	613b      	str	r3, [r7, #16]
 80046d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046d2:	693a      	ldr	r2, [r7, #16]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d3b7      	bcc.n	8004648 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046de:	691b      	ldr	r3, [r3, #16]
 80046e0:	68fa      	ldr	r2, [r7, #12]
 80046e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80046e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80046ea:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2200      	movs	r2, #0
 80046f0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80046f8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80046fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d105      	bne.n	800470c <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	699b      	ldr	r3, [r3, #24]
 8004704:	f043 0210 	orr.w	r2, r3, #16
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	699a      	ldr	r2, [r3, #24]
 8004710:	4b0f      	ldr	r3, [pc, #60]	; (8004750 <USB_DevInit+0x2b8>)
 8004712:	4313      	orrs	r3, r2
 8004714:	687a      	ldr	r2, [r7, #4]
 8004716:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004718:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800471a:	2b00      	cmp	r3, #0
 800471c:	d005      	beq.n	800472a <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	699b      	ldr	r3, [r3, #24]
 8004722:	f043 0208 	orr.w	r2, r3, #8
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800472a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800472c:	2b01      	cmp	r3, #1
 800472e:	d107      	bne.n	8004740 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	699b      	ldr	r3, [r3, #24]
 8004734:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004738:	f043 0304 	orr.w	r3, r3, #4
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004740:	7dfb      	ldrb	r3, [r7, #23]
}
 8004742:	4618      	mov	r0, r3
 8004744:	3718      	adds	r7, #24
 8004746:	46bd      	mov	sp, r7
 8004748:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800474c:	b004      	add	sp, #16
 800474e:	4770      	bx	lr
 8004750:	803c3800 	.word	0x803c3800

08004754 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004754:	b480      	push	{r7}
 8004756:	b085      	sub	sp, #20
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
 800475c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800475e:	2300      	movs	r3, #0
 8004760:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	019b      	lsls	r3, r3, #6
 8004766:	f043 0220 	orr.w	r2, r3, #32
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	3301      	adds	r3, #1
 8004772:	60fb      	str	r3, [r7, #12]
 8004774:	4a08      	ldr	r2, [pc, #32]	; (8004798 <USB_FlushTxFifo+0x44>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d901      	bls.n	800477e <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 800477a:	2303      	movs	r3, #3
 800477c:	e006      	b.n	800478c <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	691b      	ldr	r3, [r3, #16]
 8004782:	f003 0320 	and.w	r3, r3, #32
 8004786:	2b20      	cmp	r3, #32
 8004788:	d0f1      	beq.n	800476e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800478a:	2300      	movs	r3, #0
}
 800478c:	4618      	mov	r0, r3
 800478e:	3714      	adds	r7, #20
 8004790:	46bd      	mov	sp, r7
 8004792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004796:	4770      	bx	lr
 8004798:	00030d40 	.word	0x00030d40

0800479c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800479c:	b480      	push	{r7}
 800479e:	b085      	sub	sp, #20
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80047a4:	2300      	movs	r3, #0
 80047a6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2210      	movs	r2, #16
 80047ac:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	3301      	adds	r3, #1
 80047b2:	60fb      	str	r3, [r7, #12]
 80047b4:	4a08      	ldr	r2, [pc, #32]	; (80047d8 <USB_FlushRxFifo+0x3c>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d901      	bls.n	80047be <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 80047ba:	2303      	movs	r3, #3
 80047bc:	e006      	b.n	80047cc <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	691b      	ldr	r3, [r3, #16]
 80047c2:	f003 0310 	and.w	r3, r3, #16
 80047c6:	2b10      	cmp	r3, #16
 80047c8:	d0f1      	beq.n	80047ae <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80047ca:	2300      	movs	r3, #0
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	3714      	adds	r7, #20
 80047d0:	46bd      	mov	sp, r7
 80047d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d6:	4770      	bx	lr
 80047d8:	00030d40 	.word	0x00030d40

080047dc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80047dc:	b480      	push	{r7}
 80047de:	b085      	sub	sp, #20
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	460b      	mov	r3, r1
 80047e6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	78fb      	ldrb	r3, [r7, #3]
 80047f6:	68f9      	ldr	r1, [r7, #12]
 80047f8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80047fc:	4313      	orrs	r3, r2
 80047fe:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004800:	2300      	movs	r3, #0
}
 8004802:	4618      	mov	r0, r3
 8004804:	3714      	adds	r7, #20
 8004806:	46bd      	mov	sp, r7
 8004808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480c:	4770      	bx	lr

0800480e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800480e:	b480      	push	{r7}
 8004810:	b085      	sub	sp, #20
 8004812:	af00      	add	r7, sp, #0
 8004814:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	68fa      	ldr	r2, [r7, #12]
 8004824:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8004828:	f023 0303 	bic.w	r3, r3, #3
 800482c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	68fa      	ldr	r2, [r7, #12]
 8004838:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800483c:	f043 0302 	orr.w	r3, r3, #2
 8004840:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004842:	2300      	movs	r3, #0
}
 8004844:	4618      	mov	r0, r3
 8004846:	3714      	adds	r7, #20
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr

08004850 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	695b      	ldr	r3, [r3, #20]
 800485c:	f003 0301 	and.w	r3, r3, #1
}
 8004860:	4618      	mov	r0, r3
 8004862:	370c      	adds	r7, #12
 8004864:	46bd      	mov	sp, r7
 8004866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486a:	4770      	bx	lr

0800486c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800486c:	b480      	push	{r7}
 800486e:	b085      	sub	sp, #20
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004874:	2300      	movs	r3, #0
 8004876:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	3301      	adds	r3, #1
 800487c:	60fb      	str	r3, [r7, #12]
 800487e:	4a13      	ldr	r2, [pc, #76]	; (80048cc <USB_CoreReset+0x60>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d901      	bls.n	8004888 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8004884:	2303      	movs	r3, #3
 8004886:	e01a      	b.n	80048be <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	691b      	ldr	r3, [r3, #16]
 800488c:	2b00      	cmp	r3, #0
 800488e:	daf3      	bge.n	8004878 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004890:	2300      	movs	r3, #0
 8004892:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	691b      	ldr	r3, [r3, #16]
 8004898:	f043 0201 	orr.w	r2, r3, #1
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	3301      	adds	r3, #1
 80048a4:	60fb      	str	r3, [r7, #12]
 80048a6:	4a09      	ldr	r2, [pc, #36]	; (80048cc <USB_CoreReset+0x60>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d901      	bls.n	80048b0 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 80048ac:	2303      	movs	r3, #3
 80048ae:	e006      	b.n	80048be <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	691b      	ldr	r3, [r3, #16]
 80048b4:	f003 0301 	and.w	r3, r3, #1
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d0f1      	beq.n	80048a0 <USB_CoreReset+0x34>

  return HAL_OK;
 80048bc:	2300      	movs	r3, #0
}
 80048be:	4618      	mov	r0, r3
 80048c0:	3714      	adds	r7, #20
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr
 80048ca:	bf00      	nop
 80048cc:	00030d40 	.word	0x00030d40

080048d0 <__NVIC_SetPriority>:
{
 80048d0:	b480      	push	{r7}
 80048d2:	b083      	sub	sp, #12
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	4603      	mov	r3, r0
 80048d8:	6039      	str	r1, [r7, #0]
 80048da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80048dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	db0a      	blt.n	80048fa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	b2da      	uxtb	r2, r3
 80048e8:	490c      	ldr	r1, [pc, #48]	; (800491c <__NVIC_SetPriority+0x4c>)
 80048ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048ee:	0112      	lsls	r2, r2, #4
 80048f0:	b2d2      	uxtb	r2, r2
 80048f2:	440b      	add	r3, r1
 80048f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80048f8:	e00a      	b.n	8004910 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	b2da      	uxtb	r2, r3
 80048fe:	4908      	ldr	r1, [pc, #32]	; (8004920 <__NVIC_SetPriority+0x50>)
 8004900:	79fb      	ldrb	r3, [r7, #7]
 8004902:	f003 030f 	and.w	r3, r3, #15
 8004906:	3b04      	subs	r3, #4
 8004908:	0112      	lsls	r2, r2, #4
 800490a:	b2d2      	uxtb	r2, r2
 800490c:	440b      	add	r3, r1
 800490e:	761a      	strb	r2, [r3, #24]
}
 8004910:	bf00      	nop
 8004912:	370c      	adds	r7, #12
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr
 800491c:	e000e100 	.word	0xe000e100
 8004920:	e000ed00 	.word	0xe000ed00

08004924 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004924:	b580      	push	{r7, lr}
 8004926:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004928:	4b05      	ldr	r3, [pc, #20]	; (8004940 <SysTick_Handler+0x1c>)
 800492a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800492c:	f001 ff00 	bl	8006730 <xTaskGetSchedulerState>
 8004930:	4603      	mov	r3, r0
 8004932:	2b01      	cmp	r3, #1
 8004934:	d001      	beq.n	800493a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004936:	f002 fce7 	bl	8007308 <xPortSysTickHandler>
  }
}
 800493a:	bf00      	nop
 800493c:	bd80      	pop	{r7, pc}
 800493e:	bf00      	nop
 8004940:	e000e010 	.word	0xe000e010

08004944 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004944:	b580      	push	{r7, lr}
 8004946:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004948:	2100      	movs	r1, #0
 800494a:	f06f 0004 	mvn.w	r0, #4
 800494e:	f7ff ffbf 	bl	80048d0 <__NVIC_SetPriority>
#endif
}
 8004952:	bf00      	nop
 8004954:	bd80      	pop	{r7, pc}
	...

08004958 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004958:	b480      	push	{r7}
 800495a:	b083      	sub	sp, #12
 800495c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800495e:	f3ef 8305 	mrs	r3, IPSR
 8004962:	603b      	str	r3, [r7, #0]
  return(result);
 8004964:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004966:	2b00      	cmp	r3, #0
 8004968:	d003      	beq.n	8004972 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800496a:	f06f 0305 	mvn.w	r3, #5
 800496e:	607b      	str	r3, [r7, #4]
 8004970:	e00c      	b.n	800498c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004972:	4b0a      	ldr	r3, [pc, #40]	; (800499c <osKernelInitialize+0x44>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d105      	bne.n	8004986 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800497a:	4b08      	ldr	r3, [pc, #32]	; (800499c <osKernelInitialize+0x44>)
 800497c:	2201      	movs	r2, #1
 800497e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004980:	2300      	movs	r3, #0
 8004982:	607b      	str	r3, [r7, #4]
 8004984:	e002      	b.n	800498c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004986:	f04f 33ff 	mov.w	r3, #4294967295
 800498a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800498c:	687b      	ldr	r3, [r7, #4]
}
 800498e:	4618      	mov	r0, r3
 8004990:	370c      	adds	r7, #12
 8004992:	46bd      	mov	sp, r7
 8004994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004998:	4770      	bx	lr
 800499a:	bf00      	nop
 800499c:	20000098 	.word	0x20000098

080049a0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b082      	sub	sp, #8
 80049a4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80049a6:	f3ef 8305 	mrs	r3, IPSR
 80049aa:	603b      	str	r3, [r7, #0]
  return(result);
 80049ac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d003      	beq.n	80049ba <osKernelStart+0x1a>
    stat = osErrorISR;
 80049b2:	f06f 0305 	mvn.w	r3, #5
 80049b6:	607b      	str	r3, [r7, #4]
 80049b8:	e010      	b.n	80049dc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80049ba:	4b0b      	ldr	r3, [pc, #44]	; (80049e8 <osKernelStart+0x48>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	2b01      	cmp	r3, #1
 80049c0:	d109      	bne.n	80049d6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80049c2:	f7ff ffbf 	bl	8004944 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80049c6:	4b08      	ldr	r3, [pc, #32]	; (80049e8 <osKernelStart+0x48>)
 80049c8:	2202      	movs	r2, #2
 80049ca:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80049cc:	f001 f98c 	bl	8005ce8 <vTaskStartScheduler>
      stat = osOK;
 80049d0:	2300      	movs	r3, #0
 80049d2:	607b      	str	r3, [r7, #4]
 80049d4:	e002      	b.n	80049dc <osKernelStart+0x3c>
    } else {
      stat = osError;
 80049d6:	f04f 33ff 	mov.w	r3, #4294967295
 80049da:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80049dc:	687b      	ldr	r3, [r7, #4]
}
 80049de:	4618      	mov	r0, r3
 80049e0:	3708      	adds	r7, #8
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}
 80049e6:	bf00      	nop
 80049e8:	20000098 	.word	0x20000098

080049ec <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b08e      	sub	sp, #56	; 0x38
 80049f0:	af04      	add	r7, sp, #16
 80049f2:	60f8      	str	r0, [r7, #12]
 80049f4:	60b9      	str	r1, [r7, #8]
 80049f6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80049f8:	2300      	movs	r3, #0
 80049fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80049fc:	f3ef 8305 	mrs	r3, IPSR
 8004a00:	617b      	str	r3, [r7, #20]
  return(result);
 8004a02:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d17e      	bne.n	8004b06 <osThreadNew+0x11a>
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d07b      	beq.n	8004b06 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004a0e:	2380      	movs	r3, #128	; 0x80
 8004a10:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004a12:	2318      	movs	r3, #24
 8004a14:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004a16:	2300      	movs	r3, #0
 8004a18:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8004a1a:	f04f 33ff 	mov.w	r3, #4294967295
 8004a1e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d045      	beq.n	8004ab2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d002      	beq.n	8004a34 <osThreadNew+0x48>
        name = attr->name;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	699b      	ldr	r3, [r3, #24]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d002      	beq.n	8004a42 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	699b      	ldr	r3, [r3, #24]
 8004a40:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004a42:	69fb      	ldr	r3, [r7, #28]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d008      	beq.n	8004a5a <osThreadNew+0x6e>
 8004a48:	69fb      	ldr	r3, [r7, #28]
 8004a4a:	2b38      	cmp	r3, #56	; 0x38
 8004a4c:	d805      	bhi.n	8004a5a <osThreadNew+0x6e>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	f003 0301 	and.w	r3, r3, #1
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d001      	beq.n	8004a5e <osThreadNew+0x72>
        return (NULL);
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	e054      	b.n	8004b08 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	695b      	ldr	r3, [r3, #20]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d003      	beq.n	8004a6e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	695b      	ldr	r3, [r3, #20]
 8004a6a:	089b      	lsrs	r3, r3, #2
 8004a6c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d00e      	beq.n	8004a94 <osThreadNew+0xa8>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	68db      	ldr	r3, [r3, #12]
 8004a7a:	2bbb      	cmp	r3, #187	; 0xbb
 8004a7c:	d90a      	bls.n	8004a94 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d006      	beq.n	8004a94 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	695b      	ldr	r3, [r3, #20]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d002      	beq.n	8004a94 <osThreadNew+0xa8>
        mem = 1;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	61bb      	str	r3, [r7, #24]
 8004a92:	e010      	b.n	8004ab6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d10c      	bne.n	8004ab6 <osThreadNew+0xca>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	68db      	ldr	r3, [r3, #12]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d108      	bne.n	8004ab6 <osThreadNew+0xca>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	691b      	ldr	r3, [r3, #16]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d104      	bne.n	8004ab6 <osThreadNew+0xca>
          mem = 0;
 8004aac:	2300      	movs	r3, #0
 8004aae:	61bb      	str	r3, [r7, #24]
 8004ab0:	e001      	b.n	8004ab6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004ab6:	69bb      	ldr	r3, [r7, #24]
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	d110      	bne.n	8004ade <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004ac0:	687a      	ldr	r2, [r7, #4]
 8004ac2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004ac4:	9202      	str	r2, [sp, #8]
 8004ac6:	9301      	str	r3, [sp, #4]
 8004ac8:	69fb      	ldr	r3, [r7, #28]
 8004aca:	9300      	str	r3, [sp, #0]
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	6a3a      	ldr	r2, [r7, #32]
 8004ad0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004ad2:	68f8      	ldr	r0, [r7, #12]
 8004ad4:	f000 fe44 	bl	8005760 <xTaskCreateStatic>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	613b      	str	r3, [r7, #16]
 8004adc:	e013      	b.n	8004b06 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004ade:	69bb      	ldr	r3, [r7, #24]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d110      	bne.n	8004b06 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004ae4:	6a3b      	ldr	r3, [r7, #32]
 8004ae6:	b29a      	uxth	r2, r3
 8004ae8:	f107 0310 	add.w	r3, r7, #16
 8004aec:	9301      	str	r3, [sp, #4]
 8004aee:	69fb      	ldr	r3, [r7, #28]
 8004af0:	9300      	str	r3, [sp, #0]
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004af6:	68f8      	ldr	r0, [r7, #12]
 8004af8:	f000 fe8f 	bl	800581a <xTaskCreate>
 8004afc:	4603      	mov	r3, r0
 8004afe:	2b01      	cmp	r3, #1
 8004b00:	d001      	beq.n	8004b06 <osThreadNew+0x11a>
            hTask = NULL;
 8004b02:	2300      	movs	r3, #0
 8004b04:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004b06:	693b      	ldr	r3, [r7, #16]
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	3728      	adds	r7, #40	; 0x28
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}

08004b10 <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b082      	sub	sp, #8
 8004b14:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 8004b16:	f001 fdfb 	bl	8006710 <xTaskGetCurrentTaskHandle>
 8004b1a:	6078      	str	r0, [r7, #4]

  return (id);
 8004b1c:	687b      	ldr	r3, [r7, #4]
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3708      	adds	r7, #8
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}

08004b26 <osThreadTerminate>:
  vTaskDelete (NULL);
#endif
  for (;;);
}

osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 8004b26:	b580      	push	{r7, lr}
 8004b28:	b086      	sub	sp, #24
 8004b2a:	af00      	add	r7, sp, #0
 8004b2c:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b32:	f3ef 8305 	mrs	r3, IPSR
 8004b36:	60bb      	str	r3, [r7, #8]
  return(result);
 8004b38:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  eTaskState tstate;

  if (IS_IRQ()) {
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d003      	beq.n	8004b46 <osThreadTerminate+0x20>
    stat = osErrorISR;
 8004b3e:	f06f 0305 	mvn.w	r3, #5
 8004b42:	617b      	str	r3, [r7, #20]
 8004b44:	e017      	b.n	8004b76 <osThreadTerminate+0x50>
  }
  else if (hTask == NULL) {
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d103      	bne.n	8004b54 <osThreadTerminate+0x2e>
    stat = osErrorParameter;
 8004b4c:	f06f 0303 	mvn.w	r3, #3
 8004b50:	617b      	str	r3, [r7, #20]
 8004b52:	e010      	b.n	8004b76 <osThreadTerminate+0x50>
  }
  else {
    tstate = eTaskGetState (hTask);
 8004b54:	6938      	ldr	r0, [r7, #16]
 8004b56:	f001 f861 	bl	8005c1c <eTaskGetState>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	73fb      	strb	r3, [r7, #15]

    if (tstate != eDeleted) {
 8004b5e:	7bfb      	ldrb	r3, [r7, #15]
 8004b60:	2b04      	cmp	r3, #4
 8004b62:	d005      	beq.n	8004b70 <osThreadTerminate+0x4a>
      stat = osOK;
 8004b64:	2300      	movs	r3, #0
 8004b66:	617b      	str	r3, [r7, #20]
      vTaskDelete (hTask);
 8004b68:	6938      	ldr	r0, [r7, #16]
 8004b6a:	f000 ffb1 	bl	8005ad0 <vTaskDelete>
 8004b6e:	e002      	b.n	8004b76 <osThreadTerminate+0x50>
    } else {
      stat = osErrorResource;
 8004b70:	f06f 0302 	mvn.w	r3, #2
 8004b74:	617b      	str	r3, [r7, #20]
  }
#else
  stat = osError;
#endif

  return (stat);
 8004b76:	697b      	ldr	r3, [r7, #20]
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	3718      	adds	r7, #24
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bd80      	pop	{r7, pc}

08004b80 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b084      	sub	sp, #16
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b88:	f3ef 8305 	mrs	r3, IPSR
 8004b8c:	60bb      	str	r3, [r7, #8]
  return(result);
 8004b8e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d003      	beq.n	8004b9c <osDelay+0x1c>
    stat = osErrorISR;
 8004b94:	f06f 0305 	mvn.w	r3, #5
 8004b98:	60fb      	str	r3, [r7, #12]
 8004b9a:	e007      	b.n	8004bac <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d002      	beq.n	8004bac <osDelay+0x2c>
      vTaskDelay(ticks);
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	f001 f804 	bl	8005bb4 <vTaskDelay>
    }
  }

  return (stat);
 8004bac:	68fb      	ldr	r3, [r7, #12]
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	3710      	adds	r7, #16
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}
	...

08004bb8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004bb8:	b480      	push	{r7}
 8004bba:	b085      	sub	sp, #20
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	60f8      	str	r0, [r7, #12]
 8004bc0:	60b9      	str	r1, [r7, #8]
 8004bc2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	4a07      	ldr	r2, [pc, #28]	; (8004be4 <vApplicationGetIdleTaskMemory+0x2c>)
 8004bc8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	4a06      	ldr	r2, [pc, #24]	; (8004be8 <vApplicationGetIdleTaskMemory+0x30>)
 8004bce:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2280      	movs	r2, #128	; 0x80
 8004bd4:	601a      	str	r2, [r3, #0]
}
 8004bd6:	bf00      	nop
 8004bd8:	3714      	adds	r7, #20
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be0:	4770      	bx	lr
 8004be2:	bf00      	nop
 8004be4:	2000009c 	.word	0x2000009c
 8004be8:	20000158 	.word	0x20000158

08004bec <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004bec:	b480      	push	{r7}
 8004bee:	b085      	sub	sp, #20
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	60f8      	str	r0, [r7, #12]
 8004bf4:	60b9      	str	r1, [r7, #8]
 8004bf6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	4a07      	ldr	r2, [pc, #28]	; (8004c18 <vApplicationGetTimerTaskMemory+0x2c>)
 8004bfc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	4a06      	ldr	r2, [pc, #24]	; (8004c1c <vApplicationGetTimerTaskMemory+0x30>)
 8004c02:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004c0a:	601a      	str	r2, [r3, #0]
}
 8004c0c:	bf00      	nop
 8004c0e:	3714      	adds	r7, #20
 8004c10:	46bd      	mov	sp, r7
 8004c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c16:	4770      	bx	lr
 8004c18:	20000358 	.word	0x20000358
 8004c1c:	20000414 	.word	0x20000414

08004c20 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004c20:	b480      	push	{r7}
 8004c22:	b083      	sub	sp, #12
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	f103 0208 	add.w	r2, r3, #8
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f04f 32ff 	mov.w	r2, #4294967295
 8004c38:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f103 0208 	add.w	r2, r3, #8
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	f103 0208 	add.w	r2, r3, #8
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2200      	movs	r2, #0
 8004c52:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004c54:	bf00      	nop
 8004c56:	370c      	adds	r7, #12
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5e:	4770      	bx	lr

08004c60 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004c60:	b480      	push	{r7}
 8004c62:	b083      	sub	sp, #12
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004c6e:	bf00      	nop
 8004c70:	370c      	adds	r7, #12
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr

08004c7a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004c7a:	b480      	push	{r7}
 8004c7c:	b085      	sub	sp, #20
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	6078      	str	r0, [r7, #4]
 8004c82:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	68fa      	ldr	r2, [r7, #12]
 8004c8e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	689a      	ldr	r2, [r3, #8]
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	683a      	ldr	r2, [r7, #0]
 8004c9e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	683a      	ldr	r2, [r7, #0]
 8004ca4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	687a      	ldr	r2, [r7, #4]
 8004caa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	1c5a      	adds	r2, r3, #1
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	601a      	str	r2, [r3, #0]
}
 8004cb6:	bf00      	nop
 8004cb8:	3714      	adds	r7, #20
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc0:	4770      	bx	lr

08004cc2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004cc2:	b480      	push	{r7}
 8004cc4:	b085      	sub	sp, #20
 8004cc6:	af00      	add	r7, sp, #0
 8004cc8:	6078      	str	r0, [r7, #4]
 8004cca:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cd8:	d103      	bne.n	8004ce2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	691b      	ldr	r3, [r3, #16]
 8004cde:	60fb      	str	r3, [r7, #12]
 8004ce0:	e00c      	b.n	8004cfc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	3308      	adds	r3, #8
 8004ce6:	60fb      	str	r3, [r7, #12]
 8004ce8:	e002      	b.n	8004cf0 <vListInsert+0x2e>
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	60fb      	str	r3, [r7, #12]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	68ba      	ldr	r2, [r7, #8]
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d2f6      	bcs.n	8004cea <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	685a      	ldr	r2, [r3, #4]
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	683a      	ldr	r2, [r7, #0]
 8004d0a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	68fa      	ldr	r2, [r7, #12]
 8004d10:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	683a      	ldr	r2, [r7, #0]
 8004d16:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	687a      	ldr	r2, [r7, #4]
 8004d1c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	1c5a      	adds	r2, r3, #1
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	601a      	str	r2, [r3, #0]
}
 8004d28:	bf00      	nop
 8004d2a:	3714      	adds	r7, #20
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr

08004d34 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004d34:	b480      	push	{r7}
 8004d36:	b085      	sub	sp, #20
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	691b      	ldr	r3, [r3, #16]
 8004d40:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	6892      	ldr	r2, [r2, #8]
 8004d4a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	687a      	ldr	r2, [r7, #4]
 8004d52:	6852      	ldr	r2, [r2, #4]
 8004d54:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	d103      	bne.n	8004d68 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	689a      	ldr	r2, [r3, #8]
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	1e5a      	subs	r2, r3, #1
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	3714      	adds	r7, #20
 8004d80:	46bd      	mov	sp, r7
 8004d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d86:	4770      	bx	lr

08004d88 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b084      	sub	sp, #16
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
 8004d90:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d10a      	bne.n	8004db2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004d9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004da0:	f383 8811 	msr	BASEPRI, r3
 8004da4:	f3bf 8f6f 	isb	sy
 8004da8:	f3bf 8f4f 	dsb	sy
 8004dac:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004dae:	bf00      	nop
 8004db0:	e7fe      	b.n	8004db0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004db2:	f002 fa17 	bl	80071e4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dbe:	68f9      	ldr	r1, [r7, #12]
 8004dc0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004dc2:	fb01 f303 	mul.w	r3, r1, r3
 8004dc6:	441a      	add	r2, r3
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004de2:	3b01      	subs	r3, #1
 8004de4:	68f9      	ldr	r1, [r7, #12]
 8004de6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004de8:	fb01 f303 	mul.w	r3, r1, r3
 8004dec:	441a      	add	r2, r3
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	22ff      	movs	r2, #255	; 0xff
 8004df6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	22ff      	movs	r2, #255	; 0xff
 8004dfe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d114      	bne.n	8004e32 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	691b      	ldr	r3, [r3, #16]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d01a      	beq.n	8004e46 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	3310      	adds	r3, #16
 8004e14:	4618      	mov	r0, r3
 8004e16:	f001 fa61 	bl	80062dc <xTaskRemoveFromEventList>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d012      	beq.n	8004e46 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004e20:	4b0c      	ldr	r3, [pc, #48]	; (8004e54 <xQueueGenericReset+0xcc>)
 8004e22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e26:	601a      	str	r2, [r3, #0]
 8004e28:	f3bf 8f4f 	dsb	sy
 8004e2c:	f3bf 8f6f 	isb	sy
 8004e30:	e009      	b.n	8004e46 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	3310      	adds	r3, #16
 8004e36:	4618      	mov	r0, r3
 8004e38:	f7ff fef2 	bl	8004c20 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	3324      	adds	r3, #36	; 0x24
 8004e40:	4618      	mov	r0, r3
 8004e42:	f7ff feed 	bl	8004c20 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004e46:	f002 f9fd 	bl	8007244 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004e4a:	2301      	movs	r3, #1
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	3710      	adds	r7, #16
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}
 8004e54:	e000ed04 	.word	0xe000ed04

08004e58 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b08e      	sub	sp, #56	; 0x38
 8004e5c:	af02      	add	r7, sp, #8
 8004e5e:	60f8      	str	r0, [r7, #12]
 8004e60:	60b9      	str	r1, [r7, #8]
 8004e62:	607a      	str	r2, [r7, #4]
 8004e64:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d10a      	bne.n	8004e82 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004e6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e70:	f383 8811 	msr	BASEPRI, r3
 8004e74:	f3bf 8f6f 	isb	sy
 8004e78:	f3bf 8f4f 	dsb	sy
 8004e7c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004e7e:	bf00      	nop
 8004e80:	e7fe      	b.n	8004e80 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d10a      	bne.n	8004e9e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004e88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e8c:	f383 8811 	msr	BASEPRI, r3
 8004e90:	f3bf 8f6f 	isb	sy
 8004e94:	f3bf 8f4f 	dsb	sy
 8004e98:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004e9a:	bf00      	nop
 8004e9c:	e7fe      	b.n	8004e9c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d002      	beq.n	8004eaa <xQueueGenericCreateStatic+0x52>
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d001      	beq.n	8004eae <xQueueGenericCreateStatic+0x56>
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e000      	b.n	8004eb0 <xQueueGenericCreateStatic+0x58>
 8004eae:	2300      	movs	r3, #0
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d10a      	bne.n	8004eca <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8004eb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eb8:	f383 8811 	msr	BASEPRI, r3
 8004ebc:	f3bf 8f6f 	isb	sy
 8004ec0:	f3bf 8f4f 	dsb	sy
 8004ec4:	623b      	str	r3, [r7, #32]
}
 8004ec6:	bf00      	nop
 8004ec8:	e7fe      	b.n	8004ec8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d102      	bne.n	8004ed6 <xQueueGenericCreateStatic+0x7e>
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d101      	bne.n	8004eda <xQueueGenericCreateStatic+0x82>
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e000      	b.n	8004edc <xQueueGenericCreateStatic+0x84>
 8004eda:	2300      	movs	r3, #0
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d10a      	bne.n	8004ef6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004ee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ee4:	f383 8811 	msr	BASEPRI, r3
 8004ee8:	f3bf 8f6f 	isb	sy
 8004eec:	f3bf 8f4f 	dsb	sy
 8004ef0:	61fb      	str	r3, [r7, #28]
}
 8004ef2:	bf00      	nop
 8004ef4:	e7fe      	b.n	8004ef4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004ef6:	2350      	movs	r3, #80	; 0x50
 8004ef8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	2b50      	cmp	r3, #80	; 0x50
 8004efe:	d00a      	beq.n	8004f16 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f04:	f383 8811 	msr	BASEPRI, r3
 8004f08:	f3bf 8f6f 	isb	sy
 8004f0c:	f3bf 8f4f 	dsb	sy
 8004f10:	61bb      	str	r3, [r7, #24]
}
 8004f12:	bf00      	nop
 8004f14:	e7fe      	b.n	8004f14 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004f16:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004f1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d00d      	beq.n	8004f3e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004f22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f24:	2201      	movs	r2, #1
 8004f26:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004f2a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004f2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f30:	9300      	str	r3, [sp, #0]
 8004f32:	4613      	mov	r3, r2
 8004f34:	687a      	ldr	r2, [r7, #4]
 8004f36:	68b9      	ldr	r1, [r7, #8]
 8004f38:	68f8      	ldr	r0, [r7, #12]
 8004f3a:	f000 f805 	bl	8004f48 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004f40:	4618      	mov	r0, r3
 8004f42:	3730      	adds	r7, #48	; 0x30
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bd80      	pop	{r7, pc}

08004f48 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b084      	sub	sp, #16
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	60f8      	str	r0, [r7, #12]
 8004f50:	60b9      	str	r1, [r7, #8]
 8004f52:	607a      	str	r2, [r7, #4]
 8004f54:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d103      	bne.n	8004f64 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004f5c:	69bb      	ldr	r3, [r7, #24]
 8004f5e:	69ba      	ldr	r2, [r7, #24]
 8004f60:	601a      	str	r2, [r3, #0]
 8004f62:	e002      	b.n	8004f6a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004f64:	69bb      	ldr	r3, [r7, #24]
 8004f66:	687a      	ldr	r2, [r7, #4]
 8004f68:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004f6a:	69bb      	ldr	r3, [r7, #24]
 8004f6c:	68fa      	ldr	r2, [r7, #12]
 8004f6e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004f70:	69bb      	ldr	r3, [r7, #24]
 8004f72:	68ba      	ldr	r2, [r7, #8]
 8004f74:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004f76:	2101      	movs	r1, #1
 8004f78:	69b8      	ldr	r0, [r7, #24]
 8004f7a:	f7ff ff05 	bl	8004d88 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004f7e:	69bb      	ldr	r3, [r7, #24]
 8004f80:	78fa      	ldrb	r2, [r7, #3]
 8004f82:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004f86:	bf00      	nop
 8004f88:	3710      	adds	r7, #16
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}
	...

08004f90 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b08e      	sub	sp, #56	; 0x38
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	60f8      	str	r0, [r7, #12]
 8004f98:	60b9      	str	r1, [r7, #8]
 8004f9a:	607a      	str	r2, [r7, #4]
 8004f9c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004fa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d10a      	bne.n	8004fc2 <xQueueGenericSend+0x32>
	__asm volatile
 8004fac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fb0:	f383 8811 	msr	BASEPRI, r3
 8004fb4:	f3bf 8f6f 	isb	sy
 8004fb8:	f3bf 8f4f 	dsb	sy
 8004fbc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004fbe:	bf00      	nop
 8004fc0:	e7fe      	b.n	8004fc0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d103      	bne.n	8004fd0 <xQueueGenericSend+0x40>
 8004fc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d101      	bne.n	8004fd4 <xQueueGenericSend+0x44>
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	e000      	b.n	8004fd6 <xQueueGenericSend+0x46>
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d10a      	bne.n	8004ff0 <xQueueGenericSend+0x60>
	__asm volatile
 8004fda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fde:	f383 8811 	msr	BASEPRI, r3
 8004fe2:	f3bf 8f6f 	isb	sy
 8004fe6:	f3bf 8f4f 	dsb	sy
 8004fea:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004fec:	bf00      	nop
 8004fee:	e7fe      	b.n	8004fee <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	2b02      	cmp	r3, #2
 8004ff4:	d103      	bne.n	8004ffe <xQueueGenericSend+0x6e>
 8004ff6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ff8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ffa:	2b01      	cmp	r3, #1
 8004ffc:	d101      	bne.n	8005002 <xQueueGenericSend+0x72>
 8004ffe:	2301      	movs	r3, #1
 8005000:	e000      	b.n	8005004 <xQueueGenericSend+0x74>
 8005002:	2300      	movs	r3, #0
 8005004:	2b00      	cmp	r3, #0
 8005006:	d10a      	bne.n	800501e <xQueueGenericSend+0x8e>
	__asm volatile
 8005008:	f04f 0350 	mov.w	r3, #80	; 0x50
 800500c:	f383 8811 	msr	BASEPRI, r3
 8005010:	f3bf 8f6f 	isb	sy
 8005014:	f3bf 8f4f 	dsb	sy
 8005018:	623b      	str	r3, [r7, #32]
}
 800501a:	bf00      	nop
 800501c:	e7fe      	b.n	800501c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800501e:	f001 fb87 	bl	8006730 <xTaskGetSchedulerState>
 8005022:	4603      	mov	r3, r0
 8005024:	2b00      	cmp	r3, #0
 8005026:	d102      	bne.n	800502e <xQueueGenericSend+0x9e>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d101      	bne.n	8005032 <xQueueGenericSend+0xa2>
 800502e:	2301      	movs	r3, #1
 8005030:	e000      	b.n	8005034 <xQueueGenericSend+0xa4>
 8005032:	2300      	movs	r3, #0
 8005034:	2b00      	cmp	r3, #0
 8005036:	d10a      	bne.n	800504e <xQueueGenericSend+0xbe>
	__asm volatile
 8005038:	f04f 0350 	mov.w	r3, #80	; 0x50
 800503c:	f383 8811 	msr	BASEPRI, r3
 8005040:	f3bf 8f6f 	isb	sy
 8005044:	f3bf 8f4f 	dsb	sy
 8005048:	61fb      	str	r3, [r7, #28]
}
 800504a:	bf00      	nop
 800504c:	e7fe      	b.n	800504c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800504e:	f002 f8c9 	bl	80071e4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005054:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005058:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800505a:	429a      	cmp	r2, r3
 800505c:	d302      	bcc.n	8005064 <xQueueGenericSend+0xd4>
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	2b02      	cmp	r3, #2
 8005062:	d129      	bne.n	80050b8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005064:	683a      	ldr	r2, [r7, #0]
 8005066:	68b9      	ldr	r1, [r7, #8]
 8005068:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800506a:	f000 fa0b 	bl	8005484 <prvCopyDataToQueue>
 800506e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005070:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005074:	2b00      	cmp	r3, #0
 8005076:	d010      	beq.n	800509a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005078:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800507a:	3324      	adds	r3, #36	; 0x24
 800507c:	4618      	mov	r0, r3
 800507e:	f001 f92d 	bl	80062dc <xTaskRemoveFromEventList>
 8005082:	4603      	mov	r3, r0
 8005084:	2b00      	cmp	r3, #0
 8005086:	d013      	beq.n	80050b0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005088:	4b3f      	ldr	r3, [pc, #252]	; (8005188 <xQueueGenericSend+0x1f8>)
 800508a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800508e:	601a      	str	r2, [r3, #0]
 8005090:	f3bf 8f4f 	dsb	sy
 8005094:	f3bf 8f6f 	isb	sy
 8005098:	e00a      	b.n	80050b0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800509a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800509c:	2b00      	cmp	r3, #0
 800509e:	d007      	beq.n	80050b0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80050a0:	4b39      	ldr	r3, [pc, #228]	; (8005188 <xQueueGenericSend+0x1f8>)
 80050a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050a6:	601a      	str	r2, [r3, #0]
 80050a8:	f3bf 8f4f 	dsb	sy
 80050ac:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80050b0:	f002 f8c8 	bl	8007244 <vPortExitCritical>
				return pdPASS;
 80050b4:	2301      	movs	r3, #1
 80050b6:	e063      	b.n	8005180 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d103      	bne.n	80050c6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80050be:	f002 f8c1 	bl	8007244 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80050c2:	2300      	movs	r3, #0
 80050c4:	e05c      	b.n	8005180 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80050c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d106      	bne.n	80050da <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80050cc:	f107 0314 	add.w	r3, r7, #20
 80050d0:	4618      	mov	r0, r3
 80050d2:	f001 f969 	bl	80063a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80050d6:	2301      	movs	r3, #1
 80050d8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80050da:	f002 f8b3 	bl	8007244 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80050de:	f000 fe73 	bl	8005dc8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80050e2:	f002 f87f 	bl	80071e4 <vPortEnterCritical>
 80050e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050e8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80050ec:	b25b      	sxtb	r3, r3
 80050ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050f2:	d103      	bne.n	80050fc <xQueueGenericSend+0x16c>
 80050f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050f6:	2200      	movs	r2, #0
 80050f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050fe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005102:	b25b      	sxtb	r3, r3
 8005104:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005108:	d103      	bne.n	8005112 <xQueueGenericSend+0x182>
 800510a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800510c:	2200      	movs	r2, #0
 800510e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005112:	f002 f897 	bl	8007244 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005116:	1d3a      	adds	r2, r7, #4
 8005118:	f107 0314 	add.w	r3, r7, #20
 800511c:	4611      	mov	r1, r2
 800511e:	4618      	mov	r0, r3
 8005120:	f001 f958 	bl	80063d4 <xTaskCheckForTimeOut>
 8005124:	4603      	mov	r3, r0
 8005126:	2b00      	cmp	r3, #0
 8005128:	d124      	bne.n	8005174 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800512a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800512c:	f000 faa2 	bl	8005674 <prvIsQueueFull>
 8005130:	4603      	mov	r3, r0
 8005132:	2b00      	cmp	r3, #0
 8005134:	d018      	beq.n	8005168 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005138:	3310      	adds	r3, #16
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	4611      	mov	r1, r2
 800513e:	4618      	mov	r0, r3
 8005140:	f001 f87c 	bl	800623c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005144:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005146:	f000 fa2d 	bl	80055a4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800514a:	f000 fe83 	bl	8005e54 <xTaskResumeAll>
 800514e:	4603      	mov	r3, r0
 8005150:	2b00      	cmp	r3, #0
 8005152:	f47f af7c 	bne.w	800504e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8005156:	4b0c      	ldr	r3, [pc, #48]	; (8005188 <xQueueGenericSend+0x1f8>)
 8005158:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800515c:	601a      	str	r2, [r3, #0]
 800515e:	f3bf 8f4f 	dsb	sy
 8005162:	f3bf 8f6f 	isb	sy
 8005166:	e772      	b.n	800504e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005168:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800516a:	f000 fa1b 	bl	80055a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800516e:	f000 fe71 	bl	8005e54 <xTaskResumeAll>
 8005172:	e76c      	b.n	800504e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005174:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005176:	f000 fa15 	bl	80055a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800517a:	f000 fe6b 	bl	8005e54 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800517e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005180:	4618      	mov	r0, r3
 8005182:	3738      	adds	r7, #56	; 0x38
 8005184:	46bd      	mov	sp, r7
 8005186:	bd80      	pop	{r7, pc}
 8005188:	e000ed04 	.word	0xe000ed04

0800518c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b090      	sub	sp, #64	; 0x40
 8005190:	af00      	add	r7, sp, #0
 8005192:	60f8      	str	r0, [r7, #12]
 8005194:	60b9      	str	r1, [r7, #8]
 8005196:	607a      	str	r2, [r7, #4]
 8005198:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800519e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d10a      	bne.n	80051ba <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80051a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051a8:	f383 8811 	msr	BASEPRI, r3
 80051ac:	f3bf 8f6f 	isb	sy
 80051b0:	f3bf 8f4f 	dsb	sy
 80051b4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80051b6:	bf00      	nop
 80051b8:	e7fe      	b.n	80051b8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d103      	bne.n	80051c8 <xQueueGenericSendFromISR+0x3c>
 80051c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d101      	bne.n	80051cc <xQueueGenericSendFromISR+0x40>
 80051c8:	2301      	movs	r3, #1
 80051ca:	e000      	b.n	80051ce <xQueueGenericSendFromISR+0x42>
 80051cc:	2300      	movs	r3, #0
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d10a      	bne.n	80051e8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80051d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051d6:	f383 8811 	msr	BASEPRI, r3
 80051da:	f3bf 8f6f 	isb	sy
 80051de:	f3bf 8f4f 	dsb	sy
 80051e2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80051e4:	bf00      	nop
 80051e6:	e7fe      	b.n	80051e6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	2b02      	cmp	r3, #2
 80051ec:	d103      	bne.n	80051f6 <xQueueGenericSendFromISR+0x6a>
 80051ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	d101      	bne.n	80051fa <xQueueGenericSendFromISR+0x6e>
 80051f6:	2301      	movs	r3, #1
 80051f8:	e000      	b.n	80051fc <xQueueGenericSendFromISR+0x70>
 80051fa:	2300      	movs	r3, #0
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d10a      	bne.n	8005216 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8005200:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005204:	f383 8811 	msr	BASEPRI, r3
 8005208:	f3bf 8f6f 	isb	sy
 800520c:	f3bf 8f4f 	dsb	sy
 8005210:	623b      	str	r3, [r7, #32]
}
 8005212:	bf00      	nop
 8005214:	e7fe      	b.n	8005214 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005216:	f002 f9ab 	bl	8007570 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800521a:	f3ef 8211 	mrs	r2, BASEPRI
 800521e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005222:	f383 8811 	msr	BASEPRI, r3
 8005226:	f3bf 8f6f 	isb	sy
 800522a:	f3bf 8f4f 	dsb	sy
 800522e:	61fa      	str	r2, [r7, #28]
 8005230:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005232:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005234:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005236:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005238:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800523a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800523c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800523e:	429a      	cmp	r2, r3
 8005240:	d302      	bcc.n	8005248 <xQueueGenericSendFromISR+0xbc>
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	2b02      	cmp	r3, #2
 8005246:	d12f      	bne.n	80052a8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800524a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800524e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005252:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005254:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005256:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005258:	683a      	ldr	r2, [r7, #0]
 800525a:	68b9      	ldr	r1, [r7, #8]
 800525c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800525e:	f000 f911 	bl	8005484 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005262:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8005266:	f1b3 3fff 	cmp.w	r3, #4294967295
 800526a:	d112      	bne.n	8005292 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800526c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800526e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005270:	2b00      	cmp	r3, #0
 8005272:	d016      	beq.n	80052a2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005274:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005276:	3324      	adds	r3, #36	; 0x24
 8005278:	4618      	mov	r0, r3
 800527a:	f001 f82f 	bl	80062dc <xTaskRemoveFromEventList>
 800527e:	4603      	mov	r3, r0
 8005280:	2b00      	cmp	r3, #0
 8005282:	d00e      	beq.n	80052a2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d00b      	beq.n	80052a2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2201      	movs	r2, #1
 800528e:	601a      	str	r2, [r3, #0]
 8005290:	e007      	b.n	80052a2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005292:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005296:	3301      	adds	r3, #1
 8005298:	b2db      	uxtb	r3, r3
 800529a:	b25a      	sxtb	r2, r3
 800529c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800529e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80052a2:	2301      	movs	r3, #1
 80052a4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80052a6:	e001      	b.n	80052ac <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80052a8:	2300      	movs	r3, #0
 80052aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80052ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052ae:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80052b0:	697b      	ldr	r3, [r7, #20]
 80052b2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80052b6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80052b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	3740      	adds	r7, #64	; 0x40
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}
	...

080052c4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b08c      	sub	sp, #48	; 0x30
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	60f8      	str	r0, [r7, #12]
 80052cc:	60b9      	str	r1, [r7, #8]
 80052ce:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80052d0:	2300      	movs	r3, #0
 80052d2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80052d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d10a      	bne.n	80052f4 <xQueueReceive+0x30>
	__asm volatile
 80052de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052e2:	f383 8811 	msr	BASEPRI, r3
 80052e6:	f3bf 8f6f 	isb	sy
 80052ea:	f3bf 8f4f 	dsb	sy
 80052ee:	623b      	str	r3, [r7, #32]
}
 80052f0:	bf00      	nop
 80052f2:	e7fe      	b.n	80052f2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d103      	bne.n	8005302 <xQueueReceive+0x3e>
 80052fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d101      	bne.n	8005306 <xQueueReceive+0x42>
 8005302:	2301      	movs	r3, #1
 8005304:	e000      	b.n	8005308 <xQueueReceive+0x44>
 8005306:	2300      	movs	r3, #0
 8005308:	2b00      	cmp	r3, #0
 800530a:	d10a      	bne.n	8005322 <xQueueReceive+0x5e>
	__asm volatile
 800530c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005310:	f383 8811 	msr	BASEPRI, r3
 8005314:	f3bf 8f6f 	isb	sy
 8005318:	f3bf 8f4f 	dsb	sy
 800531c:	61fb      	str	r3, [r7, #28]
}
 800531e:	bf00      	nop
 8005320:	e7fe      	b.n	8005320 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005322:	f001 fa05 	bl	8006730 <xTaskGetSchedulerState>
 8005326:	4603      	mov	r3, r0
 8005328:	2b00      	cmp	r3, #0
 800532a:	d102      	bne.n	8005332 <xQueueReceive+0x6e>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d101      	bne.n	8005336 <xQueueReceive+0x72>
 8005332:	2301      	movs	r3, #1
 8005334:	e000      	b.n	8005338 <xQueueReceive+0x74>
 8005336:	2300      	movs	r3, #0
 8005338:	2b00      	cmp	r3, #0
 800533a:	d10a      	bne.n	8005352 <xQueueReceive+0x8e>
	__asm volatile
 800533c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005340:	f383 8811 	msr	BASEPRI, r3
 8005344:	f3bf 8f6f 	isb	sy
 8005348:	f3bf 8f4f 	dsb	sy
 800534c:	61bb      	str	r3, [r7, #24]
}
 800534e:	bf00      	nop
 8005350:	e7fe      	b.n	8005350 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005352:	f001 ff47 	bl	80071e4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005358:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800535a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800535c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800535e:	2b00      	cmp	r3, #0
 8005360:	d01f      	beq.n	80053a2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005362:	68b9      	ldr	r1, [r7, #8]
 8005364:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005366:	f000 f8f7 	bl	8005558 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800536a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800536c:	1e5a      	subs	r2, r3, #1
 800536e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005370:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005374:	691b      	ldr	r3, [r3, #16]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d00f      	beq.n	800539a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800537a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800537c:	3310      	adds	r3, #16
 800537e:	4618      	mov	r0, r3
 8005380:	f000 ffac 	bl	80062dc <xTaskRemoveFromEventList>
 8005384:	4603      	mov	r3, r0
 8005386:	2b00      	cmp	r3, #0
 8005388:	d007      	beq.n	800539a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800538a:	4b3d      	ldr	r3, [pc, #244]	; (8005480 <xQueueReceive+0x1bc>)
 800538c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005390:	601a      	str	r2, [r3, #0]
 8005392:	f3bf 8f4f 	dsb	sy
 8005396:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800539a:	f001 ff53 	bl	8007244 <vPortExitCritical>
				return pdPASS;
 800539e:	2301      	movs	r3, #1
 80053a0:	e069      	b.n	8005476 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d103      	bne.n	80053b0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80053a8:	f001 ff4c 	bl	8007244 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80053ac:	2300      	movs	r3, #0
 80053ae:	e062      	b.n	8005476 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80053b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d106      	bne.n	80053c4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80053b6:	f107 0310 	add.w	r3, r7, #16
 80053ba:	4618      	mov	r0, r3
 80053bc:	f000 fff4 	bl	80063a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80053c0:	2301      	movs	r3, #1
 80053c2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80053c4:	f001 ff3e 	bl	8007244 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80053c8:	f000 fcfe 	bl	8005dc8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80053cc:	f001 ff0a 	bl	80071e4 <vPortEnterCritical>
 80053d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053d2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80053d6:	b25b      	sxtb	r3, r3
 80053d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053dc:	d103      	bne.n	80053e6 <xQueueReceive+0x122>
 80053de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053e0:	2200      	movs	r2, #0
 80053e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80053e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053e8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80053ec:	b25b      	sxtb	r3, r3
 80053ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053f2:	d103      	bne.n	80053fc <xQueueReceive+0x138>
 80053f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053f6:	2200      	movs	r2, #0
 80053f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80053fc:	f001 ff22 	bl	8007244 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005400:	1d3a      	adds	r2, r7, #4
 8005402:	f107 0310 	add.w	r3, r7, #16
 8005406:	4611      	mov	r1, r2
 8005408:	4618      	mov	r0, r3
 800540a:	f000 ffe3 	bl	80063d4 <xTaskCheckForTimeOut>
 800540e:	4603      	mov	r3, r0
 8005410:	2b00      	cmp	r3, #0
 8005412:	d123      	bne.n	800545c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005414:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005416:	f000 f917 	bl	8005648 <prvIsQueueEmpty>
 800541a:	4603      	mov	r3, r0
 800541c:	2b00      	cmp	r3, #0
 800541e:	d017      	beq.n	8005450 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005422:	3324      	adds	r3, #36	; 0x24
 8005424:	687a      	ldr	r2, [r7, #4]
 8005426:	4611      	mov	r1, r2
 8005428:	4618      	mov	r0, r3
 800542a:	f000 ff07 	bl	800623c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800542e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005430:	f000 f8b8 	bl	80055a4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005434:	f000 fd0e 	bl	8005e54 <xTaskResumeAll>
 8005438:	4603      	mov	r3, r0
 800543a:	2b00      	cmp	r3, #0
 800543c:	d189      	bne.n	8005352 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800543e:	4b10      	ldr	r3, [pc, #64]	; (8005480 <xQueueReceive+0x1bc>)
 8005440:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005444:	601a      	str	r2, [r3, #0]
 8005446:	f3bf 8f4f 	dsb	sy
 800544a:	f3bf 8f6f 	isb	sy
 800544e:	e780      	b.n	8005352 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005450:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005452:	f000 f8a7 	bl	80055a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005456:	f000 fcfd 	bl	8005e54 <xTaskResumeAll>
 800545a:	e77a      	b.n	8005352 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800545c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800545e:	f000 f8a1 	bl	80055a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005462:	f000 fcf7 	bl	8005e54 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005466:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005468:	f000 f8ee 	bl	8005648 <prvIsQueueEmpty>
 800546c:	4603      	mov	r3, r0
 800546e:	2b00      	cmp	r3, #0
 8005470:	f43f af6f 	beq.w	8005352 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005474:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005476:	4618      	mov	r0, r3
 8005478:	3730      	adds	r7, #48	; 0x30
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}
 800547e:	bf00      	nop
 8005480:	e000ed04 	.word	0xe000ed04

08005484 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b086      	sub	sp, #24
 8005488:	af00      	add	r7, sp, #0
 800548a:	60f8      	str	r0, [r7, #12]
 800548c:	60b9      	str	r1, [r7, #8]
 800548e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005490:	2300      	movs	r3, #0
 8005492:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005498:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d10d      	bne.n	80054be <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d14d      	bne.n	8005546 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	689b      	ldr	r3, [r3, #8]
 80054ae:	4618      	mov	r0, r3
 80054b0:	f001 f95c 	bl	800676c <xTaskPriorityDisinherit>
 80054b4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2200      	movs	r2, #0
 80054ba:	609a      	str	r2, [r3, #8]
 80054bc:	e043      	b.n	8005546 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d119      	bne.n	80054f8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	6858      	ldr	r0, [r3, #4]
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054cc:	461a      	mov	r2, r3
 80054ce:	68b9      	ldr	r1, [r7, #8]
 80054d0:	f002 faa4 	bl	8007a1c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	685a      	ldr	r2, [r3, #4]
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054dc:	441a      	add	r2, r3
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	685a      	ldr	r2, [r3, #4]
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	689b      	ldr	r3, [r3, #8]
 80054ea:	429a      	cmp	r2, r3
 80054ec:	d32b      	bcc.n	8005546 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681a      	ldr	r2, [r3, #0]
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	605a      	str	r2, [r3, #4]
 80054f6:	e026      	b.n	8005546 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	68d8      	ldr	r0, [r3, #12]
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005500:	461a      	mov	r2, r3
 8005502:	68b9      	ldr	r1, [r7, #8]
 8005504:	f002 fa8a 	bl	8007a1c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	68da      	ldr	r2, [r3, #12]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005510:	425b      	negs	r3, r3
 8005512:	441a      	add	r2, r3
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	68da      	ldr	r2, [r3, #12]
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	429a      	cmp	r2, r3
 8005522:	d207      	bcs.n	8005534 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	689a      	ldr	r2, [r3, #8]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800552c:	425b      	negs	r3, r3
 800552e:	441a      	add	r2, r3
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2b02      	cmp	r3, #2
 8005538:	d105      	bne.n	8005546 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800553a:	693b      	ldr	r3, [r7, #16]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d002      	beq.n	8005546 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005540:	693b      	ldr	r3, [r7, #16]
 8005542:	3b01      	subs	r3, #1
 8005544:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005546:	693b      	ldr	r3, [r7, #16]
 8005548:	1c5a      	adds	r2, r3, #1
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800554e:	697b      	ldr	r3, [r7, #20]
}
 8005550:	4618      	mov	r0, r3
 8005552:	3718      	adds	r7, #24
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}

08005558 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b082      	sub	sp, #8
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005566:	2b00      	cmp	r3, #0
 8005568:	d018      	beq.n	800559c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	68da      	ldr	r2, [r3, #12]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005572:	441a      	add	r2, r3
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	68da      	ldr	r2, [r3, #12]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	689b      	ldr	r3, [r3, #8]
 8005580:	429a      	cmp	r2, r3
 8005582:	d303      	bcc.n	800558c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	68d9      	ldr	r1, [r3, #12]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005594:	461a      	mov	r2, r3
 8005596:	6838      	ldr	r0, [r7, #0]
 8005598:	f002 fa40 	bl	8007a1c <memcpy>
	}
}
 800559c:	bf00      	nop
 800559e:	3708      	adds	r7, #8
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}

080055a4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b084      	sub	sp, #16
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80055ac:	f001 fe1a 	bl	80071e4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80055b6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80055b8:	e011      	b.n	80055de <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d012      	beq.n	80055e8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	3324      	adds	r3, #36	; 0x24
 80055c6:	4618      	mov	r0, r3
 80055c8:	f000 fe88 	bl	80062dc <xTaskRemoveFromEventList>
 80055cc:	4603      	mov	r3, r0
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d001      	beq.n	80055d6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80055d2:	f000 ff61 	bl	8006498 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80055d6:	7bfb      	ldrb	r3, [r7, #15]
 80055d8:	3b01      	subs	r3, #1
 80055da:	b2db      	uxtb	r3, r3
 80055dc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80055de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	dce9      	bgt.n	80055ba <prvUnlockQueue+0x16>
 80055e6:	e000      	b.n	80055ea <prvUnlockQueue+0x46>
					break;
 80055e8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	22ff      	movs	r2, #255	; 0xff
 80055ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80055f2:	f001 fe27 	bl	8007244 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80055f6:	f001 fdf5 	bl	80071e4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005600:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005602:	e011      	b.n	8005628 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	691b      	ldr	r3, [r3, #16]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d012      	beq.n	8005632 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	3310      	adds	r3, #16
 8005610:	4618      	mov	r0, r3
 8005612:	f000 fe63 	bl	80062dc <xTaskRemoveFromEventList>
 8005616:	4603      	mov	r3, r0
 8005618:	2b00      	cmp	r3, #0
 800561a:	d001      	beq.n	8005620 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800561c:	f000 ff3c 	bl	8006498 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005620:	7bbb      	ldrb	r3, [r7, #14]
 8005622:	3b01      	subs	r3, #1
 8005624:	b2db      	uxtb	r3, r3
 8005626:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005628:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800562c:	2b00      	cmp	r3, #0
 800562e:	dce9      	bgt.n	8005604 <prvUnlockQueue+0x60>
 8005630:	e000      	b.n	8005634 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005632:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	22ff      	movs	r2, #255	; 0xff
 8005638:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800563c:	f001 fe02 	bl	8007244 <vPortExitCritical>
}
 8005640:	bf00      	nop
 8005642:	3710      	adds	r7, #16
 8005644:	46bd      	mov	sp, r7
 8005646:	bd80      	pop	{r7, pc}

08005648 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b084      	sub	sp, #16
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005650:	f001 fdc8 	bl	80071e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005658:	2b00      	cmp	r3, #0
 800565a:	d102      	bne.n	8005662 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800565c:	2301      	movs	r3, #1
 800565e:	60fb      	str	r3, [r7, #12]
 8005660:	e001      	b.n	8005666 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005662:	2300      	movs	r3, #0
 8005664:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005666:	f001 fded 	bl	8007244 <vPortExitCritical>

	return xReturn;
 800566a:	68fb      	ldr	r3, [r7, #12]
}
 800566c:	4618      	mov	r0, r3
 800566e:	3710      	adds	r7, #16
 8005670:	46bd      	mov	sp, r7
 8005672:	bd80      	pop	{r7, pc}

08005674 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b084      	sub	sp, #16
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800567c:	f001 fdb2 	bl	80071e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005688:	429a      	cmp	r2, r3
 800568a:	d102      	bne.n	8005692 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800568c:	2301      	movs	r3, #1
 800568e:	60fb      	str	r3, [r7, #12]
 8005690:	e001      	b.n	8005696 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005692:	2300      	movs	r3, #0
 8005694:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005696:	f001 fdd5 	bl	8007244 <vPortExitCritical>

	return xReturn;
 800569a:	68fb      	ldr	r3, [r7, #12]
}
 800569c:	4618      	mov	r0, r3
 800569e:	3710      	adds	r7, #16
 80056a0:	46bd      	mov	sp, r7
 80056a2:	bd80      	pop	{r7, pc}

080056a4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80056a4:	b480      	push	{r7}
 80056a6:	b085      	sub	sp, #20
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
 80056ac:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80056ae:	2300      	movs	r3, #0
 80056b0:	60fb      	str	r3, [r7, #12]
 80056b2:	e014      	b.n	80056de <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80056b4:	4a0f      	ldr	r2, [pc, #60]	; (80056f4 <vQueueAddToRegistry+0x50>)
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d10b      	bne.n	80056d8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80056c0:	490c      	ldr	r1, [pc, #48]	; (80056f4 <vQueueAddToRegistry+0x50>)
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	683a      	ldr	r2, [r7, #0]
 80056c6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80056ca:	4a0a      	ldr	r2, [pc, #40]	; (80056f4 <vQueueAddToRegistry+0x50>)
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	00db      	lsls	r3, r3, #3
 80056d0:	4413      	add	r3, r2
 80056d2:	687a      	ldr	r2, [r7, #4]
 80056d4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80056d6:	e006      	b.n	80056e6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	3301      	adds	r3, #1
 80056dc:	60fb      	str	r3, [r7, #12]
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2b07      	cmp	r3, #7
 80056e2:	d9e7      	bls.n	80056b4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80056e4:	bf00      	nop
 80056e6:	bf00      	nop
 80056e8:	3714      	adds	r7, #20
 80056ea:	46bd      	mov	sp, r7
 80056ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f0:	4770      	bx	lr
 80056f2:	bf00      	nop
 80056f4:	20004fac 	.word	0x20004fac

080056f8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b086      	sub	sp, #24
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	60f8      	str	r0, [r7, #12]
 8005700:	60b9      	str	r1, [r7, #8]
 8005702:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005708:	f001 fd6c 	bl	80071e4 <vPortEnterCritical>
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005712:	b25b      	sxtb	r3, r3
 8005714:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005718:	d103      	bne.n	8005722 <vQueueWaitForMessageRestricted+0x2a>
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	2200      	movs	r2, #0
 800571e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005728:	b25b      	sxtb	r3, r3
 800572a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800572e:	d103      	bne.n	8005738 <vQueueWaitForMessageRestricted+0x40>
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	2200      	movs	r2, #0
 8005734:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005738:	f001 fd84 	bl	8007244 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005740:	2b00      	cmp	r3, #0
 8005742:	d106      	bne.n	8005752 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	3324      	adds	r3, #36	; 0x24
 8005748:	687a      	ldr	r2, [r7, #4]
 800574a:	68b9      	ldr	r1, [r7, #8]
 800574c:	4618      	mov	r0, r3
 800574e:	f000 fd99 	bl	8006284 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005752:	6978      	ldr	r0, [r7, #20]
 8005754:	f7ff ff26 	bl	80055a4 <prvUnlockQueue>
	}
 8005758:	bf00      	nop
 800575a:	3718      	adds	r7, #24
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}

08005760 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005760:	b580      	push	{r7, lr}
 8005762:	b08e      	sub	sp, #56	; 0x38
 8005764:	af04      	add	r7, sp, #16
 8005766:	60f8      	str	r0, [r7, #12]
 8005768:	60b9      	str	r1, [r7, #8]
 800576a:	607a      	str	r2, [r7, #4]
 800576c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800576e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005770:	2b00      	cmp	r3, #0
 8005772:	d10a      	bne.n	800578a <xTaskCreateStatic+0x2a>
	__asm volatile
 8005774:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005778:	f383 8811 	msr	BASEPRI, r3
 800577c:	f3bf 8f6f 	isb	sy
 8005780:	f3bf 8f4f 	dsb	sy
 8005784:	623b      	str	r3, [r7, #32]
}
 8005786:	bf00      	nop
 8005788:	e7fe      	b.n	8005788 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800578a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800578c:	2b00      	cmp	r3, #0
 800578e:	d10a      	bne.n	80057a6 <xTaskCreateStatic+0x46>
	__asm volatile
 8005790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005794:	f383 8811 	msr	BASEPRI, r3
 8005798:	f3bf 8f6f 	isb	sy
 800579c:	f3bf 8f4f 	dsb	sy
 80057a0:	61fb      	str	r3, [r7, #28]
}
 80057a2:	bf00      	nop
 80057a4:	e7fe      	b.n	80057a4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80057a6:	23bc      	movs	r3, #188	; 0xbc
 80057a8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80057aa:	693b      	ldr	r3, [r7, #16]
 80057ac:	2bbc      	cmp	r3, #188	; 0xbc
 80057ae:	d00a      	beq.n	80057c6 <xTaskCreateStatic+0x66>
	__asm volatile
 80057b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057b4:	f383 8811 	msr	BASEPRI, r3
 80057b8:	f3bf 8f6f 	isb	sy
 80057bc:	f3bf 8f4f 	dsb	sy
 80057c0:	61bb      	str	r3, [r7, #24]
}
 80057c2:	bf00      	nop
 80057c4:	e7fe      	b.n	80057c4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80057c6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80057c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d01e      	beq.n	800580c <xTaskCreateStatic+0xac>
 80057ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d01b      	beq.n	800580c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80057d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057d6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80057d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80057dc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80057de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057e0:	2202      	movs	r2, #2
 80057e2:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80057e6:	2300      	movs	r3, #0
 80057e8:	9303      	str	r3, [sp, #12]
 80057ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ec:	9302      	str	r3, [sp, #8]
 80057ee:	f107 0314 	add.w	r3, r7, #20
 80057f2:	9301      	str	r3, [sp, #4]
 80057f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057f6:	9300      	str	r3, [sp, #0]
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	687a      	ldr	r2, [r7, #4]
 80057fc:	68b9      	ldr	r1, [r7, #8]
 80057fe:	68f8      	ldr	r0, [r7, #12]
 8005800:	f000 f850 	bl	80058a4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005804:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005806:	f000 f8f3 	bl	80059f0 <prvAddNewTaskToReadyList>
 800580a:	e001      	b.n	8005810 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800580c:	2300      	movs	r3, #0
 800580e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005810:	697b      	ldr	r3, [r7, #20]
	}
 8005812:	4618      	mov	r0, r3
 8005814:	3728      	adds	r7, #40	; 0x28
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}

0800581a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800581a:	b580      	push	{r7, lr}
 800581c:	b08c      	sub	sp, #48	; 0x30
 800581e:	af04      	add	r7, sp, #16
 8005820:	60f8      	str	r0, [r7, #12]
 8005822:	60b9      	str	r1, [r7, #8]
 8005824:	603b      	str	r3, [r7, #0]
 8005826:	4613      	mov	r3, r2
 8005828:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800582a:	88fb      	ldrh	r3, [r7, #6]
 800582c:	009b      	lsls	r3, r3, #2
 800582e:	4618      	mov	r0, r3
 8005830:	f001 fede 	bl	80075f0 <pvPortMalloc>
 8005834:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d00e      	beq.n	800585a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800583c:	20bc      	movs	r0, #188	; 0xbc
 800583e:	f001 fed7 	bl	80075f0 <pvPortMalloc>
 8005842:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005844:	69fb      	ldr	r3, [r7, #28]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d003      	beq.n	8005852 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800584a:	69fb      	ldr	r3, [r7, #28]
 800584c:	697a      	ldr	r2, [r7, #20]
 800584e:	631a      	str	r2, [r3, #48]	; 0x30
 8005850:	e005      	b.n	800585e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005852:	6978      	ldr	r0, [r7, #20]
 8005854:	f001 ff98 	bl	8007788 <vPortFree>
 8005858:	e001      	b.n	800585e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800585a:	2300      	movs	r3, #0
 800585c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800585e:	69fb      	ldr	r3, [r7, #28]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d017      	beq.n	8005894 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005864:	69fb      	ldr	r3, [r7, #28]
 8005866:	2200      	movs	r2, #0
 8005868:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800586c:	88fa      	ldrh	r2, [r7, #6]
 800586e:	2300      	movs	r3, #0
 8005870:	9303      	str	r3, [sp, #12]
 8005872:	69fb      	ldr	r3, [r7, #28]
 8005874:	9302      	str	r3, [sp, #8]
 8005876:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005878:	9301      	str	r3, [sp, #4]
 800587a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800587c:	9300      	str	r3, [sp, #0]
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	68b9      	ldr	r1, [r7, #8]
 8005882:	68f8      	ldr	r0, [r7, #12]
 8005884:	f000 f80e 	bl	80058a4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005888:	69f8      	ldr	r0, [r7, #28]
 800588a:	f000 f8b1 	bl	80059f0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800588e:	2301      	movs	r3, #1
 8005890:	61bb      	str	r3, [r7, #24]
 8005892:	e002      	b.n	800589a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005894:	f04f 33ff 	mov.w	r3, #4294967295
 8005898:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800589a:	69bb      	ldr	r3, [r7, #24]
	}
 800589c:	4618      	mov	r0, r3
 800589e:	3720      	adds	r7, #32
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b088      	sub	sp, #32
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	60f8      	str	r0, [r7, #12]
 80058ac:	60b9      	str	r1, [r7, #8]
 80058ae:	607a      	str	r2, [r7, #4]
 80058b0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80058b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058b4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	009b      	lsls	r3, r3, #2
 80058ba:	461a      	mov	r2, r3
 80058bc:	21a5      	movs	r1, #165	; 0xa5
 80058be:	f002 f8bb 	bl	8007a38 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80058c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80058cc:	3b01      	subs	r3, #1
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	4413      	add	r3, r2
 80058d2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80058d4:	69bb      	ldr	r3, [r7, #24]
 80058d6:	f023 0307 	bic.w	r3, r3, #7
 80058da:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80058dc:	69bb      	ldr	r3, [r7, #24]
 80058de:	f003 0307 	and.w	r3, r3, #7
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d00a      	beq.n	80058fc <prvInitialiseNewTask+0x58>
	__asm volatile
 80058e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058ea:	f383 8811 	msr	BASEPRI, r3
 80058ee:	f3bf 8f6f 	isb	sy
 80058f2:	f3bf 8f4f 	dsb	sy
 80058f6:	617b      	str	r3, [r7, #20]
}
 80058f8:	bf00      	nop
 80058fa:	e7fe      	b.n	80058fa <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80058fc:	68bb      	ldr	r3, [r7, #8]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d01f      	beq.n	8005942 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005902:	2300      	movs	r3, #0
 8005904:	61fb      	str	r3, [r7, #28]
 8005906:	e012      	b.n	800592e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005908:	68ba      	ldr	r2, [r7, #8]
 800590a:	69fb      	ldr	r3, [r7, #28]
 800590c:	4413      	add	r3, r2
 800590e:	7819      	ldrb	r1, [r3, #0]
 8005910:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005912:	69fb      	ldr	r3, [r7, #28]
 8005914:	4413      	add	r3, r2
 8005916:	3334      	adds	r3, #52	; 0x34
 8005918:	460a      	mov	r2, r1
 800591a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800591c:	68ba      	ldr	r2, [r7, #8]
 800591e:	69fb      	ldr	r3, [r7, #28]
 8005920:	4413      	add	r3, r2
 8005922:	781b      	ldrb	r3, [r3, #0]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d006      	beq.n	8005936 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005928:	69fb      	ldr	r3, [r7, #28]
 800592a:	3301      	adds	r3, #1
 800592c:	61fb      	str	r3, [r7, #28]
 800592e:	69fb      	ldr	r3, [r7, #28]
 8005930:	2b0f      	cmp	r3, #15
 8005932:	d9e9      	bls.n	8005908 <prvInitialiseNewTask+0x64>
 8005934:	e000      	b.n	8005938 <prvInitialiseNewTask+0x94>
			{
				break;
 8005936:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800593a:	2200      	movs	r2, #0
 800593c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005940:	e003      	b.n	800594a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005944:	2200      	movs	r2, #0
 8005946:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800594a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800594c:	2b37      	cmp	r3, #55	; 0x37
 800594e:	d901      	bls.n	8005954 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005950:	2337      	movs	r3, #55	; 0x37
 8005952:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005954:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005956:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005958:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800595a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800595c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800595e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005960:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005962:	2200      	movs	r2, #0
 8005964:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005968:	3304      	adds	r3, #4
 800596a:	4618      	mov	r0, r3
 800596c:	f7ff f978 	bl	8004c60 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005972:	3318      	adds	r3, #24
 8005974:	4618      	mov	r0, r3
 8005976:	f7ff f973 	bl	8004c60 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800597a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800597c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800597e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005980:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005982:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005988:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800598a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800598c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800598e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005992:	2200      	movs	r2, #0
 8005994:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005998:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800599a:	2200      	movs	r2, #0
 800599c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80059a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059a2:	3354      	adds	r3, #84	; 0x54
 80059a4:	2260      	movs	r2, #96	; 0x60
 80059a6:	2100      	movs	r1, #0
 80059a8:	4618      	mov	r0, r3
 80059aa:	f002 f845 	bl	8007a38 <memset>
 80059ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059b0:	4a0c      	ldr	r2, [pc, #48]	; (80059e4 <prvInitialiseNewTask+0x140>)
 80059b2:	659a      	str	r2, [r3, #88]	; 0x58
 80059b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059b6:	4a0c      	ldr	r2, [pc, #48]	; (80059e8 <prvInitialiseNewTask+0x144>)
 80059b8:	65da      	str	r2, [r3, #92]	; 0x5c
 80059ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059bc:	4a0b      	ldr	r2, [pc, #44]	; (80059ec <prvInitialiseNewTask+0x148>)
 80059be:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80059c0:	683a      	ldr	r2, [r7, #0]
 80059c2:	68f9      	ldr	r1, [r7, #12]
 80059c4:	69b8      	ldr	r0, [r7, #24]
 80059c6:	f001 fae1 	bl	8006f8c <pxPortInitialiseStack>
 80059ca:	4602      	mov	r2, r0
 80059cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059ce:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80059d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d002      	beq.n	80059dc <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80059d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059da:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80059dc:	bf00      	nop
 80059de:	3720      	adds	r7, #32
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}
 80059e4:	08008564 	.word	0x08008564
 80059e8:	08008584 	.word	0x08008584
 80059ec:	08008544 	.word	0x08008544

080059f0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b082      	sub	sp, #8
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80059f8:	f001 fbf4 	bl	80071e4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80059fc:	4b2d      	ldr	r3, [pc, #180]	; (8005ab4 <prvAddNewTaskToReadyList+0xc4>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	3301      	adds	r3, #1
 8005a02:	4a2c      	ldr	r2, [pc, #176]	; (8005ab4 <prvAddNewTaskToReadyList+0xc4>)
 8005a04:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005a06:	4b2c      	ldr	r3, [pc, #176]	; (8005ab8 <prvAddNewTaskToReadyList+0xc8>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d109      	bne.n	8005a22 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005a0e:	4a2a      	ldr	r2, [pc, #168]	; (8005ab8 <prvAddNewTaskToReadyList+0xc8>)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005a14:	4b27      	ldr	r3, [pc, #156]	; (8005ab4 <prvAddNewTaskToReadyList+0xc4>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	d110      	bne.n	8005a3e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005a1c:	f000 fdb6 	bl	800658c <prvInitialiseTaskLists>
 8005a20:	e00d      	b.n	8005a3e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005a22:	4b26      	ldr	r3, [pc, #152]	; (8005abc <prvAddNewTaskToReadyList+0xcc>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d109      	bne.n	8005a3e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005a2a:	4b23      	ldr	r3, [pc, #140]	; (8005ab8 <prvAddNewTaskToReadyList+0xc8>)
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a34:	429a      	cmp	r2, r3
 8005a36:	d802      	bhi.n	8005a3e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005a38:	4a1f      	ldr	r2, [pc, #124]	; (8005ab8 <prvAddNewTaskToReadyList+0xc8>)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005a3e:	4b20      	ldr	r3, [pc, #128]	; (8005ac0 <prvAddNewTaskToReadyList+0xd0>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	3301      	adds	r3, #1
 8005a44:	4a1e      	ldr	r2, [pc, #120]	; (8005ac0 <prvAddNewTaskToReadyList+0xd0>)
 8005a46:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005a48:	4b1d      	ldr	r3, [pc, #116]	; (8005ac0 <prvAddNewTaskToReadyList+0xd0>)
 8005a4a:	681a      	ldr	r2, [r3, #0]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a54:	4b1b      	ldr	r3, [pc, #108]	; (8005ac4 <prvAddNewTaskToReadyList+0xd4>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	d903      	bls.n	8005a64 <prvAddNewTaskToReadyList+0x74>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a60:	4a18      	ldr	r2, [pc, #96]	; (8005ac4 <prvAddNewTaskToReadyList+0xd4>)
 8005a62:	6013      	str	r3, [r2, #0]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a68:	4613      	mov	r3, r2
 8005a6a:	009b      	lsls	r3, r3, #2
 8005a6c:	4413      	add	r3, r2
 8005a6e:	009b      	lsls	r3, r3, #2
 8005a70:	4a15      	ldr	r2, [pc, #84]	; (8005ac8 <prvAddNewTaskToReadyList+0xd8>)
 8005a72:	441a      	add	r2, r3
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	3304      	adds	r3, #4
 8005a78:	4619      	mov	r1, r3
 8005a7a:	4610      	mov	r0, r2
 8005a7c:	f7ff f8fd 	bl	8004c7a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005a80:	f001 fbe0 	bl	8007244 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005a84:	4b0d      	ldr	r3, [pc, #52]	; (8005abc <prvAddNewTaskToReadyList+0xcc>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d00e      	beq.n	8005aaa <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005a8c:	4b0a      	ldr	r3, [pc, #40]	; (8005ab8 <prvAddNewTaskToReadyList+0xc8>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a96:	429a      	cmp	r2, r3
 8005a98:	d207      	bcs.n	8005aaa <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005a9a:	4b0c      	ldr	r3, [pc, #48]	; (8005acc <prvAddNewTaskToReadyList+0xdc>)
 8005a9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005aa0:	601a      	str	r2, [r3, #0]
 8005aa2:	f3bf 8f4f 	dsb	sy
 8005aa6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005aaa:	bf00      	nop
 8005aac:	3708      	adds	r7, #8
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}
 8005ab2:	bf00      	nop
 8005ab4:	20000ce8 	.word	0x20000ce8
 8005ab8:	20000814 	.word	0x20000814
 8005abc:	20000cf4 	.word	0x20000cf4
 8005ac0:	20000d04 	.word	0x20000d04
 8005ac4:	20000cf0 	.word	0x20000cf0
 8005ac8:	20000818 	.word	0x20000818
 8005acc:	e000ed04 	.word	0xe000ed04

08005ad0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b084      	sub	sp, #16
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8005ad8:	f001 fb84 	bl	80071e4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d102      	bne.n	8005ae8 <vTaskDelete+0x18>
 8005ae2:	4b2c      	ldr	r3, [pc, #176]	; (8005b94 <vTaskDelete+0xc4>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	e000      	b.n	8005aea <vTaskDelete+0x1a>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	3304      	adds	r3, #4
 8005af0:	4618      	mov	r0, r3
 8005af2:	f7ff f91f 	bl	8004d34 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d004      	beq.n	8005b08 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	3318      	adds	r3, #24
 8005b02:	4618      	mov	r0, r3
 8005b04:	f7ff f916 	bl	8004d34 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8005b08:	4b23      	ldr	r3, [pc, #140]	; (8005b98 <vTaskDelete+0xc8>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	3301      	adds	r3, #1
 8005b0e:	4a22      	ldr	r2, [pc, #136]	; (8005b98 <vTaskDelete+0xc8>)
 8005b10:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8005b12:	4b20      	ldr	r3, [pc, #128]	; (8005b94 <vTaskDelete+0xc4>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	68fa      	ldr	r2, [r7, #12]
 8005b18:	429a      	cmp	r2, r3
 8005b1a:	d10b      	bne.n	8005b34 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	3304      	adds	r3, #4
 8005b20:	4619      	mov	r1, r3
 8005b22:	481e      	ldr	r0, [pc, #120]	; (8005b9c <vTaskDelete+0xcc>)
 8005b24:	f7ff f8a9 	bl	8004c7a <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8005b28:	4b1d      	ldr	r3, [pc, #116]	; (8005ba0 <vTaskDelete+0xd0>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	3301      	adds	r3, #1
 8005b2e:	4a1c      	ldr	r2, [pc, #112]	; (8005ba0 <vTaskDelete+0xd0>)
 8005b30:	6013      	str	r3, [r2, #0]
 8005b32:	e009      	b.n	8005b48 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8005b34:	4b1b      	ldr	r3, [pc, #108]	; (8005ba4 <vTaskDelete+0xd4>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	3b01      	subs	r3, #1
 8005b3a:	4a1a      	ldr	r2, [pc, #104]	; (8005ba4 <vTaskDelete+0xd4>)
 8005b3c:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8005b3e:	68f8      	ldr	r0, [r7, #12]
 8005b40:	f000 fd92 	bl	8006668 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8005b44:	f000 fdc4 	bl	80066d0 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8005b48:	f001 fb7c 	bl	8007244 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8005b4c:	4b16      	ldr	r3, [pc, #88]	; (8005ba8 <vTaskDelete+0xd8>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d01b      	beq.n	8005b8c <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 8005b54:	4b0f      	ldr	r3, [pc, #60]	; (8005b94 <vTaskDelete+0xc4>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	68fa      	ldr	r2, [r7, #12]
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d116      	bne.n	8005b8c <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8005b5e:	4b13      	ldr	r3, [pc, #76]	; (8005bac <vTaskDelete+0xdc>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d00a      	beq.n	8005b7c <vTaskDelete+0xac>
	__asm volatile
 8005b66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b6a:	f383 8811 	msr	BASEPRI, r3
 8005b6e:	f3bf 8f6f 	isb	sy
 8005b72:	f3bf 8f4f 	dsb	sy
 8005b76:	60bb      	str	r3, [r7, #8]
}
 8005b78:	bf00      	nop
 8005b7a:	e7fe      	b.n	8005b7a <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8005b7c:	4b0c      	ldr	r3, [pc, #48]	; (8005bb0 <vTaskDelete+0xe0>)
 8005b7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b82:	601a      	str	r2, [r3, #0]
 8005b84:	f3bf 8f4f 	dsb	sy
 8005b88:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005b8c:	bf00      	nop
 8005b8e:	3710      	adds	r7, #16
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bd80      	pop	{r7, pc}
 8005b94:	20000814 	.word	0x20000814
 8005b98:	20000d04 	.word	0x20000d04
 8005b9c:	20000cbc 	.word	0x20000cbc
 8005ba0:	20000cd0 	.word	0x20000cd0
 8005ba4:	20000ce8 	.word	0x20000ce8
 8005ba8:	20000cf4 	.word	0x20000cf4
 8005bac:	20000d10 	.word	0x20000d10
 8005bb0:	e000ed04 	.word	0xe000ed04

08005bb4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b084      	sub	sp, #16
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d017      	beq.n	8005bf6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005bc6:	4b13      	ldr	r3, [pc, #76]	; (8005c14 <vTaskDelay+0x60>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d00a      	beq.n	8005be4 <vTaskDelay+0x30>
	__asm volatile
 8005bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bd2:	f383 8811 	msr	BASEPRI, r3
 8005bd6:	f3bf 8f6f 	isb	sy
 8005bda:	f3bf 8f4f 	dsb	sy
 8005bde:	60bb      	str	r3, [r7, #8]
}
 8005be0:	bf00      	nop
 8005be2:	e7fe      	b.n	8005be2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005be4:	f000 f8f0 	bl	8005dc8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005be8:	2100      	movs	r1, #0
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f000 fe2c 	bl	8006848 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005bf0:	f000 f930 	bl	8005e54 <xTaskResumeAll>
 8005bf4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d107      	bne.n	8005c0c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005bfc:	4b06      	ldr	r3, [pc, #24]	; (8005c18 <vTaskDelay+0x64>)
 8005bfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c02:	601a      	str	r2, [r3, #0]
 8005c04:	f3bf 8f4f 	dsb	sy
 8005c08:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005c0c:	bf00      	nop
 8005c0e:	3710      	adds	r7, #16
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}
 8005c14:	20000d10 	.word	0x20000d10
 8005c18:	e000ed04 	.word	0xe000ed04

08005c1c <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b088      	sub	sp, #32
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8005c28:	69bb      	ldr	r3, [r7, #24]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d10a      	bne.n	8005c44 <eTaskGetState+0x28>
	__asm volatile
 8005c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c32:	f383 8811 	msr	BASEPRI, r3
 8005c36:	f3bf 8f6f 	isb	sy
 8005c3a:	f3bf 8f4f 	dsb	sy
 8005c3e:	60bb      	str	r3, [r7, #8]
}
 8005c40:	bf00      	nop
 8005c42:	e7fe      	b.n	8005c42 <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 8005c44:	4b23      	ldr	r3, [pc, #140]	; (8005cd4 <eTaskGetState+0xb8>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	69ba      	ldr	r2, [r7, #24]
 8005c4a:	429a      	cmp	r2, r3
 8005c4c:	d102      	bne.n	8005c54 <eTaskGetState+0x38>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	77fb      	strb	r3, [r7, #31]
 8005c52:	e03a      	b.n	8005cca <eTaskGetState+0xae>
		}
		else
		{
			taskENTER_CRITICAL();
 8005c54:	f001 fac6 	bl	80071e4 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8005c58:	69bb      	ldr	r3, [r7, #24]
 8005c5a:	695b      	ldr	r3, [r3, #20]
 8005c5c:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8005c5e:	4b1e      	ldr	r3, [pc, #120]	; (8005cd8 <eTaskGetState+0xbc>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8005c64:	4b1d      	ldr	r3, [pc, #116]	; (8005cdc <eTaskGetState+0xc0>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8005c6a:	f001 faeb 	bl	8007244 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8005c6e:	697a      	ldr	r2, [r7, #20]
 8005c70:	693b      	ldr	r3, [r7, #16]
 8005c72:	429a      	cmp	r2, r3
 8005c74:	d003      	beq.n	8005c7e <eTaskGetState+0x62>
 8005c76:	697a      	ldr	r2, [r7, #20]
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	d102      	bne.n	8005c84 <eTaskGetState+0x68>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8005c7e:	2302      	movs	r3, #2
 8005c80:	77fb      	strb	r3, [r7, #31]
 8005c82:	e022      	b.n	8005cca <eTaskGetState+0xae>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	4a16      	ldr	r2, [pc, #88]	; (8005ce0 <eTaskGetState+0xc4>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d112      	bne.n	8005cb2 <eTaskGetState+0x96>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8005c8c:	69bb      	ldr	r3, [r7, #24]
 8005c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d10b      	bne.n	8005cac <eTaskGetState+0x90>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8005c94:	69bb      	ldr	r3, [r7, #24]
 8005c96:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8005c9a:	b2db      	uxtb	r3, r3
 8005c9c:	2b01      	cmp	r3, #1
 8005c9e:	d102      	bne.n	8005ca6 <eTaskGetState+0x8a>
							{
								eReturn = eBlocked;
 8005ca0:	2302      	movs	r3, #2
 8005ca2:	77fb      	strb	r3, [r7, #31]
 8005ca4:	e011      	b.n	8005cca <eTaskGetState+0xae>
							}
							else
							{
								eReturn = eSuspended;
 8005ca6:	2303      	movs	r3, #3
 8005ca8:	77fb      	strb	r3, [r7, #31]
 8005caa:	e00e      	b.n	8005cca <eTaskGetState+0xae>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8005cac:	2302      	movs	r3, #2
 8005cae:	77fb      	strb	r3, [r7, #31]
 8005cb0:	e00b      	b.n	8005cca <eTaskGetState+0xae>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8005cb2:	697b      	ldr	r3, [r7, #20]
 8005cb4:	4a0b      	ldr	r2, [pc, #44]	; (8005ce4 <eTaskGetState+0xc8>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d002      	beq.n	8005cc0 <eTaskGetState+0xa4>
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d102      	bne.n	8005cc6 <eTaskGetState+0xaa>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8005cc0:	2304      	movs	r3, #4
 8005cc2:	77fb      	strb	r3, [r7, #31]
 8005cc4:	e001      	b.n	8005cca <eTaskGetState+0xae>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 8005cca:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3720      	adds	r7, #32
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bd80      	pop	{r7, pc}
 8005cd4:	20000814 	.word	0x20000814
 8005cd8:	20000ca0 	.word	0x20000ca0
 8005cdc:	20000ca4 	.word	0x20000ca4
 8005ce0:	20000cd4 	.word	0x20000cd4
 8005ce4:	20000cbc 	.word	0x20000cbc

08005ce8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b08a      	sub	sp, #40	; 0x28
 8005cec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005cf6:	463a      	mov	r2, r7
 8005cf8:	1d39      	adds	r1, r7, #4
 8005cfa:	f107 0308 	add.w	r3, r7, #8
 8005cfe:	4618      	mov	r0, r3
 8005d00:	f7fe ff5a 	bl	8004bb8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005d04:	6839      	ldr	r1, [r7, #0]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	68ba      	ldr	r2, [r7, #8]
 8005d0a:	9202      	str	r2, [sp, #8]
 8005d0c:	9301      	str	r3, [sp, #4]
 8005d0e:	2300      	movs	r3, #0
 8005d10:	9300      	str	r3, [sp, #0]
 8005d12:	2300      	movs	r3, #0
 8005d14:	460a      	mov	r2, r1
 8005d16:	4924      	ldr	r1, [pc, #144]	; (8005da8 <vTaskStartScheduler+0xc0>)
 8005d18:	4824      	ldr	r0, [pc, #144]	; (8005dac <vTaskStartScheduler+0xc4>)
 8005d1a:	f7ff fd21 	bl	8005760 <xTaskCreateStatic>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	4a23      	ldr	r2, [pc, #140]	; (8005db0 <vTaskStartScheduler+0xc8>)
 8005d22:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005d24:	4b22      	ldr	r3, [pc, #136]	; (8005db0 <vTaskStartScheduler+0xc8>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d002      	beq.n	8005d32 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	617b      	str	r3, [r7, #20]
 8005d30:	e001      	b.n	8005d36 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005d32:	2300      	movs	r3, #0
 8005d34:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	2b01      	cmp	r3, #1
 8005d3a:	d102      	bne.n	8005d42 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005d3c:	f000 fdd8 	bl	80068f0 <xTimerCreateTimerTask>
 8005d40:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	d11b      	bne.n	8005d80 <vTaskStartScheduler+0x98>
	__asm volatile
 8005d48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d4c:	f383 8811 	msr	BASEPRI, r3
 8005d50:	f3bf 8f6f 	isb	sy
 8005d54:	f3bf 8f4f 	dsb	sy
 8005d58:	613b      	str	r3, [r7, #16]
}
 8005d5a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005d5c:	4b15      	ldr	r3, [pc, #84]	; (8005db4 <vTaskStartScheduler+0xcc>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	3354      	adds	r3, #84	; 0x54
 8005d62:	4a15      	ldr	r2, [pc, #84]	; (8005db8 <vTaskStartScheduler+0xd0>)
 8005d64:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005d66:	4b15      	ldr	r3, [pc, #84]	; (8005dbc <vTaskStartScheduler+0xd4>)
 8005d68:	f04f 32ff 	mov.w	r2, #4294967295
 8005d6c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005d6e:	4b14      	ldr	r3, [pc, #80]	; (8005dc0 <vTaskStartScheduler+0xd8>)
 8005d70:	2201      	movs	r2, #1
 8005d72:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005d74:	4b13      	ldr	r3, [pc, #76]	; (8005dc4 <vTaskStartScheduler+0xdc>)
 8005d76:	2200      	movs	r2, #0
 8005d78:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005d7a:	f001 f991 	bl	80070a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005d7e:	e00e      	b.n	8005d9e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d86:	d10a      	bne.n	8005d9e <vTaskStartScheduler+0xb6>
	__asm volatile
 8005d88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d8c:	f383 8811 	msr	BASEPRI, r3
 8005d90:	f3bf 8f6f 	isb	sy
 8005d94:	f3bf 8f4f 	dsb	sy
 8005d98:	60fb      	str	r3, [r7, #12]
}
 8005d9a:	bf00      	nop
 8005d9c:	e7fe      	b.n	8005d9c <vTaskStartScheduler+0xb4>
}
 8005d9e:	bf00      	nop
 8005da0:	3718      	adds	r7, #24
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}
 8005da6:	bf00      	nop
 8005da8:	080084a8 	.word	0x080084a8
 8005dac:	080064b1 	.word	0x080064b1
 8005db0:	20000d0c 	.word	0x20000d0c
 8005db4:	20000814 	.word	0x20000814
 8005db8:	20000010 	.word	0x20000010
 8005dbc:	20000d08 	.word	0x20000d08
 8005dc0:	20000cf4 	.word	0x20000cf4
 8005dc4:	20000cec 	.word	0x20000cec

08005dc8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005dc8:	b480      	push	{r7}
 8005dca:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005dcc:	4b04      	ldr	r3, [pc, #16]	; (8005de0 <vTaskSuspendAll+0x18>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	3301      	adds	r3, #1
 8005dd2:	4a03      	ldr	r2, [pc, #12]	; (8005de0 <vTaskSuspendAll+0x18>)
 8005dd4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005dd6:	bf00      	nop
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dde:	4770      	bx	lr
 8005de0:	20000d10 	.word	0x20000d10

08005de4 <prvGetExpectedIdleTime>:
/*----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

	static TickType_t prvGetExpectedIdleTime( void )
	{
 8005de4:	b480      	push	{r7}
 8005de6:	b083      	sub	sp, #12
 8005de8:	af00      	add	r7, sp, #0
	TickType_t xReturn;
	UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 8005dea:	2300      	movs	r3, #0
 8005dec:	603b      	str	r3, [r7, #0]
		configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
		task that are in the Ready state, even though the idle task is
		running. */
		#if( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
		{
			if( uxTopReadyPriority > tskIDLE_PRIORITY )
 8005dee:	4b14      	ldr	r3, [pc, #80]	; (8005e40 <prvGetExpectedIdleTime+0x5c>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d001      	beq.n	8005dfa <prvGetExpectedIdleTime+0x16>
			{
				uxHigherPriorityReadyTasks = pdTRUE;
 8005df6:	2301      	movs	r3, #1
 8005df8:	603b      	str	r3, [r7, #0]
				uxHigherPriorityReadyTasks = pdTRUE;
			}
		}
		#endif

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 8005dfa:	4b12      	ldr	r3, [pc, #72]	; (8005e44 <prvGetExpectedIdleTime+0x60>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d002      	beq.n	8005e0a <prvGetExpectedIdleTime+0x26>
		{
			xReturn = 0;
 8005e04:	2300      	movs	r3, #0
 8005e06:	607b      	str	r3, [r7, #4]
 8005e08:	e012      	b.n	8005e30 <prvGetExpectedIdleTime+0x4c>
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 8005e0a:	4b0f      	ldr	r3, [pc, #60]	; (8005e48 <prvGetExpectedIdleTime+0x64>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	2b01      	cmp	r3, #1
 8005e10:	d902      	bls.n	8005e18 <prvGetExpectedIdleTime+0x34>
		{
			/* There are other idle priority tasks in the ready state.  If
			time slicing is used then the very next tick interrupt must be
			processed. */
			xReturn = 0;
 8005e12:	2300      	movs	r3, #0
 8005e14:	607b      	str	r3, [r7, #4]
 8005e16:	e00b      	b.n	8005e30 <prvGetExpectedIdleTime+0x4c>
		}
		else if( uxHigherPriorityReadyTasks != pdFALSE )
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d002      	beq.n	8005e24 <prvGetExpectedIdleTime+0x40>
		{
			/* There are tasks in the Ready state that have a priority above the
			idle priority.  This path can only be reached if
			configUSE_PREEMPTION is 0. */
			xReturn = 0;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	607b      	str	r3, [r7, #4]
 8005e22:	e005      	b.n	8005e30 <prvGetExpectedIdleTime+0x4c>
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 8005e24:	4b09      	ldr	r3, [pc, #36]	; (8005e4c <prvGetExpectedIdleTime+0x68>)
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	4b09      	ldr	r3, [pc, #36]	; (8005e50 <prvGetExpectedIdleTime+0x6c>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	1ad3      	subs	r3, r2, r3
 8005e2e:	607b      	str	r3, [r7, #4]
		}

		return xReturn;
 8005e30:	687b      	ldr	r3, [r7, #4]
	}
 8005e32:	4618      	mov	r0, r3
 8005e34:	370c      	adds	r7, #12
 8005e36:	46bd      	mov	sp, r7
 8005e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3c:	4770      	bx	lr
 8005e3e:	bf00      	nop
 8005e40:	20000cf0 	.word	0x20000cf0
 8005e44:	20000814 	.word	0x20000814
 8005e48:	20000818 	.word	0x20000818
 8005e4c:	20000d08 	.word	0x20000d08
 8005e50:	20000cec 	.word	0x20000cec

08005e54 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b084      	sub	sp, #16
 8005e58:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005e62:	4b42      	ldr	r3, [pc, #264]	; (8005f6c <xTaskResumeAll+0x118>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d10a      	bne.n	8005e80 <xTaskResumeAll+0x2c>
	__asm volatile
 8005e6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e6e:	f383 8811 	msr	BASEPRI, r3
 8005e72:	f3bf 8f6f 	isb	sy
 8005e76:	f3bf 8f4f 	dsb	sy
 8005e7a:	603b      	str	r3, [r7, #0]
}
 8005e7c:	bf00      	nop
 8005e7e:	e7fe      	b.n	8005e7e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005e80:	f001 f9b0 	bl	80071e4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005e84:	4b39      	ldr	r3, [pc, #228]	; (8005f6c <xTaskResumeAll+0x118>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	3b01      	subs	r3, #1
 8005e8a:	4a38      	ldr	r2, [pc, #224]	; (8005f6c <xTaskResumeAll+0x118>)
 8005e8c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e8e:	4b37      	ldr	r3, [pc, #220]	; (8005f6c <xTaskResumeAll+0x118>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d162      	bne.n	8005f5c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005e96:	4b36      	ldr	r3, [pc, #216]	; (8005f70 <xTaskResumeAll+0x11c>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d05e      	beq.n	8005f5c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e9e:	e02f      	b.n	8005f00 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ea0:	4b34      	ldr	r3, [pc, #208]	; (8005f74 <xTaskResumeAll+0x120>)
 8005ea2:	68db      	ldr	r3, [r3, #12]
 8005ea4:	68db      	ldr	r3, [r3, #12]
 8005ea6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	3318      	adds	r3, #24
 8005eac:	4618      	mov	r0, r3
 8005eae:	f7fe ff41 	bl	8004d34 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	3304      	adds	r3, #4
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f7fe ff3c 	bl	8004d34 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ec0:	4b2d      	ldr	r3, [pc, #180]	; (8005f78 <xTaskResumeAll+0x124>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	429a      	cmp	r2, r3
 8005ec6:	d903      	bls.n	8005ed0 <xTaskResumeAll+0x7c>
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ecc:	4a2a      	ldr	r2, [pc, #168]	; (8005f78 <xTaskResumeAll+0x124>)
 8005ece:	6013      	str	r3, [r2, #0]
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ed4:	4613      	mov	r3, r2
 8005ed6:	009b      	lsls	r3, r3, #2
 8005ed8:	4413      	add	r3, r2
 8005eda:	009b      	lsls	r3, r3, #2
 8005edc:	4a27      	ldr	r2, [pc, #156]	; (8005f7c <xTaskResumeAll+0x128>)
 8005ede:	441a      	add	r2, r3
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	3304      	adds	r3, #4
 8005ee4:	4619      	mov	r1, r3
 8005ee6:	4610      	mov	r0, r2
 8005ee8:	f7fe fec7 	bl	8004c7a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ef0:	4b23      	ldr	r3, [pc, #140]	; (8005f80 <xTaskResumeAll+0x12c>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ef6:	429a      	cmp	r2, r3
 8005ef8:	d302      	bcc.n	8005f00 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005efa:	4b22      	ldr	r3, [pc, #136]	; (8005f84 <xTaskResumeAll+0x130>)
 8005efc:	2201      	movs	r2, #1
 8005efe:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005f00:	4b1c      	ldr	r3, [pc, #112]	; (8005f74 <xTaskResumeAll+0x120>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d1cb      	bne.n	8005ea0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d001      	beq.n	8005f12 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005f0e:	f000 fbdf 	bl	80066d0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005f12:	4b1d      	ldr	r3, [pc, #116]	; (8005f88 <xTaskResumeAll+0x134>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d010      	beq.n	8005f40 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005f1e:	f000 f86f 	bl	8006000 <xTaskIncrementTick>
 8005f22:	4603      	mov	r3, r0
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d002      	beq.n	8005f2e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005f28:	4b16      	ldr	r3, [pc, #88]	; (8005f84 <xTaskResumeAll+0x130>)
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	3b01      	subs	r3, #1
 8005f32:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d1f1      	bne.n	8005f1e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005f3a:	4b13      	ldr	r3, [pc, #76]	; (8005f88 <xTaskResumeAll+0x134>)
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005f40:	4b10      	ldr	r3, [pc, #64]	; (8005f84 <xTaskResumeAll+0x130>)
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d009      	beq.n	8005f5c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005f48:	2301      	movs	r3, #1
 8005f4a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005f4c:	4b0f      	ldr	r3, [pc, #60]	; (8005f8c <xTaskResumeAll+0x138>)
 8005f4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f52:	601a      	str	r2, [r3, #0]
 8005f54:	f3bf 8f4f 	dsb	sy
 8005f58:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005f5c:	f001 f972 	bl	8007244 <vPortExitCritical>

	return xAlreadyYielded;
 8005f60:	68bb      	ldr	r3, [r7, #8]
}
 8005f62:	4618      	mov	r0, r3
 8005f64:	3710      	adds	r7, #16
 8005f66:	46bd      	mov	sp, r7
 8005f68:	bd80      	pop	{r7, pc}
 8005f6a:	bf00      	nop
 8005f6c:	20000d10 	.word	0x20000d10
 8005f70:	20000ce8 	.word	0x20000ce8
 8005f74:	20000ca8 	.word	0x20000ca8
 8005f78:	20000cf0 	.word	0x20000cf0
 8005f7c:	20000818 	.word	0x20000818
 8005f80:	20000814 	.word	0x20000814
 8005f84:	20000cfc 	.word	0x20000cfc
 8005f88:	20000cf8 	.word	0x20000cf8
 8005f8c:	e000ed04 	.word	0xe000ed04

08005f90 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005f90:	b480      	push	{r7}
 8005f92:	b083      	sub	sp, #12
 8005f94:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005f96:	4b05      	ldr	r3, [pc, #20]	; (8005fac <xTaskGetTickCount+0x1c>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005f9c:	687b      	ldr	r3, [r7, #4]
}
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	370c      	adds	r7, #12
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa8:	4770      	bx	lr
 8005faa:	bf00      	nop
 8005fac:	20000cec 	.word	0x20000cec

08005fb0 <vTaskStepTick>:
implementations require configUSE_TICKLESS_IDLE to be set to a value other than
1. */
#if ( configUSE_TICKLESS_IDLE != 0 )

	void vTaskStepTick( const TickType_t xTicksToJump )
	{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b085      	sub	sp, #20
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
		/* Correct the tick count value after a period during which the tick
		was suppressed.  Note this does *not* call the tick hook function for
		each stepped tick. */
		configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 8005fb8:	4b0f      	ldr	r3, [pc, #60]	; (8005ff8 <vTaskStepTick+0x48>)
 8005fba:	681a      	ldr	r2, [r3, #0]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	441a      	add	r2, r3
 8005fc0:	4b0e      	ldr	r3, [pc, #56]	; (8005ffc <vTaskStepTick+0x4c>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	429a      	cmp	r2, r3
 8005fc6:	d90a      	bls.n	8005fde <vTaskStepTick+0x2e>
	__asm volatile
 8005fc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fcc:	f383 8811 	msr	BASEPRI, r3
 8005fd0:	f3bf 8f6f 	isb	sy
 8005fd4:	f3bf 8f4f 	dsb	sy
 8005fd8:	60fb      	str	r3, [r7, #12]
}
 8005fda:	bf00      	nop
 8005fdc:	e7fe      	b.n	8005fdc <vTaskStepTick+0x2c>
		xTickCount += xTicksToJump;
 8005fde:	4b06      	ldr	r3, [pc, #24]	; (8005ff8 <vTaskStepTick+0x48>)
 8005fe0:	681a      	ldr	r2, [r3, #0]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	4413      	add	r3, r2
 8005fe6:	4a04      	ldr	r2, [pc, #16]	; (8005ff8 <vTaskStepTick+0x48>)
 8005fe8:	6013      	str	r3, [r2, #0]
		traceINCREASE_TICK_COUNT( xTicksToJump );
	}
 8005fea:	bf00      	nop
 8005fec:	3714      	adds	r7, #20
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff4:	4770      	bx	lr
 8005ff6:	bf00      	nop
 8005ff8:	20000cec 	.word	0x20000cec
 8005ffc:	20000d08 	.word	0x20000d08

08006000 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b086      	sub	sp, #24
 8006004:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006006:	2300      	movs	r3, #0
 8006008:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800600a:	4b4f      	ldr	r3, [pc, #316]	; (8006148 <xTaskIncrementTick+0x148>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	2b00      	cmp	r3, #0
 8006010:	f040 808f 	bne.w	8006132 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006014:	4b4d      	ldr	r3, [pc, #308]	; (800614c <xTaskIncrementTick+0x14c>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	3301      	adds	r3, #1
 800601a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800601c:	4a4b      	ldr	r2, [pc, #300]	; (800614c <xTaskIncrementTick+0x14c>)
 800601e:	693b      	ldr	r3, [r7, #16]
 8006020:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006022:	693b      	ldr	r3, [r7, #16]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d120      	bne.n	800606a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006028:	4b49      	ldr	r3, [pc, #292]	; (8006150 <xTaskIncrementTick+0x150>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d00a      	beq.n	8006048 <xTaskIncrementTick+0x48>
	__asm volatile
 8006032:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006036:	f383 8811 	msr	BASEPRI, r3
 800603a:	f3bf 8f6f 	isb	sy
 800603e:	f3bf 8f4f 	dsb	sy
 8006042:	603b      	str	r3, [r7, #0]
}
 8006044:	bf00      	nop
 8006046:	e7fe      	b.n	8006046 <xTaskIncrementTick+0x46>
 8006048:	4b41      	ldr	r3, [pc, #260]	; (8006150 <xTaskIncrementTick+0x150>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	60fb      	str	r3, [r7, #12]
 800604e:	4b41      	ldr	r3, [pc, #260]	; (8006154 <xTaskIncrementTick+0x154>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	4a3f      	ldr	r2, [pc, #252]	; (8006150 <xTaskIncrementTick+0x150>)
 8006054:	6013      	str	r3, [r2, #0]
 8006056:	4a3f      	ldr	r2, [pc, #252]	; (8006154 <xTaskIncrementTick+0x154>)
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	6013      	str	r3, [r2, #0]
 800605c:	4b3e      	ldr	r3, [pc, #248]	; (8006158 <xTaskIncrementTick+0x158>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	3301      	adds	r3, #1
 8006062:	4a3d      	ldr	r2, [pc, #244]	; (8006158 <xTaskIncrementTick+0x158>)
 8006064:	6013      	str	r3, [r2, #0]
 8006066:	f000 fb33 	bl	80066d0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800606a:	4b3c      	ldr	r3, [pc, #240]	; (800615c <xTaskIncrementTick+0x15c>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	693a      	ldr	r2, [r7, #16]
 8006070:	429a      	cmp	r2, r3
 8006072:	d349      	bcc.n	8006108 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006074:	4b36      	ldr	r3, [pc, #216]	; (8006150 <xTaskIncrementTick+0x150>)
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d104      	bne.n	8006088 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800607e:	4b37      	ldr	r3, [pc, #220]	; (800615c <xTaskIncrementTick+0x15c>)
 8006080:	f04f 32ff 	mov.w	r2, #4294967295
 8006084:	601a      	str	r2, [r3, #0]
					break;
 8006086:	e03f      	b.n	8006108 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006088:	4b31      	ldr	r3, [pc, #196]	; (8006150 <xTaskIncrementTick+0x150>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	68db      	ldr	r3, [r3, #12]
 800608e:	68db      	ldr	r3, [r3, #12]
 8006090:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006092:	68bb      	ldr	r3, [r7, #8]
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006098:	693a      	ldr	r2, [r7, #16]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	429a      	cmp	r2, r3
 800609e:	d203      	bcs.n	80060a8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80060a0:	4a2e      	ldr	r2, [pc, #184]	; (800615c <xTaskIncrementTick+0x15c>)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80060a6:	e02f      	b.n	8006108 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	3304      	adds	r3, #4
 80060ac:	4618      	mov	r0, r3
 80060ae:	f7fe fe41 	bl	8004d34 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d004      	beq.n	80060c4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	3318      	adds	r3, #24
 80060be:	4618      	mov	r0, r3
 80060c0:	f7fe fe38 	bl	8004d34 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060c8:	4b25      	ldr	r3, [pc, #148]	; (8006160 <xTaskIncrementTick+0x160>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d903      	bls.n	80060d8 <xTaskIncrementTick+0xd8>
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060d4:	4a22      	ldr	r2, [pc, #136]	; (8006160 <xTaskIncrementTick+0x160>)
 80060d6:	6013      	str	r3, [r2, #0]
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060dc:	4613      	mov	r3, r2
 80060de:	009b      	lsls	r3, r3, #2
 80060e0:	4413      	add	r3, r2
 80060e2:	009b      	lsls	r3, r3, #2
 80060e4:	4a1f      	ldr	r2, [pc, #124]	; (8006164 <xTaskIncrementTick+0x164>)
 80060e6:	441a      	add	r2, r3
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	3304      	adds	r3, #4
 80060ec:	4619      	mov	r1, r3
 80060ee:	4610      	mov	r0, r2
 80060f0:	f7fe fdc3 	bl	8004c7a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060f8:	4b1b      	ldr	r3, [pc, #108]	; (8006168 <xTaskIncrementTick+0x168>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060fe:	429a      	cmp	r2, r3
 8006100:	d3b8      	bcc.n	8006074 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006102:	2301      	movs	r3, #1
 8006104:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006106:	e7b5      	b.n	8006074 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006108:	4b17      	ldr	r3, [pc, #92]	; (8006168 <xTaskIncrementTick+0x168>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800610e:	4915      	ldr	r1, [pc, #84]	; (8006164 <xTaskIncrementTick+0x164>)
 8006110:	4613      	mov	r3, r2
 8006112:	009b      	lsls	r3, r3, #2
 8006114:	4413      	add	r3, r2
 8006116:	009b      	lsls	r3, r3, #2
 8006118:	440b      	add	r3, r1
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	2b01      	cmp	r3, #1
 800611e:	d901      	bls.n	8006124 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006120:	2301      	movs	r3, #1
 8006122:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006124:	4b11      	ldr	r3, [pc, #68]	; (800616c <xTaskIncrementTick+0x16c>)
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d007      	beq.n	800613c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800612c:	2301      	movs	r3, #1
 800612e:	617b      	str	r3, [r7, #20]
 8006130:	e004      	b.n	800613c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006132:	4b0f      	ldr	r3, [pc, #60]	; (8006170 <xTaskIncrementTick+0x170>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	3301      	adds	r3, #1
 8006138:	4a0d      	ldr	r2, [pc, #52]	; (8006170 <xTaskIncrementTick+0x170>)
 800613a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800613c:	697b      	ldr	r3, [r7, #20]
}
 800613e:	4618      	mov	r0, r3
 8006140:	3718      	adds	r7, #24
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}
 8006146:	bf00      	nop
 8006148:	20000d10 	.word	0x20000d10
 800614c:	20000cec 	.word	0x20000cec
 8006150:	20000ca0 	.word	0x20000ca0
 8006154:	20000ca4 	.word	0x20000ca4
 8006158:	20000d00 	.word	0x20000d00
 800615c:	20000d08 	.word	0x20000d08
 8006160:	20000cf0 	.word	0x20000cf0
 8006164:	20000818 	.word	0x20000818
 8006168:	20000814 	.word	0x20000814
 800616c:	20000cfc 	.word	0x20000cfc
 8006170:	20000cf8 	.word	0x20000cf8

08006174 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006174:	b480      	push	{r7}
 8006176:	b085      	sub	sp, #20
 8006178:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800617a:	4b2a      	ldr	r3, [pc, #168]	; (8006224 <vTaskSwitchContext+0xb0>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d003      	beq.n	800618a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006182:	4b29      	ldr	r3, [pc, #164]	; (8006228 <vTaskSwitchContext+0xb4>)
 8006184:	2201      	movs	r2, #1
 8006186:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006188:	e046      	b.n	8006218 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800618a:	4b27      	ldr	r3, [pc, #156]	; (8006228 <vTaskSwitchContext+0xb4>)
 800618c:	2200      	movs	r2, #0
 800618e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006190:	4b26      	ldr	r3, [pc, #152]	; (800622c <vTaskSwitchContext+0xb8>)
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	60fb      	str	r3, [r7, #12]
 8006196:	e010      	b.n	80061ba <vTaskSwitchContext+0x46>
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d10a      	bne.n	80061b4 <vTaskSwitchContext+0x40>
	__asm volatile
 800619e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061a2:	f383 8811 	msr	BASEPRI, r3
 80061a6:	f3bf 8f6f 	isb	sy
 80061aa:	f3bf 8f4f 	dsb	sy
 80061ae:	607b      	str	r3, [r7, #4]
}
 80061b0:	bf00      	nop
 80061b2:	e7fe      	b.n	80061b2 <vTaskSwitchContext+0x3e>
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	3b01      	subs	r3, #1
 80061b8:	60fb      	str	r3, [r7, #12]
 80061ba:	491d      	ldr	r1, [pc, #116]	; (8006230 <vTaskSwitchContext+0xbc>)
 80061bc:	68fa      	ldr	r2, [r7, #12]
 80061be:	4613      	mov	r3, r2
 80061c0:	009b      	lsls	r3, r3, #2
 80061c2:	4413      	add	r3, r2
 80061c4:	009b      	lsls	r3, r3, #2
 80061c6:	440b      	add	r3, r1
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d0e4      	beq.n	8006198 <vTaskSwitchContext+0x24>
 80061ce:	68fa      	ldr	r2, [r7, #12]
 80061d0:	4613      	mov	r3, r2
 80061d2:	009b      	lsls	r3, r3, #2
 80061d4:	4413      	add	r3, r2
 80061d6:	009b      	lsls	r3, r3, #2
 80061d8:	4a15      	ldr	r2, [pc, #84]	; (8006230 <vTaskSwitchContext+0xbc>)
 80061da:	4413      	add	r3, r2
 80061dc:	60bb      	str	r3, [r7, #8]
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	685a      	ldr	r2, [r3, #4]
 80061e4:	68bb      	ldr	r3, [r7, #8]
 80061e6:	605a      	str	r2, [r3, #4]
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	685a      	ldr	r2, [r3, #4]
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	3308      	adds	r3, #8
 80061f0:	429a      	cmp	r2, r3
 80061f2:	d104      	bne.n	80061fe <vTaskSwitchContext+0x8a>
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	685a      	ldr	r2, [r3, #4]
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	605a      	str	r2, [r3, #4]
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	68db      	ldr	r3, [r3, #12]
 8006204:	4a0b      	ldr	r2, [pc, #44]	; (8006234 <vTaskSwitchContext+0xc0>)
 8006206:	6013      	str	r3, [r2, #0]
 8006208:	4a08      	ldr	r2, [pc, #32]	; (800622c <vTaskSwitchContext+0xb8>)
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800620e:	4b09      	ldr	r3, [pc, #36]	; (8006234 <vTaskSwitchContext+0xc0>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	3354      	adds	r3, #84	; 0x54
 8006214:	4a08      	ldr	r2, [pc, #32]	; (8006238 <vTaskSwitchContext+0xc4>)
 8006216:	6013      	str	r3, [r2, #0]
}
 8006218:	bf00      	nop
 800621a:	3714      	adds	r7, #20
 800621c:	46bd      	mov	sp, r7
 800621e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006222:	4770      	bx	lr
 8006224:	20000d10 	.word	0x20000d10
 8006228:	20000cfc 	.word	0x20000cfc
 800622c:	20000cf0 	.word	0x20000cf0
 8006230:	20000818 	.word	0x20000818
 8006234:	20000814 	.word	0x20000814
 8006238:	20000010 	.word	0x20000010

0800623c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b084      	sub	sp, #16
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
 8006244:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d10a      	bne.n	8006262 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800624c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006250:	f383 8811 	msr	BASEPRI, r3
 8006254:	f3bf 8f6f 	isb	sy
 8006258:	f3bf 8f4f 	dsb	sy
 800625c:	60fb      	str	r3, [r7, #12]
}
 800625e:	bf00      	nop
 8006260:	e7fe      	b.n	8006260 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006262:	4b07      	ldr	r3, [pc, #28]	; (8006280 <vTaskPlaceOnEventList+0x44>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	3318      	adds	r3, #24
 8006268:	4619      	mov	r1, r3
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f7fe fd29 	bl	8004cc2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006270:	2101      	movs	r1, #1
 8006272:	6838      	ldr	r0, [r7, #0]
 8006274:	f000 fae8 	bl	8006848 <prvAddCurrentTaskToDelayedList>
}
 8006278:	bf00      	nop
 800627a:	3710      	adds	r7, #16
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}
 8006280:	20000814 	.word	0x20000814

08006284 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006284:	b580      	push	{r7, lr}
 8006286:	b086      	sub	sp, #24
 8006288:	af00      	add	r7, sp, #0
 800628a:	60f8      	str	r0, [r7, #12]
 800628c:	60b9      	str	r1, [r7, #8]
 800628e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d10a      	bne.n	80062ac <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8006296:	f04f 0350 	mov.w	r3, #80	; 0x50
 800629a:	f383 8811 	msr	BASEPRI, r3
 800629e:	f3bf 8f6f 	isb	sy
 80062a2:	f3bf 8f4f 	dsb	sy
 80062a6:	617b      	str	r3, [r7, #20]
}
 80062a8:	bf00      	nop
 80062aa:	e7fe      	b.n	80062aa <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80062ac:	4b0a      	ldr	r3, [pc, #40]	; (80062d8 <vTaskPlaceOnEventListRestricted+0x54>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	3318      	adds	r3, #24
 80062b2:	4619      	mov	r1, r3
 80062b4:	68f8      	ldr	r0, [r7, #12]
 80062b6:	f7fe fce0 	bl	8004c7a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d002      	beq.n	80062c6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80062c0:	f04f 33ff 	mov.w	r3, #4294967295
 80062c4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80062c6:	6879      	ldr	r1, [r7, #4]
 80062c8:	68b8      	ldr	r0, [r7, #8]
 80062ca:	f000 fabd 	bl	8006848 <prvAddCurrentTaskToDelayedList>
	}
 80062ce:	bf00      	nop
 80062d0:	3718      	adds	r7, #24
 80062d2:	46bd      	mov	sp, r7
 80062d4:	bd80      	pop	{r7, pc}
 80062d6:	bf00      	nop
 80062d8:	20000814 	.word	0x20000814

080062dc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b086      	sub	sp, #24
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	68db      	ldr	r3, [r3, #12]
 80062e8:	68db      	ldr	r3, [r3, #12]
 80062ea:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80062ec:	693b      	ldr	r3, [r7, #16]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d10a      	bne.n	8006308 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80062f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062f6:	f383 8811 	msr	BASEPRI, r3
 80062fa:	f3bf 8f6f 	isb	sy
 80062fe:	f3bf 8f4f 	dsb	sy
 8006302:	60fb      	str	r3, [r7, #12]
}
 8006304:	bf00      	nop
 8006306:	e7fe      	b.n	8006306 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	3318      	adds	r3, #24
 800630c:	4618      	mov	r0, r3
 800630e:	f7fe fd11 	bl	8004d34 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006312:	4b1f      	ldr	r3, [pc, #124]	; (8006390 <xTaskRemoveFromEventList+0xb4>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d11f      	bne.n	800635a <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	3304      	adds	r3, #4
 800631e:	4618      	mov	r0, r3
 8006320:	f7fe fd08 	bl	8004d34 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006328:	4b1a      	ldr	r3, [pc, #104]	; (8006394 <xTaskRemoveFromEventList+0xb8>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	429a      	cmp	r2, r3
 800632e:	d903      	bls.n	8006338 <xTaskRemoveFromEventList+0x5c>
 8006330:	693b      	ldr	r3, [r7, #16]
 8006332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006334:	4a17      	ldr	r2, [pc, #92]	; (8006394 <xTaskRemoveFromEventList+0xb8>)
 8006336:	6013      	str	r3, [r2, #0]
 8006338:	693b      	ldr	r3, [r7, #16]
 800633a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800633c:	4613      	mov	r3, r2
 800633e:	009b      	lsls	r3, r3, #2
 8006340:	4413      	add	r3, r2
 8006342:	009b      	lsls	r3, r3, #2
 8006344:	4a14      	ldr	r2, [pc, #80]	; (8006398 <xTaskRemoveFromEventList+0xbc>)
 8006346:	441a      	add	r2, r3
 8006348:	693b      	ldr	r3, [r7, #16]
 800634a:	3304      	adds	r3, #4
 800634c:	4619      	mov	r1, r3
 800634e:	4610      	mov	r0, r2
 8006350:	f7fe fc93 	bl	8004c7a <vListInsertEnd>
			normally left unchanged, because it is automatically reset to a new
			value when the tick count equals xNextTaskUnblockTime.  However if
			tickless idling is used it might be more important to enter sleep mode
			at the earliest possible time - so reset xNextTaskUnblockTime here to
			ensure it is updated at the earliest possible time. */
			prvResetNextTaskUnblockTime();
 8006354:	f000 f9bc 	bl	80066d0 <prvResetNextTaskUnblockTime>
 8006358:	e005      	b.n	8006366 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800635a:	693b      	ldr	r3, [r7, #16]
 800635c:	3318      	adds	r3, #24
 800635e:	4619      	mov	r1, r3
 8006360:	480e      	ldr	r0, [pc, #56]	; (800639c <xTaskRemoveFromEventList+0xc0>)
 8006362:	f7fe fc8a 	bl	8004c7a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006366:	693b      	ldr	r3, [r7, #16]
 8006368:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800636a:	4b0d      	ldr	r3, [pc, #52]	; (80063a0 <xTaskRemoveFromEventList+0xc4>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006370:	429a      	cmp	r2, r3
 8006372:	d905      	bls.n	8006380 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006374:	2301      	movs	r3, #1
 8006376:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006378:	4b0a      	ldr	r3, [pc, #40]	; (80063a4 <xTaskRemoveFromEventList+0xc8>)
 800637a:	2201      	movs	r2, #1
 800637c:	601a      	str	r2, [r3, #0]
 800637e:	e001      	b.n	8006384 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8006380:	2300      	movs	r3, #0
 8006382:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006384:	697b      	ldr	r3, [r7, #20]
}
 8006386:	4618      	mov	r0, r3
 8006388:	3718      	adds	r7, #24
 800638a:	46bd      	mov	sp, r7
 800638c:	bd80      	pop	{r7, pc}
 800638e:	bf00      	nop
 8006390:	20000d10 	.word	0x20000d10
 8006394:	20000cf0 	.word	0x20000cf0
 8006398:	20000818 	.word	0x20000818
 800639c:	20000ca8 	.word	0x20000ca8
 80063a0:	20000814 	.word	0x20000814
 80063a4:	20000cfc 	.word	0x20000cfc

080063a8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80063a8:	b480      	push	{r7}
 80063aa:	b083      	sub	sp, #12
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80063b0:	4b06      	ldr	r3, [pc, #24]	; (80063cc <vTaskInternalSetTimeOutState+0x24>)
 80063b2:	681a      	ldr	r2, [r3, #0]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80063b8:	4b05      	ldr	r3, [pc, #20]	; (80063d0 <vTaskInternalSetTimeOutState+0x28>)
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	605a      	str	r2, [r3, #4]
}
 80063c0:	bf00      	nop
 80063c2:	370c      	adds	r7, #12
 80063c4:	46bd      	mov	sp, r7
 80063c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ca:	4770      	bx	lr
 80063cc:	20000d00 	.word	0x20000d00
 80063d0:	20000cec 	.word	0x20000cec

080063d4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b088      	sub	sp, #32
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
 80063dc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d10a      	bne.n	80063fa <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80063e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063e8:	f383 8811 	msr	BASEPRI, r3
 80063ec:	f3bf 8f6f 	isb	sy
 80063f0:	f3bf 8f4f 	dsb	sy
 80063f4:	613b      	str	r3, [r7, #16]
}
 80063f6:	bf00      	nop
 80063f8:	e7fe      	b.n	80063f8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d10a      	bne.n	8006416 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006404:	f383 8811 	msr	BASEPRI, r3
 8006408:	f3bf 8f6f 	isb	sy
 800640c:	f3bf 8f4f 	dsb	sy
 8006410:	60fb      	str	r3, [r7, #12]
}
 8006412:	bf00      	nop
 8006414:	e7fe      	b.n	8006414 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006416:	f000 fee5 	bl	80071e4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800641a:	4b1d      	ldr	r3, [pc, #116]	; (8006490 <xTaskCheckForTimeOut+0xbc>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	69ba      	ldr	r2, [r7, #24]
 8006426:	1ad3      	subs	r3, r2, r3
 8006428:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006432:	d102      	bne.n	800643a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006434:	2300      	movs	r3, #0
 8006436:	61fb      	str	r3, [r7, #28]
 8006438:	e023      	b.n	8006482 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681a      	ldr	r2, [r3, #0]
 800643e:	4b15      	ldr	r3, [pc, #84]	; (8006494 <xTaskCheckForTimeOut+0xc0>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	429a      	cmp	r2, r3
 8006444:	d007      	beq.n	8006456 <xTaskCheckForTimeOut+0x82>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	685b      	ldr	r3, [r3, #4]
 800644a:	69ba      	ldr	r2, [r7, #24]
 800644c:	429a      	cmp	r2, r3
 800644e:	d302      	bcc.n	8006456 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006450:	2301      	movs	r3, #1
 8006452:	61fb      	str	r3, [r7, #28]
 8006454:	e015      	b.n	8006482 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	697a      	ldr	r2, [r7, #20]
 800645c:	429a      	cmp	r2, r3
 800645e:	d20b      	bcs.n	8006478 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	681a      	ldr	r2, [r3, #0]
 8006464:	697b      	ldr	r3, [r7, #20]
 8006466:	1ad2      	subs	r2, r2, r3
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800646c:	6878      	ldr	r0, [r7, #4]
 800646e:	f7ff ff9b 	bl	80063a8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006472:	2300      	movs	r3, #0
 8006474:	61fb      	str	r3, [r7, #28]
 8006476:	e004      	b.n	8006482 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	2200      	movs	r2, #0
 800647c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800647e:	2301      	movs	r3, #1
 8006480:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006482:	f000 fedf 	bl	8007244 <vPortExitCritical>

	return xReturn;
 8006486:	69fb      	ldr	r3, [r7, #28]
}
 8006488:	4618      	mov	r0, r3
 800648a:	3720      	adds	r7, #32
 800648c:	46bd      	mov	sp, r7
 800648e:	bd80      	pop	{r7, pc}
 8006490:	20000cec 	.word	0x20000cec
 8006494:	20000d00 	.word	0x20000d00

08006498 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006498:	b480      	push	{r7}
 800649a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800649c:	4b03      	ldr	r3, [pc, #12]	; (80064ac <vTaskMissedYield+0x14>)
 800649e:	2201      	movs	r2, #1
 80064a0:	601a      	str	r2, [r3, #0]
}
 80064a2:	bf00      	nop
 80064a4:	46bd      	mov	sp, r7
 80064a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064aa:	4770      	bx	lr
 80064ac:	20000cfc 	.word	0x20000cfc

080064b0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b084      	sub	sp, #16
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80064b8:	f000 f8a8 	bl	800660c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80064bc:	4b18      	ldr	r3, [pc, #96]	; (8006520 <prvIdleTask+0x70>)
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	2b01      	cmp	r3, #1
 80064c2:	d907      	bls.n	80064d4 <prvIdleTask+0x24>
			{
				taskYIELD();
 80064c4:	4b17      	ldr	r3, [pc, #92]	; (8006524 <prvIdleTask+0x74>)
 80064c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064ca:	601a      	str	r2, [r3, #0]
 80064cc:	f3bf 8f4f 	dsb	sy
 80064d0:	f3bf 8f6f 	isb	sy
			/* It is not desirable to suspend then resume the scheduler on
			each iteration of the idle task.  Therefore, a preliminary
			test of the expected idle time is performed without the
			scheduler suspended.  The result here is not necessarily
			valid. */
			xExpectedIdleTime = prvGetExpectedIdleTime();
 80064d4:	f7ff fc86 	bl	8005de4 <prvGetExpectedIdleTime>
 80064d8:	60f8      	str	r0, [r7, #12]

			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2b01      	cmp	r3, #1
 80064de:	d9eb      	bls.n	80064b8 <prvIdleTask+0x8>
			{
				vTaskSuspendAll();
 80064e0:	f7ff fc72 	bl	8005dc8 <vTaskSuspendAll>
				{
					/* Now the scheduler is suspended, the expected idle
					time can be sampled again, and this time its value can
					be used. */
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 80064e4:	4b10      	ldr	r3, [pc, #64]	; (8006528 <prvIdleTask+0x78>)
 80064e6:	681a      	ldr	r2, [r3, #0]
 80064e8:	4b10      	ldr	r3, [pc, #64]	; (800652c <prvIdleTask+0x7c>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	429a      	cmp	r2, r3
 80064ee:	d20a      	bcs.n	8006506 <prvIdleTask+0x56>
	__asm volatile
 80064f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064f4:	f383 8811 	msr	BASEPRI, r3
 80064f8:	f3bf 8f6f 	isb	sy
 80064fc:	f3bf 8f4f 	dsb	sy
 8006500:	60bb      	str	r3, [r7, #8]
}
 8006502:	bf00      	nop
 8006504:	e7fe      	b.n	8006504 <prvIdleTask+0x54>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 8006506:	f7ff fc6d 	bl	8005de4 <prvGetExpectedIdleTime>
 800650a:	60f8      	str	r0, [r7, #12]
					/* Define the following macro to set xExpectedIdleTime to 0
					if the application does not want
					portSUPPRESS_TICKS_AND_SLEEP() to be called. */
					configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING( xExpectedIdleTime );

					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	2b01      	cmp	r3, #1
 8006510:	d902      	bls.n	8006518 <prvIdleTask+0x68>
					{
						traceLOW_POWER_IDLE_BEGIN();
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 8006512:	68f8      	ldr	r0, [r7, #12]
 8006514:	f000 ff1a 	bl	800734c <vPortSuppressTicksAndSleep>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}
				( void ) xTaskResumeAll();
 8006518:	f7ff fc9c 	bl	8005e54 <xTaskResumeAll>
		prvCheckTasksWaitingTermination();
 800651c:	e7cc      	b.n	80064b8 <prvIdleTask+0x8>
 800651e:	bf00      	nop
 8006520:	20000818 	.word	0x20000818
 8006524:	e000ed04 	.word	0xe000ed04
 8006528:	20000d08 	.word	0x20000d08
 800652c:	20000cec 	.word	0x20000cec

08006530 <eTaskConfirmSleepModeStatus>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE != 0 )

	eSleepModeStatus eTaskConfirmSleepModeStatus( void )
	{
 8006530:	b480      	push	{r7}
 8006532:	b083      	sub	sp, #12
 8006534:	af00      	add	r7, sp, #0
	/* The idle task exists in addition to the application tasks. */
	const UBaseType_t uxNonApplicationTasks = 1;
 8006536:	2301      	movs	r3, #1
 8006538:	603b      	str	r3, [r7, #0]
	eSleepModeStatus eReturn = eStandardSleep;
 800653a:	2301      	movs	r3, #1
 800653c:	71fb      	strb	r3, [r7, #7]

		/* This function must be called from a critical section. */

		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 800653e:	4b0f      	ldr	r3, [pc, #60]	; (800657c <eTaskConfirmSleepModeStatus+0x4c>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d002      	beq.n	800654c <eTaskConfirmSleepModeStatus+0x1c>
		{
			/* A task was made ready while the scheduler was suspended. */
			eReturn = eAbortSleep;
 8006546:	2300      	movs	r3, #0
 8006548:	71fb      	strb	r3, [r7, #7]
 800654a:	e010      	b.n	800656e <eTaskConfirmSleepModeStatus+0x3e>
		}
		else if( xYieldPending != pdFALSE )
 800654c:	4b0c      	ldr	r3, [pc, #48]	; (8006580 <eTaskConfirmSleepModeStatus+0x50>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d002      	beq.n	800655a <eTaskConfirmSleepModeStatus+0x2a>
		{
			/* A yield was pended while the scheduler was suspended. */
			eReturn = eAbortSleep;
 8006554:	2300      	movs	r3, #0
 8006556:	71fb      	strb	r3, [r7, #7]
 8006558:	e009      	b.n	800656e <eTaskConfirmSleepModeStatus+0x3e>
		{
			/* If all the tasks are in the suspended list (which might mean they
			have an infinite block time rather than actually being suspended)
			then it is safe to turn all clocks off and just wait for external
			interrupts. */
			if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 800655a:	4b0a      	ldr	r3, [pc, #40]	; (8006584 <eTaskConfirmSleepModeStatus+0x54>)
 800655c:	681a      	ldr	r2, [r3, #0]
 800655e:	4b0a      	ldr	r3, [pc, #40]	; (8006588 <eTaskConfirmSleepModeStatus+0x58>)
 8006560:	6819      	ldr	r1, [r3, #0]
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	1acb      	subs	r3, r1, r3
 8006566:	429a      	cmp	r2, r3
 8006568:	d101      	bne.n	800656e <eTaskConfirmSleepModeStatus+0x3e>
			{
				eReturn = eNoTasksWaitingTimeout;
 800656a:	2302      	movs	r3, #2
 800656c:	71fb      	strb	r3, [r7, #7]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		return eReturn;
 800656e:	79fb      	ldrb	r3, [r7, #7]
	}
 8006570:	4618      	mov	r0, r3
 8006572:	370c      	adds	r7, #12
 8006574:	46bd      	mov	sp, r7
 8006576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657a:	4770      	bx	lr
 800657c:	20000ca8 	.word	0x20000ca8
 8006580:	20000cfc 	.word	0x20000cfc
 8006584:	20000cd4 	.word	0x20000cd4
 8006588:	20000ce8 	.word	0x20000ce8

0800658c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b082      	sub	sp, #8
 8006590:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006592:	2300      	movs	r3, #0
 8006594:	607b      	str	r3, [r7, #4]
 8006596:	e00c      	b.n	80065b2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006598:	687a      	ldr	r2, [r7, #4]
 800659a:	4613      	mov	r3, r2
 800659c:	009b      	lsls	r3, r3, #2
 800659e:	4413      	add	r3, r2
 80065a0:	009b      	lsls	r3, r3, #2
 80065a2:	4a12      	ldr	r2, [pc, #72]	; (80065ec <prvInitialiseTaskLists+0x60>)
 80065a4:	4413      	add	r3, r2
 80065a6:	4618      	mov	r0, r3
 80065a8:	f7fe fb3a 	bl	8004c20 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	3301      	adds	r3, #1
 80065b0:	607b      	str	r3, [r7, #4]
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2b37      	cmp	r3, #55	; 0x37
 80065b6:	d9ef      	bls.n	8006598 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80065b8:	480d      	ldr	r0, [pc, #52]	; (80065f0 <prvInitialiseTaskLists+0x64>)
 80065ba:	f7fe fb31 	bl	8004c20 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80065be:	480d      	ldr	r0, [pc, #52]	; (80065f4 <prvInitialiseTaskLists+0x68>)
 80065c0:	f7fe fb2e 	bl	8004c20 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80065c4:	480c      	ldr	r0, [pc, #48]	; (80065f8 <prvInitialiseTaskLists+0x6c>)
 80065c6:	f7fe fb2b 	bl	8004c20 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80065ca:	480c      	ldr	r0, [pc, #48]	; (80065fc <prvInitialiseTaskLists+0x70>)
 80065cc:	f7fe fb28 	bl	8004c20 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80065d0:	480b      	ldr	r0, [pc, #44]	; (8006600 <prvInitialiseTaskLists+0x74>)
 80065d2:	f7fe fb25 	bl	8004c20 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80065d6:	4b0b      	ldr	r3, [pc, #44]	; (8006604 <prvInitialiseTaskLists+0x78>)
 80065d8:	4a05      	ldr	r2, [pc, #20]	; (80065f0 <prvInitialiseTaskLists+0x64>)
 80065da:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80065dc:	4b0a      	ldr	r3, [pc, #40]	; (8006608 <prvInitialiseTaskLists+0x7c>)
 80065de:	4a05      	ldr	r2, [pc, #20]	; (80065f4 <prvInitialiseTaskLists+0x68>)
 80065e0:	601a      	str	r2, [r3, #0]
}
 80065e2:	bf00      	nop
 80065e4:	3708      	adds	r7, #8
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}
 80065ea:	bf00      	nop
 80065ec:	20000818 	.word	0x20000818
 80065f0:	20000c78 	.word	0x20000c78
 80065f4:	20000c8c 	.word	0x20000c8c
 80065f8:	20000ca8 	.word	0x20000ca8
 80065fc:	20000cbc 	.word	0x20000cbc
 8006600:	20000cd4 	.word	0x20000cd4
 8006604:	20000ca0 	.word	0x20000ca0
 8006608:	20000ca4 	.word	0x20000ca4

0800660c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b082      	sub	sp, #8
 8006610:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006612:	e019      	b.n	8006648 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006614:	f000 fde6 	bl	80071e4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006618:	4b10      	ldr	r3, [pc, #64]	; (800665c <prvCheckTasksWaitingTermination+0x50>)
 800661a:	68db      	ldr	r3, [r3, #12]
 800661c:	68db      	ldr	r3, [r3, #12]
 800661e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	3304      	adds	r3, #4
 8006624:	4618      	mov	r0, r3
 8006626:	f7fe fb85 	bl	8004d34 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800662a:	4b0d      	ldr	r3, [pc, #52]	; (8006660 <prvCheckTasksWaitingTermination+0x54>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	3b01      	subs	r3, #1
 8006630:	4a0b      	ldr	r2, [pc, #44]	; (8006660 <prvCheckTasksWaitingTermination+0x54>)
 8006632:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006634:	4b0b      	ldr	r3, [pc, #44]	; (8006664 <prvCheckTasksWaitingTermination+0x58>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	3b01      	subs	r3, #1
 800663a:	4a0a      	ldr	r2, [pc, #40]	; (8006664 <prvCheckTasksWaitingTermination+0x58>)
 800663c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800663e:	f000 fe01 	bl	8007244 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006642:	6878      	ldr	r0, [r7, #4]
 8006644:	f000 f810 	bl	8006668 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006648:	4b06      	ldr	r3, [pc, #24]	; (8006664 <prvCheckTasksWaitingTermination+0x58>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d1e1      	bne.n	8006614 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006650:	bf00      	nop
 8006652:	bf00      	nop
 8006654:	3708      	adds	r7, #8
 8006656:	46bd      	mov	sp, r7
 8006658:	bd80      	pop	{r7, pc}
 800665a:	bf00      	nop
 800665c:	20000cbc 	.word	0x20000cbc
 8006660:	20000ce8 	.word	0x20000ce8
 8006664:	20000cd0 	.word	0x20000cd0

08006668 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006668:	b580      	push	{r7, lr}
 800666a:	b084      	sub	sp, #16
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	3354      	adds	r3, #84	; 0x54
 8006674:	4618      	mov	r0, r3
 8006676:	f001 fa4f 	bl	8007b18 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8006680:	2b00      	cmp	r3, #0
 8006682:	d108      	bne.n	8006696 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006688:	4618      	mov	r0, r3
 800668a:	f001 f87d 	bl	8007788 <vPortFree>
				vPortFree( pxTCB );
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	f001 f87a 	bl	8007788 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006694:	e018      	b.n	80066c8 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800669c:	2b01      	cmp	r3, #1
 800669e:	d103      	bne.n	80066a8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80066a0:	6878      	ldr	r0, [r7, #4]
 80066a2:	f001 f871 	bl	8007788 <vPortFree>
	}
 80066a6:	e00f      	b.n	80066c8 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80066ae:	2b02      	cmp	r3, #2
 80066b0:	d00a      	beq.n	80066c8 <prvDeleteTCB+0x60>
	__asm volatile
 80066b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066b6:	f383 8811 	msr	BASEPRI, r3
 80066ba:	f3bf 8f6f 	isb	sy
 80066be:	f3bf 8f4f 	dsb	sy
 80066c2:	60fb      	str	r3, [r7, #12]
}
 80066c4:	bf00      	nop
 80066c6:	e7fe      	b.n	80066c6 <prvDeleteTCB+0x5e>
	}
 80066c8:	bf00      	nop
 80066ca:	3710      	adds	r7, #16
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bd80      	pop	{r7, pc}

080066d0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80066d0:	b480      	push	{r7}
 80066d2:	b083      	sub	sp, #12
 80066d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80066d6:	4b0c      	ldr	r3, [pc, #48]	; (8006708 <prvResetNextTaskUnblockTime+0x38>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d104      	bne.n	80066ea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80066e0:	4b0a      	ldr	r3, [pc, #40]	; (800670c <prvResetNextTaskUnblockTime+0x3c>)
 80066e2:	f04f 32ff 	mov.w	r2, #4294967295
 80066e6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80066e8:	e008      	b.n	80066fc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80066ea:	4b07      	ldr	r3, [pc, #28]	; (8006708 <prvResetNextTaskUnblockTime+0x38>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	68db      	ldr	r3, [r3, #12]
 80066f0:	68db      	ldr	r3, [r3, #12]
 80066f2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	4a04      	ldr	r2, [pc, #16]	; (800670c <prvResetNextTaskUnblockTime+0x3c>)
 80066fa:	6013      	str	r3, [r2, #0]
}
 80066fc:	bf00      	nop
 80066fe:	370c      	adds	r7, #12
 8006700:	46bd      	mov	sp, r7
 8006702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006706:	4770      	bx	lr
 8006708:	20000ca0 	.word	0x20000ca0
 800670c:	20000d08 	.word	0x20000d08

08006710 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8006710:	b480      	push	{r7}
 8006712:	b083      	sub	sp, #12
 8006714:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8006716:	4b05      	ldr	r3, [pc, #20]	; (800672c <xTaskGetCurrentTaskHandle+0x1c>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	607b      	str	r3, [r7, #4]

		return xReturn;
 800671c:	687b      	ldr	r3, [r7, #4]
	}
 800671e:	4618      	mov	r0, r3
 8006720:	370c      	adds	r7, #12
 8006722:	46bd      	mov	sp, r7
 8006724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006728:	4770      	bx	lr
 800672a:	bf00      	nop
 800672c:	20000814 	.word	0x20000814

08006730 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006730:	b480      	push	{r7}
 8006732:	b083      	sub	sp, #12
 8006734:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006736:	4b0b      	ldr	r3, [pc, #44]	; (8006764 <xTaskGetSchedulerState+0x34>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d102      	bne.n	8006744 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800673e:	2301      	movs	r3, #1
 8006740:	607b      	str	r3, [r7, #4]
 8006742:	e008      	b.n	8006756 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006744:	4b08      	ldr	r3, [pc, #32]	; (8006768 <xTaskGetSchedulerState+0x38>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d102      	bne.n	8006752 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800674c:	2302      	movs	r3, #2
 800674e:	607b      	str	r3, [r7, #4]
 8006750:	e001      	b.n	8006756 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006752:	2300      	movs	r3, #0
 8006754:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006756:	687b      	ldr	r3, [r7, #4]
	}
 8006758:	4618      	mov	r0, r3
 800675a:	370c      	adds	r7, #12
 800675c:	46bd      	mov	sp, r7
 800675e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006762:	4770      	bx	lr
 8006764:	20000cf4 	.word	0x20000cf4
 8006768:	20000d10 	.word	0x20000d10

0800676c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800676c:	b580      	push	{r7, lr}
 800676e:	b086      	sub	sp, #24
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006778:	2300      	movs	r3, #0
 800677a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d056      	beq.n	8006830 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006782:	4b2e      	ldr	r3, [pc, #184]	; (800683c <xTaskPriorityDisinherit+0xd0>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	693a      	ldr	r2, [r7, #16]
 8006788:	429a      	cmp	r2, r3
 800678a:	d00a      	beq.n	80067a2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800678c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006790:	f383 8811 	msr	BASEPRI, r3
 8006794:	f3bf 8f6f 	isb	sy
 8006798:	f3bf 8f4f 	dsb	sy
 800679c:	60fb      	str	r3, [r7, #12]
}
 800679e:	bf00      	nop
 80067a0:	e7fe      	b.n	80067a0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80067a2:	693b      	ldr	r3, [r7, #16]
 80067a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d10a      	bne.n	80067c0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80067aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067ae:	f383 8811 	msr	BASEPRI, r3
 80067b2:	f3bf 8f6f 	isb	sy
 80067b6:	f3bf 8f4f 	dsb	sy
 80067ba:	60bb      	str	r3, [r7, #8]
}
 80067bc:	bf00      	nop
 80067be:	e7fe      	b.n	80067be <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80067c0:	693b      	ldr	r3, [r7, #16]
 80067c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067c4:	1e5a      	subs	r2, r3, #1
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067d2:	429a      	cmp	r2, r3
 80067d4:	d02c      	beq.n	8006830 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d128      	bne.n	8006830 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80067de:	693b      	ldr	r3, [r7, #16]
 80067e0:	3304      	adds	r3, #4
 80067e2:	4618      	mov	r0, r3
 80067e4:	f7fe faa6 	bl	8004d34 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80067e8:	693b      	ldr	r3, [r7, #16]
 80067ea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80067ec:	693b      	ldr	r3, [r7, #16]
 80067ee:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80067f0:	693b      	ldr	r3, [r7, #16]
 80067f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067f4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80067fc:	693b      	ldr	r3, [r7, #16]
 80067fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006800:	4b0f      	ldr	r3, [pc, #60]	; (8006840 <xTaskPriorityDisinherit+0xd4>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	429a      	cmp	r2, r3
 8006806:	d903      	bls.n	8006810 <xTaskPriorityDisinherit+0xa4>
 8006808:	693b      	ldr	r3, [r7, #16]
 800680a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800680c:	4a0c      	ldr	r2, [pc, #48]	; (8006840 <xTaskPriorityDisinherit+0xd4>)
 800680e:	6013      	str	r3, [r2, #0]
 8006810:	693b      	ldr	r3, [r7, #16]
 8006812:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006814:	4613      	mov	r3, r2
 8006816:	009b      	lsls	r3, r3, #2
 8006818:	4413      	add	r3, r2
 800681a:	009b      	lsls	r3, r3, #2
 800681c:	4a09      	ldr	r2, [pc, #36]	; (8006844 <xTaskPriorityDisinherit+0xd8>)
 800681e:	441a      	add	r2, r3
 8006820:	693b      	ldr	r3, [r7, #16]
 8006822:	3304      	adds	r3, #4
 8006824:	4619      	mov	r1, r3
 8006826:	4610      	mov	r0, r2
 8006828:	f7fe fa27 	bl	8004c7a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800682c:	2301      	movs	r3, #1
 800682e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006830:	697b      	ldr	r3, [r7, #20]
	}
 8006832:	4618      	mov	r0, r3
 8006834:	3718      	adds	r7, #24
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}
 800683a:	bf00      	nop
 800683c:	20000814 	.word	0x20000814
 8006840:	20000cf0 	.word	0x20000cf0
 8006844:	20000818 	.word	0x20000818

08006848 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b084      	sub	sp, #16
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
 8006850:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006852:	4b21      	ldr	r3, [pc, #132]	; (80068d8 <prvAddCurrentTaskToDelayedList+0x90>)
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006858:	4b20      	ldr	r3, [pc, #128]	; (80068dc <prvAddCurrentTaskToDelayedList+0x94>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	3304      	adds	r3, #4
 800685e:	4618      	mov	r0, r3
 8006860:	f7fe fa68 	bl	8004d34 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	f1b3 3fff 	cmp.w	r3, #4294967295
 800686a:	d10a      	bne.n	8006882 <prvAddCurrentTaskToDelayedList+0x3a>
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d007      	beq.n	8006882 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006872:	4b1a      	ldr	r3, [pc, #104]	; (80068dc <prvAddCurrentTaskToDelayedList+0x94>)
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	3304      	adds	r3, #4
 8006878:	4619      	mov	r1, r3
 800687a:	4819      	ldr	r0, [pc, #100]	; (80068e0 <prvAddCurrentTaskToDelayedList+0x98>)
 800687c:	f7fe f9fd 	bl	8004c7a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006880:	e026      	b.n	80068d0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006882:	68fa      	ldr	r2, [r7, #12]
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	4413      	add	r3, r2
 8006888:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800688a:	4b14      	ldr	r3, [pc, #80]	; (80068dc <prvAddCurrentTaskToDelayedList+0x94>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	68ba      	ldr	r2, [r7, #8]
 8006890:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006892:	68ba      	ldr	r2, [r7, #8]
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	429a      	cmp	r2, r3
 8006898:	d209      	bcs.n	80068ae <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800689a:	4b12      	ldr	r3, [pc, #72]	; (80068e4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800689c:	681a      	ldr	r2, [r3, #0]
 800689e:	4b0f      	ldr	r3, [pc, #60]	; (80068dc <prvAddCurrentTaskToDelayedList+0x94>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	3304      	adds	r3, #4
 80068a4:	4619      	mov	r1, r3
 80068a6:	4610      	mov	r0, r2
 80068a8:	f7fe fa0b 	bl	8004cc2 <vListInsert>
}
 80068ac:	e010      	b.n	80068d0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80068ae:	4b0e      	ldr	r3, [pc, #56]	; (80068e8 <prvAddCurrentTaskToDelayedList+0xa0>)
 80068b0:	681a      	ldr	r2, [r3, #0]
 80068b2:	4b0a      	ldr	r3, [pc, #40]	; (80068dc <prvAddCurrentTaskToDelayedList+0x94>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	3304      	adds	r3, #4
 80068b8:	4619      	mov	r1, r3
 80068ba:	4610      	mov	r0, r2
 80068bc:	f7fe fa01 	bl	8004cc2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80068c0:	4b0a      	ldr	r3, [pc, #40]	; (80068ec <prvAddCurrentTaskToDelayedList+0xa4>)
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	68ba      	ldr	r2, [r7, #8]
 80068c6:	429a      	cmp	r2, r3
 80068c8:	d202      	bcs.n	80068d0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80068ca:	4a08      	ldr	r2, [pc, #32]	; (80068ec <prvAddCurrentTaskToDelayedList+0xa4>)
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	6013      	str	r3, [r2, #0]
}
 80068d0:	bf00      	nop
 80068d2:	3710      	adds	r7, #16
 80068d4:	46bd      	mov	sp, r7
 80068d6:	bd80      	pop	{r7, pc}
 80068d8:	20000cec 	.word	0x20000cec
 80068dc:	20000814 	.word	0x20000814
 80068e0:	20000cd4 	.word	0x20000cd4
 80068e4:	20000ca4 	.word	0x20000ca4
 80068e8:	20000ca0 	.word	0x20000ca0
 80068ec:	20000d08 	.word	0x20000d08

080068f0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b08a      	sub	sp, #40	; 0x28
 80068f4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80068f6:	2300      	movs	r3, #0
 80068f8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80068fa:	f000 fb07 	bl	8006f0c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80068fe:	4b1c      	ldr	r3, [pc, #112]	; (8006970 <xTimerCreateTimerTask+0x80>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d021      	beq.n	800694a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006906:	2300      	movs	r3, #0
 8006908:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800690a:	2300      	movs	r3, #0
 800690c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800690e:	1d3a      	adds	r2, r7, #4
 8006910:	f107 0108 	add.w	r1, r7, #8
 8006914:	f107 030c 	add.w	r3, r7, #12
 8006918:	4618      	mov	r0, r3
 800691a:	f7fe f967 	bl	8004bec <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800691e:	6879      	ldr	r1, [r7, #4]
 8006920:	68bb      	ldr	r3, [r7, #8]
 8006922:	68fa      	ldr	r2, [r7, #12]
 8006924:	9202      	str	r2, [sp, #8]
 8006926:	9301      	str	r3, [sp, #4]
 8006928:	2302      	movs	r3, #2
 800692a:	9300      	str	r3, [sp, #0]
 800692c:	2300      	movs	r3, #0
 800692e:	460a      	mov	r2, r1
 8006930:	4910      	ldr	r1, [pc, #64]	; (8006974 <xTimerCreateTimerTask+0x84>)
 8006932:	4811      	ldr	r0, [pc, #68]	; (8006978 <xTimerCreateTimerTask+0x88>)
 8006934:	f7fe ff14 	bl	8005760 <xTaskCreateStatic>
 8006938:	4603      	mov	r3, r0
 800693a:	4a10      	ldr	r2, [pc, #64]	; (800697c <xTimerCreateTimerTask+0x8c>)
 800693c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800693e:	4b0f      	ldr	r3, [pc, #60]	; (800697c <xTimerCreateTimerTask+0x8c>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d001      	beq.n	800694a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006946:	2301      	movs	r3, #1
 8006948:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d10a      	bne.n	8006966 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8006950:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006954:	f383 8811 	msr	BASEPRI, r3
 8006958:	f3bf 8f6f 	isb	sy
 800695c:	f3bf 8f4f 	dsb	sy
 8006960:	613b      	str	r3, [r7, #16]
}
 8006962:	bf00      	nop
 8006964:	e7fe      	b.n	8006964 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006966:	697b      	ldr	r3, [r7, #20]
}
 8006968:	4618      	mov	r0, r3
 800696a:	3718      	adds	r7, #24
 800696c:	46bd      	mov	sp, r7
 800696e:	bd80      	pop	{r7, pc}
 8006970:	20000d44 	.word	0x20000d44
 8006974:	080084b0 	.word	0x080084b0
 8006978:	08006ab5 	.word	0x08006ab5
 800697c:	20000d48 	.word	0x20000d48

08006980 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b08a      	sub	sp, #40	; 0x28
 8006984:	af00      	add	r7, sp, #0
 8006986:	60f8      	str	r0, [r7, #12]
 8006988:	60b9      	str	r1, [r7, #8]
 800698a:	607a      	str	r2, [r7, #4]
 800698c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800698e:	2300      	movs	r3, #0
 8006990:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	2b00      	cmp	r3, #0
 8006996:	d10a      	bne.n	80069ae <xTimerGenericCommand+0x2e>
	__asm volatile
 8006998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800699c:	f383 8811 	msr	BASEPRI, r3
 80069a0:	f3bf 8f6f 	isb	sy
 80069a4:	f3bf 8f4f 	dsb	sy
 80069a8:	623b      	str	r3, [r7, #32]
}
 80069aa:	bf00      	nop
 80069ac:	e7fe      	b.n	80069ac <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80069ae:	4b1a      	ldr	r3, [pc, #104]	; (8006a18 <xTimerGenericCommand+0x98>)
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d02a      	beq.n	8006a0c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80069b6:	68bb      	ldr	r3, [r7, #8]
 80069b8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	2b05      	cmp	r3, #5
 80069c6:	dc18      	bgt.n	80069fa <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80069c8:	f7ff feb2 	bl	8006730 <xTaskGetSchedulerState>
 80069cc:	4603      	mov	r3, r0
 80069ce:	2b02      	cmp	r3, #2
 80069d0:	d109      	bne.n	80069e6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80069d2:	4b11      	ldr	r3, [pc, #68]	; (8006a18 <xTimerGenericCommand+0x98>)
 80069d4:	6818      	ldr	r0, [r3, #0]
 80069d6:	f107 0110 	add.w	r1, r7, #16
 80069da:	2300      	movs	r3, #0
 80069dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069de:	f7fe fad7 	bl	8004f90 <xQueueGenericSend>
 80069e2:	6278      	str	r0, [r7, #36]	; 0x24
 80069e4:	e012      	b.n	8006a0c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80069e6:	4b0c      	ldr	r3, [pc, #48]	; (8006a18 <xTimerGenericCommand+0x98>)
 80069e8:	6818      	ldr	r0, [r3, #0]
 80069ea:	f107 0110 	add.w	r1, r7, #16
 80069ee:	2300      	movs	r3, #0
 80069f0:	2200      	movs	r2, #0
 80069f2:	f7fe facd 	bl	8004f90 <xQueueGenericSend>
 80069f6:	6278      	str	r0, [r7, #36]	; 0x24
 80069f8:	e008      	b.n	8006a0c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80069fa:	4b07      	ldr	r3, [pc, #28]	; (8006a18 <xTimerGenericCommand+0x98>)
 80069fc:	6818      	ldr	r0, [r3, #0]
 80069fe:	f107 0110 	add.w	r1, r7, #16
 8006a02:	2300      	movs	r3, #0
 8006a04:	683a      	ldr	r2, [r7, #0]
 8006a06:	f7fe fbc1 	bl	800518c <xQueueGenericSendFromISR>
 8006a0a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006a0e:	4618      	mov	r0, r3
 8006a10:	3728      	adds	r7, #40	; 0x28
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bd80      	pop	{r7, pc}
 8006a16:	bf00      	nop
 8006a18:	20000d44 	.word	0x20000d44

08006a1c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b088      	sub	sp, #32
 8006a20:	af02      	add	r7, sp, #8
 8006a22:	6078      	str	r0, [r7, #4]
 8006a24:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a26:	4b22      	ldr	r3, [pc, #136]	; (8006ab0 <prvProcessExpiredTimer+0x94>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	68db      	ldr	r3, [r3, #12]
 8006a2c:	68db      	ldr	r3, [r3, #12]
 8006a2e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006a30:	697b      	ldr	r3, [r7, #20]
 8006a32:	3304      	adds	r3, #4
 8006a34:	4618      	mov	r0, r3
 8006a36:	f7fe f97d 	bl	8004d34 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006a3a:	697b      	ldr	r3, [r7, #20]
 8006a3c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006a40:	f003 0304 	and.w	r3, r3, #4
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d022      	beq.n	8006a8e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006a48:	697b      	ldr	r3, [r7, #20]
 8006a4a:	699a      	ldr	r2, [r3, #24]
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	18d1      	adds	r1, r2, r3
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	683a      	ldr	r2, [r7, #0]
 8006a54:	6978      	ldr	r0, [r7, #20]
 8006a56:	f000 f8d1 	bl	8006bfc <prvInsertTimerInActiveList>
 8006a5a:	4603      	mov	r3, r0
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d01f      	beq.n	8006aa0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006a60:	2300      	movs	r3, #0
 8006a62:	9300      	str	r3, [sp, #0]
 8006a64:	2300      	movs	r3, #0
 8006a66:	687a      	ldr	r2, [r7, #4]
 8006a68:	2100      	movs	r1, #0
 8006a6a:	6978      	ldr	r0, [r7, #20]
 8006a6c:	f7ff ff88 	bl	8006980 <xTimerGenericCommand>
 8006a70:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006a72:	693b      	ldr	r3, [r7, #16]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d113      	bne.n	8006aa0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8006a78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a7c:	f383 8811 	msr	BASEPRI, r3
 8006a80:	f3bf 8f6f 	isb	sy
 8006a84:	f3bf 8f4f 	dsb	sy
 8006a88:	60fb      	str	r3, [r7, #12]
}
 8006a8a:	bf00      	nop
 8006a8c:	e7fe      	b.n	8006a8c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006a94:	f023 0301 	bic.w	r3, r3, #1
 8006a98:	b2da      	uxtb	r2, r3
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	6a1b      	ldr	r3, [r3, #32]
 8006aa4:	6978      	ldr	r0, [r7, #20]
 8006aa6:	4798      	blx	r3
}
 8006aa8:	bf00      	nop
 8006aaa:	3718      	adds	r7, #24
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}
 8006ab0:	20000d3c 	.word	0x20000d3c

08006ab4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b084      	sub	sp, #16
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006abc:	f107 0308 	add.w	r3, r7, #8
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	f000 f857 	bl	8006b74 <prvGetNextExpireTime>
 8006ac6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	4619      	mov	r1, r3
 8006acc:	68f8      	ldr	r0, [r7, #12]
 8006ace:	f000 f803 	bl	8006ad8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006ad2:	f000 f8d5 	bl	8006c80 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006ad6:	e7f1      	b.n	8006abc <prvTimerTask+0x8>

08006ad8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b084      	sub	sp, #16
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
 8006ae0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006ae2:	f7ff f971 	bl	8005dc8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006ae6:	f107 0308 	add.w	r3, r7, #8
 8006aea:	4618      	mov	r0, r3
 8006aec:	f000 f866 	bl	8006bbc <prvSampleTimeNow>
 8006af0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d130      	bne.n	8006b5a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d10a      	bne.n	8006b14 <prvProcessTimerOrBlockTask+0x3c>
 8006afe:	687a      	ldr	r2, [r7, #4]
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	429a      	cmp	r2, r3
 8006b04:	d806      	bhi.n	8006b14 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006b06:	f7ff f9a5 	bl	8005e54 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006b0a:	68f9      	ldr	r1, [r7, #12]
 8006b0c:	6878      	ldr	r0, [r7, #4]
 8006b0e:	f7ff ff85 	bl	8006a1c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006b12:	e024      	b.n	8006b5e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d008      	beq.n	8006b2c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006b1a:	4b13      	ldr	r3, [pc, #76]	; (8006b68 <prvProcessTimerOrBlockTask+0x90>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d101      	bne.n	8006b28 <prvProcessTimerOrBlockTask+0x50>
 8006b24:	2301      	movs	r3, #1
 8006b26:	e000      	b.n	8006b2a <prvProcessTimerOrBlockTask+0x52>
 8006b28:	2300      	movs	r3, #0
 8006b2a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006b2c:	4b0f      	ldr	r3, [pc, #60]	; (8006b6c <prvProcessTimerOrBlockTask+0x94>)
 8006b2e:	6818      	ldr	r0, [r3, #0]
 8006b30:	687a      	ldr	r2, [r7, #4]
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	1ad3      	subs	r3, r2, r3
 8006b36:	683a      	ldr	r2, [r7, #0]
 8006b38:	4619      	mov	r1, r3
 8006b3a:	f7fe fddd 	bl	80056f8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006b3e:	f7ff f989 	bl	8005e54 <xTaskResumeAll>
 8006b42:	4603      	mov	r3, r0
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d10a      	bne.n	8006b5e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006b48:	4b09      	ldr	r3, [pc, #36]	; (8006b70 <prvProcessTimerOrBlockTask+0x98>)
 8006b4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b4e:	601a      	str	r2, [r3, #0]
 8006b50:	f3bf 8f4f 	dsb	sy
 8006b54:	f3bf 8f6f 	isb	sy
}
 8006b58:	e001      	b.n	8006b5e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006b5a:	f7ff f97b 	bl	8005e54 <xTaskResumeAll>
}
 8006b5e:	bf00      	nop
 8006b60:	3710      	adds	r7, #16
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd80      	pop	{r7, pc}
 8006b66:	bf00      	nop
 8006b68:	20000d40 	.word	0x20000d40
 8006b6c:	20000d44 	.word	0x20000d44
 8006b70:	e000ed04 	.word	0xe000ed04

08006b74 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006b74:	b480      	push	{r7}
 8006b76:	b085      	sub	sp, #20
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006b7c:	4b0e      	ldr	r3, [pc, #56]	; (8006bb8 <prvGetNextExpireTime+0x44>)
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d101      	bne.n	8006b8a <prvGetNextExpireTime+0x16>
 8006b86:	2201      	movs	r2, #1
 8006b88:	e000      	b.n	8006b8c <prvGetNextExpireTime+0x18>
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d105      	bne.n	8006ba4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006b98:	4b07      	ldr	r3, [pc, #28]	; (8006bb8 <prvGetNextExpireTime+0x44>)
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	68db      	ldr	r3, [r3, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	60fb      	str	r3, [r7, #12]
 8006ba2:	e001      	b.n	8006ba8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
}
 8006baa:	4618      	mov	r0, r3
 8006bac:	3714      	adds	r7, #20
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb4:	4770      	bx	lr
 8006bb6:	bf00      	nop
 8006bb8:	20000d3c 	.word	0x20000d3c

08006bbc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b084      	sub	sp, #16
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006bc4:	f7ff f9e4 	bl	8005f90 <xTaskGetTickCount>
 8006bc8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006bca:	4b0b      	ldr	r3, [pc, #44]	; (8006bf8 <prvSampleTimeNow+0x3c>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	68fa      	ldr	r2, [r7, #12]
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d205      	bcs.n	8006be0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006bd4:	f000 f936 	bl	8006e44 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2201      	movs	r2, #1
 8006bdc:	601a      	str	r2, [r3, #0]
 8006bde:	e002      	b.n	8006be6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2200      	movs	r2, #0
 8006be4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006be6:	4a04      	ldr	r2, [pc, #16]	; (8006bf8 <prvSampleTimeNow+0x3c>)
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006bec:	68fb      	ldr	r3, [r7, #12]
}
 8006bee:	4618      	mov	r0, r3
 8006bf0:	3710      	adds	r7, #16
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	bd80      	pop	{r7, pc}
 8006bf6:	bf00      	nop
 8006bf8:	20000d4c 	.word	0x20000d4c

08006bfc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b086      	sub	sp, #24
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	60f8      	str	r0, [r7, #12]
 8006c04:	60b9      	str	r1, [r7, #8]
 8006c06:	607a      	str	r2, [r7, #4]
 8006c08:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	68ba      	ldr	r2, [r7, #8]
 8006c12:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	68fa      	ldr	r2, [r7, #12]
 8006c18:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006c1a:	68ba      	ldr	r2, [r7, #8]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	429a      	cmp	r2, r3
 8006c20:	d812      	bhi.n	8006c48 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c22:	687a      	ldr	r2, [r7, #4]
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	1ad2      	subs	r2, r2, r3
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	699b      	ldr	r3, [r3, #24]
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	d302      	bcc.n	8006c36 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006c30:	2301      	movs	r3, #1
 8006c32:	617b      	str	r3, [r7, #20]
 8006c34:	e01b      	b.n	8006c6e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006c36:	4b10      	ldr	r3, [pc, #64]	; (8006c78 <prvInsertTimerInActiveList+0x7c>)
 8006c38:	681a      	ldr	r2, [r3, #0]
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	3304      	adds	r3, #4
 8006c3e:	4619      	mov	r1, r3
 8006c40:	4610      	mov	r0, r2
 8006c42:	f7fe f83e 	bl	8004cc2 <vListInsert>
 8006c46:	e012      	b.n	8006c6e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006c48:	687a      	ldr	r2, [r7, #4]
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	429a      	cmp	r2, r3
 8006c4e:	d206      	bcs.n	8006c5e <prvInsertTimerInActiveList+0x62>
 8006c50:	68ba      	ldr	r2, [r7, #8]
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	429a      	cmp	r2, r3
 8006c56:	d302      	bcc.n	8006c5e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006c58:	2301      	movs	r3, #1
 8006c5a:	617b      	str	r3, [r7, #20]
 8006c5c:	e007      	b.n	8006c6e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006c5e:	4b07      	ldr	r3, [pc, #28]	; (8006c7c <prvInsertTimerInActiveList+0x80>)
 8006c60:	681a      	ldr	r2, [r3, #0]
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	3304      	adds	r3, #4
 8006c66:	4619      	mov	r1, r3
 8006c68:	4610      	mov	r0, r2
 8006c6a:	f7fe f82a 	bl	8004cc2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006c6e:	697b      	ldr	r3, [r7, #20]
}
 8006c70:	4618      	mov	r0, r3
 8006c72:	3718      	adds	r7, #24
 8006c74:	46bd      	mov	sp, r7
 8006c76:	bd80      	pop	{r7, pc}
 8006c78:	20000d40 	.word	0x20000d40
 8006c7c:	20000d3c 	.word	0x20000d3c

08006c80 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b08e      	sub	sp, #56	; 0x38
 8006c84:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006c86:	e0ca      	b.n	8006e1e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	da18      	bge.n	8006cc0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006c8e:	1d3b      	adds	r3, r7, #4
 8006c90:	3304      	adds	r3, #4
 8006c92:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006c94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d10a      	bne.n	8006cb0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8006c9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c9e:	f383 8811 	msr	BASEPRI, r3
 8006ca2:	f3bf 8f6f 	isb	sy
 8006ca6:	f3bf 8f4f 	dsb	sy
 8006caa:	61fb      	str	r3, [r7, #28]
}
 8006cac:	bf00      	nop
 8006cae:	e7fe      	b.n	8006cae <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006cb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006cb6:	6850      	ldr	r0, [r2, #4]
 8006cb8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006cba:	6892      	ldr	r2, [r2, #8]
 8006cbc:	4611      	mov	r1, r2
 8006cbe:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	f2c0 80aa 	blt.w	8006e1c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cce:	695b      	ldr	r3, [r3, #20]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d004      	beq.n	8006cde <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006cd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cd6:	3304      	adds	r3, #4
 8006cd8:	4618      	mov	r0, r3
 8006cda:	f7fe f82b 	bl	8004d34 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006cde:	463b      	mov	r3, r7
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	f7ff ff6b 	bl	8006bbc <prvSampleTimeNow>
 8006ce6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2b09      	cmp	r3, #9
 8006cec:	f200 8097 	bhi.w	8006e1e <prvProcessReceivedCommands+0x19e>
 8006cf0:	a201      	add	r2, pc, #4	; (adr r2, 8006cf8 <prvProcessReceivedCommands+0x78>)
 8006cf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cf6:	bf00      	nop
 8006cf8:	08006d21 	.word	0x08006d21
 8006cfc:	08006d21 	.word	0x08006d21
 8006d00:	08006d21 	.word	0x08006d21
 8006d04:	08006d95 	.word	0x08006d95
 8006d08:	08006da9 	.word	0x08006da9
 8006d0c:	08006df3 	.word	0x08006df3
 8006d10:	08006d21 	.word	0x08006d21
 8006d14:	08006d21 	.word	0x08006d21
 8006d18:	08006d95 	.word	0x08006d95
 8006d1c:	08006da9 	.word	0x08006da9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006d20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d22:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006d26:	f043 0301 	orr.w	r3, r3, #1
 8006d2a:	b2da      	uxtb	r2, r3
 8006d2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d2e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006d32:	68ba      	ldr	r2, [r7, #8]
 8006d34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d36:	699b      	ldr	r3, [r3, #24]
 8006d38:	18d1      	adds	r1, r2, r3
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d3e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006d40:	f7ff ff5c 	bl	8006bfc <prvInsertTimerInActiveList>
 8006d44:	4603      	mov	r3, r0
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d069      	beq.n	8006e1e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006d4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d4c:	6a1b      	ldr	r3, [r3, #32]
 8006d4e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006d50:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006d52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d54:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006d58:	f003 0304 	and.w	r3, r3, #4
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d05e      	beq.n	8006e1e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006d60:	68ba      	ldr	r2, [r7, #8]
 8006d62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d64:	699b      	ldr	r3, [r3, #24]
 8006d66:	441a      	add	r2, r3
 8006d68:	2300      	movs	r3, #0
 8006d6a:	9300      	str	r3, [sp, #0]
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	2100      	movs	r1, #0
 8006d70:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006d72:	f7ff fe05 	bl	8006980 <xTimerGenericCommand>
 8006d76:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006d78:	6a3b      	ldr	r3, [r7, #32]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d14f      	bne.n	8006e1e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8006d7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d82:	f383 8811 	msr	BASEPRI, r3
 8006d86:	f3bf 8f6f 	isb	sy
 8006d8a:	f3bf 8f4f 	dsb	sy
 8006d8e:	61bb      	str	r3, [r7, #24]
}
 8006d90:	bf00      	nop
 8006d92:	e7fe      	b.n	8006d92 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006d94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d96:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006d9a:	f023 0301 	bic.w	r3, r3, #1
 8006d9e:	b2da      	uxtb	r2, r3
 8006da0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006da2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8006da6:	e03a      	b.n	8006e1e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006da8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006daa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006dae:	f043 0301 	orr.w	r3, r3, #1
 8006db2:	b2da      	uxtb	r2, r3
 8006db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006db6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006dba:	68ba      	ldr	r2, [r7, #8]
 8006dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dbe:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006dc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dc2:	699b      	ldr	r3, [r3, #24]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d10a      	bne.n	8006dde <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8006dc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dcc:	f383 8811 	msr	BASEPRI, r3
 8006dd0:	f3bf 8f6f 	isb	sy
 8006dd4:	f3bf 8f4f 	dsb	sy
 8006dd8:	617b      	str	r3, [r7, #20]
}
 8006dda:	bf00      	nop
 8006ddc:	e7fe      	b.n	8006ddc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006dde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006de0:	699a      	ldr	r2, [r3, #24]
 8006de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de4:	18d1      	adds	r1, r2, r3
 8006de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006dea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006dec:	f7ff ff06 	bl	8006bfc <prvInsertTimerInActiveList>
					break;
 8006df0:	e015      	b.n	8006e1e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006df2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006df4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006df8:	f003 0302 	and.w	r3, r3, #2
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d103      	bne.n	8006e08 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8006e00:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006e02:	f000 fcc1 	bl	8007788 <vPortFree>
 8006e06:	e00a      	b.n	8006e1e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006e08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e0a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006e0e:	f023 0301 	bic.w	r3, r3, #1
 8006e12:	b2da      	uxtb	r2, r3
 8006e14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e16:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006e1a:	e000      	b.n	8006e1e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006e1c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006e1e:	4b08      	ldr	r3, [pc, #32]	; (8006e40 <prvProcessReceivedCommands+0x1c0>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	1d39      	adds	r1, r7, #4
 8006e24:	2200      	movs	r2, #0
 8006e26:	4618      	mov	r0, r3
 8006e28:	f7fe fa4c 	bl	80052c4 <xQueueReceive>
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	f47f af2a 	bne.w	8006c88 <prvProcessReceivedCommands+0x8>
	}
}
 8006e34:	bf00      	nop
 8006e36:	bf00      	nop
 8006e38:	3730      	adds	r7, #48	; 0x30
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bd80      	pop	{r7, pc}
 8006e3e:	bf00      	nop
 8006e40:	20000d44 	.word	0x20000d44

08006e44 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b088      	sub	sp, #32
 8006e48:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006e4a:	e048      	b.n	8006ede <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006e4c:	4b2d      	ldr	r3, [pc, #180]	; (8006f04 <prvSwitchTimerLists+0xc0>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	68db      	ldr	r3, [r3, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e56:	4b2b      	ldr	r3, [pc, #172]	; (8006f04 <prvSwitchTimerLists+0xc0>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	68db      	ldr	r3, [r3, #12]
 8006e5c:	68db      	ldr	r3, [r3, #12]
 8006e5e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	3304      	adds	r3, #4
 8006e64:	4618      	mov	r0, r3
 8006e66:	f7fd ff65 	bl	8004d34 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	6a1b      	ldr	r3, [r3, #32]
 8006e6e:	68f8      	ldr	r0, [r7, #12]
 8006e70:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006e78:	f003 0304 	and.w	r3, r3, #4
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d02e      	beq.n	8006ede <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	699b      	ldr	r3, [r3, #24]
 8006e84:	693a      	ldr	r2, [r7, #16]
 8006e86:	4413      	add	r3, r2
 8006e88:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006e8a:	68ba      	ldr	r2, [r7, #8]
 8006e8c:	693b      	ldr	r3, [r7, #16]
 8006e8e:	429a      	cmp	r2, r3
 8006e90:	d90e      	bls.n	8006eb0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	68ba      	ldr	r2, [r7, #8]
 8006e96:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	68fa      	ldr	r2, [r7, #12]
 8006e9c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006e9e:	4b19      	ldr	r3, [pc, #100]	; (8006f04 <prvSwitchTimerLists+0xc0>)
 8006ea0:	681a      	ldr	r2, [r3, #0]
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	3304      	adds	r3, #4
 8006ea6:	4619      	mov	r1, r3
 8006ea8:	4610      	mov	r0, r2
 8006eaa:	f7fd ff0a 	bl	8004cc2 <vListInsert>
 8006eae:	e016      	b.n	8006ede <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	9300      	str	r3, [sp, #0]
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	693a      	ldr	r2, [r7, #16]
 8006eb8:	2100      	movs	r1, #0
 8006eba:	68f8      	ldr	r0, [r7, #12]
 8006ebc:	f7ff fd60 	bl	8006980 <xTimerGenericCommand>
 8006ec0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d10a      	bne.n	8006ede <prvSwitchTimerLists+0x9a>
	__asm volatile
 8006ec8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ecc:	f383 8811 	msr	BASEPRI, r3
 8006ed0:	f3bf 8f6f 	isb	sy
 8006ed4:	f3bf 8f4f 	dsb	sy
 8006ed8:	603b      	str	r3, [r7, #0]
}
 8006eda:	bf00      	nop
 8006edc:	e7fe      	b.n	8006edc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006ede:	4b09      	ldr	r3, [pc, #36]	; (8006f04 <prvSwitchTimerLists+0xc0>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d1b1      	bne.n	8006e4c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006ee8:	4b06      	ldr	r3, [pc, #24]	; (8006f04 <prvSwitchTimerLists+0xc0>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006eee:	4b06      	ldr	r3, [pc, #24]	; (8006f08 <prvSwitchTimerLists+0xc4>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	4a04      	ldr	r2, [pc, #16]	; (8006f04 <prvSwitchTimerLists+0xc0>)
 8006ef4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006ef6:	4a04      	ldr	r2, [pc, #16]	; (8006f08 <prvSwitchTimerLists+0xc4>)
 8006ef8:	697b      	ldr	r3, [r7, #20]
 8006efa:	6013      	str	r3, [r2, #0]
}
 8006efc:	bf00      	nop
 8006efe:	3718      	adds	r7, #24
 8006f00:	46bd      	mov	sp, r7
 8006f02:	bd80      	pop	{r7, pc}
 8006f04:	20000d3c 	.word	0x20000d3c
 8006f08:	20000d40 	.word	0x20000d40

08006f0c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b082      	sub	sp, #8
 8006f10:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006f12:	f000 f967 	bl	80071e4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006f16:	4b15      	ldr	r3, [pc, #84]	; (8006f6c <prvCheckForValidListAndQueue+0x60>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d120      	bne.n	8006f60 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006f1e:	4814      	ldr	r0, [pc, #80]	; (8006f70 <prvCheckForValidListAndQueue+0x64>)
 8006f20:	f7fd fe7e 	bl	8004c20 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006f24:	4813      	ldr	r0, [pc, #76]	; (8006f74 <prvCheckForValidListAndQueue+0x68>)
 8006f26:	f7fd fe7b 	bl	8004c20 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006f2a:	4b13      	ldr	r3, [pc, #76]	; (8006f78 <prvCheckForValidListAndQueue+0x6c>)
 8006f2c:	4a10      	ldr	r2, [pc, #64]	; (8006f70 <prvCheckForValidListAndQueue+0x64>)
 8006f2e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006f30:	4b12      	ldr	r3, [pc, #72]	; (8006f7c <prvCheckForValidListAndQueue+0x70>)
 8006f32:	4a10      	ldr	r2, [pc, #64]	; (8006f74 <prvCheckForValidListAndQueue+0x68>)
 8006f34:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006f36:	2300      	movs	r3, #0
 8006f38:	9300      	str	r3, [sp, #0]
 8006f3a:	4b11      	ldr	r3, [pc, #68]	; (8006f80 <prvCheckForValidListAndQueue+0x74>)
 8006f3c:	4a11      	ldr	r2, [pc, #68]	; (8006f84 <prvCheckForValidListAndQueue+0x78>)
 8006f3e:	2110      	movs	r1, #16
 8006f40:	200a      	movs	r0, #10
 8006f42:	f7fd ff89 	bl	8004e58 <xQueueGenericCreateStatic>
 8006f46:	4603      	mov	r3, r0
 8006f48:	4a08      	ldr	r2, [pc, #32]	; (8006f6c <prvCheckForValidListAndQueue+0x60>)
 8006f4a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006f4c:	4b07      	ldr	r3, [pc, #28]	; (8006f6c <prvCheckForValidListAndQueue+0x60>)
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d005      	beq.n	8006f60 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006f54:	4b05      	ldr	r3, [pc, #20]	; (8006f6c <prvCheckForValidListAndQueue+0x60>)
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	490b      	ldr	r1, [pc, #44]	; (8006f88 <prvCheckForValidListAndQueue+0x7c>)
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	f7fe fba2 	bl	80056a4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006f60:	f000 f970 	bl	8007244 <vPortExitCritical>
}
 8006f64:	bf00      	nop
 8006f66:	46bd      	mov	sp, r7
 8006f68:	bd80      	pop	{r7, pc}
 8006f6a:	bf00      	nop
 8006f6c:	20000d44 	.word	0x20000d44
 8006f70:	20000d14 	.word	0x20000d14
 8006f74:	20000d28 	.word	0x20000d28
 8006f78:	20000d3c 	.word	0x20000d3c
 8006f7c:	20000d40 	.word	0x20000d40
 8006f80:	20000df0 	.word	0x20000df0
 8006f84:	20000d50 	.word	0x20000d50
 8006f88:	080084b8 	.word	0x080084b8

08006f8c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006f8c:	b480      	push	{r7}
 8006f8e:	b085      	sub	sp, #20
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	60f8      	str	r0, [r7, #12]
 8006f94:	60b9      	str	r1, [r7, #8]
 8006f96:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	3b04      	subs	r3, #4
 8006f9c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006fa4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	3b04      	subs	r3, #4
 8006faa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	f023 0201 	bic.w	r2, r3, #1
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	3b04      	subs	r3, #4
 8006fba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006fbc:	4a0c      	ldr	r2, [pc, #48]	; (8006ff0 <pxPortInitialiseStack+0x64>)
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	3b14      	subs	r3, #20
 8006fc6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006fc8:	687a      	ldr	r2, [r7, #4]
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	3b04      	subs	r3, #4
 8006fd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	f06f 0202 	mvn.w	r2, #2
 8006fda:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	3b20      	subs	r3, #32
 8006fe0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	3714      	adds	r7, #20
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fee:	4770      	bx	lr
 8006ff0:	08006ff5 	.word	0x08006ff5

08006ff4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	b085      	sub	sp, #20
 8006ff8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006ffe:	4b12      	ldr	r3, [pc, #72]	; (8007048 <prvTaskExitError+0x54>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007006:	d00a      	beq.n	800701e <prvTaskExitError+0x2a>
	__asm volatile
 8007008:	f04f 0350 	mov.w	r3, #80	; 0x50
 800700c:	f383 8811 	msr	BASEPRI, r3
 8007010:	f3bf 8f6f 	isb	sy
 8007014:	f3bf 8f4f 	dsb	sy
 8007018:	60fb      	str	r3, [r7, #12]
}
 800701a:	bf00      	nop
 800701c:	e7fe      	b.n	800701c <prvTaskExitError+0x28>
	__asm volatile
 800701e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007022:	f383 8811 	msr	BASEPRI, r3
 8007026:	f3bf 8f6f 	isb	sy
 800702a:	f3bf 8f4f 	dsb	sy
 800702e:	60bb      	str	r3, [r7, #8]
}
 8007030:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007032:	bf00      	nop
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d0fc      	beq.n	8007034 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800703a:	bf00      	nop
 800703c:	bf00      	nop
 800703e:	3714      	adds	r7, #20
 8007040:	46bd      	mov	sp, r7
 8007042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007046:	4770      	bx	lr
 8007048:	2000000c 	.word	0x2000000c
 800704c:	00000000 	.word	0x00000000

08007050 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007050:	4b07      	ldr	r3, [pc, #28]	; (8007070 <pxCurrentTCBConst2>)
 8007052:	6819      	ldr	r1, [r3, #0]
 8007054:	6808      	ldr	r0, [r1, #0]
 8007056:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800705a:	f380 8809 	msr	PSP, r0
 800705e:	f3bf 8f6f 	isb	sy
 8007062:	f04f 0000 	mov.w	r0, #0
 8007066:	f380 8811 	msr	BASEPRI, r0
 800706a:	4770      	bx	lr
 800706c:	f3af 8000 	nop.w

08007070 <pxCurrentTCBConst2>:
 8007070:	20000814 	.word	0x20000814
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007074:	bf00      	nop
 8007076:	bf00      	nop

08007078 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007078:	4808      	ldr	r0, [pc, #32]	; (800709c <prvPortStartFirstTask+0x24>)
 800707a:	6800      	ldr	r0, [r0, #0]
 800707c:	6800      	ldr	r0, [r0, #0]
 800707e:	f380 8808 	msr	MSP, r0
 8007082:	f04f 0000 	mov.w	r0, #0
 8007086:	f380 8814 	msr	CONTROL, r0
 800708a:	b662      	cpsie	i
 800708c:	b661      	cpsie	f
 800708e:	f3bf 8f4f 	dsb	sy
 8007092:	f3bf 8f6f 	isb	sy
 8007096:	df00      	svc	0
 8007098:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800709a:	bf00      	nop
 800709c:	e000ed08 	.word	0xe000ed08

080070a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b086      	sub	sp, #24
 80070a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80070a6:	4b46      	ldr	r3, [pc, #280]	; (80071c0 <xPortStartScheduler+0x120>)
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4a46      	ldr	r2, [pc, #280]	; (80071c4 <xPortStartScheduler+0x124>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d10a      	bne.n	80070c6 <xPortStartScheduler+0x26>
	__asm volatile
 80070b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070b4:	f383 8811 	msr	BASEPRI, r3
 80070b8:	f3bf 8f6f 	isb	sy
 80070bc:	f3bf 8f4f 	dsb	sy
 80070c0:	613b      	str	r3, [r7, #16]
}
 80070c2:	bf00      	nop
 80070c4:	e7fe      	b.n	80070c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80070c6:	4b3e      	ldr	r3, [pc, #248]	; (80071c0 <xPortStartScheduler+0x120>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	4a3f      	ldr	r2, [pc, #252]	; (80071c8 <xPortStartScheduler+0x128>)
 80070cc:	4293      	cmp	r3, r2
 80070ce:	d10a      	bne.n	80070e6 <xPortStartScheduler+0x46>
	__asm volatile
 80070d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070d4:	f383 8811 	msr	BASEPRI, r3
 80070d8:	f3bf 8f6f 	isb	sy
 80070dc:	f3bf 8f4f 	dsb	sy
 80070e0:	60fb      	str	r3, [r7, #12]
}
 80070e2:	bf00      	nop
 80070e4:	e7fe      	b.n	80070e4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80070e6:	4b39      	ldr	r3, [pc, #228]	; (80071cc <xPortStartScheduler+0x12c>)
 80070e8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80070ea:	697b      	ldr	r3, [r7, #20]
 80070ec:	781b      	ldrb	r3, [r3, #0]
 80070ee:	b2db      	uxtb	r3, r3
 80070f0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80070f2:	697b      	ldr	r3, [r7, #20]
 80070f4:	22ff      	movs	r2, #255	; 0xff
 80070f6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	781b      	ldrb	r3, [r3, #0]
 80070fc:	b2db      	uxtb	r3, r3
 80070fe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007100:	78fb      	ldrb	r3, [r7, #3]
 8007102:	b2db      	uxtb	r3, r3
 8007104:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007108:	b2da      	uxtb	r2, r3
 800710a:	4b31      	ldr	r3, [pc, #196]	; (80071d0 <xPortStartScheduler+0x130>)
 800710c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800710e:	4b31      	ldr	r3, [pc, #196]	; (80071d4 <xPortStartScheduler+0x134>)
 8007110:	2207      	movs	r2, #7
 8007112:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007114:	e009      	b.n	800712a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007116:	4b2f      	ldr	r3, [pc, #188]	; (80071d4 <xPortStartScheduler+0x134>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	3b01      	subs	r3, #1
 800711c:	4a2d      	ldr	r2, [pc, #180]	; (80071d4 <xPortStartScheduler+0x134>)
 800711e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007120:	78fb      	ldrb	r3, [r7, #3]
 8007122:	b2db      	uxtb	r3, r3
 8007124:	005b      	lsls	r3, r3, #1
 8007126:	b2db      	uxtb	r3, r3
 8007128:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800712a:	78fb      	ldrb	r3, [r7, #3]
 800712c:	b2db      	uxtb	r3, r3
 800712e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007132:	2b80      	cmp	r3, #128	; 0x80
 8007134:	d0ef      	beq.n	8007116 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007136:	4b27      	ldr	r3, [pc, #156]	; (80071d4 <xPortStartScheduler+0x134>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f1c3 0307 	rsb	r3, r3, #7
 800713e:	2b04      	cmp	r3, #4
 8007140:	d00a      	beq.n	8007158 <xPortStartScheduler+0xb8>
	__asm volatile
 8007142:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007146:	f383 8811 	msr	BASEPRI, r3
 800714a:	f3bf 8f6f 	isb	sy
 800714e:	f3bf 8f4f 	dsb	sy
 8007152:	60bb      	str	r3, [r7, #8]
}
 8007154:	bf00      	nop
 8007156:	e7fe      	b.n	8007156 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007158:	4b1e      	ldr	r3, [pc, #120]	; (80071d4 <xPortStartScheduler+0x134>)
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	021b      	lsls	r3, r3, #8
 800715e:	4a1d      	ldr	r2, [pc, #116]	; (80071d4 <xPortStartScheduler+0x134>)
 8007160:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007162:	4b1c      	ldr	r3, [pc, #112]	; (80071d4 <xPortStartScheduler+0x134>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800716a:	4a1a      	ldr	r2, [pc, #104]	; (80071d4 <xPortStartScheduler+0x134>)
 800716c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	b2da      	uxtb	r2, r3
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007176:	4b18      	ldr	r3, [pc, #96]	; (80071d8 <xPortStartScheduler+0x138>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	4a17      	ldr	r2, [pc, #92]	; (80071d8 <xPortStartScheduler+0x138>)
 800717c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007180:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007182:	4b15      	ldr	r3, [pc, #84]	; (80071d8 <xPortStartScheduler+0x138>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	4a14      	ldr	r2, [pc, #80]	; (80071d8 <xPortStartScheduler+0x138>)
 8007188:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800718c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800718e:	f000 f9a9 	bl	80074e4 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007192:	4b12      	ldr	r3, [pc, #72]	; (80071dc <xPortStartScheduler+0x13c>)
 8007194:	2200      	movs	r2, #0
 8007196:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007198:	f000 f9e0 	bl	800755c <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800719c:	4b10      	ldr	r3, [pc, #64]	; (80071e0 <xPortStartScheduler+0x140>)
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4a0f      	ldr	r2, [pc, #60]	; (80071e0 <xPortStartScheduler+0x140>)
 80071a2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80071a6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80071a8:	f7ff ff66 	bl	8007078 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80071ac:	f7fe ffe2 	bl	8006174 <vTaskSwitchContext>
	prvTaskExitError();
 80071b0:	f7ff ff20 	bl	8006ff4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80071b4:	2300      	movs	r3, #0
}
 80071b6:	4618      	mov	r0, r3
 80071b8:	3718      	adds	r7, #24
 80071ba:	46bd      	mov	sp, r7
 80071bc:	bd80      	pop	{r7, pc}
 80071be:	bf00      	nop
 80071c0:	e000ed00 	.word	0xe000ed00
 80071c4:	410fc271 	.word	0x410fc271
 80071c8:	410fc270 	.word	0x410fc270
 80071cc:	e000e400 	.word	0xe000e400
 80071d0:	20000e4c 	.word	0x20000e4c
 80071d4:	20000e50 	.word	0x20000e50
 80071d8:	e000ed20 	.word	0xe000ed20
 80071dc:	2000000c 	.word	0x2000000c
 80071e0:	e000ef34 	.word	0xe000ef34

080071e4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80071e4:	b480      	push	{r7}
 80071e6:	b083      	sub	sp, #12
 80071e8:	af00      	add	r7, sp, #0
	__asm volatile
 80071ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071ee:	f383 8811 	msr	BASEPRI, r3
 80071f2:	f3bf 8f6f 	isb	sy
 80071f6:	f3bf 8f4f 	dsb	sy
 80071fa:	607b      	str	r3, [r7, #4]
}
 80071fc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80071fe:	4b0f      	ldr	r3, [pc, #60]	; (800723c <vPortEnterCritical+0x58>)
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	3301      	adds	r3, #1
 8007204:	4a0d      	ldr	r2, [pc, #52]	; (800723c <vPortEnterCritical+0x58>)
 8007206:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007208:	4b0c      	ldr	r3, [pc, #48]	; (800723c <vPortEnterCritical+0x58>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	2b01      	cmp	r3, #1
 800720e:	d10f      	bne.n	8007230 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007210:	4b0b      	ldr	r3, [pc, #44]	; (8007240 <vPortEnterCritical+0x5c>)
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	b2db      	uxtb	r3, r3
 8007216:	2b00      	cmp	r3, #0
 8007218:	d00a      	beq.n	8007230 <vPortEnterCritical+0x4c>
	__asm volatile
 800721a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800721e:	f383 8811 	msr	BASEPRI, r3
 8007222:	f3bf 8f6f 	isb	sy
 8007226:	f3bf 8f4f 	dsb	sy
 800722a:	603b      	str	r3, [r7, #0]
}
 800722c:	bf00      	nop
 800722e:	e7fe      	b.n	800722e <vPortEnterCritical+0x4a>
	}
}
 8007230:	bf00      	nop
 8007232:	370c      	adds	r7, #12
 8007234:	46bd      	mov	sp, r7
 8007236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723a:	4770      	bx	lr
 800723c:	2000000c 	.word	0x2000000c
 8007240:	e000ed04 	.word	0xe000ed04

08007244 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007244:	b480      	push	{r7}
 8007246:	b083      	sub	sp, #12
 8007248:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800724a:	4b12      	ldr	r3, [pc, #72]	; (8007294 <vPortExitCritical+0x50>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d10a      	bne.n	8007268 <vPortExitCritical+0x24>
	__asm volatile
 8007252:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007256:	f383 8811 	msr	BASEPRI, r3
 800725a:	f3bf 8f6f 	isb	sy
 800725e:	f3bf 8f4f 	dsb	sy
 8007262:	607b      	str	r3, [r7, #4]
}
 8007264:	bf00      	nop
 8007266:	e7fe      	b.n	8007266 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007268:	4b0a      	ldr	r3, [pc, #40]	; (8007294 <vPortExitCritical+0x50>)
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	3b01      	subs	r3, #1
 800726e:	4a09      	ldr	r2, [pc, #36]	; (8007294 <vPortExitCritical+0x50>)
 8007270:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007272:	4b08      	ldr	r3, [pc, #32]	; (8007294 <vPortExitCritical+0x50>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d105      	bne.n	8007286 <vPortExitCritical+0x42>
 800727a:	2300      	movs	r3, #0
 800727c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	f383 8811 	msr	BASEPRI, r3
}
 8007284:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007286:	bf00      	nop
 8007288:	370c      	adds	r7, #12
 800728a:	46bd      	mov	sp, r7
 800728c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007290:	4770      	bx	lr
 8007292:	bf00      	nop
 8007294:	2000000c 	.word	0x2000000c
	...

080072a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80072a0:	f3ef 8009 	mrs	r0, PSP
 80072a4:	f3bf 8f6f 	isb	sy
 80072a8:	4b15      	ldr	r3, [pc, #84]	; (8007300 <pxCurrentTCBConst>)
 80072aa:	681a      	ldr	r2, [r3, #0]
 80072ac:	f01e 0f10 	tst.w	lr, #16
 80072b0:	bf08      	it	eq
 80072b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80072b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072ba:	6010      	str	r0, [r2, #0]
 80072bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80072c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80072c4:	f380 8811 	msr	BASEPRI, r0
 80072c8:	f3bf 8f4f 	dsb	sy
 80072cc:	f3bf 8f6f 	isb	sy
 80072d0:	f7fe ff50 	bl	8006174 <vTaskSwitchContext>
 80072d4:	f04f 0000 	mov.w	r0, #0
 80072d8:	f380 8811 	msr	BASEPRI, r0
 80072dc:	bc09      	pop	{r0, r3}
 80072de:	6819      	ldr	r1, [r3, #0]
 80072e0:	6808      	ldr	r0, [r1, #0]
 80072e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072e6:	f01e 0f10 	tst.w	lr, #16
 80072ea:	bf08      	it	eq
 80072ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80072f0:	f380 8809 	msr	PSP, r0
 80072f4:	f3bf 8f6f 	isb	sy
 80072f8:	4770      	bx	lr
 80072fa:	bf00      	nop
 80072fc:	f3af 8000 	nop.w

08007300 <pxCurrentTCBConst>:
 8007300:	20000814 	.word	0x20000814
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007304:	bf00      	nop
 8007306:	bf00      	nop

08007308 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b082      	sub	sp, #8
 800730c:	af00      	add	r7, sp, #0
	__asm volatile
 800730e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007312:	f383 8811 	msr	BASEPRI, r3
 8007316:	f3bf 8f6f 	isb	sy
 800731a:	f3bf 8f4f 	dsb	sy
 800731e:	607b      	str	r3, [r7, #4]
}
 8007320:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007322:	f7fe fe6d 	bl	8006000 <xTaskIncrementTick>
 8007326:	4603      	mov	r3, r0
 8007328:	2b00      	cmp	r3, #0
 800732a:	d003      	beq.n	8007334 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800732c:	4b06      	ldr	r3, [pc, #24]	; (8007348 <xPortSysTickHandler+0x40>)
 800732e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007332:	601a      	str	r2, [r3, #0]
 8007334:	2300      	movs	r3, #0
 8007336:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	f383 8811 	msr	BASEPRI, r3
}
 800733e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007340:	bf00      	nop
 8007342:	3708      	adds	r7, #8
 8007344:	46bd      	mov	sp, r7
 8007346:	bd80      	pop	{r7, pc}
 8007348:	e000ed04 	.word	0xe000ed04

0800734c <vPortSuppressTicksAndSleep>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE == 1 )

	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
	{
 800734c:	b580      	push	{r7, lr}
 800734e:	b088      	sub	sp, #32
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements;
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 8007354:	4b5d      	ldr	r3, [pc, #372]	; (80074cc <vPortSuppressTicksAndSleep+0x180>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	687a      	ldr	r2, [r7, #4]
 800735a:	429a      	cmp	r2, r3
 800735c:	d902      	bls.n	8007364 <vPortSuppressTicksAndSleep+0x18>
		{
			xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
 800735e:	4b5b      	ldr	r3, [pc, #364]	; (80074cc <vPortSuppressTicksAndSleep+0x180>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	607b      	str	r3, [r7, #4]

		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
		is accounted for as best it can be, but using the tickless mode will
		inevitably result in some tiny drift of the time maintained by the
		kernel with respect to calendar time. */
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 8007364:	4b5a      	ldr	r3, [pc, #360]	; (80074d0 <vPortSuppressTicksAndSleep+0x184>)
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	4a59      	ldr	r2, [pc, #356]	; (80074d0 <vPortSuppressTicksAndSleep+0x184>)
 800736a:	f023 0301 	bic.w	r3, r3, #1
 800736e:	6013      	str	r3, [r2, #0]

		/* Calculate the reload value required to wait xExpectedIdleTime
		tick periods.  -1 is used because this code will execute part way
		through one of the tick periods. */
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 8007370:	4b58      	ldr	r3, [pc, #352]	; (80074d4 <vPortSuppressTicksAndSleep+0x188>)
 8007372:	681a      	ldr	r2, [r3, #0]
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	3b01      	subs	r3, #1
 8007378:	4957      	ldr	r1, [pc, #348]	; (80074d8 <vPortSuppressTicksAndSleep+0x18c>)
 800737a:	6809      	ldr	r1, [r1, #0]
 800737c:	fb01 f303 	mul.w	r3, r1, r3
 8007380:	4413      	add	r3, r2
 8007382:	61fb      	str	r3, [r7, #28]
		if( ulReloadValue > ulStoppedTimerCompensation )
 8007384:	4b55      	ldr	r3, [pc, #340]	; (80074dc <vPortSuppressTicksAndSleep+0x190>)
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	69fa      	ldr	r2, [r7, #28]
 800738a:	429a      	cmp	r2, r3
 800738c:	d904      	bls.n	8007398 <vPortSuppressTicksAndSleep+0x4c>
		{
			ulReloadValue -= ulStoppedTimerCompensation;
 800738e:	4b53      	ldr	r3, [pc, #332]	; (80074dc <vPortSuppressTicksAndSleep+0x190>)
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	69fa      	ldr	r2, [r7, #28]
 8007394:	1ad3      	subs	r3, r2, r3
 8007396:	61fb      	str	r3, [r7, #28]
		}

		/* Enter a critical section but don't use the taskENTER_CRITICAL()
		method as that will mask interrupts that should exit sleep mode. */
		__asm volatile( "cpsid i" ::: "memory" );
 8007398:	b672      	cpsid	i
		__asm volatile( "dsb" );
 800739a:	f3bf 8f4f 	dsb	sy
		__asm volatile( "isb" );
 800739e:	f3bf 8f6f 	isb	sy

		/* If a context switch is pending or a task is waiting for the scheduler
		to be unsuspended then abandon the low power entry. */
		if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 80073a2:	f7ff f8c5 	bl	8006530 <eTaskConfirmSleepModeStatus>
 80073a6:	4603      	mov	r3, r0
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d110      	bne.n	80073ce <vPortSuppressTicksAndSleep+0x82>
		{
			/* Restart from whatever is left in the count register to complete
			this tick period. */
			portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 80073ac:	4b49      	ldr	r3, [pc, #292]	; (80074d4 <vPortSuppressTicksAndSleep+0x188>)
 80073ae:	4a4c      	ldr	r2, [pc, #304]	; (80074e0 <vPortSuppressTicksAndSleep+0x194>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	6013      	str	r3, [r2, #0]

			/* Restart SysTick. */
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 80073b4:	4b46      	ldr	r3, [pc, #280]	; (80074d0 <vPortSuppressTicksAndSleep+0x184>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4a45      	ldr	r2, [pc, #276]	; (80074d0 <vPortSuppressTicksAndSleep+0x184>)
 80073ba:	f043 0301 	orr.w	r3, r3, #1
 80073be:	6013      	str	r3, [r2, #0]

			/* Reset the reload register to the value required for normal tick
			periods. */
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 80073c0:	4b45      	ldr	r3, [pc, #276]	; (80074d8 <vPortSuppressTicksAndSleep+0x18c>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4a46      	ldr	r2, [pc, #280]	; (80074e0 <vPortSuppressTicksAndSleep+0x194>)
 80073c6:	3b01      	subs	r3, #1
 80073c8:	6013      	str	r3, [r2, #0]

			/* Re-enable interrupts - see comments above the cpsid instruction()
			above. */
			__asm volatile( "cpsie i" ::: "memory" );
 80073ca:	b662      	cpsie	i
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;

			/* Exit with interrupts enabled. */
			__asm volatile( "cpsie i" ::: "memory" );
		}
	}
 80073cc:	e079      	b.n	80074c2 <vPortSuppressTicksAndSleep+0x176>
			portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
 80073ce:	4a44      	ldr	r2, [pc, #272]	; (80074e0 <vPortSuppressTicksAndSleep+0x194>)
 80073d0:	69fb      	ldr	r3, [r7, #28]
 80073d2:	6013      	str	r3, [r2, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80073d4:	4b3f      	ldr	r3, [pc, #252]	; (80074d4 <vPortSuppressTicksAndSleep+0x188>)
 80073d6:	2200      	movs	r2, #0
 80073d8:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 80073da:	4b3d      	ldr	r3, [pc, #244]	; (80074d0 <vPortSuppressTicksAndSleep+0x184>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	4a3c      	ldr	r2, [pc, #240]	; (80074d0 <vPortSuppressTicksAndSleep+0x184>)
 80073e0:	f043 0301 	orr.w	r3, r3, #1
 80073e4:	6013      	str	r3, [r2, #0]
			xModifiableIdleTime = xExpectedIdleTime;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	613b      	str	r3, [r7, #16]
			configPRE_SLEEP_PROCESSING( xModifiableIdleTime );
 80073ea:	2300      	movs	r3, #0
 80073ec:	613b      	str	r3, [r7, #16]
 80073ee:	6938      	ldr	r0, [r7, #16]
 80073f0:	f7f9 f8e2 	bl	80005b8 <PreSleepProcessing>
			if( xModifiableIdleTime > 0 )
 80073f4:	693b      	ldr	r3, [r7, #16]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d004      	beq.n	8007404 <vPortSuppressTicksAndSleep+0xb8>
				__asm volatile( "dsb" ::: "memory" );
 80073fa:	f3bf 8f4f 	dsb	sy
				__asm volatile( "wfi" );
 80073fe:	bf30      	wfi
				__asm volatile( "isb" );
 8007400:	f3bf 8f6f 	isb	sy
			configPOST_SLEEP_PROCESSING( xExpectedIdleTime );
 8007404:	6878      	ldr	r0, [r7, #4]
 8007406:	f7f9 f8e1 	bl	80005cc <PostSleepProcessing>
			__asm volatile( "cpsie i" ::: "memory" );
 800740a:	b662      	cpsie	i
			__asm volatile( "dsb" );
 800740c:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 8007410:	f3bf 8f6f 	isb	sy
			__asm volatile( "cpsid i" ::: "memory" );
 8007414:	b672      	cpsid	i
			__asm volatile( "dsb" );
 8007416:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 800741a:	f3bf 8f6f 	isb	sy
			portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT );
 800741e:	4b2c      	ldr	r3, [pc, #176]	; (80074d0 <vPortSuppressTicksAndSleep+0x184>)
 8007420:	2206      	movs	r2, #6
 8007422:	601a      	str	r2, [r3, #0]
			if( ( portNVIC_SYSTICK_CTRL_REG & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
 8007424:	4b2a      	ldr	r3, [pc, #168]	; (80074d0 <vPortSuppressTicksAndSleep+0x184>)
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800742c:	2b00      	cmp	r3, #0
 800742e:	d01d      	beq.n	800746c <vPortSuppressTicksAndSleep+0x120>
				ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 8007430:	4b29      	ldr	r3, [pc, #164]	; (80074d8 <vPortSuppressTicksAndSleep+0x18c>)
 8007432:	681a      	ldr	r2, [r3, #0]
 8007434:	4b27      	ldr	r3, [pc, #156]	; (80074d4 <vPortSuppressTicksAndSleep+0x188>)
 8007436:	6819      	ldr	r1, [r3, #0]
 8007438:	69fb      	ldr	r3, [r7, #28]
 800743a:	1acb      	subs	r3, r1, r3
 800743c:	4413      	add	r3, r2
 800743e:	3b01      	subs	r3, #1
 8007440:	617b      	str	r3, [r7, #20]
				if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 8007442:	4b26      	ldr	r3, [pc, #152]	; (80074dc <vPortSuppressTicksAndSleep+0x190>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	697a      	ldr	r2, [r7, #20]
 8007448:	429a      	cmp	r2, r3
 800744a:	d304      	bcc.n	8007456 <vPortSuppressTicksAndSleep+0x10a>
 800744c:	4b22      	ldr	r3, [pc, #136]	; (80074d8 <vPortSuppressTicksAndSleep+0x18c>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	697a      	ldr	r2, [r7, #20]
 8007452:	429a      	cmp	r2, r3
 8007454:	d903      	bls.n	800745e <vPortSuppressTicksAndSleep+0x112>
					ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
 8007456:	4b20      	ldr	r3, [pc, #128]	; (80074d8 <vPortSuppressTicksAndSleep+0x18c>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	3b01      	subs	r3, #1
 800745c:	617b      	str	r3, [r7, #20]
				portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
 800745e:	4a20      	ldr	r2, [pc, #128]	; (80074e0 <vPortSuppressTicksAndSleep+0x194>)
 8007460:	697b      	ldr	r3, [r7, #20]
 8007462:	6013      	str	r3, [r2, #0]
				ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	3b01      	subs	r3, #1
 8007468:	61bb      	str	r3, [r7, #24]
 800746a:	e018      	b.n	800749e <vPortSuppressTicksAndSleep+0x152>
				ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
 800746c:	4b1a      	ldr	r3, [pc, #104]	; (80074d8 <vPortSuppressTicksAndSleep+0x18c>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	687a      	ldr	r2, [r7, #4]
 8007472:	fb02 f203 	mul.w	r2, r2, r3
 8007476:	4b17      	ldr	r3, [pc, #92]	; (80074d4 <vPortSuppressTicksAndSleep+0x188>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	1ad3      	subs	r3, r2, r3
 800747c:	60fb      	str	r3, [r7, #12]
				ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
 800747e:	4b16      	ldr	r3, [pc, #88]	; (80074d8 <vPortSuppressTicksAndSleep+0x18c>)
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	68fa      	ldr	r2, [r7, #12]
 8007484:	fbb2 f3f3 	udiv	r3, r2, r3
 8007488:	61bb      	str	r3, [r7, #24]
				portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1UL ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
 800748a:	69bb      	ldr	r3, [r7, #24]
 800748c:	3301      	adds	r3, #1
 800748e:	4a12      	ldr	r2, [pc, #72]	; (80074d8 <vPortSuppressTicksAndSleep+0x18c>)
 8007490:	6812      	ldr	r2, [r2, #0]
 8007492:	fb02 f203 	mul.w	r2, r2, r3
 8007496:	4912      	ldr	r1, [pc, #72]	; (80074e0 <vPortSuppressTicksAndSleep+0x194>)
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	1ad3      	subs	r3, r2, r3
 800749c:	600b      	str	r3, [r1, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800749e:	4b0d      	ldr	r3, [pc, #52]	; (80074d4 <vPortSuppressTicksAndSleep+0x188>)
 80074a0:	2200      	movs	r2, #0
 80074a2:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 80074a4:	4b0a      	ldr	r3, [pc, #40]	; (80074d0 <vPortSuppressTicksAndSleep+0x184>)
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	4a09      	ldr	r2, [pc, #36]	; (80074d0 <vPortSuppressTicksAndSleep+0x184>)
 80074aa:	f043 0301 	orr.w	r3, r3, #1
 80074ae:	6013      	str	r3, [r2, #0]
			vTaskStepTick( ulCompleteTickPeriods );
 80074b0:	69b8      	ldr	r0, [r7, #24]
 80074b2:	f7fe fd7d 	bl	8005fb0 <vTaskStepTick>
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 80074b6:	4b08      	ldr	r3, [pc, #32]	; (80074d8 <vPortSuppressTicksAndSleep+0x18c>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	4a09      	ldr	r2, [pc, #36]	; (80074e0 <vPortSuppressTicksAndSleep+0x194>)
 80074bc:	3b01      	subs	r3, #1
 80074be:	6013      	str	r3, [r2, #0]
			__asm volatile( "cpsie i" ::: "memory" );
 80074c0:	b662      	cpsie	i
	}
 80074c2:	bf00      	nop
 80074c4:	3720      	adds	r7, #32
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bd80      	pop	{r7, pc}
 80074ca:	bf00      	nop
 80074cc:	20000e44 	.word	0x20000e44
 80074d0:	e000e010 	.word	0xe000e010
 80074d4:	e000e018 	.word	0xe000e018
 80074d8:	20000e40 	.word	0x20000e40
 80074dc:	20000e48 	.word	0x20000e48
 80074e0:	e000e014 	.word	0xe000e014

080074e4 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80074e4:	b480      	push	{r7}
 80074e6:	af00      	add	r7, sp, #0
	/* Calculate the constants required to configure the tick interrupt. */
	#if( configUSE_TICKLESS_IDLE == 1 )
	{
		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 80074e8:	4b14      	ldr	r3, [pc, #80]	; (800753c <vPortSetupTimerInterrupt+0x58>)
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	4a14      	ldr	r2, [pc, #80]	; (8007540 <vPortSetupTimerInterrupt+0x5c>)
 80074ee:	fba2 2303 	umull	r2, r3, r2, r3
 80074f2:	099b      	lsrs	r3, r3, #6
 80074f4:	4a13      	ldr	r2, [pc, #76]	; (8007544 <vPortSetupTimerInterrupt+0x60>)
 80074f6:	6013      	str	r3, [r2, #0]
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 80074f8:	4b12      	ldr	r3, [pc, #72]	; (8007544 <vPortSetupTimerInterrupt+0x60>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8007500:	fbb2 f3f3 	udiv	r3, r2, r3
 8007504:	4a10      	ldr	r2, [pc, #64]	; (8007548 <vPortSetupTimerInterrupt+0x64>)
 8007506:	6013      	str	r3, [r2, #0]
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 8007508:	4b10      	ldr	r3, [pc, #64]	; (800754c <vPortSetupTimerInterrupt+0x68>)
 800750a:	222d      	movs	r2, #45	; 0x2d
 800750c:	601a      	str	r2, [r3, #0]
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800750e:	4b10      	ldr	r3, [pc, #64]	; (8007550 <vPortSetupTimerInterrupt+0x6c>)
 8007510:	2200      	movs	r2, #0
 8007512:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007514:	4b0f      	ldr	r3, [pc, #60]	; (8007554 <vPortSetupTimerInterrupt+0x70>)
 8007516:	2200      	movs	r2, #0
 8007518:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800751a:	4b08      	ldr	r3, [pc, #32]	; (800753c <vPortSetupTimerInterrupt+0x58>)
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	4a08      	ldr	r2, [pc, #32]	; (8007540 <vPortSetupTimerInterrupt+0x5c>)
 8007520:	fba2 2303 	umull	r2, r3, r2, r3
 8007524:	099b      	lsrs	r3, r3, #6
 8007526:	4a0c      	ldr	r2, [pc, #48]	; (8007558 <vPortSetupTimerInterrupt+0x74>)
 8007528:	3b01      	subs	r3, #1
 800752a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800752c:	4b08      	ldr	r3, [pc, #32]	; (8007550 <vPortSetupTimerInterrupt+0x6c>)
 800752e:	2207      	movs	r2, #7
 8007530:	601a      	str	r2, [r3, #0]
}
 8007532:	bf00      	nop
 8007534:	46bd      	mov	sp, r7
 8007536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753a:	4770      	bx	lr
 800753c:	20000000 	.word	0x20000000
 8007540:	10624dd3 	.word	0x10624dd3
 8007544:	20000e40 	.word	0x20000e40
 8007548:	20000e44 	.word	0x20000e44
 800754c:	20000e48 	.word	0x20000e48
 8007550:	e000e010 	.word	0xe000e010
 8007554:	e000e018 	.word	0xe000e018
 8007558:	e000e014 	.word	0xe000e014

0800755c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800755c:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800756c <vPortEnableVFP+0x10>
 8007560:	6801      	ldr	r1, [r0, #0]
 8007562:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007566:	6001      	str	r1, [r0, #0]
 8007568:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800756a:	bf00      	nop
 800756c:	e000ed88 	.word	0xe000ed88

08007570 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007570:	b480      	push	{r7}
 8007572:	b085      	sub	sp, #20
 8007574:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007576:	f3ef 8305 	mrs	r3, IPSR
 800757a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	2b0f      	cmp	r3, #15
 8007580:	d914      	bls.n	80075ac <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007582:	4a17      	ldr	r2, [pc, #92]	; (80075e0 <vPortValidateInterruptPriority+0x70>)
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	4413      	add	r3, r2
 8007588:	781b      	ldrb	r3, [r3, #0]
 800758a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800758c:	4b15      	ldr	r3, [pc, #84]	; (80075e4 <vPortValidateInterruptPriority+0x74>)
 800758e:	781b      	ldrb	r3, [r3, #0]
 8007590:	7afa      	ldrb	r2, [r7, #11]
 8007592:	429a      	cmp	r2, r3
 8007594:	d20a      	bcs.n	80075ac <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8007596:	f04f 0350 	mov.w	r3, #80	; 0x50
 800759a:	f383 8811 	msr	BASEPRI, r3
 800759e:	f3bf 8f6f 	isb	sy
 80075a2:	f3bf 8f4f 	dsb	sy
 80075a6:	607b      	str	r3, [r7, #4]
}
 80075a8:	bf00      	nop
 80075aa:	e7fe      	b.n	80075aa <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80075ac:	4b0e      	ldr	r3, [pc, #56]	; (80075e8 <vPortValidateInterruptPriority+0x78>)
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80075b4:	4b0d      	ldr	r3, [pc, #52]	; (80075ec <vPortValidateInterruptPriority+0x7c>)
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	429a      	cmp	r2, r3
 80075ba:	d90a      	bls.n	80075d2 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80075bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075c0:	f383 8811 	msr	BASEPRI, r3
 80075c4:	f3bf 8f6f 	isb	sy
 80075c8:	f3bf 8f4f 	dsb	sy
 80075cc:	603b      	str	r3, [r7, #0]
}
 80075ce:	bf00      	nop
 80075d0:	e7fe      	b.n	80075d0 <vPortValidateInterruptPriority+0x60>
	}
 80075d2:	bf00      	nop
 80075d4:	3714      	adds	r7, #20
 80075d6:	46bd      	mov	sp, r7
 80075d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075dc:	4770      	bx	lr
 80075de:	bf00      	nop
 80075e0:	e000e3f0 	.word	0xe000e3f0
 80075e4:	20000e4c 	.word	0x20000e4c
 80075e8:	e000ed0c 	.word	0xe000ed0c
 80075ec:	20000e50 	.word	0x20000e50

080075f0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b08a      	sub	sp, #40	; 0x28
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80075f8:	2300      	movs	r3, #0
 80075fa:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80075fc:	f7fe fbe4 	bl	8005dc8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007600:	4b5b      	ldr	r3, [pc, #364]	; (8007770 <pvPortMalloc+0x180>)
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d101      	bne.n	800760c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007608:	f000 f920 	bl	800784c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800760c:	4b59      	ldr	r3, [pc, #356]	; (8007774 <pvPortMalloc+0x184>)
 800760e:	681a      	ldr	r2, [r3, #0]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	4013      	ands	r3, r2
 8007614:	2b00      	cmp	r3, #0
 8007616:	f040 8093 	bne.w	8007740 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d01d      	beq.n	800765c <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007620:	2208      	movs	r2, #8
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	4413      	add	r3, r2
 8007626:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	f003 0307 	and.w	r3, r3, #7
 800762e:	2b00      	cmp	r3, #0
 8007630:	d014      	beq.n	800765c <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	f023 0307 	bic.w	r3, r3, #7
 8007638:	3308      	adds	r3, #8
 800763a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	f003 0307 	and.w	r3, r3, #7
 8007642:	2b00      	cmp	r3, #0
 8007644:	d00a      	beq.n	800765c <pvPortMalloc+0x6c>
	__asm volatile
 8007646:	f04f 0350 	mov.w	r3, #80	; 0x50
 800764a:	f383 8811 	msr	BASEPRI, r3
 800764e:	f3bf 8f6f 	isb	sy
 8007652:	f3bf 8f4f 	dsb	sy
 8007656:	617b      	str	r3, [r7, #20]
}
 8007658:	bf00      	nop
 800765a:	e7fe      	b.n	800765a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d06e      	beq.n	8007740 <pvPortMalloc+0x150>
 8007662:	4b45      	ldr	r3, [pc, #276]	; (8007778 <pvPortMalloc+0x188>)
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	687a      	ldr	r2, [r7, #4]
 8007668:	429a      	cmp	r2, r3
 800766a:	d869      	bhi.n	8007740 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800766c:	4b43      	ldr	r3, [pc, #268]	; (800777c <pvPortMalloc+0x18c>)
 800766e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007670:	4b42      	ldr	r3, [pc, #264]	; (800777c <pvPortMalloc+0x18c>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007676:	e004      	b.n	8007682 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800767a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800767c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007684:	685b      	ldr	r3, [r3, #4]
 8007686:	687a      	ldr	r2, [r7, #4]
 8007688:	429a      	cmp	r2, r3
 800768a:	d903      	bls.n	8007694 <pvPortMalloc+0xa4>
 800768c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d1f1      	bne.n	8007678 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007694:	4b36      	ldr	r3, [pc, #216]	; (8007770 <pvPortMalloc+0x180>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800769a:	429a      	cmp	r2, r3
 800769c:	d050      	beq.n	8007740 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800769e:	6a3b      	ldr	r3, [r7, #32]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	2208      	movs	r2, #8
 80076a4:	4413      	add	r3, r2
 80076a6:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80076a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076aa:	681a      	ldr	r2, [r3, #0]
 80076ac:	6a3b      	ldr	r3, [r7, #32]
 80076ae:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80076b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076b2:	685a      	ldr	r2, [r3, #4]
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	1ad2      	subs	r2, r2, r3
 80076b8:	2308      	movs	r3, #8
 80076ba:	005b      	lsls	r3, r3, #1
 80076bc:	429a      	cmp	r2, r3
 80076be:	d91f      	bls.n	8007700 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80076c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	4413      	add	r3, r2
 80076c6:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80076c8:	69bb      	ldr	r3, [r7, #24]
 80076ca:	f003 0307 	and.w	r3, r3, #7
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d00a      	beq.n	80076e8 <pvPortMalloc+0xf8>
	__asm volatile
 80076d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076d6:	f383 8811 	msr	BASEPRI, r3
 80076da:	f3bf 8f6f 	isb	sy
 80076de:	f3bf 8f4f 	dsb	sy
 80076e2:	613b      	str	r3, [r7, #16]
}
 80076e4:	bf00      	nop
 80076e6:	e7fe      	b.n	80076e6 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80076e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076ea:	685a      	ldr	r2, [r3, #4]
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	1ad2      	subs	r2, r2, r3
 80076f0:	69bb      	ldr	r3, [r7, #24]
 80076f2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80076f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076f6:	687a      	ldr	r2, [r7, #4]
 80076f8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80076fa:	69b8      	ldr	r0, [r7, #24]
 80076fc:	f000 f908 	bl	8007910 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007700:	4b1d      	ldr	r3, [pc, #116]	; (8007778 <pvPortMalloc+0x188>)
 8007702:	681a      	ldr	r2, [r3, #0]
 8007704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007706:	685b      	ldr	r3, [r3, #4]
 8007708:	1ad3      	subs	r3, r2, r3
 800770a:	4a1b      	ldr	r2, [pc, #108]	; (8007778 <pvPortMalloc+0x188>)
 800770c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800770e:	4b1a      	ldr	r3, [pc, #104]	; (8007778 <pvPortMalloc+0x188>)
 8007710:	681a      	ldr	r2, [r3, #0]
 8007712:	4b1b      	ldr	r3, [pc, #108]	; (8007780 <pvPortMalloc+0x190>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	429a      	cmp	r2, r3
 8007718:	d203      	bcs.n	8007722 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800771a:	4b17      	ldr	r3, [pc, #92]	; (8007778 <pvPortMalloc+0x188>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	4a18      	ldr	r2, [pc, #96]	; (8007780 <pvPortMalloc+0x190>)
 8007720:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007724:	685a      	ldr	r2, [r3, #4]
 8007726:	4b13      	ldr	r3, [pc, #76]	; (8007774 <pvPortMalloc+0x184>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	431a      	orrs	r2, r3
 800772c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800772e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007732:	2200      	movs	r2, #0
 8007734:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007736:	4b13      	ldr	r3, [pc, #76]	; (8007784 <pvPortMalloc+0x194>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	3301      	adds	r3, #1
 800773c:	4a11      	ldr	r2, [pc, #68]	; (8007784 <pvPortMalloc+0x194>)
 800773e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007740:	f7fe fb88 	bl	8005e54 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007744:	69fb      	ldr	r3, [r7, #28]
 8007746:	f003 0307 	and.w	r3, r3, #7
 800774a:	2b00      	cmp	r3, #0
 800774c:	d00a      	beq.n	8007764 <pvPortMalloc+0x174>
	__asm volatile
 800774e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007752:	f383 8811 	msr	BASEPRI, r3
 8007756:	f3bf 8f6f 	isb	sy
 800775a:	f3bf 8f4f 	dsb	sy
 800775e:	60fb      	str	r3, [r7, #12]
}
 8007760:	bf00      	nop
 8007762:	e7fe      	b.n	8007762 <pvPortMalloc+0x172>
	return pvReturn;
 8007764:	69fb      	ldr	r3, [r7, #28]
}
 8007766:	4618      	mov	r0, r3
 8007768:	3728      	adds	r7, #40	; 0x28
 800776a:	46bd      	mov	sp, r7
 800776c:	bd80      	pop	{r7, pc}
 800776e:	bf00      	nop
 8007770:	20004a5c 	.word	0x20004a5c
 8007774:	20004a70 	.word	0x20004a70
 8007778:	20004a60 	.word	0x20004a60
 800777c:	20004a54 	.word	0x20004a54
 8007780:	20004a64 	.word	0x20004a64
 8007784:	20004a68 	.word	0x20004a68

08007788 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b086      	sub	sp, #24
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d04d      	beq.n	8007836 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800779a:	2308      	movs	r3, #8
 800779c:	425b      	negs	r3, r3
 800779e:	697a      	ldr	r2, [r7, #20]
 80077a0:	4413      	add	r3, r2
 80077a2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80077a4:	697b      	ldr	r3, [r7, #20]
 80077a6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80077a8:	693b      	ldr	r3, [r7, #16]
 80077aa:	685a      	ldr	r2, [r3, #4]
 80077ac:	4b24      	ldr	r3, [pc, #144]	; (8007840 <vPortFree+0xb8>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	4013      	ands	r3, r2
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d10a      	bne.n	80077cc <vPortFree+0x44>
	__asm volatile
 80077b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077ba:	f383 8811 	msr	BASEPRI, r3
 80077be:	f3bf 8f6f 	isb	sy
 80077c2:	f3bf 8f4f 	dsb	sy
 80077c6:	60fb      	str	r3, [r7, #12]
}
 80077c8:	bf00      	nop
 80077ca:	e7fe      	b.n	80077ca <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80077cc:	693b      	ldr	r3, [r7, #16]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d00a      	beq.n	80077ea <vPortFree+0x62>
	__asm volatile
 80077d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077d8:	f383 8811 	msr	BASEPRI, r3
 80077dc:	f3bf 8f6f 	isb	sy
 80077e0:	f3bf 8f4f 	dsb	sy
 80077e4:	60bb      	str	r3, [r7, #8]
}
 80077e6:	bf00      	nop
 80077e8:	e7fe      	b.n	80077e8 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80077ea:	693b      	ldr	r3, [r7, #16]
 80077ec:	685a      	ldr	r2, [r3, #4]
 80077ee:	4b14      	ldr	r3, [pc, #80]	; (8007840 <vPortFree+0xb8>)
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	4013      	ands	r3, r2
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d01e      	beq.n	8007836 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80077f8:	693b      	ldr	r3, [r7, #16]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d11a      	bne.n	8007836 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007800:	693b      	ldr	r3, [r7, #16]
 8007802:	685a      	ldr	r2, [r3, #4]
 8007804:	4b0e      	ldr	r3, [pc, #56]	; (8007840 <vPortFree+0xb8>)
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	43db      	mvns	r3, r3
 800780a:	401a      	ands	r2, r3
 800780c:	693b      	ldr	r3, [r7, #16]
 800780e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007810:	f7fe fada 	bl	8005dc8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007814:	693b      	ldr	r3, [r7, #16]
 8007816:	685a      	ldr	r2, [r3, #4]
 8007818:	4b0a      	ldr	r3, [pc, #40]	; (8007844 <vPortFree+0xbc>)
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	4413      	add	r3, r2
 800781e:	4a09      	ldr	r2, [pc, #36]	; (8007844 <vPortFree+0xbc>)
 8007820:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007822:	6938      	ldr	r0, [r7, #16]
 8007824:	f000 f874 	bl	8007910 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007828:	4b07      	ldr	r3, [pc, #28]	; (8007848 <vPortFree+0xc0>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	3301      	adds	r3, #1
 800782e:	4a06      	ldr	r2, [pc, #24]	; (8007848 <vPortFree+0xc0>)
 8007830:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007832:	f7fe fb0f 	bl	8005e54 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007836:	bf00      	nop
 8007838:	3718      	adds	r7, #24
 800783a:	46bd      	mov	sp, r7
 800783c:	bd80      	pop	{r7, pc}
 800783e:	bf00      	nop
 8007840:	20004a70 	.word	0x20004a70
 8007844:	20004a60 	.word	0x20004a60
 8007848:	20004a6c 	.word	0x20004a6c

0800784c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800784c:	b480      	push	{r7}
 800784e:	b085      	sub	sp, #20
 8007850:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007852:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8007856:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007858:	4b27      	ldr	r3, [pc, #156]	; (80078f8 <prvHeapInit+0xac>)
 800785a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	f003 0307 	and.w	r3, r3, #7
 8007862:	2b00      	cmp	r3, #0
 8007864:	d00c      	beq.n	8007880 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	3307      	adds	r3, #7
 800786a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	f023 0307 	bic.w	r3, r3, #7
 8007872:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007874:	68ba      	ldr	r2, [r7, #8]
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	1ad3      	subs	r3, r2, r3
 800787a:	4a1f      	ldr	r2, [pc, #124]	; (80078f8 <prvHeapInit+0xac>)
 800787c:	4413      	add	r3, r2
 800787e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007884:	4a1d      	ldr	r2, [pc, #116]	; (80078fc <prvHeapInit+0xb0>)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800788a:	4b1c      	ldr	r3, [pc, #112]	; (80078fc <prvHeapInit+0xb0>)
 800788c:	2200      	movs	r2, #0
 800788e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	68ba      	ldr	r2, [r7, #8]
 8007894:	4413      	add	r3, r2
 8007896:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007898:	2208      	movs	r2, #8
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	1a9b      	subs	r3, r3, r2
 800789e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	f023 0307 	bic.w	r3, r3, #7
 80078a6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	4a15      	ldr	r2, [pc, #84]	; (8007900 <prvHeapInit+0xb4>)
 80078ac:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80078ae:	4b14      	ldr	r3, [pc, #80]	; (8007900 <prvHeapInit+0xb4>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	2200      	movs	r2, #0
 80078b4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80078b6:	4b12      	ldr	r3, [pc, #72]	; (8007900 <prvHeapInit+0xb4>)
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	2200      	movs	r2, #0
 80078bc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	68fa      	ldr	r2, [r7, #12]
 80078c6:	1ad2      	subs	r2, r2, r3
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80078cc:	4b0c      	ldr	r3, [pc, #48]	; (8007900 <prvHeapInit+0xb4>)
 80078ce:	681a      	ldr	r2, [r3, #0]
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	685b      	ldr	r3, [r3, #4]
 80078d8:	4a0a      	ldr	r2, [pc, #40]	; (8007904 <prvHeapInit+0xb8>)
 80078da:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	685b      	ldr	r3, [r3, #4]
 80078e0:	4a09      	ldr	r2, [pc, #36]	; (8007908 <prvHeapInit+0xbc>)
 80078e2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80078e4:	4b09      	ldr	r3, [pc, #36]	; (800790c <prvHeapInit+0xc0>)
 80078e6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80078ea:	601a      	str	r2, [r3, #0]
}
 80078ec:	bf00      	nop
 80078ee:	3714      	adds	r7, #20
 80078f0:	46bd      	mov	sp, r7
 80078f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f6:	4770      	bx	lr
 80078f8:	20000e54 	.word	0x20000e54
 80078fc:	20004a54 	.word	0x20004a54
 8007900:	20004a5c 	.word	0x20004a5c
 8007904:	20004a64 	.word	0x20004a64
 8007908:	20004a60 	.word	0x20004a60
 800790c:	20004a70 	.word	0x20004a70

08007910 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007910:	b480      	push	{r7}
 8007912:	b085      	sub	sp, #20
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007918:	4b28      	ldr	r3, [pc, #160]	; (80079bc <prvInsertBlockIntoFreeList+0xac>)
 800791a:	60fb      	str	r3, [r7, #12]
 800791c:	e002      	b.n	8007924 <prvInsertBlockIntoFreeList+0x14>
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	60fb      	str	r3, [r7, #12]
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	687a      	ldr	r2, [r7, #4]
 800792a:	429a      	cmp	r2, r3
 800792c:	d8f7      	bhi.n	800791e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	685b      	ldr	r3, [r3, #4]
 8007936:	68ba      	ldr	r2, [r7, #8]
 8007938:	4413      	add	r3, r2
 800793a:	687a      	ldr	r2, [r7, #4]
 800793c:	429a      	cmp	r2, r3
 800793e:	d108      	bne.n	8007952 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	685a      	ldr	r2, [r3, #4]
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	685b      	ldr	r3, [r3, #4]
 8007948:	441a      	add	r2, r3
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	685b      	ldr	r3, [r3, #4]
 800795a:	68ba      	ldr	r2, [r7, #8]
 800795c:	441a      	add	r2, r3
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	429a      	cmp	r2, r3
 8007964:	d118      	bne.n	8007998 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	681a      	ldr	r2, [r3, #0]
 800796a:	4b15      	ldr	r3, [pc, #84]	; (80079c0 <prvInsertBlockIntoFreeList+0xb0>)
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	429a      	cmp	r2, r3
 8007970:	d00d      	beq.n	800798e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	685a      	ldr	r2, [r3, #4]
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	685b      	ldr	r3, [r3, #4]
 800797c:	441a      	add	r2, r3
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	681a      	ldr	r2, [r3, #0]
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	601a      	str	r2, [r3, #0]
 800798c:	e008      	b.n	80079a0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800798e:	4b0c      	ldr	r3, [pc, #48]	; (80079c0 <prvInsertBlockIntoFreeList+0xb0>)
 8007990:	681a      	ldr	r2, [r3, #0]
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	601a      	str	r2, [r3, #0]
 8007996:	e003      	b.n	80079a0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681a      	ldr	r2, [r3, #0]
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80079a0:	68fa      	ldr	r2, [r7, #12]
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	429a      	cmp	r2, r3
 80079a6:	d002      	beq.n	80079ae <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	687a      	ldr	r2, [r7, #4]
 80079ac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80079ae:	bf00      	nop
 80079b0:	3714      	adds	r7, #20
 80079b2:	46bd      	mov	sp, r7
 80079b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b8:	4770      	bx	lr
 80079ba:	bf00      	nop
 80079bc:	20004a54 	.word	0x20004a54
 80079c0:	20004a5c 	.word	0x20004a5c

080079c4 <__errno>:
 80079c4:	4b01      	ldr	r3, [pc, #4]	; (80079cc <__errno+0x8>)
 80079c6:	6818      	ldr	r0, [r3, #0]
 80079c8:	4770      	bx	lr
 80079ca:	bf00      	nop
 80079cc:	20000010 	.word	0x20000010

080079d0 <__libc_init_array>:
 80079d0:	b570      	push	{r4, r5, r6, lr}
 80079d2:	4d0d      	ldr	r5, [pc, #52]	; (8007a08 <__libc_init_array+0x38>)
 80079d4:	4c0d      	ldr	r4, [pc, #52]	; (8007a0c <__libc_init_array+0x3c>)
 80079d6:	1b64      	subs	r4, r4, r5
 80079d8:	10a4      	asrs	r4, r4, #2
 80079da:	2600      	movs	r6, #0
 80079dc:	42a6      	cmp	r6, r4
 80079de:	d109      	bne.n	80079f4 <__libc_init_array+0x24>
 80079e0:	4d0b      	ldr	r5, [pc, #44]	; (8007a10 <__libc_init_array+0x40>)
 80079e2:	4c0c      	ldr	r4, [pc, #48]	; (8007a14 <__libc_init_array+0x44>)
 80079e4:	f000 fcb8 	bl	8008358 <_init>
 80079e8:	1b64      	subs	r4, r4, r5
 80079ea:	10a4      	asrs	r4, r4, #2
 80079ec:	2600      	movs	r6, #0
 80079ee:	42a6      	cmp	r6, r4
 80079f0:	d105      	bne.n	80079fe <__libc_init_array+0x2e>
 80079f2:	bd70      	pop	{r4, r5, r6, pc}
 80079f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80079f8:	4798      	blx	r3
 80079fa:	3601      	adds	r6, #1
 80079fc:	e7ee      	b.n	80079dc <__libc_init_array+0xc>
 80079fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a02:	4798      	blx	r3
 8007a04:	3601      	adds	r6, #1
 8007a06:	e7f2      	b.n	80079ee <__libc_init_array+0x1e>
 8007a08:	080085e0 	.word	0x080085e0
 8007a0c:	080085e0 	.word	0x080085e0
 8007a10:	080085e0 	.word	0x080085e0
 8007a14:	080085e4 	.word	0x080085e4

08007a18 <__retarget_lock_acquire_recursive>:
 8007a18:	4770      	bx	lr

08007a1a <__retarget_lock_release_recursive>:
 8007a1a:	4770      	bx	lr

08007a1c <memcpy>:
 8007a1c:	440a      	add	r2, r1
 8007a1e:	4291      	cmp	r1, r2
 8007a20:	f100 33ff 	add.w	r3, r0, #4294967295
 8007a24:	d100      	bne.n	8007a28 <memcpy+0xc>
 8007a26:	4770      	bx	lr
 8007a28:	b510      	push	{r4, lr}
 8007a2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a2e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a32:	4291      	cmp	r1, r2
 8007a34:	d1f9      	bne.n	8007a2a <memcpy+0xe>
 8007a36:	bd10      	pop	{r4, pc}

08007a38 <memset>:
 8007a38:	4402      	add	r2, r0
 8007a3a:	4603      	mov	r3, r0
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	d100      	bne.n	8007a42 <memset+0xa>
 8007a40:	4770      	bx	lr
 8007a42:	f803 1b01 	strb.w	r1, [r3], #1
 8007a46:	e7f9      	b.n	8007a3c <memset+0x4>

08007a48 <_malloc_r>:
 8007a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a4a:	1ccd      	adds	r5, r1, #3
 8007a4c:	f025 0503 	bic.w	r5, r5, #3
 8007a50:	3508      	adds	r5, #8
 8007a52:	2d0c      	cmp	r5, #12
 8007a54:	bf38      	it	cc
 8007a56:	250c      	movcc	r5, #12
 8007a58:	2d00      	cmp	r5, #0
 8007a5a:	4606      	mov	r6, r0
 8007a5c:	db01      	blt.n	8007a62 <_malloc_r+0x1a>
 8007a5e:	42a9      	cmp	r1, r5
 8007a60:	d903      	bls.n	8007a6a <_malloc_r+0x22>
 8007a62:	230c      	movs	r3, #12
 8007a64:	6033      	str	r3, [r6, #0]
 8007a66:	2000      	movs	r0, #0
 8007a68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a6a:	f000 f8e1 	bl	8007c30 <__malloc_lock>
 8007a6e:	4921      	ldr	r1, [pc, #132]	; (8007af4 <_malloc_r+0xac>)
 8007a70:	680a      	ldr	r2, [r1, #0]
 8007a72:	4614      	mov	r4, r2
 8007a74:	b99c      	cbnz	r4, 8007a9e <_malloc_r+0x56>
 8007a76:	4f20      	ldr	r7, [pc, #128]	; (8007af8 <_malloc_r+0xb0>)
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	b923      	cbnz	r3, 8007a86 <_malloc_r+0x3e>
 8007a7c:	4621      	mov	r1, r4
 8007a7e:	4630      	mov	r0, r6
 8007a80:	f000 f8a6 	bl	8007bd0 <_sbrk_r>
 8007a84:	6038      	str	r0, [r7, #0]
 8007a86:	4629      	mov	r1, r5
 8007a88:	4630      	mov	r0, r6
 8007a8a:	f000 f8a1 	bl	8007bd0 <_sbrk_r>
 8007a8e:	1c43      	adds	r3, r0, #1
 8007a90:	d123      	bne.n	8007ada <_malloc_r+0x92>
 8007a92:	230c      	movs	r3, #12
 8007a94:	6033      	str	r3, [r6, #0]
 8007a96:	4630      	mov	r0, r6
 8007a98:	f000 f8d0 	bl	8007c3c <__malloc_unlock>
 8007a9c:	e7e3      	b.n	8007a66 <_malloc_r+0x1e>
 8007a9e:	6823      	ldr	r3, [r4, #0]
 8007aa0:	1b5b      	subs	r3, r3, r5
 8007aa2:	d417      	bmi.n	8007ad4 <_malloc_r+0x8c>
 8007aa4:	2b0b      	cmp	r3, #11
 8007aa6:	d903      	bls.n	8007ab0 <_malloc_r+0x68>
 8007aa8:	6023      	str	r3, [r4, #0]
 8007aaa:	441c      	add	r4, r3
 8007aac:	6025      	str	r5, [r4, #0]
 8007aae:	e004      	b.n	8007aba <_malloc_r+0x72>
 8007ab0:	6863      	ldr	r3, [r4, #4]
 8007ab2:	42a2      	cmp	r2, r4
 8007ab4:	bf0c      	ite	eq
 8007ab6:	600b      	streq	r3, [r1, #0]
 8007ab8:	6053      	strne	r3, [r2, #4]
 8007aba:	4630      	mov	r0, r6
 8007abc:	f000 f8be 	bl	8007c3c <__malloc_unlock>
 8007ac0:	f104 000b 	add.w	r0, r4, #11
 8007ac4:	1d23      	adds	r3, r4, #4
 8007ac6:	f020 0007 	bic.w	r0, r0, #7
 8007aca:	1ac2      	subs	r2, r0, r3
 8007acc:	d0cc      	beq.n	8007a68 <_malloc_r+0x20>
 8007ace:	1a1b      	subs	r3, r3, r0
 8007ad0:	50a3      	str	r3, [r4, r2]
 8007ad2:	e7c9      	b.n	8007a68 <_malloc_r+0x20>
 8007ad4:	4622      	mov	r2, r4
 8007ad6:	6864      	ldr	r4, [r4, #4]
 8007ad8:	e7cc      	b.n	8007a74 <_malloc_r+0x2c>
 8007ada:	1cc4      	adds	r4, r0, #3
 8007adc:	f024 0403 	bic.w	r4, r4, #3
 8007ae0:	42a0      	cmp	r0, r4
 8007ae2:	d0e3      	beq.n	8007aac <_malloc_r+0x64>
 8007ae4:	1a21      	subs	r1, r4, r0
 8007ae6:	4630      	mov	r0, r6
 8007ae8:	f000 f872 	bl	8007bd0 <_sbrk_r>
 8007aec:	3001      	adds	r0, #1
 8007aee:	d1dd      	bne.n	8007aac <_malloc_r+0x64>
 8007af0:	e7cf      	b.n	8007a92 <_malloc_r+0x4a>
 8007af2:	bf00      	nop
 8007af4:	20004a74 	.word	0x20004a74
 8007af8:	20004a78 	.word	0x20004a78

08007afc <cleanup_glue>:
 8007afc:	b538      	push	{r3, r4, r5, lr}
 8007afe:	460c      	mov	r4, r1
 8007b00:	6809      	ldr	r1, [r1, #0]
 8007b02:	4605      	mov	r5, r0
 8007b04:	b109      	cbz	r1, 8007b0a <cleanup_glue+0xe>
 8007b06:	f7ff fff9 	bl	8007afc <cleanup_glue>
 8007b0a:	4621      	mov	r1, r4
 8007b0c:	4628      	mov	r0, r5
 8007b0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b12:	f000 b899 	b.w	8007c48 <_free_r>
	...

08007b18 <_reclaim_reent>:
 8007b18:	4b2c      	ldr	r3, [pc, #176]	; (8007bcc <_reclaim_reent+0xb4>)
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	4283      	cmp	r3, r0
 8007b1e:	b570      	push	{r4, r5, r6, lr}
 8007b20:	4604      	mov	r4, r0
 8007b22:	d051      	beq.n	8007bc8 <_reclaim_reent+0xb0>
 8007b24:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007b26:	b143      	cbz	r3, 8007b3a <_reclaim_reent+0x22>
 8007b28:	68db      	ldr	r3, [r3, #12]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d14a      	bne.n	8007bc4 <_reclaim_reent+0xac>
 8007b2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b30:	6819      	ldr	r1, [r3, #0]
 8007b32:	b111      	cbz	r1, 8007b3a <_reclaim_reent+0x22>
 8007b34:	4620      	mov	r0, r4
 8007b36:	f000 f887 	bl	8007c48 <_free_r>
 8007b3a:	6961      	ldr	r1, [r4, #20]
 8007b3c:	b111      	cbz	r1, 8007b44 <_reclaim_reent+0x2c>
 8007b3e:	4620      	mov	r0, r4
 8007b40:	f000 f882 	bl	8007c48 <_free_r>
 8007b44:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007b46:	b111      	cbz	r1, 8007b4e <_reclaim_reent+0x36>
 8007b48:	4620      	mov	r0, r4
 8007b4a:	f000 f87d 	bl	8007c48 <_free_r>
 8007b4e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007b50:	b111      	cbz	r1, 8007b58 <_reclaim_reent+0x40>
 8007b52:	4620      	mov	r0, r4
 8007b54:	f000 f878 	bl	8007c48 <_free_r>
 8007b58:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8007b5a:	b111      	cbz	r1, 8007b62 <_reclaim_reent+0x4a>
 8007b5c:	4620      	mov	r0, r4
 8007b5e:	f000 f873 	bl	8007c48 <_free_r>
 8007b62:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007b64:	b111      	cbz	r1, 8007b6c <_reclaim_reent+0x54>
 8007b66:	4620      	mov	r0, r4
 8007b68:	f000 f86e 	bl	8007c48 <_free_r>
 8007b6c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8007b6e:	b111      	cbz	r1, 8007b76 <_reclaim_reent+0x5e>
 8007b70:	4620      	mov	r0, r4
 8007b72:	f000 f869 	bl	8007c48 <_free_r>
 8007b76:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8007b78:	b111      	cbz	r1, 8007b80 <_reclaim_reent+0x68>
 8007b7a:	4620      	mov	r0, r4
 8007b7c:	f000 f864 	bl	8007c48 <_free_r>
 8007b80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b82:	b111      	cbz	r1, 8007b8a <_reclaim_reent+0x72>
 8007b84:	4620      	mov	r0, r4
 8007b86:	f000 f85f 	bl	8007c48 <_free_r>
 8007b8a:	69a3      	ldr	r3, [r4, #24]
 8007b8c:	b1e3      	cbz	r3, 8007bc8 <_reclaim_reent+0xb0>
 8007b8e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007b90:	4620      	mov	r0, r4
 8007b92:	4798      	blx	r3
 8007b94:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007b96:	b1b9      	cbz	r1, 8007bc8 <_reclaim_reent+0xb0>
 8007b98:	4620      	mov	r0, r4
 8007b9a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007b9e:	f7ff bfad 	b.w	8007afc <cleanup_glue>
 8007ba2:	5949      	ldr	r1, [r1, r5]
 8007ba4:	b941      	cbnz	r1, 8007bb8 <_reclaim_reent+0xa0>
 8007ba6:	3504      	adds	r5, #4
 8007ba8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007baa:	2d80      	cmp	r5, #128	; 0x80
 8007bac:	68d9      	ldr	r1, [r3, #12]
 8007bae:	d1f8      	bne.n	8007ba2 <_reclaim_reent+0x8a>
 8007bb0:	4620      	mov	r0, r4
 8007bb2:	f000 f849 	bl	8007c48 <_free_r>
 8007bb6:	e7ba      	b.n	8007b2e <_reclaim_reent+0x16>
 8007bb8:	680e      	ldr	r6, [r1, #0]
 8007bba:	4620      	mov	r0, r4
 8007bbc:	f000 f844 	bl	8007c48 <_free_r>
 8007bc0:	4631      	mov	r1, r6
 8007bc2:	e7ef      	b.n	8007ba4 <_reclaim_reent+0x8c>
 8007bc4:	2500      	movs	r5, #0
 8007bc6:	e7ef      	b.n	8007ba8 <_reclaim_reent+0x90>
 8007bc8:	bd70      	pop	{r4, r5, r6, pc}
 8007bca:	bf00      	nop
 8007bcc:	20000010 	.word	0x20000010

08007bd0 <_sbrk_r>:
 8007bd0:	b538      	push	{r3, r4, r5, lr}
 8007bd2:	4d06      	ldr	r5, [pc, #24]	; (8007bec <_sbrk_r+0x1c>)
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	4604      	mov	r4, r0
 8007bd8:	4608      	mov	r0, r1
 8007bda:	602b      	str	r3, [r5, #0]
 8007bdc:	f7f9 f950 	bl	8000e80 <_sbrk>
 8007be0:	1c43      	adds	r3, r0, #1
 8007be2:	d102      	bne.n	8007bea <_sbrk_r+0x1a>
 8007be4:	682b      	ldr	r3, [r5, #0]
 8007be6:	b103      	cbz	r3, 8007bea <_sbrk_r+0x1a>
 8007be8:	6023      	str	r3, [r4, #0]
 8007bea:	bd38      	pop	{r3, r4, r5, pc}
 8007bec:	20004ff8 	.word	0x20004ff8

08007bf0 <siprintf>:
 8007bf0:	b40e      	push	{r1, r2, r3}
 8007bf2:	b500      	push	{lr}
 8007bf4:	b09c      	sub	sp, #112	; 0x70
 8007bf6:	ab1d      	add	r3, sp, #116	; 0x74
 8007bf8:	9002      	str	r0, [sp, #8]
 8007bfa:	9006      	str	r0, [sp, #24]
 8007bfc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007c00:	4809      	ldr	r0, [pc, #36]	; (8007c28 <siprintf+0x38>)
 8007c02:	9107      	str	r1, [sp, #28]
 8007c04:	9104      	str	r1, [sp, #16]
 8007c06:	4909      	ldr	r1, [pc, #36]	; (8007c2c <siprintf+0x3c>)
 8007c08:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c0c:	9105      	str	r1, [sp, #20]
 8007c0e:	6800      	ldr	r0, [r0, #0]
 8007c10:	9301      	str	r3, [sp, #4]
 8007c12:	a902      	add	r1, sp, #8
 8007c14:	f000 f8c4 	bl	8007da0 <_svfiprintf_r>
 8007c18:	9b02      	ldr	r3, [sp, #8]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	701a      	strb	r2, [r3, #0]
 8007c1e:	b01c      	add	sp, #112	; 0x70
 8007c20:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c24:	b003      	add	sp, #12
 8007c26:	4770      	bx	lr
 8007c28:	20000010 	.word	0x20000010
 8007c2c:	ffff0208 	.word	0xffff0208

08007c30 <__malloc_lock>:
 8007c30:	4801      	ldr	r0, [pc, #4]	; (8007c38 <__malloc_lock+0x8>)
 8007c32:	f7ff bef1 	b.w	8007a18 <__retarget_lock_acquire_recursive>
 8007c36:	bf00      	nop
 8007c38:	20004ff0 	.word	0x20004ff0

08007c3c <__malloc_unlock>:
 8007c3c:	4801      	ldr	r0, [pc, #4]	; (8007c44 <__malloc_unlock+0x8>)
 8007c3e:	f7ff beec 	b.w	8007a1a <__retarget_lock_release_recursive>
 8007c42:	bf00      	nop
 8007c44:	20004ff0 	.word	0x20004ff0

08007c48 <_free_r>:
 8007c48:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007c4a:	2900      	cmp	r1, #0
 8007c4c:	d048      	beq.n	8007ce0 <_free_r+0x98>
 8007c4e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c52:	9001      	str	r0, [sp, #4]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	f1a1 0404 	sub.w	r4, r1, #4
 8007c5a:	bfb8      	it	lt
 8007c5c:	18e4      	addlt	r4, r4, r3
 8007c5e:	f7ff ffe7 	bl	8007c30 <__malloc_lock>
 8007c62:	4a20      	ldr	r2, [pc, #128]	; (8007ce4 <_free_r+0x9c>)
 8007c64:	9801      	ldr	r0, [sp, #4]
 8007c66:	6813      	ldr	r3, [r2, #0]
 8007c68:	4615      	mov	r5, r2
 8007c6a:	b933      	cbnz	r3, 8007c7a <_free_r+0x32>
 8007c6c:	6063      	str	r3, [r4, #4]
 8007c6e:	6014      	str	r4, [r2, #0]
 8007c70:	b003      	add	sp, #12
 8007c72:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007c76:	f7ff bfe1 	b.w	8007c3c <__malloc_unlock>
 8007c7a:	42a3      	cmp	r3, r4
 8007c7c:	d90b      	bls.n	8007c96 <_free_r+0x4e>
 8007c7e:	6821      	ldr	r1, [r4, #0]
 8007c80:	1862      	adds	r2, r4, r1
 8007c82:	4293      	cmp	r3, r2
 8007c84:	bf04      	itt	eq
 8007c86:	681a      	ldreq	r2, [r3, #0]
 8007c88:	685b      	ldreq	r3, [r3, #4]
 8007c8a:	6063      	str	r3, [r4, #4]
 8007c8c:	bf04      	itt	eq
 8007c8e:	1852      	addeq	r2, r2, r1
 8007c90:	6022      	streq	r2, [r4, #0]
 8007c92:	602c      	str	r4, [r5, #0]
 8007c94:	e7ec      	b.n	8007c70 <_free_r+0x28>
 8007c96:	461a      	mov	r2, r3
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	b10b      	cbz	r3, 8007ca0 <_free_r+0x58>
 8007c9c:	42a3      	cmp	r3, r4
 8007c9e:	d9fa      	bls.n	8007c96 <_free_r+0x4e>
 8007ca0:	6811      	ldr	r1, [r2, #0]
 8007ca2:	1855      	adds	r5, r2, r1
 8007ca4:	42a5      	cmp	r5, r4
 8007ca6:	d10b      	bne.n	8007cc0 <_free_r+0x78>
 8007ca8:	6824      	ldr	r4, [r4, #0]
 8007caa:	4421      	add	r1, r4
 8007cac:	1854      	adds	r4, r2, r1
 8007cae:	42a3      	cmp	r3, r4
 8007cb0:	6011      	str	r1, [r2, #0]
 8007cb2:	d1dd      	bne.n	8007c70 <_free_r+0x28>
 8007cb4:	681c      	ldr	r4, [r3, #0]
 8007cb6:	685b      	ldr	r3, [r3, #4]
 8007cb8:	6053      	str	r3, [r2, #4]
 8007cba:	4421      	add	r1, r4
 8007cbc:	6011      	str	r1, [r2, #0]
 8007cbe:	e7d7      	b.n	8007c70 <_free_r+0x28>
 8007cc0:	d902      	bls.n	8007cc8 <_free_r+0x80>
 8007cc2:	230c      	movs	r3, #12
 8007cc4:	6003      	str	r3, [r0, #0]
 8007cc6:	e7d3      	b.n	8007c70 <_free_r+0x28>
 8007cc8:	6825      	ldr	r5, [r4, #0]
 8007cca:	1961      	adds	r1, r4, r5
 8007ccc:	428b      	cmp	r3, r1
 8007cce:	bf04      	itt	eq
 8007cd0:	6819      	ldreq	r1, [r3, #0]
 8007cd2:	685b      	ldreq	r3, [r3, #4]
 8007cd4:	6063      	str	r3, [r4, #4]
 8007cd6:	bf04      	itt	eq
 8007cd8:	1949      	addeq	r1, r1, r5
 8007cda:	6021      	streq	r1, [r4, #0]
 8007cdc:	6054      	str	r4, [r2, #4]
 8007cde:	e7c7      	b.n	8007c70 <_free_r+0x28>
 8007ce0:	b003      	add	sp, #12
 8007ce2:	bd30      	pop	{r4, r5, pc}
 8007ce4:	20004a74 	.word	0x20004a74

08007ce8 <__ssputs_r>:
 8007ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cec:	688e      	ldr	r6, [r1, #8]
 8007cee:	429e      	cmp	r6, r3
 8007cf0:	4682      	mov	sl, r0
 8007cf2:	460c      	mov	r4, r1
 8007cf4:	4690      	mov	r8, r2
 8007cf6:	461f      	mov	r7, r3
 8007cf8:	d838      	bhi.n	8007d6c <__ssputs_r+0x84>
 8007cfa:	898a      	ldrh	r2, [r1, #12]
 8007cfc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007d00:	d032      	beq.n	8007d68 <__ssputs_r+0x80>
 8007d02:	6825      	ldr	r5, [r4, #0]
 8007d04:	6909      	ldr	r1, [r1, #16]
 8007d06:	eba5 0901 	sub.w	r9, r5, r1
 8007d0a:	6965      	ldr	r5, [r4, #20]
 8007d0c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007d10:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007d14:	3301      	adds	r3, #1
 8007d16:	444b      	add	r3, r9
 8007d18:	106d      	asrs	r5, r5, #1
 8007d1a:	429d      	cmp	r5, r3
 8007d1c:	bf38      	it	cc
 8007d1e:	461d      	movcc	r5, r3
 8007d20:	0553      	lsls	r3, r2, #21
 8007d22:	d531      	bpl.n	8007d88 <__ssputs_r+0xa0>
 8007d24:	4629      	mov	r1, r5
 8007d26:	f7ff fe8f 	bl	8007a48 <_malloc_r>
 8007d2a:	4606      	mov	r6, r0
 8007d2c:	b950      	cbnz	r0, 8007d44 <__ssputs_r+0x5c>
 8007d2e:	230c      	movs	r3, #12
 8007d30:	f8ca 3000 	str.w	r3, [sl]
 8007d34:	89a3      	ldrh	r3, [r4, #12]
 8007d36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d3a:	81a3      	strh	r3, [r4, #12]
 8007d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8007d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d44:	6921      	ldr	r1, [r4, #16]
 8007d46:	464a      	mov	r2, r9
 8007d48:	f7ff fe68 	bl	8007a1c <memcpy>
 8007d4c:	89a3      	ldrh	r3, [r4, #12]
 8007d4e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007d52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d56:	81a3      	strh	r3, [r4, #12]
 8007d58:	6126      	str	r6, [r4, #16]
 8007d5a:	6165      	str	r5, [r4, #20]
 8007d5c:	444e      	add	r6, r9
 8007d5e:	eba5 0509 	sub.w	r5, r5, r9
 8007d62:	6026      	str	r6, [r4, #0]
 8007d64:	60a5      	str	r5, [r4, #8]
 8007d66:	463e      	mov	r6, r7
 8007d68:	42be      	cmp	r6, r7
 8007d6a:	d900      	bls.n	8007d6e <__ssputs_r+0x86>
 8007d6c:	463e      	mov	r6, r7
 8007d6e:	4632      	mov	r2, r6
 8007d70:	6820      	ldr	r0, [r4, #0]
 8007d72:	4641      	mov	r1, r8
 8007d74:	f000 faa8 	bl	80082c8 <memmove>
 8007d78:	68a3      	ldr	r3, [r4, #8]
 8007d7a:	6822      	ldr	r2, [r4, #0]
 8007d7c:	1b9b      	subs	r3, r3, r6
 8007d7e:	4432      	add	r2, r6
 8007d80:	60a3      	str	r3, [r4, #8]
 8007d82:	6022      	str	r2, [r4, #0]
 8007d84:	2000      	movs	r0, #0
 8007d86:	e7db      	b.n	8007d40 <__ssputs_r+0x58>
 8007d88:	462a      	mov	r2, r5
 8007d8a:	f000 fab7 	bl	80082fc <_realloc_r>
 8007d8e:	4606      	mov	r6, r0
 8007d90:	2800      	cmp	r0, #0
 8007d92:	d1e1      	bne.n	8007d58 <__ssputs_r+0x70>
 8007d94:	6921      	ldr	r1, [r4, #16]
 8007d96:	4650      	mov	r0, sl
 8007d98:	f7ff ff56 	bl	8007c48 <_free_r>
 8007d9c:	e7c7      	b.n	8007d2e <__ssputs_r+0x46>
	...

08007da0 <_svfiprintf_r>:
 8007da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007da4:	4698      	mov	r8, r3
 8007da6:	898b      	ldrh	r3, [r1, #12]
 8007da8:	061b      	lsls	r3, r3, #24
 8007daa:	b09d      	sub	sp, #116	; 0x74
 8007dac:	4607      	mov	r7, r0
 8007dae:	460d      	mov	r5, r1
 8007db0:	4614      	mov	r4, r2
 8007db2:	d50e      	bpl.n	8007dd2 <_svfiprintf_r+0x32>
 8007db4:	690b      	ldr	r3, [r1, #16]
 8007db6:	b963      	cbnz	r3, 8007dd2 <_svfiprintf_r+0x32>
 8007db8:	2140      	movs	r1, #64	; 0x40
 8007dba:	f7ff fe45 	bl	8007a48 <_malloc_r>
 8007dbe:	6028      	str	r0, [r5, #0]
 8007dc0:	6128      	str	r0, [r5, #16]
 8007dc2:	b920      	cbnz	r0, 8007dce <_svfiprintf_r+0x2e>
 8007dc4:	230c      	movs	r3, #12
 8007dc6:	603b      	str	r3, [r7, #0]
 8007dc8:	f04f 30ff 	mov.w	r0, #4294967295
 8007dcc:	e0d1      	b.n	8007f72 <_svfiprintf_r+0x1d2>
 8007dce:	2340      	movs	r3, #64	; 0x40
 8007dd0:	616b      	str	r3, [r5, #20]
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	9309      	str	r3, [sp, #36]	; 0x24
 8007dd6:	2320      	movs	r3, #32
 8007dd8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007ddc:	f8cd 800c 	str.w	r8, [sp, #12]
 8007de0:	2330      	movs	r3, #48	; 0x30
 8007de2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007f8c <_svfiprintf_r+0x1ec>
 8007de6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007dea:	f04f 0901 	mov.w	r9, #1
 8007dee:	4623      	mov	r3, r4
 8007df0:	469a      	mov	sl, r3
 8007df2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007df6:	b10a      	cbz	r2, 8007dfc <_svfiprintf_r+0x5c>
 8007df8:	2a25      	cmp	r2, #37	; 0x25
 8007dfa:	d1f9      	bne.n	8007df0 <_svfiprintf_r+0x50>
 8007dfc:	ebba 0b04 	subs.w	fp, sl, r4
 8007e00:	d00b      	beq.n	8007e1a <_svfiprintf_r+0x7a>
 8007e02:	465b      	mov	r3, fp
 8007e04:	4622      	mov	r2, r4
 8007e06:	4629      	mov	r1, r5
 8007e08:	4638      	mov	r0, r7
 8007e0a:	f7ff ff6d 	bl	8007ce8 <__ssputs_r>
 8007e0e:	3001      	adds	r0, #1
 8007e10:	f000 80aa 	beq.w	8007f68 <_svfiprintf_r+0x1c8>
 8007e14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e16:	445a      	add	r2, fp
 8007e18:	9209      	str	r2, [sp, #36]	; 0x24
 8007e1a:	f89a 3000 	ldrb.w	r3, [sl]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	f000 80a2 	beq.w	8007f68 <_svfiprintf_r+0x1c8>
 8007e24:	2300      	movs	r3, #0
 8007e26:	f04f 32ff 	mov.w	r2, #4294967295
 8007e2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e2e:	f10a 0a01 	add.w	sl, sl, #1
 8007e32:	9304      	str	r3, [sp, #16]
 8007e34:	9307      	str	r3, [sp, #28]
 8007e36:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007e3a:	931a      	str	r3, [sp, #104]	; 0x68
 8007e3c:	4654      	mov	r4, sl
 8007e3e:	2205      	movs	r2, #5
 8007e40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e44:	4851      	ldr	r0, [pc, #324]	; (8007f8c <_svfiprintf_r+0x1ec>)
 8007e46:	f7f8 f9eb 	bl	8000220 <memchr>
 8007e4a:	9a04      	ldr	r2, [sp, #16]
 8007e4c:	b9d8      	cbnz	r0, 8007e86 <_svfiprintf_r+0xe6>
 8007e4e:	06d0      	lsls	r0, r2, #27
 8007e50:	bf44      	itt	mi
 8007e52:	2320      	movmi	r3, #32
 8007e54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007e58:	0711      	lsls	r1, r2, #28
 8007e5a:	bf44      	itt	mi
 8007e5c:	232b      	movmi	r3, #43	; 0x2b
 8007e5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007e62:	f89a 3000 	ldrb.w	r3, [sl]
 8007e66:	2b2a      	cmp	r3, #42	; 0x2a
 8007e68:	d015      	beq.n	8007e96 <_svfiprintf_r+0xf6>
 8007e6a:	9a07      	ldr	r2, [sp, #28]
 8007e6c:	4654      	mov	r4, sl
 8007e6e:	2000      	movs	r0, #0
 8007e70:	f04f 0c0a 	mov.w	ip, #10
 8007e74:	4621      	mov	r1, r4
 8007e76:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e7a:	3b30      	subs	r3, #48	; 0x30
 8007e7c:	2b09      	cmp	r3, #9
 8007e7e:	d94e      	bls.n	8007f1e <_svfiprintf_r+0x17e>
 8007e80:	b1b0      	cbz	r0, 8007eb0 <_svfiprintf_r+0x110>
 8007e82:	9207      	str	r2, [sp, #28]
 8007e84:	e014      	b.n	8007eb0 <_svfiprintf_r+0x110>
 8007e86:	eba0 0308 	sub.w	r3, r0, r8
 8007e8a:	fa09 f303 	lsl.w	r3, r9, r3
 8007e8e:	4313      	orrs	r3, r2
 8007e90:	9304      	str	r3, [sp, #16]
 8007e92:	46a2      	mov	sl, r4
 8007e94:	e7d2      	b.n	8007e3c <_svfiprintf_r+0x9c>
 8007e96:	9b03      	ldr	r3, [sp, #12]
 8007e98:	1d19      	adds	r1, r3, #4
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	9103      	str	r1, [sp, #12]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	bfbb      	ittet	lt
 8007ea2:	425b      	neglt	r3, r3
 8007ea4:	f042 0202 	orrlt.w	r2, r2, #2
 8007ea8:	9307      	strge	r3, [sp, #28]
 8007eaa:	9307      	strlt	r3, [sp, #28]
 8007eac:	bfb8      	it	lt
 8007eae:	9204      	strlt	r2, [sp, #16]
 8007eb0:	7823      	ldrb	r3, [r4, #0]
 8007eb2:	2b2e      	cmp	r3, #46	; 0x2e
 8007eb4:	d10c      	bne.n	8007ed0 <_svfiprintf_r+0x130>
 8007eb6:	7863      	ldrb	r3, [r4, #1]
 8007eb8:	2b2a      	cmp	r3, #42	; 0x2a
 8007eba:	d135      	bne.n	8007f28 <_svfiprintf_r+0x188>
 8007ebc:	9b03      	ldr	r3, [sp, #12]
 8007ebe:	1d1a      	adds	r2, r3, #4
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	9203      	str	r2, [sp, #12]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	bfb8      	it	lt
 8007ec8:	f04f 33ff 	movlt.w	r3, #4294967295
 8007ecc:	3402      	adds	r4, #2
 8007ece:	9305      	str	r3, [sp, #20]
 8007ed0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007f9c <_svfiprintf_r+0x1fc>
 8007ed4:	7821      	ldrb	r1, [r4, #0]
 8007ed6:	2203      	movs	r2, #3
 8007ed8:	4650      	mov	r0, sl
 8007eda:	f7f8 f9a1 	bl	8000220 <memchr>
 8007ede:	b140      	cbz	r0, 8007ef2 <_svfiprintf_r+0x152>
 8007ee0:	2340      	movs	r3, #64	; 0x40
 8007ee2:	eba0 000a 	sub.w	r0, r0, sl
 8007ee6:	fa03 f000 	lsl.w	r0, r3, r0
 8007eea:	9b04      	ldr	r3, [sp, #16]
 8007eec:	4303      	orrs	r3, r0
 8007eee:	3401      	adds	r4, #1
 8007ef0:	9304      	str	r3, [sp, #16]
 8007ef2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ef6:	4826      	ldr	r0, [pc, #152]	; (8007f90 <_svfiprintf_r+0x1f0>)
 8007ef8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007efc:	2206      	movs	r2, #6
 8007efe:	f7f8 f98f 	bl	8000220 <memchr>
 8007f02:	2800      	cmp	r0, #0
 8007f04:	d038      	beq.n	8007f78 <_svfiprintf_r+0x1d8>
 8007f06:	4b23      	ldr	r3, [pc, #140]	; (8007f94 <_svfiprintf_r+0x1f4>)
 8007f08:	bb1b      	cbnz	r3, 8007f52 <_svfiprintf_r+0x1b2>
 8007f0a:	9b03      	ldr	r3, [sp, #12]
 8007f0c:	3307      	adds	r3, #7
 8007f0e:	f023 0307 	bic.w	r3, r3, #7
 8007f12:	3308      	adds	r3, #8
 8007f14:	9303      	str	r3, [sp, #12]
 8007f16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f18:	4433      	add	r3, r6
 8007f1a:	9309      	str	r3, [sp, #36]	; 0x24
 8007f1c:	e767      	b.n	8007dee <_svfiprintf_r+0x4e>
 8007f1e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f22:	460c      	mov	r4, r1
 8007f24:	2001      	movs	r0, #1
 8007f26:	e7a5      	b.n	8007e74 <_svfiprintf_r+0xd4>
 8007f28:	2300      	movs	r3, #0
 8007f2a:	3401      	adds	r4, #1
 8007f2c:	9305      	str	r3, [sp, #20]
 8007f2e:	4619      	mov	r1, r3
 8007f30:	f04f 0c0a 	mov.w	ip, #10
 8007f34:	4620      	mov	r0, r4
 8007f36:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f3a:	3a30      	subs	r2, #48	; 0x30
 8007f3c:	2a09      	cmp	r2, #9
 8007f3e:	d903      	bls.n	8007f48 <_svfiprintf_r+0x1a8>
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d0c5      	beq.n	8007ed0 <_svfiprintf_r+0x130>
 8007f44:	9105      	str	r1, [sp, #20]
 8007f46:	e7c3      	b.n	8007ed0 <_svfiprintf_r+0x130>
 8007f48:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f4c:	4604      	mov	r4, r0
 8007f4e:	2301      	movs	r3, #1
 8007f50:	e7f0      	b.n	8007f34 <_svfiprintf_r+0x194>
 8007f52:	ab03      	add	r3, sp, #12
 8007f54:	9300      	str	r3, [sp, #0]
 8007f56:	462a      	mov	r2, r5
 8007f58:	4b0f      	ldr	r3, [pc, #60]	; (8007f98 <_svfiprintf_r+0x1f8>)
 8007f5a:	a904      	add	r1, sp, #16
 8007f5c:	4638      	mov	r0, r7
 8007f5e:	f3af 8000 	nop.w
 8007f62:	1c42      	adds	r2, r0, #1
 8007f64:	4606      	mov	r6, r0
 8007f66:	d1d6      	bne.n	8007f16 <_svfiprintf_r+0x176>
 8007f68:	89ab      	ldrh	r3, [r5, #12]
 8007f6a:	065b      	lsls	r3, r3, #25
 8007f6c:	f53f af2c 	bmi.w	8007dc8 <_svfiprintf_r+0x28>
 8007f70:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007f72:	b01d      	add	sp, #116	; 0x74
 8007f74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f78:	ab03      	add	r3, sp, #12
 8007f7a:	9300      	str	r3, [sp, #0]
 8007f7c:	462a      	mov	r2, r5
 8007f7e:	4b06      	ldr	r3, [pc, #24]	; (8007f98 <_svfiprintf_r+0x1f8>)
 8007f80:	a904      	add	r1, sp, #16
 8007f82:	4638      	mov	r0, r7
 8007f84:	f000 f87a 	bl	800807c <_printf_i>
 8007f88:	e7eb      	b.n	8007f62 <_svfiprintf_r+0x1c2>
 8007f8a:	bf00      	nop
 8007f8c:	080085a4 	.word	0x080085a4
 8007f90:	080085ae 	.word	0x080085ae
 8007f94:	00000000 	.word	0x00000000
 8007f98:	08007ce9 	.word	0x08007ce9
 8007f9c:	080085aa 	.word	0x080085aa

08007fa0 <_printf_common>:
 8007fa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007fa4:	4616      	mov	r6, r2
 8007fa6:	4699      	mov	r9, r3
 8007fa8:	688a      	ldr	r2, [r1, #8]
 8007faa:	690b      	ldr	r3, [r1, #16]
 8007fac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007fb0:	4293      	cmp	r3, r2
 8007fb2:	bfb8      	it	lt
 8007fb4:	4613      	movlt	r3, r2
 8007fb6:	6033      	str	r3, [r6, #0]
 8007fb8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007fbc:	4607      	mov	r7, r0
 8007fbe:	460c      	mov	r4, r1
 8007fc0:	b10a      	cbz	r2, 8007fc6 <_printf_common+0x26>
 8007fc2:	3301      	adds	r3, #1
 8007fc4:	6033      	str	r3, [r6, #0]
 8007fc6:	6823      	ldr	r3, [r4, #0]
 8007fc8:	0699      	lsls	r1, r3, #26
 8007fca:	bf42      	ittt	mi
 8007fcc:	6833      	ldrmi	r3, [r6, #0]
 8007fce:	3302      	addmi	r3, #2
 8007fd0:	6033      	strmi	r3, [r6, #0]
 8007fd2:	6825      	ldr	r5, [r4, #0]
 8007fd4:	f015 0506 	ands.w	r5, r5, #6
 8007fd8:	d106      	bne.n	8007fe8 <_printf_common+0x48>
 8007fda:	f104 0a19 	add.w	sl, r4, #25
 8007fde:	68e3      	ldr	r3, [r4, #12]
 8007fe0:	6832      	ldr	r2, [r6, #0]
 8007fe2:	1a9b      	subs	r3, r3, r2
 8007fe4:	42ab      	cmp	r3, r5
 8007fe6:	dc26      	bgt.n	8008036 <_printf_common+0x96>
 8007fe8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007fec:	1e13      	subs	r3, r2, #0
 8007fee:	6822      	ldr	r2, [r4, #0]
 8007ff0:	bf18      	it	ne
 8007ff2:	2301      	movne	r3, #1
 8007ff4:	0692      	lsls	r2, r2, #26
 8007ff6:	d42b      	bmi.n	8008050 <_printf_common+0xb0>
 8007ff8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007ffc:	4649      	mov	r1, r9
 8007ffe:	4638      	mov	r0, r7
 8008000:	47c0      	blx	r8
 8008002:	3001      	adds	r0, #1
 8008004:	d01e      	beq.n	8008044 <_printf_common+0xa4>
 8008006:	6823      	ldr	r3, [r4, #0]
 8008008:	68e5      	ldr	r5, [r4, #12]
 800800a:	6832      	ldr	r2, [r6, #0]
 800800c:	f003 0306 	and.w	r3, r3, #6
 8008010:	2b04      	cmp	r3, #4
 8008012:	bf08      	it	eq
 8008014:	1aad      	subeq	r5, r5, r2
 8008016:	68a3      	ldr	r3, [r4, #8]
 8008018:	6922      	ldr	r2, [r4, #16]
 800801a:	bf0c      	ite	eq
 800801c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008020:	2500      	movne	r5, #0
 8008022:	4293      	cmp	r3, r2
 8008024:	bfc4      	itt	gt
 8008026:	1a9b      	subgt	r3, r3, r2
 8008028:	18ed      	addgt	r5, r5, r3
 800802a:	2600      	movs	r6, #0
 800802c:	341a      	adds	r4, #26
 800802e:	42b5      	cmp	r5, r6
 8008030:	d11a      	bne.n	8008068 <_printf_common+0xc8>
 8008032:	2000      	movs	r0, #0
 8008034:	e008      	b.n	8008048 <_printf_common+0xa8>
 8008036:	2301      	movs	r3, #1
 8008038:	4652      	mov	r2, sl
 800803a:	4649      	mov	r1, r9
 800803c:	4638      	mov	r0, r7
 800803e:	47c0      	blx	r8
 8008040:	3001      	adds	r0, #1
 8008042:	d103      	bne.n	800804c <_printf_common+0xac>
 8008044:	f04f 30ff 	mov.w	r0, #4294967295
 8008048:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800804c:	3501      	adds	r5, #1
 800804e:	e7c6      	b.n	8007fde <_printf_common+0x3e>
 8008050:	18e1      	adds	r1, r4, r3
 8008052:	1c5a      	adds	r2, r3, #1
 8008054:	2030      	movs	r0, #48	; 0x30
 8008056:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800805a:	4422      	add	r2, r4
 800805c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008060:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008064:	3302      	adds	r3, #2
 8008066:	e7c7      	b.n	8007ff8 <_printf_common+0x58>
 8008068:	2301      	movs	r3, #1
 800806a:	4622      	mov	r2, r4
 800806c:	4649      	mov	r1, r9
 800806e:	4638      	mov	r0, r7
 8008070:	47c0      	blx	r8
 8008072:	3001      	adds	r0, #1
 8008074:	d0e6      	beq.n	8008044 <_printf_common+0xa4>
 8008076:	3601      	adds	r6, #1
 8008078:	e7d9      	b.n	800802e <_printf_common+0x8e>
	...

0800807c <_printf_i>:
 800807c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008080:	460c      	mov	r4, r1
 8008082:	4691      	mov	r9, r2
 8008084:	7e27      	ldrb	r7, [r4, #24]
 8008086:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008088:	2f78      	cmp	r7, #120	; 0x78
 800808a:	4680      	mov	r8, r0
 800808c:	469a      	mov	sl, r3
 800808e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008092:	d807      	bhi.n	80080a4 <_printf_i+0x28>
 8008094:	2f62      	cmp	r7, #98	; 0x62
 8008096:	d80a      	bhi.n	80080ae <_printf_i+0x32>
 8008098:	2f00      	cmp	r7, #0
 800809a:	f000 80d8 	beq.w	800824e <_printf_i+0x1d2>
 800809e:	2f58      	cmp	r7, #88	; 0x58
 80080a0:	f000 80a3 	beq.w	80081ea <_printf_i+0x16e>
 80080a4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80080a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80080ac:	e03a      	b.n	8008124 <_printf_i+0xa8>
 80080ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80080b2:	2b15      	cmp	r3, #21
 80080b4:	d8f6      	bhi.n	80080a4 <_printf_i+0x28>
 80080b6:	a001      	add	r0, pc, #4	; (adr r0, 80080bc <_printf_i+0x40>)
 80080b8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80080bc:	08008115 	.word	0x08008115
 80080c0:	08008129 	.word	0x08008129
 80080c4:	080080a5 	.word	0x080080a5
 80080c8:	080080a5 	.word	0x080080a5
 80080cc:	080080a5 	.word	0x080080a5
 80080d0:	080080a5 	.word	0x080080a5
 80080d4:	08008129 	.word	0x08008129
 80080d8:	080080a5 	.word	0x080080a5
 80080dc:	080080a5 	.word	0x080080a5
 80080e0:	080080a5 	.word	0x080080a5
 80080e4:	080080a5 	.word	0x080080a5
 80080e8:	08008235 	.word	0x08008235
 80080ec:	08008159 	.word	0x08008159
 80080f0:	08008217 	.word	0x08008217
 80080f4:	080080a5 	.word	0x080080a5
 80080f8:	080080a5 	.word	0x080080a5
 80080fc:	08008257 	.word	0x08008257
 8008100:	080080a5 	.word	0x080080a5
 8008104:	08008159 	.word	0x08008159
 8008108:	080080a5 	.word	0x080080a5
 800810c:	080080a5 	.word	0x080080a5
 8008110:	0800821f 	.word	0x0800821f
 8008114:	680b      	ldr	r3, [r1, #0]
 8008116:	1d1a      	adds	r2, r3, #4
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	600a      	str	r2, [r1, #0]
 800811c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008120:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008124:	2301      	movs	r3, #1
 8008126:	e0a3      	b.n	8008270 <_printf_i+0x1f4>
 8008128:	6825      	ldr	r5, [r4, #0]
 800812a:	6808      	ldr	r0, [r1, #0]
 800812c:	062e      	lsls	r6, r5, #24
 800812e:	f100 0304 	add.w	r3, r0, #4
 8008132:	d50a      	bpl.n	800814a <_printf_i+0xce>
 8008134:	6805      	ldr	r5, [r0, #0]
 8008136:	600b      	str	r3, [r1, #0]
 8008138:	2d00      	cmp	r5, #0
 800813a:	da03      	bge.n	8008144 <_printf_i+0xc8>
 800813c:	232d      	movs	r3, #45	; 0x2d
 800813e:	426d      	negs	r5, r5
 8008140:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008144:	485e      	ldr	r0, [pc, #376]	; (80082c0 <_printf_i+0x244>)
 8008146:	230a      	movs	r3, #10
 8008148:	e019      	b.n	800817e <_printf_i+0x102>
 800814a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800814e:	6805      	ldr	r5, [r0, #0]
 8008150:	600b      	str	r3, [r1, #0]
 8008152:	bf18      	it	ne
 8008154:	b22d      	sxthne	r5, r5
 8008156:	e7ef      	b.n	8008138 <_printf_i+0xbc>
 8008158:	680b      	ldr	r3, [r1, #0]
 800815a:	6825      	ldr	r5, [r4, #0]
 800815c:	1d18      	adds	r0, r3, #4
 800815e:	6008      	str	r0, [r1, #0]
 8008160:	0628      	lsls	r0, r5, #24
 8008162:	d501      	bpl.n	8008168 <_printf_i+0xec>
 8008164:	681d      	ldr	r5, [r3, #0]
 8008166:	e002      	b.n	800816e <_printf_i+0xf2>
 8008168:	0669      	lsls	r1, r5, #25
 800816a:	d5fb      	bpl.n	8008164 <_printf_i+0xe8>
 800816c:	881d      	ldrh	r5, [r3, #0]
 800816e:	4854      	ldr	r0, [pc, #336]	; (80082c0 <_printf_i+0x244>)
 8008170:	2f6f      	cmp	r7, #111	; 0x6f
 8008172:	bf0c      	ite	eq
 8008174:	2308      	moveq	r3, #8
 8008176:	230a      	movne	r3, #10
 8008178:	2100      	movs	r1, #0
 800817a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800817e:	6866      	ldr	r6, [r4, #4]
 8008180:	60a6      	str	r6, [r4, #8]
 8008182:	2e00      	cmp	r6, #0
 8008184:	bfa2      	ittt	ge
 8008186:	6821      	ldrge	r1, [r4, #0]
 8008188:	f021 0104 	bicge.w	r1, r1, #4
 800818c:	6021      	strge	r1, [r4, #0]
 800818e:	b90d      	cbnz	r5, 8008194 <_printf_i+0x118>
 8008190:	2e00      	cmp	r6, #0
 8008192:	d04d      	beq.n	8008230 <_printf_i+0x1b4>
 8008194:	4616      	mov	r6, r2
 8008196:	fbb5 f1f3 	udiv	r1, r5, r3
 800819a:	fb03 5711 	mls	r7, r3, r1, r5
 800819e:	5dc7      	ldrb	r7, [r0, r7]
 80081a0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80081a4:	462f      	mov	r7, r5
 80081a6:	42bb      	cmp	r3, r7
 80081a8:	460d      	mov	r5, r1
 80081aa:	d9f4      	bls.n	8008196 <_printf_i+0x11a>
 80081ac:	2b08      	cmp	r3, #8
 80081ae:	d10b      	bne.n	80081c8 <_printf_i+0x14c>
 80081b0:	6823      	ldr	r3, [r4, #0]
 80081b2:	07df      	lsls	r7, r3, #31
 80081b4:	d508      	bpl.n	80081c8 <_printf_i+0x14c>
 80081b6:	6923      	ldr	r3, [r4, #16]
 80081b8:	6861      	ldr	r1, [r4, #4]
 80081ba:	4299      	cmp	r1, r3
 80081bc:	bfde      	ittt	le
 80081be:	2330      	movle	r3, #48	; 0x30
 80081c0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80081c4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80081c8:	1b92      	subs	r2, r2, r6
 80081ca:	6122      	str	r2, [r4, #16]
 80081cc:	f8cd a000 	str.w	sl, [sp]
 80081d0:	464b      	mov	r3, r9
 80081d2:	aa03      	add	r2, sp, #12
 80081d4:	4621      	mov	r1, r4
 80081d6:	4640      	mov	r0, r8
 80081d8:	f7ff fee2 	bl	8007fa0 <_printf_common>
 80081dc:	3001      	adds	r0, #1
 80081de:	d14c      	bne.n	800827a <_printf_i+0x1fe>
 80081e0:	f04f 30ff 	mov.w	r0, #4294967295
 80081e4:	b004      	add	sp, #16
 80081e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081ea:	4835      	ldr	r0, [pc, #212]	; (80082c0 <_printf_i+0x244>)
 80081ec:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80081f0:	6823      	ldr	r3, [r4, #0]
 80081f2:	680e      	ldr	r6, [r1, #0]
 80081f4:	061f      	lsls	r7, r3, #24
 80081f6:	f856 5b04 	ldr.w	r5, [r6], #4
 80081fa:	600e      	str	r6, [r1, #0]
 80081fc:	d514      	bpl.n	8008228 <_printf_i+0x1ac>
 80081fe:	07d9      	lsls	r1, r3, #31
 8008200:	bf44      	itt	mi
 8008202:	f043 0320 	orrmi.w	r3, r3, #32
 8008206:	6023      	strmi	r3, [r4, #0]
 8008208:	b91d      	cbnz	r5, 8008212 <_printf_i+0x196>
 800820a:	6823      	ldr	r3, [r4, #0]
 800820c:	f023 0320 	bic.w	r3, r3, #32
 8008210:	6023      	str	r3, [r4, #0]
 8008212:	2310      	movs	r3, #16
 8008214:	e7b0      	b.n	8008178 <_printf_i+0xfc>
 8008216:	6823      	ldr	r3, [r4, #0]
 8008218:	f043 0320 	orr.w	r3, r3, #32
 800821c:	6023      	str	r3, [r4, #0]
 800821e:	2378      	movs	r3, #120	; 0x78
 8008220:	4828      	ldr	r0, [pc, #160]	; (80082c4 <_printf_i+0x248>)
 8008222:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008226:	e7e3      	b.n	80081f0 <_printf_i+0x174>
 8008228:	065e      	lsls	r6, r3, #25
 800822a:	bf48      	it	mi
 800822c:	b2ad      	uxthmi	r5, r5
 800822e:	e7e6      	b.n	80081fe <_printf_i+0x182>
 8008230:	4616      	mov	r6, r2
 8008232:	e7bb      	b.n	80081ac <_printf_i+0x130>
 8008234:	680b      	ldr	r3, [r1, #0]
 8008236:	6826      	ldr	r6, [r4, #0]
 8008238:	6960      	ldr	r0, [r4, #20]
 800823a:	1d1d      	adds	r5, r3, #4
 800823c:	600d      	str	r5, [r1, #0]
 800823e:	0635      	lsls	r5, r6, #24
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	d501      	bpl.n	8008248 <_printf_i+0x1cc>
 8008244:	6018      	str	r0, [r3, #0]
 8008246:	e002      	b.n	800824e <_printf_i+0x1d2>
 8008248:	0671      	lsls	r1, r6, #25
 800824a:	d5fb      	bpl.n	8008244 <_printf_i+0x1c8>
 800824c:	8018      	strh	r0, [r3, #0]
 800824e:	2300      	movs	r3, #0
 8008250:	6123      	str	r3, [r4, #16]
 8008252:	4616      	mov	r6, r2
 8008254:	e7ba      	b.n	80081cc <_printf_i+0x150>
 8008256:	680b      	ldr	r3, [r1, #0]
 8008258:	1d1a      	adds	r2, r3, #4
 800825a:	600a      	str	r2, [r1, #0]
 800825c:	681e      	ldr	r6, [r3, #0]
 800825e:	6862      	ldr	r2, [r4, #4]
 8008260:	2100      	movs	r1, #0
 8008262:	4630      	mov	r0, r6
 8008264:	f7f7 ffdc 	bl	8000220 <memchr>
 8008268:	b108      	cbz	r0, 800826e <_printf_i+0x1f2>
 800826a:	1b80      	subs	r0, r0, r6
 800826c:	6060      	str	r0, [r4, #4]
 800826e:	6863      	ldr	r3, [r4, #4]
 8008270:	6123      	str	r3, [r4, #16]
 8008272:	2300      	movs	r3, #0
 8008274:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008278:	e7a8      	b.n	80081cc <_printf_i+0x150>
 800827a:	6923      	ldr	r3, [r4, #16]
 800827c:	4632      	mov	r2, r6
 800827e:	4649      	mov	r1, r9
 8008280:	4640      	mov	r0, r8
 8008282:	47d0      	blx	sl
 8008284:	3001      	adds	r0, #1
 8008286:	d0ab      	beq.n	80081e0 <_printf_i+0x164>
 8008288:	6823      	ldr	r3, [r4, #0]
 800828a:	079b      	lsls	r3, r3, #30
 800828c:	d413      	bmi.n	80082b6 <_printf_i+0x23a>
 800828e:	68e0      	ldr	r0, [r4, #12]
 8008290:	9b03      	ldr	r3, [sp, #12]
 8008292:	4298      	cmp	r0, r3
 8008294:	bfb8      	it	lt
 8008296:	4618      	movlt	r0, r3
 8008298:	e7a4      	b.n	80081e4 <_printf_i+0x168>
 800829a:	2301      	movs	r3, #1
 800829c:	4632      	mov	r2, r6
 800829e:	4649      	mov	r1, r9
 80082a0:	4640      	mov	r0, r8
 80082a2:	47d0      	blx	sl
 80082a4:	3001      	adds	r0, #1
 80082a6:	d09b      	beq.n	80081e0 <_printf_i+0x164>
 80082a8:	3501      	adds	r5, #1
 80082aa:	68e3      	ldr	r3, [r4, #12]
 80082ac:	9903      	ldr	r1, [sp, #12]
 80082ae:	1a5b      	subs	r3, r3, r1
 80082b0:	42ab      	cmp	r3, r5
 80082b2:	dcf2      	bgt.n	800829a <_printf_i+0x21e>
 80082b4:	e7eb      	b.n	800828e <_printf_i+0x212>
 80082b6:	2500      	movs	r5, #0
 80082b8:	f104 0619 	add.w	r6, r4, #25
 80082bc:	e7f5      	b.n	80082aa <_printf_i+0x22e>
 80082be:	bf00      	nop
 80082c0:	080085b5 	.word	0x080085b5
 80082c4:	080085c6 	.word	0x080085c6

080082c8 <memmove>:
 80082c8:	4288      	cmp	r0, r1
 80082ca:	b510      	push	{r4, lr}
 80082cc:	eb01 0402 	add.w	r4, r1, r2
 80082d0:	d902      	bls.n	80082d8 <memmove+0x10>
 80082d2:	4284      	cmp	r4, r0
 80082d4:	4623      	mov	r3, r4
 80082d6:	d807      	bhi.n	80082e8 <memmove+0x20>
 80082d8:	1e43      	subs	r3, r0, #1
 80082da:	42a1      	cmp	r1, r4
 80082dc:	d008      	beq.n	80082f0 <memmove+0x28>
 80082de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80082e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80082e6:	e7f8      	b.n	80082da <memmove+0x12>
 80082e8:	4402      	add	r2, r0
 80082ea:	4601      	mov	r1, r0
 80082ec:	428a      	cmp	r2, r1
 80082ee:	d100      	bne.n	80082f2 <memmove+0x2a>
 80082f0:	bd10      	pop	{r4, pc}
 80082f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80082f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80082fa:	e7f7      	b.n	80082ec <memmove+0x24>

080082fc <_realloc_r>:
 80082fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082fe:	4607      	mov	r7, r0
 8008300:	4614      	mov	r4, r2
 8008302:	460e      	mov	r6, r1
 8008304:	b921      	cbnz	r1, 8008310 <_realloc_r+0x14>
 8008306:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800830a:	4611      	mov	r1, r2
 800830c:	f7ff bb9c 	b.w	8007a48 <_malloc_r>
 8008310:	b922      	cbnz	r2, 800831c <_realloc_r+0x20>
 8008312:	f7ff fc99 	bl	8007c48 <_free_r>
 8008316:	4625      	mov	r5, r4
 8008318:	4628      	mov	r0, r5
 800831a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800831c:	f000 f814 	bl	8008348 <_malloc_usable_size_r>
 8008320:	42a0      	cmp	r0, r4
 8008322:	d20f      	bcs.n	8008344 <_realloc_r+0x48>
 8008324:	4621      	mov	r1, r4
 8008326:	4638      	mov	r0, r7
 8008328:	f7ff fb8e 	bl	8007a48 <_malloc_r>
 800832c:	4605      	mov	r5, r0
 800832e:	2800      	cmp	r0, #0
 8008330:	d0f2      	beq.n	8008318 <_realloc_r+0x1c>
 8008332:	4631      	mov	r1, r6
 8008334:	4622      	mov	r2, r4
 8008336:	f7ff fb71 	bl	8007a1c <memcpy>
 800833a:	4631      	mov	r1, r6
 800833c:	4638      	mov	r0, r7
 800833e:	f7ff fc83 	bl	8007c48 <_free_r>
 8008342:	e7e9      	b.n	8008318 <_realloc_r+0x1c>
 8008344:	4635      	mov	r5, r6
 8008346:	e7e7      	b.n	8008318 <_realloc_r+0x1c>

08008348 <_malloc_usable_size_r>:
 8008348:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800834c:	1f18      	subs	r0, r3, #4
 800834e:	2b00      	cmp	r3, #0
 8008350:	bfbc      	itt	lt
 8008352:	580b      	ldrlt	r3, [r1, r0]
 8008354:	18c0      	addlt	r0, r0, r3
 8008356:	4770      	bx	lr

08008358 <_init>:
 8008358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800835a:	bf00      	nop
 800835c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800835e:	bc08      	pop	{r3}
 8008360:	469e      	mov	lr, r3
 8008362:	4770      	bx	lr

08008364 <_fini>:
 8008364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008366:	bf00      	nop
 8008368:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800836a:	bc08      	pop	{r3}
 800836c:	469e      	mov	lr, r3
 800836e:	4770      	bx	lr
