{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669303902393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669303902393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 00:31:42 2022 " "Processing started: Fri Nov 25 00:31:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669303902393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669303902393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RL_binary -c RL_binary " "Command: quartus_map --read_settings_files=on --write_settings_files=off RL_binary -c RL_binary" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669303902393 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669303902653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669303902653 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RL_binary.v(48) " "Verilog HDL warning at RL_binary.v(48): extended using \"x\" or \"z\"" {  } { { "RL_binary.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/RL_binary.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669303908493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rl_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file rl_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 RL_binary " "Found entity 1: RL_binary" {  } { { "RL_binary.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/RL_binary.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669303908494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669303908494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_length.v 1 1 " "Found 1 design units, including 1 entities, in source file get_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_length " "Found entity 1: get_length" {  } { { "get_length.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/get_length.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669303908495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669303908495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_exp.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_exp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_exp " "Found entity 1: mod_exp" {  } { { "mod_exp.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mod_exp.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669303908496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669303908496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mont_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mont_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mont_mult " "Found entity 1: mont_mult" {  } { { "mont_mult.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mont_mult.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669303908497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669303908497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "long_div.v 1 1 " "Found 1 design units, including 1 entities, in source file long_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 long_div " "Found entity 1: long_div" {  } { { "long_div.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/long_div.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669303908498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669303908498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rl_binary_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rl_binary_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RL_binary_tb " "Found entity 1: RL_binary_tb" {  } { { "RL_binary_tb.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/RL_binary_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669303908499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669303908499 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RL_binary " "Elaborating entity \"RL_binary\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669303908523 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RL_binary.v(109) " "Verilog HDL assignment warning at RL_binary.v(109): truncated value with size 32 to match size of target (8)" {  } { { "RL_binary.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/RL_binary.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669303908525 "|RL_binary"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_length get_length:gl_RL " "Elaborating entity \"get_length\" for hierarchy \"get_length:gl_RL\"" {  } { { "RL_binary.v" "gl_RL" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/RL_binary.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669303908539 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 get_length.v(37) " "Verilog HDL assignment warning at get_length.v(37): truncated value with size 32 to match size of target (8)" {  } { { "get_length.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/get_length.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669303908540 "|RL_binary|get_length:gl_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 get_length.v(52) " "Verilog HDL assignment warning at get_length.v(52): truncated value with size 32 to match size of target (8)" {  } { { "get_length.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/get_length.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669303908540 "|RL_binary|get_length:gl_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 get_length.v(59) " "Verilog HDL assignment warning at get_length.v(59): truncated value with size 32 to match size of target (8)" {  } { { "get_length.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/get_length.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669303908540 "|RL_binary|get_length:gl_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 get_length.v(63) " "Verilog HDL assignment warning at get_length.v(63): truncated value with size 32 to match size of target (8)" {  } { { "get_length.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/get_length.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669303908540 "|RL_binary|get_length:gl_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 get_length.v(68) " "Verilog HDL assignment warning at get_length.v(68): truncated value with size 32 to match size of target (8)" {  } { { "get_length.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/get_length.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669303908540 "|RL_binary|get_length:gl_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_exp mod_exp:me_1 " "Elaborating entity \"mod_exp\" for hierarchy \"mod_exp:me_1\"" {  } { { "RL_binary.v" "me_1" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/RL_binary.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669303908541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "long_div mod_exp:me_1\|long_div:ld_1 " "Elaborating entity \"long_div\" for hierarchy \"mod_exp:me_1\|long_div:ld_1\"" {  } { { "mod_exp.v" "ld_1" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mod_exp.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669303908548 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 long_div.v(59) " "Verilog HDL assignment warning at long_div.v(59): truncated value with size 32 to match size of target (8)" {  } { { "long_div.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/long_div.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669303908549 "|RL_binary|mod_exp:me_1|long_div:ld_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 long_div.v(90) " "Verilog HDL assignment warning at long_div.v(90): truncated value with size 32 to match size of target (8)" {  } { { "long_div.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/long_div.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669303908550 "|RL_binary|mod_exp:me_1|long_div:ld_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 long_div.v(96) " "Verilog HDL assignment warning at long_div.v(96): truncated value with size 32 to match size of target (8)" {  } { { "long_div.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/long_div.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669303908550 "|RL_binary|mod_exp:me_1|long_div:ld_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mont_mult mod_exp:me_1\|mont_mult:mm_1 " "Elaborating entity \"mont_mult\" for hierarchy \"mod_exp:me_1\|mont_mult:mm_1\"" {  } { { "mod_exp.v" "mm_1" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mod_exp.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669303908551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mont_mult.v(65) " "Verilog HDL assignment warning at mont_mult.v(65): truncated value with size 32 to match size of target (8)" {  } { { "mont_mult.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mont_mult.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669303908552 "|RL_binary|mod_exp:me_1|mont_mult:mm_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mont_mult.v(68) " "Verilog HDL assignment warning at mont_mult.v(68): truncated value with size 32 to match size of target (8)" {  } { { "mont_mult.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mont_mult.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669303908552 "|RL_binary|mod_exp:me_1|mont_mult:mm_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mont_mult.v(76) " "Verilog HDL assignment warning at mont_mult.v(76): truncated value with size 32 to match size of target (8)" {  } { { "mont_mult.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mont_mult.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669303908552 "|RL_binary|mod_exp:me_1|mont_mult:mm_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mont_mult.v(82) " "Verilog HDL assignment warning at mont_mult.v(82): truncated value with size 32 to match size of target (8)" {  } { { "mont_mult.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mont_mult.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669303908552 "|RL_binary|mod_exp:me_1|mont_mult:mm_1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mod_exp:me_1\|mont_mult:mm_2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mod_exp:me_1\|mont_mult:mm_2\|Mod0\"" {  } { { "mont_mult.v" "Mod0" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mont_mult.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669303909245 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mod_exp:me_1\|mont_mult:mm_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mod_exp:me_1\|mont_mult:mm_1\|Mod0\"" {  } { { "mont_mult.v" "Mod0" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mont_mult.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669303909245 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mod_exp:me_2\|mont_mult:mm_2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mod_exp:me_2\|mont_mult:mm_2\|Mod0\"" {  } { { "mont_mult.v" "Mod0" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mont_mult.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669303909245 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mod_exp:me_2\|mont_mult:mm_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mod_exp:me_2\|mont_mult:mm_1\|Mod0\"" {  } { { "mont_mult.v" "Mod0" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mont_mult.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669303909245 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669303909245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mod_exp:me_1\|mont_mult:mm_2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"mod_exp:me_1\|mont_mult:mm_2\|lpm_divide:Mod0\"" {  } { { "mont_mult.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mont_mult.v" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669303909271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mod_exp:me_1\|mont_mult:mm_2\|lpm_divide:Mod0 " "Instantiated megafunction \"mod_exp:me_1\|mont_mult:mm_2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669303909272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669303909272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669303909272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669303909272 ""}  } { { "mont_mult.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mont_mult.v" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669303909272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/db/lpm_divide_62m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669303909299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669303909299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669303909307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669303909307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/db/alt_u_div_ose.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669303909315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669303909315 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669303910207 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "46 " "46 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669303911202 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/output_files/RL_binary.map.smsg " "Generated suppressed messages file C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/output_files/RL_binary.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669303911269 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669303911470 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669303911470 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2809 " "Implemented 2809 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "99 " "Implemented 99 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669303911632 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669303911632 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2650 " "Implemented 2650 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669303911632 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "28 " "Implemented 28 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1669303911632 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669303911632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4944 " "Peak virtual memory: 4944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669303911649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 00:31:51 2022 " "Processing ended: Fri Nov 25 00:31:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669303911649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669303911649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669303911649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669303911649 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1669303912654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669303912654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 00:31:52 2022 " "Processing started: Fri Nov 25 00:31:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669303912654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1669303912654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RL_binary -c RL_binary " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RL_binary -c RL_binary" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1669303912654 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1669303912719 ""}
{ "Info" "0" "" "Project  = RL_binary" {  } {  } 0 0 "Project  = RL_binary" 0 0 "Fitter" 0 0 1669303912720 ""}
{ "Info" "0" "" "Revision = RL_binary" {  } {  } 0 0 "Revision = RL_binary" 0 0 "Fitter" 0 0 1669303912720 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1669303912846 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1669303912847 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RL_binary 5CEBA9F31C8 " "Selected device 5CEBA9F31C8 for design \"RL_binary\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669303912865 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669303912900 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669303912900 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669303913332 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1669303913343 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1669303913455 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "131 131 " "No exact pin location assignment(s) for 131 pins of 131 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1669303913719 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1669303920173 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 854 global CLKCTRL_G6 " "clk~inputCLKENA0 with 854 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1669303920611 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rstn~inputCLKENA0 887 global CLKCTRL_G9 " "rstn~inputCLKENA0 with 887 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1669303920611 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1669303920611 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669303920612 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1669303920643 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669303920644 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669303920648 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1669303920651 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RL_binary.sdc " "Synopsys Design Constraints File file not found: 'RL_binary.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1669303921212 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1669303921213 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1669303921250 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1669303921251 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1669303921252 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1669303921285 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1669303921287 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1669303921417 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "92 DSP block " "Packed 92 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1669303921419 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "92 " "Created 92 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1669303921419 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669303921419 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669303921519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669303928681 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1669303929099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:34 " "Fitter placement preparation operations ending: elapsed time is 00:01:34" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669304022626 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1669304122207 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1669304134057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669304134057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1669304135538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X24_Y11 X35_Y22 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X24_Y11 to location X35_Y22" {  } { { "loc" "" { Generic "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X24_Y11 to location X35_Y22"} { { 12 { 0 ""} 24 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1669304144269 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1669304144269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1669304152091 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1669304152091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669304152096 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.38 " "Total time spent on timing analysis during the Fitter is 6.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1669304156145 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669304156208 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669304157059 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669304157060 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669304158273 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669304164456 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/output_files/RL_binary.fit.smsg " "Generated suppressed messages file C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/output_files/RL_binary.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1669304164998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7956 " "Peak virtual memory: 7956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669304166057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 00:36:06 2022 " "Processing ended: Fri Nov 25 00:36:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669304166057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:14 " "Elapsed time: 00:04:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669304166057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:22 " "Total CPU time (on all processors): 00:03:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669304166057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669304166057 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1669304167106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669304167106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 00:36:07 2022 " "Processing started: Fri Nov 25 00:36:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669304167106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1669304167106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RL_binary -c RL_binary " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RL_binary -c RL_binary" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1669304167107 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1669304167775 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1669304175853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669304177000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 00:36:16 2022 " "Processing ended: Fri Nov 25 00:36:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669304177000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669304177000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669304177000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1669304177000 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1669304177702 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1669304178119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669304178120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 00:36:17 2022 " "Processing started: Fri Nov 25 00:36:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669304178120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1669304178120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RL_binary -c RL_binary " "Command: quartus_sta RL_binary -c RL_binary" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1669304178120 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1669304178191 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1669304178689 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1669304178689 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669304178723 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669304178723 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RL_binary.sdc " "Synopsys Design Constraints File file not found: 'RL_binary.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1669304179487 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669304179487 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669304179493 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name md_start md_start " "create_clock -period 1.000 -name md_start md_start" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669304179493 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mod_exp:me_1\|mont_mult:mm_1\|md_end mod_exp:me_1\|mont_mult:mm_1\|md_end " "create_clock -period 1.000 -name mod_exp:me_1\|mont_mult:mm_1\|md_end mod_exp:me_1\|mont_mult:mm_1\|md_end" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669304179493 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end " "create_clock -period 1.000 -name mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669304179493 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mod_exp:me_2\|mont_mult:mm_1\|md_end mod_exp:me_2\|mont_mult:mm_1\|md_end " "create_clock -period 1.000 -name mod_exp:me_2\|mont_mult:mm_1\|md_end mod_exp:me_2\|mont_mult:mm_1\|md_end" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669304179493 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end " "create_clock -period 1.000 -name mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669304179493 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end " "create_clock -period 1.000 -name mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669304179493 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end " "create_clock -period 1.000 -name mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669304179493 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669304179493 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1669304179510 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669304179512 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1669304179513 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669304179522 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669304179663 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669304179663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.136 " "Worst-case setup slack is -18.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.136           -9739.372 clk  " "  -18.136           -9739.372 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.310             -21.833 mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end  " "   -3.310             -21.833 mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.190             -21.889 mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end  " "   -3.190             -21.889 mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.180             -20.711 mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end  " "   -3.180             -20.711 mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.036             -21.031 mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end  " "   -3.036             -21.031 mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.263              -2.092 mod_exp:me_2\|mont_mult:mm_1\|md_end  " "   -1.263              -2.092 mod_exp:me_2\|mont_mult:mm_1\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.910              -2.675 mod_exp:me_1\|mont_mult:mm_1\|md_end  " "   -0.910              -2.675 mod_exp:me_1\|mont_mult:mm_1\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.887              -0.887 md_start  " "   -0.887              -0.887 md_start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669304179665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.163 " "Worst-case hold slack is 0.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 clk  " "    0.163               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.727               0.000 mod_exp:me_1\|mont_mult:mm_1\|md_end  " "    0.727               0.000 mod_exp:me_1\|mont_mult:mm_1\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.727               0.000 mod_exp:me_2\|mont_mult:mm_1\|md_end  " "    0.727               0.000 mod_exp:me_2\|mont_mult:mm_1\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.732               0.000 md_start  " "    0.732               0.000 md_start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.659               0.000 mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end  " "    1.659               0.000 mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.729               0.000 mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end  " "    1.729               0.000 mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.051               0.000 mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end  " "    2.051               0.000 mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.236               0.000 mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end  " "    2.236               0.000 mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669304179679 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669304179682 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669304179685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.545 " "Worst-case minimum pulse width slack is -3.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.545           -1311.771 clk  " "   -3.545           -1311.771 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -8.300 mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end  " "   -0.724              -8.300 mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -8.295 mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end  " "   -0.724              -8.295 mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -8.181 mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end  " "   -0.724              -8.181 mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -8.123 mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end  " "   -0.724              -8.123 mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -3.461 mod_exp:me_1\|mont_mult:mm_1\|md_end  " "   -0.724              -3.461 mod_exp:me_1\|mont_mult:mm_1\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -2.258 mod_exp:me_2\|mont_mult:mm_1\|md_end  " "   -0.724              -2.258 mod_exp:me_2\|mont_mult:mm_1\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -1.195 md_start  " "   -0.724              -1.195 md_start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304179687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669304179687 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669304179715 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669304179741 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669304181400 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669304181635 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669304181660 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669304181660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.263 " "Worst-case setup slack is -18.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.263           -9771.526 clk  " "  -18.263           -9771.526 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.552             -23.400 mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end  " "   -3.552             -23.400 mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.470             -23.559 mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end  " "   -3.470             -23.559 mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.433             -22.362 mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end  " "   -3.433             -22.362 mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.323             -22.698 mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end  " "   -3.323             -22.698 mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.249              -2.074 mod_exp:me_2\|mont_mult:mm_1\|md_end  " "   -1.249              -2.074 mod_exp:me_2\|mont_mult:mm_1\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.905              -2.651 mod_exp:me_1\|mont_mult:mm_1\|md_end  " "   -0.905              -2.651 mod_exp:me_1\|mont_mult:mm_1\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.893              -0.893 md_start  " "   -0.893              -0.893 md_start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669304181662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.355 " "Worst-case hold slack is -0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.355              -4.252 clk  " "   -0.355              -4.252 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.718               0.000 mod_exp:me_2\|mont_mult:mm_1\|md_end  " "    0.718               0.000 mod_exp:me_2\|mont_mult:mm_1\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.726               0.000 mod_exp:me_1\|mont_mult:mm_1\|md_end  " "    0.726               0.000 mod_exp:me_1\|mont_mult:mm_1\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.728               0.000 md_start  " "    0.728               0.000 md_start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.598               0.000 mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end  " "    1.598               0.000 mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.683               0.000 mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end  " "    1.683               0.000 mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.187               0.000 mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end  " "    2.187               0.000 mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.203               0.000 mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end  " "    2.203               0.000 mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669304181673 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669304181676 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669304181679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.545 " "Worst-case minimum pulse width slack is -3.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.545           -1319.271 clk  " "   -3.545           -1319.271 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -8.423 mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end  " "   -0.724              -8.423 mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -8.209 mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end  " "   -0.724              -8.209 mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -8.083 mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end  " "   -0.724              -8.083 mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -8.058 mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end  " "   -0.724              -8.058 mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -3.369 mod_exp:me_1\|mont_mult:mm_1\|md_end  " "   -0.724              -3.369 mod_exp:me_1\|mont_mult:mm_1\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -2.251 mod_exp:me_2\|mont_mult:mm_1\|md_end  " "   -0.724              -2.251 mod_exp:me_2\|mont_mult:mm_1\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -1.214 md_start  " "   -0.724              -1.214 md_start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304181681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669304181681 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669304181707 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669304181900 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669304182983 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669304183173 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669304183182 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669304183182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.194 " "Worst-case setup slack is -7.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.194           -3924.324 clk  " "   -7.194           -3924.324 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.092              -6.915 mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end  " "   -1.092              -6.915 mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.062              -6.580 mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end  " "   -1.062              -6.580 mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.048              -7.141 mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end  " "   -1.048              -7.141 mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.943              -6.472 mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end  " "   -0.943              -6.472 mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.174              -0.174 mod_exp:me_2\|mont_mult:mm_1\|md_end  " "   -0.174              -0.174 mod_exp:me_2\|mont_mult:mm_1\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 md_start  " "    0.016               0.000 md_start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032               0.000 mod_exp:me_1\|mont_mult:mm_1\|md_end  " "    0.032               0.000 mod_exp:me_1\|mont_mult:mm_1\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669304183185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.023 " "Worst-case hold slack is -0.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.023              -0.040 clk  " "   -0.023              -0.040 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 mod_exp:me_1\|mont_mult:mm_1\|md_end  " "    0.260               0.000 mod_exp:me_1\|mont_mult:mm_1\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 mod_exp:me_2\|mont_mult:mm_1\|md_end  " "    0.261               0.000 mod_exp:me_2\|mont_mult:mm_1\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 md_start  " "    0.271               0.000 md_start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.664               0.000 mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end  " "    0.664               0.000 mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.691               0.000 mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end  " "    0.691               0.000 mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.698               0.000 mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end  " "    0.698               0.000 mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end  " "    0.833               0.000 mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669304183195 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669304183198 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669304183200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702            -227.361 clk  " "   -1.702            -227.361 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.422              -0.719 md_start  " "   -0.422              -0.719 md_start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.070              -0.394 mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end  " "   -0.070              -0.394 mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.048              -0.115 mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end  " "   -0.048              -0.115 mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.026              -0.026 mod_exp:me_2\|mont_mult:mm_1\|md_end  " "   -0.026              -0.026 mod_exp:me_2\|mont_mult:mm_1\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005              -0.027 mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end  " "   -0.005              -0.027 mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.009               0.000 mod_exp:me_1\|mont_mult:mm_1\|md_end  " "    0.009               0.000 mod_exp:me_1\|mont_mult:mm_1\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.009               0.000 mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end  " "    0.009               0.000 mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669304183203 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669304183230 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669304183433 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669304183444 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669304183444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.509 " "Worst-case setup slack is -6.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.509           -3487.754 clk  " "   -6.509           -3487.754 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.091              -6.837 mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end  " "   -1.091              -6.837 mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.067              -6.554 mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end  " "   -1.067              -6.554 mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.052              -7.065 mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end  " "   -1.052              -7.065 mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.955              -6.476 mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end  " "   -0.955              -6.476 mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.113              -0.113 mod_exp:me_2\|mont_mult:mm_1\|md_end  " "   -0.113              -0.113 mod_exp:me_2\|mont_mult:mm_1\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.047               0.000 md_start  " "    0.047               0.000 md_start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.069               0.000 mod_exp:me_1\|mont_mult:mm_1\|md_end  " "    0.069               0.000 mod_exp:me_1\|mont_mult:mm_1\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669304183447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.249 " "Worst-case hold slack is -0.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.249             -37.564 clk  " "   -0.249             -37.564 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 mod_exp:me_1\|mont_mult:mm_1\|md_end  " "    0.233               0.000 mod_exp:me_1\|mont_mult:mm_1\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 mod_exp:me_2\|mont_mult:mm_1\|md_end  " "    0.233               0.000 mod_exp:me_2\|mont_mult:mm_1\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 md_start  " "    0.242               0.000 md_start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end  " "    0.591               0.000 mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.615               0.000 mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end  " "    0.615               0.000 mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.737               0.000 mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end  " "    0.737               0.000 mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.785               0.000 mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end  " "    0.785               0.000 mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669304183460 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669304183462 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669304183466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702            -230.312 clk  " "   -1.702            -230.312 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.401              -0.653 md_start  " "   -0.401              -0.653 md_start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021              -0.108 mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end  " "   -0.021              -0.108 mod_exp:me_1\|long_div:ld_1\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005              -0.005 mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end  " "   -0.005              -0.005 mod_exp:me_2\|long_div:ld_2\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 mod_exp:me_2\|mont_mult:mm_1\|md_end  " "    0.018               0.000 mod_exp:me_2\|mont_mult:mm_1\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.025               0.000 mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end  " "    0.025               0.000 mod_exp:me_1\|long_div:ld_2\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.041               0.000 mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end  " "    0.041               0.000 mod_exp:me_2\|long_div:ld_1\|get_length:gl_ld\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051               0.000 mod_exp:me_1\|mont_mult:mm_1\|md_end  " "    0.051               0.000 mod_exp:me_1\|mont_mult:mm_1\|md_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669304183469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669304183469 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669304184614 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669304184629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5470 " "Peak virtual memory: 5470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669304184696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 00:36:24 2022 " "Processing ended: Fri Nov 25 00:36:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669304184696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669304184696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669304184696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669304184696 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1669304185706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669304185706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 00:36:25 2022 " "Processing started: Fri Nov 25 00:36:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669304185706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1669304185706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RL_binary -c RL_binary " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RL_binary -c RL_binary" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1669304185706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1669304186475 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1669304186555 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RL_binary.vo C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/simulation/questa/ simulation " "Generated file RL_binary.vo in folder \"C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1669304186831 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669304186897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 00:36:26 2022 " "Processing ended: Fri Nov 25 00:36:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669304186897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669304186897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669304186897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1669304186897 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus Prime Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1669304187624 ""}
