{
  "design": {
    "design_info": {
      "boundary_crc": "0xBA09428C3B3FB0D1",
      "device": "xc7a35ticsg324-1L",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "microblaze_mcs_0": "",
      "clk_wiz_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "reset_n"
          },
          "CLK_DOMAIN": {
            "value": "design_1_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "reset_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "rx": {
        "direction": "I"
      },
      "tx": {
        "direction": "O"
      },
      "IO_addr_strobe": {
        "direction": "O"
      },
      "IO_address": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "IO_byte_enable": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "IO_read_data": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "IO_read_strobe": {
        "direction": "O"
      },
      "IO_ready": {
        "direction": "I"
      },
      "IO_write_data": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "IO_write_strobe": {
        "direction": "O"
      },
      "clk_i2s": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "12288135"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "clk_locked": {
        "direction": "O"
      }
    },
    "components": {
      "microblaze_mcs_0": {
        "vlnv": "xilinx.com:ip:microblaze_mcs:3.0",
        "xci_name": "design_1_microblaze_mcs_0_0",
        "parameters": {
          "MEMSIZE": {
            "value": "32768"
          },
          "USE_IO_BUS": {
            "value": "1"
          },
          "USE_UART_RX": {
            "value": "1"
          },
          "USE_UART_TX": {
            "value": "1"
          }
        },
        "interface_ports": {
          "IO": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:mcsio_bus_rtl:1.0"
          },
          "UART": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:uart_rtl:1.0"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "190.154"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "92.529"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "12.288"
          },
          "CLKOUT1_USED": {
            "value": "true"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_i2s"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "HIGH"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "10.875"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "88.500"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "nets": {
      "microblaze_mcs_0_clk": {
        "ports": [
          "clk",
          "microblaze_mcs_0/Clk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "microblaze_mcs_0_reset_n": {
        "ports": [
          "reset_n",
          "microblaze_mcs_0/Reset",
          "clk_wiz_0/resetn"
        ]
      },
      "microblaze_mcs_0_uart_rxd": {
        "ports": [
          "rx",
          "microblaze_mcs_0/UART_rxd"
        ]
      },
      "microblaze_mcs_0_uart_txd": {
        "ports": [
          "microblaze_mcs_0/UART_txd",
          "tx"
        ]
      },
      "microblaze_mcs_0_IO_addr_strobe": {
        "ports": [
          "microblaze_mcs_0/IO_addr_strobe",
          "IO_addr_strobe"
        ]
      },
      "microblaze_mcs_0_IO_address": {
        "ports": [
          "microblaze_mcs_0/IO_address",
          "IO_address"
        ]
      },
      "microblaze_mcs_0_IO_byte_enable": {
        "ports": [
          "microblaze_mcs_0/IO_byte_enable",
          "IO_byte_enable"
        ]
      },
      "microblaze_mcs_0_IO_read_data": {
        "ports": [
          "IO_read_data",
          "microblaze_mcs_0/IO_read_data"
        ]
      },
      "microblaze_mcs_0_IO_read_strobe": {
        "ports": [
          "microblaze_mcs_0/IO_read_strobe",
          "IO_read_strobe"
        ]
      },
      "microblaze_mcs_0_IO_ready": {
        "ports": [
          "IO_ready",
          "microblaze_mcs_0/IO_ready"
        ]
      },
      "microblaze_mcs_0_IO_write_data": {
        "ports": [
          "microblaze_mcs_0/IO_write_data",
          "IO_write_data"
        ]
      },
      "microblaze_mcs_0_IO_write_strobe": {
        "ports": [
          "microblaze_mcs_0/IO_write_strobe",
          "IO_write_strobe"
        ]
      },
      "clk_wiz_0_clk_i2s": {
        "ports": [
          "clk_wiz_0/clk_i2s",
          "clk_i2s"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "clk_locked"
        ]
      }
    }
  }
}