// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _append_payload_512_s_HH_
#define _append_payload_512_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct append_payload_512_s : public sc_module {
    // Port declarations 55
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<512> > tx_rawPayFifo_V_data_dout;
    sc_in< sc_logic > tx_rawPayFifo_V_data_empty_n;
    sc_out< sc_logic > tx_rawPayFifo_V_data_read;
    sc_in< sc_lv<64> > tx_rawPayFifo_V_keep_dout;
    sc_in< sc_logic > tx_rawPayFifo_V_keep_empty_n;
    sc_out< sc_logic > tx_rawPayFifo_V_keep_read;
    sc_in< sc_lv<1> > tx_rawPayFifo_V_last_dout;
    sc_in< sc_logic > tx_rawPayFifo_V_last_empty_n;
    sc_out< sc_logic > tx_rawPayFifo_V_last_read;
    sc_in< sc_lv<512> > tx_rethShift2payFifo_3_dout;
    sc_in< sc_logic > tx_rethShift2payFifo_3_empty_n;
    sc_out< sc_logic > tx_rethShift2payFifo_3_read;
    sc_in< sc_lv<64> > tx_rethShift2payFifo_5_dout;
    sc_in< sc_logic > tx_rethShift2payFifo_5_empty_n;
    sc_out< sc_logic > tx_rethShift2payFifo_5_read;
    sc_in< sc_lv<1> > tx_rethShift2payFifo_6_dout;
    sc_in< sc_logic > tx_rethShift2payFifo_6_empty_n;
    sc_out< sc_logic > tx_rethShift2payFifo_6_read;
    sc_in< sc_lv<512> > tx_aethShift2payFifo_3_dout;
    sc_in< sc_logic > tx_aethShift2payFifo_3_empty_n;
    sc_out< sc_logic > tx_aethShift2payFifo_3_read;
    sc_in< sc_lv<64> > tx_aethShift2payFifo_5_dout;
    sc_in< sc_logic > tx_aethShift2payFifo_5_empty_n;
    sc_out< sc_logic > tx_aethShift2payFifo_5_read;
    sc_in< sc_lv<1> > tx_aethShift2payFifo_6_dout;
    sc_in< sc_logic > tx_aethShift2payFifo_6_empty_n;
    sc_out< sc_logic > tx_aethShift2payFifo_6_read;
    sc_in< sc_lv<512> > tx_exh2payFifo_V_dat_dout;
    sc_in< sc_logic > tx_exh2payFifo_V_dat_empty_n;
    sc_out< sc_logic > tx_exh2payFifo_V_dat_read;
    sc_in< sc_lv<64> > tx_exh2payFifo_V_kee_dout;
    sc_in< sc_logic > tx_exh2payFifo_V_kee_empty_n;
    sc_out< sc_logic > tx_exh2payFifo_V_kee_read;
    sc_in< sc_lv<1> > tx_exh2payFifo_V_las_dout;
    sc_in< sc_logic > tx_exh2payFifo_V_las_empty_n;
    sc_out< sc_logic > tx_exh2payFifo_V_las_read;
    sc_in< sc_lv<3> > tx_packetInfoFifo_V_dout;
    sc_in< sc_logic > tx_packetInfoFifo_V_empty_n;
    sc_out< sc_logic > tx_packetInfoFifo_V_read;
    sc_out< sc_lv<512> > tx_exh2shiftFifo_V_d_din;
    sc_in< sc_logic > tx_exh2shiftFifo_V_d_full_n;
    sc_out< sc_logic > tx_exh2shiftFifo_V_d_write;
    sc_out< sc_lv<64> > tx_exh2shiftFifo_V_k_din;
    sc_in< sc_logic > tx_exh2shiftFifo_V_k_full_n;
    sc_out< sc_logic > tx_exh2shiftFifo_V_k_write;
    sc_out< sc_lv<1> > tx_exh2shiftFifo_V_l_din;
    sc_in< sc_logic > tx_exh2shiftFifo_V_l_full_n;
    sc_out< sc_logic > tx_exh2shiftFifo_V_l_write;


    // Module declarations
    append_payload_512_s(sc_module_name name);
    SC_HAS_PROCESS(append_payload_512_s);

    ~append_payload_512_s();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > io_acc_block_signal_op11;
    sc_signal< sc_lv<1> > tmp_241_nbreadreq_fu_94_p5;
    sc_signal< bool > ap_predicate_op11_read_state1;
    sc_signal< sc_logic > io_acc_block_signal_op18;
    sc_signal< sc_lv<1> > tmp_240_nbreadreq_fu_116_p5;
    sc_signal< bool > ap_predicate_op18_read_state1;
    sc_signal< sc_logic > io_acc_block_signal_op30;
    sc_signal< sc_lv<1> > tmp_239_nbreadreq_fu_138_p5;
    sc_signal< bool > ap_predicate_op30_read_state1;
    sc_signal< sc_logic > io_acc_block_signal_op42;
    sc_signal< sc_lv<1> > tmp_238_nbreadreq_fu_160_p5;
    sc_signal< bool > ap_predicate_op42_read_state1;
    sc_signal< sc_lv<1> > tmp_nbreadreq_fu_182_p3;
    sc_signal< bool > ap_predicate_op55_read_state1;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op80;
    sc_signal< sc_lv<3> > state_6_load_reg_415;
    sc_signal< sc_lv<1> > tmp_241_reg_426;
    sc_signal< bool > ap_predicate_op80_write_state2;
    sc_signal< sc_logic > io_acc_block_signal_op86;
    sc_signal< sc_lv<1> > tmp_240_reg_445;
    sc_signal< bool > ap_predicate_op86_write_state2;
    sc_signal< sc_logic > io_acc_block_signal_op92;
    sc_signal< sc_lv<1> > tmp_239_reg_469;
    sc_signal< bool > ap_predicate_op92_write_state2;
    sc_signal< sc_logic > io_acc_block_signal_op97;
    sc_signal< sc_lv<1> > tmp_238_reg_493;
    sc_signal< sc_lv<1> > tmp_last_V_reg_507;
    sc_signal< bool > ap_predicate_op97_write_state2;
    sc_signal< sc_logic > io_acc_block_signal_op99;
    sc_signal< sc_lv<1> > info_hasPayload_load_reg_422;
    sc_signal< bool > ap_predicate_op99_write_state2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<3> > state_6;
    sc_signal< sc_lv<1> > firstPayload;
    sc_signal< sc_lv<1> > info_isAETH;
    sc_signal< sc_lv<1> > info_hasPayload;
    sc_signal< sc_lv<512> > prevWord_data_V_16;
    sc_signal< sc_logic > tx_packetInfoFifo_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > tx_exh2payFifo_V_dat_blk_n;
    sc_signal< sc_logic > tx_exh2payFifo_V_kee_blk_n;
    sc_signal< sc_logic > tx_exh2payFifo_V_las_blk_n;
    sc_signal< sc_logic > tx_exh2shiftFifo_V_d_blk_n;
    sc_signal< sc_logic > tx_exh2shiftFifo_V_k_blk_n;
    sc_signal< sc_logic > tx_exh2shiftFifo_V_l_blk_n;
    sc_signal< sc_logic > tx_aethShift2payFifo_3_blk_n;
    sc_signal< sc_logic > tx_aethShift2payFifo_5_blk_n;
    sc_signal< sc_logic > tx_aethShift2payFifo_6_blk_n;
    sc_signal< sc_logic > tx_rethShift2payFifo_3_blk_n;
    sc_signal< sc_logic > tx_rethShift2payFifo_5_blk_n;
    sc_signal< sc_logic > tx_rethShift2payFifo_6_blk_n;
    sc_signal< sc_logic > tx_rawPayFifo_V_data_blk_n;
    sc_signal< sc_logic > tx_rawPayFifo_V_keep_blk_n;
    sc_signal< sc_logic > tx_rawPayFifo_V_last_blk_n;
    sc_signal< sc_lv<1> > info_hasPayload_load_load_fu_255_p1;
    sc_signal< sc_lv<512> > tmp_data_V_69_reg_430;
    sc_signal< sc_lv<64> > tmp_keep_V_60_reg_435;
    sc_signal< sc_lv<1> > tmp_last_V_48_fu_271_p1;
    sc_signal< sc_lv<1> > tmp_last_V_48_reg_440;
    sc_signal< sc_lv<64> > tmp_keep_V_59_reg_454;
    sc_signal< sc_lv<1> > tmp_last_V_47_fu_283_p1;
    sc_signal< sc_lv<1> > tmp_last_V_47_reg_459;
    sc_signal< sc_lv<512> > p_Result_102_fu_291_p5;
    sc_signal< sc_lv<1> > firstPayload_load_load_fu_247_p1;
    sc_signal< sc_lv<64> > tmp_keep_V_58_reg_478;
    sc_signal< sc_lv<1> > tmp_last_V_46_fu_311_p1;
    sc_signal< sc_lv<1> > tmp_last_V_46_reg_483;
    sc_signal< sc_lv<512> > p_Result_s_fu_319_p5;
    sc_signal< sc_lv<512> > tmp_data_V_reg_497;
    sc_signal< sc_lv<64> > tmp_keep_V_reg_502;
    sc_signal< sc_lv<1> > tmp_last_V_fu_339_p1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter0_tmp_data_V_71_reg_211;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter1_tmp_data_V_71_reg_211;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter0_tmp_data_V_70_reg_221;
    sc_signal< sc_lv<512> > ap_phi_reg_pp0_iter1_tmp_data_V_70_reg_221;
    sc_signal< sc_lv<3> > select_ln1677_fu_349_p3;
    sc_signal< sc_lv<3> > select_ln1645_fu_401_p3;
    sc_signal< sc_lv<1> > trunc_ln135_fu_369_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<128> > trunc_ln647_30_fu_287_p1;
    sc_signal< sc_lv<32> > trunc_ln647_fu_315_p1;
    sc_signal< sc_lv<1> > tmp_242_fu_379_p3;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_341;
    sc_signal< bool > ap_condition_314;
    sc_signal< bool > ap_condition_226;
    sc_signal< bool > ap_condition_333;
    sc_signal< bool > ap_condition_301;
    sc_signal< bool > ap_condition_404;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_condition_226();
    void thread_ap_condition_301();
    void thread_ap_condition_314();
    void thread_ap_condition_333();
    void thread_ap_condition_341();
    void thread_ap_condition_404();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_phi_reg_pp0_iter0_tmp_data_V_70_reg_221();
    void thread_ap_phi_reg_pp0_iter0_tmp_data_V_71_reg_211();
    void thread_ap_predicate_op11_read_state1();
    void thread_ap_predicate_op18_read_state1();
    void thread_ap_predicate_op30_read_state1();
    void thread_ap_predicate_op42_read_state1();
    void thread_ap_predicate_op55_read_state1();
    void thread_ap_predicate_op80_write_state2();
    void thread_ap_predicate_op86_write_state2();
    void thread_ap_predicate_op92_write_state2();
    void thread_ap_predicate_op97_write_state2();
    void thread_ap_predicate_op99_write_state2();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_firstPayload_load_load_fu_247_p1();
    void thread_info_hasPayload_load_load_fu_255_p1();
    void thread_io_acc_block_signal_op11();
    void thread_io_acc_block_signal_op18();
    void thread_io_acc_block_signal_op30();
    void thread_io_acc_block_signal_op42();
    void thread_io_acc_block_signal_op80();
    void thread_io_acc_block_signal_op86();
    void thread_io_acc_block_signal_op92();
    void thread_io_acc_block_signal_op97();
    void thread_io_acc_block_signal_op99();
    void thread_p_Result_102_fu_291_p5();
    void thread_p_Result_s_fu_319_p5();
    void thread_select_ln1645_fu_401_p3();
    void thread_select_ln1677_fu_349_p3();
    void thread_tmp_238_nbreadreq_fu_160_p5();
    void thread_tmp_239_nbreadreq_fu_138_p5();
    void thread_tmp_240_nbreadreq_fu_116_p5();
    void thread_tmp_241_nbreadreq_fu_94_p5();
    void thread_tmp_242_fu_379_p3();
    void thread_tmp_last_V_46_fu_311_p1();
    void thread_tmp_last_V_47_fu_283_p1();
    void thread_tmp_last_V_48_fu_271_p1();
    void thread_tmp_last_V_fu_339_p1();
    void thread_tmp_nbreadreq_fu_182_p3();
    void thread_trunc_ln135_fu_369_p1();
    void thread_trunc_ln647_30_fu_287_p1();
    void thread_trunc_ln647_fu_315_p1();
    void thread_tx_aethShift2payFifo_3_blk_n();
    void thread_tx_aethShift2payFifo_3_read();
    void thread_tx_aethShift2payFifo_5_blk_n();
    void thread_tx_aethShift2payFifo_5_read();
    void thread_tx_aethShift2payFifo_6_blk_n();
    void thread_tx_aethShift2payFifo_6_read();
    void thread_tx_exh2payFifo_V_dat_blk_n();
    void thread_tx_exh2payFifo_V_dat_read();
    void thread_tx_exh2payFifo_V_kee_blk_n();
    void thread_tx_exh2payFifo_V_kee_read();
    void thread_tx_exh2payFifo_V_las_blk_n();
    void thread_tx_exh2payFifo_V_las_read();
    void thread_tx_exh2shiftFifo_V_d_blk_n();
    void thread_tx_exh2shiftFifo_V_d_din();
    void thread_tx_exh2shiftFifo_V_d_write();
    void thread_tx_exh2shiftFifo_V_k_blk_n();
    void thread_tx_exh2shiftFifo_V_k_din();
    void thread_tx_exh2shiftFifo_V_k_write();
    void thread_tx_exh2shiftFifo_V_l_blk_n();
    void thread_tx_exh2shiftFifo_V_l_din();
    void thread_tx_exh2shiftFifo_V_l_write();
    void thread_tx_packetInfoFifo_V_blk_n();
    void thread_tx_packetInfoFifo_V_read();
    void thread_tx_rawPayFifo_V_data_blk_n();
    void thread_tx_rawPayFifo_V_data_read();
    void thread_tx_rawPayFifo_V_keep_blk_n();
    void thread_tx_rawPayFifo_V_keep_read();
    void thread_tx_rawPayFifo_V_last_blk_n();
    void thread_tx_rawPayFifo_V_last_read();
    void thread_tx_rethShift2payFifo_3_blk_n();
    void thread_tx_rethShift2payFifo_3_read();
    void thread_tx_rethShift2payFifo_5_blk_n();
    void thread_tx_rethShift2payFifo_5_read();
    void thread_tx_rethShift2payFifo_6_blk_n();
    void thread_tx_rethShift2payFifo_6_read();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
