/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:57 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_GENET_2_RBUF_H__
#define BCHP_GENET_2_RBUF_H__

/***************************************************************************
 *GENET_2_RBUF
 ***************************************************************************/
#define BCHP_GENET_2_RBUF_CNTRL                  0x00ba0300 /* [RW] RX Buffer Control Register */
#define BCHP_GENET_2_RBUF_PKT_RDY_THLD           0x00ba0308 /* [RW] RX Buffer Packet Ready Threshold Register */
#define BCHP_GENET_2_RBUF_STATUS                 0x00ba030c /* [RO] RX Buffer Status Register */
#define BCHP_GENET_2_RBUF_ENDIANESS_CNTRL        0x00ba0310 /* [RW] RX Buffer Endianess Control Register */
#define BCHP_GENET_2_RBUF_RXCHK_CNTRL            0x00ba0314 /* [RW] RX Raw Checksum Control Register */
#define BCHP_GENET_2_RBUF_RXC_OFFSET_23          0x00ba0334 /* [RW] RXC Extraction Offset Register 23 */
#define BCHP_GENET_2_RBUF_RXC_OFFSET_22          0x00ba0338 /* [RW] RXC Extraction Offset Register 22 */
#define BCHP_GENET_2_RBUF_RXC_OFFSET_21          0x00ba033c /* [RW] RXC Extraction Offset Register 21 */
#define BCHP_GENET_2_RBUF_RXC_OFFSET_20          0x00ba0340 /* [RW] RXC Extraction Offset Register 20 */
#define BCHP_GENET_2_RBUF_RXC_OFFSET_19          0x00ba0344 /* [RW] RXC Extraction Offset Register 19 */
#define BCHP_GENET_2_RBUF_RXC_OFFSET_18          0x00ba0348 /* [RW] RXC Extraction Offset Register 18 */
#define BCHP_GENET_2_RBUF_RXC_OFFSET_17          0x00ba034c /* [RW] RXC Extraction Offset Register 17 */
#define BCHP_GENET_2_RBUF_RXC_OFFSET_16          0x00ba0350 /* [RW] RXC Extraction Offset Register 16 */
#define BCHP_GENET_2_RBUF_RXC_OFFSET_15          0x00ba0354 /* [RW] RXC Extraction Offset Register 15 */
#define BCHP_GENET_2_RBUF_RXC_OFFSET_14          0x00ba0358 /* [RW] RXC Extraction Offset Register 14 */
#define BCHP_GENET_2_RBUF_RXC_OFFSET_13          0x00ba035c /* [RW] RXC Extraction Offset Register 13 */
#define BCHP_GENET_2_RBUF_RXC_OFFSET_12          0x00ba0360 /* [RW] RXC Extraction Offset Register 12 */
#define BCHP_GENET_2_RBUF_RXC_OFFSET_11          0x00ba0364 /* [RW] RXC Extraction Offset Register 11 */
#define BCHP_GENET_2_RBUF_RXC_OFFSET_10          0x00ba0368 /* [RW] RXC Extraction Offset Register 10 */
#define BCHP_GENET_2_RBUF_RXC_OFFSET_9           0x00ba036c /* [RW] RXC Extraction Offset Register 9 */
#define BCHP_GENET_2_RBUF_RXC_OFFSET_8           0x00ba0370 /* [RW] RXC Extraction Offset Register 8 */
#define BCHP_GENET_2_RBUF_RXC_OFFSET_7           0x00ba0374 /* [RW] RXC Extraction Offset Register 7 */
#define BCHP_GENET_2_RBUF_RXC_OFFSET_6           0x00ba0378 /* [RW] RXC Extraction Offset Register 6 */
#define BCHP_GENET_2_RBUF_RXC_OFFSET_5           0x00ba037c /* [RW] RXC Extraction Offset Register 5 */
#define BCHP_GENET_2_RBUF_RXC_OFFSET_4           0x00ba0380 /* [RW] RXC Extraction Offset Register 4 */
#define BCHP_GENET_2_RBUF_RXC_OFFSET_3           0x00ba0384 /* [RW] RXC Extraction Offset Register 3 */
#define BCHP_GENET_2_RBUF_RXC_OFFSET_2           0x00ba0388 /* [RW] RXC Extraction Offset Register 2 */
#define BCHP_GENET_2_RBUF_RXC_OFFSET_1           0x00ba038c /* [RW] RXC Extraction Offset Register 1 */
#define BCHP_GENET_2_RBUF_RXC_OFFSET_0           0x00ba0390 /* [RW] RXC Extraction Offset Register 0 */
#define BCHP_GENET_2_RBUF_OVFL_PKT_CNT           0x00ba0394 /* [RO] RBUF Overflow Count Register */
#define BCHP_GENET_2_RBUF_ERR_CNT                0x00ba0398 /* [RO] Discard Error Packet Counter */
#define BCHP_GENET_2_RBUF_ENERGY_CNTRL           0x00ba039c /* [RW] RBUF Energy Control Register */
#define BCHP_GENET_2_RBUF_PD_SRAM_CNTRL          0x00ba03a0 /* [RW] Pseudo Dual SRAM Control */
#define BCHP_GENET_2_RBUF_TEST_MUX_CNTRL         0x00ba03a4 /* [RW] GENET Test MUX Control Register */
#define BCHP_GENET_2_RBUF_SPARE_REG_0            0x00ba03a8 /* [RW] GENET Spare Register 0 */
#define BCHP_GENET_2_RBUF_SPARE_REG_1            0x00ba03ac /* [RW] GENET Spare Register 1 */
#define BCHP_GENET_2_RBUF_SPARE_REG_2            0x00ba03b0 /* [RW] GENET Spare Register 2 */
#define BCHP_GENET_2_RBUF_TBUF_SIZE_CNTL         0x00ba03b4 /* [RW] GENET Transmit Buffer Size Control Register */

#endif /* #ifndef BCHP_GENET_2_RBUF_H__ */

/* End of File */
