# 2-bit-full-adder example

_A 2-bit full adder._

[GitHub Webpage](https://jeffdecola.github.io/my-systemverilog-examples/)

## SCHEMATIC

_coming soon_
