
canbus.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036dc  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080037ec  080037ec  000137ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800382c  0800382c  0001382c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003830  08003830  00013830  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000d0  20000000  08003834  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000014c  200000d0  08003904  000200d0  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  2000021c  08003904  0002021c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000a0a6  00000000  00000000  000200f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001949  00000000  00000000  0002a19f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000620  00000000  00000000  0002bae8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000558  00000000  00000000  0002c108  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00003a22  00000000  00000000  0002c660  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000264e  00000000  00000000  00030082  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  000326d0  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00001a0c  00000000  00000000  0003274c  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stab         0000003c  00000000  00000000  00034158  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      000000ac  00000000  00000000  00034194  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000d0 	.word	0x200000d0
 800012c:	00000000 	.word	0x00000000
 8000130:	080037d4 	.word	0x080037d4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000d4 	.word	0x200000d4
 800014c:	080037d4 	.word	0x080037d4

08000150 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000150:	b480      	push	{r7}
 8000152:	b083      	sub	sp, #12
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000158:	687b      	ldr	r3, [r7, #4]
 800015a:	f103 0208 	add.w	r2, r3, #8
 800015e:	687b      	ldr	r3, [r7, #4]
 8000160:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	f04f 32ff 	mov.w	r2, #4294967295
 8000168:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800016a:	687b      	ldr	r3, [r7, #4]
 800016c:	f103 0208 	add.w	r2, r3, #8
 8000170:	687b      	ldr	r3, [r7, #4]
 8000172:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000174:	687b      	ldr	r3, [r7, #4]
 8000176:	f103 0208 	add.w	r2, r3, #8
 800017a:	687b      	ldr	r3, [r7, #4]
 800017c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800017e:	687b      	ldr	r3, [r7, #4]
 8000180:	2200      	movs	r2, #0
 8000182:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000184:	bf00      	nop
 8000186:	370c      	adds	r7, #12
 8000188:	46bd      	mov	sp, r7
 800018a:	bc80      	pop	{r7}
 800018c:	4770      	bx	lr

0800018e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800018e:	b480      	push	{r7}
 8000190:	b083      	sub	sp, #12
 8000192:	af00      	add	r7, sp, #0
 8000194:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	2200      	movs	r2, #0
 800019a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800019c:	bf00      	nop
 800019e:	370c      	adds	r7, #12
 80001a0:	46bd      	mov	sp, r7
 80001a2:	bc80      	pop	{r7}
 80001a4:	4770      	bx	lr

080001a6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80001a6:	b480      	push	{r7}
 80001a8:	b085      	sub	sp, #20
 80001aa:	af00      	add	r7, sp, #0
 80001ac:	6078      	str	r0, [r7, #4]
 80001ae:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80001b0:	687b      	ldr	r3, [r7, #4]
 80001b2:	685b      	ldr	r3, [r3, #4]
 80001b4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80001b6:	683b      	ldr	r3, [r7, #0]
 80001b8:	68fa      	ldr	r2, [r7, #12]
 80001ba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80001bc:	68fb      	ldr	r3, [r7, #12]
 80001be:	689a      	ldr	r2, [r3, #8]
 80001c0:	683b      	ldr	r3, [r7, #0]
 80001c2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80001c4:	68fb      	ldr	r3, [r7, #12]
 80001c6:	689b      	ldr	r3, [r3, #8]
 80001c8:	683a      	ldr	r2, [r7, #0]
 80001ca:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80001cc:	68fb      	ldr	r3, [r7, #12]
 80001ce:	683a      	ldr	r2, [r7, #0]
 80001d0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80001d2:	683b      	ldr	r3, [r7, #0]
 80001d4:	687a      	ldr	r2, [r7, #4]
 80001d6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80001d8:	687b      	ldr	r3, [r7, #4]
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	1c5a      	adds	r2, r3, #1
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	601a      	str	r2, [r3, #0]
}
 80001e2:	bf00      	nop
 80001e4:	3714      	adds	r7, #20
 80001e6:	46bd      	mov	sp, r7
 80001e8:	bc80      	pop	{r7}
 80001ea:	4770      	bx	lr

080001ec <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80001ec:	b480      	push	{r7}
 80001ee:	b085      	sub	sp, #20
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	6078      	str	r0, [r7, #4]
 80001f4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80001f6:	683b      	ldr	r3, [r7, #0]
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80001fc:	68bb      	ldr	r3, [r7, #8]
 80001fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000202:	d103      	bne.n	800020c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	691b      	ldr	r3, [r3, #16]
 8000208:	60fb      	str	r3, [r7, #12]
 800020a:	e00c      	b.n	8000226 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	3308      	adds	r3, #8
 8000210:	60fb      	str	r3, [r7, #12]
 8000212:	e002      	b.n	800021a <vListInsert+0x2e>
 8000214:	68fb      	ldr	r3, [r7, #12]
 8000216:	685b      	ldr	r3, [r3, #4]
 8000218:	60fb      	str	r3, [r7, #12]
 800021a:	68fb      	ldr	r3, [r7, #12]
 800021c:	685b      	ldr	r3, [r3, #4]
 800021e:	681a      	ldr	r2, [r3, #0]
 8000220:	68bb      	ldr	r3, [r7, #8]
 8000222:	429a      	cmp	r2, r3
 8000224:	d9f6      	bls.n	8000214 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8000226:	68fb      	ldr	r3, [r7, #12]
 8000228:	685a      	ldr	r2, [r3, #4]
 800022a:	683b      	ldr	r3, [r7, #0]
 800022c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800022e:	683b      	ldr	r3, [r7, #0]
 8000230:	685b      	ldr	r3, [r3, #4]
 8000232:	683a      	ldr	r2, [r7, #0]
 8000234:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8000236:	683b      	ldr	r3, [r7, #0]
 8000238:	68fa      	ldr	r2, [r7, #12]
 800023a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800023c:	68fb      	ldr	r3, [r7, #12]
 800023e:	683a      	ldr	r2, [r7, #0]
 8000240:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8000242:	683b      	ldr	r3, [r7, #0]
 8000244:	687a      	ldr	r2, [r7, #4]
 8000246:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	1c5a      	adds	r2, r3, #1
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	601a      	str	r2, [r3, #0]
}
 8000252:	bf00      	nop
 8000254:	3714      	adds	r7, #20
 8000256:	46bd      	mov	sp, r7
 8000258:	bc80      	pop	{r7}
 800025a:	4770      	bx	lr

0800025c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800025c:	b480      	push	{r7}
 800025e:	b085      	sub	sp, #20
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	691b      	ldr	r3, [r3, #16]
 8000268:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	685b      	ldr	r3, [r3, #4]
 800026e:	687a      	ldr	r2, [r7, #4]
 8000270:	6892      	ldr	r2, [r2, #8]
 8000272:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	689b      	ldr	r3, [r3, #8]
 8000278:	687a      	ldr	r2, [r7, #4]
 800027a:	6852      	ldr	r2, [r2, #4]
 800027c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800027e:	68fb      	ldr	r3, [r7, #12]
 8000280:	685a      	ldr	r2, [r3, #4]
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	429a      	cmp	r2, r3
 8000286:	d103      	bne.n	8000290 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	689a      	ldr	r2, [r3, #8]
 800028c:	68fb      	ldr	r3, [r7, #12]
 800028e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	2200      	movs	r2, #0
 8000294:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8000296:	68fb      	ldr	r3, [r7, #12]
 8000298:	681b      	ldr	r3, [r3, #0]
 800029a:	1e5a      	subs	r2, r3, #1
 800029c:	68fb      	ldr	r3, [r7, #12]
 800029e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80002a0:	68fb      	ldr	r3, [r7, #12]
 80002a2:	681b      	ldr	r3, [r3, #0]
}
 80002a4:	4618      	mov	r0, r3
 80002a6:	3714      	adds	r7, #20
 80002a8:	46bd      	mov	sp, r7
 80002aa:	bc80      	pop	{r7}
 80002ac:	4770      	bx	lr
	...

080002b0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80002b0:	b480      	push	{r7}
 80002b2:	b085      	sub	sp, #20
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	60f8      	str	r0, [r7, #12]
 80002b8:	60b9      	str	r1, [r7, #8]
 80002ba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80002bc:	68fb      	ldr	r3, [r7, #12]
 80002be:	3b04      	subs	r3, #4
 80002c0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80002c2:	68fb      	ldr	r3, [r7, #12]
 80002c4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80002c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80002ca:	68fb      	ldr	r3, [r7, #12]
 80002cc:	3b04      	subs	r3, #4
 80002ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80002d0:	68bb      	ldr	r3, [r7, #8]
 80002d2:	f023 0201 	bic.w	r2, r3, #1
 80002d6:	68fb      	ldr	r3, [r7, #12]
 80002d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80002da:	68fb      	ldr	r3, [r7, #12]
 80002dc:	3b04      	subs	r3, #4
 80002de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80002e0:	4a08      	ldr	r2, [pc, #32]	; (8000304 <pxPortInitialiseStack+0x54>)
 80002e2:	68fb      	ldr	r3, [r7, #12]
 80002e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80002e6:	68fb      	ldr	r3, [r7, #12]
 80002e8:	3b14      	subs	r3, #20
 80002ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80002ec:	687a      	ldr	r2, [r7, #4]
 80002ee:	68fb      	ldr	r3, [r7, #12]
 80002f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80002f2:	68fb      	ldr	r3, [r7, #12]
 80002f4:	3b20      	subs	r3, #32
 80002f6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80002f8:	68fb      	ldr	r3, [r7, #12]
}
 80002fa:	4618      	mov	r0, r3
 80002fc:	3714      	adds	r7, #20
 80002fe:	46bd      	mov	sp, r7
 8000300:	bc80      	pop	{r7}
 8000302:	4770      	bx	lr
 8000304:	08000309 	.word	0x08000309

08000308 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8000308:	b480      	push	{r7}
 800030a:	b085      	sub	sp, #20
 800030c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800030e:	2300      	movs	r3, #0
 8000310:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8000312:	4b10      	ldr	r3, [pc, #64]	; (8000354 <prvTaskExitError+0x4c>)
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	f1b3 3fff 	cmp.w	r3, #4294967295
 800031a:	d009      	beq.n	8000330 <prvTaskExitError+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800031c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000320:	f383 8811 	msr	BASEPRI, r3
 8000324:	f3bf 8f6f 	isb	sy
 8000328:	f3bf 8f4f 	dsb	sy
 800032c:	60fb      	str	r3, [r7, #12]
 800032e:	e7fe      	b.n	800032e <prvTaskExitError+0x26>
 8000330:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000334:	f383 8811 	msr	BASEPRI, r3
 8000338:	f3bf 8f6f 	isb	sy
 800033c:	f3bf 8f4f 	dsb	sy
 8000340:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8000342:	bf00      	nop
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	2b00      	cmp	r3, #0
 8000348:	d0fc      	beq.n	8000344 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800034a:	bf00      	nop
 800034c:	3714      	adds	r7, #20
 800034e:	46bd      	mov	sp, r7
 8000350:	bc80      	pop	{r7}
 8000352:	4770      	bx	lr
 8000354:	20000000 	.word	0x20000000
	...

08000360 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8000360:	4b07      	ldr	r3, [pc, #28]	; (8000380 <pxCurrentTCBConst2>)
 8000362:	6819      	ldr	r1, [r3, #0]
 8000364:	6808      	ldr	r0, [r1, #0]
 8000366:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800036a:	f380 8809 	msr	PSP, r0
 800036e:	f3bf 8f6f 	isb	sy
 8000372:	f04f 0000 	mov.w	r0, #0
 8000376:	f380 8811 	msr	BASEPRI, r0
 800037a:	f04e 0e0d 	orr.w	lr, lr, #13
 800037e:	4770      	bx	lr

08000380 <pxCurrentTCBConst2>:
 8000380:	200000f4 	.word	0x200000f4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8000384:	bf00      	nop
 8000386:	bf00      	nop

08000388 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8000388:	4806      	ldr	r0, [pc, #24]	; (80003a4 <prvPortStartFirstTask+0x1c>)
 800038a:	6800      	ldr	r0, [r0, #0]
 800038c:	6800      	ldr	r0, [r0, #0]
 800038e:	f380 8808 	msr	MSP, r0
 8000392:	b662      	cpsie	i
 8000394:	b661      	cpsie	f
 8000396:	f3bf 8f4f 	dsb	sy
 800039a:	f3bf 8f6f 	isb	sy
 800039e:	df00      	svc	0
 80003a0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80003a2:	bf00      	nop
 80003a4:	e000ed08 	.word	0xe000ed08

080003a8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b084      	sub	sp, #16
 80003ac:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80003ae:	4b31      	ldr	r3, [pc, #196]	; (8000474 <xPortStartScheduler+0xcc>)
 80003b0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80003b2:	68fb      	ldr	r3, [r7, #12]
 80003b4:	781b      	ldrb	r3, [r3, #0]
 80003b6:	b2db      	uxtb	r3, r3
 80003b8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80003ba:	68fb      	ldr	r3, [r7, #12]
 80003bc:	22ff      	movs	r2, #255	; 0xff
 80003be:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80003c0:	68fb      	ldr	r3, [r7, #12]
 80003c2:	781b      	ldrb	r3, [r3, #0]
 80003c4:	b2db      	uxtb	r3, r3
 80003c6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80003c8:	78fb      	ldrb	r3, [r7, #3]
 80003ca:	b2db      	uxtb	r3, r3
 80003cc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80003d0:	b2da      	uxtb	r2, r3
 80003d2:	4b29      	ldr	r3, [pc, #164]	; (8000478 <xPortStartScheduler+0xd0>)
 80003d4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80003d6:	4b29      	ldr	r3, [pc, #164]	; (800047c <xPortStartScheduler+0xd4>)
 80003d8:	2207      	movs	r2, #7
 80003da:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80003dc:	e009      	b.n	80003f2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80003de:	4b27      	ldr	r3, [pc, #156]	; (800047c <xPortStartScheduler+0xd4>)
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	3b01      	subs	r3, #1
 80003e4:	4a25      	ldr	r2, [pc, #148]	; (800047c <xPortStartScheduler+0xd4>)
 80003e6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80003e8:	78fb      	ldrb	r3, [r7, #3]
 80003ea:	b2db      	uxtb	r3, r3
 80003ec:	005b      	lsls	r3, r3, #1
 80003ee:	b2db      	uxtb	r3, r3
 80003f0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80003f2:	78fb      	ldrb	r3, [r7, #3]
 80003f4:	b2db      	uxtb	r3, r3
 80003f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80003fa:	2b80      	cmp	r3, #128	; 0x80
 80003fc:	d0ef      	beq.n	80003de <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80003fe:	4b1f      	ldr	r3, [pc, #124]	; (800047c <xPortStartScheduler+0xd4>)
 8000400:	681b      	ldr	r3, [r3, #0]
 8000402:	f1c3 0307 	rsb	r3, r3, #7
 8000406:	2b04      	cmp	r3, #4
 8000408:	d009      	beq.n	800041e <xPortStartScheduler+0x76>
 800040a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800040e:	f383 8811 	msr	BASEPRI, r3
 8000412:	f3bf 8f6f 	isb	sy
 8000416:	f3bf 8f4f 	dsb	sy
 800041a:	60bb      	str	r3, [r7, #8]
 800041c:	e7fe      	b.n	800041c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800041e:	4b17      	ldr	r3, [pc, #92]	; (800047c <xPortStartScheduler+0xd4>)
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	021b      	lsls	r3, r3, #8
 8000424:	4a15      	ldr	r2, [pc, #84]	; (800047c <xPortStartScheduler+0xd4>)
 8000426:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8000428:	4b14      	ldr	r3, [pc, #80]	; (800047c <xPortStartScheduler+0xd4>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000430:	4a12      	ldr	r2, [pc, #72]	; (800047c <xPortStartScheduler+0xd4>)
 8000432:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	b2da      	uxtb	r2, r3
 8000438:	68fb      	ldr	r3, [r7, #12]
 800043a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800043c:	4a10      	ldr	r2, [pc, #64]	; (8000480 <xPortStartScheduler+0xd8>)
 800043e:	4b10      	ldr	r3, [pc, #64]	; (8000480 <xPortStartScheduler+0xd8>)
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000446:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8000448:	4a0d      	ldr	r2, [pc, #52]	; (8000480 <xPortStartScheduler+0xd8>)
 800044a:	4b0d      	ldr	r3, [pc, #52]	; (8000480 <xPortStartScheduler+0xd8>)
 800044c:	681b      	ldr	r3, [r3, #0]
 800044e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8000452:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8000454:	f000 f8b0 	bl	80005b8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8000458:	4b0a      	ldr	r3, [pc, #40]	; (8000484 <xPortStartScheduler+0xdc>)
 800045a:	2200      	movs	r2, #0
 800045c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800045e:	f7ff ff93 	bl	8000388 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8000462:	f001 f8d5 	bl	8001610 <vTaskSwitchContext>
	prvTaskExitError();
 8000466:	f7ff ff4f 	bl	8000308 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800046a:	2300      	movs	r3, #0
}
 800046c:	4618      	mov	r0, r3
 800046e:	3710      	adds	r7, #16
 8000470:	46bd      	mov	sp, r7
 8000472:	bd80      	pop	{r7, pc}
 8000474:	e000e400 	.word	0xe000e400
 8000478:	200000ec 	.word	0x200000ec
 800047c:	200000f0 	.word	0x200000f0
 8000480:	e000ed20 	.word	0xe000ed20
 8000484:	20000000 	.word	0x20000000

08000488 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8000488:	b480      	push	{r7}
 800048a:	b083      	sub	sp, #12
 800048c:	af00      	add	r7, sp, #0
 800048e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000492:	f383 8811 	msr	BASEPRI, r3
 8000496:	f3bf 8f6f 	isb	sy
 800049a:	f3bf 8f4f 	dsb	sy
 800049e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80004a0:	4b0e      	ldr	r3, [pc, #56]	; (80004dc <vPortEnterCritical+0x54>)
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	3301      	adds	r3, #1
 80004a6:	4a0d      	ldr	r2, [pc, #52]	; (80004dc <vPortEnterCritical+0x54>)
 80004a8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80004aa:	4b0c      	ldr	r3, [pc, #48]	; (80004dc <vPortEnterCritical+0x54>)
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	2b01      	cmp	r3, #1
 80004b0:	d10e      	bne.n	80004d0 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80004b2:	4b0b      	ldr	r3, [pc, #44]	; (80004e0 <vPortEnterCritical+0x58>)
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	b2db      	uxtb	r3, r3
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d009      	beq.n	80004d0 <vPortEnterCritical+0x48>
 80004bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80004c0:	f383 8811 	msr	BASEPRI, r3
 80004c4:	f3bf 8f6f 	isb	sy
 80004c8:	f3bf 8f4f 	dsb	sy
 80004cc:	603b      	str	r3, [r7, #0]
 80004ce:	e7fe      	b.n	80004ce <vPortEnterCritical+0x46>
	}
}
 80004d0:	bf00      	nop
 80004d2:	370c      	adds	r7, #12
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bc80      	pop	{r7}
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop
 80004dc:	20000000 	.word	0x20000000
 80004e0:	e000ed04 	.word	0xe000ed04

080004e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80004e4:	b480      	push	{r7}
 80004e6:	b083      	sub	sp, #12
 80004e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80004ea:	4b10      	ldr	r3, [pc, #64]	; (800052c <vPortExitCritical+0x48>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d109      	bne.n	8000506 <vPortExitCritical+0x22>
 80004f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80004f6:	f383 8811 	msr	BASEPRI, r3
 80004fa:	f3bf 8f6f 	isb	sy
 80004fe:	f3bf 8f4f 	dsb	sy
 8000502:	607b      	str	r3, [r7, #4]
 8000504:	e7fe      	b.n	8000504 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8000506:	4b09      	ldr	r3, [pc, #36]	; (800052c <vPortExitCritical+0x48>)
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	3b01      	subs	r3, #1
 800050c:	4a07      	ldr	r2, [pc, #28]	; (800052c <vPortExitCritical+0x48>)
 800050e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8000510:	4b06      	ldr	r3, [pc, #24]	; (800052c <vPortExitCritical+0x48>)
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	2b00      	cmp	r3, #0
 8000516:	d104      	bne.n	8000522 <vPortExitCritical+0x3e>
 8000518:	2300      	movs	r3, #0
 800051a:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800051c:	683b      	ldr	r3, [r7, #0]
 800051e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8000522:	bf00      	nop
 8000524:	370c      	adds	r7, #12
 8000526:	46bd      	mov	sp, r7
 8000528:	bc80      	pop	{r7}
 800052a:	4770      	bx	lr
 800052c:	20000000 	.word	0x20000000

08000530 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8000530:	f3ef 8009 	mrs	r0, PSP
 8000534:	f3bf 8f6f 	isb	sy
 8000538:	4b0d      	ldr	r3, [pc, #52]	; (8000570 <pxCurrentTCBConst>)
 800053a:	681a      	ldr	r2, [r3, #0]
 800053c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000540:	6010      	str	r0, [r2, #0]
 8000542:	e92d 4008 	stmdb	sp!, {r3, lr}
 8000546:	f04f 0050 	mov.w	r0, #80	; 0x50
 800054a:	f380 8811 	msr	BASEPRI, r0
 800054e:	f001 f85f 	bl	8001610 <vTaskSwitchContext>
 8000552:	f04f 0000 	mov.w	r0, #0
 8000556:	f380 8811 	msr	BASEPRI, r0
 800055a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800055e:	6819      	ldr	r1, [r3, #0]
 8000560:	6808      	ldr	r0, [r1, #0]
 8000562:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000566:	f380 8809 	msr	PSP, r0
 800056a:	f3bf 8f6f 	isb	sy
 800056e:	4770      	bx	lr

08000570 <pxCurrentTCBConst>:
 8000570:	200000f4 	.word	0x200000f4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8000574:	bf00      	nop
 8000576:	bf00      	nop

08000578 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
	__asm volatile
 800057e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000582:	f383 8811 	msr	BASEPRI, r3
 8000586:	f3bf 8f6f 	isb	sy
 800058a:	f3bf 8f4f 	dsb	sy
 800058e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8000590:	f000 ff86 	bl	80014a0 <xTaskIncrementTick>
 8000594:	4603      	mov	r3, r0
 8000596:	2b00      	cmp	r3, #0
 8000598:	d003      	beq.n	80005a2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800059a:	4b06      	ldr	r3, [pc, #24]	; (80005b4 <SysTick_Handler+0x3c>)
 800059c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80005a0:	601a      	str	r2, [r3, #0]
 80005a2:	2300      	movs	r3, #0
 80005a4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80005a6:	683b      	ldr	r3, [r7, #0]
 80005a8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80005ac:	bf00      	nop
 80005ae:	3708      	adds	r7, #8
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	e000ed04 	.word	0xe000ed04

080005b8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80005bc:	4b08      	ldr	r3, [pc, #32]	; (80005e0 <vPortSetupTimerInterrupt+0x28>)
 80005be:	2200      	movs	r2, #0
 80005c0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80005c2:	4b08      	ldr	r3, [pc, #32]	; (80005e4 <vPortSetupTimerInterrupt+0x2c>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80005c8:	4b07      	ldr	r3, [pc, #28]	; (80005e8 <vPortSetupTimerInterrupt+0x30>)
 80005ca:	f64d 22bf 	movw	r2, #55999	; 0xdabf
 80005ce:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80005d0:	4b03      	ldr	r3, [pc, #12]	; (80005e0 <vPortSetupTimerInterrupt+0x28>)
 80005d2:	2207      	movs	r2, #7
 80005d4:	601a      	str	r2, [r3, #0]
}
 80005d6:	bf00      	nop
 80005d8:	46bd      	mov	sp, r7
 80005da:	bc80      	pop	{r7}
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop
 80005e0:	e000e010 	.word	0xe000e010
 80005e4:	e000e018 	.word	0xe000e018
 80005e8:	e000e014 	.word	0xe000e014

080005ec <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80005ec:	b480      	push	{r7}
 80005ee:	b085      	sub	sp, #20
 80005f0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80005f2:	f3ef 8305 	mrs	r3, IPSR
 80005f6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	2b0f      	cmp	r3, #15
 80005fc:	d913      	bls.n	8000626 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80005fe:	4a15      	ldr	r2, [pc, #84]	; (8000654 <vPortValidateInterruptPriority+0x68>)
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	4413      	add	r3, r2
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8000608:	4b13      	ldr	r3, [pc, #76]	; (8000658 <vPortValidateInterruptPriority+0x6c>)
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	7afa      	ldrb	r2, [r7, #11]
 800060e:	429a      	cmp	r2, r3
 8000610:	d209      	bcs.n	8000626 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8000612:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000616:	f383 8811 	msr	BASEPRI, r3
 800061a:	f3bf 8f6f 	isb	sy
 800061e:	f3bf 8f4f 	dsb	sy
 8000622:	607b      	str	r3, [r7, #4]
 8000624:	e7fe      	b.n	8000624 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8000626:	4b0d      	ldr	r3, [pc, #52]	; (800065c <vPortValidateInterruptPriority+0x70>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800062e:	4b0c      	ldr	r3, [pc, #48]	; (8000660 <vPortValidateInterruptPriority+0x74>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	429a      	cmp	r2, r3
 8000634:	d909      	bls.n	800064a <vPortValidateInterruptPriority+0x5e>
 8000636:	f04f 0350 	mov.w	r3, #80	; 0x50
 800063a:	f383 8811 	msr	BASEPRI, r3
 800063e:	f3bf 8f6f 	isb	sy
 8000642:	f3bf 8f4f 	dsb	sy
 8000646:	603b      	str	r3, [r7, #0]
 8000648:	e7fe      	b.n	8000648 <vPortValidateInterruptPriority+0x5c>
	}
 800064a:	bf00      	nop
 800064c:	3714      	adds	r7, #20
 800064e:	46bd      	mov	sp, r7
 8000650:	bc80      	pop	{r7}
 8000652:	4770      	bx	lr
 8000654:	e000e3f0 	.word	0xe000e3f0
 8000658:	200000ec 	.word	0x200000ec
 800065c:	e000ed0c 	.word	0xe000ed0c
 8000660:	200000f0 	.word	0x200000f0

08000664 <pvPortMalloc>:
#endif

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b084      	sub	sp, #16
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
void *pvReturn;

	vTaskSuspendAll();
 800066c:	f000 fe60 	bl	8001330 <vTaskSuspendAll>
	{
		pvReturn = malloc( xWantedSize );
 8000670:	6878      	ldr	r0, [r7, #4]
 8000672:	f002 ff73 	bl	800355c <malloc>
 8000676:	4603      	mov	r3, r0
 8000678:	60fb      	str	r3, [r7, #12]
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800067a:	f000 fe67 	bl	800134c <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
 800067e:	68fb      	ldr	r3, [r7, #12]
}
 8000680:	4618      	mov	r0, r3
 8000682:	3710      	adds	r7, #16
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}

08000688 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
	if( pv )
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d006      	beq.n	80006a4 <vPortFree+0x1c>
	{
		vTaskSuspendAll();
 8000696:	f000 fe4b 	bl	8001330 <vTaskSuspendAll>
		{
			free( pv );
 800069a:	6878      	ldr	r0, [r7, #4]
 800069c:	f002 ff66 	bl	800356c <free>
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
 80006a0:	f000 fe54 	bl	800134c <xTaskResumeAll>
	}
}
 80006a4:	bf00      	nop
 80006a6:	3708      	adds	r7, #8
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}

080006ac <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d109      	bne.n	80006d4 <xQueueGenericReset+0x28>
 80006c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80006c4:	f383 8811 	msr	BASEPRI, r3
 80006c8:	f3bf 8f6f 	isb	sy
 80006cc:	f3bf 8f4f 	dsb	sy
 80006d0:	60bb      	str	r3, [r7, #8]
 80006d2:	e7fe      	b.n	80006d2 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 80006d4:	f7ff fed8 	bl	8000488 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80006d8:	68fb      	ldr	r3, [r7, #12]
 80006da:	681a      	ldr	r2, [r3, #0]
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80006e0:	68f9      	ldr	r1, [r7, #12]
 80006e2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80006e4:	fb01 f303 	mul.w	r3, r1, r3
 80006e8:	441a      	add	r2, r3
 80006ea:	68fb      	ldr	r3, [r7, #12]
 80006ec:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80006ee:	68fb      	ldr	r3, [r7, #12]
 80006f0:	2200      	movs	r2, #0
 80006f2:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80006f4:	68fb      	ldr	r3, [r7, #12]
 80006f6:	681a      	ldr	r2, [r3, #0]
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	681a      	ldr	r2, [r3, #0]
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000704:	3b01      	subs	r3, #1
 8000706:	68f9      	ldr	r1, [r7, #12]
 8000708:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800070a:	fb01 f303 	mul.w	r3, r1, r3
 800070e:	441a      	add	r2, r3
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	22ff      	movs	r2, #255	; 0xff
 8000718:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	22ff      	movs	r2, #255	; 0xff
 8000720:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8000724:	683b      	ldr	r3, [r7, #0]
 8000726:	2b00      	cmp	r3, #0
 8000728:	d114      	bne.n	8000754 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	691b      	ldr	r3, [r3, #16]
 800072e:	2b00      	cmp	r3, #0
 8000730:	d01a      	beq.n	8000768 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	3310      	adds	r3, #16
 8000736:	4618      	mov	r0, r3
 8000738:	f001 f812 	bl	8001760 <xTaskRemoveFromEventList>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d012      	beq.n	8000768 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8000742:	4b0d      	ldr	r3, [pc, #52]	; (8000778 <xQueueGenericReset+0xcc>)
 8000744:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000748:	601a      	str	r2, [r3, #0]
 800074a:	f3bf 8f4f 	dsb	sy
 800074e:	f3bf 8f6f 	isb	sy
 8000752:	e009      	b.n	8000768 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	3310      	adds	r3, #16
 8000758:	4618      	mov	r0, r3
 800075a:	f7ff fcf9 	bl	8000150 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	3324      	adds	r3, #36	; 0x24
 8000762:	4618      	mov	r0, r3
 8000764:	f7ff fcf4 	bl	8000150 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8000768:	f7ff febc 	bl	80004e4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800076c:	2301      	movs	r3, #1
}
 800076e:	4618      	mov	r0, r3
 8000770:	3710      	adds	r7, #16
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	e000ed04 	.word	0xe000ed04

0800077c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800077c:	b580      	push	{r7, lr}
 800077e:	b08a      	sub	sp, #40	; 0x28
 8000780:	af02      	add	r7, sp, #8
 8000782:	60f8      	str	r0, [r7, #12]
 8000784:	60b9      	str	r1, [r7, #8]
 8000786:	4613      	mov	r3, r2
 8000788:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	2b00      	cmp	r3, #0
 800078e:	d109      	bne.n	80007a4 <xQueueGenericCreate+0x28>
 8000790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000794:	f383 8811 	msr	BASEPRI, r3
 8000798:	f3bf 8f6f 	isb	sy
 800079c:	f3bf 8f4f 	dsb	sy
 80007a0:	613b      	str	r3, [r7, #16]
 80007a2:	e7fe      	b.n	80007a2 <xQueueGenericCreate+0x26>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	68ba      	ldr	r2, [r7, #8]
 80007a8:	fb02 f303 	mul.w	r3, r2, r3
 80007ac:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80007ae:	69fb      	ldr	r3, [r7, #28]
 80007b0:	3348      	adds	r3, #72	; 0x48
 80007b2:	4618      	mov	r0, r3
 80007b4:	f7ff ff56 	bl	8000664 <pvPortMalloc>
 80007b8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80007ba:	69bb      	ldr	r3, [r7, #24]
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d00d      	beq.n	80007dc <xQueueGenericCreate+0x60>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80007c0:	69bb      	ldr	r3, [r7, #24]
 80007c2:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80007c4:	697b      	ldr	r3, [r7, #20]
 80007c6:	3348      	adds	r3, #72	; 0x48
 80007c8:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80007ca:	79fa      	ldrb	r2, [r7, #7]
 80007cc:	69bb      	ldr	r3, [r7, #24]
 80007ce:	9300      	str	r3, [sp, #0]
 80007d0:	4613      	mov	r3, r2
 80007d2:	697a      	ldr	r2, [r7, #20]
 80007d4:	68b9      	ldr	r1, [r7, #8]
 80007d6:	68f8      	ldr	r0, [r7, #12]
 80007d8:	f000 f805 	bl	80007e6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80007dc:	69bb      	ldr	r3, [r7, #24]
	}
 80007de:	4618      	mov	r0, r3
 80007e0:	3720      	adds	r7, #32
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}

080007e6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80007e6:	b580      	push	{r7, lr}
 80007e8:	b084      	sub	sp, #16
 80007ea:	af00      	add	r7, sp, #0
 80007ec:	60f8      	str	r0, [r7, #12]
 80007ee:	60b9      	str	r1, [r7, #8]
 80007f0:	607a      	str	r2, [r7, #4]
 80007f2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80007f4:	68bb      	ldr	r3, [r7, #8]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d103      	bne.n	8000802 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80007fa:	69bb      	ldr	r3, [r7, #24]
 80007fc:	69ba      	ldr	r2, [r7, #24]
 80007fe:	601a      	str	r2, [r3, #0]
 8000800:	e002      	b.n	8000808 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8000802:	69bb      	ldr	r3, [r7, #24]
 8000804:	687a      	ldr	r2, [r7, #4]
 8000806:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8000808:	69bb      	ldr	r3, [r7, #24]
 800080a:	68fa      	ldr	r2, [r7, #12]
 800080c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800080e:	69bb      	ldr	r3, [r7, #24]
 8000810:	68ba      	ldr	r2, [r7, #8]
 8000812:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8000814:	2101      	movs	r1, #1
 8000816:	69b8      	ldr	r0, [r7, #24]
 8000818:	f7ff ff48 	bl	80006ac <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800081c:	bf00      	nop
 800081e:	3710      	adds	r7, #16
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}

08000824 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b08e      	sub	sp, #56	; 0x38
 8000828:	af00      	add	r7, sp, #0
 800082a:	60f8      	str	r0, [r7, #12]
 800082c:	60b9      	str	r1, [r7, #8]
 800082e:	607a      	str	r2, [r7, #4]
 8000830:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8000832:	2300      	movs	r3, #0
 8000834:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800083a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800083c:	2b00      	cmp	r3, #0
 800083e:	d109      	bne.n	8000854 <xQueueGenericSend+0x30>
 8000840:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000844:	f383 8811 	msr	BASEPRI, r3
 8000848:	f3bf 8f6f 	isb	sy
 800084c:	f3bf 8f4f 	dsb	sy
 8000850:	62bb      	str	r3, [r7, #40]	; 0x28
 8000852:	e7fe      	b.n	8000852 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000854:	68bb      	ldr	r3, [r7, #8]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d103      	bne.n	8000862 <xQueueGenericSend+0x3e>
 800085a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800085c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800085e:	2b00      	cmp	r3, #0
 8000860:	d101      	bne.n	8000866 <xQueueGenericSend+0x42>
 8000862:	2301      	movs	r3, #1
 8000864:	e000      	b.n	8000868 <xQueueGenericSend+0x44>
 8000866:	2300      	movs	r3, #0
 8000868:	2b00      	cmp	r3, #0
 800086a:	d109      	bne.n	8000880 <xQueueGenericSend+0x5c>
 800086c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000870:	f383 8811 	msr	BASEPRI, r3
 8000874:	f3bf 8f6f 	isb	sy
 8000878:	f3bf 8f4f 	dsb	sy
 800087c:	627b      	str	r3, [r7, #36]	; 0x24
 800087e:	e7fe      	b.n	800087e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	2b02      	cmp	r3, #2
 8000884:	d103      	bne.n	800088e <xQueueGenericSend+0x6a>
 8000886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000888:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800088a:	2b01      	cmp	r3, #1
 800088c:	d101      	bne.n	8000892 <xQueueGenericSend+0x6e>
 800088e:	2301      	movs	r3, #1
 8000890:	e000      	b.n	8000894 <xQueueGenericSend+0x70>
 8000892:	2300      	movs	r3, #0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d109      	bne.n	80008ac <xQueueGenericSend+0x88>
 8000898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800089c:	f383 8811 	msr	BASEPRI, r3
 80008a0:	f3bf 8f6f 	isb	sy
 80008a4:	f3bf 8f4f 	dsb	sy
 80008a8:	623b      	str	r3, [r7, #32]
 80008aa:	e7fe      	b.n	80008aa <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80008ac:	f001 f8f0 	bl	8001a90 <xTaskGetSchedulerState>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d102      	bne.n	80008bc <xQueueGenericSend+0x98>
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d101      	bne.n	80008c0 <xQueueGenericSend+0x9c>
 80008bc:	2301      	movs	r3, #1
 80008be:	e000      	b.n	80008c2 <xQueueGenericSend+0x9e>
 80008c0:	2300      	movs	r3, #0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d109      	bne.n	80008da <xQueueGenericSend+0xb6>
 80008c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80008ca:	f383 8811 	msr	BASEPRI, r3
 80008ce:	f3bf 8f6f 	isb	sy
 80008d2:	f3bf 8f4f 	dsb	sy
 80008d6:	61fb      	str	r3, [r7, #28]
 80008d8:	e7fe      	b.n	80008d8 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80008da:	f7ff fdd5 	bl	8000488 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80008de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80008e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80008e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80008e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80008e6:	429a      	cmp	r2, r3
 80008e8:	d302      	bcc.n	80008f0 <xQueueGenericSend+0xcc>
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	2b02      	cmp	r3, #2
 80008ee:	d129      	bne.n	8000944 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80008f0:	683a      	ldr	r2, [r7, #0]
 80008f2:	68b9      	ldr	r1, [r7, #8]
 80008f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80008f6:	f000 fa25 	bl	8000d44 <prvCopyDataToQueue>
 80008fa:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80008fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80008fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000900:	2b00      	cmp	r3, #0
 8000902:	d010      	beq.n	8000926 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000904:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000906:	3324      	adds	r3, #36	; 0x24
 8000908:	4618      	mov	r0, r3
 800090a:	f000 ff29 	bl	8001760 <xTaskRemoveFromEventList>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d013      	beq.n	800093c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8000914:	4b3f      	ldr	r3, [pc, #252]	; (8000a14 <xQueueGenericSend+0x1f0>)
 8000916:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800091a:	601a      	str	r2, [r3, #0]
 800091c:	f3bf 8f4f 	dsb	sy
 8000920:	f3bf 8f6f 	isb	sy
 8000924:	e00a      	b.n	800093c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8000926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000928:	2b00      	cmp	r3, #0
 800092a:	d007      	beq.n	800093c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800092c:	4b39      	ldr	r3, [pc, #228]	; (8000a14 <xQueueGenericSend+0x1f0>)
 800092e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000932:	601a      	str	r2, [r3, #0]
 8000934:	f3bf 8f4f 	dsb	sy
 8000938:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800093c:	f7ff fdd2 	bl	80004e4 <vPortExitCritical>
				return pdPASS;
 8000940:	2301      	movs	r3, #1
 8000942:	e063      	b.n	8000a0c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	2b00      	cmp	r3, #0
 8000948:	d103      	bne.n	8000952 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800094a:	f7ff fdcb 	bl	80004e4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800094e:	2300      	movs	r3, #0
 8000950:	e05c      	b.n	8000a0c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8000952:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000954:	2b00      	cmp	r3, #0
 8000956:	d106      	bne.n	8000966 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8000958:	f107 0314 	add.w	r3, r7, #20
 800095c:	4618      	mov	r0, r3
 800095e:	f000 ff61 	bl	8001824 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8000962:	2301      	movs	r3, #1
 8000964:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8000966:	f7ff fdbd 	bl	80004e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800096a:	f000 fce1 	bl	8001330 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800096e:	f7ff fd8b 	bl	8000488 <vPortEnterCritical>
 8000972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000974:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000978:	b25b      	sxtb	r3, r3
 800097a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800097e:	d103      	bne.n	8000988 <xQueueGenericSend+0x164>
 8000980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000982:	2200      	movs	r2, #0
 8000984:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800098a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800098e:	b25b      	sxtb	r3, r3
 8000990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000994:	d103      	bne.n	800099e <xQueueGenericSend+0x17a>
 8000996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000998:	2200      	movs	r2, #0
 800099a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800099e:	f7ff fda1 	bl	80004e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80009a2:	1d3a      	adds	r2, r7, #4
 80009a4:	f107 0314 	add.w	r3, r7, #20
 80009a8:	4611      	mov	r1, r2
 80009aa:	4618      	mov	r0, r3
 80009ac:	f000 ff50 	bl	8001850 <xTaskCheckForTimeOut>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d124      	bne.n	8000a00 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80009b6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80009b8:	f000 fabc 	bl	8000f34 <prvIsQueueFull>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d018      	beq.n	80009f4 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80009c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80009c4:	3310      	adds	r3, #16
 80009c6:	687a      	ldr	r2, [r7, #4]
 80009c8:	4611      	mov	r1, r2
 80009ca:	4618      	mov	r0, r3
 80009cc:	f000 fe7a 	bl	80016c4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80009d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80009d2:	f000 fa47 	bl	8000e64 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80009d6:	f000 fcb9 	bl	800134c <xTaskResumeAll>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	f47f af7c 	bne.w	80008da <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 80009e2:	4b0c      	ldr	r3, [pc, #48]	; (8000a14 <xQueueGenericSend+0x1f0>)
 80009e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80009e8:	601a      	str	r2, [r3, #0]
 80009ea:	f3bf 8f4f 	dsb	sy
 80009ee:	f3bf 8f6f 	isb	sy
 80009f2:	e772      	b.n	80008da <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80009f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80009f6:	f000 fa35 	bl	8000e64 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80009fa:	f000 fca7 	bl	800134c <xTaskResumeAll>
 80009fe:	e76c      	b.n	80008da <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8000a00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000a02:	f000 fa2f 	bl	8000e64 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8000a06:	f000 fca1 	bl	800134c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8000a0a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	3738      	adds	r7, #56	; 0x38
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	e000ed04 	.word	0xe000ed04

08000a18 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b090      	sub	sp, #64	; 0x40
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	60f8      	str	r0, [r7, #12]
 8000a20:	60b9      	str	r1, [r7, #8]
 8000a22:	607a      	str	r2, [r7, #4]
 8000a24:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8000a2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d109      	bne.n	8000a44 <xQueueGenericSendFromISR+0x2c>
 8000a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a34:	f383 8811 	msr	BASEPRI, r3
 8000a38:	f3bf 8f6f 	isb	sy
 8000a3c:	f3bf 8f4f 	dsb	sy
 8000a40:	62bb      	str	r3, [r7, #40]	; 0x28
 8000a42:	e7fe      	b.n	8000a42 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000a44:	68bb      	ldr	r3, [r7, #8]
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d103      	bne.n	8000a52 <xQueueGenericSendFromISR+0x3a>
 8000a4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d101      	bne.n	8000a56 <xQueueGenericSendFromISR+0x3e>
 8000a52:	2301      	movs	r3, #1
 8000a54:	e000      	b.n	8000a58 <xQueueGenericSendFromISR+0x40>
 8000a56:	2300      	movs	r3, #0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d109      	bne.n	8000a70 <xQueueGenericSendFromISR+0x58>
 8000a5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a60:	f383 8811 	msr	BASEPRI, r3
 8000a64:	f3bf 8f6f 	isb	sy
 8000a68:	f3bf 8f4f 	dsb	sy
 8000a6c:	627b      	str	r3, [r7, #36]	; 0x24
 8000a6e:	e7fe      	b.n	8000a6e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	2b02      	cmp	r3, #2
 8000a74:	d103      	bne.n	8000a7e <xQueueGenericSendFromISR+0x66>
 8000a76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000a78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a7a:	2b01      	cmp	r3, #1
 8000a7c:	d101      	bne.n	8000a82 <xQueueGenericSendFromISR+0x6a>
 8000a7e:	2301      	movs	r3, #1
 8000a80:	e000      	b.n	8000a84 <xQueueGenericSendFromISR+0x6c>
 8000a82:	2300      	movs	r3, #0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d109      	bne.n	8000a9c <xQueueGenericSendFromISR+0x84>
 8000a88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a8c:	f383 8811 	msr	BASEPRI, r3
 8000a90:	f3bf 8f6f 	isb	sy
 8000a94:	f3bf 8f4f 	dsb	sy
 8000a98:	623b      	str	r3, [r7, #32]
 8000a9a:	e7fe      	b.n	8000a9a <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8000a9c:	f7ff fda6 	bl	80005ec <vPortValidateInterruptPriority>
	__asm volatile
 8000aa0:	f3ef 8211 	mrs	r2, BASEPRI
 8000aa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000aa8:	f383 8811 	msr	BASEPRI, r3
 8000aac:	f3bf 8f6f 	isb	sy
 8000ab0:	f3bf 8f4f 	dsb	sy
 8000ab4:	61fa      	str	r2, [r7, #28]
 8000ab6:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8000ab8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8000aba:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000abc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000abe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000ac0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000ac2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ac4:	429a      	cmp	r2, r3
 8000ac6:	d302      	bcc.n	8000ace <xQueueGenericSendFromISR+0xb6>
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	2b02      	cmp	r3, #2
 8000acc:	d12f      	bne.n	8000b2e <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8000ace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000ad0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000ad4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000ad8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000ada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000adc:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000ade:	683a      	ldr	r2, [r7, #0]
 8000ae0:	68b9      	ldr	r1, [r7, #8]
 8000ae2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8000ae4:	f000 f92e 	bl	8000d44 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8000ae8:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8000aec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000af0:	d112      	bne.n	8000b18 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000af2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d016      	beq.n	8000b28 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000afa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000afc:	3324      	adds	r3, #36	; 0x24
 8000afe:	4618      	mov	r0, r3
 8000b00:	f000 fe2e 	bl	8001760 <xTaskRemoveFromEventList>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d00e      	beq.n	8000b28 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d00b      	beq.n	8000b28 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	2201      	movs	r2, #1
 8000b14:	601a      	str	r2, [r3, #0]
 8000b16:	e007      	b.n	8000b28 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8000b18:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	b2db      	uxtb	r3, r3
 8000b20:	b25a      	sxtb	r2, r3
 8000b22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000b24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8000b28:	2301      	movs	r3, #1
 8000b2a:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8000b2c:	e001      	b.n	8000b32 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000b32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b34:	617b      	str	r3, [r7, #20]
	__asm volatile
 8000b36:	697b      	ldr	r3, [r7, #20]
 8000b38:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8000b3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8000b3e:	4618      	mov	r0, r3
 8000b40:	3740      	adds	r7, #64	; 0x40
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
	...

08000b48 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b08c      	sub	sp, #48	; 0x30
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	60f8      	str	r0, [r7, #12]
 8000b50:	60b9      	str	r1, [r7, #8]
 8000b52:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8000b54:	2300      	movs	r3, #0
 8000b56:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8000b5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d109      	bne.n	8000b76 <xQueueReceive+0x2e>
	__asm volatile
 8000b62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b66:	f383 8811 	msr	BASEPRI, r3
 8000b6a:	f3bf 8f6f 	isb	sy
 8000b6e:	f3bf 8f4f 	dsb	sy
 8000b72:	623b      	str	r3, [r7, #32]
 8000b74:	e7fe      	b.n	8000b74 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000b76:	68bb      	ldr	r3, [r7, #8]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d103      	bne.n	8000b84 <xQueueReceive+0x3c>
 8000b7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d101      	bne.n	8000b88 <xQueueReceive+0x40>
 8000b84:	2301      	movs	r3, #1
 8000b86:	e000      	b.n	8000b8a <xQueueReceive+0x42>
 8000b88:	2300      	movs	r3, #0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d109      	bne.n	8000ba2 <xQueueReceive+0x5a>
 8000b8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b92:	f383 8811 	msr	BASEPRI, r3
 8000b96:	f3bf 8f6f 	isb	sy
 8000b9a:	f3bf 8f4f 	dsb	sy
 8000b9e:	61fb      	str	r3, [r7, #28]
 8000ba0:	e7fe      	b.n	8000ba0 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000ba2:	f000 ff75 	bl	8001a90 <xTaskGetSchedulerState>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d102      	bne.n	8000bb2 <xQueueReceive+0x6a>
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d101      	bne.n	8000bb6 <xQueueReceive+0x6e>
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	e000      	b.n	8000bb8 <xQueueReceive+0x70>
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d109      	bne.n	8000bd0 <xQueueReceive+0x88>
 8000bbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000bc0:	f383 8811 	msr	BASEPRI, r3
 8000bc4:	f3bf 8f6f 	isb	sy
 8000bc8:	f3bf 8f4f 	dsb	sy
 8000bcc:	61bb      	str	r3, [r7, #24]
 8000bce:	e7fe      	b.n	8000bce <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8000bd0:	f7ff fc5a 	bl	8000488 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000bd8:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d01f      	beq.n	8000c20 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8000be0:	68b9      	ldr	r1, [r7, #8]
 8000be2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000be4:	f000 f918 	bl	8000e18 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8000be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bea:	1e5a      	subs	r2, r3, #1
 8000bec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bee:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bf2:	691b      	ldr	r3, [r3, #16]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d00f      	beq.n	8000c18 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000bf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bfa:	3310      	adds	r3, #16
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f000 fdaf 	bl	8001760 <xTaskRemoveFromEventList>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d007      	beq.n	8000c18 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8000c08:	4b3c      	ldr	r3, [pc, #240]	; (8000cfc <xQueueReceive+0x1b4>)
 8000c0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000c0e:	601a      	str	r2, [r3, #0]
 8000c10:	f3bf 8f4f 	dsb	sy
 8000c14:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8000c18:	f7ff fc64 	bl	80004e4 <vPortExitCritical>
				return pdPASS;
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	e069      	b.n	8000cf4 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d103      	bne.n	8000c2e <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8000c26:	f7ff fc5d 	bl	80004e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	e062      	b.n	8000cf4 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8000c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d106      	bne.n	8000c42 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8000c34:	f107 0310 	add.w	r3, r7, #16
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f000 fdf3 	bl	8001824 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8000c42:	f7ff fc4f 	bl	80004e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8000c46:	f000 fb73 	bl	8001330 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8000c4a:	f7ff fc1d 	bl	8000488 <vPortEnterCritical>
 8000c4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c50:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000c54:	b25b      	sxtb	r3, r3
 8000c56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c5a:	d103      	bne.n	8000c64 <xQueueReceive+0x11c>
 8000c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c5e:	2200      	movs	r2, #0
 8000c60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000c64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c66:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000c6a:	b25b      	sxtb	r3, r3
 8000c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c70:	d103      	bne.n	8000c7a <xQueueReceive+0x132>
 8000c72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c74:	2200      	movs	r2, #0
 8000c76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8000c7a:	f7ff fc33 	bl	80004e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000c7e:	1d3a      	adds	r2, r7, #4
 8000c80:	f107 0310 	add.w	r3, r7, #16
 8000c84:	4611      	mov	r1, r2
 8000c86:	4618      	mov	r0, r3
 8000c88:	f000 fde2 	bl	8001850 <xTaskCheckForTimeOut>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d123      	bne.n	8000cda <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000c92:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000c94:	f000 f938 	bl	8000f08 <prvIsQueueEmpty>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d017      	beq.n	8000cce <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8000c9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ca0:	3324      	adds	r3, #36	; 0x24
 8000ca2:	687a      	ldr	r2, [r7, #4]
 8000ca4:	4611      	mov	r1, r2
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f000 fd0c 	bl	80016c4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8000cac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000cae:	f000 f8d9 	bl	8000e64 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8000cb2:	f000 fb4b 	bl	800134c <xTaskResumeAll>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d189      	bne.n	8000bd0 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8000cbc:	4b0f      	ldr	r3, [pc, #60]	; (8000cfc <xQueueReceive+0x1b4>)
 8000cbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000cc2:	601a      	str	r2, [r3, #0]
 8000cc4:	f3bf 8f4f 	dsb	sy
 8000cc8:	f3bf 8f6f 	isb	sy
 8000ccc:	e780      	b.n	8000bd0 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8000cce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000cd0:	f000 f8c8 	bl	8000e64 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8000cd4:	f000 fb3a 	bl	800134c <xTaskResumeAll>
 8000cd8:	e77a      	b.n	8000bd0 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8000cda:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000cdc:	f000 f8c2 	bl	8000e64 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8000ce0:	f000 fb34 	bl	800134c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000ce4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000ce6:	f000 f90f 	bl	8000f08 <prvIsQueueEmpty>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	f43f af6f 	beq.w	8000bd0 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8000cf2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	3730      	adds	r7, #48	; 0x30
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	e000ed04 	.word	0xe000ed04

08000d00 <uxQueueSpacesAvailable>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b086      	sub	sp, #24
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8000d0c:	697b      	ldr	r3, [r7, #20]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d109      	bne.n	8000d26 <uxQueueSpacesAvailable+0x26>
 8000d12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d16:	f383 8811 	msr	BASEPRI, r3
 8000d1a:	f3bf 8f6f 	isb	sy
 8000d1e:	f3bf 8f4f 	dsb	sy
 8000d22:	60fb      	str	r3, [r7, #12]
 8000d24:	e7fe      	b.n	8000d24 <uxQueueSpacesAvailable+0x24>

	taskENTER_CRITICAL();
 8000d26:	f7ff fbaf 	bl	8000488 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 8000d2a:	697b      	ldr	r3, [r7, #20]
 8000d2c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d2e:	697b      	ldr	r3, [r7, #20]
 8000d30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d32:	1ad3      	subs	r3, r2, r3
 8000d34:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 8000d36:	f7ff fbd5 	bl	80004e4 <vPortExitCritical>

	return uxReturn;
 8000d3a:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	3718      	adds	r7, #24
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}

08000d44 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b086      	sub	sp, #24
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	60f8      	str	r0, [r7, #12]
 8000d4c:	60b9      	str	r1, [r7, #8]
 8000d4e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8000d50:	2300      	movs	r3, #0
 8000d52:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d58:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d10d      	bne.n	8000d7e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d14d      	bne.n	8000e06 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	689b      	ldr	r3, [r3, #8]
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f000 feac 	bl	8001acc <xTaskPriorityDisinherit>
 8000d74:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	2200      	movs	r2, #0
 8000d7a:	609a      	str	r2, [r3, #8]
 8000d7c:	e043      	b.n	8000e06 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d119      	bne.n	8000db8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	6858      	ldr	r0, [r3, #4]
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d8c:	461a      	mov	r2, r3
 8000d8e:	68b9      	ldr	r1, [r7, #8]
 8000d90:	f002 fbf4 	bl	800357c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	685a      	ldr	r2, [r3, #4]
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d9c:	441a      	add	r2, r3
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	685a      	ldr	r2, [r3, #4]
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	689b      	ldr	r3, [r3, #8]
 8000daa:	429a      	cmp	r2, r3
 8000dac:	d32b      	bcc.n	8000e06 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	681a      	ldr	r2, [r3, #0]
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	605a      	str	r2, [r3, #4]
 8000db6:	e026      	b.n	8000e06 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	68d8      	ldr	r0, [r3, #12]
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dc0:	461a      	mov	r2, r3
 8000dc2:	68b9      	ldr	r1, [r7, #8]
 8000dc4:	f002 fbda 	bl	800357c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	68da      	ldr	r2, [r3, #12]
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dd0:	425b      	negs	r3, r3
 8000dd2:	441a      	add	r2, r3
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	68da      	ldr	r2, [r3, #12]
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d207      	bcs.n	8000df4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	689a      	ldr	r2, [r3, #8]
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dec:	425b      	negs	r3, r3
 8000dee:	441a      	add	r2, r3
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	2b02      	cmp	r3, #2
 8000df8:	d105      	bne.n	8000e06 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000dfa:	693b      	ldr	r3, [r7, #16]
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d002      	beq.n	8000e06 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8000e00:	693b      	ldr	r3, [r7, #16]
 8000e02:	3b01      	subs	r3, #1
 8000e04:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8000e06:	693b      	ldr	r3, [r7, #16]
 8000e08:	1c5a      	adds	r2, r3, #1
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8000e0e:	697b      	ldr	r3, [r7, #20]
}
 8000e10:	4618      	mov	r0, r3
 8000e12:	3718      	adds	r7, #24
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}

08000e18 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
 8000e20:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d018      	beq.n	8000e5c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	68da      	ldr	r2, [r3, #12]
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e32:	441a      	add	r2, r3
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	68da      	ldr	r2, [r3, #12]
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	689b      	ldr	r3, [r3, #8]
 8000e40:	429a      	cmp	r2, r3
 8000e42:	d303      	bcc.n	8000e4c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681a      	ldr	r2, [r3, #0]
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	68d9      	ldr	r1, [r3, #12]
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e54:	461a      	mov	r2, r3
 8000e56:	6838      	ldr	r0, [r7, #0]
 8000e58:	f002 fb90 	bl	800357c <memcpy>
	}
}
 8000e5c:	bf00      	nop
 8000e5e:	3708      	adds	r7, #8
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}

08000e64 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b084      	sub	sp, #16
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8000e6c:	f7ff fb0c 	bl	8000488 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000e76:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8000e78:	e011      	b.n	8000e9e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d012      	beq.n	8000ea8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	3324      	adds	r3, #36	; 0x24
 8000e86:	4618      	mov	r0, r3
 8000e88:	f000 fc6a 	bl	8001760 <xTaskRemoveFromEventList>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8000e92:	f000 fd3d 	bl	8001910 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8000e96:	7bfb      	ldrb	r3, [r7, #15]
 8000e98:	3b01      	subs	r3, #1
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8000e9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	dce9      	bgt.n	8000e7a <prvUnlockQueue+0x16>
 8000ea6:	e000      	b.n	8000eaa <prvUnlockQueue+0x46>
					break;
 8000ea8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	22ff      	movs	r2, #255	; 0xff
 8000eae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8000eb2:	f7ff fb17 	bl	80004e4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8000eb6:	f7ff fae7 	bl	8000488 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000ec0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8000ec2:	e011      	b.n	8000ee8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	691b      	ldr	r3, [r3, #16]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d012      	beq.n	8000ef2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	3310      	adds	r3, #16
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f000 fc45 	bl	8001760 <xTaskRemoveFromEventList>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d001      	beq.n	8000ee0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8000edc:	f000 fd18 	bl	8001910 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8000ee0:	7bbb      	ldrb	r3, [r7, #14]
 8000ee2:	3b01      	subs	r3, #1
 8000ee4:	b2db      	uxtb	r3, r3
 8000ee6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8000ee8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	dce9      	bgt.n	8000ec4 <prvUnlockQueue+0x60>
 8000ef0:	e000      	b.n	8000ef4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8000ef2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	22ff      	movs	r2, #255	; 0xff
 8000ef8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8000efc:	f7ff faf2 	bl	80004e4 <vPortExitCritical>
}
 8000f00:	bf00      	nop
 8000f02:	3710      	adds	r7, #16
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}

08000f08 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8000f10:	f7ff faba 	bl	8000488 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d102      	bne.n	8000f22 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	60fb      	str	r3, [r7, #12]
 8000f20:	e001      	b.n	8000f26 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8000f22:	2300      	movs	r3, #0
 8000f24:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8000f26:	f7ff fadd 	bl	80004e4 <vPortExitCritical>

	return xReturn;
 8000f2a:	68fb      	ldr	r3, [r7, #12]
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	3710      	adds	r7, #16
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}

08000f34 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8000f3c:	f7ff faa4 	bl	8000488 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f48:	429a      	cmp	r2, r3
 8000f4a:	d102      	bne.n	8000f52 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	60fb      	str	r3, [r7, #12]
 8000f50:	e001      	b.n	8000f56 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8000f52:	2300      	movs	r3, #0
 8000f54:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8000f56:	f7ff fac5 	bl	80004e4 <vPortExitCritical>

	return xReturn;
 8000f5a:	68fb      	ldr	r3, [r7, #12]
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	3710      	adds	r7, #16
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}

08000f64 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b086      	sub	sp, #24
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	60f8      	str	r0, [r7, #12]
 8000f6c:	60b9      	str	r1, [r7, #8]
 8000f6e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8000f74:	f7ff fa88 	bl	8000488 <vPortEnterCritical>
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000f7e:	b25b      	sxtb	r3, r3
 8000f80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f84:	d103      	bne.n	8000f8e <vQueueWaitForMessageRestricted+0x2a>
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	2200      	movs	r2, #0
 8000f8a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000f8e:	697b      	ldr	r3, [r7, #20]
 8000f90:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000f94:	b25b      	sxtb	r3, r3
 8000f96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f9a:	d103      	bne.n	8000fa4 <vQueueWaitForMessageRestricted+0x40>
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8000fa4:	f7ff fa9e 	bl	80004e4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d106      	bne.n	8000fbe <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	3324      	adds	r3, #36	; 0x24
 8000fb4:	687a      	ldr	r2, [r7, #4]
 8000fb6:	68b9      	ldr	r1, [r7, #8]
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f000 fba7 	bl	800170c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8000fbe:	6978      	ldr	r0, [r7, #20]
 8000fc0:	f7ff ff50 	bl	8000e64 <prvUnlockQueue>
	}
 8000fc4:	bf00      	nop
 8000fc6:	3718      	adds	r7, #24
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b08c      	sub	sp, #48	; 0x30
 8000fd0:	af04      	add	r7, sp, #16
 8000fd2:	60f8      	str	r0, [r7, #12]
 8000fd4:	60b9      	str	r1, [r7, #8]
 8000fd6:	603b      	str	r3, [r7, #0]
 8000fd8:	4613      	mov	r3, r2
 8000fda:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8000fdc:	88fb      	ldrh	r3, [r7, #6]
 8000fde:	009b      	lsls	r3, r3, #2
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f7ff fb3f 	bl	8000664 <pvPortMalloc>
 8000fe6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d00e      	beq.n	800100c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8000fee:	2050      	movs	r0, #80	; 0x50
 8000ff0:	f7ff fb38 	bl	8000664 <pvPortMalloc>
 8000ff4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8000ff6:	69fb      	ldr	r3, [r7, #28]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d003      	beq.n	8001004 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8000ffc:	69fb      	ldr	r3, [r7, #28]
 8000ffe:	697a      	ldr	r2, [r7, #20]
 8001000:	631a      	str	r2, [r3, #48]	; 0x30
 8001002:	e005      	b.n	8001010 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8001004:	6978      	ldr	r0, [r7, #20]
 8001006:	f7ff fb3f 	bl	8000688 <vPortFree>
 800100a:	e001      	b.n	8001010 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800100c:	2300      	movs	r3, #0
 800100e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8001010:	69fb      	ldr	r3, [r7, #28]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d013      	beq.n	800103e <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001016:	88fa      	ldrh	r2, [r7, #6]
 8001018:	2300      	movs	r3, #0
 800101a:	9303      	str	r3, [sp, #12]
 800101c:	69fb      	ldr	r3, [r7, #28]
 800101e:	9302      	str	r3, [sp, #8]
 8001020:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001022:	9301      	str	r3, [sp, #4]
 8001024:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001026:	9300      	str	r3, [sp, #0]
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	68b9      	ldr	r1, [r7, #8]
 800102c:	68f8      	ldr	r0, [r7, #12]
 800102e:	f000 f80e 	bl	800104e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001032:	69f8      	ldr	r0, [r7, #28]
 8001034:	f000 f892 	bl	800115c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8001038:	2301      	movs	r3, #1
 800103a:	61bb      	str	r3, [r7, #24]
 800103c:	e002      	b.n	8001044 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800103e:	f04f 33ff 	mov.w	r3, #4294967295
 8001042:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8001044:	69bb      	ldr	r3, [r7, #24]
	}
 8001046:	4618      	mov	r0, r3
 8001048:	3720      	adds	r7, #32
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}

0800104e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800104e:	b580      	push	{r7, lr}
 8001050:	b088      	sub	sp, #32
 8001052:	af00      	add	r7, sp, #0
 8001054:	60f8      	str	r0, [r7, #12]
 8001056:	60b9      	str	r1, [r7, #8]
 8001058:	607a      	str	r2, [r7, #4]
 800105a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800105c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800105e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001066:	3b01      	subs	r3, #1
 8001068:	009b      	lsls	r3, r3, #2
 800106a:	4413      	add	r3, r2
 800106c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800106e:	69bb      	ldr	r3, [r7, #24]
 8001070:	f023 0307 	bic.w	r3, r3, #7
 8001074:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001076:	69bb      	ldr	r3, [r7, #24]
 8001078:	f003 0307 	and.w	r3, r3, #7
 800107c:	2b00      	cmp	r3, #0
 800107e:	d009      	beq.n	8001094 <prvInitialiseNewTask+0x46>
 8001080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001084:	f383 8811 	msr	BASEPRI, r3
 8001088:	f3bf 8f6f 	isb	sy
 800108c:	f3bf 8f4f 	dsb	sy
 8001090:	617b      	str	r3, [r7, #20]
 8001092:	e7fe      	b.n	8001092 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8001094:	68bb      	ldr	r3, [r7, #8]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d01f      	beq.n	80010da <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800109a:	2300      	movs	r3, #0
 800109c:	61fb      	str	r3, [r7, #28]
 800109e:	e012      	b.n	80010c6 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80010a0:	68ba      	ldr	r2, [r7, #8]
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	4413      	add	r3, r2
 80010a6:	7819      	ldrb	r1, [r3, #0]
 80010a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	4413      	add	r3, r2
 80010ae:	3334      	adds	r3, #52	; 0x34
 80010b0:	460a      	mov	r2, r1
 80010b2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80010b4:	68ba      	ldr	r2, [r7, #8]
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	4413      	add	r3, r2
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d006      	beq.n	80010ce <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80010c0:	69fb      	ldr	r3, [r7, #28]
 80010c2:	3301      	adds	r3, #1
 80010c4:	61fb      	str	r3, [r7, #28]
 80010c6:	69fb      	ldr	r3, [r7, #28]
 80010c8:	2b09      	cmp	r3, #9
 80010ca:	d9e9      	bls.n	80010a0 <prvInitialiseNewTask+0x52>
 80010cc:	e000      	b.n	80010d0 <prvInitialiseNewTask+0x82>
			{
				break;
 80010ce:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80010d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010d2:	2200      	movs	r2, #0
 80010d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80010d8:	e003      	b.n	80010e2 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80010da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010dc:	2200      	movs	r2, #0
 80010de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80010e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010e4:	2b01      	cmp	r3, #1
 80010e6:	d901      	bls.n	80010ec <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80010e8:	2301      	movs	r3, #1
 80010ea:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80010ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80010f0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80010f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80010f6:	641a      	str	r2, [r3, #64]	; 0x40
		pxNewTCB->uxMutexesHeld = 0;
 80010f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010fa:	2200      	movs	r2, #0
 80010fc:	645a      	str	r2, [r3, #68]	; 0x44
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80010fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001100:	3304      	adds	r3, #4
 8001102:	4618      	mov	r0, r3
 8001104:	f7ff f843 	bl	800018e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800110a:	3318      	adds	r3, #24
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff f83e 	bl	800018e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001114:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001116:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001118:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800111a:	f1c3 0202 	rsb	r2, r3, #2
 800111e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001120:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001124:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001126:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8001128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800112a:	2200      	movs	r2, #0
 800112c:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800112e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001130:	2200      	movs	r2, #0
 8001132:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001136:	683a      	ldr	r2, [r7, #0]
 8001138:	68f9      	ldr	r1, [r7, #12]
 800113a:	69b8      	ldr	r0, [r7, #24]
 800113c:	f7ff f8b8 	bl	80002b0 <pxPortInitialiseStack>
 8001140:	4602      	mov	r2, r0
 8001142:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001144:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8001146:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001148:	2b00      	cmp	r3, #0
 800114a:	d002      	beq.n	8001152 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800114c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800114e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001150:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001152:	bf00      	nop
 8001154:	3720      	adds	r7, #32
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
	...

0800115c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8001164:	f7ff f990 	bl	8000488 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8001168:	4b2a      	ldr	r3, [pc, #168]	; (8001214 <prvAddNewTaskToReadyList+0xb8>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	3301      	adds	r3, #1
 800116e:	4a29      	ldr	r2, [pc, #164]	; (8001214 <prvAddNewTaskToReadyList+0xb8>)
 8001170:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8001172:	4b29      	ldr	r3, [pc, #164]	; (8001218 <prvAddNewTaskToReadyList+0xbc>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d109      	bne.n	800118e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800117a:	4a27      	ldr	r2, [pc, #156]	; (8001218 <prvAddNewTaskToReadyList+0xbc>)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001180:	4b24      	ldr	r3, [pc, #144]	; (8001214 <prvAddNewTaskToReadyList+0xb8>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	2b01      	cmp	r3, #1
 8001186:	d110      	bne.n	80011aa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8001188:	f000 fbe6 	bl	8001958 <prvInitialiseTaskLists>
 800118c:	e00d      	b.n	80011aa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800118e:	4b23      	ldr	r3, [pc, #140]	; (800121c <prvAddNewTaskToReadyList+0xc0>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d109      	bne.n	80011aa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001196:	4b20      	ldr	r3, [pc, #128]	; (8001218 <prvAddNewTaskToReadyList+0xbc>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011a0:	429a      	cmp	r2, r3
 80011a2:	d802      	bhi.n	80011aa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80011a4:	4a1c      	ldr	r2, [pc, #112]	; (8001218 <prvAddNewTaskToReadyList+0xbc>)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80011aa:	4b1d      	ldr	r3, [pc, #116]	; (8001220 <prvAddNewTaskToReadyList+0xc4>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	3301      	adds	r3, #1
 80011b0:	4a1b      	ldr	r2, [pc, #108]	; (8001220 <prvAddNewTaskToReadyList+0xc4>)
 80011b2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011b8:	2201      	movs	r2, #1
 80011ba:	409a      	lsls	r2, r3
 80011bc:	4b19      	ldr	r3, [pc, #100]	; (8001224 <prvAddNewTaskToReadyList+0xc8>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4313      	orrs	r3, r2
 80011c2:	4a18      	ldr	r2, [pc, #96]	; (8001224 <prvAddNewTaskToReadyList+0xc8>)
 80011c4:	6013      	str	r3, [r2, #0]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80011ca:	4613      	mov	r3, r2
 80011cc:	009b      	lsls	r3, r3, #2
 80011ce:	4413      	add	r3, r2
 80011d0:	009b      	lsls	r3, r3, #2
 80011d2:	4a15      	ldr	r2, [pc, #84]	; (8001228 <prvAddNewTaskToReadyList+0xcc>)
 80011d4:	441a      	add	r2, r3
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	3304      	adds	r3, #4
 80011da:	4619      	mov	r1, r3
 80011dc:	4610      	mov	r0, r2
 80011de:	f7fe ffe2 	bl	80001a6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80011e2:	f7ff f97f 	bl	80004e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80011e6:	4b0d      	ldr	r3, [pc, #52]	; (800121c <prvAddNewTaskToReadyList+0xc0>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d00e      	beq.n	800120c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80011ee:	4b0a      	ldr	r3, [pc, #40]	; (8001218 <prvAddNewTaskToReadyList+0xbc>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011f8:	429a      	cmp	r2, r3
 80011fa:	d207      	bcs.n	800120c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80011fc:	4b0b      	ldr	r3, [pc, #44]	; (800122c <prvAddNewTaskToReadyList+0xd0>)
 80011fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001202:	601a      	str	r2, [r3, #0]
 8001204:	f3bf 8f4f 	dsb	sy
 8001208:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800120c:	bf00      	nop
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	20000190 	.word	0x20000190
 8001218:	200000f4 	.word	0x200000f4
 800121c:	2000019c 	.word	0x2000019c
 8001220:	200001ac 	.word	0x200001ac
 8001224:	20000198 	.word	0x20000198
 8001228:	200000f8 	.word	0x200000f8
 800122c:	e000ed04 	.word	0xe000ed04

08001230 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8001238:	2300      	movs	r3, #0
 800123a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d016      	beq.n	8001270 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8001242:	4b13      	ldr	r3, [pc, #76]	; (8001290 <vTaskDelay+0x60>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d009      	beq.n	800125e <vTaskDelay+0x2e>
 800124a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800124e:	f383 8811 	msr	BASEPRI, r3
 8001252:	f3bf 8f6f 	isb	sy
 8001256:	f3bf 8f4f 	dsb	sy
 800125a:	60bb      	str	r3, [r7, #8]
 800125c:	e7fe      	b.n	800125c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800125e:	f000 f867 	bl	8001330 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001262:	2100      	movs	r1, #0
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	f000 fcb5 	bl	8001bd4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800126a:	f000 f86f 	bl	800134c <xTaskResumeAll>
 800126e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d107      	bne.n	8001286 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8001276:	4b07      	ldr	r3, [pc, #28]	; (8001294 <vTaskDelay+0x64>)
 8001278:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800127c:	601a      	str	r2, [r3, #0]
 800127e:	f3bf 8f4f 	dsb	sy
 8001282:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8001286:	bf00      	nop
 8001288:	3710      	adds	r7, #16
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	200001b8 	.word	0x200001b8
 8001294:	e000ed04 	.word	0xe000ed04

08001298 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b086      	sub	sp, #24
 800129c:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800129e:	4b1e      	ldr	r3, [pc, #120]	; (8001318 <vTaskStartScheduler+0x80>)
 80012a0:	9301      	str	r3, [sp, #4]
 80012a2:	2300      	movs	r3, #0
 80012a4:	9300      	str	r3, [sp, #0]
 80012a6:	2300      	movs	r3, #0
 80012a8:	2246      	movs	r2, #70	; 0x46
 80012aa:	491c      	ldr	r1, [pc, #112]	; (800131c <vTaskStartScheduler+0x84>)
 80012ac:	481c      	ldr	r0, [pc, #112]	; (8001320 <vTaskStartScheduler+0x88>)
 80012ae:	f7ff fe8d 	bl	8000fcc <xTaskCreate>
 80012b2:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	2b01      	cmp	r3, #1
 80012b8:	d102      	bne.n	80012c0 <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 80012ba:	f000 fcf1 	bl	8001ca0 <xTimerCreateTimerTask>
 80012be:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	2b01      	cmp	r3, #1
 80012c4:	d115      	bne.n	80012f2 <vTaskStartScheduler+0x5a>
 80012c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80012ca:	f383 8811 	msr	BASEPRI, r3
 80012ce:	f3bf 8f6f 	isb	sy
 80012d2:	f3bf 8f4f 	dsb	sy
 80012d6:	60bb      	str	r3, [r7, #8]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80012d8:	4b12      	ldr	r3, [pc, #72]	; (8001324 <vTaskStartScheduler+0x8c>)
 80012da:	f04f 32ff 	mov.w	r2, #4294967295
 80012de:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80012e0:	4b11      	ldr	r3, [pc, #68]	; (8001328 <vTaskStartScheduler+0x90>)
 80012e2:	2201      	movs	r2, #1
 80012e4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80012e6:	4b11      	ldr	r3, [pc, #68]	; (800132c <vTaskStartScheduler+0x94>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80012ec:	f7ff f85c 	bl	80003a8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80012f0:	e00d      	b.n	800130e <vTaskStartScheduler+0x76>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012f8:	d109      	bne.n	800130e <vTaskStartScheduler+0x76>
 80012fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80012fe:	f383 8811 	msr	BASEPRI, r3
 8001302:	f3bf 8f6f 	isb	sy
 8001306:	f3bf 8f4f 	dsb	sy
 800130a:	607b      	str	r3, [r7, #4]
 800130c:	e7fe      	b.n	800130c <vTaskStartScheduler+0x74>
}
 800130e:	bf00      	nop
 8001310:	3710      	adds	r7, #16
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	200001b4 	.word	0x200001b4
 800131c:	080037ec 	.word	0x080037ec
 8001320:	08001929 	.word	0x08001929
 8001324:	200001b0 	.word	0x200001b0
 8001328:	2000019c 	.word	0x2000019c
 800132c:	20000194 	.word	0x20000194

08001330 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8001334:	4b04      	ldr	r3, [pc, #16]	; (8001348 <vTaskSuspendAll+0x18>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	3301      	adds	r3, #1
 800133a:	4a03      	ldr	r2, [pc, #12]	; (8001348 <vTaskSuspendAll+0x18>)
 800133c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800133e:	bf00      	nop
 8001340:	46bd      	mov	sp, r7
 8001342:	bc80      	pop	{r7}
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	200001b8 	.word	0x200001b8

0800134c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b084      	sub	sp, #16
 8001350:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8001352:	2300      	movs	r3, #0
 8001354:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8001356:	2300      	movs	r3, #0
 8001358:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800135a:	4b41      	ldr	r3, [pc, #260]	; (8001460 <xTaskResumeAll+0x114>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d109      	bne.n	8001376 <xTaskResumeAll+0x2a>
 8001362:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001366:	f383 8811 	msr	BASEPRI, r3
 800136a:	f3bf 8f6f 	isb	sy
 800136e:	f3bf 8f4f 	dsb	sy
 8001372:	603b      	str	r3, [r7, #0]
 8001374:	e7fe      	b.n	8001374 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8001376:	f7ff f887 	bl	8000488 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800137a:	4b39      	ldr	r3, [pc, #228]	; (8001460 <xTaskResumeAll+0x114>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	3b01      	subs	r3, #1
 8001380:	4a37      	ldr	r2, [pc, #220]	; (8001460 <xTaskResumeAll+0x114>)
 8001382:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001384:	4b36      	ldr	r3, [pc, #216]	; (8001460 <xTaskResumeAll+0x114>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d161      	bne.n	8001450 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800138c:	4b35      	ldr	r3, [pc, #212]	; (8001464 <xTaskResumeAll+0x118>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d05d      	beq.n	8001450 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001394:	e02e      	b.n	80013f4 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001396:	4b34      	ldr	r3, [pc, #208]	; (8001468 <xTaskResumeAll+0x11c>)
 8001398:	68db      	ldr	r3, [r3, #12]
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	3318      	adds	r3, #24
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7fe ff5a 	bl	800025c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	3304      	adds	r3, #4
 80013ac:	4618      	mov	r0, r3
 80013ae:	f7fe ff55 	bl	800025c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013b6:	2201      	movs	r2, #1
 80013b8:	409a      	lsls	r2, r3
 80013ba:	4b2c      	ldr	r3, [pc, #176]	; (800146c <xTaskResumeAll+0x120>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4313      	orrs	r3, r2
 80013c0:	4a2a      	ldr	r2, [pc, #168]	; (800146c <xTaskResumeAll+0x120>)
 80013c2:	6013      	str	r3, [r2, #0]
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013c8:	4613      	mov	r3, r2
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	4413      	add	r3, r2
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	4a27      	ldr	r2, [pc, #156]	; (8001470 <xTaskResumeAll+0x124>)
 80013d2:	441a      	add	r2, r3
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	3304      	adds	r3, #4
 80013d8:	4619      	mov	r1, r3
 80013da:	4610      	mov	r0, r2
 80013dc:	f7fe fee3 	bl	80001a6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013e4:	4b23      	ldr	r3, [pc, #140]	; (8001474 <xTaskResumeAll+0x128>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013ea:	429a      	cmp	r2, r3
 80013ec:	d302      	bcc.n	80013f4 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 80013ee:	4b22      	ldr	r3, [pc, #136]	; (8001478 <xTaskResumeAll+0x12c>)
 80013f0:	2201      	movs	r2, #1
 80013f2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80013f4:	4b1c      	ldr	r3, [pc, #112]	; (8001468 <xTaskResumeAll+0x11c>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d1cc      	bne.n	8001396 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8001402:	f000 fb25 	bl	8001a50 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001406:	4b1d      	ldr	r3, [pc, #116]	; (800147c <xTaskResumeAll+0x130>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d010      	beq.n	8001434 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8001412:	f000 f845 	bl	80014a0 <xTaskIncrementTick>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d002      	beq.n	8001422 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800141c:	4b16      	ldr	r3, [pc, #88]	; (8001478 <xTaskResumeAll+0x12c>)
 800141e:	2201      	movs	r2, #1
 8001420:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	3b01      	subs	r3, #1
 8001426:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d1f1      	bne.n	8001412 <xTaskResumeAll+0xc6>

						xPendedTicks = 0;
 800142e:	4b13      	ldr	r3, [pc, #76]	; (800147c <xTaskResumeAll+0x130>)
 8001430:	2200      	movs	r2, #0
 8001432:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8001434:	4b10      	ldr	r3, [pc, #64]	; (8001478 <xTaskResumeAll+0x12c>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d009      	beq.n	8001450 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800143c:	2301      	movs	r3, #1
 800143e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8001440:	4b0f      	ldr	r3, [pc, #60]	; (8001480 <xTaskResumeAll+0x134>)
 8001442:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	f3bf 8f4f 	dsb	sy
 800144c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8001450:	f7ff f848 	bl	80004e4 <vPortExitCritical>

	return xAlreadyYielded;
 8001454:	68bb      	ldr	r3, [r7, #8]
}
 8001456:	4618      	mov	r0, r3
 8001458:	3710      	adds	r7, #16
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	200001b8 	.word	0x200001b8
 8001464:	20000190 	.word	0x20000190
 8001468:	20000150 	.word	0x20000150
 800146c:	20000198 	.word	0x20000198
 8001470:	200000f8 	.word	0x200000f8
 8001474:	200000f4 	.word	0x200000f4
 8001478:	200001a4 	.word	0x200001a4
 800147c:	200001a0 	.word	0x200001a0
 8001480:	e000ed04 	.word	0xe000ed04

08001484 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8001484:	b480      	push	{r7}
 8001486:	b083      	sub	sp, #12
 8001488:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800148a:	4b04      	ldr	r3, [pc, #16]	; (800149c <xTaskGetTickCount+0x18>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8001490:	687b      	ldr	r3, [r7, #4]
}
 8001492:	4618      	mov	r0, r3
 8001494:	370c      	adds	r7, #12
 8001496:	46bd      	mov	sp, r7
 8001498:	bc80      	pop	{r7}
 800149a:	4770      	bx	lr
 800149c:	20000194 	.word	0x20000194

080014a0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b086      	sub	sp, #24
 80014a4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80014a6:	2300      	movs	r3, #0
 80014a8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80014aa:	4b4e      	ldr	r3, [pc, #312]	; (80015e4 <xTaskIncrementTick+0x144>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	f040 808d 	bne.w	80015ce <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80014b4:	4b4c      	ldr	r3, [pc, #304]	; (80015e8 <xTaskIncrementTick+0x148>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	3301      	adds	r3, #1
 80014ba:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80014bc:	4a4a      	ldr	r2, [pc, #296]	; (80015e8 <xTaskIncrementTick+0x148>)
 80014be:	693b      	ldr	r3, [r7, #16]
 80014c0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d11f      	bne.n	8001508 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80014c8:	4b48      	ldr	r3, [pc, #288]	; (80015ec <xTaskIncrementTick+0x14c>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d009      	beq.n	80014e6 <xTaskIncrementTick+0x46>
 80014d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014d6:	f383 8811 	msr	BASEPRI, r3
 80014da:	f3bf 8f6f 	isb	sy
 80014de:	f3bf 8f4f 	dsb	sy
 80014e2:	603b      	str	r3, [r7, #0]
 80014e4:	e7fe      	b.n	80014e4 <xTaskIncrementTick+0x44>
 80014e6:	4b41      	ldr	r3, [pc, #260]	; (80015ec <xTaskIncrementTick+0x14c>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	60fb      	str	r3, [r7, #12]
 80014ec:	4b40      	ldr	r3, [pc, #256]	; (80015f0 <xTaskIncrementTick+0x150>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a3e      	ldr	r2, [pc, #248]	; (80015ec <xTaskIncrementTick+0x14c>)
 80014f2:	6013      	str	r3, [r2, #0]
 80014f4:	4a3e      	ldr	r2, [pc, #248]	; (80015f0 <xTaskIncrementTick+0x150>)
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	6013      	str	r3, [r2, #0]
 80014fa:	4b3e      	ldr	r3, [pc, #248]	; (80015f4 <xTaskIncrementTick+0x154>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	3301      	adds	r3, #1
 8001500:	4a3c      	ldr	r2, [pc, #240]	; (80015f4 <xTaskIncrementTick+0x154>)
 8001502:	6013      	str	r3, [r2, #0]
 8001504:	f000 faa4 	bl	8001a50 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001508:	4b3b      	ldr	r3, [pc, #236]	; (80015f8 <xTaskIncrementTick+0x158>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	693a      	ldr	r2, [r7, #16]
 800150e:	429a      	cmp	r2, r3
 8001510:	d348      	bcc.n	80015a4 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001512:	4b36      	ldr	r3, [pc, #216]	; (80015ec <xTaskIncrementTick+0x14c>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d104      	bne.n	8001526 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800151c:	4b36      	ldr	r3, [pc, #216]	; (80015f8 <xTaskIncrementTick+0x158>)
 800151e:	f04f 32ff 	mov.w	r2, #4294967295
 8001522:	601a      	str	r2, [r3, #0]
					break;
 8001524:	e03e      	b.n	80015a4 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001526:	4b31      	ldr	r3, [pc, #196]	; (80015ec <xTaskIncrementTick+0x14c>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	68db      	ldr	r3, [r3, #12]
 800152c:	68db      	ldr	r3, [r3, #12]
 800152e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001530:	68bb      	ldr	r3, [r7, #8]
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8001536:	693a      	ldr	r2, [r7, #16]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	429a      	cmp	r2, r3
 800153c:	d203      	bcs.n	8001546 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800153e:	4a2e      	ldr	r2, [pc, #184]	; (80015f8 <xTaskIncrementTick+0x158>)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8001544:	e02e      	b.n	80015a4 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	3304      	adds	r3, #4
 800154a:	4618      	mov	r0, r3
 800154c:	f7fe fe86 	bl	800025c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001554:	2b00      	cmp	r3, #0
 8001556:	d004      	beq.n	8001562 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001558:	68bb      	ldr	r3, [r7, #8]
 800155a:	3318      	adds	r3, #24
 800155c:	4618      	mov	r0, r3
 800155e:	f7fe fe7d 	bl	800025c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8001562:	68bb      	ldr	r3, [r7, #8]
 8001564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001566:	2201      	movs	r2, #1
 8001568:	409a      	lsls	r2, r3
 800156a:	4b24      	ldr	r3, [pc, #144]	; (80015fc <xTaskIncrementTick+0x15c>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4313      	orrs	r3, r2
 8001570:	4a22      	ldr	r2, [pc, #136]	; (80015fc <xTaskIncrementTick+0x15c>)
 8001572:	6013      	str	r3, [r2, #0]
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001578:	4613      	mov	r3, r2
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	4413      	add	r3, r2
 800157e:	009b      	lsls	r3, r3, #2
 8001580:	4a1f      	ldr	r2, [pc, #124]	; (8001600 <xTaskIncrementTick+0x160>)
 8001582:	441a      	add	r2, r3
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	3304      	adds	r3, #4
 8001588:	4619      	mov	r1, r3
 800158a:	4610      	mov	r0, r2
 800158c:	f7fe fe0b 	bl	80001a6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001590:	68bb      	ldr	r3, [r7, #8]
 8001592:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001594:	4b1b      	ldr	r3, [pc, #108]	; (8001604 <xTaskIncrementTick+0x164>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800159a:	429a      	cmp	r2, r3
 800159c:	d3b9      	bcc.n	8001512 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800159e:	2301      	movs	r3, #1
 80015a0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80015a2:	e7b6      	b.n	8001512 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80015a4:	4b17      	ldr	r3, [pc, #92]	; (8001604 <xTaskIncrementTick+0x164>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015aa:	4915      	ldr	r1, [pc, #84]	; (8001600 <xTaskIncrementTick+0x160>)
 80015ac:	4613      	mov	r3, r2
 80015ae:	009b      	lsls	r3, r3, #2
 80015b0:	4413      	add	r3, r2
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	440b      	add	r3, r1
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	2b01      	cmp	r3, #1
 80015ba:	d901      	bls.n	80015c0 <xTaskIncrementTick+0x120>
			{
				xSwitchRequired = pdTRUE;
 80015bc:	2301      	movs	r3, #1
 80015be:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80015c0:	4b11      	ldr	r3, [pc, #68]	; (8001608 <xTaskIncrementTick+0x168>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d007      	beq.n	80015d8 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 80015c8:	2301      	movs	r3, #1
 80015ca:	617b      	str	r3, [r7, #20]
 80015cc:	e004      	b.n	80015d8 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80015ce:	4b0f      	ldr	r3, [pc, #60]	; (800160c <xTaskIncrementTick+0x16c>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	3301      	adds	r3, #1
 80015d4:	4a0d      	ldr	r2, [pc, #52]	; (800160c <xTaskIncrementTick+0x16c>)
 80015d6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80015d8:	697b      	ldr	r3, [r7, #20]
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3718      	adds	r7, #24
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	200001b8 	.word	0x200001b8
 80015e8:	20000194 	.word	0x20000194
 80015ec:	20000148 	.word	0x20000148
 80015f0:	2000014c 	.word	0x2000014c
 80015f4:	200001a8 	.word	0x200001a8
 80015f8:	200001b0 	.word	0x200001b0
 80015fc:	20000198 	.word	0x20000198
 8001600:	200000f8 	.word	0x200000f8
 8001604:	200000f4 	.word	0x200000f4
 8001608:	200001a4 	.word	0x200001a4
 800160c:	200001a0 	.word	0x200001a0

08001610 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001610:	b480      	push	{r7}
 8001612:	b087      	sub	sp, #28
 8001614:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001616:	4b26      	ldr	r3, [pc, #152]	; (80016b0 <vTaskSwitchContext+0xa0>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d003      	beq.n	8001626 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800161e:	4b25      	ldr	r3, [pc, #148]	; (80016b4 <vTaskSwitchContext+0xa4>)
 8001620:	2201      	movs	r2, #1
 8001622:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8001624:	e03e      	b.n	80016a4 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8001626:	4b23      	ldr	r3, [pc, #140]	; (80016b4 <vTaskSwitchContext+0xa4>)
 8001628:	2200      	movs	r2, #0
 800162a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800162c:	4b22      	ldr	r3, [pc, #136]	; (80016b8 <vTaskSwitchContext+0xa8>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	fab3 f383 	clz	r3, r3
 8001638:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800163a:	7afb      	ldrb	r3, [r7, #11]
 800163c:	f1c3 031f 	rsb	r3, r3, #31
 8001640:	617b      	str	r3, [r7, #20]
 8001642:	491e      	ldr	r1, [pc, #120]	; (80016bc <vTaskSwitchContext+0xac>)
 8001644:	697a      	ldr	r2, [r7, #20]
 8001646:	4613      	mov	r3, r2
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	4413      	add	r3, r2
 800164c:	009b      	lsls	r3, r3, #2
 800164e:	440b      	add	r3, r1
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d109      	bne.n	800166a <vTaskSwitchContext+0x5a>
	__asm volatile
 8001656:	f04f 0350 	mov.w	r3, #80	; 0x50
 800165a:	f383 8811 	msr	BASEPRI, r3
 800165e:	f3bf 8f6f 	isb	sy
 8001662:	f3bf 8f4f 	dsb	sy
 8001666:	607b      	str	r3, [r7, #4]
 8001668:	e7fe      	b.n	8001668 <vTaskSwitchContext+0x58>
 800166a:	697a      	ldr	r2, [r7, #20]
 800166c:	4613      	mov	r3, r2
 800166e:	009b      	lsls	r3, r3, #2
 8001670:	4413      	add	r3, r2
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	4a11      	ldr	r2, [pc, #68]	; (80016bc <vTaskSwitchContext+0xac>)
 8001676:	4413      	add	r3, r2
 8001678:	613b      	str	r3, [r7, #16]
 800167a:	693b      	ldr	r3, [r7, #16]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	685a      	ldr	r2, [r3, #4]
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	605a      	str	r2, [r3, #4]
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	685a      	ldr	r2, [r3, #4]
 8001688:	693b      	ldr	r3, [r7, #16]
 800168a:	3308      	adds	r3, #8
 800168c:	429a      	cmp	r2, r3
 800168e:	d104      	bne.n	800169a <vTaskSwitchContext+0x8a>
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	685a      	ldr	r2, [r3, #4]
 8001696:	693b      	ldr	r3, [r7, #16]
 8001698:	605a      	str	r2, [r3, #4]
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	68db      	ldr	r3, [r3, #12]
 80016a0:	4a07      	ldr	r2, [pc, #28]	; (80016c0 <vTaskSwitchContext+0xb0>)
 80016a2:	6013      	str	r3, [r2, #0]
}
 80016a4:	bf00      	nop
 80016a6:	371c      	adds	r7, #28
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bc80      	pop	{r7}
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	200001b8 	.word	0x200001b8
 80016b4:	200001a4 	.word	0x200001a4
 80016b8:	20000198 	.word	0x20000198
 80016bc:	200000f8 	.word	0x200000f8
 80016c0:	200000f4 	.word	0x200000f4

080016c4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d109      	bne.n	80016e8 <vTaskPlaceOnEventList+0x24>
 80016d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80016d8:	f383 8811 	msr	BASEPRI, r3
 80016dc:	f3bf 8f6f 	isb	sy
 80016e0:	f3bf 8f4f 	dsb	sy
 80016e4:	60fb      	str	r3, [r7, #12]
 80016e6:	e7fe      	b.n	80016e6 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80016e8:	4b07      	ldr	r3, [pc, #28]	; (8001708 <vTaskPlaceOnEventList+0x44>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	3318      	adds	r3, #24
 80016ee:	4619      	mov	r1, r3
 80016f0:	6878      	ldr	r0, [r7, #4]
 80016f2:	f7fe fd7b 	bl	80001ec <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80016f6:	2101      	movs	r1, #1
 80016f8:	6838      	ldr	r0, [r7, #0]
 80016fa:	f000 fa6b 	bl	8001bd4 <prvAddCurrentTaskToDelayedList>
}
 80016fe:	bf00      	nop
 8001700:	3710      	adds	r7, #16
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	200000f4 	.word	0x200000f4

0800170c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800170c:	b580      	push	{r7, lr}
 800170e:	b086      	sub	sp, #24
 8001710:	af00      	add	r7, sp, #0
 8001712:	60f8      	str	r0, [r7, #12]
 8001714:	60b9      	str	r1, [r7, #8]
 8001716:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d109      	bne.n	8001732 <vTaskPlaceOnEventListRestricted+0x26>
 800171e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001722:	f383 8811 	msr	BASEPRI, r3
 8001726:	f3bf 8f6f 	isb	sy
 800172a:	f3bf 8f4f 	dsb	sy
 800172e:	617b      	str	r3, [r7, #20]
 8001730:	e7fe      	b.n	8001730 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001732:	4b0a      	ldr	r3, [pc, #40]	; (800175c <vTaskPlaceOnEventListRestricted+0x50>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	3318      	adds	r3, #24
 8001738:	4619      	mov	r1, r3
 800173a:	68f8      	ldr	r0, [r7, #12]
 800173c:	f7fe fd33 	bl	80001a6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d002      	beq.n	800174c <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8001746:	f04f 33ff 	mov.w	r3, #4294967295
 800174a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800174c:	6879      	ldr	r1, [r7, #4]
 800174e:	68b8      	ldr	r0, [r7, #8]
 8001750:	f000 fa40 	bl	8001bd4 <prvAddCurrentTaskToDelayedList>
	}
 8001754:	bf00      	nop
 8001756:	3718      	adds	r7, #24
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	200000f4 	.word	0x200000f4

08001760 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b086      	sub	sp, #24
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	68db      	ldr	r3, [r3, #12]
 800176c:	68db      	ldr	r3, [r3, #12]
 800176e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8001770:	693b      	ldr	r3, [r7, #16]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d109      	bne.n	800178a <xTaskRemoveFromEventList+0x2a>
 8001776:	f04f 0350 	mov.w	r3, #80	; 0x50
 800177a:	f383 8811 	msr	BASEPRI, r3
 800177e:	f3bf 8f6f 	isb	sy
 8001782:	f3bf 8f4f 	dsb	sy
 8001786:	60fb      	str	r3, [r7, #12]
 8001788:	e7fe      	b.n	8001788 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	3318      	adds	r3, #24
 800178e:	4618      	mov	r0, r3
 8001790:	f7fe fd64 	bl	800025c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001794:	4b1d      	ldr	r3, [pc, #116]	; (800180c <xTaskRemoveFromEventList+0xac>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d11c      	bne.n	80017d6 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	3304      	adds	r3, #4
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7fe fd5b 	bl	800025c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80017a6:	693b      	ldr	r3, [r7, #16]
 80017a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017aa:	2201      	movs	r2, #1
 80017ac:	409a      	lsls	r2, r3
 80017ae:	4b18      	ldr	r3, [pc, #96]	; (8001810 <xTaskRemoveFromEventList+0xb0>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4313      	orrs	r3, r2
 80017b4:	4a16      	ldr	r2, [pc, #88]	; (8001810 <xTaskRemoveFromEventList+0xb0>)
 80017b6:	6013      	str	r3, [r2, #0]
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017bc:	4613      	mov	r3, r2
 80017be:	009b      	lsls	r3, r3, #2
 80017c0:	4413      	add	r3, r2
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	4a13      	ldr	r2, [pc, #76]	; (8001814 <xTaskRemoveFromEventList+0xb4>)
 80017c6:	441a      	add	r2, r3
 80017c8:	693b      	ldr	r3, [r7, #16]
 80017ca:	3304      	adds	r3, #4
 80017cc:	4619      	mov	r1, r3
 80017ce:	4610      	mov	r0, r2
 80017d0:	f7fe fce9 	bl	80001a6 <vListInsertEnd>
 80017d4:	e005      	b.n	80017e2 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	3318      	adds	r3, #24
 80017da:	4619      	mov	r1, r3
 80017dc:	480e      	ldr	r0, [pc, #56]	; (8001818 <xTaskRemoveFromEventList+0xb8>)
 80017de:	f7fe fce2 	bl	80001a6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017e6:	4b0d      	ldr	r3, [pc, #52]	; (800181c <xTaskRemoveFromEventList+0xbc>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017ec:	429a      	cmp	r2, r3
 80017ee:	d905      	bls.n	80017fc <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80017f0:	2301      	movs	r3, #1
 80017f2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80017f4:	4b0a      	ldr	r3, [pc, #40]	; (8001820 <xTaskRemoveFromEventList+0xc0>)
 80017f6:	2201      	movs	r2, #1
 80017f8:	601a      	str	r2, [r3, #0]
 80017fa:	e001      	b.n	8001800 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 80017fc:	2300      	movs	r3, #0
 80017fe:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8001800:	697b      	ldr	r3, [r7, #20]
}
 8001802:	4618      	mov	r0, r3
 8001804:	3718      	adds	r7, #24
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	200001b8 	.word	0x200001b8
 8001810:	20000198 	.word	0x20000198
 8001814:	200000f8 	.word	0x200000f8
 8001818:	20000150 	.word	0x20000150
 800181c:	200000f4 	.word	0x200000f4
 8001820:	200001a4 	.word	0x200001a4

08001824 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800182c:	4b06      	ldr	r3, [pc, #24]	; (8001848 <vTaskInternalSetTimeOutState+0x24>)
 800182e:	681a      	ldr	r2, [r3, #0]
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8001834:	4b05      	ldr	r3, [pc, #20]	; (800184c <vTaskInternalSetTimeOutState+0x28>)
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	605a      	str	r2, [r3, #4]
}
 800183c:	bf00      	nop
 800183e:	370c      	adds	r7, #12
 8001840:	46bd      	mov	sp, r7
 8001842:	bc80      	pop	{r7}
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	200001a8 	.word	0x200001a8
 800184c:	20000194 	.word	0x20000194

08001850 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b088      	sub	sp, #32
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d109      	bne.n	8001874 <xTaskCheckForTimeOut+0x24>
 8001860:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001864:	f383 8811 	msr	BASEPRI, r3
 8001868:	f3bf 8f6f 	isb	sy
 800186c:	f3bf 8f4f 	dsb	sy
 8001870:	613b      	str	r3, [r7, #16]
 8001872:	e7fe      	b.n	8001872 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d109      	bne.n	800188e <xTaskCheckForTimeOut+0x3e>
 800187a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800187e:	f383 8811 	msr	BASEPRI, r3
 8001882:	f3bf 8f6f 	isb	sy
 8001886:	f3bf 8f4f 	dsb	sy
 800188a:	60fb      	str	r3, [r7, #12]
 800188c:	e7fe      	b.n	800188c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800188e:	f7fe fdfb 	bl	8000488 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8001892:	4b1d      	ldr	r3, [pc, #116]	; (8001908 <xTaskCheckForTimeOut+0xb8>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	69ba      	ldr	r2, [r7, #24]
 800189e:	1ad3      	subs	r3, r2, r3
 80018a0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018aa:	d102      	bne.n	80018b2 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80018ac:	2300      	movs	r3, #0
 80018ae:	61fb      	str	r3, [r7, #28]
 80018b0:	e023      	b.n	80018fa <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	4b15      	ldr	r3, [pc, #84]	; (800190c <xTaskCheckForTimeOut+0xbc>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	429a      	cmp	r2, r3
 80018bc:	d007      	beq.n	80018ce <xTaskCheckForTimeOut+0x7e>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	685a      	ldr	r2, [r3, #4]
 80018c2:	69bb      	ldr	r3, [r7, #24]
 80018c4:	429a      	cmp	r2, r3
 80018c6:	d802      	bhi.n	80018ce <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80018c8:	2301      	movs	r3, #1
 80018ca:	61fb      	str	r3, [r7, #28]
 80018cc:	e015      	b.n	80018fa <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	429a      	cmp	r2, r3
 80018d6:	d90b      	bls.n	80018f0 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	1ad2      	subs	r2, r2, r3
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80018e4:	6878      	ldr	r0, [r7, #4]
 80018e6:	f7ff ff9d 	bl	8001824 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80018ea:	2300      	movs	r3, #0
 80018ec:	61fb      	str	r3, [r7, #28]
 80018ee:	e004      	b.n	80018fa <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	2200      	movs	r2, #0
 80018f4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80018f6:	2301      	movs	r3, #1
 80018f8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80018fa:	f7fe fdf3 	bl	80004e4 <vPortExitCritical>

	return xReturn;
 80018fe:	69fb      	ldr	r3, [r7, #28]
}
 8001900:	4618      	mov	r0, r3
 8001902:	3720      	adds	r7, #32
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	20000194 	.word	0x20000194
 800190c:	200001a8 	.word	0x200001a8

08001910 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8001914:	4b03      	ldr	r3, [pc, #12]	; (8001924 <vTaskMissedYield+0x14>)
 8001916:	2201      	movs	r2, #1
 8001918:	601a      	str	r2, [r3, #0]
}
 800191a:	bf00      	nop
 800191c:	46bd      	mov	sp, r7
 800191e:	bc80      	pop	{r7}
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	200001a4 	.word	0x200001a4

08001928 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8001930:	f000 f852 	bl	80019d8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001934:	4b06      	ldr	r3, [pc, #24]	; (8001950 <prvIdleTask+0x28>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	2b01      	cmp	r3, #1
 800193a:	d9f9      	bls.n	8001930 <prvIdleTask+0x8>
			{
				taskYIELD();
 800193c:	4b05      	ldr	r3, [pc, #20]	; (8001954 <prvIdleTask+0x2c>)
 800193e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001942:	601a      	str	r2, [r3, #0]
 8001944:	f3bf 8f4f 	dsb	sy
 8001948:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800194c:	e7f0      	b.n	8001930 <prvIdleTask+0x8>
 800194e:	bf00      	nop
 8001950:	200000f8 	.word	0x200000f8
 8001954:	e000ed04 	.word	0xe000ed04

08001958 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800195e:	2300      	movs	r3, #0
 8001960:	607b      	str	r3, [r7, #4]
 8001962:	e00c      	b.n	800197e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001964:	687a      	ldr	r2, [r7, #4]
 8001966:	4613      	mov	r3, r2
 8001968:	009b      	lsls	r3, r3, #2
 800196a:	4413      	add	r3, r2
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	4a12      	ldr	r2, [pc, #72]	; (80019b8 <prvInitialiseTaskLists+0x60>)
 8001970:	4413      	add	r3, r2
 8001972:	4618      	mov	r0, r3
 8001974:	f7fe fbec 	bl	8000150 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	3301      	adds	r3, #1
 800197c:	607b      	str	r3, [r7, #4]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2b01      	cmp	r3, #1
 8001982:	d9ef      	bls.n	8001964 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8001984:	480d      	ldr	r0, [pc, #52]	; (80019bc <prvInitialiseTaskLists+0x64>)
 8001986:	f7fe fbe3 	bl	8000150 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800198a:	480d      	ldr	r0, [pc, #52]	; (80019c0 <prvInitialiseTaskLists+0x68>)
 800198c:	f7fe fbe0 	bl	8000150 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8001990:	480c      	ldr	r0, [pc, #48]	; (80019c4 <prvInitialiseTaskLists+0x6c>)
 8001992:	f7fe fbdd 	bl	8000150 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8001996:	480c      	ldr	r0, [pc, #48]	; (80019c8 <prvInitialiseTaskLists+0x70>)
 8001998:	f7fe fbda 	bl	8000150 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800199c:	480b      	ldr	r0, [pc, #44]	; (80019cc <prvInitialiseTaskLists+0x74>)
 800199e:	f7fe fbd7 	bl	8000150 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80019a2:	4b0b      	ldr	r3, [pc, #44]	; (80019d0 <prvInitialiseTaskLists+0x78>)
 80019a4:	4a05      	ldr	r2, [pc, #20]	; (80019bc <prvInitialiseTaskLists+0x64>)
 80019a6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80019a8:	4b0a      	ldr	r3, [pc, #40]	; (80019d4 <prvInitialiseTaskLists+0x7c>)
 80019aa:	4a05      	ldr	r2, [pc, #20]	; (80019c0 <prvInitialiseTaskLists+0x68>)
 80019ac:	601a      	str	r2, [r3, #0]
}
 80019ae:	bf00      	nop
 80019b0:	3708      	adds	r7, #8
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	200000f8 	.word	0x200000f8
 80019bc:	20000120 	.word	0x20000120
 80019c0:	20000134 	.word	0x20000134
 80019c4:	20000150 	.word	0x20000150
 80019c8:	20000164 	.word	0x20000164
 80019cc:	2000017c 	.word	0x2000017c
 80019d0:	20000148 	.word	0x20000148
 80019d4:	2000014c 	.word	0x2000014c

080019d8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80019de:	e019      	b.n	8001a14 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80019e0:	f7fe fd52 	bl	8000488 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80019e4:	4b0f      	ldr	r3, [pc, #60]	; (8001a24 <prvCheckTasksWaitingTermination+0x4c>)
 80019e6:	68db      	ldr	r3, [r3, #12]
 80019e8:	68db      	ldr	r3, [r3, #12]
 80019ea:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	3304      	adds	r3, #4
 80019f0:	4618      	mov	r0, r3
 80019f2:	f7fe fc33 	bl	800025c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80019f6:	4b0c      	ldr	r3, [pc, #48]	; (8001a28 <prvCheckTasksWaitingTermination+0x50>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	3b01      	subs	r3, #1
 80019fc:	4a0a      	ldr	r2, [pc, #40]	; (8001a28 <prvCheckTasksWaitingTermination+0x50>)
 80019fe:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8001a00:	4b0a      	ldr	r3, [pc, #40]	; (8001a2c <prvCheckTasksWaitingTermination+0x54>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	3b01      	subs	r3, #1
 8001a06:	4a09      	ldr	r2, [pc, #36]	; (8001a2c <prvCheckTasksWaitingTermination+0x54>)
 8001a08:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8001a0a:	f7fe fd6b 	bl	80004e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8001a0e:	6878      	ldr	r0, [r7, #4]
 8001a10:	f000 f80e 	bl	8001a30 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001a14:	4b05      	ldr	r3, [pc, #20]	; (8001a2c <prvCheckTasksWaitingTermination+0x54>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d1e1      	bne.n	80019e0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8001a1c:	bf00      	nop
 8001a1e:	3708      	adds	r7, #8
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	20000164 	.word	0x20000164
 8001a28:	20000190 	.word	0x20000190
 8001a2c:	20000178 	.word	0x20000178

08001a30 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f7fe fe23 	bl	8000688 <vPortFree>
			vPortFree( pxTCB );
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f7fe fe20 	bl	8000688 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8001a48:	bf00      	nop
 8001a4a:	3708      	adds	r7, #8
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}

08001a50 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001a56:	4b0c      	ldr	r3, [pc, #48]	; (8001a88 <prvResetNextTaskUnblockTime+0x38>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d104      	bne.n	8001a6a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001a60:	4b0a      	ldr	r3, [pc, #40]	; (8001a8c <prvResetNextTaskUnblockTime+0x3c>)
 8001a62:	f04f 32ff 	mov.w	r2, #4294967295
 8001a66:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8001a68:	e008      	b.n	8001a7c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001a6a:	4b07      	ldr	r3, [pc, #28]	; (8001a88 <prvResetNextTaskUnblockTime+0x38>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	68db      	ldr	r3, [r3, #12]
 8001a70:	68db      	ldr	r3, [r3, #12]
 8001a72:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	4a04      	ldr	r2, [pc, #16]	; (8001a8c <prvResetNextTaskUnblockTime+0x3c>)
 8001a7a:	6013      	str	r3, [r2, #0]
}
 8001a7c:	bf00      	nop
 8001a7e:	370c      	adds	r7, #12
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bc80      	pop	{r7}
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	20000148 	.word	0x20000148
 8001a8c:	200001b0 	.word	0x200001b0

08001a90 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8001a96:	4b0b      	ldr	r3, [pc, #44]	; (8001ac4 <xTaskGetSchedulerState+0x34>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d102      	bne.n	8001aa4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	607b      	str	r3, [r7, #4]
 8001aa2:	e008      	b.n	8001ab6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001aa4:	4b08      	ldr	r3, [pc, #32]	; (8001ac8 <xTaskGetSchedulerState+0x38>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d102      	bne.n	8001ab2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8001aac:	2302      	movs	r3, #2
 8001aae:	607b      	str	r3, [r7, #4]
 8001ab0:	e001      	b.n	8001ab6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8001ab6:	687b      	ldr	r3, [r7, #4]
	}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	370c      	adds	r7, #12
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bc80      	pop	{r7}
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop
 8001ac4:	2000019c 	.word	0x2000019c
 8001ac8:	200001b8 	.word	0x200001b8

08001acc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b086      	sub	sp, #24
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d06c      	beq.n	8001bbc <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8001ae2:	4b39      	ldr	r3, [pc, #228]	; (8001bc8 <xTaskPriorityDisinherit+0xfc>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	693a      	ldr	r2, [r7, #16]
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	d009      	beq.n	8001b00 <xTaskPriorityDisinherit+0x34>
 8001aec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001af0:	f383 8811 	msr	BASEPRI, r3
 8001af4:	f3bf 8f6f 	isb	sy
 8001af8:	f3bf 8f4f 	dsb	sy
 8001afc:	60fb      	str	r3, [r7, #12]
 8001afe:	e7fe      	b.n	8001afe <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d109      	bne.n	8001b1c <xTaskPriorityDisinherit+0x50>
 8001b08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b0c:	f383 8811 	msr	BASEPRI, r3
 8001b10:	f3bf 8f6f 	isb	sy
 8001b14:	f3bf 8f4f 	dsb	sy
 8001b18:	60bb      	str	r3, [r7, #8]
 8001b1a:	e7fe      	b.n	8001b1a <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b20:	1e5a      	subs	r2, r3, #1
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	645a      	str	r2, [r3, #68]	; 0x44

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8001b26:	693b      	ldr	r3, [r7, #16]
 8001b28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b2e:	429a      	cmp	r2, r3
 8001b30:	d044      	beq.n	8001bbc <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8001b32:	693b      	ldr	r3, [r7, #16]
 8001b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d140      	bne.n	8001bbc <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	3304      	adds	r3, #4
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f7fe fb8c 	bl	800025c <uxListRemove>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d115      	bne.n	8001b76 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b4e:	491f      	ldr	r1, [pc, #124]	; (8001bcc <xTaskPriorityDisinherit+0x100>)
 8001b50:	4613      	mov	r3, r2
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	4413      	add	r3, r2
 8001b56:	009b      	lsls	r3, r3, #2
 8001b58:	440b      	add	r3, r1
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d10a      	bne.n	8001b76 <xTaskPriorityDisinherit+0xaa>
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b64:	2201      	movs	r2, #1
 8001b66:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6a:	43da      	mvns	r2, r3
 8001b6c:	4b18      	ldr	r3, [pc, #96]	; (8001bd0 <xTaskPriorityDisinherit+0x104>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4013      	ands	r3, r2
 8001b72:	4a17      	ldr	r2, [pc, #92]	; (8001bd0 <xTaskPriorityDisinherit+0x104>)
 8001b74:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001b7e:	693b      	ldr	r3, [r7, #16]
 8001b80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b82:	f1c3 0202 	rsb	r2, r3, #2
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b8e:	2201      	movs	r2, #1
 8001b90:	409a      	lsls	r2, r3
 8001b92:	4b0f      	ldr	r3, [pc, #60]	; (8001bd0 <xTaskPriorityDisinherit+0x104>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4313      	orrs	r3, r2
 8001b98:	4a0d      	ldr	r2, [pc, #52]	; (8001bd0 <xTaskPriorityDisinherit+0x104>)
 8001b9a:	6013      	str	r3, [r2, #0]
 8001b9c:	693b      	ldr	r3, [r7, #16]
 8001b9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ba0:	4613      	mov	r3, r2
 8001ba2:	009b      	lsls	r3, r3, #2
 8001ba4:	4413      	add	r3, r2
 8001ba6:	009b      	lsls	r3, r3, #2
 8001ba8:	4a08      	ldr	r2, [pc, #32]	; (8001bcc <xTaskPriorityDisinherit+0x100>)
 8001baa:	441a      	add	r2, r3
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	3304      	adds	r3, #4
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	4610      	mov	r0, r2
 8001bb4:	f7fe faf7 	bl	80001a6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8001bbc:	697b      	ldr	r3, [r7, #20]
	}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3718      	adds	r7, #24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	200000f4 	.word	0x200000f4
 8001bcc:	200000f8 	.word	0x200000f8
 8001bd0:	20000198 	.word	0x20000198

08001bd4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b084      	sub	sp, #16
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8001bde:	4b29      	ldr	r3, [pc, #164]	; (8001c84 <prvAddCurrentTaskToDelayedList+0xb0>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001be4:	4b28      	ldr	r3, [pc, #160]	; (8001c88 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	3304      	adds	r3, #4
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7fe fb36 	bl	800025c <uxListRemove>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d10b      	bne.n	8001c0e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8001bf6:	4b24      	ldr	r3, [pc, #144]	; (8001c88 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001c02:	43da      	mvns	r2, r3
 8001c04:	4b21      	ldr	r3, [pc, #132]	; (8001c8c <prvAddCurrentTaskToDelayedList+0xb8>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4013      	ands	r3, r2
 8001c0a:	4a20      	ldr	r2, [pc, #128]	; (8001c8c <prvAddCurrentTaskToDelayedList+0xb8>)
 8001c0c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c14:	d10a      	bne.n	8001c2c <prvAddCurrentTaskToDelayedList+0x58>
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d007      	beq.n	8001c2c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001c1c:	4b1a      	ldr	r3, [pc, #104]	; (8001c88 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	3304      	adds	r3, #4
 8001c22:	4619      	mov	r1, r3
 8001c24:	481a      	ldr	r0, [pc, #104]	; (8001c90 <prvAddCurrentTaskToDelayedList+0xbc>)
 8001c26:	f7fe fabe 	bl	80001a6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8001c2a:	e026      	b.n	8001c7a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8001c2c:	68fa      	ldr	r2, [r7, #12]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4413      	add	r3, r2
 8001c32:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001c34:	4b14      	ldr	r3, [pc, #80]	; (8001c88 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	68ba      	ldr	r2, [r7, #8]
 8001c3a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8001c3c:	68ba      	ldr	r2, [r7, #8]
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d209      	bcs.n	8001c58 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001c44:	4b13      	ldr	r3, [pc, #76]	; (8001c94 <prvAddCurrentTaskToDelayedList+0xc0>)
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	4b0f      	ldr	r3, [pc, #60]	; (8001c88 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	3304      	adds	r3, #4
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4610      	mov	r0, r2
 8001c52:	f7fe facb 	bl	80001ec <vListInsert>
}
 8001c56:	e010      	b.n	8001c7a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001c58:	4b0f      	ldr	r3, [pc, #60]	; (8001c98 <prvAddCurrentTaskToDelayedList+0xc4>)
 8001c5a:	681a      	ldr	r2, [r3, #0]
 8001c5c:	4b0a      	ldr	r3, [pc, #40]	; (8001c88 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	3304      	adds	r3, #4
 8001c62:	4619      	mov	r1, r3
 8001c64:	4610      	mov	r0, r2
 8001c66:	f7fe fac1 	bl	80001ec <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8001c6a:	4b0c      	ldr	r3, [pc, #48]	; (8001c9c <prvAddCurrentTaskToDelayedList+0xc8>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	68ba      	ldr	r2, [r7, #8]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d202      	bcs.n	8001c7a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8001c74:	4a09      	ldr	r2, [pc, #36]	; (8001c9c <prvAddCurrentTaskToDelayedList+0xc8>)
 8001c76:	68bb      	ldr	r3, [r7, #8]
 8001c78:	6013      	str	r3, [r2, #0]
}
 8001c7a:	bf00      	nop
 8001c7c:	3710      	adds	r7, #16
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	20000194 	.word	0x20000194
 8001c88:	200000f4 	.word	0x200000f4
 8001c8c:	20000198 	.word	0x20000198
 8001c90:	2000017c 	.word	0x2000017c
 8001c94:	2000014c 	.word	0x2000014c
 8001c98:	20000148 	.word	0x20000148
 8001c9c:	200001b0 	.word	0x200001b0

08001ca0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b084      	sub	sp, #16
 8001ca4:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8001caa:	f000 facd 	bl	8002248 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8001cae:	4b10      	ldr	r3, [pc, #64]	; (8001cf0 <xTimerCreateTimerTask+0x50>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d00a      	beq.n	8001ccc <xTimerCreateTimerTask+0x2c>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 8001cb6:	4b0f      	ldr	r3, [pc, #60]	; (8001cf4 <xTimerCreateTimerTask+0x54>)
 8001cb8:	9301      	str	r3, [sp, #4]
 8001cba:	2303      	movs	r3, #3
 8001cbc:	9300      	str	r3, [sp, #0]
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	2246      	movs	r2, #70	; 0x46
 8001cc2:	490d      	ldr	r1, [pc, #52]	; (8001cf8 <xTimerCreateTimerTask+0x58>)
 8001cc4:	480d      	ldr	r0, [pc, #52]	; (8001cfc <xTimerCreateTimerTask+0x5c>)
 8001cc6:	f7ff f981 	bl	8000fcc <xTaskCreate>
 8001cca:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d109      	bne.n	8001ce6 <xTimerCreateTimerTask+0x46>
 8001cd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cd6:	f383 8811 	msr	BASEPRI, r3
 8001cda:	f3bf 8f6f 	isb	sy
 8001cde:	f3bf 8f4f 	dsb	sy
 8001ce2:	603b      	str	r3, [r7, #0]
 8001ce4:	e7fe      	b.n	8001ce4 <xTimerCreateTimerTask+0x44>
	return xReturn;
 8001ce6:	687b      	ldr	r3, [r7, #4]
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	3708      	adds	r7, #8
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	200001ec 	.word	0x200001ec
 8001cf4:	200001f0 	.word	0x200001f0
 8001cf8:	080037f4 	.word	0x080037f4
 8001cfc:	08001e31 	.word	0x08001e31

08001d00 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b08a      	sub	sp, #40	; 0x28
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	60f8      	str	r0, [r7, #12]
 8001d08:	60b9      	str	r1, [r7, #8]
 8001d0a:	607a      	str	r2, [r7, #4]
 8001d0c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d109      	bne.n	8001d2c <xTimerGenericCommand+0x2c>
 8001d18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d1c:	f383 8811 	msr	BASEPRI, r3
 8001d20:	f3bf 8f6f 	isb	sy
 8001d24:	f3bf 8f4f 	dsb	sy
 8001d28:	623b      	str	r3, [r7, #32]
 8001d2a:	e7fe      	b.n	8001d2a <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8001d2c:	4b19      	ldr	r3, [pc, #100]	; (8001d94 <xTimerGenericCommand+0x94>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d02a      	beq.n	8001d8a <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	2b05      	cmp	r3, #5
 8001d44:	dc18      	bgt.n	8001d78 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8001d46:	f7ff fea3 	bl	8001a90 <xTaskGetSchedulerState>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b02      	cmp	r3, #2
 8001d4e:	d109      	bne.n	8001d64 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8001d50:	4b10      	ldr	r3, [pc, #64]	; (8001d94 <xTimerGenericCommand+0x94>)
 8001d52:	6818      	ldr	r0, [r3, #0]
 8001d54:	f107 0114 	add.w	r1, r7, #20
 8001d58:	2300      	movs	r3, #0
 8001d5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001d5c:	f7fe fd62 	bl	8000824 <xQueueGenericSend>
 8001d60:	6278      	str	r0, [r7, #36]	; 0x24
 8001d62:	e012      	b.n	8001d8a <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8001d64:	4b0b      	ldr	r3, [pc, #44]	; (8001d94 <xTimerGenericCommand+0x94>)
 8001d66:	6818      	ldr	r0, [r3, #0]
 8001d68:	f107 0114 	add.w	r1, r7, #20
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	2200      	movs	r2, #0
 8001d70:	f7fe fd58 	bl	8000824 <xQueueGenericSend>
 8001d74:	6278      	str	r0, [r7, #36]	; 0x24
 8001d76:	e008      	b.n	8001d8a <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8001d78:	4b06      	ldr	r3, [pc, #24]	; (8001d94 <xTimerGenericCommand+0x94>)
 8001d7a:	6818      	ldr	r0, [r3, #0]
 8001d7c:	f107 0114 	add.w	r1, r7, #20
 8001d80:	2300      	movs	r3, #0
 8001d82:	683a      	ldr	r2, [r7, #0]
 8001d84:	f7fe fe48 	bl	8000a18 <xQueueGenericSendFromISR>
 8001d88:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8001d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	3728      	adds	r7, #40	; 0x28
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	200001ec 	.word	0x200001ec

08001d98 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b088      	sub	sp, #32
 8001d9c:	af02      	add	r7, sp, #8
 8001d9e:	6078      	str	r0, [r7, #4]
 8001da0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001da2:	4b22      	ldr	r3, [pc, #136]	; (8001e2c <prvProcessExpiredTimer+0x94>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	68db      	ldr	r3, [r3, #12]
 8001daa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	3304      	adds	r3, #4
 8001db0:	4618      	mov	r0, r3
 8001db2:	f7fe fa53 	bl	800025c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001dbc:	f003 0304 	and.w	r3, r3, #4
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d021      	beq.n	8001e08 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	699a      	ldr	r2, [r3, #24]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	18d1      	adds	r1, r2, r3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	683a      	ldr	r2, [r7, #0]
 8001dd0:	6978      	ldr	r0, [r7, #20]
 8001dd2:	f000 f8cf 	bl	8001f74 <prvInsertTimerInActiveList>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d01e      	beq.n	8001e1a <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8001ddc:	2300      	movs	r3, #0
 8001dde:	9300      	str	r3, [sp, #0]
 8001de0:	2300      	movs	r3, #0
 8001de2:	687a      	ldr	r2, [r7, #4]
 8001de4:	2100      	movs	r1, #0
 8001de6:	6978      	ldr	r0, [r7, #20]
 8001de8:	f7ff ff8a 	bl	8001d00 <xTimerGenericCommand>
 8001dec:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8001dee:	693b      	ldr	r3, [r7, #16]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d112      	bne.n	8001e1a <prvProcessExpiredTimer+0x82>
 8001df4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001df8:	f383 8811 	msr	BASEPRI, r3
 8001dfc:	f3bf 8f6f 	isb	sy
 8001e00:	f3bf 8f4f 	dsb	sy
 8001e04:	60fb      	str	r3, [r7, #12]
 8001e06:	e7fe      	b.n	8001e06 <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001e0e:	f023 0301 	bic.w	r3, r3, #1
 8001e12:	b2da      	uxtb	r2, r3
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	6a1b      	ldr	r3, [r3, #32]
 8001e1e:	6978      	ldr	r0, [r7, #20]
 8001e20:	4798      	blx	r3
}
 8001e22:	bf00      	nop
 8001e24:	3718      	adds	r7, #24
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	200001e4 	.word	0x200001e4

08001e30 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8001e38:	f107 0308 	add.w	r3, r7, #8
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f000 f857 	bl	8001ef0 <prvGetNextExpireTime>
 8001e42:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8001e44:	68bb      	ldr	r3, [r7, #8]
 8001e46:	4619      	mov	r1, r3
 8001e48:	68f8      	ldr	r0, [r7, #12]
 8001e4a:	f000 f803 	bl	8001e54 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8001e4e:	f000 f8d3 	bl	8001ff8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8001e52:	e7f1      	b.n	8001e38 <prvTimerTask+0x8>

08001e54 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
 8001e5c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8001e5e:	f7ff fa67 	bl	8001330 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8001e62:	f107 0308 	add.w	r3, r7, #8
 8001e66:	4618      	mov	r0, r3
 8001e68:	f000 f864 	bl	8001f34 <prvSampleTimeNow>
 8001e6c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8001e6e:	68bb      	ldr	r3, [r7, #8]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d130      	bne.n	8001ed6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d10a      	bne.n	8001e90 <prvProcessTimerOrBlockTask+0x3c>
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	429a      	cmp	r2, r3
 8001e80:	d806      	bhi.n	8001e90 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8001e82:	f7ff fa63 	bl	800134c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8001e86:	68f9      	ldr	r1, [r7, #12]
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	f7ff ff85 	bl	8001d98 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8001e8e:	e024      	b.n	8001eda <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d008      	beq.n	8001ea8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8001e96:	4b13      	ldr	r3, [pc, #76]	; (8001ee4 <prvProcessTimerOrBlockTask+0x90>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d101      	bne.n	8001ea4 <prvProcessTimerOrBlockTask+0x50>
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e000      	b.n	8001ea6 <prvProcessTimerOrBlockTask+0x52>
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8001ea8:	4b0f      	ldr	r3, [pc, #60]	; (8001ee8 <prvProcessTimerOrBlockTask+0x94>)
 8001eaa:	6818      	ldr	r0, [r3, #0]
 8001eac:	687a      	ldr	r2, [r7, #4]
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	1ad3      	subs	r3, r2, r3
 8001eb2:	683a      	ldr	r2, [r7, #0]
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	f7ff f855 	bl	8000f64 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8001eba:	f7ff fa47 	bl	800134c <xTaskResumeAll>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d10a      	bne.n	8001eda <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8001ec4:	4b09      	ldr	r3, [pc, #36]	; (8001eec <prvProcessTimerOrBlockTask+0x98>)
 8001ec6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001eca:	601a      	str	r2, [r3, #0]
 8001ecc:	f3bf 8f4f 	dsb	sy
 8001ed0:	f3bf 8f6f 	isb	sy
}
 8001ed4:	e001      	b.n	8001eda <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8001ed6:	f7ff fa39 	bl	800134c <xTaskResumeAll>
}
 8001eda:	bf00      	nop
 8001edc:	3710      	adds	r7, #16
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	200001e8 	.word	0x200001e8
 8001ee8:	200001ec 	.word	0x200001ec
 8001eec:	e000ed04 	.word	0xe000ed04

08001ef0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b085      	sub	sp, #20
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8001ef8:	4b0d      	ldr	r3, [pc, #52]	; (8001f30 <prvGetNextExpireTime+0x40>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d101      	bne.n	8001f06 <prvGetNextExpireTime+0x16>
 8001f02:	2201      	movs	r2, #1
 8001f04:	e000      	b.n	8001f08 <prvGetNextExpireTime+0x18>
 8001f06:	2200      	movs	r2, #0
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d105      	bne.n	8001f20 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8001f14:	4b06      	ldr	r3, [pc, #24]	; (8001f30 <prvGetNextExpireTime+0x40>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	68db      	ldr	r3, [r3, #12]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	60fb      	str	r3, [r7, #12]
 8001f1e:	e001      	b.n	8001f24 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8001f20:	2300      	movs	r3, #0
 8001f22:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8001f24:	68fb      	ldr	r3, [r7, #12]
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3714      	adds	r7, #20
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bc80      	pop	{r7}
 8001f2e:	4770      	bx	lr
 8001f30:	200001e4 	.word	0x200001e4

08001f34 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b084      	sub	sp, #16
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8001f3c:	f7ff faa2 	bl	8001484 <xTaskGetTickCount>
 8001f40:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8001f42:	4b0b      	ldr	r3, [pc, #44]	; (8001f70 <prvSampleTimeNow+0x3c>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	68fa      	ldr	r2, [r7, #12]
 8001f48:	429a      	cmp	r2, r3
 8001f4a:	d205      	bcs.n	8001f58 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8001f4c:	f000 f918 	bl	8002180 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2201      	movs	r2, #1
 8001f54:	601a      	str	r2, [r3, #0]
 8001f56:	e002      	b.n	8001f5e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8001f5e:	4a04      	ldr	r2, [pc, #16]	; (8001f70 <prvSampleTimeNow+0x3c>)
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8001f64:	68fb      	ldr	r3, [r7, #12]
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3710      	adds	r7, #16
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	200001f4 	.word	0x200001f4

08001f74 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b086      	sub	sp, #24
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	60f8      	str	r0, [r7, #12]
 8001f7c:	60b9      	str	r1, [r7, #8]
 8001f7e:	607a      	str	r2, [r7, #4]
 8001f80:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8001f82:	2300      	movs	r3, #0
 8001f84:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	68ba      	ldr	r2, [r7, #8]
 8001f8a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	68fa      	ldr	r2, [r7, #12]
 8001f90:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8001f92:	68ba      	ldr	r2, [r7, #8]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d812      	bhi.n	8001fc0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f9a:	687a      	ldr	r2, [r7, #4]
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	1ad2      	subs	r2, r2, r3
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	699b      	ldr	r3, [r3, #24]
 8001fa4:	429a      	cmp	r2, r3
 8001fa6:	d302      	bcc.n	8001fae <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	617b      	str	r3, [r7, #20]
 8001fac:	e01b      	b.n	8001fe6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8001fae:	4b10      	ldr	r3, [pc, #64]	; (8001ff0 <prvInsertTimerInActiveList+0x7c>)
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	3304      	adds	r3, #4
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	4610      	mov	r0, r2
 8001fba:	f7fe f917 	bl	80001ec <vListInsert>
 8001fbe:	e012      	b.n	8001fe6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8001fc0:	687a      	ldr	r2, [r7, #4]
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d206      	bcs.n	8001fd6 <prvInsertTimerInActiveList+0x62>
 8001fc8:	68ba      	ldr	r2, [r7, #8]
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d302      	bcc.n	8001fd6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	617b      	str	r3, [r7, #20]
 8001fd4:	e007      	b.n	8001fe6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8001fd6:	4b07      	ldr	r3, [pc, #28]	; (8001ff4 <prvInsertTimerInActiveList+0x80>)
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	3304      	adds	r3, #4
 8001fde:	4619      	mov	r1, r3
 8001fe0:	4610      	mov	r0, r2
 8001fe2:	f7fe f903 	bl	80001ec <vListInsert>
		}
	}

	return xProcessTimerNow;
 8001fe6:	697b      	ldr	r3, [r7, #20]
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	3718      	adds	r7, #24
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	200001e8 	.word	0x200001e8
 8001ff4:	200001e4 	.word	0x200001e4

08001ff8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b08c      	sub	sp, #48	; 0x30
 8001ffc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8001ffe:	e0ac      	b.n	800215a <prvProcessReceivedCommands+0x162>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	2b00      	cmp	r3, #0
 8002004:	f2c0 80a9 	blt.w	800215a <prvProcessReceivedCommands+0x162>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800200c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800200e:	695b      	ldr	r3, [r3, #20]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d004      	beq.n	800201e <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002016:	3304      	adds	r3, #4
 8002018:	4618      	mov	r0, r3
 800201a:	f7fe f91f 	bl	800025c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800201e:	1d3b      	adds	r3, r7, #4
 8002020:	4618      	mov	r0, r3
 8002022:	f7ff ff87 	bl	8001f34 <prvSampleTimeNow>
 8002026:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	2b09      	cmp	r3, #9
 800202c:	f200 8094 	bhi.w	8002158 <prvProcessReceivedCommands+0x160>
 8002030:	a201      	add	r2, pc, #4	; (adr r2, 8002038 <prvProcessReceivedCommands+0x40>)
 8002032:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002036:	bf00      	nop
 8002038:	08002061 	.word	0x08002061
 800203c:	08002061 	.word	0x08002061
 8002040:	08002061 	.word	0x08002061
 8002044:	080020d3 	.word	0x080020d3
 8002048:	080020e7 	.word	0x080020e7
 800204c:	0800212f 	.word	0x0800212f
 8002050:	08002061 	.word	0x08002061
 8002054:	08002061 	.word	0x08002061
 8002058:	080020d3 	.word	0x080020d3
 800205c:	080020e7 	.word	0x080020e7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002062:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002066:	f043 0301 	orr.w	r3, r3, #1
 800206a:	b2da      	uxtb	r2, r3
 800206c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800206e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8002072:	68fa      	ldr	r2, [r7, #12]
 8002074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002076:	699b      	ldr	r3, [r3, #24]
 8002078:	18d1      	adds	r1, r2, r3
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	6a3a      	ldr	r2, [r7, #32]
 800207e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002080:	f7ff ff78 	bl	8001f74 <prvInsertTimerInActiveList>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d067      	beq.n	800215a <prvProcessReceivedCommands+0x162>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800208a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800208c:	6a1b      	ldr	r3, [r3, #32]
 800208e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002090:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002094:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002098:	f003 0304 	and.w	r3, r3, #4
 800209c:	2b00      	cmp	r3, #0
 800209e:	d05c      	beq.n	800215a <prvProcessReceivedCommands+0x162>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80020a0:	68fa      	ldr	r2, [r7, #12]
 80020a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020a4:	699b      	ldr	r3, [r3, #24]
 80020a6:	441a      	add	r2, r3
 80020a8:	2300      	movs	r3, #0
 80020aa:	9300      	str	r3, [sp, #0]
 80020ac:	2300      	movs	r3, #0
 80020ae:	2100      	movs	r1, #0
 80020b0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80020b2:	f7ff fe25 	bl	8001d00 <xTimerGenericCommand>
 80020b6:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 80020b8:	69fb      	ldr	r3, [r7, #28]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d14d      	bne.n	800215a <prvProcessReceivedCommands+0x162>
 80020be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020c2:	f383 8811 	msr	BASEPRI, r3
 80020c6:	f3bf 8f6f 	isb	sy
 80020ca:	f3bf 8f4f 	dsb	sy
 80020ce:	61bb      	str	r3, [r7, #24]
 80020d0:	e7fe      	b.n	80020d0 <prvProcessReceivedCommands+0xd8>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80020d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020d4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80020d8:	f023 0301 	bic.w	r3, r3, #1
 80020dc:	b2da      	uxtb	r2, r3
 80020de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					break;
 80020e4:	e039      	b.n	800215a <prvProcessReceivedCommands+0x162>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80020e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020e8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80020ec:	f043 0301 	orr.w	r3, r3, #1
 80020f0:	b2da      	uxtb	r2, r3
 80020f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80020f8:	68fa      	ldr	r2, [r7, #12]
 80020fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020fc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80020fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002100:	699b      	ldr	r3, [r3, #24]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d109      	bne.n	800211a <prvProcessReceivedCommands+0x122>
 8002106:	f04f 0350 	mov.w	r3, #80	; 0x50
 800210a:	f383 8811 	msr	BASEPRI, r3
 800210e:	f3bf 8f6f 	isb	sy
 8002112:	f3bf 8f4f 	dsb	sy
 8002116:	617b      	str	r3, [r7, #20]
 8002118:	e7fe      	b.n	8002118 <prvProcessReceivedCommands+0x120>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800211a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800211c:	699a      	ldr	r2, [r3, #24]
 800211e:	6a3b      	ldr	r3, [r7, #32]
 8002120:	18d1      	adds	r1, r2, r3
 8002122:	6a3b      	ldr	r3, [r7, #32]
 8002124:	6a3a      	ldr	r2, [r7, #32]
 8002126:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002128:	f7ff ff24 	bl	8001f74 <prvInsertTimerInActiveList>
					break;
 800212c:	e015      	b.n	800215a <prvProcessReceivedCommands+0x162>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800212e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002130:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002134:	f003 0302 	and.w	r3, r3, #2
 8002138:	2b00      	cmp	r3, #0
 800213a:	d103      	bne.n	8002144 <prvProcessReceivedCommands+0x14c>
						{
							vPortFree( pxTimer );
 800213c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800213e:	f7fe faa3 	bl	8000688 <vPortFree>
 8002142:	e00a      	b.n	800215a <prvProcessReceivedCommands+0x162>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002146:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800214a:	f023 0301 	bic.w	r3, r3, #1
 800214e:	b2da      	uxtb	r2, r3
 8002150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002152:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8002156:	e000      	b.n	800215a <prvProcessReceivedCommands+0x162>

				default	:
					/* Don't expect to get here. */
					break;
 8002158:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800215a:	4b08      	ldr	r3, [pc, #32]	; (800217c <prvProcessReceivedCommands+0x184>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f107 0108 	add.w	r1, r7, #8
 8002162:	2200      	movs	r2, #0
 8002164:	4618      	mov	r0, r3
 8002166:	f7fe fcef 	bl	8000b48 <xQueueReceive>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	f47f af47 	bne.w	8002000 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8002172:	bf00      	nop
 8002174:	3728      	adds	r7, #40	; 0x28
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	200001ec 	.word	0x200001ec

08002180 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b088      	sub	sp, #32
 8002184:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002186:	e047      	b.n	8002218 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002188:	4b2d      	ldr	r3, [pc, #180]	; (8002240 <prvSwitchTimerLists+0xc0>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	68db      	ldr	r3, [r3, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002192:	4b2b      	ldr	r3, [pc, #172]	; (8002240 <prvSwitchTimerLists+0xc0>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	68db      	ldr	r3, [r3, #12]
 8002198:	68db      	ldr	r3, [r3, #12]
 800219a:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	3304      	adds	r3, #4
 80021a0:	4618      	mov	r0, r3
 80021a2:	f7fe f85b 	bl	800025c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	6a1b      	ldr	r3, [r3, #32]
 80021aa:	6938      	ldr	r0, [r7, #16]
 80021ac:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80021b4:	f003 0304 	and.w	r3, r3, #4
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d02d      	beq.n	8002218 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	699a      	ldr	r2, [r3, #24]
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	4413      	add	r3, r2
 80021c4:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 80021c6:	68fa      	ldr	r2, [r7, #12]
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d90e      	bls.n	80021ec <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	68fa      	ldr	r2, [r7, #12]
 80021d2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	693a      	ldr	r2, [r7, #16]
 80021d8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80021da:	4b19      	ldr	r3, [pc, #100]	; (8002240 <prvSwitchTimerLists+0xc0>)
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	693b      	ldr	r3, [r7, #16]
 80021e0:	3304      	adds	r3, #4
 80021e2:	4619      	mov	r1, r3
 80021e4:	4610      	mov	r0, r2
 80021e6:	f7fe f801 	bl	80001ec <vListInsert>
 80021ea:	e015      	b.n	8002218 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80021ec:	2300      	movs	r3, #0
 80021ee:	9300      	str	r3, [sp, #0]
 80021f0:	2300      	movs	r3, #0
 80021f2:	697a      	ldr	r2, [r7, #20]
 80021f4:	2100      	movs	r1, #0
 80021f6:	6938      	ldr	r0, [r7, #16]
 80021f8:	f7ff fd82 	bl	8001d00 <xTimerGenericCommand>
 80021fc:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d109      	bne.n	8002218 <prvSwitchTimerLists+0x98>
 8002204:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002208:	f383 8811 	msr	BASEPRI, r3
 800220c:	f3bf 8f6f 	isb	sy
 8002210:	f3bf 8f4f 	dsb	sy
 8002214:	603b      	str	r3, [r7, #0]
 8002216:	e7fe      	b.n	8002216 <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002218:	4b09      	ldr	r3, [pc, #36]	; (8002240 <prvSwitchTimerLists+0xc0>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d1b2      	bne.n	8002188 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8002222:	4b07      	ldr	r3, [pc, #28]	; (8002240 <prvSwitchTimerLists+0xc0>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 8002228:	4b06      	ldr	r3, [pc, #24]	; (8002244 <prvSwitchTimerLists+0xc4>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a04      	ldr	r2, [pc, #16]	; (8002240 <prvSwitchTimerLists+0xc0>)
 800222e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8002230:	4a04      	ldr	r2, [pc, #16]	; (8002244 <prvSwitchTimerLists+0xc4>)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6013      	str	r3, [r2, #0]
}
 8002236:	bf00      	nop
 8002238:	3718      	adds	r7, #24
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	200001e4 	.word	0x200001e4
 8002244:	200001e8 	.word	0x200001e8

08002248 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800224c:	f7fe f91c 	bl	8000488 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8002250:	4b0d      	ldr	r3, [pc, #52]	; (8002288 <prvCheckForValidListAndQueue+0x40>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d113      	bne.n	8002280 <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
 8002258:	480c      	ldr	r0, [pc, #48]	; (800228c <prvCheckForValidListAndQueue+0x44>)
 800225a:	f7fd ff79 	bl	8000150 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800225e:	480c      	ldr	r0, [pc, #48]	; (8002290 <prvCheckForValidListAndQueue+0x48>)
 8002260:	f7fd ff76 	bl	8000150 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8002264:	4b0b      	ldr	r3, [pc, #44]	; (8002294 <prvCheckForValidListAndQueue+0x4c>)
 8002266:	4a09      	ldr	r2, [pc, #36]	; (800228c <prvCheckForValidListAndQueue+0x44>)
 8002268:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800226a:	4b0b      	ldr	r3, [pc, #44]	; (8002298 <prvCheckForValidListAndQueue+0x50>)
 800226c:	4a08      	ldr	r2, [pc, #32]	; (8002290 <prvCheckForValidListAndQueue+0x48>)
 800226e:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8002270:	2200      	movs	r2, #0
 8002272:	210c      	movs	r1, #12
 8002274:	2005      	movs	r0, #5
 8002276:	f7fe fa81 	bl	800077c <xQueueGenericCreate>
 800227a:	4602      	mov	r2, r0
 800227c:	4b02      	ldr	r3, [pc, #8]	; (8002288 <prvCheckForValidListAndQueue+0x40>)
 800227e:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002280:	f7fe f930 	bl	80004e4 <vPortExitCritical>
}
 8002284:	bf00      	nop
 8002286:	bd80      	pop	{r7, pc}
 8002288:	200001ec 	.word	0x200001ec
 800228c:	200001bc 	.word	0x200001bc
 8002290:	200001d0 	.word	0x200001d0
 8002294:	200001e4 	.word	0x200001e4
 8002298:	200001e8 	.word	0x200001e8

0800229c <_Z10ARadioTaskPv>:
 *
 *
 * */

void ARadioTask (void* pvParameters)
{
 800229c:	b590      	push	{r4, r7, lr}
 800229e:	b087      	sub	sp, #28
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
	xTaskParam * xPort=(xTaskParam *) pvParameters;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	617b      	str	r3, [r7, #20]
	cc11xx_class *cc1101= new cc11xx_class(xPort, 46, rfSettings);
 80022a8:	2038      	movs	r0, #56	; 0x38
 80022aa:	f001 f911 	bl	80034d0 <_Znwj>
 80022ae:	4603      	mov	r3, r0
 80022b0:	461c      	mov	r4, r3
 80022b2:	4b1b      	ldr	r3, [pc, #108]	; (8002320 <_Z10ARadioTaskPv+0x84>)
 80022b4:	222e      	movs	r2, #46	; 0x2e
 80022b6:	6979      	ldr	r1, [r7, #20]
 80022b8:	4620      	mov	r0, r4
 80022ba:	f000 f87f 	bl	80023bc <_ZN12cc11xx_classC1EP10xTaskParamhPh>
 80022be:	613c      	str	r4, [r7, #16]
#ifdef DEBUG
    RCC->APB2ENR|= RCC_APB2ENR_IOPCEN;
 80022c0:	4a18      	ldr	r2, [pc, #96]	; (8002324 <_Z10ARadioTaskPv+0x88>)
 80022c2:	4b18      	ldr	r3, [pc, #96]	; (8002324 <_Z10ARadioTaskPv+0x88>)
 80022c4:	699b      	ldr	r3, [r3, #24]
 80022c6:	f043 0310 	orr.w	r3, r3, #16
 80022ca:	6193      	str	r3, [r2, #24]
    GPIOC->CRH|=0x2<<20;
 80022cc:	4a16      	ldr	r2, [pc, #88]	; (8002328 <_Z10ARadioTaskPv+0x8c>)
 80022ce:	4b16      	ldr	r3, [pc, #88]	; (8002328 <_Z10ARadioTaskPv+0x8c>)
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80022d6:	6053      	str	r3, [r2, #4]
    uint32_t* pt=(uint32_t*)(PERIPH_BB_BASE + ((GPIOC_BASE-PERIPH_BASE+0x0C)  * 32) + (13 * 4));
 80022d8:	4b14      	ldr	r3, [pc, #80]	; (800232c <_Z10ARadioTaskPv+0x90>)
 80022da:	60fb      	str	r3, [r7, #12]
#endif
	//base task loop
    cc1101->sendSTB(SCAL);
 80022dc:	2133      	movs	r1, #51	; 0x33
 80022de:	6938      	ldr	r0, [r7, #16]
 80022e0:	f000 fd5f 	bl	8002da2 <_ZN12cc11xx_class7sendSTBEh>
    cc1101->sendSTB(SRX);
 80022e4:	2134      	movs	r1, #52	; 0x34
 80022e6:	6938      	ldr	r0, [r7, #16]
 80022e8:	f000 fd5b 	bl	8002da2 <_ZN12cc11xx_class7sendSTBEh>
	for (;;)
	{
		cc1101->chekStatus();
 80022ec:	6938      	ldr	r0, [r7, #16]
 80022ee:	f000 fb69 	bl	80029c4 <_ZN12cc11xx_class10chekStatusEv>
		//USART1->DR=cc1101->readByte(0x00);
#ifdef DEBUG
		if (*pt==0)
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d103      	bne.n	8002302 <_Z10ARadioTaskPv+0x66>
			*pt=1;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	2201      	movs	r2, #1
 80022fe:	601a      	str	r2, [r3, #0]
 8002300:	e002      	b.n	8002308 <_Z10ARadioTaskPv+0x6c>
		else *pt=0;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2200      	movs	r2, #0
 8002306:	601a      	str	r2, [r3, #0]
		vTaskDelay(1500 / portTICK_PERIOD_MS);
 8002308:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800230c:	f7fe ff90 	bl	8001230 <vTaskDelay>
#endif

		cc1101->rxEventHook();
 8002310:	6938      	ldr	r0, [r7, #16]
 8002312:	f000 fdb5 	bl	8002e80 <_ZN12cc11xx_class11rxEventHookEv>
		cc1101->txEventHook();
 8002316:	6938      	ldr	r0, [r7, #16]
 8002318:	f000 fdcd 	bl	8002eb6 <_ZN12cc11xx_class11txEventHookEv>
		cc1101->chekStatus();
 800231c:	e7e6      	b.n	80022ec <_Z10ARadioTaskPv+0x50>
 800231e:	bf00      	nop
 8002320:	20000004 	.word	0x20000004
 8002324:	40021000 	.word	0x40021000
 8002328:	40011000 	.word	0x40011000
 800232c:	422201b4 	.word	0x422201b4

08002330 <_Z11ARadioTaskSPv>:
	};
}

void ARadioTaskS (void* pvParameters)
{
 8002330:	b590      	push	{r4, r7, lr}
 8002332:	b087      	sub	sp, #28
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
	xTaskParam * xPort=(xTaskParam *) pvParameters;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	617b      	str	r3, [r7, #20]
	cc11xx_class *cc1101= new cc11xx_class(xPort, 46, rfSettings);
 800233c:	2038      	movs	r0, #56	; 0x38
 800233e:	f001 f8c7 	bl	80034d0 <_Znwj>
 8002342:	4603      	mov	r3, r0
 8002344:	461c      	mov	r4, r3
 8002346:	4b12      	ldr	r3, [pc, #72]	; (8002390 <_Z11ARadioTaskSPv+0x60>)
 8002348:	222e      	movs	r2, #46	; 0x2e
 800234a:	6979      	ldr	r1, [r7, #20]
 800234c:	4620      	mov	r0, r4
 800234e:	f000 f835 	bl	80023bc <_ZN12cc11xx_classC1EP10xTaskParamhPh>
 8002352:	613c      	str	r4, [r7, #16]
#ifdef DEBUG
    RCC->APB2ENR|= RCC_APB2ENR_IOPCEN;
 8002354:	4a0f      	ldr	r2, [pc, #60]	; (8002394 <_Z11ARadioTaskSPv+0x64>)
 8002356:	4b0f      	ldr	r3, [pc, #60]	; (8002394 <_Z11ARadioTaskSPv+0x64>)
 8002358:	699b      	ldr	r3, [r3, #24]
 800235a:	f043 0310 	orr.w	r3, r3, #16
 800235e:	6193      	str	r3, [r2, #24]
    GPIOC->CRH|=0x2<<20;
 8002360:	4a0d      	ldr	r2, [pc, #52]	; (8002398 <_Z11ARadioTaskSPv+0x68>)
 8002362:	4b0d      	ldr	r3, [pc, #52]	; (8002398 <_Z11ARadioTaskSPv+0x68>)
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800236a:	6053      	str	r3, [r2, #4]
    uint32_t* pt=(uint32_t*)(PERIPH_BB_BASE + ((GPIOC_BASE-PERIPH_BASE+0x0C)  * 32) + (13 * 4));
 800236c:	4b0b      	ldr	r3, [pc, #44]	; (800239c <_Z11ARadioTaskSPv+0x6c>)
 800236e:	60fb      	str	r3, [r7, #12]
#endif
	//base task loop
    //USART1->DR=0x30;
    cc1101->sendSTB(SCAL);
 8002370:	2133      	movs	r1, #51	; 0x33
 8002372:	6938      	ldr	r0, [r7, #16]
 8002374:	f000 fd15 	bl	8002da2 <_ZN12cc11xx_class7sendSTBEh>
    //while (cc1101->cStatus)
	for (;;)
	{
		cc1101->chekStatus();
 8002378:	6938      	ldr	r0, [r7, #16]
 800237a:	f000 fb23 	bl	80029c4 <_ZN12cc11xx_class10chekStatusEv>
		//cc1101->rxEventHook();
		//USART1->DR=cc1101->readByte(0x11);
		cc1101->txEventHook();
 800237e:	6938      	ldr	r0, [r7, #16]
 8002380:	f000 fd99 	bl	8002eb6 <_ZN12cc11xx_class11txEventHookEv>
		vTaskDelay(1500 / portTICK_PERIOD_MS);
 8002384:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8002388:	f7fe ff52 	bl	8001230 <vTaskDelay>
		cc1101->chekStatus();
 800238c:	e7f4      	b.n	8002378 <_Z11ARadioTaskSPv+0x48>
 800238e:	bf00      	nop
 8002390:	20000004 	.word	0x20000004
 8002394:	40021000 	.word	0x40021000
 8002398:	40011000 	.word	0x40011000
 800239c:	422201b4 	.word	0x422201b4

080023a0 <_ZN4packC1Ev>:

void ARadioTask (void* pvParameters);
void ARadioTaskS (void* pvParameters);

// Rf settings for CC1101
 struct pack
 80023a0:	b480      	push	{r7}
 80023a2:	b083      	sub	sp, #12
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	220a      	movs	r2, #10
 80023ac:	701a      	strb	r2, [r3, #0]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	4618      	mov	r0, r3
 80023b2:	370c      	adds	r7, #12
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bc80      	pop	{r7}
 80023b8:	4770      	bx	lr
	...

080023bc <_ZN12cc11xx_classC1EP10xTaskParamhPh>:

#include "CC1101.h"



cc11xx_class::cc11xx_class(xTaskParam * pPortParam, uint8_t set_len, uint8_t *rfSettings) // class constructor
 80023bc:	b590      	push	{r4, r7, lr}
 80023be:	b085      	sub	sp, #20
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	60f8      	str	r0, [r7, #12]
 80023c4:	60b9      	str	r1, [r7, #8]
 80023c6:	603b      	str	r3, [r7, #0]
 80023c8:	4613      	mov	r3, r2
 80023ca:	71fb      	strb	r3, [r7, #7]
};

  class cc11xx_class
  {
  private:
	  pack *rxp= new pack;
 80023cc:	200d      	movs	r0, #13
 80023ce:	f001 f87f 	bl	80034d0 <_Znwj>
 80023d2:	4603      	mov	r3, r0
 80023d4:	461c      	mov	r4, r3
 80023d6:	4620      	mov	r0, r4
 80023d8:	f7ff ffe2 	bl	80023a0 <_ZN4packC1Ev>
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	601c      	str	r4, [r3, #0]
	  pack *txp= new pack;
 80023e0:	200d      	movs	r0, #13
 80023e2:	f001 f875 	bl	80034d0 <_Znwj>
 80023e6:	4603      	mov	r3, r0
 80023e8:	461c      	mov	r4, r3
 80023ea:	4620      	mov	r0, r4
 80023ec:	f7ff ffd8 	bl	80023a0 <_ZN4packC1Ev>
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	605c      	str	r4, [r3, #4]
	  cc1101Status* cStatus= new cc1101Status;
 80023f4:	2004      	movs	r0, #4
 80023f6:	f001 f86b 	bl	80034d0 <_Znwj>
 80023fa:	4603      	mov	r3, r0
 80023fc:	461a      	mov	r2, r3
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	609a      	str	r2, [r3, #8]
{
	SP=(SPI_TypeDef*)pPortParam->pTaskSerial;
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	461a      	mov	r2, r3
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	60da      	str	r2, [r3, #12]
	xPortHW= pPortParam->xTaskPortH;
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	791a      	ldrb	r2, [r3, #4]
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	pRX=pPortParam->xCommRX;
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	691a      	ldr	r2, [r3, #16]
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	62da      	str	r2, [r3, #44]	; 0x2c
	pTX=pPortParam->xCommTX;
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	695a      	ldr	r2, [r3, #20]
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	631a      	str	r2, [r3, #48]	; 0x30
	pErr=pPortParam->xErr;
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	699a      	ldr	r2, [r3, #24]
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	635a      	str	r2, [r3, #52]	; 0x34
	this->rxEvent=pPortParam->pRxEvent;
 800242e:	68bb      	ldr	r3, [r7, #8]
 8002430:	689a      	ldr	r2, [r3, #8]
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	61da      	str	r2, [r3, #28]
	this->txcEvent=pPortParam->pTxcEvent;
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	68da      	ldr	r2, [r3, #12]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	621a      	str	r2, [r3, #32]
	switch  (xPortHW)
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002444:	2b00      	cmp	r3, #0
 8002446:	d002      	beq.n	800244e <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x92>
 8002448:	2b01      	cmp	r3, #1
 800244a:	d03e      	beq.n	80024ca <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x10e>
 800244c:	e07e      	b.n	800254c <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x190>
	{
		case PORT_NORMAL:
		{
			if (SP == (SPI_TypeDef*)SPI1_BASE)
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	4a86      	ldr	r2, [pc, #536]	; (800266c <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2b0>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d117      	bne.n	8002488 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0xcc>
			{
				RCC->APB2ENR|=RCC_APB2ENR_SPI1EN | RCC_APB2ENR_IOPAEN;
 8002458:	4a85      	ldr	r2, [pc, #532]	; (8002670 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2b4>)
 800245a:	4b85      	ldr	r3, [pc, #532]	; (8002670 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2b4>)
 800245c:	699b      	ldr	r3, [r3, #24]
 800245e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002462:	f043 0304 	orr.w	r3, r3, #4
 8002466:	6193      	str	r3, [r2, #24]
				GPIOA->CRL=(1<<16)|(0x9<<20)|(0x4<<24)|(0x9<<28);// set GPIO
 8002468:	4b82      	ldr	r3, [pc, #520]	; (8002674 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2b8>)
 800246a:	4a83      	ldr	r2, [pc, #524]	; (8002678 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2bc>)
 800246c:	601a      	str	r2, [r3, #0]
				NSS_get=	(uint32_t*)(PERIPH_BB_BASE + ((GPIOA_BASE-PERIPH_BASE+0x08)  * 32) + (4 * 4));//bit bang address
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	4a82      	ldr	r2, [pc, #520]	; (800267c <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2c0>)
 8002472:	615a      	str	r2, [r3, #20]
				NSS_set=	(uint32_t*)(PERIPH_BB_BASE + ((GPIOA_BASE-PERIPH_BASE+0x10)  * 32) + (4 * 4));
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	4a82      	ldr	r2, [pc, #520]	; (8002680 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2c4>)
 8002478:	611a      	str	r2, [r3, #16]
				NSS_reset=	(uint32_t*)(PERIPH_BB_BASE + ((GPIOA_BASE-PERIPH_BASE+0x14)  * 32) + (4 * 4));
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	4a81      	ldr	r2, [pc, #516]	; (8002684 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2c8>)
 800247e:	619a      	str	r2, [r3, #24]
				MISO_lv=	(uint32_t*)(PERIPH_BB_BASE + ((GPIOA_BASE-PERIPH_BASE+0x08)  * 32) + (6 * 4));
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	4a81      	ldr	r2, [pc, #516]	; (8002688 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2cc>)
 8002484:	625a      	str	r2, [r3, #36]	; 0x24
			} else
			{
				// Return task init error here!!!!!!!!!!!!!!!
			};

			break;
 8002486:	e05e      	b.n	8002546 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x18a>
			} else if (SP == (SPI_TypeDef*)SPI2_BASE)
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	68db      	ldr	r3, [r3, #12]
 800248c:	4a7f      	ldr	r2, [pc, #508]	; (800268c <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2d0>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d159      	bne.n	8002546 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x18a>
				RCC->APB2ENR|= RCC_APB2ENR_IOPBEN;
 8002492:	4a77      	ldr	r2, [pc, #476]	; (8002670 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2b4>)
 8002494:	4b76      	ldr	r3, [pc, #472]	; (8002670 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2b4>)
 8002496:	699b      	ldr	r3, [r3, #24]
 8002498:	f043 0308 	orr.w	r3, r3, #8
 800249c:	6193      	str	r3, [r2, #24]
				RCC->APB1ENR|= RCC_APB1ENR_SPI2EN;
 800249e:	4a74      	ldr	r2, [pc, #464]	; (8002670 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2b4>)
 80024a0:	4b73      	ldr	r3, [pc, #460]	; (8002670 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2b4>)
 80024a2:	69db      	ldr	r3, [r3, #28]
 80024a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024a8:	61d3      	str	r3, [r2, #28]
				GPIOB->CRH=(1<<16)|(0x9<<20)|(0x4<<24)|(0x9<<28);		// set GPIO
 80024aa:	4b79      	ldr	r3, [pc, #484]	; (8002690 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2d4>)
 80024ac:	4a72      	ldr	r2, [pc, #456]	; (8002678 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2bc>)
 80024ae:	605a      	str	r2, [r3, #4]
				NSS_get=	(uint32_t*)(PERIPH_BB_BASE + ((GPIOB_BASE-PERIPH_BASE+0x08)  * 32) + (12 * 4));//bit bang address
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	4a78      	ldr	r2, [pc, #480]	; (8002694 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2d8>)
 80024b4:	615a      	str	r2, [r3, #20]
				NSS_set=	(uint32_t*)(PERIPH_BB_BASE + ((GPIOB_BASE-PERIPH_BASE+0x10)  * 32) + (12 * 4));
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	4a77      	ldr	r2, [pc, #476]	; (8002698 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2dc>)
 80024ba:	611a      	str	r2, [r3, #16]
				NSS_reset=	(uint32_t*)(PERIPH_BB_BASE + ((GPIOB_BASE-PERIPH_BASE+0x14)  * 32) + (12 * 4));
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	4a77      	ldr	r2, [pc, #476]	; (800269c <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2e0>)
 80024c0:	619a      	str	r2, [r3, #24]
				MISO_lv=	(uint32_t*)(PERIPH_BB_BASE + ((GPIOB_BASE-PERIPH_BASE+0x08)  * 32) + (14 * 4));
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	4a76      	ldr	r2, [pc, #472]	; (80026a0 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2e4>)
 80024c6:	625a      	str	r2, [r3, #36]	; 0x24
			break;
 80024c8:	e03d      	b.n	8002546 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x18a>
		}
		case PORT_REMAP :
		{
			if (SP == (SPI_TypeDef*)SPI1_BASE)
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	4a67      	ldr	r2, [pc, #412]	; (800266c <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2b0>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d117      	bne.n	8002504 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x148>
			{
				RCC->APB2ENR|=RCC_APB2ENR_SPI1EN | RCC_APB2ENR_IOPAEN;
 80024d4:	4a66      	ldr	r2, [pc, #408]	; (8002670 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2b4>)
 80024d6:	4b66      	ldr	r3, [pc, #408]	; (8002670 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2b4>)
 80024d8:	699b      	ldr	r3, [r3, #24]
 80024da:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80024de:	f043 0304 	orr.w	r3, r3, #4
 80024e2:	6193      	str	r3, [r2, #24]
				GPIOA->CRL=(1<<16)|(0x9<<20)|(0x4<<24)|(0x9<<28);// set GPIO
 80024e4:	4b63      	ldr	r3, [pc, #396]	; (8002674 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2b8>)
 80024e6:	4a64      	ldr	r2, [pc, #400]	; (8002678 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2bc>)
 80024e8:	601a      	str	r2, [r3, #0]
				NSS_get=	0;//bit bang address
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	2200      	movs	r2, #0
 80024ee:	615a      	str	r2, [r3, #20]
				NSS_set=	0;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	2200      	movs	r2, #0
 80024f4:	611a      	str	r2, [r3, #16]
				NSS_reset=	0;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2200      	movs	r2, #0
 80024fa:	619a      	str	r2, [r3, #24]
				MISO_lv=	0;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2200      	movs	r2, #0
 8002500:	625a      	str	r2, [r3, #36]	; 0x24
				MISO_lv=0;
			} else
			{
						// Return task init error here!!!!!!!!!!!!!!!
			};
			break;
 8002502:	e022      	b.n	800254a <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x18e>
			} else if (SP == (SPI_TypeDef*)SPI2_BASE)
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	4a60      	ldr	r2, [pc, #384]	; (800268c <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2d0>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d11d      	bne.n	800254a <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x18e>
				RCC->APB2ENR|= RCC_APB2ENR_IOPBEN;
 800250e:	4a58      	ldr	r2, [pc, #352]	; (8002670 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2b4>)
 8002510:	4b57      	ldr	r3, [pc, #348]	; (8002670 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2b4>)
 8002512:	699b      	ldr	r3, [r3, #24]
 8002514:	f043 0308 	orr.w	r3, r3, #8
 8002518:	6193      	str	r3, [r2, #24]
				RCC->APB1ENR|= RCC_APB1ENR_SPI2EN;
 800251a:	4a55      	ldr	r2, [pc, #340]	; (8002670 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2b4>)
 800251c:	4b54      	ldr	r3, [pc, #336]	; (8002670 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2b4>)
 800251e:	69db      	ldr	r3, [r3, #28]
 8002520:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002524:	61d3      	str	r3, [r2, #28]
				GPIOB->CRH=(1<<16)|(0x9<<20)|(0x4<<24)|(0x9<<28);// set GPIO
 8002526:	4b5a      	ldr	r3, [pc, #360]	; (8002690 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2d4>)
 8002528:	4a53      	ldr	r2, [pc, #332]	; (8002678 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x2bc>)
 800252a:	605a      	str	r2, [r3, #4]
				NSS_get=0;//bit bang address
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2200      	movs	r2, #0
 8002530:	615a      	str	r2, [r3, #20]
				NSS_set=0;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2200      	movs	r2, #0
 8002536:	611a      	str	r2, [r3, #16]
				NSS_reset=0;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2200      	movs	r2, #0
 800253c:	619a      	str	r2, [r3, #24]
				MISO_lv=0;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	2200      	movs	r2, #0
 8002542:	625a      	str	r2, [r3, #36]	; 0x24
			break;
 8002544:	e001      	b.n	800254a <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x18e>
			break;
 8002546:	bf00      	nop
 8002548:	e000      	b.n	800254c <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x190>
			break;
 800254a:	bf00      	nop
		}
	};
	SP->CR1=0;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	2200      	movs	r2, #0
 8002552:	801a      	strh	r2, [r3, #0]
	SP->CR1=(0x6<<3);
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	68db      	ldr	r3, [r3, #12]
 8002558:	2230      	movs	r2, #48	; 0x30
 800255a:	801a      	strh	r2, [r3, #0]
	SP->CR1|=SPI_CR1_SSM|SPI_CR1_SSI;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	68db      	ldr	r3, [r3, #12]
 8002560:	68fa      	ldr	r2, [r7, #12]
 8002562:	68d2      	ldr	r2, [r2, #12]
 8002564:	8812      	ldrh	r2, [r2, #0]
 8002566:	b292      	uxth	r2, r2
 8002568:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800256c:	b292      	uxth	r2, r2
 800256e:	801a      	strh	r2, [r3, #0]
	// clock div 128(56M/128), SPI is a master mode
	if ((SP->SR&SPI_SR_MODF));
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	891b      	ldrh	r3, [r3, #8]
 8002576:	b29b      	uxth	r3, r3
 8002578:	f003 0320 	and.w	r3, r3, #32
 800257c:	2b00      	cmp	r3, #0
	SP->CR1|=SPI_CR1_MSTR;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	68db      	ldr	r3, [r3, #12]
 8002582:	68fa      	ldr	r2, [r7, #12]
 8002584:	68d2      	ldr	r2, [r2, #12]
 8002586:	8812      	ldrh	r2, [r2, #0]
 8002588:	b292      	uxth	r2, r2
 800258a:	f042 0204 	orr.w	r2, r2, #4
 800258e:	b292      	uxth	r2, r2
 8002590:	801a      	strh	r2, [r3, #0]
	SP->CR1|=SPI_CR1_SPE;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	68db      	ldr	r3, [r3, #12]
 8002596:	68fa      	ldr	r2, [r7, #12]
 8002598:	68d2      	ldr	r2, [r2, #12]
 800259a:	8812      	ldrh	r2, [r2, #0]
 800259c:	b292      	uxth	r2, r2
 800259e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80025a2:	b292      	uxth	r2, r2
 80025a4:	801a      	strh	r2, [r3, #0]
	selectChip();
 80025a6:	68f8      	ldr	r0, [r7, #12]
 80025a8:	f000 f87c 	bl	80026a4 <_ZN12cc11xx_class10selectChipEv>
	while (getMISO()==1); //check miso low state
 80025ac:	68f8      	ldr	r0, [r7, #12]
 80025ae:	f000 f899 	bl	80026e4 <_ZN12cc11xx_class7getMISOEv>
 80025b2:	4603      	mov	r3, r0
 80025b4:	2b01      	cmp	r3, #1
 80025b6:	bf0c      	ite	eq
 80025b8:	2301      	moveq	r3, #1
 80025ba:	2300      	movne	r3, #0
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d000      	beq.n	80025c4 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x208>
 80025c2:	e7f3      	b.n	80025ac <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x1f0>
	deselectChip();
 80025c4:	68f8      	ldr	r0, [r7, #12]
 80025c6:	f000 f87d 	bl	80026c4 <_ZN12cc11xx_class12deselectChipEv>
	selectChip();
 80025ca:	68f8      	ldr	r0, [r7, #12]
 80025cc:	f000 f86a 	bl	80026a4 <_ZN12cc11xx_class10selectChipEv>
	while (getMISO()==1);
 80025d0:	68f8      	ldr	r0, [r7, #12]
 80025d2:	f000 f887 	bl	80026e4 <_ZN12cc11xx_class7getMISOEv>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b01      	cmp	r3, #1
 80025da:	bf0c      	ite	eq
 80025dc:	2301      	moveq	r3, #1
 80025de:	2300      	movne	r3, #0
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d000      	beq.n	80025e8 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x22c>
 80025e6:	e7f3      	b.n	80025d0 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x214>
	deselectChip();
 80025e8:	68f8      	ldr	r0, [r7, #12]
 80025ea:	f000 f86b 	bl	80026c4 <_ZN12cc11xx_class12deselectChipEv>
	sendSTB(SRES);// reset chip
 80025ee:	2130      	movs	r1, #48	; 0x30
 80025f0:	68f8      	ldr	r0, [r7, #12]
 80025f2:	f000 fbd6 	bl	8002da2 <_ZN12cc11xx_class7sendSTBEh>
	deselectChip();
 80025f6:	68f8      	ldr	r0, [r7, #12]
 80025f8:	f000 f864 	bl	80026c4 <_ZN12cc11xx_class12deselectChipEv>
	vTaskDelay(10 / portTICK_PERIOD_MS);
 80025fc:	200a      	movs	r0, #10
 80025fe:	f7fe fe17 	bl	8001230 <vTaskDelay>
	selectChip();
 8002602:	68f8      	ldr	r0, [r7, #12]
 8002604:	f000 f84e 	bl	80026a4 <_ZN12cc11xx_class10selectChipEv>
	while (getMISO()==1); //check miso low state
 8002608:	68f8      	ldr	r0, [r7, #12]
 800260a:	f000 f86b 	bl	80026e4 <_ZN12cc11xx_class7getMISOEv>
 800260e:	4603      	mov	r3, r0
 8002610:	2b01      	cmp	r3, #1
 8002612:	bf0c      	ite	eq
 8002614:	2301      	moveq	r3, #1
 8002616:	2300      	movne	r3, #0
 8002618:	b2db      	uxtb	r3, r3
 800261a:	2b00      	cmp	r3, #0
 800261c:	d000      	beq.n	8002620 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x264>
 800261e:	e7f3      	b.n	8002608 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x24c>
	deselectChip();
 8002620:	68f8      	ldr	r0, [r7, #12]
 8002622:	f000 f84f 	bl	80026c4 <_ZN12cc11xx_class12deselectChipEv>
	selectChip();
 8002626:	68f8      	ldr	r0, [r7, #12]
 8002628:	f000 f83c 	bl	80026a4 <_ZN12cc11xx_class10selectChipEv>
	while (getMISO()==1);
 800262c:	68f8      	ldr	r0, [r7, #12]
 800262e:	f000 f859 	bl	80026e4 <_ZN12cc11xx_class7getMISOEv>
 8002632:	4603      	mov	r3, r0
 8002634:	2b01      	cmp	r3, #1
 8002636:	bf0c      	ite	eq
 8002638:	2301      	moveq	r3, #1
 800263a:	2300      	movne	r3, #0
 800263c:	b2db      	uxtb	r3, r3
 800263e:	2b00      	cmp	r3, #0
 8002640:	d000      	beq.n	8002644 <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x288>
 8002642:	e7f3      	b.n	800262c <_ZN12cc11xx_classC1EP10xTaskParamhPh+0x270>
	deselectChip();
 8002644:	68f8      	ldr	r0, [r7, #12]
 8002646:	f000 f83d 	bl	80026c4 <_ZN12cc11xx_class12deselectChipEv>
	this->sendBurst(0,set_len, rfSettings);
 800264a:	79fa      	ldrb	r2, [r7, #7]
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	2100      	movs	r1, #0
 8002650:	68f8      	ldr	r0, [r7, #12]
 8002652:	f000 f8fa 	bl	800284a <_ZN12cc11xx_class9sendBurstEhhPh>
	this->sendByte(PATAB, 0x50);
 8002656:	2250      	movs	r2, #80	; 0x50
 8002658:	213e      	movs	r1, #62	; 0x3e
 800265a:	68f8      	ldr	r0, [r7, #12]
 800265c:	f000 f84e 	bl	80026fc <_ZN12cc11xx_class8sendByteEhh>
}
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	4618      	mov	r0, r3
 8002664:	3714      	adds	r7, #20
 8002666:	46bd      	mov	sp, r7
 8002668:	bd90      	pop	{r4, r7, pc}
 800266a:	bf00      	nop
 800266c:	40013000 	.word	0x40013000
 8002670:	40021000 	.word	0x40021000
 8002674:	40010800 	.word	0x40010800
 8002678:	94910000 	.word	0x94910000
 800267c:	42210110 	.word	0x42210110
 8002680:	42210210 	.word	0x42210210
 8002684:	42210290 	.word	0x42210290
 8002688:	42210118 	.word	0x42210118
 800268c:	40003800 	.word	0x40003800
 8002690:	40010c00 	.word	0x40010c00
 8002694:	42218130 	.word	0x42218130
 8002698:	42218230 	.word	0x42218230
 800269c:	422182b0 	.word	0x422182b0
 80026a0:	42218138 	.word	0x42218138

080026a4 <_ZN12cc11xx_class10selectChipEv>:

btype_t cc11xx_class::selectChip()
{
 80026a4:	b480      	push	{r7}
 80026a6:	b083      	sub	sp, #12
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
	*NSS_reset=1;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	699b      	ldr	r3, [r3, #24]
 80026b0:	2201      	movs	r2, #1
 80026b2:	601a      	str	r2, [r3, #0]
	return *NSS_get;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	695b      	ldr	r3, [r3, #20]
 80026b8:	681b      	ldr	r3, [r3, #0]
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	370c      	adds	r7, #12
 80026be:	46bd      	mov	sp, r7
 80026c0:	bc80      	pop	{r7}
 80026c2:	4770      	bx	lr

080026c4 <_ZN12cc11xx_class12deselectChipEv>:

btype_t cc11xx_class::deselectChip()
{
 80026c4:	b480      	push	{r7}
 80026c6:	b083      	sub	sp, #12
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
	*NSS_set=1;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	691b      	ldr	r3, [r3, #16]
 80026d0:	2201      	movs	r2, #1
 80026d2:	601a      	str	r2, [r3, #0]
	return *NSS_get;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	695b      	ldr	r3, [r3, #20]
 80026d8:	681b      	ldr	r3, [r3, #0]
}
 80026da:	4618      	mov	r0, r3
 80026dc:	370c      	adds	r7, #12
 80026de:	46bd      	mov	sp, r7
 80026e0:	bc80      	pop	{r7}
 80026e2:	4770      	bx	lr

080026e4 <_ZN12cc11xx_class7getMISOEv>:

btype_t cc11xx_class::getMISO()
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]

	return *MISO_lv;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f0:	681b      	ldr	r3, [r3, #0]
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	370c      	adds	r7, #12
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bc80      	pop	{r7}
 80026fa:	4770      	bx	lr

080026fc <_ZN12cc11xx_class8sendByteEhh>:

btype_t cc11xx_class::sendByte (uint8_t address, uint8_t  cmd)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b084      	sub	sp, #16
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
 8002704:	460b      	mov	r3, r1
 8002706:	70fb      	strb	r3, [r7, #3]
 8002708:	4613      	mov	r3, r2
 800270a:	70bb      	strb	r3, [r7, #2]
	uint8_t stsb;
	deselectChip();
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	f7ff ffd9 	bl	80026c4 <_ZN12cc11xx_class12deselectChipEv>
	selectChip();
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f7ff ffc6 	bl	80026a4 <_ZN12cc11xx_class10selectChipEv>
	while (getMISO());
 8002718:	6878      	ldr	r0, [r7, #4]
 800271a:	f7ff ffe3 	bl	80026e4 <_ZN12cc11xx_class7getMISOEv>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	bf14      	ite	ne
 8002724:	2301      	movne	r3, #1
 8002726:	2300      	moveq	r3, #0
 8002728:	b2db      	uxtb	r3, r3
 800272a:	2b00      	cmp	r3, #0
 800272c:	d000      	beq.n	8002730 <_ZN12cc11xx_class8sendByteEhh+0x34>
 800272e:	e7f3      	b.n	8002718 <_ZN12cc11xx_class8sendByteEhh+0x1c>
	while  ((SP->SR & SPI_SR_BSY));
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	891b      	ldrh	r3, [r3, #8]
 8002736:	b29b      	uxth	r3, r3
 8002738:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800273c:	2b00      	cmp	r3, #0
 800273e:	bf14      	ite	ne
 8002740:	2301      	movne	r3, #1
 8002742:	2300      	moveq	r3, #0
 8002744:	b2db      	uxtb	r3, r3
 8002746:	2b00      	cmp	r3, #0
 8002748:	d000      	beq.n	800274c <_ZN12cc11xx_class8sendByteEhh+0x50>
 800274a:	e7f1      	b.n	8002730 <_ZN12cc11xx_class8sendByteEhh+0x34>
	if ((SP->SR & SPI_SR_OVR))
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	891b      	ldrh	r3, [r3, #8]
 8002752:	b29b      	uxth	r3, r3
 8002754:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002758:	2b00      	cmp	r3, #0
 800275a:	bf14      	ite	ne
 800275c:	2301      	movne	r3, #1
 800275e:	2300      	moveq	r3, #0
 8002760:	b2db      	uxtb	r3, r3
 8002762:	2b00      	cmp	r3, #0
 8002764:	d013      	beq.n	800278e <_ZN12cc11xx_class8sendByteEhh+0x92>
	{
		stsb=SP->DR;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	899b      	ldrh	r3, [r3, #12]
 800276c:	b29b      	uxth	r3, r3
 800276e:	73fb      	strb	r3, [r7, #15]
		if ((SP->SR & SPI_SR_OVR)) return 0;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	891b      	ldrh	r3, [r3, #8]
 8002776:	b29b      	uxth	r3, r3
 8002778:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800277c:	2b00      	cmp	r3, #0
 800277e:	bf14      	ite	ne
 8002780:	2301      	movne	r3, #1
 8002782:	2300      	moveq	r3, #0
 8002784:	b2db      	uxtb	r3, r3
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <_ZN12cc11xx_class8sendByteEhh+0x92>
 800278a:	2300      	movs	r3, #0
 800278c:	e059      	b.n	8002842 <_ZN12cc11xx_class8sendByteEhh+0x146>
	};
	SP->DR=WRITE|address;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	68db      	ldr	r3, [r3, #12]
 8002792:	78fa      	ldrb	r2, [r7, #3]
 8002794:	b292      	uxth	r2, r2
 8002796:	819a      	strh	r2, [r3, #12]
	while  (!((SP->SR & SPI_SR_TXE)&& (SP->SR &SPI_SR_RXNE)));
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	891b      	ldrh	r3, [r3, #8]
 800279e:	b29b      	uxth	r3, r3
 80027a0:	f003 0302 	and.w	r3, r3, #2
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d007      	beq.n	80027b8 <_ZN12cc11xx_class8sendByteEhh+0xbc>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	891b      	ldrh	r3, [r3, #8]
 80027ae:	b29b      	uxth	r3, r3
 80027b0:	f003 0301 	and.w	r3, r3, #1
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d101      	bne.n	80027bc <_ZN12cc11xx_class8sendByteEhh+0xc0>
 80027b8:	2301      	movs	r3, #1
 80027ba:	e000      	b.n	80027be <_ZN12cc11xx_class8sendByteEhh+0xc2>
 80027bc:	2300      	movs	r3, #0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d000      	beq.n	80027c4 <_ZN12cc11xx_class8sendByteEhh+0xc8>
 80027c2:	e7e9      	b.n	8002798 <_ZN12cc11xx_class8sendByteEhh+0x9c>
	stsb=SP->DR;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	68db      	ldr	r3, [r3, #12]
 80027c8:	899b      	ldrh	r3, [r3, #12]
 80027ca:	b29b      	uxth	r3, r3
 80027cc:	73fb      	strb	r3, [r7, #15]
	cStatus->rdy= stsb>>7;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	7bfa      	ldrb	r2, [r7, #15]
 80027d4:	11d2      	asrs	r2, r2, #7
 80027d6:	b2d2      	uxtb	r2, r2
 80027d8:	701a      	strb	r2, [r3, #0]
	cStatus->state=(stsb>>4) & 0x7;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	7bfa      	ldrb	r2, [r7, #15]
 80027e0:	1112      	asrs	r2, r2, #4
 80027e2:	b2d2      	uxtb	r2, r2
 80027e4:	f002 0207 	and.w	r2, r2, #7
 80027e8:	b2d2      	uxtb	r2, r2
 80027ea:	705a      	strb	r2, [r3, #1]
	cStatus->fifo_tx_av = stsb & 0x0f;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	7bfa      	ldrb	r2, [r7, #15]
 80027f2:	f002 020f 	and.w	r2, r2, #15
 80027f6:	b2d2      	uxtb	r2, r2
 80027f8:	70da      	strb	r2, [r3, #3]
	SP->DR=cmd;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	68db      	ldr	r3, [r3, #12]
 80027fe:	78ba      	ldrb	r2, [r7, #2]
 8002800:	b292      	uxth	r2, r2
 8002802:	819a      	strh	r2, [r3, #12]
	while  (!((SP->SR & SPI_SR_TXE)&& (SP->SR &SPI_SR_RXNE)));
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	68db      	ldr	r3, [r3, #12]
 8002808:	891b      	ldrh	r3, [r3, #8]
 800280a:	b29b      	uxth	r3, r3
 800280c:	f003 0302 	and.w	r3, r3, #2
 8002810:	2b00      	cmp	r3, #0
 8002812:	d007      	beq.n	8002824 <_ZN12cc11xx_class8sendByteEhh+0x128>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	891b      	ldrh	r3, [r3, #8]
 800281a:	b29b      	uxth	r3, r3
 800281c:	f003 0301 	and.w	r3, r3, #1
 8002820:	2b00      	cmp	r3, #0
 8002822:	d101      	bne.n	8002828 <_ZN12cc11xx_class8sendByteEhh+0x12c>
 8002824:	2301      	movs	r3, #1
 8002826:	e000      	b.n	800282a <_ZN12cc11xx_class8sendByteEhh+0x12e>
 8002828:	2300      	movs	r3, #0
 800282a:	2b00      	cmp	r3, #0
 800282c:	d000      	beq.n	8002830 <_ZN12cc11xx_class8sendByteEhh+0x134>
 800282e:	e7e9      	b.n	8002804 <_ZN12cc11xx_class8sendByteEhh+0x108>
	stsb=SP->DR;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	899b      	ldrh	r3, [r3, #12]
 8002836:	b29b      	uxth	r3, r3
 8002838:	73fb      	strb	r3, [r7, #15]
	deselectChip();
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f7ff ff42 	bl	80026c4 <_ZN12cc11xx_class12deselectChipEv>
	return 1;
 8002840:	2301      	movs	r3, #1
}
 8002842:	4618      	mov	r0, r3
 8002844:	3710      	adds	r7, #16
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}

0800284a <_ZN12cc11xx_class9sendBurstEhhPh>:
	deselectChip();
	return stsb;
}

btype_t cc11xx_class::sendBurst(uint8_t sAddress, uint8_t  cmdCount, uint8_t* cmds)
{
 800284a:	b580      	push	{r7, lr}
 800284c:	b086      	sub	sp, #24
 800284e:	af00      	add	r7, sp, #0
 8002850:	60f8      	str	r0, [r7, #12]
 8002852:	607b      	str	r3, [r7, #4]
 8002854:	460b      	mov	r3, r1
 8002856:	72fb      	strb	r3, [r7, #11]
 8002858:	4613      	mov	r3, r2
 800285a:	72bb      	strb	r3, [r7, #10]
	uint8_t stsb;
	deselectChip();
 800285c:	68f8      	ldr	r0, [r7, #12]
 800285e:	f7ff ff31 	bl	80026c4 <_ZN12cc11xx_class12deselectChipEv>
	selectChip();
 8002862:	68f8      	ldr	r0, [r7, #12]
 8002864:	f7ff ff1e 	bl	80026a4 <_ZN12cc11xx_class10selectChipEv>
	while (getMISO());
 8002868:	68f8      	ldr	r0, [r7, #12]
 800286a:	f7ff ff3b 	bl	80026e4 <_ZN12cc11xx_class7getMISOEv>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	bf14      	ite	ne
 8002874:	2301      	movne	r3, #1
 8002876:	2300      	moveq	r3, #0
 8002878:	b2db      	uxtb	r3, r3
 800287a:	2b00      	cmp	r3, #0
 800287c:	d000      	beq.n	8002880 <_ZN12cc11xx_class9sendBurstEhhPh+0x36>
 800287e:	e7f3      	b.n	8002868 <_ZN12cc11xx_class9sendBurstEhhPh+0x1e>
	while  ((SP->SR & SPI_SR_BSY));
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	891b      	ldrh	r3, [r3, #8]
 8002886:	b29b      	uxth	r3, r3
 8002888:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800288c:	2b00      	cmp	r3, #0
 800288e:	bf14      	ite	ne
 8002890:	2301      	movne	r3, #1
 8002892:	2300      	moveq	r3, #0
 8002894:	b2db      	uxtb	r3, r3
 8002896:	2b00      	cmp	r3, #0
 8002898:	d000      	beq.n	800289c <_ZN12cc11xx_class9sendBurstEhhPh+0x52>
 800289a:	e7f1      	b.n	8002880 <_ZN12cc11xx_class9sendBurstEhhPh+0x36>
	if ((SP->SR & SPI_SR_OVR))
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	891b      	ldrh	r3, [r3, #8]
 80028a2:	b29b      	uxth	r3, r3
 80028a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	bf14      	ite	ne
 80028ac:	2301      	movne	r3, #1
 80028ae:	2300      	moveq	r3, #0
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d013      	beq.n	80028de <_ZN12cc11xx_class9sendBurstEhhPh+0x94>
	{
		stsb=SP->DR;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	68db      	ldr	r3, [r3, #12]
 80028ba:	899b      	ldrh	r3, [r3, #12]
 80028bc:	b29b      	uxth	r3, r3
 80028be:	74fb      	strb	r3, [r7, #19]
		if ((SP->SR & SPI_SR_OVR)) return 0;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	891b      	ldrh	r3, [r3, #8]
 80028c6:	b29b      	uxth	r3, r3
 80028c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	bf14      	ite	ne
 80028d0:	2301      	movne	r3, #1
 80028d2:	2300      	moveq	r3, #0
 80028d4:	b2db      	uxtb	r3, r3
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d001      	beq.n	80028de <_ZN12cc11xx_class9sendBurstEhhPh+0x94>
 80028da:	2300      	movs	r3, #0
 80028dc:	e06e      	b.n	80029bc <_ZN12cc11xx_class9sendBurstEhhPh+0x172>
	};
	stsb=SP->DR;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	68db      	ldr	r3, [r3, #12]
 80028e2:	899b      	ldrh	r3, [r3, #12]
 80028e4:	b29b      	uxth	r3, r3
 80028e6:	74fb      	strb	r3, [r7, #19]
	SP->DR=BURST|sAddress;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	7afa      	ldrb	r2, [r7, #11]
 80028ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80028f2:	b2d2      	uxtb	r2, r2
 80028f4:	b292      	uxth	r2, r2
 80028f6:	819a      	strh	r2, [r3, #12]
	for (int i=0; i<cmdCount; i++)
 80028f8:	2300      	movs	r3, #0
 80028fa:	617b      	str	r3, [r7, #20]
 80028fc:	7aba      	ldrb	r2, [r7, #10]
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	429a      	cmp	r2, r3
 8002902:	dd26      	ble.n	8002952 <_ZN12cc11xx_class9sendBurstEhhPh+0x108>
	{
		while  (!((SP->SR & SPI_SR_TXE)&& (SP->SR &SPI_SR_RXNE)));
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	68db      	ldr	r3, [r3, #12]
 8002908:	891b      	ldrh	r3, [r3, #8]
 800290a:	b29b      	uxth	r3, r3
 800290c:	f003 0302 	and.w	r3, r3, #2
 8002910:	2b00      	cmp	r3, #0
 8002912:	d007      	beq.n	8002924 <_ZN12cc11xx_class9sendBurstEhhPh+0xda>
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	891b      	ldrh	r3, [r3, #8]
 800291a:	b29b      	uxth	r3, r3
 800291c:	f003 0301 	and.w	r3, r3, #1
 8002920:	2b00      	cmp	r3, #0
 8002922:	d101      	bne.n	8002928 <_ZN12cc11xx_class9sendBurstEhhPh+0xde>
 8002924:	2301      	movs	r3, #1
 8002926:	e000      	b.n	800292a <_ZN12cc11xx_class9sendBurstEhhPh+0xe0>
 8002928:	2300      	movs	r3, #0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d000      	beq.n	8002930 <_ZN12cc11xx_class9sendBurstEhhPh+0xe6>
 800292e:	e7e9      	b.n	8002904 <_ZN12cc11xx_class9sendBurstEhhPh+0xba>
		SP->DR=*(cmds+i);
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	68db      	ldr	r3, [r3, #12]
 8002934:	697a      	ldr	r2, [r7, #20]
 8002936:	6879      	ldr	r1, [r7, #4]
 8002938:	440a      	add	r2, r1
 800293a:	7812      	ldrb	r2, [r2, #0]
 800293c:	b292      	uxth	r2, r2
 800293e:	819a      	strh	r2, [r3, #12]
		stsb=SP->DR;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	68db      	ldr	r3, [r3, #12]
 8002944:	899b      	ldrh	r3, [r3, #12]
 8002946:	b29b      	uxth	r3, r3
 8002948:	74fb      	strb	r3, [r7, #19]
	for (int i=0; i<cmdCount; i++)
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	3301      	adds	r3, #1
 800294e:	617b      	str	r3, [r7, #20]
 8002950:	e7d4      	b.n	80028fc <_ZN12cc11xx_class9sendBurstEhhPh+0xb2>
	}
	while  (!((SP->SR & SPI_SR_TXE)&& (SP->SR &SPI_SR_RXNE)));
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	68db      	ldr	r3, [r3, #12]
 8002956:	891b      	ldrh	r3, [r3, #8]
 8002958:	b29b      	uxth	r3, r3
 800295a:	f003 0302 	and.w	r3, r3, #2
 800295e:	2b00      	cmp	r3, #0
 8002960:	d007      	beq.n	8002972 <_ZN12cc11xx_class9sendBurstEhhPh+0x128>
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	68db      	ldr	r3, [r3, #12]
 8002966:	891b      	ldrh	r3, [r3, #8]
 8002968:	b29b      	uxth	r3, r3
 800296a:	f003 0301 	and.w	r3, r3, #1
 800296e:	2b00      	cmp	r3, #0
 8002970:	d101      	bne.n	8002976 <_ZN12cc11xx_class9sendBurstEhhPh+0x12c>
 8002972:	2301      	movs	r3, #1
 8002974:	e000      	b.n	8002978 <_ZN12cc11xx_class9sendBurstEhhPh+0x12e>
 8002976:	2300      	movs	r3, #0
 8002978:	2b00      	cmp	r3, #0
 800297a:	d000      	beq.n	800297e <_ZN12cc11xx_class9sendBurstEhhPh+0x134>
 800297c:	e7e9      	b.n	8002952 <_ZN12cc11xx_class9sendBurstEhhPh+0x108>
	stsb=SP->DR;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	68db      	ldr	r3, [r3, #12]
 8002982:	899b      	ldrh	r3, [r3, #12]
 8002984:	b29b      	uxth	r3, r3
 8002986:	74fb      	strb	r3, [r7, #19]
	cStatus->rdy= stsb>>7;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	7cfa      	ldrb	r2, [r7, #19]
 800298e:	11d2      	asrs	r2, r2, #7
 8002990:	b2d2      	uxtb	r2, r2
 8002992:	701a      	strb	r2, [r3, #0]
	cStatus->state=(stsb>>4) & 0x7;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	7cfa      	ldrb	r2, [r7, #19]
 800299a:	1112      	asrs	r2, r2, #4
 800299c:	b2d2      	uxtb	r2, r2
 800299e:	f002 0207 	and.w	r2, r2, #7
 80029a2:	b2d2      	uxtb	r2, r2
 80029a4:	705a      	strb	r2, [r3, #1]
	cStatus->fifo_tx_av = stsb & 0x0f;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	7cfa      	ldrb	r2, [r7, #19]
 80029ac:	f002 020f 	and.w	r2, r2, #15
 80029b0:	b2d2      	uxtb	r2, r2
 80029b2:	70da      	strb	r2, [r3, #3]
	deselectChip();
 80029b4:	68f8      	ldr	r0, [r7, #12]
 80029b6:	f7ff fe85 	bl	80026c4 <_ZN12cc11xx_class12deselectChipEv>
	return 1;
 80029ba:	2301      	movs	r3, #1
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3718      	adds	r7, #24
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <_ZN12cc11xx_class10chekStatusEv>:
	deselectChip();
	return 1;
}

btype_t cc11xx_class::chekStatus()
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b084      	sub	sp, #16
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
	uint8_t stsb;

	selectChip();
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	f7ff fe69 	bl	80026a4 <_ZN12cc11xx_class10selectChipEv>
	while (getMISO());
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f7ff fe86 	bl	80026e4 <_ZN12cc11xx_class7getMISOEv>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	bf14      	ite	ne
 80029de:	2301      	movne	r3, #1
 80029e0:	2300      	moveq	r3, #0
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d000      	beq.n	80029ea <_ZN12cc11xx_class10chekStatusEv+0x26>
 80029e8:	e7f3      	b.n	80029d2 <_ZN12cc11xx_class10chekStatusEv+0xe>
	while  ((SP->SR & SPI_SR_BSY));
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	891b      	ldrh	r3, [r3, #8]
 80029f0:	b29b      	uxth	r3, r3
 80029f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	bf14      	ite	ne
 80029fa:	2301      	movne	r3, #1
 80029fc:	2300      	moveq	r3, #0
 80029fe:	b2db      	uxtb	r3, r3
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d000      	beq.n	8002a06 <_ZN12cc11xx_class10chekStatusEv+0x42>
 8002a04:	e7f1      	b.n	80029ea <_ZN12cc11xx_class10chekStatusEv+0x26>
	if ((SP->SR & SPI_SR_OVR))
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	68db      	ldr	r3, [r3, #12]
 8002a0a:	891b      	ldrh	r3, [r3, #8]
 8002a0c:	b29b      	uxth	r3, r3
 8002a0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	bf14      	ite	ne
 8002a16:	2301      	movne	r3, #1
 8002a18:	2300      	moveq	r3, #0
 8002a1a:	b2db      	uxtb	r3, r3
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d013      	beq.n	8002a48 <_ZN12cc11xx_class10chekStatusEv+0x84>
	{
		stsb=SP->DR;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	68db      	ldr	r3, [r3, #12]
 8002a24:	899b      	ldrh	r3, [r3, #12]
 8002a26:	b29b      	uxth	r3, r3
 8002a28:	73fb      	strb	r3, [r7, #15]
		if ((SP->SR & SPI_SR_OVR)) return 0;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	68db      	ldr	r3, [r3, #12]
 8002a2e:	891b      	ldrh	r3, [r3, #8]
 8002a30:	b29b      	uxth	r3, r3
 8002a32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	bf14      	ite	ne
 8002a3a:	2301      	movne	r3, #1
 8002a3c:	2300      	moveq	r3, #0
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d001      	beq.n	8002a48 <_ZN12cc11xx_class10chekStatusEv+0x84>
 8002a44:	2300      	movs	r3, #0
 8002a46:	e06d      	b.n	8002b24 <_ZN12cc11xx_class10chekStatusEv+0x160>
	};
	//stsb=SP->DR;
	SP->DR=WRITE|SNOP;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	68db      	ldr	r3, [r3, #12]
 8002a4c:	223d      	movs	r2, #61	; 0x3d
 8002a4e:	819a      	strh	r2, [r3, #12]
	while  (!((SP->SR & SPI_SR_TXE)&& (SP->SR &SPI_SR_RXNE)));
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	891b      	ldrh	r3, [r3, #8]
 8002a56:	b29b      	uxth	r3, r3
 8002a58:	f003 0302 	and.w	r3, r3, #2
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d007      	beq.n	8002a70 <_ZN12cc11xx_class10chekStatusEv+0xac>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	891b      	ldrh	r3, [r3, #8]
 8002a66:	b29b      	uxth	r3, r3
 8002a68:	f003 0301 	and.w	r3, r3, #1
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d101      	bne.n	8002a74 <_ZN12cc11xx_class10chekStatusEv+0xb0>
 8002a70:	2301      	movs	r3, #1
 8002a72:	e000      	b.n	8002a76 <_ZN12cc11xx_class10chekStatusEv+0xb2>
 8002a74:	2300      	movs	r3, #0
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d000      	beq.n	8002a7c <_ZN12cc11xx_class10chekStatusEv+0xb8>
 8002a7a:	e7e9      	b.n	8002a50 <_ZN12cc11xx_class10chekStatusEv+0x8c>
	stsb=SP->DR;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	899b      	ldrh	r3, [r3, #12]
 8002a82:	b29b      	uxth	r3, r3
 8002a84:	73fb      	strb	r3, [r7, #15]
	cStatus->rdy= stsb>>7;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	7bfa      	ldrb	r2, [r7, #15]
 8002a8c:	11d2      	asrs	r2, r2, #7
 8002a8e:	b2d2      	uxtb	r2, r2
 8002a90:	701a      	strb	r2, [r3, #0]
	cStatus->state=(stsb>>4) & 0x7;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	7bfa      	ldrb	r2, [r7, #15]
 8002a98:	1112      	asrs	r2, r2, #4
 8002a9a:	b2d2      	uxtb	r2, r2
 8002a9c:	f002 0207 	and.w	r2, r2, #7
 8002aa0:	b2d2      	uxtb	r2, r2
 8002aa2:	705a      	strb	r2, [r3, #1]
	cStatus->fifo_tx_av= stsb & 0x0f;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	7bfa      	ldrb	r2, [r7, #15]
 8002aaa:	f002 020f 	and.w	r2, r2, #15
 8002aae:	b2d2      	uxtb	r2, r2
 8002ab0:	70da      	strb	r2, [r3, #3]
	SP->DR=READ|SNOP;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	68db      	ldr	r3, [r3, #12]
 8002ab6:	22bd      	movs	r2, #189	; 0xbd
 8002ab8:	819a      	strh	r2, [r3, #12]
	while  (!((SP->SR & SPI_SR_TXE)&& (SP->SR &SPI_SR_RXNE)));
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	68db      	ldr	r3, [r3, #12]
 8002abe:	891b      	ldrh	r3, [r3, #8]
 8002ac0:	b29b      	uxth	r3, r3
 8002ac2:	f003 0302 	and.w	r3, r3, #2
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d007      	beq.n	8002ada <_ZN12cc11xx_class10chekStatusEv+0x116>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	891b      	ldrh	r3, [r3, #8]
 8002ad0:	b29b      	uxth	r3, r3
 8002ad2:	f003 0301 	and.w	r3, r3, #1
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d101      	bne.n	8002ade <_ZN12cc11xx_class10chekStatusEv+0x11a>
 8002ada:	2301      	movs	r3, #1
 8002adc:	e000      	b.n	8002ae0 <_ZN12cc11xx_class10chekStatusEv+0x11c>
 8002ade:	2300      	movs	r3, #0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d000      	beq.n	8002ae6 <_ZN12cc11xx_class10chekStatusEv+0x122>
 8002ae4:	e7e9      	b.n	8002aba <_ZN12cc11xx_class10chekStatusEv+0xf6>
	stsb=SP->DR;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	899b      	ldrh	r3, [r3, #12]
 8002aec:	b29b      	uxth	r3, r3
 8002aee:	73fb      	strb	r3, [r7, #15]
	cStatus->rdy= stsb>>7;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	7bfa      	ldrb	r2, [r7, #15]
 8002af6:	11d2      	asrs	r2, r2, #7
 8002af8:	b2d2      	uxtb	r2, r2
 8002afa:	701a      	strb	r2, [r3, #0]
	cStatus->state=(stsb>>4) & 0x7;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	7bfa      	ldrb	r2, [r7, #15]
 8002b02:	1112      	asrs	r2, r2, #4
 8002b04:	b2d2      	uxtb	r2, r2
 8002b06:	f002 0207 	and.w	r2, r2, #7
 8002b0a:	b2d2      	uxtb	r2, r2
 8002b0c:	705a      	strb	r2, [r3, #1]
	cStatus->fifo_rx_av= stsb & 0x0f;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	7bfa      	ldrb	r2, [r7, #15]
 8002b14:	f002 020f 	and.w	r2, r2, #15
 8002b18:	b2d2      	uxtb	r2, r2
 8002b1a:	709a      	strb	r2, [r3, #2]
	deselectChip();
 8002b1c:	6878      	ldr	r0, [r7, #4]
 8002b1e:	f7ff fdd1 	bl	80026c4 <_ZN12cc11xx_class12deselectChipEv>
	return 1;
 8002b22:	2301      	movs	r3, #1
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3710      	adds	r7, #16
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}

08002b2c <_ZN12cc11xx_class6txPackEv>:

btype_t cc11xx_class::txPack(void)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b084      	sub	sp, #16
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
	uint8_t stsb;
	deselectChip();
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	f7ff fdc5 	bl	80026c4 <_ZN12cc11xx_class12deselectChipEv>
	selectChip();
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f7ff fdb2 	bl	80026a4 <_ZN12cc11xx_class10selectChipEv>
	while (getMISO());
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	f7ff fdcf 	bl	80026e4 <_ZN12cc11xx_class7getMISOEv>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	bf14      	ite	ne
 8002b4c:	2301      	movne	r3, #1
 8002b4e:	2300      	moveq	r3, #0
 8002b50:	b2db      	uxtb	r3, r3
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d000      	beq.n	8002b58 <_ZN12cc11xx_class6txPackEv+0x2c>
 8002b56:	e7f3      	b.n	8002b40 <_ZN12cc11xx_class6txPackEv+0x14>
	while  ((SP->SR & SPI_SR_BSY));
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	891b      	ldrh	r3, [r3, #8]
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	bf14      	ite	ne
 8002b68:	2301      	movne	r3, #1
 8002b6a:	2300      	moveq	r3, #0
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d000      	beq.n	8002b74 <_ZN12cc11xx_class6txPackEv+0x48>
 8002b72:	e7f1      	b.n	8002b58 <_ZN12cc11xx_class6txPackEv+0x2c>
	if ((SP->SR & SPI_SR_OVR))
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	891b      	ldrh	r3, [r3, #8]
 8002b7a:	b29b      	uxth	r3, r3
 8002b7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	bf14      	ite	ne
 8002b84:	2301      	movne	r3, #1
 8002b86:	2300      	moveq	r3, #0
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d013      	beq.n	8002bb6 <_ZN12cc11xx_class6txPackEv+0x8a>
	{
		stsb=SP->DR;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	68db      	ldr	r3, [r3, #12]
 8002b92:	899b      	ldrh	r3, [r3, #12]
 8002b94:	b29b      	uxth	r3, r3
 8002b96:	72fb      	strb	r3, [r7, #11]
		if ((SP->SR & SPI_SR_OVR)) return 0;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	68db      	ldr	r3, [r3, #12]
 8002b9c:	891b      	ldrh	r3, [r3, #8]
 8002b9e:	b29b      	uxth	r3, r3
 8002ba0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	bf14      	ite	ne
 8002ba8:	2301      	movne	r3, #1
 8002baa:	2300      	moveq	r3, #0
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d001      	beq.n	8002bb6 <_ZN12cc11xx_class6txPackEv+0x8a>
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	e053      	b.n	8002c5e <_ZN12cc11xx_class6txPackEv+0x132>
	};
	//stsb=SP->DR;
	SP->DR=WRITE|BURST|FIFO;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	227f      	movs	r2, #127	; 0x7f
 8002bbc:	819a      	strh	r2, [r3, #12]
	while  ( ! ((SP->SR & SPI_SR_TXE) && (SP->SR & SPI_SR_RXNE)) );
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	68db      	ldr	r3, [r3, #12]
 8002bc2:	891b      	ldrh	r3, [r3, #8]
 8002bc4:	b29b      	uxth	r3, r3
 8002bc6:	f003 0302 	and.w	r3, r3, #2
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d007      	beq.n	8002bde <_ZN12cc11xx_class6txPackEv+0xb2>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	68db      	ldr	r3, [r3, #12]
 8002bd2:	891b      	ldrh	r3, [r3, #8]
 8002bd4:	b29b      	uxth	r3, r3
 8002bd6:	f003 0301 	and.w	r3, r3, #1
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d101      	bne.n	8002be2 <_ZN12cc11xx_class6txPackEv+0xb6>
 8002bde:	2301      	movs	r3, #1
 8002be0:	e000      	b.n	8002be4 <_ZN12cc11xx_class6txPackEv+0xb8>
 8002be2:	2300      	movs	r3, #0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d000      	beq.n	8002bea <_ZN12cc11xx_class6txPackEv+0xbe>
 8002be8:	e7e9      	b.n	8002bbe <_ZN12cc11xx_class6txPackEv+0x92>
	stsb=SP->DR;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	68db      	ldr	r3, [r3, #12]
 8002bee:	899b      	ldrh	r3, [r3, #12]
 8002bf0:	b29b      	uxth	r3, r3
 8002bf2:	72fb      	strb	r3, [r7, #11]
		for (uint32_t i=0; i<PACK_TX_COUNT; i++)
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	60fb      	str	r3, [r7, #12]
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2b0a      	cmp	r3, #10
 8002bfc:	d827      	bhi.n	8002c4e <_ZN12cc11xx_class6txPackEv+0x122>
		{
			SP->DR=*(((uint8_t*)txp+i));
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	68db      	ldr	r3, [r3, #12]
 8002c02:	687a      	ldr	r2, [r7, #4]
 8002c04:	6851      	ldr	r1, [r2, #4]
 8002c06:	68fa      	ldr	r2, [r7, #12]
 8002c08:	440a      	add	r2, r1
 8002c0a:	7812      	ldrb	r2, [r2, #0]
 8002c0c:	b292      	uxth	r2, r2
 8002c0e:	819a      	strh	r2, [r3, #12]
			while  (!((SP->SR & SPI_SR_TXE)&& (SP->SR &SPI_SR_RXNE)));
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	891b      	ldrh	r3, [r3, #8]
 8002c16:	b29b      	uxth	r3, r3
 8002c18:	f003 0302 	and.w	r3, r3, #2
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d007      	beq.n	8002c30 <_ZN12cc11xx_class6txPackEv+0x104>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	891b      	ldrh	r3, [r3, #8]
 8002c26:	b29b      	uxth	r3, r3
 8002c28:	f003 0301 	and.w	r3, r3, #1
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d101      	bne.n	8002c34 <_ZN12cc11xx_class6txPackEv+0x108>
 8002c30:	2301      	movs	r3, #1
 8002c32:	e000      	b.n	8002c36 <_ZN12cc11xx_class6txPackEv+0x10a>
 8002c34:	2300      	movs	r3, #0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d000      	beq.n	8002c3c <_ZN12cc11xx_class6txPackEv+0x110>
 8002c3a:	e7e9      	b.n	8002c10 <_ZN12cc11xx_class6txPackEv+0xe4>
			stsb=SP->DR;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	899b      	ldrh	r3, [r3, #12]
 8002c42:	b29b      	uxth	r3, r3
 8002c44:	72fb      	strb	r3, [r7, #11]
		for (uint32_t i=0; i<PACK_TX_COUNT; i++)
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	3301      	adds	r3, #1
 8002c4a:	60fb      	str	r3, [r7, #12]
 8002c4c:	e7d4      	b.n	8002bf8 <_ZN12cc11xx_class6txPackEv+0xcc>
		}
	deselectChip();
 8002c4e:	6878      	ldr	r0, [r7, #4]
 8002c50:	f7ff fd38 	bl	80026c4 <_ZN12cc11xx_class12deselectChipEv>
	this->sendSTB(STX);
 8002c54:	2135      	movs	r1, #53	; 0x35
 8002c56:	6878      	ldr	r0, [r7, #4]
 8002c58:	f000 f8a3 	bl	8002da2 <_ZN12cc11xx_class7sendSTBEh>
	return 1;
 8002c5c:	2301      	movs	r3, #1
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	3710      	adds	r7, #16
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}

08002c66 <_ZN12cc11xx_class6rxPackEv>:

btype_t cc11xx_class::rxPack(void)
{
 8002c66:	b580      	push	{r7, lr}
 8002c68:	b084      	sub	sp, #16
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	6078      	str	r0, [r7, #4]
	uint8_t stsb;
	deselectChip();
 8002c6e:	6878      	ldr	r0, [r7, #4]
 8002c70:	f7ff fd28 	bl	80026c4 <_ZN12cc11xx_class12deselectChipEv>
	selectChip();
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	f7ff fd15 	bl	80026a4 <_ZN12cc11xx_class10selectChipEv>
	while (getMISO());
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f7ff fd32 	bl	80026e4 <_ZN12cc11xx_class7getMISOEv>
 8002c80:	4603      	mov	r3, r0
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	bf14      	ite	ne
 8002c86:	2301      	movne	r3, #1
 8002c88:	2300      	moveq	r3, #0
 8002c8a:	b2db      	uxtb	r3, r3
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d000      	beq.n	8002c92 <_ZN12cc11xx_class6rxPackEv+0x2c>
 8002c90:	e7f3      	b.n	8002c7a <_ZN12cc11xx_class6rxPackEv+0x14>
	while  ((SP->SR & SPI_SR_BSY));
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	68db      	ldr	r3, [r3, #12]
 8002c96:	891b      	ldrh	r3, [r3, #8]
 8002c98:	b29b      	uxth	r3, r3
 8002c9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	bf14      	ite	ne
 8002ca2:	2301      	movne	r3, #1
 8002ca4:	2300      	moveq	r3, #0
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d000      	beq.n	8002cae <_ZN12cc11xx_class6rxPackEv+0x48>
 8002cac:	e7f1      	b.n	8002c92 <_ZN12cc11xx_class6rxPackEv+0x2c>
	if ((SP->SR & SPI_SR_OVR))
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	68db      	ldr	r3, [r3, #12]
 8002cb2:	891b      	ldrh	r3, [r3, #8]
 8002cb4:	b29b      	uxth	r3, r3
 8002cb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	bf14      	ite	ne
 8002cbe:	2301      	movne	r3, #1
 8002cc0:	2300      	moveq	r3, #0
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d013      	beq.n	8002cf0 <_ZN12cc11xx_class6rxPackEv+0x8a>
	{
		stsb=SP->DR;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	899b      	ldrh	r3, [r3, #12]
 8002cce:	b29b      	uxth	r3, r3
 8002cd0:	72fb      	strb	r3, [r7, #11]
		if ((SP->SR & SPI_SR_OVR)) return 0;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	68db      	ldr	r3, [r3, #12]
 8002cd6:	891b      	ldrh	r3, [r3, #8]
 8002cd8:	b29b      	uxth	r3, r3
 8002cda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	bf14      	ite	ne
 8002ce2:	2301      	movne	r3, #1
 8002ce4:	2300      	moveq	r3, #0
 8002ce6:	b2db      	uxtb	r3, r3
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d001      	beq.n	8002cf0 <_ZN12cc11xx_class6rxPackEv+0x8a>
 8002cec:	2300      	movs	r3, #0
 8002cee:	e054      	b.n	8002d9a <_ZN12cc11xx_class6rxPackEv+0x134>
	};
	stsb=SP->DR;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	899b      	ldrh	r3, [r3, #12]
 8002cf6:	b29b      	uxth	r3, r3
 8002cf8:	72fb      	strb	r3, [r7, #11]
	SP->DR=READ|BURST|FIFO;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	68db      	ldr	r3, [r3, #12]
 8002cfe:	22ff      	movs	r2, #255	; 0xff
 8002d00:	819a      	strh	r2, [r3, #12]
	while  (!((SP->SR & SPI_SR_TXE)&& (SP->SR &SPI_SR_RXNE)));
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	891b      	ldrh	r3, [r3, #8]
 8002d08:	b29b      	uxth	r3, r3
 8002d0a:	f003 0302 	and.w	r3, r3, #2
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d007      	beq.n	8002d22 <_ZN12cc11xx_class6rxPackEv+0xbc>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	68db      	ldr	r3, [r3, #12]
 8002d16:	891b      	ldrh	r3, [r3, #8]
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d101      	bne.n	8002d26 <_ZN12cc11xx_class6rxPackEv+0xc0>
 8002d22:	2301      	movs	r3, #1
 8002d24:	e000      	b.n	8002d28 <_ZN12cc11xx_class6rxPackEv+0xc2>
 8002d26:	2300      	movs	r3, #0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d000      	beq.n	8002d2e <_ZN12cc11xx_class6rxPackEv+0xc8>
 8002d2c:	e7e9      	b.n	8002d02 <_ZN12cc11xx_class6rxPackEv+0x9c>
	stsb=SP->DR;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	899b      	ldrh	r3, [r3, #12]
 8002d34:	b29b      	uxth	r3, r3
 8002d36:	72fb      	strb	r3, [r7, #11]
	for (uint32_t i=0; i< PACK_RX_COUNT; i++)
 8002d38:	2300      	movs	r3, #0
 8002d3a:	60fb      	str	r3, [r7, #12]
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2b0c      	cmp	r3, #12
 8002d40:	d827      	bhi.n	8002d92 <_ZN12cc11xx_class6rxPackEv+0x12c>
		{
			SP->DR=0;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	68db      	ldr	r3, [r3, #12]
 8002d46:	2200      	movs	r2, #0
 8002d48:	819a      	strh	r2, [r3, #12]
			while  (!((SP->SR & SPI_SR_TXE)&& (SP->SR &SPI_SR_RXNE)));
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	891b      	ldrh	r3, [r3, #8]
 8002d50:	b29b      	uxth	r3, r3
 8002d52:	f003 0302 	and.w	r3, r3, #2
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d007      	beq.n	8002d6a <_ZN12cc11xx_class6rxPackEv+0x104>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	891b      	ldrh	r3, [r3, #8]
 8002d60:	b29b      	uxth	r3, r3
 8002d62:	f003 0301 	and.w	r3, r3, #1
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d101      	bne.n	8002d6e <_ZN12cc11xx_class6rxPackEv+0x108>
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e000      	b.n	8002d70 <_ZN12cc11xx_class6rxPackEv+0x10a>
 8002d6e:	2300      	movs	r3, #0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d000      	beq.n	8002d76 <_ZN12cc11xx_class6rxPackEv+0x110>
 8002d74:	e7e9      	b.n	8002d4a <_ZN12cc11xx_class6rxPackEv+0xe4>
			* ( ((uint8_t*) rxp) +i  )=SP->DR;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	4413      	add	r3, r2
 8002d7e:	687a      	ldr	r2, [r7, #4]
 8002d80:	68d2      	ldr	r2, [r2, #12]
 8002d82:	8992      	ldrh	r2, [r2, #12]
 8002d84:	b292      	uxth	r2, r2
 8002d86:	b2d2      	uxtb	r2, r2
 8002d88:	701a      	strb	r2, [r3, #0]
	for (uint32_t i=0; i< PACK_RX_COUNT; i++)
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	3301      	adds	r3, #1
 8002d8e:	60fb      	str	r3, [r7, #12]
 8002d90:	e7d4      	b.n	8002d3c <_ZN12cc11xx_class6rxPackEv+0xd6>
		}
	deselectChip();
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f7ff fc96 	bl	80026c4 <_ZN12cc11xx_class12deselectChipEv>
	return 1;
 8002d98:	2301      	movs	r3, #1
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3710      	adds	r7, #16
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}

08002da2 <_ZN12cc11xx_class7sendSTBEh>:
{
	return this->rxp;
}

btype_t cc11xx_class::sendSTB(uint8_t stb)
{
 8002da2:	b580      	push	{r7, lr}
 8002da4:	b084      	sub	sp, #16
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	6078      	str	r0, [r7, #4]
 8002daa:	460b      	mov	r3, r1
 8002dac:	70fb      	strb	r3, [r7, #3]
	uint8_t stsb;
	deselectChip();
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f7ff fc88 	bl	80026c4 <_ZN12cc11xx_class12deselectChipEv>
	selectChip();
 8002db4:	6878      	ldr	r0, [r7, #4]
 8002db6:	f7ff fc75 	bl	80026a4 <_ZN12cc11xx_class10selectChipEv>
	while (getMISO());
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f7ff fc92 	bl	80026e4 <_ZN12cc11xx_class7getMISOEv>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	bf14      	ite	ne
 8002dc6:	2301      	movne	r3, #1
 8002dc8:	2300      	moveq	r3, #0
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d000      	beq.n	8002dd2 <_ZN12cc11xx_class7sendSTBEh+0x30>
 8002dd0:	e7f3      	b.n	8002dba <_ZN12cc11xx_class7sendSTBEh+0x18>
	while  ((SP->SR & SPI_SR_BSY));
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	68db      	ldr	r3, [r3, #12]
 8002dd6:	891b      	ldrh	r3, [r3, #8]
 8002dd8:	b29b      	uxth	r3, r3
 8002dda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	bf14      	ite	ne
 8002de2:	2301      	movne	r3, #1
 8002de4:	2300      	moveq	r3, #0
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d000      	beq.n	8002dee <_ZN12cc11xx_class7sendSTBEh+0x4c>
 8002dec:	e7f1      	b.n	8002dd2 <_ZN12cc11xx_class7sendSTBEh+0x30>
	if ((SP->SR & SPI_SR_OVR))
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	68db      	ldr	r3, [r3, #12]
 8002df2:	891b      	ldrh	r3, [r3, #8]
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	bf14      	ite	ne
 8002dfe:	2301      	movne	r3, #1
 8002e00:	2300      	moveq	r3, #0
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d013      	beq.n	8002e30 <_ZN12cc11xx_class7sendSTBEh+0x8e>
	{
		stsb=SP->DR;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	899b      	ldrh	r3, [r3, #12]
 8002e0e:	b29b      	uxth	r3, r3
 8002e10:	73fb      	strb	r3, [r7, #15]
		if ((SP->SR & SPI_SR_OVR)) return 0;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	68db      	ldr	r3, [r3, #12]
 8002e16:	891b      	ldrh	r3, [r3, #8]
 8002e18:	b29b      	uxth	r3, r3
 8002e1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	bf14      	ite	ne
 8002e22:	2301      	movne	r3, #1
 8002e24:	2300      	moveq	r3, #0
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d001      	beq.n	8002e30 <_ZN12cc11xx_class7sendSTBEh+0x8e>
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	e023      	b.n	8002e78 <_ZN12cc11xx_class7sendSTBEh+0xd6>
	};
	SP->DR=stb;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	68db      	ldr	r3, [r3, #12]
 8002e34:	78fa      	ldrb	r2, [r7, #3]
 8002e36:	b292      	uxth	r2, r2
 8002e38:	819a      	strh	r2, [r3, #12]
	while  (!((SP->SR & SPI_SR_TXE)&& (SP->SR &SPI_SR_RXNE)));
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	891b      	ldrh	r3, [r3, #8]
 8002e40:	b29b      	uxth	r3, r3
 8002e42:	f003 0302 	and.w	r3, r3, #2
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d007      	beq.n	8002e5a <_ZN12cc11xx_class7sendSTBEh+0xb8>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	68db      	ldr	r3, [r3, #12]
 8002e4e:	891b      	ldrh	r3, [r3, #8]
 8002e50:	b29b      	uxth	r3, r3
 8002e52:	f003 0301 	and.w	r3, r3, #1
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d101      	bne.n	8002e5e <_ZN12cc11xx_class7sendSTBEh+0xbc>
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e000      	b.n	8002e60 <_ZN12cc11xx_class7sendSTBEh+0xbe>
 8002e5e:	2300      	movs	r3, #0
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d000      	beq.n	8002e66 <_ZN12cc11xx_class7sendSTBEh+0xc4>
 8002e64:	e7e9      	b.n	8002e3a <_ZN12cc11xx_class7sendSTBEh+0x98>
	stsb=SP->DR;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	68db      	ldr	r3, [r3, #12]
 8002e6a:	899b      	ldrh	r3, [r3, #12]
 8002e6c:	b29b      	uxth	r3, r3
 8002e6e:	73fb      	strb	r3, [r7, #15]
	deselectChip();
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	f7ff fc27 	bl	80026c4 <_ZN12cc11xx_class12deselectChipEv>
	return 1;
 8002e76:	2301      	movs	r3, #1
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3710      	adds	r7, #16
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}

08002e80 <_ZN12cc11xx_class11rxEventHookEv>:

btype_t cc11xx_class::rxEventHook(void)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b082      	sub	sp, #8
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
	if (*rxEvent == RX_EVENT)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	69db      	ldr	r3, [r3, #28]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d10c      	bne.n	8002eac <_ZN12cc11xx_class11rxEventHookEv+0x2c>
	{
		this->rxPack();
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f7ff fee7 	bl	8002c66 <_ZN12cc11xx_class6rxPackEv>
		xQueueSend(this->pRX, (const void *) this->rxp, 1 / portTICK_PERIOD_MS );
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6819      	ldr	r1, [r3, #0]
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	f7fd fcbe 	bl	8000824 <xQueueGenericSend>
		return 1;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e000      	b.n	8002eae <_ZN12cc11xx_class11rxEventHookEv+0x2e>
	}
	else
		return 0;
 8002eac:	2300      	movs	r3, #0
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	3708      	adds	r7, #8
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}

08002eb6 <_ZN12cc11xx_class11txEventHookEv>:

btype_t cc11xx_class::txEventHook(void)
{
 8002eb6:	b580      	push	{r7, lr}
 8002eb8:	b084      	sub	sp, #16
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	6078      	str	r0, [r7, #4]
	if ( (uxQueueSpacesAvailable( this->pTX) < QUEUE_SIZE) )
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f7fd ff1c 	bl	8000d00 <uxQueueSpacesAvailable>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	bf0c      	ite	eq
 8002ece:	2301      	moveq	r3, #1
 8002ed0:	2300      	movne	r3, #0
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d031      	beq.n	8002f3c <_ZN12cc11xx_class11txEventHookEv+0x86>
	{
		if (xQueueReceive(this->pTX, (void*)this->txp, 1 / portTICK_PERIOD_MS)==pdTRUE)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	4619      	mov	r1, r3
 8002ee4:	f7fd fe30 	bl	8000b48 <xQueueReceive>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	bf0c      	ite	eq
 8002eee:	2301      	moveq	r3, #1
 8002ef0:	2300      	movne	r3, #0
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d002      	beq.n	8002efe <_ZN12cc11xx_class11txEventHookEv+0x48>
		this->txPack();
 8002ef8:	6878      	ldr	r0, [r7, #4]
 8002efa:	f7ff fe17 	bl	8002b2c <_ZN12cc11xx_class6txPackEv>
		this->chekStatus();
 8002efe:	6878      	ldr	r0, [r7, #4]
 8002f00:	f7ff fd60 	bl	80029c4 <_ZN12cc11xx_class10chekStatusEv>
		int i=0;
 8002f04:	2300      	movs	r3, #0
 8002f06:	60fb      	str	r3, [r7, #12]
		while((cStatus->state != TX_MODE ) && (i<3))
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	785b      	ldrb	r3, [r3, #1]
 8002f0e:	2b02      	cmp	r3, #2
 8002f10:	d00d      	beq.n	8002f2e <_ZN12cc11xx_class11txEventHookEv+0x78>
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2b02      	cmp	r3, #2
 8002f16:	dc0a      	bgt.n	8002f2e <_ZN12cc11xx_class11txEventHookEv+0x78>
		{
			this->sendSTB(STX);
 8002f18:	2135      	movs	r1, #53	; 0x35
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f7ff ff41 	bl	8002da2 <_ZN12cc11xx_class7sendSTBEh>
			this->chekStatus();
 8002f20:	6878      	ldr	r0, [r7, #4]
 8002f22:	f7ff fd4f 	bl	80029c4 <_ZN12cc11xx_class10chekStatusEv>
			i++;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	3301      	adds	r3, #1
 8002f2a:	60fb      	str	r3, [r7, #12]
		while((cStatus->state != TX_MODE ) && (i<3))
 8002f2c:	e7ec      	b.n	8002f08 <_ZN12cc11xx_class11txEventHookEv+0x52>
		};
		if (i>3)return 0;  else return 1;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2b03      	cmp	r3, #3
 8002f32:	dd01      	ble.n	8002f38 <_ZN12cc11xx_class11txEventHookEv+0x82>
 8002f34:	2300      	movs	r3, #0
 8002f36:	e002      	b.n	8002f3e <_ZN12cc11xx_class11txEventHookEv+0x88>
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e000      	b.n	8002f3e <_ZN12cc11xx_class11txEventHookEv+0x88>
	}
	else
	{
		return 0;
 8002f3c:	2300      	movs	r3, #0
	}
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	3710      	adds	r7, #16
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}
	...

08002f48 <main>:
static pQueueComm pQComm;



int main(void)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b082      	sub	sp, #8
 8002f4c:	af02      	add	r7, sp, #8
	prvClockCoreInit();
 8002f4e:	f000 f887 	bl	8003060 <_Z16prvClockCoreInitv>
	prvCommunicationInit();
 8002f52:	f000 f8df 	bl	8003114 <_Z20prvCommunicationInitv>
	GPIOC->CRL|= 0x4<<16;
 8002f56:	4a36      	ldr	r2, [pc, #216]	; (8003030 <main+0xe8>)
 8002f58:	4b35      	ldr	r3, [pc, #212]	; (8003030 <main+0xe8>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f60:	6013      	str	r3, [r2, #0]
	RTask1.xCommRX=xQueueCreate(QUEUE_SIZE, sizeof(pack));
 8002f62:	2200      	movs	r2, #0
 8002f64:	210d      	movs	r1, #13
 8002f66:	2001      	movs	r0, #1
 8002f68:	f7fd fc08 	bl	800077c <xQueueGenericCreate>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	4b31      	ldr	r3, [pc, #196]	; (8003034 <main+0xec>)
 8002f70:	611a      	str	r2, [r3, #16]
	RTask1.xCommTX=xQueueCreate(QUEUE_SIZE, sizeof(pack));
 8002f72:	2200      	movs	r2, #0
 8002f74:	210d      	movs	r1, #13
 8002f76:	2001      	movs	r0, #1
 8002f78:	f7fd fc00 	bl	800077c <xQueueGenericCreate>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	4b2d      	ldr	r3, [pc, #180]	; (8003034 <main+0xec>)
 8002f80:	615a      	str	r2, [r3, #20]
	RTask2.xCommRX=xQueueCreate(QUEUE_SIZE, sizeof(pack));
 8002f82:	2200      	movs	r2, #0
 8002f84:	210d      	movs	r1, #13
 8002f86:	2001      	movs	r0, #1
 8002f88:	f7fd fbf8 	bl	800077c <xQueueGenericCreate>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	4b2a      	ldr	r3, [pc, #168]	; (8003038 <main+0xf0>)
 8002f90:	611a      	str	r2, [r3, #16]
	RTask2.xCommTX=xQueueCreate(QUEUE_SIZE, sizeof(pack));
 8002f92:	2200      	movs	r2, #0
 8002f94:	210d      	movs	r1, #13
 8002f96:	2001      	movs	r0, #1
 8002f98:	f7fd fbf0 	bl	800077c <xQueueGenericCreate>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	4b26      	ldr	r3, [pc, #152]	; (8003038 <main+0xf0>)
 8002fa0:	615a      	str	r2, [r3, #20]
	pQComm.a1RX=RTask1.xCommRX;
 8002fa2:	4b24      	ldr	r3, [pc, #144]	; (8003034 <main+0xec>)
 8002fa4:	691b      	ldr	r3, [r3, #16]
 8002fa6:	4a25      	ldr	r2, [pc, #148]	; (800303c <main+0xf4>)
 8002fa8:	6053      	str	r3, [r2, #4]
	pQComm.a1TX = RTask1.xCommTX;
 8002faa:	4b22      	ldr	r3, [pc, #136]	; (8003034 <main+0xec>)
 8002fac:	695b      	ldr	r3, [r3, #20]
 8002fae:	4a23      	ldr	r2, [pc, #140]	; (800303c <main+0xf4>)
 8002fb0:	6013      	str	r3, [r2, #0]
	pQComm.a2RX = RTask2.xCommRX;
 8002fb2:	4b21      	ldr	r3, [pc, #132]	; (8003038 <main+0xf0>)
 8002fb4:	691b      	ldr	r3, [r3, #16]
 8002fb6:	4a21      	ldr	r2, [pc, #132]	; (800303c <main+0xf4>)
 8002fb8:	60d3      	str	r3, [r2, #12]
	pQComm.a2TX = RTask2.xCommTX;
 8002fba:	4b1f      	ldr	r3, [pc, #124]	; (8003038 <main+0xf0>)
 8002fbc:	695b      	ldr	r3, [r3, #20]
 8002fbe:	4a1f      	ldr	r2, [pc, #124]	; (800303c <main+0xf4>)
 8002fc0:	6093      	str	r3, [r2, #8]

//xTaskCreate(ATaskCanBus, "CAN Task",  100, NULL, tskIDLE_PRIORITY,  NULL);
	xTaskCreate(ARadioTask, "RF Task1",  500,(void*) &RTask1 ,2,  NULL);
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	9301      	str	r3, [sp, #4]
 8002fc6:	2302      	movs	r3, #2
 8002fc8:	9300      	str	r3, [sp, #0]
 8002fca:	4b1a      	ldr	r3, [pc, #104]	; (8003034 <main+0xec>)
 8002fcc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002fd0:	491b      	ldr	r1, [pc, #108]	; (8003040 <main+0xf8>)
 8002fd2:	481c      	ldr	r0, [pc, #112]	; (8003044 <main+0xfc>)
 8002fd4:	f7fd fffa 	bl	8000fcc <xTaskCreate>
	xTaskCreate(ARadioTaskS, "RF Task2",  500,(void*) &RTask2 ,2,  NULL);
 8002fd8:	2300      	movs	r3, #0
 8002fda:	9301      	str	r3, [sp, #4]
 8002fdc:	2302      	movs	r3, #2
 8002fde:	9300      	str	r3, [sp, #0]
 8002fe0:	4b15      	ldr	r3, [pc, #84]	; (8003038 <main+0xf0>)
 8002fe2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002fe6:	4918      	ldr	r1, [pc, #96]	; (8003048 <main+0x100>)
 8002fe8:	4818      	ldr	r0, [pc, #96]	; (800304c <main+0x104>)
 8002fea:	f7fd ffef 	bl	8000fcc <xTaskCreate>
	//delete RTask1;
	xTaskCreate(run1Task, "Run1 Task",  100, NULL,2,  NULL);
 8002fee:	2300      	movs	r3, #0
 8002ff0:	9301      	str	r3, [sp, #4]
 8002ff2:	2302      	movs	r3, #2
 8002ff4:	9300      	str	r3, [sp, #0]
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	2264      	movs	r2, #100	; 0x64
 8002ffa:	4915      	ldr	r1, [pc, #84]	; (8003050 <main+0x108>)
 8002ffc:	4815      	ldr	r0, [pc, #84]	; (8003054 <main+0x10c>)
 8002ffe:	f7fd ffe5 	bl	8000fcc <xTaskCreate>
	xTaskCreate(run1Task, "Run2 Task",  100, NULL,2,  NULL);
 8003002:	2300      	movs	r3, #0
 8003004:	9301      	str	r3, [sp, #4]
 8003006:	2302      	movs	r3, #2
 8003008:	9300      	str	r3, [sp, #0]
 800300a:	2300      	movs	r3, #0
 800300c:	2264      	movs	r2, #100	; 0x64
 800300e:	4912      	ldr	r1, [pc, #72]	; (8003058 <main+0x110>)
 8003010:	4810      	ldr	r0, [pc, #64]	; (8003054 <main+0x10c>)
 8003012:	f7fd ffdb 	bl	8000fcc <xTaskCreate>
	xTaskCreate(aTaskUart, "Run2 Task",  100, &pQComm,2,  NULL);
 8003016:	2300      	movs	r3, #0
 8003018:	9301      	str	r3, [sp, #4]
 800301a:	2302      	movs	r3, #2
 800301c:	9300      	str	r3, [sp, #0]
 800301e:	4b07      	ldr	r3, [pc, #28]	; (800303c <main+0xf4>)
 8003020:	2264      	movs	r2, #100	; 0x64
 8003022:	490d      	ldr	r1, [pc, #52]	; (8003058 <main+0x110>)
 8003024:	480d      	ldr	r0, [pc, #52]	; (800305c <main+0x114>)
 8003026:	f7fd ffd1 	bl	8000fcc <xTaskCreate>
	vTaskStartScheduler();
 800302a:	f7fe f935 	bl	8001298 <vTaskStartScheduler>



  while (1)
 800302e:	e7fe      	b.n	800302e <main+0xe6>
 8003030:	40011000 	.word	0x40011000
 8003034:	20000034 	.word	0x20000034
 8003038:	20000050 	.word	0x20000050
 800303c:	200001f8 	.word	0x200001f8
 8003040:	080037fc 	.word	0x080037fc
 8003044:	0800229d 	.word	0x0800229d
 8003048:	08003808 	.word	0x08003808
 800304c:	08002331 	.word	0x08002331
 8003050:	08003814 	.word	0x08003814
 8003054:	08003151 	.word	0x08003151
 8003058:	08003820 	.word	0x08003820
 800305c:	08003381 	.word	0x08003381

08003060 <_Z16prvClockCoreInitv>:
  }
}

//core  clock init function, this a critical function
void prvClockCoreInit (void)
{
 8003060:	b480      	push	{r7}
 8003062:	af00      	add	r7, sp, #0
	FLASH->ACR |= FLASH_ACR_LATENCY_2;// flash latency delay 2t
 8003064:	4a29      	ldr	r2, [pc, #164]	; (800310c <_Z16prvClockCoreInitv+0xac>)
 8003066:	4b29      	ldr	r3, [pc, #164]	; (800310c <_Z16prvClockCoreInitv+0xac>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f043 0302 	orr.w	r3, r3, #2
 800306e:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= FLASH_ACR_PRFTBE;// Perfech enable
 8003070:	4a26      	ldr	r2, [pc, #152]	; (800310c <_Z16prvClockCoreInitv+0xac>)
 8003072:	4b26      	ldr	r3, [pc, #152]	; (800310c <_Z16prvClockCoreInitv+0xac>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f043 0310 	orr.w	r3, r3, #16
 800307a:	6013      	str	r3, [r2, #0]
	RCC->CFGR|=(0xC<<18);// set mul x14
 800307c:	4a24      	ldr	r2, [pc, #144]	; (8003110 <_Z16prvClockCoreInitv+0xb0>)
 800307e:	4b24      	ldr	r3, [pc, #144]	; (8003110 <_Z16prvClockCoreInitv+0xb0>)
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8003086:	6053      	str	r3, [r2, #4]
	RCC->CFGR&=~0x00010000; // set pll clk hsi div 2
 8003088:	4a21      	ldr	r2, [pc, #132]	; (8003110 <_Z16prvClockCoreInitv+0xb0>)
 800308a:	4b21      	ldr	r3, [pc, #132]	; (8003110 <_Z16prvClockCoreInitv+0xb0>)
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003092:	6053      	str	r3, [r2, #4]
	RCC->CFGR&=0xfffffffc;
 8003094:	4a1e      	ldr	r2, [pc, #120]	; (8003110 <_Z16prvClockCoreInitv+0xb0>)
 8003096:	4b1e      	ldr	r3, [pc, #120]	; (8003110 <_Z16prvClockCoreInitv+0xb0>)
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	f023 0303 	bic.w	r3, r3, #3
 800309e:	6053      	str	r3, [r2, #4]
	RCC->CFGR|=0x2;// use pll1 from clock
 80030a0:	4a1b      	ldr	r2, [pc, #108]	; (8003110 <_Z16prvClockCoreInitv+0xb0>)
 80030a2:	4b1b      	ldr	r3, [pc, #108]	; (8003110 <_Z16prvClockCoreInitv+0xb0>)
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	f043 0302 	orr.w	r3, r3, #2
 80030aa:	6053      	str	r3, [r2, #4]
	RCC->CR|=0x1000000;// enable pll
 80030ac:	4a18      	ldr	r2, [pc, #96]	; (8003110 <_Z16prvClockCoreInitv+0xb0>)
 80030ae:	4b18      	ldr	r3, [pc, #96]	; (8003110 <_Z16prvClockCoreInitv+0xb0>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030b6:	6013      	str	r3, [r2, #0]
	RCC->CFGR|=(0<<13); //APB2 no div
 80030b8:	4a15      	ldr	r2, [pc, #84]	; (8003110 <_Z16prvClockCoreInitv+0xb0>)
 80030ba:	4b15      	ldr	r3, [pc, #84]	; (8003110 <_Z16prvClockCoreInitv+0xb0>)
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	6053      	str	r3, [r2, #4]
	RCC->CFGR|=(4<<10);  // APB1 /2 28  MHz
 80030c0:	4a13      	ldr	r2, [pc, #76]	; (8003110 <_Z16prvClockCoreInitv+0xb0>)
 80030c2:	4b13      	ldr	r3, [pc, #76]	; (8003110 <_Z16prvClockCoreInitv+0xb0>)
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80030ca:	6053      	str	r3, [r2, #4]
	RCC->CFGR|=(0<<7); // AHB no div
 80030cc:	4a10      	ldr	r2, [pc, #64]	; (8003110 <_Z16prvClockCoreInitv+0xb0>)
 80030ce:	4b10      	ldr	r3, [pc, #64]	; (8003110 <_Z16prvClockCoreInitv+0xb0>)
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	6053      	str	r3, [r2, #4]
	while(!(RCC->CR & RCC_CR_PLLRDY));// wait stabilize pll
 80030d4:	4b0e      	ldr	r3, [pc, #56]	; (8003110 <_Z16prvClockCoreInitv+0xb0>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030dc:	2b00      	cmp	r3, #0
 80030de:	bf0c      	ite	eq
 80030e0:	2301      	moveq	r3, #1
 80030e2:	2300      	movne	r3, #0
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d000      	beq.n	80030ec <_Z16prvClockCoreInitv+0x8c>
 80030ea:	e7f3      	b.n	80030d4 <_Z16prvClockCoreInitv+0x74>
	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL));//56 Mhz
 80030ec:	4b08      	ldr	r3, [pc, #32]	; (8003110 <_Z16prvClockCoreInitv+0xb0>)
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	f003 0308 	and.w	r3, r3, #8
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	bf0c      	ite	eq
 80030f8:	2301      	moveq	r3, #1
 80030fa:	2300      	movne	r3, #0
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d000      	beq.n	8003104 <_Z16prvClockCoreInitv+0xa4>
 8003102:	e7f3      	b.n	80030ec <_Z16prvClockCoreInitv+0x8c>
	/*RCC->APB1ENR=RCC_APB1ENR_CAN1EN;
		RCC->APB2ENR=RCC_APB2ENR_TIM1EN|RCC_APB2ENR_USART1EN;
		RCC->APB2ENR=RCC_APB2ENR_AFIOEN|RCC_APB2ENR_IOPAEN|RCC_APB2ENR_IOPBEN|RCC_APB2ENR_IOPCEN|
		RCC_APB2ENR_TIM1EN|RCC_APB2ENR_ADC1EN;// enable clk pereph here
		*/
}
 8003104:	bf00      	nop
 8003106:	46bd      	mov	sp, r7
 8003108:	bc80      	pop	{r7}
 800310a:	4770      	bx	lr
 800310c:	40022000 	.word	0x40022000
 8003110:	40021000 	.word	0x40021000

08003114 <_Z20prvCommunicationInitv>:

void prvCommunicationInit(void)
{
 8003114:	b480      	push	{r7}
 8003116:	af00      	add	r7, sp, #0
	//RCC->APB1ENR|=RCC_APB1ENR_CAN1EN; //CAN clk EN
	RCC->APB2ENR|=RCC_APB2ENR_USART1EN; //UART1 clk EN
 8003118:	4a0b      	ldr	r2, [pc, #44]	; (8003148 <_Z20prvCommunicationInitv+0x34>)
 800311a:	4b0b      	ldr	r3, [pc, #44]	; (8003148 <_Z20prvCommunicationInitv+0x34>)
 800311c:	699b      	ldr	r3, [r3, #24]
 800311e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003122:	6193      	str	r3, [r2, #24]
	// uart init definition
	USART1->BRR=((0x1e<<4)|4);//115200
 8003124:	4b09      	ldr	r3, [pc, #36]	; (800314c <_Z20prvCommunicationInitv+0x38>)
 8003126:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800312a:	811a      	strh	r2, [r3, #8]
	USART1->CR1|=USART_CR1_RE | USART_CR1_TE | USART_CR1_UE;
 800312c:	4a07      	ldr	r2, [pc, #28]	; (800314c <_Z20prvCommunicationInitv+0x38>)
 800312e:	4b07      	ldr	r3, [pc, #28]	; (800314c <_Z20prvCommunicationInitv+0x38>)
 8003130:	899b      	ldrh	r3, [r3, #12]
 8003132:	b29b      	uxth	r3, r3
 8003134:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003138:	f043 030c 	orr.w	r3, r3, #12
 800313c:	b29b      	uxth	r3, r3
 800313e:	8193      	strh	r3, [r2, #12]
	/*RCC->APB2ENR|=RCC_APB2ENR_SPI1EN  ;
	SPI1->CR1=0;
	SPI1->CR1=(0x6<<3)|SPI_CR1_MSTR; // clock div 128(56M/128), SPI is a master mode
	SPI1->CR1|=SPI_CR1_SPE;*/

}
 8003140:	bf00      	nop
 8003142:	46bd      	mov	sp, r7
 8003144:	bc80      	pop	{r7}
 8003146:	4770      	bx	lr
 8003148:	40021000 	.word	0x40021000
 800314c:	40013800 	.word	0x40013800

08003150 <_Z8run1TaskPv>:

void run1Task(void *pvParameters)
{
 8003150:	b480      	push	{r7}
 8003152:	b085      	sub	sp, #20
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
	int x,y;
	for(;;)
	{
		x++;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	3301      	adds	r3, #1
 800315c:	60fb      	str	r3, [r7, #12]
		y=x+y;
 800315e:	68ba      	ldr	r2, [r7, #8]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	4413      	add	r3, r2
 8003164:	60bb      	str	r3, [r7, #8]
		if (x>1000000) x=0;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	4a05      	ldr	r2, [pc, #20]	; (8003180 <_Z8run1TaskPv+0x30>)
 800316a:	4293      	cmp	r3, r2
 800316c:	dd01      	ble.n	8003172 <_Z8run1TaskPv+0x22>
 800316e:	2300      	movs	r3, #0
 8003170:	60fb      	str	r3, [r7, #12]
		if (y>999999)y=0;
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	4a03      	ldr	r2, [pc, #12]	; (8003184 <_Z8run1TaskPv+0x34>)
 8003176:	4293      	cmp	r3, r2
 8003178:	ddee      	ble.n	8003158 <_Z8run1TaskPv+0x8>
 800317a:	2300      	movs	r3, #0
 800317c:	60bb      	str	r3, [r7, #8]
		x++;
 800317e:	e7eb      	b.n	8003158 <_Z8run1TaskPv+0x8>
 8003180:	000f4240 	.word	0x000f4240
 8003184:	000f423f 	.word	0x000f423f

08003188 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003188:	f8df d034 	ldr.w	sp, [pc, #52]	; 80031c0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800318c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800318e:	e003      	b.n	8003198 <LoopCopyDataInit>

08003190 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003190:	4b0c      	ldr	r3, [pc, #48]	; (80031c4 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8003192:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003194:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003196:	3104      	adds	r1, #4

08003198 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003198:	480b      	ldr	r0, [pc, #44]	; (80031c8 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 800319a:	4b0c      	ldr	r3, [pc, #48]	; (80031cc <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 800319c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800319e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80031a0:	d3f6      	bcc.n	8003190 <CopyDataInit>
	ldr	r2, =_sbss
 80031a2:	4a0b      	ldr	r2, [pc, #44]	; (80031d0 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 80031a4:	e002      	b.n	80031ac <LoopFillZerobss>

080031a6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80031a6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80031a8:	f842 3b04 	str.w	r3, [r2], #4

080031ac <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80031ac:	4b09      	ldr	r3, [pc, #36]	; (80031d4 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 80031ae:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80031b0:	d3f9      	bcc.n	80031a6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80031b2:	f000 f82b 	bl	800320c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80031b6:	f000 f9ad 	bl	8003514 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80031ba:	f7ff fec5 	bl	8002f48 <main>
	bx	lr
 80031be:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80031c0:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 80031c4:	08003834 	.word	0x08003834
	ldr	r0, =_sdata
 80031c8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80031cc:	200000d0 	.word	0x200000d0
	ldr	r2, =_sbss
 80031d0:	200000d0 	.word	0x200000d0
	ldr	r3, = _ebss
 80031d4:	2000021c 	.word	0x2000021c

080031d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80031d8:	e7fe      	b.n	80031d8 <ADC1_2_IRQHandler>

080031da <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80031da:	b480      	push	{r7}
 80031dc:	af00      	add	r7, sp, #0
}
 80031de:	bf00      	nop
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bc80      	pop	{r7}
 80031e4:	4770      	bx	lr

080031e6 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80031e6:	b480      	push	{r7}
 80031e8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80031ea:	e7fe      	b.n	80031ea <HardFault_Handler+0x4>

080031ec <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80031ec:	b480      	push	{r7}
 80031ee:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80031f0:	e7fe      	b.n	80031f0 <MemManage_Handler+0x4>

080031f2 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80031f2:	b480      	push	{r7}
 80031f4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80031f6:	e7fe      	b.n	80031f6 <BusFault_Handler+0x4>

080031f8 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80031f8:	b480      	push	{r7}
 80031fa:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80031fc:	e7fe      	b.n	80031fc <UsageFault_Handler+0x4>

080031fe <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80031fe:	b480      	push	{r7}
 8003200:	af00      	add	r7, sp, #0
}
 8003202:	bf00      	nop
 8003204:	46bd      	mov	sp, r7
 8003206:	bc80      	pop	{r7}
 8003208:	4770      	bx	lr
	...

0800320c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003210:	4a15      	ldr	r2, [pc, #84]	; (8003268 <SystemInit+0x5c>)
 8003212:	4b15      	ldr	r3, [pc, #84]	; (8003268 <SystemInit+0x5c>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f043 0301 	orr.w	r3, r3, #1
 800321a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 800321c:	4912      	ldr	r1, [pc, #72]	; (8003268 <SystemInit+0x5c>)
 800321e:	4b12      	ldr	r3, [pc, #72]	; (8003268 <SystemInit+0x5c>)
 8003220:	685a      	ldr	r2, [r3, #4]
 8003222:	4b12      	ldr	r3, [pc, #72]	; (800326c <SystemInit+0x60>)
 8003224:	4013      	ands	r3, r2
 8003226:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003228:	4a0f      	ldr	r2, [pc, #60]	; (8003268 <SystemInit+0x5c>)
 800322a:	4b0f      	ldr	r3, [pc, #60]	; (8003268 <SystemInit+0x5c>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003232:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003236:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003238:	4a0b      	ldr	r2, [pc, #44]	; (8003268 <SystemInit+0x5c>)
 800323a:	4b0b      	ldr	r3, [pc, #44]	; (8003268 <SystemInit+0x5c>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003242:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8003244:	4a08      	ldr	r2, [pc, #32]	; (8003268 <SystemInit+0x5c>)
 8003246:	4b08      	ldr	r3, [pc, #32]	; (8003268 <SystemInit+0x5c>)
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800324e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8003250:	4b05      	ldr	r3, [pc, #20]	; (8003268 <SystemInit+0x5c>)
 8003252:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8003256:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8003258:	f000 f80c 	bl	8003274 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800325c:	4b04      	ldr	r3, [pc, #16]	; (8003270 <SystemInit+0x64>)
 800325e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003262:	609a      	str	r2, [r3, #8]
#endif 
}
 8003264:	bf00      	nop
 8003266:	bd80      	pop	{r7, pc}
 8003268:	40021000 	.word	0x40021000
 800326c:	f8ff0000 	.word	0xf8ff0000
 8003270:	e000ed00 	.word	0xe000ed00

08003274 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_36MHz
  SetSysClockTo36();
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
 8003278:	f000 f802 	bl	8003280 <SetSysClockTo56>
  SetSysClockTo72();
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 800327c:	bf00      	nop
 800327e:	bd80      	pop	{r7, pc}

08003280 <SetSysClockTo56>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo56(void)
{
 8003280:	b480      	push	{r7}
 8003282:	b083      	sub	sp, #12
 8003284:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8003286:	2300      	movs	r3, #0
 8003288:	607b      	str	r3, [r7, #4]
 800328a:	2300      	movs	r3, #0
 800328c:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/   
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800328e:	4a3a      	ldr	r2, [pc, #232]	; (8003378 <SetSysClockTo56+0xf8>)
 8003290:	4b39      	ldr	r3, [pc, #228]	; (8003378 <SetSysClockTo56+0xf8>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003298:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800329a:	4b37      	ldr	r3, [pc, #220]	; (8003378 <SetSysClockTo56+0xf8>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032a2:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	3301      	adds	r3, #1
 80032a8:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d103      	bne.n	80032b8 <SetSysClockTo56+0x38>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80032b6:	d1f0      	bne.n	800329a <SetSysClockTo56+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80032b8:	4b2f      	ldr	r3, [pc, #188]	; (8003378 <SetSysClockTo56+0xf8>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d002      	beq.n	80032ca <SetSysClockTo56+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80032c4:	2301      	movs	r3, #1
 80032c6:	603b      	str	r3, [r7, #0]
 80032c8:	e001      	b.n	80032ce <SetSysClockTo56+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80032ca:	2300      	movs	r3, #0
 80032cc:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d14b      	bne.n	800336c <SetSysClockTo56+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80032d4:	4a29      	ldr	r2, [pc, #164]	; (800337c <SetSysClockTo56+0xfc>)
 80032d6:	4b29      	ldr	r3, [pc, #164]	; (800337c <SetSysClockTo56+0xfc>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f043 0310 	orr.w	r3, r3, #16
 80032de:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80032e0:	4a26      	ldr	r2, [pc, #152]	; (800337c <SetSysClockTo56+0xfc>)
 80032e2:	4b26      	ldr	r3, [pc, #152]	; (800337c <SetSysClockTo56+0xfc>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f023 0303 	bic.w	r3, r3, #3
 80032ea:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 80032ec:	4a23      	ldr	r2, [pc, #140]	; (800337c <SetSysClockTo56+0xfc>)
 80032ee:	4b23      	ldr	r3, [pc, #140]	; (800337c <SetSysClockTo56+0xfc>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f043 0302 	orr.w	r3, r3, #2
 80032f6:	6013      	str	r3, [r2, #0]
 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80032f8:	4a1f      	ldr	r2, [pc, #124]	; (8003378 <SetSysClockTo56+0xf8>)
 80032fa:	4b1f      	ldr	r3, [pc, #124]	; (8003378 <SetSysClockTo56+0xf8>)
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8003300:	4a1d      	ldr	r2, [pc, #116]	; (8003378 <SetSysClockTo56+0xf8>)
 8003302:	4b1d      	ldr	r3, [pc, #116]	; (8003378 <SetSysClockTo56+0xf8>)
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8003308:	4a1b      	ldr	r2, [pc, #108]	; (8003378 <SetSysClockTo56+0xf8>)
 800330a:	4b1b      	ldr	r3, [pc, #108]	; (8003378 <SetSysClockTo56+0xf8>)
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003312:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL7); 
#else     
    /* PLL configuration: PLLCLK = HSE * 7 = 56 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 8003314:	4a18      	ldr	r2, [pc, #96]	; (8003378 <SetSysClockTo56+0xf8>)
 8003316:	4b18      	ldr	r3, [pc, #96]	; (8003378 <SetSysClockTo56+0xf8>)
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800331e:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL7);
 8003320:	4a15      	ldr	r2, [pc, #84]	; (8003378 <SetSysClockTo56+0xf8>)
 8003322:	4b15      	ldr	r3, [pc, #84]	; (8003378 <SetSysClockTo56+0xf8>)
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	f443 13a8 	orr.w	r3, r3, #1376256	; 0x150000
 800332a:	6053      	str	r3, [r2, #4]

#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 800332c:	4a12      	ldr	r2, [pc, #72]	; (8003378 <SetSysClockTo56+0xf8>)
 800332e:	4b12      	ldr	r3, [pc, #72]	; (8003378 <SetSysClockTo56+0xf8>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003336:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8003338:	bf00      	nop
 800333a:	4b0f      	ldr	r3, [pc, #60]	; (8003378 <SetSysClockTo56+0xf8>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003342:	2b00      	cmp	r3, #0
 8003344:	d0f9      	beq.n	800333a <SetSysClockTo56+0xba>
    {
    }

    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8003346:	4a0c      	ldr	r2, [pc, #48]	; (8003378 <SetSysClockTo56+0xf8>)
 8003348:	4b0b      	ldr	r3, [pc, #44]	; (8003378 <SetSysClockTo56+0xf8>)
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	f023 0303 	bic.w	r3, r3, #3
 8003350:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8003352:	4a09      	ldr	r2, [pc, #36]	; (8003378 <SetSysClockTo56+0xf8>)
 8003354:	4b08      	ldr	r3, [pc, #32]	; (8003378 <SetSysClockTo56+0xf8>)
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	f043 0302 	orr.w	r3, r3, #2
 800335c:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 800335e:	bf00      	nop
 8003360:	4b05      	ldr	r3, [pc, #20]	; (8003378 <SetSysClockTo56+0xf8>)
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	f003 030c 	and.w	r3, r3, #12
 8003368:	2b08      	cmp	r3, #8
 800336a:	d1f9      	bne.n	8003360 <SetSysClockTo56+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  } 
}
 800336c:	bf00      	nop
 800336e:	370c      	adds	r7, #12
 8003370:	46bd      	mov	sp, r7
 8003372:	bc80      	pop	{r7}
 8003374:	4770      	bx	lr
 8003376:	bf00      	nop
 8003378:	40021000 	.word	0x40021000
 800337c:	40022000 	.word	0x40022000

08003380 <_Z9aTaskUartPv>:
#include "stm32f10x.h"
#include "uart_com.h"


void aTaskUart(void * pvParameters)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b08c      	sub	sp, #48	; 0x30
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
	pQueueComm* pQComm = (pQueueComm*)pvParameters;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	62bb      	str	r3, [r7, #40]	; 0x28
	//preset ports
	pack rx;
 800338c:	f107 0318 	add.w	r3, r7, #24
 8003390:	4618      	mov	r0, r3
 8003392:	f7ff f805 	bl	80023a0 <_ZN4packC1Ev>
	pack tx;
 8003396:	f107 0308 	add.w	r3, r7, #8
 800339a:	4618      	mov	r0, r3
 800339c:	f7ff f800 	bl	80023a0 <_ZN4packC1Ev>
	GPIOA->CRH&=~(0xff<<4);
 80033a0:	4a48      	ldr	r2, [pc, #288]	; (80034c4 <_Z9aTaskUartPv+0x144>)
 80033a2:	4b48      	ldr	r3, [pc, #288]	; (80034c4 <_Z9aTaskUartPv+0x144>)
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80033aa:	6053      	str	r3, [r2, #4]
	GPIOA->CRH|=0x49<<4;
 80033ac:	4a45      	ldr	r2, [pc, #276]	; (80034c4 <_Z9aTaskUartPv+0x144>)
 80033ae:	4b45      	ldr	r3, [pc, #276]	; (80034c4 <_Z9aTaskUartPv+0x144>)
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f443 6392 	orr.w	r3, r3, #1168	; 0x490
 80033b6:	6053      	str	r3, [r2, #4]
	RCC->APB2ENR|=RCC_APB2ENR_USART1EN;
 80033b8:	4a43      	ldr	r2, [pc, #268]	; (80034c8 <_Z9aTaskUartPv+0x148>)
 80033ba:	4b43      	ldr	r3, [pc, #268]	; (80034c8 <_Z9aTaskUartPv+0x148>)
 80033bc:	699b      	ldr	r3, [r3, #24]
 80033be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033c2:	6193      	str	r3, [r2, #24]
	USART1->BRR=((0x1e<<4)|4);//115200
 80033c4:	4b41      	ldr	r3, [pc, #260]	; (80034cc <_Z9aTaskUartPv+0x14c>)
 80033c6:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 80033ca:	811a      	strh	r2, [r3, #8]
	USART1->CR1|=USART_CR1_RE | USART_CR1_TE | USART_CR1_UE;
 80033cc:	4a3f      	ldr	r2, [pc, #252]	; (80034cc <_Z9aTaskUartPv+0x14c>)
 80033ce:	4b3f      	ldr	r3, [pc, #252]	; (80034cc <_Z9aTaskUartPv+0x14c>)
 80033d0:	899b      	ldrh	r3, [r3, #12]
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80033d8:	f043 030c 	orr.w	r3, r3, #12
 80033dc:	b29b      	uxth	r3, r3
 80033de:	8193      	strh	r3, [r2, #12]
	tx.addrdst=137;
 80033e0:	2389      	movs	r3, #137	; 0x89
 80033e2:	727b      	strb	r3, [r7, #9]
	tx.bLeng=10;
 80033e4:	230a      	movs	r3, #10
 80033e6:	723b      	strb	r3, [r7, #8]
	tx.addrsrc=255;
 80033e8:	23ff      	movs	r3, #255	; 0xff
 80033ea:	72bb      	strb	r3, [r7, #10]
	tx.crc8d=255;
 80033ec:	23ff      	movs	r3, #255	; 0xff
 80033ee:	747b      	strb	r3, [r7, #17]
	tx.data[0]=255;
 80033f0:	23ff      	movs	r3, #255	; 0xff
 80033f2:	72fb      	strb	r3, [r7, #11]
	tx.data[1]=255;
 80033f4:	23ff      	movs	r3, #255	; 0xff
 80033f6:	733b      	strb	r3, [r7, #12]
	tx.data[2]=255;
 80033f8:	23ff      	movs	r3, #255	; 0xff
 80033fa:	737b      	strb	r3, [r7, #13]
	tx.data[3]=255;
 80033fc:	23ff      	movs	r3, #255	; 0xff
 80033fe:	73bb      	strb	r3, [r7, #14]
	tx.data[4]=255;
 8003400:	23ff      	movs	r3, #255	; 0xff
 8003402:	73fb      	strb	r3, [r7, #15]
	tx.data[5]=255;
 8003404:	23ff      	movs	r3, #255	; 0xff
 8003406:	743b      	strb	r3, [r7, #16]
	tx.rssi=255;
 8003408:	23ff      	movs	r3, #255	; 0xff
 800340a:	74bb      	strb	r3, [r7, #18]
	while(1)
	{
		vTaskDelay(50 / portTICK_PERIOD_MS);
 800340c:	2032      	movs	r0, #50	; 0x32
 800340e:	f7fd ff0f 	bl	8001230 <vTaskDelay>
		//USART1->DR= 0x30;
		if(uxQueueSpacesAvailable(pQComm->a2TX))
 8003412:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	4618      	mov	r0, r3
 8003418:	f7fd fc72 	bl	8000d00 <uxQueueSpacesAvailable>
 800341c:	4603      	mov	r3, r0
 800341e:	2b00      	cmp	r3, #0
 8003420:	bf14      	ite	ne
 8003422:	2301      	movne	r3, #1
 8003424:	2300      	moveq	r3, #0
 8003426:	b2db      	uxtb	r3, r3
 8003428:	2b00      	cmp	r3, #0
 800342a:	d007      	beq.n	800343c <_Z9aTaskUartPv+0xbc>
		{
			xQueueSend(pQComm->a2TX,&tx,3);
 800342c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800342e:	6898      	ldr	r0, [r3, #8]
 8003430:	f107 0108 	add.w	r1, r7, #8
 8003434:	2300      	movs	r3, #0
 8003436:	2203      	movs	r2, #3
 8003438:	f7fd f9f4 	bl	8000824 <xQueueGenericSend>
		};
		if(!uxQueueSpacesAvailable(pQComm->a1RX))
 800343c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	4618      	mov	r0, r3
 8003442:	f7fd fc5d 	bl	8000d00 <uxQueueSpacesAvailable>
 8003446:	4603      	mov	r3, r0
 8003448:	2b00      	cmp	r3, #0
 800344a:	bf0c      	ite	eq
 800344c:	2301      	moveq	r3, #1
 800344e:	2300      	movne	r3, #0
 8003450:	b2db      	uxtb	r3, r3
 8003452:	2b00      	cmp	r3, #0
 8003454:	d0da      	beq.n	800340c <_Z9aTaskUartPv+0x8c>
		{
			xQueueReceive( pQComm->a1RX, &rx,0);
 8003456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	f107 0118 	add.w	r1, r7, #24
 800345e:	2200      	movs	r2, #0
 8003460:	4618      	mov	r0, r3
 8003462:	f7fd fb71 	bl	8000b48 <xQueueReceive>
			for( uint32_t i=0; i< sizeof(pack); i++ )
 8003466:	2300      	movs	r3, #0
 8003468:	62fb      	str	r3, [r7, #44]	; 0x2c
 800346a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800346c:	2b0c      	cmp	r3, #12
 800346e:	d818      	bhi.n	80034a2 <_Z9aTaskUartPv+0x122>
			{
				while (!(USART1->SR & USART_SR_TXE));
 8003470:	4b16      	ldr	r3, [pc, #88]	; (80034cc <_Z9aTaskUartPv+0x14c>)
 8003472:	881b      	ldrh	r3, [r3, #0]
 8003474:	b29b      	uxth	r3, r3
 8003476:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800347a:	2b00      	cmp	r3, #0
 800347c:	bf0c      	ite	eq
 800347e:	2301      	moveq	r3, #1
 8003480:	2300      	movne	r3, #0
 8003482:	b2db      	uxtb	r3, r3
 8003484:	2b00      	cmp	r3, #0
 8003486:	d000      	beq.n	800348a <_Z9aTaskUartPv+0x10a>
 8003488:	e7f2      	b.n	8003470 <_Z9aTaskUartPv+0xf0>
				USART1->DR=*(((uint8_t*)&rx + i));
 800348a:	4910      	ldr	r1, [pc, #64]	; (80034cc <_Z9aTaskUartPv+0x14c>)
 800348c:	f107 0218 	add.w	r2, r7, #24
 8003490:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003492:	4413      	add	r3, r2
 8003494:	781b      	ldrb	r3, [r3, #0]
 8003496:	b29b      	uxth	r3, r3
 8003498:	808b      	strh	r3, [r1, #4]
			for( uint32_t i=0; i< sizeof(pack); i++ )
 800349a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800349c:	3301      	adds	r3, #1
 800349e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80034a0:	e7e3      	b.n	800346a <_Z9aTaskUartPv+0xea>
			}
			while (!(USART1->SR & USART_SR_TXE));
 80034a2:	4b0a      	ldr	r3, [pc, #40]	; (80034cc <_Z9aTaskUartPv+0x14c>)
 80034a4:	881b      	ldrh	r3, [r3, #0]
 80034a6:	b29b      	uxth	r3, r3
 80034a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	bf0c      	ite	eq
 80034b0:	2301      	moveq	r3, #1
 80034b2:	2300      	movne	r3, #0
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d000      	beq.n	80034bc <_Z9aTaskUartPv+0x13c>
 80034ba:	e7f2      	b.n	80034a2 <_Z9aTaskUartPv+0x122>
			USART1->DR=0xd;
 80034bc:	4b03      	ldr	r3, [pc, #12]	; (80034cc <_Z9aTaskUartPv+0x14c>)
 80034be:	220d      	movs	r2, #13
 80034c0:	809a      	strh	r2, [r3, #4]
		}
	}
 80034c2:	e7a3      	b.n	800340c <_Z9aTaskUartPv+0x8c>
 80034c4:	40010800 	.word	0x40010800
 80034c8:	40021000 	.word	0x40021000
 80034cc:	40013800 	.word	0x40013800

080034d0 <_Znwj>:
 80034d0:	b510      	push	{r4, lr}
 80034d2:	2800      	cmp	r0, #0
 80034d4:	bf14      	ite	ne
 80034d6:	4604      	movne	r4, r0
 80034d8:	2401      	moveq	r4, #1
 80034da:	4620      	mov	r0, r4
 80034dc:	f000 f83e 	bl	800355c <malloc>
 80034e0:	b930      	cbnz	r0, 80034f0 <_Znwj+0x20>
 80034e2:	f000 f807 	bl	80034f4 <_ZSt15get_new_handlerv>
 80034e6:	b908      	cbnz	r0, 80034ec <_Znwj+0x1c>
 80034e8:	f000 f80c 	bl	8003504 <abort>
 80034ec:	4780      	blx	r0
 80034ee:	e7f4      	b.n	80034da <_Znwj+0xa>
 80034f0:	bd10      	pop	{r4, pc}
	...

080034f4 <_ZSt15get_new_handlerv>:
 80034f4:	4b02      	ldr	r3, [pc, #8]	; (8003500 <_ZSt15get_new_handlerv+0xc>)
 80034f6:	6818      	ldr	r0, [r3, #0]
 80034f8:	f3bf 8f5b 	dmb	ish
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop
 8003500:	20000208 	.word	0x20000208

08003504 <abort>:
 8003504:	b508      	push	{r3, lr}
 8003506:	2006      	movs	r0, #6
 8003508:	f000 f926 	bl	8003758 <raise>
 800350c:	2001      	movs	r0, #1
 800350e:	f000 f95f 	bl	80037d0 <_exit>
	...

08003514 <__libc_init_array>:
 8003514:	b570      	push	{r4, r5, r6, lr}
 8003516:	2500      	movs	r5, #0
 8003518:	4e0c      	ldr	r6, [pc, #48]	; (800354c <__libc_init_array+0x38>)
 800351a:	4c0d      	ldr	r4, [pc, #52]	; (8003550 <__libc_init_array+0x3c>)
 800351c:	1ba4      	subs	r4, r4, r6
 800351e:	10a4      	asrs	r4, r4, #2
 8003520:	42a5      	cmp	r5, r4
 8003522:	d109      	bne.n	8003538 <__libc_init_array+0x24>
 8003524:	f000 f956 	bl	80037d4 <_init>
 8003528:	2500      	movs	r5, #0
 800352a:	4e0a      	ldr	r6, [pc, #40]	; (8003554 <__libc_init_array+0x40>)
 800352c:	4c0a      	ldr	r4, [pc, #40]	; (8003558 <__libc_init_array+0x44>)
 800352e:	1ba4      	subs	r4, r4, r6
 8003530:	10a4      	asrs	r4, r4, #2
 8003532:	42a5      	cmp	r5, r4
 8003534:	d105      	bne.n	8003542 <__libc_init_array+0x2e>
 8003536:	bd70      	pop	{r4, r5, r6, pc}
 8003538:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800353c:	4798      	blx	r3
 800353e:	3501      	adds	r5, #1
 8003540:	e7ee      	b.n	8003520 <__libc_init_array+0xc>
 8003542:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003546:	4798      	blx	r3
 8003548:	3501      	adds	r5, #1
 800354a:	e7f2      	b.n	8003532 <__libc_init_array+0x1e>
 800354c:	0800382c 	.word	0x0800382c
 8003550:	0800382c 	.word	0x0800382c
 8003554:	0800382c 	.word	0x0800382c
 8003558:	08003830 	.word	0x08003830

0800355c <malloc>:
 800355c:	4b02      	ldr	r3, [pc, #8]	; (8003568 <malloc+0xc>)
 800355e:	4601      	mov	r1, r0
 8003560:	6818      	ldr	r0, [r3, #0]
 8003562:	f000 b863 	b.w	800362c <_malloc_r>
 8003566:	bf00      	nop
 8003568:	2000006c 	.word	0x2000006c

0800356c <free>:
 800356c:	4b02      	ldr	r3, [pc, #8]	; (8003578 <free+0xc>)
 800356e:	4601      	mov	r1, r0
 8003570:	6818      	ldr	r0, [r3, #0]
 8003572:	f000 b80f 	b.w	8003594 <_free_r>
 8003576:	bf00      	nop
 8003578:	2000006c 	.word	0x2000006c

0800357c <memcpy>:
 800357c:	b510      	push	{r4, lr}
 800357e:	1e43      	subs	r3, r0, #1
 8003580:	440a      	add	r2, r1
 8003582:	4291      	cmp	r1, r2
 8003584:	d100      	bne.n	8003588 <memcpy+0xc>
 8003586:	bd10      	pop	{r4, pc}
 8003588:	f811 4b01 	ldrb.w	r4, [r1], #1
 800358c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003590:	e7f7      	b.n	8003582 <memcpy+0x6>
	...

08003594 <_free_r>:
 8003594:	b538      	push	{r3, r4, r5, lr}
 8003596:	4605      	mov	r5, r0
 8003598:	2900      	cmp	r1, #0
 800359a:	d043      	beq.n	8003624 <_free_r+0x90>
 800359c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80035a0:	1f0c      	subs	r4, r1, #4
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	bfb8      	it	lt
 80035a6:	18e4      	addlt	r4, r4, r3
 80035a8:	f000 f8f2 	bl	8003790 <__malloc_lock>
 80035ac:	4a1e      	ldr	r2, [pc, #120]	; (8003628 <_free_r+0x94>)
 80035ae:	6813      	ldr	r3, [r2, #0]
 80035b0:	4610      	mov	r0, r2
 80035b2:	b933      	cbnz	r3, 80035c2 <_free_r+0x2e>
 80035b4:	6063      	str	r3, [r4, #4]
 80035b6:	6014      	str	r4, [r2, #0]
 80035b8:	4628      	mov	r0, r5
 80035ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80035be:	f000 b8e8 	b.w	8003792 <__malloc_unlock>
 80035c2:	42a3      	cmp	r3, r4
 80035c4:	d90b      	bls.n	80035de <_free_r+0x4a>
 80035c6:	6821      	ldr	r1, [r4, #0]
 80035c8:	1862      	adds	r2, r4, r1
 80035ca:	4293      	cmp	r3, r2
 80035cc:	bf01      	itttt	eq
 80035ce:	681a      	ldreq	r2, [r3, #0]
 80035d0:	685b      	ldreq	r3, [r3, #4]
 80035d2:	1852      	addeq	r2, r2, r1
 80035d4:	6022      	streq	r2, [r4, #0]
 80035d6:	6063      	str	r3, [r4, #4]
 80035d8:	6004      	str	r4, [r0, #0]
 80035da:	e7ed      	b.n	80035b8 <_free_r+0x24>
 80035dc:	4613      	mov	r3, r2
 80035de:	685a      	ldr	r2, [r3, #4]
 80035e0:	b10a      	cbz	r2, 80035e6 <_free_r+0x52>
 80035e2:	42a2      	cmp	r2, r4
 80035e4:	d9fa      	bls.n	80035dc <_free_r+0x48>
 80035e6:	6819      	ldr	r1, [r3, #0]
 80035e8:	1858      	adds	r0, r3, r1
 80035ea:	42a0      	cmp	r0, r4
 80035ec:	d10b      	bne.n	8003606 <_free_r+0x72>
 80035ee:	6820      	ldr	r0, [r4, #0]
 80035f0:	4401      	add	r1, r0
 80035f2:	1858      	adds	r0, r3, r1
 80035f4:	4282      	cmp	r2, r0
 80035f6:	6019      	str	r1, [r3, #0]
 80035f8:	d1de      	bne.n	80035b8 <_free_r+0x24>
 80035fa:	6810      	ldr	r0, [r2, #0]
 80035fc:	6852      	ldr	r2, [r2, #4]
 80035fe:	4401      	add	r1, r0
 8003600:	6019      	str	r1, [r3, #0]
 8003602:	605a      	str	r2, [r3, #4]
 8003604:	e7d8      	b.n	80035b8 <_free_r+0x24>
 8003606:	d902      	bls.n	800360e <_free_r+0x7a>
 8003608:	230c      	movs	r3, #12
 800360a:	602b      	str	r3, [r5, #0]
 800360c:	e7d4      	b.n	80035b8 <_free_r+0x24>
 800360e:	6820      	ldr	r0, [r4, #0]
 8003610:	1821      	adds	r1, r4, r0
 8003612:	428a      	cmp	r2, r1
 8003614:	bf01      	itttt	eq
 8003616:	6811      	ldreq	r1, [r2, #0]
 8003618:	6852      	ldreq	r2, [r2, #4]
 800361a:	1809      	addeq	r1, r1, r0
 800361c:	6021      	streq	r1, [r4, #0]
 800361e:	6062      	str	r2, [r4, #4]
 8003620:	605c      	str	r4, [r3, #4]
 8003622:	e7c9      	b.n	80035b8 <_free_r+0x24>
 8003624:	bd38      	pop	{r3, r4, r5, pc}
 8003626:	bf00      	nop
 8003628:	2000020c 	.word	0x2000020c

0800362c <_malloc_r>:
 800362c:	b570      	push	{r4, r5, r6, lr}
 800362e:	1ccd      	adds	r5, r1, #3
 8003630:	f025 0503 	bic.w	r5, r5, #3
 8003634:	3508      	adds	r5, #8
 8003636:	2d0c      	cmp	r5, #12
 8003638:	bf38      	it	cc
 800363a:	250c      	movcc	r5, #12
 800363c:	2d00      	cmp	r5, #0
 800363e:	4606      	mov	r6, r0
 8003640:	db01      	blt.n	8003646 <_malloc_r+0x1a>
 8003642:	42a9      	cmp	r1, r5
 8003644:	d903      	bls.n	800364e <_malloc_r+0x22>
 8003646:	230c      	movs	r3, #12
 8003648:	6033      	str	r3, [r6, #0]
 800364a:	2000      	movs	r0, #0
 800364c:	bd70      	pop	{r4, r5, r6, pc}
 800364e:	f000 f89f 	bl	8003790 <__malloc_lock>
 8003652:	4a23      	ldr	r2, [pc, #140]	; (80036e0 <_malloc_r+0xb4>)
 8003654:	6814      	ldr	r4, [r2, #0]
 8003656:	4621      	mov	r1, r4
 8003658:	b991      	cbnz	r1, 8003680 <_malloc_r+0x54>
 800365a:	4c22      	ldr	r4, [pc, #136]	; (80036e4 <_malloc_r+0xb8>)
 800365c:	6823      	ldr	r3, [r4, #0]
 800365e:	b91b      	cbnz	r3, 8003668 <_malloc_r+0x3c>
 8003660:	4630      	mov	r0, r6
 8003662:	f000 f841 	bl	80036e8 <_sbrk_r>
 8003666:	6020      	str	r0, [r4, #0]
 8003668:	4629      	mov	r1, r5
 800366a:	4630      	mov	r0, r6
 800366c:	f000 f83c 	bl	80036e8 <_sbrk_r>
 8003670:	1c43      	adds	r3, r0, #1
 8003672:	d126      	bne.n	80036c2 <_malloc_r+0x96>
 8003674:	230c      	movs	r3, #12
 8003676:	4630      	mov	r0, r6
 8003678:	6033      	str	r3, [r6, #0]
 800367a:	f000 f88a 	bl	8003792 <__malloc_unlock>
 800367e:	e7e4      	b.n	800364a <_malloc_r+0x1e>
 8003680:	680b      	ldr	r3, [r1, #0]
 8003682:	1b5b      	subs	r3, r3, r5
 8003684:	d41a      	bmi.n	80036bc <_malloc_r+0x90>
 8003686:	2b0b      	cmp	r3, #11
 8003688:	d90f      	bls.n	80036aa <_malloc_r+0x7e>
 800368a:	600b      	str	r3, [r1, #0]
 800368c:	18cc      	adds	r4, r1, r3
 800368e:	50cd      	str	r5, [r1, r3]
 8003690:	4630      	mov	r0, r6
 8003692:	f000 f87e 	bl	8003792 <__malloc_unlock>
 8003696:	f104 000b 	add.w	r0, r4, #11
 800369a:	1d23      	adds	r3, r4, #4
 800369c:	f020 0007 	bic.w	r0, r0, #7
 80036a0:	1ac3      	subs	r3, r0, r3
 80036a2:	d01b      	beq.n	80036dc <_malloc_r+0xb0>
 80036a4:	425a      	negs	r2, r3
 80036a6:	50e2      	str	r2, [r4, r3]
 80036a8:	bd70      	pop	{r4, r5, r6, pc}
 80036aa:	428c      	cmp	r4, r1
 80036ac:	bf0b      	itete	eq
 80036ae:	6863      	ldreq	r3, [r4, #4]
 80036b0:	684b      	ldrne	r3, [r1, #4]
 80036b2:	6013      	streq	r3, [r2, #0]
 80036b4:	6063      	strne	r3, [r4, #4]
 80036b6:	bf18      	it	ne
 80036b8:	460c      	movne	r4, r1
 80036ba:	e7e9      	b.n	8003690 <_malloc_r+0x64>
 80036bc:	460c      	mov	r4, r1
 80036be:	6849      	ldr	r1, [r1, #4]
 80036c0:	e7ca      	b.n	8003658 <_malloc_r+0x2c>
 80036c2:	1cc4      	adds	r4, r0, #3
 80036c4:	f024 0403 	bic.w	r4, r4, #3
 80036c8:	42a0      	cmp	r0, r4
 80036ca:	d005      	beq.n	80036d8 <_malloc_r+0xac>
 80036cc:	1a21      	subs	r1, r4, r0
 80036ce:	4630      	mov	r0, r6
 80036d0:	f000 f80a 	bl	80036e8 <_sbrk_r>
 80036d4:	3001      	adds	r0, #1
 80036d6:	d0cd      	beq.n	8003674 <_malloc_r+0x48>
 80036d8:	6025      	str	r5, [r4, #0]
 80036da:	e7d9      	b.n	8003690 <_malloc_r+0x64>
 80036dc:	bd70      	pop	{r4, r5, r6, pc}
 80036de:	bf00      	nop
 80036e0:	2000020c 	.word	0x2000020c
 80036e4:	20000210 	.word	0x20000210

080036e8 <_sbrk_r>:
 80036e8:	b538      	push	{r3, r4, r5, lr}
 80036ea:	2300      	movs	r3, #0
 80036ec:	4c05      	ldr	r4, [pc, #20]	; (8003704 <_sbrk_r+0x1c>)
 80036ee:	4605      	mov	r5, r0
 80036f0:	4608      	mov	r0, r1
 80036f2:	6023      	str	r3, [r4, #0]
 80036f4:	f000 f85e 	bl	80037b4 <_sbrk>
 80036f8:	1c43      	adds	r3, r0, #1
 80036fa:	d102      	bne.n	8003702 <_sbrk_r+0x1a>
 80036fc:	6823      	ldr	r3, [r4, #0]
 80036fe:	b103      	cbz	r3, 8003702 <_sbrk_r+0x1a>
 8003700:	602b      	str	r3, [r5, #0]
 8003702:	bd38      	pop	{r3, r4, r5, pc}
 8003704:	20000218 	.word	0x20000218

08003708 <_raise_r>:
 8003708:	291f      	cmp	r1, #31
 800370a:	b538      	push	{r3, r4, r5, lr}
 800370c:	4604      	mov	r4, r0
 800370e:	460d      	mov	r5, r1
 8003710:	d904      	bls.n	800371c <_raise_r+0x14>
 8003712:	2316      	movs	r3, #22
 8003714:	6003      	str	r3, [r0, #0]
 8003716:	f04f 30ff 	mov.w	r0, #4294967295
 800371a:	bd38      	pop	{r3, r4, r5, pc}
 800371c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800371e:	b112      	cbz	r2, 8003726 <_raise_r+0x1e>
 8003720:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8003724:	b94b      	cbnz	r3, 800373a <_raise_r+0x32>
 8003726:	4620      	mov	r0, r4
 8003728:	f000 f830 	bl	800378c <_getpid_r>
 800372c:	462a      	mov	r2, r5
 800372e:	4601      	mov	r1, r0
 8003730:	4620      	mov	r0, r4
 8003732:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003736:	f000 b817 	b.w	8003768 <_kill_r>
 800373a:	2b01      	cmp	r3, #1
 800373c:	d00a      	beq.n	8003754 <_raise_r+0x4c>
 800373e:	1c59      	adds	r1, r3, #1
 8003740:	d103      	bne.n	800374a <_raise_r+0x42>
 8003742:	2316      	movs	r3, #22
 8003744:	6003      	str	r3, [r0, #0]
 8003746:	2001      	movs	r0, #1
 8003748:	bd38      	pop	{r3, r4, r5, pc}
 800374a:	2400      	movs	r4, #0
 800374c:	4628      	mov	r0, r5
 800374e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8003752:	4798      	blx	r3
 8003754:	2000      	movs	r0, #0
 8003756:	bd38      	pop	{r3, r4, r5, pc}

08003758 <raise>:
 8003758:	4b02      	ldr	r3, [pc, #8]	; (8003764 <raise+0xc>)
 800375a:	4601      	mov	r1, r0
 800375c:	6818      	ldr	r0, [r3, #0]
 800375e:	f7ff bfd3 	b.w	8003708 <_raise_r>
 8003762:	bf00      	nop
 8003764:	2000006c 	.word	0x2000006c

08003768 <_kill_r>:
 8003768:	b538      	push	{r3, r4, r5, lr}
 800376a:	2300      	movs	r3, #0
 800376c:	4c06      	ldr	r4, [pc, #24]	; (8003788 <_kill_r+0x20>)
 800376e:	4605      	mov	r5, r0
 8003770:	4608      	mov	r0, r1
 8003772:	4611      	mov	r1, r2
 8003774:	6023      	str	r3, [r4, #0]
 8003776:	f000 f815 	bl	80037a4 <_kill>
 800377a:	1c43      	adds	r3, r0, #1
 800377c:	d102      	bne.n	8003784 <_kill_r+0x1c>
 800377e:	6823      	ldr	r3, [r4, #0]
 8003780:	b103      	cbz	r3, 8003784 <_kill_r+0x1c>
 8003782:	602b      	str	r3, [r5, #0]
 8003784:	bd38      	pop	{r3, r4, r5, pc}
 8003786:	bf00      	nop
 8003788:	20000218 	.word	0x20000218

0800378c <_getpid_r>:
 800378c:	f000 b802 	b.w	8003794 <_getpid>

08003790 <__malloc_lock>:
 8003790:	4770      	bx	lr

08003792 <__malloc_unlock>:
 8003792:	4770      	bx	lr

08003794 <_getpid>:
 8003794:	2258      	movs	r2, #88	; 0x58
 8003796:	4b02      	ldr	r3, [pc, #8]	; (80037a0 <_getpid+0xc>)
 8003798:	f04f 30ff 	mov.w	r0, #4294967295
 800379c:	601a      	str	r2, [r3, #0]
 800379e:	4770      	bx	lr
 80037a0:	20000218 	.word	0x20000218

080037a4 <_kill>:
 80037a4:	2258      	movs	r2, #88	; 0x58
 80037a6:	4b02      	ldr	r3, [pc, #8]	; (80037b0 <_kill+0xc>)
 80037a8:	f04f 30ff 	mov.w	r0, #4294967295
 80037ac:	601a      	str	r2, [r3, #0]
 80037ae:	4770      	bx	lr
 80037b0:	20000218 	.word	0x20000218

080037b4 <_sbrk>:
 80037b4:	4b04      	ldr	r3, [pc, #16]	; (80037c8 <_sbrk+0x14>)
 80037b6:	4602      	mov	r2, r0
 80037b8:	6819      	ldr	r1, [r3, #0]
 80037ba:	b909      	cbnz	r1, 80037c0 <_sbrk+0xc>
 80037bc:	4903      	ldr	r1, [pc, #12]	; (80037cc <_sbrk+0x18>)
 80037be:	6019      	str	r1, [r3, #0]
 80037c0:	6818      	ldr	r0, [r3, #0]
 80037c2:	4402      	add	r2, r0
 80037c4:	601a      	str	r2, [r3, #0]
 80037c6:	4770      	bx	lr
 80037c8:	20000214 	.word	0x20000214
 80037cc:	2000021c 	.word	0x2000021c

080037d0 <_exit>:
 80037d0:	e7fe      	b.n	80037d0 <_exit>
	...

080037d4 <_init>:
 80037d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037d6:	bf00      	nop
 80037d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037da:	bc08      	pop	{r3}
 80037dc:	469e      	mov	lr, r3
 80037de:	4770      	bx	lr

080037e0 <_fini>:
 80037e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037e2:	bf00      	nop
 80037e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037e6:	bc08      	pop	{r3}
 80037e8:	469e      	mov	lr, r3
 80037ea:	4770      	bx	lr
