xst -intstyle ise -ifn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.xst" -ofn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.syr" 
xst -intstyle ise -ifn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.xst" -ofn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.syr" 
xst -intstyle ise -ifn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.xst" -ofn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.syr" 
xst -intstyle ise -ifn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.xst" -ofn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.syr" 
xst -intstyle ise -ifn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.xst" -ofn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 hw_top.ngc hw_top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o hw_top_map.ncd hw_top.ngd hw_top.pcf 
par -w -intstyle ise -ol high -mt off hw_top_map.ncd hw_top.ncd hw_top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml hw_top.twx hw_top.ncd -o hw_top.twr hw_top.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f hw_top.ut hw_top.ncd 
xst -intstyle ise -ifn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.xst" -ofn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 hw_top.ngc hw_top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o hw_top_map.ncd hw_top.ngd hw_top.pcf 
par -w -intstyle ise -ol high -mt off hw_top_map.ncd hw_top.ncd hw_top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml hw_top.twx hw_top.ncd -o hw_top.twr hw_top.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f hw_top.ut hw_top.ncd 
xst -intstyle ise -ifn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.xst" -ofn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 hw_top.ngc hw_top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o hw_top_map.ncd hw_top.ngd hw_top.pcf 
par -w -intstyle ise -ol high -mt off hw_top_map.ncd hw_top.ncd hw_top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml hw_top.twx hw_top.ncd -o hw_top.twr hw_top.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f hw_top.ut hw_top.ncd 
xst -intstyle ise -ifn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.xst" -ofn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 hw_top.ngc hw_top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o hw_top_map.ncd hw_top.ngd hw_top.pcf 
par -w -intstyle ise -ol high -mt off hw_top_map.ncd hw_top.ncd hw_top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml hw_top.twx hw_top.ncd -o hw_top.twr hw_top.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f hw_top.ut hw_top.ncd 
xst -intstyle ise -ifn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.xst" -ofn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.syr" 
xst -intstyle ise -ifn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.xst" -ofn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.syr" 
xst -intstyle ise -ifn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.xst" -ofn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 hw_top.ngc hw_top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o hw_top_map.ncd hw_top.ngd hw_top.pcf 
par -w -intstyle ise -ol high -mt off hw_top_map.ncd hw_top.ncd hw_top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml hw_top.twx hw_top.ncd -o hw_top.twr hw_top.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f hw_top.ut hw_top.ncd 
xst -intstyle ise -ifn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.xst" -ofn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 hw_top.ngc hw_top.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 hw_top.ngc hw_top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o hw_top_map.ncd hw_top.ngd hw_top.pcf 
par -w -intstyle ise -ol high -mt off hw_top_map.ncd hw_top.ncd hw_top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml hw_top.twx hw_top.ncd -o hw_top.twr hw_top.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f hw_top.ut hw_top.ncd 
bitgen -intstyle ise -f hw_top.ut hw_top.ncd 
xst -intstyle ise -ifn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.xst" -ofn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 hw_top.ngc hw_top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o hw_top_map.ncd hw_top.ngd hw_top.pcf 
par -w -intstyle ise -ol high -mt off hw_top_map.ncd hw_top.ncd hw_top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml hw_top.twx hw_top.ncd -o hw_top.twr hw_top.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f hw_top.ut hw_top.ncd 
xst -intstyle ise -ifn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.xst" -ofn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 hw_top.ngc hw_top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o hw_top_map.ncd hw_top.ngd hw_top.pcf 
par -w -intstyle ise -ol high -mt off hw_top_map.ncd hw_top.ncd hw_top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml hw_top.twx hw_top.ncd -o hw_top.twr hw_top.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f hw_top.ut hw_top.ncd 
xst -intstyle ise -ifn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.xst" -ofn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 hw_top.ngc hw_top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o hw_top_map.ncd hw_top.ngd hw_top.pcf 
par -w -intstyle ise -ol high -mt off hw_top_map.ncd hw_top.ncd hw_top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml hw_top.twx hw_top.ncd -o hw_top.twr hw_top.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f hw_top.ut hw_top.ncd 
xst -intstyle ise -ifn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.xst" -ofn "F:/ISE/CyclicCodeFPGA/VHDL/hw_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys3_master.ucf -p xc6slx16-csg324-3 hw_top.ngc hw_top.ngd  
map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o hw_top_map.ncd hw_top.ngd hw_top.pcf 
par -w -intstyle ise -ol high -mt off hw_top_map.ncd hw_top.ncd hw_top.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml hw_top.twx hw_top.ncd -o hw_top.twr hw_top.pcf -ucf Nexys3_master.ucf 
bitgen -intstyle ise -f hw_top.ut hw_top.ncd 
