

================================================================
== Vitis HLS Report for 'fft_stage_5'
================================================================
* Date:           Fri Dec  9 11:04:58 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.953 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|      285|  20.000 ns|  1.425 us|    4|  285|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 
3 --> 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.40>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X_0_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X_0_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X_1_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X_1_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.50ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 10 'read' 'p_read_6' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_read_6, i32 8, i32 15"   --->   Operation 11 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.85ns)   --->   "%icmp_ln1039 = icmp_ugt  i8 %trunc_ln, i8 5"   --->   Operation 12 'icmp' 'icmp_ln1039' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = trunc i32 %p_read_6"   --->   Operation 13 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln1039, void %VITIS_LOOP_63_1, void %if.then" [src/fft.cpp:12]   --->   Operation 14 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i8 %empty" [src/fft.cpp:63]   --->   Operation 15 'zext' 'zext_ln63' <Predicate = (!icmp_ln1039)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.90ns)   --->   "%add_ln63 = add i9 %zext_ln63, i9 3" [src/fft.cpp:63]   --->   Operation 16 'add' 'add_ln63' <Predicate = (!icmp_ln1039)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln63, i32 2, i32 8" [src/fft.cpp:63]   --->   Operation 17 'partselect' 'tmp' <Predicate = (!icmp_ln1039)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.17>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i8 %empty" [src/fft.cpp:63]   --->   Operation 18 'zext' 'zext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i7 %tmp" [src/fft.cpp:63]   --->   Operation 19 'zext' 'zext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.17ns)   --->   "%mul_ln63 = mul i70 %zext_ln63_1, i70 %zext_ln63_2" [src/fft.cpp:63]   --->   Operation 20 'mul' 'mul_ln63' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln63 = call void @fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2, i70 %mul_ln63, i8 %empty, i32 %I, i32 %X_0_0, i32 %X_0_1, i32 %X_1_0, i32 %X_1_1" [src/fft.cpp:63]   --->   Operation 21 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln63 = call void @fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2, i70 %mul_ln63, i8 %empty, i32 %I, i32 %X_0_0, i32 %X_0_1, i32 %X_1_0, i32 %X_1_1" [src/fft.cpp:63]   --->   Operation 22 'call' 'call_ln63' <Predicate = (!icmp_ln1039)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end199"   --->   Operation 23 'br' 'br_ln0' <Predicate = (!icmp_ln1039)> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln17 = call void @fft_stage.5_Pipeline_SKIP_X_SKIP_Y, i14 %bound, i7 %trunc_ln1, i32 %I, i32 %X_0_0, i32 %X_0_1, i32 %X_1_0, i32 %X_1_1, i16 %w_9, i16 %w_14" [src/fft.cpp:17]   --->   Operation 24 'call' 'call_ln17' <Predicate = (icmp_ln1039)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end199"   --->   Operation 25 'br' 'br_ln0' <Predicate = (icmp_ln1039)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln79 = ret i32 %p_read_6" [src/fft.cpp:79]   --->   Operation 26 'ret' 'ret_ln79' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 1.82>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %p_read_6, i32 1, i32 7" [src/fft.cpp:17]   --->   Operation 27 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%cast = zext i7 %trunc_ln1" [src/fft.cpp:17]   --->   Operation 28 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.82ns)   --->   "%bound = mul i14 %cast, i14 %cast" [src/fft.cpp:17]   --->   Operation 29 'mul' 'bound' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln17 = call void @fft_stage.5_Pipeline_SKIP_X_SKIP_Y, i14 %bound, i7 %trunc_ln1, i32 %I, i32 %X_0_0, i32 %X_0_1, i32 %X_1_0, i32 %X_1_1, i16 %w_9, i16 %w_14" [src/fft.cpp:17]   --->   Operation 30 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 2ns.

 <State 1>: 2.41ns
The critical path consists of the following:
	wire read operation ('p_read_6') on port 'p_read' [14]  (1.5 ns)
	'add' operation ('add_ln63', src/fft.cpp:63) [21]  (0.907 ns)

 <State 2>: 2.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln63', src/fft.cpp:63) [25]  (2.17 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.82ns
The critical path consists of the following:
	'mul' operation ('bound', src/fft.cpp:17) [31]  (1.82 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
