{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 17 08:41:23 2024 " "Info: Processing started: Tue Sep 17 08:41:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pwm -c pwm --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pwm -c pwm --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50mhz " "Info: Assuming node \"clk_50mhz\" is an undefined clock" {  } { { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk_50mhz register register compteur_f\[0\] compteur_f\[7\] 420.17 MHz Internal " "Info: Clock \"clk_50mhz\" Internal fmax is restricted to 420.17 MHz between source register \"compteur_f\[0\]\" and destination register \"compteur_f\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.119 ns + Longest register register " "Info: + Longest register to register delay is 2.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns compteur_f\[0\] 1 REG LCFF_X34_Y20_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y20_N1; Fanout = 4; REG Node = 'compteur_f\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { compteur_f[0] } "NODE_NAME" } } { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.420 ns) 0.740 ns Equal0~1 2 COMB LCCOMB_X34_Y20_N26 1 " "Info: 2: + IC(0.320 ns) + CELL(0.420 ns) = 0.740 ns; Loc. = LCCOMB_X34_Y20_N26; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { compteur_f[0] Equal0~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.393 ns) 1.377 ns Equal0~4 3 COMB LCCOMB_X34_Y20_N24 8 " "Info: 3: + IC(0.244 ns) + CELL(0.393 ns) = 1.377 ns; Loc. = LCCOMB_X34_Y20_N24; Fanout = 8; COMB Node = 'Equal0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { Equal0~1 Equal0~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.510 ns) 2.119 ns compteur_f\[7\] 4 REG LCFF_X34_Y20_N15 3 " "Info: 4: + IC(0.232 ns) + CELL(0.510 ns) = 2.119 ns; Loc. = LCFF_X34_Y20_N15; Fanout = 3; REG Node = 'compteur_f\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { Equal0~4 compteur_f[7] } "NODE_NAME" } } { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.323 ns ( 62.44 % ) " "Info: Total cell delay = 1.323 ns ( 62.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.796 ns ( 37.56 % ) " "Info: Total interconnect delay = 0.796 ns ( 37.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { compteur_f[0] Equal0~1 Equal0~4 compteur_f[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.119 ns" { compteur_f[0] {} Equal0~1 {} Equal0~4 {} compteur_f[7] {} } { 0.000ns 0.320ns 0.244ns 0.232ns } { 0.000ns 0.420ns 0.393ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50mhz destination 2.633 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50mhz\" to destination register is 2.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk_50mhz 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'clk_50mhz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50mhz } "NODE_NAME" } } { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk_50mhz~clkctrl 2 COMB CLKCTRL_G11 8 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'clk_50mhz~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk_50mhz clk_50mhz~clkctrl } "NODE_NAME" } } { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.633 ns compteur_f\[7\] 3 REG LCFF_X34_Y20_N15 3 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X34_Y20_N15; Fanout = 3; REG Node = 'compteur_f\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { clk_50mhz~clkctrl compteur_f[7] } "NODE_NAME" } } { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.58 % ) " "Info: Total cell delay = 1.516 ns ( 57.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.42 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { clk_50mhz clk_50mhz~clkctrl compteur_f[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { clk_50mhz {} clk_50mhz~combout {} clk_50mhz~clkctrl {} compteur_f[7] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50mhz source 2.633 ns - Longest register " "Info: - Longest clock path from clock \"clk_50mhz\" to source register is 2.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk_50mhz 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'clk_50mhz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50mhz } "NODE_NAME" } } { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk_50mhz~clkctrl 2 COMB CLKCTRL_G11 8 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'clk_50mhz~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk_50mhz clk_50mhz~clkctrl } "NODE_NAME" } } { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.633 ns compteur_f\[0\] 3 REG LCFF_X34_Y20_N1 4 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X34_Y20_N1; Fanout = 4; REG Node = 'compteur_f\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { clk_50mhz~clkctrl compteur_f[0] } "NODE_NAME" } } { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.58 % ) " "Info: Total cell delay = 1.516 ns ( 57.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.42 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { clk_50mhz clk_50mhz~clkctrl compteur_f[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { clk_50mhz {} clk_50mhz~combout {} clk_50mhz~clkctrl {} compteur_f[0] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { clk_50mhz clk_50mhz~clkctrl compteur_f[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { clk_50mhz {} clk_50mhz~combout {} clk_50mhz~clkctrl {} compteur_f[7] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { clk_50mhz clk_50mhz~clkctrl compteur_f[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { clk_50mhz {} clk_50mhz~combout {} clk_50mhz~clkctrl {} compteur_f[0] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { compteur_f[0] Equal0~1 Equal0~4 compteur_f[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.119 ns" { compteur_f[0] {} Equal0~1 {} Equal0~4 {} compteur_f[7] {} } { 0.000ns 0.320ns 0.244ns 0.232ns } { 0.000ns 0.420ns 0.393ns 0.510ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { clk_50mhz clk_50mhz~clkctrl compteur_f[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { clk_50mhz {} clk_50mhz~combout {} clk_50mhz~clkctrl {} compteur_f[7] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { clk_50mhz clk_50mhz~clkctrl compteur_f[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { clk_50mhz {} clk_50mhz~combout {} clk_50mhz~clkctrl {} compteur_f[0] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { compteur_f[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { compteur_f[7] {} } {  } {  } "" } } { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 18 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "compteur_f\[7\] Nfreq\[7\] clk_50mhz 5.663 ns register " "Info: tsu for register \"compteur_f\[7\]\" (data pin = \"Nfreq\[7\]\", clock pin = \"clk_50mhz\") is 5.663 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.332 ns + Longest pin register " "Info: + Longest pin to register delay is 8.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Nfreq\[7\] 1 PIN PIN_M24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_M24; Fanout = 1; PIN Node = 'Nfreq\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Nfreq[7] } "NODE_NAME" } } { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.623 ns) + CELL(0.438 ns) 6.913 ns Equal0~0 2 COMB LCCOMB_X34_Y20_N16 1 " "Info: 2: + IC(5.623 ns) + CELL(0.438 ns) = 6.913 ns; Loc. = LCCOMB_X34_Y20_N16; Fanout = 1; COMB Node = 'Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.061 ns" { Nfreq[7] Equal0~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.410 ns) 7.590 ns Equal0~4 3 COMB LCCOMB_X34_Y20_N24 8 " "Info: 3: + IC(0.267 ns) + CELL(0.410 ns) = 7.590 ns; Loc. = LCCOMB_X34_Y20_N24; Fanout = 8; COMB Node = 'Equal0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { Equal0~0 Equal0~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.510 ns) 8.332 ns compteur_f\[7\] 4 REG LCFF_X34_Y20_N15 3 " "Info: 4: + IC(0.232 ns) + CELL(0.510 ns) = 8.332 ns; Loc. = LCFF_X34_Y20_N15; Fanout = 3; REG Node = 'compteur_f\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { Equal0~4 compteur_f[7] } "NODE_NAME" } } { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.210 ns ( 26.52 % ) " "Info: Total cell delay = 2.210 ns ( 26.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.122 ns ( 73.48 % ) " "Info: Total interconnect delay = 6.122 ns ( 73.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.332 ns" { Nfreq[7] Equal0~0 Equal0~4 compteur_f[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.332 ns" { Nfreq[7] {} Nfreq[7]~combout {} Equal0~0 {} Equal0~4 {} compteur_f[7] {} } { 0.000ns 0.000ns 5.623ns 0.267ns 0.232ns } { 0.000ns 0.852ns 0.438ns 0.410ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50mhz destination 2.633 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_50mhz\" to destination register is 2.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk_50mhz 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'clk_50mhz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50mhz } "NODE_NAME" } } { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk_50mhz~clkctrl 2 COMB CLKCTRL_G11 8 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'clk_50mhz~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk_50mhz clk_50mhz~clkctrl } "NODE_NAME" } } { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.633 ns compteur_f\[7\] 3 REG LCFF_X34_Y20_N15 3 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X34_Y20_N15; Fanout = 3; REG Node = 'compteur_f\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { clk_50mhz~clkctrl compteur_f[7] } "NODE_NAME" } } { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.58 % ) " "Info: Total cell delay = 1.516 ns ( 57.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.42 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { clk_50mhz clk_50mhz~clkctrl compteur_f[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { clk_50mhz {} clk_50mhz~combout {} clk_50mhz~clkctrl {} compteur_f[7] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.332 ns" { Nfreq[7] Equal0~0 Equal0~4 compteur_f[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.332 ns" { Nfreq[7] {} Nfreq[7]~combout {} Equal0~0 {} Equal0~4 {} compteur_f[7] {} } { 0.000ns 0.000ns 5.623ns 0.267ns 0.232ns } { 0.000ns 0.852ns 0.438ns 0.410ns 0.510ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { clk_50mhz clk_50mhz~clkctrl compteur_f[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { clk_50mhz {} clk_50mhz~combout {} clk_50mhz~clkctrl {} compteur_f[7] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50mhz pwm_out compteur_f\[1\] 10.497 ns register " "Info: tco from clock \"clk_50mhz\" to destination pin \"pwm_out\" through register \"compteur_f\[1\]\" is 10.497 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50mhz source 2.633 ns + Longest register " "Info: + Longest clock path from clock \"clk_50mhz\" to source register is 2.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk_50mhz 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'clk_50mhz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50mhz } "NODE_NAME" } } { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk_50mhz~clkctrl 2 COMB CLKCTRL_G11 8 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'clk_50mhz~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk_50mhz clk_50mhz~clkctrl } "NODE_NAME" } } { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.633 ns compteur_f\[1\] 3 REG LCFF_X34_Y20_N3 4 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X34_Y20_N3; Fanout = 4; REG Node = 'compteur_f\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { clk_50mhz~clkctrl compteur_f[1] } "NODE_NAME" } } { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.58 % ) " "Info: Total cell delay = 1.516 ns ( 57.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.42 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { clk_50mhz clk_50mhz~clkctrl compteur_f[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { clk_50mhz {} clk_50mhz~combout {} clk_50mhz~clkctrl {} compteur_f[1] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.614 ns + Longest register pin " "Info: + Longest register to pin delay is 7.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns compteur_f\[1\] 1 REG LCFF_X34_Y20_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y20_N3; Fanout = 4; REG Node = 'compteur_f\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { compteur_f[1] } "NODE_NAME" } } { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.414 ns) 1.427 ns LessThan0~3 2 COMB LCCOMB_X34_Y21_N10 1 " "Info: 2: + IC(1.013 ns) + CELL(0.414 ns) = 1.427 ns; Loc. = LCCOMB_X34_Y21_N10; Fanout = 1; COMB Node = 'LessThan0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { compteur_f[1] LessThan0~3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns LessThan0~5 3 COMB LCCOMB_X34_Y21_N12 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X34_Y21_N12; Fanout = 1; COMB Node = 'LessThan0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~3 LessThan0~5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.657 ns LessThan0~7 4 COMB LCCOMB_X34_Y21_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 1.657 ns; Loc. = LCCOMB_X34_Y21_N14; Fanout = 1; COMB Node = 'LessThan0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { LessThan0~5 LessThan0~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.728 ns LessThan0~9 5 COMB LCCOMB_X34_Y21_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.728 ns; Loc. = LCCOMB_X34_Y21_N16; Fanout = 1; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~7 LessThan0~9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.799 ns LessThan0~11 6 COMB LCCOMB_X34_Y21_N18 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.799 ns; Loc. = LCCOMB_X34_Y21_N18; Fanout = 1; COMB Node = 'LessThan0~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~9 LessThan0~11 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.870 ns LessThan0~13 7 COMB LCCOMB_X34_Y21_N20 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.870 ns; Loc. = LCCOMB_X34_Y21_N20; Fanout = 1; COMB Node = 'LessThan0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~11 LessThan0~13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.280 ns LessThan0~14 8 COMB LCCOMB_X34_Y21_N22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 2.280 ns; Loc. = LCCOMB_X34_Y21_N22; Fanout = 1; COMB Node = 'LessThan0~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LessThan0~13 LessThan0~14 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.672 ns) + CELL(2.662 ns) 7.614 ns pwm_out 9 PIN PIN_D25 0 " "Info: 9: + IC(2.672 ns) + CELL(2.662 ns) = 7.614 ns; Loc. = PIN_D25; Fanout = 0; PIN Node = 'pwm_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.334 ns" { LessThan0~14 pwm_out } "NODE_NAME" } } { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.929 ns ( 51.60 % ) " "Info: Total cell delay = 3.929 ns ( 51.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.685 ns ( 48.40 % ) " "Info: Total interconnect delay = 3.685 ns ( 48.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.614 ns" { compteur_f[1] LessThan0~3 LessThan0~5 LessThan0~7 LessThan0~9 LessThan0~11 LessThan0~13 LessThan0~14 pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.614 ns" { compteur_f[1] {} LessThan0~3 {} LessThan0~5 {} LessThan0~7 {} LessThan0~9 {} LessThan0~11 {} LessThan0~13 {} LessThan0~14 {} pwm_out {} } { 0.000ns 1.013ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.672ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { clk_50mhz clk_50mhz~clkctrl compteur_f[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { clk_50mhz {} clk_50mhz~combout {} clk_50mhz~clkctrl {} compteur_f[1] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.614 ns" { compteur_f[1] LessThan0~3 LessThan0~5 LessThan0~7 LessThan0~9 LessThan0~11 LessThan0~13 LessThan0~14 pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.614 ns" { compteur_f[1] {} LessThan0~3 {} LessThan0~5 {} LessThan0~7 {} LessThan0~9 {} LessThan0~11 {} LessThan0~13 {} LessThan0~14 {} pwm_out {} } { 0.000ns 1.013ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.672ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "duty\[0\] pwm_out 9.074 ns Longest " "Info: Longest tpd from source pin \"duty\[0\]\" to destination pin \"pwm_out\" is 9.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns duty\[0\] 1 PIN PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'duty\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { duty[0] } "NODE_NAME" } } { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.393 ns) 2.816 ns LessThan0~1 2 COMB LCCOMB_X34_Y21_N8 1 " "Info: 2: + IC(1.424 ns) + CELL(0.393 ns) = 2.816 ns; Loc. = LCCOMB_X34_Y21_N8; Fanout = 1; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { duty[0] LessThan0~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.887 ns LessThan0~3 3 COMB LCCOMB_X34_Y21_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 2.887 ns; Loc. = LCCOMB_X34_Y21_N10; Fanout = 1; COMB Node = 'LessThan0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~1 LessThan0~3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.958 ns LessThan0~5 4 COMB LCCOMB_X34_Y21_N12 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 2.958 ns; Loc. = LCCOMB_X34_Y21_N12; Fanout = 1; COMB Node = 'LessThan0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~3 LessThan0~5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.117 ns LessThan0~7 5 COMB LCCOMB_X34_Y21_N14 1 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 3.117 ns; Loc. = LCCOMB_X34_Y21_N14; Fanout = 1; COMB Node = 'LessThan0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { LessThan0~5 LessThan0~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.188 ns LessThan0~9 6 COMB LCCOMB_X34_Y21_N16 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.188 ns; Loc. = LCCOMB_X34_Y21_N16; Fanout = 1; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~7 LessThan0~9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.259 ns LessThan0~11 7 COMB LCCOMB_X34_Y21_N18 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.259 ns; Loc. = LCCOMB_X34_Y21_N18; Fanout = 1; COMB Node = 'LessThan0~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~9 LessThan0~11 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.330 ns LessThan0~13 8 COMB LCCOMB_X34_Y21_N20 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.330 ns; Loc. = LCCOMB_X34_Y21_N20; Fanout = 1; COMB Node = 'LessThan0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~11 LessThan0~13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.740 ns LessThan0~14 9 COMB LCCOMB_X34_Y21_N22 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 3.740 ns; Loc. = LCCOMB_X34_Y21_N22; Fanout = 1; COMB Node = 'LessThan0~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LessThan0~13 LessThan0~14 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.672 ns) + CELL(2.662 ns) 9.074 ns pwm_out 10 PIN PIN_D25 0 " "Info: 10: + IC(2.672 ns) + CELL(2.662 ns) = 9.074 ns; Loc. = PIN_D25; Fanout = 0; PIN Node = 'pwm_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.334 ns" { LessThan0~14 pwm_out } "NODE_NAME" } } { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.978 ns ( 54.86 % ) " "Info: Total cell delay = 4.978 ns ( 54.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.096 ns ( 45.14 % ) " "Info: Total interconnect delay = 4.096 ns ( 45.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.074 ns" { duty[0] LessThan0~1 LessThan0~3 LessThan0~5 LessThan0~7 LessThan0~9 LessThan0~11 LessThan0~13 LessThan0~14 pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.074 ns" { duty[0] {} duty[0]~combout {} LessThan0~1 {} LessThan0~3 {} LessThan0~5 {} LessThan0~7 {} LessThan0~9 {} LessThan0~11 {} LessThan0~13 {} LessThan0~14 {} pwm_out {} } { 0.000ns 0.000ns 1.424ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.672ns } { 0.000ns 0.999ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 2.662ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "compteur_f\[7\] Nfreq\[6\] clk_50mhz -4.770 ns register " "Info: th for register \"compteur_f\[7\]\" (data pin = \"Nfreq\[6\]\", clock pin = \"clk_50mhz\") is -4.770 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50mhz destination 2.633 ns + Longest register " "Info: + Longest clock path from clock \"clk_50mhz\" to destination register is 2.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk_50mhz 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'clk_50mhz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50mhz } "NODE_NAME" } } { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk_50mhz~clkctrl 2 COMB CLKCTRL_G11 8 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'clk_50mhz~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk_50mhz clk_50mhz~clkctrl } "NODE_NAME" } } { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.633 ns compteur_f\[7\] 3 REG LCFF_X34_Y20_N15 3 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X34_Y20_N15; Fanout = 3; REG Node = 'compteur_f\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { clk_50mhz~clkctrl compteur_f[7] } "NODE_NAME" } } { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.58 % ) " "Info: Total cell delay = 1.516 ns ( 57.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.42 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { clk_50mhz clk_50mhz~clkctrl compteur_f[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { clk_50mhz {} clk_50mhz~combout {} clk_50mhz~clkctrl {} compteur_f[7] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.669 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns Nfreq\[6\] 1 PIN PIN_F14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F14; Fanout = 1; PIN Node = 'Nfreq\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Nfreq[6] } "NODE_NAME" } } { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.291 ns) + CELL(0.410 ns) 6.531 ns Equal0~3 2 COMB LCCOMB_X34_Y20_N22 1 " "Info: 2: + IC(5.291 ns) + CELL(0.410 ns) = 6.531 ns; Loc. = LCCOMB_X34_Y20_N22; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.701 ns" { Nfreq[6] Equal0~3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 6.927 ns Equal0~4 3 COMB LCCOMB_X34_Y20_N24 8 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 6.927 ns; Loc. = LCCOMB_X34_Y20_N24; Fanout = 8; COMB Node = 'Equal0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Equal0~3 Equal0~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.510 ns) 7.669 ns compteur_f\[7\] 4 REG LCFF_X34_Y20_N15 3 " "Info: 4: + IC(0.232 ns) + CELL(0.510 ns) = 7.669 ns; Loc. = LCFF_X34_Y20_N15; Fanout = 3; REG Node = 'compteur_f\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { Equal0~4 compteur_f[7] } "NODE_NAME" } } { "pm.vhd" "" { Text "C:/Users/Etudiant/Desktop/had_prav_tpBase/PWM/pm.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 24.78 % ) " "Info: Total cell delay = 1.900 ns ( 24.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.769 ns ( 75.22 % ) " "Info: Total interconnect delay = 5.769 ns ( 75.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.669 ns" { Nfreq[6] Equal0~3 Equal0~4 compteur_f[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.669 ns" { Nfreq[6] {} Nfreq[6]~combout {} Equal0~3 {} Equal0~4 {} compteur_f[7] {} } { 0.000ns 0.000ns 5.291ns 0.246ns 0.232ns } { 0.000ns 0.830ns 0.410ns 0.150ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { clk_50mhz clk_50mhz~clkctrl compteur_f[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { clk_50mhz {} clk_50mhz~combout {} clk_50mhz~clkctrl {} compteur_f[7] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.669 ns" { Nfreq[6] Equal0~3 Equal0~4 compteur_f[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.669 ns" { Nfreq[6] {} Nfreq[6]~combout {} Equal0~3 {} Equal0~4 {} compteur_f[7] {} } { 0.000ns 0.000ns 5.291ns 0.246ns 0.232ns } { 0.000ns 0.830ns 0.410ns 0.150ns 0.510ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 17 08:41:24 2024 " "Info: Processing ended: Tue Sep 17 08:41:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
