systems blockage interleaved buffers memory analysis presented systems model interleaved memory monte analysis model simulations investigate simulation carlo discussed structures system performance requests sending data instruction schemes memory system measured performance distribution memory determining number modules cycle memory operation important observation investigations requests separately instruction data grouping average number increase substantially memory modules memory operation cycle analytical results simulations structures study system displayed modular memory systems interleaved buffer blockage performance memory analysis monte carolo buffer simulation conflict 