// Seed: 1847002048
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  output logic [7:0] id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_7[1] = 1;
  always @(id_2) $unsigned(81);
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd76
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_6,
      id_4,
      id_6,
      id_15,
      id_17,
      id_9,
      id_12
  );
  output reg id_20;
  input wire id_19;
  input wire id_18;
  inout logic [7:0] id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire _id_3;
  output wire id_2;
  output wire id_1;
  assign id_17[1<(id_3)] = id_18;
  wire id_22;
  always @(posedge id_22) begin : LABEL_0
    id_20 = id_12;
  end
endmodule
