start searching...
Using transition based mode...
start adding constraints...
Trying maximal depth = 1...
Show UNSAT core
[time__9 + 1 <= 1,
 time__10 + 1 <= 1,
 time__8 + 1 <= 1,
 time__6 + 1 <= 1,
 time__7 + 1 <= 1,
 time__3 + 1 <= 1,
 time__4 + 1 <= 1,
 time__2 + 1 <= 1,
 time__0 + 1 <= 1]
Trying maximal depth = 2...
Show UNSAT core
[time__7 + 1 <= 2,
 time__10 + 1 <= 2,
 time__6 + 1 <= 2,
 time__5 + 1 <= 2,
 time__9 + 1 <= 2,
 time__8 + 1 <= 2,
 time__1 + 1 <= 2,
 time__2 + 1 <= 2]
Trying maximal depth = 3...
Show UNSAT core
[time__10 + 1 <= 3,
 time__8 + 1 <= 3,
 time__7 + 1 <= 3,
 time__6 + 1 <= 3,
 time__5 + 1 <= 3,
 time__4 + 1 <= 3,
 time__2 + 1 <= 3,
 time__9 + 1 <= 3]
Trying maximal depth = 4...
Bound of Trying min swap = 7...
Bound of Trying min swap = 5...
Bound of Trying min swap = 4...
SWAP on physical edge (12,13) at time 0
SWAP on physical edge (13,14) at time 2
SWAP on physical edge (14,15) at time 0
SWAP on physical edge (9,15) at time 1
Gate 0: u4 0, 1 on qubits 12 and 11 at time 0
Gate 1: u4 2, 3 on qubits 13 and 14 at time 0
Gate 2: u4 4, 5 on qubits 15 and 16 at time 0
Gate 3: u4 6, 7 on qubits 9 and 6 at time 1
Gate 4: u4 1, 2 on qubits 11 and 12 at time 2
Gate 5: u4 3, 4 on qubits 14 and 15 at time 0
Gate 6: u4 5, 6 on qubits 16 and 15 at time 2
Gate 7: u4 0, 2 on qubits 13 and 12 at time 2
Gate 8: u4 4, 6 on qubits 14 and 15 at time 2
Gate 9: u4 2, 4 on qubits 12 and 13 at time 3
Gate 10: u4 0, 4 on qubits 14 and 13 at time 3
result- additional SWAP count = 4.
result- circuit depth = 9.
[(0, 4), (1, 2), (2, 3), (3, 4), (4, 5), (5, 6), (6, 7), (2, 8), (6, 9), (10, 11), (8, 11), (11, 12), (12, 13), (13, 14), (14, 15), (15, 16), (9, 15), (13, 17)]
layer 0---------------------------------
gate ( U4) on qubits (13 14)
gate ( U4) on qubits (15 16)
gate ( U4) on qubits (11 12)
gate ( U4) on qubits (6 9)
layer 1---------------------------------
gate ( swap) on qubits (12 13)
gate ( U4 swap) on qubits (14 15)
layer 2---------------------------------
gate ( U4) on qubits (11 12)
gate ( swap) on qubits (9 15)
layer 3---------------------------------
gate ( U4) on qubits (15 16)
gate ( U4) on qubits (12 13)
layer 4---------------------------------
gate ( U4) on qubits (14 15)
layer 5---------------------------------
gate ( swap) on qubits (13 14)
layer 6---------------------------------
gate ( U4) on qubits (12 13)
layer 7---------------------------------
gate ( U4) on qubits (13 14)
metric-----------------------------------
depth 8
#swap 3
Compilation time = 0:00:09.225343.
optimizing circuit with swap range (0,4) 
Trying maximal depth = 1...
Show UNSAT core
[time__0 + 1 <= 1,
 time__1 + 1 <= 1,
 time__2 + 1 <= 1,
 time__4 + 1 <= 1,
 time__6 + 1 <= 1,
 time__7 + 1 <= 1,
 time__5 + 1 <= 1,
 time__8 + 1 <= 1,
 time__9 + 1 <= 1,
 time__10 + 1 <= 1]
Trying maximal depth = 2...
Show UNSAT core
[time__4 + 1 <= 2,
 time__10 + 1 <= 2,
 time__7 + 1 <= 2,
 time__0 + 1 <= 2,
 time__1 + 1 <= 2,
 time__5 + 1 <= 2,
 time__6 + 1 <= 2,
 time__2 + 1 <= 2,
 time__9 + 1 <= 2,
 time__8 + 1 <= 2]
Trying maximal depth = 3...
Bound of Trying min swap = 3...
SWAP on physical edge (11,12) at time 1
SWAP on physical edge (14,15) at time 0
SWAP on physical edge (2,12) at time 0
Gate 0: u4 0, 1 on qubits 11 and 8 at time 0
Gate 1: u4 2, 3 on qubits 2 and 12 at time 0
Gate 2: u4 4, 5 on qubits 13 and 14 at time 0
Gate 3: u4 6, 7 on qubits 15 and 9 at time 0
Gate 4: u4 1, 2 on qubits 8 and 2 at time 0
Gate 5: u4 3, 4 on qubits 12 and 13 at time 0
Gate 6: u4 5, 6 on qubits 14 and 15 at time 0
Gate 7: u4 0, 2 on qubits 11 and 12 at time 1
Gate 8: u4 4, 6 on qubits 13 and 14 at time 1
Gate 9: u4 2, 4 on qubits 12 and 13 at time 1
Gate 10: u4 0, 4 on qubits 12 and 13 at time 2
result- additional SWAP count = 3.
result- circuit depth = 7.
[(2, 12), (0, 4), (1, 2), (2, 3), (3, 4), (4, 5), (5, 6), (6, 7), (2, 8), (6, 9), (10, 11), (8, 11), (11, 12), (12, 13), (13, 14), (14, 15), (15, 16), (9, 15), (13, 17)]
layer 0---------------------------------
gate ( U4) on qubits (2 12)
gate ( U4) on qubits (8 11)
gate ( U4) on qubits (13 14)
gate ( U4) on qubits (9 15)
layer 1---------------------------------
gate ( U4) on qubits (2 8)
gate ( U4) on qubits (12 13)
gate ( U4 swap) on qubits (14 15)
layer 2---------------------------------
gate ( swap) on qubits (2 12)
gate ( U4) on qubits (13 14)
layer 3---------------------------------
gate ( U4) on qubits (11 12)
layer 4---------------------------------
gate ( U4) on qubits (12 13)
layer 5---------------------------------
gate ( swap) on qubits (11 12)
layer 6---------------------------------
gate ( U4) on qubits (12 13)
metric-----------------------------------
depth 7
#swap 2
Compilation time = 0:00:09.124807.
optimizing circuit with swap range (0,3) 
Trying maximal depth = 1...
Show UNSAT core
[time__6 + 1 <= 1,
 time__2 + 1 <= 1,
 time__5 + 1 <= 1,
 time__4 + 1 <= 1,
 time__1 + 1 <= 1,
 time__0 + 1 <= 1,
 time__9 + 1 <= 1,
 time__8 + 1 <= 1,
 time__10 + 1 <= 1,
 time__3 + 1 <= 1,
 time__7 + 1 <= 1]
Trying maximal depth = 2...
Bound of Trying min swap = 2...
SWAP on physical edge (6,9) at time 0
SWAP on physical edge (13,14) at time 0
Gate 0: u4 0, 1 on qubits 16 and 9 at time 0
Gate 1: u4 2, 3 on qubits 6 and 5 at time 0
Gate 2: u4 4, 5 on qubits 15 and 14 at time 0
Gate 3: u4 6, 7 on qubits 13 and 17 at time 0
Gate 4: u4 1, 2 on qubits 9 and 6 at time 0
Gate 5: u4 3, 4 on qubits 5 and 15 at time 0
Gate 6: u4 5, 6 on qubits 13 and 14 at time 1
Gate 7: u4 0, 2 on qubits 16 and 9 at time 1
Gate 8: u4 4, 6 on qubits 15 and 14 at time 1
Gate 9: u4 2, 4 on qubits 9 and 15 at time 1
Gate 10: u4 0, 4 on qubits 16 and 15 at time 1
result- additional SWAP count = 2.
result- circuit depth = 6.
[(5, 15), (9, 16), (0, 4), (1, 2), (2, 3), (3, 4), (4, 5), (5, 6), (6, 7), (2, 8), (6, 9), (10, 11), (8, 11), (11, 12), (12, 13), (13, 14), (14, 15), (15, 16), (9, 15), (13, 17)]
layer 0---------------------------------
gate ( U4) on qubits (5 6)
gate ( U4) on qubits (9 16)
gate ( U4) on qubits (14 15)
gate ( U4) on qubits (13 17)
layer 1---------------------------------
gate ( U4 swap) on qubits (6 9)
gate ( swap U4) on qubits (13 14)
gate ( U4) on qubits (5 15)
layer 2---------------------------------
gate ( U4) on qubits (9 16)
gate ( U4) on qubits (14 15)
layer 3---------------------------------
gate ( U4) on qubits (9 15)
layer 4---------------------------------
gate ( U4) on qubits (15 16)
metric-----------------------------------
depth 5
#swap 0
Compilation time = 0:00:06.008434.
optimizing circuit with swap range (0,2) 
Trying maximal depth = 1...
Show UNSAT core
[time__7 + 1 <= 1,
 time__8 + 1 <= 1,
 time__6 + 1 <= 1,
 time__0 + 1 <= 1,
 time__1 + 1 <= 1,
 time__2 + 1 <= 1,
 time__4 + 1 <= 1,
 time__10 + 1 <= 1,
 time__9 + 1 <= 1,
 time__5 + 1 <= 1]
Trying maximal depth = 2...
Bound of Trying min swap = 2...
SWAP on physical edge (13,14) at time 0
SWAP on physical edge (6,7) at time 0
Gate 0: u4 0, 1 on qubits 15 and 16 at time 1
Gate 1: u4 2, 3 on qubits 9 and 14 at time 0
Gate 2: u4 4, 5 on qubits 13 and 17 at time 0
Gate 3: u4 6, 7 on qubits 12 and 11 at time 0
Gate 4: u4 1, 2 on qubits 16 and 9 at time 1
Gate 5: u4 3, 4 on qubits 14 and 13 at time 0
Gate 6: u4 5, 6 on qubits 17 and 12 at time 0
Gate 7: u4 0, 2 on qubits 15 and 9 at time 1
Gate 8: u4 4, 6 on qubits 13 and 12 at time 0
Gate 9: u4 2, 4 on qubits 9 and 14 at time 1
Gate 10: u4 0, 4 on qubits 15 and 14 at time 1
result- additional SWAP count = 2.
result- circuit depth = 6.
[(9, 14), (12, 17), (9, 16), (0, 4), (1, 2), (2, 3), (3, 4), (4, 5), (5, 6), (6, 7), (2, 8), (6, 9), (10, 11), (8, 11), (11, 12), (12, 13), (13, 14), (14, 15), (15, 16), (9, 15), (13, 17)]
final swap on qubits 6 and 7
layer 0---------------------------------
gate ( U4) on qubits (9 14)
gate ( U4) on qubits (15 16)
gate ( U4) on qubits (13 17)
gate ( U4) on qubits (11 12)
layer 1---------------------------------
gate ( U4) on qubits (9 16)
gate ( U4) on qubits (12 17)
gate ( U4) on qubits (13 14)
layer 2---------------------------------
gate ( U4) on qubits (12 13)
gate ( U4) on qubits (9 15)
layer 3---------------------------------
gate ( swap) on qubits (13 14)
layer 4---------------------------------
gate ( U4) on qubits (9 14)
layer 5---------------------------------
gate ( U4) on qubits (14 15)
metric-----------------------------------
depth 6
#swap 1
Compilation time = 0:00:03.572540.
optimizing circuit with swap range (0,2) 
Trying maximal depth = 1...
Bound of Trying min swap = 1...
SWAP on physical edge (6,9) at time 0
Gate 0: u4 0, 1 on qubits 15 and 16 at time 0
Gate 1: u4 2, 3 on qubits 9 and 6 at time 0
Gate 2: u4 4, 5 on qubits 5 and 0 at time 0
Gate 3: u4 6, 7 on qubits 4 and 3 at time 0
Gate 4: u4 1, 2 on qubits 16 and 9 at time 0
Gate 5: u4 3, 4 on qubits 6 and 5 at time 0
Gate 6: u4 5, 6 on qubits 0 and 4 at time 0
Gate 7: u4 0, 2 on qubits 15 and 9 at time 0
Gate 8: u4 4, 6 on qubits 5 and 4 at time 0
Gate 9: u4 2, 4 on qubits 9 and 5 at time 0
Gate 10: u4 0, 4 on qubits 15 and 5 at time 0
result- additional SWAP count = 0.
result- circuit depth = 5.
[(5, 15), (5, 9), (0, 5), (9, 16), (0, 4), (1, 2), (2, 3), (3, 4), (4, 5), (5, 6), (6, 7), (2, 8), (6, 9), (10, 11), (8, 11), (11, 12), (12, 13), (13, 14), (14, 15), (15, 16), (9, 15), (13, 17)]
layer 0---------------------------------
gate ( U4) on qubits (6 9)
gate ( U4) on qubits (15 16)
gate ( U4) on qubits (0 5)
gate ( U4) on qubits (3 4)
layer 1---------------------------------
gate ( U4) on qubits (9 16)
gate ( U4) on qubits (0 4)
gate ( U4) on qubits (5 6)
layer 2---------------------------------
gate ( U4) on qubits (4 5)
gate ( U4) on qubits (9 15)
layer 3---------------------------------
gate ( U4) on qubits (5 9)
layer 4---------------------------------
gate ( U4) on qubits (5 15)
metric-----------------------------------
depth 5
#swap 0
Compilation time = 0:00:01.682507.
optimizing circuit with swap range (0,1) 
Trying maximal depth = 1...
Bound of Trying min swap = 1...
Gate 0: u4 0, 1 on qubits 14 and 17 at time 0
Gate 1: u4 2, 3 on qubits 13 and 3 at time 0
Gate 2: u4 4, 5 on qubits 4 and 0 at time 0
Gate 3: u4 6, 7 on qubits 5 and 6 at time 0
Gate 4: u4 1, 2 on qubits 17 and 13 at time 0
Gate 5: u4 3, 4 on qubits 3 and 4 at time 0
Gate 6: u4 5, 6 on qubits 0 and 5 at time 0
Gate 7: u4 0, 2 on qubits 14 and 13 at time 0
Gate 8: u4 4, 6 on qubits 4 and 5 at time 0
Gate 9: u4 2, 4 on qubits 13 and 4 at time 0
Gate 10: u4 0, 4 on qubits 14 and 4 at time 0
result- additional SWAP count = 0.
result- circuit depth = 5.
[(3, 13), (4, 13), (4, 14), (0, 5), (14, 17), (0, 4), (1, 2), (2, 3), (3, 4), (4, 5), (5, 6), (6, 7), (2, 8), (6, 9), (10, 11), (8, 11), (11, 12), (12, 13), (13, 14), (14, 15), (15, 16), (9, 15), (13, 17)]
layer 0---------------------------------
gate ( U4) on qubits (3 13)
gate ( U4) on qubits (14 17)
gate ( U4) on qubits (0 4)
gate ( U4) on qubits (5 6)
layer 1---------------------------------
gate ( U4) on qubits (13 17)
gate ( U4) on qubits (3 4)
gate ( U4) on qubits (0 5)
layer 2---------------------------------
gate ( U4) on qubits (4 5)
gate ( U4) on qubits (13 14)
layer 3---------------------------------
gate ( U4) on qubits (4 13)
layer 4---------------------------------
gate ( U4) on qubits (4 14)
metric-----------------------------------
depth 5
#swap 0
Compilation time = 0:00:01.320496.
optimizing circuit with swap range (0,1) 
Trying maximal depth = 1...
Bound of Trying min swap = 1...
Gate 0: u4 0, 1 on qubits 14 and 17 at time 0
Gate 1: u4 2, 3 on qubits 13 and 3 at time 0
Gate 2: u4 4, 5 on qubits 4 and 0 at time 0
Gate 3: u4 6, 7 on qubits 5 and 6 at time 0
Gate 4: u4 1, 2 on qubits 17 and 13 at time 0
Gate 5: u4 3, 4 on qubits 3 and 4 at time 0
Gate 6: u4 5, 6 on qubits 0 and 5 at time 0
Gate 7: u4 0, 2 on qubits 14 and 13 at time 0
Gate 8: u4 4, 6 on qubits 4 and 5 at time 0
Gate 9: u4 2, 4 on qubits 13 and 4 at time 0
Gate 10: u4 0, 4 on qubits 14 and 4 at time 0
result- additional SWAP count = 0.
result- circuit depth = 5.
[(3, 13), (4, 13), (4, 14), (0, 5), (14, 17), (0, 4), (1, 2), (2, 3), (3, 4), (4, 5), (5, 6), (6, 7), (2, 8), (6, 9), (10, 11), (8, 11), (11, 12), (12, 13), (13, 14), (14, 15), (15, 16), (9, 15), (13, 17)]
layer 0---------------------------------
gate ( U4) on qubits (3 13)
gate ( U4) on qubits (14 17)
gate ( U4) on qubits (0 4)
gate ( U4) on qubits (5 6)
layer 1---------------------------------
gate ( U4) on qubits (13 17)
gate ( U4) on qubits (3 4)
gate ( U4) on qubits (0 5)
layer 2---------------------------------
gate ( U4) on qubits (4 5)
gate ( U4) on qubits (13 14)
layer 3---------------------------------
gate ( U4) on qubits (4 13)
layer 4---------------------------------
gate ( U4) on qubits (4 14)
metric-----------------------------------
depth 5
#swap 0
Compilation time = 0:00:00.093293.
Total compilation time = 0:00:41.399323.
