// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// Generated by Quartus II 64-Bit Version 13.0 (Build Build 232 06/12/2013)
// Created on Sat Apr 27 15:44:23 2024

DE2_i2sound DE2_i2sound_inst
(
	.50MHZ(50MHZ_sig) ,	// input  50MHZ_sig
	.KEY0(KEY0_sig) ,	// input  KEY0_sig
	.AUD_ADCDAT(AUD_ADCDAT_sig) ,	// input  AUD_ADCDAT_sig
	.AUD_BCLK(AUD_BCLK_sig) ,	// input  AUD_BCLK_sig
	.AUD_DACLRCK(AUD_DACLRCK_sig) ,	// input  AUD_DACLRCK_sig
	.AUD_ADCLRCK(AUD_ADCLRCK_sig) ,	// input  AUD_ADCLRCK_sig
	.I2C_SCLK(I2C_SCLK_sig) ,	// output  I2C_SCLK_sig
	.AUD_XCK(AUD_XCK_sig) ,	// output  AUD_XCK_sig
	.AUD_DACDAT(AUD_DACDAT_sig) ,	// output  AUD_DACDAT_sig
	.I2C_SDAT(I2C_SDAT_sig) 	// inout  I2C_SDAT_sig
);

