<profile>

<section name = "Vitis HLS Report for 'kernel_stage0_Pipeline_Output_Channel'" level="0">
<item name = "Date">Mon Oct 16 16:29:48 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">proj_stage0_kernel</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">15.00 ns, 10.950 ns, 4.05 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7225388, 7225388, 0.108 sec, 0.108 sec, 7225388, 7225388, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Out_Row_Out_Column_Output_Channel">7225386, 7225386, 67, 24, 1, 301056, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 2793, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 795, -</column>
<column name="Register">-, -, 3577, 64, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_5ns_14ns_15s_20_4_1_U105">mac_muladd_5ns_14ns_15s_20_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln19_1_fu_710_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln19_fu_678_p2">+, 0, 0, 26, 19, 1</column>
<column name="add_ln22_10_fu_1158_p2">+, 0, 0, 24, 17, 16</column>
<column name="add_ln22_11_fu_1176_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln22_12_fu_1201_p2">+, 0, 0, 24, 17, 17</column>
<column name="add_ln22_13_fu_1218_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln22_14_fu_1243_p2">+, 0, 0, 24, 17, 17</column>
<column name="add_ln22_15_fu_1260_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln22_16_fu_1285_p2">+, 0, 0, 24, 17, 16</column>
<column name="add_ln22_17_fu_1302_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln22_18_fu_1327_p2">+, 0, 0, 24, 17, 16</column>
<column name="add_ln22_19_fu_1344_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln22_1_fu_852_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln22_20_fu_1381_p2">+, 0, 0, 25, 18, 17</column>
<column name="add_ln22_21_fu_1399_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln22_22_fu_1433_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln22_23_fu_1450_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln22_24_fu_1484_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln22_25_fu_1501_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln22_26_fu_1539_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln22_27_fu_1556_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln22_28_fu_1590_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln22_29_fu_1607_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln22_2_fu_935_p2">+, 0, 0, 22, 15, 14</column>
<column name="add_ln22_30_fu_1641_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln22_31_fu_1658_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln22_32_fu_1692_p2">+, 0, 0, 25, 18, 17</column>
<column name="add_ln22_33_fu_1709_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln22_34_fu_1743_p2">+, 0, 0, 24, 17, 17</column>
<column name="add_ln22_35_fu_1764_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln22_36_fu_1798_p2">+, 0, 0, 24, 17, 17</column>
<column name="add_ln22_37_fu_1819_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln22_38_fu_1853_p2">+, 0, 0, 24, 17, 16</column>
<column name="add_ln22_39_fu_1874_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln22_3_fu_952_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln22_40_fu_1911_p2">+, 0, 0, 26, 19, 18</column>
<column name="add_ln22_41_fu_1929_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln22_42_fu_1963_p2">+, 0, 0, 26, 19, 19</column>
<column name="add_ln22_43_fu_1980_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln22_44_fu_2014_p2">+, 0, 0, 26, 19, 19</column>
<column name="add_ln22_45_fu_2031_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln22_46_fu_2050_p2">+, 0, 0, 26, 19, 19</column>
<column name="add_ln22_47_fu_2067_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln22_48_fu_890_p2">+, 0, 0, 19, 12, 1</column>
<column name="add_ln22_4_fu_983_p2">+, 0, 0, 23, 16, 15</column>
<column name="add_ln22_5_fu_1001_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln22_6_fu_1029_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln22_7_fu_1046_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln22_8_fu_1113_p2">+, 0, 0, 23, 16, 15</column>
<column name="add_ln22_9_fu_1130_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln22_fu_788_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln25_fu_884_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln30_1_fu_826_p2">+, 0, 0, 22, 15, 15</column>
<column name="add_ln30_fu_666_p2">+, 0, 0, 22, 15, 15</column>
<column name="empty_60_fu_1065_p2">+, 0, 0, 27, 20, 20</column>
<column name="empty_61_fu_1082_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_fu_656_p2">-, 0, 0, 22, 15, 15</column>
<column name="p_mid1_fu_740_p2">-, 0, 0, 22, 15, 15</column>
<column name="and_ln19_fu_774_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_00001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage10_00001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage10_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage11_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage12_00001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage12_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage15_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage16_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage17_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage18_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage20_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage21_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage22_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage23_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_00001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage9_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state62_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state63_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state68_pp0_stage19_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1371">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1375">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1378">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1381">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1386">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1389">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1392">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_615">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_627">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_640">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_657">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_676">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_695">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_708">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_721">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_734">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_747">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_764">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_776">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_788">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_800">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_806">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_819">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_832">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op157_readreq_state3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln19_fu_672_p2">icmp, 0, 0, 14, 19, 19</column>
<column name="icmp_ln22_fu_690_p2">icmp, 0, 0, 12, 12, 12</column>
<column name="icmp_ln25_fu_768_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="ap_block_pp0_stage13_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage14_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage19_00001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage19_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage9_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_pp0_stage12_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state27_pp0_stage2_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_io">or, 0, 0, 2, 1, 1</column>
<column name="or_ln19_fu_704_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln22_1_fu_800_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln22_fu_794_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln19_1_fu_746_p3">select, 0, 0, 15, 1, 15</column>
<column name="select_ln19_2_fu_754_p3">select, 0, 0, 15, 1, 15</column>
<column name="select_ln19_3_fu_780_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln19_fu_696_p3">select, 0, 0, 7, 1, 1</column>
<column name="select_ln22_1_fu_814_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln22_2_fu_832_p3">select, 0, 0, 15, 1, 15</column>
<column name="select_ln22_3_fu_896_p3">select, 0, 0, 12, 1, 1</column>
<column name="select_ln22_fu_806_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln19_fu_762_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">123, 25, 1, 25</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_phi_mux_first_iter_0_phi_fu_544_p4">9, 2, 1, 2</column>
<column name="col_fu_184">9, 2, 7, 14</column>
<column name="gmem0_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem0_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem0_blk_n_B">9, 2, 1, 2</column>
<column name="gmem0_blk_n_R">9, 2, 1, 2</column>
<column name="gmem0_blk_n_W">9, 2, 1, 2</column>
<column name="gmem3_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem3_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="grp_fu_552_p0">26, 5, 32, 160</column>
<column name="grp_fu_552_p1">97, 20, 32, 640</column>
<column name="grp_fu_556_p0">123, 25, 32, 800</column>
<column name="grp_fu_556_p1">123, 25, 32, 800</column>
<column name="indvar_flatten40_fu_188">9, 2, 12, 24</column>
<column name="indvar_flatten457_fu_196">9, 2, 19, 38</column>
<column name="m_axi_gmem3_ARADDR">123, 25, 64, 1600</column>
<column name="out_ch_fu_180">9, 2, 5, 10</column>
<column name="row_fu_192">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add40_i_21_reg_2958">32, 0, 32, 0</column>
<column name="ap_CS_fsm">24, 0, 24, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="col_fu_184">7, 0, 7, 0</column>
<column name="first_iter_0_reg_540">1, 0, 1, 0</column>
<column name="gmem0_addr_read_reg_2463">32, 0, 32, 0</column>
<column name="gmem0_addr_reg_2352">64, 0, 64, 0</column>
<column name="gmem3_addr_10_read_reg_2640">32, 0, 32, 0</column>
<column name="gmem3_addr_10_reg_2457">64, 0, 64, 0</column>
<column name="gmem3_addr_11_read_reg_2661">32, 0, 32, 0</column>
<column name="gmem3_addr_11_reg_2483">64, 0, 64, 0</column>
<column name="gmem3_addr_12_read_reg_2694">32, 0, 32, 0</column>
<column name="gmem3_addr_12_reg_2509">64, 0, 64, 0</column>
<column name="gmem3_addr_13_read_reg_2715">32, 0, 32, 0</column>
<column name="gmem3_addr_13_reg_2530">64, 0, 64, 0</column>
<column name="gmem3_addr_14_read_reg_2741">32, 0, 32, 0</column>
<column name="gmem3_addr_14_reg_2551">64, 0, 64, 0</column>
<column name="gmem3_addr_15_read_reg_2773">32, 0, 32, 0</column>
<column name="gmem3_addr_15_reg_2572">64, 0, 64, 0</column>
<column name="gmem3_addr_16_read_reg_2793">32, 0, 32, 0</column>
<column name="gmem3_addr_16_reg_2598">64, 0, 64, 0</column>
<column name="gmem3_addr_17_read_reg_2813">32, 0, 32, 0</column>
<column name="gmem3_addr_17_reg_2619">64, 0, 64, 0</column>
<column name="gmem3_addr_18_read_reg_2833">32, 0, 32, 0</column>
<column name="gmem3_addr_18_reg_2645">64, 0, 64, 0</column>
<column name="gmem3_addr_19_read_reg_2853">32, 0, 32, 0</column>
<column name="gmem3_addr_19_reg_2666">64, 0, 64, 0</column>
<column name="gmem3_addr_1_read_reg_2421">32, 0, 32, 0</column>
<column name="gmem3_addr_1_reg_2329">64, 0, 64, 0</column>
<column name="gmem3_addr_20_read_reg_2873">32, 0, 32, 0</column>
<column name="gmem3_addr_20_reg_2699">64, 0, 64, 0</column>
<column name="gmem3_addr_21_read_reg_2893">32, 0, 32, 0</column>
<column name="gmem3_addr_21_reg_2720">64, 0, 64, 0</column>
<column name="gmem3_addr_22_read_reg_2913">32, 0, 32, 0</column>
<column name="gmem3_addr_22_reg_2746">64, 0, 64, 0</column>
<column name="gmem3_addr_23_read_reg_2933">32, 0, 32, 0</column>
<column name="gmem3_addr_23_reg_2752">64, 0, 64, 0</column>
<column name="gmem3_addr_2_read_reg_2452">32, 0, 32, 0</column>
<column name="gmem3_addr_2_reg_2346">64, 0, 64, 0</column>
<column name="gmem3_addr_3_read_reg_2478">32, 0, 32, 0</column>
<column name="gmem3_addr_3_reg_2359">64, 0, 64, 0</column>
<column name="gmem3_addr_4_read_reg_2504">32, 0, 32, 0</column>
<column name="gmem3_addr_4_reg_2365">64, 0, 64, 0</column>
<column name="gmem3_addr_5_read_reg_2525">32, 0, 32, 0</column>
<column name="gmem3_addr_5_reg_2382">64, 0, 64, 0</column>
<column name="gmem3_addr_6_read_reg_2546">32, 0, 32, 0</column>
<column name="gmem3_addr_6_reg_2388">64, 0, 64, 0</column>
<column name="gmem3_addr_7_read_reg_2567">32, 0, 32, 0</column>
<column name="gmem3_addr_7_reg_2394">64, 0, 64, 0</column>
<column name="gmem3_addr_8_read_reg_2593">32, 0, 32, 0</column>
<column name="gmem3_addr_8_reg_2405">64, 0, 64, 0</column>
<column name="gmem3_addr_9_read_reg_2614">32, 0, 32, 0</column>
<column name="gmem3_addr_9_reg_2426">64, 0, 64, 0</column>
<column name="gmem3_addr_read_reg_2400">32, 0, 32, 0</column>
<column name="gmem3_addr_reg_2317">64, 0, 64, 0</column>
<column name="icmp_ln19_reg_2285">1, 0, 1, 0</column>
<column name="indvar_flatten40_fu_188">12, 0, 12, 0</column>
<column name="indvar_flatten457_fu_196">19, 0, 19, 0</column>
<column name="mul28_i1_11_reg_2726">32, 0, 32, 0</column>
<column name="mul28_i1_12_reg_2758">32, 0, 32, 0</column>
<column name="mul28_i1_13_reg_2778">32, 0, 32, 0</column>
<column name="mul28_i1_14_reg_2798">32, 0, 32, 0</column>
<column name="mul28_i1_15_reg_2818">32, 0, 32, 0</column>
<column name="mul28_i1_16_reg_2838">32, 0, 32, 0</column>
<column name="mul28_i1_17_reg_2858">32, 0, 32, 0</column>
<column name="mul28_i1_18_reg_2878">32, 0, 32, 0</column>
<column name="mul28_i1_19_reg_2898">32, 0, 32, 0</column>
<column name="mul28_i1_20_reg_2918">32, 0, 32, 0</column>
<column name="mul28_i1_21_reg_2938">32, 0, 32, 0</column>
<column name="mul28_i1_21_reg_2938_pp0_iter2_reg">32, 0, 32, 0</column>
<column name="mul28_i1_22_reg_2953">32, 0, 32, 0</column>
<column name="mul28_i1_22_reg_2953_pp0_iter2_reg">32, 0, 32, 0</column>
<column name="mul28_i1_6_reg_2578">32, 0, 32, 0</column>
<column name="mul28_i1_8_reg_2625">32, 0, 32, 0</column>
<column name="mul28_i1_s_reg_2679">32, 0, 32, 0</column>
<column name="or_ln22_reg_2294">1, 0, 1, 0</column>
<column name="out_ch_fu_180">5, 0, 5, 0</column>
<column name="reg_560">32, 0, 32, 0</column>
<column name="reg_564">32, 0, 32, 0</column>
<column name="reg_569">32, 0, 32, 0</column>
<column name="reg_574">32, 0, 32, 0</column>
<column name="reg_579">32, 0, 32, 0</column>
<column name="reg_584">32, 0, 32, 0</column>
<column name="reg_589">32, 0, 32, 0</column>
<column name="row_fu_192">7, 0, 7, 0</column>
<column name="select_ln19_1_reg_2289">11, 0, 15, 4</column>
<column name="select_ln22_1_reg_2298">7, 0, 7, 0</column>
<column name="select_ln22_2_reg_2303">15, 0, 15, 0</column>
<column name="sext_ln22_13_reg_2432">18, 0, 18, 0</column>
<column name="sext_ln22_27_reg_2672">19, 0, 19, 0</column>
<column name="sext_ln22_3_reg_2340">16, 0, 16, 0</column>
<column name="sext_ln22_7_reg_2371">17, 0, 17, 0</column>
<column name="sext_ln25_cast_reg_2280">64, 0, 64, 0</column>
<column name="gmem0_addr_reg_2352">64, 32, 64, 0</column>
<column name="icmp_ln19_reg_2285">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, kernel_stage0_Pipeline_Output_Channel, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, kernel_stage0_Pipeline_Output_Channel, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, kernel_stage0_Pipeline_Output_Channel, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, kernel_stage0_Pipeline_Output_Channel, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, kernel_stage0_Pipeline_Output_Channel, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, kernel_stage0_Pipeline_Output_Channel, return value</column>
<column name="grp_fu_1006_p_din0">out, 32, ap_ctrl_hs, kernel_stage0_Pipeline_Output_Channel, return value</column>
<column name="grp_fu_1006_p_din1">out, 32, ap_ctrl_hs, kernel_stage0_Pipeline_Output_Channel, return value</column>
<column name="grp_fu_1006_p_opcode">out, 2, ap_ctrl_hs, kernel_stage0_Pipeline_Output_Channel, return value</column>
<column name="grp_fu_1006_p_dout0">in, 32, ap_ctrl_hs, kernel_stage0_Pipeline_Output_Channel, return value</column>
<column name="grp_fu_1006_p_ce">out, 1, ap_ctrl_hs, kernel_stage0_Pipeline_Output_Channel, return value</column>
<column name="grp_fu_1002_p_din0">out, 32, ap_ctrl_hs, kernel_stage0_Pipeline_Output_Channel, return value</column>
<column name="grp_fu_1002_p_din1">out, 32, ap_ctrl_hs, kernel_stage0_Pipeline_Output_Channel, return value</column>
<column name="grp_fu_1002_p_dout0">in, 32, ap_ctrl_hs, kernel_stage0_Pipeline_Output_Channel, return value</column>
<column name="grp_fu_1002_p_ce">out, 1, ap_ctrl_hs, kernel_stage0_Pipeline_Output_Channel, return value</column>
<column name="m_axi_gmem3_AWVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLEN">out, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WDATA">out, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WSTRB">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WLAST">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLEN">out, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RDATA">in, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RLAST">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RFIFONUM">in, 9, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RFIFONUM">in, 9, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="sext_ln25">in, 62, ap_none, sext_ln25, scalar</column>
<column name="Y_proj">in, 64, ap_none, Y_proj, scalar</column>
<column name="Y_se">in, 64, ap_none, Y_se, scalar</column>
</table>
</item>
</section>
</profile>
