// Seed: 2450135570
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output uwire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_12;
  wire id_13;
  assign id_3 = id_4;
  assign id_5 = 1'b0;
  parameter id_14 = 1;
  logic id_15;
endmodule
module module_1 #(
    parameter id_11 = 32'd96
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11
);
  output wire _id_11;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_8,
      id_9,
      id_5,
      id_8,
      id_7,
      id_6,
      id_8,
      id_9,
      id_8
  );
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input logic [7:0] id_2;
  input wire id_1;
endmodule
