---
layout: archive
title: "IP Library"
permalink: /iplib/
author_profile: true
redirect_from:
  - /iplib
---


**RISC-V 5 Stage Pipeline Processor**
- An in-order 5 stage pipeline that supports a subset of RISC-V instructions
- Supports hazard management and data forwarding for optimal CPI
- [Access Github Repo Here](https://github.com/ycpoon/RISCV_5_Stage_Pipeline)

**Asynchronous & Synchronous FIFO Design**
- [Access IP Design Here](https://www.edaplayground.com/x/FrxZ)

**Improved BRAM Design**
- [Access IP Design Here](https://www.edaplayground.com/x/YFYf)

**Reduced Latency Memory BIST Design**
- [Access IP Design Here](https://www.edaplayground.com/x/Fr6S)

**AXI Stream Interconnect**
- [Access IP Design Here](https://www.edaplayground.com/x/DkCF)
