

================================================================
== Vitis HLS Report for 'fpadd503_150'
================================================================
* Date:           Tue May 20 14:36:24 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       54|       54|  0.540 us|  0.540 us|   54|   54|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                 |                                       |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                     Instance                    |                 Module                |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fpadd503_150_Pipeline_VITIS_LOOP_23_1_fu_64  |fpadd503_150_Pipeline_VITIS_LOOP_23_1  |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fpadd503_150_Pipeline_VITIS_LOOP_28_2_fu_82  |fpadd503_150_Pipeline_VITIS_LOOP_28_2  |       11|       11|  0.110 us|  0.110 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fpadd503_150_Pipeline_VITIS_LOOP_34_3_fu_92  |fpadd503_150_Pipeline_VITIS_LOOP_34_3  |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     817|   1946|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    145|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     832|   2091|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                    |                 Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |grp_fpadd503_150_Pipeline_VITIS_LOOP_23_1_fu_64  |fpadd503_150_Pipeline_VITIS_LOOP_23_1  |        0|   0|  206|  626|    0|
    |grp_fpadd503_150_Pipeline_VITIS_LOOP_28_2_fu_82  |fpadd503_150_Pipeline_VITIS_LOOP_28_2  |        0|   0|  276|  620|    0|
    |grp_fpadd503_150_Pipeline_VITIS_LOOP_34_3_fu_92  |fpadd503_150_Pipeline_VITIS_LOOP_34_3  |        0|   0|  335|  700|    0|
    +-------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |Total                                            |                                       |        0|   0|  817| 1946|    0|
    +-------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  37|          7|    1|          7|
    |c_address0  |  20|          4|    4|         16|
    |c_address1  |  14|          3|    4|         12|
    |c_ce0       |  20|          4|    1|          4|
    |c_ce1       |  14|          3|    1|          3|
    |c_d0        |  20|          4|   64|        256|
    |c_we0       |  20|          4|    1|          4|
    +------------+----+-----------+-----+-----------+
    |Total       | 145|         29|   76|        302|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+---+----+-----+-----------+
    |                             Name                             | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                     |  6|   0|    6|          0|
    |empty_152_reg_138                                             |  3|   0|    3|          0|
    |empty_reg_133                                                 |  3|   0|    3|          0|
    |grp_fpadd503_150_Pipeline_VITIS_LOOP_23_1_fu_64_ap_start_reg  |  1|   0|    1|          0|
    |grp_fpadd503_150_Pipeline_VITIS_LOOP_28_2_fu_82_ap_start_reg  |  1|   0|    1|          0|
    |grp_fpadd503_150_Pipeline_VITIS_LOOP_34_3_fu_92_ap_start_reg  |  1|   0|    1|          0|
    +--------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                         | 15|   0|   15|          0|
    +--------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  fpadd503.150|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  fpadd503.150|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  fpadd503.150|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  fpadd503.150|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  fpadd503.150|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  fpadd503.150|  return value|
|a_address0  |  out|    7|   ap_memory|             a|         array|
|a_ce0       |  out|    1|   ap_memory|             a|         array|
|a_q0        |   in|   64|   ap_memory|             a|         array|
|a_offset    |   in|   32|     ap_none|      a_offset|        scalar|
|a_offset2   |   in|    1|     ap_none|     a_offset2|        scalar|
|b_address0  |  out|    7|   ap_memory|             b|         array|
|b_ce0       |  out|    1|   ap_memory|             b|         array|
|b_q0        |   in|   64|   ap_memory|             b|         array|
|b_offset    |   in|   32|     ap_none|      b_offset|        scalar|
|b_offset4   |   in|    1|     ap_none|     b_offset4|        scalar|
|c_address0  |  out|    4|   ap_memory|             c|         array|
|c_ce0       |  out|    1|   ap_memory|             c|         array|
|c_we0       |  out|    1|   ap_memory|             c|         array|
|c_d0        |  out|   64|   ap_memory|             c|         array|
|c_address1  |  out|    4|   ap_memory|             c|         array|
|c_ce1       |  out|    1|   ap_memory|             c|         array|
|c_q1        |   in|   64|   ap_memory|             c|         array|
|c_offset    |   in|    1|     ap_none|      c_offset|        scalar|
+------------+-----+-----+------------+--------------+--------------+

