

================================================================
== Vivado HLS Report for 'inner_proc'
================================================================
* Date:           Sun Feb  9 15:06:48 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Video_Mandelbrot_Generator
* Solution:       solution3_pipline_mandel
* Product family: zynq
* Target device:  xc7z020i-clg484-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.516|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   81|  369|   81|  369|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+--------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- inner         |   80|  368|  10 ~ 46 |          -|          -|       8|    no    |
        | + mandel_calc  |    4|   40|         5|          4|          1| 1 ~ 10 |    yes   |
        +----------------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 11 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 6 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.15>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %m_axis_video_V_data_V, i3* %m_axis_video_V_keep_V, i3* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, [5 x i8]* @p_str3, i32 0, i32 0, [5 x i8]* @p_str4, i32 0, i32 0, [10 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zoom_factor_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %zoom_factor_V)"   --->   Operation 13 'read' 'zoom_factor_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%re_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %re_V)"   --->   Operation 14 'read' 're_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%im_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %im_V)"   --->   Operation 15 'read' 'im_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%v_assign_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %v_assign)"   --->   Operation 16 'read' 'v_assign_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln746 = trunc i3 %v_assign_read to i2" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 17 'trunc' 'trunc_ln746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i2.i15(i2 %trunc_ln746, i15 0)" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %v_assign_read, i32 2)" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 19 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln1 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %zoom_factor_V_read, i17 0)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 20 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i35 %shl_ln1 to i36" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 21 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i33 @_ssdm_op_BitConcatenate.i33.i18.i15(i18 %zoom_factor_V_read, i15 0)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 22 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i33 %shl_ln1118_1 to i36" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 23 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.67ns)   --->   "%r_V_11 = sub i36 %sext_ln1118, %sext_ln1118_1" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 24 'sub' 'r_V_11' <Predicate = true> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_11, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 25 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %r_V_11, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 26 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_11, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 27 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_11, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 28 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.97ns)   --->   "%xor_ln779 = xor i1 %tmp_5, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 29 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.97ns)   --->   "%xor_ln785 = xor i1 %p_Result_2, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 30 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rhs_V = call i33 @_ssdm_op_BitConcatenate.i33.i18.i15(i18 %re_V_read, i15 0)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 31 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i33 %rhs_V to i36" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 32 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i34 @_ssdm_op_BitConcatenate.i34.i18.i16(i18 %zoom_factor_V_read, i16 0)" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 33 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i34 %shl_ln1118_2 to i35" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 34 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.63ns)   --->   "%r_V_14 = sub i35 0, %sext_ln1118_2" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 35 'sub' 'r_V_14' <Predicate = true> <Delay = 2.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_14, i32 34)" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 36 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_14, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 37 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_14, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 38 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.97ns)   --->   "%xor_ln779_1 = xor i1 %tmp_12, true" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 39 'xor' 'xor_ln779_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.97ns)   --->   "%xor_ln785_1 = xor i1 %p_Result_12, true" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 40 'xor' 'xor_ln785_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i18 %im_V_read to i19" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 41 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.78ns)   --->   "%p_Val2_9 = select i1 %p_Result_8, i17 -1, i17 %shl_ln" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 42 'select' 'p_Val2_9' <Predicate = true> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln340 = zext i17 %p_Val2_9 to i31" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 43 'zext' 'zext_ln340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V_13 = mul i31 5461, %zext_ln340" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 44 'mul' 'r_V_13' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i31 %r_V_13 to i30" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 45 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.99ns)   --->   "%ret_V_11 = xor i30 %trunc_ln703, -536870912" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 46 'xor' 'ret_V_11' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %r_V_13, i32 29)" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 47 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.97ns)   --->   "%p_Result_9 = xor i1 %tmp_13, true" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 48 'xor' 'p_Result_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i15 @_ssdm_op_PartSelect.i15.i30.i32.i32(i30 %ret_V_11, i32 15, i32 29)" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 49 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln713 = sext i15 %trunc_ln2 to i16" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 50 'sext' 'sext_ln713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %ret_V_11, i32 29)" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 51 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %r_V_13, i32 14)" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 52 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %r_V_13, i32 29)" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 53 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 54 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.28>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i4 [ 0, %entry ], [ %col, %inner_end ]"   --->   Operation 55 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.30ns)   --->   "%icmp_ln27 = icmp eq i4 %p_Val2_s, -8" [src/cpp/video_mandelbrot_generator.cpp:27]   --->   Operation 56 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 57 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.73ns)   --->   "%col = add i4 %p_Val2_s, 1" [src/cpp/video_mandelbrot_generator.cpp:27]   --->   Operation 58 'add' 'col' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %inner_proc.exit, label %inner_begin" [src/cpp/video_mandelbrot_generator.cpp:27]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln746_1 = trunc i4 %p_Val2_s to i2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 60 'trunc' 'trunc_ln746_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i17 @_ssdm_op_BitConcatenate.i17.i2.i15(i2 %trunc_ln746_1, i15 0)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 61 'bitconcatenate' 'trunc_ln4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_Val2_s, i32 2)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 62 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.78ns)   --->   "%select_ln340_12 = select i1 %p_Result_s, i17 -1, i17 %trunc_ln4" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 63 'select' 'select_ln340_12' <Predicate = (!icmp_ln27)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_s = call i14 @_ssdm_op_PartSelect.i14.i17.i32.i32(i17 %select_ln340_12, i32 3, i32 16)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 64 'partselect' 'tmp_s' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i15 @_ssdm_op_BitConcatenate.i15.i1.i14(i1 true, i14 %tmp_s)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 65 'bitconcatenate' 'trunc_ln708_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln718 = sext i15 %trunc_ln708_2 to i16" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 66 'sext' 'sext_ln718' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i17 %select_ln340_12 to i3" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 67 'trunc' 'trunc_ln414' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_3_i = call i15 @_ssdm_op_BitConcatenate.i15.i3.i12(i3 %trunc_ln414, i12 0)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 68 'bitconcatenate' 'tmp_3_i' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (2.31ns)   --->   "%icmp_ln414_8 = icmp ne i15 %tmp_3_i, 0" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 69 'icmp' 'icmp_ln414_8' <Predicate = (!icmp_ln27)> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %icmp_ln414_8 to i16" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 70 'zext' 'zext_ln415' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.94ns)   --->   "%p_Val2_1 = add i16 %sext_ln718, %zext_ln415" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 71 'add' 'p_Val2_1' <Predicate = (!icmp_ln27)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node real_top_V)   --->   "%sext_ln415 = sext i16 %p_Val2_1 to i18" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 72 'sext' 'sext_ln415' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node real_top_V)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 15)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 73 'bitselect' 'tmp_18' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node real_top_V)   --->   "%carry = xor i1 %tmp_18, true" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 74 'xor' 'carry' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node real_top_V)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 15)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 75 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node real_top_V)   --->   "%or_ln786_3 = or i1 %p_Result_1, %carry" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 76 'or' 'or_ln786_3' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%real_top_V = select i1 %or_ln786_3, i18 %sext_ln415, i18 -131072" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 77 'select' 'real_top_V' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i36 %r_V_11 to i14" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 78 'trunc' 'trunc_ln718' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (2.20ns)   --->   "%icmp_ln414 = icmp ne i14 %trunc_ln718, 0" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 79 'icmp' 'icmp_ln414' <Predicate = (!icmp_ln27)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%and_ln414 = and i1 %p_Result_2, %icmp_ln414" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 80 'and' 'and_ln414' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%zext_ln415_1 = zext i1 %and_ln414 to i18" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 81 'zext' 'zext_ln415_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (2.13ns) (out node of the LUT)   --->   "%p_Val2_4 = add i18 %p_Val2_3, %zext_ln415_1" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 82 'add' 'p_Val2_4' <Predicate = (!icmp_ln27)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node carry_2)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_4, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 83 'bitselect' 'tmp_20' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node carry_2)   --->   "%xor_ln416_2 = xor i1 %tmp_20, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 84 'xor' 'xor_ln416_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_2 = and i1 %p_Result_3, %xor_ln416_2" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 85 'and' 'carry_2' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_4, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 86 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_84_i_i = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %r_V_11, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 87 'partselect' 'p_Result_84_i_i' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.95ns)   --->   "%Range2_all_ones = icmp eq i2 %p_Result_84_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 88 'icmp' 'Range2_all_ones' <Predicate = (!icmp_ln27)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_85_i_i = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %r_V_11, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 89 'partselect' 'p_Result_85_i_i' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.13ns)   --->   "%Range1_all_ones = icmp eq i3 %p_Result_85_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 90 'icmp' 'Range1_all_ones' <Predicate = (!icmp_ln27)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (1.13ns)   --->   "%Range1_all_zeros = icmp eq i3 %p_Result_85_i_i, 0" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 91 'icmp' 'Range1_all_zeros' <Predicate = (!icmp_ln27)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%deleted_zeros = select i1 %carry_2, i1 %Range1_all_ones, i1 %Range1_all_zeros" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 92 'select' 'deleted_zeros' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %Range2_all_ones, %xor_ln779" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 93 'and' 'and_ln779' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_2, i1 %and_ln779, i1 %Range1_all_ones" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 94 'select' 'deleted_ones' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.97ns)   --->   "%and_ln781 = and i1 %carry_2, %Range1_all_ones" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 95 'and' 'and_ln781' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%xor_ln785_2 = xor i1 %deleted_zeros, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 96 'xor' 'xor_ln785_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%or_ln785 = or i1 %p_Result_4, %xor_ln785_2" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 97 'or' 'or_ln785' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%overflow_1 = and i1 %or_ln785, %xor_ln785" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 98 'and' 'overflow_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_4, %deleted_ones" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 99 'and' 'and_ln786' <Predicate = (!icmp_ln27)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 100 'or' 'or_ln786' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786 = xor i1 %or_ln786, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 101 'xor' 'xor_ln786' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_2, %xor_ln786" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 102 'and' 'underflow' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340 = or i1 %underflow, %overflow_1" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 103 'or' 'or_ln340' <Predicate = (!icmp_ln27)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln718_1 = trunc i30 %ret_V_11 to i14" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 104 'trunc' 'trunc_ln718_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_9_i = call i15 @_ssdm_op_BitConcatenate.i15.i1.i14(i1 %tmp_15, i14 %trunc_ln718_1)" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 105 'bitconcatenate' 'tmp_9_i' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (2.31ns)   --->   "%icmp_ln414_2 = icmp ne i15 %tmp_9_i, 0" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 106 'icmp' 'icmp_ln414_2' <Predicate = (!icmp_ln27)> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%and_ln700_1 = and i1 %icmp_ln414_2, %p_Result_9" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 107 'and' 'and_ln700_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%zext_ln402 = zext i1 %and_ln700_1 to i16" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 108 'zext' 'zext_ln402' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (1.94ns) (out node of the LUT)   --->   "%p_Val2_12 = add i16 %sext_ln713, %zext_ln402" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 109 'add' 'p_Val2_12' <Predicate = (!icmp_ln27)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_12, i32 15)" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 110 'bitselect' 'tmp_27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node carry_6)   --->   "%xor_ln416_4 = xor i1 %tmp_27, true" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 111 'xor' 'xor_ln416_4' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_6 = and i1 %p_Result_10, %xor_ln416_4" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 112 'and' 'carry_6' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_12, i32 15)" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 113 'bitselect' 'p_Result_11' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%Range2_all_ones_8 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %ret_V_11, i32 29)" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 114 'bitselect' 'Range2_all_ones_8' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%xor_ln416_5 = xor i1 %p_Result_10, true" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 115 'xor' 'xor_ln416_5' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%or_ln416_1 = or i1 %tmp_27, %xor_ln416_5" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 116 'or' 'or_ln416_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%or_ln416 = or i1 %tmp_16, %or_ln416_1" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 117 'or' 'or_ln416' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.97ns)   --->   "%and_ln781_2 = and i1 %carry_6, %Range2_all_ones_8" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 118 'and' 'and_ln781_2' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%and_ln786_4 = and i1 %or_ln416, %p_Result_11" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 119 'and' 'and_ln786_4' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_5 = and i1 %and_ln786_4, %Range2_all_ones_8" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 120 'and' 'and_ln786_5' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%or_ln786_5 = or i1 %and_ln781_2, %and_ln786_5" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 121 'or' 'or_ln786_5' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%xor_ln786_2 = xor i1 %or_ln786_5, true" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 122 'xor' 'xor_ln786_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_2 = and i1 %p_Result_9, %xor_ln786_2" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 123 'and' 'underflow_2' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln718_2 = trunc i35 %r_V_14 to i14" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 124 'trunc' 'trunc_ln718_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (2.20ns)   --->   "%icmp_ln414_3 = icmp ne i14 %trunc_ln718_2, 0" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 125 'icmp' 'icmp_ln414_3' <Predicate = (!icmp_ln27)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.97ns)   --->   "%and_ln414_1 = and i1 %p_Result_12, %icmp_ln414_3" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 126 'and' 'and_ln414_1' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_10_i = call i17 @_ssdm_op_PartSelect.i17.i35.i32.i32(i35 %r_V_14, i32 16, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 127 'partselect' 'tmp_10_i' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%p_Val2_14 = call i18 @_ssdm_op_BitConcatenate.i18.i17.i1(i17 %tmp_10_i, i1 %and_ln414_1)" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 128 'bitconcatenate' 'p_Val2_14' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node carry_8)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_14, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 129 'bitselect' 'tmp_30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node carry_8)   --->   "%xor_ln416 = xor i1 %tmp_30, true" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 130 'xor' 'xor_ln416' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_8 = and i1 %p_Result_13, %xor_ln416" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 131 'and' 'carry_8' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_14, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 132 'bitselect' 'p_Result_14' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%Range2_all_ones_3 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_14, i32 34)" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 133 'bitselect' 'Range2_all_ones_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_6 = call i2 @_ssdm_op_PartSelect.i2.i35.i32.i32(i35 %r_V_14, i32 33, i32 34)" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 134 'partselect' 'tmp_6' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.95ns)   --->   "%Range1_all_ones_3 = icmp eq i2 %tmp_6, -1" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 135 'icmp' 'Range1_all_ones_3' <Predicate = (!icmp_ln27)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.95ns)   --->   "%Range1_all_zeros_2 = icmp eq i2 %tmp_6, 0" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 136 'icmp' 'Range1_all_zeros_2' <Predicate = (!icmp_ln27)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%deleted_zeros_2 = select i1 %carry_8, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_2" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 137 'select' 'deleted_zeros_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%and_ln779_2 = and i1 %Range2_all_ones_3, %xor_ln779_1" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 138 'and' 'and_ln779_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%deleted_ones_2 = select i1 %carry_8, i1 %and_ln779_2, i1 %Range1_all_ones_3" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 139 'select' 'deleted_ones_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.97ns)   --->   "%and_ln781_3 = and i1 %carry_8, %Range1_all_ones_3" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 140 'and' 'and_ln781_3' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%xor_ln785_6 = xor i1 %deleted_zeros_2, true" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 141 'xor' 'xor_ln785_6' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%or_ln785_3 = or i1 %p_Result_14, %xor_ln785_6" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 142 'or' 'or_ln785_3' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%overflow_5 = and i1 %or_ln785_3, %xor_ln785_1" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 143 'and' 'overflow_5' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_7 = and i1 %p_Result_14, %deleted_ones_2" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 144 'and' 'and_ln786_7' <Predicate = (!icmp_ln27)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node underflow_3)   --->   "%or_ln786_6 = or i1 %and_ln781_3, %and_ln786_7" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 145 'or' 'or_ln786_6' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node underflow_3)   --->   "%xor_ln786_3 = xor i1 %or_ln786_6, true" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 146 'xor' 'xor_ln786_3' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_3 = and i1 %p_Result_12, %xor_ln786_3" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 147 'and' 'underflow_3' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_9 = or i1 %underflow_3, %overflow_5" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 148 'or' 'or_ln340_9' <Predicate = (!icmp_ln27)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node imag_btm_V)   --->   "%or_ln340_11 = or i1 %and_ln786_7, %xor_ln785_1" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 149 'or' 'or_ln340_11' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node imag_btm_V)   --->   "%or_ln340_10 = or i1 %or_ln340_11, %and_ln781_3" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 150 'or' 'or_ln340_10' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln340_9, i18 131071, i18 %p_Val2_14" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 151 'select' 'select_ln340_4' <Predicate = (!icmp_ln27)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node imag_btm_V)   --->   "%select_ln388_3 = select i1 %underflow_3, i18 -131072, i18 %p_Val2_14" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 152 'select' 'select_ln388_3' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.97ns) (out node of the LUT)   --->   "%imag_btm_V = select i1 %or_ln340_10, i18 %select_ln340_4, i18 %select_ln388_3" [src/cpp/video_mandelbrot_generator.cpp:52]   --->   Operation 153 'select' 'imag_btm_V' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 154 'ret' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.33>
ST_3 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node real_btm_V)   --->   "%or_ln340_2 = or i1 %and_ln786, %xor_ln785" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 155 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node real_btm_V)   --->   "%or_ln340_1 = or i1 %or_ln340_2, %and_ln781" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 156 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i18 131071, i18 %p_Val2_4" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 157 'select' 'select_ln340' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node real_btm_V)   --->   "%select_ln388 = select i1 %underflow, i18 -131072, i18 %p_Val2_4" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 158 'select' 'select_ln388' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.97ns) (out node of the LUT)   --->   "%real_btm_V = select i1 %or_ln340_1, i18 %select_ln340, i18 %select_ln388" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 159 'select' 'real_btm_V' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i18 %real_btm_V to i36" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 160 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i18 %real_top_V to i36" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 161 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V_12 = mul nsw i36 %sext_ln1118_3, %sext_ln1116" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 162 'mul' 'r_V_12' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln414_1 = trunc i36 %r_V_12 to i15" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 163 'trunc' 'trunc_ln414_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln415_1 = sext i16 %p_Val2_12 to i18" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 164 'sext' 'sext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%xor_ln785_5 = xor i1 %Range2_all_ones_8, %carry_6" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 165 'xor' 'xor_ln785_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%or_ln785_2 = or i1 %p_Result_11, %xor_ln785_5" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 166 'or' 'or_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%overflow_4 = and i1 %or_ln785_2, %tmp_13" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 167 'and' 'overflow_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%or_ln340_6 = or i1 %underflow_2, %overflow_4" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 168 'or' 'or_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node imag_top_V)   --->   "%or_ln340_8 = or i1 %and_ln786_5, %tmp_13" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 169 'or' 'or_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node imag_top_V)   --->   "%or_ln340_7 = or i1 %or_ln340_8, %and_ln781_2" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 170 'or' 'or_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_3 = select i1 %or_ln340_6, i18 131071, i18 %sext_ln415_1" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 171 'select' 'select_ln340_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node imag_top_V)   --->   "%select_ln388_2 = select i1 %underflow_2, i18 -131072, i18 %sext_ln415_1" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 172 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.97ns) (out node of the LUT)   --->   "%imag_top_V = select i1 %or_ln340_7, i18 %select_ln340_3, i18 %select_ln388_2" [src/cpp/video_mandelbrot_generator.cpp:51]   --->   Operation 173 'select' 'imag_top_V' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i18 %imag_btm_V to i36" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 174 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i18 %imag_top_V to i36" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 175 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V_15 = mul nsw i36 %sext_ln1116_1, %sext_ln1118_4" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 176 'mul' 'r_V_15' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_15, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 177 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln414_2 = trunc i36 %r_V_15 to i15" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 178 'trunc' 'trunc_ln414_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%p_Result_106_i_i = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %r_V_15, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 179 'partselect' 'p_Result_106_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%p_Result_107_i_i = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %r_V_15, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 180 'partselect' 'p_Result_107_i_i' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.39>
ST_4 : Operation 181 [1/1] (2.71ns)   --->   "%ret_V_10 = add i36 %r_V_12, %sext_ln728" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 181 'add' 'ret_V_10' <Predicate = true> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %ret_V_10, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 182 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%p_Val2_7 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %ret_V_10, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 183 'partselect' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node carry_4)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %ret_V_10, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 184 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (2.31ns)   --->   "%icmp_ln414_1 = icmp ne i15 %trunc_ln414_1, 0" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 185 'icmp' 'icmp_ln414_1' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%and_ln700 = and i1 %p_Result_5, %icmp_ln414_1" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 186 'and' 'and_ln700' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%zext_ln415_2 = zext i1 %and_ln700 to i18" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 187 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (2.13ns) (out node of the LUT)   --->   "%p_Val2_8 = add i18 %p_Val2_7, %zext_ln415_2" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 188 'add' 'p_Val2_8' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node carry_4)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_8, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 189 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node carry_4)   --->   "%xor_ln416_3 = xor i1 %tmp_24, true" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 190 'xor' 'xor_ln416_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_4 = and i1 %p_Result_6, %xor_ln416_3" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 191 'and' 'carry_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_8, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 192 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %ret_V_10, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 193 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.95ns)   --->   "%Range2_all_ones_1 = icmp eq i2 %tmp, -1" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 194 'icmp' 'Range2_all_ones_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_3 = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %ret_V_10, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 195 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (1.13ns)   --->   "%Range1_all_ones_1 = icmp eq i3 %tmp_3, -1" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 196 'icmp' 'Range1_all_ones_1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (1.13ns)   --->   "%Range1_all_zeros_1 = icmp eq i3 %tmp_3, 0" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 197 'icmp' 'Range1_all_zeros_1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %ret_V_10, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 198 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%xor_ln779_2 = xor i1 %tmp_26, true" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 199 'xor' 'xor_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%and_ln779_1 = and i1 %Range2_all_ones_1, %xor_ln779_2" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 200 'and' 'and_ln779_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%deleted_ones_1 = select i1 %carry_4, i1 %and_ln779_1, i1 %Range1_all_ones_1" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 201 'select' 'deleted_ones_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 202 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_2 = and i1 %p_Result_7, %deleted_ones_1" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 202 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%p_Val2_16 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %r_V_15, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 203 'partselect' 'p_Val2_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node carry_10)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 204 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (2.31ns)   --->   "%icmp_ln414_4 = icmp ne i15 %trunc_ln414_2, 0" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 205 'icmp' 'icmp_ln414_4' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%and_ln700_2 = and i1 %p_Result_15, %icmp_ln414_4" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 206 'and' 'and_ln700_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%zext_ln415_3 = zext i1 %and_ln700_2 to i18" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 207 'zext' 'zext_ln415_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (2.13ns) (out node of the LUT)   --->   "%p_Val2_17 = add i18 %p_Val2_16, %zext_ln415_3" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 208 'add' 'p_Val2_17' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node carry_10)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_17, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 209 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node carry_10)   --->   "%xor_ln416_6 = xor i1 %tmp_35, true" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 210 'xor' 'xor_ln416_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_10 = and i1 %p_Result_16, %xor_ln416_6" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 211 'and' 'carry_10' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_17, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 212 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.95ns)   --->   "%Range2_all_ones_4 = icmp eq i2 %p_Result_106_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 213 'icmp' 'Range2_all_ones_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (1.13ns)   --->   "%Range1_all_ones_4 = icmp eq i3 %p_Result_107_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 214 'icmp' 'Range1_all_ones_4' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (1.13ns)   --->   "%Range1_all_zeros_3 = icmp eq i3 %p_Result_107_i_i, 0" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 215 'icmp' 'Range1_all_zeros_3' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%deleted_zeros_3 = select i1 %carry_10, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_3" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 216 'select' 'deleted_zeros_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_15, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 217 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%xor_ln779_3 = xor i1 %tmp_37, true" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 218 'xor' 'xor_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%and_ln779_3 = and i1 %Range2_all_ones_4, %xor_ln779_3" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 219 'and' 'and_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%deleted_ones_3 = select i1 %carry_10, i1 %and_ln779_3, i1 %Range1_all_ones_4" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 220 'select' 'deleted_ones_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.97ns)   --->   "%and_ln781_4 = and i1 %carry_10, %Range1_all_ones_4" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 221 'and' 'and_ln781_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%xor_ln785_7 = xor i1 %deleted_zeros_3, true" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 222 'xor' 'xor_ln785_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%or_ln785_4 = or i1 %p_Result_17, %xor_ln785_7" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 223 'or' 'or_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (0.97ns)   --->   "%xor_ln785_8 = xor i1 %p_Result_15, true" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 224 'xor' 'xor_ln785_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%overflow_6 = and i1 %or_ln785_4, %xor_ln785_8" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 225 'and' 'overflow_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_9 = and i1 %p_Result_17, %deleted_ones_3" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 226 'and' 'and_ln786_9' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node underflow_4)   --->   "%or_ln786_7 = or i1 %and_ln781_4, %and_ln786_9" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 227 'or' 'or_ln786_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node underflow_4)   --->   "%xor_ln786_4 = xor i1 %or_ln786_7, true" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 228 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_4 = and i1 %p_Result_15, %xor_ln786_4" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 229 'and' 'underflow_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_12 = or i1 %underflow_4, %overflow_6" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 230 'or' 'or_ln340_12' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.82>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i4 %p_Val2_s to i3" [src/cpp/video_mandelbrot_generator.cpp:27]   --->   Operation 231 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind" [src/cpp/video_mandelbrot_generator.cpp:28]   --->   Operation 232 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str7)" [src/cpp/video_mandelbrot_generator.cpp:28]   --->   Operation 233 'specregionbegin' 'tmp_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%deleted_zeros_1 = select i1 %carry_4, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 234 'select' 'deleted_zeros_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.97ns)   --->   "%and_ln781_1 = and i1 %carry_4, %Range1_all_ones_1" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 235 'and' 'and_ln781_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%xor_ln785_3 = xor i1 %deleted_zeros_1, true" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 236 'xor' 'xor_ln785_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%or_ln785_1 = or i1 %p_Result_7, %xor_ln785_3" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 237 'or' 'or_ln785_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [1/1] (0.97ns)   --->   "%xor_ln785_4 = xor i1 %p_Result_5, true" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 238 'xor' 'xor_ln785_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%overflow_2 = and i1 %or_ln785_1, %xor_ln785_4" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 239 'and' 'overflow_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node underflow_1)   --->   "%or_ln786_4 = or i1 %and_ln781_1, %and_ln786_2" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 240 'or' 'or_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node underflow_1)   --->   "%xor_ln786_1 = xor i1 %or_ln786_4, true" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 241 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_1 = and i1 %p_Result_5, %xor_ln786_1" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 242 'and' 'underflow_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_3 = or i1 %underflow_1, %overflow_2" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 243 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node x0_V)   --->   "%or_ln340_5 = or i1 %and_ln786_2, %xor_ln785_4" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 244 'or' 'or_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node x0_V)   --->   "%or_ln340_4 = or i1 %or_ln340_5, %and_ln781_1" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 245 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 246 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln340_1 = select i1 %or_ln340_3, i18 131071, i18 %p_Val2_8" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 246 'select' 'select_ln340_1' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node x0_V)   --->   "%select_ln388_1 = select i1 %underflow_1, i18 -131072, i18 %p_Val2_8" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 247 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 248 [1/1] (0.97ns) (out node of the LUT)   --->   "%x0_V = select i1 %or_ln340_4, i18 %select_ln340_1, i18 %select_ln388_1" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 248 'select' 'x0_V' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%or_ln340_14 = or i1 %and_ln786_9, %xor_ln785_8" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 249 'or' 'or_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%or_ln340_13 = or i1 %or_ln340_14, %and_ln781_4" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 250 'or' 'or_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln340_5 = select i1 %or_ln340_12, i18 131071, i18 %p_Val2_17" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 251 'select' 'select_ln340_5' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%select_ln388_4 = select i1 %underflow_4, i18 -131072, i18 %p_Val2_17" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 252 'select' 'select_ln388_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 253 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_18 = select i1 %or_ln340_13, i18 %select_ln340_5, i18 %select_ln388_4" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 253 'select' 'p_Val2_18' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%lhs_V = sext i18 %p_Val2_18 to i19" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 254 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (2.13ns)   --->   "%ret_V_12 = add nsw i19 %sext_ln703, %lhs_V" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 255 'add' 'ret_V_12' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_12, i32 18)" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 256 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (2.13ns)   --->   "%p_Val2_20 = add i18 %p_Val2_18, %im_V_read" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 257 'add' 'p_Val2_20' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_20, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 258 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%xor_ln786_5 = xor i1 %p_Result_19, true" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 259 'xor' 'xor_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%underflow_5 = and i1 %p_Result_18, %xor_ln786_5" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 260 'and' 'underflow_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node y0_V)   --->   "%xor_ln340 = xor i1 %p_Result_18, %p_Result_19" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 261 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node y0_V)   --->   "%xor_ln340_1 = xor i1 %p_Result_18, true" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 262 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node y0_V)   --->   "%or_ln340_15 = or i1 %p_Result_19, %xor_ln340_1" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 263 'or' 'or_ln340_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node y0_V)   --->   "%select_ln340_6 = select i1 %xor_ln340, i18 131071, i18 %p_Val2_20" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 264 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 265 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_5 = select i1 %underflow_5, i18 -131072, i18 %p_Val2_20" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 265 'select' 'select_ln388_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 266 [1/1] (0.97ns) (out node of the LUT)   --->   "%y0_V = select i1 %or_ln340_15, i18 %select_ln340_6, i18 %select_ln388_5" [src/cpp/video_mandelbrot_generator.cpp:53]   --->   Operation 266 'select' 'y0_V' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i18 %y0_V to i20" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 267 'sext' 'sext_ln64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i18 %x0_V to i20" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 268 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (1.76ns)   --->   "br label %1" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 269 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 5.02>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%p_Val2_21 = phi i18 [ 0, %inner_begin ], [ %rsquare_V, %mandel_calc ]"   --->   Operation 270 'phi' 'p_Val2_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%p_Val2_22 = phi i18 [ 0, %inner_begin ], [ %isquare_V, %mandel_calc ]"   --->   Operation 271 'phi' 'p_Val2_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "%p_Val2_27 = phi i18 [ 0, %inner_begin ], [ %zsquare_V, %mandel_calc ]"   --->   Operation 272 'phi' 'p_Val2_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%iter_0_i_i = phi i4 [ 0, %inner_begin ], [ %iter, %mandel_calc ]"   --->   Operation 273 'phi' 'iter_0_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 274 [1/1] (1.30ns)   --->   "%icmp_ln64 = icmp eq i4 %iter_0_i_i, -6" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 274 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 10, i64 5)"   --->   Operation 275 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 276 [1/1] (1.73ns)   --->   "%iter = add i4 %iter_0_i_i, 1" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 276 'add' 'iter' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 277 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %inner_end, label %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i338.i.i" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 277 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i18 %p_Val2_21 to i19" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 278 'sext' 'lhs_V_4' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i18 %p_Val2_22 to i19" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 279 'sext' 'rhs_V_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (2.13ns)   --->   "%ret_V = add nsw i19 %rhs_V_1, %lhs_V_4" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 280 'add' 'ret_V' <Predicate = (!icmp_ln64)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_40 = call i2 @_ssdm_op_PartSelect.i2.i19.i32.i32(i19 %ret_V, i32 17, i32 18)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 281 'partselect' 'tmp_40' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 282 [1/1] (0.95ns)   --->   "%icmp_ln1497 = icmp eq i2 %tmp_40, 1" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 282 'icmp' 'icmp_ln1497' <Predicate = (!icmp_ln64)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1497, label %inner_end, label %mandel_calc" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 283 'br' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_6 : Operation 284 [1/1] (2.13ns)   --->   "%ret_V_13 = sub i19 %lhs_V_4, %rhs_V_1" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 284 'sub' 'ret_V_13' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i19 %ret_V_13 to i18" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 285 'trunc' 'trunc_ln1192' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i19 %ret_V_13 to i20" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 286 'sext' 'lhs_V_2' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 287 [1/1] (2.16ns)   --->   "%ret_V_14 = add nsw i20 %lhs_V_2, %rhs_V_2" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 287 'add' 'ret_V_14' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 288 [1/1] (0.00ns)   --->   "%p_Result_20 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %ret_V_14, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 288 'bitselect' 'p_Result_20' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 289 [1/1] (2.13ns)   --->   "%p_Val2_26 = add i18 %x0_V, %trunc_ln1192" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 289 'add' 'p_Val2_26' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%p_Result_21 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_26, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 290 'bitselect' 'p_Result_21' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%p_Result_112_i_i = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %ret_V_14, i32 18, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 291 'partselect' 'p_Result_112_i_i' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i18 %p_Val2_27 to i19" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 292 'sext' 'sext_ln703_6' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 293 [1/1] (2.13ns)   --->   "%ret_V_15 = sub i19 %sext_ln703_6, %lhs_V_4" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 293 'sub' 'ret_V_15' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.25>
ST_7 : Operation 294 [1/1] (0.95ns)   --->   "%icmp_ln785 = icmp ne i2 %p_Result_112_i_i, 0" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 294 'icmp' 'icmp_ln785' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node overflow_7)   --->   "%or_ln785_5 = or i1 %p_Result_21, %icmp_ln785" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 295 'or' 'or_ln785_5' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node overflow_7)   --->   "%xor_ln785_9 = xor i1 %p_Result_20, true" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 296 'xor' 'xor_ln785_9' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 297 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_7 = and i1 %or_ln785_5, %xor_ln785_9" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 297 'and' 'overflow_7' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node underflow_6)   --->   "%xor_ln786_6 = xor i1 %p_Result_21, true" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 298 'xor' 'xor_ln786_6' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 299 [1/1] (0.95ns)   --->   "%icmp_ln786 = icmp ne i2 %p_Result_112_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 299 'icmp' 'icmp_ln786' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node underflow_6)   --->   "%or_ln786_1 = or i1 %icmp_ln786, %xor_ln786_6" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 300 'or' 'or_ln786_1' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 301 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_6 = and i1 %or_ln786_1, %p_Result_20" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 301 'and' 'underflow_6' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%or_ln340_16 = or i1 %underflow_6, %overflow_7" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 302 'or' 'or_ln340_16' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%xor_ln340_2 = xor i1 %underflow_6, true" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 303 'xor' 'xor_ln340_2' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%or_ln340_17 = or i1 %overflow_7, %xor_ln340_2" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 304 'or' 'or_ln340_17' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 305 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_7 = select i1 %or_ln340_16, i18 131071, i18 %p_Val2_26" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 305 'select' 'select_ln340_7' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%select_ln388_6 = select i1 %underflow_6, i18 -131072, i18 %p_Val2_26" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 306 'select' 'select_ln388_6' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 307 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_V = select i1 %or_ln340_17, i18 %select_ln340_7, i18 %select_ln388_6" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 307 'select' 'x_V' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 308 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i19 %ret_V_15 to i20" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 308 'sext' 'lhs_V_3' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i18 %p_Val2_22 to i20" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 309 'sext' 'sext_ln703_8' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 310 [1/1] (2.16ns)   --->   "%ret_V_16 = sub i20 %lhs_V_3, %sext_ln703_8" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 310 'sub' 'ret_V_16' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln1192_1 = trunc i20 %ret_V_16 to i18" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 311 'trunc' 'trunc_ln1192_1' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 312 [1/1] (2.19ns)   --->   "%ret_V_17 = add i20 %ret_V_16, %sext_ln64" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 312 'add' 'ret_V_17' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 313 [1/1] (0.00ns)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %ret_V_17, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 313 'bitselect' 'p_Result_22' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 314 [1/1] (2.13ns)   --->   "%p_Val2_32 = add i18 %trunc_ln1192_1, %y0_V" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 314 'add' 'p_Val2_32' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 315 [1/1] (0.00ns)   --->   "%p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_32, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 315 'bitselect' 'p_Result_23' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_7 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %ret_V_17, i32 18, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 316 'partselect' 'tmp_7' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 317 [1/1] (0.95ns)   --->   "%icmp_ln785_1 = icmp ne i2 %tmp_7, 0" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 317 'icmp' 'icmp_ln785_1' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node overflow_8)   --->   "%or_ln785_6 = or i1 %p_Result_23, %icmp_ln785_1" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 318 'or' 'or_ln785_6' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node overflow_8)   --->   "%xor_ln785_10 = xor i1 %p_Result_22, true" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 319 'xor' 'xor_ln785_10' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 320 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_8 = and i1 %or_ln785_6, %xor_ln785_10" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 320 'and' 'overflow_8' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node underflow_7)   --->   "%xor_ln786_7 = xor i1 %p_Result_23, true" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 321 'xor' 'xor_ln786_7' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 322 [1/1] (0.95ns)   --->   "%icmp_ln786_1 = icmp ne i2 %tmp_7, -1" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 322 'icmp' 'icmp_ln786_1' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node underflow_7)   --->   "%or_ln786_2 = or i1 %icmp_ln786_1, %xor_ln786_7" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 323 'or' 'or_ln786_2' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 324 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_7 = and i1 %or_ln786_2, %p_Result_22" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 324 'and' 'underflow_7' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_8)   --->   "%or_ln340_18 = or i1 %underflow_7, %overflow_8" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 325 'or' 'or_ln340_18' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340_3 = xor i1 %underflow_7, true" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 326 'xor' 'xor_ln340_3' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%or_ln340_19 = or i1 %overflow_8, %xor_ln340_3" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 327 'or' 'or_ln340_19' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 328 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_8 = select i1 %or_ln340_18, i18 131071, i18 %p_Val2_32" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 328 'select' 'select_ln340_8' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%select_ln388_7 = select i1 %underflow_7, i18 -131072, i18 %p_Val2_32" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 329 'select' 'select_ln388_7' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 330 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V = select i1 %or_ln340_19, i18 %select_ln340_8, i18 %select_ln388_7" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 330 'select' 'y_V' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 331 [1/1] (0.00ns)   --->   "%r_V = sext i18 %x_V to i36" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 331 'sext' 'r_V' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 332 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V_16 = mul nsw i36 %r_V, %r_V" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 332 'mul' 'r_V_16' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 333 [1/1] (0.00ns)   --->   "%p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_16, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 333 'bitselect' 'p_Result_24' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln414_3 = trunc i36 %r_V_16 to i15" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 334 'trunc' 'trunc_ln414_3' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 335 [1/1] (0.00ns)   --->   "%p_Result_119_i_i = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %r_V_16, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 335 'partselect' 'p_Result_119_i_i' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 336 [1/1] (0.95ns)   --->   "%Range2_all_ones_5 = icmp eq i2 %p_Result_119_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 336 'icmp' 'Range2_all_ones_5' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 337 [1/1] (0.00ns)   --->   "%p_Result_120_i_i = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %r_V_16, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 337 'partselect' 'p_Result_120_i_i' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 338 [1/1] (0.00ns)   --->   "%r_V_7 = sext i18 %y_V to i36" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 338 'sext' 'r_V_7' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 339 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V_17 = mul nsw i36 %r_V_7, %r_V_7" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 339 'mul' 'r_V_17' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 340 [1/1] (0.00ns)   --->   "%p_Result_27 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_17, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 340 'bitselect' 'p_Result_27' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln414_4 = trunc i36 %r_V_17 to i15" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 341 'trunc' 'trunc_ln414_4' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 342 [1/1] (0.00ns)   --->   "%p_Result_124_i_i = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %r_V_17, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 342 'partselect' 'p_Result_124_i_i' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 343 [1/1] (0.95ns)   --->   "%Range2_all_ones_6 = icmp eq i2 %p_Result_124_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 343 'icmp' 'Range2_all_ones_6' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 344 [1/1] (0.00ns)   --->   "%p_Result_125_i_i = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %r_V_17, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 344 'partselect' 'p_Result_125_i_i' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i18 %x_V to i19" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 345 'sext' 'sext_ln703_9' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i18 %y_V to i19" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 346 'sext' 'sext_ln703_10' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 347 [1/1] (2.13ns)   --->   "%ret_V_9 = add nsw i19 %sext_ln703_9, %sext_ln703_10" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 347 'add' 'ret_V_9' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 348 [1/1] (0.00ns)   --->   "%r_V_9 = sext i19 %ret_V_9 to i38" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 348 'sext' 'r_V_9' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 349 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V_18 = mul nsw i38 %r_V_9, %r_V_9" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 349 'mul' 'r_V_18' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 350 [1/1] (0.00ns)   --->   "%p_Result_30 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %r_V_18, i32 37)" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 350 'bitselect' 'p_Result_30' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln414_5 = trunc i38 %r_V_18 to i15" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 351 'trunc' 'trunc_ln414_5' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 352 [1/1] (0.00ns)   --->   "%p_Result_129_i_i = call i4 @_ssdm_op_PartSelect.i4.i38.i32.i32(i38 %r_V_18, i32 34, i32 37)" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 352 'partselect' 'p_Result_129_i_i' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 353 [1/1] (0.00ns)   --->   "%p_Result_130_i_i = call i5 @_ssdm_op_PartSelect.i5.i38.i32.i32(i38 %r_V_18, i32 33, i32 37)" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 353 'partselect' 'p_Result_130_i_i' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.39>
ST_9 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_35)   --->   "%p_Val2_34 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %r_V_16, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 354 'partselect' 'p_Val2_34' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node carry_12)   --->   "%p_Result_25 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_16, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 355 'bitselect' 'p_Result_25' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 356 [1/1] (2.31ns)   --->   "%icmp_ln414_5 = icmp ne i15 %trunc_ln414_3, 0" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 356 'icmp' 'icmp_ln414_5' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_35)   --->   "%and_ln700_3 = and i1 %p_Result_24, %icmp_ln414_5" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 357 'and' 'and_ln700_3' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_35)   --->   "%zext_ln415_4 = zext i1 %and_ln700_3 to i18" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 358 'zext' 'zext_ln415_4' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 359 [1/1] (2.13ns) (out node of the LUT)   --->   "%p_Val2_35 = add i18 %p_Val2_34, %zext_ln415_4" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 359 'add' 'p_Val2_35' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node carry_12)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_35, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 360 'bitselect' 'tmp_47' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node carry_12)   --->   "%xor_ln416_7 = xor i1 %tmp_47, true" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 361 'xor' 'xor_ln416_7' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 362 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_12 = and i1 %p_Result_25, %xor_ln416_7" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 362 'and' 'carry_12' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 363 [1/1] (0.00ns)   --->   "%p_Result_26 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_35, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 363 'bitselect' 'p_Result_26' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 364 [1/1] (1.13ns)   --->   "%Range1_all_ones_6 = icmp eq i3 %p_Result_120_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 364 'icmp' 'Range1_all_ones_6' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 365 [1/1] (1.13ns)   --->   "%Range1_all_zeros_4 = icmp eq i3 %p_Result_120_i_i, 0" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 365 'icmp' 'Range1_all_zeros_4' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%deleted_zeros_4 = select i1 %carry_12, i1 %Range1_all_ones_6, i1 %Range1_all_zeros_4" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 366 'select' 'deleted_zeros_4' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_16, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 367 'bitselect' 'tmp_49' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%xor_ln779_4 = xor i1 %tmp_49, true" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 368 'xor' 'xor_ln779_4' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%and_ln779_4 = and i1 %Range2_all_ones_5, %xor_ln779_4" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 369 'and' 'and_ln779_4' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%deleted_ones_5 = select i1 %carry_12, i1 %and_ln779_4, i1 %Range1_all_ones_6" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 370 'select' 'deleted_ones_5' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 371 [1/1] (0.97ns)   --->   "%and_ln781_5 = and i1 %carry_12, %Range1_all_ones_6" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 371 'and' 'and_ln781_5' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%xor_ln785_11 = xor i1 %deleted_zeros_4, true" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 372 'xor' 'xor_ln785_11' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%or_ln785_7 = or i1 %p_Result_26, %xor_ln785_11" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 373 'or' 'or_ln785_7' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 374 [1/1] (0.97ns)   --->   "%xor_ln785_12 = xor i1 %p_Result_24, true" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 374 'xor' 'xor_ln785_12' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%overflow_9 = and i1 %or_ln785_7, %xor_ln785_12" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 375 'and' 'overflow_9' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 376 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_14 = and i1 %p_Result_26, %deleted_ones_5" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 376 'and' 'and_ln786_14' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node underflow_8)   --->   "%or_ln786_8 = or i1 %and_ln781_5, %and_ln786_14" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 377 'or' 'or_ln786_8' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node underflow_8)   --->   "%xor_ln786_8 = xor i1 %or_ln786_8, true" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 378 'xor' 'xor_ln786_8' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 379 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_8 = and i1 %p_Result_24, %xor_ln786_8" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 379 'and' 'underflow_8' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 380 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_20 = or i1 %underflow_8, %overflow_9" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 380 'or' 'or_ln340_20' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%p_Val2_37 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %r_V_17, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 381 'partselect' 'p_Val2_37' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node carry_14)   --->   "%p_Result_28 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_17, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 382 'bitselect' 'p_Result_28' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 383 [1/1] (2.31ns)   --->   "%icmp_ln414_6 = icmp ne i15 %trunc_ln414_4, 0" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 383 'icmp' 'icmp_ln414_6' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%and_ln700_4 = and i1 %p_Result_27, %icmp_ln414_6" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 384 'and' 'and_ln700_4' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%zext_ln415_5 = zext i1 %and_ln700_4 to i18" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 385 'zext' 'zext_ln415_5' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 386 [1/1] (2.13ns) (out node of the LUT)   --->   "%p_Val2_38 = add i18 %p_Val2_37, %zext_ln415_5" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 386 'add' 'p_Val2_38' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node carry_14)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_38, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 387 'bitselect' 'tmp_52' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node carry_14)   --->   "%xor_ln416_8 = xor i1 %tmp_52, true" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 388 'xor' 'xor_ln416_8' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 389 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_14 = and i1 %p_Result_28, %xor_ln416_8" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 389 'and' 'carry_14' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 390 [1/1] (0.00ns)   --->   "%p_Result_29 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_38, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 390 'bitselect' 'p_Result_29' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 391 [1/1] (1.13ns)   --->   "%Range1_all_ones_7 = icmp eq i3 %p_Result_125_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 391 'icmp' 'Range1_all_ones_7' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 392 [1/1] (1.13ns)   --->   "%Range1_all_zeros_5 = icmp eq i3 %p_Result_125_i_i, 0" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 392 'icmp' 'Range1_all_zeros_5' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%deleted_zeros_5 = select i1 %carry_14, i1 %Range1_all_ones_7, i1 %Range1_all_zeros_5" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 393 'select' 'deleted_zeros_5' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_17, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 394 'bitselect' 'tmp_54' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%xor_ln779_5 = xor i1 %tmp_54, true" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 395 'xor' 'xor_ln779_5' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%and_ln779_5 = and i1 %Range2_all_ones_6, %xor_ln779_5" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 396 'and' 'and_ln779_5' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%deleted_ones_6 = select i1 %carry_14, i1 %and_ln779_5, i1 %Range1_all_ones_7" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 397 'select' 'deleted_ones_6' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 398 [1/1] (0.97ns)   --->   "%and_ln781_6 = and i1 %carry_14, %Range1_all_ones_7" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 398 'and' 'and_ln781_6' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%xor_ln785_13 = xor i1 %deleted_zeros_5, true" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 399 'xor' 'xor_ln785_13' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%or_ln785_8 = or i1 %p_Result_29, %xor_ln785_13" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 400 'or' 'or_ln785_8' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 401 [1/1] (0.97ns)   --->   "%xor_ln785_14 = xor i1 %p_Result_27, true" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 401 'xor' 'xor_ln785_14' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%overflow_10 = and i1 %or_ln785_8, %xor_ln785_14" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 402 'and' 'overflow_10' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 403 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_16 = and i1 %p_Result_29, %deleted_ones_6" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 403 'and' 'and_ln786_16' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node underflow_9)   --->   "%or_ln786_9 = or i1 %and_ln781_6, %and_ln786_16" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 404 'or' 'or_ln786_9' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node underflow_9)   --->   "%xor_ln786_9 = xor i1 %or_ln786_9, true" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 405 'xor' 'xor_ln786_9' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 406 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_9 = and i1 %p_Result_27, %xor_ln786_9" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 406 'and' 'underflow_9' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 407 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_23 = or i1 %underflow_9, %overflow_10" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 407 'or' 'or_ln340_23' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_43)   --->   "%p_Val2_42 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %r_V_18, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 408 'partselect' 'p_Val2_42' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node carry_16)   --->   "%p_Result_31 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %r_V_18, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 409 'bitselect' 'p_Result_31' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 410 [1/1] (2.31ns)   --->   "%icmp_ln414_7 = icmp ne i15 %trunc_ln414_5, 0" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 410 'icmp' 'icmp_ln414_7' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_43)   --->   "%and_ln700_5 = and i1 %p_Result_30, %icmp_ln414_7" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 411 'and' 'and_ln700_5' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_43)   --->   "%zext_ln415_6 = zext i1 %and_ln700_5 to i18" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 412 'zext' 'zext_ln415_6' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 413 [1/1] (2.13ns) (out node of the LUT)   --->   "%p_Val2_43 = add i18 %p_Val2_42, %zext_ln415_6" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 413 'add' 'p_Val2_43' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node carry_16)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_43, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 414 'bitselect' 'tmp_57' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node carry_16)   --->   "%xor_ln416_9 = xor i1 %tmp_57, true" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 415 'xor' 'xor_ln416_9' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 416 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_16 = and i1 %p_Result_31, %xor_ln416_9" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 416 'and' 'carry_16' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 417 [1/1] (0.00ns)   --->   "%p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_43, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 417 'bitselect' 'p_Result_32' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 418 [1/1] (1.30ns)   --->   "%Range2_all_ones_7 = icmp eq i4 %p_Result_129_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 418 'icmp' 'Range2_all_ones_7' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 419 [1/1] (1.36ns)   --->   "%Range1_all_ones_8 = icmp eq i5 %p_Result_130_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 419 'icmp' 'Range1_all_ones_8' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 420 [1/1] (1.36ns)   --->   "%Range1_all_zeros_6 = icmp eq i5 %p_Result_130_i_i, 0" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 420 'icmp' 'Range1_all_zeros_6' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %r_V_18, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 421 'bitselect' 'tmp_59' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%xor_ln779_6 = xor i1 %tmp_59, true" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 422 'xor' 'xor_ln779_6' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%and_ln779_6 = and i1 %Range2_all_ones_7, %xor_ln779_6" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 423 'and' 'and_ln779_6' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%deleted_ones_7 = select i1 %carry_16, i1 %and_ln779_6, i1 %Range1_all_ones_8" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 424 'select' 'deleted_ones_7' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 425 [1/1] (0.97ns)   --->   "%xor_ln785_16 = xor i1 %p_Result_30, true" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 425 'xor' 'xor_ln785_16' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 426 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_18 = and i1 %p_Result_32, %deleted_ones_7" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 426 'and' 'and_ln786_18' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.81>
ST_10 : Operation 427 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 427 'specloopname' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_13_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 428 'specregionbegin' 'tmp_13_i' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 429 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/cpp/video_mandelbrot_generator.cpp:65]   --->   Operation 429 'specpipeline' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node rsquare_V)   --->   "%or_ln340_21 = or i1 %and_ln786_14, %xor_ln785_12" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 430 'or' 'or_ln340_21' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node rsquare_V)   --->   "%or_ln340_22 = or i1 %or_ln340_21, %and_ln781_5" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 431 'or' 'or_ln340_22' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 432 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln340_9 = select i1 %or_ln340_20, i18 131071, i18 %p_Val2_35" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 432 'select' 'select_ln340_9' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node rsquare_V)   --->   "%select_ln388_8 = select i1 %underflow_8, i18 -131072, i18 %p_Val2_35" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 433 'select' 'select_ln388_8' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 434 [1/1] (0.97ns) (out node of the LUT)   --->   "%rsquare_V = select i1 %or_ln340_22, i18 %select_ln340_9, i18 %select_ln388_8" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 434 'select' 'rsquare_V' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node isquare_V)   --->   "%or_ln340_24 = or i1 %and_ln786_16, %xor_ln785_14" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 435 'or' 'or_ln340_24' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node isquare_V)   --->   "%or_ln340_25 = or i1 %or_ln340_24, %and_ln781_6" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 436 'or' 'or_ln340_25' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 437 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln340_10 = select i1 %or_ln340_23, i18 131071, i18 %p_Val2_38" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 437 'select' 'select_ln340_10' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node isquare_V)   --->   "%select_ln388_9 = select i1 %underflow_9, i18 -131072, i18 %p_Val2_38" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 438 'select' 'select_ln388_9' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 439 [1/1] (0.97ns) (out node of the LUT)   --->   "%isquare_V = select i1 %or_ln340_25, i18 %select_ln340_10, i18 %select_ln388_9" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 439 'select' 'isquare_V' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%deleted_zeros_6 = select i1 %carry_16, i1 %Range1_all_ones_8, i1 %Range1_all_zeros_6" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 440 'select' 'deleted_zeros_6' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 441 [1/1] (0.97ns)   --->   "%and_ln781_7 = and i1 %carry_16, %Range1_all_ones_8" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 441 'and' 'and_ln781_7' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%xor_ln785_15 = xor i1 %deleted_zeros_6, true" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 442 'xor' 'xor_ln785_15' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%or_ln785_9 = or i1 %p_Result_32, %xor_ln785_15" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 443 'or' 'or_ln785_9' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%overflow_11 = and i1 %or_ln785_9, %xor_ln785_16" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 444 'and' 'overflow_11' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node underflow_10)   --->   "%or_ln786_10 = or i1 %and_ln781_7, %and_ln786_18" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 445 'or' 'or_ln786_10' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node underflow_10)   --->   "%xor_ln786_10 = xor i1 %or_ln786_10, true" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 446 'xor' 'xor_ln786_10' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 447 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_10 = and i1 %p_Result_30, %xor_ln786_10" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 447 'and' 'underflow_10' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 448 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_26 = or i1 %underflow_10, %overflow_11" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 448 'or' 'or_ln340_26' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node zsquare_V)   --->   "%or_ln340_27 = or i1 %and_ln786_18, %xor_ln785_16" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 449 'or' 'or_ln340_27' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node zsquare_V)   --->   "%or_ln340_28 = or i1 %or_ln340_27, %and_ln781_7" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 450 'or' 'or_ln340_28' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 451 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln340_11 = select i1 %or_ln340_26, i18 131071, i18 %p_Val2_43" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 451 'select' 'select_ln340_11' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node zsquare_V)   --->   "%select_ln388_10 = select i1 %underflow_10, i18 -131072, i18 %p_Val2_43" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 452 'select' 'select_ln388_10' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 453 [1/1] (0.97ns) (out node of the LUT)   --->   "%zsquare_V = select i1 %or_ln340_28, i18 %select_ln340_11, i18 %select_ln388_10" [src/cpp/video_mandelbrot_generator.cpp:72]   --->   Operation 453 'select' 'zsquare_V' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 454 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_13_i)" [src/cpp/video_mandelbrot_generator.cpp:74]   --->   Operation 454 'specregionend' 'empty_18' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 455 [1/1] (0.00ns)   --->   "br label %1" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 455 'br' <Predicate = (!icmp_ln64 & !icmp_ln1497)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 1.30>
ST_11 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%or_ln82 = or i3 %trunc_ln27, %v_assign_read" [src/cpp/video_mandelbrot_generator.cpp:82]   --->   Operation 456 'or' 'or_ln82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 457 [1/1] (1.13ns) (out node of the LUT)   --->   "%tmp_user_V = icmp eq i3 %or_ln82, 0" [src/cpp/video_mandelbrot_generator.cpp:82]   --->   Operation 457 'icmp' 'tmp_user_V' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 458 [1/1] (1.30ns)   --->   "%tmp_last_V = icmp eq i4 %p_Val2_s, 7" [src/cpp/video_mandelbrot_generator.cpp:88]   --->   Operation 458 'icmp' 'tmp_last_V' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i4 %p_Val2_s to i8" [src/cpp/video_mandelbrot_generator.cpp:98]   --->   Operation 459 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_8 = call i20 @_ssdm_op_BitConcatenate.i20.i4.i8.i8(i4 %iter_0_i_i, i8 0, i8 %zext_ln98)" [src/cpp/video_mandelbrot_generator.cpp:115->src/cpp/video_mandelbrot_generator.cpp:103]   --->   Operation 460 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 461 [1/1] (0.00ns)   --->   "%pixel_out_V = zext i20 %tmp_8 to i24" [src/cpp/video_mandelbrot_generator.cpp:115->src/cpp/video_mandelbrot_generator.cpp:103]   --->   Operation 461 'zext' 'pixel_out_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 462 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %m_axis_video_V_data_V, i3* %m_axis_video_V_keep_V, i3* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i24 %pixel_out_V, i3 undef, i3 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)" [src/cpp/video_mandelbrot_generator.cpp:106]   --->   Operation 462 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 463 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str7, i32 %tmp_1_i)" [src/cpp/video_mandelbrot_generator.cpp:107]   --->   Operation 463 'specregionend' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 464 [1/1] (0.00ns)   --->   "br label %0" [src/cpp/video_mandelbrot_generator.cpp:27]   --->   Operation 464 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.15ns
The critical path consists of the following:
	wire read on port 'v_assign' [16]  (0 ns)
	'select' operation ('__Val2__', src/cpp/video_mandelbrot_generator.cpp:51) [42]  (0.781 ns)
	'mul' operation of DSP[44] ('r.V', src/cpp/video_mandelbrot_generator.cpp:51) [44]  (6.38 ns)
	'xor' operation ('ret.V', src/cpp/video_mandelbrot_generator.cpp:51) [46]  (0.992 ns)

 <State 2>: 8.29ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln414', src/cpp/video_mandelbrot_generator.cpp:48) [84]  (2.21 ns)
	'and' operation ('qb', src/cpp/video_mandelbrot_generator.cpp:48) [85]  (0 ns)
	'add' operation ('__Val2__', src/cpp/video_mandelbrot_generator.cpp:48) [87]  (2.14 ns)
	'xor' operation ('xor_ln416_2', src/cpp/video_mandelbrot_generator.cpp:48) [89]  (0 ns)
	'and' operation ('carry', src/cpp/video_mandelbrot_generator.cpp:48) [90]  (0.978 ns)
	'select' operation ('deleted_ones', src/cpp/video_mandelbrot_generator.cpp:48) [99]  (0 ns)
	'and' operation ('and_ln786', src/cpp/video_mandelbrot_generator.cpp:48) [104]  (0.993 ns)
	'or' operation ('or_ln786', src/cpp/video_mandelbrot_generator.cpp:48) [105]  (0 ns)
	'xor' operation ('xor_ln786', src/cpp/video_mandelbrot_generator.cpp:48) [106]  (0 ns)
	'and' operation ('underflow', src/cpp/video_mandelbrot_generator.cpp:48) [107]  (0.978 ns)
	'or' operation ('or_ln340', src/cpp/video_mandelbrot_generator.cpp:48) [108]  (0.993 ns)

 <State 3>: 8.34ns
The critical path consists of the following:
	'select' operation ('select_ln340_3', src/cpp/video_mandelbrot_generator.cpp:51) [182]  (0.978 ns)
	'select' operation ('imag_top.V', src/cpp/video_mandelbrot_generator.cpp:51) [184]  (0.978 ns)
	'mul' operation of DSP[217] ('r.V', src/cpp/video_mandelbrot_generator.cpp:53) [217]  (6.38 ns)

 <State 4>: 8.4ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln414_4', src/cpp/video_mandelbrot_generator.cpp:53) [222]  (2.32 ns)
	'and' operation ('qb', src/cpp/video_mandelbrot_generator.cpp:53) [223]  (0 ns)
	'add' operation ('__Val2__', src/cpp/video_mandelbrot_generator.cpp:53) [225]  (2.14 ns)
	'xor' operation ('xor_ln416_6', src/cpp/video_mandelbrot_generator.cpp:53) [227]  (0 ns)
	'and' operation ('carry', src/cpp/video_mandelbrot_generator.cpp:53) [228]  (0.978 ns)
	'select' operation ('deleted_ones', src/cpp/video_mandelbrot_generator.cpp:53) [239]  (0 ns)
	'and' operation ('and_ln786_9', src/cpp/video_mandelbrot_generator.cpp:53) [245]  (0.993 ns)
	'or' operation ('or_ln786_7', src/cpp/video_mandelbrot_generator.cpp:53) [246]  (0 ns)
	'xor' operation ('xor_ln786_4', src/cpp/video_mandelbrot_generator.cpp:53) [247]  (0 ns)
	'and' operation ('underflow', src/cpp/video_mandelbrot_generator.cpp:53) [248]  (0.978 ns)
	'or' operation ('or_ln340_12', src/cpp/video_mandelbrot_generator.cpp:53) [249]  (0.993 ns)

 <State 5>: 5.83ns
The critical path consists of the following:
	'select' operation ('select_ln340_5', src/cpp/video_mandelbrot_generator.cpp:53) [252]  (0.756 ns)
	'select' operation ('__Val2__', src/cpp/video_mandelbrot_generator.cpp:53) [254]  (0.978 ns)
	'add' operation ('__Val2__', src/cpp/video_mandelbrot_generator.cpp:53) [258]  (2.14 ns)
	'select' operation ('select_ln388_5', src/cpp/video_mandelbrot_generator.cpp:53) [266]  (0.978 ns)
	'select' operation ('y0.V', src/cpp/video_mandelbrot_generator.cpp:53) [267]  (0.978 ns)

 <State 6>: 5.03ns
The critical path consists of the following:
	'phi' operation ('rsquare.V') with incoming values : ('rsquare.V', src/cpp/video_mandelbrot_generator.cpp:69) [272]  (0 ns)
	'sub' operation ('ret.V', src/cpp/video_mandelbrot_generator.cpp:66) [291]  (2.14 ns)
	'add' operation ('ret.V', src/cpp/video_mandelbrot_generator.cpp:66) [294]  (2.17 ns)
	blocking operation 0.723 ns on control path)

 <State 7>: 8.25ns
The critical path consists of the following:
	'sub' operation ('ret.V', src/cpp/video_mandelbrot_generator.cpp:67) [317]  (2.17 ns)
	'add' operation ('ret.V', src/cpp/video_mandelbrot_generator.cpp:67) [319]  (2.2 ns)
	'icmp' operation ('icmp_ln785_1', src/cpp/video_mandelbrot_generator.cpp:67) [324]  (0.959 ns)
	'or' operation ('or_ln785_6', src/cpp/video_mandelbrot_generator.cpp:67) [325]  (0 ns)
	'and' operation ('overflow', src/cpp/video_mandelbrot_generator.cpp:67) [327]  (0.978 ns)
	'or' operation ('or_ln340_18', src/cpp/video_mandelbrot_generator.cpp:67) [332]  (0 ns)
	'select' operation ('select_ln340_8', src/cpp/video_mandelbrot_generator.cpp:67) [335]  (0.978 ns)
	'select' operation ('y.V', src/cpp/video_mandelbrot_generator.cpp:67) [337]  (0.978 ns)

 <State 8>: 8.52ns
The critical path consists of the following:
	'add' operation ('ret.V', src/cpp/video_mandelbrot_generator.cpp:72) [418]  (2.14 ns)
	'mul' operation of DSP[420] ('r.V', src/cpp/video_mandelbrot_generator.cpp:72) [420]  (6.38 ns)

 <State 9>: 8.4ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln414_5', src/cpp/video_mandelbrot_generator.cpp:69) [344]  (2.32 ns)
	'and' operation ('qb', src/cpp/video_mandelbrot_generator.cpp:69) [345]  (0 ns)
	'add' operation ('__Val2__', src/cpp/video_mandelbrot_generator.cpp:69) [347]  (2.14 ns)
	'xor' operation ('xor_ln416_7', src/cpp/video_mandelbrot_generator.cpp:69) [349]  (0 ns)
	'and' operation ('carry', src/cpp/video_mandelbrot_generator.cpp:69) [350]  (0.978 ns)
	'select' operation ('deleted_ones', src/cpp/video_mandelbrot_generator.cpp:69) [361]  (0 ns)
	'and' operation ('and_ln786_14', src/cpp/video_mandelbrot_generator.cpp:69) [367]  (0.993 ns)
	'or' operation ('or_ln786_8', src/cpp/video_mandelbrot_generator.cpp:69) [368]  (0 ns)
	'xor' operation ('xor_ln786_8', src/cpp/video_mandelbrot_generator.cpp:69) [369]  (0 ns)
	'and' operation ('underflow', src/cpp/video_mandelbrot_generator.cpp:69) [370]  (0.978 ns)
	'or' operation ('or_ln340_20', src/cpp/video_mandelbrot_generator.cpp:69) [371]  (0.993 ns)

 <State 10>: 6.82ns
The critical path consists of the following:
	'and' operation ('and_ln781_7', src/cpp/video_mandelbrot_generator.cpp:72) [443]  (0.978 ns)
	'or' operation ('or_ln786_10', src/cpp/video_mandelbrot_generator.cpp:72) [449]  (0 ns)
	'xor' operation ('xor_ln786_10', src/cpp/video_mandelbrot_generator.cpp:72) [450]  (0 ns)
	'and' operation ('underflow', src/cpp/video_mandelbrot_generator.cpp:72) [451]  (0.978 ns)
	'or' operation ('or_ln340_26', src/cpp/video_mandelbrot_generator.cpp:72) [452]  (0.993 ns)
	'select' operation ('select_ln340_11', src/cpp/video_mandelbrot_generator.cpp:72) [455]  (0.756 ns)
	'select' operation ('zsquare.V', src/cpp/video_mandelbrot_generator.cpp:72) [457]  (0.978 ns)
	'phi' operation ('zsquare.V') with incoming values : ('zsquare.V', src/cpp/video_mandelbrot_generator.cpp:72) [274]  (0 ns)
	'sub' operation ('ret.V', src/cpp/video_mandelbrot_generator.cpp:67) [314]  (2.14 ns)

 <State 11>: 1.3ns
The critical path consists of the following:
	'icmp' operation ('tmp.last.V', src/cpp/video_mandelbrot_generator.cpp:88) [463]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
