module wideexpr_00742(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((-(3'sb101))>>(((u0)>({2{3'sb100}}))<<(({4{5'sb10111}})-(((ctrl[2]?$unsigned(((3'sb001)|(2'sb11))^~($signed(u2))):5'b01110))-(((4'b0110)&(u4))<<<(^(((s4)<(s6))<<((ctrl[2]?5'sb10010:6'sb101001)))))))))!=((ctrl[1]?((ctrl[1]?+(s3):2'sb01))-((((-(+((6'sb111000)<<<(u3))))>>(s7))|((1'sb0)>>>(s6)))&((4'sb0000)+(3'sb100))):s0));
  assign y1 = !((ctrl[3]?($signed(s1))>>((ctrl[1]?(1'sb0)|(4'sb1011):(s7)<<<(s5))):+((ctrl[3]?-(5'b01111):(6'sb001111)<=(4'sb0011)))));
  assign y2 = ($signed(s4))<<<(((2'sb10)|(+((+(+(s4)))&((s1)<<((s4)^(s4))))))<=(4'sb1010));
  assign y3 = (!((ctrl[3]?6'sb001001:{4'sb0110,(ctrl[1]?4'sb1011:(ctrl[5]?(s6)<<<(4'sb0110):-(3'sb000)))})))^~((ctrl[5]?$unsigned((ctrl[4]?(({2{s3}})<<<((ctrl[3]?s7:5'sb10111)))|((~|(u3))>>>($signed(3'sb010))):{($signed(s4))&(s4),($signed(s2))>>(u3),((u2)>=(2'sb01))<<($signed(s3))})):{2{3'sb011}}));
  assign y4 = (5'sb11111)^(+(({s2,((({2'b11,3'sb111})<<<((ctrl[7]?s1:s1)))>>((ctrl[5]?(ctrl[5]?s6:5'b10011):(ctrl[5]?3'sb000:2'sb11))))<=(s4),$signed(+($signed((4'b1001)^~(4'sb0101)))),$signed({6'b000000,{4{{3'sb101,u3}}},{1'sb1,+(s7),(ctrl[0]?s1:s4)}})})<<(-(^(|(+(u3)))))));
  assign y5 = (-((ctrl[6]?$signed({{6'sb111000,({1{s6}})|({4{s3}}),((2'sb11)<<<(1'sb1))>>>((ctrl[7]?5'sb10000:6'sb101110))}}):(({((s0)<<(3'sb011))-((6'sb111000)>>(s2)),{{2'b01,s4},(s0)|(1'sb1)}})>>>(1'sb0))!=({s7,~^(-((ctrl[7]?6'sb111000:u1))),{4{({4{s2}})&(u3)}}}))))<<<(-(s0));
  assign y6 = -((ctrl[0]?(ctrl[2]?($signed(((s4)<<(3'sb101))>>((s7)==(s1))))<<(4'sb0000):(s4)+(+(6'sb100111))):$signed(s0)));
  assign y7 = 1'sb0;
endmodule
