time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
39,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
39,2 added to ready queue,enqueue,2,,"['1', '2']",[],"[None, None]","[None, None]"
39,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['2'],[],"['1', None]","[None, None]"
39,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
41,3 added to ready queue,enqueue,3,,['3'],[],"['1', '2']","[None, None]"
41,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '1']",[],"[None, '2']","[None, None]"
41,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '1', '2']",[],"[None, None]","[None, None]"
41,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['1', '2']",[],"['3', None]","[None, None]"
41,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['2'],[],"['3', '1']","[None, None]"
42,4 added to ready queue,enqueue,4,,"['2', '4']",[],"['3', '1']","[None, None]"
42,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['2', '4']",['1'],"['3', None]","[None, None]"
42,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['4'],['1'],"['3', '2']","[None, None]"
42,1 dispatched to IO0,dispatch_io,1,IO0,['4'],[],"['3', '2']","['1', None]"
43,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['4', '3']",[],"[None, '2']","['1', None]"
43,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['3'],[],"['4', '2']","['1', None]"
44,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '2']",[],"['4', None]","['1', None]"
44,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['2'],[],"['4', '3']","['1', None]"
45,5 added to ready queue,enqueue,5,,"['2', '5']",[],"['4', '3']","['1', None]"
45,6 added to ready queue,enqueue,6,,"['2', '5', '6']",[],"['4', '3']","['1', None]"
45,7 added to ready queue,enqueue,7,,"['2', '5', '6', '7']",[],"['4', '3']","['1', None]"
45,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['2', '5', '6', '7', '4']",[],"[None, '3']","['1', None]"
45,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '6', '7', '4']",[],"['2', '3']","['1', None]"
46,8 added to ready queue,enqueue,8,,"['5', '6', '7', '4', '8']",[],"['2', '3']","['1', None]"
46,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['5', '6', '7', '4', '8', '3']",[],"['2', None]","['1', None]"
46,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['6', '7', '4', '8', '3']",[],"['2', '5']","['1', None]"
47,9 added to ready queue,enqueue,9,,"['6', '7', '4', '8', '3', '9']",[],"['2', '5']","['1', None]"
47,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['6', '7', '4', '8', '3', '9', '2']",[],"[None, '5']","['1', None]"
47,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['7', '4', '8', '3', '9', '2']",[],"['6', '5']","['1', None]"
48,10 added to ready queue,enqueue,10,,"['7', '4', '8', '3', '9', '2', '10']",[],"['6', '5']","['1', None]"
48,11 added to ready queue,enqueue,11,,"['7', '4', '8', '3', '9', '2', '10', '11']",[],"['6', '5']","['1', None]"
48,12 added to ready queue,enqueue,12,,"['7', '4', '8', '3', '9', '2', '10', '11', '12']",[],"['6', '5']","['1', None]"
48,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['7', '4', '8', '3', '9', '2', '10', '11', '12', '5']",[],"['6', None]","['1', None]"
48,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['4', '8', '3', '9', '2', '10', '11', '12', '5']",[],"['6', '7']","['1', None]"
49,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['4', '8', '3', '9', '2', '10', '11', '12', '5', '6']",[],"[None, '7']","['1', None]"
49,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['8', '3', '9', '2', '10', '11', '12', '5', '6']",[],"['4', '7']","['1', None]"
50,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['8', '3', '9', '2', '10', '11', '12', '5', '6', '7']",[],"['4', None]","['1', None]"
50,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['3', '9', '2', '10', '11', '12', '5', '6', '7']",[],"['4', '8']","['1', None]"
51,13 added to ready queue,enqueue,13,,"['3', '9', '2', '10', '11', '12', '5', '6', '7', '13']",[],"['4', '8']","['1', None]"
51,14 added to ready queue,enqueue,14,,"['3', '9', '2', '10', '11', '12', '5', '6', '7', '13', '14']",[],"['4', '8']","['1', None]"
51,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['3', '9', '2', '10', '11', '12', '5', '6', '7', '13', '14', '4']",[],"[None, '8']","['1', None]"
51,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['9', '2', '10', '11', '12', '5', '6', '7', '13', '14', '4']",[],"['3', '8']","['1', None]"
52,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['9', '2', '10', '11', '12', '5', '6', '7', '13', '14', '4', '8']",[],"['3', None]","['1', None]"
52,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['2', '10', '11', '12', '5', '6', '7', '13', '14', '4', '8']",[],"['3', '9']","['1', None]"
53,15 added to ready queue,enqueue,15,,"['2', '10', '11', '12', '5', '6', '7', '13', '14', '4', '8', '15']",[],"['3', '9']","['1', None]"
53,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['2', '10', '11', '12', '5', '6', '7', '13', '14', '4', '8', '15', '3']",[],"[None, '9']","['1', None]"
53,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['10', '11', '12', '5', '6', '7', '13', '14', '4', '8', '15', '3']",[],"['2', '9']","['1', None]"
54,16 added to ready queue,enqueue,16,,"['10', '11', '12', '5', '6', '7', '13', '14', '4', '8', '15', '3', '16']",[],"['2', '9']","['1', None]"
54,17 added to ready queue,enqueue,17,,"['10', '11', '12', '5', '6', '7', '13', '14', '4', '8', '15', '3', '16', '17']",[],"['2', '9']","['1', None]"
54,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['10', '11', '12', '5', '6', '7', '13', '14', '4', '8', '15', '3', '16', '17', '9']",[],"['2', None]","['1', None]"
54,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['11', '12', '5', '6', '7', '13', '14', '4', '8', '15', '3', '16', '17', '9']",[],"['2', '10']","['1', None]"
55,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['11', '12', '5', '6', '7', '13', '14', '4', '8', '15', '3', '16', '17', '9', '2']",[],"[None, '10']","['1', None]"
55,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['12', '5', '6', '7', '13', '14', '4', '8', '15', '3', '16', '17', '9', '2']",[],"['11', '10']","['1', None]"
56,18 added to ready queue,enqueue,18,,"['12', '5', '6', '7', '13', '14', '4', '8', '15', '3', '16', '17', '9', '2', '18']",[],"['11', '10']","['1', None]"
56,19 added to ready queue,enqueue,19,,"['12', '5', '6', '7', '13', '14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19']",[],"['11', '10']","['1', None]"
56,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['12', '5', '6', '7', '13', '14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10']",[],"['11', None]","['1', None]"
56,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['5', '6', '7', '13', '14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10']",[],"['11', '12']","['1', None]"
57,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['5', '6', '7', '13', '14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11']",[],"[None, '12']","['1', None]"
57,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['6', '7', '13', '14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11']",[],"['5', '12']","['1', None]"
58,20 added to ready queue,enqueue,20,,"['6', '7', '13', '14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20']",[],"['5', '12']","['1', None]"
58,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['6', '7', '13', '14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12']",[],"['5', None]","['1', None]"
58,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['7', '13', '14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12']",[],"['5', '6']","['1', None]"
59,21 added to ready queue,enqueue,21,,"['7', '13', '14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21']",[],"['5', '6']","['1', None]"
59,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['7', '13', '14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5']",[],"[None, '6']","['1', None]"
59,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['13', '14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5']",[],"['7', '6']","['1', None]"
60,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['13', '14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6']",[],"['7', None]","['1', None]"
60,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6']",[],"['7', '13']","['1', None]"
61,22 added to ready queue,enqueue,22,,"['14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22']",[],"['7', '13']","['1', None]"
61,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7']",[],"[None, '13']","['1', None]"
61,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7']",[],"['14', '13']","['1', None]"
62,23 added to ready queue,enqueue,23,,"['4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23']",[],"['14', '13']","['1', None]"
62,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13']",[],"['14', None]","['1', None]"
62,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13']",[],"['14', '4']","['1', None]"
63,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14']",[],"[None, '4']","['1', None]"
63,1 finished I/O → ready queue,io_to_ready,1,IO0,"['8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1']",[],"[None, '4']","[None, None]"
63,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1']",[],"['8', '4']","[None, None]"
64,24 added to ready queue,enqueue,24,,"['15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24']",[],"['8', '4']","[None, None]"
64,25 added to ready queue,enqueue,25,,"['15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25']",[],"['8', '4']","[None, None]"
64,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25']",['4'],"['8', None]","[None, None]"
64,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25']",['4'],"['8', '15']","[None, None]"
64,4 dispatched to IO0,dispatch_io,4,IO0,"['3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25']",[],"['8', '15']","['4', None]"
65,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8']",[],"[None, '15']","['4', None]"
65,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8']",[],"['3', '15']","['4', None]"
66,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15']",[],"['3', None]","['4', None]"
66,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15']",[],"['3', '16']","['4', None]"
67,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3']",[],"[None, '16']","['4', None]"
67,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3']",[],"['17', '16']","['4', None]"
68,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16']",[],"['17', None]","['4', None]"
68,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16']",[],"['17', '9']","['4', None]"
69,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17']",[],"[None, '9']","['4', None]"
69,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17']",[],"['2', '9']","['4', None]"
70,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9']",[],"['2', None]","['4', None]"
70,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9']",[],"['2', '18']","['4', None]"
71,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2']",[],"[None, '18']","['4', None]"
71,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2']",['18'],"[None, None]","['4', None]"
71,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2']",['18'],"['19', None]","['4', None]"
71,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2']",['18'],"['19', '10']","['4', None]"
71,18 dispatched to IO1,dispatch_io,18,IO1,"['11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2']",[],"['19', '10']","['4', '18']"
73,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19']",[],"[None, '10']","['4', '18']"
73,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10']",[],"[None, None]","['4', '18']"
73,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10']",[],"['11', None]","['4', '18']"
73,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10']",[],"['11', '20']","['4', '18']"
75,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11']",[],"[None, '20']","['4', '18']"
75,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20']",[],"[None, None]","['4', '18']"
75,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20']",[],"['12', None]","['4', '18']"
75,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20']",[],"['12', '21']","['4', '18']"
76,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20']",['12'],"[None, '21']","['4', '18']"
76,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20']",['12'],"['5', '21']","['4', '18']"
77,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21']",['12'],"['5', None]","['4', '18']"
77,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21']",['12'],"['5', '6']","['4', '18']"
78,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5']",['12'],"[None, '6']","['4', '18']"
78,4 finished I/O → ready queue,io_to_ready,4,IO0,"['22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4']",['12'],"[None, '6']","[None, '18']"
78,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4']",['12'],"['22', '6']","[None, '18']"
78,12 dispatched to IO0,dispatch_io,12,IO0,"['7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4']",[],"['22', '6']","['12', '18']"
79,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6']",[],"['22', None]","['12', '18']"
79,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6']",[],"['22', '7']","['12', '18']"
80,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22']",[],"[None, '7']","['12', '18']"
80,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22']",[],"['23', '7']","['12', '18']"
81,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7']",[],"['23', None]","['12', '18']"
81,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7']",[],"['23', '13']","['12', '18']"
82,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23']",[],"[None, '13']","['12', '18']"
82,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23']",[],"['14', '13']","['12', '18']"
83,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13']",[],"['14', None]","['12', '18']"
83,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13']",[],"['14', '1']","['12', '18']"
84,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14']",[],"[None, '1']","['12', '18']"
84,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14']",[],"['24', '1']","['12', '18']"
85,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1']",[],"['24', None]","['12', '18']"
85,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1']",[],"['24', '25']","['12', '18']"
86,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24']",[],"[None, '25']","['12', '18']"
86,18 finished I/O → ready queue,io_to_ready,18,IO1,"['8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '18']",[],"[None, '25']","['12', None]"
86,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '18']",[],"['8', '25']","['12', None]"
87,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '18', '25']",[],"['8', None]","['12', None]"
87,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '18', '25']",[],"['8', '15']","['12', None]"
88,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '18', '25', '8']",[],"[None, '15']","['12', None]"
88,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '18', '25', '8']",[],"['3', '15']","['12', None]"
89,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '18', '25', '8', '15']",[],"['3', None]","['12', None]"
89,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '18', '25', '8', '15']",[],"['3', '16']","['12', None]"
90,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '18', '25', '8', '15', '3']",[],"[None, '16']","['12', None]"
90,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '18', '25', '8', '15', '3']",[],"['17', '16']","['12', None]"
91,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '18', '25', '8', '15', '3', '16']",[],"['17', None]","['12', None]"
91,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '18', '25', '8', '15', '3', '16']",[],"['17', '9']","['12', None]"
92,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '18', '25', '8', '15', '3', '16', '17']",[],"[None, '9']","['12', None]"
92,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '18', '25', '8', '15', '3', '16', '17']",[],"['2', '9']","['12', None]"
93,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '18', '25', '8', '15', '3', '16', '17', '9']",[],"['2', None]","['12', None]"
93,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '18', '25', '8', '15', '3', '16', '17', '9']",[],"['2', '19']","['12', None]"
94,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2']",[],"[None, '19']","['12', None]"
94,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2']",[],"['10', '19']","['12', None]"
95,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19']",[],"['10', None]","['12', None]"
95,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19']",[],"['10', '11']","['12', None]"
96,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10']",[],"[None, '11']","['12', None]"
96,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11']",[],"[None, None]","['12', None]"
96,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11']",[],"['20', None]","['12', None]"
96,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11']",[],"['20', '21']","['12', None]"
98,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20']",[],"[None, '21']","['12', None]"
98,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21']",[],"[None, None]","['12', None]"
98,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['4', '6', '22', '7', '23', '13', '14', '1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21']",[],"['5', None]","['12', None]"
98,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '22', '7', '23', '13', '14', '1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21']",[],"['5', '4']","['12', None]"
100,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['6', '22', '7', '23', '13', '14', '1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5']",[],"[None, '4']","['12', None]"
100,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['6', '22', '7', '23', '13', '14', '1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4']",[],"[None, None]","['12', None]"
100,12 finished I/O → ready queue,io_to_ready,12,IO0,"['6', '22', '7', '23', '13', '14', '1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12']",[],"[None, None]","[None, None]"
100,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['22', '7', '23', '13', '14', '1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12']",[],"['6', None]","[None, None]"
100,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['7', '23', '13', '14', '1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12']",[],"['6', '22']","[None, None]"
102,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['7', '23', '13', '14', '1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6']",[],"[None, '22']","[None, None]"
102,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['7', '23', '13', '14', '1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6']",['22'],"[None, None]","[None, None]"
102,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['23', '13', '14', '1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6']",['22'],"['7', None]","[None, None]"
102,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['13', '14', '1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6']",['22'],"['7', '23']","[None, None]"
102,22 dispatched to IO0,dispatch_io,22,IO0,"['13', '14', '1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6']",[],"['7', '23']","['22', None]"
103,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['13', '14', '1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23']",[],"['7', None]","['22', None]"
103,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['14', '1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23']",[],"['7', '13']","['22', None]"
104,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['14', '1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23']",['7'],"[None, '13']","['22', None]"
104,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23']",['7'],"['14', '13']","['22', None]"
104,7 dispatched to IO1,dispatch_io,7,IO1,"['1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23']",[],"['14', '13']","['22', '7']"
105,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23']",['14'],"[None, '13']","['22', '7']"
105,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23', '13']",['14'],"[None, None]","['22', '7']"
105,22 finished I/O → ready queue,io_to_ready,22,IO0,"['1', '24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23', '13', '22']",['14'],"[None, None]","[None, '7']"
105,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['24', '18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23', '13', '22']",['14'],"['1', None]","[None, '7']"
105,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23', '13', '22']",['14'],"['1', '24']","[None, '7']"
105,14 dispatched to IO0,dispatch_io,14,IO0,"['18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23', '13', '22']",[],"['1', '24']","['14', '7']"
107,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23', '13', '22', '1']",[],"[None, '24']","['14', '7']"
107,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['18', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23', '13', '22', '1', '24']",[],"[None, None]","['14', '7']"
107,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23', '13', '22', '1', '24']",[],"['18', None]","['14', '7']"
107,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23', '13', '22', '1', '24']",[],"['18', '25']","['14', '7']"
109,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23', '13', '22', '1', '24', '18']",[],"[None, '25']","['14', '7']"
109,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23', '13', '22', '1', '24', '18', '25']",[],"[None, None]","['14', '7']"
109,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23', '13', '22', '1', '24', '18', '25']",[],"['8', None]","['14', '7']"
109,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23', '13', '22', '1', '24', '18', '25']",[],"['8', '15']","['14', '7']"
111,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23', '13', '22', '1', '24', '18', '25', '8']",[],"[None, '15']","['14', '7']"
111,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23', '13', '22', '1', '24', '18', '25', '8', '15']",[],"[None, None]","['14', '7']"
111,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23', '13', '22', '1', '24', '18', '25', '8', '15']",[],"['3', None]","['14', '7']"
111,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23', '13', '22', '1', '24', '18', '25', '8', '15']",[],"['3', '16']","['14', '7']"
112,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23', '13', '22', '1', '24', '18', '25', '8', '15']",['16'],"['3', None]","['14', '7']"
112,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23', '13', '22', '1', '24', '18', '25', '8', '15']",['16'],"['3', '17']","['14', '7']"
113,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23', '13', '22', '1', '24', '18', '25', '8', '15', '3']",['16'],"[None, '17']","['14', '7']"
113,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,"['9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17']",['16'],"[None, None]","['14', '7']"
113,14 finished I/O → ready queue,io_to_ready,14,IO0,"['9', '2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14']",['16'],"[None, None]","[None, '7']"
113,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['2', '19', '10', '11', '20', '21', '5', '4', '12', '6', '23', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14']",['16'],"['9', None]","[None, '7']"
113,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['19', '10', '11', '20', '21', '5', '4', '12', '6', '23', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14']",['16'],"['9', '2']","[None, '7']"
113,16 dispatched to IO0,dispatch_io,16,IO0,"['19', '10', '11', '20', '21', '5', '4', '12', '6', '23', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14']",[],"['9', '2']","['16', '7']"
115,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['19', '10', '11', '20', '21', '5', '4', '12', '6', '23', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9']",[],"[None, '2']","['16', '7']"
115,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['19', '10', '11', '20', '21', '5', '4', '12', '6', '23', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2']",[],"[None, None]","['16', '7']"
115,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['10', '11', '20', '21', '5', '4', '12', '6', '23', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2']",[],"['19', None]","['16', '7']"
115,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['11', '20', '21', '5', '4', '12', '6', '23', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2']",[],"['19', '10']","['16', '7']"
117,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['11', '20', '21', '5', '4', '12', '6', '23', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19']",[],"[None, '10']","['16', '7']"
117,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['11', '20', '21', '5', '4', '12', '6', '23', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '10']",[],"[None, None]","['16', '7']"
117,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['20', '21', '5', '4', '12', '6', '23', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '10']",[],"['11', None]","['16', '7']"
117,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['21', '5', '4', '12', '6', '23', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '10']",[],"['11', '20']","['16', '7']"
119,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['21', '5', '4', '12', '6', '23', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '10', '11']",[],"[None, '20']","['16', '7']"
119,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['21', '5', '4', '12', '6', '23', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '10', '11', '20']",[],"[None, None]","['16', '7']"
119,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['5', '4', '12', '6', '23', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '10', '11', '20']",[],"['21', None]","['16', '7']"
119,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '12', '6', '23', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '10', '11', '20']",[],"['21', '5']","['16', '7']"
121,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['4', '12', '6', '23', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '10', '11', '20', '21']",[],"[None, '5']","['16', '7']"
121,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['4', '12', '6', '23', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '10', '11', '20', '21', '5']",[],"[None, None]","['16', '7']"
121,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['12', '6', '23', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '10', '11', '20', '21', '5']",[],"['4', None]","['16', '7']"
121,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['6', '23', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '10', '11', '20', '21', '5']",[],"['4', '12']","['16', '7']"
123,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '23', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '10', '11', '20', '21', '5', '4']",[],"[None, '12']","['16', '7']"
123,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['6', '23', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '10', '11', '20', '21', '5', '4']",['12'],"[None, None]","['16', '7']"
123,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['23', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '10', '11', '20', '21', '5', '4']",['12'],"['6', None]","['16', '7']"
123,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '10', '11', '20', '21', '5', '4']",['12'],"['6', '23']","['16', '7']"
125,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6']",['12'],"[None, '23']","['16', '7']"
125,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23']",['12'],"[None, None]","['16', '7']"
125,7 finished I/O → ready queue,io_to_ready,7,IO1,"['13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '7']",['12'],"[None, None]","['16', None]"
125,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '7']",['12'],"['13', None]","['16', None]"
125,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '7']",['12'],"['13', '22']","['16', None]"
125,12 dispatched to IO1,dispatch_io,12,IO1,"['1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '7']",[],"['13', '22']","['16', '12']"
127,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '7', '13']",[],"[None, '22']","['16', '12']"
127,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '7', '13', '22']",[],"[None, None]","['16', '12']"
127,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '7', '13', '22']",[],"['1', None]","['16', '12']"
127,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '7', '13', '22']",[],"['1', '24']","['16', '12']"
129,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '7', '13', '22', '1']",[],"[None, '24']","['16', '12']"
129,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '7', '13', '22', '1', '24']",[],"[None, None]","['16', '12']"
129,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['25', '8', '15', '3', '17', '14', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '7', '13', '22', '1', '24']",[],"['18', None]","['16', '12']"
129,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['8', '15', '3', '17', '14', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '7', '13', '22', '1', '24']",[],"['18', '25']","['16', '12']"
131,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['8', '15', '3', '17', '14', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '7', '13', '22', '1', '24', '18']",[],"[None, '25']","['16', '12']"
131,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['8', '15', '3', '17', '14', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '7', '13', '22', '1', '24', '18', '25']",[],"[None, None]","['16', '12']"
131,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['15', '3', '17', '14', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '7', '13', '22', '1', '24', '18', '25']",[],"['8', None]","['16', '12']"
131,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['3', '17', '14', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '7', '13', '22', '1', '24', '18', '25']",[],"['8', '15']","['16', '12']"
133,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['3', '17', '14', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '7', '13', '22', '1', '24', '18', '25', '8']",[],"[None, '15']","['16', '12']"
133,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['3', '17', '14', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '7', '13', '22', '1', '24', '18', '25', '8', '15']",[],"[None, None]","['16', '12']"
133,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['17', '14', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '7', '13', '22', '1', '24', '18', '25', '8', '15']",[],"['3', None]","['16', '12']"
133,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['14', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '7', '13', '22', '1', '24', '18', '25', '8', '15']",[],"['3', '17']","['16', '12']"
135,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['14', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3']",[],"[None, '17']","['16', '12']"
135,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['14', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17']",[],"[None, None]","['16', '12']"
135,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17']",[],"['14', None]","['16', '12']"
135,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17']",[],"['14', '9']","['16', '12']"
137,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14']",[],"[None, '9']","['16', '12']"
137,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9']",[],"[None, None]","['16', '12']"
137,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['19', '10', '11', '20', '21', '5', '4', '6', '23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9']",[],"['2', None]","['16', '12']"
137,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['10', '11', '20', '21', '5', '4', '6', '23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9']",[],"['2', '19']","['16', '12']"
139,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['10', '11', '20', '21', '5', '4', '6', '23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2']",[],"[None, '19']","['16', '12']"
139,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['10', '11', '20', '21', '5', '4', '6', '23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19']",[],"[None, None]","['16', '12']"
139,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['11', '20', '21', '5', '4', '6', '23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19']",[],"['10', None]","['16', '12']"
139,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['20', '21', '5', '4', '6', '23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19']",[],"['10', '11']","['16', '12']"
140,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['20', '21', '5', '4', '6', '23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19']",['11'],"['10', None]","['16', '12']"
140,16 finished I/O → ready queue,io_to_ready,16,IO0,"['20', '21', '5', '4', '6', '23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16']",['11'],"['10', None]","[None, '12']"
140,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['21', '5', '4', '6', '23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16']",['11'],"['10', '20']","[None, '12']"
140,11 dispatched to IO0,dispatch_io,11,IO0,"['21', '5', '4', '6', '23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16']",[],"['10', '20']","['11', '12']"
141,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['21', '5', '4', '6', '23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16', '10']",[],"[None, '20']","['11', '12']"
141,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['21', '5', '4', '6', '23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16', '10']",['20'],"[None, None]","['11', '12']"
141,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['5', '4', '6', '23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16', '10']",['20'],"['21', None]","['11', '12']"
141,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '6', '23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16', '10']",['20'],"['21', '5']","['11', '12']"
143,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['4', '6', '23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16', '10', '21']",['20'],"[None, '5']","['11', '12']"
143,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['4', '6', '23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16', '10', '21', '5']",['20'],"[None, None]","['11', '12']"
143,12 finished I/O → ready queue,io_to_ready,12,IO1,"['4', '6', '23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12']",['20'],"[None, None]","['11', None]"
143,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12']",['20'],"['4', None]","['11', None]"
143,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12']",['20'],"['4', '6']","['11', None]"
143,20 dispatched to IO1,dispatch_io,20,IO1,"['23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12']",[],"['4', '6']","['11', '20']"
145,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12', '4']",[],"[None, '6']","['11', '20']"
145,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12', '4', '6']",[],"[None, None]","['11', '20']"
145,11 finished I/O → ready queue,io_to_ready,11,IO0,"['23', '7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12', '4', '6', '11']",[],"[None, None]","[None, '20']"
145,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['7', '13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12', '4', '6', '11']",[],"['23', None]","[None, '20']"
145,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12', '4', '6', '11']",[],"['23', '7']","[None, '20']"
146,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['13', '22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12', '4', '6', '11']",['23'],"[None, '7']","[None, '20']"
146,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12', '4', '6', '11']",['23'],"['13', '7']","[None, '20']"
146,23 dispatched to IO0,dispatch_io,23,IO0,"['22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12', '4', '6', '11']",[],"['13', '7']","['23', '20']"
147,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['22', '1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12', '4', '6', '11', '7']",[],"['13', None]","['23', '20']"
147,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12', '4', '6', '11', '7']",[],"['13', '22']","['23', '20']"
148,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12', '4', '6', '11', '7', '13']",[],"[None, '22']","['23', '20']"
148,22 finished all bursts,finished,22,CPU1,"['1', '24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12', '4', '6', '11', '7', '13']",[],"[None, None]","['23', '20']"
148,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['24', '18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12', '4', '6', '11', '7', '13']",[],"['1', None]","['23', '20']"
148,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12', '4', '6', '11', '7', '13']",[],"['1', '24']","['23', '20']"
150,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12', '4', '6', '11', '7', '13', '1']",[],"[None, '24']","['23', '20']"
150,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['18', '25', '8', '15', '3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12', '4', '6', '11', '7', '13', '1', '24']",[],"[None, None]","['23', '20']"
150,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['25', '8', '15', '3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12', '4', '6', '11', '7', '13', '1', '24']",[],"['18', None]","['23', '20']"
150,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['8', '15', '3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12', '4', '6', '11', '7', '13', '1', '24']",[],"['18', '25']","['23', '20']"
152,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['8', '15', '3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12', '4', '6', '11', '7', '13', '1', '24', '18']",[],"[None, '25']","['23', '20']"
152,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['8', '15', '3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12', '4', '6', '11', '7', '13', '1', '24', '18', '25']",[],"[None, None]","['23', '20']"
152,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['15', '3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12', '4', '6', '11', '7', '13', '1', '24', '18', '25']",[],"['8', None]","['23', '20']"
152,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12', '4', '6', '11', '7', '13', '1', '24', '18', '25']",[],"['8', '15']","['23', '20']"
153,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12', '4', '6', '11', '7', '13', '1', '24', '18', '25']",['8'],"[None, '15']","['23', '20']"
153,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['3', '17', '14', '9', '2', '19', '16', '10', '21', '5', '12', '4', '6', '11', '7', '13', '1', '24', '18', '25']","['8', '15']","[None, None]","['23', '20']"
153,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['17', '14', '9', '2', '19', '16', '10', '21', '5', '12', '4', '6', '11', '7', '13', '1', '24', '18', '25']","['8', '15']","['3', None]","['23', '20']"
153,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['14', '9', '2', '19', '16', '10', '21', '5', '12', '4', '6', '11', '7', '13', '1', '24', '18', '25']","['8', '15']","['3', '17']","['23', '20']"
154,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['14', '9', '2', '19', '16', '10', '21', '5', '12', '4', '6', '11', '7', '13', '1', '24', '18', '25', '3']","['8', '15']","[None, '17']","['23', '20']"
154,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['9', '2', '19', '16', '10', '21', '5', '12', '4', '6', '11', '7', '13', '1', '24', '18', '25', '3']","['8', '15']","['14', '17']","['23', '20']"
155,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['9', '2', '19', '16', '10', '21', '5', '12', '4', '6', '11', '7', '13', '1', '24', '18', '25', '3', '17']","['8', '15']","['14', None]","['23', '20']"
155,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['2', '19', '16', '10', '21', '5', '12', '4', '6', '11', '7', '13', '1', '24', '18', '25', '3', '17']","['8', '15']","['14', '9']","['23', '20']"
156,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['2', '19', '16', '10', '21', '5', '12', '4', '6', '11', '7', '13', '1', '24', '18', '25', '3', '17', '14']","['8', '15']","[None, '9']","['23', '20']"
156,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['19', '16', '10', '21', '5', '12', '4', '6', '11', '7', '13', '1', '24', '18', '25', '3', '17', '14']","['8', '15']","['2', '9']","['23', '20']"
157,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['19', '16', '10', '21', '5', '12', '4', '6', '11', '7', '13', '1', '24', '18', '25', '3', '17', '14']","['8', '15', '2']","[None, '9']","['23', '20']"
157,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['19', '16', '10', '21', '5', '12', '4', '6', '11', '7', '13', '1', '24', '18', '25', '3', '17', '14', '9']","['8', '15', '2']","[None, None]","['23', '20']"
157,20 finished I/O → ready queue,io_to_ready,20,IO1,"['19', '16', '10', '21', '5', '12', '4', '6', '11', '7', '13', '1', '24', '18', '25', '3', '17', '14', '9', '20']","['8', '15', '2']","[None, None]","['23', None]"
157,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['16', '10', '21', '5', '12', '4', '6', '11', '7', '13', '1', '24', '18', '25', '3', '17', '14', '9', '20']","['8', '15', '2']","['19', None]","['23', None]"
157,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['10', '21', '5', '12', '4', '6', '11', '7', '13', '1', '24', '18', '25', '3', '17', '14', '9', '20']","['8', '15', '2']","['19', '16']","['23', None]"
157,8 dispatched to IO1,dispatch_io,8,IO1,"['10', '21', '5', '12', '4', '6', '11', '7', '13', '1', '24', '18', '25', '3', '17', '14', '9', '20']","['15', '2']","['19', '16']","['23', '8']"
158,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['10', '21', '5', '12', '4', '6', '11', '7', '13', '1', '24', '18', '25', '3', '17', '14', '9', '20']","['15', '2', '19']","[None, '16']","['23', '8']"
158,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['21', '5', '12', '4', '6', '11', '7', '13', '1', '24', '18', '25', '3', '17', '14', '9', '20']","['15', '2', '19']","['10', '16']","['23', '8']"
159,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['21', '5', '12', '4', '6', '11', '7', '13', '1', '24', '18', '25', '3', '17', '14', '9', '20', '16']","['15', '2', '19']","['10', None]","['23', '8']"
159,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['5', '12', '4', '6', '11', '7', '13', '1', '24', '18', '25', '3', '17', '14', '9', '20', '16']","['15', '2', '19']","['10', '21']","['23', '8']"
160,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['5', '12', '4', '6', '11', '7', '13', '1', '24', '18', '25', '3', '17', '14', '9', '20', '16', '10']","['15', '2', '19']","[None, '21']","['23', '8']"
160,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['12', '4', '6', '11', '7', '13', '1', '24', '18', '25', '3', '17', '14', '9', '20', '16', '10']","['15', '2', '19']","['5', '21']","['23', '8']"
161,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['12', '4', '6', '11', '7', '13', '1', '24', '18', '25', '3', '17', '14', '9', '20', '16', '10', '21']","['15', '2', '19']","['5', None]","['23', '8']"
161,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['4', '6', '11', '7', '13', '1', '24', '18', '25', '3', '17', '14', '9', '20', '16', '10', '21']","['15', '2', '19']","['5', '12']","['23', '8']"
162,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['4', '6', '11', '7', '13', '1', '24', '18', '25', '3', '17', '14', '9', '20', '16', '10', '21']","['15', '2', '19', '5']","[None, '12']","['23', '8']"
162,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '11', '7', '13', '1', '24', '18', '25', '3', '17', '14', '9', '20', '16', '10', '21']","['15', '2', '19', '5']","['4', '12']","['23', '8']"
163,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['6', '11', '7', '13', '1', '24', '18', '25', '3', '17', '14', '9', '20', '16', '10', '21', '12']","['15', '2', '19', '5']","['4', None]","['23', '8']"
163,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['11', '7', '13', '1', '24', '18', '25', '3', '17', '14', '9', '20', '16', '10', '21', '12']","['15', '2', '19', '5']","['4', '6']","['23', '8']"
164,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['11', '7', '13', '1', '24', '18', '25', '3', '17', '14', '9', '20', '16', '10', '21', '12']","['15', '2', '19', '5', '4']","[None, '6']","['23', '8']"
164,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['7', '13', '1', '24', '18', '25', '3', '17', '14', '9', '20', '16', '10', '21', '12']","['15', '2', '19', '5', '4']","['11', '6']","['23', '8']"
165,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['7', '13', '1', '24', '18', '25', '3', '17', '14', '9', '20', '16', '10', '21', '12', '6']","['15', '2', '19', '5', '4']","['11', None]","['23', '8']"
165,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['13', '1', '24', '18', '25', '3', '17', '14', '9', '20', '16', '10', '21', '12', '6']","['15', '2', '19', '5', '4']","['11', '7']","['23', '8']"
166,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['13', '1', '24', '18', '25', '3', '17', '14', '9', '20', '16', '10', '21', '12', '6', '11']","['15', '2', '19', '5', '4']","[None, '7']","['23', '8']"
166,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['1', '24', '18', '25', '3', '17', '14', '9', '20', '16', '10', '21', '12', '6', '11']","['15', '2', '19', '5', '4']","['13', '7']","['23', '8']"
167,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['1', '24', '18', '25', '3', '17', '14', '9', '20', '16', '10', '21', '12', '6', '11', '7']","['15', '2', '19', '5', '4']","['13', None]","['23', '8']"
167,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['24', '18', '25', '3', '17', '14', '9', '20', '16', '10', '21', '12', '6', '11', '7']","['15', '2', '19', '5', '4']","['13', '1']","['23', '8']"
168,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['24', '18', '25', '3', '17', '14', '9', '20', '16', '10', '21', '12', '6', '11', '7', '13']","['15', '2', '19', '5', '4']","[None, '1']","['23', '8']"
168,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['18', '25', '3', '17', '14', '9', '20', '16', '10', '21', '12', '6', '11', '7', '13']","['15', '2', '19', '5', '4']","['24', '1']","['23', '8']"
169,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['18', '25', '3', '17', '14', '9', '20', '16', '10', '21', '12', '6', '11', '7', '13', '1']","['15', '2', '19', '5', '4']","['24', None]","['23', '8']"
169,23 finished I/O → ready queue,io_to_ready,23,IO0,"['18', '25', '3', '17', '14', '9', '20', '16', '10', '21', '12', '6', '11', '7', '13', '1', '23']","['15', '2', '19', '5', '4']","['24', None]","[None, '8']"
169,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['25', '3', '17', '14', '9', '20', '16', '10', '21', '12', '6', '11', '7', '13', '1', '23']","['15', '2', '19', '5', '4']","['24', '18']","[None, '8']"
169,15 dispatched to IO0,dispatch_io,15,IO0,"['25', '3', '17', '14', '9', '20', '16', '10', '21', '12', '6', '11', '7', '13', '1', '23']","['2', '19', '5', '4']","['24', '18']","['15', '8']"
170,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['25', '3', '17', '14', '9', '20', '16', '10', '21', '12', '6', '11', '7', '13', '1', '23', '24']","['2', '19', '5', '4']","[None, '18']","['15', '8']"
170,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['3', '17', '14', '9', '20', '16', '10', '21', '12', '6', '11', '7', '13', '1', '23', '24']","['2', '19', '5', '4']","['25', '18']","['15', '8']"
171,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['3', '17', '14', '9', '20', '16', '10', '21', '12', '6', '11', '7', '13', '1', '23', '24', '18']","['2', '19', '5', '4']","['25', None]","['15', '8']"
171,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['17', '14', '9', '20', '16', '10', '21', '12', '6', '11', '7', '13', '1', '23', '24', '18']","['2', '19', '5', '4']","['25', '3']","['15', '8']"
172,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['17', '14', '9', '20', '16', '10', '21', '12', '6', '11', '7', '13', '1', '23', '24', '18', '25']","['2', '19', '5', '4']","[None, '3']","['15', '8']"
172,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['14', '9', '20', '16', '10', '21', '12', '6', '11', '7', '13', '1', '23', '24', '18', '25']","['2', '19', '5', '4']","['17', '3']","['15', '8']"
173,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['14', '9', '20', '16', '10', '21', '12', '6', '11', '7', '13', '1', '23', '24', '18', '25', '3']","['2', '19', '5', '4']","['17', None]","['15', '8']"
173,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['9', '20', '16', '10', '21', '12', '6', '11', '7', '13', '1', '23', '24', '18', '25', '3']","['2', '19', '5', '4']","['17', '14']","['15', '8']"
174,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['9', '20', '16', '10', '21', '12', '6', '11', '7', '13', '1', '23', '24', '18', '25', '3']","['2', '19', '5', '4', '17']","[None, '14']","['15', '8']"
174,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['20', '16', '10', '21', '12', '6', '11', '7', '13', '1', '23', '24', '18', '25', '3']","['2', '19', '5', '4', '17']","['9', '14']","['15', '8']"
175,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['20', '16', '10', '21', '12', '6', '11', '7', '13', '1', '23', '24', '18', '25', '3', '14']","['2', '19', '5', '4', '17']","['9', None]","['15', '8']"
175,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['16', '10', '21', '12', '6', '11', '7', '13', '1', '23', '24', '18', '25', '3', '14']","['2', '19', '5', '4', '17']","['9', '20']","['15', '8']"
176,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['16', '10', '21', '12', '6', '11', '7', '13', '1', '23', '24', '18', '25', '3', '14', '9']","['2', '19', '5', '4', '17']","[None, '20']","['15', '8']"
176,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['10', '21', '12', '6', '11', '7', '13', '1', '23', '24', '18', '25', '3', '14', '9']","['2', '19', '5', '4', '17']","['16', '20']","['15', '8']"
177,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['10', '21', '12', '6', '11', '7', '13', '1', '23', '24', '18', '25', '3', '14', '9', '20']","['2', '19', '5', '4', '17']","['16', None]","['15', '8']"
177,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['21', '12', '6', '11', '7', '13', '1', '23', '24', '18', '25', '3', '14', '9', '20']","['2', '19', '5', '4', '17']","['16', '10']","['15', '8']"
178,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['21', '12', '6', '11', '7', '13', '1', '23', '24', '18', '25', '3', '14', '9', '20', '16']","['2', '19', '5', '4', '17']","[None, '10']","['15', '8']"
178,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['12', '6', '11', '7', '13', '1', '23', '24', '18', '25', '3', '14', '9', '20', '16']","['2', '19', '5', '4', '17']","['21', '10']","['15', '8']"
179,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['12', '6', '11', '7', '13', '1', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10']","['2', '19', '5', '4', '17']","['21', None]","['15', '8']"
179,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['6', '11', '7', '13', '1', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10']","['2', '19', '5', '4', '17']","['21', '12']","['15', '8']"
180,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['6', '11', '7', '13', '1', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10']","['2', '19', '5', '4', '17', '21']","[None, '12']","['15', '8']"
180,15 finished I/O → ready queue,io_to_ready,15,IO0,"['6', '11', '7', '13', '1', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15']","['2', '19', '5', '4', '17', '21']","[None, '12']","[None, '8']"
180,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['11', '7', '13', '1', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15']","['2', '19', '5', '4', '17', '21']","['6', '12']","[None, '8']"
180,2 dispatched to IO0,dispatch_io,2,IO0,"['11', '7', '13', '1', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15']","['19', '5', '4', '17', '21']","['6', '12']","['2', '8']"
181,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['11', '7', '13', '1', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12']","['19', '5', '4', '17', '21']","['6', None]","['2', '8']"
181,8 finished I/O → ready queue,io_to_ready,8,IO1,"['11', '7', '13', '1', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8']","['19', '5', '4', '17', '21']","['6', None]","['2', None]"
181,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['7', '13', '1', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8']","['19', '5', '4', '17', '21']","['6', '11']","['2', None]"
181,19 dispatched to IO1,dispatch_io,19,IO1,"['7', '13', '1', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8']","['5', '4', '17', '21']","['6', '11']","['2', '19']"
182,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['7', '13', '1', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6']","['5', '4', '17', '21']","[None, '11']","['2', '19']"
182,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['13', '1', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6']","['5', '4', '17', '21']","['7', '11']","['2', '19']"
183,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['13', '1', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6']","['5', '4', '17', '21', '11']","['7', None]","['2', '19']"
183,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['1', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6']","['5', '4', '17', '21', '11']","['7', '13']","['2', '19']"
184,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['1', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '7']","['5', '4', '17', '21', '11']","[None, '13']","['2', '19']"
184,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '7']","['5', '4', '17', '21', '11']","['1', '13']","['2', '19']"
185,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '7', '1']","['5', '4', '17', '21', '11']","[None, '13']","['2', '19']"
185,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '7', '1', '13']","['5', '4', '17', '21', '11']","[None, None]","['2', '19']"
185,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '7', '1', '13']","['5', '4', '17', '21', '11']","['23', None]","['2', '19']"
185,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '7', '1', '13']","['5', '4', '17', '21', '11']","['23', '24']","['2', '19']"
187,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '7', '1', '13', '23']","['5', '4', '17', '21', '11']","[None, '24']","['2', '19']"
187,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '7', '1', '13', '23', '24']","['5', '4', '17', '21', '11']","[None, None]","['2', '19']"
187,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '7', '1', '13', '23', '24']","['5', '4', '17', '21', '11']","['18', None]","['2', '19']"
187,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '7', '1', '13', '23', '24']","['5', '4', '17', '21', '11']","['18', '25']","['2', '19']"
189,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '7', '1', '13', '23', '24', '18']","['5', '4', '17', '21', '11']","[None, '25']","['2', '19']"
189,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '7', '1', '13', '23', '24', '18', '25']","['5', '4', '17', '21', '11']","[None, None]","['2', '19']"
189,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['14', '9', '20', '16', '10', '15', '12', '8', '6', '7', '1', '13', '23', '24', '18', '25']","['5', '4', '17', '21', '11']","['3', None]","['2', '19']"
189,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['9', '20', '16', '10', '15', '12', '8', '6', '7', '1', '13', '23', '24', '18', '25']","['5', '4', '17', '21', '11']","['3', '14']","['2', '19']"
191,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['9', '20', '16', '10', '15', '12', '8', '6', '7', '1', '13', '23', '24', '18', '25', '3']","['5', '4', '17', '21', '11']","[None, '14']","['2', '19']"
191,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['9', '20', '16', '10', '15', '12', '8', '6', '7', '1', '13', '23', '24', '18', '25', '3', '14']","['5', '4', '17', '21', '11']","[None, None]","['2', '19']"
191,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['20', '16', '10', '15', '12', '8', '6', '7', '1', '13', '23', '24', '18', '25', '3', '14']","['5', '4', '17', '21', '11']","['9', None]","['2', '19']"
191,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['16', '10', '15', '12', '8', '6', '7', '1', '13', '23', '24', '18', '25', '3', '14']","['5', '4', '17', '21', '11']","['9', '20']","['2', '19']"
193,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['16', '10', '15', '12', '8', '6', '7', '1', '13', '23', '24', '18', '25', '3', '14', '9']","['5', '4', '17', '21', '11']","[None, '20']","['2', '19']"
193,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['16', '10', '15', '12', '8', '6', '7', '1', '13', '23', '24', '18', '25', '3', '14', '9', '20']","['5', '4', '17', '21', '11']","[None, None]","['2', '19']"
193,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['10', '15', '12', '8', '6', '7', '1', '13', '23', '24', '18', '25', '3', '14', '9', '20']","['5', '4', '17', '21', '11']","['16', None]","['2', '19']"
193,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['15', '12', '8', '6', '7', '1', '13', '23', '24', '18', '25', '3', '14', '9', '20']","['5', '4', '17', '21', '11']","['16', '10']","['2', '19']"
194,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['15', '12', '8', '6', '7', '1', '13', '23', '24', '18', '25', '3', '14', '9', '20', '16']","['5', '4', '17', '21', '11']","[None, '10']","['2', '19']"
194,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['12', '8', '6', '7', '1', '13', '23', '24', '18', '25', '3', '14', '9', '20', '16']","['5', '4', '17', '21', '11']","['15', '10']","['2', '19']"
195,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['12', '8', '6', '7', '1', '13', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10']","['5', '4', '17', '21', '11']","['15', None]","['2', '19']"
195,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['8', '6', '7', '1', '13', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10']","['5', '4', '17', '21', '11']","['15', '12']","['2', '19']"
196,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['8', '6', '7', '1', '13', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15']","['5', '4', '17', '21', '11']","[None, '12']","['2', '19']"
196,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['8', '6', '7', '1', '13', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12']","['5', '4', '17', '21', '11']","[None, None]","['2', '19']"
196,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['6', '7', '1', '13', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12']","['5', '4', '17', '21', '11']","['8', None]","['2', '19']"
196,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['7', '1', '13', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12']","['5', '4', '17', '21', '11']","['8', '6']","['2', '19']"
197,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['7', '1', '13', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8']","['5', '4', '17', '21', '11']","[None, '6']","['2', '19']"
197,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['1', '13', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8']","['5', '4', '17', '21', '11']","['7', '6']","['2', '19']"
198,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['1', '13', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6']","['5', '4', '17', '21', '11']","['7', None]","['2', '19']"
198,2 finished I/O → ready queue,io_to_ready,2,IO0,"['1', '13', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '2']","['5', '4', '17', '21', '11']","['7', None]","[None, '19']"
198,19 finished I/O → ready queue,io_to_ready,19,IO1,"['1', '13', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '2', '19']","['5', '4', '17', '21', '11']","['7', None]","[None, None]"
198,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['13', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '2', '19']","['5', '4', '17', '21', '11']","['7', '1']","[None, None]"
198,5 dispatched to IO0,dispatch_io,5,IO0,"['13', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '2', '19']","['4', '17', '21', '11']","['7', '1']","['5', None]"
198,4 dispatched to IO1,dispatch_io,4,IO1,"['13', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '2', '19']","['17', '21', '11']","['7', '1']","['5', '4']"
199,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['13', '23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '2', '19', '7']","['17', '21', '11']","[None, '1']","['5', '4']"
199,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '2', '19', '7']","['17', '21', '11']","['13', '1']","['5', '4']"
200,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['23', '24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '2', '19', '7', '1']","['17', '21', '11']","['13', None]","['5', '4']"
200,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '2', '19', '7', '1']","['17', '21', '11']","['13', '23']","['5', '4']"
201,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['24', '18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '2', '19', '7', '1', '13']","['17', '21', '11']","[None, '23']","['5', '4']"
201,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '2', '19', '7', '1', '13']","['17', '21', '11']","['24', '23']","['5', '4']"
202,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['18', '25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '2', '19', '7', '1', '13', '23']","['17', '21', '11']","['24', None]","['5', '4']"
202,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '2', '19', '7', '1', '13', '23']","['17', '21', '11']","['24', '18']","['5', '4']"
203,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['25', '3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '2', '19', '7', '1', '13', '23', '24']","['17', '21', '11']","[None, '18']","['5', '4']"
203,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '2', '19', '7', '1', '13', '23', '24']","['17', '21', '11']","['25', '18']","['5', '4']"
204,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['3', '14', '9', '20', '16', '10', '15', '12', '8', '6', '2', '19', '7', '1', '13', '23', '24', '18']","['17', '21', '11']","['25', None]","['5', '4']"
204,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['14', '9', '20', '16', '10', '15', '12', '8', '6', '2', '19', '7', '1', '13', '23', '24', '18']","['17', '21', '11']","['25', '3']","['5', '4']"
205,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['14', '9', '20', '16', '10', '15', '12', '8', '6', '2', '19', '7', '1', '13', '23', '24', '18']","['17', '21', '11', '25']","[None, '3']","['5', '4']"
205,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['9', '20', '16', '10', '15', '12', '8', '6', '2', '19', '7', '1', '13', '23', '24', '18']","['17', '21', '11', '25']","['14', '3']","['5', '4']"
206,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['9', '20', '16', '10', '15', '12', '8', '6', '2', '19', '7', '1', '13', '23', '24', '18', '3']","['17', '21', '11', '25']","['14', None]","['5', '4']"
206,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['20', '16', '10', '15', '12', '8', '6', '2', '19', '7', '1', '13', '23', '24', '18', '3']","['17', '21', '11', '25']","['14', '9']","['5', '4']"
207,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['20', '16', '10', '15', '12', '8', '6', '2', '19', '7', '1', '13', '23', '24', '18', '3', '14']","['17', '21', '11', '25']","[None, '9']","['5', '4']"
207,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['16', '10', '15', '12', '8', '6', '2', '19', '7', '1', '13', '23', '24', '18', '3', '14']","['17', '21', '11', '25']","['20', '9']","['5', '4']"
208,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['16', '10', '15', '12', '8', '6', '2', '19', '7', '1', '13', '23', '24', '18', '3', '14', '9']","['17', '21', '11', '25']","['20', None]","['5', '4']"
208,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['10', '15', '12', '8', '6', '2', '19', '7', '1', '13', '23', '24', '18', '3', '14', '9']","['17', '21', '11', '25']","['20', '16']","['5', '4']"
209,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['10', '15', '12', '8', '6', '2', '19', '7', '1', '13', '23', '24', '18', '3', '14', '9', '20']","['17', '21', '11', '25']","[None, '16']","['5', '4']"
209,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['15', '12', '8', '6', '2', '19', '7', '1', '13', '23', '24', '18', '3', '14', '9', '20']","['17', '21', '11', '25']","['10', '16']","['5', '4']"
210,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['15', '12', '8', '6', '2', '19', '7', '1', '13', '23', '24', '18', '3', '14', '9', '20', '16']","['17', '21', '11', '25']","['10', None]","['5', '4']"
210,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['12', '8', '6', '2', '19', '7', '1', '13', '23', '24', '18', '3', '14', '9', '20', '16']","['17', '21', '11', '25']","['10', '15']","['5', '4']"
211,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['12', '8', '6', '2', '19', '7', '1', '13', '23', '24', '18', '3', '14', '9', '20', '16', '10']","['17', '21', '11', '25']","[None, '15']","['5', '4']"
211,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['12', '8', '6', '2', '19', '7', '1', '13', '23', '24', '18', '3', '14', '9', '20', '16', '10']","['17', '21', '11', '25', '15']","[None, None]","['5', '4']"
211,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['8', '6', '2', '19', '7', '1', '13', '23', '24', '18', '3', '14', '9', '20', '16', '10']","['17', '21', '11', '25', '15']","['12', None]","['5', '4']"
211,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['6', '2', '19', '7', '1', '13', '23', '24', '18', '3', '14', '9', '20', '16', '10']","['17', '21', '11', '25', '15']","['12', '8']","['5', '4']"
212,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['6', '2', '19', '7', '1', '13', '23', '24', '18', '3', '14', '9', '20', '16', '10', '12']","['17', '21', '11', '25', '15']","[None, '8']","['5', '4']"
212,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['2', '19', '7', '1', '13', '23', '24', '18', '3', '14', '9', '20', '16', '10', '12']","['17', '21', '11', '25', '15']","['6', '8']","['5', '4']"
213,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['2', '19', '7', '1', '13', '23', '24', '18', '3', '14', '9', '20', '16', '10', '12', '8']","['17', '21', '11', '25', '15']","['6', None]","['5', '4']"
213,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['19', '7', '1', '13', '23', '24', '18', '3', '14', '9', '20', '16', '10', '12', '8']","['17', '21', '11', '25', '15']","['6', '2']","['5', '4']"
214,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['19', '7', '1', '13', '23', '24', '18', '3', '14', '9', '20', '16', '10', '12', '8', '6']","['17', '21', '11', '25', '15']","[None, '2']","['5', '4']"
214,4 finished I/O → ready queue,io_to_ready,4,IO1,"['19', '7', '1', '13', '23', '24', '18', '3', '14', '9', '20', '16', '10', '12', '8', '6', '4']","['17', '21', '11', '25', '15']","[None, '2']","['5', None]"
214,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['7', '1', '13', '23', '24', '18', '3', '14', '9', '20', '16', '10', '12', '8', '6', '4']","['17', '21', '11', '25', '15']","['19', '2']","['5', None]"
214,17 dispatched to IO1,dispatch_io,17,IO1,"['7', '1', '13', '23', '24', '18', '3', '14', '9', '20', '16', '10', '12', '8', '6', '4']","['21', '11', '25', '15']","['19', '2']","['5', '17']"
215,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['7', '1', '13', '23', '24', '18', '3', '14', '9', '20', '16', '10', '12', '8', '6', '4', '2']","['21', '11', '25', '15']","['19', None]","['5', '17']"
215,5 finished I/O → ready queue,io_to_ready,5,IO0,"['7', '1', '13', '23', '24', '18', '3', '14', '9', '20', '16', '10', '12', '8', '6', '4', '2', '5']","['21', '11', '25', '15']","['19', None]","[None, '17']"
215,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['1', '13', '23', '24', '18', '3', '14', '9', '20', '16', '10', '12', '8', '6', '4', '2', '5']","['21', '11', '25', '15']","['19', '7']","[None, '17']"
215,21 dispatched to IO0,dispatch_io,21,IO0,"['1', '13', '23', '24', '18', '3', '14', '9', '20', '16', '10', '12', '8', '6', '4', '2', '5']","['11', '25', '15']","['19', '7']","['21', '17']"
216,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['1', '13', '23', '24', '18', '3', '14', '9', '20', '16', '10', '12', '8', '6', '4', '2', '5', '19']","['11', '25', '15']","[None, '7']","['21', '17']"
216,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['13', '23', '24', '18', '3', '14', '9', '20', '16', '10', '12', '8', '6', '4', '2', '5', '19']","['11', '25', '15']","['1', '7']","['21', '17']"
217,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['13', '23', '24', '18', '3', '14', '9', '20', '16', '10', '12', '8', '6', '4', '2', '5', '19', '7']","['11', '25', '15']","['1', None]","['21', '17']"
217,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['23', '24', '18', '3', '14', '9', '20', '16', '10', '12', '8', '6', '4', '2', '5', '19', '7']","['11', '25', '15']","['1', '13']","['21', '17']"
218,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['23', '24', '18', '3', '14', '9', '20', '16', '10', '12', '8', '6', '4', '2', '5', '19', '7', '1']","['11', '25', '15']","[None, '13']","['21', '17']"
218,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['24', '18', '3', '14', '9', '20', '16', '10', '12', '8', '6', '4', '2', '5', '19', '7', '1']","['11', '25', '15']","['23', '13']","['21', '17']"
219,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['24', '18', '3', '14', '9', '20', '16', '10', '12', '8', '6', '4', '2', '5', '19', '7', '1', '13']","['11', '25', '15']","['23', None]","['21', '17']"
219,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['18', '3', '14', '9', '20', '16', '10', '12', '8', '6', '4', '2', '5', '19', '7', '1', '13']","['11', '25', '15']","['23', '24']","['21', '17']"
220,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['18', '3', '14', '9', '20', '16', '10', '12', '8', '6', '4', '2', '5', '19', '7', '1', '13', '23']","['11', '25', '15']","[None, '24']","['21', '17']"
220,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['3', '14', '9', '20', '16', '10', '12', '8', '6', '4', '2', '5', '19', '7', '1', '13', '23']","['11', '25', '15']","['18', '24']","['21', '17']"
221,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['3', '14', '9', '20', '16', '10', '12', '8', '6', '4', '2', '5', '19', '7', '1', '13', '23', '24']","['11', '25', '15']","['18', None]","['21', '17']"
221,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['14', '9', '20', '16', '10', '12', '8', '6', '4', '2', '5', '19', '7', '1', '13', '23', '24']","['11', '25', '15']","['18', '3']","['21', '17']"
222,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['14', '9', '20', '16', '10', '12', '8', '6', '4', '2', '5', '19', '7', '1', '13', '23', '24', '18']","['11', '25', '15']","[None, '3']","['21', '17']"
222,17 finished I/O → ready queue,io_to_ready,17,IO1,"['14', '9', '20', '16', '10', '12', '8', '6', '4', '2', '5', '19', '7', '1', '13', '23', '24', '18', '17']","['11', '25', '15']","[None, '3']","['21', None]"
222,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['9', '20', '16', '10', '12', '8', '6', '4', '2', '5', '19', '7', '1', '13', '23', '24', '18', '17']","['11', '25', '15']","['14', '3']","['21', None]"
222,11 dispatched to IO1,dispatch_io,11,IO1,"['9', '20', '16', '10', '12', '8', '6', '4', '2', '5', '19', '7', '1', '13', '23', '24', '18', '17']","['25', '15']","['14', '3']","['21', '11']"
223,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['9', '20', '16', '10', '12', '8', '6', '4', '2', '5', '19', '7', '1', '13', '23', '24', '18', '17', '3']","['25', '15']","['14', None]","['21', '11']"
223,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['20', '16', '10', '12', '8', '6', '4', '2', '5', '19', '7', '1', '13', '23', '24', '18', '17', '3']","['25', '15']","['14', '9']","['21', '11']"
224,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['20', '16', '10', '12', '8', '6', '4', '2', '5', '19', '7', '1', '13', '23', '24', '18', '17', '3', '14']","['25', '15']","[None, '9']","['21', '11']"
224,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['20', '16', '10', '12', '8', '6', '4', '2', '5', '19', '7', '1', '13', '23', '24', '18', '17', '3', '14', '9']","['25', '15']","[None, None]","['21', '11']"
224,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['16', '10', '12', '8', '6', '4', '2', '5', '19', '7', '1', '13', '23', '24', '18', '17', '3', '14', '9']","['25', '15']","['20', None]","['21', '11']"
224,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['10', '12', '8', '6', '4', '2', '5', '19', '7', '1', '13', '23', '24', '18', '17', '3', '14', '9']","['25', '15']","['20', '16']","['21', '11']"
226,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['10', '12', '8', '6', '4', '2', '5', '19', '7', '1', '13', '23', '24', '18', '17', '3', '14', '9', '20']","['25', '15']","[None, '16']","['21', '11']"
226,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['10', '12', '8', '6', '4', '2', '5', '19', '7', '1', '13', '23', '24', '18', '17', '3', '14', '9', '20', '16']","['25', '15']","[None, None]","['21', '11']"
226,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['12', '8', '6', '4', '2', '5', '19', '7', '1', '13', '23', '24', '18', '17', '3', '14', '9', '20', '16']","['25', '15']","['10', None]","['21', '11']"
226,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['8', '6', '4', '2', '5', '19', '7', '1', '13', '23', '24', '18', '17', '3', '14', '9', '20', '16']","['25', '15']","['10', '12']","['21', '11']"
227,11 finished I/O → ready queue,io_to_ready,11,IO1,"['8', '6', '4', '2', '5', '19', '7', '1', '13', '23', '24', '18', '17', '3', '14', '9', '20', '16', '11']","['25', '15']","['10', '12']","['21', None]"
227,25 dispatched to IO1,dispatch_io,25,IO1,"['8', '6', '4', '2', '5', '19', '7', '1', '13', '23', '24', '18', '17', '3', '14', '9', '20', '16', '11']",['15'],"['10', '12']","['21', '25']"
228,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['8', '6', '4', '2', '5', '19', '7', '1', '13', '23', '24', '18', '17', '3', '14', '9', '20', '16', '11', '10']",['15'],"[None, '12']","['21', '25']"
228,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['8', '6', '4', '2', '5', '19', '7', '1', '13', '23', '24', '18', '17', '3', '14', '9', '20', '16', '11', '10', '12']",['15'],"[None, None]","['21', '25']"
228,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['6', '4', '2', '5', '19', '7', '1', '13', '23', '24', '18', '17', '3', '14', '9', '20', '16', '11', '10', '12']",['15'],"['8', None]","['21', '25']"
228,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['4', '2', '5', '19', '7', '1', '13', '23', '24', '18', '17', '3', '14', '9', '20', '16', '11', '10', '12']",['15'],"['8', '6']","['21', '25']"
229,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['4', '2', '5', '19', '7', '1', '13', '23', '24', '18', '17', '3', '14', '9', '20', '16', '11', '10', '12']","['15', '6']","['8', None]","['21', '25']"
229,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['2', '5', '19', '7', '1', '13', '23', '24', '18', '17', '3', '14', '9', '20', '16', '11', '10', '12']","['15', '6']","['8', '4']","['21', '25']"
230,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['2', '5', '19', '7', '1', '13', '23', '24', '18', '17', '3', '14', '9', '20', '16', '11', '10', '12', '8']","['15', '6']","[None, '4']","['21', '25']"
230,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '19', '7', '1', '13', '23', '24', '18', '17', '3', '14', '9', '20', '16', '11', '10', '12', '8']","['15', '6']","['2', '4']","['21', '25']"
231,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['5', '19', '7', '1', '13', '23', '24', '18', '17', '3', '14', '9', '20', '16', '11', '10', '12', '8', '4']","['15', '6']","['2', None]","['21', '25']"
231,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['19', '7', '1', '13', '23', '24', '18', '17', '3', '14', '9', '20', '16', '11', '10', '12', '8', '4']","['15', '6']","['2', '5']","['21', '25']"
232,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['19', '7', '1', '13', '23', '24', '18', '17', '3', '14', '9', '20', '16', '11', '10', '12', '8', '4', '2']","['15', '6']","[None, '5']","['21', '25']"
232,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['7', '1', '13', '23', '24', '18', '17', '3', '14', '9', '20', '16', '11', '10', '12', '8', '4', '2']","['15', '6']","['19', '5']","['21', '25']"
233,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['7', '1', '13', '23', '24', '18', '17', '3', '14', '9', '20', '16', '11', '10', '12', '8', '4', '2', '5']","['15', '6']","['19', None]","['21', '25']"
233,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['1', '13', '23', '24', '18', '17', '3', '14', '9', '20', '16', '11', '10', '12', '8', '4', '2', '5']","['15', '6']","['19', '7']","['21', '25']"
234,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['1', '13', '23', '24', '18', '17', '3', '14', '9', '20', '16', '11', '10', '12', '8', '4', '2', '5', '19']","['15', '6']","[None, '7']","['21', '25']"
234,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['13', '23', '24', '18', '17', '3', '14', '9', '20', '16', '11', '10', '12', '8', '4', '2', '5', '19']","['15', '6']","['1', '7']","['21', '25']"
235,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['13', '23', '24', '18', '17', '3', '14', '9', '20', '16', '11', '10', '12', '8', '4', '2', '5', '19', '7']","['15', '6']","['1', None]","['21', '25']"
235,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['23', '24', '18', '17', '3', '14', '9', '20', '16', '11', '10', '12', '8', '4', '2', '5', '19', '7']","['15', '6']","['1', '13']","['21', '25']"
236,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['23', '24', '18', '17', '3', '14', '9', '20', '16', '11', '10', '12', '8', '4', '2', '5', '19', '7', '1']","['15', '6']","[None, '13']","['21', '25']"
236,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['23', '24', '18', '17', '3', '14', '9', '20', '16', '11', '10', '12', '8', '4', '2', '5', '19', '7', '1', '13']","['15', '6']","[None, None]","['21', '25']"
236,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['24', '18', '17', '3', '14', '9', '20', '16', '11', '10', '12', '8', '4', '2', '5', '19', '7', '1', '13']","['15', '6']","['23', None]","['21', '25']"
236,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['18', '17', '3', '14', '9', '20', '16', '11', '10', '12', '8', '4', '2', '5', '19', '7', '1', '13']","['15', '6']","['23', '24']","['21', '25']"
237,21 finished I/O → ready queue,io_to_ready,21,IO0,"['18', '17', '3', '14', '9', '20', '16', '11', '10', '12', '8', '4', '2', '5', '19', '7', '1', '13', '21']","['15', '6']","['23', '24']","[None, '25']"
237,15 dispatched to IO0,dispatch_io,15,IO0,"['18', '17', '3', '14', '9', '20', '16', '11', '10', '12', '8', '4', '2', '5', '19', '7', '1', '13', '21']",['6'],"['23', '24']","['15', '25']"
238,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['18', '17', '3', '14', '9', '20', '16', '11', '10', '12', '8', '4', '2', '5', '19', '7', '1', '13', '21']","['6', '23']","[None, '24']","['15', '25']"
238,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['18', '17', '3', '14', '9', '20', '16', '11', '10', '12', '8', '4', '2', '5', '19', '7', '1', '13', '21', '24']","['6', '23']","[None, None]","['15', '25']"
238,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['17', '3', '14', '9', '20', '16', '11', '10', '12', '8', '4', '2', '5', '19', '7', '1', '13', '21', '24']","['6', '23']","['18', None]","['15', '25']"
238,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['3', '14', '9', '20', '16', '11', '10', '12', '8', '4', '2', '5', '19', '7', '1', '13', '21', '24']","['6', '23']","['18', '17']","['15', '25']"
239,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['3', '14', '9', '20', '16', '11', '10', '12', '8', '4', '2', '5', '19', '7', '1', '13', '21', '24', '18']","['6', '23']","[None, '17']","['15', '25']"
239,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['14', '9', '20', '16', '11', '10', '12', '8', '4', '2', '5', '19', '7', '1', '13', '21', '24', '18']","['6', '23']","['3', '17']","['15', '25']"
240,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['14', '9', '20', '16', '11', '10', '12', '8', '4', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17']","['6', '23']","['3', None]","['15', '25']"
240,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['9', '20', '16', '11', '10', '12', '8', '4', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17']","['6', '23']","['3', '14']","['15', '25']"
241,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['9', '20', '16', '11', '10', '12', '8', '4', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3']","['6', '23']","[None, '14']","['15', '25']"
241,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['9', '20', '16', '11', '10', '12', '8', '4', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14']","['6', '23']","[None, None]","['15', '25']"
241,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['20', '16', '11', '10', '12', '8', '4', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14']","['6', '23']","['9', None]","['15', '25']"
241,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['16', '11', '10', '12', '8', '4', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14']","['6', '23']","['9', '20']","['15', '25']"
243,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['16', '11', '10', '12', '8', '4', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9']","['6', '23']","[None, '20']","['15', '25']"
243,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['16', '11', '10', '12', '8', '4', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '20']","['6', '23']","[None, None]","['15', '25']"
243,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['11', '10', '12', '8', '4', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '20']","['6', '23']","['16', None]","['15', '25']"
243,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['10', '12', '8', '4', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '20']","['6', '23']","['16', '11']","['15', '25']"
245,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['10', '12', '8', '4', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '20']","['6', '23', '16']","[None, '11']","['15', '25']"
245,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['10', '12', '8', '4', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '20', '11']","['6', '23', '16']","[None, None]","['15', '25']"
245,25 finished I/O → ready queue,io_to_ready,25,IO1,"['10', '12', '8', '4', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '20', '11', '25']","['6', '23', '16']","[None, None]","['15', None]"
245,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['12', '8', '4', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '20', '11', '25']","['6', '23', '16']","['10', None]","['15', None]"
245,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['8', '4', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '20', '11', '25']","['6', '23', '16']","['10', '12']","['15', None]"
245,6 dispatched to IO1,dispatch_io,6,IO1,"['8', '4', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '20', '11', '25']","['23', '16']","['10', '12']","['15', '6']"
247,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['8', '4', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '20', '11', '25', '10']","['23', '16']","[None, '12']","['15', '6']"
247,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['8', '4', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '20', '11', '25', '10', '12']","['23', '16']","[None, None]","['15', '6']"
247,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '20', '11', '25', '10', '12']","['23', '16']","['8', None]","['15', '6']"
247,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '20', '11', '25', '10', '12']","['23', '16']","['8', '4']","['15', '6']"
249,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '20', '11', '25', '10', '12', '8']","['23', '16']","[None, '4']","['15', '6']"
249,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '20', '11', '25', '10', '12', '8', '4']","['23', '16']","[None, None]","['15', '6']"
249,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '20', '11', '25', '10', '12', '8', '4']","['23', '16']","['2', None]","['15', '6']"
249,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '20', '11', '25', '10', '12', '8', '4']","['23', '16']","['2', '5']","['15', '6']"
250,15 finished I/O → ready queue,io_to_ready,15,IO0,"['19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '20', '11', '25', '10', '12', '8', '4', '15']","['23', '16']","['2', '5']","[None, '6']"
250,23 dispatched to IO0,dispatch_io,23,IO0,"['19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '20', '11', '25', '10', '12', '8', '4', '15']",['16'],"['2', '5']","['23', '6']"
251,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '20', '11', '25', '10', '12', '8', '4', '15', '2']",['16'],"[None, '5']","['23', '6']"
251,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '20', '11', '25', '10', '12', '8', '4', '15', '2', '5']",['16'],"[None, None]","['23', '6']"
251,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '20', '11', '25', '10', '12', '8', '4', '15', '2', '5']",['16'],"['19', None]","['23', '6']"
251,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['1', '13', '21', '24', '18', '17', '3', '14', '9', '20', '11', '25', '10', '12', '8', '4', '15', '2', '5']",['16'],"['19', '7']","['23', '6']"
253,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['1', '13', '21', '24', '18', '17', '3', '14', '9', '20', '11', '25', '10', '12', '8', '4', '15', '2', '5', '19']",['16'],"[None, '7']","['23', '6']"
253,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['1', '13', '21', '24', '18', '17', '3', '14', '9', '20', '11', '25', '10', '12', '8', '4', '15', '2', '5', '19', '7']",['16'],"[None, None]","['23', '6']"
253,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['13', '21', '24', '18', '17', '3', '14', '9', '20', '11', '25', '10', '12', '8', '4', '15', '2', '5', '19', '7']",['16'],"['1', None]","['23', '6']"
253,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['21', '24', '18', '17', '3', '14', '9', '20', '11', '25', '10', '12', '8', '4', '15', '2', '5', '19', '7']",['16'],"['1', '13']","['23', '6']"
254,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['21', '24', '18', '17', '3', '14', '9', '20', '11', '25', '10', '12', '8', '4', '15', '2', '5', '19', '7']","['16', '1']","[None, '13']","['23', '6']"
254,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['24', '18', '17', '3', '14', '9', '20', '11', '25', '10', '12', '8', '4', '15', '2', '5', '19', '7']","['16', '1']","['21', '13']","['23', '6']"
255,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['24', '18', '17', '3', '14', '9', '20', '11', '25', '10', '12', '8', '4', '15', '2', '5', '19', '7', '13']","['16', '1']","['21', None]","['23', '6']"
255,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['18', '17', '3', '14', '9', '20', '11', '25', '10', '12', '8', '4', '15', '2', '5', '19', '7', '13']","['16', '1']","['21', '24']","['23', '6']"
256,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['18', '17', '3', '14', '9', '20', '11', '25', '10', '12', '8', '4', '15', '2', '5', '19', '7', '13', '21']","['16', '1']","[None, '24']","['23', '6']"
256,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['17', '3', '14', '9', '20', '11', '25', '10', '12', '8', '4', '15', '2', '5', '19', '7', '13', '21']","['16', '1']","['18', '24']","['23', '6']"
257,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['17', '3', '14', '9', '20', '11', '25', '10', '12', '8', '4', '15', '2', '5', '19', '7', '13', '21', '24']","['16', '1']","['18', None]","['23', '6']"
257,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['3', '14', '9', '20', '11', '25', '10', '12', '8', '4', '15', '2', '5', '19', '7', '13', '21', '24']","['16', '1']","['18', '17']","['23', '6']"
258,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['3', '14', '9', '20', '11', '25', '10', '12', '8', '4', '15', '2', '5', '19', '7', '13', '21', '24', '18']","['16', '1']","[None, '17']","['23', '6']"
258,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['14', '9', '20', '11', '25', '10', '12', '8', '4', '15', '2', '5', '19', '7', '13', '21', '24', '18']","['16', '1']","['3', '17']","['23', '6']"
259,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['14', '9', '20', '11', '25', '10', '12', '8', '4', '15', '2', '5', '19', '7', '13', '21', '24', '18', '17']","['16', '1']","['3', None]","['23', '6']"
259,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['9', '20', '11', '25', '10', '12', '8', '4', '15', '2', '5', '19', '7', '13', '21', '24', '18', '17']","['16', '1']","['3', '14']","['23', '6']"
260,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['9', '20', '11', '25', '10', '12', '8', '4', '15', '2', '5', '19', '7', '13', '21', '24', '18', '17', '3']","['16', '1']","[None, '14']","['23', '6']"
260,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['20', '11', '25', '10', '12', '8', '4', '15', '2', '5', '19', '7', '13', '21', '24', '18', '17', '3']","['16', '1']","['9', '14']","['23', '6']"
261,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['20', '11', '25', '10', '12', '8', '4', '15', '2', '5', '19', '7', '13', '21', '24', '18', '17', '3', '14']","['16', '1']","['9', None]","['23', '6']"
261,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['11', '25', '10', '12', '8', '4', '15', '2', '5', '19', '7', '13', '21', '24', '18', '17', '3', '14']","['16', '1']","['9', '20']","['23', '6']"
262,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['11', '25', '10', '12', '8', '4', '15', '2', '5', '19', '7', '13', '21', '24', '18', '17', '3', '14', '9']","['16', '1']","[None, '20']","['23', '6']"
262,6 finished I/O → ready queue,io_to_ready,6,IO1,"['11', '25', '10', '12', '8', '4', '15', '2', '5', '19', '7', '13', '21', '24', '18', '17', '3', '14', '9', '6']","['16', '1']","[None, '20']","['23', None]"
262,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['25', '10', '12', '8', '4', '15', '2', '5', '19', '7', '13', '21', '24', '18', '17', '3', '14', '9', '6']","['16', '1']","['11', '20']","['23', None]"
262,16 dispatched to IO1,dispatch_io,16,IO1,"['25', '10', '12', '8', '4', '15', '2', '5', '19', '7', '13', '21', '24', '18', '17', '3', '14', '9', '6']",['1'],"['11', '20']","['23', '16']"
263,11 finished all bursts,finished,11,CPU0,"['25', '10', '12', '8', '4', '15', '2', '5', '19', '7', '13', '21', '24', '18', '17', '3', '14', '9', '6']",['1'],"[None, '20']","['23', '16']"
263,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['25', '10', '12', '8', '4', '15', '2', '5', '19', '7', '13', '21', '24', '18', '17', '3', '14', '9', '6', '20']",['1'],"[None, None]","['23', '16']"
263,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['10', '12', '8', '4', '15', '2', '5', '19', '7', '13', '21', '24', '18', '17', '3', '14', '9', '6', '20']",['1'],"['25', None]","['23', '16']"
263,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['12', '8', '4', '15', '2', '5', '19', '7', '13', '21', '24', '18', '17', '3', '14', '9', '6', '20']",['1'],"['25', '10']","['23', '16']"
265,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['12', '8', '4', '15', '2', '5', '19', '7', '13', '21', '24', '18', '17', '3', '14', '9', '6', '20', '25']",['1'],"[None, '10']","['23', '16']"
265,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['12', '8', '4', '15', '2', '5', '19', '7', '13', '21', '24', '18', '17', '3', '14', '9', '6', '20', '25', '10']",['1'],"[None, None]","['23', '16']"
265,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['8', '4', '15', '2', '5', '19', '7', '13', '21', '24', '18', '17', '3', '14', '9', '6', '20', '25', '10']",['1'],"['12', None]","['23', '16']"
265,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['4', '15', '2', '5', '19', '7', '13', '21', '24', '18', '17', '3', '14', '9', '6', '20', '25', '10']",['1'],"['12', '8']","['23', '16']"
266,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['4', '15', '2', '5', '19', '7', '13', '21', '24', '18', '17', '3', '14', '9', '6', '20', '25', '10']","['1', '12']","[None, '8']","['23', '16']"
266,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['15', '2', '5', '19', '7', '13', '21', '24', '18', '17', '3', '14', '9', '6', '20', '25', '10']","['1', '12']","['4', '8']","['23', '16']"
267,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['15', '2', '5', '19', '7', '13', '21', '24', '18', '17', '3', '14', '9', '6', '20', '25', '10', '8']","['1', '12']","['4', None]","['23', '16']"
267,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['2', '5', '19', '7', '13', '21', '24', '18', '17', '3', '14', '9', '6', '20', '25', '10', '8']","['1', '12']","['4', '15']","['23', '16']"
268,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['2', '5', '19', '7', '13', '21', '24', '18', '17', '3', '14', '9', '6', '20', '25', '10', '8', '4']","['1', '12']","[None, '15']","['23', '16']"
268,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '19', '7', '13', '21', '24', '18', '17', '3', '14', '9', '6', '20', '25', '10', '8', '4']","['1', '12']","['2', '15']","['23', '16']"
269,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['5', '19', '7', '13', '21', '24', '18', '17', '3', '14', '9', '6', '20', '25', '10', '8', '4', '15']","['1', '12']","['2', None]","['23', '16']"
269,23 finished I/O → ready queue,io_to_ready,23,IO0,"['5', '19', '7', '13', '21', '24', '18', '17', '3', '14', '9', '6', '20', '25', '10', '8', '4', '15', '23']","['1', '12']","['2', None]","[None, '16']"
269,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['19', '7', '13', '21', '24', '18', '17', '3', '14', '9', '6', '20', '25', '10', '8', '4', '15', '23']","['1', '12']","['2', '5']","[None, '16']"
269,1 dispatched to IO0,dispatch_io,1,IO0,"['19', '7', '13', '21', '24', '18', '17', '3', '14', '9', '6', '20', '25', '10', '8', '4', '15', '23']",['12'],"['2', '5']","['1', '16']"
270,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['19', '7', '13', '21', '24', '18', '17', '3', '14', '9', '6', '20', '25', '10', '8', '4', '15', '23', '2']",['12'],"[None, '5']","['1', '16']"
270,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['19', '7', '13', '21', '24', '18', '17', '3', '14', '9', '6', '20', '25', '10', '8', '4', '15', '23', '2', '5']",['12'],"[None, None]","['1', '16']"
270,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['7', '13', '21', '24', '18', '17', '3', '14', '9', '6', '20', '25', '10', '8', '4', '15', '23', '2', '5']",['12'],"['19', None]","['1', '16']"
270,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['13', '21', '24', '18', '17', '3', '14', '9', '6', '20', '25', '10', '8', '4', '15', '23', '2', '5']",['12'],"['19', '7']","['1', '16']"
272,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['13', '21', '24', '18', '17', '3', '14', '9', '6', '20', '25', '10', '8', '4', '15', '23', '2', '5', '19']",['12'],"[None, '7']","['1', '16']"
272,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['13', '21', '24', '18', '17', '3', '14', '9', '6', '20', '25', '10', '8', '4', '15', '23', '2', '5', '19', '7']",['12'],"[None, None]","['1', '16']"
272,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['21', '24', '18', '17', '3', '14', '9', '6', '20', '25', '10', '8', '4', '15', '23', '2', '5', '19', '7']",['12'],"['13', None]","['1', '16']"
272,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['24', '18', '17', '3', '14', '9', '6', '20', '25', '10', '8', '4', '15', '23', '2', '5', '19', '7']",['12'],"['13', '21']","['1', '16']"
273,1 finished I/O → ready queue,io_to_ready,1,IO0,"['24', '18', '17', '3', '14', '9', '6', '20', '25', '10', '8', '4', '15', '23', '2', '5', '19', '7', '1']",['12'],"['13', '21']","[None, '16']"
273,12 dispatched to IO0,dispatch_io,12,IO0,"['24', '18', '17', '3', '14', '9', '6', '20', '25', '10', '8', '4', '15', '23', '2', '5', '19', '7', '1']",[],"['13', '21']","['12', '16']"
274,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['24', '18', '17', '3', '14', '9', '6', '20', '25', '10', '8', '4', '15', '23', '2', '5', '19', '7', '1', '13']",[],"[None, '21']","['12', '16']"
274,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['24', '18', '17', '3', '14', '9', '6', '20', '25', '10', '8', '4', '15', '23', '2', '5', '19', '7', '1', '13', '21']",[],"[None, None]","['12', '16']"
274,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['18', '17', '3', '14', '9', '6', '20', '25', '10', '8', '4', '15', '23', '2', '5', '19', '7', '1', '13', '21']",[],"['24', None]","['12', '16']"
274,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['17', '3', '14', '9', '6', '20', '25', '10', '8', '4', '15', '23', '2', '5', '19', '7', '1', '13', '21']",[],"['24', '18']","['12', '16']"
276,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['17', '3', '14', '9', '6', '20', '25', '10', '8', '4', '15', '23', '2', '5', '19', '7', '1', '13', '21', '24']",[],"[None, '18']","['12', '16']"
276,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['17', '3', '14', '9', '6', '20', '25', '10', '8', '4', '15', '23', '2', '5', '19', '7', '1', '13', '21', '24', '18']",[],"[None, None]","['12', '16']"
276,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['3', '14', '9', '6', '20', '25', '10', '8', '4', '15', '23', '2', '5', '19', '7', '1', '13', '21', '24', '18']",[],"['17', None]","['12', '16']"
276,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['14', '9', '6', '20', '25', '10', '8', '4', '15', '23', '2', '5', '19', '7', '1', '13', '21', '24', '18']",[],"['17', '3']","['12', '16']"
278,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['14', '9', '6', '20', '25', '10', '8', '4', '15', '23', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17']",[],"[None, '3']","['12', '16']"
278,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['14', '9', '6', '20', '25', '10', '8', '4', '15', '23', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3']",[],"[None, None]","['12', '16']"
278,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['9', '6', '20', '25', '10', '8', '4', '15', '23', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3']",[],"['14', None]","['12', '16']"
278,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['6', '20', '25', '10', '8', '4', '15', '23', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3']",[],"['14', '9']","['12', '16']"
280,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['6', '20', '25', '10', '8', '4', '15', '23', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14']",[],"[None, '9']","['12', '16']"
280,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['6', '20', '25', '10', '8', '4', '15', '23', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9']",[],"[None, None]","['12', '16']"
280,16 finished I/O → ready queue,io_to_ready,16,IO1,"['6', '20', '25', '10', '8', '4', '15', '23', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '16']",[],"[None, None]","['12', None]"
280,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['20', '25', '10', '8', '4', '15', '23', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '16']",[],"['6', None]","['12', None]"
280,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['25', '10', '8', '4', '15', '23', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '16']",[],"['6', '20']","['12', None]"
282,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['25', '10', '8', '4', '15', '23', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '16', '6']",[],"[None, '20']","['12', None]"
282,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['25', '10', '8', '4', '15', '23', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '16', '6', '20']",[],"[None, None]","['12', None]"
282,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['10', '8', '4', '15', '23', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '16', '6', '20']",[],"['25', None]","['12', None]"
282,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['8', '4', '15', '23', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '16', '6', '20']",[],"['25', '10']","['12', None]"
284,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['8', '4', '15', '23', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '16', '6', '20', '25']",[],"[None, '10']","['12', None]"
284,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['8', '4', '15', '23', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '16', '6', '20', '25', '10']",[],"[None, None]","['12', None]"
284,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '15', '23', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '16', '6', '20', '25', '10']",[],"['8', None]","['12', None]"
284,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['15', '23', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '16', '6', '20', '25', '10']",[],"['8', '4']","['12', None]"
285,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['15', '23', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '16', '6', '20', '25', '10', '4']",[],"['8', None]","['12', None]"
285,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['23', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '16', '6', '20', '25', '10', '4']",[],"['8', '15']","['12', None]"
286,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['23', '2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '16', '6', '20', '25', '10', '4', '8']",[],"[None, '15']","['12', None]"
286,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '16', '6', '20', '25', '10', '4', '8']",[],"['23', '15']","['12', None]"
287,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['2', '5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '16', '6', '20', '25', '10', '4', '8', '15']",[],"['23', None]","['12', None]"
287,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '16', '6', '20', '25', '10', '4', '8', '15']",[],"['23', '2']","['12', None]"
288,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['5', '19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '16', '6', '20', '25', '10', '4', '8', '15', '23']",[],"[None, '2']","['12', None]"
288,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '16', '6', '20', '25', '10', '4', '8', '15', '23']",[],"['5', '2']","['12', None]"
289,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['19', '7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '16', '6', '20', '25', '10', '4', '8', '15', '23', '2']",[],"['5', None]","['12', None]"
289,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '16', '6', '20', '25', '10', '4', '8', '15', '23', '2']",[],"['5', '19']","['12', None]"
290,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '16', '6', '20', '25', '10', '4', '8', '15', '23', '2', '5']",[],"[None, '19']","['12', None]"
290,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['7', '1', '13', '21', '24', '18', '17', '3', '14', '9', '16', '6', '20', '25', '10', '4', '8', '15', '23', '2', '5', '19']",[],"[None, None]","['12', None]"
290,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['1', '13', '21', '24', '18', '17', '3', '14', '9', '16', '6', '20', '25', '10', '4', '8', '15', '23', '2', '5', '19']",[],"['7', None]","['12', None]"
290,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['13', '21', '24', '18', '17', '3', '14', '9', '16', '6', '20', '25', '10', '4', '8', '15', '23', '2', '5', '19']",[],"['7', '1']","['12', None]"
292,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['13', '21', '24', '18', '17', '3', '14', '9', '16', '6', '20', '25', '10', '4', '8', '15', '23', '2', '5', '19', '7']",[],"[None, '1']","['12', None]"
292,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['13', '21', '24', '18', '17', '3', '14', '9', '16', '6', '20', '25', '10', '4', '8', '15', '23', '2', '5', '19', '7', '1']",[],"[None, None]","['12', None]"
292,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['21', '24', '18', '17', '3', '14', '9', '16', '6', '20', '25', '10', '4', '8', '15', '23', '2', '5', '19', '7', '1']",[],"['13', None]","['12', None]"
292,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['24', '18', '17', '3', '14', '9', '16', '6', '20', '25', '10', '4', '8', '15', '23', '2', '5', '19', '7', '1']",[],"['13', '21']","['12', None]"
293,12 finished I/O → ready queue,io_to_ready,12,IO0,"['24', '18', '17', '3', '14', '9', '16', '6', '20', '25', '10', '4', '8', '15', '23', '2', '5', '19', '7', '1', '12']",[],"['13', '21']","[None, None]"
294,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['24', '18', '17', '3', '14', '9', '16', '6', '20', '25', '10', '4', '8', '15', '23', '2', '5', '19', '7', '1', '12', '13']",[],"[None, '21']","[None, None]"
294,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['24', '18', '17', '3', '14', '9', '16', '6', '20', '25', '10', '4', '8', '15', '23', '2', '5', '19', '7', '1', '12', '13', '21']",[],"[None, None]","[None, None]"
294,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['18', '17', '3', '14', '9', '16', '6', '20', '25', '10', '4', '8', '15', '23', '2', '5', '19', '7', '1', '12', '13', '21']",[],"['24', None]","[None, None]"
294,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['17', '3', '14', '9', '16', '6', '20', '25', '10', '4', '8', '15', '23', '2', '5', '19', '7', '1', '12', '13', '21']",[],"['24', '18']","[None, None]"
296,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['17', '3', '14', '9', '16', '6', '20', '25', '10', '4', '8', '15', '23', '2', '5', '19', '7', '1', '12', '13', '21', '24']",[],"[None, '18']","[None, None]"
296,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['17', '3', '14', '9', '16', '6', '20', '25', '10', '4', '8', '15', '23', '2', '5', '19', '7', '1', '12', '13', '21', '24', '18']",[],"[None, None]","[None, None]"
296,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['3', '14', '9', '16', '6', '20', '25', '10', '4', '8', '15', '23', '2', '5', '19', '7', '1', '12', '13', '21', '24', '18']",[],"['17', None]","[None, None]"
296,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['14', '9', '16', '6', '20', '25', '10', '4', '8', '15', '23', '2', '5', '19', '7', '1', '12', '13', '21', '24', '18']",[],"['17', '3']","[None, None]"
297,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['14', '9', '16', '6', '20', '25', '10', '4', '8', '15', '23', '2', '5', '19', '7', '1', '12', '13', '21', '24', '18']",['17'],"[None, '3']","[None, None]"
297,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['9', '16', '6', '20', '25', '10', '4', '8', '15', '23', '2', '5', '19', '7', '1', '12', '13', '21', '24', '18']",['17'],"['14', '3']","[None, None]"
297,17 dispatched to IO0,dispatch_io,17,IO0,"['9', '16', '6', '20', '25', '10', '4', '8', '15', '23', '2', '5', '19', '7', '1', '12', '13', '21', '24', '18']",[],"['14', '3']","['17', None]"
298,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['9', '16', '6', '20', '25', '10', '4', '8', '15', '23', '2', '5', '19', '7', '1', '12', '13', '21', '24', '18', '3']",[],"['14', None]","['17', None]"
298,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['16', '6', '20', '25', '10', '4', '8', '15', '23', '2', '5', '19', '7', '1', '12', '13', '21', '24', '18', '3']",[],"['14', '9']","['17', None]"
299,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['16', '6', '20', '25', '10', '4', '8', '15', '23', '2', '5', '19', '7', '1', '12', '13', '21', '24', '18', '3', '14']",[],"[None, '9']","['17', None]"
299,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['6', '20', '25', '10', '4', '8', '15', '23', '2', '5', '19', '7', '1', '12', '13', '21', '24', '18', '3', '14']",[],"['16', '9']","['17', None]"
300,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['6', '20', '25', '10', '4', '8', '15', '23', '2', '5', '19', '7', '1', '12', '13', '21', '24', '18', '3', '14', '9']",[],"['16', None]","['17', None]"
300,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['20', '25', '10', '4', '8', '15', '23', '2', '5', '19', '7', '1', '12', '13', '21', '24', '18', '3', '14', '9']",[],"['16', '6']","['17', None]"
301,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['20', '25', '10', '4', '8', '15', '23', '2', '5', '19', '7', '1', '12', '13', '21', '24', '18', '3', '14', '9', '16']",[],"[None, '6']","['17', None]"
301,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['25', '10', '4', '8', '15', '23', '2', '5', '19', '7', '1', '12', '13', '21', '24', '18', '3', '14', '9', '16']",[],"['20', '6']","['17', None]"
302,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['25', '10', '4', '8', '15', '23', '2', '5', '19', '7', '1', '12', '13', '21', '24', '18', '3', '14', '9', '16', '6']",[],"['20', None]","['17', None]"
302,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['10', '4', '8', '15', '23', '2', '5', '19', '7', '1', '12', '13', '21', '24', '18', '3', '14', '9', '16', '6']",[],"['20', '25']","['17', None]"
303,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['10', '4', '8', '15', '23', '2', '5', '19', '7', '1', '12', '13', '21', '24', '18', '3', '14', '9', '16', '6', '20']",[],"[None, '25']","['17', None]"
303,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['4', '8', '15', '23', '2', '5', '19', '7', '1', '12', '13', '21', '24', '18', '3', '14', '9', '16', '6', '20']",[],"['10', '25']","['17', None]"
304,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['4', '8', '15', '23', '2', '5', '19', '7', '1', '12', '13', '21', '24', '18', '3', '14', '9', '16', '6', '20', '25']",[],"['10', None]","['17', None]"
304,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['8', '15', '23', '2', '5', '19', '7', '1', '12', '13', '21', '24', '18', '3', '14', '9', '16', '6', '20', '25']",[],"['10', '4']","['17', None]"
305,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['8', '15', '23', '2', '5', '19', '7', '1', '12', '13', '21', '24', '18', '3', '14', '9', '16', '6', '20', '25', '10']",[],"[None, '4']","['17', None]"
305,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['15', '23', '2', '5', '19', '7', '1', '12', '13', '21', '24', '18', '3', '14', '9', '16', '6', '20', '25', '10']",[],"['8', '4']","['17', None]"
306,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['15', '23', '2', '5', '19', '7', '1', '12', '13', '21', '24', '18', '3', '14', '9', '16', '6', '20', '25', '10', '4']",[],"['8', None]","['17', None]"
306,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['23', '2', '5', '19', '7', '1', '12', '13', '21', '24', '18', '3', '14', '9', '16', '6', '20', '25', '10', '4']",[],"['8', '15']","['17', None]"
307,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['23', '2', '5', '19', '7', '1', '12', '13', '21', '24', '18', '3', '14', '9', '16', '6', '20', '25', '10', '4']",['8'],"[None, '15']","['17', None]"
307,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['2', '5', '19', '7', '1', '12', '13', '21', '24', '18', '3', '14', '9', '16', '6', '20', '25', '10', '4']",['8'],"['23', '15']","['17', None]"
307,8 dispatched to IO1,dispatch_io,8,IO1,"['2', '5', '19', '7', '1', '12', '13', '21', '24', '18', '3', '14', '9', '16', '6', '20', '25', '10', '4']",[],"['23', '15']","['17', '8']"
308,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['2', '5', '19', '7', '1', '12', '13', '21', '24', '18', '3', '14', '9', '16', '6', '20', '25', '10', '4', '15']",[],"['23', None]","['17', '8']"
308,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['5', '19', '7', '1', '12', '13', '21', '24', '18', '3', '14', '9', '16', '6', '20', '25', '10', '4', '15']",[],"['23', '2']","['17', '8']"
309,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['5', '19', '7', '1', '12', '13', '21', '24', '18', '3', '14', '9', '16', '6', '20', '25', '10', '4', '15', '23']",[],"[None, '2']","['17', '8']"
309,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['19', '7', '1', '12', '13', '21', '24', '18', '3', '14', '9', '16', '6', '20', '25', '10', '4', '15', '23']",[],"['5', '2']","['17', '8']"
310,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['19', '7', '1', '12', '13', '21', '24', '18', '3', '14', '9', '16', '6', '20', '25', '10', '4', '15', '23', '2']",[],"['5', None]","['17', '8']"
310,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['7', '1', '12', '13', '21', '24', '18', '3', '14', '9', '16', '6', '20', '25', '10', '4', '15', '23', '2']",[],"['5', '19']","['17', '8']"
311,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['7', '1', '12', '13', '21', '24', '18', '3', '14', '9', '16', '6', '20', '25', '10', '4', '15', '23', '2', '5']",[],"[None, '19']","['17', '8']"
311,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['1', '12', '13', '21', '24', '18', '3', '14', '9', '16', '6', '20', '25', '10', '4', '15', '23', '2', '5']",[],"['7', '19']","['17', '8']"
312,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['1', '12', '13', '21', '24', '18', '3', '14', '9', '16', '6', '20', '25', '10', '4', '15', '23', '2', '5']",['7'],"[None, '19']","['17', '8']"
312,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['1', '12', '13', '21', '24', '18', '3', '14', '9', '16', '6', '20', '25', '10', '4', '15', '23', '2', '5', '19']",['7'],"[None, None]","['17', '8']"
312,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['12', '13', '21', '24', '18', '3', '14', '9', '16', '6', '20', '25', '10', '4', '15', '23', '2', '5', '19']",['7'],"['1', None]","['17', '8']"
312,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['13', '21', '24', '18', '3', '14', '9', '16', '6', '20', '25', '10', '4', '15', '23', '2', '5', '19']",['7'],"['1', '12']","['17', '8']"
314,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['13', '21', '24', '18', '3', '14', '9', '16', '6', '20', '25', '10', '4', '15', '23', '2', '5', '19', '1']",['7'],"[None, '12']","['17', '8']"
314,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['13', '21', '24', '18', '3', '14', '9', '16', '6', '20', '25', '10', '4', '15', '23', '2', '5', '19', '1', '12']",['7'],"[None, None]","['17', '8']"
314,17 finished I/O → ready queue,io_to_ready,17,IO0,"['13', '21', '24', '18', '3', '14', '9', '16', '6', '20', '25', '10', '4', '15', '23', '2', '5', '19', '1', '12', '17']",['7'],"[None, None]","[None, '8']"
314,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['21', '24', '18', '3', '14', '9', '16', '6', '20', '25', '10', '4', '15', '23', '2', '5', '19', '1', '12', '17']",['7'],"['13', None]","[None, '8']"
314,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['24', '18', '3', '14', '9', '16', '6', '20', '25', '10', '4', '15', '23', '2', '5', '19', '1', '12', '17']",['7'],"['13', '21']","[None, '8']"
314,7 dispatched to IO0,dispatch_io,7,IO0,"['24', '18', '3', '14', '9', '16', '6', '20', '25', '10', '4', '15', '23', '2', '5', '19', '1', '12', '17']",[],"['13', '21']","['7', '8']"
316,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['24', '18', '3', '14', '9', '16', '6', '20', '25', '10', '4', '15', '23', '2', '5', '19', '1', '12', '17', '13']",[],"[None, '21']","['7', '8']"
316,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['24', '18', '3', '14', '9', '16', '6', '20', '25', '10', '4', '15', '23', '2', '5', '19', '1', '12', '17', '13', '21']",[],"[None, None]","['7', '8']"
316,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['18', '3', '14', '9', '16', '6', '20', '25', '10', '4', '15', '23', '2', '5', '19', '1', '12', '17', '13', '21']",[],"['24', None]","['7', '8']"
316,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['3', '14', '9', '16', '6', '20', '25', '10', '4', '15', '23', '2', '5', '19', '1', '12', '17', '13', '21']",[],"['24', '18']","['7', '8']"
318,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['3', '14', '9', '16', '6', '20', '25', '10', '4', '15', '23', '2', '5', '19', '1', '12', '17', '13', '21', '24']",[],"[None, '18']","['7', '8']"
318,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['3', '14', '9', '16', '6', '20', '25', '10', '4', '15', '23', '2', '5', '19', '1', '12', '17', '13', '21', '24', '18']",[],"[None, None]","['7', '8']"
318,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['14', '9', '16', '6', '20', '25', '10', '4', '15', '23', '2', '5', '19', '1', '12', '17', '13', '21', '24', '18']",[],"['3', None]","['7', '8']"
318,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['9', '16', '6', '20', '25', '10', '4', '15', '23', '2', '5', '19', '1', '12', '17', '13', '21', '24', '18']",[],"['3', '14']","['7', '8']"
319,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['9', '16', '6', '20', '25', '10', '4', '15', '23', '2', '5', '19', '1', '12', '17', '13', '21', '24', '18', '14']",[],"['3', None]","['7', '8']"
319,8 finished I/O → ready queue,io_to_ready,8,IO1,"['9', '16', '6', '20', '25', '10', '4', '15', '23', '2', '5', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8']",[],"['3', None]","['7', None]"
319,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['16', '6', '20', '25', '10', '4', '15', '23', '2', '5', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8']",[],"['3', '9']","['7', None]"
320,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['16', '6', '20', '25', '10', '4', '15', '23', '2', '5', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3']",[],"[None, '9']","['7', None]"
320,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['6', '20', '25', '10', '4', '15', '23', '2', '5', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3']",[],"['16', '9']","['7', None]"
321,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['6', '20', '25', '10', '4', '15', '23', '2', '5', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9']",[],"['16', None]","['7', None]"
321,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['20', '25', '10', '4', '15', '23', '2', '5', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9']",[],"['16', '6']","['7', None]"
322,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['20', '25', '10', '4', '15', '23', '2', '5', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '16']",[],"[None, '6']","['7', None]"
322,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['25', '10', '4', '15', '23', '2', '5', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '16']",[],"['20', '6']","['7', None]"
323,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['25', '10', '4', '15', '23', '2', '5', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '16', '6']",[],"['20', None]","['7', None]"
323,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['10', '4', '15', '23', '2', '5', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '16', '6']",[],"['20', '25']","['7', None]"
324,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['10', '4', '15', '23', '2', '5', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '16', '6']",['20'],"[None, '25']","['7', None]"
324,7 finished I/O → ready queue,io_to_ready,7,IO0,"['10', '4', '15', '23', '2', '5', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '16', '6', '7']",['20'],"[None, '25']","[None, None]"
324,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['4', '15', '23', '2', '5', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '16', '6', '7']",['20'],"['10', '25']","[None, None]"
324,20 dispatched to IO0,dispatch_io,20,IO0,"['4', '15', '23', '2', '5', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '16', '6', '7']",[],"['10', '25']","['20', None]"
325,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['4', '15', '23', '2', '5', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '16', '6', '7', '25']",[],"['10', None]","['20', None]"
325,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['15', '23', '2', '5', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '16', '6', '7', '25']",[],"['10', '4']","['20', None]"
326,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['15', '23', '2', '5', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '16', '6', '7', '25', '10']",[],"[None, '4']","['20', None]"
326,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['23', '2', '5', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '16', '6', '7', '25', '10']",[],"['15', '4']","['20', None]"
327,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['23', '2', '5', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '16', '6', '7', '25', '10', '4']",[],"['15', None]","['20', None]"
327,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['2', '5', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '16', '6', '7', '25', '10', '4']",[],"['15', '23']","['20', None]"
328,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['2', '5', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '16', '6', '7', '25', '10', '4', '15']",[],"[None, '23']","['20', None]"
328,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '16', '6', '7', '25', '10', '4', '15']",[],"['2', '23']","['20', None]"
329,23 finished all bursts,finished,23,CPU1,"['5', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '16', '6', '7', '25', '10', '4', '15']",[],"['2', None]","['20', None]"
329,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '16', '6', '7', '25', '10', '4', '15']",[],"['2', '5']","['20', None]"
330,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '16', '6', '7', '25', '10', '4', '15', '2']",[],"[None, '5']","['20', None]"
330,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '16', '6', '7', '25', '10', '4', '15', '2']",[],"['19', '5']","['20', None]"
331,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '16', '6', '7', '25', '10', '4', '15', '2', '19']",[],"[None, '5']","['20', None]"
331,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '16', '6', '7', '25', '10', '4', '15', '2', '19', '5']",[],"[None, None]","['20', None]"
331,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '16', '6', '7', '25', '10', '4', '15', '2', '19', '5']",[],"['1', None]","['20', None]"
331,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['17', '13', '21', '24', '18', '14', '8', '3', '9', '16', '6', '7', '25', '10', '4', '15', '2', '19', '5']",[],"['1', '12']","['20', None]"
332,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['17', '13', '21', '24', '18', '14', '8', '3', '9', '16', '6', '7', '25', '10', '4', '15', '2', '19', '5', '1']",[],"[None, '12']","['20', None]"
332,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['13', '21', '24', '18', '14', '8', '3', '9', '16', '6', '7', '25', '10', '4', '15', '2', '19', '5', '1']",[],"['17', '12']","['20', None]"
333,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['13', '21', '24', '18', '14', '8', '3', '9', '16', '6', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12']",[],"['17', None]","['20', None]"
333,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['21', '24', '18', '14', '8', '3', '9', '16', '6', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12']",[],"['17', '13']","['20', None]"
334,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['21', '24', '18', '14', '8', '3', '9', '16', '6', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17']",[],"[None, '13']","['20', None]"
334,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['21', '24', '18', '14', '8', '3', '9', '16', '6', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13']",[],"[None, None]","['20', None]"
334,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['24', '18', '14', '8', '3', '9', '16', '6', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13']",[],"['21', None]","['20', None]"
334,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['18', '14', '8', '3', '9', '16', '6', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13']",[],"['21', '24']","['20', None]"
336,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['18', '14', '8', '3', '9', '16', '6', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21']",[],"[None, '24']","['20', None]"
336,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['18', '14', '8', '3', '9', '16', '6', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24']",[],"[None, None]","['20', None]"
336,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['14', '8', '3', '9', '16', '6', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24']",[],"['18', None]","['20', None]"
336,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['8', '3', '9', '16', '6', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24']",[],"['18', '14']","['20', None]"
338,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['8', '3', '9', '16', '6', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18']",[],"[None, '14']","['20', None]"
338,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['8', '3', '9', '16', '6', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14']",[],"[None, None]","['20', None]"
338,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '9', '16', '6', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14']",[],"['8', None]","['20', None]"
338,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['9', '16', '6', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14']",[],"['8', '3']","['20', None]"
340,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['9', '16', '6', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8']",[],"[None, '3']","['20', None]"
340,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['9', '16', '6', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3']",[],"[None, None]","['20', None]"
340,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['16', '6', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3']",[],"['9', None]","['20', None]"
340,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['6', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3']",[],"['9', '16']","['20', None]"
341,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['6', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9']",[],"[None, '16']","['20', None]"
341,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9']",[],"['6', '16']","['20', None]"
342,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6']",[],"[None, '16']","['20', None]"
342,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16']",[],"[None, None]","['20', None]"
342,20 finished I/O → ready queue,io_to_ready,20,IO0,"['7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20']",[],"[None, None]","[None, None]"
342,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20']",[],"['7', None]","[None, None]"
342,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20']",[],"['7', '25']","[None, None]"
344,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7']",[],"[None, '25']","[None, None]"
344,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25']",[],"[None, None]","[None, None]"
344,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25']",[],"['10', None]","[None, None]"
344,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25']",[],"['10', '4']","[None, None]"
346,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10']",[],"[None, '4']","[None, None]"
346,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4']",[],"[None, None]","[None, None]"
346,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4']",[],"['15', None]","[None, None]"
346,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4']",[],"['15', '2']","[None, None]"
348,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '15']",[],"[None, '2']","[None, None]"
348,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '15', '2']",[],"[None, None]","[None, None]"
348,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '15', '2']",[],"['19', None]","[None, None]"
348,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '15', '2']",[],"['19', '5']","[None, None]"
350,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '15', '2', '19']",[],"[None, '5']","[None, None]"
350,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '15', '2', '19', '5']",[],"[None, None]","[None, None]"
350,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '15', '2', '19', '5']",[],"['1', None]","[None, None]"
350,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '15', '2', '19', '5']",[],"['1', '12']","[None, None]"
352,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '15', '2', '19', '5', '1']",[],"[None, '12']","[None, None]"
352,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12']",[],"[None, None]","[None, None]"
352,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12']",[],"['17', None]","[None, None]"
352,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12']",[],"['17', '13']","[None, None]"
354,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17']",[],"[None, '13']","[None, None]"
354,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13']",[],"[None, None]","[None, None]"
354,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13']",[],"['21', None]","[None, None]"
354,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13']",[],"['21', '24']","[None, None]"
356,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21']",[],"[None, '24']","[None, None]"
356,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24']",[],"[None, None]","[None, None]"
356,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24']",[],"['18', None]","[None, None]"
356,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24']",[],"['18', '14']","[None, None]"
358,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18']",[],"[None, '14']","[None, None]"
358,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14']",[],"[None, None]","[None, None]"
358,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '9', '6', '16', '20', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14']",[],"['8', None]","[None, None]"
358,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['9', '6', '16', '20', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14']",[],"['8', '3']","[None, None]"
360,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['9', '6', '16', '20', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8']",[],"[None, '3']","[None, None]"
360,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['9', '6', '16', '20', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3']",[],"[None, None]","[None, None]"
360,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['6', '16', '20', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3']",[],"['9', None]","[None, None]"
360,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['16', '20', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3']",[],"['9', '6']","[None, None]"
362,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['16', '20', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9']",[],"[None, '6']","[None, None]"
362,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['16', '20', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6']",[],"[None, None]","[None, None]"
362,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['20', '7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6']",[],"['16', None]","[None, None]"
362,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6']",[],"['16', '20']","[None, None]"
364,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16']",[],"[None, '20']","[None, None]"
364,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['7', '25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20']",[],"[None, None]","[None, None]"
364,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['25', '10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20']",[],"['7', None]","[None, None]"
364,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20']",[],"['7', '25']","[None, None]"
366,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7']",[],"[None, '25']","[None, None]"
366,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['10', '4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25']",[],"[None, None]","[None, None]"
366,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['4', '15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25']",[],"['10', None]","[None, None]"
366,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25']",[],"['10', '4']","[None, None]"
368,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10']",[],"[None, '4']","[None, None]"
368,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['15', '2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4']",[],"[None, None]","[None, None]"
368,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['2', '19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4']",[],"['15', None]","[None, None]"
368,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4']",[],"['15', '2']","[None, None]"
369,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['19', '5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '2']",[],"['15', None]","[None, None]"
369,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '2']",[],"['15', '19']","[None, None]"
370,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['5', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '2', '15']",[],"[None, '19']","[None, None]"
370,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '2', '15']",[],"['5', '19']","[None, None]"
371,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '2', '15', '19']",[],"['5', None]","[None, None]"
371,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '2', '15', '19']",[],"['5', '1']","[None, None]"
372,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '2', '15', '19']",['5'],"[None, '1']","[None, None]"
372,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '2', '15', '19']",['5'],"['12', '1']","[None, None]"
372,5 dispatched to IO0,dispatch_io,5,IO0,"['17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '2', '15', '19']",[],"['12', '1']","['5', None]"
373,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '2', '15', '19', '1']",[],"['12', None]","['5', None]"
373,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '2', '15', '19', '1']",[],"['12', '17']","['5', None]"
374,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '2', '15', '19', '1', '12']",[],"[None, '17']","['5', None]"
374,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '2', '15', '19', '1', '12']",[],"['13', '17']","['5', None]"
375,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,"['21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '2', '15', '19', '1', '12', '17']",[],"['13', None]","['5', None]"
375,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '2', '15', '19', '1', '12', '17']",[],"['13', '21']","['5', None]"
376,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '2', '15', '19', '1', '12', '17', '13']",[],"[None, '21']","['5', None]"
376,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '2', '15', '19', '1', '12', '17', '13']",[],"['24', '21']","['5', None]"
377,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['18', '14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '2', '15', '19', '1', '12', '17', '13', '21']",[],"['24', None]","['5', None]"
377,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '2', '15', '19', '1', '12', '17', '13', '21']",[],"['24', '18']","['5', None]"
378,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['14', '8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '2', '15', '19', '1', '12', '17', '13', '21', '24']",[],"[None, '18']","['5', None]"
378,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '2', '15', '19', '1', '12', '17', '13', '21', '24']",[],"['14', '18']","['5', None]"
379,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['8', '3', '9', '6', '16', '20', '7', '25', '10', '4', '2', '15', '19', '1', '12', '17', '13', '21', '24', '18']",[],"['14', None]","['5', None]"
379,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['3', '9', '6', '16', '20', '7', '25', '10', '4', '2', '15', '19', '1', '12', '17', '13', '21', '24', '18']",[],"['14', '8']","['5', None]"
380,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['3', '9', '6', '16', '20', '7', '25', '10', '4', '2', '15', '19', '1', '12', '17', '13', '21', '24', '18', '14']",[],"[None, '8']","['5', None]"
380,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['9', '6', '16', '20', '7', '25', '10', '4', '2', '15', '19', '1', '12', '17', '13', '21', '24', '18', '14']",[],"['3', '8']","['5', None]"
381,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['9', '6', '16', '20', '7', '25', '10', '4', '2', '15', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8']",[],"['3', None]","['5', None]"
381,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['6', '16', '20', '7', '25', '10', '4', '2', '15', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8']",[],"['3', '9']","['5', None]"
382,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['6', '16', '20', '7', '25', '10', '4', '2', '15', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3']",[],"[None, '9']","['5', None]"
382,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['16', '20', '7', '25', '10', '4', '2', '15', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3']",[],"['6', '9']","['5', None]"
383,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['16', '20', '7', '25', '10', '4', '2', '15', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9']",[],"['6', None]","['5', None]"
383,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['20', '7', '25', '10', '4', '2', '15', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9']",[],"['6', '16']","['5', None]"
384,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['20', '7', '25', '10', '4', '2', '15', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6']",[],"[None, '16']","['5', None]"
384,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['20', '7', '25', '10', '4', '2', '15', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16']",[],"[None, None]","['5', None]"
384,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['7', '25', '10', '4', '2', '15', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16']",[],"['20', None]","['5', None]"
384,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['25', '10', '4', '2', '15', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16']",[],"['20', '7']","['5', None]"
386,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['25', '10', '4', '2', '15', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20']",[],"[None, '7']","['5', None]"
386,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['25', '10', '4', '2', '15', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7']",[],"[None, None]","['5', None]"
386,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['10', '4', '2', '15', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7']",[],"['25', None]","['5', None]"
386,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['4', '2', '15', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7']",[],"['25', '10']","['5', None]"
387,5 finished I/O → ready queue,io_to_ready,5,IO0,"['4', '2', '15', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '5']",[],"['25', '10']","[None, None]"
388,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['4', '2', '15', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '5', '25']",[],"[None, '10']","[None, None]"
388,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['4', '2', '15', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '5', '25', '10']",[],"[None, None]","[None, None]"
388,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '15', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '5', '25', '10']",[],"['4', None]","[None, None]"
388,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['15', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '5', '25', '10']",[],"['4', '2']","[None, None]"
390,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['15', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '5', '25', '10', '4']",[],"[None, '2']","[None, None]"
390,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['15', '19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '5', '25', '10', '4', '2']",[],"[None, None]","[None, None]"
390,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['19', '1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '5', '25', '10', '4', '2']",[],"['15', None]","[None, None]"
390,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '5', '25', '10', '4', '2']",[],"['15', '19']","[None, None]"
391,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['1', '12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '5', '25', '10', '4', '2', '15']",[],"[None, '19']","[None, None]"
391,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '5', '25', '10', '4', '2', '15']",[],"['1', '19']","[None, None]"
392,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '5', '25', '10', '4', '2', '15', '1']",[],"[None, '19']","[None, None]"
392,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['12', '17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '5', '25', '10', '4', '2', '15', '1', '19']",[],"[None, None]","[None, None]"
392,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['17', '13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '5', '25', '10', '4', '2', '15', '1', '19']",[],"['12', None]","[None, None]"
392,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '5', '25', '10', '4', '2', '15', '1', '19']",[],"['12', '17']","[None, None]"
394,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '5', '25', '10', '4', '2', '15', '1', '19', '12']",[],"[None, '17']","[None, None]"
394,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['13', '21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '5', '25', '10', '4', '2', '15', '1', '19', '12', '17']",[],"[None, None]","[None, None]"
394,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['21', '24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '5', '25', '10', '4', '2', '15', '1', '19', '12', '17']",[],"['13', None]","[None, None]"
394,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '5', '25', '10', '4', '2', '15', '1', '19', '12', '17']",[],"['13', '21']","[None, None]"
396,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '5', '25', '10', '4', '2', '15', '1', '19', '12', '17', '13']",[],"[None, '21']","[None, None]"
396,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['24', '18', '14', '8', '3', '9', '6', '16', '20', '7', '5', '25', '10', '4', '2', '15', '1', '19', '12', '17', '13', '21']",[],"[None, None]","[None, None]"
396,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['18', '14', '8', '3', '9', '6', '16', '20', '7', '5', '25', '10', '4', '2', '15', '1', '19', '12', '17', '13', '21']",[],"['24', None]","[None, None]"
396,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['14', '8', '3', '9', '6', '16', '20', '7', '5', '25', '10', '4', '2', '15', '1', '19', '12', '17', '13', '21']",[],"['24', '18']","[None, None]"
397,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['14', '8', '3', '9', '6', '16', '20', '7', '5', '25', '10', '4', '2', '15', '1', '19', '12', '17', '13', '21']",['18'],"['24', None]","[None, None]"
397,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['8', '3', '9', '6', '16', '20', '7', '5', '25', '10', '4', '2', '15', '1', '19', '12', '17', '13', '21']",['18'],"['24', '14']","[None, None]"
397,18 dispatched to IO0,dispatch_io,18,IO0,"['8', '3', '9', '6', '16', '20', '7', '5', '25', '10', '4', '2', '15', '1', '19', '12', '17', '13', '21']",[],"['24', '14']","['18', None]"
398,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['8', '3', '9', '6', '16', '20', '7', '5', '25', '10', '4', '2', '15', '1', '19', '12', '17', '13', '21', '24']",[],"[None, '14']","['18', None]"
398,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['8', '3', '9', '6', '16', '20', '7', '5', '25', '10', '4', '2', '15', '1', '19', '12', '17', '13', '21', '24', '14']",[],"[None, None]","['18', None]"
398,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '9', '6', '16', '20', '7', '5', '25', '10', '4', '2', '15', '1', '19', '12', '17', '13', '21', '24', '14']",[],"['8', None]","['18', None]"
398,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['9', '6', '16', '20', '7', '5', '25', '10', '4', '2', '15', '1', '19', '12', '17', '13', '21', '24', '14']",[],"['8', '3']","['18', None]"
400,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['9', '6', '16', '20', '7', '5', '25', '10', '4', '2', '15', '1', '19', '12', '17', '13', '21', '24', '14', '8']",[],"[None, '3']","['18', None]"
400,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['9', '6', '16', '20', '7', '5', '25', '10', '4', '2', '15', '1', '19', '12', '17', '13', '21', '24', '14', '8', '3']",[],"[None, None]","['18', None]"
400,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['6', '16', '20', '7', '5', '25', '10', '4', '2', '15', '1', '19', '12', '17', '13', '21', '24', '14', '8', '3']",[],"['9', None]","['18', None]"
400,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['16', '20', '7', '5', '25', '10', '4', '2', '15', '1', '19', '12', '17', '13', '21', '24', '14', '8', '3']",[],"['9', '6']","['18', None]"
402,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['16', '20', '7', '5', '25', '10', '4', '2', '15', '1', '19', '12', '17', '13', '21', '24', '14', '8', '3', '9']",[],"[None, '6']","['18', None]"
402,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['16', '20', '7', '5', '25', '10', '4', '2', '15', '1', '19', '12', '17', '13', '21', '24', '14', '8', '3', '9', '6']",[],"[None, None]","['18', None]"
402,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['20', '7', '5', '25', '10', '4', '2', '15', '1', '19', '12', '17', '13', '21', '24', '14', '8', '3', '9', '6']",[],"['16', None]","['18', None]"
402,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['7', '5', '25', '10', '4', '2', '15', '1', '19', '12', '17', '13', '21', '24', '14', '8', '3', '9', '6']",[],"['16', '20']","['18', None]"
404,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['7', '5', '25', '10', '4', '2', '15', '1', '19', '12', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16']",[],"[None, '20']","['18', None]"
404,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['7', '5', '25', '10', '4', '2', '15', '1', '19', '12', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '20']",[],"[None, None]","['18', None]"
404,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['5', '25', '10', '4', '2', '15', '1', '19', '12', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '20']",[],"['7', None]","['18', None]"
404,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['25', '10', '4', '2', '15', '1', '19', '12', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '20']",[],"['7', '5']","['18', None]"
406,7 finished all bursts,finished,7,CPU0,"['25', '10', '4', '2', '15', '1', '19', '12', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '20']",[],"[None, '5']","['18', None]"
406,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['25', '10', '4', '2', '15', '1', '19', '12', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '20', '5']",[],"[None, None]","['18', None]"
406,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['10', '4', '2', '15', '1', '19', '12', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '20', '5']",[],"['25', None]","['18', None]"
406,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['4', '2', '15', '1', '19', '12', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '20', '5']",[],"['25', '10']","['18', None]"
408,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['4', '2', '15', '1', '19', '12', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '20', '5', '25']",[],"[None, '10']","['18', None]"
408,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['4', '2', '15', '1', '19', '12', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '20', '5', '25', '10']",[],"[None, None]","['18', None]"
408,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '15', '1', '19', '12', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '20', '5', '25', '10']",[],"['4', None]","['18', None]"
408,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['15', '1', '19', '12', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '20', '5', '25', '10']",[],"['4', '2']","['18', None]"
410,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['15', '1', '19', '12', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '20', '5', '25', '10']",['4'],"[None, '2']","['18', None]"
410,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['15', '1', '19', '12', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '20', '5', '25', '10', '2']",['4'],"[None, None]","['18', None]"
410,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['1', '19', '12', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '20', '5', '25', '10', '2']",['4'],"['15', None]","['18', None]"
410,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['19', '12', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '20', '5', '25', '10', '2']",['4'],"['15', '1']","['18', None]"
410,4 dispatched to IO1,dispatch_io,4,IO1,"['19', '12', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '20', '5', '25', '10', '2']",[],"['15', '1']","['18', '4']"
412,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['19', '12', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '20', '5', '25', '10', '2', '15']",[],"[None, '1']","['18', '4']"
412,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['19', '12', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '20', '5', '25', '10', '2', '15', '1']",[],"[None, None]","['18', '4']"
412,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['12', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '20', '5', '25', '10', '2', '15', '1']",[],"['19', None]","['18', '4']"
412,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '20', '5', '25', '10', '2', '15', '1']",[],"['19', '12']","['18', '4']"
413,18 finished I/O → ready queue,io_to_ready,18,IO0,"['17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '20', '5', '25', '10', '2', '15', '1', '18']",[],"['19', '12']","[None, '4']"
414,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '20', '5', '25', '10', '2', '15', '1', '18', '19']",[],"[None, '12']","[None, '4']"
414,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '20', '5', '25', '10', '2', '15', '1', '18', '19', '12']",[],"[None, None]","[None, '4']"
414,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['13', '21', '24', '14', '8', '3', '9', '6', '16', '20', '5', '25', '10', '2', '15', '1', '18', '19', '12']",[],"['17', None]","[None, '4']"
414,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['21', '24', '14', '8', '3', '9', '6', '16', '20', '5', '25', '10', '2', '15', '1', '18', '19', '12']",[],"['17', '13']","[None, '4']"
416,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['21', '24', '14', '8', '3', '9', '6', '16', '20', '5', '25', '10', '2', '15', '1', '18', '19', '12', '17']",[],"[None, '13']","[None, '4']"
416,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['21', '24', '14', '8', '3', '9', '6', '16', '20', '5', '25', '10', '2', '15', '1', '18', '19', '12', '17', '13']",[],"[None, None]","[None, '4']"
416,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['24', '14', '8', '3', '9', '6', '16', '20', '5', '25', '10', '2', '15', '1', '18', '19', '12', '17', '13']",[],"['21', None]","[None, '4']"
416,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['14', '8', '3', '9', '6', '16', '20', '5', '25', '10', '2', '15', '1', '18', '19', '12', '17', '13']",[],"['21', '24']","[None, '4']"
417,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['14', '8', '3', '9', '6', '16', '20', '5', '25', '10', '2', '15', '1', '18', '19', '12', '17', '13', '21']",[],"[None, '24']","[None, '4']"
417,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['14', '8', '3', '9', '6', '16', '20', '5', '25', '10', '2', '15', '1', '18', '19', '12', '17', '13', '21']",['24'],"[None, None]","[None, '4']"
417,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['8', '3', '9', '6', '16', '20', '5', '25', '10', '2', '15', '1', '18', '19', '12', '17', '13', '21']",['24'],"['14', None]","[None, '4']"
417,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['3', '9', '6', '16', '20', '5', '25', '10', '2', '15', '1', '18', '19', '12', '17', '13', '21']",['24'],"['14', '8']","[None, '4']"
417,24 dispatched to IO0,dispatch_io,24,IO0,"['3', '9', '6', '16', '20', '5', '25', '10', '2', '15', '1', '18', '19', '12', '17', '13', '21']",[],"['14', '8']","['24', '4']"
419,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['3', '9', '6', '16', '20', '5', '25', '10', '2', '15', '1', '18', '19', '12', '17', '13', '21', '14']",[],"[None, '8']","['24', '4']"
419,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['3', '9', '6', '16', '20', '5', '25', '10', '2', '15', '1', '18', '19', '12', '17', '13', '21', '14', '8']",[],"[None, None]","['24', '4']"
419,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['9', '6', '16', '20', '5', '25', '10', '2', '15', '1', '18', '19', '12', '17', '13', '21', '14', '8']",[],"['3', None]","['24', '4']"
419,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['6', '16', '20', '5', '25', '10', '2', '15', '1', '18', '19', '12', '17', '13', '21', '14', '8']",[],"['3', '9']","['24', '4']"
421,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['6', '16', '20', '5', '25', '10', '2', '15', '1', '18', '19', '12', '17', '13', '21', '14', '8', '3']",[],"[None, '9']","['24', '4']"
421,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['6', '16', '20', '5', '25', '10', '2', '15', '1', '18', '19', '12', '17', '13', '21', '14', '8', '3', '9']",[],"[None, None]","['24', '4']"
421,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['16', '20', '5', '25', '10', '2', '15', '1', '18', '19', '12', '17', '13', '21', '14', '8', '3', '9']",[],"['6', None]","['24', '4']"
421,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['20', '5', '25', '10', '2', '15', '1', '18', '19', '12', '17', '13', '21', '14', '8', '3', '9']",[],"['6', '16']","['24', '4']"
423,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['20', '5', '25', '10', '2', '15', '1', '18', '19', '12', '17', '13', '21', '14', '8', '3', '9', '6']",[],"[None, '16']","['24', '4']"
423,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['20', '5', '25', '10', '2', '15', '1', '18', '19', '12', '17', '13', '21', '14', '8', '3', '9', '6', '16']",[],"[None, None]","['24', '4']"
423,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['5', '25', '10', '2', '15', '1', '18', '19', '12', '17', '13', '21', '14', '8', '3', '9', '6', '16']",[],"['20', None]","['24', '4']"
423,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['25', '10', '2', '15', '1', '18', '19', '12', '17', '13', '21', '14', '8', '3', '9', '6', '16']",[],"['20', '5']","['24', '4']"
425,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['25', '10', '2', '15', '1', '18', '19', '12', '17', '13', '21', '14', '8', '3', '9', '6', '16', '20']",[],"[None, '5']","['24', '4']"
425,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['25', '10', '2', '15', '1', '18', '19', '12', '17', '13', '21', '14', '8', '3', '9', '6', '16', '20']",['5'],"[None, None]","['24', '4']"
425,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['10', '2', '15', '1', '18', '19', '12', '17', '13', '21', '14', '8', '3', '9', '6', '16', '20']",['5'],"['25', None]","['24', '4']"
425,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['2', '15', '1', '18', '19', '12', '17', '13', '21', '14', '8', '3', '9', '6', '16', '20']",['5'],"['25', '10']","['24', '4']"
427,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['2', '15', '1', '18', '19', '12', '17', '13', '21', '14', '8', '3', '9', '6', '16', '20', '25']",['5'],"[None, '10']","['24', '4']"
427,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['2', '15', '1', '18', '19', '12', '17', '13', '21', '14', '8', '3', '9', '6', '16', '20', '25', '10']",['5'],"[None, None]","['24', '4']"
427,4 finished I/O → ready queue,io_to_ready,4,IO1,"['2', '15', '1', '18', '19', '12', '17', '13', '21', '14', '8', '3', '9', '6', '16', '20', '25', '10', '4']",['5'],"[None, None]","['24', None]"
427,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['15', '1', '18', '19', '12', '17', '13', '21', '14', '8', '3', '9', '6', '16', '20', '25', '10', '4']",['5'],"['2', None]","['24', None]"
427,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['1', '18', '19', '12', '17', '13', '21', '14', '8', '3', '9', '6', '16', '20', '25', '10', '4']",['5'],"['2', '15']","['24', None]"
427,5 dispatched to IO1,dispatch_io,5,IO1,"['1', '18', '19', '12', '17', '13', '21', '14', '8', '3', '9', '6', '16', '20', '25', '10', '4']",[],"['2', '15']","['24', '5']"
428,15 finished all bursts,finished,15,CPU1,"['1', '18', '19', '12', '17', '13', '21', '14', '8', '3', '9', '6', '16', '20', '25', '10', '4']",[],"['2', None]","['24', '5']"
428,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['18', '19', '12', '17', '13', '21', '14', '8', '3', '9', '6', '16', '20', '25', '10', '4']",[],"['2', '1']","['24', '5']"
429,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['18', '19', '12', '17', '13', '21', '14', '8', '3', '9', '6', '16', '20', '25', '10', '4', '2']",[],"[None, '1']","['24', '5']"
429,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['19', '12', '17', '13', '21', '14', '8', '3', '9', '6', '16', '20', '25', '10', '4', '2']",[],"['18', '1']","['24', '5']"
430,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['19', '12', '17', '13', '21', '14', '8', '3', '9', '6', '16', '20', '25', '10', '4', '2', '1']",[],"['18', None]","['24', '5']"
430,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['12', '17', '13', '21', '14', '8', '3', '9', '6', '16', '20', '25', '10', '4', '2', '1']",[],"['18', '19']","['24', '5']"
431,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['12', '17', '13', '21', '14', '8', '3', '9', '6', '16', '20', '25', '10', '4', '2', '1', '18']",[],"[None, '19']","['24', '5']"
431,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['12', '17', '13', '21', '14', '8', '3', '9', '6', '16', '20', '25', '10', '4', '2', '1', '18', '19']",[],"[None, None]","['24', '5']"
431,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['17', '13', '21', '14', '8', '3', '9', '6', '16', '20', '25', '10', '4', '2', '1', '18', '19']",[],"['12', None]","['24', '5']"
431,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['13', '21', '14', '8', '3', '9', '6', '16', '20', '25', '10', '4', '2', '1', '18', '19']",[],"['12', '17']","['24', '5']"
432,12 finished all bursts,finished,12,CPU0,"['13', '21', '14', '8', '3', '9', '6', '16', '20', '25', '10', '4', '2', '1', '18', '19']",[],"[None, '17']","['24', '5']"
432,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['21', '14', '8', '3', '9', '6', '16', '20', '25', '10', '4', '2', '1', '18', '19']",[],"['13', '17']","['24', '5']"
433,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['21', '14', '8', '3', '9', '6', '16', '20', '25', '10', '4', '2', '1', '18', '19', '17']",[],"['13', None]","['24', '5']"
433,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['14', '8', '3', '9', '6', '16', '20', '25', '10', '4', '2', '1', '18', '19', '17']",[],"['13', '21']","['24', '5']"
434,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['14', '8', '3', '9', '6', '16', '20', '25', '10', '4', '2', '1', '18', '19', '17', '13']",[],"[None, '21']","['24', '5']"
434,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['8', '3', '9', '6', '16', '20', '25', '10', '4', '2', '1', '18', '19', '17', '13']",[],"['14', '21']","['24', '5']"
435,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['8', '3', '9', '6', '16', '20', '25', '10', '4', '2', '1', '18', '19', '17', '13', '21']",[],"['14', None]","['24', '5']"
435,24 finished I/O → ready queue,io_to_ready,24,IO0,"['8', '3', '9', '6', '16', '20', '25', '10', '4', '2', '1', '18', '19', '17', '13', '21', '24']",[],"['14', None]","[None, '5']"
435,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['3', '9', '6', '16', '20', '25', '10', '4', '2', '1', '18', '19', '17', '13', '21', '24']",[],"['14', '8']","[None, '5']"
436,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['3', '9', '6', '16', '20', '25', '10', '4', '2', '1', '18', '19', '17', '13', '21', '24', '14']",[],"[None, '8']","[None, '5']"
436,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['9', '6', '16', '20', '25', '10', '4', '2', '1', '18', '19', '17', '13', '21', '24', '14']",[],"['3', '8']","[None, '5']"
437,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['9', '6', '16', '20', '25', '10', '4', '2', '1', '18', '19', '17', '13', '21', '24', '14', '8']",[],"['3', None]","[None, '5']"
437,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['6', '16', '20', '25', '10', '4', '2', '1', '18', '19', '17', '13', '21', '24', '14', '8']",[],"['3', '9']","[None, '5']"
438,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['6', '16', '20', '25', '10', '4', '2', '1', '18', '19', '17', '13', '21', '24', '14', '8', '3']",[],"[None, '9']","[None, '5']"
438,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['16', '20', '25', '10', '4', '2', '1', '18', '19', '17', '13', '21', '24', '14', '8', '3']",[],"['6', '9']","[None, '5']"
439,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['16', '20', '25', '10', '4', '2', '1', '18', '19', '17', '13', '21', '24', '14', '8', '3', '9']",[],"['6', None]","[None, '5']"
439,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['20', '25', '10', '4', '2', '1', '18', '19', '17', '13', '21', '24', '14', '8', '3', '9']",[],"['6', '16']","[None, '5']"
440,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['20', '25', '10', '4', '2', '1', '18', '19', '17', '13', '21', '24', '14', '8', '3', '9', '6']",[],"[None, '16']","[None, '5']"
440,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['25', '10', '4', '2', '1', '18', '19', '17', '13', '21', '24', '14', '8', '3', '9', '6']",[],"['20', '16']","[None, '5']"
441,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['25', '10', '4', '2', '1', '18', '19', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16']",[],"['20', None]","[None, '5']"
441,5 finished I/O → ready queue,io_to_ready,5,IO1,"['25', '10', '4', '2', '1', '18', '19', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '5']",[],"['20', None]","[None, None]"
441,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['10', '4', '2', '1', '18', '19', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '5']",[],"['20', '25']","[None, None]"
442,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['10', '4', '2', '1', '18', '19', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '5', '20']",[],"[None, '25']","[None, None]"
442,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['4', '2', '1', '18', '19', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '5', '20']",[],"['10', '25']","[None, None]"
443,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['4', '2', '1', '18', '19', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '5', '20', '25']",[],"['10', None]","[None, None]"
443,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['2', '1', '18', '19', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '5', '20', '25']",[],"['10', '4']","[None, None]"
444,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['2', '1', '18', '19', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '5', '20', '25', '10']",[],"[None, '4']","[None, None]"
444,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['1', '18', '19', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '5', '20', '25', '10']",[],"['2', '4']","[None, None]"
445,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '18', '19', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '5', '20', '25', '10', '4']",[],"['2', None]","[None, None]"
445,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['18', '19', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '5', '20', '25', '10', '4']",[],"['2', '1']","[None, None]"
446,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['18', '19', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '5', '20', '25', '10', '4', '2']",[],"[None, '1']","[None, None]"
446,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['19', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '5', '20', '25', '10', '4', '2']",[],"['18', '1']","[None, None]"
447,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['19', '17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '5', '20', '25', '10', '4', '2', '1']",[],"['18', None]","[None, None]"
447,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '5', '20', '25', '10', '4', '2', '1']",[],"['18', '19']","[None, None]"
448,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['17', '13', '21', '24', '14', '8', '3', '9', '6', '16', '5', '20', '25', '10', '4', '2', '1', '18']",[],"[None, '19']","[None, None]"
448,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['13', '21', '24', '14', '8', '3', '9', '6', '16', '5', '20', '25', '10', '4', '2', '1', '18']",[],"['17', '19']","[None, None]"
449,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['13', '21', '24', '14', '8', '3', '9', '6', '16', '5', '20', '25', '10', '4', '2', '1', '18']",['17'],"[None, '19']","[None, None]"
449,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['13', '21', '24', '14', '8', '3', '9', '6', '16', '5', '20', '25', '10', '4', '2', '1', '18', '19']",['17'],"[None, None]","[None, None]"
449,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['21', '24', '14', '8', '3', '9', '6', '16', '5', '20', '25', '10', '4', '2', '1', '18', '19']",['17'],"['13', None]","[None, None]"
449,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['24', '14', '8', '3', '9', '6', '16', '5', '20', '25', '10', '4', '2', '1', '18', '19']",['17'],"['13', '21']","[None, None]"
449,17 dispatched to IO0,dispatch_io,17,IO0,"['24', '14', '8', '3', '9', '6', '16', '5', '20', '25', '10', '4', '2', '1', '18', '19']",[],"['13', '21']","['17', None]"
450,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['24', '14', '8', '3', '9', '6', '16', '5', '20', '25', '10', '4', '2', '1', '18', '19', '13']",[],"[None, '21']","['17', None]"
450,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['14', '8', '3', '9', '6', '16', '5', '20', '25', '10', '4', '2', '1', '18', '19', '13']",[],"['24', '21']","['17', None]"
451,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['14', '8', '3', '9', '6', '16', '5', '20', '25', '10', '4', '2', '1', '18', '19', '13', '21']",[],"['24', None]","['17', None]"
451,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['8', '3', '9', '6', '16', '5', '20', '25', '10', '4', '2', '1', '18', '19', '13', '21']",[],"['24', '14']","['17', None]"
452,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['8', '3', '9', '6', '16', '5', '20', '25', '10', '4', '2', '1', '18', '19', '13', '21', '24']",[],"[None, '14']","['17', None]"
452,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '9', '6', '16', '5', '20', '25', '10', '4', '2', '1', '18', '19', '13', '21', '24']",[],"['8', '14']","['17', None]"
453,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['3', '9', '6', '16', '5', '20', '25', '10', '4', '2', '1', '18', '19', '13', '21', '24', '14']",[],"['8', None]","['17', None]"
453,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['9', '6', '16', '5', '20', '25', '10', '4', '2', '1', '18', '19', '13', '21', '24', '14']",[],"['8', '3']","['17', None]"
454,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['9', '6', '16', '5', '20', '25', '10', '4', '2', '1', '18', '19', '13', '21', '24', '14', '8']",[],"[None, '3']","['17', None]"
454,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['6', '16', '5', '20', '25', '10', '4', '2', '1', '18', '19', '13', '21', '24', '14', '8']",[],"['9', '3']","['17', None]"
455,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['6', '16', '5', '20', '25', '10', '4', '2', '1', '18', '19', '13', '21', '24', '14', '8', '9']",[],"[None, '3']","['17', None]"
455,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['6', '16', '5', '20', '25', '10', '4', '2', '1', '18', '19', '13', '21', '24', '14', '8', '9', '3']",[],"[None, None]","['17', None]"
455,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['16', '5', '20', '25', '10', '4', '2', '1', '18', '19', '13', '21', '24', '14', '8', '9', '3']",[],"['6', None]","['17', None]"
455,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['5', '20', '25', '10', '4', '2', '1', '18', '19', '13', '21', '24', '14', '8', '9', '3']",[],"['6', '16']","['17', None]"
456,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['5', '20', '25', '10', '4', '2', '1', '18', '19', '13', '21', '24', '14', '8', '9', '3', '16']",[],"['6', None]","['17', None]"
456,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['20', '25', '10', '4', '2', '1', '18', '19', '13', '21', '24', '14', '8', '9', '3', '16']",[],"['6', '5']","['17', None]"
457,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['20', '25', '10', '4', '2', '1', '18', '19', '13', '21', '24', '14', '8', '9', '3', '16', '6']",[],"[None, '5']","['17', None]"
457,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['25', '10', '4', '2', '1', '18', '19', '13', '21', '24', '14', '8', '9', '3', '16', '6']",[],"['20', '5']","['17', None]"
458,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['25', '10', '4', '2', '1', '18', '19', '13', '21', '24', '14', '8', '9', '3', '16', '6', '5']",[],"['20', None]","['17', None]"
458,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['10', '4', '2', '1', '18', '19', '13', '21', '24', '14', '8', '9', '3', '16', '6', '5']",[],"['20', '25']","['17', None]"
459,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['10', '4', '2', '1', '18', '19', '13', '21', '24', '14', '8', '9', '3', '16', '6', '5', '20']",[],"[None, '25']","['17', None]"
459,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['4', '2', '1', '18', '19', '13', '21', '24', '14', '8', '9', '3', '16', '6', '5', '20']",[],"['10', '25']","['17', None]"
460,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['4', '2', '1', '18', '19', '13', '21', '24', '14', '8', '9', '3', '16', '6', '5', '20', '25']",[],"['10', None]","['17', None]"
460,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['2', '1', '18', '19', '13', '21', '24', '14', '8', '9', '3', '16', '6', '5', '20', '25']",[],"['10', '4']","['17', None]"
461,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['2', '1', '18', '19', '13', '21', '24', '14', '8', '9', '3', '16', '6', '5', '20', '25', '10']",[],"[None, '4']","['17', None]"
461,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['1', '18', '19', '13', '21', '24', '14', '8', '9', '3', '16', '6', '5', '20', '25', '10']",[],"['2', '4']","['17', None]"
462,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '18', '19', '13', '21', '24', '14', '8', '9', '3', '16', '6', '5', '20', '25', '10', '4']",[],"['2', None]","['17', None]"
462,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['18', '19', '13', '21', '24', '14', '8', '9', '3', '16', '6', '5', '20', '25', '10', '4']",[],"['2', '1']","['17', None]"
463,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['18', '19', '13', '21', '24', '14', '8', '9', '3', '16', '6', '5', '20', '25', '10', '4', '2']",[],"[None, '1']","['17', None]"
463,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['19', '13', '21', '24', '14', '8', '9', '3', '16', '6', '5', '20', '25', '10', '4', '2']",[],"['18', '1']","['17', None]"
464,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['19', '13', '21', '24', '14', '8', '9', '3', '16', '6', '5', '20', '25', '10', '4', '2', '1']",[],"['18', None]","['17', None]"
464,17 finished I/O → ready queue,io_to_ready,17,IO0,"['19', '13', '21', '24', '14', '8', '9', '3', '16', '6', '5', '20', '25', '10', '4', '2', '1', '17']",[],"['18', None]","[None, None]"
464,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['13', '21', '24', '14', '8', '9', '3', '16', '6', '5', '20', '25', '10', '4', '2', '1', '17']",[],"['18', '19']","[None, None]"
465,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['13', '21', '24', '14', '8', '9', '3', '16', '6', '5', '20', '25', '10', '4', '2', '1', '17', '18']",[],"[None, '19']","[None, None]"
465,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['21', '24', '14', '8', '9', '3', '16', '6', '5', '20', '25', '10', '4', '2', '1', '17', '18']",[],"['13', '19']","[None, None]"
466,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['21', '24', '14', '8', '9', '3', '16', '6', '5', '20', '25', '10', '4', '2', '1', '17', '18', '19']",[],"['13', None]","[None, None]"
466,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['24', '14', '8', '9', '3', '16', '6', '5', '20', '25', '10', '4', '2', '1', '17', '18', '19']",[],"['13', '21']","[None, None]"
467,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['24', '14', '8', '9', '3', '16', '6', '5', '20', '25', '10', '4', '2', '1', '17', '18', '19', '13']",[],"[None, '21']","[None, None]"
467,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['14', '8', '9', '3', '16', '6', '5', '20', '25', '10', '4', '2', '1', '17', '18', '19', '13']",[],"['24', '21']","[None, None]"
468,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['14', '8', '9', '3', '16', '6', '5', '20', '25', '10', '4', '2', '1', '17', '18', '19', '13', '21']",[],"['24', None]","[None, None]"
468,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['8', '9', '3', '16', '6', '5', '20', '25', '10', '4', '2', '1', '17', '18', '19', '13', '21']",[],"['24', '14']","[None, None]"
469,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['8', '9', '3', '16', '6', '5', '20', '25', '10', '4', '2', '1', '17', '18', '19', '13', '21', '24']",[],"[None, '14']","[None, None]"
469,14 finished all bursts,finished,14,CPU1,"['8', '9', '3', '16', '6', '5', '20', '25', '10', '4', '2', '1', '17', '18', '19', '13', '21', '24']",[],"[None, None]","[None, None]"
469,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '3', '16', '6', '5', '20', '25', '10', '4', '2', '1', '17', '18', '19', '13', '21', '24']",[],"['8', None]","[None, None]"
469,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['3', '16', '6', '5', '20', '25', '10', '4', '2', '1', '17', '18', '19', '13', '21', '24']",[],"['8', '9']","[None, None]"
471,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['3', '16', '6', '5', '20', '25', '10', '4', '2', '1', '17', '18', '19', '13', '21', '24', '8']",[],"[None, '9']","[None, None]"
471,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['3', '16', '6', '5', '20', '25', '10', '4', '2', '1', '17', '18', '19', '13', '21', '24', '8', '9']",[],"[None, None]","[None, None]"
471,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['16', '6', '5', '20', '25', '10', '4', '2', '1', '17', '18', '19', '13', '21', '24', '8', '9']",[],"['3', None]","[None, None]"
471,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['6', '5', '20', '25', '10', '4', '2', '1', '17', '18', '19', '13', '21', '24', '8', '9']",[],"['3', '16']","[None, None]"
473,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['6', '5', '20', '25', '10', '4', '2', '1', '17', '18', '19', '13', '21', '24', '8', '9', '3']",[],"[None, '16']","[None, None]"
473,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['6', '5', '20', '25', '10', '4', '2', '1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16']",[],"[None, None]","[None, None]"
473,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '20', '25', '10', '4', '2', '1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16']",[],"['6', None]","[None, None]"
473,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['20', '25', '10', '4', '2', '1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16']",[],"['6', '5']","[None, None]"
475,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['20', '25', '10', '4', '2', '1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16', '6']",[],"[None, '5']","[None, None]"
475,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['20', '25', '10', '4', '2', '1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16', '6', '5']",[],"[None, None]","[None, None]"
475,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['25', '10', '4', '2', '1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16', '6', '5']",[],"['20', None]","[None, None]"
475,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['10', '4', '2', '1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16', '6', '5']",[],"['20', '25']","[None, None]"
477,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['10', '4', '2', '1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16', '6', '5', '20']",[],"[None, '25']","[None, None]"
477,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['10', '4', '2', '1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16', '6', '5', '20', '25']",[],"[None, None]","[None, None]"
477,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['4', '2', '1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16', '6', '5', '20', '25']",[],"['10', None]","[None, None]"
477,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['2', '1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16', '6', '5', '20', '25']",[],"['10', '4']","[None, None]"
479,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['2', '1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16', '6', '5', '20', '25', '10']",[],"[None, '4']","[None, None]"
479,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['2', '1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16', '6', '5', '20', '25', '10']",['4'],"[None, None]","[None, None]"
479,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16', '6', '5', '20', '25', '10']",['4'],"['2', None]","[None, None]"
479,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['17', '18', '19', '13', '21', '24', '8', '9', '3', '16', '6', '5', '20', '25', '10']",['4'],"['2', '1']","[None, None]"
479,4 dispatched to IO0,dispatch_io,4,IO0,"['17', '18', '19', '13', '21', '24', '8', '9', '3', '16', '6', '5', '20', '25', '10']",[],"['2', '1']","['4', None]"
481,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['17', '18', '19', '13', '21', '24', '8', '9', '3', '16', '6', '5', '20', '25', '10', '2']",[],"[None, '1']","['4', None]"
481,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['17', '18', '19', '13', '21', '24', '8', '9', '3', '16', '6', '5', '20', '25', '10', '2', '1']",[],"[None, None]","['4', None]"
481,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['18', '19', '13', '21', '24', '8', '9', '3', '16', '6', '5', '20', '25', '10', '2', '1']",[],"['17', None]","['4', None]"
481,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['19', '13', '21', '24', '8', '9', '3', '16', '6', '5', '20', '25', '10', '2', '1']",[],"['17', '18']","['4', None]"
483,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['19', '13', '21', '24', '8', '9', '3', '16', '6', '5', '20', '25', '10', '2', '1', '17']",[],"[None, '18']","['4', None]"
483,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['19', '13', '21', '24', '8', '9', '3', '16', '6', '5', '20', '25', '10', '2', '1', '17', '18']",[],"[None, None]","['4', None]"
483,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['13', '21', '24', '8', '9', '3', '16', '6', '5', '20', '25', '10', '2', '1', '17', '18']",[],"['19', None]","['4', None]"
483,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['21', '24', '8', '9', '3', '16', '6', '5', '20', '25', '10', '2', '1', '17', '18']",[],"['19', '13']","['4', None]"
485,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['21', '24', '8', '9', '3', '16', '6', '5', '20', '25', '10', '2', '1', '17', '18', '19']",[],"[None, '13']","['4', None]"
485,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['21', '24', '8', '9', '3', '16', '6', '5', '20', '25', '10', '2', '1', '17', '18', '19', '13']",[],"[None, None]","['4', None]"
485,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['24', '8', '9', '3', '16', '6', '5', '20', '25', '10', '2', '1', '17', '18', '19', '13']",[],"['21', None]","['4', None]"
485,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['8', '9', '3', '16', '6', '5', '20', '25', '10', '2', '1', '17', '18', '19', '13']",[],"['21', '24']","['4', None]"
487,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['8', '9', '3', '16', '6', '5', '20', '25', '10', '2', '1', '17', '18', '19', '13', '21']",[],"[None, '24']","['4', None]"
487,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['8', '9', '3', '16', '6', '5', '20', '25', '10', '2', '1', '17', '18', '19', '13', '21', '24']",[],"[None, None]","['4', None]"
487,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '3', '16', '6', '5', '20', '25', '10', '2', '1', '17', '18', '19', '13', '21', '24']",[],"['8', None]","['4', None]"
487,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['3', '16', '6', '5', '20', '25', '10', '2', '1', '17', '18', '19', '13', '21', '24']",[],"['8', '9']","['4', None]"
489,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['3', '16', '6', '5', '20', '25', '10', '2', '1', '17', '18', '19', '13', '21', '24', '8']",[],"[None, '9']","['4', None]"
489,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['3', '16', '6', '5', '20', '25', '10', '2', '1', '17', '18', '19', '13', '21', '24', '8', '9']",[],"[None, None]","['4', None]"
489,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['16', '6', '5', '20', '25', '10', '2', '1', '17', '18', '19', '13', '21', '24', '8', '9']",[],"['3', None]","['4', None]"
489,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['6', '5', '20', '25', '10', '2', '1', '17', '18', '19', '13', '21', '24', '8', '9']",[],"['3', '16']","['4', None]"
491,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['6', '5', '20', '25', '10', '2', '1', '17', '18', '19', '13', '21', '24', '8', '9', '3']",[],"[None, '16']","['4', None]"
491,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['6', '5', '20', '25', '10', '2', '1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16']",[],"[None, None]","['4', None]"
491,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '20', '25', '10', '2', '1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16']",[],"['6', None]","['4', None]"
491,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['20', '25', '10', '2', '1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16']",[],"['6', '5']","['4', None]"
492,5 finished all bursts,finished,5,CPU1,"['20', '25', '10', '2', '1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16']",[],"['6', None]","['4', None]"
492,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['25', '10', '2', '1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16']",[],"['6', '20']","['4', None]"
493,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['25', '10', '2', '1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16', '6']",[],"[None, '20']","['4', None]"
493,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['10', '2', '1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16', '6']",[],"['25', '20']","['4', None]"
494,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['10', '2', '1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16', '6']",['25'],"[None, '20']","['4', None]"
494,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['10', '2', '1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16', '6', '20']",['25'],"[None, None]","['4', None]"
494,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['2', '1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16', '6', '20']",['25'],"['10', None]","['4', None]"
494,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16', '6', '20']",['25'],"['10', '2']","['4', None]"
494,25 dispatched to IO1,dispatch_io,25,IO1,"['1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16', '6', '20']",[],"['10', '2']","['4', '25']"
495,4 finished I/O → ready queue,io_to_ready,4,IO0,"['1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16', '6', '20', '4']",[],"['10', '2']","[None, '25']"
496,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16', '6', '20', '4', '10']",[],"[None, '2']","[None, '25']"
496,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['1', '17', '18', '19', '13', '21', '24', '8', '9', '3', '16', '6', '20', '4', '10']",['2'],"[None, None]","[None, '25']"
496,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['17', '18', '19', '13', '21', '24', '8', '9', '3', '16', '6', '20', '4', '10']",['2'],"['1', None]","[None, '25']"
496,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['18', '19', '13', '21', '24', '8', '9', '3', '16', '6', '20', '4', '10']",['2'],"['1', '17']","[None, '25']"
496,2 dispatched to IO0,dispatch_io,2,IO0,"['18', '19', '13', '21', '24', '8', '9', '3', '16', '6', '20', '4', '10']",[],"['1', '17']","['2', '25']"
498,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['18', '19', '13', '21', '24', '8', '9', '3', '16', '6', '20', '4', '10', '1']",[],"[None, '17']","['2', '25']"
498,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['18', '19', '13', '21', '24', '8', '9', '3', '16', '6', '20', '4', '10', '1']",['17'],"[None, None]","['2', '25']"
498,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['19', '13', '21', '24', '8', '9', '3', '16', '6', '20', '4', '10', '1']",['17'],"['18', None]","['2', '25']"
498,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['13', '21', '24', '8', '9', '3', '16', '6', '20', '4', '10', '1']",['17'],"['18', '19']","['2', '25']"
500,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['13', '21', '24', '8', '9', '3', '16', '6', '20', '4', '10', '1', '18']",['17'],"[None, '19']","['2', '25']"
500,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['13', '21', '24', '8', '9', '3', '16', '6', '20', '4', '10', '1', '18', '19']",['17'],"[None, None]","['2', '25']"
500,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['21', '24', '8', '9', '3', '16', '6', '20', '4', '10', '1', '18', '19']",['17'],"['13', None]","['2', '25']"
500,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['24', '8', '9', '3', '16', '6', '20', '4', '10', '1', '18', '19']",['17'],"['13', '21']","['2', '25']"
502,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['24', '8', '9', '3', '16', '6', '20', '4', '10', '1', '18', '19', '13']",['17'],"[None, '21']","['2', '25']"
502,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['24', '8', '9', '3', '16', '6', '20', '4', '10', '1', '18', '19', '13', '21']",['17'],"[None, None]","['2', '25']"
502,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['8', '9', '3', '16', '6', '20', '4', '10', '1', '18', '19', '13', '21']",['17'],"['24', None]","['2', '25']"
502,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['9', '3', '16', '6', '20', '4', '10', '1', '18', '19', '13', '21']",['17'],"['24', '8']","['2', '25']"
504,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['9', '3', '16', '6', '20', '4', '10', '1', '18', '19', '13', '21', '24']",['17'],"[None, '8']","['2', '25']"
504,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['9', '3', '16', '6', '20', '4', '10', '1', '18', '19', '13', '21', '24', '8']",['17'],"[None, None]","['2', '25']"
504,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['3', '16', '6', '20', '4', '10', '1', '18', '19', '13', '21', '24', '8']",['17'],"['9', None]","['2', '25']"
504,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['16', '6', '20', '4', '10', '1', '18', '19', '13', '21', '24', '8']",['17'],"['9', '3']","['2', '25']"
505,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['16', '6', '20', '4', '10', '1', '18', '19', '13', '21', '24', '8']","['17', '9']","[None, '3']","['2', '25']"
505,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['6', '20', '4', '10', '1', '18', '19', '13', '21', '24', '8']","['17', '9']","['16', '3']","['2', '25']"
506,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['6', '20', '4', '10', '1', '18', '19', '13', '21', '24', '8', '3']","['17', '9']","['16', None]","['2', '25']"
506,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['20', '4', '10', '1', '18', '19', '13', '21', '24', '8', '3']","['17', '9']","['16', '6']","['2', '25']"
507,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['20', '4', '10', '1', '18', '19', '13', '21', '24', '8', '3', '16']","['17', '9']","[None, '6']","['2', '25']"
507,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['4', '10', '1', '18', '19', '13', '21', '24', '8', '3', '16']","['17', '9']","['20', '6']","['2', '25']"
508,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['4', '10', '1', '18', '19', '13', '21', '24', '8', '3', '16', '6']","['17', '9']","['20', None]","['2', '25']"
508,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['10', '1', '18', '19', '13', '21', '24', '8', '3', '16', '6']","['17', '9']","['20', '4']","['2', '25']"
509,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['10', '1', '18', '19', '13', '21', '24', '8', '3', '16', '6', '20']","['17', '9']","[None, '4']","['2', '25']"
509,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['1', '18', '19', '13', '21', '24', '8', '3', '16', '6', '20']","['17', '9']","['10', '4']","['2', '25']"
510,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '18', '19', '13', '21', '24', '8', '3', '16', '6', '20', '4']","['17', '9']","['10', None]","['2', '25']"
510,25 finished I/O → ready queue,io_to_ready,25,IO1,"['1', '18', '19', '13', '21', '24', '8', '3', '16', '6', '20', '4', '25']","['17', '9']","['10', None]","['2', None]"
510,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['18', '19', '13', '21', '24', '8', '3', '16', '6', '20', '4', '25']","['17', '9']","['10', '1']","['2', None]"
510,17 dispatched to IO1,dispatch_io,17,IO1,"['18', '19', '13', '21', '24', '8', '3', '16', '6', '20', '4', '25']",['9'],"['10', '1']","['2', '17']"
511,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['18', '19', '13', '21', '24', '8', '3', '16', '6', '20', '4', '25', '10']",['9'],"[None, '1']","['2', '17']"
511,2 finished I/O → ready queue,io_to_ready,2,IO0,"['18', '19', '13', '21', '24', '8', '3', '16', '6', '20', '4', '25', '10', '2']",['9'],"[None, '1']","[None, '17']"
511,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['19', '13', '21', '24', '8', '3', '16', '6', '20', '4', '25', '10', '2']",['9'],"['18', '1']","[None, '17']"
511,9 dispatched to IO0,dispatch_io,9,IO0,"['19', '13', '21', '24', '8', '3', '16', '6', '20', '4', '25', '10', '2']",[],"['18', '1']","['9', '17']"
512,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['19', '13', '21', '24', '8', '3', '16', '6', '20', '4', '25', '10', '2', '1']",[],"['18', None]","['9', '17']"
512,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['13', '21', '24', '8', '3', '16', '6', '20', '4', '25', '10', '2', '1']",[],"['18', '19']","['9', '17']"
513,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['13', '21', '24', '8', '3', '16', '6', '20', '4', '25', '10', '2', '1']",['18'],"[None, '19']","['9', '17']"
513,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['21', '24', '8', '3', '16', '6', '20', '4', '25', '10', '2', '1']",['18'],"['13', '19']","['9', '17']"
514,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['21', '24', '8', '3', '16', '6', '20', '4', '25', '10', '2', '1', '19']",['18'],"['13', None]","['9', '17']"
514,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['24', '8', '3', '16', '6', '20', '4', '25', '10', '2', '1', '19']",['18'],"['13', '21']","['9', '17']"
515,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['24', '8', '3', '16', '6', '20', '4', '25', '10', '2', '1', '19', '13']",['18'],"[None, '21']","['9', '17']"
515,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['8', '3', '16', '6', '20', '4', '25', '10', '2', '1', '19', '13']",['18'],"['24', '21']","['9', '17']"
516,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['8', '3', '16', '6', '20', '4', '25', '10', '2', '1', '19', '13', '21']",['18'],"['24', None]","['9', '17']"
516,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['3', '16', '6', '20', '4', '25', '10', '2', '1', '19', '13', '21']",['18'],"['24', '8']","['9', '17']"
517,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['3', '16', '6', '20', '4', '25', '10', '2', '1', '19', '13', '21', '24']",['18'],"[None, '8']","['9', '17']"
517,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['16', '6', '20', '4', '25', '10', '2', '1', '19', '13', '21', '24']",['18'],"['3', '8']","['9', '17']"
518,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['16', '6', '20', '4', '25', '10', '2', '1', '19', '13', '21', '24']","['18', '8']","['3', None]","['9', '17']"
518,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['6', '20', '4', '25', '10', '2', '1', '19', '13', '21', '24']","['18', '8']","['3', '16']","['9', '17']"
519,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['6', '20', '4', '25', '10', '2', '1', '19', '13', '21', '24', '3']","['18', '8']","[None, '16']","['9', '17']"
519,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['20', '4', '25', '10', '2', '1', '19', '13', '21', '24', '3']","['18', '8']","['6', '16']","['9', '17']"
520,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['20', '4', '25', '10', '2', '1', '19', '13', '21', '24', '3', '16']","['18', '8']","['6', None]","['9', '17']"
520,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['4', '25', '10', '2', '1', '19', '13', '21', '24', '3', '16']","['18', '8']","['6', '20']","['9', '17']"
521,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['4', '25', '10', '2', '1', '19', '13', '21', '24', '3', '16', '6']","['18', '8']","[None, '20']","['9', '17']"
521,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['25', '10', '2', '1', '19', '13', '21', '24', '3', '16', '6']","['18', '8']","['4', '20']","['9', '17']"
522,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['25', '10', '2', '1', '19', '13', '21', '24', '3', '16', '6', '20']","['18', '8']","['4', None]","['9', '17']"
522,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['10', '2', '1', '19', '13', '21', '24', '3', '16', '6', '20']","['18', '8']","['4', '25']","['9', '17']"
523,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['10', '2', '1', '19', '13', '21', '24', '3', '16', '6', '20', '4']","['18', '8']","[None, '25']","['9', '17']"
523,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['2', '1', '19', '13', '21', '24', '3', '16', '6', '20', '4']","['18', '8']","['10', '25']","['9', '17']"
524,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['2', '1', '19', '13', '21', '24', '3', '16', '6', '20', '4', '25']","['18', '8']","['10', None]","['9', '17']"
524,17 finished I/O → ready queue,io_to_ready,17,IO1,"['2', '1', '19', '13', '21', '24', '3', '16', '6', '20', '4', '25', '17']","['18', '8']","['10', None]","['9', None]"
524,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['1', '19', '13', '21', '24', '3', '16', '6', '20', '4', '25', '17']","['18', '8']","['10', '2']","['9', None]"
524,18 dispatched to IO1,dispatch_io,18,IO1,"['1', '19', '13', '21', '24', '3', '16', '6', '20', '4', '25', '17']",['8'],"['10', '2']","['9', '18']"
525,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['1', '19', '13', '21', '24', '3', '16', '6', '20', '4', '25', '17', '10']",['8'],"[None, '2']","['9', '18']"
525,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['19', '13', '21', '24', '3', '16', '6', '20', '4', '25', '17', '10']",['8'],"['1', '2']","['9', '18']"
526,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['19', '13', '21', '24', '3', '16', '6', '20', '4', '25', '17', '10']","['8', '2']","['1', None]","['9', '18']"
526,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['13', '21', '24', '3', '16', '6', '20', '4', '25', '17', '10']","['8', '2']","['1', '19']","['9', '18']"
527,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['13', '21', '24', '3', '16', '6', '20', '4', '25', '17', '10', '1']","['8', '2']","[None, '19']","['9', '18']"
527,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['21', '24', '3', '16', '6', '20', '4', '25', '17', '10', '1']","['8', '2']","['13', '19']","['9', '18']"
528,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['21', '24', '3', '16', '6', '20', '4', '25', '17', '10', '1', '19']","['8', '2']","['13', None]","['9', '18']"
528,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['24', '3', '16', '6', '20', '4', '25', '17', '10', '1', '19']","['8', '2']","['13', '21']","['9', '18']"
529,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['24', '3', '16', '6', '20', '4', '25', '17', '10', '1', '19', '13']","['8', '2']","[None, '21']","['9', '18']"
529,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['3', '16', '6', '20', '4', '25', '17', '10', '1', '19', '13']","['8', '2']","['24', '21']","['9', '18']"
530,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['3', '16', '6', '20', '4', '25', '17', '10', '1', '19', '13', '21']","['8', '2']","['24', None]","['9', '18']"
530,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['16', '6', '20', '4', '25', '17', '10', '1', '19', '13', '21']","['8', '2']","['24', '3']","['9', '18']"
531,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['16', '6', '20', '4', '25', '17', '10', '1', '19', '13', '21', '24']","['8', '2']","[None, '3']","['9', '18']"
531,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['16', '6', '20', '4', '25', '17', '10', '1', '19', '13', '21', '24']","['8', '2', '3']","[None, None]","['9', '18']"
531,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['6', '20', '4', '25', '17', '10', '1', '19', '13', '21', '24']","['8', '2', '3']","['16', None]","['9', '18']"
531,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['20', '4', '25', '17', '10', '1', '19', '13', '21', '24']","['8', '2', '3']","['16', '6']","['9', '18']"
532,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['20', '4', '25', '17', '10', '1', '19', '13', '21', '24', '16']","['8', '2', '3']","[None, '6']","['9', '18']"
532,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['4', '25', '17', '10', '1', '19', '13', '21', '24', '16']","['8', '2', '3']","['20', '6']","['9', '18']"
533,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['4', '25', '17', '10', '1', '19', '13', '21', '24', '16', '6']","['8', '2', '3']","['20', None]","['9', '18']"
533,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['25', '17', '10', '1', '19', '13', '21', '24', '16', '6']","['8', '2', '3']","['20', '4']","['9', '18']"
534,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['25', '17', '10', '1', '19', '13', '21', '24', '16', '6', '20']","['8', '2', '3']","[None, '4']","['9', '18']"
534,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['17', '10', '1', '19', '13', '21', '24', '16', '6', '20']","['8', '2', '3']","['25', '4']","['9', '18']"
535,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['17', '10', '1', '19', '13', '21', '24', '16', '6', '20', '4']","['8', '2', '3']","['25', None]","['9', '18']"
535,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['10', '1', '19', '13', '21', '24', '16', '6', '20', '4']","['8', '2', '3']","['25', '17']","['9', '18']"
536,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['10', '1', '19', '13', '21', '24', '16', '6', '20', '4', '25']","['8', '2', '3']","[None, '17']","['9', '18']"
536,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['1', '19', '13', '21', '24', '16', '6', '20', '4', '25']","['8', '2', '3']","['10', '17']","['9', '18']"
537,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['1', '19', '13', '21', '24', '16', '6', '20', '4', '25', '17']","['8', '2', '3']","['10', None]","['9', '18']"
537,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['19', '13', '21', '24', '16', '6', '20', '4', '25', '17']","['8', '2', '3']","['10', '1']","['9', '18']"
538,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['19', '13', '21', '24', '16', '6', '20', '4', '25', '17', '10']","['8', '2', '3']","[None, '1']","['9', '18']"
538,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['13', '21', '24', '16', '6', '20', '4', '25', '17', '10']","['8', '2', '3']","['19', '1']","['9', '18']"
539,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['13', '21', '24', '16', '6', '20', '4', '25', '17', '10', '1']","['8', '2', '3']","['19', None]","['9', '18']"
539,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['21', '24', '16', '6', '20', '4', '25', '17', '10', '1']","['8', '2', '3']","['19', '13']","['9', '18']"
540,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['21', '24', '16', '6', '20', '4', '25', '17', '10', '1', '19']","['8', '2', '3']","[None, '13']","['9', '18']"
540,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['24', '16', '6', '20', '4', '25', '17', '10', '1', '19']","['8', '2', '3']","['21', '13']","['9', '18']"
541,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['24', '16', '6', '20', '4', '25', '17', '10', '1', '19', '13']","['8', '2', '3']","['21', None]","['9', '18']"
541,9 finished I/O → ready queue,io_to_ready,9,IO0,"['24', '16', '6', '20', '4', '25', '17', '10', '1', '19', '13', '9']","['8', '2', '3']","['21', None]","[None, '18']"
541,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['16', '6', '20', '4', '25', '17', '10', '1', '19', '13', '9']","['8', '2', '3']","['21', '24']","[None, '18']"
541,8 dispatched to IO0,dispatch_io,8,IO0,"['16', '6', '20', '4', '25', '17', '10', '1', '19', '13', '9']","['2', '3']","['21', '24']","['8', '18']"
542,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['16', '6', '20', '4', '25', '17', '10', '1', '19', '13', '9', '21']","['2', '3']","[None, '24']","['8', '18']"
542,18 finished I/O → ready queue,io_to_ready,18,IO1,"['16', '6', '20', '4', '25', '17', '10', '1', '19', '13', '9', '21', '18']","['2', '3']","[None, '24']","['8', None]"
542,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['6', '20', '4', '25', '17', '10', '1', '19', '13', '9', '21', '18']","['2', '3']","['16', '24']","['8', None]"
542,2 dispatched to IO1,dispatch_io,2,IO1,"['6', '20', '4', '25', '17', '10', '1', '19', '13', '9', '21', '18']",['3'],"['16', '24']","['8', '2']"
543,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['6', '20', '4', '25', '17', '10', '1', '19', '13', '9', '21', '18', '24']",['3'],"['16', None]","['8', '2']"
543,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['20', '4', '25', '17', '10', '1', '19', '13', '9', '21', '18', '24']",['3'],"['16', '6']","['8', '2']"
544,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['20', '4', '25', '17', '10', '1', '19', '13', '9', '21', '18', '24', '16']",['3'],"[None, '6']","['8', '2']"
544,6 finished all bursts,finished,6,CPU1,"['20', '4', '25', '17', '10', '1', '19', '13', '9', '21', '18', '24', '16']",['3'],"[None, None]","['8', '2']"
544,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['4', '25', '17', '10', '1', '19', '13', '9', '21', '18', '24', '16']",['3'],"['20', None]","['8', '2']"
544,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['25', '17', '10', '1', '19', '13', '9', '21', '18', '24', '16']",['3'],"['20', '4']","['8', '2']"
545,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['25', '17', '10', '1', '19', '13', '9', '21', '18', '24', '16']","['3', '4']","['20', None]","['8', '2']"
545,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['17', '10', '1', '19', '13', '9', '21', '18', '24', '16']","['3', '4']","['20', '25']","['8', '2']"
546,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['17', '10', '1', '19', '13', '9', '21', '18', '24', '16', '20']","['3', '4']","[None, '25']","['8', '2']"
546,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['10', '1', '19', '13', '9', '21', '18', '24', '16', '20']","['3', '4']","['17', '25']","['8', '2']"
547,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['10', '1', '19', '13', '9', '21', '18', '24', '16', '20', '25']","['3', '4']","['17', None]","['8', '2']"
547,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['1', '19', '13', '9', '21', '18', '24', '16', '20', '25']","['3', '4']","['17', '10']","['8', '2']"
548,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['1', '19', '13', '9', '21', '18', '24', '16', '20', '25', '17']","['3', '4']","[None, '10']","['8', '2']"
548,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['1', '19', '13', '9', '21', '18', '24', '16', '20', '25', '17', '10']","['3', '4']","[None, None]","['8', '2']"
548,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['19', '13', '9', '21', '18', '24', '16', '20', '25', '17', '10']","['3', '4']","['1', None]","['8', '2']"
548,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['13', '9', '21', '18', '24', '16', '20', '25', '17', '10']","['3', '4']","['1', '19']","['8', '2']"
550,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['13', '9', '21', '18', '24', '16', '20', '25', '17', '10', '1']","['3', '4']","[None, '19']","['8', '2']"
550,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['13', '9', '21', '18', '24', '16', '20', '25', '17', '10', '1', '19']","['3', '4']","[None, None]","['8', '2']"
550,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['9', '21', '18', '24', '16', '20', '25', '17', '10', '1', '19']","['3', '4']","['13', None]","['8', '2']"
550,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['21', '18', '24', '16', '20', '25', '17', '10', '1', '19']","['3', '4']","['13', '9']","['8', '2']"
551,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['21', '18', '24', '16', '20', '25', '17', '10', '1', '19']","['3', '4', '13']","[None, '9']","['8', '2']"
551,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['18', '24', '16', '20', '25', '17', '10', '1', '19']","['3', '4', '13']","['21', '9']","['8', '2']"
552,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['18', '24', '16', '20', '25', '17', '10', '1', '19', '9']","['3', '4', '13']","['21', None]","['8', '2']"
552,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['24', '16', '20', '25', '17', '10', '1', '19', '9']","['3', '4', '13']","['21', '18']","['8', '2']"
553,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['24', '16', '20', '25', '17', '10', '1', '19', '9']","['3', '4', '13', '21']","[None, '18']","['8', '2']"
553,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['16', '20', '25', '17', '10', '1', '19', '9']","['3', '4', '13', '21']","['24', '18']","['8', '2']"
554,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['16', '20', '25', '17', '10', '1', '19', '9', '18']","['3', '4', '13', '21']","['24', None]","['8', '2']"
554,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['20', '25', '17', '10', '1', '19', '9', '18']","['3', '4', '13', '21']","['24', '16']","['8', '2']"
555,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['20', '25', '17', '10', '1', '19', '9', '18', '24']","['3', '4', '13', '21']","[None, '16']","['8', '2']"
555,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['25', '17', '10', '1', '19', '9', '18', '24']","['3', '4', '13', '21']","['20', '16']","['8', '2']"
556,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['25', '17', '10', '1', '19', '9', '18', '24', '16']","['3', '4', '13', '21']","['20', None]","['8', '2']"
556,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['17', '10', '1', '19', '9', '18', '24', '16']","['3', '4', '13', '21']","['20', '25']","['8', '2']"
557,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['17', '10', '1', '19', '9', '18', '24', '16', '20']","['3', '4', '13', '21']","[None, '25']","['8', '2']"
557,2 finished I/O → ready queue,io_to_ready,2,IO1,"['17', '10', '1', '19', '9', '18', '24', '16', '20', '2']","['3', '4', '13', '21']","[None, '25']","['8', None]"
557,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['10', '1', '19', '9', '18', '24', '16', '20', '2']","['3', '4', '13', '21']","['17', '25']","['8', None]"
557,3 dispatched to IO1,dispatch_io,3,IO1,"['10', '1', '19', '9', '18', '24', '16', '20', '2']","['4', '13', '21']","['17', '25']","['8', '3']"
558,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['10', '1', '19', '9', '18', '24', '16', '20', '2']","['4', '13', '21', '17']","[None, '25']","['8', '3']"
558,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['10', '1', '19', '9', '18', '24', '16', '20', '2', '25']","['4', '13', '21', '17']","[None, None]","['8', '3']"
558,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['1', '19', '9', '18', '24', '16', '20', '2', '25']","['4', '13', '21', '17']","['10', None]","['8', '3']"
558,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['19', '9', '18', '24', '16', '20', '2', '25']","['4', '13', '21', '17']","['10', '1']","['8', '3']"
560,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['19', '9', '18', '24', '16', '20', '2', '25', '10']","['4', '13', '21', '17']","[None, '1']","['8', '3']"
560,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['19', '9', '18', '24', '16', '20', '2', '25', '10', '1']","['4', '13', '21', '17']","[None, None]","['8', '3']"
560,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['9', '18', '24', '16', '20', '2', '25', '10', '1']","['4', '13', '21', '17']","['19', None]","['8', '3']"
560,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['18', '24', '16', '20', '2', '25', '10', '1']","['4', '13', '21', '17']","['19', '9']","['8', '3']"
561,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['18', '24', '16', '20', '2', '25', '10', '1', '19']","['4', '13', '21', '17']","[None, '9']","['8', '3']"
561,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['24', '16', '20', '2', '25', '10', '1', '19']","['4', '13', '21', '17']","['18', '9']","['8', '3']"
562,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['24', '16', '20', '2', '25', '10', '1', '19', '9']","['4', '13', '21', '17']","['18', None]","['8', '3']"
562,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['16', '20', '2', '25', '10', '1', '19', '9']","['4', '13', '21', '17']","['18', '24']","['8', '3']"
563,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['16', '20', '2', '25', '10', '1', '19', '9', '18']","['4', '13', '21', '17']","[None, '24']","['8', '3']"
563,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['20', '2', '25', '10', '1', '19', '9', '18']","['4', '13', '21', '17']","['16', '24']","['8', '3']"
564,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['20', '2', '25', '10', '1', '19', '9', '18', '24']","['4', '13', '21', '17']","['16', None]","['8', '3']"
564,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['2', '25', '10', '1', '19', '9', '18', '24']","['4', '13', '21', '17']","['16', '20']","['8', '3']"
565,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['2', '25', '10', '1', '19', '9', '18', '24', '16']","['4', '13', '21', '17']","[None, '20']","['8', '3']"
565,8 finished I/O → ready queue,io_to_ready,8,IO0,"['2', '25', '10', '1', '19', '9', '18', '24', '16', '8']","['4', '13', '21', '17']","[None, '20']","[None, '3']"
565,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['25', '10', '1', '19', '9', '18', '24', '16', '8']","['4', '13', '21', '17']","['2', '20']","[None, '3']"
565,4 dispatched to IO0,dispatch_io,4,IO0,"['25', '10', '1', '19', '9', '18', '24', '16', '8']","['13', '21', '17']","['2', '20']","['4', '3']"
566,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['25', '10', '1', '19', '9', '18', '24', '16', '8', '20']","['13', '21', '17']","['2', None]","['4', '3']"
566,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['10', '1', '19', '9', '18', '24', '16', '8', '20']","['13', '21', '17']","['2', '25']","['4', '3']"
567,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['10', '1', '19', '9', '18', '24', '16', '8', '20', '2']","['13', '21', '17']","[None, '25']","['4', '3']"
567,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['1', '19', '9', '18', '24', '16', '8', '20', '2']","['13', '21', '17']","['10', '25']","['4', '3']"
568,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['1', '19', '9', '18', '24', '16', '8', '20', '2', '25']","['13', '21', '17']","['10', None]","['4', '3']"
568,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['19', '9', '18', '24', '16', '8', '20', '2', '25']","['13', '21', '17']","['10', '1']","['4', '3']"
569,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['19', '9', '18', '24', '16', '8', '20', '2', '25', '10']","['13', '21', '17']","[None, '1']","['4', '3']"
569,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['9', '18', '24', '16', '8', '20', '2', '25', '10']","['13', '21', '17']","['19', '1']","['4', '3']"
570,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['9', '18', '24', '16', '8', '20', '2', '25', '10', '1']","['13', '21', '17']","['19', None]","['4', '3']"
570,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['18', '24', '16', '8', '20', '2', '25', '10', '1']","['13', '21', '17']","['19', '9']","['4', '3']"
571,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['18', '24', '16', '8', '20', '2', '25', '10', '1', '19']","['13', '21', '17']","[None, '9']","['4', '3']"
571,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['18', '24', '16', '8', '20', '2', '25', '10', '1', '19', '9']","['13', '21', '17']","[None, None]","['4', '3']"
571,3 finished I/O → ready queue,io_to_ready,3,IO1,"['18', '24', '16', '8', '20', '2', '25', '10', '1', '19', '9', '3']","['13', '21', '17']","[None, None]","['4', None]"
571,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['24', '16', '8', '20', '2', '25', '10', '1', '19', '9', '3']","['13', '21', '17']","['18', None]","['4', None]"
571,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['16', '8', '20', '2', '25', '10', '1', '19', '9', '3']","['13', '21', '17']","['18', '24']","['4', None]"
571,13 dispatched to IO1,dispatch_io,13,IO1,"['16', '8', '20', '2', '25', '10', '1', '19', '9', '3']","['21', '17']","['18', '24']","['4', '13']"
573,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['16', '8', '20', '2', '25', '10', '1', '19', '9', '3', '18']","['21', '17']","[None, '24']","['4', '13']"
573,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['16', '8', '20', '2', '25', '10', '1', '19', '9', '3', '18', '24']","['21', '17']","[None, None]","['4', '13']"
573,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['8', '20', '2', '25', '10', '1', '19', '9', '3', '18', '24']","['21', '17']","['16', None]","['4', '13']"
573,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['20', '2', '25', '10', '1', '19', '9', '3', '18', '24']","['21', '17']","['16', '8']","['4', '13']"
575,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['20', '2', '25', '10', '1', '19', '9', '3', '18', '24', '16']","['21', '17']","[None, '8']","['4', '13']"
575,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['20', '2', '25', '10', '1', '19', '9', '3', '18', '24', '16', '8']","['21', '17']","[None, None]","['4', '13']"
575,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['2', '25', '10', '1', '19', '9', '3', '18', '24', '16', '8']","['21', '17']","['20', None]","['4', '13']"
575,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['25', '10', '1', '19', '9', '3', '18', '24', '16', '8']","['21', '17']","['20', '2']","['4', '13']"
577,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['25', '10', '1', '19', '9', '3', '18', '24', '16', '8', '20']","['21', '17']","[None, '2']","['4', '13']"
577,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['25', '10', '1', '19', '9', '3', '18', '24', '16', '8', '20', '2']","['21', '17']","[None, None]","['4', '13']"
577,4 finished I/O → ready queue,io_to_ready,4,IO0,"['25', '10', '1', '19', '9', '3', '18', '24', '16', '8', '20', '2', '4']","['21', '17']","[None, None]","[None, '13']"
577,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['10', '1', '19', '9', '3', '18', '24', '16', '8', '20', '2', '4']","['21', '17']","['25', None]","[None, '13']"
577,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['1', '19', '9', '3', '18', '24', '16', '8', '20', '2', '4']","['21', '17']","['25', '10']","[None, '13']"
577,21 dispatched to IO0,dispatch_io,21,IO0,"['1', '19', '9', '3', '18', '24', '16', '8', '20', '2', '4']",['17'],"['25', '10']","['21', '13']"
578,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['1', '19', '9', '3', '18', '24', '16', '8', '20', '2', '4', '10']",['17'],"['25', None]","['21', '13']"
578,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['19', '9', '3', '18', '24', '16', '8', '20', '2', '4', '10']",['17'],"['25', '1']","['21', '13']"
579,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['19', '9', '3', '18', '24', '16', '8', '20', '2', '4', '10', '25']",['17'],"[None, '1']","['21', '13']"
579,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['9', '3', '18', '24', '16', '8', '20', '2', '4', '10', '25']",['17'],"['19', '1']","['21', '13']"
580,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['9', '3', '18', '24', '16', '8', '20', '2', '4', '10', '25', '1']",['17'],"['19', None]","['21', '13']"
580,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['3', '18', '24', '16', '8', '20', '2', '4', '10', '25', '1']",['17'],"['19', '9']","['21', '13']"
581,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['3', '18', '24', '16', '8', '20', '2', '4', '10', '25', '1', '19']",['17'],"[None, '9']","['21', '13']"
581,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['18', '24', '16', '8', '20', '2', '4', '10', '25', '1', '19']",['17'],"['3', '9']","['21', '13']"
582,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['18', '24', '16', '8', '20', '2', '4', '10', '25', '1', '19', '9']",['17'],"['3', None]","['21', '13']"
582,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['24', '16', '8', '20', '2', '4', '10', '25', '1', '19', '9']",['17'],"['3', '18']","['21', '13']"
583,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['24', '16', '8', '20', '2', '4', '10', '25', '1', '19', '9', '3']",['17'],"[None, '18']","['21', '13']"
583,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['16', '8', '20', '2', '4', '10', '25', '1', '19', '9', '3']",['17'],"['24', '18']","['21', '13']"
584,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['16', '8', '20', '2', '4', '10', '25', '1', '19', '9', '3', '18']",['17'],"['24', None]","['21', '13']"
584,13 finished I/O → ready queue,io_to_ready,13,IO1,"['16', '8', '20', '2', '4', '10', '25', '1', '19', '9', '3', '18', '13']",['17'],"['24', None]","['21', None]"
584,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['8', '20', '2', '4', '10', '25', '1', '19', '9', '3', '18', '13']",['17'],"['24', '16']","['21', None]"
584,17 dispatched to IO1,dispatch_io,17,IO1,"['8', '20', '2', '4', '10', '25', '1', '19', '9', '3', '18', '13']",[],"['24', '16']","['21', '17']"
585,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['8', '20', '2', '4', '10', '25', '1', '19', '9', '3', '18', '13', '24']",[],"[None, '16']","['21', '17']"
585,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['20', '2', '4', '10', '25', '1', '19', '9', '3', '18', '13', '24']",[],"['8', '16']","['21', '17']"
586,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['20', '2', '4', '10', '25', '1', '19', '9', '3', '18', '13', '24', '16']",[],"['8', None]","['21', '17']"
586,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['2', '4', '10', '25', '1', '19', '9', '3', '18', '13', '24', '16']",[],"['8', '20']","['21', '17']"
587,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['2', '4', '10', '25', '1', '19', '9', '3', '18', '13', '24', '16', '8']",[],"[None, '20']","['21', '17']"
587,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['4', '10', '25', '1', '19', '9', '3', '18', '13', '24', '16', '8']",[],"['2', '20']","['21', '17']"
588,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['4', '10', '25', '1', '19', '9', '3', '18', '13', '24', '16', '8', '20']",[],"['2', None]","['21', '17']"
588,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['10', '25', '1', '19', '9', '3', '18', '13', '24', '16', '8', '20']",[],"['2', '4']","['21', '17']"
589,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['10', '25', '1', '19', '9', '3', '18', '13', '24', '16', '8', '20', '2']",[],"[None, '4']","['21', '17']"
589,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['25', '1', '19', '9', '3', '18', '13', '24', '16', '8', '20', '2']",[],"['10', '4']","['21', '17']"
590,4 finished all bursts,finished,4,CPU1,"['25', '1', '19', '9', '3', '18', '13', '24', '16', '8', '20', '2']",[],"['10', None]","['21', '17']"
590,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['1', '19', '9', '3', '18', '13', '24', '16', '8', '20', '2']",[],"['10', '25']","['21', '17']"
591,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['1', '19', '9', '3', '18', '13', '24', '16', '8', '20', '2', '10']",[],"[None, '25']","['21', '17']"
591,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['19', '9', '3', '18', '13', '24', '16', '8', '20', '2', '10']",[],"['1', '25']","['21', '17']"
592,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['19', '9', '3', '18', '13', '24', '16', '8', '20', '2', '10', '1']",[],"[None, '25']","['21', '17']"
592,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['19', '9', '3', '18', '13', '24', '16', '8', '20', '2', '10', '1', '25']",[],"[None, None]","['21', '17']"
592,21 finished I/O → ready queue,io_to_ready,21,IO0,"['19', '9', '3', '18', '13', '24', '16', '8', '20', '2', '10', '1', '25', '21']",[],"[None, None]","[None, '17']"
592,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['9', '3', '18', '13', '24', '16', '8', '20', '2', '10', '1', '25', '21']",[],"['19', None]","[None, '17']"
592,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['3', '18', '13', '24', '16', '8', '20', '2', '10', '1', '25', '21']",[],"['19', '9']","[None, '17']"
594,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['3', '18', '13', '24', '16', '8', '20', '2', '10', '1', '25', '21', '19']",[],"[None, '9']","[None, '17']"
594,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['3', '18', '13', '24', '16', '8', '20', '2', '10', '1', '25', '21', '19', '9']",[],"[None, None]","[None, '17']"
594,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['18', '13', '24', '16', '8', '20', '2', '10', '1', '25', '21', '19', '9']",[],"['3', None]","[None, '17']"
594,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['13', '24', '16', '8', '20', '2', '10', '1', '25', '21', '19', '9']",[],"['3', '18']","[None, '17']"
596,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['13', '24', '16', '8', '20', '2', '10', '1', '25', '21', '19', '9', '3']",[],"[None, '18']","[None, '17']"
596,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['13', '24', '16', '8', '20', '2', '10', '1', '25', '21', '19', '9', '3']",['18'],"[None, None]","[None, '17']"
596,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['24', '16', '8', '20', '2', '10', '1', '25', '21', '19', '9', '3']",['18'],"['13', None]","[None, '17']"
596,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['16', '8', '20', '2', '10', '1', '25', '21', '19', '9', '3']",['18'],"['13', '24']","[None, '17']"
596,18 dispatched to IO0,dispatch_io,18,IO0,"['16', '8', '20', '2', '10', '1', '25', '21', '19', '9', '3']",[],"['13', '24']","['18', '17']"
597,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['16', '8', '20', '2', '10', '1', '25', '21', '19', '9', '3', '24']",[],"['13', None]","['18', '17']"
597,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['8', '20', '2', '10', '1', '25', '21', '19', '9', '3', '24']",[],"['13', '16']","['18', '17']"
598,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['8', '20', '2', '10', '1', '25', '21', '19', '9', '3', '24', '13']",[],"[None, '16']","['18', '17']"
598,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['20', '2', '10', '1', '25', '21', '19', '9', '3', '24', '13']",[],"['8', '16']","['18', '17']"
599,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['20', '2', '10', '1', '25', '21', '19', '9', '3', '24', '13', '16']",[],"['8', None]","['18', '17']"
599,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['2', '10', '1', '25', '21', '19', '9', '3', '24', '13', '16']",[],"['8', '20']","['18', '17']"
600,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['2', '10', '1', '25', '21', '19', '9', '3', '24', '13', '16', '8']",[],"[None, '20']","['18', '17']"
600,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['10', '1', '25', '21', '19', '9', '3', '24', '13', '16', '8']",[],"['2', '20']","['18', '17']"
601,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['10', '1', '25', '21', '19', '9', '3', '24', '13', '16', '8', '20']",[],"['2', None]","['18', '17']"
601,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['1', '25', '21', '19', '9', '3', '24', '13', '16', '8', '20']",[],"['2', '10']","['18', '17']"
602,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['1', '25', '21', '19', '9', '3', '24', '13', '16', '8', '20', '2']",[],"[None, '10']","['18', '17']"
602,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['25', '21', '19', '9', '3', '24', '13', '16', '8', '20', '2']",[],"['1', '10']","['18', '17']"
603,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['25', '21', '19', '9', '3', '24', '13', '16', '8', '20', '2', '10']",[],"['1', None]","['18', '17']"
603,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['21', '19', '9', '3', '24', '13', '16', '8', '20', '2', '10']",[],"['1', '25']","['18', '17']"
604,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['21', '19', '9', '3', '24', '13', '16', '8', '20', '2', '10', '1']",[],"[None, '25']","['18', '17']"
604,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['21', '19', '9', '3', '24', '13', '16', '8', '20', '2', '10', '1', '25']",[],"[None, None]","['18', '17']"
604,18 finished I/O → ready queue,io_to_ready,18,IO0,"['21', '19', '9', '3', '24', '13', '16', '8', '20', '2', '10', '1', '25', '18']",[],"[None, None]","[None, '17']"
604,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['19', '9', '3', '24', '13', '16', '8', '20', '2', '10', '1', '25', '18']",[],"['21', None]","[None, '17']"
604,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['9', '3', '24', '13', '16', '8', '20', '2', '10', '1', '25', '18']",[],"['21', '19']","[None, '17']"
605,17 finished I/O → ready queue,io_to_ready,17,IO1,"['9', '3', '24', '13', '16', '8', '20', '2', '10', '1', '25', '18', '17']",[],"['21', '19']","[None, None]"
606,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['9', '3', '24', '13', '16', '8', '20', '2', '10', '1', '25', '18', '17', '21']",[],"[None, '19']","[None, None]"
606,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['9', '3', '24', '13', '16', '8', '20', '2', '10', '1', '25', '18', '17', '21']",['19'],"[None, None]","[None, None]"
606,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['3', '24', '13', '16', '8', '20', '2', '10', '1', '25', '18', '17', '21']",['19'],"['9', None]","[None, None]"
606,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['24', '13', '16', '8', '20', '2', '10', '1', '25', '18', '17', '21']",['19'],"['9', '3']","[None, None]"
606,19 dispatched to IO0,dispatch_io,19,IO0,"['24', '13', '16', '8', '20', '2', '10', '1', '25', '18', '17', '21']",[],"['9', '3']","['19', None]"
608,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['24', '13', '16', '8', '20', '2', '10', '1', '25', '18', '17', '21', '9']",[],"[None, '3']","['19', None]"
608,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['24', '13', '16', '8', '20', '2', '10', '1', '25', '18', '17', '21', '9', '3']",[],"[None, None]","['19', None]"
608,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['13', '16', '8', '20', '2', '10', '1', '25', '18', '17', '21', '9', '3']",[],"['24', None]","['19', None]"
608,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['16', '8', '20', '2', '10', '1', '25', '18', '17', '21', '9', '3']",[],"['24', '13']","['19', None]"
610,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['16', '8', '20', '2', '10', '1', '25', '18', '17', '21', '9', '3', '24']",[],"[None, '13']","['19', None]"
610,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['16', '8', '20', '2', '10', '1', '25', '18', '17', '21', '9', '3', '24', '13']",[],"[None, None]","['19', None]"
610,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['8', '20', '2', '10', '1', '25', '18', '17', '21', '9', '3', '24', '13']",[],"['16', None]","['19', None]"
610,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['20', '2', '10', '1', '25', '18', '17', '21', '9', '3', '24', '13']",[],"['16', '8']","['19', None]"
612,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['20', '2', '10', '1', '25', '18', '17', '21', '9', '3', '24', '13', '16']",[],"[None, '8']","['19', None]"
612,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['20', '2', '10', '1', '25', '18', '17', '21', '9', '3', '24', '13', '16', '8']",[],"[None, None]","['19', None]"
612,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['2', '10', '1', '25', '18', '17', '21', '9', '3', '24', '13', '16', '8']",[],"['20', None]","['19', None]"
612,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['10', '1', '25', '18', '17', '21', '9', '3', '24', '13', '16', '8']",[],"['20', '2']","['19', None]"
614,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['10', '1', '25', '18', '17', '21', '9', '3', '24', '13', '16', '8', '20']",[],"[None, '2']","['19', None]"
614,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['10', '1', '25', '18', '17', '21', '9', '3', '24', '13', '16', '8', '20', '2']",[],"[None, None]","['19', None]"
614,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['1', '25', '18', '17', '21', '9', '3', '24', '13', '16', '8', '20', '2']",[],"['10', None]","['19', None]"
614,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['25', '18', '17', '21', '9', '3', '24', '13', '16', '8', '20', '2']",[],"['10', '1']","['19', None]"
616,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['25', '18', '17', '21', '9', '3', '24', '13', '16', '8', '20', '2', '10']",[],"[None, '1']","['19', None]"
616,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['25', '18', '17', '21', '9', '3', '24', '13', '16', '8', '20', '2', '10', '1']",[],"[None, None]","['19', None]"
616,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['18', '17', '21', '9', '3', '24', '13', '16', '8', '20', '2', '10', '1']",[],"['25', None]","['19', None]"
616,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['17', '21', '9', '3', '24', '13', '16', '8', '20', '2', '10', '1']",[],"['25', '18']","['19', None]"
618,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['17', '21', '9', '3', '24', '13', '16', '8', '20', '2', '10', '1', '25']",[],"[None, '18']","['19', None]"
618,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['17', '21', '9', '3', '24', '13', '16', '8', '20', '2', '10', '1', '25', '18']",[],"[None, None]","['19', None]"
618,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['21', '9', '3', '24', '13', '16', '8', '20', '2', '10', '1', '25', '18']",[],"['17', None]","['19', None]"
618,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['9', '3', '24', '13', '16', '8', '20', '2', '10', '1', '25', '18']",[],"['17', '21']","['19', None]"
619,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['9', '3', '24', '13', '16', '8', '20', '2', '10', '1', '25', '18']",['21'],"['17', None]","['19', None]"
619,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['3', '24', '13', '16', '8', '20', '2', '10', '1', '25', '18']",['21'],"['17', '9']","['19', None]"
619,21 dispatched to IO1,dispatch_io,21,IO1,"['3', '24', '13', '16', '8', '20', '2', '10', '1', '25', '18']",[],"['17', '9']","['19', '21']"
620,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['3', '24', '13', '16', '8', '20', '2', '10', '1', '25', '18', '17']",[],"[None, '9']","['19', '21']"
620,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['24', '13', '16', '8', '20', '2', '10', '1', '25', '18', '17']",[],"['3', '9']","['19', '21']"
621,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['24', '13', '16', '8', '20', '2', '10', '1', '25', '18', '17', '9']",[],"['3', None]","['19', '21']"
621,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['13', '16', '8', '20', '2', '10', '1', '25', '18', '17', '9']",[],"['3', '24']","['19', '21']"
622,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['13', '16', '8', '20', '2', '10', '1', '25', '18', '17', '9', '3']",[],"[None, '24']","['19', '21']"
622,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['16', '8', '20', '2', '10', '1', '25', '18', '17', '9', '3']",[],"['13', '24']","['19', '21']"
623,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['16', '8', '20', '2', '10', '1', '25', '18', '17', '9', '3', '24']",[],"['13', None]","['19', '21']"
623,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['8', '20', '2', '10', '1', '25', '18', '17', '9', '3', '24']",[],"['13', '16']","['19', '21']"
624,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['8', '20', '2', '10', '1', '25', '18', '17', '9', '3', '24', '13']",[],"[None, '16']","['19', '21']"
624,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['20', '2', '10', '1', '25', '18', '17', '9', '3', '24', '13']",[],"['8', '16']","['19', '21']"
625,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['20', '2', '10', '1', '25', '18', '17', '9', '3', '24', '13', '16']",[],"['8', None]","['19', '21']"
625,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['2', '10', '1', '25', '18', '17', '9', '3', '24', '13', '16']",[],"['8', '20']","['19', '21']"
626,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['2', '10', '1', '25', '18', '17', '9', '3', '24', '13', '16', '8']",[],"[None, '20']","['19', '21']"
626,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['10', '1', '25', '18', '17', '9', '3', '24', '13', '16', '8']",[],"['2', '20']","['19', '21']"
627,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['10', '1', '25', '18', '17', '9', '3', '24', '13', '16', '8', '2']",[],"[None, '20']","['19', '21']"
627,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['10', '1', '25', '18', '17', '9', '3', '24', '13', '16', '8', '2', '20']",[],"[None, None]","['19', '21']"
627,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['1', '25', '18', '17', '9', '3', '24', '13', '16', '8', '2', '20']",[],"['10', None]","['19', '21']"
627,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['25', '18', '17', '9', '3', '24', '13', '16', '8', '2', '20']",[],"['10', '1']","['19', '21']"
629,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['25', '18', '17', '9', '3', '24', '13', '16', '8', '2', '20', '10']",[],"[None, '1']","['19', '21']"
629,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['25', '18', '17', '9', '3', '24', '13', '16', '8', '2', '20', '10', '1']",[],"[None, None]","['19', '21']"
629,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['18', '17', '9', '3', '24', '13', '16', '8', '2', '20', '10', '1']",[],"['25', None]","['19', '21']"
629,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['17', '9', '3', '24', '13', '16', '8', '2', '20', '10', '1']",[],"['25', '18']","['19', '21']"
630,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['17', '9', '3', '24', '13', '16', '8', '2', '20', '10', '1', '25']",[],"[None, '18']","['19', '21']"
630,19 finished I/O → ready queue,io_to_ready,19,IO0,"['17', '9', '3', '24', '13', '16', '8', '2', '20', '10', '1', '25', '19']",[],"[None, '18']","[None, '21']"
630,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['9', '3', '24', '13', '16', '8', '2', '20', '10', '1', '25', '19']",[],"['17', '18']","[None, '21']"
631,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['9', '3', '24', '13', '16', '8', '2', '20', '10', '1', '25', '19', '18']",[],"['17', None]","[None, '21']"
631,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['3', '24', '13', '16', '8', '2', '20', '10', '1', '25', '19', '18']",[],"['17', '9']","[None, '21']"
632,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['3', '24', '13', '16', '8', '2', '20', '10', '1', '25', '19', '18', '17']",[],"[None, '9']","[None, '21']"
632,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['24', '13', '16', '8', '2', '20', '10', '1', '25', '19', '18', '17']",[],"['3', '9']","[None, '21']"
633,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['24', '13', '16', '8', '2', '20', '10', '1', '25', '19', '18', '17', '9']",[],"['3', None]","[None, '21']"
633,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['13', '16', '8', '2', '20', '10', '1', '25', '19', '18', '17', '9']",[],"['3', '24']","[None, '21']"
634,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['13', '16', '8', '2', '20', '10', '1', '25', '19', '18', '17', '9', '3']",[],"[None, '24']","[None, '21']"
634,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['16', '8', '2', '20', '10', '1', '25', '19', '18', '17', '9', '3']",[],"['13', '24']","[None, '21']"
635,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['16', '8', '2', '20', '10', '1', '25', '19', '18', '17', '9', '3', '24']",[],"['13', None]","[None, '21']"
635,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['8', '2', '20', '10', '1', '25', '19', '18', '17', '9', '3', '24']",[],"['13', '16']","[None, '21']"
636,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['8', '2', '20', '10', '1', '25', '19', '18', '17', '9', '3', '24', '13']",[],"[None, '16']","[None, '21']"
636,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['8', '2', '20', '10', '1', '25', '19', '18', '17', '9', '3', '24', '13']",['16'],"[None, None]","[None, '21']"
636,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['2', '20', '10', '1', '25', '19', '18', '17', '9', '3', '24', '13']",['16'],"['8', None]","[None, '21']"
636,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['20', '10', '1', '25', '19', '18', '17', '9', '3', '24', '13']",['16'],"['8', '2']","[None, '21']"
636,16 dispatched to IO0,dispatch_io,16,IO0,"['20', '10', '1', '25', '19', '18', '17', '9', '3', '24', '13']",[],"['8', '2']","['16', '21']"
638,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['20', '10', '1', '25', '19', '18', '17', '9', '3', '24', '13']",['8'],"[None, '2']","['16', '21']"
638,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['20', '10', '1', '25', '19', '18', '17', '9', '3', '24', '13', '2']",['8'],"[None, None]","['16', '21']"
638,21 finished I/O → ready queue,io_to_ready,21,IO1,"['20', '10', '1', '25', '19', '18', '17', '9', '3', '24', '13', '2', '21']",['8'],"[None, None]","['16', None]"
638,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['10', '1', '25', '19', '18', '17', '9', '3', '24', '13', '2', '21']",['8'],"['20', None]","['16', None]"
638,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['1', '25', '19', '18', '17', '9', '3', '24', '13', '2', '21']",['8'],"['20', '10']","['16', None]"
638,8 dispatched to IO1,dispatch_io,8,IO1,"['1', '25', '19', '18', '17', '9', '3', '24', '13', '2', '21']",[],"['20', '10']","['16', '8']"
639,20 finished all bursts,finished,20,CPU0,"['1', '25', '19', '18', '17', '9', '3', '24', '13', '2', '21']",[],"[None, '10']","['16', '8']"
639,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['25', '19', '18', '17', '9', '3', '24', '13', '2', '21']",[],"['1', '10']","['16', '8']"
640,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['25', '19', '18', '17', '9', '3', '24', '13', '2', '21', '10']",[],"['1', None]","['16', '8']"
640,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['19', '18', '17', '9', '3', '24', '13', '2', '21', '10']",[],"['1', '25']","['16', '8']"
641,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['19', '18', '17', '9', '3', '24', '13', '2', '21', '10', '1']",[],"[None, '25']","['16', '8']"
641,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['18', '17', '9', '3', '24', '13', '2', '21', '10', '1']",[],"['19', '25']","['16', '8']"
642,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['18', '17', '9', '3', '24', '13', '2', '21', '10', '1', '25']",[],"['19', None]","['16', '8']"
642,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['17', '9', '3', '24', '13', '2', '21', '10', '1', '25']",[],"['19', '18']","['16', '8']"
643,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['17', '9', '3', '24', '13', '2', '21', '10', '1', '25', '19']",[],"[None, '18']","['16', '8']"
643,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['9', '3', '24', '13', '2', '21', '10', '1', '25', '19']",[],"['17', '18']","['16', '8']"
644,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['9', '3', '24', '13', '2', '21', '10', '1', '25', '19', '18']",[],"['17', None]","['16', '8']"
644,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['3', '24', '13', '2', '21', '10', '1', '25', '19', '18']",[],"['17', '9']","['16', '8']"
645,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['3', '24', '13', '2', '21', '10', '1', '25', '19', '18', '17']",[],"[None, '9']","['16', '8']"
645,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['24', '13', '2', '21', '10', '1', '25', '19', '18', '17']",[],"['3', '9']","['16', '8']"
646,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['24', '13', '2', '21', '10', '1', '25', '19', '18', '17', '9']",[],"['3', None]","['16', '8']"
646,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['13', '2', '21', '10', '1', '25', '19', '18', '17', '9']",[],"['3', '24']","['16', '8']"
647,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['13', '2', '21', '10', '1', '25', '19', '18', '17', '9', '3']",[],"[None, '24']","['16', '8']"
647,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['13', '2', '21', '10', '1', '25', '19', '18', '17', '9', '3']",['24'],"[None, None]","['16', '8']"
647,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['2', '21', '10', '1', '25', '19', '18', '17', '9', '3']",['24'],"['13', None]","['16', '8']"
647,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['21', '10', '1', '25', '19', '18', '17', '9', '3']",['24'],"['13', '2']","['16', '8']"
649,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['21', '10', '1', '25', '19', '18', '17', '9', '3']","['24', '13']","[None, '2']","['16', '8']"
649,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['21', '10', '1', '25', '19', '18', '17', '9', '3', '2']","['24', '13']","[None, None]","['16', '8']"
649,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['10', '1', '25', '19', '18', '17', '9', '3', '2']","['24', '13']","['21', None]","['16', '8']"
649,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['1', '25', '19', '18', '17', '9', '3', '2']","['24', '13']","['21', '10']","['16', '8']"
651,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['1', '25', '19', '18', '17', '9', '3', '2', '21']","['24', '13']","[None, '10']","['16', '8']"
651,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['1', '25', '19', '18', '17', '9', '3', '2', '21', '10']","['24', '13']","[None, None]","['16', '8']"
651,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['25', '19', '18', '17', '9', '3', '2', '21', '10']","['24', '13']","['1', None]","['16', '8']"
651,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['19', '18', '17', '9', '3', '2', '21', '10']","['24', '13']","['1', '25']","['16', '8']"
653,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['19', '18', '17', '9', '3', '2', '21', '10', '1']","['24', '13']","[None, '25']","['16', '8']"
653,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['19', '18', '17', '9', '3', '2', '21', '10', '1', '25']","['24', '13']","[None, None]","['16', '8']"
653,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['18', '17', '9', '3', '2', '21', '10', '1', '25']","['24', '13']","['19', None]","['16', '8']"
653,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['17', '9', '3', '2', '21', '10', '1', '25']","['24', '13']","['19', '18']","['16', '8']"
655,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['17', '9', '3', '2', '21', '10', '1', '25', '19']","['24', '13']","[None, '18']","['16', '8']"
655,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['17', '9', '3', '2', '21', '10', '1', '25', '19', '18']","['24', '13']","[None, None]","['16', '8']"
655,8 finished I/O → ready queue,io_to_ready,8,IO1,"['17', '9', '3', '2', '21', '10', '1', '25', '19', '18', '8']","['24', '13']","[None, None]","['16', None]"
655,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['9', '3', '2', '21', '10', '1', '25', '19', '18', '8']","['24', '13']","['17', None]","['16', None]"
655,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['3', '2', '21', '10', '1', '25', '19', '18', '8']","['24', '13']","['17', '9']","['16', None]"
655,24 dispatched to IO1,dispatch_io,24,IO1,"['3', '2', '21', '10', '1', '25', '19', '18', '8']",['13'],"['17', '9']","['16', '24']"
656,16 finished I/O → ready queue,io_to_ready,16,IO0,"['3', '2', '21', '10', '1', '25', '19', '18', '8', '16']",['13'],"['17', '9']","[None, '24']"
656,13 dispatched to IO0,dispatch_io,13,IO0,"['3', '2', '21', '10', '1', '25', '19', '18', '8', '16']",[],"['17', '9']","['13', '24']"
657,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['3', '2', '21', '10', '1', '25', '19', '18', '8', '16']",['17'],"[None, '9']","['13', '24']"
657,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['3', '2', '21', '10', '1', '25', '19', '18', '8', '16', '9']",['17'],"[None, None]","['13', '24']"
657,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['2', '21', '10', '1', '25', '19', '18', '8', '16', '9']",['17'],"['3', None]","['13', '24']"
657,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['21', '10', '1', '25', '19', '18', '8', '16', '9']",['17'],"['3', '2']","['13', '24']"
659,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['21', '10', '1', '25', '19', '18', '8', '16', '9', '3']",['17'],"[None, '2']","['13', '24']"
659,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['21', '10', '1', '25', '19', '18', '8', '16', '9', '3', '2']",['17'],"[None, None]","['13', '24']"
659,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['10', '1', '25', '19', '18', '8', '16', '9', '3', '2']",['17'],"['21', None]","['13', '24']"
659,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['1', '25', '19', '18', '8', '16', '9', '3', '2']",['17'],"['21', '10']","['13', '24']"
661,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['1', '25', '19', '18', '8', '16', '9', '3', '2']","['17', '21']","[None, '10']","['13', '24']"
661,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['1', '25', '19', '18', '8', '16', '9', '3', '2', '10']","['17', '21']","[None, None]","['13', '24']"
661,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['25', '19', '18', '8', '16', '9', '3', '2', '10']","['17', '21']","['1', None]","['13', '24']"
661,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['19', '18', '8', '16', '9', '3', '2', '10']","['17', '21']","['1', '25']","['13', '24']"
663,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['19', '18', '8', '16', '9', '3', '2', '10', '1']","['17', '21']","[None, '25']","['13', '24']"
663,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['19', '18', '8', '16', '9', '3', '2', '10', '1', '25']","['17', '21']","[None, None]","['13', '24']"
663,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['18', '8', '16', '9', '3', '2', '10', '1', '25']","['17', '21']","['19', None]","['13', '24']"
663,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['8', '16', '9', '3', '2', '10', '1', '25']","['17', '21']","['19', '18']","['13', '24']"
665,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['8', '16', '9', '3', '2', '10', '1', '25', '19']","['17', '21']","[None, '18']","['13', '24']"
665,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['8', '16', '9', '3', '2', '10', '1', '25', '19']","['17', '21', '18']","[None, None]","['13', '24']"
665,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['16', '9', '3', '2', '10', '1', '25', '19']","['17', '21', '18']","['8', None]","['13', '24']"
665,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['9', '3', '2', '10', '1', '25', '19']","['17', '21', '18']","['8', '16']","['13', '24']"
667,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['9', '3', '2', '10', '1', '25', '19', '8']","['17', '21', '18']","[None, '16']","['13', '24']"
667,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['9', '3', '2', '10', '1', '25', '19', '8', '16']","['17', '21', '18']","[None, None]","['13', '24']"
667,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['3', '2', '10', '1', '25', '19', '8', '16']","['17', '21', '18']","['9', None]","['13', '24']"
667,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['2', '10', '1', '25', '19', '8', '16']","['17', '21', '18']","['9', '3']","['13', '24']"
668,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['2', '10', '1', '25', '19', '8', '16', '3']","['17', '21', '18']","['9', None]","['13', '24']"
668,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['10', '1', '25', '19', '8', '16', '3']","['17', '21', '18']","['9', '2']","['13', '24']"
669,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['10', '1', '25', '19', '8', '16', '3', '9']","['17', '21', '18']","[None, '2']","['13', '24']"
669,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['1', '25', '19', '8', '16', '3', '9']","['17', '21', '18']","['10', '2']","['13', '24']"
670,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['1', '25', '19', '8', '16', '3', '9']","['17', '21', '18', '10']","[None, '2']","['13', '24']"
670,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['1', '25', '19', '8', '16', '3', '9', '2']","['17', '21', '18', '10']","[None, None]","['13', '24']"
670,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['25', '19', '8', '16', '3', '9', '2']","['17', '21', '18', '10']","['1', None]","['13', '24']"
670,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['19', '8', '16', '3', '9', '2']","['17', '21', '18', '10']","['1', '25']","['13', '24']"
672,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['19', '8', '16', '3', '9', '2', '1']","['17', '21', '18', '10']","[None, '25']","['13', '24']"
672,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['19', '8', '16', '3', '9', '2', '1']","['17', '21', '18', '10', '25']","[None, None]","['13', '24']"
672,13 finished I/O → ready queue,io_to_ready,13,IO0,"['19', '8', '16', '3', '9', '2', '1', '13']","['17', '21', '18', '10', '25']","[None, None]","[None, '24']"
672,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['8', '16', '3', '9', '2', '1', '13']","['17', '21', '18', '10', '25']","['19', None]","[None, '24']"
672,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['16', '3', '9', '2', '1', '13']","['17', '21', '18', '10', '25']","['19', '8']","[None, '24']"
672,17 dispatched to IO0,dispatch_io,17,IO0,"['16', '3', '9', '2', '1', '13']","['21', '18', '10', '25']","['19', '8']","['17', '24']"
674,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['16', '3', '9', '2', '1', '13', '19']","['21', '18', '10', '25']","[None, '8']","['17', '24']"
674,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['16', '3', '9', '2', '1', '13', '19', '8']","['21', '18', '10', '25']","[None, None]","['17', '24']"
674,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['3', '9', '2', '1', '13', '19', '8']","['21', '18', '10', '25']","['16', None]","['17', '24']"
674,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['9', '2', '1', '13', '19', '8']","['21', '18', '10', '25']","['16', '3']","['17', '24']"
676,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['9', '2', '1', '13', '19', '8', '16']","['21', '18', '10', '25']","[None, '3']","['17', '24']"
676,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['9', '2', '1', '13', '19', '8', '16', '3']","['21', '18', '10', '25']","[None, None]","['17', '24']"
676,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['2', '1', '13', '19', '8', '16', '3']","['21', '18', '10', '25']","['9', None]","['17', '24']"
676,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['1', '13', '19', '8', '16', '3']","['21', '18', '10', '25']","['9', '2']","['17', '24']"
677,9 finished all bursts,finished,9,CPU0,"['1', '13', '19', '8', '16', '3']","['21', '18', '10', '25']","[None, '2']","['17', '24']"
677,24 finished I/O → ready queue,io_to_ready,24,IO1,"['1', '13', '19', '8', '16', '3', '24']","['21', '18', '10', '25']","[None, '2']","['17', None]"
677,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['13', '19', '8', '16', '3', '24']","['21', '18', '10', '25']","['1', '2']","['17', None]"
677,21 dispatched to IO1,dispatch_io,21,IO1,"['13', '19', '8', '16', '3', '24']","['18', '10', '25']","['1', '2']","['17', '21']"
678,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['13', '19', '8', '16', '3', '24', '2']","['18', '10', '25']","['1', None]","['17', '21']"
678,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['19', '8', '16', '3', '24', '2']","['18', '10', '25']","['1', '13']","['17', '21']"
679,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['19', '8', '16', '3', '24', '2', '1']","['18', '10', '25']","[None, '13']","['17', '21']"
679,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['8', '16', '3', '24', '2', '1']","['18', '10', '25']","['19', '13']","['17', '21']"
680,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['8', '16', '3', '24', '2', '1', '19']","['18', '10', '25']","[None, '13']","['17', '21']"
680,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['8', '16', '3', '24', '2', '1', '19', '13']","['18', '10', '25']","[None, None]","['17', '21']"
680,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['16', '3', '24', '2', '1', '19', '13']","['18', '10', '25']","['8', None]","['17', '21']"
680,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['3', '24', '2', '1', '19', '13']","['18', '10', '25']","['8', '16']","['17', '21']"
682,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['3', '24', '2', '1', '19', '13', '8']","['18', '10', '25']","[None, '16']","['17', '21']"
682,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['3', '24', '2', '1', '19', '13', '8', '16']","['18', '10', '25']","[None, None]","['17', '21']"
682,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['24', '2', '1', '19', '13', '8', '16']","['18', '10', '25']","['3', None]","['17', '21']"
682,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['2', '1', '19', '13', '8', '16']","['18', '10', '25']","['3', '24']","['17', '21']"
684,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['2', '1', '19', '13', '8', '16', '3']","['18', '10', '25']","[None, '24']","['17', '21']"
684,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['2', '1', '19', '13', '8', '16', '3', '24']","['18', '10', '25']","[None, None]","['17', '21']"
684,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['1', '19', '13', '8', '16', '3', '24']","['18', '10', '25']","['2', None]","['17', '21']"
684,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['19', '13', '8', '16', '3', '24']","['18', '10', '25']","['2', '1']","['17', '21']"
685,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['19', '13', '8', '16', '3', '24']","['18', '10', '25', '2']","[None, '1']","['17', '21']"
685,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['13', '8', '16', '3', '24']","['18', '10', '25', '2']","['19', '1']","['17', '21']"
686,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['13', '8', '16', '3', '24', '1']","['18', '10', '25', '2']","['19', None]","['17', '21']"
686,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['8', '16', '3', '24', '1']","['18', '10', '25', '2']","['19', '13']","['17', '21']"
687,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['8', '16', '3', '24', '1', '19']","['18', '10', '25', '2']","[None, '13']","['17', '21']"
687,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['16', '3', '24', '1', '19']","['18', '10', '25', '2']","['8', '13']","['17', '21']"
688,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['16', '3', '24', '1', '19', '13']","['18', '10', '25', '2']","['8', None]","['17', '21']"
688,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['3', '24', '1', '19', '13']","['18', '10', '25', '2']","['8', '16']","['17', '21']"
689,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['3', '24', '1', '19', '13', '8']","['18', '10', '25', '2']","[None, '16']","['17', '21']"
689,16 finished all bursts,finished,16,CPU1,"['3', '24', '1', '19', '13', '8']","['18', '10', '25', '2']","[None, None]","['17', '21']"
689,17 finished I/O → ready queue,io_to_ready,17,IO0,"['3', '24', '1', '19', '13', '8', '17']","['18', '10', '25', '2']","[None, None]","[None, '21']"
689,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['24', '1', '19', '13', '8', '17']","['18', '10', '25', '2']","['3', None]","[None, '21']"
689,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['1', '19', '13', '8', '17']","['18', '10', '25', '2']","['3', '24']","[None, '21']"
689,18 dispatched to IO0,dispatch_io,18,IO0,"['1', '19', '13', '8', '17']","['10', '25', '2']","['3', '24']","['18', '21']"
690,24 finished all bursts,finished,24,CPU1,"['1', '19', '13', '8', '17']","['10', '25', '2']","['3', None]","['18', '21']"
690,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['19', '13', '8', '17']","['10', '25', '2']","['3', '1']","['18', '21']"
691,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['19', '13', '8', '17', '3']","['10', '25', '2']","[None, '1']","['18', '21']"
691,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['13', '8', '17', '3']","['10', '25', '2']","['19', '1']","['18', '21']"
692,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['13', '8', '17', '3', '1']","['10', '25', '2']","['19', None]","['18', '21']"
692,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['8', '17', '3', '1']","['10', '25', '2']","['19', '13']","['18', '21']"
693,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['8', '17', '3', '1', '19']","['10', '25', '2']","[None, '13']","['18', '21']"
693,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['17', '3', '1', '19']","['10', '25', '2']","['8', '13']","['18', '21']"
694,8 finished all bursts,finished,8,CPU0,"['17', '3', '1', '19']","['10', '25', '2']","[None, '13']","['18', '21']"
694,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['17', '3', '1', '19', '13']","['10', '25', '2']","[None, None]","['18', '21']"
694,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['3', '1', '19', '13']","['10', '25', '2']","['17', None]","['18', '21']"
694,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['1', '19', '13']","['10', '25', '2']","['17', '3']","['18', '21']"
696,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['1', '19', '13', '17']","['10', '25', '2']","[None, '3']","['18', '21']"
696,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['1', '19', '13', '17', '3']","['10', '25', '2']","[None, None]","['18', '21']"
696,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['19', '13', '17', '3']","['10', '25', '2']","['1', None]","['18', '21']"
696,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['13', '17', '3']","['10', '25', '2']","['1', '19']","['18', '21']"
698,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['13', '17', '3', '1']","['10', '25', '2']","[None, '19']","['18', '21']"
698,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['13', '17', '3', '1', '19']","['10', '25', '2']","[None, None]","['18', '21']"
698,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['17', '3', '1', '19']","['10', '25', '2']","['13', None]","['18', '21']"
698,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['3', '1', '19']","['10', '25', '2']","['13', '17']","['18', '21']"
700,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['3', '1', '19', '13']","['10', '25', '2']","[None, '17']","['18', '21']"
700,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['3', '1', '19', '13', '17']","['10', '25', '2']","[None, None]","['18', '21']"
700,21 finished I/O → ready queue,io_to_ready,21,IO1,"['3', '1', '19', '13', '17', '21']","['10', '25', '2']","[None, None]","['18', None]"
700,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['1', '19', '13', '17', '21']","['10', '25', '2']","['3', None]","['18', None]"
700,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['19', '13', '17', '21']","['10', '25', '2']","['3', '1']","['18', None]"
700,10 dispatched to IO1,dispatch_io,10,IO1,"['19', '13', '17', '21']","['25', '2']","['3', '1']","['18', '10']"
701,1 finished all bursts,finished,1,CPU1,"['19', '13', '17', '21']","['25', '2']","['3', None]","['18', '10']"
701,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['13', '17', '21']","['25', '2']","['3', '19']","['18', '10']"
702,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['13', '17', '21', '3']","['25', '2']","[None, '19']","['18', '10']"
702,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['17', '21', '3']","['25', '2']","['13', '19']","['18', '10']"
703,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['17', '21', '3', '19']","['25', '2']","['13', None]","['18', '10']"
703,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['21', '3', '19']","['25', '2']","['13', '17']","['18', '10']"
704,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['21', '3', '19', '13']","['25', '2']","[None, '17']","['18', '10']"
704,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,"['21', '3', '19', '13', '17']","['25', '2']","[None, None]","['18', '10']"
704,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['3', '19', '13', '17']","['25', '2']","['21', None]","['18', '10']"
704,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['19', '13', '17']","['25', '2']","['21', '3']","['18', '10']"
706,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['19', '13', '17', '21']","['25', '2']","[None, '3']","['18', '10']"
706,3 finished all bursts,finished,3,CPU1,"['19', '13', '17', '21']","['25', '2']","[None, None]","['18', '10']"
706,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['13', '17', '21']","['25', '2']","['19', None]","['18', '10']"
706,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['17', '21']","['25', '2']","['19', '13']","['18', '10']"
707,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['17', '21', '19']","['25', '2']","[None, '13']","['18', '10']"
707,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['17', '21', '19']","['25', '2', '13']","[None, None]","['18', '10']"
707,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['21', '19']","['25', '2', '13']","['17', None]","['18', '10']"
707,21 dispatched to CPU1,dispatch_cpu,21,CPU1,['19'],"['25', '2', '13']","['17', '21']","['18', '10']"
708,18 finished I/O → ready queue,io_to_ready,18,IO0,"['19', '18']","['25', '2', '13']","['17', '21']","[None, '10']"
708,25 dispatched to IO0,dispatch_io,25,IO0,"['19', '18']","['2', '13']","['17', '21']","['25', '10']"
709,17 finished all bursts,finished,17,CPU0,"['19', '18']","['2', '13']","[None, '21']","['25', '10']"
709,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['19', '18', '21']","['2', '13']","[None, None]","['25', '10']"
709,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['18', '21']","['2', '13']","['19', None]","['25', '10']"
709,18 dispatched to CPU1,dispatch_cpu,18,CPU1,['21'],"['2', '13']","['19', '18']","['25', '10']"
711,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['21', '19']","['2', '13']","[None, '18']","['25', '10']"
711,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['21', '19', '18']","['2', '13']","[None, None]","['25', '10']"
711,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['19', '18']","['2', '13']","['21', None]","['25', '10']"
711,19 dispatched to CPU1,dispatch_cpu,19,CPU1,['18'],"['2', '13']","['21', '19']","['25', '10']"
713,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['18', '21']","['2', '13']","[None, '19']","['25', '10']"
713,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['18', '21']","['2', '13', '19']","[None, None]","['25', '10']"
713,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['21'],"['2', '13', '19']","['18', None]","['25', '10']"
713,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['2', '13', '19']","['18', '21']","['25', '10']"
714,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,['18'],"['2', '13', '19']","[None, '21']","['25', '10']"
714,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['2', '13', '19']","['18', '21']","['25', '10']"
715,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,['21'],"['2', '13', '19']","['18', None]","['25', '10']"
715,10 finished I/O → ready queue,io_to_ready,10,IO1,"['21', '10']","['2', '13', '19']","['18', None]","['25', None]"
715,21 dispatched to CPU1,dispatch_cpu,21,CPU1,['10'],"['2', '13', '19']","['18', '21']","['25', None]"
715,2 dispatched to IO1,dispatch_io,2,IO1,['10'],"['13', '19']","['18', '21']","['25', '2']"
716,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['10', '18']","['13', '19']","[None, '21']","['25', '2']"
716,25 finished I/O → ready queue,io_to_ready,25,IO0,"['10', '18', '25']","['13', '19']","[None, '21']","[None, '2']"
716,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['18', '25']","['13', '19']","['10', '21']","[None, '2']"
716,13 dispatched to IO0,dispatch_io,13,IO0,"['18', '25']",['19'],"['10', '21']","['13', '2']"
717,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['18', '25']","['19', '21']","['10', None]","['13', '2']"
717,18 dispatched to CPU1,dispatch_cpu,18,CPU1,['25'],"['19', '21']","['10', '18']","['13', '2']"
718,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['25', '10']","['19', '21']","[None, '18']","['13', '2']"
718,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['10'],"['19', '21']","['25', '18']","['13', '2']"
719,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['10', '18']","['19', '21']","['25', None]","['13', '2']"
719,10 dispatched to CPU1,dispatch_cpu,10,CPU1,['18'],"['19', '21']","['25', '10']","['13', '2']"
720,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['18', '25']","['19', '21']","[None, '10']","['13', '2']"
720,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['25'],"['19', '21']","['18', '10']","['13', '2']"
721,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['25', '18']","['19', '21']","[None, '10']","['13', '2']"
721,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['25', '18', '10']","['19', '21']","[None, None]","['13', '2']"
721,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['18', '10']","['19', '21']","['25', None]","['13', '2']"
721,18 dispatched to CPU1,dispatch_cpu,18,CPU1,['10'],"['19', '21']","['25', '18']","['13', '2']"
723,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['10', '25']","['19', '21']","[None, '18']","['13', '2']"
723,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['10', '25', '18']","['19', '21']","[None, None]","['13', '2']"
723,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['25', '18']","['19', '21']","['10', None]","['13', '2']"
723,25 dispatched to CPU1,dispatch_cpu,25,CPU1,['18'],"['19', '21']","['10', '25']","['13', '2']"
725,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['18', '10']","['19', '21']","[None, '25']","['13', '2']"
725,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['18', '10', '25']","['19', '21']","[None, None]","['13', '2']"
725,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['10', '25']","['19', '21']","['18', None]","['13', '2']"
725,10 dispatched to CPU1,dispatch_cpu,10,CPU1,['25'],"['19', '21']","['18', '10']","['13', '2']"
727,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['25', '18']","['19', '21']","[None, '10']","['13', '2']"
727,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['25', '18', '10']","['19', '21']","[None, None]","['13', '2']"
727,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['18', '10']","['19', '21']","['25', None]","['13', '2']"
727,18 dispatched to CPU1,dispatch_cpu,18,CPU1,['10'],"['19', '21']","['25', '18']","['13', '2']"
729,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['10', '25']","['19', '21']","[None, '18']","['13', '2']"
729,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['10', '25', '18']","['19', '21']","[None, None]","['13', '2']"
729,13 finished I/O → ready queue,io_to_ready,13,IO0,"['10', '25', '18', '13']","['19', '21']","[None, None]","[None, '2']"
729,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['25', '18', '13']","['19', '21']","['10', None]","[None, '2']"
729,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['18', '13']","['19', '21']","['10', '25']","[None, '2']"
729,19 dispatched to IO0,dispatch_io,19,IO0,"['18', '13']",['21'],"['10', '25']","['19', '2']"
731,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['18', '13', '10']",['21'],"[None, '25']","['19', '2']"
731,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['18', '13', '10', '25']",['21'],"[None, None]","['19', '2']"
731,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['13', '10', '25']",['21'],"['18', None]","['19', '2']"
731,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['10', '25']",['21'],"['18', '13']","['19', '2']"
733,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['10', '25']","['21', '18']","[None, '13']","['19', '2']"
733,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['10', '25', '13']","['21', '18']","[None, None]","['19', '2']"
733,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['25', '13']","['21', '18']","['10', None]","['19', '2']"
733,25 dispatched to CPU1,dispatch_cpu,25,CPU1,['13'],"['21', '18']","['10', '25']","['19', '2']"
734,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['13', '25']","['21', '18']","['10', None]","['19', '2']"
734,13 dispatched to CPU1,dispatch_cpu,13,CPU1,['25'],"['21', '18']","['10', '13']","['19', '2']"
735,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['25', '10']","['21', '18']","[None, '13']","['19', '2']"
735,2 finished I/O → ready queue,io_to_ready,2,IO1,"['25', '10', '2']","['21', '18']","[None, '13']","['19', None]"
735,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['10', '2']","['21', '18']","['25', '13']","['19', None]"
735,21 dispatched to IO1,dispatch_io,21,IO1,"['10', '2']",['18'],"['25', '13']","['19', '21']"
736,13 finished all bursts,finished,13,CPU1,"['10', '2']",['18'],"['25', None]","['19', '21']"
736,10 dispatched to CPU1,dispatch_cpu,10,CPU1,['2'],['18'],"['25', '10']","['19', '21']"
737,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['2', '25']",['18'],"[None, '10']","['19', '21']"
737,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['25'],['18'],"['2', '10']","['19', '21']"
738,10 finished CPU → wait queue,cpu_to_io,10,CPU1,['25'],"['18', '10']","['2', None]","['19', '21']"
738,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['18', '10']","['2', '25']","['19', '21']"
739,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['18', '10']","[None, '25']","['19', '21']"
739,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['18', '10']","['2', '25']","['19', '21']"
740,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,['25'],"['18', '10']","['2', None]","['19', '21']"
740,19 finished all bursts,finished,19,IO0,['25'],"['18', '10']","['2', None]","[None, '21']"
740,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['18', '10']","['2', '25']","[None, '21']"
740,18 dispatched to IO0,dispatch_io,18,IO0,[],['10'],"['2', '25']","['18', '21']"
741,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],['10'],"[None, '25']","['18', '21']"
741,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],['10'],"['2', '25']","['18', '21']"
742,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,['25'],['10'],"['2', None]","['18', '21']"
742,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],['10'],"['2', '25']","['18', '21']"
743,2 finished all bursts,finished,2,CPU0,[],['10'],"[None, '25']","['18', '21']"
744,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,['25'],['10'],"[None, None]","['18', '21']"
744,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],['10'],"['25', None]","['18', '21']"
746,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],['10'],"[None, None]","['18', '21']"
746,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],['10'],"['25', None]","['18', '21']"
747,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],['10'],"[None, None]","['18', '21']"
747,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],['10'],"['25', None]","['18', '21']"
749,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],['10'],"[None, None]","['18', '21']"
749,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],['10'],"['25', None]","['18', '21']"
751,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],['10'],"[None, None]","['18', '21']"
751,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],['10'],"['25', None]","['18', '21']"
753,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],['10'],"[None, None]","['18', '21']"
753,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],['10'],"['25', None]","['18', '21']"
755,25 finished all bursts,finished,25,CPU0,[],['10'],"[None, None]","['18', '21']"
757,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],['10'],"[None, None]","[None, '21']"
757,21 finished I/O → ready queue,io_to_ready,21,IO1,"['18', '21']",['10'],"[None, None]","[None, None]"
757,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['21'],['10'],"['18', None]","[None, None]"
757,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],['10'],"['18', '21']","[None, None]"
757,10 dispatched to IO0,dispatch_io,10,IO0,[],[],"['18', '21']","['10', None]"
759,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],[],"[None, '21']","['10', None]"
759,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['18', '21']",[],"[None, None]","['10', None]"
759,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['21'],[],"['18', None]","['10', None]"
759,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],[],"['18', '21']","['10', None]"
761,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],[],"[None, '21']","['10', None]"
761,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['18', '21']",[],"[None, None]","['10', None]"
761,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['21'],[],"['18', None]","['10', None]"
761,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],[],"['18', '21']","['10', None]"
763,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],[],"[None, '21']","['10', None]"
763,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['18', '21']",[],"[None, None]","['10', None]"
763,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['21'],[],"['18', None]","['10', None]"
763,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],[],"['18', '21']","['10', None]"
765,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],[],"[None, '21']","['10', None]"
765,21 finished all bursts,finished,21,CPU1,['18'],[],"[None, None]","['10', None]"
765,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],[],"['18', None]","['10', None]"
767,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],[],"[None, None]","['10', None]"
767,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],[],"['18', None]","['10', None]"
769,18 finished CPU → wait queue,cpu_to_io,18,CPU0,[],['18'],"[None, None]","['10', None]"
769,18 dispatched to IO1,dispatch_io,18,IO1,[],[],"[None, None]","['10', '18']"
787,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],[],"[None, None]","[None, '18']"
787,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],[],"['10', None]","[None, '18']"
789,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],[],"[None, None]","[None, '18']"
789,18 finished all bursts,finished,18,IO1,['10'],[],"[None, None]","[None, None]"
789,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],[],"['10', None]","[None, None]"
791,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],[],"[None, None]","[None, None]"
791,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],[],"['10', None]","[None, None]"
793,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],[],"[None, None]","[None, None]"
793,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],[],"['10', None]","[None, None]"
795,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],[],"[None, None]","[None, None]"
795,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],[],"['10', None]","[None, None]"
796,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,['10'],[],"[None, None]","[None, None]"
796,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],[],"['10', None]","[None, None]"
798,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],[],"[None, None]","[None, None]"
798,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],[],"['10', None]","[None, None]"
799,10 finished all bursts,finished,10,CPU0,[],[],"[None, None]","[None, None]"
