Analysis & Elaboration report for aluTesting
Wed Feb 28 14:47:24 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "thirtyTwoBitRippleCarrySubtractor:U6|thirtyTwoBitRippleCarryAdder:U1"
  6. Port Connectivity Checks: "thirtyTwoBitRippleCarrySubtractor:U6"
  7. Port Connectivity Checks: "thirtyTwoBitRippleCarryAdder:U0"
  8. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                        ;
+------------------------------------+--------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Wed Feb 28 14:47:24 2018            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; aluTesting                                       ;
; Top-level Entity Name              ; ALU                                              ;
; Family                             ; Cyclone III                                      ;
; Total logic elements               ; N/A until Partition Merge                        ;
;     Total combinational functions  ; N/A until Partition Merge                        ;
;     Dedicated logic registers      ; N/A until Partition Merge                        ;
; Total registers                    ; N/A until Partition Merge                        ;
; Total pins                         ; N/A until Partition Merge                        ;
; Total virtual pins                 ; N/A until Partition Merge                        ;
; Total memory bits                  ; N/A until Partition Merge                        ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                        ;
; Total PLLs                         ; N/A until Partition Merge                        ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; ALU                ; aluTesting         ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "thirtyTwoBitRippleCarrySubtractor:U6|thirtyTwoBitRippleCarryAdder:U1"                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "thirtyTwoBitRippleCarrySubtractor:U6"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "thirtyTwoBitRippleCarryAdder:U0"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Elaboration
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Feb 28 14:47:01 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off aluTesting -c aluTesting --analysis_and_elaboration
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file alu_tb.vhd
    Info (12022): Found design unit 1: alu_tb-arc
    Info (12023): Found entity 1: alu_tb
Info (12021): Found 2 design units, including 1 entities, in source file thirtytwobitripplecarrysubtractor.vhd
    Info (12022): Found design unit 1: thirtyTwoBitRippleCarrySubtractor-behaviour
    Info (12023): Found entity 1: thirtyTwoBitRippleCarrySubtractor
Info (12021): Found 2 design units, including 1 entities, in source file thirtytwobitripplecarryadder.vhd
    Info (12022): Found design unit 1: thirtyTwoBitRippleCarryAdder-bdf_type
    Info (12023): Found entity 1: thirtyTwoBitRippleCarryAdder
Info (12021): Found 2 design units, including 1 entities, in source file shiftrotatecomponent.vhd
    Info (12022): Found design unit 1: shiftRotateComponent-behaviour
    Info (12023): Found entity 1: shiftRotateComponent
Info (12021): Found 2 design units, including 1 entities, in source file orgate.vhd
    Info (12022): Found design unit 1: orGate-behaviour
    Info (12023): Found entity 1: orGate
Info (12021): Found 2 design units, including 1 entities, in source file notgate.vhd
    Info (12022): Found design unit 1: notGate-behaviour
    Info (12023): Found entity 1: notGate
Info (12021): Found 2 design units, including 1 entities, in source file neggate.vhd
    Info (12022): Found design unit 1: negGate-behaviour
    Info (12023): Found entity 1: negGate
Info (12021): Found 2 design units, including 1 entities, in source file fulladder.vhd
    Info (12022): Found design unit 1: fullAdder-behaviour
    Info (12023): Found entity 1: fullAdder
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-behaviour
    Info (12023): Found entity 1: ALU
Info (12021): Found 2 design units, including 1 entities, in source file andgate.vhd
    Info (12022): Found design unit 1: andGate-behaviour
    Info (12023): Found entity 1: andGate
Info (12127): Elaborating entity "ALU" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at ALU.vhd(36): used explicit default value for signal "wastedCarryIn" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at ALU.vhd(36): object "wastedCarryOut" assigned a value but never read
Warning (10492): VHDL Process Statement warning at ALU.vhd(150): signal "addResult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(151): signal "subResult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(152): signal "addResult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(153): signal "subResult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(154): signal "shrResult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(155): signal "shraResult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(156): signal "shlResult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(157): signal "rorResult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(158): signal "rolResult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(159): signal "andResult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(160): signal "orResult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(161): signal "negResult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(162): signal "notResult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "thirtyTwoBitRippleCarryAdder" for hierarchy "thirtyTwoBitRippleCarryAdder:U0"
Info (12128): Elaborating entity "fullAdder" for hierarchy "thirtyTwoBitRippleCarryAdder:U0|fullAdder:U0"
Info (12128): Elaborating entity "andGate" for hierarchy "andGate:U1"
Warning (10492): VHDL Process Statement warning at andGate.vhd(17): signal "B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "orGate" for hierarchy "orGate:U2"
Warning (10492): VHDL Process Statement warning at orGate.vhd(17): signal "B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "notGate" for hierarchy "notGate:U3"
Info (12128): Elaborating entity "negGate" for hierarchy "negGate:U4"
Info (12128): Elaborating entity "shiftRotateComponent" for hierarchy "shiftRotateComponent:U5"
Info (12128): Elaborating entity "thirtyTwoBitRippleCarrySubtractor" for hierarchy "thirtyTwoBitRippleCarrySubtractor:U6"
Warning (10540): VHDL Signal Declaration warning at thirtyTwoBitRippleCarrySubtractor.vhd(19): used explicit default value for signal "increment" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at thirtyTwoBitRippleCarrySubtractor.vhd(20): object "wastedCarry" assigned a value but never read
Info: Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 508 megabytes
    Info: Processing ended: Wed Feb 28 14:47:24 2018
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:02


