=== Testbench: Insertion Sort ===
Input data: 
1 29 15 0 20 1 1 12 
Sorted output: 
0 1 1 1 12 15 20 29 
- tb_insertionSort.sv:79: Verilog $finish
