Vivado Simulator 2017.4
Time resolution is 1 ps
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 110393 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk142_1708 at time 110502 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk142_1708 at time 110503 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 120347 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[6]/TChk145_1711 at time 120364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk142_1708 at time 120365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk145_1711 at time 120416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1708 at time 120421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk142_1708 at time 120432 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk142_1708 at time 120501 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk145_1711 at time 120502 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk145_1711 at time 120503 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1708 at time 120521 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[2]/TChk145_1711 at time 120559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk142_1708 at time 130339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk145_1711 at time 130366 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk145_1711 at time 130377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk145_1711 at time 130408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk142_1708 at time 130416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1711 at time 130421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk145_1711 at time 130525 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk142_1708 at time 130527 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1711 at time 130545 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 140347 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[6]/TChk142_1708 at time 140364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk142_1708 at time 140384 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 140393 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1708 at time 140421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk142_1708 at time 140431 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk142_1708 at time 140501 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk142_1708 at time 140502 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk145_1711 at time 140503 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[2]/TChk142_1708 at time 140559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 150336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk142_1708 at time 150355 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1711 at time 150371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk145_1711 at time 150375 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk142_1708 at time 150380 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk145_1711 at time 150384 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1711 at time 150410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk142_1708 at time 150473 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk145_1711 at time 150502 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk142_1708 at time 150503 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[2]/TChk145_1711 at time 150559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1708 at time 160371 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 160393 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk145_1711 at time 160421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk145_1711 at time 160501 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk142_1708 at time 160502 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk142_1708 at time 170375 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk145_1711 at time 170405 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk145_1711 at time 170502 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[2]/TChk142_1708 at time 170559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[6]/TChk142_1708 at time 180364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk142_1708 at time 180408 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk142_1708 at time 180416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk145_1711 at time 180497 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk142_1708 at time 180525 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk145_1711 at time 180527 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk145_1711 at time 190339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 190347 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk145_1711 at time 190366 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk145_1711 at time 190386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk145_1711 at time 190408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1708 at time 190421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk142_1708 at time 190432 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk142_1708 at time 190497 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk145_1711 at time 190525 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk142_1708 at time 190527 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk142_1708 at time 200328 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk145_1711 at time 200365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk142_1708 at time 200375 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk142_1708 at time 200384 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 200393 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk145_1711 at time 200405 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk145_1711 at time 200420 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk145_1711 at time 200421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk142_1708 at time 200502 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk145_1711 at time 200503 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1708 at time 200521 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk145_1711 at time 210328 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 210336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk142_1708 at time 210355 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk142_1708 at time 210365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk145_1711 at time 210375 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk142_1708 at time 210405 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1711 at time 210410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 210415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk142_1708 at time 210421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk145_1711 at time 210495 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk142_1708 at time 210523 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk142_1708 at time 210525 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1711 at time 210543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk142_1708 at time 220328 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk145_1711 at time 220355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1711 at time 220371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk142_1708 at time 220375 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk145_1711 at time 220377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk145_1711 at time 220405 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 220415 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk142_1708 at time 220420 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk142_1708 at time 220495 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk142_1708 at time 230366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk145_1711 at time 230386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 230415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1708 at time 230421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk145_1711 at time 230495 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk145_1711 at time 230523 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk145_1711 at time 240339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[6]/TChk145_1711 at time 240364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1708 at time 240382 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk142_1708 at time 240386 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 240393 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk145_1711 at time 240432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk142_1708 at time 240473 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk145_1711 at time 240502 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[2]/TChk145_1711 at time 240559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk145_1711 at time 250366 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk142_1708 at time 250380 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk145_1711 at time 250384 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1711 at time 250421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk142_1708 at time 250432 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk145_1711 at time 250473 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk142_1708 at time 250501 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk142_1708 at time 250502 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk145_1711 at time 250503 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[2]/TChk142_1708 at time 250559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 260361 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk142_1708 at time 260384 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 260393 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk145_1711 at time 260400 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk142_1708 at time 260430 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk145_1711 at time 260445 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk145_1711 at time 260446 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk142_1708 at time 260473 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk145_1711 at time 260501 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk145_1711 at time 260502 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1708 at time 260521 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk142_1708 at time 270342 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 270350 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk142_1708 at time 270369 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk145_1711 at time 270377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1711 at time 270385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk142_1708 at time 270434 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk142_1708 at time 270528 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1711 at time 270546 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk145_1711 at time 280328 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk142_1708 at time 280365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk142_1708 at time 280375 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1708 at time 280410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 280415 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk145_1711 at time 280420 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk145_1711 at time 280495 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk142_1708 at time 280523 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk145_1711 at time 280525 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1708 at time 280543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk142_1708 at time 290339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[6]/TChk145_1711 at time 290364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk145_1711 at time 290365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1708 at time 290382 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk145_1711 at time 290384 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 290393 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk145_1711 at time 290416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1711 at time 290421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk142_1708 at time 290431 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk142_1708 at time 290473 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk145_1711 at time 290501 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk142_1708 at time 290502 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk142_1708 at time 290503 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1711 at time 290521 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[2]/TChk142_1708 at time 290559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk145_1711 at time 300328 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk142_1708 at time 300365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk142_1708 at time 300405 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1708 at time 300410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk145_1711 at time 300420 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk142_1708 at time 300421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk142_1708 at time 300501 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk145_1711 at time 300502 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk145_1711 at time 300503 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1708 at time 300521 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[2]/TChk145_1711 at time 300559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 310347 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[6]/TChk142_1708 at time 310364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[0]/TChk142_1708 at time 310373 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk145_1711 at time 310386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk145_1711 at time 310391 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk142_1708 at time 310406 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 310415 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk145_1711 at time 310416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1711 at time 310421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk142_1708 at time 310431 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk145_1711 at time 310523 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 320372 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk145_1711 at time 320391 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 320415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk145_1711 at time 320457 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk142_1708 at time 320525 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk142_1708 at time 330342 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[0]/TChk145_1711 at time 330373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk145_1711 at time 330384 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk142_1708 at time 330389 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk142_1708 at time 330391 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 330393 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk142_1708 at time 330501 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk142_1708 at time 330502 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk145_1711 at time 330503 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk145_1711 at time 340344 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[6]/TChk145_1711 at time 340369 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk142_1708 at time 340371 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk145_1711 at time 340377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1711 at time 340387 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk142_1708 at time 340409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk142_1708 at time 340421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1708 at time 340426 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk145_1711 at time 340436 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk142_1708 at time 340528 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1711 at time 340546 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk142_1708 at time 350328 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 350336 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1708 at time 350371 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk145_1711 at time 350375 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk142_1708 at time 350380 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk145_1711 at time 350406 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 350415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk142_1708 at time 350420 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk145_1711 at time 350495 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk145_1711 at time 350525 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1708 at time 350543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk145_1711 at time 360339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk145_1711 at time 360366 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1711 at time 360382 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk142_1708 at time 360386 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 360415 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1711 at time 360421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk142_1708 at time 370328 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk145_1711 at time 370365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1708 at time 370371 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk145_1711 at time 370375 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk142_1708 at time 370406 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 370415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk145_1711 at time 370420 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk145_1711 at time 370523 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[0]/TChk145_1711 at time 380365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[6]/TChk145_1711 at time 380367 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk142_1708 at time 380369 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk145_1711 at time 380384 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1711 at time 380385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 380393 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk142_1708 at time 380434 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk142_1708 at time 380473 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk145_1711 at time 380502 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk142_1708 at time 380503 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 390336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk145_1711 at time 390355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk142_1708 at time 390365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk142_1708 at time 390406 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 390415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk142_1708 at time 390421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk145_1711 at time 390525 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1711 at time 390543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk145_1711 at time 400328 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 400336 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1708 at time 400371 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk142_1708 at time 400375 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk145_1711 at time 400391 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 400415 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk145_1711 at time 400420 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk142_1708 at time 400523 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1708 at time 400543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk142_1708 at time 410328 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 410336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk142_1708 at time 410355 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1711 at time 410371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk142_1708 at time 410377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk145_1711 at time 410405 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk145_1711 at time 410421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk142_1708 at time 410502 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk142_1708 at time 410503 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1711 at time 410521 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[2]/TChk145_1711 at time 410559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 420336 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk145_1711 at time 420355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk145_1711 at time 420365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1708 at time 420371 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk142_1708 at time 420405 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk142_1708 at time 420420 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk142_1708 at time 420421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk145_1711 at time 420497 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk145_1711 at time 420525 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk145_1711 at time 420527 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1708 at time 420545 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 430352 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[6]/TChk145_1711 at time 430369 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk142_1708 at time 430371 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1711 at time 430387 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk145_1711 at time 430409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk142_1708 at time 430528 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk142_1708 at time 440383 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk142_1708 at time 440384 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk145_1711 at time 440391 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 440393 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk145_1711 at time 440502 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1711 at time 440521 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[2]/TChk142_1708 at time 440559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk145_1711 at time 450353 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk145_1711 at time 450365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk145_1711 at time 450380 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1708 at time 450396 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk142_1708 at time 450400 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 450415 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk145_1711 at time 450445 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk145_1711 at time 450446 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1708 at time 450543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk142_1708 at time 460339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[6]/TChk142_1708 at time 460364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk142_1708 at time 460365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk145_1711 at time 460386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk145_1711 at time 460406 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 460415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1708 at time 460421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk142_1708 at time 460431 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk142_1708 at time 460495 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 470336 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1711 at time 470371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk145_1711 at time 470377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 470415 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk145_1711 at time 480328 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk142_1708 at time 480355 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1708 at time 480371 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1711 at time 480410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk142_1708 at time 480421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk145_1711 at time 480473 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk142_1708 at time 480501 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk142_1708 at time 480502 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk145_1711 at time 480503 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[2]/TChk145_1711 at time 480559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk142_1708 at time 490339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 490347 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk142_1708 at time 490406 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 490415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1708 at time 490421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 500336 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1711 at time 500371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk142_1708 at time 500377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk145_1711 at time 500406 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 500415 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk145_1711 at time 500420 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk145_1711 at time 500421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk142_1708 at time 500495 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk145_1711 at time 500523 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk142_1708 at time 500525 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk145_1711 at time 510366 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk142_1708 at time 510384 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 510393 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1711 at time 510421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk142_1708 at time 510432 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk145_1711 at time 510502 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[2]/TChk145_1711 at time 510559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 520347 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1708 at time 520382 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk145_1711 at time 520406 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 520415 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk145_1711 at time 520432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk145_1711 at time 520495 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk145_1711 at time 530328 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 530336 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk145_1711 at time 530365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk142_1708 at time 530406 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 530415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk142_1708 at time 530421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk142_1708 at time 530495 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk142_1708 at time 530523 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1711 at time 530543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1711 at time 540371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk142_1708 at time 540375 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 540393 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk145_1711 at time 540405 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1708 at time 540410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk145_1711 at time 540473 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk145_1711 at time 540501 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk142_1708 at time 540502 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk145_1711 at time 540503 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1708 at time 540521 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk142_1708 at time 550365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1708 at time 550371 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk145_1711 at time 550375 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk142_1708 at time 550405 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk142_1708 at time 550473 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk145_1711 at time 550502 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk142_1708 at time 550503 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[2]/TChk142_1708 at time 550559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 560350 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk142_1708 at time 560369 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk145_1711 at time 560377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1711 at time 560385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk142_1708 at time 560389 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1711 at time 560424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk145_1711 at time 560435 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk145_1711 at time 560528 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk142_1708 at time 570339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 570347 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk142_1708 at time 570377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1708 at time 570382 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk145_1711 at time 570384 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk145_1711 at time 570386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 570393 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk145_1711 at time 570416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1708 at time 570421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk145_1711 at time 570473 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk142_1708 at time 570501 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk142_1708 at time 570502 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk142_1708 at time 570503 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1711 at time 570521 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[2]/TChk145_1711 at time 570559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk145_1711 at time 580328 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk145_1711 at time 580365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk142_1708 at time 580416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk142_1708 at time 580420 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk142_1708 at time 580421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk142_1708 at time 580505 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk142_1708 at time 590328 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 590336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk142_1708 at time 590365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1711 at time 590371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk142_1708 at time 590405 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1711 at time 590410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 590415 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk145_1711 at time 590495 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk145_1711 at time 590525 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk145_1711 at time 600342 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk145_1711 at time 600365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk145_1711 at time 600384 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1708 at time 600385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk142_1708 at time 600389 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk145_1711 at time 600419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk145_1711 at time 600434 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk145_1711 at time 600435 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk145_1711 at time 600501 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk145_1711 at time 600502 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk142_1708 at time 600503 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1708 at time 600521 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk142_1708 at time 610328 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk145_1711 at time 610355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1711 at time 610371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk145_1711 at time 610375 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk142_1708 at time 610408 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk142_1708 at time 610421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk142_1708 at time 610497 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk142_1708 at time 610525 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk145_1711 at time 610527 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 620350 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk142_1708 at time 620365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 620415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk142_1708 at time 620419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk142_1708 at time 620434 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk145_1711 at time 620435 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk145_1711 at time 620495 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk145_1711 at time 620523 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk142_1708 at time 620525 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1711 at time 620543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[6]/TChk142_1708 at time 630369 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk142_1708 at time 630371 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk145_1711 at time 630377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk145_1711 at time 630406 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 630415 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1708 at time 630426 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk142_1708 at time 630437 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 640350 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[6]/TChk145_1711 at time 640367 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk145_1711 at time 640369 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1708 at time 640385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk142_1708 at time 640406 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 640415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk145_1711 at time 640419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk142_1708 at time 640495 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1708 at time 640543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 650357 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[6]/TChk142_1708 at time 650374 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 650415 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk145_1711 at time 650441 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk145_1711 at time 650442 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk142_1708 at time 650523 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk145_1711 at time 650525 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk145_1711 at time 660339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 660347 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1711 at time 660382 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk142_1708 at time 660416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1711 at time 660421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk145_1711 at time 660473 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk142_1708 at time 660502 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[2]/TChk142_1708 at time 660559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk142_1708 at time 670328 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 670336 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk142_1708 at time 670355 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk142_1708 at time 670375 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk145_1711 at time 670405 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk142_1708 at time 670420 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk145_1711 at time 670501 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk145_1711 at time 670502 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[2]/TChk145_1711 at time 670559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk145_1711 at time 680375 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1708 at time 680410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk145_1711 at time 680420 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk142_1708 at time 680421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk142_1708 at time 680497 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk142_1708 at time 680525 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk142_1708 at time 680527 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk145_1711 at time 690344 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 690352 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk145_1711 at time 690384 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk142_1708 at time 690391 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk142_1708 at time 690421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1711 at time 690426 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk145_1711 at time 690437 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk145_1711 at time 690473 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk142_1708 at time 690502 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk145_1711 at time 690503 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[2]/TChk142_1708 at time 690559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk142_1708 at time 700328 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1708 at time 700371 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk145_1711 at time 700375 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk145_1711 at time 700405 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 700415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk142_1708 at time 700420 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk142_1708 at time 700495 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk145_1711 at time 700523 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1711 at time 700543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk145_1711 at time 710328 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 710336 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk145_1711 at time 710355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1711 at time 710371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[0]/TChk145_1711 at time 710373 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk142_1708 at time 710391 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk142_1708 at time 710405 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk142_1708 at time 710406 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 710415 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk145_1711 at time 710420 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk142_1708 at time 710523 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk142_1708 at time 710525 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1708 at time 710543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1708 at time 720371 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk145_1711 at time 720377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk145_1711 at time 720384 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 720393 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1708 at time 720410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk145_1711 at time 720473 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk145_1711 at time 720501 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk145_1711 at time 720502 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[2]/TChk145_1711 at time 720559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk142_1708 at time 730339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 730347 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[6]/TChk142_1708 at time 730364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk142_1708 at time 730366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk142_1708 at time 730386 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk145_1711 at time 730416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1711 at time 730421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk142_1708 at time 730431 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk142_1708 at time 730432 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk142_1708 at time 730473 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk142_1708 at time 730502 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[2]/TChk142_1708 at time 730559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk145_1711 at time 740355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk142_1708 at time 740365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1711 at time 740371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk142_1708 at time 740405 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk145_1711 at time 740420 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk145_1711 at time 740497 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk142_1708 at time 740525 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk145_1711 at time 740527 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 750359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk145_1711 at time 750365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk142_1708 at time 750384 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1708 at time 750433 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk142_1708 at time 750443 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk145_1711 at time 750501 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk145_1711 at time 750502 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1711 at time 750521 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 760352 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk145_1711 at time 760384 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk145_1711 at time 760391 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 760393 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk145_1711 at time 760421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk145_1711 at time 760436 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk145_1711 at time 760437 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk142_1708 at time 760501 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk142_1708 at time 760502 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk142_1708 at time 760503 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 770347 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk142_1708 at time 770380 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1708 at time 770382 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk142_1708 at time 770416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1711 at time 770421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1708 at time 770555 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk145_1711 at time 780339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 780347 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[6]/TChk142_1708 at time 780364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk145_1711 at time 780365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1711 at time 780382 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk142_1708 at time 780384 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1708 at time 780421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk142_1708 at time 780473 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk145_1711 at time 780501 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk145_1711 at time 780502 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1711 at time 780521 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[2]/TChk142_1708 at time 780559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 790336 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk142_1708 at time 790365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk145_1711 at time 790405 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 790415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk142_1708 at time 790420 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1708 at time 790543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk142_1708 at time 800328 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 800336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk142_1708 at time 800355 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk142_1708 at time 800375 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk145_1711 at time 800383 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk145_1711 at time 800409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk142_1708 at time 800421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk145_1711 at time 800528 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1711 at time 800546 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk145_1711 at time 810366 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1708 at time 810382 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk142_1708 at time 810408 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk142_1708 at time 810416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk145_1711 at time 810431 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk145_1711 at time 810432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk145_1711 at time 810497 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk142_1708 at time 810525 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk145_1711 at time 820344 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 820352 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk142_1708 at time 820365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk142_1708 at time 820371 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk145_1711 at time 820384 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1711 at time 820387 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk145_1711 at time 820391 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk142_1708 at time 820436 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk142_1708 at time 820437 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk145_1711 at time 820501 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk142_1708 at time 820502 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk142_1708 at time 820503 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1708 at time 820521 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[2]/TChk142_1708 at time 820559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 830359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk145_1711 at time 830377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk145_1711 at time 830378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1708 at time 830394 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk145_1711 at time 830443 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk142_1708 at time 830473 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk142_1708 at time 830501 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk145_1711 at time 830502 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk145_1711 at time 830503 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1711 at time 830521 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk142_1708 at time 840328 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1711 at time 840371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk142_1708 at time 840377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk145_1711 at time 840405 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1711 at time 840410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk145_1711 at time 840525 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk142_1708 at time 840527 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 850336 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk142_1708 at time 850355 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk142_1708 at time 850375 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk142_1708 at time 850384 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 850393 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk142_1708 at time 850405 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1708 at time 850410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk142_1708 at time 850420 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk145_1711 at time 850473 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk142_1708 at time 850502 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1708 at time 850521 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 860336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk145_1711 at time 860355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1708 at time 860371 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk145_1711 at time 860408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk145_1711 at time 860420 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk142_1708 at time 860525 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk145_1711 at time 860527 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1711 at time 860545 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk142_1708 at time 870355 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk145_1711 at time 870405 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk142_1708 at time 870406 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 870415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk145_1711 at time 870421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk145_1711 at time 870523 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1708 at time 870543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk145_1711 at time 880356 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 880364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk145_1711 at time 880365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk145_1711 at time 880384 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 880393 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1711 at time 880399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk142_1708 at time 880433 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1711 at time 880438 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk142_1708 at time 880448 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk145_1711 at time 880502 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk142_1708 at time 880503 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 890336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1708 at time 890371 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk145_1711 at time 890375 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk145_1711 at time 890420 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk142_1708 at time 890473 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk142_1708 at time 890502 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk145_1711 at time 890503 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[2]/TChk145_1711 at time 890559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 900350 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk142_1708 at time 900365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk145_1711 at time 900369 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk142_1708 at time 900384 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1711 at time 900385 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 900393 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk145_1711 at time 900419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk142_1708 at time 900434 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk145_1711 at time 900502 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk145_1711 at time 910365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[6]/TChk145_1711 at time 910367 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk142_1708 at time 910369 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1708 at time 910385 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk142_1708 at time 910389 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk145_1711 at time 910408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk142_1708 at time 910419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk145_1711 at time 910434 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk142_1708 at time 910435 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk142_1708 at time 910525 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk142_1708 at time 910527 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1711 at time 910545 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk142_1708 at time 920328 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 920336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1711 at time 920371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk142_1708 at time 920380 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 920393 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk145_1711 at time 920405 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1708 at time 920410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk142_1708 at time 920420 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk145_1711 at time 920501 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk142_1708 at time 920502 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1708 at time 920521 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 930347 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[6]/TChk142_1708 at time 930364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk145_1711 at time 930366 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk142_1708 at time 930384 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 930393 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk142_1708 at time 930416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk145_1711 at time 930432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk145_1711 at time 930473 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk142_1708 at time 930501 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk145_1711 at time 930502 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1711 at time 930521 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk145_1711 at time 940328 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk145_1711 at time 940375 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1711 at time 940410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1708 at time 940555 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 950347 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[0]/TChk142_1708 at time 950365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk142_1708 at time 950366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1708 at time 950382 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk145_1711 at time 950416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk145_1711 at time 950431 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk142_1708 at time 950432 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk145_1711 at time 950525 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 960357 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk145_1711 at time 960365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[6]/TChk145_1711 at time 960374 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk145_1711 at time 960376 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 960415 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk142_1708 at time 960426 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1708 at time 960431 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk142_1708 at time 960495 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk142_1708 at time 960523 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk145_1711 at time 960525 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1711 at time 960543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk142_1708 at time 970339 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[6]/TChk142_1708 at time 970364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk142_1708 at time 970365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk142_1708 at time 970366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk145_1711 at time 970406 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 970415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1711 at time 970421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk145_1711 at time 970432 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk145_1711 at time 970523 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1708 at time 970543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk145_1711 at time 980339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 980347 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk145_1711 at time 980366 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk142_1708 at time 980406 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 980415 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1708 at time 980421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk142_1708 at time 980431 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk142_1708 at time 980432 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk145_1711 at time 980495 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk142_1708 at time 980525 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk142_1708 at time 990328 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 990336 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk142_1708 at time 990375 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk145_1711 at time 990377 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk145_1711 at time 990405 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk145_1711 at time 990406 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 990415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk142_1708 at time 990495 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk145_1711 at time 1000328 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 1000336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk142_1708 at time 1000355 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk142_1708 at time 1000384 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 1000393 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk142_1708 at time 1000405 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1711 at time 1000410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk145_1711 at time 1000420 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk145_1711 at time 1000473 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk142_1708 at time 1000502 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1711 at time 1000521 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[2]/TChk145_1711 at time 1000559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk142_1708 at time 1010328 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 1010336 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk145_1711 at time 1010355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1711 at time 1010371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk145_1711 at time 1010405 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1708 at time 1010410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk145_1711 at time 1010421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk145_1711 at time 1010502 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1708 at time 1010521 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[2]/TChk142_1708 at time 1010559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 1020336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk142_1708 at time 1020355 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1708 at time 1020371 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk145_1711 at time 1020384 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk142_1708 at time 1020405 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1711 at time 1020410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk142_1708 at time 1020421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk142_1708 at time 1020473 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk142_1708 at time 1020502 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk145_1711 at time 1020503 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[2]/TChk145_1711 at time 1020559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 1030350 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[6]/TChk142_1708 at time 1030367 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1708 at time 1030424 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk145_1711 at time 1030435 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk142_1708 at time 1030525 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1711 at time 1030545 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1711 at time 1040371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[5]/TChk142_1708 at time 1040384 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 1040393 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk145_1711 at time 1040405 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk145_1711 at time 1040473 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk145_1711 at time 1040502 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk142_1708 at time 1040503 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1708 at time 1040521 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk145_1711 at time 1050339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 1050347 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[6]/TChk142_1708 at time 1050364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk145_1711 at time 1050366 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1711 at time 1050421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk142_1708 at time 1050431 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk142_1708 at time 1050432 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[0]/TChk142_1708 at time 1050502 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1711 at time 1050521 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[6]/TChk145_1711 at time 1060374 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk142_1708 at time 1060376 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1708 at time 1060392 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 1060415 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk145_1711 at time 1060441 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk145_1711 at time 1060442 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk145_1711 at time 1060525 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk142_1708 at time 1070336 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk145_1711 at time 1070355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1711 at time 1070371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[5]/TChk145_1711 at time 1070375 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk142_1708 at time 1070405 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk142_1708 at time 1070415 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk142_1708 at time 1070420 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk142_1708 at time 1070421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk142_1708 at time 1070525 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[31]/TChk142_1708 at time 1080328 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[8]/TChk145_1711 at time 1080336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk142_1708 at time 1080355 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[4]/TChk145_1711 at time 1080405 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1708 at time 1080410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[17]/TChk145_1711 at time 1080420 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk142_1708 at time 1080497 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk145_1711 at time 1080525 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[1]/TChk145_1711 at time 1080527 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[7]/TChk145_1711 at time 1090355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1708 at time 1090371 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[5]/TChk142_1708 at time 1090377 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[3]/TChk145_1711 at time 1090415 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[16]/TChk145_1711 at time 1090421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[6]/TChk145_1711 at time 1090495 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[4]/TChk142_1708 at time 1090523 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
