/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module fghij_flat(ACC2DIVLO_0, ACC2DIVLO_1, ACC2DIVLO_2, ACC2DIVLO_3, ACC2DIVLO_4, ACC2DIVLO_5, ACC2DIVLO_6, ACC2DIVLO_7, ACC2DIVLO_8, ACC2DIVLO_9, ACC2DIVLO_10, ACC2DIVLO_11, ACC2DIVLO_12, ACC2DIVLO_13, ACC2DIVLO_14, ACC2DIVLO_15, ACC2DIVLO_16, ACC2DIVLO_17, ACC2DIVLO_18, ACC2DIVLO_19, ACC2DIVLO_20
, ACC2DIVLO_21, ACC2DIVLO_22, ACC2DIVLO_23, ACC2DIVLO_24, ACC2DIVLO_25, ACC2DIVLO_26, ACC2DIVLO_27, ACC2DIVLO_28, ACC2DIVLO_29, ACC2DIVLO_30, ACC2DIVLO_31, ACC2SrcA_C_0, ACC2SrcA_C_1, ACC2SrcA_C_2, ACC2SrcA_C_3, ACC2SrcA_C_4, ACC2SrcA_C_5, ACC2SrcA_C_6, ACC2SrcA_C_7, ACC2SrcA_C_8, ACC2SrcA_C_9
, ACC2SrcA_C_10, ACC2SrcA_C_11, ACC2SrcA_C_12, ACC2SrcA_C_13, ACC2SrcA_C_14, ACC2SrcA_C_15, ACC2SrcA_C_16, ACC2SrcA_C_17, ACC2SrcA_C_18, ACC2SrcA_C_19, ACC2SrcA_C_20, ACC2SrcA_C_21, ACC2SrcA_C_22, ACC2SrcA_C_23, ACC2SrcA_C_24, ACC2SrcA_C_25, ACC2SrcA_C_26, ACC2SrcA_C_27, ACC2SrcA_C_28, ACC2SrcA_C_29, ACC2SrcA_C_30
, ACC2SrcA_C_31, ACC2SrcA_C_32, ACC2SrcA_C_33, ACC2SrcA_C_34, ACC2SrcA_C_35, ACC2SrcA_C_36, ACC2SrcA_C_37, ACC2SrcA_C_38, ACC2SrcA_C_39, ACC2SrcB_C_0, ACC2SrcB_C_1, ACC2SrcB_C_2, ACC2SrcB_C_3, ACC2SrcB_C_4, ACC2SrcB_C_5, ACC2SrcB_C_6, ACC2SrcB_C_7, ACC2SrcB_C_8, ACC2SrcB_C_9, ACC2SrcB_C_10, ACC2SrcB_C_11
, ACC2SrcB_C_12, ACC2SrcB_C_13, ACC2SrcB_C_14, ACC2SrcB_C_15, ACC2SrcB_C_16, ACC2SrcB_C_17, ACC2SrcB_C_18, ACC2SrcB_C_19, ACC2SrcB_C_20, ACC2SrcB_C_21, ACC2SrcB_C_22, ACC2SrcB_C_23, ACC2SrcB_C_24, ACC2SrcB_C_25, ACC2SrcB_C_26, ACC2SrcB_C_27, ACC2SrcB_C_28, ACC2SrcB_C_29, ACC2SrcB_C_30, ACC2SrcB_C_31, ACC2SrcB_C_32
, ACC2SrcB_C_33, ACC2SrcB_C_34, ACC2SrcB_C_35, ACC2SrcB_C_36, ACC2SrcB_C_37, ACC2SrcB_C_38, ACC2SrcB_C_39, ACC2RES_E_0, ACC2RES_E_1, ACC2RES_E_2, ACC2RES_E_3, ACC2RES_E_4, ACC2RES_E_5, ACC2RES_E_6, ACC2RES_E_7, ACC2RES_E_8, ACC2RES_E_9, ACC2RES_E_10, ACC2RES_E_11, ACC2RES_E_12, ACC2RES_E_13
, ACC2RES_E_14, ACC2RES_E_15, ACC2RES_E_16, ACC2RES_E_17, ACC2RES_E_18, ACC2RES_E_19, ACC2RES_E_20, ACC2RES_E_21, ACC2RES_E_22, ACC2RES_E_23, ACC2RES_E_24, ACC2RES_E_25, ACC2RES_E_26, ACC2RES_E_27, ACC2RES_E_28, ACC2RES_E_29, ACC2RES_E_30, ACC2RES_E_31, CLK, RESET_D1_R_N, RESET_DIS
, DDATAHI_0, DDATAHI_1, DDATAHI_2, DDATAHI_3, DDATAHI_4, DDATAHI_5, DDATAHI_6, DDATAHI_7, DDATAHI_8, DDATAHI_9, DDATAHI_10, DDATAHI_11, DDATAHI_12, DDATAHI_13, DDATAHI_14, DDATAHI_15, DDATAHI_16, DDATAHI_17, DDATAHI_18, DDATAHI_19, DDATAHI_20
, DDATAHI_21, DDATAHI_22, DDATAHI_23, DDATAHI_24, DDATAHI_25, DDATAHI_26, DDATAHI_27, DDATAHI_28, DDATAHI_29, DDATAHI_30, DDATAHI_31, DDATAHI_32, DDATAHI_33, DDATAHI_34, DDATAHI_35, DDATAHI_36, DDATAHI_37, DDATAHI_38, DDATAHI_39, Res2HI_0, Res2HI_1
, Res2HI_2, Res2HI_3, Res2HI_4, Res2HI_5, Res2HI_6, Res2HI_7, Res2HI_8, Res2HI_9, Res2HI_10, Res2HI_11, Res2HI_12, Res2HI_13, Res2HI_14, Res2HI_15, Res2HI_16, Res2HI_17, Res2HI_18, Res2HI_19, Res2HI_20, Res2HI_21, Res2HI_22
, Res2HI_23, Res2HI_24, Res2HI_25, Res2HI_26, Res2HI_27, Res2HI_28, Res2HI_29, Res2HI_30, Res2HI_31, Res2HI_32, Res2HI_33, Res2HI_34, Res2HI_35, Res2HI_36, Res2HI_37, Res2HI_38, Res2HI_39, DDATALO_0, DDATALO_1, DDATALO_2, DDATALO_3
, DDATALO_4, DDATALO_5, DDATALO_6, DDATALO_7, DDATALO_8, DDATALO_9, DDATALO_10, DDATALO_11, DDATALO_12, DDATALO_13, DDATALO_14, DDATALO_15, DDATALO_16, DDATALO_17, DDATALO_18, DDATALO_19, DDATALO_20, DDATALO_21, DDATALO_22, DDATALO_23, DDATALO_24
, DDATALO_25, DDATALO_26, DDATALO_27, DDATALO_28, DDATALO_29, DDATALO_30, DDATALO_31, DDATALO_32, DDATALO_33, DDATALO_34, DDATALO_35, DDATALO_36, DDATALO_37, DDATALO_38, DDATALO_39, Res2LO_0, Res2LO_1, Res2LO_2, Res2LO_3, Res2LO_4, Res2LO_5
, Res2LO_6, Res2LO_7, Res2LO_8, Res2LO_9, Res2LO_10, Res2LO_11, Res2LO_12, Res2LO_13, Res2LO_14, Res2LO_15, Res2LO_16, Res2LO_17, Res2LO_18, Res2LO_19, Res2LO_20, Res2LO_21, Res2LO_22, Res2LO_23, Res2LO_24, Res2LO_25, Res2LO_26
, Res2LO_27, Res2LO_28, Res2LO_29, Res2LO_30, Res2LO_31, Res2LO_32, Res2LO_33, Res2LO_34, Res2LO_35, Res2LO_36, Res2LO_37, Res2LO_38, Res2LO_39, Dest_Acc_0, Dest_Acc_1, Dest_Acc_2, Dest_Acc_3, SrcA_C_R_0, SrcA_C_R_1, SrcA_C_R_2, SrcA_C_R_3
, SrcB_C_R_0, SrcB_C_R_1, SrcB_C_R_2, SrcB_C_R_3, DivDest_C1_0, DivDest_C1_1, DivDest_C1_2, DivDest_C1_3, DivDest_C2_0, DivDest_C2_1, DivDest_C2_2, DivDest_C2_3, Res_E_R_C0_0, Res_E_R_C0_1, Res_E_R_C0_2, Res_E_R_C0_3, Res_E_R_C1_2, Res_E_R_C1_3, ResSh_E_R_C0_0, ResSh_E_R_C0_1, ResSh_E_R_C0_2
, ResSh_E_R_C0_3, ResSh_E_R_C1_0, ResSh_E_R_C1_1, ResSh_E_R_C1_2, ResSh_E_R_C1_3, Rhold, Xcpn);
  output ACC2DIVLO_0;
  wire ACC2DIVLO_0;
  output ACC2DIVLO_1;
  wire ACC2DIVLO_1;
  output ACC2DIVLO_2;
  wire ACC2DIVLO_2;
  output ACC2DIVLO_3;
  wire ACC2DIVLO_3;
  output ACC2DIVLO_4;
  wire ACC2DIVLO_4;
  output ACC2DIVLO_5;
  wire ACC2DIVLO_5;
  output ACC2DIVLO_6;
  wire ACC2DIVLO_6;
  output ACC2DIVLO_7;
  wire ACC2DIVLO_7;
  output ACC2DIVLO_8;
  wire ACC2DIVLO_8;
  output ACC2DIVLO_9;
  wire ACC2DIVLO_9;
  output ACC2DIVLO_10;
  wire ACC2DIVLO_10;
  output ACC2DIVLO_11;
  wire ACC2DIVLO_11;
  output ACC2DIVLO_12;
  wire ACC2DIVLO_12;
  output ACC2DIVLO_13;
  wire ACC2DIVLO_13;
  output ACC2DIVLO_14;
  wire ACC2DIVLO_14;
  output ACC2DIVLO_15;
  wire ACC2DIVLO_15;
  output ACC2DIVLO_16;
  wire ACC2DIVLO_16;
  output ACC2DIVLO_17;
  wire ACC2DIVLO_17;
  output ACC2DIVLO_18;
  wire ACC2DIVLO_18;
  output ACC2DIVLO_19;
  wire ACC2DIVLO_19;
  output ACC2DIVLO_20;
  wire ACC2DIVLO_20;
  output ACC2DIVLO_21;
  wire ACC2DIVLO_21;
  output ACC2DIVLO_22;
  wire ACC2DIVLO_22;
  output ACC2DIVLO_23;
  wire ACC2DIVLO_23;
  output ACC2DIVLO_24;
  wire ACC2DIVLO_24;
  output ACC2DIVLO_25;
  wire ACC2DIVLO_25;
  output ACC2DIVLO_26;
  wire ACC2DIVLO_26;
  output ACC2DIVLO_27;
  wire ACC2DIVLO_27;
  output ACC2DIVLO_28;
  wire ACC2DIVLO_28;
  output ACC2DIVLO_29;
  wire ACC2DIVLO_29;
  output ACC2DIVLO_30;
  wire ACC2DIVLO_30;
  output ACC2DIVLO_31;
  wire ACC2DIVLO_31;
  output ACC2SrcA_C_0;
  wire ACC2SrcA_C_0;
  output ACC2SrcA_C_1;
  wire ACC2SrcA_C_1;
  output ACC2SrcA_C_2;
  wire ACC2SrcA_C_2;
  output ACC2SrcA_C_3;
  wire ACC2SrcA_C_3;
  output ACC2SrcA_C_4;
  wire ACC2SrcA_C_4;
  output ACC2SrcA_C_5;
  wire ACC2SrcA_C_5;
  output ACC2SrcA_C_6;
  wire ACC2SrcA_C_6;
  output ACC2SrcA_C_7;
  wire ACC2SrcA_C_7;
  output ACC2SrcA_C_8;
  wire ACC2SrcA_C_8;
  output ACC2SrcA_C_9;
  wire ACC2SrcA_C_9;
  output ACC2SrcA_C_10;
  wire ACC2SrcA_C_10;
  output ACC2SrcA_C_11;
  wire ACC2SrcA_C_11;
  output ACC2SrcA_C_12;
  wire ACC2SrcA_C_12;
  output ACC2SrcA_C_13;
  wire ACC2SrcA_C_13;
  output ACC2SrcA_C_14;
  wire ACC2SrcA_C_14;
  output ACC2SrcA_C_15;
  wire ACC2SrcA_C_15;
  output ACC2SrcA_C_16;
  wire ACC2SrcA_C_16;
  output ACC2SrcA_C_17;
  wire ACC2SrcA_C_17;
  output ACC2SrcA_C_18;
  wire ACC2SrcA_C_18;
  output ACC2SrcA_C_19;
  wire ACC2SrcA_C_19;
  output ACC2SrcA_C_20;
  wire ACC2SrcA_C_20;
  output ACC2SrcA_C_21;
  wire ACC2SrcA_C_21;
  output ACC2SrcA_C_22;
  wire ACC2SrcA_C_22;
  output ACC2SrcA_C_23;
  wire ACC2SrcA_C_23;
  output ACC2SrcA_C_24;
  wire ACC2SrcA_C_24;
  output ACC2SrcA_C_25;
  wire ACC2SrcA_C_25;
  output ACC2SrcA_C_26;
  wire ACC2SrcA_C_26;
  output ACC2SrcA_C_27;
  wire ACC2SrcA_C_27;
  output ACC2SrcA_C_28;
  wire ACC2SrcA_C_28;
  output ACC2SrcA_C_29;
  wire ACC2SrcA_C_29;
  output ACC2SrcA_C_30;
  wire ACC2SrcA_C_30;
  output ACC2SrcA_C_31;
  wire ACC2SrcA_C_31;
  output ACC2SrcA_C_32;
  wire ACC2SrcA_C_32;
  output ACC2SrcA_C_33;
  wire ACC2SrcA_C_33;
  output ACC2SrcA_C_34;
  wire ACC2SrcA_C_34;
  output ACC2SrcA_C_35;
  wire ACC2SrcA_C_35;
  output ACC2SrcA_C_36;
  wire ACC2SrcA_C_36;
  output ACC2SrcA_C_37;
  wire ACC2SrcA_C_37;
  output ACC2SrcA_C_38;
  wire ACC2SrcA_C_38;
  output ACC2SrcA_C_39;
  wire ACC2SrcA_C_39;
  output ACC2SrcB_C_0;
  wire ACC2SrcB_C_0;
  output ACC2SrcB_C_1;
  wire ACC2SrcB_C_1;
  output ACC2SrcB_C_2;
  wire ACC2SrcB_C_2;
  output ACC2SrcB_C_3;
  wire ACC2SrcB_C_3;
  output ACC2SrcB_C_4;
  wire ACC2SrcB_C_4;
  output ACC2SrcB_C_5;
  wire ACC2SrcB_C_5;
  output ACC2SrcB_C_6;
  wire ACC2SrcB_C_6;
  output ACC2SrcB_C_7;
  wire ACC2SrcB_C_7;
  output ACC2SrcB_C_8;
  wire ACC2SrcB_C_8;
  output ACC2SrcB_C_9;
  wire ACC2SrcB_C_9;
  output ACC2SrcB_C_10;
  wire ACC2SrcB_C_10;
  output ACC2SrcB_C_11;
  wire ACC2SrcB_C_11;
  output ACC2SrcB_C_12;
  wire ACC2SrcB_C_12;
  output ACC2SrcB_C_13;
  wire ACC2SrcB_C_13;
  output ACC2SrcB_C_14;
  wire ACC2SrcB_C_14;
  output ACC2SrcB_C_15;
  wire ACC2SrcB_C_15;
  output ACC2SrcB_C_16;
  wire ACC2SrcB_C_16;
  output ACC2SrcB_C_17;
  wire ACC2SrcB_C_17;
  output ACC2SrcB_C_18;
  wire ACC2SrcB_C_18;
  output ACC2SrcB_C_19;
  wire ACC2SrcB_C_19;
  output ACC2SrcB_C_20;
  wire ACC2SrcB_C_20;
  output ACC2SrcB_C_21;
  wire ACC2SrcB_C_21;
  output ACC2SrcB_C_22;
  wire ACC2SrcB_C_22;
  output ACC2SrcB_C_23;
  wire ACC2SrcB_C_23;
  output ACC2SrcB_C_24;
  wire ACC2SrcB_C_24;
  output ACC2SrcB_C_25;
  wire ACC2SrcB_C_25;
  output ACC2SrcB_C_26;
  wire ACC2SrcB_C_26;
  output ACC2SrcB_C_27;
  wire ACC2SrcB_C_27;
  output ACC2SrcB_C_28;
  wire ACC2SrcB_C_28;
  output ACC2SrcB_C_29;
  wire ACC2SrcB_C_29;
  output ACC2SrcB_C_30;
  wire ACC2SrcB_C_30;
  output ACC2SrcB_C_31;
  wire ACC2SrcB_C_31;
  output ACC2SrcB_C_32;
  wire ACC2SrcB_C_32;
  output ACC2SrcB_C_33;
  wire ACC2SrcB_C_33;
  output ACC2SrcB_C_34;
  wire ACC2SrcB_C_34;
  output ACC2SrcB_C_35;
  wire ACC2SrcB_C_35;
  output ACC2SrcB_C_36;
  wire ACC2SrcB_C_36;
  output ACC2SrcB_C_37;
  wire ACC2SrcB_C_37;
  output ACC2SrcB_C_38;
  wire ACC2SrcB_C_38;
  output ACC2SrcB_C_39;
  wire ACC2SrcB_C_39;
  output ACC2RES_E_0;
  wire ACC2RES_E_0;
  output ACC2RES_E_1;
  wire ACC2RES_E_1;
  output ACC2RES_E_2;
  wire ACC2RES_E_2;
  output ACC2RES_E_3;
  wire ACC2RES_E_3;
  output ACC2RES_E_4;
  wire ACC2RES_E_4;
  output ACC2RES_E_5;
  wire ACC2RES_E_5;
  output ACC2RES_E_6;
  wire ACC2RES_E_6;
  output ACC2RES_E_7;
  wire ACC2RES_E_7;
  output ACC2RES_E_8;
  wire ACC2RES_E_8;
  output ACC2RES_E_9;
  wire ACC2RES_E_9;
  output ACC2RES_E_10;
  wire ACC2RES_E_10;
  output ACC2RES_E_11;
  wire ACC2RES_E_11;
  output ACC2RES_E_12;
  wire ACC2RES_E_12;
  output ACC2RES_E_13;
  wire ACC2RES_E_13;
  output ACC2RES_E_14;
  wire ACC2RES_E_14;
  output ACC2RES_E_15;
  wire ACC2RES_E_15;
  output ACC2RES_E_16;
  wire ACC2RES_E_16;
  output ACC2RES_E_17;
  wire ACC2RES_E_17;
  output ACC2RES_E_18;
  wire ACC2RES_E_18;
  output ACC2RES_E_19;
  wire ACC2RES_E_19;
  output ACC2RES_E_20;
  wire ACC2RES_E_20;
  output ACC2RES_E_21;
  wire ACC2RES_E_21;
  output ACC2RES_E_22;
  wire ACC2RES_E_22;
  output ACC2RES_E_23;
  wire ACC2RES_E_23;
  output ACC2RES_E_24;
  wire ACC2RES_E_24;
  output ACC2RES_E_25;
  wire ACC2RES_E_25;
  output ACC2RES_E_26;
  wire ACC2RES_E_26;
  output ACC2RES_E_27;
  wire ACC2RES_E_27;
  output ACC2RES_E_28;
  wire ACC2RES_E_28;
  output ACC2RES_E_29;
  wire ACC2RES_E_29;
  output ACC2RES_E_30;
  wire ACC2RES_E_30;
  output ACC2RES_E_31;
  wire ACC2RES_E_31;
  input CLK;
  wire CLK;
  input RESET_D1_R_N;
  wire RESET_D1_R_N;
  input RESET_DIS;
  wire RESET_DIS;
  input DDATAHI_0;
  wire DDATAHI_0;
  input DDATAHI_1;
  wire DDATAHI_1;
  input DDATAHI_2;
  wire DDATAHI_2;
  input DDATAHI_3;
  wire DDATAHI_3;
  input DDATAHI_4;
  wire DDATAHI_4;
  input DDATAHI_5;
  wire DDATAHI_5;
  input DDATAHI_6;
  wire DDATAHI_6;
  input DDATAHI_7;
  wire DDATAHI_7;
  input DDATAHI_8;
  wire DDATAHI_8;
  input DDATAHI_9;
  wire DDATAHI_9;
  input DDATAHI_10;
  wire DDATAHI_10;
  input DDATAHI_11;
  wire DDATAHI_11;
  input DDATAHI_12;
  wire DDATAHI_12;
  input DDATAHI_13;
  wire DDATAHI_13;
  input DDATAHI_14;
  wire DDATAHI_14;
  input DDATAHI_15;
  wire DDATAHI_15;
  input DDATAHI_16;
  wire DDATAHI_16;
  input DDATAHI_17;
  wire DDATAHI_17;
  input DDATAHI_18;
  wire DDATAHI_18;
  input DDATAHI_19;
  wire DDATAHI_19;
  input DDATAHI_20;
  wire DDATAHI_20;
  input DDATAHI_21;
  wire DDATAHI_21;
  input DDATAHI_22;
  wire DDATAHI_22;
  input DDATAHI_23;
  wire DDATAHI_23;
  input DDATAHI_24;
  wire DDATAHI_24;
  input DDATAHI_25;
  wire DDATAHI_25;
  input DDATAHI_26;
  wire DDATAHI_26;
  input DDATAHI_27;
  wire DDATAHI_27;
  input DDATAHI_28;
  wire DDATAHI_28;
  input DDATAHI_29;
  wire DDATAHI_29;
  input DDATAHI_30;
  wire DDATAHI_30;
  input DDATAHI_31;
  wire DDATAHI_31;
  input DDATAHI_32;
  wire DDATAHI_32;
  input DDATAHI_33;
  wire DDATAHI_33;
  input DDATAHI_34;
  wire DDATAHI_34;
  input DDATAHI_35;
  wire DDATAHI_35;
  input DDATAHI_36;
  wire DDATAHI_36;
  input DDATAHI_37;
  wire DDATAHI_37;
  input DDATAHI_38;
  wire DDATAHI_38;
  input DDATAHI_39;
  wire DDATAHI_39;
  input Res2HI_0;
  wire Res2HI_0;
  input Res2HI_1;
  wire Res2HI_1;
  input Res2HI_2;
  wire Res2HI_2;
  input Res2HI_3;
  wire Res2HI_3;
  input Res2HI_4;
  wire Res2HI_4;
  input Res2HI_5;
  wire Res2HI_5;
  input Res2HI_6;
  wire Res2HI_6;
  input Res2HI_7;
  wire Res2HI_7;
  input Res2HI_8;
  wire Res2HI_8;
  input Res2HI_9;
  wire Res2HI_9;
  input Res2HI_10;
  wire Res2HI_10;
  input Res2HI_11;
  wire Res2HI_11;
  input Res2HI_12;
  wire Res2HI_12;
  input Res2HI_13;
  wire Res2HI_13;
  input Res2HI_14;
  wire Res2HI_14;
  input Res2HI_15;
  wire Res2HI_15;
  input Res2HI_16;
  wire Res2HI_16;
  input Res2HI_17;
  wire Res2HI_17;
  input Res2HI_18;
  wire Res2HI_18;
  input Res2HI_19;
  wire Res2HI_19;
  input Res2HI_20;
  wire Res2HI_20;
  input Res2HI_21;
  wire Res2HI_21;
  input Res2HI_22;
  wire Res2HI_22;
  input Res2HI_23;
  wire Res2HI_23;
  input Res2HI_24;
  wire Res2HI_24;
  input Res2HI_25;
  wire Res2HI_25;
  input Res2HI_26;
  wire Res2HI_26;
  input Res2HI_27;
  wire Res2HI_27;
  input Res2HI_28;
  wire Res2HI_28;
  input Res2HI_29;
  wire Res2HI_29;
  input Res2HI_30;
  wire Res2HI_30;
  input Res2HI_31;
  wire Res2HI_31;
  input Res2HI_32;
  wire Res2HI_32;
  input Res2HI_33;
  wire Res2HI_33;
  input Res2HI_34;
  wire Res2HI_34;
  input Res2HI_35;
  wire Res2HI_35;
  input Res2HI_36;
  wire Res2HI_36;
  input Res2HI_37;
  wire Res2HI_37;
  input Res2HI_38;
  wire Res2HI_38;
  input Res2HI_39;
  wire Res2HI_39;
  input DDATALO_0;
  wire DDATALO_0;
  input DDATALO_1;
  wire DDATALO_1;
  input DDATALO_2;
  wire DDATALO_2;
  input DDATALO_3;
  wire DDATALO_3;
  input DDATALO_4;
  wire DDATALO_4;
  input DDATALO_5;
  wire DDATALO_5;
  input DDATALO_6;
  wire DDATALO_6;
  input DDATALO_7;
  wire DDATALO_7;
  input DDATALO_8;
  wire DDATALO_8;
  input DDATALO_9;
  wire DDATALO_9;
  input DDATALO_10;
  wire DDATALO_10;
  input DDATALO_11;
  wire DDATALO_11;
  input DDATALO_12;
  wire DDATALO_12;
  input DDATALO_13;
  wire DDATALO_13;
  input DDATALO_14;
  wire DDATALO_14;
  input DDATALO_15;
  wire DDATALO_15;
  input DDATALO_16;
  wire DDATALO_16;
  input DDATALO_17;
  wire DDATALO_17;
  input DDATALO_18;
  wire DDATALO_18;
  input DDATALO_19;
  wire DDATALO_19;
  input DDATALO_20;
  wire DDATALO_20;
  input DDATALO_21;
  wire DDATALO_21;
  input DDATALO_22;
  wire DDATALO_22;
  input DDATALO_23;
  wire DDATALO_23;
  input DDATALO_24;
  wire DDATALO_24;
  input DDATALO_25;
  wire DDATALO_25;
  input DDATALO_26;
  wire DDATALO_26;
  input DDATALO_27;
  wire DDATALO_27;
  input DDATALO_28;
  wire DDATALO_28;
  input DDATALO_29;
  wire DDATALO_29;
  input DDATALO_30;
  wire DDATALO_30;
  input DDATALO_31;
  wire DDATALO_31;
  input DDATALO_32;
  wire DDATALO_32;
  input DDATALO_33;
  wire DDATALO_33;
  input DDATALO_34;
  wire DDATALO_34;
  input DDATALO_35;
  wire DDATALO_35;
  input DDATALO_36;
  wire DDATALO_36;
  input DDATALO_37;
  wire DDATALO_37;
  input DDATALO_38;
  wire DDATALO_38;
  input DDATALO_39;
  wire DDATALO_39;
  input Res2LO_0;
  wire Res2LO_0;
  input Res2LO_1;
  wire Res2LO_1;
  input Res2LO_2;
  wire Res2LO_2;
  input Res2LO_3;
  wire Res2LO_3;
  input Res2LO_4;
  wire Res2LO_4;
  input Res2LO_5;
  wire Res2LO_5;
  input Res2LO_6;
  wire Res2LO_6;
  input Res2LO_7;
  wire Res2LO_7;
  input Res2LO_8;
  wire Res2LO_8;
  input Res2LO_9;
  wire Res2LO_9;
  input Res2LO_10;
  wire Res2LO_10;
  input Res2LO_11;
  wire Res2LO_11;
  input Res2LO_12;
  wire Res2LO_12;
  input Res2LO_13;
  wire Res2LO_13;
  input Res2LO_14;
  wire Res2LO_14;
  input Res2LO_15;
  wire Res2LO_15;
  input Res2LO_16;
  wire Res2LO_16;
  input Res2LO_17;
  wire Res2LO_17;
  input Res2LO_18;
  wire Res2LO_18;
  input Res2LO_19;
  wire Res2LO_19;
  input Res2LO_20;
  wire Res2LO_20;
  input Res2LO_21;
  wire Res2LO_21;
  input Res2LO_22;
  wire Res2LO_22;
  input Res2LO_23;
  wire Res2LO_23;
  input Res2LO_24;
  wire Res2LO_24;
  input Res2LO_25;
  wire Res2LO_25;
  input Res2LO_26;
  wire Res2LO_26;
  input Res2LO_27;
  wire Res2LO_27;
  input Res2LO_28;
  wire Res2LO_28;
  input Res2LO_29;
  wire Res2LO_29;
  input Res2LO_30;
  wire Res2LO_30;
  input Res2LO_31;
  wire Res2LO_31;
  input Res2LO_32;
  wire Res2LO_32;
  input Res2LO_33;
  wire Res2LO_33;
  input Res2LO_34;
  wire Res2LO_34;
  input Res2LO_35;
  wire Res2LO_35;
  input Res2LO_36;
  wire Res2LO_36;
  input Res2LO_37;
  wire Res2LO_37;
  input Res2LO_38;
  wire Res2LO_38;
  input Res2LO_39;
  wire Res2LO_39;
  input Dest_Acc_0;
  wire Dest_Acc_0;
  input Dest_Acc_1;
  wire Dest_Acc_1;
  input Dest_Acc_2;
  wire Dest_Acc_2;
  input Dest_Acc_3;
  wire Dest_Acc_3;
  input SrcA_C_R_0;
  wire SrcA_C_R_0;
  input SrcA_C_R_1;
  wire SrcA_C_R_1;
  input SrcA_C_R_2;
  wire SrcA_C_R_2;
  input SrcA_C_R_3;
  wire SrcA_C_R_3;
  input SrcB_C_R_0;
  wire SrcB_C_R_0;
  input SrcB_C_R_1;
  wire SrcB_C_R_1;
  input SrcB_C_R_2;
  wire SrcB_C_R_2;
  input SrcB_C_R_3;
  wire SrcB_C_R_3;
  input DivDest_C1_0;
  wire DivDest_C1_0;
  input DivDest_C1_1;
  wire DivDest_C1_1;
  input DivDest_C1_2;
  wire DivDest_C1_2;
  input DivDest_C1_3;
  wire DivDest_C1_3;
  input DivDest_C2_0;
  wire DivDest_C2_0;
  input DivDest_C2_1;
  wire DivDest_C2_1;
  input DivDest_C2_2;
  wire DivDest_C2_2;
  input DivDest_C2_3;
  wire DivDest_C2_3;
  input Res_E_R_C0_0;
  wire Res_E_R_C0_0;
  input Res_E_R_C0_1;
  wire Res_E_R_C0_1;
  input Res_E_R_C0_2;
  wire Res_E_R_C0_2;
  input Res_E_R_C0_3;
  wire Res_E_R_C0_3;
  input Res_E_R_C1_2;
  wire Res_E_R_C1_2;
  input Res_E_R_C1_3;
  wire Res_E_R_C1_3;
  input ResSh_E_R_C0_0;
  wire ResSh_E_R_C0_0;
  input ResSh_E_R_C0_1;
  wire ResSh_E_R_C0_1;
  input ResSh_E_R_C0_2;
  wire ResSh_E_R_C0_2;
  input ResSh_E_R_C0_3;
  wire ResSh_E_R_C0_3;
  input ResSh_E_R_C1_0;
  wire ResSh_E_R_C1_0;
  input ResSh_E_R_C1_1;
  wire ResSh_E_R_C1_1;
  input ResSh_E_R_C1_2;
  wire ResSh_E_R_C1_2;
  input ResSh_E_R_C1_3;
  wire ResSh_E_R_C1_3;
  input Rhold;
  wire Rhold;
  input Xcpn;
  wire Xcpn;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire \AccFileH_R[0]_0 ;
  wire \AccFileH_R[0]_1 ;
  wire \AccFileH_R[0]_10 ;
  wire \AccFileH_R[0]_11 ;
  wire \AccFileH_R[0]_12 ;
  wire \AccFileH_R[0]_13 ;
  wire \AccFileH_R[0]_14 ;
  wire \AccFileH_R[0]_15 ;
  wire \AccFileH_R[0]_16 ;
  wire \AccFileH_R[0]_17 ;
  wire \AccFileH_R[0]_18 ;
  wire \AccFileH_R[0]_19 ;
  wire \AccFileH_R[0]_2 ;
  wire \AccFileH_R[0]_20 ;
  wire \AccFileH_R[0]_21 ;
  wire \AccFileH_R[0]_22 ;
  wire \AccFileH_R[0]_23 ;
  wire \AccFileH_R[0]_24 ;
  wire \AccFileH_R[0]_25 ;
  wire \AccFileH_R[0]_26 ;
  wire \AccFileH_R[0]_27 ;
  wire \AccFileH_R[0]_28 ;
  wire \AccFileH_R[0]_29 ;
  wire \AccFileH_R[0]_3 ;
  wire \AccFileH_R[0]_30 ;
  wire \AccFileH_R[0]_31 ;
  wire \AccFileH_R[0]_4 ;
  wire \AccFileH_R[0]_5 ;
  wire \AccFileH_R[0]_6 ;
  wire \AccFileH_R[0]_7 ;
  wire \AccFileH_R[0]_8 ;
  wire \AccFileH_R[0]_9 ;
  wire \AccFileL_R[0]_0 ;
  wire \AccFileL_R[0]_1 ;
  wire \AccFileL_R[0]_10 ;
  wire \AccFileL_R[0]_11 ;
  wire \AccFileL_R[0]_12 ;
  wire \AccFileL_R[0]_13 ;
  wire \AccFileL_R[0]_14 ;
  wire \AccFileL_R[0]_15 ;
  wire \AccFileL_R[0]_16 ;
  wire \AccFileL_R[0]_17 ;
  wire \AccFileL_R[0]_18 ;
  wire \AccFileL_R[0]_19 ;
  wire \AccFileL_R[0]_2 ;
  wire \AccFileL_R[0]_20 ;
  wire \AccFileL_R[0]_21 ;
  wire \AccFileL_R[0]_22 ;
  wire \AccFileL_R[0]_23 ;
  wire \AccFileL_R[0]_24 ;
  wire \AccFileL_R[0]_25 ;
  wire \AccFileL_R[0]_26 ;
  wire \AccFileL_R[0]_27 ;
  wire \AccFileL_R[0]_28 ;
  wire \AccFileL_R[0]_29 ;
  wire \AccFileL_R[0]_3 ;
  wire \AccFileL_R[0]_30 ;
  wire \AccFileL_R[0]_31 ;
  wire \AccFileL_R[0]_4 ;
  wire \AccFileL_R[0]_5 ;
  wire \AccFileL_R[0]_6 ;
  wire \AccFileL_R[0]_7 ;
  wire \AccFileL_R[0]_8 ;
  wire \AccFileL_R[0]_9 ;
  wire RESET_D2_R_N;
  reg RESET_X_R_N;
  wire RESHSh_E_0;
  wire RESHSh_E_1;
  wire RESHSh_E_10;
  wire RESHSh_E_11;
  wire RESHSh_E_12;
  wire RESHSh_E_13;
  wire RESHSh_E_14;
  wire RESHSh_E_15;
  wire RESHSh_E_16;
  wire RESHSh_E_17;
  wire RESHSh_E_18;
  wire RESHSh_E_19;
  wire RESHSh_E_2;
  wire RESHSh_E_20;
  wire RESHSh_E_21;
  wire RESHSh_E_22;
  wire RESHSh_E_23;
  wire RESHSh_E_24;
  wire RESHSh_E_25;
  wire RESHSh_E_26;
  wire RESHSh_E_27;
  wire RESHSh_E_28;
  wire RESHSh_E_29;
  wire RESHSh_E_3;
  wire RESHSh_E_30;
  wire RESHSh_E_31;
  wire RESHSh_E_4;
  wire RESHSh_E_5;
  wire RESHSh_E_6;
  wire RESHSh_E_7;
  wire RESHSh_E_8;
  wire RESHSh_E_9;
  wire RESH_E_0;
  wire RESH_E_1;
  wire RESH_E_10;
  wire RESH_E_11;
  wire RESH_E_12;
  wire RESH_E_13;
  wire RESH_E_14;
  wire RESH_E_15;
  wire RESH_E_16;
  wire RESH_E_17;
  wire RESH_E_18;
  wire RESH_E_19;
  wire RESH_E_2;
  wire RESH_E_20;
  wire RESH_E_21;
  wire RESH_E_22;
  wire RESH_E_23;
  wire RESH_E_24;
  wire RESH_E_25;
  wire RESH_E_26;
  wire RESH_E_27;
  wire RESH_E_28;
  wire RESH_E_29;
  wire RESH_E_3;
  wire RESH_E_30;
  wire RESH_E_31;
  wire RESH_E_32;
  wire RESH_E_33;
  wire RESH_E_34;
  wire RESH_E_35;
  wire RESH_E_36;
  wire RESH_E_37;
  wire RESH_E_38;
  wire RESH_E_39;
  wire RESH_E_4;
  wire RESH_E_5;
  wire RESH_E_6;
  wire RESH_E_7;
  wire RESH_E_8;
  wire RESH_E_9;
  wire RESLSh_E_0;
  wire RESLSh_E_1;
  wire RESLSh_E_10;
  wire RESLSh_E_11;
  wire RESLSh_E_12;
  wire RESLSh_E_13;
  wire RESLSh_E_14;
  wire RESLSh_E_15;
  wire RESLSh_E_16;
  wire RESLSh_E_17;
  wire RESLSh_E_18;
  wire RESLSh_E_19;
  wire RESLSh_E_2;
  wire RESLSh_E_20;
  wire RESLSh_E_21;
  wire RESLSh_E_22;
  wire RESLSh_E_23;
  wire RESLSh_E_24;
  wire RESLSh_E_25;
  wire RESLSh_E_26;
  wire RESLSh_E_27;
  wire RESLSh_E_28;
  wire RESLSh_E_29;
  wire RESLSh_E_3;
  wire RESLSh_E_30;
  wire RESLSh_E_31;
  wire RESLSh_E_4;
  wire RESLSh_E_5;
  wire RESLSh_E_6;
  wire RESLSh_E_7;
  wire RESLSh_E_8;
  wire RESLSh_E_9;
  wire RESL_E_0;
  wire RESL_E_1;
  wire RESL_E_10;
  wire RESL_E_11;
  wire RESL_E_12;
  wire RESL_E_13;
  wire RESL_E_14;
  wire RESL_E_15;
  wire RESL_E_16;
  wire RESL_E_17;
  wire RESL_E_18;
  wire RESL_E_19;
  wire RESL_E_2;
  wire RESL_E_20;
  wire RESL_E_21;
  wire RESL_E_22;
  wire RESL_E_23;
  wire RESL_E_24;
  wire RESL_E_25;
  wire RESL_E_26;
  wire RESL_E_27;
  wire RESL_E_28;
  wire RESL_E_29;
  wire RESL_E_3;
  wire RESL_E_30;
  wire RESL_E_31;
  wire RESL_E_32;
  wire RESL_E_33;
  wire RESL_E_34;
  wire RESL_E_35;
  wire RESL_E_36;
  wire RESL_E_37;
  wire RESL_E_38;
  wire RESL_E_39;
  wire RESL_E_4;
  wire RESL_E_5;
  wire RESL_E_6;
  wire RESL_E_7;
  wire RESL_E_8;
  wire RESL_E_9;
  assign RESET_D2_R_N = RESET_X_R_N | RESET_DIS;
  always @(posedge CLK)
    RESET_X_R_N <= RESET_D1_R_N;
  reg [31:0] _178_;
  always @(posedge CLK)
    _178_ <= { _025_, _024_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _013_, _011_, _010_, _009_, _008_, _007_, _006_, _005_, _004_, _003_, _002_, _031_, _030_, _029_, _028_, _027_, _026_, _023_, _012_, _001_, _000_ };
  assign { \AccFileH_R[0]_31 , \AccFileH_R[0]_30 , \AccFileH_R[0]_29 , \AccFileH_R[0]_28 , \AccFileH_R[0]_27 , \AccFileH_R[0]_26 , \AccFileH_R[0]_25 , \AccFileH_R[0]_24 , \AccFileH_R[0]_23 , \AccFileH_R[0]_22 , \AccFileH_R[0]_21 , \AccFileH_R[0]_20 , \AccFileH_R[0]_19 , \AccFileH_R[0]_18 , \AccFileH_R[0]_17 , \AccFileH_R[0]_16 , \AccFileH_R[0]_15 , \AccFileH_R[0]_14 , \AccFileH_R[0]_13 , \AccFileH_R[0]_12 , \AccFileH_R[0]_11 , \AccFileH_R[0]_10 , \AccFileH_R[0]_9 , \AccFileH_R[0]_8 , \AccFileH_R[0]_7 , \AccFileH_R[0]_6 , \AccFileH_R[0]_5 , \AccFileH_R[0]_4 , \AccFileH_R[0]_3 , \AccFileH_R[0]_2 , \AccFileH_R[0]_1 , \AccFileH_R[0]_0  } = _178_;
  reg [31:0] _179_;
  always @(posedge CLK)
    _179_ <= { _057_, _056_, _054_, _053_, _052_, _051_, _050_, _049_, _048_, _047_, _046_, _045_, _043_, _042_, _041_, _040_, _039_, _038_, _037_, _036_, _035_, _034_, _063_, _062_, _061_, _060_, _059_, _058_, _055_, _044_, _033_, _032_ };
  assign { \AccFileL_R[0]_31 , \AccFileL_R[0]_30 , \AccFileL_R[0]_29 , \AccFileL_R[0]_28 , \AccFileL_R[0]_27 , \AccFileL_R[0]_26 , \AccFileL_R[0]_25 , \AccFileL_R[0]_24 , \AccFileL_R[0]_23 , \AccFileL_R[0]_22 , \AccFileL_R[0]_21 , \AccFileL_R[0]_20 , \AccFileL_R[0]_19 , \AccFileL_R[0]_18 , \AccFileL_R[0]_17 , \AccFileL_R[0]_16 , \AccFileL_R[0]_15 , \AccFileL_R[0]_14 , \AccFileL_R[0]_13 , \AccFileL_R[0]_12 , \AccFileL_R[0]_11 , \AccFileL_R[0]_10 , \AccFileL_R[0]_9 , \AccFileL_R[0]_8 , \AccFileL_R[0]_7 , \AccFileL_R[0]_6 , \AccFileL_R[0]_5 , \AccFileL_R[0]_4 , \AccFileL_R[0]_3 , \AccFileL_R[0]_2 , \AccFileL_R[0]_1 , \AccFileL_R[0]_0  } = _179_;
  function [31:0] _180_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _180_ = b[31:0];
      2'b1?:
        _180_ = b[63:32];
      default:
        _180_ = a;
    endcase
  endfunction
  assign { _089_, _088_, _086_, _085_, _084_, _083_, _082_, _081_, _080_, _079_, _078_, _077_, _075_, _074_, _073_, _072_, _071_, _070_, _069_, _068_, _067_, _066_, _095_, _094_, _093_, _092_, _091_, _090_, _087_, _076_, _065_, _064_ } = _180_({ \AccFileH_R[0]_31 , \AccFileH_R[0]_30 , \AccFileH_R[0]_29 , \AccFileH_R[0]_28 , \AccFileH_R[0]_27 , \AccFileH_R[0]_26 , \AccFileH_R[0]_25 , \AccFileH_R[0]_24 , \AccFileH_R[0]_23 , \AccFileH_R[0]_22 , \AccFileH_R[0]_21 , \AccFileH_R[0]_20 , \AccFileH_R[0]_19 , \AccFileH_R[0]_18 , \AccFileH_R[0]_17 , \AccFileH_R[0]_16 , \AccFileH_R[0]_15 , \AccFileH_R[0]_14 , \AccFileH_R[0]_13 , \AccFileH_R[0]_12 , \AccFileH_R[0]_11 , \AccFileH_R[0]_10 , \AccFileH_R[0]_9 , \AccFileH_R[0]_8 , \AccFileH_R[0]_7 , \AccFileH_R[0]_6 , \AccFileH_R[0]_5 , \AccFileH_R[0]_4 , \AccFileH_R[0]_3 , \AccFileH_R[0]_2 , \AccFileH_R[0]_1 , \AccFileH_R[0]_0  }, { Res2HI_31, Res2HI_30, Res2HI_29, Res2HI_28, Res2HI_27, Res2HI_26, Res2HI_25, Res2HI_24, Res2HI_23, Res2HI_22, Res2HI_21, Res2HI_20, Res2HI_19, Res2HI_18, Res2HI_17, Res2HI_16, Res2HI_15, Res2HI_14, Res2HI_13, Res2HI_12, Res2HI_11, Res2HI_10, Res2HI_9, Res2HI_8, Res2HI_7, Res2HI_6, Res2HI_5, Res2HI_4, Res2HI_3, Res2HI_2, Res2HI_1, Res2HI_0, DDATAHI_31, DDATAHI_30, DDATAHI_29, DDATAHI_28, DDATAHI_27, DDATAHI_26, DDATAHI_25, DDATAHI_24, DDATAHI_23, DDATAHI_22, DDATAHI_21, DDATAHI_20, DDATAHI_19, DDATAHI_18, DDATAHI_17, DDATAHI_16, DDATAHI_15, DDATAHI_14, DDATAHI_13, DDATAHI_12, DDATAHI_11, DDATAHI_10, DDATAHI_9, DDATAHI_8, DDATAHI_7, DDATAHI_6, DDATAHI_5, DDATAHI_4, DDATAHI_3, DDATAHI_2, DDATAHI_1, DDATAHI_0 }, { _097_, _096_ });
  assign _096_ = { Dest_Acc_1, DivDest_C1_3, DivDest_C1_2, DivDest_C1_1 } == 4'h1;
  assign _097_ = { Dest_Acc_3, Dest_Acc_2, Dest_Acc_1, DivDest_C1_1 } == 4'h2;
  assign { _025_, _024_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _013_, _011_, _010_, _009_, _008_, _007_, _006_, _005_, _004_, _003_, _002_, _031_, _030_, _029_, _028_, _027_, _026_, _023_, _012_, _001_, _000_ } = RESET_D2_R_N ? { _089_, _088_, _086_, _085_, _084_, _083_, _082_, _081_, _080_, _079_, _078_, _077_, _075_, _074_, _073_, _072_, _071_, _070_, _069_, _068_, _067_, _066_, _095_, _094_, _093_, _092_, _091_, _090_, _087_, _076_, _065_, _064_ } : 32'd0;
  function [31:0] _184_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _184_ = b[31:0];
      2'b1?:
        _184_ = b[63:32];
      default:
        _184_ = a;
    endcase
  endfunction
  assign { _123_, _122_, _120_, _119_, _118_, _117_, _116_, _115_, _114_, _113_, _112_, _111_, _109_, _108_, _107_, _106_, _105_, _104_, _103_, _102_, _101_, _100_, _129_, _128_, _127_, _126_, _125_, _124_, _121_, _110_, _099_, _098_ } = _184_({ \AccFileL_R[0]_31 , \AccFileL_R[0]_30 , \AccFileL_R[0]_29 , \AccFileL_R[0]_28 , \AccFileL_R[0]_27 , \AccFileL_R[0]_26 , \AccFileL_R[0]_25 , \AccFileL_R[0]_24 , \AccFileL_R[0]_23 , \AccFileL_R[0]_22 , \AccFileL_R[0]_21 , \AccFileL_R[0]_20 , \AccFileL_R[0]_19 , \AccFileL_R[0]_18 , \AccFileL_R[0]_17 , \AccFileL_R[0]_16 , \AccFileL_R[0]_15 , \AccFileL_R[0]_14 , \AccFileL_R[0]_13 , \AccFileL_R[0]_12 , \AccFileL_R[0]_11 , \AccFileL_R[0]_10 , \AccFileL_R[0]_9 , \AccFileL_R[0]_8 , \AccFileL_R[0]_7 , \AccFileL_R[0]_6 , \AccFileL_R[0]_5 , \AccFileL_R[0]_4 , \AccFileL_R[0]_3 , \AccFileL_R[0]_2 , \AccFileL_R[0]_1 , \AccFileL_R[0]_0  }, { Res2LO_31, Res2LO_30, Res2LO_29, Res2LO_28, Res2LO_27, Res2LO_26, Res2LO_25, Res2LO_24, Res2LO_23, Res2LO_22, Res2LO_21, Res2LO_20, Res2LO_19, Res2LO_18, Res2LO_17, Res2LO_16, Res2LO_15, Res2LO_14, Res2LO_13, Res2LO_12, Res2LO_11, Res2LO_10, Res2LO_9, Res2LO_8, Res2LO_7, Res2LO_6, Res2LO_5, Res2LO_4, Res2LO_3, Res2LO_2, Res2LO_1, Res2LO_0, DDATALO_31, DDATALO_30, DDATALO_29, DDATALO_28, DDATALO_27, DDATALO_26, DDATALO_25, DDATALO_24, DDATALO_23, DDATALO_22, DDATALO_21, DDATALO_20, DDATALO_19, DDATALO_18, DDATALO_17, DDATALO_16, DDATALO_15, DDATALO_14, DDATALO_13, DDATALO_12, DDATALO_11, DDATALO_10, DDATALO_9, DDATALO_8, DDATALO_7, DDATALO_6, DDATALO_5, DDATALO_4, DDATALO_3, DDATALO_2, DDATALO_1, DDATALO_0 }, { _131_, _130_ });
  assign _130_ = { Dest_Acc_0, DivDest_C1_3, DivDest_C1_2, DivDest_C1_0 } == 4'h1;
  assign _131_ = { Dest_Acc_3, Dest_Acc_2, Dest_Acc_0, DivDest_C1_0 } == 4'h2;
  assign { _057_, _056_, _054_, _053_, _052_, _051_, _050_, _049_, _048_, _047_, _046_, _045_, _043_, _042_, _041_, _040_, _039_, _038_, _037_, _036_, _035_, _034_, _063_, _062_, _061_, _060_, _059_, _058_, _055_, _044_, _033_, _032_ } = RESET_D2_R_N ? { _123_, _122_, _120_, _119_, _118_, _117_, _116_, _115_, _114_, _113_, _112_, _111_, _109_, _108_, _107_, _106_, _105_, _104_, _103_, _102_, _101_, _100_, _129_, _128_, _127_, _126_, _125_, _124_, _121_, _110_, _099_, _098_ } : 32'd0;
  function [31:0] _188_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _188_ = b[31:0];
      4'b??1?:
        _188_ = b[63:32];
      4'b?1??:
        _188_ = b[95:64];
      4'b1???:
        _188_ = b[127:96];
      default:
        _188_ = a;
    endcase
  endfunction
  assign { ACC2RES_E_31, ACC2RES_E_30, ACC2RES_E_29, ACC2RES_E_28, ACC2RES_E_27, ACC2RES_E_26, ACC2RES_E_25, ACC2RES_E_24, ACC2RES_E_23, ACC2RES_E_22, ACC2RES_E_21, ACC2RES_E_20, ACC2RES_E_19, ACC2RES_E_18, ACC2RES_E_17, ACC2RES_E_16, ACC2RES_E_15, ACC2RES_E_14, ACC2RES_E_13, ACC2RES_E_12, ACC2RES_E_11, ACC2RES_E_10, ACC2RES_E_9, ACC2RES_E_8, ACC2RES_E_7, ACC2RES_E_6, ACC2RES_E_5, ACC2RES_E_4, ACC2RES_E_3, ACC2RES_E_2, ACC2RES_E_1, ACC2RES_E_0 } = _188_(32'hxxxxxxxx, { RESHSh_E_31, RESHSh_E_30, RESHSh_E_29, RESHSh_E_28, RESHSh_E_27, RESHSh_E_26, RESHSh_E_25, RESHSh_E_24, RESHSh_E_23, RESHSh_E_22, RESHSh_E_21, RESHSh_E_20, RESHSh_E_19, RESHSh_E_18, RESHSh_E_17, RESHSh_E_16, RESLSh_E_31, RESLSh_E_30, RESLSh_E_29, RESLSh_E_28, RESLSh_E_27, RESLSh_E_26, RESLSh_E_25, RESLSh_E_24, RESLSh_E_23, RESLSh_E_22, RESLSh_E_21, RESLSh_E_20, RESLSh_E_19, RESLSh_E_18, RESLSh_E_17, RESLSh_E_16, RESLSh_E_31, RESLSh_E_30, RESLSh_E_29, RESLSh_E_28, RESLSh_E_27, RESLSh_E_26, RESLSh_E_25, RESLSh_E_24, RESLSh_E_23, RESLSh_E_22, RESLSh_E_21, RESLSh_E_20, RESLSh_E_19, RESLSh_E_18, RESLSh_E_17, RESLSh_E_16, RESLSh_E_15, RESLSh_E_14, RESLSh_E_13, RESLSh_E_12, RESLSh_E_11, RESLSh_E_10, RESLSh_E_9, RESLSh_E_8, RESLSh_E_7, RESLSh_E_6, RESLSh_E_5, RESLSh_E_4, RESLSh_E_3, RESLSh_E_2, RESLSh_E_1, RESLSh_E_0, RESHSh_E_31, RESHSh_E_30, RESHSh_E_29, RESHSh_E_28, RESHSh_E_27, RESHSh_E_26, RESHSh_E_25, RESHSh_E_24, RESHSh_E_23, RESHSh_E_22, RESHSh_E_21, RESHSh_E_20, RESHSh_E_19, RESHSh_E_18, RESHSh_E_17, RESHSh_E_16, RESHSh_E_15, RESHSh_E_14, RESHSh_E_13, RESHSh_E_12, RESHSh_E_11, RESHSh_E_10, RESHSh_E_9, RESHSh_E_8, RESHSh_E_7, RESHSh_E_6, RESHSh_E_5, RESHSh_E_4, RESHSh_E_3, RESHSh_E_2, RESHSh_E_1, RESHSh_E_0, 32'h00000000 }, { _135_, _134_, _133_, _132_ });
  assign _132_ = ! { Res_E_R_C0_1, Res_E_R_C0_0 };
  assign _133_ = { Res_E_R_C0_1, Res_E_R_C0_0 } == 2'h2;
  assign _134_ = { Res_E_R_C0_1, Res_E_R_C0_0 } == 2'h1;
  assign _135_ = { Res_E_R_C0_1, Res_E_R_C0_0 } == 2'h3;
  function [31:0] _193_;
    input [31:0] a;
    input [287:0] b;
    input [8:0] s;
    casez (s) // synopsys parallel_case
      9'b????????1:
        _193_ = b[31:0];
      9'b???????1?:
        _193_ = b[63:32];
      9'b??????1??:
        _193_ = b[95:64];
      9'b?????1???:
        _193_ = b[127:96];
      9'b????1????:
        _193_ = b[159:128];
      9'b???1?????:
        _193_ = b[191:160];
      9'b??1??????:
        _193_ = b[223:192];
      9'b?1???????:
        _193_ = b[255:224];
      9'b1????????:
        _193_ = b[287:256];
      default:
        _193_ = a;
    endcase
  endfunction
  assign { RESLSh_E_31, RESLSh_E_30, RESLSh_E_29, RESLSh_E_28, RESLSh_E_27, RESLSh_E_26, RESLSh_E_25, RESLSh_E_24, RESLSh_E_23, RESLSh_E_22, RESLSh_E_21, RESLSh_E_20, RESLSh_E_19, RESLSh_E_18, RESLSh_E_17, RESLSh_E_16, RESLSh_E_15, RESLSh_E_14, RESLSh_E_13, RESLSh_E_12, RESLSh_E_11, RESLSh_E_10, RESLSh_E_9, RESLSh_E_8, RESLSh_E_7, RESLSh_E_6, RESLSh_E_5, RESLSh_E_4, RESLSh_E_3, RESLSh_E_2, RESLSh_E_1, RESLSh_E_0 } = _193_(32'hxxxxxxxx, { RESL_E_31, RESL_E_30, RESL_E_29, RESL_E_28, RESL_E_27, RESL_E_26, RESL_E_25, RESL_E_24, RESL_E_23, RESL_E_22, RESL_E_21, RESL_E_20, RESL_E_19, RESL_E_18, RESL_E_17, RESL_E_16, RESL_E_15, RESL_E_14, RESL_E_13, RESL_E_12, RESL_E_11, RESL_E_10, RESL_E_9, RESL_E_8, RESL_E_7, RESL_E_6, RESL_E_5, RESL_E_4, RESL_E_3, RESL_E_2, RESL_E_1, RESL_E_0, RESL_E_32, RESL_E_31, RESL_E_30, RESL_E_29, RESL_E_28, RESL_E_27, RESL_E_26, RESL_E_25, RESL_E_24, RESL_E_23, RESL_E_22, RESL_E_21, RESL_E_20, RESL_E_19, RESL_E_18, RESL_E_17, RESL_E_16, RESL_E_15, RESL_E_14, RESL_E_13, RESL_E_12, RESL_E_11, RESL_E_10, RESL_E_9, RESL_E_8, RESL_E_7, RESL_E_6, RESL_E_5, RESL_E_4, RESL_E_3, RESL_E_2, RESL_E_1, RESL_E_33, RESL_E_32, RESL_E_31, RESL_E_30, RESL_E_29, RESL_E_28, RESL_E_27, RESL_E_26, RESL_E_25, RESL_E_24, RESL_E_23, RESL_E_22, RESL_E_21, RESL_E_20, RESL_E_19, RESL_E_18, RESL_E_17, RESL_E_16, RESL_E_15, RESL_E_14, RESL_E_13, RESL_E_12, RESL_E_11, RESL_E_10, RESL_E_9, RESL_E_8, RESL_E_7, RESL_E_6, RESL_E_5, RESL_E_4, RESL_E_3, RESL_E_2, RESL_E_34, RESL_E_33, RESL_E_32, RESL_E_31, RESL_E_30, RESL_E_29, RESL_E_28, RESL_E_27, RESL_E_26, RESL_E_25, RESL_E_24, RESL_E_23, RESL_E_22, RESL_E_21, RESL_E_20, RESL_E_19, RESL_E_18, RESL_E_17, RESL_E_16, RESL_E_15, RESL_E_14, RESL_E_13, RESL_E_12, RESL_E_11, RESL_E_10, RESL_E_9, RESL_E_8, RESL_E_7, RESL_E_6, RESL_E_5, RESL_E_4, RESL_E_3, RESL_E_35, RESL_E_34, RESL_E_33, RESL_E_32, RESL_E_31, RESL_E_30, RESL_E_29, RESL_E_28, RESL_E_27, RESL_E_26, RESL_E_25, RESL_E_24, RESL_E_23, RESL_E_22, RESL_E_21, RESL_E_20, RESL_E_19, RESL_E_18, RESL_E_17, RESL_E_16, RESL_E_15, RESL_E_14, RESL_E_13, RESL_E_12, RESL_E_11, RESL_E_10, RESL_E_9, RESL_E_8, RESL_E_7, RESL_E_6, RESL_E_5, RESL_E_4, RESL_E_36, RESL_E_35, RESL_E_34, RESL_E_33, RESL_E_32, RESL_E_31, RESL_E_30, RESL_E_29, RESL_E_28, RESL_E_27, RESL_E_26, RESL_E_25, RESL_E_24, RESL_E_23, RESL_E_22, RESL_E_21, RESL_E_20, RESL_E_19, RESL_E_18, RESL_E_17, RESL_E_16, RESL_E_15, RESL_E_14, RESL_E_13, RESL_E_12, RESL_E_11, RESL_E_10, RESL_E_9, RESL_E_8, RESL_E_7, RESL_E_6, RESL_E_5, RESL_E_37, RESL_E_36, RESL_E_35, RESL_E_34, RESL_E_33, RESL_E_32, RESL_E_31, RESL_E_30, RESL_E_29, RESL_E_28, RESL_E_27, RESL_E_26, RESL_E_25, RESL_E_24, RESL_E_23, RESL_E_22, RESL_E_21, RESL_E_20, RESL_E_19, RESL_E_18, RESL_E_17, RESL_E_16, RESL_E_15, RESL_E_14, RESL_E_13, RESL_E_12, RESL_E_11, RESL_E_10, RESL_E_9, RESL_E_8, RESL_E_7, RESL_E_6, RESL_E_38, RESL_E_37, RESL_E_36, RESL_E_35, RESL_E_34, RESL_E_33, RESL_E_32, RESL_E_31, RESL_E_30, RESL_E_29, RESL_E_28, RESL_E_27, RESL_E_26, RESL_E_25, RESL_E_24, RESL_E_23, RESL_E_22, RESL_E_21, RESL_E_20, RESL_E_19, RESL_E_18, RESL_E_17, RESL_E_16, RESL_E_15, RESL_E_14, RESL_E_13, RESL_E_12, RESL_E_11, RESL_E_10, RESL_E_9, RESL_E_8, RESL_E_7, RESL_E_39, RESL_E_38, RESL_E_37, RESL_E_36, RESL_E_35, RESL_E_34, RESL_E_33, RESL_E_32, RESL_E_31, RESL_E_30, RESL_E_29, RESL_E_28, RESL_E_27, RESL_E_26, RESL_E_25, RESL_E_24, RESL_E_23, RESL_E_22, RESL_E_21, RESL_E_20, RESL_E_19, RESL_E_18, RESL_E_17, RESL_E_16, RESL_E_15, RESL_E_14, RESL_E_13, RESL_E_12, RESL_E_11, RESL_E_10, RESL_E_9, RESL_E_8 }, { _144_, _143_, _142_, _141_, _140_, _139_, _138_, _137_, _136_ });
  assign _136_ = { ResSh_E_R_C1_3, ResSh_E_R_C1_2, ResSh_E_R_C1_1, ResSh_E_R_C1_0 } == 4'h8;
  assign _137_ = { ResSh_E_R_C1_2, ResSh_E_R_C1_1, ResSh_E_R_C1_0 } == 3'h7;
  assign _138_ = { ResSh_E_R_C1_2, ResSh_E_R_C1_1, ResSh_E_R_C1_0 } == 3'h6;
  assign _139_ = { ResSh_E_R_C1_2, ResSh_E_R_C1_1, ResSh_E_R_C1_0 } == 3'h5;
  assign _140_ = { ResSh_E_R_C1_2, ResSh_E_R_C1_1, ResSh_E_R_C1_0 } == 3'h4;
  assign _141_ = { ResSh_E_R_C1_2, ResSh_E_R_C1_1, ResSh_E_R_C1_0 } == 3'h3;
  assign _142_ = { ResSh_E_R_C1_2, ResSh_E_R_C1_1, ResSh_E_R_C1_0 } == 3'h2;
  assign _143_ = { ResSh_E_R_C1_2, ResSh_E_R_C1_1, ResSh_E_R_C1_0 } == 3'h1;
  assign _144_ = ! { ResSh_E_R_C1_3, ResSh_E_R_C1_2, ResSh_E_R_C1_1, ResSh_E_R_C1_0 };
  function [31:0] _203_;
    input [31:0] a;
    input [287:0] b;
    input [8:0] s;
    casez (s) // synopsys parallel_case
      9'b????????1:
        _203_ = b[31:0];
      9'b???????1?:
        _203_ = b[63:32];
      9'b??????1??:
        _203_ = b[95:64];
      9'b?????1???:
        _203_ = b[127:96];
      9'b????1????:
        _203_ = b[159:128];
      9'b???1?????:
        _203_ = b[191:160];
      9'b??1??????:
        _203_ = b[223:192];
      9'b?1???????:
        _203_ = b[255:224];
      9'b1????????:
        _203_ = b[287:256];
      default:
        _203_ = a;
    endcase
  endfunction
  assign { RESHSh_E_31, RESHSh_E_30, RESHSh_E_29, RESHSh_E_28, RESHSh_E_27, RESHSh_E_26, RESHSh_E_25, RESHSh_E_24, RESHSh_E_23, RESHSh_E_22, RESHSh_E_21, RESHSh_E_20, RESHSh_E_19, RESHSh_E_18, RESHSh_E_17, RESHSh_E_16, RESHSh_E_15, RESHSh_E_14, RESHSh_E_13, RESHSh_E_12, RESHSh_E_11, RESHSh_E_10, RESHSh_E_9, RESHSh_E_8, RESHSh_E_7, RESHSh_E_6, RESHSh_E_5, RESHSh_E_4, RESHSh_E_3, RESHSh_E_2, RESHSh_E_1, RESHSh_E_0 } = _203_(32'hxxxxxxxx, { RESH_E_31, RESH_E_30, RESH_E_29, RESH_E_28, RESH_E_27, RESH_E_26, RESH_E_25, RESH_E_24, RESH_E_23, RESH_E_22, RESH_E_21, RESH_E_20, RESH_E_19, RESH_E_18, RESH_E_17, RESH_E_16, RESH_E_15, RESH_E_14, RESH_E_13, RESH_E_12, RESH_E_11, RESH_E_10, RESH_E_9, RESH_E_8, RESH_E_7, RESH_E_6, RESH_E_5, RESH_E_4, RESH_E_3, RESH_E_2, RESH_E_1, RESH_E_0, RESH_E_32, RESH_E_31, RESH_E_30, RESH_E_29, RESH_E_28, RESH_E_27, RESH_E_26, RESH_E_25, RESH_E_24, RESH_E_23, RESH_E_22, RESH_E_21, RESH_E_20, RESH_E_19, RESH_E_18, RESH_E_17, RESH_E_16, RESH_E_15, RESH_E_14, RESH_E_13, RESH_E_12, RESH_E_11, RESH_E_10, RESH_E_9, RESH_E_8, RESH_E_7, RESH_E_6, RESH_E_5, RESH_E_4, RESH_E_3, RESH_E_2, RESH_E_1, RESH_E_33, RESH_E_32, RESH_E_31, RESH_E_30, RESH_E_29, RESH_E_28, RESH_E_27, RESH_E_26, RESH_E_25, RESH_E_24, RESH_E_23, RESH_E_22, RESH_E_21, RESH_E_20, RESH_E_19, RESH_E_18, RESH_E_17, RESH_E_16, RESH_E_15, RESH_E_14, RESH_E_13, RESH_E_12, RESH_E_11, RESH_E_10, RESH_E_9, RESH_E_8, RESH_E_7, RESH_E_6, RESH_E_5, RESH_E_4, RESH_E_3, RESH_E_2, RESH_E_34, RESH_E_33, RESH_E_32, RESH_E_31, RESH_E_30, RESH_E_29, RESH_E_28, RESH_E_27, RESH_E_26, RESH_E_25, RESH_E_24, RESH_E_23, RESH_E_22, RESH_E_21, RESH_E_20, RESH_E_19, RESH_E_18, RESH_E_17, RESH_E_16, RESH_E_15, RESH_E_14, RESH_E_13, RESH_E_12, RESH_E_11, RESH_E_10, RESH_E_9, RESH_E_8, RESH_E_7, RESH_E_6, RESH_E_5, RESH_E_4, RESH_E_3, RESH_E_35, RESH_E_34, RESH_E_33, RESH_E_32, RESH_E_31, RESH_E_30, RESH_E_29, RESH_E_28, RESH_E_27, RESH_E_26, RESH_E_25, RESH_E_24, RESH_E_23, RESH_E_22, RESH_E_21, RESH_E_20, RESH_E_19, RESH_E_18, RESH_E_17, RESH_E_16, RESH_E_15, RESH_E_14, RESH_E_13, RESH_E_12, RESH_E_11, RESH_E_10, RESH_E_9, RESH_E_8, RESH_E_7, RESH_E_6, RESH_E_5, RESH_E_4, RESH_E_36, RESH_E_35, RESH_E_34, RESH_E_33, RESH_E_32, RESH_E_31, RESH_E_30, RESH_E_29, RESH_E_28, RESH_E_27, RESH_E_26, RESH_E_25, RESH_E_24, RESH_E_23, RESH_E_22, RESH_E_21, RESH_E_20, RESH_E_19, RESH_E_18, RESH_E_17, RESH_E_16, RESH_E_15, RESH_E_14, RESH_E_13, RESH_E_12, RESH_E_11, RESH_E_10, RESH_E_9, RESH_E_8, RESH_E_7, RESH_E_6, RESH_E_5, RESH_E_37, RESH_E_36, RESH_E_35, RESH_E_34, RESH_E_33, RESH_E_32, RESH_E_31, RESH_E_30, RESH_E_29, RESH_E_28, RESH_E_27, RESH_E_26, RESH_E_25, RESH_E_24, RESH_E_23, RESH_E_22, RESH_E_21, RESH_E_20, RESH_E_19, RESH_E_18, RESH_E_17, RESH_E_16, RESH_E_15, RESH_E_14, RESH_E_13, RESH_E_12, RESH_E_11, RESH_E_10, RESH_E_9, RESH_E_8, RESH_E_7, RESH_E_6, RESH_E_38, RESH_E_37, RESH_E_36, RESH_E_35, RESH_E_34, RESH_E_33, RESH_E_32, RESH_E_31, RESH_E_30, RESH_E_29, RESH_E_28, RESH_E_27, RESH_E_26, RESH_E_25, RESH_E_24, RESH_E_23, RESH_E_22, RESH_E_21, RESH_E_20, RESH_E_19, RESH_E_18, RESH_E_17, RESH_E_16, RESH_E_15, RESH_E_14, RESH_E_13, RESH_E_12, RESH_E_11, RESH_E_10, RESH_E_9, RESH_E_8, RESH_E_7, RESH_E_39, RESH_E_38, RESH_E_37, RESH_E_36, RESH_E_35, RESH_E_34, RESH_E_33, RESH_E_32, RESH_E_31, RESH_E_30, RESH_E_29, RESH_E_28, RESH_E_27, RESH_E_26, RESH_E_25, RESH_E_24, RESH_E_23, RESH_E_22, RESH_E_21, RESH_E_20, RESH_E_19, RESH_E_18, RESH_E_17, RESH_E_16, RESH_E_15, RESH_E_14, RESH_E_13, RESH_E_12, RESH_E_11, RESH_E_10, RESH_E_9, RESH_E_8 }, { _153_, _152_, _151_, _150_, _149_, _148_, _147_, _146_, _145_ });
  assign _145_ = { ResSh_E_R_C0_3, ResSh_E_R_C0_2, ResSh_E_R_C0_1, ResSh_E_R_C0_0 } == 4'h8;
  assign _146_ = { ResSh_E_R_C0_2, ResSh_E_R_C0_1, ResSh_E_R_C0_0 } == 3'h7;
  assign _147_ = { ResSh_E_R_C0_2, ResSh_E_R_C0_1, ResSh_E_R_C0_0 } == 3'h6;
  assign _148_ = { ResSh_E_R_C0_2, ResSh_E_R_C0_1, ResSh_E_R_C0_0 } == 3'h5;
  assign _149_ = { ResSh_E_R_C0_2, ResSh_E_R_C0_1, ResSh_E_R_C0_0 } == 3'h4;
  assign _150_ = { ResSh_E_R_C0_2, ResSh_E_R_C0_1, ResSh_E_R_C0_0 } == 3'h3;
  assign _151_ = { ResSh_E_R_C0_2, ResSh_E_R_C0_1, ResSh_E_R_C0_0 } == 3'h2;
  assign _152_ = { ResSh_E_R_C0_2, ResSh_E_R_C0_1, ResSh_E_R_C0_0 } == 3'h1;
  assign _153_ = ! { ResSh_E_R_C0_3, ResSh_E_R_C0_2, ResSh_E_R_C0_1, ResSh_E_R_C0_0 };
  function [39:0] _213_;
    input [39:0] a;
    input [159:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _213_ = b[39:0];
      4'b??1?:
        _213_ = b[79:40];
      4'b?1??:
        _213_ = b[119:80];
      4'b1???:
        _213_ = b[159:120];
      default:
        _213_ = a;
    endcase
  endfunction
  assign { RESL_E_39, RESL_E_38, RESL_E_37, RESL_E_36, RESL_E_35, RESL_E_34, RESL_E_33, RESL_E_32, RESL_E_31, RESL_E_30, RESL_E_29, RESL_E_28, RESL_E_27, RESL_E_26, RESL_E_25, RESL_E_24, RESL_E_23, RESL_E_22, RESL_E_21, RESL_E_20, RESL_E_19, RESL_E_18, RESL_E_17, RESL_E_16, RESL_E_15, RESL_E_14, RESL_E_13, RESL_E_12, RESL_E_11, RESL_E_10, RESL_E_9, RESL_E_8, RESL_E_7, RESL_E_6, RESL_E_5, RESL_E_4, RESL_E_3, RESL_E_2, RESL_E_1, RESL_E_0 } = _213_(40'hxxxxxxxxxx, { 8'h00, \AccFileL_R[0]_31 , \AccFileL_R[0]_30 , \AccFileL_R[0]_29 , \AccFileL_R[0]_28 , \AccFileL_R[0]_27 , \AccFileL_R[0]_26 , \AccFileL_R[0]_25 , \AccFileL_R[0]_24 , \AccFileL_R[0]_23 , \AccFileL_R[0]_22 , \AccFileL_R[0]_21 , \AccFileL_R[0]_20 , \AccFileL_R[0]_19 , \AccFileL_R[0]_18 , \AccFileL_R[0]_17 , \AccFileL_R[0]_16 , \AccFileL_R[0]_15 , \AccFileL_R[0]_14 , \AccFileL_R[0]_13 , \AccFileL_R[0]_12 , \AccFileL_R[0]_11 , \AccFileL_R[0]_10 , \AccFileL_R[0]_9 , \AccFileL_R[0]_8 , \AccFileL_R[0]_7 , \AccFileL_R[0]_6 , \AccFileL_R[0]_5 , \AccFileL_R[0]_4 , \AccFileL_R[0]_3 , \AccFileL_R[0]_2 , \AccFileL_R[0]_1 , \AccFileL_R[0]_0 , 120'h000000000000000000000000000000 }, { _157_, _156_, _155_, _154_ });
  assign _154_ = { Res_E_R_C1_3, Res_E_R_C1_2 } == 2'h3;
  assign _155_ = { Res_E_R_C1_3, Res_E_R_C1_2 } == 2'h2;
  assign _156_ = { Res_E_R_C1_3, Res_E_R_C1_2 } == 2'h1;
  assign _157_ = ! { Res_E_R_C1_3, Res_E_R_C1_2 };
  function [39:0] _218_;
    input [39:0] a;
    input [159:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _218_ = b[39:0];
      4'b??1?:
        _218_ = b[79:40];
      4'b?1??:
        _218_ = b[119:80];
      4'b1???:
        _218_ = b[159:120];
      default:
        _218_ = a;
    endcase
  endfunction
  assign { RESH_E_39, RESH_E_38, RESH_E_37, RESH_E_36, RESH_E_35, RESH_E_34, RESH_E_33, RESH_E_32, RESH_E_31, RESH_E_30, RESH_E_29, RESH_E_28, RESH_E_27, RESH_E_26, RESH_E_25, RESH_E_24, RESH_E_23, RESH_E_22, RESH_E_21, RESH_E_20, RESH_E_19, RESH_E_18, RESH_E_17, RESH_E_16, RESH_E_15, RESH_E_14, RESH_E_13, RESH_E_12, RESH_E_11, RESH_E_10, RESH_E_9, RESH_E_8, RESH_E_7, RESH_E_6, RESH_E_5, RESH_E_4, RESH_E_3, RESH_E_2, RESH_E_1, RESH_E_0 } = _218_(40'hxxxxxxxxxx, { 8'h00, \AccFileH_R[0]_31 , \AccFileH_R[0]_30 , \AccFileH_R[0]_29 , \AccFileH_R[0]_28 , \AccFileH_R[0]_27 , \AccFileH_R[0]_26 , \AccFileH_R[0]_25 , \AccFileH_R[0]_24 , \AccFileH_R[0]_23 , \AccFileH_R[0]_22 , \AccFileH_R[0]_21 , \AccFileH_R[0]_20 , \AccFileH_R[0]_19 , \AccFileH_R[0]_18 , \AccFileH_R[0]_17 , \AccFileH_R[0]_16 , \AccFileH_R[0]_15 , \AccFileH_R[0]_14 , \AccFileH_R[0]_13 , \AccFileH_R[0]_12 , \AccFileH_R[0]_11 , \AccFileH_R[0]_10 , \AccFileH_R[0]_9 , \AccFileH_R[0]_8 , \AccFileH_R[0]_7 , \AccFileH_R[0]_6 , \AccFileH_R[0]_5 , \AccFileH_R[0]_4 , \AccFileH_R[0]_3 , \AccFileH_R[0]_2 , \AccFileH_R[0]_1 , \AccFileH_R[0]_0 , 120'h000000000000000000000000000000 }, { _161_, _160_, _159_, _158_ });
  assign _158_ = { Res_E_R_C0_3, Res_E_R_C0_2 } == 2'h3;
  assign _159_ = { Res_E_R_C0_3, Res_E_R_C0_2 } == 2'h2;
  assign _160_ = { Res_E_R_C0_3, Res_E_R_C0_2 } == 2'h1;
  assign _161_ = ! { Res_E_R_C0_3, Res_E_R_C0_2 };
  function [15:0] _223_;
    input [15:0] a;
    input [79:0] b;
    input [4:0] s;
    casez (s) // synopsys parallel_case
      5'b????1:
        _223_ = b[15:0];
      5'b???1?:
        _223_ = b[31:16];
      5'b??1??:
        _223_ = b[47:32];
      5'b?1???:
        _223_ = b[63:48];
      5'b1????:
        _223_ = b[79:64];
      default:
        _223_ = a;
    endcase
  endfunction
  assign { ACC2DIVLO_15, ACC2DIVLO_14, ACC2DIVLO_13, ACC2DIVLO_12, ACC2DIVLO_11, ACC2DIVLO_10, ACC2DIVLO_9, ACC2DIVLO_8, ACC2DIVLO_7, ACC2DIVLO_6, ACC2DIVLO_5, ACC2DIVLO_4, ACC2DIVLO_3, ACC2DIVLO_2, ACC2DIVLO_1, ACC2DIVLO_0 } = _223_(16'hxxxx, { \AccFileL_R[0]_15 , \AccFileL_R[0]_14 , \AccFileL_R[0]_13 , \AccFileL_R[0]_12 , \AccFileL_R[0]_11 , \AccFileL_R[0]_10 , \AccFileL_R[0]_9 , \AccFileL_R[0]_8 , \AccFileL_R[0]_7 , \AccFileL_R[0]_6 , \AccFileL_R[0]_5 , \AccFileL_R[0]_4 , \AccFileL_R[0]_3 , \AccFileL_R[0]_2 , \AccFileL_R[0]_1 , \AccFileL_R[0]_0 , 64'h0000000000000000 }, { _166_, _165_, _164_, _163_, _162_ });
  assign _162_ = ~ DivDest_C2_0;
  assign _163_ = { DivDest_C2_3, DivDest_C2_2, DivDest_C2_0 } == 3'h7;
  assign _164_ = { DivDest_C2_3, DivDest_C2_2, DivDest_C2_0 } == 3'h5;
  assign _165_ = { DivDest_C2_3, DivDest_C2_2, DivDest_C2_0 } == 3'h3;
  assign _166_ = { DivDest_C2_3, DivDest_C2_2, DivDest_C2_0 } == 3'h1;
  function [15:0] _229_;
    input [15:0] a;
    input [79:0] b;
    input [4:0] s;
    casez (s) // synopsys parallel_case
      5'b????1:
        _229_ = b[15:0];
      5'b???1?:
        _229_ = b[31:16];
      5'b??1??:
        _229_ = b[47:32];
      5'b?1???:
        _229_ = b[63:48];
      5'b1????:
        _229_ = b[79:64];
      default:
        _229_ = a;
    endcase
  endfunction
  assign { ACC2DIVLO_31, ACC2DIVLO_30, ACC2DIVLO_29, ACC2DIVLO_28, ACC2DIVLO_27, ACC2DIVLO_26, ACC2DIVLO_25, ACC2DIVLO_24, ACC2DIVLO_23, ACC2DIVLO_22, ACC2DIVLO_21, ACC2DIVLO_20, ACC2DIVLO_19, ACC2DIVLO_18, ACC2DIVLO_17, ACC2DIVLO_16 } = _229_(16'hxxxx, { \AccFileL_R[0]_31 , \AccFileL_R[0]_30 , \AccFileL_R[0]_29 , \AccFileL_R[0]_28 , \AccFileL_R[0]_27 , \AccFileL_R[0]_26 , \AccFileL_R[0]_25 , \AccFileL_R[0]_24 , \AccFileL_R[0]_23 , \AccFileL_R[0]_22 , \AccFileL_R[0]_21 , \AccFileL_R[0]_20 , \AccFileL_R[0]_19 , \AccFileL_R[0]_18 , \AccFileL_R[0]_17 , \AccFileL_R[0]_16 , 64'h0000000000000000 }, { _171_, _170_, _169_, _168_, _167_ });
  assign _167_ = ~ DivDest_C1_0;
  assign _168_ = { DivDest_C1_3, DivDest_C1_2, DivDest_C1_0 } == 3'h7;
  assign _169_ = { DivDest_C1_3, DivDest_C1_2, DivDest_C1_0 } == 3'h5;
  assign _170_ = { DivDest_C1_3, DivDest_C1_2, DivDest_C1_0 } == 3'h3;
  assign _171_ = { DivDest_C1_3, DivDest_C1_2, DivDest_C1_0 } == 3'h1;
  function [39:0] _235_;
    input [39:0] a;
    input [79:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _235_ = b[39:0];
      2'b1?:
        _235_ = b[79:40];
      default:
        _235_ = a;
    endcase
  endfunction
  assign { ACC2SrcB_C_39, ACC2SrcB_C_38, ACC2SrcB_C_37, ACC2SrcB_C_36, ACC2SrcB_C_35, ACC2SrcB_C_34, ACC2SrcB_C_33, ACC2SrcB_C_32, ACC2SrcB_C_31, ACC2SrcB_C_30, ACC2SrcB_C_29, ACC2SrcB_C_28, ACC2SrcB_C_27, ACC2SrcB_C_26, ACC2SrcB_C_25, ACC2SrcB_C_24, ACC2SrcB_C_23, ACC2SrcB_C_22, ACC2SrcB_C_21, ACC2SrcB_C_20, ACC2SrcB_C_19, ACC2SrcB_C_18, ACC2SrcB_C_17, ACC2SrcB_C_16, ACC2SrcB_C_15, ACC2SrcB_C_14, ACC2SrcB_C_13, ACC2SrcB_C_12, ACC2SrcB_C_11, ACC2SrcB_C_10, ACC2SrcB_C_9, ACC2SrcB_C_8, ACC2SrcB_C_7, ACC2SrcB_C_6, ACC2SrcB_C_5, ACC2SrcB_C_4, ACC2SrcB_C_3, ACC2SrcB_C_2, ACC2SrcB_C_1, ACC2SrcB_C_0 } = _235_(40'h0000000000, { 8'h00, \AccFileL_R[0]_31 , \AccFileL_R[0]_30 , \AccFileL_R[0]_29 , \AccFileL_R[0]_28 , \AccFileL_R[0]_27 , \AccFileL_R[0]_26 , \AccFileL_R[0]_25 , \AccFileL_R[0]_24 , \AccFileL_R[0]_23 , \AccFileL_R[0]_22 , \AccFileL_R[0]_21 , \AccFileL_R[0]_20 , \AccFileL_R[0]_19 , \AccFileL_R[0]_18 , \AccFileL_R[0]_17 , \AccFileL_R[0]_16 , \AccFileL_R[0]_15 , \AccFileL_R[0]_14 , \AccFileL_R[0]_13 , \AccFileL_R[0]_12 , \AccFileL_R[0]_11 , \AccFileL_R[0]_10 , \AccFileL_R[0]_9 , \AccFileL_R[0]_8 , \AccFileL_R[0]_7 , \AccFileL_R[0]_6 , \AccFileL_R[0]_5 , \AccFileL_R[0]_4 , \AccFileL_R[0]_3 , \AccFileL_R[0]_2 , \AccFileL_R[0]_1 , \AccFileL_R[0]_0 , 8'h00, \AccFileH_R[0]_31 , \AccFileH_R[0]_30 , \AccFileH_R[0]_29 , \AccFileH_R[0]_28 , \AccFileH_R[0]_27 , \AccFileH_R[0]_26 , \AccFileH_R[0]_25 , \AccFileH_R[0]_24 , \AccFileH_R[0]_23 , \AccFileH_R[0]_22 , \AccFileH_R[0]_21 , \AccFileH_R[0]_20 , \AccFileH_R[0]_19 , \AccFileH_R[0]_18 , \AccFileH_R[0]_17 , \AccFileH_R[0]_16 , \AccFileH_R[0]_15 , \AccFileH_R[0]_14 , \AccFileH_R[0]_13 , \AccFileH_R[0]_12 , \AccFileH_R[0]_11 , \AccFileH_R[0]_10 , \AccFileH_R[0]_9 , \AccFileH_R[0]_8 , \AccFileH_R[0]_7 , \AccFileH_R[0]_6 , \AccFileH_R[0]_5 , \AccFileH_R[0]_4 , \AccFileH_R[0]_3 , \AccFileH_R[0]_2 , \AccFileH_R[0]_1 , \AccFileH_R[0]_0  }, { _173_, _172_ });
  assign _172_ = { SrcB_C_R_1, SrcB_C_R_0 } == 2'h2;
  assign _173_ = { SrcB_C_R_1, SrcB_C_R_0 } == 2'h1;
  function [39:0] _238_;
    input [39:0] a;
    input [79:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _238_ = b[39:0];
      2'b1?:
        _238_ = b[79:40];
      default:
        _238_ = a;
    endcase
  endfunction
  assign { ACC2SrcA_C_39, ACC2SrcA_C_38, ACC2SrcA_C_37, ACC2SrcA_C_36, ACC2SrcA_C_35, ACC2SrcA_C_34, ACC2SrcA_C_33, ACC2SrcA_C_32, ACC2SrcA_C_31, ACC2SrcA_C_30, ACC2SrcA_C_29, ACC2SrcA_C_28, ACC2SrcA_C_27, ACC2SrcA_C_26, ACC2SrcA_C_25, ACC2SrcA_C_24, ACC2SrcA_C_23, ACC2SrcA_C_22, ACC2SrcA_C_21, ACC2SrcA_C_20, ACC2SrcA_C_19, ACC2SrcA_C_18, ACC2SrcA_C_17, ACC2SrcA_C_16, ACC2SrcA_C_15, ACC2SrcA_C_14, ACC2SrcA_C_13, ACC2SrcA_C_12, ACC2SrcA_C_11, ACC2SrcA_C_10, ACC2SrcA_C_9, ACC2SrcA_C_8, ACC2SrcA_C_7, ACC2SrcA_C_6, ACC2SrcA_C_5, ACC2SrcA_C_4, ACC2SrcA_C_3, ACC2SrcA_C_2, ACC2SrcA_C_1, ACC2SrcA_C_0 } = _238_(40'h0000000000, { 8'h00, \AccFileL_R[0]_31 , \AccFileL_R[0]_30 , \AccFileL_R[0]_29 , \AccFileL_R[0]_28 , \AccFileL_R[0]_27 , \AccFileL_R[0]_26 , \AccFileL_R[0]_25 , \AccFileL_R[0]_24 , \AccFileL_R[0]_23 , \AccFileL_R[0]_22 , \AccFileL_R[0]_21 , \AccFileL_R[0]_20 , \AccFileL_R[0]_19 , \AccFileL_R[0]_18 , \AccFileL_R[0]_17 , \AccFileL_R[0]_16 , \AccFileL_R[0]_15 , \AccFileL_R[0]_14 , \AccFileL_R[0]_13 , \AccFileL_R[0]_12 , \AccFileL_R[0]_11 , \AccFileL_R[0]_10 , \AccFileL_R[0]_9 , \AccFileL_R[0]_8 , \AccFileL_R[0]_7 , \AccFileL_R[0]_6 , \AccFileL_R[0]_5 , \AccFileL_R[0]_4 , \AccFileL_R[0]_3 , \AccFileL_R[0]_2 , \AccFileL_R[0]_1 , \AccFileL_R[0]_0 , 8'h00, \AccFileH_R[0]_31 , \AccFileH_R[0]_30 , \AccFileH_R[0]_29 , \AccFileH_R[0]_28 , \AccFileH_R[0]_27 , \AccFileH_R[0]_26 , \AccFileH_R[0]_25 , \AccFileH_R[0]_24 , \AccFileH_R[0]_23 , \AccFileH_R[0]_22 , \AccFileH_R[0]_21 , \AccFileH_R[0]_20 , \AccFileH_R[0]_19 , \AccFileH_R[0]_18 , \AccFileH_R[0]_17 , \AccFileH_R[0]_16 , \AccFileH_R[0]_15 , \AccFileH_R[0]_14 , \AccFileH_R[0]_13 , \AccFileH_R[0]_12 , \AccFileH_R[0]_11 , \AccFileH_R[0]_10 , \AccFileH_R[0]_9 , \AccFileH_R[0]_8 , \AccFileH_R[0]_7 , \AccFileH_R[0]_6 , \AccFileH_R[0]_5 , \AccFileH_R[0]_4 , \AccFileH_R[0]_3 , \AccFileH_R[0]_2 , \AccFileH_R[0]_1 , \AccFileH_R[0]_0  }, { _175_, _174_ });
  assign _174_ = { SrcA_C_R_1, SrcA_C_R_0 } == 2'h2;
  assign _175_ = { SrcA_C_R_1, SrcA_C_R_0 } == 2'h1;
endmodule
