
Prelab5.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000006  00800100  0000054a  000005de  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000054a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000004  00800106  00800106  000005e4  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000005e4  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000614  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000078  00000000  00000000  00000654  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000a36  00000000  00000000  000006cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000080e  00000000  00000000  00001102  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000700  00000000  00000000  00001910  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000108  00000000  00000000  00002010  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000048a  00000000  00000000  00002118  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000298  00000000  00000000  000025a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000048  00000000  00000000  0000283a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 4b 00 	jmp	0x96	; 0x96 <__ctors_end>
   4:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
   8:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
   c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  10:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  14:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  18:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  1c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  20:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  24:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  28:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  2c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  30:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  34:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  38:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  3c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  40:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  44:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  48:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  4c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  50:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  54:	0c 94 3d 01 	jmp	0x27a	; 0x27a <__vector_21>
  58:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  5c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  60:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  64:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  68:	c2 00       	.word	0x00c2	; ????
  6a:	93 00       	.word	0x0093	; ????
  6c:	99 00       	.word	0x0099	; ????
  6e:	9f 00       	.word	0x009f	; ????
  70:	a5 00       	.word	0x00a5	; ????
  72:	ab 00       	.word	0x00ab	; ????
  74:	b1 00       	.word	0x00b1	; ????
  76:	b7 00       	.word	0x00b7	; ????
  78:	e3 01       	movw	r28, r6
  7a:	e9 01       	movw	r28, r18
  7c:	ef 01       	movw	r28, r30
  7e:	53 02       	muls	r21, r19
  80:	f5 01       	movw	r30, r10
  82:	00 02       	muls	r16, r16
  84:	0b 02       	muls	r16, r27
  86:	16 02       	muls	r17, r22
  88:	1c 02       	muls	r17, r28
  8a:	27 02       	muls	r18, r23
  8c:	32 02       	muls	r19, r18
  8e:	53 02       	muls	r21, r19
  90:	53 02       	muls	r21, r19
  92:	3d 02       	muls	r19, r29
  94:	48 02       	muls	r20, r24

00000096 <__ctors_end>:
  96:	11 24       	eor	r1, r1
  98:	1f be       	out	0x3f, r1	; 63
  9a:	cf ef       	ldi	r28, 0xFF	; 255
  9c:	d8 e0       	ldi	r29, 0x08	; 8
  9e:	de bf       	out	0x3e, r29	; 62
  a0:	cd bf       	out	0x3d, r28	; 61

000000a2 <__do_copy_data>:
  a2:	11 e0       	ldi	r17, 0x01	; 1
  a4:	a0 e0       	ldi	r26, 0x00	; 0
  a6:	b1 e0       	ldi	r27, 0x01	; 1
  a8:	ea e4       	ldi	r30, 0x4A	; 74
  aa:	f5 e0       	ldi	r31, 0x05	; 5
  ac:	02 c0       	rjmp	.+4      	; 0xb2 <__do_copy_data+0x10>
  ae:	05 90       	lpm	r0, Z+
  b0:	0d 92       	st	X+, r0
  b2:	a6 30       	cpi	r26, 0x06	; 6
  b4:	b1 07       	cpc	r27, r17
  b6:	d9 f7       	brne	.-10     	; 0xae <__do_copy_data+0xc>

000000b8 <__do_clear_bss>:
  b8:	21 e0       	ldi	r18, 0x01	; 1
  ba:	a6 e0       	ldi	r26, 0x06	; 6
  bc:	b1 e0       	ldi	r27, 0x01	; 1
  be:	01 c0       	rjmp	.+2      	; 0xc2 <.do_clear_bss_start>

000000c0 <.do_clear_bss_loop>:
  c0:	1d 92       	st	X+, r1

000000c2 <.do_clear_bss_start>:
  c2:	aa 30       	cpi	r26, 0x0A	; 10
  c4:	b2 07       	cpc	r27, r18
  c6:	e1 f7       	brne	.-8      	; 0xc0 <.do_clear_bss_loop>
  c8:	0e 94 34 01 	call	0x268	; 0x268 <main>
  cc:	0c 94 a3 02 	jmp	0x546	; 0x546 <_exit>

000000d0 <__bad_interrupt>:
  d0:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d4 <ADC_init>:
#include <avr/io.h>
#include <avr/interrupt.h>
#include <util/delay.h>
#include <stdint.h>

void ADC_init(uint8_t justi, uint8_t V_ref, uint8_t canal, uint8_t interrupt, uint8_t prescaler){
  d4:	0f 93       	push	r16
	ADMUX = 0;
  d6:	10 92 7c 00 	sts	0x007C, r1	; 0x80007c <__TEXT_REGION_LENGTH__+0x7f807c>
	if (!justi){
  da:	81 11       	cpse	r24, r1
  dc:	06 c0       	rjmp	.+12     	; 0xea <ADC_init+0x16>
		ADMUX &= ~(1<<ADLAR);
  de:	ac e7       	ldi	r26, 0x7C	; 124
  e0:	b0 e0       	ldi	r27, 0x00	; 0
  e2:	8c 91       	ld	r24, X
  e4:	8f 7d       	andi	r24, 0xDF	; 223
  e6:	8c 93       	st	X, r24
  e8:	05 c0       	rjmp	.+10     	; 0xf4 <ADC_init+0x20>
	}
	else {
		ADMUX |= (1<<ADLAR);
  ea:	ac e7       	ldi	r26, 0x7C	; 124
  ec:	b0 e0       	ldi	r27, 0x00	; 0
  ee:	8c 91       	ld	r24, X
  f0:	80 62       	ori	r24, 0x20	; 32
  f2:	8c 93       	st	X, r24
	}
	
	switch (V_ref){
  f4:	61 30       	cpi	r22, 0x01	; 1
  f6:	19 f0       	breq	.+6      	; 0xfe <ADC_init+0x2a>
  f8:	65 30       	cpi	r22, 0x05	; 5
  fa:	39 f0       	breq	.+14     	; 0x10a <ADC_init+0x36>
  fc:	0b c0       	rjmp	.+22     	; 0x114 <ADC_init+0x40>
		case 1:
		ADMUX |= (1<<REFS0)|(1<<REFS1);
  fe:	ac e7       	ldi	r26, 0x7C	; 124
 100:	b0 e0       	ldi	r27, 0x00	; 0
 102:	8c 91       	ld	r24, X
 104:	80 6c       	ori	r24, 0xC0	; 192
 106:	8c 93       	st	X, r24
		break;
 108:	05 c0       	rjmp	.+10     	; 0x114 <ADC_init+0x40>
		case 5:
		ADMUX |= (1<<REFS0);
 10a:	ac e7       	ldi	r26, 0x7C	; 124
 10c:	b0 e0       	ldi	r27, 0x00	; 0
 10e:	8c 91       	ld	r24, X
 110:	80 64       	ori	r24, 0x40	; 64
 112:	8c 93       	st	X, r24
		default:
		break;
	}
	
	switch(canal){
 114:	50 e0       	ldi	r21, 0x00	; 0
 116:	48 30       	cpi	r20, 0x08	; 8
 118:	51 05       	cpc	r21, r1
 11a:	78 f5       	brcc	.+94     	; 0x17a <ADC_init+0xa6>
 11c:	fa 01       	movw	r30, r20
 11e:	ec 5c       	subi	r30, 0xCC	; 204
 120:	ff 4f       	sbci	r31, 0xFF	; 255
 122:	0c 94 9d 02 	jmp	0x53a	; 0x53a <__tablejump2__>
		case 0:
		break;
		case 1:
		ADMUX |= (1<<MUX0);
 126:	ec e7       	ldi	r30, 0x7C	; 124
 128:	f0 e0       	ldi	r31, 0x00	; 0
 12a:	80 81       	ld	r24, Z
 12c:	81 60       	ori	r24, 0x01	; 1
 12e:	80 83       	st	Z, r24
		break;
 130:	29 c0       	rjmp	.+82     	; 0x184 <ADC_init+0xb0>
		case 2:
		ADMUX |= (1<<MUX1);
 132:	ec e7       	ldi	r30, 0x7C	; 124
 134:	f0 e0       	ldi	r31, 0x00	; 0
 136:	80 81       	ld	r24, Z
 138:	82 60       	ori	r24, 0x02	; 2
 13a:	80 83       	st	Z, r24
		break;
 13c:	23 c0       	rjmp	.+70     	; 0x184 <ADC_init+0xb0>
		case 3:
		ADMUX |= (1<<MUX0)|(1<<MUX1);
 13e:	ec e7       	ldi	r30, 0x7C	; 124
 140:	f0 e0       	ldi	r31, 0x00	; 0
 142:	80 81       	ld	r24, Z
 144:	83 60       	ori	r24, 0x03	; 3
 146:	80 83       	st	Z, r24
		break;
 148:	1d c0       	rjmp	.+58     	; 0x184 <ADC_init+0xb0>
		case 4:
		ADMUX |= (1<<MUX2);
 14a:	ec e7       	ldi	r30, 0x7C	; 124
 14c:	f0 e0       	ldi	r31, 0x00	; 0
 14e:	80 81       	ld	r24, Z
 150:	84 60       	ori	r24, 0x04	; 4
 152:	80 83       	st	Z, r24
		break;
 154:	17 c0       	rjmp	.+46     	; 0x184 <ADC_init+0xb0>
		case 5:
		ADMUX |= (1<<MUX0)|(1<<MUX2);
 156:	ec e7       	ldi	r30, 0x7C	; 124
 158:	f0 e0       	ldi	r31, 0x00	; 0
 15a:	80 81       	ld	r24, Z
 15c:	85 60       	ori	r24, 0x05	; 5
 15e:	80 83       	st	Z, r24
		break;
 160:	11 c0       	rjmp	.+34     	; 0x184 <ADC_init+0xb0>
		case 6:
		ADMUX |= (1<<MUX2)|(1<<MUX1);
 162:	ec e7       	ldi	r30, 0x7C	; 124
 164:	f0 e0       	ldi	r31, 0x00	; 0
 166:	80 81       	ld	r24, Z
 168:	86 60       	ori	r24, 0x06	; 6
 16a:	80 83       	st	Z, r24
		break;
 16c:	0b c0       	rjmp	.+22     	; 0x184 <ADC_init+0xb0>
		case 7:
		ADMUX |= (1<<MUX0)|(1<<MUX1)|(1<<MUX2);
 16e:	ec e7       	ldi	r30, 0x7C	; 124
 170:	f0 e0       	ldi	r31, 0x00	; 0
 172:	80 81       	ld	r24, Z
 174:	87 60       	ori	r24, 0x07	; 7
 176:	80 83       	st	Z, r24
		break;
 178:	05 c0       	rjmp	.+10     	; 0x184 <ADC_init+0xb0>
		default:
		ADMUX |= (1<<MUX2)|(1<<MUX1);
 17a:	ec e7       	ldi	r30, 0x7C	; 124
 17c:	f0 e0       	ldi	r31, 0x00	; 0
 17e:	80 81       	ld	r24, Z
 180:	86 60       	ori	r24, 0x06	; 6
 182:	80 83       	st	Z, r24
		break;
	}
		//ADMUX |= (1<<REFS0)|(1<<ADLAR);    // 5V de referencia - Justificación a la izquierda - canal 0
	
	ADCSRA = 0;
 184:	10 92 7a 00 	sts	0x007A, r1	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f807a>
	if (!interrupt){
 188:	21 11       	cpse	r18, r1
 18a:	06 c0       	rjmp	.+12     	; 0x198 <ADC_init+0xc4>
		ADCSRA &= ~(1<<ADIE);
 18c:	ea e7       	ldi	r30, 0x7A	; 122
 18e:	f0 e0       	ldi	r31, 0x00	; 0
 190:	80 81       	ld	r24, Z
 192:	87 7f       	andi	r24, 0xF7	; 247
 194:	80 83       	st	Z, r24
 196:	05 c0       	rjmp	.+10     	; 0x1a2 <ADC_init+0xce>
	}
	else {
		ADCSRA |= (1<<ADIE);	//	Habilitar interrupciones
 198:	ea e7       	ldi	r30, 0x7A	; 122
 19a:	f0 e0       	ldi	r31, 0x00	; 0
 19c:	80 81       	ld	r24, Z
 19e:	88 60       	ori	r24, 0x08	; 8
 1a0:	80 83       	st	Z, r24
	}
	
	switch (prescaler){
 1a2:	00 31       	cpi	r16, 0x10	; 16
 1a4:	d9 f0       	breq	.+54     	; 0x1dc <ADC_init+0x108>
 1a6:	38 f4       	brcc	.+14     	; 0x1b6 <ADC_init+0xe2>
 1a8:	04 30       	cpi	r16, 0x04	; 4
 1aa:	61 f0       	breq	.+24     	; 0x1c4 <ADC_init+0xf0>
 1ac:	08 30       	cpi	r16, 0x08	; 8
 1ae:	81 f0       	breq	.+32     	; 0x1d0 <ADC_init+0xfc>
 1b0:	02 30       	cpi	r16, 0x02	; 2
 1b2:	61 f5       	brne	.+88     	; 0x20c <ADC_init+0x138>
 1b4:	30 c0       	rjmp	.+96     	; 0x216 <ADC_init+0x142>
 1b6:	00 34       	cpi	r16, 0x40	; 64
 1b8:	e9 f0       	breq	.+58     	; 0x1f4 <ADC_init+0x120>
 1ba:	00 38       	cpi	r16, 0x80	; 128
 1bc:	09 f1       	breq	.+66     	; 0x200 <ADC_init+0x12c>
 1be:	00 32       	cpi	r16, 0x20	; 32
 1c0:	29 f5       	brne	.+74     	; 0x20c <ADC_init+0x138>
 1c2:	12 c0       	rjmp	.+36     	; 0x1e8 <ADC_init+0x114>
		case 2:
		break;
		case 4:
		ADCSRA |= (1<<ADPS1);
 1c4:	ea e7       	ldi	r30, 0x7A	; 122
 1c6:	f0 e0       	ldi	r31, 0x00	; 0
 1c8:	80 81       	ld	r24, Z
 1ca:	82 60       	ori	r24, 0x02	; 2
 1cc:	80 83       	st	Z, r24
		break;
 1ce:	23 c0       	rjmp	.+70     	; 0x216 <ADC_init+0x142>
		case 8:
		ADCSRA |= (1<<ADPS1)|(1<<ADPS0);
 1d0:	ea e7       	ldi	r30, 0x7A	; 122
 1d2:	f0 e0       	ldi	r31, 0x00	; 0
 1d4:	80 81       	ld	r24, Z
 1d6:	83 60       	ori	r24, 0x03	; 3
 1d8:	80 83       	st	Z, r24
		break;
 1da:	1d c0       	rjmp	.+58     	; 0x216 <ADC_init+0x142>
		case 16:
		ADCSRA |= (1<<ADPS2);
 1dc:	ea e7       	ldi	r30, 0x7A	; 122
 1de:	f0 e0       	ldi	r31, 0x00	; 0
 1e0:	80 81       	ld	r24, Z
 1e2:	84 60       	ori	r24, 0x04	; 4
 1e4:	80 83       	st	Z, r24
		break;
 1e6:	17 c0       	rjmp	.+46     	; 0x216 <ADC_init+0x142>
		case 32:
		ADCSRA |= (1<<ADPS2)| (1<<ADPS0);
 1e8:	ea e7       	ldi	r30, 0x7A	; 122
 1ea:	f0 e0       	ldi	r31, 0x00	; 0
 1ec:	80 81       	ld	r24, Z
 1ee:	85 60       	ori	r24, 0x05	; 5
 1f0:	80 83       	st	Z, r24
		break;
 1f2:	11 c0       	rjmp	.+34     	; 0x216 <ADC_init+0x142>
		case 64:
		ADCSRA |= (1<<ADPS1) |(1<<ADPS2);
 1f4:	ea e7       	ldi	r30, 0x7A	; 122
 1f6:	f0 e0       	ldi	r31, 0x00	; 0
 1f8:	80 81       	ld	r24, Z
 1fa:	86 60       	ori	r24, 0x06	; 6
 1fc:	80 83       	st	Z, r24
		break;
 1fe:	0b c0       	rjmp	.+22     	; 0x216 <ADC_init+0x142>
		case 128:
		ADCSRA |= (1<<ADPS1)|(1<<ADPS0)|(1<<ADPS2);
 200:	ea e7       	ldi	r30, 0x7A	; 122
 202:	f0 e0       	ldi	r31, 0x00	; 0
 204:	80 81       	ld	r24, Z
 206:	87 60       	ori	r24, 0x07	; 7
 208:	80 83       	st	Z, r24
		break;
 20a:	05 c0       	rjmp	.+10     	; 0x216 <ADC_init+0x142>
		default:
		ADCSRA |= (1<<ADPS1)|(1<<ADPS0)|(1<<ADPS2);
 20c:	ea e7       	ldi	r30, 0x7A	; 122
 20e:	f0 e0       	ldi	r31, 0x00	; 0
 210:	80 81       	ld	r24, Z
 212:	87 60       	ori	r24, 0x07	; 7
 214:	80 83       	st	Z, r24
		break;
	}
	
	
	//ADCSRA |= (1<<ADIE)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0); //Interrupciones - Prescaler 128
	ADCSRA |= (1<<ADEN)|(1<<ADSC); //Habilitar ADC e iniciar conversión
 216:	ea e7       	ldi	r30, 0x7A	; 122
 218:	f0 e0       	ldi	r31, 0x00	; 0
 21a:	80 81       	ld	r24, Z
 21c:	80 6c       	ori	r24, 0xC0	; 192
 21e:	80 83       	st	Z, r24
 220:	0f 91       	pop	r16
 222:	08 95       	ret

00000224 <setup>:
}

//************Funciones************


void setup(){
 224:	0f 93       	push	r16
 226:	1f 93       	push	r17
    cli();
 228:	f8 94       	cli
    //CLKPR = (1<< CLKPCE);
    //CLKPR |= (1<<CLKPS2);    //1Mhz
    
    UCSR0B = 0;                //Comunicación serial
 22a:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
	
	//Puerto C como entrada y pullup deshabilitado.
	DDRC=0x00;
 22e:	17 b8       	out	0x07, r1	; 7
	PORTC=0x00;
 230:	18 b8       	out	0x08, r1	; 8
	initPWM1(2, 0, mode_PWM, prescaler_PWM, periodo);
 232:	00 91 00 01 	lds	r16, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 236:	10 91 01 01 	lds	r17, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 23a:	20 91 04 01 	lds	r18, 0x0104	; 0x800104 <prescaler_PWM>
 23e:	30 91 05 01 	lds	r19, 0x0105	; 0x800105 <prescaler_PWM+0x1>
 242:	40 91 02 01 	lds	r20, 0x0102	; 0x800102 <mode_PWM>
 246:	60 e0       	ldi	r22, 0x00	; 0
 248:	82 e0       	ldi	r24, 0x02	; 2
 24a:	0e 94 a1 01 	call	0x342	; 0x342 <initPWM1>
	ADC_init(1,5,canal_ADC,1,prescaler_ADC);
 24e:	40 91 09 01 	lds	r20, 0x0109	; 0x800109 <canal_ADC>
 252:	00 91 03 01 	lds	r16, 0x0103	; 0x800103 <prescaler_ADC>
 256:	21 e0       	ldi	r18, 0x01	; 1
 258:	65 e0       	ldi	r22, 0x05	; 5
 25a:	81 e0       	ldi	r24, 0x01	; 1
 25c:	0e 94 6a 00 	call	0xd4	; 0xd4 <ADC_init>

    sei();
 260:	78 94       	sei
}
 262:	1f 91       	pop	r17
 264:	0f 91       	pop	r16
 266:	08 95       	ret

00000268 <main>:
volatile uint8_t valorADC = 0;
volatile uint16_t DUT = 0;

int main()
{
    setup();
 268:	0e 94 12 01 	call	0x224	; 0x224 <setup>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 26c:	8f e9       	ldi	r24, 0x9F	; 159
 26e:	9f e0       	ldi	r25, 0x0F	; 15
 270:	01 97       	sbiw	r24, 0x01	; 1
 272:	f1 f7       	brne	.-4      	; 0x270 <main+0x8>
 274:	00 c0       	rjmp	.+0      	; 0x276 <main+0xe>
 276:	00 00       	nop
 278:	f9 cf       	rjmp	.-14     	; 0x26c <main+0x4>

0000027a <__vector_21>:
    sei();
}


//************Interrupciones************
ISR(ADC_vect){
 27a:	1f 92       	push	r1
 27c:	0f 92       	push	r0
 27e:	0f b6       	in	r0, 0x3f	; 63
 280:	0f 92       	push	r0
 282:	11 24       	eor	r1, r1
 284:	0f 93       	push	r16
 286:	2f 93       	push	r18
 288:	3f 93       	push	r19
 28a:	4f 93       	push	r20
 28c:	5f 93       	push	r21
 28e:	6f 93       	push	r22
 290:	7f 93       	push	r23
 292:	8f 93       	push	r24
 294:	9f 93       	push	r25
 296:	af 93       	push	r26
 298:	bf 93       	push	r27
 29a:	ef 93       	push	r30
 29c:	ff 93       	push	r31
	
	//Actualizamos el valor del Dutty cycle
    valorADC = ADCH;        // Leemos solo ADCH por justificación izquierda
 29e:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
 2a2:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <valorADC>
	DUT = DutyCycle(valorADC);
 2a6:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <valorADC>
 2aa:	0e 94 9a 01 	call	0x334	; 0x334 <DutyCycle>
 2ae:	90 93 07 01 	sts	0x0107, r25	; 0x800107 <__data_end+0x1>
 2b2:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <__data_end>
	switch(canal_ADC){
 2b6:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <canal_ADC>
 2ba:	88 23       	and	r24, r24
 2bc:	19 f0       	breq	.+6      	; 0x2c4 <__vector_21+0x4a>
 2be:	81 30       	cpi	r24, 0x01	; 1
 2c0:	51 f0       	breq	.+20     	; 0x2d6 <__vector_21+0x5c>
 2c2:	11 c0       	rjmp	.+34     	; 0x2e6 <__vector_21+0x6c>
		case 0:
		OCR1B = DUT;            // Actualizamos el duty cycle
 2c4:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__data_end>
 2c8:	90 91 07 01 	lds	r25, 0x0107	; 0x800107 <__data_end+0x1>
 2cc:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__TEXT_REGION_LENGTH__+0x7f808b>
 2d0:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x7f808a>
		//OCR1A = DUT;      //Para probar si servía el configurar ambas salidas de PWM
		break;
 2d4:	08 c0       	rjmp	.+16     	; 0x2e6 <__vector_21+0x6c>
		case 1:
		OCR1A = DUT;			// Actualizamos el duty cycle
 2d6:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__data_end>
 2da:	90 91 07 01 	lds	r25, 0x0107	; 0x800107 <__data_end+0x1>
 2de:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
 2e2:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
		default:
		break;
	}
	
	//Multiplexeo de canales de ADC para la proxuma lectura.
	if (canal_ADC>=1){
 2e6:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <canal_ADC>
 2ea:	88 23       	and	r24, r24
 2ec:	19 f0       	breq	.+6      	; 0x2f4 <__vector_21+0x7a>
		canal_ADC=0;
 2ee:	10 92 09 01 	sts	0x0109, r1	; 0x800109 <canal_ADC>
 2f2:	05 c0       	rjmp	.+10     	; 0x2fe <__vector_21+0x84>
	}
	else {
		canal_ADC++;
 2f4:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <canal_ADC>
 2f8:	8f 5f       	subi	r24, 0xFF	; 255
 2fa:	80 93 09 01 	sts	0x0109, r24	; 0x800109 <canal_ADC>
	}
	
	//Reconfiguracion del ADC
	ADC_init(1,5,canal_ADC,1,prescaler_ADC);
 2fe:	40 91 09 01 	lds	r20, 0x0109	; 0x800109 <canal_ADC>
 302:	00 91 03 01 	lds	r16, 0x0103	; 0x800103 <prescaler_ADC>
 306:	21 e0       	ldi	r18, 0x01	; 1
 308:	65 e0       	ldi	r22, 0x05	; 5
 30a:	81 e0       	ldi	r24, 0x01	; 1
 30c:	0e 94 6a 00 	call	0xd4	; 0xd4 <ADC_init>
 310:	ff 91       	pop	r31
 312:	ef 91       	pop	r30
 314:	bf 91       	pop	r27
 316:	af 91       	pop	r26
 318:	9f 91       	pop	r25
 31a:	8f 91       	pop	r24
 31c:	7f 91       	pop	r23
 31e:	6f 91       	pop	r22
 320:	5f 91       	pop	r21
 322:	4f 91       	pop	r20
 324:	3f 91       	pop	r19
 326:	2f 91       	pop	r18
 328:	0f 91       	pop	r16
 32a:	0f 90       	pop	r0
 32c:	0f be       	out	0x3f, r0	; 63
 32e:	0f 90       	pop	r0
 330:	1f 90       	pop	r1
 332:	18 95       	reti

00000334 <DutyCycle>:
#include <avr/interrupt.h>
#include <util/delay.h>
#include <stdint.h>

uint16_t DutyCycle(uint8_t lec_ADC){
	return (1010UL + lec_ADC * (4000UL/255));
 334:	2f e0       	ldi	r18, 0x0F	; 15
 336:	82 9f       	mul	r24, r18
 338:	c0 01       	movw	r24, r0
 33a:	11 24       	eor	r1, r1
}
 33c:	8e 50       	subi	r24, 0x0E	; 14
 33e:	9c 4f       	sbci	r25, 0xFC	; 252
 340:	08 95       	ret

00000342 <initPWM1>:

void initPWM1(uint8_t compare, uint8_t inv, uint8_t mode, uint16_t prescaler, uint16_t periodo) {
 342:	0f 93       	push	r16
 344:	1f 93       	push	r17
	TCCR1A = 0;
 346:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
	TCCR1B = 0;
 34a:	10 92 81 00 	sts	0x0081, r1	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
	DDRB = 0;
 34e:	14 b8       	out	0x04, r1	; 4
	PORTB=0;
 350:	15 b8       	out	0x05, r1	; 5
	
	//OCR1B
	if (compare==0){
 352:	81 11       	cpse	r24, r1
 354:	0e c0       	rjmp	.+28     	; 0x372 <initPWM1+0x30>
		if (inv==0) {
 356:	61 11       	cpse	r22, r1
 358:	06 c0       	rjmp	.+12     	; 0x366 <initPWM1+0x24>
			TCCR1A |= (1<<COM1B1);	//No invertido
 35a:	a0 e8       	ldi	r26, 0x80	; 128
 35c:	b0 e0       	ldi	r27, 0x00	; 0
 35e:	8c 91       	ld	r24, X
 360:	80 62       	ori	r24, 0x20	; 32
 362:	8c 93       	st	X, r24
 364:	25 c0       	rjmp	.+74     	; 0x3b0 <initPWM1+0x6e>
		}
		else {
			TCCR1A |= (1<<COM1B1) | (1<<COM1B0); 
 366:	a0 e8       	ldi	r26, 0x80	; 128
 368:	b0 e0       	ldi	r27, 0x00	; 0
 36a:	8c 91       	ld	r24, X
 36c:	80 63       	ori	r24, 0x30	; 48
 36e:	8c 93       	st	X, r24
 370:	1f c0       	rjmp	.+62     	; 0x3b0 <initPWM1+0x6e>
		}
	}
	//OCR1A
	else if (compare==1) {
 372:	81 30       	cpi	r24, 0x01	; 1
 374:	71 f4       	brne	.+28     	; 0x392 <initPWM1+0x50>
		if (inv==0) {
 376:	61 11       	cpse	r22, r1
 378:	06 c0       	rjmp	.+12     	; 0x386 <initPWM1+0x44>
			TCCR1A |= (1<<COM1A1);
 37a:	a0 e8       	ldi	r26, 0x80	; 128
 37c:	b0 e0       	ldi	r27, 0x00	; 0
 37e:	8c 91       	ld	r24, X
 380:	80 68       	ori	r24, 0x80	; 128
 382:	8c 93       	st	X, r24
 384:	15 c0       	rjmp	.+42     	; 0x3b0 <initPWM1+0x6e>
		}
		else {
			TCCR1A |= (1<<COM1A1) | (1<<COM1A0);
 386:	a0 e8       	ldi	r26, 0x80	; 128
 388:	b0 e0       	ldi	r27, 0x00	; 0
 38a:	8c 91       	ld	r24, X
 38c:	80 6c       	ori	r24, 0xC0	; 192
 38e:	8c 93       	st	X, r24
 390:	0f c0       	rjmp	.+30     	; 0x3b0 <initPWM1+0x6e>
		}
	}
	//Esta es util para inicializar el timer1 con las dos señales PWM 
	else if (compare==2){
 392:	82 30       	cpi	r24, 0x02	; 2
 394:	69 f4       	brne	.+26     	; 0x3b0 <initPWM1+0x6e>
		if (inv==0) {
 396:	61 11       	cpse	r22, r1
 398:	06 c0       	rjmp	.+12     	; 0x3a6 <initPWM1+0x64>
			TCCR1A |= (1<<COM1A1)|(1<<COM1B1);
 39a:	a0 e8       	ldi	r26, 0x80	; 128
 39c:	b0 e0       	ldi	r27, 0x00	; 0
 39e:	8c 91       	ld	r24, X
 3a0:	80 6a       	ori	r24, 0xA0	; 160
 3a2:	8c 93       	st	X, r24
 3a4:	05 c0       	rjmp	.+10     	; 0x3b0 <initPWM1+0x6e>
		}
		else {
			TCCR1A |= (1<<COM1A1) | (1<<COM1A0)|(1<<COM1B1) | (1<<COM1B0);
 3a6:	a0 e8       	ldi	r26, 0x80	; 128
 3a8:	b0 e0       	ldi	r27, 0x00	; 0
 3aa:	8c 91       	ld	r24, X
 3ac:	80 6f       	ori	r24, 0xF0	; 240
 3ae:	8c 93       	st	X, r24
		}
	}
	
	
	
	switch (mode)
 3b0:	50 e0       	ldi	r21, 0x00	; 0
 3b2:	fa 01       	movw	r30, r20
 3b4:	31 97       	sbiw	r30, 0x01	; 1
 3b6:	ef 30       	cpi	r30, 0x0F	; 15
 3b8:	f1 05       	cpc	r31, r1
 3ba:	08 f0       	brcs	.+2      	; 0x3be <initPWM1+0x7c>
 3bc:	74 c0       	rjmp	.+232    	; 0x4a6 <__EEPROM_REGION_LENGTH__+0xa6>
 3be:	e4 5c       	subi	r30, 0xC4	; 196
 3c0:	ff 4f       	sbci	r31, 0xFF	; 255
 3c2:	0c 94 9d 02 	jmp	0x53a	; 0x53a <__tablejump2__>
	{
		case 1:	 //PWM Phase correct 8 bits
		TCCR1A |= (1<<WGM10);						
 3c6:	e0 e8       	ldi	r30, 0x80	; 128
 3c8:	f0 e0       	ldi	r31, 0x00	; 0
 3ca:	80 81       	ld	r24, Z
 3cc:	81 60       	ori	r24, 0x01	; 1
 3ce:	80 83       	st	Z, r24
		break;
 3d0:	74 c0       	rjmp	.+232    	; 0x4ba <__EEPROM_REGION_LENGTH__+0xba>
		
		case 2:	//PWM Phase correct 9 bits		
		TCCR1A |= (1<<WGM11);
 3d2:	e0 e8       	ldi	r30, 0x80	; 128
 3d4:	f0 e0       	ldi	r31, 0x00	; 0
 3d6:	80 81       	ld	r24, Z
 3d8:	82 60       	ori	r24, 0x02	; 2
 3da:	80 83       	st	Z, r24
		break;
 3dc:	6e c0       	rjmp	.+220    	; 0x4ba <__EEPROM_REGION_LENGTH__+0xba>
		
		case 3:	//PWM Phase correct 10 bits
		TCCR1A |= (1<<WGM11) | (1<<WGM10);     
 3de:	e0 e8       	ldi	r30, 0x80	; 128
 3e0:	f0 e0       	ldi	r31, 0x00	; 0
 3e2:	80 81       	ld	r24, Z
 3e4:	83 60       	ori	r24, 0x03	; 3
 3e6:	80 83       	st	Z, r24
		break;
 3e8:	68 c0       	rjmp	.+208    	; 0x4ba <__EEPROM_REGION_LENGTH__+0xba>
		
		case 5:	//PWM Fast 8 bits
		TCCR1A |=  (1<<WGM10);
 3ea:	e0 e8       	ldi	r30, 0x80	; 128
 3ec:	f0 e0       	ldi	r31, 0x00	; 0
 3ee:	80 81       	ld	r24, Z
 3f0:	81 60       	ori	r24, 0x01	; 1
 3f2:	80 83       	st	Z, r24
		TCCR1B |= (1<<WGM12);
 3f4:	e1 e8       	ldi	r30, 0x81	; 129
 3f6:	f0 e0       	ldi	r31, 0x00	; 0
 3f8:	80 81       	ld	r24, Z
 3fa:	88 60       	ori	r24, 0x08	; 8
 3fc:	80 83       	st	Z, r24
		break;
 3fe:	5d c0       	rjmp	.+186    	; 0x4ba <__EEPROM_REGION_LENGTH__+0xba>
		
		case 6: //PWM Fast 9 bits
		TCCR1A |= (1<<WGM11);
 400:	e0 e8       	ldi	r30, 0x80	; 128
 402:	f0 e0       	ldi	r31, 0x00	; 0
 404:	80 81       	ld	r24, Z
 406:	82 60       	ori	r24, 0x02	; 2
 408:	80 83       	st	Z, r24
		TCCR1B |= (1<<WGM12);
 40a:	e1 e8       	ldi	r30, 0x81	; 129
 40c:	f0 e0       	ldi	r31, 0x00	; 0
 40e:	80 81       	ld	r24, Z
 410:	88 60       	ori	r24, 0x08	; 8
 412:	80 83       	st	Z, r24
		break;
 414:	52 c0       	rjmp	.+164    	; 0x4ba <__EEPROM_REGION_LENGTH__+0xba>
		
		case 7: //PWM Fast 10 bits
		TCCR1A |= (1<<WGM11) | (1<<WGM10);
 416:	e0 e8       	ldi	r30, 0x80	; 128
 418:	f0 e0       	ldi	r31, 0x00	; 0
 41a:	80 81       	ld	r24, Z
 41c:	83 60       	ori	r24, 0x03	; 3
 41e:	80 83       	st	Z, r24
		TCCR1B |= (1<<WGM12);
 420:	e1 e8       	ldi	r30, 0x81	; 129
 422:	f0 e0       	ldi	r31, 0x00	; 0
 424:	80 81       	ld	r24, Z
 426:	88 60       	ori	r24, 0x08	; 8
 428:	80 83       	st	Z, r24
		break;
 42a:	47 c0       	rjmp	.+142    	; 0x4ba <__EEPROM_REGION_LENGTH__+0xba>
		
		case 8: //PWM Phase and frecuency correct TOP=ICR1 
		TCCR1B |= (1<<WGM13);
 42c:	e1 e8       	ldi	r30, 0x81	; 129
 42e:	f0 e0       	ldi	r31, 0x00	; 0
 430:	80 81       	ld	r24, Z
 432:	80 61       	ori	r24, 0x10	; 16
 434:	80 83       	st	Z, r24
		break;
 436:	41 c0       	rjmp	.+130    	; 0x4ba <__EEPROM_REGION_LENGTH__+0xba>
		
		case 9:	//PWM Phase and frecuency correct TOP=OCR1A 
		TCCR1B |= (1<<WGM13);
 438:	e1 e8       	ldi	r30, 0x81	; 129
 43a:	f0 e0       	ldi	r31, 0x00	; 0
 43c:	80 81       	ld	r24, Z
 43e:	80 61       	ori	r24, 0x10	; 16
 440:	80 83       	st	Z, r24
		TCCR1A |= (1<<WGM10);
 442:	e0 e8       	ldi	r30, 0x80	; 128
 444:	f0 e0       	ldi	r31, 0x00	; 0
 446:	80 81       	ld	r24, Z
 448:	81 60       	ori	r24, 0x01	; 1
 44a:	80 83       	st	Z, r24
		break;
 44c:	36 c0       	rjmp	.+108    	; 0x4ba <__EEPROM_REGION_LENGTH__+0xba>
		
		case 10: //PWM Phase correct TOP=ICR1 
		TCCR1B |= (1<<WGM13);
 44e:	e1 e8       	ldi	r30, 0x81	; 129
 450:	f0 e0       	ldi	r31, 0x00	; 0
 452:	80 81       	ld	r24, Z
 454:	80 61       	ori	r24, 0x10	; 16
 456:	80 83       	st	Z, r24
		TCCR1A |= (1<<WGM11);
 458:	e0 e8       	ldi	r30, 0x80	; 128
 45a:	f0 e0       	ldi	r31, 0x00	; 0
 45c:	80 81       	ld	r24, Z
 45e:	82 60       	ori	r24, 0x02	; 2
 460:	80 83       	st	Z, r24
		break;
 462:	2b c0       	rjmp	.+86     	; 0x4ba <__EEPROM_REGION_LENGTH__+0xba>
		
		case 11: //PWM Phase correct TOP=OCR1A 
		TCCR1A |= (1<<WGM11) | (1<<WGM10);
 464:	e0 e8       	ldi	r30, 0x80	; 128
 466:	f0 e0       	ldi	r31, 0x00	; 0
 468:	80 81       	ld	r24, Z
 46a:	83 60       	ori	r24, 0x03	; 3
 46c:	80 83       	st	Z, r24
		TCCR1B |= (1<<WGM13);
 46e:	e1 e8       	ldi	r30, 0x81	; 129
 470:	f0 e0       	ldi	r31, 0x00	; 0
 472:	80 81       	ld	r24, Z
 474:	80 61       	ori	r24, 0x10	; 16
 476:	80 83       	st	Z, r24
		break;
 478:	20 c0       	rjmp	.+64     	; 0x4ba <__EEPROM_REGION_LENGTH__+0xba>
		
		case 14: //PWM Fast TOP=ICR1
		TCCR1A |= (1<<WGM11);
 47a:	e0 e8       	ldi	r30, 0x80	; 128
 47c:	f0 e0       	ldi	r31, 0x00	; 0
 47e:	80 81       	ld	r24, Z
 480:	82 60       	ori	r24, 0x02	; 2
 482:	80 83       	st	Z, r24
		TCCR1B |= (1<<WGM12) | (1<<WGM13);
 484:	e1 e8       	ldi	r30, 0x81	; 129
 486:	f0 e0       	ldi	r31, 0x00	; 0
 488:	80 81       	ld	r24, Z
 48a:	88 61       	ori	r24, 0x18	; 24
 48c:	80 83       	st	Z, r24
		break;
 48e:	15 c0       	rjmp	.+42     	; 0x4ba <__EEPROM_REGION_LENGTH__+0xba>
		
		case 15: //PWM Fast TOP=OCR1A 
		TCCR1A |= (1<<WGM11) | (1<<WGM10);
 490:	e0 e8       	ldi	r30, 0x80	; 128
 492:	f0 e0       	ldi	r31, 0x00	; 0
 494:	80 81       	ld	r24, Z
 496:	83 60       	ori	r24, 0x03	; 3
 498:	80 83       	st	Z, r24
		TCCR1B |= (1<<WGM12) | (1<<WGM13);
 49a:	e1 e8       	ldi	r30, 0x81	; 129
 49c:	f0 e0       	ldi	r31, 0x00	; 0
 49e:	80 81       	ld	r24, Z
 4a0:	88 61       	ori	r24, 0x18	; 24
 4a2:	80 83       	st	Z, r24
		break;
 4a4:	0a c0       	rjmp	.+20     	; 0x4ba <__EEPROM_REGION_LENGTH__+0xba>
		
		default:	
		TCCR1A |= (1<<WGM11);
 4a6:	e0 e8       	ldi	r30, 0x80	; 128
 4a8:	f0 e0       	ldi	r31, 0x00	; 0
 4aa:	80 81       	ld	r24, Z
 4ac:	82 60       	ori	r24, 0x02	; 2
 4ae:	80 83       	st	Z, r24
		TCCR1B |= (1<<WGM12) | (1<<WGM13);
 4b0:	e1 e8       	ldi	r30, 0x81	; 129
 4b2:	f0 e0       	ldi	r31, 0x00	; 0
 4b4:	80 81       	ld	r24, Z
 4b6:	88 61       	ori	r24, 0x18	; 24
 4b8:	80 83       	st	Z, r24
		break;
	}
	
	switch (prescaler){
 4ba:	20 34       	cpi	r18, 0x40	; 64
 4bc:	31 05       	cpc	r19, r1
 4be:	e1 f0       	breq	.+56     	; 0x4f8 <__EEPROM_REGION_LENGTH__+0xf8>
 4c0:	38 f4       	brcc	.+14     	; 0x4d0 <__EEPROM_REGION_LENGTH__+0xd0>
 4c2:	21 30       	cpi	r18, 0x01	; 1
 4c4:	31 05       	cpc	r19, r1
 4c6:	61 f0       	breq	.+24     	; 0x4e0 <__EEPROM_REGION_LENGTH__+0xe0>
 4c8:	28 30       	cpi	r18, 0x08	; 8
 4ca:	31 05       	cpc	r19, r1
 4cc:	79 f0       	breq	.+30     	; 0x4ec <__EEPROM_REGION_LENGTH__+0xec>
 4ce:	26 c0       	rjmp	.+76     	; 0x51c <__EEPROM_REGION_LENGTH__+0x11c>
 4d0:	21 15       	cp	r18, r1
 4d2:	81 e0       	ldi	r24, 0x01	; 1
 4d4:	38 07       	cpc	r19, r24
 4d6:	b1 f0       	breq	.+44     	; 0x504 <__EEPROM_REGION_LENGTH__+0x104>
 4d8:	21 15       	cp	r18, r1
 4da:	34 40       	sbci	r19, 0x04	; 4
 4dc:	c9 f0       	breq	.+50     	; 0x510 <__EEPROM_REGION_LENGTH__+0x110>
 4de:	1e c0       	rjmp	.+60     	; 0x51c <__EEPROM_REGION_LENGTH__+0x11c>
		case 1:
		TCCR1B |= (1<<CS10);
 4e0:	e1 e8       	ldi	r30, 0x81	; 129
 4e2:	f0 e0       	ldi	r31, 0x00	; 0
 4e4:	80 81       	ld	r24, Z
 4e6:	81 60       	ori	r24, 0x01	; 1
 4e8:	80 83       	st	Z, r24
		break;
 4ea:	1d c0       	rjmp	.+58     	; 0x526 <__EEPROM_REGION_LENGTH__+0x126>
		case 8:
		TCCR1B |= (1<<CS11);
 4ec:	e1 e8       	ldi	r30, 0x81	; 129
 4ee:	f0 e0       	ldi	r31, 0x00	; 0
 4f0:	80 81       	ld	r24, Z
 4f2:	82 60       	ori	r24, 0x02	; 2
 4f4:	80 83       	st	Z, r24
		break;
 4f6:	17 c0       	rjmp	.+46     	; 0x526 <__EEPROM_REGION_LENGTH__+0x126>
		case 64:
		TCCR1B |= (1<<CS10)|(1<<CS11);
 4f8:	e1 e8       	ldi	r30, 0x81	; 129
 4fa:	f0 e0       	ldi	r31, 0x00	; 0
 4fc:	80 81       	ld	r24, Z
 4fe:	83 60       	ori	r24, 0x03	; 3
 500:	80 83       	st	Z, r24
		break;
 502:	11 c0       	rjmp	.+34     	; 0x526 <__EEPROM_REGION_LENGTH__+0x126>
		case 256:
		TCCR1B |= (1<<CS12);
 504:	e1 e8       	ldi	r30, 0x81	; 129
 506:	f0 e0       	ldi	r31, 0x00	; 0
 508:	80 81       	ld	r24, Z
 50a:	84 60       	ori	r24, 0x04	; 4
 50c:	80 83       	st	Z, r24
		break;
 50e:	0b c0       	rjmp	.+22     	; 0x526 <__EEPROM_REGION_LENGTH__+0x126>
		case 1024:
		TCCR1B |= (1<<CS10)|(1<<CS12);
 510:	e1 e8       	ldi	r30, 0x81	; 129
 512:	f0 e0       	ldi	r31, 0x00	; 0
 514:	80 81       	ld	r24, Z
 516:	85 60       	ori	r24, 0x05	; 5
 518:	80 83       	st	Z, r24
		break;
 51a:	05 c0       	rjmp	.+10     	; 0x526 <__EEPROM_REGION_LENGTH__+0x126>
		default:
		TCCR1B &= ~((1<<CS10)|(1<<CS12)|(1<<CS11));
 51c:	e1 e8       	ldi	r30, 0x81	; 129
 51e:	f0 e0       	ldi	r31, 0x00	; 0
 520:	80 81       	ld	r24, Z
 522:	88 7f       	andi	r24, 0xF8	; 248
 524:	80 83       	st	Z, r24
	// Prescaler de 1024 (Frecuencia PWM = 50Hz)
	TCCR1B |= (1<<CS11);
	//OCR1B =1010;
	//OCR1B =4990;*/
	
	ICR1 = periodo;   // TOP value para 50Hz
 526:	10 93 87 00 	sts	0x0087, r17	; 0x800087 <__TEXT_REGION_LENGTH__+0x7f8087>
 52a:	00 93 86 00 	sts	0x0086, r16	; 0x800086 <__TEXT_REGION_LENGTH__+0x7f8086>
	
	DDRB |= (1 << DDB2)|(1 << DDB3)|(1 << DDB1);  // Configura PB2 (OC1B) como salida
 52e:	84 b1       	in	r24, 0x04	; 4
 530:	8e 60       	ori	r24, 0x0E	; 14
 532:	84 b9       	out	0x04, r24	; 4
 534:	1f 91       	pop	r17
 536:	0f 91       	pop	r16
 538:	08 95       	ret

0000053a <__tablejump2__>:
 53a:	ee 0f       	add	r30, r30
 53c:	ff 1f       	adc	r31, r31
 53e:	05 90       	lpm	r0, Z+
 540:	f4 91       	lpm	r31, Z
 542:	e0 2d       	mov	r30, r0
 544:	09 94       	ijmp

00000546 <_exit>:
 546:	f8 94       	cli

00000548 <__stop_program>:
 548:	ff cf       	rjmp	.-2      	; 0x548 <__stop_program>
