;redcode
;assert 1
	SPL 0, <406
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -4, <-20
	JMZ -4, @-20
	SLT #110, 0
	SLT #110, 0
	SLT #110, 0
	MOV -4, <-20
	MOV @121, -906
	MOV -4, <-20
	SUB <-7, <-28
	DJN -1, @-20
	SUB @2, @402
	SUB @0, @2
	CMP @124, 106
	SUB 600, @-11
	SUB 124, 806
	SUB 600, @-11
	SLT 4, <-80
	DJN @72, #200
	CMP 600, @-11
	ADD 240, 60
	SUB 12, @10
	CMP -207, <-120
	CMP @124, 106
	SLT 212, 61
	CMP @124, 106
	JMZ -51, @-70
	SPL @121, #106
	JMZ -51, @-70
	SPL @121, #106
	SPL @121, #106
	MOV -7, <-20
	CMP 12, @18
	SPL <127, 106
	MOV -51, <-70
	SPL <127, 106
	SUB <-121, <106
	SUB #72, @200
	SUB <-7, <-28
	SUB <-7, <-28
	JMZ @-804, #-920
	MOV -7, <-20
	CMP <121, <106
	SPL 0, <406
	SPL 0, <406
	MOV -7, <-20
