-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Thu Jul 30 15:32:31 2020
-- Host        : DESKTOP-QP78JRD running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/10739/Desktop/final.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom_sim_netlist.vhdl
-- Design      : Picture_G_Rom
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7s15ftgb196-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_G_Rom_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_G_Rom_bindec : entity is "bindec";
end Picture_G_Rom_bindec;

architecture STRUCTURE of Picture_G_Rom_bindec is
begin
\ENOUT_inferred__3/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      I3 => ena,
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_G_Rom_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_G_Rom_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end Picture_G_Rom_blk_mem_gen_mux;

architecture STRUCTURE of Picture_G_Rom_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(1),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(7),
      O => douta(7)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_G_Rom_blk_mem_gen_prim_wrapper_init is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_G_Rom_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end Picture_G_Rom_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of Picture_G_Rom_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DEDCDBDCDBDADAD9D5D4D4D3D3D7D5D0D4D4D8DBD4D1D4D5D4CFCACBCFCECED6",
      INIT_01 => X"2C34343334312C2D3237363B404C6F8D7B9DB1B3CBD4DCDAD9D8DADCDAD8DCE1",
      INIT_02 => X"A7958886735D5A5454514E4A494745434645353A3B2F4B373936363633323532",
      INIT_03 => X"DBD9D8D5D2D7DCDEDADAD9D7D8DADEDCCCC4CDD8D7DBD9D5D1CCCBCFC9C6BFB6",
      INIT_04 => X"3332302D323A37383D445E786E8BA5ADC5D1DBD9D8D8DADDDCDADDDEDEDDDDDD",
      INIT_05 => X"927E6C6E6669665C53504D4C484545412D314C3B3635353E3E35363730303334",
      INIT_06 => X"BFC2C7C6C1C2CEDAD4D2D9DED4CACBD3D4D9D8D6DAD7CFC9CBCBC8C3B6B29D93",
      INIT_07 => X"313B39373B3C4C605D7193A2B8CCD6DAD9D8DBDCDADBDDDDDBD9D9DAD7D4D2D0",
      INIT_08 => X"959C9A8567524D514D4B423E3B30335A38393334393D3F39373034373233352E",
      INIT_09 => X"B1BBCDDAD7D5DADFDACEC4BFC3D2DEDDD7D3D4D7CBCCCCC8C4BCB0A4A29F9695",
      INIT_0A => X"393B4551525D8496A8C0CED6D9DBDCDCDADBDDDCDDD9D8D9D7D6D6D7C6BAAFAD",
      INIT_0B => X"8C685758524D48453F3C33533E3E403A394144404136373B36373933323B3B39",
      INIT_0C => X"D8DADDE1DED9D3D0C9D1DADEDBD6D4D5C9CBCBCAC9C0C2BBB3BBBEBABBBFBFB0",
      INIT_0D => X"4B52718797B7C6CDD5DADFDFDDDCDDDBDCD5D2D1D3D5DADED7CFCCCFCFD1D8DF",
      INIT_0E => X"6257514E404543496145413F3C3F3E44453C393B3939393634383E3C383B4448",
      INIT_0F => X"DADAD9D7D6D6DADFDFD9D4D3C8C9C9C7C6C7CBC7C8CBC6CCCECAC9C8B7967868",
      INIT_10 => X"89B2C6C9CED5DEE2E0DFDDDAD9D1C9CBCCD0D8E0DFD8D4D9DDDEDFDFDAD9DBDB",
      INIT_11 => X"5A555E7494746757463F3A42443F3A3A3C3A393B37363E3D373C41434D4D6277",
      INIT_12 => X"D7D6D9DEDFDCD8D5C4C6C6C3C4C6C5C5CCCBC6CDC9C8C7CAC8BDA99983705A5B",
      INIT_13 => X"CAD1DBE0E0DFDCDADCD3CCCBCBCED8E1DCD9DADCDEDFE3E2DDDAD9DBDAD6D4D2",
      INIT_14 => X"B29F826650434347433E3A3B3B3B3B3C37363E3D3A3E41444A515B6B7AA9C8CB",
      INIT_15 => X"DEDEDAD5B9BDC1C1BFBEBBBFC2C4C7C5C6CAC9C6C3C2BEB8BAA48D84858DABBB",
      INIT_16 => X"DEDDDBDBDDD4CCCCCBCBD4DEDEDBD9DBDEE1E3DFDDDCDCDDD6CDCBCFD6D6D8DC",
      INIT_17 => X"633B3B4745403D3D3A3C3E3E36373D3D3F424247455057626C9EC5CDCBCFD7DD",
      INIT_18 => X"AEB3B8B9B6B9B6B8BBB9BCB7BFC1C2C2BFBDBCBDBEBCBDB7BCBECBC6BDB89881",
      INIT_19 => X"E0D7CECECCC9CDD8DBD6D8D9DCE2E1E0DDDBDDDAD1CECFCBCED5D7DBDDDDDED9",
      INIT_1A => X"4440423D3E3B40403E36433E43464748484C4F5E6499CAD2CAB4D6D7E1E0DCDD",
      INIT_1B => X"B2B1B0B0B0B1B3B3B1B6B9B9B7B7B4B3B9BBBFC2C4C4C4C3C1BBABA07B3F2E41",
      INIT_1C => X"D1CBCCD6DDDBD8D9DFDCD7E1DEDBDCD7D3D3CFD0CFD6D7D9DEDEDEDAAAA9ABAD",
      INIT_1D => X"433F403E413A454647494C4A4C5050595F99C7C6B294A6D0D9E3DCE2DED8CDCE",
      INIT_1E => X"ACADAEADACACACADAFAFAFAFB2B3B6B7BABCBEBEBFBFB4A48854374545434543",
      INIT_1F => X"E0DED9D9DDDAD4DDE0DBDCD6D1D1D1D3CFD8D6D6DADCDEDFA9A7A6A6AEAEAEAE",
      INIT_20 => X"434145504B4B4D4A4E5051575997C6C0AE8C4986C8DEE0DBDCE1D8D7DDD7DAE2",
      INIT_21 => X"ABA7A6A8ABABABABAAAAABACAEB1B3B5B3B4B5AA966D46464C46484445444947",
      INIT_22 => X"D9DCD8D6D9D6D8DCD6D1D4D2D4DCD7D6DAD8DADCAFACA9A7ACAEAFACA9ABADAD",
      INIT_23 => X"4F4E4E4F505054595894C3C1B8A4595EAEC6C6CCD5DFDADADEDCDFDBDED9D9D8",
      INIT_24 => X"AAACAAA7A8A6A5A3A4A6A7A9ABA8AEAB9B8264575851504948474F4F484C4653",
      INIT_25 => X"C1C8C5D4DCD6D9D6DDDED7D8DEDCDADAB1AEABA8AAADAFADAAACAFAFABA9A6A7",
      INIT_26 => X"565455565493C1BEC4BFB8B9D3BEB8CADADCDADEDEDEDBCEBBBDC7CDCFCEC4BD",
      INIT_27 => X"A6A3A09E9E9E9E9D9E9C9BA19E948C83786F675B54525B5B59615054524E4E50",
      INIT_28 => X"D6DADDE0E0D7C8CCD7DBDDDEB0AFADAAA6AAADAAA7A9ADADAAA9A6A4A5A9A9A5",
      INIT_29 => X"5397C1BEC0C7D0D4D5CDD2E1E2DFDED5BFAFA79D9998979396928F9BAEBAADB8",
      INIT_2A => X"9797949496988D939C969291948D8E857D726D616A715E595752525257555551",
      INIT_2B => X"D3C4B8BEC5C9D0D1ABACAAA8A7A9ACAAA6A6A9AAA9A9A5A1A1A5A8A7A29D9A97",
      INIT_2C => X"BFBFCECDCCD0C6DEE6E0D5B28E87898F898B88858B8E91A1AEB8AEAAC5DCDEE1",
      INIT_2D => X"898D878895938A8A8C868B8D90908D7F7C817566625A574D55575C585897BCBD",
      INIT_2E => X"B3ACB1B2ADAEADABA7A9ACABA6A4A5A6A7A4A09F9E9FA2A5A099939091928F8C",
      INIT_2F => X"CDC9D3DFDFDFD5AC959B989BA2A4AAAAABB0B2B1BABFC3B2BFE0DED7C0B4B0B7",
      INIT_30 => X"8E9287838276767A8790968C767C8175736E6D5B585B64645E90B2B9C2C0C2CE",
      INIT_31 => X"ACADACAAA5A5A8AAA6A1A1A1A49E9C9E9D999AA0A0988F8C8D8E8C888A888885",
      INIT_32 => X"DCE2D8BDB9BFC7C7BCB7C2CDD1C9BCBBC6B9BDCADCDFDDBFA7AEA5B5A9AAAFAE",
      INIT_33 => X"7C655E616B738077646F726E7A6E746A636C6F6B718CA0ABAEB5B1C0CECED6E0",
      INIT_34 => X"A5A19FA2A39E9C9F999A999A9D9B97969F968C8F8A878B888A8387827F8B887C",
      INIT_35 => X"BFD4DFDAC7BDCADEDFCFBFBACEC5BECDEBE2D8A6999C9874595F656FACAEADAC",
      INIT_36 => X"5C5C625B62666B646261646A686E696B6F7B8C98A599A7BEC7CCD5E0DCDEE0C4",
      INIT_37 => X"9D9C989696999998999B9995929A90888C8B8582868482848182867A6D555251",
      INIT_38 => X"C8BECCDFDBCCC0BBD1D2C3D0E8DFD79FC6C9B25B4841393AA7A8A8A6A4A19D9C",
      INIT_39 => X"5C5C616167645D595D545366655E747F979CB8C6BFC7D9E1DFDCDBBBBEDFE3DC",
      INIT_3A => X"8D92999B9B9D998F8D9098828990848584847E817E797C79654F494D51545751",
      INIT_3B => X"C7C1BEBEC5C4B9CBDCDFCC9BD6CEBB4D7A8E6C37A5A7A9A9A4A29C96989A948F",
      INIT_3C => X"635C696054544443575B636776869CBABFBACEDEE2E2D6B5BFD7D8D6C0C2C9CE",
      INIT_3D => X"9C9E998C8C888C91838F888985818079767571756451454D4551584C59636560",
      INIT_3E => X"C4BFB6C6CBD4B3A9DFCDAF59AEC3A645A4A4A5A5A3A29C9594969390868A949B",
      INIT_3F => X"56524B3B434C5A626F757791A7ADC1D4DEE5D6B9BABDBBBABCC5C2C0C4C6C2C1",
      INIT_40 => X"89887E8B8E829084817E7D746F6F696D6F5C4D4A414A6047506767615B5B625C",
      INIT_41 => X"D5D7A9B5D5CAA354AFC79541A09F9F9EA09F9A95919093958D888D94979A9890",
      INIT_42 => X"5D4E4E66666E797F8995A8C1D9DED3BEC0C3C4BDC9CEC3C5D0CEC2BAC1BFB9C8",
      INIT_43 => X"8C8889877E7F76736E6869647C65594340466B4E55615A5954604E4A474B4F4C",
      INIT_44 => X"BEB1934284B7693E9E9C9B9B9B9A9794908D9096938B8A8F939594918D8C8178",
      INIT_45 => X"6169777F7E7A8DB3C5D3D4BFC7D1CBBFC9CAC0C2CCC6BCB3B3B5B0BEDBDBAFA4",
      INIT_46 => X"827C71726E6768657C6A654C475068575A5F5E5A5A4F4249454D5A565B546369",
      INIT_47 => X"6B8058479D98959396969491908D8C8F918E8B8D90918E8B8A8B847C76948388",
      INIT_48 => X"7C7074829DB6B68D93ABAEB5B6B6A9A09C938F8579777692D0DBAF6C65665856",
      INIT_49 => X"6D6C696C7E78776F5C6C66606064685D693B47564E5354525B52615965746E75",
      INIT_4A => X"9D999593939592908F8D8A898E8F8B888B8D8A877F7F8C83767F947989777270",
      INIT_4B => X"778370688194A1ADAB8D989B9BA1AF9A8C9B9BB4DEDDBD9088857A8F97979B7E",
      INIT_4C => X"868D8D8C8481705E61635B6D574446514E5658585455585366706E707970656E",
      INIT_4D => X"8F91908E8E908F8C8C8C8885878A87837D79788385787E93807E716D6C6B7679",
      INIT_4E => X"7581909498ADBFB8B0B7C1BB9EBD9CBEDFE1D5B2ABA9A6C0D4D6D3B39A9C9A94",
      INIT_4F => X"8F8978615C5A5A5C6C58534F4E5666584C5F5D585C73726971706161646B6668",
      INIT_50 => X"8E8E8D8C87878A887F81857F7A75767480857577907F746D7179878B959A9A8F",
      INIT_51 => X"517EA2A49EA0A9CBCEDED4D6E0DDD8CEBAC4C9D3D7D5D7CE9D9E9C9892908E8E",
      INIT_52 => X"565D69506A6A556054586A53505E615F6B6F695C5E656461645D53545351524B",
      INIT_53 => X"8C818286807D7D797A7C7374767D84757D8A7E6676819A9A999F9D9A8C8B7962",
      INIT_54 => X"757D6C8DCED9D6DCD3DFDCDFDDDBD9D5D7D8D8D890959A9C9B948E8C8B898A8E",
      INIT_55 => X"827A67735D5B504D5457616976595559555A605F645E4F4B4B3E35393C406066",
      INIT_56 => X"7C7E7E7D7B787C7872757A806A868773738BA0A49D99A5A9928B8371686E5977",
      INIT_57 => X"5BC7CBC7D2D1CFD2D5D6D6D0D2D4D1D88D8D8E8F93949695908884848386837D",
      INIT_58 => X"65634C605F6161686B47465250535459595D554C46332C3C42464545483E4C3E",
      INIT_59 => X"75797A797C77717E7E6E9081828BA9ACA997AEB0AB8F978D828F5E8A96906C7E",
      INIT_5A => X"D1CED3CDC9CDD6D5D9DDDBE389888888938E89899096948F89847A7675716F72",
      INIT_5B => X"625C594E54423F3D454E4D565B5A55483C2D2830473E4B342D384D424392D7D3",
      INIT_5C => X"78757A718484849A7E8DADB9B3A2ADB6BEA3A4AAA89E97A594A38D816A616262",
      INIT_5D => X"DCDEE1DFDEDEDBDD909090908E93959292969A9C9D999795918F85766B737278",
      INIT_5E => X"3A3A382D3B4A444E635C55463A3126214D3F47362F3C4F534E7BCBD3C1D2D9DD",
      INIT_5F => X"74988C978889B5BDB8B0AAC1C5BDB0BDB5A8AFB8B2ACAA847E6D7B6C6C625B4F",
      INIT_60 => X"DFE0DEDD8D867F7D878C908D86817F807F7A7E8686868D94908283786E737070",
      INIT_61 => X"304240495B5E5C4F463E2D25342E2F2D2E393E464C664F2F2C3EB7E5E0DEDFDE",
      INIT_62 => X"9590B6BDB5B0ADC4C9C8BBC0C0B6C4BBC4BCB48D8E847E7D624F28202F2D2D24",
      INIT_63 => X"938F8C8D8886858685807C7C7C7772757871707C80867E86927E6A6D7088A18F",
      INIT_64 => X"5B655A544B453827262726272324181E282E322D303866E4E1E1DEDCDBDFE2DF",
      INIT_65 => X"BBB4B5C5D2CABEBEC1C1C9D1D1D0AD99838189612B32302D2720292321313A42",
      INIT_66 => X"8988878884807A787777747376736E6C6D6D7E887F7D7F77737FA3A69496B2C0",
      INIT_67 => X"5352483420212B2723242426272B26212C3876E2DBDDDCDAD7DDE2DE9895908C",
      INIT_68 => X"D5C9BFC3C1CBD1D7D9D5AF9B7986843B77766D5B594721241E242B3957636059",
      INIT_69 => X"85807A7873736F70757673706E7169687A86807879859CA99D96B6BFBDB6B8CC",
      INIT_6A => X"30292E2528262B272927232D2B31B4E0D5D4D5D7D7DCE1E0969593908F8E8C89",
      INIT_6B => X"C7D3D7DDE0D9B7957C75618264585957554B421C182022334F5B5C5A535C5A4B",
      INIT_6C => X"7173716F6F73777C78797877746D7589838EA2AC9F93B0BDBDAFB4CAD0C4C1C8",
      INIT_6D => X"2E2C2D313A3029303493E1D8CFCECFD1D1D7E0E4929291908C8B8A8885827B77",
      INIT_6E => X"E0DBBF8B8A6871462F231D24273F4237141A1C33595258565A5E61523B342C26",
      INIT_6F => X"767676767476716C717B83888A8DA1A6A09FB2C1BEA8B1CBCBC2C7CDD2D6DAE2",
      INIT_70 => X"702E3940A8CED8D6CBD0CFCDCED8E1E39493918E8B8A888785837C7571737576",
      INIT_71 => X"888050321B261F281F223E43201B1D335A4A5D585F4B53483C372A2D2B2A2D3B",
      INIT_72 => X"75767070777372808A8EA2A59C9BB4C9C1ABBAD1C8C2CED1D8DCDDE3E1DBC48F",
      INIT_73 => X"677A8EA1ACBFCDCFD0DAE1E093918E8B8E8B8986827F7A78757270727679756F",
      INIT_74 => X"252D2B252A232336251510375348515D574E4745483C2D33282B2E353237304A",
      INIT_75 => X"6A6774868D8F99A39D9ABBC6AFA7C0D6C9C8D6D6D8E1E1E1E3D9C8A47C803523",
      INIT_76 => X"85848A99AFC4D4DD94928E8B84858786827D7A7977736F6B6A6E73746C6D6E6E",
      INIT_77 => X"2821223628121539524A445B5A68544C4B4032312E2E312B302922293953787C",
      INIT_78 => X"848C9AA09AA1C4C7B6B8C8CDC4C8D6D9D8DDE2DEDFD5CEB89470342420202128",
      INIT_79 => X"777B96B99695939284807E81817E79777374757069696D6F706E73756D6C757A",
      INIT_7A => X"241C164249475357636964594C4D413232292C28332D2A272D333F66625F6472",
      INIT_7B => X"97AEC6BFB0BFD0D6D5DADDD9D9D7DFDDD9D2D3BF97694C21242C232632911E2E",
      INIT_7C => X"8F9193959485787A7E7F7A777B77736F6C6D6C686B70727371666677848BA199",
      INIT_7D => X"425854616571746352524939392D25181A1C1F252932364656676D665B616878",
      INIT_7E => X"BDCBD7D4DAD8DAD9D8DADDDDD2CFCEC09F59582D2830342743B72E282E1A234C",
      INIT_7F => X"918F8A837B7A7D7D807E7974726E6B6D6E76726F71686470808C9D97A1B1C2C2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Picture_G_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Picture_G_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Picture_G_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \Picture_G_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5F6E7363664F413B3B2F2D271D1D1F1F222D424B69695E6565615F5C8A8C8D8C",
      INIT_01 => X"DCD9D8D4D6D7D8D6CDCDC9B7A5574D4E2A292F38332A2C2A242133464A4A4B57",
      INIT_02 => X"817F7F7D7E828485847D7471777E776D6E6B63617E8D989B9EB1C3CACDC6CCD5",
      INIT_03 => X"57413E434036342C2F202A293666A35A5465655D595B535D918E8C8C89898986",
      INIT_04 => X"CFD1D1D0CCCCC5AE9652334B503D5F292C2834211C1F42464E45515A67726E66",
      INIT_05 => X"88888685868583847F7A7676756C63647E8F94A1A1B4C5CAC4D2C9D4D4DAC5CA",
      INIT_06 => X"2C3D4E482E332F3587C060426057545F55525A629C9793928888898987868684",
      INIT_07 => X"CCCEC5A97E4F352F414344372D301F1921384B4741475D64746D615F584C4635",
      INIT_08 => X"8B8A878687837E7B79756758708C98A4A4B2C5C7C7C6D2D6D2C7C4C0C2C8CDCD",
      INIT_09 => X"476A599EAE6C529B934D4B54485A534897969593928E8B8A8A8C8D8C8787898A",
      INIT_0A => X"7C684339282527211E151A2D3C544E3C475662626A5F60615A4A4A45322A2A2E",
      INIT_0B => X"88898A857B7164565D829A9EA1A9C4C5C6CACED2C0AFA7AEBCC6CBCCC9C8BCA1",
      INIT_0C => X"768FCB84354042464A484055999D9D989995908D8C8D8E8C8A8A8B8B8B8B8B89",
      INIT_0D => X"37262A1F243034434B57534A4B575B5E5F575D585551504C423B2A284C668294",
      INIT_0E => X"8172635A5E778F93A1A8BCBCC4C3C8B9A6666999B3BFC6C8C7C7BFA998735745",
      INIT_0F => X"3441545E5E738BA79DA0A09C9A969493918E8B898B8C8D8E8C8D8B878683878A",
      INIT_10 => X"5C6063675D5A4D4C464C474F5253534E57615D503E2B182C4F718C91BABF6721",
      INIT_11 => X"51678190969AACC1CBC9C7AB643B5891ADB8C0C6C8CDCEC4BCAC835C5E655459",
      INIT_12 => X"A8C6D8C29E9E9FA09A979795938F8D8B9090909090918F8A8A878483837B634A",
      INIT_13 => X"5F4A4A3E454A414D595F54546465574E4732173159828E97B7ACAFA38C9B9DA5",
      INIT_14 => X"9098A0BCC7C2B08133255A99BCC3C5C9C9CED2CDD1CAC4A08586757E767E7464",
      INIT_15 => X"9D9A9EA49D99969593919392949495959596948F89888A8B826E5A50494E6185",
      INIT_16 => X"424A494F5F68666870745B5F584F39415E7E8E99989AABB4BDC2B8B4BBD5DCAD",
      INIT_17 => X"A6967C4B172369A5C5C8CACFD6DAD8D5D6D7D2C7BCAFA49B8B7460574A3F3E45",
      INIT_18 => X"9E9592928E8E919195949495949394968E8A88887F6D5A4F4740384D768D969D",
      INIT_19 => X"5A5E5D606C685C544F4F2B3455818C999B9F9CAEBFC3BDC3CEDDD7A99E9D9C9C",
      INIT_1A => X"254184B9C7CED1D8DDDEDBD7D7D7D5CEC6BFB7B1A9A692735B55524A55535050",
      INIT_1B => X"919190949493929293929293948B84817560504A4C4036393F4E67727167715B",
      INIT_1C => X"6F725A4C46433134456F7B9FA1ABA7B2B9C5CAD3D7DBDAC4A1A19F9B9B9E978F",
      INIT_1D => X"C9D1DBE0E2E1DDD7D7D5D0C8C1BAB3AEA4A3A19FA39E866A5B565C66706F6461",
      INIT_1E => X"9694918F8E8F908F8D86837F6E574B4A54575C635E514941525A5F584A5C9BBF",
      INIT_1F => X"4C453938425D699EABB2B9BAC6CCC6CFD6D5D1C29F9F9C9A97999C9A97979999",
      INIT_20 => X"E1E1DDD8D8D5CFC8C1BBB5B0ADA8A7ADB5B8B5AD86716F737C8078767D7F614F",
      INIT_21 => X"949496958C867F7463575B66747F7E7A838A7C5F4E4D4B4B4468A9B7C7D2DCE0",
      INIT_22 => X"4D627297B6B9BEBFC8D3D4D8DEDBD9D5A09E9D9D9B99A0A5A09EA09EA09F9B96",
      INIT_23 => X"D5D3D0CBC5BFBBB9B7BABAB7BAC1C1BAB0968581848987897B7269565D563939",
      INIT_24 => X"908778675B6275878C949D9B939DA5906C69645D4685A6BCC7D1DBDDDDDDDCDA",
      INIT_25 => X"BDC6CBC7CCD8DBDCE1E0DEDDA4A2A1A1A3A4A0A1A5A19EA4A5A4A39D9A999A99",
      INIT_26 => X"CDC8C4C3C2C3C3C2C3C8C9C5C4B29E989490908D877A705A5A4033405B6A8B98",
      INIT_27 => X"69758895A3A8A5A4ABBFC9B99A8970615696B5C3CBD3DBDCDDDFDEDCD8D7D6D2",
      INIT_28 => X"D7DDDBDBE0E1DEDEA9A8A6A4A4A5A2A1A4A6A6A4A1A2A3A19F9D99989288786A",
      INIT_29 => X"D0CDCCD0D1CFCECEC4B49890908E9795817D786F673431426478969BC1CBDACF",
      INIT_2A => X"A8A9A6B3C6CCCCCBB28B38236CA4BFC4CFD7DCDDDDDFDFDED5D5D5D6D4D1CFCE",
      INIT_2B => X"DFDDDBE0ABABAAA9A6A2A5A7A4A8ABA3A3A2A2A3A3A19E9A958B807A7D8998A3",
      INIT_2C => X"D7D9D9D7D1C4A49D9D999D988778837C79422D45688D8E98C6C4D4CEDBE1DEDE",
      INIT_2D => X"CDCFD6D3C08A372575B3C5CDD1D9DEDDDDDFDEDBD8D8D7D8D9D7D4D3D7D7D8D7",
      INIT_2E => X"A5A5A6A8ABA9A4A4A7A5A4AAA7A3A0A1A2A19F9C948E8C8D9298A3ADADB3BCC8",
      INIT_2F => X"DFD6C3AEA4A2988A798993876F42284074797D9DBDC8C5D5E3E2DAD6DADEDEDD",
      INIT_30 => X"C29142538ABBCCD2D5DEE1E4E3E2E3DFE0DFDEDBD8D8D9D6D8D8D9DBDEDFDDDA",
      INIT_31 => X"A9AAABACABA9A6A5A9A7A29F9D9C9B9B9791909498A0A8ACADB7C2CBCDD0D8D6",
      INIT_32 => X"A8A39E94927E7D947A492E3D6A7682B7BAC9D9E1DDDED4CED8E0DEDDA8A9A9A8",
      INIT_33 => X"A8C8D1D7DCE3E3E3E2E2E4E0DDDDDDD9D2D2D6D7DADBDCDDDFE0DFDDD9DED4BC",
      INIT_34 => X"ACACAAAAAAA9A7A5A2A09D9BA19D999AA0ABB0B1B0C0CBD1D1D4D8D3C8A3697F",
      INIT_35 => X"9795898686532D34677E89BDDEE1DCE5E2DDD1CDD5DBDBDCAFAFAEABA6A7A9AB",
      INIT_36 => X"D9E0E1E2E0DFE0DBDDDBDAD8D6D7D9D9D6D8DADBDDDFE0E0E0DCD1BBAAA3A19C",
      INIT_37 => X"ABAAAAAAA9A7A3A2A3A4A2A5AFB3AFABBBCCD4D5D6D8DAD5D0BC99ABC0CDD2D5",
      INIT_38 => X"89432B3A657C75A1DFE1E3E0E1D9D1CFD4DBDAD2B2B1AFACA9A9AAABABAAAAA9",
      INIT_39 => X"DCDFE5E3DCD9D7D5D4D4D5D3D4D6D7D7D8DADCDCD8DAD2C1B6B4A6938D948692",
      INIT_3A => X"ACAEAEAFAEACA8ACB5B2ABADC8D1D0D1D6DBDDDBD8D1BABFC4CFD7D8DADFDCDC",
      INIT_3B => X"5F717383D6E2DFE6E0E0DBD6D6D4C9C0B4B4B1AFAEACACABAAA9A8A7A9A8AAAA",
      INIT_3C => X"DBD8D7D4D1D1D4D6D6D8D7D6D5D7D9D9DAD5CDC5BEB8AFA69A929D9A89B27D47",
      INIT_3D => X"A1A0A4B0B4ABABBBCDCBC7CEDADEE0E0D6D7D1D6D6D8DAD5D6DBD9DADDDEE2E0",
      INIT_3E => X"B6E2E0E0DFE0E0E1D2AFA9C7B7B7B5B3AEAEADADACACABAAA9A7A6A4A4A3A2A2",
      INIT_3F => X"CECDCED0D3D4D5D6D7D9DAD9D5D1C7BAB3B0A699969FA288B8D2EAA14F5D4862",
      INIT_40 => X"B8ABB1C5CAC3C2D1DDE0E1E1E1DFDDE1DED9DAD8D3D2CFD3D8DCE0DEDFD9D4D1",
      INIT_41 => X"E1E2DEDBD1C3BFC6B9B9B8B7B2B1B0AFAFAEADADABA9A9AAAAA9A7A5A3A8B2BC",
      INIT_42 => X"CDCFD1D2D5D5D3CEBFB5ACAAA69F9691919C8C64C0BD612443373047787FD4E4",
      INIT_43 => X"C5BFC5D4DBDADFDFE2E3E6E7E2DADADAD7C4AAA1A7B5CAD4D5D3D2D0CBC8C9CA",
      INIT_44 => X"D1C4C6C5BBBBBAB7B6B6B4B3B2B0AFAFAFAEAFAEADABA8A4A8B0B7B8B2B2BECC",
      INIT_45 => X"CCC9C1B9AFACA8A1968E89878F926B79C55E1326312C2F3D529CC2E1D8CDD7E0",
      INIT_46 => X"D5D3DEE0DEE3E8E5E2DEDFDFD3AE7D6361718D9DA4B1C0C1B8B3BDC8CCCCCECE",
      INIT_47 => X"BDBDBCB9B6B5B5B5B5B4B4B4B3B3B0AFACA9A6A3AAB4BAB7B6BFCACBC7C3CBD7",
      INIT_48 => X"9CA9A29D8377818B90724AA561172A332025292B39547CA3AEA5B9D2DEC1BCB8",
      INIT_49 => X"E0E5EAE3E2E2DAD5B5855E6C534E5865747E8892909197A6ACBDBCBABBB2A8A4",
      INIT_4A => X"B7B7B7B8B7B5B4B5B5B3AFACA8A7A9ACB9B7B6B0B7C6CBCFC2CAD1DAD7D9E3E1",
      INIT_4B => X"83848783783F232A182D241F211D204382929B9A9A9AB3D7E0C0A79CBDBDBCBC",
      INIT_4C => X"E7E2DCC494885F424C48312C37557F8F8589797A7C7A999A989A928E8B898C8E",
      INIT_4D => X"B8B6B6B7B2B2B0ACACAEB0B0A7AFB0B2BCCBD0CAC4CADDE0D6DAE4E2E7E4E4E3",
      INIT_4E => X"412C1525271A23241E3D79A3AAA4B6B4BAC4CDDBDEBE7C53BEBEBDBDB7B7B7B7",
      INIT_4F => X"9A7D4B575C64674832263B8A897B6F6D6D67606C77807E8C9B999E8E83806D53",
      INIT_50 => X"B4B2B4B7B6AEA6A3ADB5B0B2BDC8D0C6C9CEE0DED9E0E2E2E2E8E6E7E3E6E0BA",
      INIT_51 => X"1F191E1F292B74A5A8ADBBBFCBD2D2DECF9B554FBEBDBDBBBCB9B7B6B6B5B4B3",
      INIT_52 => X"5A4C485B503A2246826A6460615A63677572788996929387887452342B1C3C1F",
      INIT_53 => X"ACB0B1AEACABACB9CACFCCC2CBD6DDD6DAE0DFE5E3E7E1EADEE1CBA586566466",
      INIT_54 => X"202E2598ADB8B6BED2DDCFD0C69F5755BFBEBCBAB9B9B8B8B9B9B9B8C0BFB8AE",
      INIT_55 => X"2746351D4B705B5759544B69695F708E947B7071785D47351A34301D1A192222",
      INIT_56 => X"A2A5B3BDC2C4C1C3CFDDD9D4D7D8DFE6E4E2E4E5D5BCA3937B6E603A251A1D1F",
      INIT_57 => X"B1B8BCC8C7D3CFD1CFB36960C4C3C1BEBCBDBEBFBEBEBEBDB6B4B5B7B4ACA8A8",
      INIT_58 => X"31646554454552414E606A827274807F664232212C3A19191B201E1F1C322A6F",
      INIT_59 => X"B6BBBFC8D5D6CFD2D5D9E2DDDFE1E9CDBE9F958E6B5C271B20272327272B3518",
      INIT_5A => X"C2C8D6DDDBC88B81C7C6C4C2C1C1C2C1BEBCBABABBBCB9B3AFADABA6A1A7B5B6",
      INIT_5B => X"514C4D4A465F655E6D707A735C503E2D48232A1E1F1E1B1B2F52325CAEBFC8C1",
      INIT_5C => X"C4BDBDC8D0D5D7D1D7D7CCB1AA9C9283633C2125201A272A39253A261C555D52",
      INIT_5D => X"D8D3A79DC9C8C5C5C1C1C1C0BFBEBCBBBAB6B2B1AFABA9A8A8A19DA0ABB9C1C4",
      INIT_5E => X"5C5B61716A6468655952383A2734262921221F2B3D6F396CC1CBD3CBCCC9DBDB",
      INIT_5F => X"C3C5C2CCC7C3A9AD9D927F786D4A1C2A2F2A2239E2312D1E1A4656564F535052",
      INIT_60 => X"CFCCC9C7C7C5C3C2C0BFBDBCBAB7B4B4B3B1ADA9A6A19AA2A6A0A3A2A1A4B1BA",
      INIT_61 => X"6B63514C4F48463B253122252C25334A353D3F9CB6C8CDC2BFAED5DEDDDACDCB",
      INIT_62 => X"B99F9690817C8166756025262D282B3754242F1A154752525150585D645C5F61",
      INIT_63 => X"C7C4BDC3BFC0B7BDB9B9B7B3B1B3B0A7A59F9D9F8A7C8A8A90988499A4ABB5BD",
      INIT_64 => X"4246382A3A42312D262B2A383D3F509FC5C3AD9F97A0D5DED2D4DDDED3D3D1C8",
      INIT_65 => X"7270805C6975551E1D5E312C1D3935151D424D504D4F576366676A6E6B5E5542",
      INIT_66 => X"BAB8BBB7BAB5BABEB7AFAFAEAAA5A4886B6C777F837D7F7F8698A8A096979985",
      INIT_67 => X"3D3C393B483132373F323A4C8BCCBF96A7B3CED3D7DADFDDD8D7D3CBC5C5C2C0",
      INIT_68 => X"326D7B5D353C242A4341210F343D565C54545C6A667E816C5C463F4D473B253A",
      INIT_69 => X"BBB7BABBB9B7B5ADABA896817272776B877A757A88819A7E8A8B7D6D79577857",
      INIT_6A => X"50433B3436453B3C4C7AC2B7CBCBD0D3DDDEDBE1D8DAD7CCBEB6B2A7A4B1BEB9",
      INIT_6B => X"6D5B63544A2B171A41445C5F605C6171767C746E574E3A5240342C56344A4432",
      INIT_6C => X"B9B4B4B6B1A2988275756E748481847A85777F7A8470676A6B5977762E3C6965",
      INIT_6D => X"3C4C4E3E3E4772CCDAD3D8E0DDDCDDDEDFDCCFBDAFA5A6ADB4B0ACACADB6BDBE",
      INIT_6E => X"251F1A313C4B5B686660747A736A6862515040412D2F3A573E3E4353445C4344",
      INIT_6F => X"B3A49E8E7E736C7A6E8184777F7A797B6B6C5B5A6F5B7D7C532C335050564A46",
      INIT_70 => X"3D3A436DCDE0DCDFDEDEDCDCDBD8CABAA688ADB1A59EAE8EABC4CBC2BEC0BCBB",
      INIT_71 => X"454D626965717D6E70675D58564444382F3249564E4F47535B4C5353554F5955",
      INIT_72 => X"97837A7670807B818276736A74685C6766757973774D323C45413C28201F2342",
      INIT_73 => X"9BE5E0DEE1D9DDE4DADAD9D5B5618D936AB5CDC8CCD1CDC8C7BFBCC4BFB6A6A2",
      INIT_74 => X"6F6A726E68645854584D47362F38505258606A59536B584F5D58566053474647",
      INIT_75 => X"6D6A7D857D746B706B685F6A6C6476727568544D453F3229292735414C506C62",
      INIT_76 => X"E1D3DEDADDDBDAD8CB8B6479C0D3D1D2D0CEC8C2BCBAC1CBC8C1C4BEB3A18477",
      INIT_77 => X"5A6255554F5C46493D42535C7B6D72736D60665E595C55546453425771D7DCE3",
      INIT_78 => X"776F746964666A78675D7575798379654B3A3A3A3639475262626562696C6E66",
      INIT_79 => X"DDDBD8D7D4D0C4D4CDD2D1CECABCB8BFC1C6CFD2D3D2C9CDC7B4A5917472787C",
      INIT_7A => X"5C60595C6174777A6D5D7077897C6D6363594F4F5D5A444368BDE2DED6CBD9DF",
      INIT_7B => X"6B6A706869686E728691785C44484B504C5357616E676661646D69685E676A66",
      INIT_7C => X"D5D0D1CDCDCDC0BAB0B5BAC1CBCECED0D6D6D1CCCBC9C0B49A847D7E77727472",
      INIT_7D => X"656A7A858C6566788E958D6F505A50494A575D4764B6E0DAD1D2D8D7D9D8D7D7",
      INIT_7E => X"646E7471837C72545754645A5D5F676C6F696861695F6D6F656F72787D7F725F",
      INIT_7F => X"B6AAABB3B7BEC2C5C8C8C8CDCCD5D6D1CCCACACBCCB492796E6C727A73756768",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Picture_G_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Picture_G_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Picture_G_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \Picture_G_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"90A4A29A9FA8AF977760584D4A53555773C7D9D9CDD6DDC0D8D7D6D7CFCECBC3",
      INIT_01 => X"857A656B67655F676B687274706767676F7982949A8A8983848D9C9297897B89",
      INIT_02 => X"BEBEBBB9BDBDBCBFCCD3D5D3CFCECFD0C9BFA5897D7A7B808181707A6D6B7C7F",
      INIT_03 => X"B3B0D5CBA2816C63635D5A6EA4DEDADFD8D5C295D9D6D1CCC9BEABAAADAEB9BF",
      INIT_04 => X"69777D71696B766E6C6E73758CA3B2A8B5AD96869099ACB8CCC78B889598A5B5",
      INIT_05 => X"AEB0B9C4D2D2D0CFD1D0CDCCCBC9BDA58E868381867F7D867E6A818489776A6B",
      INIT_06 => X"DABAAA866E64659CC9D9D9E0DFDAB3B1CDC7BFBAAAABA7ADB6BBBEBBB7B9B7B1",
      INIT_07 => X"75717879858B93A19EA9BCB7B9B0A39592A8BBC2CABE8F94999FAAA9CBD1DCDC",
      INIT_08 => X"CDD0D1D0CECCCDCECEC8C2BCB6AFA091877F8285888590897B75747389898471",
      INIT_09 => X"C1B4BDC6D5D4CECCD6DFC8D4B2B2B1B3B2B5B8B5B5B4ABADAFB0ADA8AAB1BDCA",
      INIT_0A => X"9FAAACABBBC6C2BBB3A1A2A09FAFBDC9CB9F91A395A3CCAFB1D5E5E1E1E1D3CC",
      INIT_0B => X"CFCDCDCDCBCCC9C8CAC6BEBBAD968D9593948A897C767B908B8B857D76808A8C",
      INIT_0C => X"CFB4A5BEDCDACBD8B5B8BCC0BEB7B9B5B3AB9A9CAEABA6A6B0B9BFC5C9CDCFCF",
      INIT_0D => X"CEDAD3B4A8B0A7B0C6C0C6D1CFA399ADB298C7DBBECFE0E4DBD1D4E4E7DDD8D9",
      INIT_0E => X"CDCECCCBCDCBC8C4B3B0AA9F90978F8D8A92908D8C8B8A86868D969BADBACACE",
      INIT_0F => X"CDDDCED7BDBDBCBFBBBAB8B6B4ABA2A4AAAFAFAEAFB4BAC2C4C7CACBCECFCBC9",
      INIT_10 => X"A2AEC5D8CFD2DBDEDBDECFDFDFB5AEE3DDE4DFD8D5D6DCE3E6E1D9D8B99DA5AE",
      INIT_11 => X"C6C7C5B690787787A1A29E9B9B95909197989B9594A0AAAAAFBBD3D3DDD4BCB0",
      INIT_12 => X"BFBEBCBCB9BEB4B1B2ADABA8ACAFAEABAAABAEB5B8BFC7C9CBCCCCCDD2CCCECF",
      INIT_13 => X"D3D9E0E0DCDEE1DEE1E1C9DADEE1E0D4D6D4DDE3E7DED6C8A8ABAC9FD1DCC9C8",
      INIT_14 => X"788A9BA8A9A79EA6A89F9D9E9FA4A4A4A7ABA9A3988CB8D7E0CDCECBB6BFD8D3",
      INIT_15 => X"B8B3B3B2B1B3B2A9A9AAADA29F9B999AA6B7C1C3C7C9C8C9CACCCCC6C6C1A770",
      INIT_16 => X"DEDEE2E3E5E4E3E2E1E1E0E1D8DBE0E1D2D8CFC2A4A8979BDFDBC7B1C0BEBCBC",
      INIT_17 => X"9EA5A3A8AEACA8AAAAA9AFB1AAAA9C7B699AD4DBDEE4E1E0DDD8D4D5DFDFE2E3",
      INIT_18 => X"B0A8A4A5A5A1A29592887D9194B3BCBCC4C8C8C7C7C8C3C5C2B38F92ACAEA8A2",
      INIT_19 => X"E4DDE4DDE5E3E2DFE3E0DBCAC5CBCCC4A39581BBE5DCC5ABC0BFBDBCB5B1B1B3",
      INIT_1A => X"AFAFADACAEADAAA8A1896D9092A8DBDDE0E2DED7D5D2D5DCD8D8DFE1DEDEE2E6",
      INIT_1B => X"94908F8B8C806C768D93A8B9B9B8BDC0C0C5C4C0C1A9ACB59F9A9FB0B3ACA2A9",
      INIT_1C => X"E8E1E3E2E9E3D4C5CBC6C5B8786566BEDEE3C5BEC1C0BDBBBDB5B2AEA59C9590",
      INIT_1D => X"A0ABA19273658B8B86C2DBDFE2D5D0D2D1D7DED8D6D7DEE3DFDDE1E4E6C5BED3",
      INIT_1E => X"847F74684F497297A2AAB0B8BCC1BEC3BAAEA69AA1B0BDC3BAAFA6B0ABAEB2A3",
      INIT_1F => X"DEE2C9BCADB5BDAD645C84CBD7E3DED2C3C0BEBCB9B2ADA19597917D86888387",
      INIT_20 => X"838CADAABCD7D7D9D1D3D5DADEDCD7D6DFDFE2E2DFE1E3E2D1B8B7D1E1E1E3DF",
      INIT_21 => X"334A6A7A808A9BA69FA0B1B3AF9B768198ACB7BAB6ACA0ADB2AAA6A2948A7C66",
      INIT_22 => X"9EACAF87697A93CBDADBD3D6C3C0BDBBB2B0A899908B7C6A7074727C817B5634",
      INIT_23 => X"CFCDCCC6CED9DFDED7D2D5DFE1E0E1DFDDDBD7D0C6B9C9D5CDC9D3E3DEDAC2AC",
      INIT_24 => X"7776827979829DA0A278555B677D8D969D9B95A2A6AA91847D8E9E727498CACD",
      INIT_25 => X"6D859FD0D1D3D4DBC1BFBCBBB5B5A89E9477606163666A6F777C4C3E586F737A",
      INIT_26 => X"DFDFE1E0D9D9DFE0E2E0E1DED3C6BDB6C4BEC7B7A8ADD2E3E7D2C9BFC5BB9154",
      INIT_27 => X"7D867D8C887A6A5A5F5A5D6D75797786857D80A3B9C2CBAEA8C1CDC4C1C0C7D4",
      INIT_28 => X"DCDEE2E0C0BEBCBAB5B3AAA3967768757872726D7280585A6F706C7069616765",
      INIT_29 => X"DEDEDFE0E1E0E2DCCBBAB3B2BEB4B1A29F9FDAE1DCCFD0D8D6BC806991A7C8D3",
      INIT_2A => X"76747973717A807D767A6E5F5E7CAFC5C3CBCFC9C0C2BCCCCDD2D6D7DCDEDDDC",
      INIT_2B => X"C1C0BEBCB6B1AEA69182838B898683786D7C66686C6D706A706D5F6F7D807670",
      INIT_2C => X"E3DCE2E0D1BEC5BBB2A5ACB6ACA7DFDED7D1D1DAD7BCAABACBD3D8DEE0DFE0E0",
      INIT_2D => X"757F898D8F8E88748099B4BCC4C4C3BDC0CAD1D4D6D7D7D8DCDEDEDFE0DFDFE0",
      INIT_2E => X"B6BBB0A29C919790928E8B877F70666E6D6D6E7983878586817D77726F6F7274",
      INIT_2F => X"CDBDBBBAB4C1D1D3B2B4E0E4D9D2D1D5D6CBC8D8DEE1E0E1E0DEE0DFC1BCBFBB",
      INIT_30 => X"8C8A8E847E8493A0AEB0BBC6CED2D4D5D7D7D7D8DBDCDCDDE1E2E0E1D7C6D5D8",
      INIT_31 => X"A1A19E9C9B96918C877D767E7F79767D8B91949497948F877E77727175808E90",
      INIT_32 => X"BDD8DFD6ACC6DFE0D6D3D4D3D1D2D4DBE0E0DDDEDFDEE1DEBDBFC0BBB5A5B2A9",
      INIT_33 => X"71757A7D95ADC2CBD3D5D5D5D4D1D0D3D5D4D3D5DBDEDDDBCABBC8BBB5BFBDB8",
      INIT_34 => X"A59F9993908C868C8C857C7C858D9295969799958C837B7579828B8777727777",
      INIT_35 => X"9FD4E5E2D7D6D9D6D1D6D8D6D8DADBDDDFDEE1DCBDBCAD9A7579A9B0A9A9A5A7",
      INIT_36 => X"7C7F9AB8C6CBD0D1CCC4C3CAD0CECBCED7DAD8D4C5B4B49CA6CFCFB9B2C9CAB8",
      INIT_37 => X"95918B8C908D878282878F93989DA09F9A90867E74787B7A66636B6D68626872",
      INIT_38 => X"00000000000000000000000000000000B3AF8D6A6A8BB3B4AAA5ABACA9A6A098",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_G_Rom_blk_mem_gen_prim_width is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_G_Rom_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end Picture_G_Rom_blk_mem_gen_prim_width;

architecture STRUCTURE of Picture_G_Rom_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.Picture_G_Rom_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Picture_G_Rom_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Picture_G_Rom_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \Picture_G_Rom_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \Picture_G_Rom_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\Picture_G_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Picture_G_Rom_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Picture_G_Rom_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \Picture_G_Rom_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \Picture_G_Rom_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\Picture_G_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_G_Rom_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_G_Rom_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end Picture_G_Rom_blk_mem_gen_generic_cstr;

architecture STRUCTURE of Picture_G_Rom_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal ram_douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.Picture_G_Rom_bindec
     port map (
      addra(2 downto 0) => addra(13 downto 11),
      ena => ena,
      ena_array(0) => ena_array(4)
    );
\has_mux_a.A\: entity work.Picture_G_Rom_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(2 downto 0) => addra(13 downto 11),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      \douta[7]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[1].ram.r_n_7\,
      \douta[7]_0\(7 downto 0) => ram_douta(7 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.Picture_G_Rom_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0) => ram_douta(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\Picture_G_Rom_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\Picture_G_Rom_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      ena_array(0) => ena_array(4),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_G_Rom_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_G_Rom_blk_mem_gen_top : entity is "blk_mem_gen_top";
end Picture_G_Rom_blk_mem_gen_top;

architecture STRUCTURE of Picture_G_Rom_blk_mem_gen_top is
begin
\valid.cstr\: entity work.Picture_G_Rom_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_G_Rom_blk_mem_gen_v8_4_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_G_Rom_blk_mem_gen_v8_4_2_synth : entity is "blk_mem_gen_v8_4_2_synth";
end Picture_G_Rom_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of Picture_G_Rom_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.Picture_G_Rom_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_G_Rom_blk_mem_gen_v8_4_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is "Estimated Power for IP     :     2.319445 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is "Picture_G_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is "Picture_G_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is "spartan7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is "blk_mem_gen_v8_4_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of Picture_G_Rom_blk_mem_gen_v8_4_2 : entity is "yes";
end Picture_G_Rom_blk_mem_gen_v8_4_2;

architecture STRUCTURE of Picture_G_Rom_blk_mem_gen_v8_4_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.Picture_G_Rom_blk_mem_gen_v8_4_2_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_G_Rom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of Picture_G_Rom : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of Picture_G_Rom : entity is "Picture_G_Rom,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of Picture_G_Rom : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of Picture_G_Rom : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end Picture_G_Rom;

architecture STRUCTURE of Picture_G_Rom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.319445 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "Picture_G_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "Picture_G_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "spartan7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.Picture_G_Rom_blk_mem_gen_v8_4_2
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
