@W: BN132 :"c:\users\andrewpc1\documents\github\sync_controller\diamond\sync_controller\soc\../components/uart_core/rtl/verilog\txmitt.v":528:6:528:11|Removing sequential instance lm8_inst.uart.u_txmitt.genblk5.thr_ready,  because it is equivalent to instance lm8_inst.uart.u_txmitt.genblk4.thr_empty
@W: MT529 :"c:\users\andrewpc1\documents\github\sync_controller\diamond\..\vhdl\clock_divider.vhd":36:8:36:9|Found inferred clock sync_controller_top|clk_i_inferred_clock which controls 300 sequential elements including clk_div.count[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
