 -a -ls -r  -mg mega_win64 8 mega.elb mega.dbg mega.itf mega.cli mega.rep mega.ext mega.tms -fl "D:/Github_or_Gitlab/MY_Github/Engineering_Academics/Verilo_HDL_and_FPGA_Design_Flow_Workshop/library.cfg" "D:/Github_or_Gitlab/MY_Github/Engineering_Academics/Verilo_HDL_and_FPGA_Design_Flow_Workshop/projlib.cfg" -w Workshop -b Workshop  -o "../compile" -u "C:/Aldec/Active-HDL-Student-Edition/bin/systf.dll" -g "5" -O2 -p "D:\Github_or_Gitlab\MY_Github\Engineering_Academics\Verilo_HDL_and_FPGA_Design_Flow_Workshop\Workshop" -tmp "C:\Users\ATMANAND\AppData\Local\Temp\1064_18392781" "D:/Github_or_Gitlab/MY_Github/Engineering_Academics/Verilo_HDL_and_FPGA_Design_Flow_Workshop/src/WalllaceTreeMultiplier.v"  -l "D:/Github_or_Gitlab/MY_Github/Engineering_Academics/Verilo_HDL_and_FPGA_Design_Flow_Workshop/compile/Workshop.erf" -l "D:/Github_or_Gitlab/MY_Github/Engineering_Academics/Verilo_HDL_and_FPGA_Design_Flow_Workshop/compile/Workshop.erf" -li "D:/Github_or_Gitlab/MY_Github/Engineering_Academics/Verilo_HDL_and_FPGA_Design_Flow_Workshop/compile/Workshop.epr"  -sve  -sv2k12  