<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_F0E3E802-16D3-4529-B2D5-AB2766608834"><title>Tline Spec (Single Ended)</title><body><section id="SECTION_PCB_Stack-up_F0E3E802-16D3-4529-B2D5-AB2766608834_Tline_Spec_Single_Ended_"><table id="TABLE_PCB_Stack-up_F0E3E802-16D3-4529-B2D5-AB2766608834_Tline_Spec_Single_Ended__1" scale="60"><title>Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) Tline Spec (Single Ended)</title><tgroup cols="13"><thead><row valign="top"><entry outputclass="rotate90">Trace</entry><entry outputclass="rotate90">Tline Type</entry><entry outputclass="rotate90">Routing Layers</entry><entry outputclass="rotate90">I/O</entry><entry outputclass="rotate90">Trace Width (um)</entry><entry outputclass="rotate90">Data - Any (um)</entry><entry outputclass="rotate90">Clock - Any (um)</entry><entry outputclass="rotate90">Z (Default) (ohm)</entry><entry outputclass="rotate90">Z (Min) (ohm)</entry><entry outputclass="rotate90">Z (Max) (ohm)</entry><entry outputclass="rotate90">A (dB/inch @ 1GHz)</entry><entry outputclass="rotate90">K, Data - Any (%)</entry><entry outputclass="rotate90">K, Clock - Any (%)</entry></row></thead><tbody><row><entry><p>B*</p></entry><entry><p>MS</p></entry><entry><p>1, 6</p></entry><entry><p>CLINK, CNVi BRI and RGI, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SPI0 Flash, SVID, SoundWire, THC-SPI, UART, eSPI</p></entry><entry><p>88</p></entry><entry><p>88</p></entry><entry><p>175</p></entry><entry><p>50</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.27586</p></entry><entry><p>-2.81134</p></entry><entry><p>-3.10418</p></entry></row><row><entry><p>B*</p></entry><entry><p>MS</p></entry><entry><p>1, 6</p></entry><entry><p>CPU Sideband</p></entry><entry><p>88</p></entry><entry><p>88</p></entry><entry><p>88</p></entry><entry><p>50</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.27586</p></entry><entry><p>-2.81134</p></entry><entry><p>-2.81134</p></entry></row><row><entry><p>B*</p></entry><entry><p>MS</p></entry><entry><p>1, 6</p></entry><entry><p>SUSCLK, UFS Reference Clock</p></entry><entry><p>88</p></entry><entry><p>175</p></entry><entry><p>175</p></entry><entry><p>50</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.25972</p></entry><entry><p>-3.10418</p></entry><entry><p>-3.10418</p></entry></row><row><entry><p>B*</p></entry><entry><p>MS</p></entry><entry><p>1, 6</p></entry><entry><p>XTAL, RTC</p></entry><entry><p>88</p></entry><entry><p>200</p></entry><entry><p>1270</p></entry><entry><p>50</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.25882</p></entry><entry><p>-2.99222</p></entry><entry><p>-0.15296</p></entry></row><row><entry><p>B*</p></entry><entry><p>DSL</p></entry><entry><p>3, 4</p></entry><entry><p>CLINK, CNVi BRI and RGI, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SPI0 Flash, SVID, SoundWire, THC-SPI, UART, eSPI</p></entry><entry><p>88</p></entry><entry><p>88</p></entry><entry><p>175</p></entry><entry><p>50</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.2525</p></entry><entry><p>9.328894</p></entry><entry><p>4.298828</p></entry></row><row><entry><p>B*</p></entry><entry><p>DSL</p></entry><entry><p>3, 4</p></entry><entry><p>CPU Sideband</p></entry><entry><p>88</p></entry><entry><p>88</p></entry><entry><p>88</p></entry><entry><p>50</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.2525</p></entry><entry><p>9.328894</p></entry><entry><p>9.328894</p></entry></row><row><entry><p>B*</p></entry><entry><p>DSL</p></entry><entry><p>3, 4</p></entry><entry><p>SUSCLK, UFS Reference Clock</p></entry><entry><p>88</p></entry><entry><p>175</p></entry><entry><p>175</p></entry><entry><p>50</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.23655</p></entry><entry><p>4.298828</p></entry><entry><p>4.298828</p></entry></row><row><entry><p>B*</p></entry><entry><p>DSL</p></entry><entry><p>3, 4</p></entry><entry><p>XTAL, RTC</p></entry><entry><p>88</p></entry><entry><p>200</p></entry><entry><p>1270</p></entry><entry><p>50</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.23541</p></entry><entry><p>3.51996</p></entry><entry><p>0.007486</p></entry></row><row><entry><p>M*</p></entry><entry><p>MS</p></entry><entry><p>1, 6</p></entry><entry><p>CLINK, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, SMBus 2.0/SMLink, SVID, SoundWire, THC-SPI, UART, eSPI</p></entry><entry><p>95</p></entry><entry><p>125</p></entry><entry><p>375</p></entry><entry><p>50</p></entry><entry><p>45</p></entry><entry><p>55</p></entry><entry><p>-0.26282</p></entry><entry><p>-3.19574</p></entry><entry><p>-1.86964</p></entry></row><row><entry><p>M*</p></entry><entry><p>MS</p></entry><entry><p>1, 6</p></entry><entry><p>CNVi BRI and RGI</p></entry><entry><p>95</p></entry><entry><p>250</p></entry><entry><p>250</p></entry><entry><p>50</p></entry><entry><p>45</p></entry><entry><p>55</p></entry><entry><p>-0.25587</p></entry><entry><p>-2.70758</p></entry><entry><p>-2.70758</p></entry></row><row><entry><p>M*</p></entry><entry><p>MS</p></entry><entry><p>1, 6</p></entry><entry><p>CPU Sideband</p></entry><entry><p>95</p></entry><entry><p>125</p></entry><entry><p>125</p></entry><entry><p>50</p></entry><entry><p>45</p></entry><entry><p>55</p></entry><entry><p>-0.26282</p></entry><entry><p>-3.19574</p></entry><entry><p>-3.19574</p></entry></row><row><entry><p>M*</p></entry><entry><p>MS</p></entry><entry><p>1, 6</p></entry><entry><p>SUSCLK, UFS Reference Clock</p></entry><entry><p>95</p></entry><entry><p>375</p></entry><entry><p>375</p></entry><entry><p>50</p></entry><entry><p>45</p></entry><entry><p>55</p></entry><entry><p>-0.2548</p></entry><entry><p>-1.86964</p></entry><entry><p>-1.86964</p></entry></row><row><entry><p>M*</p></entry><entry><p>MS</p></entry><entry><p>1, 6</p></entry><entry><p>I3C, SPI0 Flash</p></entry><entry><p>95</p></entry><entry><p>250</p></entry><entry><p>375</p></entry><entry><p>50</p></entry><entry><p>45</p></entry><entry><p>55</p></entry><entry><p>-0.25587</p></entry><entry><p>-2.70758</p></entry><entry><p>-1.86964</p></entry></row><row><entry><p>M*</p></entry><entry><p>MS</p></entry><entry><p>1, 6</p></entry><entry><p>XTAL, RTC</p></entry><entry><p>95</p></entry><entry><p>200</p></entry><entry><p>1775</p></entry><entry><p>50</p></entry><entry><p>45</p></entry><entry><p>55</p></entry><entry><p>-0.25687</p></entry><entry><p>-3.03512</p></entry><entry><p>-0.0649</p></entry></row><row><entry><p>M*</p></entry><entry><p>DSL</p></entry><entry><p>3, 4</p></entry><entry><p>CLINK, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, SMBus 2.0/SMLink, SVID, SoundWire, THC-SPI, UART, eSPI</p></entry><entry><p>88</p></entry><entry><p>125</p></entry><entry><p>375</p></entry><entry><p>50</p></entry><entry><p>45</p></entry><entry><p>55</p></entry><entry><p>-0.24184</p></entry><entry><p>6.596136</p></entry><entry><p>0.997361</p></entry></row><row><entry><p>M*</p></entry><entry><p>DSL</p></entry><entry><p>3, 4</p></entry><entry><p>CNVi BRI and RGI</p></entry><entry><p>88</p></entry><entry><p>250</p></entry><entry><p>250</p></entry><entry><p>50</p></entry><entry><p>45</p></entry><entry><p>55</p></entry><entry><p>-0.23433</p></entry><entry><p>2.409141</p></entry><entry><p>2.409141</p></entry></row><row><entry><p>M*</p></entry><entry><p>DSL</p></entry><entry><p>3, 4</p></entry><entry><p>CPU Sideband</p></entry><entry><p>88</p></entry><entry><p>125</p></entry><entry><p>125</p></entry><entry><p>50</p></entry><entry><p>45</p></entry><entry><p>55</p></entry><entry><p>-0.24184</p></entry><entry><p>6.596136</p></entry><entry><p>6.596136</p></entry></row><row><entry><p>M*</p></entry><entry><p>DSL</p></entry><entry><p>3, 4</p></entry><entry><p>SUSCLK, UFS Reference Clock</p></entry><entry><p>88</p></entry><entry><p>375</p></entry><entry><p>375</p></entry><entry><p>50</p></entry><entry><p>45</p></entry><entry><p>55</p></entry><entry><p>-0.23314</p></entry><entry><p>0.997361</p></entry><entry><p>0.997361</p></entry></row><row><entry><p>M*</p></entry><entry><p>DSL</p></entry><entry><p>3, 4</p></entry><entry><p>I3C, SPI0 Flash</p></entry><entry><p>88</p></entry><entry><p>250</p></entry><entry><p>375</p></entry><entry><p>50</p></entry><entry><p>45</p></entry><entry><p>55</p></entry><entry><p>-0.23433</p></entry><entry><p>2.409141</p></entry><entry><p>0.997361</p></entry></row><row><entry><p>M*</p></entry><entry><p>DSL</p></entry><entry><p>3, 4</p></entry><entry><p>XTAL, RTC</p></entry><entry><p>88</p></entry><entry><p>200</p></entry><entry><p>1775</p></entry><entry><p>50</p></entry><entry><p>45</p></entry><entry><p>55</p></entry><entry><p>-0.23541</p></entry><entry><p>3.51996</p></entry><entry><p>0.003886</p></entry></row></tbody></tgroup></table><table id="TABLE_PCB_Stack-up_F0E3E802-16D3-4529-B2D5-AB2766608834_Tline_Spec_Single_Ended__2"><title>Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) Tline Spec (Single Ended) Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>Based on Tline Spec (Single Ended) table recommendation, the CLK - Any (um) spacing requirement shall be applicable for:</p><p>1) CLK to DATA signals on similar signaling group </p><p>2) CLK to DATA signals from other signaling group</p><p>3) CLK to CLK signals from other signaling group </p><p>For CLK to pseudo static signals, the spacing between the CLK to others can be relaxed and used the DATA - Any (um) spacing requirement. </p><p>Example of pseudo static signal: RESET, ALERT, Chip Select (CS), Request (REQ), INTERRUPT, INIT.</p></entry></row></tbody></tgroup></table></section></body></topic>