# ä» Verilog ç”Ÿæˆ KLayout ç‰ˆå›¾çš„æ–¹æ¡ˆ

## æ–¹æ¡ˆ 1ï¼šä½¿ç”¨ OpenLane + SkyWater 130nm PDKï¼ˆæ¨èï¼‰

### æ­¥éª¤æ¦‚è¿°
1. **å®‰è£…å·¥å…·é“¾**
2. **å‡†å¤‡ Verilog è®¾è®¡**
3. **è¿è¡Œç»¼åˆå’Œå¸ƒå±€å¸ƒçº¿**
4. **ç”Ÿæˆ GDSII æ–‡ä»¶**
5. **åœ¨ KLayout ä¸­æŸ¥çœ‹**

### è¯¦ç»†æ­¥éª¤

#### 1. å®‰è£… OpenLane
```bash
# ä½¿ç”¨ Docker å®‰è£…ï¼ˆæœ€ç®€å•ï¼‰
git clone https://github.com/The-OpenROAD-Project/OpenLane.git
cd OpenLane
make pull-openlane
make pdk
```

#### 2. åˆ›å»ºé¡¹ç›®é…ç½®
åˆ›å»º `openlane_config.json`:
```json
{
    "DESIGN_NAME": "CPU",
    "VERILOG_FILES": "dir::build/verilog/cpu.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10.0,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 2000 2000",
    "PL_TARGET_DENSITY": 0.5
}
```

#### 3. è¿è¡Œ OpenLane
```bash
cd OpenLane
./flow.tcl -design <your_design_dir> -tag run1
```

#### 4. ç”Ÿæˆçš„æ–‡ä»¶ä½ç½®
```
OpenLane/designs/<design_name>/runs/run1/results/final/gds/
    â””â”€â”€ cpu.gds  # å¯ä»¥ç”¨ KLayout æ‰“å¼€
```

---

## æ–¹æ¡ˆ 2ï¼šä½¿ç”¨ Yosys ç”Ÿæˆç®€åŒ–çš„å¯è§†åŒ–

è¿™ä¸ªæ–¹æ¡ˆä¸ç”ŸæˆçœŸå®ç‰ˆå›¾ï¼Œä½†å¯ä»¥å¿«é€ŸæŸ¥çœ‹è®¾è®¡ç»“æ„ï¼š

### å®‰è£…å·¥å…·
```bash
# Windows
winget install YosysHQ.Yosys

# æˆ–ä½¿ç”¨ uv
uv tool install yowasp-yosys
```

### ç”Ÿæˆå¯è§†åŒ–
```bash
# ç”Ÿæˆ dot æ ¼å¼çš„ç”µè·¯å›¾
yosys -p "read_verilog build/verilog/cpu.v; proc; opt; show -format dot -prefix cpu"

# ä½¿ç”¨ Graphviz è½¬æ¢ä¸ºå›¾ç‰‡
dot -Tpng cpu.dot -o cpu.png
```

---

## æ–¹æ¡ˆ 3ï¼šä½¿ç”¨ netlistsvgï¼ˆSVG ç½‘è¡¨æŸ¥çœ‹å™¨ï¼‰

ç”Ÿæˆç¾è§‚çš„ SVG æ ¼å¼ç½‘è¡¨å›¾ï¼š

### å®‰è£…
```bash
npm install -g netlistsvg
```

### ä½¿ç”¨
```bash
# å…ˆç”¨ Yosys ç”Ÿæˆ JSON ç½‘è¡¨
yosys -p "read_verilog build/verilog/cpu.v; proc; write_json cpu.json"

# è½¬æ¢ä¸º SVG
netlistsvg cpu.json -o cpu.svg
```

---

## æ–¹æ¡ˆ 4ï¼šä½¿ç”¨ Amaranth å†…ç½®çš„å¯è§†åŒ–åŠŸèƒ½

ç›´æ¥ä» Python ç”Ÿæˆç»“æ„å›¾ï¼š

```python
from amaranth import *
from amaranth.back import rtlil
from mips.core.cpu import CPU

# ç”Ÿæˆ RTLIL
cpu = CPU()
output = rtlil.convert(cpu, ports=[...])

# ä¿å­˜ä¸º .il æ–‡ä»¶
with open("cpu.il", "w") as f:
    f.write(output)

# ä½¿ç”¨ Yosys æŸ¥çœ‹
# yosys -p "read_ilang cpu.il; show"
```

---

## ğŸ¨ æ¨èæµç¨‹ï¼ˆæ ¹æ®éœ€æ±‚é€‰æ‹©ï¼‰

### å¦‚æœæ‚¨æƒ³è¦ï¼š
- âœ… **çœŸå®çš„èŠ¯ç‰‡ç‰ˆå›¾**ï¼šä½¿ç”¨æ–¹æ¡ˆ 1ï¼ˆOpenLaneï¼‰
- âœ… **å¿«é€ŸæŸ¥çœ‹ç”µè·¯ç»“æ„**ï¼šä½¿ç”¨æ–¹æ¡ˆ 2ï¼ˆYosys showï¼‰
- âœ… **ç¾è§‚çš„ç½‘è¡¨å›¾**ï¼šä½¿ç”¨æ–¹æ¡ˆ 3ï¼ˆnetlistsvgï¼‰
- âœ… **ä» Python ç›´æ¥ç”Ÿæˆ**ï¼šä½¿ç”¨æ–¹æ¡ˆ 4ï¼ˆAmaranthï¼‰

### æ³¨æ„äº‹é¡¹
- æ–¹æ¡ˆ 1 éœ€è¦è¾ƒé•¿æ—¶é—´ï¼ˆå‡ å°æ—¶ï¼‰ï¼Œç”ŸæˆçœŸå®å¯åˆ¶é€ çš„ç‰ˆå›¾
- æ–¹æ¡ˆ 2-4 åªéœ€å‡ ç§’é’Ÿï¼Œç”Ÿæˆçš„æ˜¯é€»è¾‘ç»“æ„å›¾è€Œéç‰©ç†ç‰ˆå›¾
- KLayout ä¸»è¦ç”¨äºæŸ¥çœ‹ GDSII æ ¼å¼çš„ç‰©ç†ç‰ˆå›¾ï¼ˆæ–¹æ¡ˆ 1ï¼‰
- å¦‚æœåªæ˜¯æƒ³å¯è§†åŒ–ç”µè·¯ç»“æ„ï¼Œæ¨èæ–¹æ¡ˆ 2 æˆ– 3
