<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6E00/ip/hpm_pdgo_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6E00_2ip_2hpm__pdgo__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_pdgo_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_PDGO_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_PDGO_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>    __W  uint32_t DGO_TURNOFF;                 <span class="comment">/* 0x0: trunoff control */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>    __RW uint32_t DGO_RC32K_CFG;               <span class="comment">/* 0x4: RC32K CLOCK */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>    __R  uint8_t  RESERVED0[1528];             <span class="comment">/* 0x8 - 0x5FF: Reserved */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>    __RW uint32_t DGO_GPR00;                   <span class="comment">/* 0x600: Generic control 0 */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>    __RW uint32_t DGO_GPR01;                   <span class="comment">/* 0x604: Generic control 1 */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>    __RW uint32_t DGO_GPR02;                   <span class="comment">/* 0x608: Generic control 2 */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>    __RW uint32_t DGO_GPR03;                   <span class="comment">/* 0x60C: Generic control 3 */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>    __R  uint8_t  RESERVED1[240];              <span class="comment">/* 0x610 - 0x6FF: Reserved */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>    __RW uint32_t DGO_CTR0;                    <span class="comment">/* 0x700: control register 0 */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>    __RW uint32_t DGO_CTR1;                    <span class="comment">/* 0x704: control register 1 */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>    __RW uint32_t DGO_CTR2;                    <span class="comment">/* 0x708: control register 2 */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>    __RW uint32_t DGO_CTR3;                    <span class="comment">/* 0x70C: control register 3 */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>    __RW uint32_t DGO_CTR4;                    <span class="comment">/* 0x710: control register 4 */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>} <a class="code hl_struct" href="structPDGO__Type.html">PDGO_Type</a>;</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">/* Bitfield definition for register: DGO_TURNOFF */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">/*</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment"> * COUNTER (WO)</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"> *</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment"> * trunoff counter, counter stops when it counts down to 0, the trunoff occurs when the counter value is 1.</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment"> */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a78a425bb7d589360cfccd5bfa67a8500">   35</a></span><span class="preprocessor">#define PDGO_DGO_TURNOFF_COUNTER_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a9769bb0dbef727737b95f5886477d8bb">   36</a></span><span class="preprocessor">#define PDGO_DGO_TURNOFF_COUNTER_SHIFT (0U)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a4adc888417c90e023eb693582c3ad3aa">   37</a></span><span class="preprocessor">#define PDGO_DGO_TURNOFF_COUNTER_SET(x) (((uint32_t)(x) &lt;&lt; PDGO_DGO_TURNOFF_COUNTER_SHIFT) &amp; PDGO_DGO_TURNOFF_COUNTER_MASK)</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a3846c529bfb8fcc8dbfaf1fb9809d513">   38</a></span><span class="preprocessor">#define PDGO_DGO_TURNOFF_COUNTER_GET(x) (((uint32_t)(x) &amp; PDGO_DGO_TURNOFF_COUNTER_MASK) &gt;&gt; PDGO_DGO_TURNOFF_COUNTER_SHIFT)</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Bitfield definition for register: DGO_RC32K_CFG */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/*</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"> * IRC_TRIMMED (RW)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"> *</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"> * IRC32K trim happened, this bit set by hardware after trim value loaded, and stop load, write 0 will clear this bit and reload trim value</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"> * 0: irc is not trimmed</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"> * 1: irc is trimmed</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"> */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a7bb3569589c10e74f68bee611c564cc7">   48</a></span><span class="preprocessor">#define PDGO_DGO_RC32K_CFG_IRC_TRIMMED_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a64afd0cabaf1aa5539180a29e0ed8c27">   49</a></span><span class="preprocessor">#define PDGO_DGO_RC32K_CFG_IRC_TRIMMED_SHIFT (31U)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#aa0d5ee9bbe6a99d9f0b20400f7276e3b">   50</a></span><span class="preprocessor">#define PDGO_DGO_RC32K_CFG_IRC_TRIMMED_SET(x) (((uint32_t)(x) &lt;&lt; PDGO_DGO_RC32K_CFG_IRC_TRIMMED_SHIFT) &amp; PDGO_DGO_RC32K_CFG_IRC_TRIMMED_MASK)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a24e5306aae102ae146df44e9a7942165">   51</a></span><span class="preprocessor">#define PDGO_DGO_RC32K_CFG_IRC_TRIMMED_GET(x) (((uint32_t)(x) &amp; PDGO_DGO_RC32K_CFG_IRC_TRIMMED_MASK) &gt;&gt; PDGO_DGO_RC32K_CFG_IRC_TRIMMED_SHIFT)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">/*</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> * CAPEX7_TRIM (RW)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> *</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> * IRC32K bit 7</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a85a9b462ff3dea9f4fec989ed039d720">   58</a></span><span class="preprocessor">#define PDGO_DGO_RC32K_CFG_CAPEX7_TRIM_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#ad07faaf72013093300d2e38ff5fd2d47">   59</a></span><span class="preprocessor">#define PDGO_DGO_RC32K_CFG_CAPEX7_TRIM_SHIFT (23U)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#ab5fd16b8fa9bfb7a776e725943d52afb">   60</a></span><span class="preprocessor">#define PDGO_DGO_RC32K_CFG_CAPEX7_TRIM_SET(x) (((uint32_t)(x) &lt;&lt; PDGO_DGO_RC32K_CFG_CAPEX7_TRIM_SHIFT) &amp; PDGO_DGO_RC32K_CFG_CAPEX7_TRIM_MASK)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#af2c0352d3b875b28b62c7a76e6bcf399">   61</a></span><span class="preprocessor">#define PDGO_DGO_RC32K_CFG_CAPEX7_TRIM_GET(x) (((uint32_t)(x) &amp; PDGO_DGO_RC32K_CFG_CAPEX7_TRIM_MASK) &gt;&gt; PDGO_DGO_RC32K_CFG_CAPEX7_TRIM_SHIFT)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/*</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment"> * CAPEX6_TRIM (RW)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"> *</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"> * IRC32K bit 6</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"> */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a791305ba1aa94b5904890035689d5793">   68</a></span><span class="preprocessor">#define PDGO_DGO_RC32K_CFG_CAPEX6_TRIM_MASK (0x400000UL)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a8a925b8f43081448640079f76c69eeac">   69</a></span><span class="preprocessor">#define PDGO_DGO_RC32K_CFG_CAPEX6_TRIM_SHIFT (22U)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#aa16a00d363d2cbe8d9c689b5ebc7f974">   70</a></span><span class="preprocessor">#define PDGO_DGO_RC32K_CFG_CAPEX6_TRIM_SET(x) (((uint32_t)(x) &lt;&lt; PDGO_DGO_RC32K_CFG_CAPEX6_TRIM_SHIFT) &amp; PDGO_DGO_RC32K_CFG_CAPEX6_TRIM_MASK)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a0ef7abe5a80f8653eb602b1d0f37e4db">   71</a></span><span class="preprocessor">#define PDGO_DGO_RC32K_CFG_CAPEX6_TRIM_GET(x) (((uint32_t)(x) &amp; PDGO_DGO_RC32K_CFG_CAPEX6_TRIM_MASK) &gt;&gt; PDGO_DGO_RC32K_CFG_CAPEX6_TRIM_SHIFT)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">/*</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"> * CAP_TRIM (RW)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment"> *</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment"> * capacitor trim bits</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"> */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a49808e9e8e6d3cc087affd06090c8b0d">   78</a></span><span class="preprocessor">#define PDGO_DGO_RC32K_CFG_CAP_TRIM_MASK (0x1FFU)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#ae12b8ab973943207b3de60d9ebf1307f">   79</a></span><span class="preprocessor">#define PDGO_DGO_RC32K_CFG_CAP_TRIM_SHIFT (0U)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a23f8de016898c683da1fc992422305b3">   80</a></span><span class="preprocessor">#define PDGO_DGO_RC32K_CFG_CAP_TRIM_SET(x) (((uint32_t)(x) &lt;&lt; PDGO_DGO_RC32K_CFG_CAP_TRIM_SHIFT) &amp; PDGO_DGO_RC32K_CFG_CAP_TRIM_MASK)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a62e25b1d79248100da064748bcbd3267">   81</a></span><span class="preprocessor">#define PDGO_DGO_RC32K_CFG_CAP_TRIM_GET(x) (((uint32_t)(x) &amp; PDGO_DGO_RC32K_CFG_CAP_TRIM_MASK) &gt;&gt; PDGO_DGO_RC32K_CFG_CAP_TRIM_SHIFT)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">/* Bitfield definition for register: DGO_GPR00 */</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">/*</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> * GPR (RW)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"> *</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"> * Generic control</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"> */</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a8f40d3aae5ae033025e727174bac8d86">   89</a></span><span class="preprocessor">#define PDGO_DGO_GPR00_GPR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a4199e4910992815f2caca70b58e9493d">   90</a></span><span class="preprocessor">#define PDGO_DGO_GPR00_GPR_SHIFT (0U)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#ae1de51f85d527e90d6801cd94c7dfc0c">   91</a></span><span class="preprocessor">#define PDGO_DGO_GPR00_GPR_SET(x) (((uint32_t)(x) &lt;&lt; PDGO_DGO_GPR00_GPR_SHIFT) &amp; PDGO_DGO_GPR00_GPR_MASK)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#ae87322e337830dd16dd8384b5d582a89">   92</a></span><span class="preprocessor">#define PDGO_DGO_GPR00_GPR_GET(x) (((uint32_t)(x) &amp; PDGO_DGO_GPR00_GPR_MASK) &gt;&gt; PDGO_DGO_GPR00_GPR_SHIFT)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">/* Bitfield definition for register: DGO_GPR01 */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">/*</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> * GPR (RW)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> *</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> * Generic control</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#aa0c24d385cdaf5f06231742fd8fe966c">  100</a></span><span class="preprocessor">#define PDGO_DGO_GPR01_GPR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a9589403d8ca7ca8a0837d77179a672ff">  101</a></span><span class="preprocessor">#define PDGO_DGO_GPR01_GPR_SHIFT (0U)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#adecd58a6670521f409a0e55421d53141">  102</a></span><span class="preprocessor">#define PDGO_DGO_GPR01_GPR_SET(x) (((uint32_t)(x) &lt;&lt; PDGO_DGO_GPR01_GPR_SHIFT) &amp; PDGO_DGO_GPR01_GPR_MASK)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#af462cca2df20c8c7abfdd22c2006e200">  103</a></span><span class="preprocessor">#define PDGO_DGO_GPR01_GPR_GET(x) (((uint32_t)(x) &amp; PDGO_DGO_GPR01_GPR_MASK) &gt;&gt; PDGO_DGO_GPR01_GPR_SHIFT)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">/* Bitfield definition for register: DGO_GPR02 */</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">/*</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"> * GPR (RW)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> *</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"> * Generic control</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"> */</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a954a27cf15b2d9fea9a4f462cb91f9b4">  111</a></span><span class="preprocessor">#define PDGO_DGO_GPR02_GPR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a31b30b5e032082ce3f31b0d1cfd478b3">  112</a></span><span class="preprocessor">#define PDGO_DGO_GPR02_GPR_SHIFT (0U)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a7ba4540a6ab807584fae70ffb679c929">  113</a></span><span class="preprocessor">#define PDGO_DGO_GPR02_GPR_SET(x) (((uint32_t)(x) &lt;&lt; PDGO_DGO_GPR02_GPR_SHIFT) &amp; PDGO_DGO_GPR02_GPR_MASK)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a9099c902ebf9319ec43da32f43f4de5c">  114</a></span><span class="preprocessor">#define PDGO_DGO_GPR02_GPR_GET(x) (((uint32_t)(x) &amp; PDGO_DGO_GPR02_GPR_MASK) &gt;&gt; PDGO_DGO_GPR02_GPR_SHIFT)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">/* Bitfield definition for register: DGO_GPR03 */</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">/*</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment"> * GPR (RW)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment"> *</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"> * Generic control</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> */</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a293329dbd6e6d2fe015c2c6c6ae4d407">  122</a></span><span class="preprocessor">#define PDGO_DGO_GPR03_GPR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a5caafa8f43bb9d56fd5e0348420adbb9">  123</a></span><span class="preprocessor">#define PDGO_DGO_GPR03_GPR_SHIFT (0U)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a7b9027090ddbb950f833eb07539ce76c">  124</a></span><span class="preprocessor">#define PDGO_DGO_GPR03_GPR_SET(x) (((uint32_t)(x) &lt;&lt; PDGO_DGO_GPR03_GPR_SHIFT) &amp; PDGO_DGO_GPR03_GPR_MASK)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a044e943d195d1ca97d8bf63b642ba172">  125</a></span><span class="preprocessor">#define PDGO_DGO_GPR03_GPR_GET(x) (((uint32_t)(x) &amp; PDGO_DGO_GPR03_GPR_MASK) &gt;&gt; PDGO_DGO_GPR03_GPR_SHIFT)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">/* Bitfield definition for register: DGO_CTR0 */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">/*</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment"> * RETENTION (RW)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment"> *</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"> * dgo register status retenion</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#ada76ff5fa57679f5a811133ba436cfb1">  133</a></span><span class="preprocessor">#define PDGO_DGO_CTR0_RETENTION_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#ad9a22ac43cce5f2a2e129a09ca470517">  134</a></span><span class="preprocessor">#define PDGO_DGO_CTR0_RETENTION_SHIFT (16U)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a5d90a6ba62ed7ba6c41820036f79310c">  135</a></span><span class="preprocessor">#define PDGO_DGO_CTR0_RETENTION_SET(x) (((uint32_t)(x) &lt;&lt; PDGO_DGO_CTR0_RETENTION_SHIFT) &amp; PDGO_DGO_CTR0_RETENTION_MASK)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a25a80a9e50c7df6e88adfef3be30dd06">  136</a></span><span class="preprocessor">#define PDGO_DGO_CTR0_RETENTION_GET(x) (((uint32_t)(x) &amp; PDGO_DGO_CTR0_RETENTION_MASK) &gt;&gt; PDGO_DGO_CTR0_RETENTION_SHIFT)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">/* Bitfield definition for register: DGO_CTR1 */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">/*</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> * AOTO_SYS_WAKEUP (RW)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> *</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"> * software wakeup： 0 : wakeup once； 1：auto wakeup Continuously</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"> */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#ad96ca19baec3c74e04be2df7ca657dfb">  144</a></span><span class="preprocessor">#define PDGO_DGO_CTR1_AOTO_SYS_WAKEUP_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a1c75b9e52231656c0b723530c7dfa1cb">  145</a></span><span class="preprocessor">#define PDGO_DGO_CTR1_AOTO_SYS_WAKEUP_SHIFT (31U)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#af0ecbe4d0380ccdad9287c6c8290fc0b">  146</a></span><span class="preprocessor">#define PDGO_DGO_CTR1_AOTO_SYS_WAKEUP_SET(x) (((uint32_t)(x) &lt;&lt; PDGO_DGO_CTR1_AOTO_SYS_WAKEUP_SHIFT) &amp; PDGO_DGO_CTR1_AOTO_SYS_WAKEUP_MASK)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#ad05f0fc9bf5e5a6a8a40a62c4c30692b">  147</a></span><span class="preprocessor">#define PDGO_DGO_CTR1_AOTO_SYS_WAKEUP_GET(x) (((uint32_t)(x) &amp; PDGO_DGO_CTR1_AOTO_SYS_WAKEUP_MASK) &gt;&gt; PDGO_DGO_CTR1_AOTO_SYS_WAKEUP_SHIFT)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">/*</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"> * WAKEUP_EN (RW)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"> *</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"> * permit wakeup pin or software wakeup</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"> */</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a6c512cec74262035d047351de4ed75b5">  154</a></span><span class="preprocessor">#define PDGO_DGO_CTR1_WAKEUP_EN_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#ae0a5c1d215f65e82eb67b494f1dd6170">  155</a></span><span class="preprocessor">#define PDGO_DGO_CTR1_WAKEUP_EN_SHIFT (16U)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a0ed9c23b8c6744620dbac2c1315fbc92">  156</a></span><span class="preprocessor">#define PDGO_DGO_CTR1_WAKEUP_EN_SET(x) (((uint32_t)(x) &lt;&lt; PDGO_DGO_CTR1_WAKEUP_EN_SHIFT) &amp; PDGO_DGO_CTR1_WAKEUP_EN_MASK)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a20390b632ecf7e749ef47f0393ccc465">  157</a></span><span class="preprocessor">#define PDGO_DGO_CTR1_WAKEUP_EN_GET(x) (((uint32_t)(x) &amp; PDGO_DGO_CTR1_WAKEUP_EN_MASK) &gt;&gt; PDGO_DGO_CTR1_WAKEUP_EN_SHIFT)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">/*</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> * PIN_WAKEUP_STATUS (RO)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"> *</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment"> * wakeup pin status</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> */</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#ae600fc2037c409566249e8ccdccb5489">  164</a></span><span class="preprocessor">#define PDGO_DGO_CTR1_PIN_WAKEUP_STATUS_MASK (0x1U)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a0a8fad93259e318c2ec6338f2f7008a7">  165</a></span><span class="preprocessor">#define PDGO_DGO_CTR1_PIN_WAKEUP_STATUS_SHIFT (0U)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a9f9a6d11d788227321fb23cb80f8eb06">  166</a></span><span class="preprocessor">#define PDGO_DGO_CTR1_PIN_WAKEUP_STATUS_GET(x) (((uint32_t)(x) &amp; PDGO_DGO_CTR1_PIN_WAKEUP_STATUS_MASK) &gt;&gt; PDGO_DGO_CTR1_PIN_WAKEUP_STATUS_SHIFT)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">/* Bitfield definition for register: DGO_CTR2 */</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">/*</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> * RESETN_PULLUP_DISABLE (RW)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"> *</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"> * resetn pin pull up disable</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> */</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a1bf12edb309ce3d5e918154715e25ed6">  174</a></span><span class="preprocessor">#define PDGO_DGO_CTR2_RESETN_PULLUP_DISABLE_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a4ead1dd11c46052aff42dd09911854b1">  175</a></span><span class="preprocessor">#define PDGO_DGO_CTR2_RESETN_PULLUP_DISABLE_SHIFT (24U)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#acb71e9bafe038df0f586f4a5eeba89b4">  176</a></span><span class="preprocessor">#define PDGO_DGO_CTR2_RESETN_PULLUP_DISABLE_SET(x) (((uint32_t)(x) &lt;&lt; PDGO_DGO_CTR2_RESETN_PULLUP_DISABLE_SHIFT) &amp; PDGO_DGO_CTR2_RESETN_PULLUP_DISABLE_MASK)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a08318cd514631f1ef2d36160b8ed6a13">  177</a></span><span class="preprocessor">#define PDGO_DGO_CTR2_RESETN_PULLUP_DISABLE_GET(x) (((uint32_t)(x) &amp; PDGO_DGO_CTR2_RESETN_PULLUP_DISABLE_MASK) &gt;&gt; PDGO_DGO_CTR2_RESETN_PULLUP_DISABLE_SHIFT)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">/*</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment"> * WAKEUP_PULLDN_DISABLE (RW)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment"> *</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"> * wakeup pin pull down disable</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment"> */</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#aa57c89111b6f96da2b1dcbb180199a40">  184</a></span><span class="preprocessor">#define PDGO_DGO_CTR2_WAKEUP_PULLDN_DISABLE_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a858e4e5f25fbc5d82f36048b04bd9f13">  185</a></span><span class="preprocessor">#define PDGO_DGO_CTR2_WAKEUP_PULLDN_DISABLE_SHIFT (16U)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a50ba53fd1177c52bd67c51b1200c4833">  186</a></span><span class="preprocessor">#define PDGO_DGO_CTR2_WAKEUP_PULLDN_DISABLE_SET(x) (((uint32_t)(x) &lt;&lt; PDGO_DGO_CTR2_WAKEUP_PULLDN_DISABLE_SHIFT) &amp; PDGO_DGO_CTR2_WAKEUP_PULLDN_DISABLE_MASK)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a8aabc191ca9ad9a5dd8b0e1a57ff8830">  187</a></span><span class="preprocessor">#define PDGO_DGO_CTR2_WAKEUP_PULLDN_DISABLE_GET(x) (((uint32_t)(x) &amp; PDGO_DGO_CTR2_WAKEUP_PULLDN_DISABLE_MASK) &gt;&gt; PDGO_DGO_CTR2_WAKEUP_PULLDN_DISABLE_SHIFT)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">/* Bitfield definition for register: DGO_CTR3 */</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">/*</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> * WAKEUP_COUNTER (RW)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> *</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> * software wakeup counter</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> */</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a0d06955fdd47ec71e09f65ef276e57b6">  195</a></span><span class="preprocessor">#define PDGO_DGO_CTR3_WAKEUP_COUNTER_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a0c19a85abd66a7b26aa829f0957efc33">  196</a></span><span class="preprocessor">#define PDGO_DGO_CTR3_WAKEUP_COUNTER_SHIFT (0U)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#ab6d12733a5625eed8a4405bdbb1d1ed1">  197</a></span><span class="preprocessor">#define PDGO_DGO_CTR3_WAKEUP_COUNTER_SET(x) (((uint32_t)(x) &lt;&lt; PDGO_DGO_CTR3_WAKEUP_COUNTER_SHIFT) &amp; PDGO_DGO_CTR3_WAKEUP_COUNTER_MASK)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a6aff8058fed78c32fbbf4ffefcbe076a">  198</a></span><span class="preprocessor">#define PDGO_DGO_CTR3_WAKEUP_COUNTER_GET(x) (((uint32_t)(x) &amp; PDGO_DGO_CTR3_WAKEUP_COUNTER_MASK) &gt;&gt; PDGO_DGO_CTR3_WAKEUP_COUNTER_SHIFT)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">/* Bitfield definition for register: DGO_CTR4 */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">/*</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"> * BANDGAP_LESS_POWER (RW)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> *</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> * Banggap work in power save mode, banggap function normally</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"> * 0: banggap works in high performance mode</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> * 1: banggap works in power saving mode</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> */</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#abfa0fe4f362745538ea8b076cd8f3928">  208</a></span><span class="preprocessor">#define PDGO_DGO_CTR4_BANDGAP_LESS_POWER_MASK (0x2U)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#ad005350de99c3e317f86e54faf725222">  209</a></span><span class="preprocessor">#define PDGO_DGO_CTR4_BANDGAP_LESS_POWER_SHIFT (1U)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a315f056bf4baf3a6c1c11af616052c13">  210</a></span><span class="preprocessor">#define PDGO_DGO_CTR4_BANDGAP_LESS_POWER_SET(x) (((uint32_t)(x) &lt;&lt; PDGO_DGO_CTR4_BANDGAP_LESS_POWER_SHIFT) &amp; PDGO_DGO_CTR4_BANDGAP_LESS_POWER_MASK)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a13470aad37472ead83b6d5d31a53b24e">  211</a></span><span class="preprocessor">#define PDGO_DGO_CTR4_BANDGAP_LESS_POWER_GET(x) (((uint32_t)(x) &amp; PDGO_DGO_CTR4_BANDGAP_LESS_POWER_MASK) &gt;&gt; PDGO_DGO_CTR4_BANDGAP_LESS_POWER_SHIFT)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">/*</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment"> * BANDGAP_LP_MODE (RW)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"> *</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"> * Banggap work in low power mode, banggap function limited</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> * 0: banggap works in normal mode</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> * 1: banggap works in low power mode</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> */</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a31793209a0f9415df989e167ff45fffc">  220</a></span><span class="preprocessor">#define PDGO_DGO_CTR4_BANDGAP_LP_MODE_MASK (0x1U)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a38f0455baeab147fdbb9fe34ef9d1641">  221</a></span><span class="preprocessor">#define PDGO_DGO_CTR4_BANDGAP_LP_MODE_SHIFT (0U)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#a2680c6c9237965f3a1e1b4d2e410b7ed">  222</a></span><span class="preprocessor">#define PDGO_DGO_CTR4_BANDGAP_LP_MODE_SET(x) (((uint32_t)(x) &lt;&lt; PDGO_DGO_CTR4_BANDGAP_LP_MODE_SHIFT) &amp; PDGO_DGO_CTR4_BANDGAP_LP_MODE_MASK)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html#ab2a8ac0b9a8c1150372a9c9fe8ad758f">  223</a></span><span class="preprocessor">#define PDGO_DGO_CTR4_BANDGAP_LP_MODE_GET(x) (((uint32_t)(x) &amp; PDGO_DGO_CTR4_BANDGAP_LP_MODE_MASK) &gt;&gt; PDGO_DGO_CTR4_BANDGAP_LP_MODE_SHIFT)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_PDGO_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructPDGO__Type_html"><div class="ttname"><a href="structPDGO__Type.html">PDGO_Type</a></div><div class="ttdef"><b>Definition</b> hpm_pdgo_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_3c704b5ae633eeec3f8fdcdbd00dedae.html">HPM6E00</a></li><li class="navelem"><a class="el" href="dir_cf55b2ecca8f1a435bcea4a6a4f0afee.html">ip</a></li><li class="navelem"><a class="el" href="HPM6E00_2ip_2hpm__pdgo__regs_8h.html">hpm_pdgo_regs.h</a></li>
    <li class="footer">Generated on Mon Sep 30 2024 15:22:45 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
