<stg><name>duc</name>


<trans_list>

<trans id="129" from="1" to="2">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="2" to="3">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="3" to="4">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="4" to="5">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="5" to="6">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="6" to="7">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="7" to="8">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="8" to="9">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="9" to="10">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="10" to="11">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="11" to="12">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="12" to="13">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="13" to="14">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="14" to="15">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="15" to="16">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="16" to="17">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i18 %din_i) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16 %freq) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i18* %dout_i) nounwind, !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i18* %dout_q) nounwind, !map !16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @duc_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %freq_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %freq) nounwind

]]></node>
<StgValue><ssdm name="freq_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:6  %din_i_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %din_i) nounwind

]]></node>
<StgValue><ssdm name="din_i_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="6" op_0_bw="6">
<![CDATA[
:7  %i_load = load i6* @i, align 1

]]></node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8  %tmp_i = icmp eq i6 %i_load, 0

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_i, label %1, label %._crit_edge_ifconv.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
:0  store i18 %din_i_read, i18* @in_r, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge_ifconv.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge_ifconv.i:0  %inc = add i6 %i_load, 1

]]></node>
<StgValue><ssdm name="inc"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv.i:1  %tmp_2_i = zext i6 %i_load to i64

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv.i:2  %c_addr = getelementptr inbounds [48 x i18]* @c, i64 0, i64 %tmp_2_i

]]></node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv.i:3  %c_load = load i18* %c_addr, align 4

]]></node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv.i:3  %c_load = load i18* %c_addr, align 4

]]></node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv.i:6  %ch_load = load i1* @ch, align 1

]]></node>
<StgValue><ssdm name="ch_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv.i:7  %tmp_18 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %inc, i1 %ch_load)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv.i:8  %tmp_19 = zext i7 %tmp_18 to i64

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv.i:9  %shift_reg_p_addr = getelementptr [96 x i38]* @shift_reg_p, i64 0, i64 %tmp_19

]]></node>
<StgValue><ssdm name="shift_reg_p_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="38" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv.i:10  %shift_reg_p_load = load i38* %shift_reg_p_addr, align 8

]]></node>
<StgValue><ssdm name="shift_reg_p_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge_ifconv.i:11  %sel_tmp1_i = icmp eq i6 %i_load, -17

]]></node>
<StgValue><ssdm name="sel_tmp1_i"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge_ifconv.i:12  %sel_tmp2_i = icmp eq i6 %i_load, 23

]]></node>
<StgValue><ssdm name="sel_tmp2_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="18" op_0_bw="18">
<![CDATA[
._crit_edge_ifconv.i:4  %in_load = load i18* @in_r, align 4

]]></node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv.i:5  %init_load = load i1* @init, align 1

]]></node>
<StgValue><ssdm name="init_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="38" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv.i:10  %shift_reg_p_load = load i38* %shift_reg_p_addr, align 8

]]></node>
<StgValue><ssdm name="shift_reg_p_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i:13  %sel_tmp3_i = xor i1 %init_load, true

]]></node>
<StgValue><ssdm name="sel_tmp3_i"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i:14  %sel_tmp4_i = or i1 %sel_tmp1_i, %sel_tmp2_i

]]></node>
<StgValue><ssdm name="sel_tmp4_i"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i:15  %sel_tmp5_i = and i1 %sel_tmp4_i, %sel_tmp3_i

]]></node>
<StgValue><ssdm name="sel_tmp5_i"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge_ifconv.i:18  %tmp_i_i = sext i18 %c_load to i36

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge_ifconv.i:19  %tmp_i_i_14 = sext i18 %in_load to i36

]]></node>
<StgValue><ssdm name="tmp_i_i_14"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv.i:20  %m = mul nsw i36 %tmp_i_i, %tmp_i_i_14

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i:16  %tmp = or i1 %sel_tmp5_i, %init_load

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="38" op_0_bw="1" op_1_bw="38" op_2_bw="38">
<![CDATA[
._crit_edge_ifconv.i:17  %tmp_5_i = select i1 %tmp, i38 0, i38 %shift_reg_p_load

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv.i:20  %m = mul nsw i36 %tmp_i_i, %tmp_i_i_14

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv.i:20  %m = mul nsw i36 %tmp_i_i, %tmp_i_i_14

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv.i:21  %tmp_21_i_i = sext i36 %m to i38

]]></node>
<StgValue><ssdm name="tmp_21_i_i"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge_ifconv.i:22  %acc_1 = add i38 %tmp_21_i_i, %tmp_5_i

]]></node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="57" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge_ifconv.i:22  %acc_1 = add i38 %tmp_21_i_i, %tmp_5_i

]]></node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv.i:23  %tmp_20 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_load, i1 %ch_load)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv.i:24  %tmp_21 = zext i7 %tmp_20 to i64

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv.i:25  %shift_reg_p_addr_1 = getelementptr [96 x i38]* @shift_reg_p, i64 0, i64 %tmp_21

]]></node>
<StgValue><ssdm name="shift_reg_p_addr_1"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="38" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv.i:26  store i38 %acc_1, i38* %shift_reg_p_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge_ifconv.i:27  br i1 %sel_tmp1_i, label %2, label %srrc.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %ch_load, label %3, label %._crit_edge9.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="sel_tmp1_i" val="1"/>
<literal name="ch_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 false, i1* @init, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="sel_tmp1_i" val="1"/>
<literal name="ch_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge9.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.i:0  %tmp_i_15 = xor i1 %ch_load, true

]]></node>
<StgValue><ssdm name="tmp_i_15"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.i:1  store i1 %tmp_i_15, i1* @ch, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge9.i:2  br label %srrc.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
srrc.exit:0  %srrc_o = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %acc_1, i32 17, i32 34)

]]></node>
<StgValue><ssdm name="srrc_o"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
srrc.exit:1  %inc_4 = select i1 %sel_tmp1_i, i6 0, i6 %inc

]]></node>
<StgValue><ssdm name="inc_4"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
srrc.exit:2  store i6 %inc_4, i6* @i, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="5" op_0_bw="5">
<![CDATA[
srrc.exit:3  %i_4_load = load i5* @i_4, align 1

]]></node>
<StgValue><ssdm name="i_4_load"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
srrc.exit:4  %tmp_i1 = icmp eq i5 %i_4_load, 0

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
srrc.exit:5  br i1 %tmp_i1, label %4, label %._crit_edge_ifconv.i15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
:0  store i18 %srrc_o, i18* @in_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge_ifconv.i15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge_ifconv.i15:0  %inc_5 = add i5 %i_4_load, 1

]]></node>
<StgValue><ssdm name="inc_5"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv.i15:1  %tmp_i3 = zext i5 %i_4_load to i64

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv.i15:2  %c_2_addr = getelementptr inbounds [24 x i18]* @c_2, i64 0, i64 %tmp_i3

]]></node>
<StgValue><ssdm name="c_2_addr"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv.i15:3  %c_2_load = load i18* %c_2_addr, align 4

]]></node>
<StgValue><ssdm name="c_2_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="81" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv.i15:3  %c_2_load = load i18* %c_2_addr, align 4

]]></node>
<StgValue><ssdm name="c_2_load"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv.i15:6  %ch_3_load = load i1* @ch_3, align 1

]]></node>
<StgValue><ssdm name="ch_3_load"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv.i15:7  %tmp_23 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %inc_5, i1 %ch_3_load)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv.i15:8  %tmp_s = zext i6 %tmp_23 to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="6" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv.i15:9  %shift_reg_p_2_addr = getelementptr [50 x i38]* @shift_reg_p_2, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="shift_reg_p_2_addr"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="38" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv.i15:10  %shift_reg_p_2_load = load i38* %shift_reg_p_2_addr, align 8

]]></node>
<StgValue><ssdm name="shift_reg_p_2_load"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge_ifconv.i15:11  %sel_tmp1_i7 = icmp eq i5 %i_4_load, -9

]]></node>
<StgValue><ssdm name="sel_tmp1_i7"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge_ifconv.i15:12  %sel_tmp2_i8 = icmp eq i5 %i_4_load, 11

]]></node>
<StgValue><ssdm name="sel_tmp2_i8"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="18" op_0_bw="18">
<![CDATA[
._crit_edge_ifconv.i15:4  %in_3_load = load i18* @in_3, align 4

]]></node>
<StgValue><ssdm name="in_3_load"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv.i15:5  %init_4_load = load i1* @init_4, align 1

]]></node>
<StgValue><ssdm name="init_4_load"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="38" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv.i15:10  %shift_reg_p_2_load = load i38* %shift_reg_p_2_addr, align 8

]]></node>
<StgValue><ssdm name="shift_reg_p_2_load"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i15:13  %sel_tmp3_i9 = xor i1 %init_4_load, true

]]></node>
<StgValue><ssdm name="sel_tmp3_i9"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i15:14  %sel_tmp4_i1 = or i1 %sel_tmp1_i7, %sel_tmp2_i8

]]></node>
<StgValue><ssdm name="sel_tmp4_i1"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i15:15  %sel_tmp5_i1 = and i1 %sel_tmp4_i1, %sel_tmp3_i9

]]></node>
<StgValue><ssdm name="sel_tmp5_i1"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge_ifconv.i15:18  %tmp_i_i1 = sext i18 %c_2_load to i36

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge_ifconv.i15:19  %tmp_i_i1_16 = sext i18 %in_3_load to i36

]]></node>
<StgValue><ssdm name="tmp_i_i1_16"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv.i15:20  %m_2 = mul nsw i36 %tmp_i_i1, %tmp_i_i1_16

]]></node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="98" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i15:16  %tmp_22 = or i1 %sel_tmp5_i1, %init_4_load

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="38" op_0_bw="1" op_1_bw="38" op_2_bw="38">
<![CDATA[
._crit_edge_ifconv.i15:17  %s_assign = select i1 %tmp_22, i38 0, i38 %shift_reg_p_2_load

]]></node>
<StgValue><ssdm name="s_assign"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv.i15:20  %m_2 = mul nsw i36 %tmp_i_i1, %tmp_i_i1_16

]]></node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="101" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv.i15:20  %m_2 = mul nsw i36 %tmp_i_i1, %tmp_i_i1_16

]]></node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv.i15:21  %tmp_24_i_i = sext i36 %m_2 to i38

]]></node>
<StgValue><ssdm name="tmp_24_i_i"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge_ifconv.i15:22  %sum = add nsw i38 %tmp_24_i_i, %s_assign

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="104" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge_ifconv.i15:22  %sum = add nsw i38 %tmp_24_i_i, %s_assign

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="105" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv.i15:23  %tmp_24 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_4_load, i1 %ch_3_load)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv.i15:24  %tmp_25 = zext i6 %tmp_24 to i64

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="6" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv.i15:25  %shift_reg_p_2_addr_1 = getelementptr [50 x i38]* @shift_reg_p_2, i64 0, i64 %tmp_25

]]></node>
<StgValue><ssdm name="shift_reg_p_2_addr_1"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="38" op_1_bw="6">
<![CDATA[
._crit_edge_ifconv.i15:26  store i38 %sum, i38* %shift_reg_p_2_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge_ifconv.i15:27  br i1 %sel_tmp1_i7, label %5, label %imf1.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %ch_3_load, label %6, label %._crit_edge9.i16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
<literal name="ch_3_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 false, i1* @init_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
<literal name="ch_3_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge9.i16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge9.i16:0  %cnt_1_load = load i1* @cnt_1, align 1

]]></node>
<StgValue><ssdm name="cnt_1_load"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.i16:1  %tmp_41_i = xor i1 %ch_3_load, %cnt_1_load

]]></node>
<StgValue><ssdm name="tmp_41_i"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.i16:2  store i1 %tmp_41_i, i1* @ch_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.i16:3  %tmp_42_i = xor i1 %cnt_1_load, true

]]></node>
<StgValue><ssdm name="tmp_42_i"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.i16:4  store i1 %tmp_42_i, i1* @cnt_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge9.i16:5  br label %imf1.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
imf1.exit:0  %imf1_o = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %sum, i32 17, i32 34)

]]></node>
<StgValue><ssdm name="imf1_o"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
imf1.exit:1  %inc_6 = select i1 %sel_tmp1_i7, i5 0, i5 %inc_5

]]></node>
<StgValue><ssdm name="inc_6"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
imf1.exit:2  store i5 %inc_6, i5* @i_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
imf1.exit:3  %imf2_o = call fastcc i18 @duc_imf2(i18 %imf1_o) nounwind

]]></node>
<StgValue><ssdm name="imf2_o"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="123" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
imf1.exit:3  %imf2_o = call fastcc i18 @duc_imf2(i18 %imf1_o) nounwind

]]></node>
<StgValue><ssdm name="imf2_o"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
imf1.exit:4  %imf3_o = call fastcc i18 @duc_imf3(i18 %imf2_o) nounwind

]]></node>
<StgValue><ssdm name="imf3_o"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="125" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
imf1.exit:4  %imf3_o = call fastcc i18 @duc_imf3(i18 %imf2_o) nounwind

]]></node>
<StgValue><ssdm name="imf3_o"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="126" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="18" op_3_bw="18" op_4_bw="18">
<![CDATA[
imf1.exit:5  call fastcc void @duc_mixer(i16 zeroext %freq_read, i18 signext %imf3_o, i18* %dout_i, i18* %dout_q)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="127" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="18" op_3_bw="18" op_4_bw="18">
<![CDATA[
imf1.exit:5  call fastcc void @duc_mixer(i16 zeroext %freq_read, i18 signext %imf3_o, i18* %dout_i, i18* %dout_q)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="0">
<![CDATA[
imf1.exit:6  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
