# Vollo IP Core

The Vollo IP Core is an encrypted netlist that can be integrated into your own FPGA design.
It is available upon request, and can be configured by number of cores and the core size.
The IP Core is currently only available for Agilex FPGAs.

An IP Core release consists of the following components:

- Vollo IP Core encrypted netlist
- Vollo Config C API for programming and activating the IP Core
- Example design for the IP Core
- Compiler configuration file for the IP Core, which can be used by the compiler to generate programs for the particular IP Core configuration
