{"language": "assembly", "generatedAt": "2026-01-06T18:23:21.940888+00:00", "entries": [{"path": "arm32.md", "category": "spec", "name": "arm32", "content": "Challenge Validation\n"}, {"path": "generation-checklist.md", "category": "spec", "name": "generation-checklist", "content": "# Assembly Generation Checklist\n\n**Read this BEFORE writing assembly code. These fundamentals prevent bugs.**\n\n## Critical: You Must Do These\n\n### 1. Save and Restore Callee-Saved Registers\n```asm\n; x86-64 (System V ABI): rbx, rbp, r12-r15 must be preserved\n; Windows: rbx, rbp, rdi, rsi, r12-r15 must be preserved\n\n; BAD - clobbers callee-saved register\nmy_function:\n    mov rbx, rdi        ; Overwrites caller's rbx!\n    ; ...\n    ret\n\n; GOOD - save and restore\nmy_function:\n    push rbx            ; Save callee-saved\n    push r12\n\n    mov rbx, rdi        ; Now safe to use\n    ; ...\n\n    pop r12             ; Restore in reverse order\n    pop rbx\n    ret\n```\n\n### 2. Maintain Stack Alignment\n```asm\n; x86-64: Stack must be 16-byte aligned before CALL\n\n; BAD - misaligned call\nmy_function:\n    push rbx            ; Stack now 8-byte aligned\n    call other_func     ; CRASH or undefined behavior!\n\n; GOOD - maintain alignment\nmy_function:\n    push rbx            ; -8 bytes\n    sub rsp, 8          ; Align to 16 bytes\n\n    call other_func     ; Stack is aligned\n\n    add rsp, 8\n    pop rbx\n    ret\n\n; Or use even number of pushes\nmy_function:\n    push rbx\n    push r12            ; Two pushes = 16 bytes, aligned\n    call other_func\n    pop r12\n    pop rbx\n    ret\n```\n\n### 3. Clear Direction Flag Before String Operations\n```asm\n; BAD - assumes DF is clear\nmy_function:\n    rep movsb           ; Direction unknown!\n\n; GOOD - explicitly clear\nmy_function:\n    cld                 ; Clear direction flag (forward)\n    rep movsb\n\n; Or set if needed\n    std                 ; Set for backward\n    rep movsb\n    cld                 ; Always clear before return (ABI requirement)\n```\n\n### 4. Zero-Extend When Moving to Larger Registers\n```asm\n; BAD - upper bits may contain garbage\nmov eax, [data]         ; Clears upper 32 bits (OK in x86-64)\nmovzx rax, byte [data]  ; GOOD - zero-extends\nmovsx rax, byte [data]  ; GOOD - sign-extends\n\n; On x86-64, writing to 32-bit register zeros upper 32 bits\nmov eax, 5              ; rax = 0x0000000000000005 (OK)\n\n; But 8/16-bit writes don't clear upper bits\nmov al, 5               ; Only changes lowest byte\nmov ax, 5               ; Only changes lowest 16 bits\n```\n\n### 5. Use Appropriate Memory Addressing\n```asm\n; Always specify size when ambiguous\n; BAD\nmov [rdi], 0            ; What size? Error!\n\n; GOOD - explicit size\nmov byte [rdi], 0       ; 1 byte\nmov word [rdi], 0       ; 2 bytes\nmov dword [rdi], 0      ; 4 bytes\nmov qword [rdi], 0      ; 8 bytes\n```\n\n## Important: Strong Recommendations\n\n### 6. Comment Register Usage\n```asm\n; GOOD - document what each register holds\n; Input:  rdi = pointer to buffer\n;         rsi = buffer length\n;         rdx = character to find\n; Output: rax = index of character, or -1 if not found\n; Clobbers: rcx, r8\nfind_char:\n    xor eax, eax            ; index = 0\n.loop:\n    cmp rax, rsi            ; if index >= length\n    jge .not_found          ;   return -1\n    cmp byte [rdi + rax], dl; if buffer[index] == char\n    je .found               ;   return index\n    inc rax                 ; index++\n    jmp .loop\n```\n\n### 7. Use Local Labels for Loop Targets\n```asm\n; BAD - pollutes global namespace\nouter_loop:\n    ; ...\ninner_loop:             ; Name collision risk\n    ; ...\n    jmp inner_loop\n    jmp outer_loop\n\n; GOOD - local labels (NASM syntax)\nprocess_array:\n.outer:\n    ; ...\n.inner:\n    ; ...\n    jmp .inner          ; Local to process_array\n    jmp .outer\n\n; In GAS, use numeric labels\n1:\n    ; ...\n    jmp 1b              ; Jump backward to 1\n    jmp 1f              ; Jump forward to 1\n```\n\n### 8. Prefer Efficient Instructions\n```asm\n; Zeroing a register\nmov rax, 0              ; 7 bytes\nxor eax, eax            ; 2 bytes, faster, clears flags predictably\n\n; Testing for zero\ncmp rax, 0              ; Longer encoding\ntest rax, rax           ; Preferred, same effect on ZF\n\n; Multiplication by small constants\nimul rax, 5             ; OK\nlea rax, [rax + rax*4]  ; Often faster for small constants\n\n; Doubling\nadd rax, rax            ; Preferred over shl rax, 1\n```\n\n### 9. Handle Carry/Overflow Correctly\n```asm\n; Check for overflow after addition\nadd rax, rbx\njc .overflow            ; Unsigned overflow\njo .signed_overflow     ; Signed overflow\n\n; Multi-precision addition (128-bit example)\nadd rax, [num2_low]     ; Add low parts\nadc rdx, [num2_high]    ; Add high parts + carry\n```\n\n### 10. Use Proper Calling Conventions\n```asm\n; System V AMD64 (Linux, macOS):\n; Args: rdi, rsi, rdx, rcx, r8, r9, then stack\n; Return: rax (rdx:rax for 128-bit)\n; Caller-saved: rax, rcx, rdx, rsi, rdi, r8-r11\n\n; Windows x64:\n; Args: rcx, rdx, r8, r9, then stack\n; Shadow space: 32 bytes before call\n; Return: rax\n\n; Example: calling printf on Linux\nsection .data\n    fmt: db \"Value: %d\", 10, 0\n\nsection .text\n    mov rdi, fmt        ; First arg: format string\n    mov esi, 42         ; Second arg: value (32-bit OK)\n    xor eax, eax        ; No vector args\n    call printf\n```\n\n## Memory and Data\n\n### 11. Align Data Appropriately\n```asm\nsection .data\n    align 16            ; Align to 16 bytes for SSE\n    vector: times 4 dd 1.0\n\n    align 8\n    value: dq 0\n\nsection .bss\n    align 4096          ; Page-aligned buffer\n    buffer: resb 4096\n```\n\n### 12. Use Appropriate Section for Data\n```asm\nsection .data           ; Initialized data (read-write)\n    count: dd 10\n    message: db \"Hello\", 0\n\nsection .rodata         ; Read-only data\n    constant: dq 3.14159\n\nsection .bss            ; Uninitialized data\n    buffer: resb 1024   ; Reserve 1024 bytes\n\nsection .text           ; Code\n    global main\nmain:\n    ; ...\n```\n\n### 13. Handle SIMD Alignment Requirements\n```asm\n; SSE requires 16-byte alignment for movaps\nmovaps xmm0, [rdi]      ; Requires 16-byte aligned address\nmovups xmm0, [rdi]      ; Unaligned OK but slower\n\n; AVX relaxes alignment for VEX-encoded instructions\nvmovaps ymm0, [rdi]     ; Still better if aligned\nvmovups ymm0, [rdi]     ; OK unaligned\n\n; Check alignment at runtime if needed\ntest rdi, 15            ; Check if 16-byte aligned\njnz .unaligned\n```\n\n## Security\n\n### 14. Clear Sensitive Data\n```asm\n; After using sensitive data, clear it\n; Simple clear (may be optimized away)\nmov qword [secret], 0\n\n; More reliable: use volatile operations\n; or mark memory as volatile in inline asm\n\n; Clear registers\nxor eax, eax\nxor edx, edx\n```\n\n### 15. Avoid Buffer Overflows\n```asm\n; BAD - no bounds check\ncopy_string:\n    mov al, [rsi]\n    mov [rdi], al\n    inc rsi\n    inc rdi\n    test al, al\n    jnz copy_string\n    ret\n\n; GOOD - check bounds\ncopy_string_safe:\n    ; rdi = dest, rsi = src, rdx = max_len\n    test rdx, rdx\n    jz .done\n.loop:\n    mov al, [rsi]\n    mov [rdi], al\n    test al, al\n    jz .done\n    inc rsi\n    inc rdi\n    dec rdx\n    jnz .loop\n.done:\n    ret\n```\n\n---\n\n**Quick Reference - Copy This Mental Model:**\n- Save/restore callee-saved registers\n- Maintain 16-byte stack alignment before calls\n- `cld` before string operations\n- Zero-extend when needed (movzx)\n- Explicit memory operand sizes\n- Comment register usage thoroughly\n- Local labels for loops (`.label`)\n- `xor reg, reg` to zero\n- `test reg, reg` for zero check\n- Follow calling convention precisely\n- Align data appropriately\n- Handle SIMD alignment\n- Clear sensitive data\n"}, {"path": "patterns/idioms.md", "category": "patterns", "name": "patterns/idioms", "content": "# Assembly Idioms\n\n## Follow the ABI\n\n- Preserve callee-saved registers.\n- Keep the stack aligned per ABI requirements.\n- Use the correct calling convention for the platform.\n\n## Prefer Clear Register Usage\n\n- Minimize register aliasing.\n- Use comments to document register roles in non-trivial routines.\n"}, {"path": "wasm.md", "category": "spec", "name": "wasm", "content": "WebAssembly Specification \u2014 WebAssembly 3.0 (2025-12-08)\n\n#\n\n### Navigation\n\n- [Introduction](intro/index.html)\n- [Structure](syntax/index.html)\n- [Validation](valid/index.html)\n- [Execution](exec/index.html)\n- [Binary Format](binary/index.html)\n- [Text Format](text/index.html)\n- [Appendix](appendix/index.html)\n\n- [Index of Types](appendix/index-types.html)\n- [Index of Instructions](appendix/index-instructions.html)\n- [Index of Semantic Rules](appendix/index-rules.html)\n\n- [Index](./genindex.html)\n- [Download as PDF](./_download/WebAssembly.pdf)\n\n### Quick search\n\n# WebAssembly Specification[\u00b6](#webassembly-specification)\n\nRelease 3.0 (2025-12-08)Editor: Andreas RossbergLatest Draft: [https://webassembly.github.io/spec/core/](https://webassembly.github.io/spec/core/)Issue Tracker: [https://github.com/webassembly/spec/issues/](https://github.com/webassembly/spec/issues/)\n\n- [Introduction](intro/index.html)\n\n  - [Introduction](intro/introduction.html)\n  - [Overview](intro/overview.html)\n\n- [Structure](syntax/index.html)\n\n  - [Conventions](syntax/conventions.html)\n  - [Values](syntax/values.html)\n  - [Types](syntax/types.html)\n  - [Instructions](syntax/instructions.html)\n  - [Modules](syntax/modules.html)\n\n- [Validation](valid/index.html)\n\n  - [Conventions](valid/conventions.html)\n  - [Types](valid/types.html)\n  - [Matching](valid/matching.html)\n  - [Instructions](valid/instructions.html)\n  - [Modules](valid/modules.html)\n\n- [Execution](exec/index.html)\n\n  - [Conventions](exec/conventions.html)\n  - [Runtime Structure](exec/runtime.html)\n  - [Numerics](exec/numerics.html)\n  - [Types](exec/types.html)\n  - [Values](exec/values.html)\n  - [Instructions](exec/instructions.html)\n  - [Modules](exec/modules.html)\n\n- [Binary Format](binary/index.html)\n\n  - [Conventions](binary/conventions.html)\n  - [Values](binary/values.html)\n  - [Types](binary/types.html)\n  - [Instructions](binary/instructions.html)\n  - [Modules](binary/modules.html)\n\n- [Text Format](text/index.html)\n\n  - [Conventions](text/conventions.html)\n  - [Lexical Format](text/lexical.html)\n  - [Values](text/values.html)\n  - [Types](text/types.html)\n  - [Instructions](text/instructions.html)\n  - [Modules](text/modules.html)\n\n- [Appendix](appendix/index.html)\n\n  - [Embedding](appendix/embedding.html)\n  - [Profiles](appendix/profiles.html)\n  - [Implementation Limitations](appendix/implementation.html)\n  - [Type Soundness](appendix/properties.html)\n  - [Type System Properties](appendix/properties.html#type-system-properties)\n  - [Validation Algorithm](appendix/algorithm.html)\n  - [Custom Sections and Annotations](appendix/custom.html)\n  - [Change History](appendix/changes.html)\n  - [Index of Types](appendix/index-types.html)\n  - [Index of Instructions](appendix/index-instructions.html)\n  - [Index of Semantic Rules](appendix/index-rules.html)\n\n- \n\n[Index of Types](appendix/index-types.html#index-type)\n\n- \n\n[Index of Instructions](appendix/index-instructions.html#index-instr)\n\n- \n\n[Index of Semantic Rules](appendix/index-rules.html#index-rules)\n\n- \n\n[Index](genindex.html)\n\n \u00a92017-2025, WebAssembly Community Group.\n"}, {"path": "aarch64.md", "category": "spec", "name": "aarch64", "content": "Challenge Validation\n"}, {"path": "formatters/overview.md", "category": "formatters", "name": "formatters/overview", "content": "# Assembly Formatters\n\nThere is no widely adopted formatter for assembly across architectures.\n"}, {"path": "stdlib/overview.md", "category": "stdlib", "name": "stdlib/overview", "content": "# Assembly ABI and Platform References\n\nAssembly has no standard library, but ABI and calling convention references are essential.\n\n## System V AMD64 ABI (Linux/macOS)\n\nSee: https://refspecs.linuxfoundation.org/elf/x86_64-abi-0.99.pdf\n\n## Microsoft x64 Calling Convention\n\nSee: https://learn.microsoft.com/en-us/cpp/build/x64-calling-convention\n"}, {"path": "spec.md", "category": "spec", "name": "spec", "content": "# assembly Specification\nVersion: living\n\nSource: https://webassembly.github.io/spec/core/\nSource: https://riscv.org/technical/specifications/\nSource: https://developer.arm.com/documentation/ddi0487/latest\nSource: https://www.felixcloutier.com/x86/\n\n"}, {"path": "linters/overview.md", "category": "linters", "name": "linters/overview", "content": "# Assembly Linting\n\nThere is no widely adopted, language-agnostic linter for assembly.\n\n## Recommendations\n\n- Enable strict warnings in your assembler (NASM/YASM/GAS/LLVM).\n- Use disassemblers and static analysis tools for verification.\n- Consider formatters like asmfmt for consistent style.\n"}, {"path": "arm64.md", "category": "spec", "name": "arm64", "content": "# ARM64 (AArch64) Assembly Reference\n\n## Registers\n\n### General Purpose\n\n| Register | Alias | Purpose |\n|----------|-------|---------|\n| X0-X7 | - | Arguments/results, caller-saved |\n| X8 | XR | Indirect result location |\n| X9-X15 | - | Temporary, caller-saved |\n| X16-X17 | IP0-IP1 | Intra-procedure scratch |\n| X18 | PR | Platform register (reserved) |\n| X19-X28 | - | Callee-saved |\n| X29 | FP | Frame pointer |\n| X30 | LR | Link register (return address) |\n| SP | - | Stack pointer |\n| XZR | - | Zero register (reads as 0, writes ignored) |\n| PC | - | Program counter (not directly accessible) |\n\n### 32-bit Aliases\n\nW0-W30 = lower 32 bits of X0-X30\nWZR = 32-bit zero register\nWSP = 32-bit stack pointer\n\n### Special Registers\n\n```asm\n// System registers (EL0 accessible)\nMRS X0, NZCV        // Condition flags\nMSR NZCV, X0\n\n// PSTATE flags\nN - Negative\nZ - Zero  \nC - Carry\nV - Overflow\n```\n\n### SIMD/FP Registers\n\n```asm\n// 128-bit vector registers\nV0-V31\n\n// Scalar views\nB0-B31   // 8-bit\nH0-H31   // 16-bit\nS0-S31   // 32-bit (single)\nD0-D31   // 64-bit (double)\nQ0-Q31   // 128-bit (quad)\n```\n\n## Calling Convention (AAPCS64)\n\n```asm\n// Arguments: X0-X7 (integer), V0-V7 (float)\n// Return: X0 (and X1 for 128-bit)\n// Caller-saved: X0-X18, V0-V7, V16-V31\n// Callee-saved: X19-X28, V8-V15\n// Stack: 16-byte aligned\n\n// Function prologue\nmy_func:\n    stp x29, x30, [sp, #-16]!  // Push FP and LR\n    mov x29, sp                  // Set frame pointer\n\n// Function epilogue\n    ldp x29, x30, [sp], #16     // Pop FP and LR\n    ret\n```\n\n## Addressing Modes\n\n```asm\n// Immediate offset\nLDR X0, [X1]            // Base\nLDR X0, [X1, #8]        // Base + offset\nLDR X0, [X1, #-8]       // Base - offset\n\n// Register offset\nLDR X0, [X1, X2]        // Base + register\nLDR X0, [X1, X2, LSL #3] // Base + (register << 3)\n\n// Pre-indexed (update base)\nLDR X0, [X1, #8]!       // X1 += 8, then load\n\n// Post-indexed (update base)\nLDR X0, [X1], #8        // Load, then X1 += 8\n\n// PC-relative\nLDR X0, label           // PC-relative literal\nADR X0, label           // PC-relative address\nADRP X0, label          // PC-relative page address\n```\n\n## Data Movement\n\n```asm\n// Move\nMOV X0, X1              // Register to register\nMOV X0, #42             // Immediate (16-bit)\nMOV X0, #0xFFFF0000     // Immediate with shift\nMOVN X0, #0             // Move NOT\nMOVZ X0, #0x1234        // Move with zero\nMOVK X0, #0x5678, LSL #16  // Move keep\n\n// Load/Store\nLDR X0, [X1]            // Load 64-bit\nLDRB W0, [X1]           // Load byte (zero extend)\nLDRH W0, [X1]           // Load halfword\nLDRSB X0, [X1]          // Load byte (sign extend)\nLDRSH X0, [X1]          // Load halfword (sign extend)\nLDRSW X0, [X1]          // Load word (sign extend)\n\nSTR X0, [X1]            // Store 64-bit\nSTRB W0, [X1]           // Store byte\nSTRH W0, [X1]           // Store halfword\n\n// Load/Store pair\nLDP X0, X1, [X2]        // Load pair\nSTP X0, X1, [X2]        // Store pair\n\n// Exclusive access (atomics)\nLDXR X0, [X1]           // Load exclusive\nSTXR W2, X0, [X1]       // Store exclusive (W2 = status)\n```\n\n## Arithmetic\n\n```asm\n// Addition/Subtraction\nADD X0, X1, X2          // X0 = X1 + X2\nADD X0, X1, #42         // X0 = X1 + 42\nADDS X0, X1, X2         // Add, set flags\nSUB X0, X1, X2          // Subtract\nSUBS X0, X1, X2         // Subtract, set flags\nADC X0, X1, X2          // Add with carry\nSBC X0, X1, X2          // Subtract with carry\nNEG X0, X1              // Negate\n\n// Multiplication\nMUL X0, X1, X2          // X0 = X1 * X2 (low 64 bits)\nSMULL X0, W1, W2        // Signed multiply long\nUMULL X0, W1, W2        // Unsigned multiply long\nSMULH X0, X1, X2        // Signed multiply high\nUMULH X0, X1, X2        // Unsigned multiply high\nMADD X0, X1, X2, X3     // X0 = X3 + X1 * X2\nMSUB X0, X1, X2, X3     // X0 = X3 - X1 * X2\n\n// Division\nSDIV X0, X1, X2         // Signed divide\nUDIV X0, X1, X2         // Unsigned divide\n```\n\n## Bitwise Operations\n\n```asm\n// Logical\nAND X0, X1, X2          // Bitwise AND\nORR X0, X1, X2          // Bitwise OR\nEOR X0, X1, X2          // Bitwise XOR\nBIC X0, X1, X2          // Bit clear (AND NOT)\nORN X0, X1, X2          // OR NOT\nEON X0, X1, X2          // XOR NOT\nMVN X0, X1              // NOT\n\n// Shifts\nLSL X0, X1, #4          // Logical shift left\nLSR X0, X1, #4          // Logical shift right\nASR X0, X1, #4          // Arithmetic shift right\nROR X0, X1, #4          // Rotate right\n\n// Bit manipulation\nCLZ X0, X1              // Count leading zeros\nRBIT X0, X1             // Reverse bits\nREV X0, X1              // Reverse bytes\nREV16 X0, X1            // Reverse bytes in halfwords\nREV32 X0, X1            // Reverse bytes in words\n```\n\n## Comparison and Branching\n\n```asm\n// Compare\nCMP X0, X1              // Compare (SUBS, discard result)\nCMP X0, #42             // Compare with immediate\nCMN X0, X1              // Compare negative (ADDS)\nTST X0, X1              // Test bits (ANDS)\nTST X0, #0xFF           // Test with immediate\n\n// Conditional branch\nB.EQ label              // Branch if equal (Z=1)\nB.NE label              // Branch if not equal (Z=0)\nB.LT label              // Branch if less than (signed)\nB.LE label              // Branch if less or equal\nB.GT label              // Branch if greater than\nB.GE label              // Branch if greater or equal\nB.LO label              // Branch if lower (unsigned, C=0)\nB.LS label              // Branch if lower or same\nB.HI label              // Branch if higher (unsigned)\nB.HS label              // Branch if higher or same (C=1)\nB.MI label              // Branch if minus (N=1)\nB.PL label              // Branch if plus (N=0)\nB.VS label              // Branch if overflow (V=1)\nB.VC label              // Branch if no overflow\n\n// Unconditional branch\nB label                 // Branch\nBL label                // Branch with link (call)\nBR X0                   // Branch to register\nBLR X0                  // Branch with link to register\nRET                     // Return (BR X30)\n\n// Compare and branch\nCBZ X0, label           // Branch if zero\nCBNZ X0, label          // Branch if not zero\nTBZ X0, #5, label       // Test bit and branch if zero\nTBNZ X0, #5, label      // Test bit and branch if not zero\n```\n\n## Conditional Operations\n\n```asm\n// Conditional select\nCSEL X0, X1, X2, EQ     // X0 = (EQ) ? X1 : X2\nCSINC X0, X1, X2, NE    // X0 = (NE) ? X1 : X2+1\nCSINV X0, X1, X2, LT    // X0 = (LT) ? X1 : ~X2\nCSNEG X0, X1, X2, GT    // X0 = (GT) ? X1 : -X2\n\n// Conditional increment/negate\nCINC X0, X1, EQ         // X0 = (EQ) ? X1+1 : X1\nCNEG X0, X1, EQ         // X0 = (EQ) ? -X1 : X1\nCSET X0, EQ             // X0 = (EQ) ? 1 : 0\nCSETM X0, EQ            // X0 = (EQ) ? -1 : 0\n```\n\n## SIMD/NEON\n\n```asm\n// Load/Store\nLD1 {V0.16B}, [X0]      // Load 16 bytes\nLD1 {V0.8H}, [X0]       // Load 8 halfwords\nLD1 {V0.4S}, [X0]       // Load 4 singles\nLD1 {V0.2D}, [X0]       // Load 2 doubles\nST1 {V0.16B}, [X0]      // Store\n\n// Arithmetic\nADD V0.4S, V1.4S, V2.4S // Vector add\nSUB V0.4S, V1.4S, V2.4S // Vector subtract\nMUL V0.4S, V1.4S, V2.4S // Vector multiply\nFADD V0.4S, V1.4S, V2.4S // Float add\nFMUL V0.4S, V1.4S, V2.4S // Float multiply\n\n// Comparison\nCMEQ V0.4S, V1.4S, V2.4S // Compare equal\nCMGT V0.4S, V1.4S, V2.4S // Compare greater than\n```\n\n## System Instructions\n\n```asm\n// Memory barriers\nDMB SY                  // Data memory barrier\nDSB SY                  // Data synchronization barrier\nISB                     // Instruction synchronization barrier\n\n// Cache operations\nDC CVAC, X0             // Clean data cache\nIC IVAU, X0             // Invalidate instruction cache\n\n// System calls\nSVC #0                  // Supervisor call (syscall)\nHVC #0                  // Hypervisor call\nSMC #0                  // Secure monitor call\n\n// Hints\nNOP                     // No operation\nWFE                     // Wait for event\nWFI                     // Wait for interrupt\nSEV                     // Send event\nYIELD                   // Yield\n```\n\n## Common Patterns\n\n### Function Call\n\n```asm\n// Call function with 4 arguments\nMOV X0, #1              // arg1\nMOV X1, #2              // arg2\nMOV X2, #3              // arg3\nMOV X3, #4              // arg4\nBL function\n\n// Save/restore callee-saved registers\nfunc:\n    STP X29, X30, [SP, #-32]!\n    STP X19, X20, [SP, #16]\n    MOV X29, SP\n    \n    // function body\n    \n    LDP X19, X20, [SP, #16]\n    LDP X29, X30, [SP], #32\n    RET\n```\n\n### Loop\n\n```asm\n// for (int i = 0; i < n; i++)\n    MOV X19, #0         // i = 0\nloop:\n    CMP X19, X20        // i < n?\n    B.GE done\n    \n    // loop body\n    \n    ADD X19, X19, #1    // i++\n    B loop\ndone:\n```\n\n### System Call (Linux)\n\n```asm\n// write(1, message, length)\nMOV X0, #1              // fd = stdout\nADR X1, message         // buffer\nMOV X2, #13             // length\nMOV X8, #64             // syscall: write\nSVC #0\n\n// exit(0)\nMOV X0, #0              // status\nMOV X8, #93             // syscall: exit\nSVC #0\n```\n"}, {"path": "x86-64.md", "category": "spec", "name": "x86-64", "content": "x86 and amd64 instruction reference\n\n# x86 and amd64 instruction reference\n\nDerived from the December 2023 version of the [Intel\u00ae 64 and IA-32 Architectures Software Developer\u2019s Manual](https://software.intel.com/en-us/download/intel-64-and-ia-32-architectures-sdm-combined-volumes-1-2a-2b-2c-2d-3a-3b-3c-3d-and-4). Last updated 2024-02-18.\n\nTHIS REFERENCE IS NOT PERFECT. It's been mechanically separated into distinct files by a dumb script. It may be enough to replace the official documentation on your weekend reverse engineering project, but for anything where money is at stake, go get the official and freely available documentation. \n\n## Core Instructions\n\nMnemonicSummary[AAA](/x86/aaa)ASCII Adjust After Addition[AAD](/x86/aad)ASCII Adjust AX Before Division[AAM](/x86/aam)ASCII Adjust AX After Multiply[AAS](/x86/aas)ASCII Adjust AL After Subtraction[ADC](/x86/adc)Add With Carry[ADCX](/x86/adcx)Unsigned Integer Addition of Two Operands With Carry Flag[ADD](/x86/add)Add[ADDPD](/x86/addpd)Add Packed Double Precision Floating-Point Values[ADDPS](/x86/addps)Add Packed Single Precision Floating-Point Values[ADDSD](/x86/addsd)Add Scalar Double Precision Floating-Point Values[ADDSS](/x86/addss)Add Scalar Single Precision Floating-Point Values[ADDSUBPD](/x86/addsubpd)Packed Double Precision Floating-Point Add/Subtract[ADDSUBPS](/x86/addsubps)Packed Single Precision Floating-Point Add/Subtract[ADOX](/x86/adox)Unsigned Integer Addition of Two Operands With Overflow Flag[AESDEC](/x86/aesdec)Perform One Round of an AES Decryption Flow[AESDEC128KL](/x86/aesdec128kl)Perform Ten Rounds of AES Decryption Flow With Key Locker Using 128-BitKey[AESDEC256KL](/x86/aesdec256kl)Perform 14 Rounds of AES Decryption Flow With Key Locker Using 256-Bit Key[AESDECLAST](/x86/aesdeclast)Perform Last Round of an AES Decryption Flow[AESDECWIDE128KL](/x86/aesdecwide128kl)Perform Ten Rounds of AES Decryption Flow With Key Locker on 8 BlocksUsing 128-Bit Key[AESDECWIDE256KL](/x86/aesdecwide256kl)Perform 14 Rounds of AES Decryption Flow With Key Locker on 8 BlocksUsing 256-Bit Key[AESENC](/x86/aesenc)Perform One Round of an AES Encryption Flow[AESENC128KL](/x86/aesenc128kl)Perform Ten Rounds of AES Encryption Flow With Key Locker Using 128-Bit Key[AESENC256KL](/x86/aesenc256kl)Perform 14 Rounds of AES Encryption Flow With Key Locker Using 256-Bit Key[AESENCLAST](/x86/aesenclast)Perform Last Round of an AES Encryption Flow[AESENCWIDE128KL](/x86/aesencwide128kl)Perform Ten Rounds of AES Encryption Flow With Key Locker on 8 BlocksUsing 128-Bit Key[AESENCWIDE256KL](/x86/aesencwide256kl)Perform 14 Rounds of AES Encryption Flow With Key Locker on 8 BlocksUsing 256-Bit Key[AESIMC](/x86/aesimc)Perform the AES InvMixColumn Transformation[AESKEYGENASSIST](/x86/aeskeygenassist)AES Round Key Generation Assist[AND](/x86/and)Logical AND[ANDN](/x86/andn)Logical AND NOT[ANDNPD](/x86/andnpd)Bitwise Logical AND NOT of Packed Double Precision Floating-Point Values[ANDNPS](/x86/andnps)Bitwise Logical AND NOT of Packed Single Precision Floating-Point Values[ANDPD](/x86/andpd)Bitwise Logical AND of Packed Double Precision Floating-Point Values[ANDPS](/x86/andps)Bitwise Logical AND of Packed Single Precision Floating-Point Values[ARPL](/x86/arpl)Adjust RPL Field of Segment Selector[BEXTR](/x86/bextr)Bit Field Extract[BLENDPD](/x86/blendpd)Blend Packed Double Precision Floating-Point Values[BLENDPS](/x86/blendps)Blend Packed Single Precision Floating-Point Values[BLENDVPD](/x86/blendvpd)Variable Blend Packed Double Precision Floating-Point Values[BLENDVPS](/x86/blendvps)Variable Blend Packed Single Precision Floating-Point Values[BLSI](/x86/blsi)Extract Lowest Set Isolated Bit[BLSMSK](/x86/blsmsk)Get Mask Up to Lowest Set Bit[BLSR](/x86/blsr)Reset Lowest Set Bit[BNDCL](/x86/bndcl)Check Lower Bound[BNDCN](/x86/bndcu:bndcn)Check Upper Bound[BNDCU](/x86/bndcu:bndcn)Check Upper Bound[BNDLDX](/x86/bndldx)Load Extended Bounds Using Address Translation[BNDMK](/x86/bndmk)Make Bounds[BNDMOV](/x86/bndmov)Move Bounds[BNDSTX](/x86/bndstx)Store Extended Bounds Using Address Translation[BOUND](/x86/bound)Check Array Index Against Bounds[BSF](/x86/bsf)Bit Scan Forward[BSR](/x86/bsr)Bit Scan Reverse[BSWAP](/x86/bswap)Byte Swap[BT](/x86/bt)Bit Test[BTC](/x86/btc)Bit Test and Complement[BTR](/x86/btr)Bit Test and Reset[BTS](/x86/bts)Bit Test and Set[BZHI](/x86/bzhi)Zero High Bits Starting with Specified Bit Position[CALL](/x86/call)Call Procedure[CBW](/x86/cbw:cwde:cdqe)Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword toQuadword[CDQ](/x86/cwd:cdq:cqo)Convert Word to Doubleword/Convert Doubleword to Quadword[CDQE](/x86/cbw:cwde:cdqe)Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword toQuadword[CLAC](/x86/clac)Clear AC Flag in EFLAGS Register[CLC](/x86/clc)Clear Carry Flag[CLD](/x86/cld)Clear Direction Flag[CLDEMOTE](/x86/cldemote)Cache Line Demote[CLFLUSH](/x86/clflush)Flush Cache Line[CLFLUSHOPT](/x86/clflushopt)Flush Cache Line Optimized[CLI](/x86/cli)Clear Interrupt Flag[CLRSSBSY](/x86/clrssbsy)Clear Busy Flag in a Supervisor Shadow Stack Token[CLTS](/x86/clts)Clear Task-Switched Flag in CR0[CLUI](/x86/clui)Clear User Interrupt Flag[CLWB](/x86/clwb)Cache Line Write Back[CMC](/x86/cmc)Complement Carry Flag[CMOVcc](/x86/cmovcc)Conditional Move[CMP](/x86/cmp)Compare Two Operands[CMPPD](/x86/cmppd)Compare Packed Double Precision Floating-Point Values[CMPPS](/x86/cmpps)Compare Packed Single Precision Floating-Point Values[CMPS](/x86/cmps:cmpsb:cmpsw:cmpsd:cmpsq)Compare String Operands[CMPSB](/x86/cmps:cmpsb:cmpsw:cmpsd:cmpsq)Compare String Operands[CMPSD](/x86/cmps:cmpsb:cmpsw:cmpsd:cmpsq)Compare String Operands[CMPSD](/x86/cmpsd) (1)Compare Scalar Double Precision Floating-Point Value[CMPSQ](/x86/cmps:cmpsb:cmpsw:cmpsd:cmpsq)Compare String Operands[CMPSS](/x86/cmpss)Compare Scalar Single Precision Floating-Point Value[CMPSW](/x86/cmps:cmpsb:cmpsw:cmpsd:cmpsq)Compare String Operands[CMPXCHG](/x86/cmpxchg)Compare and Exchange[CMPXCHG16B](/x86/cmpxchg8b:cmpxchg16b)Compare and Exchange Bytes[CMPXCHG8B](/x86/cmpxchg8b:cmpxchg16b)Compare and Exchange Bytes[COMISD](/x86/comisd)Compare Scalar Ordered Double Precision Floating-Point Values and Set EFLAGS[COMISS](/x86/comiss)Compare Scalar Ordered Single Precision Floating-Point Values and Set EFLAGS[CPUID](/x86/cpuid)CPU Identification[CQO](/x86/cwd:cdq:cqo)Convert Word to Doubleword/Convert Doubleword to Quadword[CRC32](/x86/crc32)Accumulate CRC32 Value[CVTDQ2PD](/x86/cvtdq2pd)Convert Packed Doubleword Integers to Packed Double Precision Floating-PointValues[CVTDQ2PS](/x86/cvtdq2ps)Convert Packed Doubleword Integers to Packed Single Precision Floating-PointValues[CVTPD2DQ](/x86/cvtpd2dq)Convert Packed Double Precision Floating-Point Values to Packed DoublewordIntegers[CVTPD2PI](/x86/cvtpd2pi)Convert Packed Double Precision Floating-Point Values to Packed Dword Integers[CVTPD2PS](/x86/cvtpd2ps)Convert Packed Double Precision Floating-Point Values to Packed Single PrecisionFloating-Point Values[CVTPI2PD](/x86/cvtpi2pd)Convert Packed Dword Integers to Packed Double Precision Floating-Point Values[CVTPI2PS](/x86/cvtpi2ps)Convert Packed Dword Integers to Packed Single Precision Floating-Point Values[CVTPS2DQ](/x86/cvtps2dq)Convert Packed Single Precision Floating-Point Values to Packed SignedDoubleword Integer Values[CVTPS2PD](/x86/cvtps2pd)Convert Packed Single Precision Floating-Point Values to Packed Double PrecisionFloating-Point Values[CVTPS2PI](/x86/cvtps2pi)Convert Packed Single Precision Floating-Point Values to Packed Dword Integers[CVTSD2SI](/x86/cvtsd2si)Convert Scalar Double Precision Floating-Point Value to Doubleword Integer[CVTSD2SS](/x86/cvtsd2ss)Convert Scalar Double Precision Floating-Point Value to Scalar Single PrecisionFloating-Point Value[CVTSI2SD](/x86/cvtsi2sd)Convert Doubleword Integer to Scalar Double Precision Floating-Point Value[CVTSI2SS](/x86/cvtsi2ss)Convert Doubleword Integer to Scalar Single Precision Floating-Point Value[CVTSS2SD](/x86/cvtss2sd)Convert Scalar Single Precision Floating-Point Value to Scalar Double PrecisionFloating-Point Value[CVTSS2SI](/x86/cvtss2si)Convert Scalar Single Precision Floating-Point Value to Doubleword Integer[CVTTPD2DQ](/x86/cvttpd2dq)Convert with Truncation Packed Double Precision Floating-Point Values toPacked Doubleword Integers[CVTTPD2PI](/x86/cvttpd2pi)Convert With Truncation Packed Double Precision Floating-Point Values to PackedDword Integers[CVTTPS2DQ](/x86/cvttps2dq)Convert With Truncation Packed Single Precision Floating-Point Values to PackedSigned Doubleword Integer Values[CVTTPS2PI](/x86/cvttps2pi)Convert With Truncation Packed Single Precision Floating-Point Values to PackedDword Integers[CVTTSD2SI](/x86/cvttsd2si)Convert With Truncation Scalar Double Precision Floating-Point Value to SignedInteger[CVTTSS2SI](/x86/cvttss2si)Convert With Truncation Scalar Single Precision Floating-Point Value to Integer[CWD](/x86/cwd:cdq:cqo)Convert Word to Doubleword/Convert Doubleword to Quadword[CWDE](/x86/cbw:cwde:cdqe)Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword toQuadword[DAA](/x86/daa)Decimal Adjust AL After Addition[DAS](/x86/das)Decimal Adjust AL After Subtraction[DEC](/x86/dec)Decrement by 1[DIV](/x86/div)Unsigned Divide[DIVPD](/x86/divpd)Divide Packed Double Precision Floating-Point Values[DIVPS](/x86/divps)Divide Packed Single Precision Floating-Point Values[DIVSD](/x86/divsd)Divide Scalar Double Precision Floating-Point Value[DIVSS](/x86/divss)Divide Scalar Single Precision Floating-Point Values[DPPD](/x86/dppd)Dot Product of Packed Double Precision Floating-Point Values[DPPS](/x86/dpps)Dot Product of Packed Single Precision Floating-Point Values[EMMS](/x86/emms)Empty MMX Technology State[ENCODEKEY128](/x86/encodekey128)Encode 128-Bit Key With Key Locker[ENCODEKEY256](/x86/encodekey256)Encode 256-Bit Key With Key Locker[ENDBR32](/x86/endbr32)Terminate an Indirect Branch in 32-bit and Compatibility Mode[ENDBR64](/x86/endbr64)Terminate an Indirect Branch in 64-bit Mode[ENQCMD](/x86/enqcmd)Enqueue Command[ENQCMDS](/x86/enqcmds)Enqueue Command Supervisor[ENTER](/x86/enter)Make Stack Frame for Procedure Parameters[EXTRACTPS](/x86/extractps)Extract Packed Floating-Point Values[F2XM1](/x86/f2xm1)Compute 2x\u20131[FABS](/x86/fabs)Absolute Value[FADD](/x86/fadd:faddp:fiadd)Add[FADDP](/x86/fadd:faddp:fiadd)Add[FBLD](/x86/fbld)Load Binary Coded Decimal[FBSTP](/x86/fbstp)Store BCD Integer and Pop[FCHS](/x86/fchs)Change Sign[FCLEX](/x86/fclex:fnclex)Clear Exceptions[FCMOVcc](/x86/fcmovcc)Floating-Point Conditional Move[FCOM](/x86/fcom:fcomp:fcompp)Compare Floating-Point Values[FCOMI](/x86/fcomi:fcomip:fucomi:fucomip)Compare Floating-Point Values and Set EFLAGS[FCOMIP](/x86/fcomi:fcomip:fucomi:fucomip)Compare Floating-Point Values and Set EFLAGS[FCOMP](/x86/fcom:fcomp:fcompp)Compare Floating-Point Values[FCOMPP](/x86/fcom:fcomp:fcompp)Compare Floating-Point Values[FCOS](/x86/fcos)Cosine[FDECSTP](/x86/fdecstp)Decrement Stack-Top Pointer[FDIV](/x86/fdiv:fdivp:fidiv)Divide[FDIVP](/x86/fdiv:fdivp:fidiv)Divide[FDIVR](/x86/fdivr:fdivrp:fidivr)Reverse Divide[FDIVRP](/x86/fdivr:fdivrp:fidivr)Reverse Divide[FFREE](/x86/ffree)Free Floating-Point Register[FIADD](/x86/fadd:faddp:fiadd)Add[FICOM](/x86/ficom:ficomp)Compare Integer[FICOMP](/x86/ficom:ficomp)Compare Integer[FIDIV](/x86/fdiv:fdivp:fidiv)Divide[FIDIVR](/x86/fdivr:fdivrp:fidivr)Reverse Divide[FILD](/x86/fild)Load Integer[FIMUL](/x86/fmul:fmulp:fimul)Multiply[FINCSTP](/x86/fincstp)Increment Stack-Top Pointer[FINIT](/x86/finit:fninit)Initialize Floating-Point Unit[FIST](/x86/fist:fistp)Store Integer[FISTP](/x86/fist:fistp)Store Integer[FISTTP](/x86/fisttp)Store Integer With Truncation[FISUB](/x86/fsub:fsubp:fisub)Subtract[FISUBR](/x86/fsubr:fsubrp:fisubr)Reverse Subtract[FLD](/x86/fld)Load Floating-Point Value[FLD1](/x86/fld1:fldl2t:fldl2e:fldpi:fldlg2:fldln2:fldz)Load Constant[FLDCW](/x86/fldcw)Load x87 FPU Control Word[FLDENV](/x86/fldenv)Load x87 FPU Environment[FLDL2E](/x86/fld1:fldl2t:fldl2e:fldpi:fldlg2:fldln2:fldz)Load Constant[FLDL2T](/x86/fld1:fldl2t:fldl2e:fldpi:fldlg2:fldln2:fldz)Load Constant[FLDLG2](/x86/fld1:fldl2t:fldl2e:fldpi:fldlg2:fldln2:fldz)Load Constant[FLDLN2](/x86/fld1:fldl2t:fldl2e:fldpi:fldlg2:fldln2:fldz)Load Constant[FLDPI](/x86/fld1:fldl2t:fldl2e:fldpi:fldlg2:fldln2:fldz)Load Constant[FLDZ](/x86/fld1:fldl2t:fldl2e:fldpi:fldlg2:fldln2:fldz)Load Constant[FMUL](/x86/fmul:fmulp:fimul)Multiply[FMULP](/x86/fmul:fmulp:fimul)Multiply[FNCLEX](/x86/fclex:fnclex)Clear Exceptions[FNINIT](/x86/finit:fninit)Initialize Floating-Point Unit[FNOP](/x86/fnop)No Operation[FNSAVE](/x86/fsave:fnsave)Store x87 FPU State[FNSTCW](/x86/fstcw:fnstcw)Store x87 FPU Control Word[FNSTENV](/x86/fstenv:fnstenv)Store x87 FPU Environment[FNSTSW](/x86/fstsw:fnstsw)Store x87 FPU Status Word[FPATAN](/x86/fpatan)Partial Arctangent[FPREM](/x86/fprem)Partial Remainder[FPREM1](/x86/fprem1)Partial Remainder[FPTAN](/x86/fptan)Partial Tangent[FRNDINT](/x86/frndint)Round to Integer[FRSTOR](/x86/frstor)Restore x87 FPU State[FSAVE](/x86/fsave:fnsave)Store x87 FPU State[FSCALE](/x86/fscale)Scale[FSIN](/x86/fsin)Sine[FSINCOS](/x86/fsincos)Sine and Cosine[FSQRT](/x86/fsqrt)Square Root[FST](/x86/fst:fstp)Store Floating-Point Value[FSTCW](/x86/fstcw:fnstcw)Store x87 FPU Control Word[FSTENV](/x86/fstenv:fnstenv)Store x87 FPU Environment[FSTP](/x86/fst:fstp)Store Floating-Point Value[FSTSW](/x86/fstsw:fnstsw)Store x87 FPU Status Word[FSUB](/x86/fsub:fsubp:fisub)Subtract[FSUBP](/x86/fsub:fsubp:fisub)Subtract[FSUBR](/x86/fsubr:fsubrp:fisubr)Reverse Subtract[FSUBRP](/x86/fsubr:fsubrp:fisubr)Reverse Subtract[FTST](/x86/ftst)TEST[FUCOM](/x86/fucom:fucomp:fucompp)Unordered Compare Floating-Point Values[FUCOMI](/x86/fcomi:fcomip:fucomi:fucomip)Compare Floating-Point Values and Set EFLAGS[FUCOMIP](/x86/fcomi:fcomip:fucomi:fucomip)Compare Floating-Point Values and Set EFLAGS[FUCOMP](/x86/fucom:fucomp:fucompp)Unordered Compare Floating-Point Values[FUCOMPP](/x86/fucom:fucomp:fucompp)Unordered Compare Floating-Point Values[FWAIT](/x86/wait:fwait)Wait[FXAM](/x86/fxam)Examine Floating-Point[FXCH](/x86/fxch)Exchange Register Contents[FXRSTOR](/x86/fxrstor)Restore x87 FPU, MMX, XMM, and MXCSR State[FXSAVE](/x86/fxsave)Save x87 FPU, MMX Technology, and SSE State[FXTRACT](/x86/fxtract)Extract Exponent and Significand[FYL2X](/x86/fyl2x)Compute y \u2217 log2x[FYL2XP1](/x86/fyl2xp1)Compute y \u2217 log2(x +1)[GF2P8AFFINEINVQB](/x86/gf2p8affineinvqb)Galois Field Affine Transformation Inverse[GF2P8AFFINEQB](/x86/gf2p8affineqb)Galois Field Affine Transformation[GF2P8MULB](/x86/gf2p8mulb)Galois Field Multiply Bytes[HADDPD](/x86/haddpd)Packed Double Precision Floating-Point Horizontal Add[HADDPS](/x86/haddps)Packed Single Precision Floating-Point Horizontal Add[HLT](/x86/hlt)Halt[HRESET](/x86/hreset)History Reset[HSUBPD](/x86/hsubpd)Packed Double Precision Floating-Point Horizontal Subtract[HSUBPS](/x86/hsubps)Packed Single Precision Floating-Point Horizontal Subtract[IDIV](/x86/idiv)Signed Divide[IMUL](/x86/imul)Signed Multiply[IN](/x86/in)Input From Port[INC](/x86/inc)Increment by 1[INCSSPD](/x86/incsspd:incsspq)Increment Shadow Stack Pointer[INCSSPQ](/x86/incsspd:incsspq)Increment Shadow Stack Pointer[INS](/x86/ins:insb:insw:insd)Input from Port to String[INSB](/x86/ins:insb:insw:insd)Input from Port to String[INSD](/x86/ins:insb:insw:insd)Input from Port to String[INSERTPS](/x86/insertps)Insert Scalar Single Precision Floating-Point Value[INSW](/x86/ins:insb:insw:insd)Input from Port to String[INT n](/x86/intn:into:int3:int1)Call to Interrupt Procedure[INT1](/x86/intn:into:int3:int1)Call to Interrupt Procedure[INT3](/x86/intn:into:int3:int1)Call to Interrupt Procedure[INTO](/x86/intn:into:int3:int1)Call to Interrupt Procedure[INVD](/x86/invd)Invalidate Internal Caches[INVLPG](/x86/invlpg)Invalidate TLB Entries[INVPCID](/x86/invpcid)Invalidate Process-Context Identifier[IRET](/x86/iret:iretd:iretq)Interrupt Return[IRETD](/x86/iret:iretd:iretq)Interrupt Return[IRETQ](/x86/iret:iretd:iretq)Interrupt Return[JMP](/x86/jmp)Jump[Jcc](/x86/jcc)Jump if Condition Is Met[KADDB](/x86/kaddw:kaddb:kaddq:kaddd)ADD Two Masks[KADDD](/x86/kaddw:kaddb:kaddq:kaddd)ADD Two Masks[KADDQ](/x86/kaddw:kaddb:kaddq:kaddd)ADD Two Masks[KADDW](/x86/kaddw:kaddb:kaddq:kaddd)ADD Two Masks[KANDB](/x86/kandw:kandb:kandq:kandd)Bitwise Logical AND Masks[KANDD](/x86/kandw:kandb:kandq:kandd)Bitwise Logical AND Masks[KANDNB](/x86/kandnw:kandnb:kandnq:kandnd)Bitwise Logical AND NOT Masks[KANDND](/x86/kandnw:kandnb:kandnq:kandnd)Bitwise Logical AND NOT Masks[KANDNQ](/x86/kandnw:kandnb:kandnq:kandnd)Bitwise Logical AND NOT Masks[KANDNW](/x86/kandnw:kandnb:kandnq:kandnd)Bitwise Logical AND NOT Masks[KANDQ](/x86/kandw:kandb:kandq:kandd)Bitwise Logical AND Masks[KANDW](/x86/kandw:kandb:kandq:kandd)Bitwise Logical AND Masks[KMOVB](/x86/kmovw:kmovb:kmovq:kmovd)Move From and to Mask Registers[KMOVD](/x86/kmovw:kmovb:kmovq:kmovd)Move From and to Mask Registers[KMOVQ](/x86/kmovw:kmovb:kmovq:kmovd)Move From and to Mask Registers[KMOVW](/x86/kmovw:kmovb:kmovq:kmovd)Move From and to Mask Registers[KNOTB](/x86/knotw:knotb:knotq:knotd)NOT Mask Register[KNOTD](/x86/knotw:knotb:knotq:knotd)NOT Mask Register[KNOTQ](/x86/knotw:knotb:knotq:knotd)NOT Mask Register[KNOTW](/x86/knotw:knotb:knotq:knotd)NOT Mask Register[KORB](/x86/korw:korb:korq:kord)Bitwise Logical OR Masks[KORD](/x86/korw:korb:korq:kord)Bitwise Logical OR Masks[KORQ](/x86/korw:korb:korq:kord)Bitwise Logical OR Masks[KORTESTB](/x86/kortestw:kortestb:kortestq:kortestd)OR Masks and Set Flags[KORTESTD](/x86/kortestw:kortestb:kortestq:kortestd)OR Masks and Set Flags[KORTESTQ](/x86/kortestw:kortestb:kortestq:kortestd)OR Masks and Set Flags[KORTESTW](/x86/kortestw:kortestb:kortestq:kortestd)OR Masks and Set Flags[KORW](/x86/korw:korb:korq:kord)Bitwise Logical OR Masks[KSHIFTLB](/x86/kshiftlw:kshiftlb:kshiftlq:kshiftld)Shift Left Mask Registers[KSHIFTLD](/x86/kshiftlw:kshiftlb:kshiftlq:kshiftld)Shift Left Mask Registers[KSHIFTLQ](/x86/kshiftlw:kshiftlb:kshiftlq:kshiftld)Shift Left Mask Registers[KSHIFTLW](/x86/kshiftlw:kshiftlb:kshiftlq:kshiftld)Shift Left Mask Registers[KSHIFTRB](/x86/kshiftrw:kshiftrb:kshiftrq:kshiftrd)Shift Right Mask Registers[KSHIFTRD](/x86/kshiftrw:kshiftrb:kshiftrq:kshiftrd)Shift Right Mask Registers[KSHIFTRQ](/x86/kshiftrw:kshiftrb:kshiftrq:kshiftrd)Shift Right Mask Registers[KSHIFTRW](/x86/kshiftrw:kshiftrb:kshiftrq:kshiftrd)Shift Right Mask Registers[KTESTB](/x86/ktestw:ktestb:ktestq:ktestd)Packed Bit Test Masks and Set Flags[KTESTD](/x86/ktestw:ktestb:ktestq:ktestd)Packed Bit Test Masks and Set Flags[KTESTQ](/x86/ktestw:ktestb:ktestq:ktestd)Packed Bit Test Masks and Set Flags[KTESTW](/x86/ktestw:ktestb:ktestq:ktestd)Packed Bit Test Masks and Set Flags[KUNPCKBW](/x86/kunpckbw:kunpckwd:kunpckdq)Unpack for Mask Registers[KUNPCKDQ](/x86/kunpckbw:kunpckwd:kunpckdq)Unpack for Mask Registers[KUNPCKWD](/x86/kunpckbw:kunpckwd:kunpckdq)Unpack for Mask Registers[KXNORB](/x86/kxnorw:kxnorb:kxnorq:kxnord)Bitwise Logical XNOR Masks[KXNORD](/x86/kxnorw:kxnorb:kxnorq:kxnord)Bitwise Logical XNOR Masks[KXNORQ](/x86/kxnorw:kxnorb:kxnorq:kxnord)Bitwise Logical XNOR Masks[KXNORW](/x86/kxnorw:kxnorb:kxnorq:kxnord)Bitwise Logical XNOR Masks[KXORB](/x86/kxorw:kxorb:kxorq:kxord)Bitwise Logical XOR Masks[KXORD](/x86/kxorw:kxorb:kxorq:kxord)Bitwise Logical XOR Masks[KXORQ](/x86/kxorw:kxorb:kxorq:kxord)Bitwise Logical XOR Masks[KXORW](/x86/kxorw:kxorb:kxorq:kxord)Bitwise Logical XOR Masks[LAHF](/x86/lahf)Load Status Flags Into AH Register[LAR](/x86/lar)Load Access Rights Byte[LDDQU](/x86/lddqu)Load Unaligned Integer 128 Bits[LDMXCSR](/x86/ldmxcsr)Load MXCSR Register[LDS](/x86/lds:les:lfs:lgs:lss)Load Far Pointer[LDTILECFG](/x86/ldtilecfg)Load Tile Configuration[LEA](/x86/lea)Load Effective Address[LEAVE](/x86/leave)High Level Procedure Exit[LES](/x86/lds:les:lfs:lgs:lss)Load Far Pointer[LFENCE](/x86/lfence)Load Fence[LFS](/x86/lds:les:lfs:lgs:lss)Load Far Pointer[LGDT](/x86/lgdt:lidt)Load Global/Interrupt Descriptor Table Register[LGS](/x86/lds:les:lfs:lgs:lss)Load Far Pointer[LIDT](/x86/lgdt:lidt)Load Global/Interrupt Descriptor Table Register[LLDT](/x86/lldt)Load Local Descriptor Table Register[LMSW](/x86/lmsw)Load Machine Status Word[LOADIWKEY](/x86/loadiwkey)Load Internal Wrapping Key With Key Locker[LOCK](/x86/lock)Assert LOCK# Signal Prefix[LODS](/x86/lods:lodsb:lodsw:lodsd:lodsq)Load String[LODSB](/x86/lods:lodsb:lodsw:lodsd:lodsq)Load String[LODSD](/x86/lods:lodsb:lodsw:lodsd:lodsq)Load String[LODSQ](/x86/lods:lodsb:lodsw:lodsd:lodsq)Load String[LODSW](/x86/lods:lodsb:lodsw:lodsd:lodsq)Load String[LOOP](/x86/loop:loopcc)Loop According to ECX Counter[LOOPcc](/x86/loop:loopcc)Loop According to ECX Counter[LSL](/x86/lsl)Load Segment Limit[LSS](/x86/lds:les:lfs:lgs:lss)Load Far Pointer[LTR](/x86/ltr)Load Task Register[LZCNT](/x86/lzcnt)Count the Number of Leading Zero Bits[MASKMOVDQU](/x86/maskmovdqu)Store Selected Bytes of Double Quadword[MASKMOVQ](/x86/maskmovq)Store Selected Bytes of Quadword[MAXPD](/x86/maxpd)Maximum of Packed Double Precision Floating-Point Values[MAXPS](/x86/maxps)Maximum of Packed Single Precision Floating-Point Values[MAXSD](/x86/maxsd)Return Maximum Scalar Double Precision Floating-Point Value[MAXSS](/x86/maxss)Return Maximum Scalar Single Precision Floating-Point Value[MFENCE](/x86/mfence)Memory Fence[MINPD](/x86/minpd)Minimum of Packed Double Precision Floating-Point Values[MINPS](/x86/minps)Minimum of Packed Single Precision Floating-Point Values[MINSD](/x86/minsd)Return Minimum Scalar Double Precision Floating-Point Value[MINSS](/x86/minss)Return Minimum Scalar Single Precision Floating-Point Value[MONITOR](/x86/monitor)Set Up Monitor Address[MOV](/x86/mov)Move[MOV](/x86/mov-1) (1)Move to/from Control Registers[MOV](/x86/mov-2) (2)Move to/from Debug Registers[MOVAPD](/x86/movapd)Move Aligned Packed Double Precision Floating-Point Values[MOVAPS](/x86/movaps)Move Aligned Packed Single Precision Floating-Point Values[MOVBE](/x86/movbe)Move Data After Swapping Bytes[MOVD](/x86/movd:movq)Move Doubleword/Move Quadword[MOVDDUP](/x86/movddup)Replicate Double Precision Floating-Point Values[MOVDIR64B](/x86/movdir64b)Move 64 Bytes as Direct Store[MOVDIRI](/x86/movdiri)Move Doubleword as Direct Store[MOVDQ2Q](/x86/movdq2q)Move Quadword from XMM to MMX Technology Register[MOVDQA](/x86/movdqa:vmovdqa32:vmovdqa64)Move Aligned Packed Integer Values[MOVDQU](/x86/movdqu:vmovdqu8:vmovdqu16:vmovdqu32:vmovdqu64)Move Unaligned Packed Integer Values[MOVHLPS](/x86/movhlps)Move Packed Single Precision Floating-Point Values High to Low[MOVHPD](/x86/movhpd)Move High Packed Double Precision Floating-Point Value[MOVHPS](/x86/movhps)Move High Packed Single Precision Floating-Point Values[MOVLHPS](/x86/movlhps)Move Packed Single Precision Floating-Point Values Low to High[MOVLPD](/x86/movlpd)Move Low Packed Double Precision Floating-Point Value[MOVLPS](/x86/movlps)Move Low Packed Single Precision Floating-Point Values[MOVMSKPD](/x86/movmskpd)Extract Packed Double Precision Floating-Point Sign Mask[MOVMSKPS](/x86/movmskps)Extract Packed Single Precision Floating-Point Sign Mask[MOVNTDQ](/x86/movntdq)Store Packed Integers Using Non-Temporal Hint[MOVNTDQA](/x86/movntdqa)Load Double Quadword Non-Temporal Aligned Hint[MOVNTI](/x86/movnti)Store Doubleword Using Non-Temporal Hint[MOVNTPD](/x86/movntpd)Store Packed Double Precision Floating-Point Values Using Non-Temporal Hint[MOVNTPS](/x86/movntps)Store Packed Single Precision Floating-Point Values Using Non-Temporal Hint[MOVNTQ](/x86/movntq)Store of Quadword Using Non-Temporal Hint[MOVQ](/x86/movd:movq)Move Doubleword/Move Quadword[MOVQ](/x86/movq) (1)Move Quadword[MOVQ2DQ](/x86/movq2dq)Move Quadword from MMX Technology to XMM Register[MOVS](/x86/movs:movsb:movsw:movsd:movsq)Move Data From String to String[MOVSB](/x86/movs:movsb:movsw:movsd:movsq)Move Data From String to String[MOVSD](/x86/movs:movsb:movsw:movsd:movsq)Move Data From String to String[MOVSD](/x86/movsd) (1)Move or Merge Scalar Double Precision Floating-Point Value[MOVSHDUP](/x86/movshdup)Replicate Single Precision Floating-Point Values[MOVSLDUP](/x86/movsldup)Replicate Single Precision Floating-Point Values[MOVSQ](/x86/movs:movsb:movsw:movsd:movsq)Move Data From String to String[MOVSS](/x86/movss)Move or Merge Scalar Single Precision Floating-Point Value[MOVSW](/x86/movs:movsb:movsw:movsd:movsq)Move Data From String to String[MOVSX](/x86/movsx:movsxd)Move With Sign-Extension[MOVSXD](/x86/movsx:movsxd)Move With Sign-Extension[MOVUPD](/x86/movupd)Move Unaligned Packed Double Precision Floating-Point Values[MOVUPS](/x86/movups)Move Unaligned Packed Single Precision Floating-Point Values[MOVZX](/x86/movzx)Move With Zero-Extend[MPSADBW](/x86/mpsadbw)Compute Multiple Packed Sums of Absolute Difference[MUL](/x86/mul)Unsigned Multiply[MULPD](/x86/mulpd)Multiply Packed Double Precision Floating-Point Values[MULPS](/x86/mulps)Multiply Packed Single Precision Floating-Point Values[MULSD](/x86/mulsd)Multiply Scalar Double Precision Floating-Point Value[MULSS](/x86/mulss)Multiply Scalar Single Precision Floating-Point Values[MULX](/x86/mulx)Unsigned Multiply Without Affecting Flags[MWAIT](/x86/mwait)Monitor Wait[NEG](/x86/neg)Two's Complement Negation[NOP](/x86/nop)No Operation[NOT](/x86/not)One's Complement Negation[OR](/x86/or)Logical Inclusive OR[ORPD](/x86/orpd)Bitwise Logical OR of Packed Double Precision Floating-Point Values[ORPS](/x86/orps)Bitwise Logical OR of Packed Single Precision Floating-Point Values[OUT](/x86/out)Output to Port[OUTS](/x86/outs:outsb:outsw:outsd)Output String to Port[OUTSB](/x86/outs:outsb:outsw:outsd)Output String to Port[OUTSD](/x86/outs:outsb:outsw:outsd)Output String to Port[OUTSW](/x86/outs:outsb:outsw:outsd)Output String to Port[PABSB](/x86/pabsb:pabsw:pabsd:pabsq)Packed Absolute Value[PABSD](/x86/pabsb:pabsw:pabsd:pabsq)Packed Absolute Value[PABSQ](/x86/pabsb:pabsw:pabsd:pabsq)Packed Absolute Value[PABSW](/x86/pabsb:pabsw:pabsd:pabsq)Packed Absolute Value[PACKSSDW](/x86/packsswb:packssdw)Pack With Signed Saturation[PACKSSWB](/x86/packsswb:packssdw)Pack With Signed Saturation[PACKUSDW](/x86/packusdw)Pack With Unsigned Saturation[PACKUSWB](/x86/packuswb)Pack With Unsigned Saturation[PADDB](/x86/paddb:paddw:paddd:paddq)Add Packed Integers[PADDD](/x86/paddb:paddw:paddd:paddq)Add Packed Integers[PADDQ](/x86/paddb:paddw:paddd:paddq)Add Packed Integers[PADDSB](/x86/paddsb:paddsw)Add Packed Signed Integers with Signed Saturation[PADDSW](/x86/paddsb:paddsw)Add Packed Signed Integers with Signed Saturation[PADDUSB](/x86/paddusb:paddusw)Add Packed Unsigned Integers With Unsigned Saturation[PADDUSW](/x86/paddusb:paddusw)Add Packed Unsigned Integers With Unsigned Saturation[PADDW](/x86/paddb:paddw:paddd:paddq)Add Packed Integers[PALIGNR](/x86/palignr)Packed Align Right[PAND](/x86/pand)Logical AND[PANDN](/x86/pandn)Logical AND NOT[PAUSE](/x86/pause)Spin Loop Hint[PAVGB](/x86/pavgb:pavgw)Average Packed Integers[PAVGW](/x86/pavgb:pavgw)Average Packed Integers[PBLENDVB](/x86/pblendvb)Variable Blend Packed Bytes[PBLENDW](/x86/pblendw)Blend Packed Words[PCLMULQDQ](/x86/pclmulqdq)Carry-Less Multiplication Quadword[PCMPEQB](/x86/pcmpeqb:pcmpeqw:pcmpeqd)Compare Packed Data for Equal[PCMPEQD](/x86/pcmpeqb:pcmpeqw:pcmpeqd)Compare Packed Data for Equal[PCMPEQQ](/x86/pcmpeqq)Compare Packed Qword Data for Equal[PCMPEQW](/x86/pcmpeqb:pcmpeqw:pcmpeqd)Compare Packed Data for Equal[PCMPESTRI](/x86/pcmpestri)Packed Compare Explicit Length Strings, Return Index[PCMPESTRM](/x86/pcmpestrm)Packed Compare Explicit Length Strings, Return Mask[PCMPGTB](/x86/pcmpgtb:pcmpgtw:pcmpgtd)Compare Packed Signed Integers for Greater Than[PCMPGTD](/x86/pcmpgtb:pcmpgtw:pcmpgtd)Compare Packed Signed Integers for Greater Than[PCMPGTQ](/x86/pcmpgtq)Compare Packed Data for Greater Than[PCMPGTW](/x86/pcmpgtb:pcmpgtw:pcmpgtd)Compare Packed Signed Integers for Greater Than[PCMPISTRI](/x86/pcmpistri)Packed Compare Implicit Length Strings, Return Index[PCMPISTRM](/x86/pcmpistrm)Packed Compare Implicit Length Strings, Return Mask[PCONFIG](/x86/pconfig)Platform Configuration[PDEP](/x86/pdep)Parallel Bits Deposit[PEXT](/x86/pext)Parallel Bits Extract[PEXTRB](/x86/pextrb:pextrd:pextrq)Extract Byte/Dword/Qword[PEXTRD](/x86/pextrb:pextrd:pextrq)Extract Byte/Dword/Qword[PEXTRQ](/x86/pextrb:pextrd:pextrq)Extract Byte/Dword/Qword[PEXTRW](/x86/pextrw)Extract Word[PHADDD](/x86/phaddw:phaddd)Packed Horizontal Add[PHADDSW](/x86/phaddsw)Packed Horizontal Add and Saturate[PHADDW](/x86/phaddw:phaddd)Packed Horizontal Add[PHMINPOSUW](/x86/phminposuw)Packed Horizontal Word Minimum[PHSUBD](/x86/phsubw:phsubd)Packed Horizontal Subtract[PHSUBSW](/x86/phsubsw)Packed Horizontal Subtract and Saturate[PHSUBW](/x86/phsubw:phsubd)Packed Horizontal Subtract[PINSRB](/x86/pinsrb:pinsrd:pinsrq)Insert Byte/Dword/Qword[PINSRD](/x86/pinsrb:pinsrd:pinsrq)Insert Byte/Dword/Qword[PINSRQ](/x86/pinsrb:pinsrd:pinsrq)Insert Byte/Dword/Qword[PINSRW](/x86/pinsrw)Insert Word[PMADDUBSW](/x86/pmaddubsw)Multiply and Add Packed Signed and Unsigned Bytes[PMADDWD](/x86/pmaddwd)Multiply and Add Packed Integers[PMAXSB](/x86/pmaxsb:pmaxsw:pmaxsd:pmaxsq)Maximum of Packed Signed Integers[PMAXSD](/x86/pmaxsb:pmaxsw:pmaxsd:pmaxsq)Maximum of Packed Signed Integers[PMAXSQ](/x86/pmaxsb:pmaxsw:pmaxsd:pmaxsq)Maximum of Packed Signed Integers[PMAXSW](/x86/pmaxsb:pmaxsw:pmaxsd:pmaxsq)Maximum of Packed Signed Integers[PMAXUB](/x86/pmaxub:pmaxuw)Maximum of Packed Unsigned Integers[PMAXUD](/x86/pmaxud:pmaxuq)Maximum of Packed Unsigned Integers[PMAXUQ](/x86/pmaxud:pmaxuq)Maximum of Packed Unsigned Integers[PMAXUW](/x86/pmaxub:pmaxuw)Maximum of Packed Unsigned Integers[PMINSB](/x86/pminsb:pminsw)Minimum of Packed Signed Integers[PMINSD](/x86/pminsd:pminsq)Minimum of Packed Signed Integers[PMINSQ](/x86/pminsd:pminsq)Minimum of Packed Signed Integers[PMINSW](/x86/pminsb:pminsw)Minimum of Packed Signed Integers[PMINUB](/x86/pminub:pminuw)Minimum of Packed Unsigned Integers[PMINUD](/x86/pminud:pminuq)Minimum of Packed Unsigned Integers[PMINUQ](/x86/pminud:pminuq)Minimum of Packed Unsigned Integers[PMINUW](/x86/pminub:pminuw)Minimum of Packed Unsigned Integers[PMOVMSKB](/x86/pmovmskb)Move Byte Mask[PMOVSX](/x86/pmovsx)Packed Move With Sign Extend[PMOVZX](/x86/pmovzx)Packed Move With Zero Extend[PMULDQ](/x86/pmuldq)Multiply Packed Doubleword Integers[PMULHRSW](/x86/pmulhrsw)Packed Multiply High With Round and Scale[PMULHUW](/x86/pmulhuw)Multiply Packed Unsigned Integers and Store High Result[PMULHW](/x86/pmulhw)Multiply Packed Signed Integers and Store High Result[PMULLD](/x86/pmulld:pmullq)Multiply Packed Integers and Store Low Result[PMULLQ](/x86/pmulld:pmullq)Multiply Packed Integers and Store Low Result[PMULLW](/x86/pmullw)Multiply Packed Signed Integers and Store Low Result[PMULUDQ](/x86/pmuludq)Multiply Packed Unsigned Doubleword Integers[POP](/x86/pop)Pop a Value From the Stack[POPA](/x86/popa:popad)Pop All General-Purpose Registers[POPAD](/x86/popa:popad)Pop All General-Purpose Registers[POPCNT](/x86/popcnt)Return the Count of Number of Bits Set to 1[POPF](/x86/popf:popfd:popfq)Pop Stack Into EFLAGS Register[POPFD](/x86/popf:popfd:popfq)Pop Stack Into EFLAGS Register[POPFQ](/x86/popf:popfd:popfq)Pop Stack Into EFLAGS Register[POR](/x86/por)Bitwise Logical OR[PREFETCHW](/x86/prefetchw)Prefetch Data Into Caches in Anticipation of a Write[PREFETCHh](/x86/prefetchh)Prefetch Data Into Caches[PSADBW](/x86/psadbw)Compute Sum of Absolute Differences[PSHUFB](/x86/pshufb)Packed Shuffle Bytes[PSHUFD](/x86/pshufd)Shuffle Packed Doublewords[PSHUFHW](/x86/pshufhw)Shuffle Packed High Words[PSHUFLW](/x86/pshuflw)Shuffle Packed Low Words[PSHUFW](/x86/pshufw)Shuffle Packed Words[PSIGNB](/x86/psignb:psignw:psignd)Packed SIGN[PSIGND](/x86/psignb:psignw:psignd)Packed SIGN[PSIGNW](/x86/psignb:psignw:psignd)Packed SIGN[PSLLD](/x86/psllw:pslld:psllq)Shift Packed Data Left Logical[PSLLDQ](/x86/pslldq)Shift Double Quadword Left Logical[PSLLQ](/x86/psllw:pslld:psllq)Shift Packed Data Left Logical[PSLLW](/x86/psllw:pslld:psllq)Shift Packed Data Left Logical[PSRAD](/x86/psraw:psrad:psraq)Shift Packed Data Right Arithmetic[PSRAQ](/x86/psraw:psrad:psraq)Shift Packed Data Right Arithmetic[PSRAW](/x86/psraw:psrad:psraq)Shift Packed Data Right Arithmetic[PSRLD](/x86/psrlw:psrld:psrlq)Shift Packed Data Right Logical[PSRLDQ](/x86/psrldq)Shift Double Quadword Right Logical[PSRLQ](/x86/psrlw:psrld:psrlq)Shift Packed Data Right Logical[PSRLW](/x86/psrlw:psrld:psrlq)Shift Packed Data Right Logical[PSUBB](/x86/psubb:psubw:psubd)Subtract Packed Integers[PSUBD](/x86/psubb:psubw:psubd)Subtract Packed Integers[PSUBQ](/x86/psubq)Subtract Packed Quadword Integers[PSUBSB](/x86/psubsb:psubsw)Subtract Packed Signed Integers With Signed Saturation[PSUBSW](/x86/psubsb:psubsw)Subtract Packed Signed Integers With Signed Saturation[PSUBUSB](/x86/psubusb:psubusw)Subtract Packed Unsigned Integers With Unsigned Saturation[PSUBUSW](/x86/psubusb:psubusw)Subtract Packed Unsigned Integers With Unsigned Saturation[PSUBW](/x86/psubb:psubw:psubd)Subtract Packed Integers[PTEST](/x86/ptest)Logical Compare[PTWRITE](/x86/ptwrite)Write Data to a Processor Trace Packet[PUNPCKHBW](/x86/punpckhbw:punpckhwd:punpckhdq:punpckhqdq)Unpack High Data[PUNPCKHDQ](/x86/punpckhbw:punpckhwd:punpckhdq:punpckhqdq)Unpack High Data[PUNPCKHQDQ](/x86/punpckhbw:punpckhwd:punpckhdq:punpckhqdq)Unpack High Data[PUNPCKHWD](/x86/punpckhbw:punpckhwd:punpckhdq:punpckhqdq)Unpack High Data[PUNPCKLBW](/x86/punpcklbw:punpcklwd:punpckldq:punpcklqdq)Unpack Low Data[PUNPCKLDQ](/x86/punpcklbw:punpcklwd:punpckldq:punpcklqdq)Unpack Low Data[PUNPCKLQDQ](/x86/punpcklbw:punpcklwd:punpckldq:punpcklqdq)Unpack Low Data[PUNPCKLWD](/x86/punpcklbw:punpcklwd:punpckldq:punpcklqdq)Unpack Low Data[PUSH](/x86/push)Push Word, Doubleword, or Quadword Onto the Stack[PUSHA](/x86/pusha:pushad)Push All General-Purpose Registers[PUSHAD](/x86/pusha:pushad)Push All General-Purpose Registers[PUSHF](/x86/pushf:pushfd:pushfq)Push EFLAGS Register Onto the Stack[PUSHFD](/x86/pushf:pushfd:pushfq)Push EFLAGS Register Onto the Stack[PUSHFQ](/x86/pushf:pushfd:pushfq)Push EFLAGS Register Onto the Stack[PXOR](/x86/pxor)Logical Exclusive OR[RCL](/x86/rcl:rcr:rol:ror)Rotate[RCPPS](/x86/rcpps)Compute Reciprocals of Packed Single Precision Floating-Point Values[RCPSS](/x86/rcpss)Compute Reciprocal of Scalar Single Precision Floating-Point Values[RCR](/x86/rcl:rcr:rol:ror)Rotate[RDFSBASE](/x86/rdfsbase:rdgsbase)Read FS/GS Segment Base[RDGSBASE](/x86/rdfsbase:rdgsbase)Read FS/GS Segment Base[RDMSR](/x86/rdmsr)Read From Model Specific Register[RDPID](/x86/rdpid)Read Processor ID[RDPKRU](/x86/rdpkru)Read Protection Key Rights for User Pages[RDPMC](/x86/rdpmc)Read Performance-Monitoring Counters[RDRAND](/x86/rdrand)Read Random Number[RDSEED](/x86/rdseed)Read Random SEED[RDSSPD](/x86/rdsspd:rdsspq)Read Shadow Stack Pointer[RDSSPQ](/x86/rdsspd:rdsspq)Read Shadow Stack Pointer[RDTSC](/x86/rdtsc)Read Time-Stamp Counter[RDTSCP](/x86/rdtscp)Read Time-Stamp Counter and Processor ID[REP](/x86/rep:repe:repz:repne:repnz)Repeat String Operation Prefix[REPE](/x86/rep:repe:repz:repne:repnz)Repeat String Operation Prefix[REPNE](/x86/rep:repe:repz:repne:repnz)Repeat String Operation Prefix[REPNZ](/x86/rep:repe:repz:repne:repnz)Repeat String Operation Prefix[REPZ](/x86/rep:repe:repz:repne:repnz)Repeat String Operation Prefix[RET](/x86/ret)Return From Procedure[ROL](/x86/rcl:rcr:rol:ror)Rotate[ROR](/x86/rcl:rcr:rol:ror)Rotate[RORX](/x86/rorx)Rotate Right Logical Without Affecting Flags[ROUNDPD](/x86/roundpd)Round Packed Double Precision Floating-Point Values[ROUNDPS](/x86/roundps)Round Packed Single Precision Floating-Point Values[ROUNDSD](/x86/roundsd)Round Scalar Double Precision Floating-Point Values[ROUNDSS](/x86/roundss)Round Scalar Single Precision Floating-Point Values[RSM](/x86/rsm)Resume From System Management Mode[RSQRTPS](/x86/rsqrtps)Compute Reciprocals of Square Roots of Packed Single Precision Floating-PointValues[RSQRTSS](/x86/rsqrtss)Compute Reciprocal of Square Root of Scalar Single Precision Floating-Point Value[RSTORSSP](/x86/rstorssp)Restore Saved Shadow Stack Pointer[SAHF](/x86/sahf)Store AH Into Flags[SAL](/x86/sal:sar:shl:shr)Shift[SAR](/x86/sal:sar:shl:shr)Shift[SARX](/x86/sarx:shlx:shrx)Shift Without Affecting Flags[SAVEPREVSSP](/x86/saveprevssp)Save Previous Shadow Stack Pointer[SBB](/x86/sbb)Integer Subtraction With Borrow[SCAS](/x86/scas:scasb:scasw:scasd)Scan String[SCASB](/x86/scas:scasb:scasw:scasd)Scan String[SCASD](/x86/scas:scasb:scasw:scasd)Scan String[SCASW](/x86/scas:scasb:scasw:scasd)Scan String[SENDUIPI](/x86/senduipi)Send User Interprocessor Interrupt[SERIALIZE](/x86/serialize)Serialize Instruction Execution[SETSSBSY](/x86/setssbsy)Mark Shadow Stack Busy[SETcc](/x86/setcc)Set Byte on Condition[SFENCE](/x86/sfence)Store Fence[SGDT](/x86/sgdt)Store Global Descriptor Table Register[SHA1MSG1](/x86/sha1msg1)Perform an Intermediate Calculation for the Next Four SHA1 Message Dwords[SHA1MSG2](/x86/sha1msg2)Perform a Final Calculation for the Next Four SHA1 Message Dwords[SHA1NEXTE](/x86/sha1nexte)Calculate SHA1 State Variable E After Four Rounds[SHA1RNDS4](/x86/sha1rnds4)Perform Four Rounds of SHA1 Operation[SHA256MSG1](/x86/sha256msg1)Perform an Intermediate Calculation for the Next Four SHA256 MessageDwords[SHA256MSG2](/x86/sha256msg2)Perform a Final Calculation for the Next Four SHA256 Message Dwords[SHA256RNDS2](/x86/sha256rnds2)Perform Two Rounds of SHA256 Operation[SHL](/x86/sal:sar:shl:shr)Shift[SHLD](/x86/shld)Double Precision Shift Left[SHLX](/x86/sarx:shlx:shrx)Shift Without Affecting Flags[SHR](/x86/sal:sar:shl:shr)Shift[SHRD](/x86/shrd)Double Precision Shift Right[SHRX](/x86/sarx:shlx:shrx)Shift Without Affecting Flags[SHUFPD](/x86/shufpd)Packed Interleave Shuffle of Pairs of Double Precision Floating-Point Values[SHUFPS](/x86/shufps)Packed Interleave Shuffle of Quadruplets of Single Precision Floating-Point Values[SIDT](/x86/sidt)Store Interrupt Descriptor Table Register[SLDT](/x86/sldt)Store Local Descriptor Table Register[SMSW](/x86/smsw)Store Machine Status Word[SQRTPD](/x86/sqrtpd)Square Root of Double Precision Floating-Point Values[SQRTPS](/x86/sqrtps)Square Root of Single Precision Floating-Point Values[SQRTSD](/x86/sqrtsd)Compute Square Root of Scalar Double Precision Floating-Point Value[SQRTSS](/x86/sqrtss)Compute Square Root of Scalar Single Precision Value[STAC](/x86/stac)Set AC Flag in EFLAGS Register[STC](/x86/stc)Set Carry Flag[STD](/x86/std)Set Direction Flag[STI](/x86/sti)Set Interrupt Flag[STMXCSR](/x86/stmxcsr)Store MXCSR Register State[STOS](/x86/stos:stosb:stosw:stosd:stosq)Store String[STOSB](/x86/stos:stosb:stosw:stosd:stosq)Store String[STOSD](/x86/stos:stosb:stosw:stosd:stosq)Store String[STOSQ](/x86/stos:stosb:stosw:stosd:stosq)Store String[STOSW](/x86/stos:stosb:stosw:stosd:stosq)Store String[STR](/x86/str)Store Task Register[STTILECFG](/x86/sttilecfg)Store Tile Configuration[STUI](/x86/stui)Set User Interrupt Flag[SUB](/x86/sub)Subtract[SUBPD](/x86/subpd)Subtract Packed Double Precision Floating-Point Values[SUBPS](/x86/subps)Subtract Packed Single Precision Floating-Point Values[SUBSD](/x86/subsd)Subtract Scalar Double Precision Floating-Point Value[SUBSS](/x86/subss)Subtract Scalar Single Precision Floating-Point Value[SWAPGS](/x86/swapgs)Swap GS Base Register[SYSCALL](/x86/syscall)Fast System Call[SYSENTER](/x86/sysenter)Fast System Call[SYSEXIT](/x86/sysexit)Fast Return from Fast System Call[SYSRET](/x86/sysret)Return From Fast System Call[TDPBF16PS](/x86/tdpbf16ps)Dot Product of BF16 Tiles Accumulated into Packed Single Precision Tile[TDPBSSD](/x86/tdpbssd:tdpbsud:tdpbusd:tdpbuud)Dot Product of Signed/Unsigned Bytes with DwordAccumulation[TDPBSUD](/x86/tdpbssd:tdpbsud:tdpbusd:tdpbuud)Dot Product of Signed/Unsigned Bytes with DwordAccumulation[TDPBUSD](/x86/tdpbssd:tdpbsud:tdpbusd:tdpbuud)Dot Product of Signed/Unsigned Bytes with DwordAccumulation[TDPBUUD](/x86/tdpbssd:tdpbsud:tdpbusd:tdpbuud)Dot Product of Signed/Unsigned Bytes with DwordAccumulation[TEST](/x86/test)Logical Compare[TESTUI](/x86/testui)Determine User Interrupt Flag[TILELOADD](/x86/tileloadd:tileloaddt1)Load Tile[TILELOADDT1](/x86/tileloadd:tileloaddt1)Load Tile[TILERELEASE](/x86/tilerelease)Release Tile[TILESTORED](/x86/tilestored)Store Tile[TILEZERO](/x86/tilezero)Zero Tile[TPAUSE](/x86/tpause)Timed PAUSE[TZCNT](/x86/tzcnt)Count the Number of Trailing Zero Bits[UCOMISD](/x86/ucomisd)Unordered Compare Scalar Double Precision Floating-Point Values and Set EFLAGS[UCOMISS](/x86/ucomiss)Unordered Compare Scalar Single Precision Floating-Point Values and Set EFLAGS[UD](/x86/ud)Undefined Instruction[UIRET](/x86/uiret)User-Interrupt Return[UMONITOR](/x86/umonitor)User Level Set Up Monitor Address[UMWAIT](/x86/umwait)User Level Monitor Wait[UNPCKHPD](/x86/unpckhpd)Unpack and Interleave High Packed Double Precision Floating-Point Values[UNPCKHPS](/x86/unpckhps)Unpack and Interleave High Packed Single Precision Floating-Point Values[UNPCKLPD](/x86/unpcklpd)Unpack and Interleave Low Packed Double Precision Floating-Point Values[UNPCKLPS](/x86/unpcklps)Unpack and Interleave Low Packed Single Precision Floating-Point Values[VADDPH](/x86/vaddph)Add Packed FP16 Values[VADDSH](/x86/vaddsh)Add Scalar FP16 Values[VALIGND](/x86/valignd:valignq)Align Doubleword/Quadword Vectors[VALIGNQ](/x86/valignd:valignq)Align Doubleword/Quadword Vectors[VBLENDMPD](/x86/vblendmpd:vblendmps)Blend Float64/Float32 Vectors Using an OpMask Control[VBLENDMPS](/x86/vblendmpd:vblendmps)Blend Float64/Float32 Vectors Using an OpMask Control[VBROADCAST](/x86/vbroadcast)Load with Broadcast Floating-Point Data[VCMPPH](/x86/vcmpph)Compare Packed FP16 Values[VCMPSH](/x86/vcmpsh)Compare Scalar FP16 Values[VCOMISH](/x86/vcomish)Compare Scalar Ordered FP16 Values and Set EFLAGS[VCOMPRESSPD](/x86/vcompresspd)Store Sparse Packed Double Precision Floating-Point Values Into DenseMemory[VCOMPRESSPS](/x86/vcompressps)Store Sparse Packed Single Precision Floating-Point Values Into Dense Memory[VCOMPRESSW](/x86/vpcompressb:vcompressw)Store Sparse Packed Byte/Word Integer Values Into DenseMemory/Register[VCVTDQ2PH](/x86/vcvtdq2ph)Convert Packed Signed Doubleword Integers to Packed FP16 Values[VCVTNE2PS2BF16](/x86/vcvtne2ps2bf16)Convert Two Packed Single Data to One Packed BF16 Data[VCVTNEPS2BF16](/x86/vcvtneps2bf16)Convert Packed Single Data to Packed BF16 Data[VCVTPD2PH](/x86/vcvtpd2ph)Convert Packed Double Precision FP Values to Packed FP16 Values[VCVTPD2QQ](/x86/vcvtpd2qq)Convert Packed Double Precision Floating-Point Values to Packed QuadwordIntegers[VCVTPD2UDQ](/x86/vcvtpd2udq)Convert Packed Double Precision Floating-Point Values to Packed UnsignedDoubleword Integers[VCVTPD2UQQ](/x86/vcvtpd2uqq)Convert Packed Double Precision Floating-Point Values to Packed UnsignedQuadword Integers[VCVTPH2DQ](/x86/vcvtph2dq)Convert Packed FP16 Values to Signed Doubleword Integers[VCVTPH2PD](/x86/vcvtph2pd)Convert Packed FP16 Values to FP64 Values[VCVTPH2PS](/x86/vcvtph2ps:vcvtph2psx)Convert Packed FP16 Values to Single Precision Floating-PointValues[VCVTPH2PSX](/x86/vcvtph2ps:vcvtph2psx)Convert Packed FP16 Values to Single Precision Floating-PointValues[VCVTPH2QQ](/x86/vcvtph2qq)Convert Packed FP16 Values to Signed Quadword Integer Values[VCVTPH2UDQ](/x86/vcvtph2udq)Convert Packed FP16 Values to Unsigned Doubleword Integers[VCVTPH2UQQ](/x86/vcvtph2uqq)Convert Packed FP16 Values to Unsigned Quadword Integers[VCVTPH2UW](/x86/vcvtph2uw)Convert Packed FP16 Values to Unsigned Word Integers[VCVTPH2W](/x86/vcvtph2w)Convert Packed FP16 Values to Signed Word Integers[VCVTPS2PH](/x86/vcvtps2ph)Convert Single-Precision FP Value to 16-bit FP Value[VCVTPS2PHX](/x86/vcvtps2phx)Convert Packed Single Precision Floating-Point Values to Packed FP16 Values[VCVTPS2QQ](/x86/vcvtps2qq)Convert Packed Single Precision Floating-Point Values to Packed SignedQuadword Integer Values[VCVTPS2UDQ](/x86/vcvtps2udq)Convert Packed Single Precision Floating-Point Values to Packed UnsignedDoubleword Integer Values[VCVTPS2UQQ](/x86/vcvtps2uqq)Convert Packed Single Precision Floating-Point Values to Packed UnsignedQuadword Integer Values[VCVTQQ2PD](/x86/vcvtqq2pd)Convert Packed Quadword Integers to Packed Double Precision Floating-PointValues[VCVTQQ2PH](/x86/vcvtqq2ph)Convert Packed Signed Quadword Integers to Packed FP16 Values[VCVTQQ2PS](/x86/vcvtqq2ps)Convert Packed Quadword Integers to Packed Single Precision Floating-PointValues[VCVTSD2SH](/x86/vcvtsd2sh)Convert Low FP64 Value to an FP16 Value[VCVTSD2USI](/x86/vcvtsd2usi)Convert Scalar Double Precision Floating-Point Value to Unsigned DoublewordInteger[VCVTSH2SD](/x86/vcvtsh2sd)Convert Low FP16 Value to an FP64 Value[VCVTSH2SI](/x86/vcvtsh2si)Convert Low FP16 Value to Signed Integer[VCVTSH2SS](/x86/vcvtsh2ss)Convert Low FP16 Value to FP32 Value[VCVTSH2USI](/x86/vcvtsh2usi)Convert Low FP16 Value to Unsigned Integer[VCVTSI2SH](/x86/vcvtsi2sh)Convert a Signed Doubleword/Quadword Integer to an FP16 Value[VCVTSS2SH](/x86/vcvtss2sh)Convert Low FP32 Value to an FP16 Value[VCVTSS2USI](/x86/vcvtss2usi)Convert Scalar Single Precision Floating-Point Value to Unsigned DoublewordInteger[VCVTTPD2QQ](/x86/vcvttpd2qq)Convert With Truncation Packed Double Precision Floating-Point Values toPacked Quadword Integers[VCVTTPD2UDQ](/x86/vcvttpd2udq)Convert With Truncation Packed Double Precision Floating-Point Values toPacked Unsigned Doubleword Integers[VCVTTPD2UQQ](/x86/vcvttpd2uqq)Convert With Truncation Packed Double Precision Floating-Point Values toPacked Unsigned Quadword Integers[VCVTTPH2DQ](/x86/vcvttph2dq)Convert with Truncation Packed FP16 Values to Signed Doubleword Integers[VCVTTPH2QQ](/x86/vcvttph2qq)Convert with Truncation Packed FP16 Values to Signed Quadword Integers[VCVTTPH2UDQ](/x86/vcvttph2udq)Convert with Truncation Packed FP16 Values to Unsigned DoublewordIntegers[VCVTTPH2UQQ](/x86/vcvttph2uqq)Convert with Truncation Packed FP16 Values to Unsigned Quadword Integers[VCVTTPH2UW](/x86/vcvttph2uw)Convert Packed FP16 Values to Unsigned Word Integers[VCVTTPH2W](/x86/vcvttph2w)Convert Packed FP16 Values to Signed Word Integers[VCVTTPS2QQ](/x86/vcvttps2qq)Convert With Truncation Packed Single Precision Floating-Point Values toPacked Signed Quadword Integer Values[VCVTTPS2UDQ](/x86/vcvttps2udq)Convert With Truncation Packed Single Precision Floating-Point Values toPacked Unsigned Doubleword Integer Values[VCVTTPS2UQQ](/x86/vcvttps2uqq)Convert With Truncation Packed Single Precision Floating-Point Values toPacked Unsigned Quadword Integer Values[VCVTTSD2USI](/x86/vcvttsd2usi)Convert With Truncation Scalar Double Precision Floating-Point Value toUnsigned Integer[VCVTTSH2SI](/x86/vcvttsh2si)Convert with Truncation Low FP16 Value to a Signed Integer[VCVTTSH2USI](/x86/vcvttsh2usi)Convert with Truncation Low FP16 Value to an Unsigned Integer[VCVTTSS2USI](/x86/vcvttss2usi)Convert With Truncation Scalar Single Precision Floating-Point Value toUnsigned Integer[VCVTUDQ2PD](/x86/vcvtudq2pd)Convert Packed Unsigned Doubleword Integers to Packed Double PrecisionFloating-Point Values[VCVTUDQ2PH](/x86/vcvtudq2ph)Convert Packed Unsigned Doubleword Integers to Packed FP16 Values[VCVTUDQ2PS](/x86/vcvtudq2ps)Convert Packed Unsigned Doubleword Integers to Packed Single PrecisionFloating-Point Values[VCVTUQQ2PD](/x86/vcvtuqq2pd)Convert Packed Unsigned Quadword Integers to Packed Double PrecisionFloating-Point Values[VCVTUQQ2PH](/x86/vcvtuqq2ph)Convert Packed Unsigned Quadword Integers to Packed FP16 Values[VCVTUQQ2PS](/x86/vcvtuqq2ps)Convert Packed Unsigned Quadword Integers to Packed Single PrecisionFloating-Point Values[VCVTUSI2SD](/x86/vcvtusi2sd)Convert Unsigned Integer to Scalar Double Precision Floating-Point Value[VCVTUSI2SH](/x86/vcvtusi2sh)Convert Unsigned Doubleword Integer to an FP16 Value[VCVTUSI2SS](/x86/vcvtusi2ss)Convert Unsigned Integer to Scalar Single Precision Floating-Point Value[VCVTUW2PH](/x86/vcvtuw2ph)Convert Packed Unsigned Word Integers to FP16 Values[VCVTW2PH](/x86/vcvtw2ph)Convert Packed Signed Word Integers to FP16 Values[VDBPSADBW](/x86/vdbpsadbw)Double Block Packed Sum-Absolute-Differences (SAD) on Unsigned Bytes[VDIVPH](/x86/vdivph)Divide Packed FP16 Values[VDIVSH](/x86/vdivsh)Divide Scalar FP16 Values[VDPBF16PS](/x86/vdpbf16ps)Dot Product of BF16 Pairs Accumulated Into Packed Single Precision[VERR](/x86/verr:verw)Verify a Segment for Reading or Writing[VERW](/x86/verr:verw)Verify a Segment for Reading or Writing[VEXPANDPD](/x86/vexpandpd)Load Sparse Packed Double Precision Floating-Point Values From Dense Memory[VEXPANDPS](/x86/vexpandps)Load Sparse Packed Single Precision Floating-Point Values From Dense Memory[VEXTRACTF128](/x86/vextractf128:vextractf32x4:vextractf64x2:vextractf32x8:vextractf64x4)Extract Packed Floating-Point Values[VEXTRACTF32x4](/x86/vextractf128:vextractf32x4:vextractf64x2:vextractf32x8:vextractf64x4)Extract Packed Floating-Point Values[VEXTRACTF32x8](/x86/vextractf128:vextractf32x4:vextractf64x2:vextractf32x8:vextractf64x4)Extract Packed Floating-Point Values[VEXTRACTF64x2](/x86/vextractf128:vextractf32x4:vextractf64x2:vextractf32x8:vextractf64x4)Extract Packed Floating-Point Values[VEXTRACTF64x4](/x86/vextractf128:vextractf32x4:vextractf64x2:vextractf32x8:vextractf64x4)Extract Packed Floating-Point Values[VEXTRACTI128](/x86/vextracti128:vextracti32x4:vextracti64x2:vextracti32x8:vextracti64x4)ExtractPacked Integer Values[VEXTRACTI32x4](/x86/vextracti128:vextracti32x4:vextracti64x2:vextracti32x8:vextracti64x4)ExtractPacked Integer Values[VEXTRACTI32x8](/x86/vextracti128:vextracti32x4:vextracti64x2:vextracti32x8:vextracti64x4)ExtractPacked Integer Values[VEXTRACTI64x2](/x86/vextracti128:vextracti32x4:vextracti64x2:vextracti32x8:vextracti64x4)ExtractPacked Integer Values[VEXTRACTI64x4](/x86/vextracti128:vextracti32x4:vextracti64x2:vextracti32x8:vextracti64x4)ExtractPacked Integer Values[VFCMADDCPH](/x86/vfcmaddcph:vfmaddcph)Complex Multiply and Accumulate FP16 Values[VFCMADDCSH](/x86/vfcmaddcsh:vfmaddcsh)Complex Multiply and Accumulate Scalar FP16 Values[VFCMULCPH](/x86/vfcmulcph:vfmulcph)Complex Multiply FP16 Values[VFCMULCSH](/x86/vfcmulcsh:vfmulcsh)Complex Multiply Scalar FP16 Values[VFIXUPIMMPD](/x86/vfixupimmpd)Fix Up Special Packed Float64 Values[VFIXUPIMMPS](/x86/vfixupimmps)Fix Up Special Packed Float32 Values[VFIXUPIMMSD](/x86/vfixupimmsd)Fix Up Special Scalar Float64 Value[VFIXUPIMMSS](/x86/vfixupimmss)Fix Up Special Scalar Float32 Value[VFMADD132PD](/x86/vfmadd132pd:vfmadd213pd:vfmadd231pd)Fused Multiply-Add of Packed DoublePrecision Floating-Point Values[VFMADD132PH](/x86/vfmadd132ph:vfnmadd132ph:vfmadd213ph:vfnmadd213ph:vfmadd231ph:vfnmadd231ph)Fused Multiply-Add of Packed FP16 Values[VFMADD132PS](/x86/vfmadd132ps:vfmadd213ps:vfmadd231ps)Fused Multiply-Add of Packed SinglePrecision Floating-Point Values[VFMADD132SD](/x86/vfmadd132sd:vfmadd213sd:vfmadd231sd)Fused Multiply-Add of Scalar DoublePrecision Floating-Point Values[VFMADD132SH](/x86/vfmadd132sh:vfnmadd132sh:vfmadd213sh:vfnmadd213sh:vfmadd231sh:vfnmadd231sh)Fused Multiply-Add of Scalar FP16 Values[VFMADD132SS](/x86/vfmadd132ss:vfmadd213ss:vfmadd231ss)Fused Multiply-Add of Scalar Single PrecisionFloating-Point Values[VFMADD213PD](/x86/vfmadd132pd:vfmadd213pd:vfmadd231pd)Fused Multiply-Add of Packed DoublePrecision Floating-Point Values[VFMADD213PH](/x86/vfmadd132ph:vfnmadd132ph:vfmadd213ph:vfnmadd213ph:vfmadd231ph:vfnmadd231ph)Fused Multiply-Add of Packed FP16 Values[VFMADD213PS](/x86/vfmadd132ps:vfmadd213ps:vfmadd231ps)Fused Multiply-Add of Packed SinglePrecision Floating-Point Values[VFMADD213SD](/x86/vfmadd132sd:vfmadd213sd:vfmadd231sd)Fused Multiply-Add of Scalar DoublePrecision Floating-Point Values[VFMADD213SH](/x86/vfmadd132sh:vfnmadd132sh:vfmadd213sh:vfnmadd213sh:vfmadd231sh:vfnmadd231sh)Fused Multiply-Add of Scalar FP16 Values[VFMADD213SS](/x86/vfmadd132ss:vfmadd213ss:vfmadd231ss)Fused Multiply-Add of Scalar Single PrecisionFloating-Point Values[VFMADD231PD](/x86/vfmadd132pd:vfmadd213pd:vfmadd231pd)Fused Multiply-Add of Packed DoublePrecision Floating-Point Values[VFMADD231PH](/x86/vfmadd132ph:vfnmadd132ph:vfmadd213ph:vfnmadd213ph:vfmadd231ph:vfnmadd231ph)Fused Multiply-Add of Packed FP16 Values[VFMADD231PS](/x86/vfmadd132ps:vfmadd213ps:vfmadd231ps)Fused Multiply-Add of Packed SinglePrecision Floating-Point Values[VFMADD231SD](/x86/vfmadd132sd:vfmadd213sd:vfmadd231sd)Fused Multiply-Add of Scalar DoublePrecision Floating-Point Values[VFMADD231SH](/x86/vfmadd132sh:vfnmadd132sh:vfmadd213sh:vfnmadd213sh:vfmadd231sh:vfnmadd231sh)Fused Multiply-Add of Scalar FP16 Values[VFMADD231SS](/x86/vfmadd132ss:vfmadd213ss:vfmadd231ss)Fused Multiply-Add of Scalar Single PrecisionFloating-Point Values[VFMADDCPH](/x86/vfcmaddcph:vfmaddcph)Complex Multiply and Accumulate FP16 Values[VFMADDCSH](/x86/vfcmaddcsh:vfmaddcsh)Complex Multiply and Accumulate Scalar FP16 Values[VFMADDRND231PD](/x86/vfmaddrnd231pd)Fused Multiply-Add of Packed Double-Precision Floating-Point Valueswith rounding control[VFMADDSUB132PD](/x86/vfmaddsub132pd:vfmaddsub213pd:vfmaddsub231pd)Fused Multiply-AlternatingAdd/Subtract of Packed Double Precision Floating-Point Values[VFMADDSUB132PH](/x86/vfmaddsub132ph:vfmaddsub213ph:vfmaddsub231ph)Fused Multiply-AlternatingAdd/Subtract of Packed FP16 Values[VFMADDSUB132PS](/x86/vfmaddsub132ps:vfmaddsub213ps:vfmaddsub231ps)Fused Multiply-AlternatingAdd/Subtract of Packed Single Precision Floating-Point Values[VFMADDSUB213PD](/x86/vfmaddsub132pd:vfmaddsub213pd:vfmaddsub231pd)Fused Multiply-AlternatingAdd/Subtract of Packed Double Precision Floating-Point Values[VFMADDSUB213PH](/x86/vfmaddsub132ph:vfmaddsub213ph:vfmaddsub231ph)Fused Multiply-AlternatingAdd/Subtract of Packed FP16 Values[VFMADDSUB213PS](/x86/vfmaddsub132ps:vfmaddsub213ps:vfmaddsub231ps)Fused Multiply-AlternatingAdd/Subtract of Packed Single Precision Floating-Point Values[VFMADDSUB231PD](/x86/vfmaddsub132pd:vfmaddsub213pd:vfmaddsub231pd)Fused Multiply-AlternatingAdd/Subtract of Packed Double Precision Floating-Point Values[VFMADDSUB231PH](/x86/vfmaddsub132ph:vfmaddsub213ph:vfmaddsub231ph)Fused Multiply-AlternatingAdd/Subtract of Packed FP16 Values[VFMADDSUB231PS](/x86/vfmaddsub132ps:vfmaddsub213ps:vfmaddsub231ps)Fused Multiply-AlternatingAdd/Subtract of Packed Single Precision Floating-Point Values[VFMSUB132PD](/x86/vfmsub132pd:vfmsub213pd:vfmsub231pd)Fused Multiply-Subtract of Packed DoublePrecision Floating-Point Values[VFMSUB132PH](/x86/vfmsub132ph:vfnmsub132ph:vfmsub213ph:vfnmsub213ph:vfmsub231ph:vfnmsub231ph)Fused Multiply-Subtract of Packed FP16 Values[VFMSUB132PS](/x86/vfmsub132ps:vfmsub213ps:vfmsub231ps)Fused Multiply-Subtract of Packed SinglePrecision Floating-Point Values[VFMSUB132SD](/x86/vfmsub132sd:vfmsub213sd:vfmsub231sd)Fused Multiply-Subtract of Scalar DoublePrecision Floating-Point Values[VFMSUB132SH](/x86/vfmsub132sh:vfnmsub132sh:vfmsub213sh:vfnmsub213sh:vfmsub231sh:vfnmsub231sh)Fused Multiply-Subtract of Scalar FP16 Values[VFMSUB132SS](/x86/vfmsub132ss:vfmsub213ss:vfmsub231ss)Fused Multiply-Subtract of Scalar SinglePrecision Floating-Point Values[VFMSUB213PD](/x86/vfmsub132pd:vfmsub213pd:vfmsub231pd)Fused Multiply-Subtract of Packed DoublePrecision Floating-Point Values[VFMSUB213PH](/x86/vfmsub132ph:vfnmsub132ph:vfmsub213ph:vfnmsub213ph:vfmsub231ph:vfnmsub231ph)Fused Multiply-Subtract of Packed FP16 Values[VFMSUB213PS](/x86/vfmsub132ps:vfmsub213ps:vfmsub231ps)Fused Multiply-Subtract of Packed SinglePrecision Floating-Point Values[VFMSUB213SD](/x86/vfmsub132sd:vfmsub213sd:vfmsub231sd)Fused Multiply-Subtract of Scalar DoublePrecision Floating-Point Values[VFMSUB213SH](/x86/vfmsub132sh:vfnmsub132sh:vfmsub213sh:vfnmsub213sh:vfmsub231sh:vfnmsub231sh)Fused Multiply-Subtract of Scalar FP16 Values[VFMSUB213SS](/x86/vfmsub132ss:vfmsub213ss:vfmsub231ss)Fused Multiply-Subtract of Scalar SinglePrecision Floating-Point Values[VFMSUB231PD](/x86/vfmsub132pd:vfmsub213pd:vfmsub231pd)Fused Multiply-Subtract of Packed DoublePrecision Floating-Point Values[VFMSUB231PH](/x86/vfmsub132ph:vfnmsub132ph:vfmsub213ph:vfnmsub213ph:vfmsub231ph:vfnmsub231ph)Fused Multiply-Subtract of Packed FP16 Values[VFMSUB231PS](/x86/vfmsub132ps:vfmsub213ps:vfmsub231ps)Fused Multiply-Subtract of Packed SinglePrecision Floating-Point Values[VFMSUB231SD](/x86/vfmsub132sd:vfmsub213sd:vfmsub231sd)Fused Multiply-Subtract of Scalar DoublePrecision Floating-Point Values[VFMSUB231SH](/x86/vfmsub132sh:vfnmsub132sh:vfmsub213sh:vfnmsub213sh:vfmsub231sh:vfnmsub231sh)Fused Multiply-Subtract of Scalar FP16 Values[VFMSUB231SS](/x86/vfmsub132ss:vfmsub213ss:vfmsub231ss)Fused Multiply-Subtract of Scalar SinglePrecision Floating-Point Values[VFMSUBADD132PD](/x86/vfmsubadd132pd:vfmsubadd213pd:vfmsubadd231pd)Fused Multiply-AlternatingSubtract/Add of Packed Double Precision Floating-Point Values[VFMSUBADD132PH](/x86/vfmsubadd132ph:vfmsubadd213ph:vfmsubadd231ph)Fused Multiply-AlternatingSubtract/Add of Packed FP16 Values[VFMSUBADD132PS](/x86/vfmsubadd132ps:vfmsubadd213ps:vfmsubadd231ps)Fused Multiply-AlternatingSubtract/Add of Packed Single Precision Floating-Point Values[VFMSUBADD213PD](/x86/vfmsubadd132pd:vfmsubadd213pd:vfmsubadd231pd)Fused Multiply-AlternatingSubtract/Add of Packed Double Precision Floating-Point Values[VFMSUBADD213PH](/x86/vfmsubadd132ph:vfmsubadd213ph:vfmsubadd231ph)Fused Multiply-AlternatingSubtract/Add of Packed FP16 Values[VFMSUBADD213PS](/x86/vfmsubadd132ps:vfmsubadd213ps:vfmsubadd231ps)Fused Multiply-AlternatingSubtract/Add of Packed Single Precision Floating-Point Values[VFMSUBADD231PD](/x86/vfmsubadd132pd:vfmsubadd213pd:vfmsubadd231pd)Fused Multiply-AlternatingSubtract/Add of Packed Double Precision Floating-Point Values[VFMSUBADD231PH](/x86/vfmsubadd132ph:vfmsubadd213ph:vfmsubadd231ph)Fused Multiply-AlternatingSubtract/Add of Packed FP16 Values[VFMSUBADD231PS](/x86/vfmsubadd132ps:vfmsubadd213ps:vfmsubadd231ps)Fused Multiply-AlternatingSubtract/Add of Packed Single Precision Floating-Point Values[VFMULCPH](/x86/vfcmulcph:vfmulcph)Complex Multiply FP16 Values[VFMULCSH](/x86/vfcmulcsh:vfmulcsh)Complex Multiply Scalar FP16 Values[VFNMADD132PD](/x86/vfnmadd132pd:vfnmadd213pd:vfnmadd231pd)Fused Negative Multiply-Add of PackedDouble Precision Floating-Point Values[VFNMADD132PH](/x86/vfmadd132ph:vfnmadd132ph:vfmadd213ph:vfnmadd213ph:vfmadd231ph:vfnmadd231ph)Fused Multiply-Add of Packed FP16 Values[VFNMADD132PS](/x86/vfnmadd132ps:vfnmadd213ps:vfnmadd231ps)Fused Negative Multiply-Add of PackedSingle Precision Floating-Point Values[VFNMADD132SD](/x86/vfnmadd132sd:vfnmadd213sd:vfnmadd231sd)Fused Negative Multiply-Add of ScalarDouble Precision Floating-Point Values[VFNMADD132SH](/x86/vfmadd132sh:vfnmadd132sh:vfmadd213sh:vfnmadd213sh:vfmadd231sh:vfnmadd231sh)Fused Multiply-Add of Scalar FP16 Values[VFNMADD132SS](/x86/vfnmadd132ss:vfnmadd213ss:vfnmadd231ss)Fused Negative Multiply-Add of ScalarSingle Precision Floating-Point Values[VFNMADD213PD](/x86/vfnmadd132pd:vfnmadd213pd:vfnmadd231pd)Fused Negative Multiply-Add of PackedDouble Precision Floating-Point Values[VFNMADD213PH](/x86/vfmadd132ph:vfnmadd132ph:vfmadd213ph:vfnmadd213ph:vfmadd231ph:vfnmadd231ph)Fused Multiply-Add of Packed FP16 Values[VFNMADD213PS](/x86/vfnmadd132ps:vfnmadd213ps:vfnmadd231ps)Fused Negative Multiply-Add of PackedSingle Precision Floating-Point Values[VFNMADD213SD](/x86/vfnmadd132sd:vfnmadd213sd:vfnmadd231sd)Fused Negative Multiply-Add of ScalarDouble Precision Floating-Point Values[VFNMADD213SH](/x86/vfmadd132sh:vfnmadd132sh:vfmadd213sh:vfnmadd213sh:vfmadd231sh:vfnmadd231sh)Fused Multiply-Add of Scalar FP16 Values[VFNMADD213SS](/x86/vfnmadd132ss:vfnmadd213ss:vfnmadd231ss)Fused Negative Multiply-Add of ScalarSingle Precision Floating-Point Values[VFNMADD231PD](/x86/vfnmadd132pd:vfnmadd213pd:vfnmadd231pd)Fused Negative Multiply-Add of PackedDouble Precision Floating-Point Values[VFNMADD231PH](/x86/vfmadd132ph:vfnmadd132ph:vfmadd213ph:vfnmadd213ph:vfmadd231ph:vfnmadd231ph)Fused Multiply-Add of Packed FP16 Values[VFNMADD231PS](/x86/vfnmadd132ps:vfnmadd213ps:vfnmadd231ps)Fused Negative Multiply-Add of PackedSingle Precision Floating-Point Values[VFNMADD231SD](/x86/vfnmadd132sd:vfnmadd213sd:vfnmadd231sd)Fused Negative Multiply-Add of ScalarDouble Precision Floating-Point Values[VFNMADD231SH](/x86/vfmadd132sh:vfnmadd132sh:vfmadd213sh:vfnmadd213sh:vfmadd231sh:vfnmadd231sh)Fused Multiply-Add of Scalar FP16 Values[VFNMADD231SS](/x86/vfnmadd132ss:vfnmadd213ss:vfnmadd231ss)Fused Negative Multiply-Add of ScalarSingle Precision Floating-Point Values[VFNMSUB132PD](/x86/vfnmsub132pd:vfnmsub213pd:vfnmsub231pd)Fused Negative Multiply-Subtract ofPacked Double Precision Floating-Point Values[VFNMSUB132PH](/x86/vfmsub132ph:vfnmsub132ph:vfmsub213ph:vfnmsub213ph:vfmsub231ph:vfnmsub231ph)Fused Multiply-Subtract of Packed FP16 Values[VFNMSUB132PS](/x86/vfnmsub132ps:vfnmsub213ps:vfnmsub231ps)Fused Negative Multiply-Subtract ofPacked Single Precision Floating-Point Values[VFNMSUB132SD](/x86/vfnmsub132sd:vfnmsub213sd:vfnmsub231sd)Fused Negative Multiply-Subtract ofScalar Double Precision Floating-Point Values[VFNMSUB132SH](/x86/vfmsub132sh:vfnmsub132sh:vfmsub213sh:vfnmsub213sh:vfmsub231sh:vfnmsub231sh)Fused Multiply-Subtract of Scalar FP16 Values[VFNMSUB132SS](/x86/vfnmsub132ss:vfnmsub213ss:vfnmsub231ss)Fused Negative Multiply-Subtract ofScalar Single Precision Floating-Point Values[VFNMSUB213PD](/x86/vfnmsub132pd:vfnmsub213pd:vfnmsub231pd)Fused Negative Multiply-Subtract ofPacked Double Precision Floating-Point Values[VFNMSUB213PH](/x86/vfmsub132ph:vfnmsub132ph:vfmsub213ph:vfnmsub213ph:vfmsub231ph:vfnmsub231ph)Fused Multiply-Subtract of Packed FP16 Values[VFNMSUB213PS](/x86/vfnmsub132ps:vfnmsub213ps:vfnmsub231ps)Fused Negative Multiply-Subtract ofPacked Single Precision Floating-Point Values[VFNMSUB213SD](/x86/vfnmsub132sd:vfnmsub213sd:vfnmsub231sd)Fused Negative Multiply-Subtract ofScalar Double Precision Floating-Point Values[VFNMSUB213SH](/x86/vfmsub132sh:vfnmsub132sh:vfmsub213sh:vfnmsub213sh:vfmsub231sh:vfnmsub231sh)Fused Multiply-Subtract of Scalar FP16 Values[VFNMSUB213SS](/x86/vfnmsub132ss:vfnmsub213ss:vfnmsub231ss)Fused Negative Multiply-Subtract ofScalar Single Precision Floating-Point Values[VFNMSUB231PD](/x86/vfnmsub132pd:vfnmsub213pd:vfnmsub231pd)Fused Negative Multiply-Subtract ofPacked Double Precision Floating-Point Values[VFNMSUB231PH](/x86/vfmsub132ph:vfnmsub132ph:vfmsub213ph:vfnmsub213ph:vfmsub231ph:vfnmsub231ph)Fused Multiply-Subtract of Packed FP16 Values[VFNMSUB231PS](/x86/vfnmsub132ps:vfnmsub213ps:vfnmsub231ps)Fused Negative Multiply-Subtract ofPacked Single Precision Floating-Point Values[VFNMSUB231SD](/x86/vfnmsub132sd:vfnmsub213sd:vfnmsub231sd)Fused Negative Multiply-Subtract ofScalar Double Precision Floating-Point Values[VFNMSUB231SH](/x86/vfmsub132sh:vfnmsub132sh:vfmsub213sh:vfnmsub213sh:vfmsub231sh:vfnmsub231sh)Fused Multiply-Subtract of Scalar FP16 Values[VFNMSUB231SS](/x86/vfnmsub132ss:vfnmsub213ss:vfnmsub231ss)Fused Negative Multiply-Subtract ofScalar Single Precision Floating-Point Values[VFPCLASSPD](/x86/vfpclasspd)Tests Types of Packed Float64 Values[VFPCLASSPH](/x86/vfpclassph)Test Types of Packed FP16 Values[VFPCLASSPS](/x86/vfpclassps)Tests Types of Packed Float32 Values[VFPCLASSSD](/x86/vfpclasssd)Tests Type of a Scalar Float64 Value[VFPCLASSSH](/x86/vfpclasssh)Test Types of Scalar FP16 Values[VFPCLASSSS](/x86/vfpclassss)Tests Type of a Scalar Float32 Value[VGATHERDPD](/x86/vgatherdpd:vgatherqpd)Gather Packed Double Precision Floating-Point Values UsingSigned Dword/Qword Indices[VGATHERDPD](/x86/vgatherdps:vgatherdpd) (1)Gather Packed Single, Packed Double with Signed Dword Indices[VGATHERDPS](/x86/vgatherdps:vgatherqps)Gather Packed Single Precision Floating-Point Values UsingSigned Dword/Qword Indices[VGATHERDPS](/x86/vgatherdps:vgatherdpd) (1)Gather Packed Single, Packed Double with Signed Dword Indices[VGATHERQPD](/x86/vgatherdpd:vgatherqpd)Gather Packed Double Precision Floating-Point Values UsingSigned Dword/Qword Indices[VGATHERQPD](/x86/vgatherqps:vgatherqpd) (1)Gather Packed Single, Packed Double with Signed Qword Indices[VGATHERQPS](/x86/vgatherdps:vgatherqps)Gather Packed Single Precision Floating-Point Values UsingSigned Dword/Qword Indices[VGATHERQPS](/x86/vgatherqps:vgatherqpd) (1)Gather Packed Single, Packed Double with Signed Qword Indices[VGETEXPPD](/x86/vgetexppd)Convert Exponents of Packed Double Precision Floating-Point Values to DoublePrecision Floating-Point Values[VGETEXPPH](/x86/vgetexpph)Convert Exponents of Packed FP16 Values to FP16 Values[VGETEXPPS](/x86/vgetexpps)Convert Exponents of Packed Single Precision Floating-Point Values to SinglePrecision Floating-Point Values[VGETEXPSD](/x86/vgetexpsd)Convert Exponents of Scalar Double Precision Floating-Point Value to DoublePrecision Floating-Point Value[VGETEXPSH](/x86/vgetexpsh)Convert Exponents of Scalar FP16 Values to FP16 Values[VGETEXPSS](/x86/vgetexpss)Convert Exponents of Scalar Single Precision Floating-Point Value to SinglePrecision Floating-Point Value[VGETMANTPD](/x86/vgetmantpd)Extract Float64 Vector of Normalized Mantissas From Float64 Vector[VGETMANTPH](/x86/vgetmantph)Extract FP16 Vector of Normalized Mantissas from FP16 Vector[VGETMANTPS](/x86/vgetmantps)Extract Float32 Vector of Normalized Mantissas From Float32 Vector[VGETMANTSD](/x86/vgetmantsd)Extract Float64 of Normalized Mantissa From Float64 Scalar[VGETMANTSH](/x86/vgetmantsh)Extract FP16 of Normalized Mantissa from FP16 Scalar[VGETMANTSS](/x86/vgetmantss)Extract Float32 Vector of Normalized Mantissa From Float32 Scalar[VINSERTF128](/x86/vinsertf128:vinsertf32x4:vinsertf64x2:vinsertf32x8:vinsertf64x4)Insert PackedFloating-Point Values[VINSERTF32x4](/x86/vinsertf128:vinsertf32x4:vinsertf64x2:vinsertf32x8:vinsertf64x4)Insert PackedFloating-Point Values[VINSERTF32x8](/x86/vinsertf128:vinsertf32x4:vinsertf64x2:vinsertf32x8:vinsertf64x4)Insert PackedFloating-Point Values[VINSERTF64x2](/x86/vinsertf128:vinsertf32x4:vinsertf64x2:vinsertf32x8:vinsertf64x4)Insert PackedFloating-Point Values[VINSERTF64x4](/x86/vinsertf128:vinsertf32x4:vinsertf64x2:vinsertf32x8:vinsertf64x4)Insert PackedFloating-Point Values[VINSERTI128](/x86/vinserti128:vinserti32x4:vinserti64x2:vinserti32x8:vinserti64x4)Insert PackedInteger Values[VINSERTI32x4](/x86/vinserti128:vinserti32x4:vinserti64x2:vinserti32x8:vinserti64x4)Insert PackedInteger Values[VINSERTI32x8](/x86/vinserti128:vinserti32x4:vinserti64x2:vinserti32x8:vinserti64x4)Insert PackedInteger Values[VINSERTI64x2](/x86/vinserti128:vinserti32x4:vinserti64x2:vinserti32x8:vinserti64x4)Insert PackedInteger Values[VINSERTI64x4](/x86/vinserti128:vinserti32x4:vinserti64x2:vinserti32x8:vinserti64x4)Insert PackedInteger Values[VMASKMOV](/x86/vmaskmov)Conditional SIMD Packed Loads and Stores[VMAXPH](/x86/vmaxph)Return Maximum of Packed FP16 Values[VMAXSH](/x86/vmaxsh)Return Maximum of Scalar FP16 Values[VMINPH](/x86/vminph)Return Minimum of Packed FP16 Values[VMINSH](/x86/vminsh)Return Minimum Scalar FP16 Value[VMOVDQA32](/x86/movdqa:vmovdqa32:vmovdqa64)Move Aligned Packed Integer Values[VMOVDQA64](/x86/movdqa:vmovdqa32:vmovdqa64)Move Aligned Packed Integer Values[VMOVDQU16](/x86/movdqu:vmovdqu8:vmovdqu16:vmovdqu32:vmovdqu64)Move Unaligned Packed Integer Values[VMOVDQU32](/x86/movdqu:vmovdqu8:vmovdqu16:vmovdqu32:vmovdqu64)Move Unaligned Packed Integer Values[VMOVDQU64](/x86/movdqu:vmovdqu8:vmovdqu16:vmovdqu32:vmovdqu64)Move Unaligned Packed Integer Values[VMOVDQU8](/x86/movdqu:vmovdqu8:vmovdqu16:vmovdqu32:vmovdqu64)Move Unaligned Packed Integer Values[VMOVSH](/x86/vmovsh)Move Scalar FP16 Value[VMOVW](/x86/vmovw)Move Word[VMULPH](/x86/vmulph)Multiply Packed FP16 Values[VMULSH](/x86/vmulsh)Multiply Scalar FP16 Values[VP2INTERSECTD](/x86/vp2intersectd:vp2intersectq)Compute Intersection Between DWORDS/QUADWORDS to aPair of Mask Registers[VP2INTERSECTQ](/x86/vp2intersectd:vp2intersectq)Compute Intersection Between DWORDS/QUADWORDS to aPair of Mask Registers[VPBLENDD](/x86/vpblendd)Blend Packed Dwords[VPBLENDMB](/x86/vpblendmb:vpblendmw)Blend Byte/Word Vectors Using an Opmask Control[VPBLENDMD](/x86/vpblendmd:vpblendmq)Blend Int32/Int64 Vectors Using an OpMask Control[VPBLENDMQ](/x86/vpblendmd:vpblendmq)Blend Int32/Int64 Vectors Using an OpMask Control[VPBLENDMW](/x86/vpblendmb:vpblendmw)Blend Byte/Word Vectors Using an Opmask Control[VPBROADCAST](/x86/vpbroadcast)Load Integer and Broadcast[VPBROADCASTB](/x86/vpbroadcastb:vpbroadcastw:vpbroadcastd:vpbroadcastq)Load With Broadcast Integer Data From General Purpose Register[VPBROADCASTD](/x86/vpbroadcastb:vpbroadcastw:vpbroadcastd:vpbroadcastq)Load With Broadcast Integer Data From General Purpose Register[VPBROADCASTM](/x86/vpbroadcastm)Broadcast Mask to Vector Register[VPBROADCASTQ](/x86/vpbroadcastb:vpbroadcastw:vpbroadcastd:vpbroadcastq)Load With Broadcast Integer Data From General Purpose Register[VPBROADCASTW](/x86/vpbroadcastb:vpbroadcastw:vpbroadcastd:vpbroadcastq)Load With Broadcast Integer Data From General Purpose Register[VPCMPB](/x86/vpcmpb:vpcmpub)Compare Packed Byte Values Into Mask[VPCMPD](/x86/vpcmpd:vpcmpud)Compare Packed Integer Values Into Mask[VPCMPQ](/x86/vpcmpq:vpcmpuq)Compare Packed Integer Values Into Mask[VPCMPUB](/x86/vpcmpb:vpcmpub)Compare Packed Byte Values Into Mask[VPCMPUD](/x86/vpcmpd:vpcmpud)Compare Packed Integer Values Into Mask[VPCMPUQ](/x86/vpcmpq:vpcmpuq)Compare Packed Integer Values Into Mask[VPCMPUW](/x86/vpcmpw:vpcmpuw)Compare Packed Word Values Into Mask[VPCMPW](/x86/vpcmpw:vpcmpuw)Compare Packed Word Values Into Mask[VPCOMPRESSB](/x86/vpcompressb:vcompressw)Store Sparse Packed Byte/Word Integer Values Into DenseMemory/Register[VPCOMPRESSD](/x86/vpcompressd)Store Sparse Packed Doubleword Integer Values Into Dense Memory/Register[VPCOMPRESSQ](/x86/vpcompressq)Store Sparse Packed Quadword Integer Values Into Dense Memory/Register[VPCONFLICTD](/x86/vpconflictd:vpconflictq)Detect Conflicts Within a Vector of Packed Dword/Qword Values Into DenseMemory/ Register[VPCONFLICTQ](/x86/vpconflictd:vpconflictq)Detect Conflicts Within a Vector of Packed Dword/Qword Values Into DenseMemory/ Register[VPDPBUSD](/x86/vpdpbusd)Multiply and Add Unsigned and Signed Bytes[VPDPBUSDS](/x86/vpdpbusds)Multiply and Add Unsigned and Signed Bytes With Saturation[VPDPWSSD](/x86/vpdpwssd)Multiply and Add Signed Word Integers[VPDPWSSDS](/x86/vpdpwssds)Multiply and Add Signed Word Integers With Saturation[VPERM2F128](/x86/vperm2f128)Permute Floating-Point Values[VPERM2I128](/x86/vperm2i128)Permute Integer Values[VPERMB](/x86/vpermb)Permute Packed Bytes Elements[VPERMD](/x86/vpermd:vpermw)Permute Packed Doubleword/Word Elements[VPERMI2B](/x86/vpermi2b)Full Permute of Bytes From Two Tables Overwriting the Index[VPERMI2D](/x86/vpermi2w:vpermi2d:vpermi2q:vpermi2ps:vpermi2pd)Full Permute From Two Tables Overwriting the Index[VPERMI2PD](/x86/vpermi2w:vpermi2d:vpermi2q:vpermi2ps:vpermi2pd)Full Permute From Two Tables Overwriting the Index[VPERMI2PS](/x86/vpermi2w:vpermi2d:vpermi2q:vpermi2ps:vpermi2pd)Full Permute From Two Tables Overwriting the Index[VPERMI2Q](/x86/vpermi2w:vpermi2d:vpermi2q:vpermi2ps:vpermi2pd)Full Permute From Two Tables Overwriting the Index[VPERMI2W](/x86/vpermi2w:vpermi2d:vpermi2q:vpermi2ps:vpermi2pd)Full Permute From Two Tables Overwriting the Index[VPERMILPD](/x86/vpermilpd)Permute In-Lane of Pairs of Double Precision Floating-Point Values[VPERMILPS](/x86/vpermilps)Permute In-Lane of Quadruples of Single Precision Floating-Point Values[VPERMPD](/x86/vpermpd)Permute Double Precision Floating-Point Elements[VPERMPS](/x86/vpermps)Permute Single Precision Floating-Point Elements[VPERMQ](/x86/vpermq)Qwords Element Permutation[VPERMT2B](/x86/vpermt2b)Full Permute of Bytes From Two Tables Overwriting a Table[VPERMT2D](/x86/vpermt2w:vpermt2d:vpermt2q:vpermt2ps:vpermt2pd)Full Permute From Two Tables Overwriting One Table[VPERMT2PD](/x86/vpermt2w:vpermt2d:vpermt2q:vpermt2ps:vpermt2pd)Full Permute From Two Tables Overwriting One Table[VPERMT2PS](/x86/vpermt2w:vpermt2d:vpermt2q:vpermt2ps:vpermt2pd)Full Permute From Two Tables Overwriting One Table[VPERMT2Q](/x86/vpermt2w:vpermt2d:vpermt2q:vpermt2ps:vpermt2pd)Full Permute From Two Tables Overwriting One Table[VPERMT2W](/x86/vpermt2w:vpermt2d:vpermt2q:vpermt2ps:vpermt2pd)Full Permute From Two Tables Overwriting One Table[VPERMW](/x86/vpermd:vpermw)Permute Packed Doubleword/Word Elements[VPEXPANDB](/x86/vpexpandb:vpexpandw)Expand Byte/Word Values[VPEXPANDD](/x86/vpexpandd)Load Sparse Packed Doubleword Integer Values From Dense Memory/Register[VPEXPANDQ](/x86/vpexpandq)Load Sparse Packed Quadword Integer Values From Dense Memory/Register[VPEXPANDW](/x86/vpexpandb:vpexpandw)Expand Byte/Word Values[VPGATHERDD](/x86/vpgatherdd:vpgatherqd)Gather Packed Dword Values Using Signed Dword/Qword Indices[VPGATHERDD](/x86/vpgatherdd:vpgatherdq) (1)Gather Packed Dword, Packed Qword With Signed Dword Indices[VPGATHERDQ](/x86/vpgatherdd:vpgatherdq)Gather Packed Dword, Packed Qword With Signed Dword Indices[VPGATHERDQ](/x86/vpgatherdq:vpgatherqq) (1)Gather Packed Qword Values Using Signed Dword/Qword Indices[VPGATHERQD](/x86/vpgatherdd:vpgatherqd)Gather Packed Dword Values Using Signed Dword/Qword Indices[VPGATHERQD](/x86/vpgatherqd:vpgatherqq) (1)Gather Packed Dword, Packed Qword with Signed Qword Indices[VPGATHERQQ](/x86/vpgatherdq:vpgatherqq)Gather Packed Qword Values Using Signed Dword/Qword Indices[VPGATHERQQ](/x86/vpgatherqd:vpgatherqq) (1)Gather Packed Dword, Packed Qword with Signed Qword Indices[VPLZCNTD](/x86/vplzcntd:vplzcntq)Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values[VPLZCNTQ](/x86/vplzcntd:vplzcntq)Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values[VPMADD52HUQ](/x86/vpmadd52huq)Packed Multiply of Unsigned 52-Bit Unsigned Integers and Add High 52-BitProducts to 64-Bit Accumulators[VPMADD52LUQ](/x86/vpmadd52luq)Packed Multiply of Unsigned 52-Bit Integers and Add the Low 52-Bit Productsto Qword Accumulators[VPMASKMOV](/x86/vpmaskmov)Conditional SIMD Integer Packed Loads and Stores[VPMOVB2M](/x86/vpmovb2m:vpmovw2m:vpmovd2m:vpmovq2m)Convert a Vector Register to a Mask[VPMOVD2M](/x86/vpmovb2m:vpmovw2m:vpmovd2m:vpmovq2m)Convert a Vector Register to a Mask[VPMOVDB](/x86/vpmovdb:vpmovsdb:vpmovusdb)Down Convert DWord to Byte[VPMOVDW](/x86/vpmovdw:vpmovsdw:vpmovusdw)Down Convert DWord to Word[VPMOVM2B](/x86/vpmovm2b:vpmovm2w:vpmovm2d:vpmovm2q)Convert a Mask Register to a VectorRegister[VPMOVM2D](/x86/vpmovm2b:vpmovm2w:vpmovm2d:vpmovm2q)Convert a Mask Register to a VectorRegister[VPMOVM2Q](/x86/vpmovm2b:vpmovm2w:vpmovm2d:vpmovm2q)Convert a Mask Register to a VectorRegister[VPMOVM2W](/x86/vpmovm2b:vpmovm2w:vpmovm2d:vpmovm2q)Convert a Mask Register to a VectorRegister[VPMOVQ2M](/x86/vpmovb2m:vpmovw2m:vpmovd2m:vpmovq2m)Convert a Vector Register to a Mask[VPMOVQB](/x86/vpmovqb:vpmovsqb:vpmovusqb)Down Convert QWord to Byte[VPMOVQD](/x86/vpmovqd:vpmovsqd:vpmovusqd)Down Convert QWord to DWord[VPMOVQW](/x86/vpmovqw:vpmovsqw:vpmovusqw)Down Convert QWord to Word[VPMOVSDB](/x86/vpmovdb:vpmovsdb:vpmovusdb)Down Convert DWord to Byte[VPMOVSDW](/x86/vpmovdw:vpmovsdw:vpmovusdw)Down Convert DWord to Word[VPMOVSQB](/x86/vpmovqb:vpmovsqb:vpmovusqb)Down Convert QWord to Byte[VPMOVSQD](/x86/vpmovqd:vpmovsqd:vpmovusqd)Down Convert QWord to DWord[VPMOVSQW](/x86/vpmovqw:vpmovsqw:vpmovusqw)Down Convert QWord to Word[VPMOVSWB](/x86/vpmovwb:vpmovswb:vpmovuswb)Down Convert Word to Byte[VPMOVUSDB](/x86/vpmovdb:vpmovsdb:vpmovusdb)Down Convert DWord to Byte[VPMOVUSDW](/x86/vpmovdw:vpmovsdw:vpmovusdw)Down Convert DWord to Word[VPMOVUSQB](/x86/vpmovqb:vpmovsqb:vpmovusqb)Down Convert QWord to Byte[VPMOVUSQD](/x86/vpmovqd:vpmovsqd:vpmovusqd)Down Convert QWord to DWord[VPMOVUSQW](/x86/vpmovqw:vpmovsqw:vpmovusqw)Down Convert QWord to Word[VPMOVUSWB](/x86/vpmovwb:vpmovswb:vpmovuswb)Down Convert Word to Byte[VPMOVW2M](/x86/vpmovb2m:vpmovw2m:vpmovd2m:vpmovq2m)Convert a Vector Register to a Mask[VPMOVWB](/x86/vpmovwb:vpmovswb:vpmovuswb)Down Convert Word to Byte[VPMULTISHIFTQB](/x86/vpmultishiftqb)Select Packed Unaligned Bytes From Quadword Sources[VPOPCNT](/x86/vpopcnt)Return the Count of Number of Bits Set to 1 in BYTE/WORD/DWORD/QWORD[VPROLD](/x86/vprold:vprolvd:vprolq:vprolvq)Bit Rotate Left[VPROLQ](/x86/vprold:vprolvd:vprolq:vprolvq)Bit Rotate Left[VPROLVD](/x86/vprold:vprolvd:vprolq:vprolvq)Bit Rotate Left[VPROLVQ](/x86/vprold:vprolvd:vprolq:vprolvq)Bit Rotate Left[VPRORD](/x86/vprord:vprorvd:vprorq:vprorvq)Bit Rotate Right[VPRORQ](/x86/vprord:vprorvd:vprorq:vprorvq)Bit Rotate Right[VPRORVD](/x86/vprord:vprorvd:vprorq:vprorvq)Bit Rotate Right[VPRORVQ](/x86/vprord:vprorvd:vprorq:vprorvq)Bit Rotate Right[VPSCATTERDD](/x86/vpscatterdd:vpscatterdq:vpscatterqd:vpscatterqq)Scatter Packed Dword, PackedQword with Signed Dword, Signed Qword Indices[VPSCATTERDQ](/x86/vpscatterdd:vpscatterdq:vpscatterqd:vpscatterqq)Scatter Packed Dword, PackedQword with Signed Dword, Signed Qword Indices[VPSCATTERQD](/x86/vpscatterdd:vpscatterdq:vpscatterqd:vpscatterqq)Scatter Packed Dword, PackedQword with Signed Dword, Signed Qword Indices[VPSCATTERQQ](/x86/vpscatterdd:vpscatterdq:vpscatterqd:vpscatterqq)Scatter Packed Dword, PackedQword with Signed Dword, Signed Qword Indices[VPSHLD](/x86/vpshld)Concatenate and Shift Packed Data Left Logical[VPSHLDV](/x86/vpshldv)Concatenate and Variable Shift Packed Data Left Logical[VPSHRD](/x86/vpshrd)Concatenate and Shift Packed Data Right Logical[VPSHRDV](/x86/vpshrdv)Concatenate and Variable Shift Packed Data Right Logical[VPSHUFBITQMB](/x86/vpshufbitqmb)Shuffle Bits From Quadword Elements Using Byte Indexes Into Mask[VPSLLVD](/x86/vpsllvw:vpsllvd:vpsllvq)Variable Bit Shift Left Logical[VPSLLVQ](/x86/vpsllvw:vpsllvd:vpsllvq)Variable Bit Shift Left Logical[VPSLLVW](/x86/vpsllvw:vpsllvd:vpsllvq)Variable Bit Shift Left Logical[VPSRAVD](/x86/vpsravw:vpsravd:vpsravq)Variable Bit Shift Right Arithmetic[VPSRAVQ](/x86/vpsravw:vpsravd:vpsravq)Variable Bit Shift Right Arithmetic[VPSRAVW](/x86/vpsravw:vpsravd:vpsravq)Variable Bit Shift Right Arithmetic[VPSRLVD](/x86/vpsrlvw:vpsrlvd:vpsrlvq)Variable Bit Shift Right Logical[VPSRLVQ](/x86/vpsrlvw:vpsrlvd:vpsrlvq)Variable Bit Shift Right Logical[VPSRLVW](/x86/vpsrlvw:vpsrlvd:vpsrlvq)Variable Bit Shift Right Logical[VPTERNLOGD](/x86/vpternlogd:vpternlogq)Bitwise Ternary Logic[VPTERNLOGQ](/x86/vpternlogd:vpternlogq)Bitwise Ternary Logic[VPTESTMB](/x86/vptestmb:vptestmw:vptestmd:vptestmq)Logical AND and Set Mask[VPTESTMD](/x86/vptestmb:vptestmw:vptestmd:vptestmq)Logical AND and Set Mask[VPTESTMQ](/x86/vptestmb:vptestmw:vptestmd:vptestmq)Logical AND and Set Mask[VPTESTMW](/x86/vptestmb:vptestmw:vptestmd:vptestmq)Logical AND and Set Mask[VPTESTNMB](/x86/vptestnmb:vptestnmw:vptestnmd:vptestnmq)Logical NAND and Set[VPTESTNMD](/x86/vptestnmb:vptestnmw:vptestnmd:vptestnmq)Logical NAND and Set[VPTESTNMQ](/x86/vptestnmb:vptestnmw:vptestnmd:vptestnmq)Logical NAND and Set[VPTESTNMW](/x86/vptestnmb:vptestnmw:vptestnmd:vptestnmq)Logical NAND and Set[VRANGEPD](/x86/vrangepd)Range Restriction Calculation for Packed Pairs of Float64 Values[VRANGEPS](/x86/vrangeps)Range Restriction Calculation for Packed Pairs of Float32 Values[VRANGESD](/x86/vrangesd)Range Restriction Calculation From a Pair of Scalar Float64 Values[VRANGESS](/x86/vrangess)Range Restriction Calculation From a Pair of Scalar Float32 Values[VRCP14PD](/x86/vrcp14pd)Compute Approximate Reciprocals of Packed Float64 Values[VRCP14PS](/x86/vrcp14ps)Compute Approximate Reciprocals of Packed Float32 Values[VRCP14SD](/x86/vrcp14sd)Compute Approximate Reciprocal of Scalar Float64 Value[VRCP14SS](/x86/vrcp14ss)Compute Approximate Reciprocal of Scalar Float32 Value[VRCPPH](/x86/vrcpph)Compute Reciprocals of Packed FP16 Values[VRCPSH](/x86/vrcpsh)Compute Reciprocal of Scalar FP16 Value[VREDUCEPD](/x86/vreducepd)Perform Reduction Transformation on Packed Float64 Values[VREDUCEPH](/x86/vreduceph)Perform Reduction Transformation on Packed FP16 Values[VREDUCEPS](/x86/vreduceps)Perform Reduction Transformation on Packed Float32 Values[VREDUCESD](/x86/vreducesd)Perform a Reduction Transformation on a Scalar Float64 Value[VREDUCESH](/x86/vreducesh)Perform Reduction Transformation on Scalar FP16 Value[VREDUCESS](/x86/vreducess)Perform a Reduction Transformation on a Scalar Float32 Value[VRNDSCALEPD](/x86/vrndscalepd)Round Packed Float64 Values to Include a Given Number of Fraction Bits[VRNDSCALEPH](/x86/vrndscaleph)Round Packed FP16 Values to Include a Given Number of Fraction Bits[VRNDSCALEPS](/x86/vrndscaleps)Round Packed Float32 Values to Include a Given Number of Fraction Bits[VRNDSCALESD](/x86/vrndscalesd)Round Scalar Float64 Value to Include a Given Number of Fraction Bits[VRNDSCALESH](/x86/vrndscalesh)Round Scalar FP16 Value to Include a Given Number of Fraction Bits[VRNDSCALESS](/x86/vrndscaless)Round Scalar Float32 Value to Include a Given Number of Fraction Bits[VRSQRT14PD](/x86/vrsqrt14pd)Compute Approximate Reciprocals of Square Roots of Packed Float64 Values[VRSQRT14PS](/x86/vrsqrt14ps)Compute Approximate Reciprocals of Square Roots of Packed Float32 Values[VRSQRT14SD](/x86/vrsqrt14sd)Compute Approximate Reciprocal of Square Root of Scalar Float64 Value[VRSQRT14SS](/x86/vrsqrt14ss)Compute Approximate Reciprocal of Square Root of Scalar Float32 Value[VRSQRTPH](/x86/vrsqrtph)Compute Reciprocals of Square Roots of Packed FP16 Values[VRSQRTSH](/x86/vrsqrtsh)Compute Approximate Reciprocal of Square Root of Scalar FP16 Value[VSCALEFPD](/x86/vscalefpd)Scale Packed Float64 Values With Float64 Values[VSCALEFPH](/x86/vscalefph)Scale Packed FP16 Values with FP16 Values[VSCALEFPS](/x86/vscalefps)Scale Packed Float32 Values With Float32 Values[VSCALEFSD](/x86/vscalefsd)Scale Scalar Float64 Values With Float64 Values[VSCALEFSH](/x86/vscalefsh)Scale Scalar FP16 Values with FP16 Values[VSCALEFSS](/x86/vscalefss)Scale Scalar Float32 Value With Float32 Value[VSCATTERDPD](/x86/vscatterdps:vscatterdpd:vscatterqps:vscatterqpd)Scatter Packed Single, PackedDouble with Signed Dword and Qword Indices[VSCATTERDPS](/x86/vscatterdps:vscatterdpd:vscatterqps:vscatterqpd)Scatter Packed Single, PackedDouble with Signed Dword and Qword Indices[VSCATTERQPD](/x86/vscatterdps:vscatterdpd:vscatterqps:vscatterqpd)Scatter Packed Single, PackedDouble with Signed Dword and Qword Indices[VSCATTERQPS](/x86/vscatterdps:vscatterdpd:vscatterqps:vscatterqpd)Scatter Packed Single, PackedDouble with Signed Dword and Qword Indices[VSHUFF32x4](/x86/vshuff32x4:vshuff64x2:vshufi32x4:vshufi64x2)Shuffle Packed Values at 128-BitGranularity[VSHUFF64x2](/x86/vshuff32x4:vshuff64x2:vshufi32x4:vshufi64x2)Shuffle Packed Values at 128-BitGranularity[VSHUFI32x4](/x86/vshuff32x4:vshuff64x2:vshufi32x4:vshufi64x2)Shuffle Packed Values at 128-BitGranularity[VSHUFI64x2](/x86/vshuff32x4:vshuff64x2:vshufi32x4:vshufi64x2)Shuffle Packed Values at 128-BitGranularity[VSQRTPH](/x86/vsqrtph)Compute Square Root of Packed FP16 Values[VSQRTSH](/x86/vsqrtsh)Compute Square Root of Scalar FP16 Value[VSUBPH](/x86/vsubph)Subtract Packed FP16 Values[VSUBSH](/x86/vsubsh)Subtract Scalar FP16 Value[VTESTPD](/x86/vtestpd:vtestps)Packed Bit Test[VTESTPS](/x86/vtestpd:vtestps)Packed Bit Test[VUCOMISH](/x86/vucomish)Unordered Compare Scalar FP16 Values and Set EFLAGS[VZEROALL](/x86/vzeroall)Zero XMM, YMM, and ZMM Registers[VZEROUPPER](/x86/vzeroupper)Zero Upper Bits of YMM and ZMM Registers[WAIT](/x86/wait:fwait)Wait[WBINVD](/x86/wbinvd)Write Back and Invalidate Cache[WBNOINVD](/x86/wbnoinvd)Write Back and Do Not Invalidate Cache[WRFSBASE](/x86/wrfsbase:wrgsbase)Write FS/GS Segment Base[WRGSBASE](/x86/wrfsbase:wrgsbase)Write FS/GS Segment Base[WRMSR](/x86/wrmsr)Write to Model Specific Register[WRPKRU](/x86/wrpkru)Write Data to User Page Key Register[WRSSD](/x86/wrssd:wrssq)Write to Shadow Stack[WRSSQ](/x86/wrssd:wrssq)Write to Shadow Stack[WRUSSD](/x86/wrussd:wrussq)Write to User Shadow Stack[WRUSSQ](/x86/wrussd:wrussq)Write to User Shadow Stack[XABORT](/x86/xabort)Transactional Abort[XACQUIRE](/x86/xacquire:xrelease)Hardware Lock Elision Prefix Hints[XADD](/x86/xadd)Exchange and Add[XBEGIN](/x86/xbegin)Transactional Begin[XCHG](/x86/xchg)Exchange Register/Memory With Register[XEND](/x86/xend)Transactional End[XGETBV](/x86/xgetbv)Get Value of Extended Control Register[XLAT](/x86/xlat:xlatb)Table Look-up Translation[XLATB](/x86/xlat:xlatb)Table Look-up Translation[XOR](/x86/xor)Logical Exclusive OR[XORPD](/x86/xorpd)Bitwise Logical XOR of Packed Double Precision Floating-Point Values[XORPS](/x86/xorps)Bitwise Logical XOR of Packed Single Precision Floating-Point Values[XRELEASE](/x86/xacquire:xrelease)Hardware Lock Elision Prefix Hints[XRESLDTRK](/x86/xresldtrk)Resume Tracking Load Addresses[XRSTOR](/x86/xrstor)Restore Processor Extended States[XRSTORS](/x86/xrstors)Restore Processor Extended States Supervisor[XSAVE](/x86/xsave)Save Processor Extended States[XSAVEC](/x86/xsavec)Save Processor Extended States With Compaction[XSAVEOPT](/x86/xsaveopt)Save Processor Extended States Optimized[XSAVES](/x86/xsaves)Save Processor Extended States Supervisor[XSETBV](/x86/xsetbv)Set Extended Control Register[XSUSLDTRK](/x86/xsusldtrk)Suspend Tracking Load Addresses[XTEST](/x86/xtest)Test if in Transactional Execution\n\n## SGX Instructions\n\nMnemonicSummary[ENCLS](/x86/encls)Execute an Enclave System Function of Specified Leaf Number[ENCLS[EADD]](/x86/eadd)Add a Page to an Uninitialized Enclave[ENCLS[EAUG]](/x86/eaug)Add a Page to an Initialized Enclave[ENCLS[EBLOCK]](/x86/eblock)Mark a page in EPC as Blocked[ENCLS[ECREATE]](/x86/ecreate)Create an SECS page in the Enclave Page Cache[ENCLS[EDBGRD]](/x86/edbgrd)Read From a Debug Enclave[ENCLS[EDBGWR]](/x86/edbgwr)Write to a Debug Enclave[ENCLS[EEXTEND]](/x86/eextend)Extend Uninitialized Enclave Measurement by 256 Bytes[ENCLS[EINIT]](/x86/einit)Initialize an Enclave for Execution[ENCLS[ELDBC]](/x86/eldb:eldu:eldbc:elduc)Load an EPC Page and Mark its State[ENCLS[ELDB]](/x86/eldb:eldu:eldbc:elduc)Load an EPC Page and Mark its State[ENCLS[ELDUC]](/x86/eldb:eldu:eldbc:elduc)Load an EPC Page and Mark its State[ENCLS[ELDU]](/x86/eldb:eldu:eldbc:elduc)Load an EPC Page and Mark its State[ENCLS[EMODPR]](/x86/emodpr)Restrict the Permissions of an EPC Page[ENCLS[EMODT]](/x86/emodt)Change the Type of an EPC Page[ENCLS[EPA]](/x86/epa)Add Version Array[ENCLS[ERDINFO]](/x86/erdinfo)Read Type and Status Information About an EPC Page[ENCLS[EREMOVE]](/x86/eremove)Remove a page from the EPC[ENCLS[ETRACKC]](/x86/etrackc)Activates EBLOCK Checks[ENCLS[ETRACK]](/x86/etrack)Activates EBLOCK Checks[ENCLS[EWB]](/x86/ewb)Invalidate an EPC Page and Write out to Main Memory[ENCLU](/x86/enclu)Execute an Enclave User Function of Specified Leaf Number[ENCLU[EACCEPTCOPY]](/x86/eacceptcopy)Initialize a Pending Page[ENCLU[EACCEPT]](/x86/eaccept)Accept Changes to an EPC Page[ENCLU[EDECCSSA]](/x86/edeccssa)Decrements TCS.CSSA[ENCLU[EENTER]](/x86/eenter)Enters an Enclave[ENCLU[EEXIT]](/x86/eexit)Exits an Enclave[ENCLU[EGETKEY]](/x86/egetkey)Retrieves a Cryptographic Key[ENCLU[EMODPE]](/x86/emodpe)Extend an EPC Page Permissions[ENCLU[EREPORT]](/x86/ereport)Create a Cryptographic Report of the Enclave[ENCLU[ERESUME]](/x86/eresume)Re-Enters an Enclave[ENCLV](/x86/enclv)Execute an Enclave VMM Function of Specified Leaf Number[ENCLV[EDECVIRTCHILD]](/x86/edecvirtchild)Decrement VIRTCHILDCNT in SECS[ENCLV[EINCVIRTCHILD]](/x86/eincvirtchild)Increment VIRTCHILDCNT in SECS[ENCLV[ESETCONTEXT]](/x86/esetcontext)Set the ENCLAVECONTEXT Field in SECS\n\n## SMX Instructions\n\nMnemonicSummary[GETSEC[CAPABILITIES]](/x86/capabilities)Report the SMX Capabilities[GETSEC[ENTERACCS]](/x86/enteraccs)Execute Authenticated Chipset Code[GETSEC[EXITAC]](/x86/exitac)Exit Authenticated Code Execution Mode[GETSEC[PARAMETERS]](/x86/parameters)Report the SMX Parameters[GETSEC[SENTER]](/x86/senter)Enter a Measured Environment[GETSEC[SEXIT]](/x86/sexit)Exit Measured Environment[GETSEC[SMCTRL]](/x86/smctrl)SMX Mode Control[GETSEC[WAKEUP]](/x86/wakeup)Wake Up Sleeping Processors in Measured Environment\n\n## VMX Instructions\n\nMnemonicSummary[INVEPT](/x86/invept)Invalidate Translations Derived from EPT[INVVPID](/x86/invvpid)Invalidate Translations Based on VPID[VMCALL](/x86/vmcall)Call to VM Monitor[VMCLEAR](/x86/vmclear)Clear Virtual-Machine Control Structure[VMFUNC](/x86/vmfunc)Invoke VM function[VMLAUNCH](/x86/vmlaunch:vmresume)Launch/Resume Virtual Machine[VMPTRLD](/x86/vmptrld)Load Pointer to Virtual-Machine Control Structure[VMPTRST](/x86/vmptrst)Store Pointer to Virtual-Machine Control Structure[VMREAD](/x86/vmread)Read Field from Virtual-Machine Control Structure[VMRESUME](/x86/vmlaunch:vmresume)Launch/Resume Virtual Machine[VMRESUME](/x86/vmresume) (1)Resume Virtual Machine[VMWRITE](/x86/vmwrite)Write Field to Virtual-Machine Control Structure[VMXOFF](/x86/vmxoff)Leave VMX Operation[VMXON](/x86/vmxon)Enter VMX Operation\n\n## Xeon Phi\u2122 Instructions\n\nMnemonicSummary[PREFETCHWT1](/x86/prefetchwt1)Prefetch Vector Data Into Caches With Intent to Write and T1 Hint[V4FMADDPS](/x86/v4fmaddps:v4fnmaddps)Packed Single Precision Floating-Point Fused Multiply-Add(4-Iterations)[V4FMADDSS](/x86/v4fmaddss:v4fnmaddss)Scalar Single Precision Floating-Point Fused Multiply-Add(4-Iterations)[V4FNMADDPS](/x86/v4fmaddps:v4fnmaddps)Packed Single Precision Floating-Point Fused Multiply-Add(4-Iterations)[V4FNMADDSS](/x86/v4fmaddss:v4fnmaddss)Scalar Single Precision Floating-Point Fused Multiply-Add(4-Iterations)[VEXP2PD](/x86/vexp2pd)Approximation to the Exponential 2^x of Packed Double Precision Floating-PointValues With Less Than 2^-23 Relative Error[VEXP2PS](/x86/vexp2ps)Approximation to the Exponential 2^x of Packed Single Precision Floating-PointValues With Less Than 2^-23 Relative Error[VGATHERPF0DPD](/x86/vgatherpf0dps:vgatherpf0qps:vgatherpf0dpd:vgatherpf0qpd)Sparse PrefetchPacked SP/DP Data Values With Signed Dword, Signed Qword Indices Using T0 Hint[VGATHERPF0DPS](/x86/vgatherpf0dps:vgatherpf0qps:vgatherpf0dpd:vgatherpf0qpd)Sparse PrefetchPacked SP/DP Data Values With Signed Dword, Signed Qword Indices Using T0 Hint[VGATHERPF0QPD](/x86/vgatherpf0dps:vgatherpf0qps:vgatherpf0dpd:vgatherpf0qpd)Sparse PrefetchPacked SP/DP Data Values With Signed Dword, Signed Qword Indices Using T0 Hint[VGATHERPF0QPS](/x86/vgatherpf0dps:vgatherpf0qps:vgatherpf0dpd:vgatherpf0qpd)Sparse PrefetchPacked SP/DP Data Values With Signed Dword, Signed Qword Indices Using T0 Hint[VGATHERPF1DPD](/x86/vgatherpf1dps:vgatherpf1qps:vgatherpf1dpd:vgatherpf1qpd)Sparse PrefetchPacked SP/DP Data Values With Signed Dword, Signed Qword Indices Using T1 Hint[VGATHERPF1DPS](/x86/vgatherpf1dps:vgatherpf1qps:vgatherpf1dpd:vgatherpf1qpd)Sparse PrefetchPacked SP/DP Data Values With Signed Dword, Signed Qword Indices Using T1 Hint[VGATHERPF1QPD](/x86/vgatherpf1dps:vgatherpf1qps:vgatherpf1dpd:vgatherpf1qpd)Sparse PrefetchPacked SP/DP Data Values With Signed Dword, Signed Qword Indices Using T1 Hint[VGATHERPF1QPS](/x86/vgatherpf1dps:vgatherpf1qps:vgatherpf1dpd:vgatherpf1qpd)Sparse PrefetchPacked SP/DP Data Values With Signed Dword, Signed Qword Indices Using T1 Hint[VP4DPWSSD](/x86/vp4dpwssd)Dot Product of Signed Words With Dword Accumulation (4-Iterations)[VP4DPWSSDS](/x86/vp4dpwssds)Dot Product of Signed Words With Dword Accumulation and Saturation(4-Iterations)[VRCP28PD](/x86/vrcp28pd)Approximation to the Reciprocal of Packed Double Precision Floating-Point ValuesWith Less Than 2^-28 Relative Error[VRCP28PS](/x86/vrcp28ps)Approximation to the Reciprocal of Packed Single Precision Floating-Point ValuesWith Less Than 2^-28 Relative Error[VRCP28SD](/x86/vrcp28sd)Approximation to the Reciprocal of Scalar Double Precision Floating-Point ValueWith Less Than 2^-28 Relative Error[VRCP28SS](/x86/vrcp28ss)Approximation to the Reciprocal of Scalar Single Precision Floating-Point ValueWith Less Than 2^-28 Relative Error[VRSQRT28PD](/x86/vrsqrt28pd)Approximation to the Reciprocal Square Root of Packed Double PrecisionFloating-Point Values With Less Than 2^-28 Relative Error[VRSQRT28PS](/x86/vrsqrt28ps)Approximation to the Reciprocal Square Root of Packed Single PrecisionFloating-Point Values With Less Than 2^-28 Relative Error[VRSQRT28SD](/x86/vrsqrt28sd)Approximation to the Reciprocal Square Root of Scalar Double PrecisionFloating-Point Value With Less Than 2^-28 Relative Error[VRSQRT28SS](/x86/vrsqrt28ss)Approximation to the Reciprocal Square Root of Scalar Single Precision Floating-Point Value With Less Than 2^-28 Relative Error[VSCATTERPF0DPD](/x86/vscatterpf0dps:vscatterpf0qps:vscatterpf0dpd:vscatterpf0qpd)Sparse PrefetchPacked SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint With Intentto Write[VSCATTERPF0DPS](/x86/vscatterpf0dps:vscatterpf0qps:vscatterpf0dpd:vscatterpf0qpd)Sparse PrefetchPacked SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint With Intentto Write[VSCATTERPF0QPD](/x86/vscatterpf0dps:vscatterpf0qps:vscatterpf0dpd:vscatterpf0qpd)Sparse PrefetchPacked SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint With Intentto Write[VSCATTERPF0QPS](/x86/vscatterpf0dps:vscatterpf0qps:vscatterpf0dpd:vscatterpf0qpd)Sparse PrefetchPacked SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint With Intentto Write[VSCATTERPF1DPD](/x86/vscatterpf1dps:vscatterpf1qps:vscatterpf1dpd:vscatterpf1qpd)Sparse PrefetchPacked SP/DP Data Values With Signed Dword, Signed Qword Indices Using T1 Hint With Intentto Write[VSCATTERPF1DPS](/x86/vscatterpf1dps:vscatterpf1qps:vscatterpf1dpd:vscatterpf1qpd)Sparse PrefetchPacked SP/DP Data Values With Signed Dword, Signed Qword Indices Using T1 Hint With Intentto Write[VSCATTERPF1QPD](/x86/vscatterpf1dps:vscatterpf1qps:vscatterpf1dpd:vscatterpf1qpd)Sparse PrefetchPacked SP/DP Data Values With Signed Dword, Signed Qword Indices Using T1 Hint With Intentto Write[VSCATTERPF1QPS](/x86/vscatterpf1dps:vscatterpf1qps:vscatterpf1dpd:vscatterpf1qpd)Sparse PrefetchPacked SP/DP Data Values With Signed Dword, Signed Qword Indices Using T1 Hint With Intentto Write\n\n This UNOFFICIAL, mechanically-separated, non-verified reference is provided for convenience, but it may be incomplete or broken in various obvious or non-obvious ways. Refer to [Intel\u00ae 64 and IA-32 Architectures Software Developer\u2019s Manual](https://software.intel.com/en-us/download/intel-64-and-ia-32-architectures-sdm-combined-volumes-1-2a-2b-2c-2d-3a-3b-3c-3d-and-4) for anything serious.\n"}, {"path": "riscv.md", "category": "spec", "name": "riscv", "content": "Ratified Specifications - RISC-V International[Skip to main content](#ajax-content-wrap)\n\nThank You For Attending [RISC-V Summit North America](https://events.linuxfoundation.org/riscv-summit/)! | Missed the event? [Watch Now.](https://youtube.com/playlist?list=PL85jopFZCnbNUnI0l_jg5C8UKNiuAwdVq&si=ybb3ROsFOWhd2Kfy)\n\nSearch[Close Search](#)https://riscv.org[search](#searchbox)[Menu](#slide-out-widget-area)\n\n- [Blog](https://riscv.org/blog/)\n\n  - [Blog Home](https://riscv.org/blog/)\n  - [News](https://riscv.org/blog/category/news/)\n  - [Viewpoints](https://riscv.org/blog/category/viewpoints/)\n  - [Featured Work](https://riscv.org/blog/category/featured-work/)\n  - [In the Media](https://riscv.org/blog/category/in-the-media/)\n\n- [About](#)\n\n  - [About RISC-V International](https://riscv.org/about/)\n  - [Staff](https://riscv.org/about/staff/)\n  - [Board of Directors](https://riscv.org/about/board/)\n  - [Technical Steering Committee](https://riscv.org/about/technical-steering-committee/)\n  - [FAQ](https://riscv.org/about/faq/)\n  - [Contact Us](https://riscv.org/about/contact/)\n\n- [Specifications](#)\n\n  - [Ratified](https://riscv.org/specifications/ratified/)\n  - [Specs Under Development](https://riscv.org/specifications/development/)\n  - [Contribute](https://riscv.org/specifications/contribute/)\n\n- [Developers](#)\n\n  - [Get Started](https://riscv.org/developers/)\n  - [Development Partners](https://riscv.org/developers/partners/)\n  - [Developer Boards](https://riscv.org/developers/boards/)\n  - [Ecosystem Labs](https://riscv.org/developers/labs/)\n  - [Technical Meeting Calendar](https://tech.riscv.org/calendar/)\n  - [Technical Resources](https://lf-riscv.atlassian.net/wiki/spaces/HOME/overview?mode=global)\n  - [Ambassadors & Advocates](https://riscv.org/developers/ambassadors-advocates/)\n  - [Technical Committees & Groups](https://riscv.org/developers/technical-committees/)\n\n- [Industries](#)\n\n  - [ApplicationsApplications](#)\n\n    - [Automotive](https://riscv.org/industries/automotive/)\n    - [Data Center](https://riscv.org/industries/data-center/)\n    - [High Performance Computing (HPC)](https://riscv.org/industries/risc-v-hpc/)\n    - [IoT/Embedded](https://riscv.org/iot-embedded/)\n    - [Space and Aerospace](https://riscv.org/risc-v-space-and-aerospace/)\n\n  - [TechnologiesTechnologies](#)\n\n    - [Artificial Intelligence](https://riscv.org/industries/artificial-intelligence/)\n    - [Security](https://riscv.org/security/)\n\n  - [SolutionsSolutions](#)\n\n    - [Case Studies](https://riscv.org/industries/case-studies/)\n    - [Exchange](https://riscv.org/exchange/)\n    - [Landscape](https://landscape.riscv.org/)\n    - [Software Ecosystem Dashboard](https://tech.riscv.org/ecosystem/public/dashboard/9f6bf4ae-99bd-4717-b351-03465e8cf5f6)\n\n- [Community](#)\n\n  - [EventsEvents](#)\n\n    - [RISC-V Summits](https://riscv.org/community/risc-v-summits/)\n    - [Calendar](https://riscv.org/community/calendar/)\n    - [Community Events](https://community.riscv.org)\n    - [Videos](https://www.youtube.com/channel/UC5gLmcFuvdGbajs4VL-WU3g)\n\n  - [ParticipateParticipate](#)\n\n    - [Meeting Calendar](https://calendar.google.com/calendar/u/0/embed?src=community.meetings@riscv.org)\n    - [Alliances](https://riscv.org/community/alliances/)\n    - [Marketing Committees & Groups](https://riscv.org/community/marketing-committees/)\n    - [Forums](https://riscv.org/community/forums/)\n    - [Job Board](https://riscv.org/community/jobs/)\n\n  - [LearnLearn](#)\n\n    - [Training](https://riscv.org/community/training/)\n    - [Training Partners](https://riscv.org/community/training-partners/)\n    - [Mentorship](https://riscv.org/community/mentorship/)\n    - [Teach a Course](https://riscv.org/community/teach-courses/)\n\n- [Membership](#)\n\n  - [Current Members](https://riscv.org/members/)\n  - [Join](https://riscv.org/members/join/)\n  - [Resources](https://riscv.org/members/resources/)\n  - [Recognition](https://riscv.org/members/recognition/)\n\n- [x-twitter](https://twitter.com/risc_v)[linkedin](https://www.linkedin.com/company/risc-v-international-association/)[youtube](https://www.youtube.com/channel/UC5gLmcFuvdGbajs4VL-WU3g)[github](https://github.com/riscv/)[flickr](https://www.flickr.com/people/194299101@N07/)[slack](https://slack.riscv.org/)[email](mailto:info@riscv.org)\n\n- [search](#searchbox)\n\n# Ratified Specification\n\n#### The RISC-V open-standard instruction set architecture (ISA) defines the fundamental guidelines for designing and implementing RISC-V processors.\n\n[VIEW RATIFIED SPECS](https://lf-riscv.atlassian.net/wiki/spaces/HOME/pages/16154769/RISC-V+Technical+Specifications)[SPECS UNDER DEVELOPMENT](/specifications/development/)\n\n### The RISC-V ISA specifications, extensions, and supporting documents are collaboratively developed, ratified, and maintained by contributing members of RISC-V International.\n\nThese specifications are all free and publicly available.\n\n### [View Original Specifications \u00bb](#)\n\nAndrew Waterman, Yunsup Lee, David A. Patterson, and Krste Asanovi\u0107, \u201cThe RISC-V Instruction Set Manual, Volume I: Base User-Level ISA\u201d\n[Technical Report UCB/EECS-2011-62](https://www2.eecs.berkeley.edu/Pubs/TechRpts/2011/EECS-2011-62.pdf), EECS Department, University of California, Berkeley, May 13, 2011\n\nAndrew Waterman, Yunsup Lee, David Patterson, Krste Asanovi\u0107, \u201cThe RISC-V Instruction Set Manual, Volume I: User-Level ISA Version 2.0\u201d,\n[Technical Report UCB/EECS-2014-54](https://www2.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-54.pdf), EECS Department, University of California, Berkeley, May 7, 2014\n\nAndrew Waterman, Yunsup Lee, Rimas Avi\u017eienis, David A. Patterson, and Krste Asanovi\u0107, \u201cThe RISC-V Instruction Set Manual, Volume II: Privileged Architecture Version 1.7\u201d\n[Technical Report](https://www2.eecs.berkeley.edu/Pubs/TechRpts/2015/EECS-2015-49.pdf)[UCB/EECS-2015-49](https://www2.eecs.berkeley.edu/Pubs/TechRpts/2015/EECS-2015-49.pdf), EECS Department, University of California, Berkeley, May 9, 2015.\n\nAndrew Waterman, Yunsup Lee, David A. Patterson, and Krste Asanovi\u0107, \u201cThe RISC-V Compressed Instruction Set Manual, Version 1.7\u201d\n[Technical Report UCB/EECS-2015-157](https://www2.eecs.berkeley.edu/Pubs/TechRpts/2015/EECS-2015-157.pdf), EECS Department, University of California, Berkeley, May 28, 2015.\n\nAndrew Waterman, Yunsup Lee, David Patterson, Krste Asanovi\u0107, \u201cThe RISC-V Instruction Set Manual, Volume I: User-Level ISA Version 2.1\u201d,\n[Technical Report UCB/EECS-2016-118](https://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-118.pdf), EECS Department, University of California, Berkeley, May 31, 2016.\n\nAndrew Waterman, Yunsup Lee, Rimas Avi\u017eienis, David A. Patterson, and Krste Asanovi\u0107, \u201cThe RISC-V Instruction Set Manual, Volume II: Privileged Architecture Version 1.9\u201d,\n[Technical Report UCB/EECS-2016-129](https://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-129.pdf), EECS Department, University of California, Berkeley, July 8, 2016\n\n### Available Specifications\n\n- [Ratified ISA Specifications](https://lf-riscv.atlassian.net/wiki/spaces/HOME/pages/16154769/RISC-V+Technical+Specifications#ISA-Specifications)\n- [Ratified Profiles Specification](https://lf-riscv.atlassian.net/wiki/spaces/HOME/pages/16154769/RISC-V+Technical+Specifications#Profiles)\n- [Ratified Non-ISA Specifications](https://lf-riscv.atlassian.net/wiki/spaces/HOME/pages/16154769/RISC-V+Technical+Specifications#Non-ISA-Specifications)\n- [Ratified Extensions](https://lf-riscv.atlassian.net/wiki/spaces/HOME/pages/16154732/Ratified+Extensions)\n- [Additional Documents](https://lf-riscv.atlassian.net/wiki/spaces/HOME/pages/16154819/Additional+RISC-V+Documentation)\n- [Under Development](/specifications/development/)\n\n### Specification Stage Definitions\n\n#### Draft and Development\n\nAssume everything is subject to change. At this stage, ideas, structures, and content are still evolving. Feedback and iteration are encouraged as nothing is final, and adjustments may be frequent.\n\n#### Stable\n\nChanges may still occur, but they should be limited in scope. The core structure and content are mostly settled, with only refinements or necessary adjustments expected. Any modifications should be carefully considered to maintain stability.\n\n#### Frozen\n\nChanges are highly unlikely. A high threshold will be applied, and modifications will only be made in response to critical issues. Any other proposed changes should be addressed through a follow-on extension.\n\n#### Ratified\n\nNo changes are allowed. Any necessary or desired modifications must be addressed through a follow-on extension. Ratified extensions are never revised.\n\n### Subscribe for updates, event info, webinars, and the latest community news\n\n##### About\n\n###### [Technical Steering Committee](/about/technical-steering-committee/)\n[Board of Directors](/about/board/)\n[FAQ](/about/faq/)\n[Contact Us](/about/contact/)\n[About RISC-V](/about/)\n[History of RISC-V](/about/#history)\n[Blog](/blog/)\n[News](/about/news/)\n[Announcements](/about/announcements/)\n[Genealogy](/about/genealogy/)\n\n##### Policies\n\n###### [Privacy Policy](/privacy-policy/)\n[Code of Conduct](/code-of-conduct/)\n[Antitrust Policy](/antitrust-policy)\n[Brand Guidelines](/about/brand-guidelines/)\n\n##### Specification\n\n###### [Ratified](/specifications/ratified/)\n[Under Development](/specifications/development/)\n[Contribute](/specifications/contribute/)\n\n##### Developers\n\n###### [Get Started](/developers/)\n[Training](/community/training/)\n[Development Partners](/developers/partners/)\n[Developer Boards](/developers/boards/)\n[Labs](/developers/labs/)\n[Mentorship](/community/mentorship/)\n[Technical Wiki](https://lf-riscv.atlassian.net/wiki/spaces/HOME/overview?mode=global)\n\n##### Industries\n\n###### [Automotive](/industries/automotive/)\n[Artificial Intelligence](/industries/artificial-intelligence/)\n[Case Studies](/industries/case-studies/)\n[Exchange](/exchange/)\n[Landscape](https://landscape.riscv.org/)\n[Software Ecosystem Dashboard](https://tech.riscv.org/ecosystem/public/dashboard/9f6bf4ae-99bd-4717-b351-03465e8cf5f6)\n\n##### Events\n\n###### [RISC-V Summit](/community/risc-v-summits/)\n[Calendar](/events/)\n[Videos](https://www.youtube.com/channel/UC5gLmcFuvdGbajs4VL-WU3g)\n[Community Meetings](https://calendar.google.com/calendar/u/0/embed?src=community.meetings@riscv.org)\n\n##### Members\n\n###### [Current Members](/members/)\n[Resources](/members/resources/)\n[Recognition](/members/recognition/)\n\n##### Resources\n\n###### [Get RISC-V Gear](https://risc-v-store.myshopify.com/)\n\n###### Join RISC-V International\n\n###### Becoming a member of RISC-V International allows companies and individuals to actively influence the development of an open, royalty-free instruction set architecture, driving innovation in custom processor designs.\n\n[JOIN NOW](/members/join/)\n\nCopyright \u00a9 RISC-V International\u00ae. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International. \nFor trademark usage guidelines, please see our [Brand Guidelines](/about/brand-guidelines/) and [Privacy Policy](/privacy-policy/). [Code of Conduct Policy](/code-of-conduct). [Antitrust Policy](/antitrust-policy). \n\n[Close Menu](#)\n\n- [Blog](https://riscv.org/blog/)\n\n  - [Blog Home](https://riscv.org/blog/)\n  - [News](https://riscv.org/blog/category/news/)\n  - [Viewpoints](https://riscv.org/blog/category/viewpoints/)\n  - [Featured Work](https://riscv.org/blog/category/featured-work/)\n  - [In the Media](https://riscv.org/blog/category/in-the-media/)\n\n- [About](#)\n\n  - [About RISC-V International](https://riscv.org/about/)\n  - [Staff](https://riscv.org/about/staff/)\n  - [Board of Directors](https://riscv.org/about/board/)\n  - [Technical Steering Committee](https://riscv.org/about/technical-steering-committee/)\n  - [FAQ](https://riscv.org/about/faq/)\n  - [Contact Us](https://riscv.org/about/contact/)\n\n- [Specifications](#)\n\n  - [Ratified](https://riscv.org/specifications/ratified/)\n  - [Specs Under Development](https://riscv.org/specifications/development/)\n  - [Contribute](https://riscv.org/specifications/contribute/)\n\n- [Developers](#)\n\n  - [Get Started](https://riscv.org/developers/)\n  - [Development Partners](https://riscv.org/developers/partners/)\n  - [Developer Boards](https://riscv.org/developers/boards/)\n  - [Ecosystem Labs](https://riscv.org/developers/labs/)\n  - [Technical Meeting Calendar](https://tech.riscv.org/calendar/)\n  - [Technical Resources](https://lf-riscv.atlassian.net/wiki/spaces/HOME/overview?mode=global)\n  - [Ambassadors & Advocates](https://riscv.org/developers/ambassadors-advocates/)\n  - [Technical Committees & Groups](https://riscv.org/developers/technical-committees/)\n\n- [Industries](#)\n\n  - [ApplicationsApplications](#)\n\n    - [Automotive](https://riscv.org/industries/automotive/)\n    - [Data Center](https://riscv.org/industries/data-center/)\n    - [High Performance Computing (HPC)](https://riscv.org/industries/risc-v-hpc/)\n    - [IoT/Embedded](https://riscv.org/iot-embedded/)\n    - [Space and Aerospace](https://riscv.org/risc-v-space-and-aerospace/)\n\n  - [TechnologiesTechnologies](#)\n\n    - [Artificial Intelligence](https://riscv.org/industries/artificial-intelligence/)\n    - [Security](https://riscv.org/security/)\n\n  - [SolutionsSolutions](#)\n\n    - [Case Studies](https://riscv.org/industries/case-studies/)\n    - [Exchange](https://riscv.org/exchange/)\n    - [Landscape](https://landscape.riscv.org/)\n    - [Software Ecosystem Dashboard](https://tech.riscv.org/ecosystem/public/dashboard/9f6bf4ae-99bd-4717-b351-03465e8cf5f6)\n\n- [Community](#)\n\n  - [EventsEvents](#)\n\n    - [RISC-V Summits](https://riscv.org/community/risc-v-summits/)\n    - [Calendar](https://riscv.org/community/calendar/)\n    - [Community Events](https://community.riscv.org)\n    - [Videos](https://www.youtube.com/channel/UC5gLmcFuvdGbajs4VL-WU3g)\n\n  - [ParticipateParticipate](#)\n\n    - [Meeting Calendar](https://calendar.google.com/calendar/u/0/embed?src=community.meetings@riscv.org)\n    - [Alliances](https://riscv.org/community/alliances/)\n    - [Marketing Committees & Groups](https://riscv.org/community/marketing-committees/)\n    - [Forums](https://riscv.org/community/forums/)\n    - [Job Board](https://riscv.org/community/jobs/)\n\n  - [LearnLearn](#)\n\n    - [Training](https://riscv.org/community/training/)\n    - [Training Partners](https://riscv.org/community/training-partners/)\n    - [Mentorship](https://riscv.org/community/mentorship/)\n    - [Teach a Course](https://riscv.org/community/teach-courses/)\n\n- [Membership](#)\n\n  - [Current Members](https://riscv.org/members/)\n  - [Join](https://riscv.org/members/join/)\n  - [Resources](https://riscv.org/members/resources/)\n  - [Recognition](https://riscv.org/members/recognition/)\n\n- [x-twitter](https://twitter.com/risc_v)\n- [linkedin](https://www.linkedin.com/company/risc-v-international-association/)\n- [youtube](https://www.youtube.com/channel/UC5gLmcFuvdGbajs4VL-WU3g)\n- [github](https://github.com/riscv/)\n- [flickr](https://www.flickr.com/people/194299101@N07/)\n- [slack](https://slack.riscv.org/)\n- [email](mailto:info@riscv.org)\n\n#\n"}]}