{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1498060215070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498060215077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 17:50:08 2017 " "Processing started: Wed Jun 21 17:50:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498060215077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1498060215077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Teamarbeit_Vorlage -c Teamarbeit_Vorlage " "Command: quartus_map --read_settings_files=on --write_settings_files=off Teamarbeit_Vorlage -c Teamarbeit_Vorlage" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1498060215077 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1498060215645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_s_fehler.bdf 1 1 " "Found 1 design units, including 1 entities, in source file f_s_fehler.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 f_S_Fehler " "Found entity 1: f_S_Fehler" {  } { { "f_S_Fehler.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/f_S_Fehler.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498060225731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498060225731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teamarbeit_vorlage.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teamarbeit_vorlage.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Teamarbeit_Vorlage " "Found entity 1: Teamarbeit_Vorlage" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498060225788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498060225788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_1-SYN " "Found design unit 1: pll_1-SYN" {  } { { "PLL_1.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/PLL_1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498060226294 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_1 " "Found entity 1: PLL_1" {  } { { "PLL_1.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/PLL_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498060226294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498060226294 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../TA_ECM_mitRegelung/test1.bdf " "Can't analyze file -- file ../TA_ECM_mitRegelung/test1.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1498060226299 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "test1.bdf " "Can't analyze file -- file test1.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1498060226305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_s_ueberwachung.tdf 1 1 " "Found 1 design units, including 1 entities, in source file f_s_ueberwachung.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 f_S_Ueberwachung " "Found entity 1: f_S_Ueberwachung" {  } { { "f_S_Ueberwachung.tdf" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/f_S_Ueberwachung.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498060226324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498060226324 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Teamarbeit_Nano_mit_Regelung.bdf " "Can't analyze file -- file Teamarbeit_Nano_mit_Regelung.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1498060226331 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Zähler.tdf " "Can't analyze file -- file Zähler.tdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1498060226337 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/fn101421/Desktop/Teamarbeit_Vorlage.bdf " "Can't analyze file -- file C:/Users/fn101421/Desktop/Teamarbeit_Vorlage.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1498060226337 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/fn101421/Desktop/Ahdl1.tdf " "Can't analyze file -- file C:/Users/fn101421/Desktop/Ahdl1.tdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1498060226337 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Ahdl2.tdf " "Can't analyze file -- file Ahdl2.tdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1498060226342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-arch_clock_divider " "Found design unit 1: clock_divider-arch_clock_divider" {  } { { "clock_divider.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/clock_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498060226359 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/clock_divider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498060226359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498060226359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zaehler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zaehler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zaehler-arch_zaehler " "Found design unit 1: zaehler-arch_zaehler" {  } { { "zaehler.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/zaehler.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498060226379 ""} { "Info" "ISGN_ENTITY_NAME" "1 zaehler " "Found entity 1: zaehler" {  } { { "zaehler.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/zaehler.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498060226379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498060226379 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Teamarbeit_Vorlage " "Elaborating entity \"Teamarbeit_Vorlage\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1498060226559 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Spezial_I/O_24 " "Pin \"Spezial_I/O_24\" not connected" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 696 8 184 712 "Spezial_I/O_24" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1498060226573 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Spezial_I/O_6 " "Pin \"Spezial_I/O_6\" not connected" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 784 8 176 800 "Spezial_I/O_6" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1498060226573 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst13 " "Primitive \"DFF\" of instance \"inst13\" not used" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 680 352 416 760 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1498060226575 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst14 " "Primitive \"DFF\" of instance \"inst14\" not used" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 768 352 416 848 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1498060226575 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst22 " "Primitive \"TFF\" of instance \"inst22\" not used" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 680 536 600 760 "inst22" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1498060226575 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst26 " "Primitive \"GND\" of instance \"inst26\" not used" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 688 1264 1296 720 "inst26" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1498060226575 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst27 " "Primitive \"GND\" of instance \"inst27\" not used" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 640 1376 1408 672 "inst27" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1498060226575 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst28 " "Primitive \"GND\" of instance \"inst28\" not used" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 856 568 600 888 "inst28" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1498060226575 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst3 " "Primitive \"NOT\" of instance \"inst3\" not used" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 688 456 504 720 "inst3" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1498060226575 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst4 " "Primitive \"NOT\" of instance \"inst4\" not used" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 776 456 504 808 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1498060226575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_S_Fehler f_S_Fehler:inst25 " "Elaborating entity \"f_S_Fehler\" for hierarchy \"f_S_Fehler:inst25\"" {  } { { "Teamarbeit_Vorlage.bdf" "inst25" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 128 888 1056 288 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226776 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR3 inst4 " "Block or symbol \"OR3\" of instance \"inst4\" overlaps another block or symbol" {  } { { "f_S_Fehler.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/f_S_Fehler.bdf" { { 344 720 784 392 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1498060226786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_S_Ueberwachung f_S_Fehler:inst25\|f_S_Ueberwachung:inst5 " "Elaborating entity \"f_S_Ueberwachung\" for hierarchy \"f_S_Fehler:inst25\|f_S_Ueberwachung:inst5\"" {  } { { "f_S_Fehler.bdf" "inst5" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/f_S_Fehler.bdf" { { 336 512 664 464 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_1 PLL_1:inst5 " "Elaborating entity \"PLL_1\" for hierarchy \"PLL_1:inst5\"" {  } { { "Teamarbeit_Vorlage.bdf" "inst5" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 1040 360 624 1192 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_1:inst5\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_1:inst5\|altpll:altpll_component\"" {  } { { "PLL_1.vhd" "altpll_component" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/PLL_1.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_1:inst5\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_1:inst5\|altpll:altpll_component\"" {  } { { "PLL_1.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/PLL_1.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498060226866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_1:inst5\|altpll:altpll_component " "Instantiated megafunction \"PLL_1:inst5\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226870 ""}  } { { "PLL_1.vhd" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/PLL_1.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498060226870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_1_altpll " "Found entity 1: PLL_1_altpll" {  } { { "db/pll_1_altpll.v" "" { Text "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/db/pll_1_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498060226951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498060226951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_1_altpll PLL_1:inst5\|altpll:altpll_component\|PLL_1_altpll:auto_generated " "Elaborating entity \"PLL_1_altpll\" for hierarchy \"PLL_1:inst5\|altpll:altpll_component\|PLL_1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zaehler zaehler:inst17 " "Elaborating entity \"zaehler\" for hierarchy \"zaehler:inst17\"" {  } { { "Teamarbeit_Vorlage.bdf" "inst17" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 1088 928 1144 1264 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060226967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:inst " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:inst\"" {  } { { "Teamarbeit_Vorlage.bdf" "inst" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 1120 704 872 1200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060227002 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fehlerauswertung.bdf 1 1 " "Using design file fehlerauswertung.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Fehlerauswertung " "Found entity 1: Fehlerauswertung" {  } { { "fehlerauswertung.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/fehlerauswertung.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498060227205 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1498060227205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fehlerauswertung Fehlerauswertung:inst20 " "Elaborating entity \"Fehlerauswertung\" for hierarchy \"Fehlerauswertung:inst20\"" {  } { { "Teamarbeit_Vorlage.bdf" "inst20" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 632 1072 1256 792 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498060227206 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SZW_2 GND " "Pin \"SZW_2\" is stuck at GND" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 136 1504 1680 152 "SZW_2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498060228530 "|Teamarbeit_Vorlage|SZW_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "SZW_4 GND " "Pin \"SZW_4\" is stuck at GND" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 200 1504 1680 216 "SZW_4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498060228530 "|Teamarbeit_Vorlage|SZW_4"} { "Warning" "WMLS_MLS_STUCK_PIN" "SZW_6 GND " "Pin \"SZW_6\" is stuck at GND" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 264 1504 1680 280 "SZW_6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498060228530 "|Teamarbeit_Vorlage|SZW_6"} { "Warning" "WMLS_MLS_STUCK_PIN" "SZW_7 GND " "Pin \"SZW_7\" is stuck at GND" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 296 1504 1680 312 "SZW_7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498060228530 "|Teamarbeit_Vorlage|SZW_7"} { "Warning" "WMLS_MLS_STUCK_PIN" "SZW_8 GND " "Pin \"SZW_8\" is stuck at GND" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 328 1504 1680 344 "SZW_8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498060228530 "|Teamarbeit_Vorlage|SZW_8"} { "Warning" "WMLS_MLS_STUCK_PIN" "SZW_9 GND " "Pin \"SZW_9\" is stuck at GND" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 360 1504 1680 376 "SZW_9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498060228530 "|Teamarbeit_Vorlage|SZW_9"} { "Warning" "WMLS_MLS_STUCK_PIN" "SZW_10 GND " "Pin \"SZW_10\" is stuck at GND" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 392 1504 1680 408 "SZW_10" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498060228530 "|Teamarbeit_Vorlage|SZW_10"} { "Warning" "WMLS_MLS_STUCK_PIN" "SZW_11 GND " "Pin \"SZW_11\" is stuck at GND" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 424 1504 1680 440 "SZW_11" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498060228530 "|Teamarbeit_Vorlage|SZW_11"} { "Warning" "WMLS_MLS_STUCK_PIN" "SZW_12 GND " "Pin \"SZW_12\" is stuck at GND" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 456 1504 1680 472 "SZW_12" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498060228530 "|Teamarbeit_Vorlage|SZW_12"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1498060228530 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "59 " "59 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1498060228714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_Nano_Test " "Ignored assignments for entity \"DE0_Nano_Test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name TSU_REQUIREMENT \"10 ns\" -from * -to * -entity DE0_Nano_Test " "Assignment for entity set_instance_assignment -name TSU_REQUIREMENT \"10 ns\" -from * -to * -entity DE0_Nano_Test was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498060228743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_Nano_Test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_Nano_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498060228743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Nano_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Nano_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498060228743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_Nano_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_Nano_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498060228743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Nano_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Nano_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498060228743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Nano_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Nano_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498060228743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Nano_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Nano_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498060228743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_Nano_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_Nano_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498060228743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Nano_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Nano_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498060228743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Nano_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Nano_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498060228743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE0_Nano_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE0_Nano_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498060228743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Nano_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Nano_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498060228743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Nano_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Nano_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498060228743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Nano_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Nano_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498060228743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Nano_Test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Nano_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498060228743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Nano_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Nano_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498060228743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Nano_Test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Nano_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498060228743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Nano_Test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Nano_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498060228743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Nano_Test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Nano_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498060228743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Nano_Test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Nano_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498060228743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Nano_Test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Nano_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498060228743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Nano_Test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Nano_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498060228743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Nano_Test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Nano_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498060228743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Nano_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Nano_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498060228743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Nano_Test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Nano_Test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1498060228743 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1498060228743 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1498060229663 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498060229663 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Spezial_I/O_23 " "No output dependent on input pin \"Spezial_I/O_23\"" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 608 8 184 624 "Spezial_I/O_23" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498060230184 "|Teamarbeit_Vorlage|Spezial_I/O_23"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Spezial_I/O_24 " "No output dependent on input pin \"Spezial_I/O_24\"" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 696 8 184 712 "Spezial_I/O_24" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498060230184 "|Teamarbeit_Vorlage|Spezial_I/O_24"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Spezial_I/O_6 " "No output dependent on input pin \"Spezial_I/O_6\"" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 784 8 176 800 "Spezial_I/O_6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498060230184 "|Teamarbeit_Vorlage|Spezial_I/O_6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Spezial_I/O_22 " "No output dependent on input pin \"Spezial_I/O_22\"" {  } { { "Teamarbeit_Vorlage.bdf" "" { Schematic "Q:/user/IEWPraktikum/Teamarbeit/FPGA/Quartus_Vorlage/Teamarbeit_Vorlage.bdf" { { 520 8 184 536 "Spezial_I/O_22" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498060230184 "|Teamarbeit_Vorlage|Spezial_I/O_22"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1498060230184 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "121 " "Implemented 121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1498060230187 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1498060230187 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1498060230187 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1498060230187 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1498060230187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498060230360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 17:50:30 2017 " "Processing ended: Wed Jun 21 17:50:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498060230360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498060230360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498060230360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1498060230360 ""}
