|BusSharing
Out[0] <= BusSharingDatapath:inst3.Out[0]
Out[1] <= BusSharingDatapath:inst3.Out[1]
Out[2] <= BusSharingDatapath:inst3.Out[2]
Out[3] <= BusSharingDatapath:inst3.Out[3]
Out[4] <= BusSharingDatapath:inst3.Out[4]
Out[5] <= BusSharingDatapath:inst3.Out[5]
Out[6] <= BusSharingDatapath:inst3.Out[6]
Out[7] <= BusSharingDatapath:inst3.Out[7]
Out[8] <= BusSharingDatapath:inst3.Out[8]
Out[9] <= BusSharingDatapath:inst3.Out[9]
Out[10] <= BusSharingDatapath:inst3.Out[10]
Out[11] <= BusSharingDatapath:inst3.Out[11]
Out[12] <= BusSharingDatapath:inst3.Out[12]
Out[13] <= BusSharingDatapath:inst3.Out[13]
Out[14] <= BusSharingDatapath:inst3.Out[14]
Out[15] <= BusSharingDatapath:inst3.Out[15]
Start => ControlBusSharing:Control.Start
CLK => ControlBusSharing:Control.CLK
CLK => inst2.IN0
In1[0] => BusSharingDatapath:inst3.In1[0]
In1[1] => BusSharingDatapath:inst3.In1[1]
In1[2] => BusSharingDatapath:inst3.In1[2]
In1[3] => BusSharingDatapath:inst3.In1[3]
In1[4] => BusSharingDatapath:inst3.In1[4]
In1[5] => BusSharingDatapath:inst3.In1[5]
In1[6] => BusSharingDatapath:inst3.In1[6]
In1[7] => BusSharingDatapath:inst3.In1[7]
In1[8] => BusSharingDatapath:inst3.In1[8]
In1[9] => BusSharingDatapath:inst3.In1[9]
In1[10] => BusSharingDatapath:inst3.In1[10]
In1[11] => BusSharingDatapath:inst3.In1[11]
In1[12] => BusSharingDatapath:inst3.In1[12]
In1[13] => BusSharingDatapath:inst3.In1[13]
In1[14] => BusSharingDatapath:inst3.In1[14]
In1[15] => BusSharingDatapath:inst3.In1[15]
In2[0] => BusSharingDatapath:inst3.In2[0]
In2[1] => BusSharingDatapath:inst3.In2[1]
In2[2] => BusSharingDatapath:inst3.In2[2]
In2[3] => BusSharingDatapath:inst3.In2[3]
In2[4] => BusSharingDatapath:inst3.In2[4]
In2[5] => BusSharingDatapath:inst3.In2[5]
In2[6] => BusSharingDatapath:inst3.In2[6]
In2[7] => BusSharingDatapath:inst3.In2[7]
In2[8] => BusSharingDatapath:inst3.In2[8]
In2[9] => BusSharingDatapath:inst3.In2[9]
In2[10] => BusSharingDatapath:inst3.In2[10]
In2[11] => BusSharingDatapath:inst3.In2[11]
In2[12] => BusSharingDatapath:inst3.In2[12]
In2[13] => BusSharingDatapath:inst3.In2[13]
In2[14] => BusSharingDatapath:inst3.In2[14]
In2[15] => BusSharingDatapath:inst3.In2[15]
Q[0] <= ControlBusSharing:Control.Q[0]
Q[1] <= ControlBusSharing:Control.Q[1]
Q[2] <= ControlBusSharing:Control.Q[2]
Q[3] <= ControlBusSharing:Control.Q[3]


|BusSharing|BusSharingDatapath:inst3
Out[0] <= inst6[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= inst6[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= inst6[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= inst6[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= inst6[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= inst6[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= inst6[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= inst6[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= inst6[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= inst6[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= inst6[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= inst6[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= inst6[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= inst6[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= inst6[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= inst6[15].DB_MAX_OUTPUT_PORT_TYPE
RE[0] => Reg16Sharing:inst1.RE
RE[1] => Reg16Sharing:inst4.RE
RE[2] => Reg16Sharing:inst5.RE
WE[0] => Reg16Sharing:inst1.WE
WE[1] => Reg16Sharing:inst4.WE
WE[2] => Reg16Sharing:inst5.WE
CLK => Reg16Sharing:inst5.CLK
CLK => Reg16Sharing:inst1.CLK
CLK => Reg16Sharing:inst4.CLK
In2[0] => inst12[0].DATAIN
In2[1] => inst12[1].DATAIN
In2[2] => inst12[2].DATAIN
In2[3] => inst12[3].DATAIN
In2[4] => inst12[4].DATAIN
In2[5] => inst12[5].DATAIN
In2[6] => inst12[6].DATAIN
In2[7] => inst12[7].DATAIN
In2[8] => inst12[8].DATAIN
In2[9] => inst12[9].DATAIN
In2[10] => inst12[10].DATAIN
In2[11] => inst12[11].DATAIN
In2[12] => inst12[12].DATAIN
In2[13] => inst12[13].DATAIN
In2[14] => inst12[14].DATAIN
In2[15] => inst12[15].DATAIN
Bus3[0] => inst9[15].OE
Bus3[0] => inst9[14].OE
Bus3[0] => inst9[13].OE
Bus3[0] => inst9[12].OE
Bus3[0] => inst9[11].OE
Bus3[0] => inst9[10].OE
Bus3[0] => inst9[9].OE
Bus3[0] => inst9[8].OE
Bus3[0] => inst9[7].OE
Bus3[0] => inst9[6].OE
Bus3[0] => inst9[5].OE
Bus3[0] => inst9[4].OE
Bus3[0] => inst9[3].OE
Bus3[0] => inst9[2].OE
Bus3[0] => inst9[1].OE
Bus3[0] => inst9[0].OE
Bus3[1] => inst[15].OE
Bus3[1] => inst[14].OE
Bus3[1] => inst[13].OE
Bus3[1] => inst[12].OE
Bus3[1] => inst[11].OE
Bus3[1] => inst[10].OE
Bus3[1] => inst[9].OE
Bus3[1] => inst[8].OE
Bus3[1] => inst[7].OE
Bus3[1] => inst[6].OE
Bus3[1] => inst[5].OE
Bus3[1] => inst[4].OE
Bus3[1] => inst[3].OE
Bus3[1] => inst[2].OE
Bus3[1] => inst[1].OE
Bus3[1] => inst[0].OE
Bus3[2] => inst12[15].OE
Bus3[2] => inst12[14].OE
Bus3[2] => inst12[13].OE
Bus3[2] => inst12[12].OE
Bus3[2] => inst12[11].OE
Bus3[2] => inst12[10].OE
Bus3[2] => inst12[9].OE
Bus3[2] => inst12[8].OE
Bus3[2] => inst12[7].OE
Bus3[2] => inst12[6].OE
Bus3[2] => inst12[5].OE
Bus3[2] => inst12[4].OE
Bus3[2] => inst12[3].OE
Bus3[2] => inst12[2].OE
Bus3[2] => inst12[1].OE
Bus3[2] => inst12[0].OE
Opcode1 => AbsMax:AbsMax.C
In1[0] => inst13[0].DATAIN
In1[1] => inst13[1].DATAIN
In1[2] => inst13[2].DATAIN
In1[3] => inst13[3].DATAIN
In1[4] => inst13[4].DATAIN
In1[5] => inst13[5].DATAIN
In1[6] => inst13[6].DATAIN
In1[7] => inst13[7].DATAIN
In1[8] => inst13[8].DATAIN
In1[9] => inst13[9].DATAIN
In1[10] => inst13[10].DATAIN
In1[11] => inst13[11].DATAIN
In1[12] => inst13[12].DATAIN
In1[13] => inst13[13].DATAIN
In1[14] => inst13[14].DATAIN
In1[15] => inst13[15].DATAIN
Bus4[0] => inst11[15].OE
Bus4[0] => inst11[14].OE
Bus4[0] => inst11[13].OE
Bus4[0] => inst11[12].OE
Bus4[0] => inst11[11].OE
Bus4[0] => inst11[10].OE
Bus4[0] => inst11[9].OE
Bus4[0] => inst11[8].OE
Bus4[0] => inst11[7].OE
Bus4[0] => inst11[6].OE
Bus4[0] => inst11[5].OE
Bus4[0] => inst11[4].OE
Bus4[0] => inst11[3].OE
Bus4[0] => inst11[2].OE
Bus4[0] => inst11[1].OE
Bus4[0] => inst11[0].OE
Bus4[1] => inst10[15].OE
Bus4[1] => inst10[14].OE
Bus4[1] => inst10[13].OE
Bus4[1] => inst10[12].OE
Bus4[1] => inst10[11].OE
Bus4[1] => inst10[10].OE
Bus4[1] => inst10[9].OE
Bus4[1] => inst10[8].OE
Bus4[1] => inst10[7].OE
Bus4[1] => inst10[6].OE
Bus4[1] => inst10[5].OE
Bus4[1] => inst10[4].OE
Bus4[1] => inst10[3].OE
Bus4[1] => inst10[2].OE
Bus4[1] => inst10[1].OE
Bus4[1] => inst10[0].OE
Bus4[2] => inst13[15].OE
Bus4[2] => inst13[14].OE
Bus4[2] => inst13[13].OE
Bus4[2] => inst13[12].OE
Bus4[2] => inst13[11].OE
Bus4[2] => inst13[10].OE
Bus4[2] => inst13[9].OE
Bus4[2] => inst13[8].OE
Bus4[2] => inst13[7].OE
Bus4[2] => inst13[6].OE
Bus4[2] => inst13[5].OE
Bus4[2] => inst13[4].OE
Bus4[2] => inst13[3].OE
Bus4[2] => inst13[2].OE
Bus4[2] => inst13[1].OE
Bus4[2] => inst13[0].OE
Opcode2[0] => MinAbsAddSub:inst2.C[0]
Opcode2[1] => MinAbsAddSub:inst2.C[1]
Bus2[0] => inst8[15].OE
Bus2[0] => inst8[14].OE
Bus2[0] => inst8[13].OE
Bus2[0] => inst8[12].OE
Bus2[0] => inst8[11].OE
Bus2[0] => inst8[10].OE
Bus2[0] => inst8[9].OE
Bus2[0] => inst8[8].OE
Bus2[0] => inst8[7].OE
Bus2[0] => inst8[6].OE
Bus2[0] => inst8[5].OE
Bus2[0] => inst8[4].OE
Bus2[0] => inst8[3].OE
Bus2[0] => inst8[2].OE
Bus2[0] => inst8[1].OE
Bus2[0] => inst8[0].OE
Bus2[1] => inst7[15].OE
Bus2[1] => inst7[14].OE
Bus2[1] => inst7[13].OE
Bus2[1] => inst7[12].OE
Bus2[1] => inst7[11].OE
Bus2[1] => inst7[10].OE
Bus2[1] => inst7[9].OE
Bus2[1] => inst7[8].OE
Bus2[1] => inst7[7].OE
Bus2[1] => inst7[6].OE
Bus2[1] => inst7[5].OE
Bus2[1] => inst7[4].OE
Bus2[1] => inst7[3].OE
Bus2[1] => inst7[2].OE
Bus2[1] => inst7[1].OE
Bus2[1] => inst7[0].OE
OE => inst6[15].OE
OE => inst6[14].OE
OE => inst6[13].OE
OE => inst6[12].OE
OE => inst6[11].OE
OE => inst6[10].OE
OE => inst6[9].OE
OE => inst6[8].OE
OE => inst6[7].OE
OE => inst6[6].OE
OE => inst6[5].OE
OE => inst6[4].OE
OE => inst6[3].OE
OE => inst6[2].OE
OE => inst6[1].OE
OE => inst6[0].OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst5
O[0] <= OneRegister16bit:Register0.OutA[0]
O[1] <= OneRegister16bit:Register0.OutA[1]
O[2] <= OneRegister16bit:Register0.OutA[2]
O[3] <= OneRegister16bit:Register0.OutA[3]
O[4] <= OneRegister16bit:Register0.OutA[4]
O[5] <= OneRegister16bit:Register0.OutA[5]
O[6] <= OneRegister16bit:Register0.OutA[6]
O[7] <= OneRegister16bit:Register0.OutA[7]
O[8] <= OneRegister16bit:Register0.OutA[8]
O[9] <= OneRegister16bit:Register0.OutA[9]
O[10] <= OneRegister16bit:Register0.OutA[10]
O[11] <= OneRegister16bit:Register0.OutA[11]
O[12] <= OneRegister16bit:Register0.OutA[12]
O[13] <= OneRegister16bit:Register0.OutA[13]
O[14] <= OneRegister16bit:Register0.OutA[14]
O[15] <= OneRegister16bit:Register0.OutA[15]
RE => OneRegister16bit:Register0.RAA
WE => OneRegister16bit:Register0.WA
CLK => OneRegister16bit:Register0.CLK
I[0] => OneRegister16bit:Register0.I[0]
I[1] => OneRegister16bit:Register0.I[1]
I[2] => OneRegister16bit:Register0.I[2]
I[3] => OneRegister16bit:Register0.I[3]
I[4] => OneRegister16bit:Register0.I[4]
I[5] => OneRegister16bit:Register0.I[5]
I[6] => OneRegister16bit:Register0.I[6]
I[7] => OneRegister16bit:Register0.I[7]
I[8] => OneRegister16bit:Register0.I[8]
I[9] => OneRegister16bit:Register0.I[9]
I[10] => OneRegister16bit:Register0.I[10]
I[11] => OneRegister16bit:Register0.I[11]
I[12] => OneRegister16bit:Register0.I[12]
I[13] => OneRegister16bit:Register0.I[13]
I[14] => OneRegister16bit:Register0.I[14]
I[15] => OneRegister16bit:Register0.I[15]


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst5|OneRegister16bit:Register0
OutA[0] <= Register:instReg0.OutA[0]
OutA[1] <= Register:instReg0.OutA[1]
OutA[2] <= Register:instReg0.OutA[2]
OutA[3] <= Register:instReg0.OutA[3]
OutA[4] <= Register:instReg0.OutA[4]
OutA[5] <= Register:instReg0.OutA[5]
OutA[6] <= Register:instReg0.OutA[6]
OutA[7] <= Register:instReg0.OutA[7]
OutA[8] <= Register:instReg00.OutA[0]
OutA[9] <= Register:instReg00.OutA[1]
OutA[10] <= Register:instReg00.OutA[2]
OutA[11] <= Register:instReg00.OutA[3]
OutA[12] <= Register:instReg00.OutA[4]
OutA[13] <= Register:instReg00.OutA[5]
OutA[14] <= Register:instReg00.OutA[6]
OutA[15] <= Register:instReg00.OutA[7]
RAB => Register:instReg00.RBE
RAB => Register:instReg0.RBE
RAA => Register:instReg00.RAE
RAA => Register:instReg0.RAE
WA => Register:instReg00.WE
WA => Register:instReg0.WE
CLK => Register:instReg00.CLK
CLK => Register:instReg0.CLK
I[0] => Register:instReg0.I[0]
I[1] => Register:instReg0.I[1]
I[2] => Register:instReg0.I[2]
I[3] => Register:instReg0.I[3]
I[4] => Register:instReg0.I[4]
I[5] => Register:instReg0.I[5]
I[6] => Register:instReg0.I[6]
I[7] => Register:instReg0.I[7]
I[8] => Register:instReg00.I[0]
I[9] => Register:instReg00.I[1]
I[10] => Register:instReg00.I[2]
I[11] => Register:instReg00.I[3]
I[12] => Register:instReg00.I[4]
I[13] => Register:instReg00.I[5]
I[14] => Register:instReg00.I[6]
I[15] => Register:instReg00.I[7]
OutB[0] <= Register:instReg0.OutB[0]
OutB[1] <= Register:instReg0.OutB[1]
OutB[2] <= Register:instReg0.OutB[2]
OutB[3] <= Register:instReg0.OutB[3]
OutB[4] <= Register:instReg0.OutB[4]
OutB[5] <= Register:instReg0.OutB[5]
OutB[6] <= Register:instReg0.OutB[6]
OutB[7] <= Register:instReg0.OutB[7]
OutB[8] <= Register:instReg00.OutB[0]
OutB[9] <= Register:instReg00.OutB[1]
OutB[10] <= Register:instReg00.OutB[2]
OutB[11] <= Register:instReg00.OutB[3]
OutB[12] <= Register:instReg00.OutB[4]
OutB[13] <= Register:instReg00.OutB[5]
OutB[14] <= Register:instReg00.OutB[6]
OutB[15] <= Register:instReg00.OutB[7]


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst5|OneRegister16bit:Register0|Register:instReg00
OutA[0] <= O[0].DB_MAX_OUTPUT_PORT_TYPE
OutA[1] <= O[1].DB_MAX_OUTPUT_PORT_TYPE
OutA[2] <= O[2].DB_MAX_OUTPUT_PORT_TYPE
OutA[3] <= O[3].DB_MAX_OUTPUT_PORT_TYPE
OutA[4] <= O[4].DB_MAX_OUTPUT_PORT_TYPE
OutA[5] <= O[5].DB_MAX_OUTPUT_PORT_TYPE
OutA[6] <= O[6].DB_MAX_OUTPUT_PORT_TYPE
OutA[7] <= O[7].DB_MAX_OUTPUT_PORT_TYPE
RBE => RFC:instRFC0.RBE
RBE => RFC:instRFC3.RBE
RBE => RFC:instRFC4.RBE
RBE => RFC:instRFC5.RBE
RBE => RFC:instRFC1.RBE
RBE => RFC:instRFC2.RBE
RBE => RFC:instRFC6.RBE
RBE => RFC:instRFC00.RBE
RAE => RFC:instRFC0.RAE
RAE => RFC:instRFC3.RAE
RAE => RFC:instRFC4.RAE
RAE => RFC:instRFC5.RAE
RAE => RFC:instRFC1.RAE
RAE => RFC:instRFC2.RAE
RAE => RFC:instRFC6.RAE
RAE => RFC:instRFC00.RAE
WE => RFC:instRFC0.Write
WE => RFC:instRFC3.Write
WE => RFC:instRFC4.Write
WE => RFC:instRFC5.Write
WE => RFC:instRFC1.Write
WE => RFC:instRFC2.Write
WE => RFC:instRFC6.Write
WE => RFC:instRFC00.Write
I[0] => RFC:instRFC00.Input
I[1] => RFC:instRFC0.Input
I[2] => RFC:instRFC1.Input
I[3] => RFC:instRFC2.Input
I[4] => RFC:instRFC3.Input
I[5] => RFC:instRFC4.Input
I[6] => RFC:instRFC5.Input
I[7] => RFC:instRFC6.Input
CLK => RFC:instRFC0.CLK
CLK => RFC:instRFC3.CLK
CLK => RFC:instRFC4.CLK
CLK => RFC:instRFC5.CLK
CLK => RFC:instRFC1.CLK
CLK => RFC:instRFC2.CLK
CLK => RFC:instRFC6.CLK
CLK => RFC:instRFC00.CLK
OutB[0] <= RFC:instRFC00.OutB
OutB[1] <= RFC:instRFC0.OutB
OutB[2] <= RFC:instRFC1.OutB
OutB[3] <= RFC:instRFC2.OutB
OutB[4] <= RFC:instRFC3.OutB
OutB[5] <= RFC:instRFC4.OutB
OutB[6] <= RFC:instRFC5.OutB
OutB[7] <= RFC:instRFC6.OutB


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst5|OneRegister16bit:Register0|Register:instReg00|RFC:instRFC0
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst5|OneRegister16bit:Register0|Register:instReg00|RFC:instRFC3
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst5|OneRegister16bit:Register0|Register:instReg00|RFC:instRFC4
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst5|OneRegister16bit:Register0|Register:instReg00|RFC:instRFC5
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst5|OneRegister16bit:Register0|Register:instReg00|RFC:instRFC1
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst5|OneRegister16bit:Register0|Register:instReg00|RFC:instRFC2
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst5|OneRegister16bit:Register0|Register:instReg00|RFC:instRFC6
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst5|OneRegister16bit:Register0|Register:instReg00|RFC:instRFC00
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst5|OneRegister16bit:Register0|Register:instReg0
OutA[0] <= O[0].DB_MAX_OUTPUT_PORT_TYPE
OutA[1] <= O[1].DB_MAX_OUTPUT_PORT_TYPE
OutA[2] <= O[2].DB_MAX_OUTPUT_PORT_TYPE
OutA[3] <= O[3].DB_MAX_OUTPUT_PORT_TYPE
OutA[4] <= O[4].DB_MAX_OUTPUT_PORT_TYPE
OutA[5] <= O[5].DB_MAX_OUTPUT_PORT_TYPE
OutA[6] <= O[6].DB_MAX_OUTPUT_PORT_TYPE
OutA[7] <= O[7].DB_MAX_OUTPUT_PORT_TYPE
RBE => RFC:instRFC0.RBE
RBE => RFC:instRFC3.RBE
RBE => RFC:instRFC4.RBE
RBE => RFC:instRFC5.RBE
RBE => RFC:instRFC1.RBE
RBE => RFC:instRFC2.RBE
RBE => RFC:instRFC6.RBE
RBE => RFC:instRFC00.RBE
RAE => RFC:instRFC0.RAE
RAE => RFC:instRFC3.RAE
RAE => RFC:instRFC4.RAE
RAE => RFC:instRFC5.RAE
RAE => RFC:instRFC1.RAE
RAE => RFC:instRFC2.RAE
RAE => RFC:instRFC6.RAE
RAE => RFC:instRFC00.RAE
WE => RFC:instRFC0.Write
WE => RFC:instRFC3.Write
WE => RFC:instRFC4.Write
WE => RFC:instRFC5.Write
WE => RFC:instRFC1.Write
WE => RFC:instRFC2.Write
WE => RFC:instRFC6.Write
WE => RFC:instRFC00.Write
I[0] => RFC:instRFC00.Input
I[1] => RFC:instRFC0.Input
I[2] => RFC:instRFC1.Input
I[3] => RFC:instRFC2.Input
I[4] => RFC:instRFC3.Input
I[5] => RFC:instRFC4.Input
I[6] => RFC:instRFC5.Input
I[7] => RFC:instRFC6.Input
CLK => RFC:instRFC0.CLK
CLK => RFC:instRFC3.CLK
CLK => RFC:instRFC4.CLK
CLK => RFC:instRFC5.CLK
CLK => RFC:instRFC1.CLK
CLK => RFC:instRFC2.CLK
CLK => RFC:instRFC6.CLK
CLK => RFC:instRFC00.CLK
OutB[0] <= RFC:instRFC00.OutB
OutB[1] <= RFC:instRFC0.OutB
OutB[2] <= RFC:instRFC1.OutB
OutB[3] <= RFC:instRFC2.OutB
OutB[4] <= RFC:instRFC3.OutB
OutB[5] <= RFC:instRFC4.OutB
OutB[6] <= RFC:instRFC5.OutB
OutB[7] <= RFC:instRFC6.OutB


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst5|OneRegister16bit:Register0|Register:instReg0|RFC:instRFC0
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst5|OneRegister16bit:Register0|Register:instReg0|RFC:instRFC3
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst5|OneRegister16bit:Register0|Register:instReg0|RFC:instRFC4
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst5|OneRegister16bit:Register0|Register:instReg0|RFC:instRFC5
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst5|OneRegister16bit:Register0|Register:instReg0|RFC:instRFC1
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst5|OneRegister16bit:Register0|Register:instReg0|RFC:instRFC2
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst5|OneRegister16bit:Register0|Register:instReg0|RFC:instRFC6
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst5|OneRegister16bit:Register0|Register:instReg0|RFC:instRFC00
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax
O[0] <= Mux16Bit:inst3.O[0]
O[1] <= Mux16Bit:inst3.O[1]
O[2] <= Mux16Bit:inst3.O[2]
O[3] <= Mux16Bit:inst3.O[3]
O[4] <= Mux16Bit:inst3.O[4]
O[5] <= Mux16Bit:inst3.O[5]
O[6] <= Mux16Bit:inst3.O[6]
O[7] <= Mux16Bit:inst3.O[7]
O[8] <= Mux16Bit:inst3.O[8]
O[9] <= Mux16Bit:inst3.O[9]
O[10] <= Mux16Bit:inst3.O[10]
O[11] <= Mux16Bit:inst3.O[11]
O[12] <= Mux16Bit:inst3.O[12]
O[13] <= Mux16Bit:inst3.O[13]
O[14] <= Mux16Bit:inst3.O[14]
O[15] <= Mux16Bit:inst3.O[15]
R2[0] => inst[0].IN0
R2[1] => inst[1].IN0
R2[2] => inst[2].IN0
R2[3] => inst[3].IN0
R2[4] => inst[4].IN0
R2[5] => inst[5].IN0
R2[6] => inst[6].IN0
R2[7] => inst[7].IN0
R2[8] => inst[8].IN0
R2[9] => inst[9].IN0
R2[10] => inst[10].IN0
R2[11] => inst[11].IN0
R2[12] => inst[12].IN0
R2[13] => inst[13].IN0
R2[14] => inst[14].IN0
R2[15] => inst[15].IN0
C => inst[15].IN1
C => inst[14].IN1
C => inst[13].IN1
C => inst[12].IN1
C => inst[11].IN1
C => inst[10].IN1
C => inst[9].IN1
C => inst[8].IN1
C => inst[7].IN1
C => inst[6].IN1
C => inst[5].IN1
C => inst[4].IN1
C => inst[3].IN1
C => inst[2].IN1
C => inst[1].IN1
C => inst[0].IN1
C => inst5.IN0
R1[0] => Sub16BIT:Sub001.B[0]
R1[0] => Mux16Bit:inst3.I1[0]
R1[1] => Sub16BIT:Sub001.B[1]
R1[1] => Mux16Bit:inst3.I1[1]
R1[2] => Sub16BIT:Sub001.B[2]
R1[2] => Mux16Bit:inst3.I1[2]
R1[3] => Sub16BIT:Sub001.B[3]
R1[3] => Mux16Bit:inst3.I1[3]
R1[4] => Sub16BIT:Sub001.B[4]
R1[4] => Mux16Bit:inst3.I1[4]
R1[5] => Sub16BIT:Sub001.B[5]
R1[5] => Mux16Bit:inst3.I1[5]
R1[6] => Sub16BIT:Sub001.B[6]
R1[6] => Mux16Bit:inst3.I1[6]
R1[7] => Sub16BIT:Sub001.B[7]
R1[7] => Mux16Bit:inst3.I1[7]
R1[8] => Sub16BIT:Sub001.B[8]
R1[8] => Mux16Bit:inst3.I1[8]
R1[9] => Sub16BIT:Sub001.B[9]
R1[9] => Mux16Bit:inst3.I1[9]
R1[10] => Sub16BIT:Sub001.B[10]
R1[10] => Mux16Bit:inst3.I1[10]
R1[11] => Sub16BIT:Sub001.B[11]
R1[11] => Mux16Bit:inst3.I1[11]
R1[12] => Sub16BIT:Sub001.B[12]
R1[12] => Mux16Bit:inst3.I1[12]
R1[13] => Sub16BIT:Sub001.B[13]
R1[13] => Mux16Bit:inst3.I1[13]
R1[14] => Sub16BIT:Sub001.B[14]
R1[14] => Mux16Bit:inst3.I1[14]
R1[15] => Sub16BIT:Sub001.B[15]
R1[15] => Mux16Bit:inst3.I1[15]


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Mux16Bit:inst3
O[0] <= Mux8Bit:instMux8Bit0.O[0]
O[1] <= Mux8Bit:instMux8Bit0.O[1]
O[2] <= Mux8Bit:instMux8Bit0.O[2]
O[3] <= Mux8Bit:instMux8Bit0.O[3]
O[4] <= Mux8Bit:instMux8Bit0.O[4]
O[5] <= Mux8Bit:instMux8Bit0.O[5]
O[6] <= Mux8Bit:instMux8Bit0.O[6]
O[7] <= Mux8Bit:instMux8Bit0.O[7]
O[8] <= Mux8Bit:instMux8Bit00.O[0]
O[9] <= Mux8Bit:instMux8Bit00.O[1]
O[10] <= Mux8Bit:instMux8Bit00.O[2]
O[11] <= Mux8Bit:instMux8Bit00.O[3]
O[12] <= Mux8Bit:instMux8Bit00.O[4]
O[13] <= Mux8Bit:instMux8Bit00.O[5]
O[14] <= Mux8Bit:instMux8Bit00.O[6]
O[15] <= Mux8Bit:instMux8Bit00.O[7]
S => Mux8Bit:instMux8Bit0.S
S => Mux8Bit:instMux8Bit00.S
I0[0] => Mux8Bit:instMux8Bit0.I0[0]
I0[1] => Mux8Bit:instMux8Bit0.I0[1]
I0[2] => Mux8Bit:instMux8Bit0.I0[2]
I0[3] => Mux8Bit:instMux8Bit0.I0[3]
I0[4] => Mux8Bit:instMux8Bit0.I0[4]
I0[5] => Mux8Bit:instMux8Bit0.I0[5]
I0[6] => Mux8Bit:instMux8Bit0.I0[6]
I0[7] => Mux8Bit:instMux8Bit0.I0[7]
I0[8] => Mux8Bit:instMux8Bit00.I0[0]
I0[9] => Mux8Bit:instMux8Bit00.I0[1]
I0[10] => Mux8Bit:instMux8Bit00.I0[2]
I0[11] => Mux8Bit:instMux8Bit00.I0[3]
I0[12] => Mux8Bit:instMux8Bit00.I0[4]
I0[13] => Mux8Bit:instMux8Bit00.I0[5]
I0[14] => Mux8Bit:instMux8Bit00.I0[6]
I0[15] => Mux8Bit:instMux8Bit00.I0[7]
I1[0] => Mux8Bit:instMux8Bit0.I1[0]
I1[1] => Mux8Bit:instMux8Bit0.I1[1]
I1[2] => Mux8Bit:instMux8Bit0.I1[2]
I1[3] => Mux8Bit:instMux8Bit0.I1[3]
I1[4] => Mux8Bit:instMux8Bit0.I1[4]
I1[5] => Mux8Bit:instMux8Bit0.I1[5]
I1[6] => Mux8Bit:instMux8Bit0.I1[6]
I1[7] => Mux8Bit:instMux8Bit0.I1[7]
I1[8] => Mux8Bit:instMux8Bit00.I1[0]
I1[9] => Mux8Bit:instMux8Bit00.I1[1]
I1[10] => Mux8Bit:instMux8Bit00.I1[2]
I1[11] => Mux8Bit:instMux8Bit00.I1[3]
I1[12] => Mux8Bit:instMux8Bit00.I1[4]
I1[13] => Mux8Bit:instMux8Bit00.I1[5]
I1[14] => Mux8Bit:instMux8Bit00.I1[6]
I1[15] => Mux8Bit:instMux8Bit00.I1[7]


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Mux16Bit:inst3|Mux8Bit:instMux8Bit0
O[0] <= Mux_4:instMux401.O[0]
O[1] <= Mux_4:instMux401.O[1]
O[2] <= Mux_4:instMux401.O[2]
O[3] <= Mux_4:instMux401.O[3]
O[4] <= Mux_4:instMux400.O[0]
O[5] <= Mux_4:instMux400.O[1]
O[6] <= Mux_4:instMux400.O[2]
O[7] <= Mux_4:instMux400.O[3]
S => Mux_4:instMux401.S
S => Mux_4:instMux400.S
I0[0] => Mux_4:instMux401.I0[0]
I0[1] => Mux_4:instMux401.I0[1]
I0[2] => Mux_4:instMux401.I0[2]
I0[3] => Mux_4:instMux401.I0[3]
I0[4] => Mux_4:instMux400.I0[0]
I0[5] => Mux_4:instMux400.I0[1]
I0[6] => Mux_4:instMux400.I0[2]
I0[7] => Mux_4:instMux400.I0[3]
I1[0] => Mux_4:instMux401.I1[0]
I1[1] => Mux_4:instMux401.I1[1]
I1[2] => Mux_4:instMux401.I1[2]
I1[3] => Mux_4:instMux401.I1[3]
I1[4] => Mux_4:instMux400.I1[0]
I1[5] => Mux_4:instMux400.I1[1]
I1[6] => Mux_4:instMux400.I1[2]
I1[7] => Mux_4:instMux400.I1[3]


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Mux16Bit:inst3|Mux8Bit:instMux8Bit0|Mux_4:instMux401
O[0] <= instOR2.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= instOR1.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= instOR0.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= instOR00.DB_MAX_OUTPUT_PORT_TYPE
S => inst4.IN0
S => inst.IN0
S => inst5.IN0
S => inst6.IN0
S => inst7.IN0
I1[0] => inst7.IN1
I1[1] => inst6.IN1
I1[2] => inst5.IN1
I1[3] => inst4.IN1
I0[0] => inst3.IN1
I0[1] => inst2.IN1
I0[2] => inst1.IN1
I0[3] => instand00.IN1


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Mux16Bit:inst3|Mux8Bit:instMux8Bit0|Mux_4:instMux400
O[0] <= instOR2.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= instOR1.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= instOR0.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= instOR00.DB_MAX_OUTPUT_PORT_TYPE
S => inst4.IN0
S => inst.IN0
S => inst5.IN0
S => inst6.IN0
S => inst7.IN0
I1[0] => inst7.IN1
I1[1] => inst6.IN1
I1[2] => inst5.IN1
I1[3] => inst4.IN1
I0[0] => inst3.IN1
I0[1] => inst2.IN1
I0[2] => inst1.IN1
I0[3] => instand00.IN1


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Mux16Bit:inst3|Mux8Bit:instMux8Bit00
O[0] <= Mux_4:instMux401.O[0]
O[1] <= Mux_4:instMux401.O[1]
O[2] <= Mux_4:instMux401.O[2]
O[3] <= Mux_4:instMux401.O[3]
O[4] <= Mux_4:instMux400.O[0]
O[5] <= Mux_4:instMux400.O[1]
O[6] <= Mux_4:instMux400.O[2]
O[7] <= Mux_4:instMux400.O[3]
S => Mux_4:instMux401.S
S => Mux_4:instMux400.S
I0[0] => Mux_4:instMux401.I0[0]
I0[1] => Mux_4:instMux401.I0[1]
I0[2] => Mux_4:instMux401.I0[2]
I0[3] => Mux_4:instMux401.I0[3]
I0[4] => Mux_4:instMux400.I0[0]
I0[5] => Mux_4:instMux400.I0[1]
I0[6] => Mux_4:instMux400.I0[2]
I0[7] => Mux_4:instMux400.I0[3]
I1[0] => Mux_4:instMux401.I1[0]
I1[1] => Mux_4:instMux401.I1[1]
I1[2] => Mux_4:instMux401.I1[2]
I1[3] => Mux_4:instMux401.I1[3]
I1[4] => Mux_4:instMux400.I1[0]
I1[5] => Mux_4:instMux400.I1[1]
I1[6] => Mux_4:instMux400.I1[2]
I1[7] => Mux_4:instMux400.I1[3]


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Mux16Bit:inst3|Mux8Bit:instMux8Bit00|Mux_4:instMux401
O[0] <= instOR2.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= instOR1.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= instOR0.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= instOR00.DB_MAX_OUTPUT_PORT_TYPE
S => inst4.IN0
S => inst.IN0
S => inst5.IN0
S => inst6.IN0
S => inst7.IN0
I1[0] => inst7.IN1
I1[1] => inst6.IN1
I1[2] => inst5.IN1
I1[3] => inst4.IN1
I0[0] => inst3.IN1
I0[1] => inst2.IN1
I0[2] => inst1.IN1
I0[3] => instand00.IN1


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Mux16Bit:inst3|Mux8Bit:instMux8Bit00|Mux_4:instMux400
O[0] <= instOR2.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= instOR1.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= instOR0.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= instOR00.DB_MAX_OUTPUT_PORT_TYPE
S => inst4.IN0
S => inst.IN0
S => inst5.IN0
S => inst6.IN0
S => inst7.IN0
I1[0] => inst7.IN1
I1[1] => inst6.IN1
I1[2] => inst5.IN1
I1[3] => inst4.IN1
I0[0] => inst3.IN1
I0[1] => inst2.IN1
I0[2] => inst1.IN1
I0[3] => instand00.IN1


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001
R[0] <= Sub8BIT:instSub8BIT00.R[0]
R[1] <= Sub8BIT:instSub8BIT00.R[1]
R[2] <= Sub8BIT:instSub8BIT00.R[2]
R[3] <= Sub8BIT:instSub8BIT00.R[3]
R[4] <= Sub8BIT:instSub8BIT00.R[4]
R[5] <= Sub8BIT:instSub8BIT00.R[5]
R[6] <= Sub8BIT:instSub8BIT00.R[6]
R[7] <= Sub8BIT:instSub8BIT00.R[7]
R[8] <= Sub8BIT:instSub8BIT0.R[0]
R[9] <= Sub8BIT:instSub8BIT0.R[1]
R[10] <= Sub8BIT:instSub8BIT0.R[2]
R[11] <= Sub8BIT:instSub8BIT0.R[3]
R[12] <= Sub8BIT:instSub8BIT0.R[4]
R[13] <= Sub8BIT:instSub8BIT0.R[5]
R[14] <= Sub8BIT:instSub8BIT0.R[6]
R[15] <= Sub8BIT:instSub8BIT0.R[7]
A[0] => Sub8BIT:instSub8BIT00.A[0]
A[1] => Sub8BIT:instSub8BIT00.A[1]
A[2] => Sub8BIT:instSub8BIT00.A[2]
A[3] => Sub8BIT:instSub8BIT00.A[3]
A[4] => Sub8BIT:instSub8BIT00.A[4]
A[5] => Sub8BIT:instSub8BIT00.A[5]
A[6] => Sub8BIT:instSub8BIT00.A[6]
A[7] => Sub8BIT:instSub8BIT00.A[7]
A[8] => Sub8BIT:instSub8BIT0.A[0]
A[9] => Sub8BIT:instSub8BIT0.A[1]
A[10] => Sub8BIT:instSub8BIT0.A[2]
A[11] => Sub8BIT:instSub8BIT0.A[3]
A[12] => Sub8BIT:instSub8BIT0.A[4]
A[13] => Sub8BIT:instSub8BIT0.A[5]
A[14] => Sub8BIT:instSub8BIT0.A[6]
A[15] => Sub8BIT:instSub8BIT0.A[7]
B[0] => Sub8BIT:instSub8BIT00.B[0]
B[1] => Sub8BIT:instSub8BIT00.B[1]
B[2] => Sub8BIT:instSub8BIT00.B[2]
B[3] => Sub8BIT:instSub8BIT00.B[3]
B[4] => Sub8BIT:instSub8BIT00.B[4]
B[5] => Sub8BIT:instSub8BIT00.B[5]
B[6] => Sub8BIT:instSub8BIT00.B[6]
B[7] => Sub8BIT:instSub8BIT00.B[7]
B[8] => Sub8BIT:instSub8BIT0.B[0]
B[9] => Sub8BIT:instSub8BIT0.B[1]
B[10] => Sub8BIT:instSub8BIT0.B[2]
B[11] => Sub8BIT:instSub8BIT0.B[3]
B[12] => Sub8BIT:instSub8BIT0.B[4]
B[13] => Sub8BIT:instSub8BIT0.B[5]
B[14] => Sub8BIT:instSub8BIT0.B[6]
B[15] => Sub8BIT:instSub8BIT0.B[7]


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT00
BrowOUT <= Sub4BIT:instSub4BIT0.BrowOUT
BrowIN => Sub4BIT:instSub4BIT00.BrowIN
A[0] => Sub4BIT:instSub4BIT00.A[0]
A[1] => Sub4BIT:instSub4BIT00.A[1]
A[2] => Sub4BIT:instSub4BIT00.A[2]
A[3] => Sub4BIT:instSub4BIT00.A[3]
A[4] => Sub4BIT:instSub4BIT0.A[0]
A[5] => Sub4BIT:instSub4BIT0.A[1]
A[6] => Sub4BIT:instSub4BIT0.A[2]
A[7] => Sub4BIT:instSub4BIT0.A[3]
B[0] => Sub4BIT:instSub4BIT00.B[0]
B[1] => Sub4BIT:instSub4BIT00.B[1]
B[2] => Sub4BIT:instSub4BIT00.B[2]
B[3] => Sub4BIT:instSub4BIT00.B[3]
B[4] => Sub4BIT:instSub4BIT0.B[0]
B[5] => Sub4BIT:instSub4BIT0.B[1]
B[6] => Sub4BIT:instSub4BIT0.B[2]
B[7] => Sub4BIT:instSub4BIT0.B[3]
R[0] <= Sub4BIT:instSub4BIT00.R[0]
R[1] <= Sub4BIT:instSub4BIT00.R[1]
R[2] <= Sub4BIT:instSub4BIT00.R[2]
R[3] <= Sub4BIT:instSub4BIT00.R[3]
R[4] <= Sub4BIT:instSub4BIT0.R[0]
R[5] <= Sub4BIT:instSub4BIT0.R[1]
R[6] <= Sub4BIT:instSub4BIT0.R[2]
R[7] <= Sub4BIT:instSub4BIT0.R[3]


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT00|Sub4BIT:instSub4BIT0
BrowOUT <= Sub1BIT:instSub1BIT2.BrowOUT
A[0] => Sub1BIT:instSub1BIT00.A
A[1] => Sub1BIT:instSub1BIT0.A
A[2] => Sub1BIT:instSub1BIT1.A
A[3] => Sub1BIT:instSub1BIT2.A
B[0] => Sub1BIT:instSub1BIT00.B
B[1] => Sub1BIT:instSub1BIT0.B
B[2] => Sub1BIT:instSub1BIT1.B
B[3] => Sub1BIT:instSub1BIT2.B
BrowIN => Sub1BIT:instSub1BIT00.BrowIN
R[0] <= Sub1BIT:instSub1BIT00.R
R[1] <= Sub1BIT:instSub1BIT0.R
R[2] <= Sub1BIT:instSub1BIT1.R
R[3] <= Sub1BIT:instSub1BIT2.R


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT00|Sub4BIT:instSub4BIT0|Sub1BIT:instSub1BIT2
R <= XOR3:instXOR00.OUT
BrowIN => XOR3:instXOR00.IN3
BrowIN => inst1AND0.IN1
BrowIN => inst1AND1.IN1
A => XOR3:instXOR00.IN1
A => instNOT00.IN0
B => XOR3:instXOR00.IN2
B => inst1AND1.IN0
B => inst1AND00.IN1
BrowOUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT00|Sub4BIT:instSub4BIT0|Sub1BIT:instSub1BIT2|XOR3:instXOR00
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT00|Sub4BIT:instSub4BIT0|Sub1BIT:instSub1BIT1
R <= XOR3:instXOR00.OUT
BrowIN => XOR3:instXOR00.IN3
BrowIN => inst1AND0.IN1
BrowIN => inst1AND1.IN1
A => XOR3:instXOR00.IN1
A => instNOT00.IN0
B => XOR3:instXOR00.IN2
B => inst1AND1.IN0
B => inst1AND00.IN1
BrowOUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT00|Sub4BIT:instSub4BIT0|Sub1BIT:instSub1BIT1|XOR3:instXOR00
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT00|Sub4BIT:instSub4BIT0|Sub1BIT:instSub1BIT0
R <= XOR3:instXOR00.OUT
BrowIN => XOR3:instXOR00.IN3
BrowIN => inst1AND0.IN1
BrowIN => inst1AND1.IN1
A => XOR3:instXOR00.IN1
A => instNOT00.IN0
B => XOR3:instXOR00.IN2
B => inst1AND1.IN0
B => inst1AND00.IN1
BrowOUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT00|Sub4BIT:instSub4BIT0|Sub1BIT:instSub1BIT0|XOR3:instXOR00
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT00|Sub4BIT:instSub4BIT0|Sub1BIT:instSub1BIT00
R <= XOR3:instXOR00.OUT
BrowIN => XOR3:instXOR00.IN3
BrowIN => inst1AND0.IN1
BrowIN => inst1AND1.IN1
A => XOR3:instXOR00.IN1
A => instNOT00.IN0
B => XOR3:instXOR00.IN2
B => inst1AND1.IN0
B => inst1AND00.IN1
BrowOUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT00|Sub4BIT:instSub4BIT0|Sub1BIT:instSub1BIT00|XOR3:instXOR00
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT00|Sub4BIT:instSub4BIT00
BrowOUT <= Sub1BIT:instSub1BIT2.BrowOUT
A[0] => Sub1BIT:instSub1BIT00.A
A[1] => Sub1BIT:instSub1BIT0.A
A[2] => Sub1BIT:instSub1BIT1.A
A[3] => Sub1BIT:instSub1BIT2.A
B[0] => Sub1BIT:instSub1BIT00.B
B[1] => Sub1BIT:instSub1BIT0.B
B[2] => Sub1BIT:instSub1BIT1.B
B[3] => Sub1BIT:instSub1BIT2.B
BrowIN => Sub1BIT:instSub1BIT00.BrowIN
R[0] <= Sub1BIT:instSub1BIT00.R
R[1] <= Sub1BIT:instSub1BIT0.R
R[2] <= Sub1BIT:instSub1BIT1.R
R[3] <= Sub1BIT:instSub1BIT2.R


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT00|Sub4BIT:instSub4BIT00|Sub1BIT:instSub1BIT2
R <= XOR3:instXOR00.OUT
BrowIN => XOR3:instXOR00.IN3
BrowIN => inst1AND0.IN1
BrowIN => inst1AND1.IN1
A => XOR3:instXOR00.IN1
A => instNOT00.IN0
B => XOR3:instXOR00.IN2
B => inst1AND1.IN0
B => inst1AND00.IN1
BrowOUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT00|Sub4BIT:instSub4BIT00|Sub1BIT:instSub1BIT2|XOR3:instXOR00
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT00|Sub4BIT:instSub4BIT00|Sub1BIT:instSub1BIT1
R <= XOR3:instXOR00.OUT
BrowIN => XOR3:instXOR00.IN3
BrowIN => inst1AND0.IN1
BrowIN => inst1AND1.IN1
A => XOR3:instXOR00.IN1
A => instNOT00.IN0
B => XOR3:instXOR00.IN2
B => inst1AND1.IN0
B => inst1AND00.IN1
BrowOUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT00|Sub4BIT:instSub4BIT00|Sub1BIT:instSub1BIT1|XOR3:instXOR00
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT00|Sub4BIT:instSub4BIT00|Sub1BIT:instSub1BIT0
R <= XOR3:instXOR00.OUT
BrowIN => XOR3:instXOR00.IN3
BrowIN => inst1AND0.IN1
BrowIN => inst1AND1.IN1
A => XOR3:instXOR00.IN1
A => instNOT00.IN0
B => XOR3:instXOR00.IN2
B => inst1AND1.IN0
B => inst1AND00.IN1
BrowOUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT00|Sub4BIT:instSub4BIT00|Sub1BIT:instSub1BIT0|XOR3:instXOR00
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT00|Sub4BIT:instSub4BIT00|Sub1BIT:instSub1BIT00
R <= XOR3:instXOR00.OUT
BrowIN => XOR3:instXOR00.IN3
BrowIN => inst1AND0.IN1
BrowIN => inst1AND1.IN1
A => XOR3:instXOR00.IN1
A => instNOT00.IN0
B => XOR3:instXOR00.IN2
B => inst1AND1.IN0
B => inst1AND00.IN1
BrowOUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT00|Sub4BIT:instSub4BIT00|Sub1BIT:instSub1BIT00|XOR3:instXOR00
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT0
BrowOUT <= Sub4BIT:instSub4BIT0.BrowOUT
BrowIN => Sub4BIT:instSub4BIT00.BrowIN
A[0] => Sub4BIT:instSub4BIT00.A[0]
A[1] => Sub4BIT:instSub4BIT00.A[1]
A[2] => Sub4BIT:instSub4BIT00.A[2]
A[3] => Sub4BIT:instSub4BIT00.A[3]
A[4] => Sub4BIT:instSub4BIT0.A[0]
A[5] => Sub4BIT:instSub4BIT0.A[1]
A[6] => Sub4BIT:instSub4BIT0.A[2]
A[7] => Sub4BIT:instSub4BIT0.A[3]
B[0] => Sub4BIT:instSub4BIT00.B[0]
B[1] => Sub4BIT:instSub4BIT00.B[1]
B[2] => Sub4BIT:instSub4BIT00.B[2]
B[3] => Sub4BIT:instSub4BIT00.B[3]
B[4] => Sub4BIT:instSub4BIT0.B[0]
B[5] => Sub4BIT:instSub4BIT0.B[1]
B[6] => Sub4BIT:instSub4BIT0.B[2]
B[7] => Sub4BIT:instSub4BIT0.B[3]
R[0] <= Sub4BIT:instSub4BIT00.R[0]
R[1] <= Sub4BIT:instSub4BIT00.R[1]
R[2] <= Sub4BIT:instSub4BIT00.R[2]
R[3] <= Sub4BIT:instSub4BIT00.R[3]
R[4] <= Sub4BIT:instSub4BIT0.R[0]
R[5] <= Sub4BIT:instSub4BIT0.R[1]
R[6] <= Sub4BIT:instSub4BIT0.R[2]
R[7] <= Sub4BIT:instSub4BIT0.R[3]


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT0|Sub4BIT:instSub4BIT0
BrowOUT <= Sub1BIT:instSub1BIT2.BrowOUT
A[0] => Sub1BIT:instSub1BIT00.A
A[1] => Sub1BIT:instSub1BIT0.A
A[2] => Sub1BIT:instSub1BIT1.A
A[3] => Sub1BIT:instSub1BIT2.A
B[0] => Sub1BIT:instSub1BIT00.B
B[1] => Sub1BIT:instSub1BIT0.B
B[2] => Sub1BIT:instSub1BIT1.B
B[3] => Sub1BIT:instSub1BIT2.B
BrowIN => Sub1BIT:instSub1BIT00.BrowIN
R[0] <= Sub1BIT:instSub1BIT00.R
R[1] <= Sub1BIT:instSub1BIT0.R
R[2] <= Sub1BIT:instSub1BIT1.R
R[3] <= Sub1BIT:instSub1BIT2.R


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT0|Sub4BIT:instSub4BIT0|Sub1BIT:instSub1BIT2
R <= XOR3:instXOR00.OUT
BrowIN => XOR3:instXOR00.IN3
BrowIN => inst1AND0.IN1
BrowIN => inst1AND1.IN1
A => XOR3:instXOR00.IN1
A => instNOT00.IN0
B => XOR3:instXOR00.IN2
B => inst1AND1.IN0
B => inst1AND00.IN1
BrowOUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT0|Sub4BIT:instSub4BIT0|Sub1BIT:instSub1BIT2|XOR3:instXOR00
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT0|Sub4BIT:instSub4BIT0|Sub1BIT:instSub1BIT1
R <= XOR3:instXOR00.OUT
BrowIN => XOR3:instXOR00.IN3
BrowIN => inst1AND0.IN1
BrowIN => inst1AND1.IN1
A => XOR3:instXOR00.IN1
A => instNOT00.IN0
B => XOR3:instXOR00.IN2
B => inst1AND1.IN0
B => inst1AND00.IN1
BrowOUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT0|Sub4BIT:instSub4BIT0|Sub1BIT:instSub1BIT1|XOR3:instXOR00
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT0|Sub4BIT:instSub4BIT0|Sub1BIT:instSub1BIT0
R <= XOR3:instXOR00.OUT
BrowIN => XOR3:instXOR00.IN3
BrowIN => inst1AND0.IN1
BrowIN => inst1AND1.IN1
A => XOR3:instXOR00.IN1
A => instNOT00.IN0
B => XOR3:instXOR00.IN2
B => inst1AND1.IN0
B => inst1AND00.IN1
BrowOUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT0|Sub4BIT:instSub4BIT0|Sub1BIT:instSub1BIT0|XOR3:instXOR00
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT0|Sub4BIT:instSub4BIT0|Sub1BIT:instSub1BIT00
R <= XOR3:instXOR00.OUT
BrowIN => XOR3:instXOR00.IN3
BrowIN => inst1AND0.IN1
BrowIN => inst1AND1.IN1
A => XOR3:instXOR00.IN1
A => instNOT00.IN0
B => XOR3:instXOR00.IN2
B => inst1AND1.IN0
B => inst1AND00.IN1
BrowOUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT0|Sub4BIT:instSub4BIT0|Sub1BIT:instSub1BIT00|XOR3:instXOR00
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT0|Sub4BIT:instSub4BIT00
BrowOUT <= Sub1BIT:instSub1BIT2.BrowOUT
A[0] => Sub1BIT:instSub1BIT00.A
A[1] => Sub1BIT:instSub1BIT0.A
A[2] => Sub1BIT:instSub1BIT1.A
A[3] => Sub1BIT:instSub1BIT2.A
B[0] => Sub1BIT:instSub1BIT00.B
B[1] => Sub1BIT:instSub1BIT0.B
B[2] => Sub1BIT:instSub1BIT1.B
B[3] => Sub1BIT:instSub1BIT2.B
BrowIN => Sub1BIT:instSub1BIT00.BrowIN
R[0] <= Sub1BIT:instSub1BIT00.R
R[1] <= Sub1BIT:instSub1BIT0.R
R[2] <= Sub1BIT:instSub1BIT1.R
R[3] <= Sub1BIT:instSub1BIT2.R


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT0|Sub4BIT:instSub4BIT00|Sub1BIT:instSub1BIT2
R <= XOR3:instXOR00.OUT
BrowIN => XOR3:instXOR00.IN3
BrowIN => inst1AND0.IN1
BrowIN => inst1AND1.IN1
A => XOR3:instXOR00.IN1
A => instNOT00.IN0
B => XOR3:instXOR00.IN2
B => inst1AND1.IN0
B => inst1AND00.IN1
BrowOUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT0|Sub4BIT:instSub4BIT00|Sub1BIT:instSub1BIT2|XOR3:instXOR00
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT0|Sub4BIT:instSub4BIT00|Sub1BIT:instSub1BIT1
R <= XOR3:instXOR00.OUT
BrowIN => XOR3:instXOR00.IN3
BrowIN => inst1AND0.IN1
BrowIN => inst1AND1.IN1
A => XOR3:instXOR00.IN1
A => instNOT00.IN0
B => XOR3:instXOR00.IN2
B => inst1AND1.IN0
B => inst1AND00.IN1
BrowOUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT0|Sub4BIT:instSub4BIT00|Sub1BIT:instSub1BIT1|XOR3:instXOR00
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT0|Sub4BIT:instSub4BIT00|Sub1BIT:instSub1BIT0
R <= XOR3:instXOR00.OUT
BrowIN => XOR3:instXOR00.IN3
BrowIN => inst1AND0.IN1
BrowIN => inst1AND1.IN1
A => XOR3:instXOR00.IN1
A => instNOT00.IN0
B => XOR3:instXOR00.IN2
B => inst1AND1.IN0
B => inst1AND00.IN1
BrowOUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT0|Sub4BIT:instSub4BIT00|Sub1BIT:instSub1BIT0|XOR3:instXOR00
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT0|Sub4BIT:instSub4BIT00|Sub1BIT:instSub1BIT00
R <= XOR3:instXOR00.OUT
BrowIN => XOR3:instXOR00.IN3
BrowIN => inst1AND0.IN1
BrowIN => inst1AND1.IN1
A => XOR3:instXOR00.IN1
A => instNOT00.IN0
B => XOR3:instXOR00.IN2
B => inst1AND1.IN0
B => inst1AND00.IN1
BrowOUT <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Sub16BIT:Sub001|Sub8BIT:instSub8BIT0|Sub4BIT:instSub4BIT00|Sub1BIT:instSub1BIT00|XOR3:instXOR00
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Mux16Bit:inst2
O[0] <= Mux8Bit:instMux8Bit0.O[0]
O[1] <= Mux8Bit:instMux8Bit0.O[1]
O[2] <= Mux8Bit:instMux8Bit0.O[2]
O[3] <= Mux8Bit:instMux8Bit0.O[3]
O[4] <= Mux8Bit:instMux8Bit0.O[4]
O[5] <= Mux8Bit:instMux8Bit0.O[5]
O[6] <= Mux8Bit:instMux8Bit0.O[6]
O[7] <= Mux8Bit:instMux8Bit0.O[7]
O[8] <= Mux8Bit:instMux8Bit00.O[0]
O[9] <= Mux8Bit:instMux8Bit00.O[1]
O[10] <= Mux8Bit:instMux8Bit00.O[2]
O[11] <= Mux8Bit:instMux8Bit00.O[3]
O[12] <= Mux8Bit:instMux8Bit00.O[4]
O[13] <= Mux8Bit:instMux8Bit00.O[5]
O[14] <= Mux8Bit:instMux8Bit00.O[6]
O[15] <= Mux8Bit:instMux8Bit00.O[7]
S => Mux8Bit:instMux8Bit0.S
S => Mux8Bit:instMux8Bit00.S
I0[0] => Mux8Bit:instMux8Bit0.I0[0]
I0[1] => Mux8Bit:instMux8Bit0.I0[1]
I0[2] => Mux8Bit:instMux8Bit0.I0[2]
I0[3] => Mux8Bit:instMux8Bit0.I0[3]
I0[4] => Mux8Bit:instMux8Bit0.I0[4]
I0[5] => Mux8Bit:instMux8Bit0.I0[5]
I0[6] => Mux8Bit:instMux8Bit0.I0[6]
I0[7] => Mux8Bit:instMux8Bit0.I0[7]
I0[8] => Mux8Bit:instMux8Bit00.I0[0]
I0[9] => Mux8Bit:instMux8Bit00.I0[1]
I0[10] => Mux8Bit:instMux8Bit00.I0[2]
I0[11] => Mux8Bit:instMux8Bit00.I0[3]
I0[12] => Mux8Bit:instMux8Bit00.I0[4]
I0[13] => Mux8Bit:instMux8Bit00.I0[5]
I0[14] => Mux8Bit:instMux8Bit00.I0[6]
I0[15] => Mux8Bit:instMux8Bit00.I0[7]
I1[0] => Mux8Bit:instMux8Bit0.I1[0]
I1[1] => Mux8Bit:instMux8Bit0.I1[1]
I1[2] => Mux8Bit:instMux8Bit0.I1[2]
I1[3] => Mux8Bit:instMux8Bit0.I1[3]
I1[4] => Mux8Bit:instMux8Bit0.I1[4]
I1[5] => Mux8Bit:instMux8Bit0.I1[5]
I1[6] => Mux8Bit:instMux8Bit0.I1[6]
I1[7] => Mux8Bit:instMux8Bit0.I1[7]
I1[8] => Mux8Bit:instMux8Bit00.I1[0]
I1[9] => Mux8Bit:instMux8Bit00.I1[1]
I1[10] => Mux8Bit:instMux8Bit00.I1[2]
I1[11] => Mux8Bit:instMux8Bit00.I1[3]
I1[12] => Mux8Bit:instMux8Bit00.I1[4]
I1[13] => Mux8Bit:instMux8Bit00.I1[5]
I1[14] => Mux8Bit:instMux8Bit00.I1[6]
I1[15] => Mux8Bit:instMux8Bit00.I1[7]


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Mux16Bit:inst2|Mux8Bit:instMux8Bit0
O[0] <= Mux_4:instMux401.O[0]
O[1] <= Mux_4:instMux401.O[1]
O[2] <= Mux_4:instMux401.O[2]
O[3] <= Mux_4:instMux401.O[3]
O[4] <= Mux_4:instMux400.O[0]
O[5] <= Mux_4:instMux400.O[1]
O[6] <= Mux_4:instMux400.O[2]
O[7] <= Mux_4:instMux400.O[3]
S => Mux_4:instMux401.S
S => Mux_4:instMux400.S
I0[0] => Mux_4:instMux401.I0[0]
I0[1] => Mux_4:instMux401.I0[1]
I0[2] => Mux_4:instMux401.I0[2]
I0[3] => Mux_4:instMux401.I0[3]
I0[4] => Mux_4:instMux400.I0[0]
I0[5] => Mux_4:instMux400.I0[1]
I0[6] => Mux_4:instMux400.I0[2]
I0[7] => Mux_4:instMux400.I0[3]
I1[0] => Mux_4:instMux401.I1[0]
I1[1] => Mux_4:instMux401.I1[1]
I1[2] => Mux_4:instMux401.I1[2]
I1[3] => Mux_4:instMux401.I1[3]
I1[4] => Mux_4:instMux400.I1[0]
I1[5] => Mux_4:instMux400.I1[1]
I1[6] => Mux_4:instMux400.I1[2]
I1[7] => Mux_4:instMux400.I1[3]


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Mux16Bit:inst2|Mux8Bit:instMux8Bit0|Mux_4:instMux401
O[0] <= instOR2.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= instOR1.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= instOR0.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= instOR00.DB_MAX_OUTPUT_PORT_TYPE
S => inst4.IN0
S => inst.IN0
S => inst5.IN0
S => inst6.IN0
S => inst7.IN0
I1[0] => inst7.IN1
I1[1] => inst6.IN1
I1[2] => inst5.IN1
I1[3] => inst4.IN1
I0[0] => inst3.IN1
I0[1] => inst2.IN1
I0[2] => inst1.IN1
I0[3] => instand00.IN1


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Mux16Bit:inst2|Mux8Bit:instMux8Bit0|Mux_4:instMux400
O[0] <= instOR2.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= instOR1.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= instOR0.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= instOR00.DB_MAX_OUTPUT_PORT_TYPE
S => inst4.IN0
S => inst.IN0
S => inst5.IN0
S => inst6.IN0
S => inst7.IN0
I1[0] => inst7.IN1
I1[1] => inst6.IN1
I1[2] => inst5.IN1
I1[3] => inst4.IN1
I0[0] => inst3.IN1
I0[1] => inst2.IN1
I0[2] => inst1.IN1
I0[3] => instand00.IN1


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Mux16Bit:inst2|Mux8Bit:instMux8Bit00
O[0] <= Mux_4:instMux401.O[0]
O[1] <= Mux_4:instMux401.O[1]
O[2] <= Mux_4:instMux401.O[2]
O[3] <= Mux_4:instMux401.O[3]
O[4] <= Mux_4:instMux400.O[0]
O[5] <= Mux_4:instMux400.O[1]
O[6] <= Mux_4:instMux400.O[2]
O[7] <= Mux_4:instMux400.O[3]
S => Mux_4:instMux401.S
S => Mux_4:instMux400.S
I0[0] => Mux_4:instMux401.I0[0]
I0[1] => Mux_4:instMux401.I0[1]
I0[2] => Mux_4:instMux401.I0[2]
I0[3] => Mux_4:instMux401.I0[3]
I0[4] => Mux_4:instMux400.I0[0]
I0[5] => Mux_4:instMux400.I0[1]
I0[6] => Mux_4:instMux400.I0[2]
I0[7] => Mux_4:instMux400.I0[3]
I1[0] => Mux_4:instMux401.I1[0]
I1[1] => Mux_4:instMux401.I1[1]
I1[2] => Mux_4:instMux401.I1[2]
I1[3] => Mux_4:instMux401.I1[3]
I1[4] => Mux_4:instMux400.I1[0]
I1[5] => Mux_4:instMux400.I1[1]
I1[6] => Mux_4:instMux400.I1[2]
I1[7] => Mux_4:instMux400.I1[3]


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Mux16Bit:inst2|Mux8Bit:instMux8Bit00|Mux_4:instMux401
O[0] <= instOR2.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= instOR1.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= instOR0.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= instOR00.DB_MAX_OUTPUT_PORT_TYPE
S => inst4.IN0
S => inst.IN0
S => inst5.IN0
S => inst6.IN0
S => inst7.IN0
I1[0] => inst7.IN1
I1[1] => inst6.IN1
I1[2] => inst5.IN1
I1[3] => inst4.IN1
I0[0] => inst3.IN1
I0[1] => inst2.IN1
I0[2] => inst1.IN1
I0[3] => instand00.IN1


|BusSharing|BusSharingDatapath:inst3|AbsMax:AbsMax|Mux16Bit:inst2|Mux8Bit:instMux8Bit00|Mux_4:instMux400
O[0] <= instOR2.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= instOR1.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= instOR0.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= instOR00.DB_MAX_OUTPUT_PORT_TYPE
S => inst4.IN0
S => inst.IN0
S => inst5.IN0
S => inst6.IN0
S => inst7.IN0
I1[0] => inst7.IN1
I1[1] => inst6.IN1
I1[2] => inst5.IN1
I1[3] => inst4.IN1
I0[0] => inst3.IN1
I0[1] => inst2.IN1
I0[2] => inst1.IN1
I0[3] => instand00.IN1


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst1
O[0] <= OneRegister16bit:Register0.OutA[0]
O[1] <= OneRegister16bit:Register0.OutA[1]
O[2] <= OneRegister16bit:Register0.OutA[2]
O[3] <= OneRegister16bit:Register0.OutA[3]
O[4] <= OneRegister16bit:Register0.OutA[4]
O[5] <= OneRegister16bit:Register0.OutA[5]
O[6] <= OneRegister16bit:Register0.OutA[6]
O[7] <= OneRegister16bit:Register0.OutA[7]
O[8] <= OneRegister16bit:Register0.OutA[8]
O[9] <= OneRegister16bit:Register0.OutA[9]
O[10] <= OneRegister16bit:Register0.OutA[10]
O[11] <= OneRegister16bit:Register0.OutA[11]
O[12] <= OneRegister16bit:Register0.OutA[12]
O[13] <= OneRegister16bit:Register0.OutA[13]
O[14] <= OneRegister16bit:Register0.OutA[14]
O[15] <= OneRegister16bit:Register0.OutA[15]
RE => OneRegister16bit:Register0.RAA
WE => OneRegister16bit:Register0.WA
CLK => OneRegister16bit:Register0.CLK
I[0] => OneRegister16bit:Register0.I[0]
I[1] => OneRegister16bit:Register0.I[1]
I[2] => OneRegister16bit:Register0.I[2]
I[3] => OneRegister16bit:Register0.I[3]
I[4] => OneRegister16bit:Register0.I[4]
I[5] => OneRegister16bit:Register0.I[5]
I[6] => OneRegister16bit:Register0.I[6]
I[7] => OneRegister16bit:Register0.I[7]
I[8] => OneRegister16bit:Register0.I[8]
I[9] => OneRegister16bit:Register0.I[9]
I[10] => OneRegister16bit:Register0.I[10]
I[11] => OneRegister16bit:Register0.I[11]
I[12] => OneRegister16bit:Register0.I[12]
I[13] => OneRegister16bit:Register0.I[13]
I[14] => OneRegister16bit:Register0.I[14]
I[15] => OneRegister16bit:Register0.I[15]


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst1|OneRegister16bit:Register0
OutA[0] <= Register:instReg0.OutA[0]
OutA[1] <= Register:instReg0.OutA[1]
OutA[2] <= Register:instReg0.OutA[2]
OutA[3] <= Register:instReg0.OutA[3]
OutA[4] <= Register:instReg0.OutA[4]
OutA[5] <= Register:instReg0.OutA[5]
OutA[6] <= Register:instReg0.OutA[6]
OutA[7] <= Register:instReg0.OutA[7]
OutA[8] <= Register:instReg00.OutA[0]
OutA[9] <= Register:instReg00.OutA[1]
OutA[10] <= Register:instReg00.OutA[2]
OutA[11] <= Register:instReg00.OutA[3]
OutA[12] <= Register:instReg00.OutA[4]
OutA[13] <= Register:instReg00.OutA[5]
OutA[14] <= Register:instReg00.OutA[6]
OutA[15] <= Register:instReg00.OutA[7]
RAB => Register:instReg00.RBE
RAB => Register:instReg0.RBE
RAA => Register:instReg00.RAE
RAA => Register:instReg0.RAE
WA => Register:instReg00.WE
WA => Register:instReg0.WE
CLK => Register:instReg00.CLK
CLK => Register:instReg0.CLK
I[0] => Register:instReg0.I[0]
I[1] => Register:instReg0.I[1]
I[2] => Register:instReg0.I[2]
I[3] => Register:instReg0.I[3]
I[4] => Register:instReg0.I[4]
I[5] => Register:instReg0.I[5]
I[6] => Register:instReg0.I[6]
I[7] => Register:instReg0.I[7]
I[8] => Register:instReg00.I[0]
I[9] => Register:instReg00.I[1]
I[10] => Register:instReg00.I[2]
I[11] => Register:instReg00.I[3]
I[12] => Register:instReg00.I[4]
I[13] => Register:instReg00.I[5]
I[14] => Register:instReg00.I[6]
I[15] => Register:instReg00.I[7]
OutB[0] <= Register:instReg0.OutB[0]
OutB[1] <= Register:instReg0.OutB[1]
OutB[2] <= Register:instReg0.OutB[2]
OutB[3] <= Register:instReg0.OutB[3]
OutB[4] <= Register:instReg0.OutB[4]
OutB[5] <= Register:instReg0.OutB[5]
OutB[6] <= Register:instReg0.OutB[6]
OutB[7] <= Register:instReg0.OutB[7]
OutB[8] <= Register:instReg00.OutB[0]
OutB[9] <= Register:instReg00.OutB[1]
OutB[10] <= Register:instReg00.OutB[2]
OutB[11] <= Register:instReg00.OutB[3]
OutB[12] <= Register:instReg00.OutB[4]
OutB[13] <= Register:instReg00.OutB[5]
OutB[14] <= Register:instReg00.OutB[6]
OutB[15] <= Register:instReg00.OutB[7]


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst1|OneRegister16bit:Register0|Register:instReg00
OutA[0] <= O[0].DB_MAX_OUTPUT_PORT_TYPE
OutA[1] <= O[1].DB_MAX_OUTPUT_PORT_TYPE
OutA[2] <= O[2].DB_MAX_OUTPUT_PORT_TYPE
OutA[3] <= O[3].DB_MAX_OUTPUT_PORT_TYPE
OutA[4] <= O[4].DB_MAX_OUTPUT_PORT_TYPE
OutA[5] <= O[5].DB_MAX_OUTPUT_PORT_TYPE
OutA[6] <= O[6].DB_MAX_OUTPUT_PORT_TYPE
OutA[7] <= O[7].DB_MAX_OUTPUT_PORT_TYPE
RBE => RFC:instRFC0.RBE
RBE => RFC:instRFC3.RBE
RBE => RFC:instRFC4.RBE
RBE => RFC:instRFC5.RBE
RBE => RFC:instRFC1.RBE
RBE => RFC:instRFC2.RBE
RBE => RFC:instRFC6.RBE
RBE => RFC:instRFC00.RBE
RAE => RFC:instRFC0.RAE
RAE => RFC:instRFC3.RAE
RAE => RFC:instRFC4.RAE
RAE => RFC:instRFC5.RAE
RAE => RFC:instRFC1.RAE
RAE => RFC:instRFC2.RAE
RAE => RFC:instRFC6.RAE
RAE => RFC:instRFC00.RAE
WE => RFC:instRFC0.Write
WE => RFC:instRFC3.Write
WE => RFC:instRFC4.Write
WE => RFC:instRFC5.Write
WE => RFC:instRFC1.Write
WE => RFC:instRFC2.Write
WE => RFC:instRFC6.Write
WE => RFC:instRFC00.Write
I[0] => RFC:instRFC00.Input
I[1] => RFC:instRFC0.Input
I[2] => RFC:instRFC1.Input
I[3] => RFC:instRFC2.Input
I[4] => RFC:instRFC3.Input
I[5] => RFC:instRFC4.Input
I[6] => RFC:instRFC5.Input
I[7] => RFC:instRFC6.Input
CLK => RFC:instRFC0.CLK
CLK => RFC:instRFC3.CLK
CLK => RFC:instRFC4.CLK
CLK => RFC:instRFC5.CLK
CLK => RFC:instRFC1.CLK
CLK => RFC:instRFC2.CLK
CLK => RFC:instRFC6.CLK
CLK => RFC:instRFC00.CLK
OutB[0] <= RFC:instRFC00.OutB
OutB[1] <= RFC:instRFC0.OutB
OutB[2] <= RFC:instRFC1.OutB
OutB[3] <= RFC:instRFC2.OutB
OutB[4] <= RFC:instRFC3.OutB
OutB[5] <= RFC:instRFC4.OutB
OutB[6] <= RFC:instRFC5.OutB
OutB[7] <= RFC:instRFC6.OutB


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst1|OneRegister16bit:Register0|Register:instReg00|RFC:instRFC0
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst1|OneRegister16bit:Register0|Register:instReg00|RFC:instRFC3
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst1|OneRegister16bit:Register0|Register:instReg00|RFC:instRFC4
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst1|OneRegister16bit:Register0|Register:instReg00|RFC:instRFC5
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst1|OneRegister16bit:Register0|Register:instReg00|RFC:instRFC1
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst1|OneRegister16bit:Register0|Register:instReg00|RFC:instRFC2
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst1|OneRegister16bit:Register0|Register:instReg00|RFC:instRFC6
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst1|OneRegister16bit:Register0|Register:instReg00|RFC:instRFC00
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst1|OneRegister16bit:Register0|Register:instReg0
OutA[0] <= O[0].DB_MAX_OUTPUT_PORT_TYPE
OutA[1] <= O[1].DB_MAX_OUTPUT_PORT_TYPE
OutA[2] <= O[2].DB_MAX_OUTPUT_PORT_TYPE
OutA[3] <= O[3].DB_MAX_OUTPUT_PORT_TYPE
OutA[4] <= O[4].DB_MAX_OUTPUT_PORT_TYPE
OutA[5] <= O[5].DB_MAX_OUTPUT_PORT_TYPE
OutA[6] <= O[6].DB_MAX_OUTPUT_PORT_TYPE
OutA[7] <= O[7].DB_MAX_OUTPUT_PORT_TYPE
RBE => RFC:instRFC0.RBE
RBE => RFC:instRFC3.RBE
RBE => RFC:instRFC4.RBE
RBE => RFC:instRFC5.RBE
RBE => RFC:instRFC1.RBE
RBE => RFC:instRFC2.RBE
RBE => RFC:instRFC6.RBE
RBE => RFC:instRFC00.RBE
RAE => RFC:instRFC0.RAE
RAE => RFC:instRFC3.RAE
RAE => RFC:instRFC4.RAE
RAE => RFC:instRFC5.RAE
RAE => RFC:instRFC1.RAE
RAE => RFC:instRFC2.RAE
RAE => RFC:instRFC6.RAE
RAE => RFC:instRFC00.RAE
WE => RFC:instRFC0.Write
WE => RFC:instRFC3.Write
WE => RFC:instRFC4.Write
WE => RFC:instRFC5.Write
WE => RFC:instRFC1.Write
WE => RFC:instRFC2.Write
WE => RFC:instRFC6.Write
WE => RFC:instRFC00.Write
I[0] => RFC:instRFC00.Input
I[1] => RFC:instRFC0.Input
I[2] => RFC:instRFC1.Input
I[3] => RFC:instRFC2.Input
I[4] => RFC:instRFC3.Input
I[5] => RFC:instRFC4.Input
I[6] => RFC:instRFC5.Input
I[7] => RFC:instRFC6.Input
CLK => RFC:instRFC0.CLK
CLK => RFC:instRFC3.CLK
CLK => RFC:instRFC4.CLK
CLK => RFC:instRFC5.CLK
CLK => RFC:instRFC1.CLK
CLK => RFC:instRFC2.CLK
CLK => RFC:instRFC6.CLK
CLK => RFC:instRFC00.CLK
OutB[0] <= RFC:instRFC00.OutB
OutB[1] <= RFC:instRFC0.OutB
OutB[2] <= RFC:instRFC1.OutB
OutB[3] <= RFC:instRFC2.OutB
OutB[4] <= RFC:instRFC3.OutB
OutB[5] <= RFC:instRFC4.OutB
OutB[6] <= RFC:instRFC5.OutB
OutB[7] <= RFC:instRFC6.OutB


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst1|OneRegister16bit:Register0|Register:instReg0|RFC:instRFC0
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst1|OneRegister16bit:Register0|Register:instReg0|RFC:instRFC3
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst1|OneRegister16bit:Register0|Register:instReg0|RFC:instRFC4
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst1|OneRegister16bit:Register0|Register:instReg0|RFC:instRFC5
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst1|OneRegister16bit:Register0|Register:instReg0|RFC:instRFC1
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst1|OneRegister16bit:Register0|Register:instReg0|RFC:instRFC2
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst1|OneRegister16bit:Register0|Register:instReg0|RFC:instRFC6
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst1|OneRegister16bit:Register0|Register:instReg0|RFC:instRFC00
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2
O[0] <= Mux16Bit:inst3.O[0]
O[1] <= Mux16Bit:inst3.O[1]
O[2] <= Mux16Bit:inst3.O[2]
O[3] <= Mux16Bit:inst3.O[3]
O[4] <= Mux16Bit:inst3.O[4]
O[5] <= Mux16Bit:inst3.O[5]
O[6] <= Mux16Bit:inst3.O[6]
O[7] <= Mux16Bit:inst3.O[7]
O[8] <= Mux16Bit:inst3.O[8]
O[9] <= Mux16Bit:inst3.O[9]
O[10] <= Mux16Bit:inst3.O[10]
O[11] <= Mux16Bit:inst3.O[11]
O[12] <= Mux16Bit:inst3.O[12]
O[13] <= Mux16Bit:inst3.O[13]
O[14] <= Mux16Bit:inst3.O[14]
O[15] <= Mux16Bit:inst3.O[15]
C[0] => inst21.IN0
C[0] => inst18[15].IN1
C[0] => inst18[14].IN1
C[0] => inst18[13].IN1
C[0] => inst18[12].IN1
C[0] => inst18[11].IN1
C[0] => inst18[10].IN1
C[0] => inst18[9].IN1
C[0] => inst18[8].IN1
C[0] => inst18[7].IN1
C[0] => inst18[6].IN1
C[0] => inst18[5].IN1
C[0] => inst18[4].IN1
C[0] => inst18[3].IN1
C[0] => inst18[2].IN1
C[0] => inst18[1].IN1
C[0] => inst18[0].IN1
C[0] => inst24.IN1
C[1] => inst30.IN0
C[1] => inst20.IN0
C[1] => inst22.IN0
C[1] => inst24.IN0
R1[0] => inst18[0].IN0
R1[0] => Mux16Bit:inst2.I1[0]
R1[1] => inst18[1].IN0
R1[1] => Mux16Bit:inst2.I1[1]
R1[2] => inst18[2].IN0
R1[2] => Mux16Bit:inst2.I1[2]
R1[3] => inst18[3].IN0
R1[3] => Mux16Bit:inst2.I1[3]
R1[4] => inst18[4].IN0
R1[4] => Mux16Bit:inst2.I1[4]
R1[5] => inst18[5].IN0
R1[5] => Mux16Bit:inst2.I1[5]
R1[6] => inst18[6].IN0
R1[6] => Mux16Bit:inst2.I1[6]
R1[7] => inst18[7].IN0
R1[7] => Mux16Bit:inst2.I1[7]
R1[8] => inst18[8].IN0
R1[8] => Mux16Bit:inst2.I1[8]
R1[9] => inst18[9].IN0
R1[9] => Mux16Bit:inst2.I1[9]
R1[10] => inst18[10].IN0
R1[10] => Mux16Bit:inst2.I1[10]
R1[11] => inst18[11].IN0
R1[11] => Mux16Bit:inst2.I1[11]
R1[12] => inst18[12].IN0
R1[12] => Mux16Bit:inst2.I1[12]
R1[13] => inst18[13].IN0
R1[13] => Mux16Bit:inst2.I1[13]
R1[14] => inst18[14].IN0
R1[14] => Mux16Bit:inst2.I1[14]
R1[15] => inst18[15].IN0
R1[15] => Mux16Bit:inst2.I1[15]
R2[0] => Mux16Bit:inst4.I0[0]
R2[1] => Mux16Bit:inst4.I0[1]
R2[2] => Mux16Bit:inst4.I0[2]
R2[3] => Mux16Bit:inst4.I0[3]
R2[4] => Mux16Bit:inst4.I0[4]
R2[5] => Mux16Bit:inst4.I0[5]
R2[6] => Mux16Bit:inst4.I0[6]
R2[7] => Mux16Bit:inst4.I0[7]
R2[8] => Mux16Bit:inst4.I0[8]
R2[9] => Mux16Bit:inst4.I0[9]
R2[10] => Mux16Bit:inst4.I0[10]
R2[11] => Mux16Bit:inst4.I0[11]
R2[12] => Mux16Bit:inst4.I0[12]
R2[13] => Mux16Bit:inst4.I0[13]
R2[14] => Mux16Bit:inst4.I0[14]
R2[15] => Mux16Bit:inst4.I0[15]
R3[0] => Mux16Bit:inst4.I1[0]
R3[1] => Mux16Bit:inst4.I1[1]
R3[2] => Mux16Bit:inst4.I1[2]
R3[3] => Mux16Bit:inst4.I1[3]
R3[4] => Mux16Bit:inst4.I1[4]
R3[5] => Mux16Bit:inst4.I1[5]
R3[6] => Mux16Bit:inst4.I1[6]
R3[7] => Mux16Bit:inst4.I1[7]
R3[8] => Mux16Bit:inst4.I1[8]
R3[9] => Mux16Bit:inst4.I1[9]
R3[10] => Mux16Bit:inst4.I1[10]
R3[11] => Mux16Bit:inst4.I1[11]
R3[12] => Mux16Bit:inst4.I1[12]
R3[13] => Mux16Bit:inst4.I1[13]
R3[14] => Mux16Bit:inst4.I1[14]
R3[15] => Mux16Bit:inst4.I1[15]


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Mux16Bit:inst3
O[0] <= Mux8Bit:instMux8Bit0.O[0]
O[1] <= Mux8Bit:instMux8Bit0.O[1]
O[2] <= Mux8Bit:instMux8Bit0.O[2]
O[3] <= Mux8Bit:instMux8Bit0.O[3]
O[4] <= Mux8Bit:instMux8Bit0.O[4]
O[5] <= Mux8Bit:instMux8Bit0.O[5]
O[6] <= Mux8Bit:instMux8Bit0.O[6]
O[7] <= Mux8Bit:instMux8Bit0.O[7]
O[8] <= Mux8Bit:instMux8Bit00.O[0]
O[9] <= Mux8Bit:instMux8Bit00.O[1]
O[10] <= Mux8Bit:instMux8Bit00.O[2]
O[11] <= Mux8Bit:instMux8Bit00.O[3]
O[12] <= Mux8Bit:instMux8Bit00.O[4]
O[13] <= Mux8Bit:instMux8Bit00.O[5]
O[14] <= Mux8Bit:instMux8Bit00.O[6]
O[15] <= Mux8Bit:instMux8Bit00.O[7]
S => Mux8Bit:instMux8Bit0.S
S => Mux8Bit:instMux8Bit00.S
I0[0] => Mux8Bit:instMux8Bit0.I0[0]
I0[1] => Mux8Bit:instMux8Bit0.I0[1]
I0[2] => Mux8Bit:instMux8Bit0.I0[2]
I0[3] => Mux8Bit:instMux8Bit0.I0[3]
I0[4] => Mux8Bit:instMux8Bit0.I0[4]
I0[5] => Mux8Bit:instMux8Bit0.I0[5]
I0[6] => Mux8Bit:instMux8Bit0.I0[6]
I0[7] => Mux8Bit:instMux8Bit0.I0[7]
I0[8] => Mux8Bit:instMux8Bit00.I0[0]
I0[9] => Mux8Bit:instMux8Bit00.I0[1]
I0[10] => Mux8Bit:instMux8Bit00.I0[2]
I0[11] => Mux8Bit:instMux8Bit00.I0[3]
I0[12] => Mux8Bit:instMux8Bit00.I0[4]
I0[13] => Mux8Bit:instMux8Bit00.I0[5]
I0[14] => Mux8Bit:instMux8Bit00.I0[6]
I0[15] => Mux8Bit:instMux8Bit00.I0[7]
I1[0] => Mux8Bit:instMux8Bit0.I1[0]
I1[1] => Mux8Bit:instMux8Bit0.I1[1]
I1[2] => Mux8Bit:instMux8Bit0.I1[2]
I1[3] => Mux8Bit:instMux8Bit0.I1[3]
I1[4] => Mux8Bit:instMux8Bit0.I1[4]
I1[5] => Mux8Bit:instMux8Bit0.I1[5]
I1[6] => Mux8Bit:instMux8Bit0.I1[6]
I1[7] => Mux8Bit:instMux8Bit0.I1[7]
I1[8] => Mux8Bit:instMux8Bit00.I1[0]
I1[9] => Mux8Bit:instMux8Bit00.I1[1]
I1[10] => Mux8Bit:instMux8Bit00.I1[2]
I1[11] => Mux8Bit:instMux8Bit00.I1[3]
I1[12] => Mux8Bit:instMux8Bit00.I1[4]
I1[13] => Mux8Bit:instMux8Bit00.I1[5]
I1[14] => Mux8Bit:instMux8Bit00.I1[6]
I1[15] => Mux8Bit:instMux8Bit00.I1[7]


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Mux16Bit:inst3|Mux8Bit:instMux8Bit0
O[0] <= Mux_4:instMux401.O[0]
O[1] <= Mux_4:instMux401.O[1]
O[2] <= Mux_4:instMux401.O[2]
O[3] <= Mux_4:instMux401.O[3]
O[4] <= Mux_4:instMux400.O[0]
O[5] <= Mux_4:instMux400.O[1]
O[6] <= Mux_4:instMux400.O[2]
O[7] <= Mux_4:instMux400.O[3]
S => Mux_4:instMux401.S
S => Mux_4:instMux400.S
I0[0] => Mux_4:instMux401.I0[0]
I0[1] => Mux_4:instMux401.I0[1]
I0[2] => Mux_4:instMux401.I0[2]
I0[3] => Mux_4:instMux401.I0[3]
I0[4] => Mux_4:instMux400.I0[0]
I0[5] => Mux_4:instMux400.I0[1]
I0[6] => Mux_4:instMux400.I0[2]
I0[7] => Mux_4:instMux400.I0[3]
I1[0] => Mux_4:instMux401.I1[0]
I1[1] => Mux_4:instMux401.I1[1]
I1[2] => Mux_4:instMux401.I1[2]
I1[3] => Mux_4:instMux401.I1[3]
I1[4] => Mux_4:instMux400.I1[0]
I1[5] => Mux_4:instMux400.I1[1]
I1[6] => Mux_4:instMux400.I1[2]
I1[7] => Mux_4:instMux400.I1[3]


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Mux16Bit:inst3|Mux8Bit:instMux8Bit0|Mux_4:instMux401
O[0] <= instOR2.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= instOR1.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= instOR0.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= instOR00.DB_MAX_OUTPUT_PORT_TYPE
S => inst4.IN0
S => inst.IN0
S => inst5.IN0
S => inst6.IN0
S => inst7.IN0
I1[0] => inst7.IN1
I1[1] => inst6.IN1
I1[2] => inst5.IN1
I1[3] => inst4.IN1
I0[0] => inst3.IN1
I0[1] => inst2.IN1
I0[2] => inst1.IN1
I0[3] => instand00.IN1


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Mux16Bit:inst3|Mux8Bit:instMux8Bit0|Mux_4:instMux400
O[0] <= instOR2.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= instOR1.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= instOR0.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= instOR00.DB_MAX_OUTPUT_PORT_TYPE
S => inst4.IN0
S => inst.IN0
S => inst5.IN0
S => inst6.IN0
S => inst7.IN0
I1[0] => inst7.IN1
I1[1] => inst6.IN1
I1[2] => inst5.IN1
I1[3] => inst4.IN1
I0[0] => inst3.IN1
I0[1] => inst2.IN1
I0[2] => inst1.IN1
I0[3] => instand00.IN1


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Mux16Bit:inst3|Mux8Bit:instMux8Bit00
O[0] <= Mux_4:instMux401.O[0]
O[1] <= Mux_4:instMux401.O[1]
O[2] <= Mux_4:instMux401.O[2]
O[3] <= Mux_4:instMux401.O[3]
O[4] <= Mux_4:instMux400.O[0]
O[5] <= Mux_4:instMux400.O[1]
O[6] <= Mux_4:instMux400.O[2]
O[7] <= Mux_4:instMux400.O[3]
S => Mux_4:instMux401.S
S => Mux_4:instMux400.S
I0[0] => Mux_4:instMux401.I0[0]
I0[1] => Mux_4:instMux401.I0[1]
I0[2] => Mux_4:instMux401.I0[2]
I0[3] => Mux_4:instMux401.I0[3]
I0[4] => Mux_4:instMux400.I0[0]
I0[5] => Mux_4:instMux400.I0[1]
I0[6] => Mux_4:instMux400.I0[2]
I0[7] => Mux_4:instMux400.I0[3]
I1[0] => Mux_4:instMux401.I1[0]
I1[1] => Mux_4:instMux401.I1[1]
I1[2] => Mux_4:instMux401.I1[2]
I1[3] => Mux_4:instMux401.I1[3]
I1[4] => Mux_4:instMux400.I1[0]
I1[5] => Mux_4:instMux400.I1[1]
I1[6] => Mux_4:instMux400.I1[2]
I1[7] => Mux_4:instMux400.I1[3]


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Mux16Bit:inst3|Mux8Bit:instMux8Bit00|Mux_4:instMux401
O[0] <= instOR2.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= instOR1.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= instOR0.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= instOR00.DB_MAX_OUTPUT_PORT_TYPE
S => inst4.IN0
S => inst.IN0
S => inst5.IN0
S => inst6.IN0
S => inst7.IN0
I1[0] => inst7.IN1
I1[1] => inst6.IN1
I1[2] => inst5.IN1
I1[3] => inst4.IN1
I0[0] => inst3.IN1
I0[1] => inst2.IN1
I0[2] => inst1.IN1
I0[3] => instand00.IN1


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Mux16Bit:inst3|Mux8Bit:instMux8Bit00|Mux_4:instMux400
O[0] <= instOR2.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= instOR1.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= instOR0.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= instOR00.DB_MAX_OUTPUT_PORT_TYPE
S => inst4.IN0
S => inst.IN0
S => inst5.IN0
S => inst6.IN0
S => inst7.IN0
I1[0] => inst7.IN1
I1[1] => inst6.IN1
I1[2] => inst5.IN1
I1[3] => inst4.IN1
I0[0] => inst3.IN1
I0[1] => inst2.IN1
I0[2] => inst1.IN1
I0[3] => instand00.IN1


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Add16bitCaryin:inst
R[0] <= Adder8Bit:instAdder8Bit00.R[0]
R[1] <= Adder8Bit:instAdder8Bit00.R[1]
R[2] <= Adder8Bit:instAdder8Bit00.R[2]
R[3] <= Adder8Bit:instAdder8Bit00.R[3]
R[4] <= Adder8Bit:instAdder8Bit00.R[4]
R[5] <= Adder8Bit:instAdder8Bit00.R[5]
R[6] <= Adder8Bit:instAdder8Bit00.R[6]
R[7] <= Adder8Bit:instAdder8Bit00.R[7]
R[8] <= Adder8Bit:instAdder8Bit0.R[0]
R[9] <= Adder8Bit:instAdder8Bit0.R[1]
R[10] <= Adder8Bit:instAdder8Bit0.R[2]
R[11] <= Adder8Bit:instAdder8Bit0.R[3]
R[12] <= Adder8Bit:instAdder8Bit0.R[4]
R[13] <= Adder8Bit:instAdder8Bit0.R[5]
R[14] <= Adder8Bit:instAdder8Bit0.R[6]
R[15] <= Adder8Bit:instAdder8Bit0.R[7]
CaryIN => Adder8Bit:instAdder8Bit00.CaryIN
A[0] => Adder8Bit:instAdder8Bit00.A[0]
A[1] => Adder8Bit:instAdder8Bit00.A[1]
A[2] => Adder8Bit:instAdder8Bit00.A[2]
A[3] => Adder8Bit:instAdder8Bit00.A[3]
A[4] => Adder8Bit:instAdder8Bit00.A[4]
A[5] => Adder8Bit:instAdder8Bit00.A[5]
A[6] => Adder8Bit:instAdder8Bit00.A[6]
A[7] => Adder8Bit:instAdder8Bit00.A[7]
A[8] => Adder8Bit:instAdder8Bit0.A[0]
A[9] => Adder8Bit:instAdder8Bit0.A[1]
A[10] => Adder8Bit:instAdder8Bit0.A[2]
A[11] => Adder8Bit:instAdder8Bit0.A[3]
A[12] => Adder8Bit:instAdder8Bit0.A[4]
A[13] => Adder8Bit:instAdder8Bit0.A[5]
A[14] => Adder8Bit:instAdder8Bit0.A[6]
A[15] => Adder8Bit:instAdder8Bit0.A[7]
B[0] => Adder8Bit:instAdder8Bit00.B[0]
B[1] => Adder8Bit:instAdder8Bit00.B[1]
B[2] => Adder8Bit:instAdder8Bit00.B[2]
B[3] => Adder8Bit:instAdder8Bit00.B[3]
B[4] => Adder8Bit:instAdder8Bit00.B[4]
B[5] => Adder8Bit:instAdder8Bit00.B[5]
B[6] => Adder8Bit:instAdder8Bit00.B[6]
B[7] => Adder8Bit:instAdder8Bit00.B[7]
B[8] => Adder8Bit:instAdder8Bit0.B[0]
B[9] => Adder8Bit:instAdder8Bit0.B[1]
B[10] => Adder8Bit:instAdder8Bit0.B[2]
B[11] => Adder8Bit:instAdder8Bit0.B[3]
B[12] => Adder8Bit:instAdder8Bit0.B[4]
B[13] => Adder8Bit:instAdder8Bit0.B[5]
B[14] => Adder8Bit:instAdder8Bit0.B[6]
B[15] => Adder8Bit:instAdder8Bit0.B[7]


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Add16bitCaryin:inst|Adder8Bit:instAdder8Bit00
CaryOUT <= Adder4Bit:inst0.CaryOut
CaryIN => Adder4Bit:inst00.CaryIn
A[0] => Adder4Bit:inst00.I0[0]
A[1] => Adder4Bit:inst00.I0[1]
A[2] => Adder4Bit:inst00.I0[2]
A[3] => Adder4Bit:inst00.I0[3]
A[4] => Adder4Bit:inst0.I0[0]
A[5] => Adder4Bit:inst0.I0[1]
A[6] => Adder4Bit:inst0.I0[2]
A[7] => Adder4Bit:inst0.I0[3]
B[0] => Adder4Bit:inst00.I1[0]
B[1] => Adder4Bit:inst00.I1[1]
B[2] => Adder4Bit:inst00.I1[2]
B[3] => Adder4Bit:inst00.I1[3]
B[4] => Adder4Bit:inst0.I1[0]
B[5] => Adder4Bit:inst0.I1[1]
B[6] => Adder4Bit:inst0.I1[2]
B[7] => Adder4Bit:inst0.I1[3]
R[0] <= Adder4Bit:inst00.O[0]
R[1] <= Adder4Bit:inst00.O[1]
R[2] <= Adder4Bit:inst00.O[2]
R[3] <= Adder4Bit:inst00.O[3]
R[4] <= Adder4Bit:inst0.O[0]
R[5] <= Adder4Bit:inst0.O[1]
R[6] <= Adder4Bit:inst0.O[2]
R[7] <= Adder4Bit:inst0.O[3]


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Add16bitCaryin:inst|Adder8Bit:instAdder8Bit00|Adder4Bit:inst0
CaryOut <= FAdder1Bit:instFAdder1Bit2.CaryOut
I0[0] => FAdder1Bit:instFAdder1Bit00.I0
I0[1] => FAdder1Bit:instFAdder1Bit0.I0
I0[2] => FAdder1Bit:instFAdder1Bit1.I0
I0[3] => FAdder1Bit:instFAdder1Bit2.I0
I1[0] => FAdder1Bit:instFAdder1Bit00.I1
I1[1] => FAdder1Bit:instFAdder1Bit0.I1
I1[2] => FAdder1Bit:instFAdder1Bit1.I1
I1[3] => FAdder1Bit:instFAdder1Bit2.I1
CaryIn => FAdder1Bit:instFAdder1Bit00.CaryIn
O[0] <= FAdder1Bit:instFAdder1Bit00.R
O[1] <= FAdder1Bit:instFAdder1Bit0.R
O[2] <= FAdder1Bit:instFAdder1Bit1.R
O[3] <= FAdder1Bit:instFAdder1Bit2.R


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Add16bitCaryin:inst|Adder8Bit:instAdder8Bit00|Adder4Bit:inst0|FAdder1Bit:instFAdder1Bit2
R <= inst1.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst3.IN1
I1 => inst.IN1
I1 => inst3.IN0
CaryIn => inst1.IN1
CaryIn => inst2.IN1
CaryOut <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Add16bitCaryin:inst|Adder8Bit:instAdder8Bit00|Adder4Bit:inst0|FAdder1Bit:instFAdder1Bit1
R <= inst1.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst3.IN1
I1 => inst.IN1
I1 => inst3.IN0
CaryIn => inst1.IN1
CaryIn => inst2.IN1
CaryOut <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Add16bitCaryin:inst|Adder8Bit:instAdder8Bit00|Adder4Bit:inst0|FAdder1Bit:instFAdder1Bit0
R <= inst1.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst3.IN1
I1 => inst.IN1
I1 => inst3.IN0
CaryIn => inst1.IN1
CaryIn => inst2.IN1
CaryOut <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Add16bitCaryin:inst|Adder8Bit:instAdder8Bit00|Adder4Bit:inst0|FAdder1Bit:instFAdder1Bit00
R <= inst1.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst3.IN1
I1 => inst.IN1
I1 => inst3.IN0
CaryIn => inst1.IN1
CaryIn => inst2.IN1
CaryOut <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Add16bitCaryin:inst|Adder8Bit:instAdder8Bit00|Adder4Bit:inst00
CaryOut <= FAdder1Bit:instFAdder1Bit2.CaryOut
I0[0] => FAdder1Bit:instFAdder1Bit00.I0
I0[1] => FAdder1Bit:instFAdder1Bit0.I0
I0[2] => FAdder1Bit:instFAdder1Bit1.I0
I0[3] => FAdder1Bit:instFAdder1Bit2.I0
I1[0] => FAdder1Bit:instFAdder1Bit00.I1
I1[1] => FAdder1Bit:instFAdder1Bit0.I1
I1[2] => FAdder1Bit:instFAdder1Bit1.I1
I1[3] => FAdder1Bit:instFAdder1Bit2.I1
CaryIn => FAdder1Bit:instFAdder1Bit00.CaryIn
O[0] <= FAdder1Bit:instFAdder1Bit00.R
O[1] <= FAdder1Bit:instFAdder1Bit0.R
O[2] <= FAdder1Bit:instFAdder1Bit1.R
O[3] <= FAdder1Bit:instFAdder1Bit2.R


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Add16bitCaryin:inst|Adder8Bit:instAdder8Bit00|Adder4Bit:inst00|FAdder1Bit:instFAdder1Bit2
R <= inst1.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst3.IN1
I1 => inst.IN1
I1 => inst3.IN0
CaryIn => inst1.IN1
CaryIn => inst2.IN1
CaryOut <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Add16bitCaryin:inst|Adder8Bit:instAdder8Bit00|Adder4Bit:inst00|FAdder1Bit:instFAdder1Bit1
R <= inst1.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst3.IN1
I1 => inst.IN1
I1 => inst3.IN0
CaryIn => inst1.IN1
CaryIn => inst2.IN1
CaryOut <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Add16bitCaryin:inst|Adder8Bit:instAdder8Bit00|Adder4Bit:inst00|FAdder1Bit:instFAdder1Bit0
R <= inst1.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst3.IN1
I1 => inst.IN1
I1 => inst3.IN0
CaryIn => inst1.IN1
CaryIn => inst2.IN1
CaryOut <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Add16bitCaryin:inst|Adder8Bit:instAdder8Bit00|Adder4Bit:inst00|FAdder1Bit:instFAdder1Bit00
R <= inst1.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst3.IN1
I1 => inst.IN1
I1 => inst3.IN0
CaryIn => inst1.IN1
CaryIn => inst2.IN1
CaryOut <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Add16bitCaryin:inst|Adder8Bit:instAdder8Bit0
CaryOUT <= Adder4Bit:inst0.CaryOut
CaryIN => Adder4Bit:inst00.CaryIn
A[0] => Adder4Bit:inst00.I0[0]
A[1] => Adder4Bit:inst00.I0[1]
A[2] => Adder4Bit:inst00.I0[2]
A[3] => Adder4Bit:inst00.I0[3]
A[4] => Adder4Bit:inst0.I0[0]
A[5] => Adder4Bit:inst0.I0[1]
A[6] => Adder4Bit:inst0.I0[2]
A[7] => Adder4Bit:inst0.I0[3]
B[0] => Adder4Bit:inst00.I1[0]
B[1] => Adder4Bit:inst00.I1[1]
B[2] => Adder4Bit:inst00.I1[2]
B[3] => Adder4Bit:inst00.I1[3]
B[4] => Adder4Bit:inst0.I1[0]
B[5] => Adder4Bit:inst0.I1[1]
B[6] => Adder4Bit:inst0.I1[2]
B[7] => Adder4Bit:inst0.I1[3]
R[0] <= Adder4Bit:inst00.O[0]
R[1] <= Adder4Bit:inst00.O[1]
R[2] <= Adder4Bit:inst00.O[2]
R[3] <= Adder4Bit:inst00.O[3]
R[4] <= Adder4Bit:inst0.O[0]
R[5] <= Adder4Bit:inst0.O[1]
R[6] <= Adder4Bit:inst0.O[2]
R[7] <= Adder4Bit:inst0.O[3]


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Add16bitCaryin:inst|Adder8Bit:instAdder8Bit0|Adder4Bit:inst0
CaryOut <= FAdder1Bit:instFAdder1Bit2.CaryOut
I0[0] => FAdder1Bit:instFAdder1Bit00.I0
I0[1] => FAdder1Bit:instFAdder1Bit0.I0
I0[2] => FAdder1Bit:instFAdder1Bit1.I0
I0[3] => FAdder1Bit:instFAdder1Bit2.I0
I1[0] => FAdder1Bit:instFAdder1Bit00.I1
I1[1] => FAdder1Bit:instFAdder1Bit0.I1
I1[2] => FAdder1Bit:instFAdder1Bit1.I1
I1[3] => FAdder1Bit:instFAdder1Bit2.I1
CaryIn => FAdder1Bit:instFAdder1Bit00.CaryIn
O[0] <= FAdder1Bit:instFAdder1Bit00.R
O[1] <= FAdder1Bit:instFAdder1Bit0.R
O[2] <= FAdder1Bit:instFAdder1Bit1.R
O[3] <= FAdder1Bit:instFAdder1Bit2.R


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Add16bitCaryin:inst|Adder8Bit:instAdder8Bit0|Adder4Bit:inst0|FAdder1Bit:instFAdder1Bit2
R <= inst1.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst3.IN1
I1 => inst.IN1
I1 => inst3.IN0
CaryIn => inst1.IN1
CaryIn => inst2.IN1
CaryOut <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Add16bitCaryin:inst|Adder8Bit:instAdder8Bit0|Adder4Bit:inst0|FAdder1Bit:instFAdder1Bit1
R <= inst1.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst3.IN1
I1 => inst.IN1
I1 => inst3.IN0
CaryIn => inst1.IN1
CaryIn => inst2.IN1
CaryOut <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Add16bitCaryin:inst|Adder8Bit:instAdder8Bit0|Adder4Bit:inst0|FAdder1Bit:instFAdder1Bit0
R <= inst1.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst3.IN1
I1 => inst.IN1
I1 => inst3.IN0
CaryIn => inst1.IN1
CaryIn => inst2.IN1
CaryOut <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Add16bitCaryin:inst|Adder8Bit:instAdder8Bit0|Adder4Bit:inst0|FAdder1Bit:instFAdder1Bit00
R <= inst1.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst3.IN1
I1 => inst.IN1
I1 => inst3.IN0
CaryIn => inst1.IN1
CaryIn => inst2.IN1
CaryOut <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Add16bitCaryin:inst|Adder8Bit:instAdder8Bit0|Adder4Bit:inst00
CaryOut <= FAdder1Bit:instFAdder1Bit2.CaryOut
I0[0] => FAdder1Bit:instFAdder1Bit00.I0
I0[1] => FAdder1Bit:instFAdder1Bit0.I0
I0[2] => FAdder1Bit:instFAdder1Bit1.I0
I0[3] => FAdder1Bit:instFAdder1Bit2.I0
I1[0] => FAdder1Bit:instFAdder1Bit00.I1
I1[1] => FAdder1Bit:instFAdder1Bit0.I1
I1[2] => FAdder1Bit:instFAdder1Bit1.I1
I1[3] => FAdder1Bit:instFAdder1Bit2.I1
CaryIn => FAdder1Bit:instFAdder1Bit00.CaryIn
O[0] <= FAdder1Bit:instFAdder1Bit00.R
O[1] <= FAdder1Bit:instFAdder1Bit0.R
O[2] <= FAdder1Bit:instFAdder1Bit1.R
O[3] <= FAdder1Bit:instFAdder1Bit2.R


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Add16bitCaryin:inst|Adder8Bit:instAdder8Bit0|Adder4Bit:inst00|FAdder1Bit:instFAdder1Bit2
R <= inst1.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst3.IN1
I1 => inst.IN1
I1 => inst3.IN0
CaryIn => inst1.IN1
CaryIn => inst2.IN1
CaryOut <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Add16bitCaryin:inst|Adder8Bit:instAdder8Bit0|Adder4Bit:inst00|FAdder1Bit:instFAdder1Bit1
R <= inst1.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst3.IN1
I1 => inst.IN1
I1 => inst3.IN0
CaryIn => inst1.IN1
CaryIn => inst2.IN1
CaryOut <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Add16bitCaryin:inst|Adder8Bit:instAdder8Bit0|Adder4Bit:inst00|FAdder1Bit:instFAdder1Bit0
R <= inst1.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst3.IN1
I1 => inst.IN1
I1 => inst3.IN0
CaryIn => inst1.IN1
CaryIn => inst2.IN1
CaryOut <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Add16bitCaryin:inst|Adder8Bit:instAdder8Bit0|Adder4Bit:inst00|FAdder1Bit:instFAdder1Bit00
R <= inst1.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.IN0
I0 => inst3.IN1
I1 => inst.IN1
I1 => inst3.IN0
CaryIn => inst1.IN1
CaryIn => inst2.IN1
CaryOut <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Mux16Bit:inst4
O[0] <= Mux8Bit:instMux8Bit0.O[0]
O[1] <= Mux8Bit:instMux8Bit0.O[1]
O[2] <= Mux8Bit:instMux8Bit0.O[2]
O[3] <= Mux8Bit:instMux8Bit0.O[3]
O[4] <= Mux8Bit:instMux8Bit0.O[4]
O[5] <= Mux8Bit:instMux8Bit0.O[5]
O[6] <= Mux8Bit:instMux8Bit0.O[6]
O[7] <= Mux8Bit:instMux8Bit0.O[7]
O[8] <= Mux8Bit:instMux8Bit00.O[0]
O[9] <= Mux8Bit:instMux8Bit00.O[1]
O[10] <= Mux8Bit:instMux8Bit00.O[2]
O[11] <= Mux8Bit:instMux8Bit00.O[3]
O[12] <= Mux8Bit:instMux8Bit00.O[4]
O[13] <= Mux8Bit:instMux8Bit00.O[5]
O[14] <= Mux8Bit:instMux8Bit00.O[6]
O[15] <= Mux8Bit:instMux8Bit00.O[7]
S => Mux8Bit:instMux8Bit0.S
S => Mux8Bit:instMux8Bit00.S
I0[0] => Mux8Bit:instMux8Bit0.I0[0]
I0[1] => Mux8Bit:instMux8Bit0.I0[1]
I0[2] => Mux8Bit:instMux8Bit0.I0[2]
I0[3] => Mux8Bit:instMux8Bit0.I0[3]
I0[4] => Mux8Bit:instMux8Bit0.I0[4]
I0[5] => Mux8Bit:instMux8Bit0.I0[5]
I0[6] => Mux8Bit:instMux8Bit0.I0[6]
I0[7] => Mux8Bit:instMux8Bit0.I0[7]
I0[8] => Mux8Bit:instMux8Bit00.I0[0]
I0[9] => Mux8Bit:instMux8Bit00.I0[1]
I0[10] => Mux8Bit:instMux8Bit00.I0[2]
I0[11] => Mux8Bit:instMux8Bit00.I0[3]
I0[12] => Mux8Bit:instMux8Bit00.I0[4]
I0[13] => Mux8Bit:instMux8Bit00.I0[5]
I0[14] => Mux8Bit:instMux8Bit00.I0[6]
I0[15] => Mux8Bit:instMux8Bit00.I0[7]
I1[0] => Mux8Bit:instMux8Bit0.I1[0]
I1[1] => Mux8Bit:instMux8Bit0.I1[1]
I1[2] => Mux8Bit:instMux8Bit0.I1[2]
I1[3] => Mux8Bit:instMux8Bit0.I1[3]
I1[4] => Mux8Bit:instMux8Bit0.I1[4]
I1[5] => Mux8Bit:instMux8Bit0.I1[5]
I1[6] => Mux8Bit:instMux8Bit0.I1[6]
I1[7] => Mux8Bit:instMux8Bit0.I1[7]
I1[8] => Mux8Bit:instMux8Bit00.I1[0]
I1[9] => Mux8Bit:instMux8Bit00.I1[1]
I1[10] => Mux8Bit:instMux8Bit00.I1[2]
I1[11] => Mux8Bit:instMux8Bit00.I1[3]
I1[12] => Mux8Bit:instMux8Bit00.I1[4]
I1[13] => Mux8Bit:instMux8Bit00.I1[5]
I1[14] => Mux8Bit:instMux8Bit00.I1[6]
I1[15] => Mux8Bit:instMux8Bit00.I1[7]


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Mux16Bit:inst4|Mux8Bit:instMux8Bit0
O[0] <= Mux_4:instMux401.O[0]
O[1] <= Mux_4:instMux401.O[1]
O[2] <= Mux_4:instMux401.O[2]
O[3] <= Mux_4:instMux401.O[3]
O[4] <= Mux_4:instMux400.O[0]
O[5] <= Mux_4:instMux400.O[1]
O[6] <= Mux_4:instMux400.O[2]
O[7] <= Mux_4:instMux400.O[3]
S => Mux_4:instMux401.S
S => Mux_4:instMux400.S
I0[0] => Mux_4:instMux401.I0[0]
I0[1] => Mux_4:instMux401.I0[1]
I0[2] => Mux_4:instMux401.I0[2]
I0[3] => Mux_4:instMux401.I0[3]
I0[4] => Mux_4:instMux400.I0[0]
I0[5] => Mux_4:instMux400.I0[1]
I0[6] => Mux_4:instMux400.I0[2]
I0[7] => Mux_4:instMux400.I0[3]
I1[0] => Mux_4:instMux401.I1[0]
I1[1] => Mux_4:instMux401.I1[1]
I1[2] => Mux_4:instMux401.I1[2]
I1[3] => Mux_4:instMux401.I1[3]
I1[4] => Mux_4:instMux400.I1[0]
I1[5] => Mux_4:instMux400.I1[1]
I1[6] => Mux_4:instMux400.I1[2]
I1[7] => Mux_4:instMux400.I1[3]


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Mux16Bit:inst4|Mux8Bit:instMux8Bit0|Mux_4:instMux401
O[0] <= instOR2.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= instOR1.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= instOR0.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= instOR00.DB_MAX_OUTPUT_PORT_TYPE
S => inst4.IN0
S => inst.IN0
S => inst5.IN0
S => inst6.IN0
S => inst7.IN0
I1[0] => inst7.IN1
I1[1] => inst6.IN1
I1[2] => inst5.IN1
I1[3] => inst4.IN1
I0[0] => inst3.IN1
I0[1] => inst2.IN1
I0[2] => inst1.IN1
I0[3] => instand00.IN1


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Mux16Bit:inst4|Mux8Bit:instMux8Bit0|Mux_4:instMux400
O[0] <= instOR2.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= instOR1.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= instOR0.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= instOR00.DB_MAX_OUTPUT_PORT_TYPE
S => inst4.IN0
S => inst.IN0
S => inst5.IN0
S => inst6.IN0
S => inst7.IN0
I1[0] => inst7.IN1
I1[1] => inst6.IN1
I1[2] => inst5.IN1
I1[3] => inst4.IN1
I0[0] => inst3.IN1
I0[1] => inst2.IN1
I0[2] => inst1.IN1
I0[3] => instand00.IN1


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Mux16Bit:inst4|Mux8Bit:instMux8Bit00
O[0] <= Mux_4:instMux401.O[0]
O[1] <= Mux_4:instMux401.O[1]
O[2] <= Mux_4:instMux401.O[2]
O[3] <= Mux_4:instMux401.O[3]
O[4] <= Mux_4:instMux400.O[0]
O[5] <= Mux_4:instMux400.O[1]
O[6] <= Mux_4:instMux400.O[2]
O[7] <= Mux_4:instMux400.O[3]
S => Mux_4:instMux401.S
S => Mux_4:instMux400.S
I0[0] => Mux_4:instMux401.I0[0]
I0[1] => Mux_4:instMux401.I0[1]
I0[2] => Mux_4:instMux401.I0[2]
I0[3] => Mux_4:instMux401.I0[3]
I0[4] => Mux_4:instMux400.I0[0]
I0[5] => Mux_4:instMux400.I0[1]
I0[6] => Mux_4:instMux400.I0[2]
I0[7] => Mux_4:instMux400.I0[3]
I1[0] => Mux_4:instMux401.I1[0]
I1[1] => Mux_4:instMux401.I1[1]
I1[2] => Mux_4:instMux401.I1[2]
I1[3] => Mux_4:instMux401.I1[3]
I1[4] => Mux_4:instMux400.I1[0]
I1[5] => Mux_4:instMux400.I1[1]
I1[6] => Mux_4:instMux400.I1[2]
I1[7] => Mux_4:instMux400.I1[3]


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Mux16Bit:inst4|Mux8Bit:instMux8Bit00|Mux_4:instMux401
O[0] <= instOR2.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= instOR1.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= instOR0.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= instOR00.DB_MAX_OUTPUT_PORT_TYPE
S => inst4.IN0
S => inst.IN0
S => inst5.IN0
S => inst6.IN0
S => inst7.IN0
I1[0] => inst7.IN1
I1[1] => inst6.IN1
I1[2] => inst5.IN1
I1[3] => inst4.IN1
I0[0] => inst3.IN1
I0[1] => inst2.IN1
I0[2] => inst1.IN1
I0[3] => instand00.IN1


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Mux16Bit:inst4|Mux8Bit:instMux8Bit00|Mux_4:instMux400
O[0] <= instOR2.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= instOR1.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= instOR0.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= instOR00.DB_MAX_OUTPUT_PORT_TYPE
S => inst4.IN0
S => inst.IN0
S => inst5.IN0
S => inst6.IN0
S => inst7.IN0
I1[0] => inst7.IN1
I1[1] => inst6.IN1
I1[2] => inst5.IN1
I1[3] => inst4.IN1
I0[0] => inst3.IN1
I0[1] => inst2.IN1
I0[2] => inst1.IN1
I0[3] => instand00.IN1


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Mux16Bit:inst2
O[0] <= Mux8Bit:instMux8Bit0.O[0]
O[1] <= Mux8Bit:instMux8Bit0.O[1]
O[2] <= Mux8Bit:instMux8Bit0.O[2]
O[3] <= Mux8Bit:instMux8Bit0.O[3]
O[4] <= Mux8Bit:instMux8Bit0.O[4]
O[5] <= Mux8Bit:instMux8Bit0.O[5]
O[6] <= Mux8Bit:instMux8Bit0.O[6]
O[7] <= Mux8Bit:instMux8Bit0.O[7]
O[8] <= Mux8Bit:instMux8Bit00.O[0]
O[9] <= Mux8Bit:instMux8Bit00.O[1]
O[10] <= Mux8Bit:instMux8Bit00.O[2]
O[11] <= Mux8Bit:instMux8Bit00.O[3]
O[12] <= Mux8Bit:instMux8Bit00.O[4]
O[13] <= Mux8Bit:instMux8Bit00.O[5]
O[14] <= Mux8Bit:instMux8Bit00.O[6]
O[15] <= Mux8Bit:instMux8Bit00.O[7]
S => Mux8Bit:instMux8Bit0.S
S => Mux8Bit:instMux8Bit00.S
I0[0] => Mux8Bit:instMux8Bit0.I0[0]
I0[1] => Mux8Bit:instMux8Bit0.I0[1]
I0[2] => Mux8Bit:instMux8Bit0.I0[2]
I0[3] => Mux8Bit:instMux8Bit0.I0[3]
I0[4] => Mux8Bit:instMux8Bit0.I0[4]
I0[5] => Mux8Bit:instMux8Bit0.I0[5]
I0[6] => Mux8Bit:instMux8Bit0.I0[6]
I0[7] => Mux8Bit:instMux8Bit0.I0[7]
I0[8] => Mux8Bit:instMux8Bit00.I0[0]
I0[9] => Mux8Bit:instMux8Bit00.I0[1]
I0[10] => Mux8Bit:instMux8Bit00.I0[2]
I0[11] => Mux8Bit:instMux8Bit00.I0[3]
I0[12] => Mux8Bit:instMux8Bit00.I0[4]
I0[13] => Mux8Bit:instMux8Bit00.I0[5]
I0[14] => Mux8Bit:instMux8Bit00.I0[6]
I0[15] => Mux8Bit:instMux8Bit00.I0[7]
I1[0] => Mux8Bit:instMux8Bit0.I1[0]
I1[1] => Mux8Bit:instMux8Bit0.I1[1]
I1[2] => Mux8Bit:instMux8Bit0.I1[2]
I1[3] => Mux8Bit:instMux8Bit0.I1[3]
I1[4] => Mux8Bit:instMux8Bit0.I1[4]
I1[5] => Mux8Bit:instMux8Bit0.I1[5]
I1[6] => Mux8Bit:instMux8Bit0.I1[6]
I1[7] => Mux8Bit:instMux8Bit0.I1[7]
I1[8] => Mux8Bit:instMux8Bit00.I1[0]
I1[9] => Mux8Bit:instMux8Bit00.I1[1]
I1[10] => Mux8Bit:instMux8Bit00.I1[2]
I1[11] => Mux8Bit:instMux8Bit00.I1[3]
I1[12] => Mux8Bit:instMux8Bit00.I1[4]
I1[13] => Mux8Bit:instMux8Bit00.I1[5]
I1[14] => Mux8Bit:instMux8Bit00.I1[6]
I1[15] => Mux8Bit:instMux8Bit00.I1[7]


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Mux16Bit:inst2|Mux8Bit:instMux8Bit0
O[0] <= Mux_4:instMux401.O[0]
O[1] <= Mux_4:instMux401.O[1]
O[2] <= Mux_4:instMux401.O[2]
O[3] <= Mux_4:instMux401.O[3]
O[4] <= Mux_4:instMux400.O[0]
O[5] <= Mux_4:instMux400.O[1]
O[6] <= Mux_4:instMux400.O[2]
O[7] <= Mux_4:instMux400.O[3]
S => Mux_4:instMux401.S
S => Mux_4:instMux400.S
I0[0] => Mux_4:instMux401.I0[0]
I0[1] => Mux_4:instMux401.I0[1]
I0[2] => Mux_4:instMux401.I0[2]
I0[3] => Mux_4:instMux401.I0[3]
I0[4] => Mux_4:instMux400.I0[0]
I0[5] => Mux_4:instMux400.I0[1]
I0[6] => Mux_4:instMux400.I0[2]
I0[7] => Mux_4:instMux400.I0[3]
I1[0] => Mux_4:instMux401.I1[0]
I1[1] => Mux_4:instMux401.I1[1]
I1[2] => Mux_4:instMux401.I1[2]
I1[3] => Mux_4:instMux401.I1[3]
I1[4] => Mux_4:instMux400.I1[0]
I1[5] => Mux_4:instMux400.I1[1]
I1[6] => Mux_4:instMux400.I1[2]
I1[7] => Mux_4:instMux400.I1[3]


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Mux16Bit:inst2|Mux8Bit:instMux8Bit0|Mux_4:instMux401
O[0] <= instOR2.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= instOR1.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= instOR0.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= instOR00.DB_MAX_OUTPUT_PORT_TYPE
S => inst4.IN0
S => inst.IN0
S => inst5.IN0
S => inst6.IN0
S => inst7.IN0
I1[0] => inst7.IN1
I1[1] => inst6.IN1
I1[2] => inst5.IN1
I1[3] => inst4.IN1
I0[0] => inst3.IN1
I0[1] => inst2.IN1
I0[2] => inst1.IN1
I0[3] => instand00.IN1


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Mux16Bit:inst2|Mux8Bit:instMux8Bit0|Mux_4:instMux400
O[0] <= instOR2.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= instOR1.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= instOR0.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= instOR00.DB_MAX_OUTPUT_PORT_TYPE
S => inst4.IN0
S => inst.IN0
S => inst5.IN0
S => inst6.IN0
S => inst7.IN0
I1[0] => inst7.IN1
I1[1] => inst6.IN1
I1[2] => inst5.IN1
I1[3] => inst4.IN1
I0[0] => inst3.IN1
I0[1] => inst2.IN1
I0[2] => inst1.IN1
I0[3] => instand00.IN1


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Mux16Bit:inst2|Mux8Bit:instMux8Bit00
O[0] <= Mux_4:instMux401.O[0]
O[1] <= Mux_4:instMux401.O[1]
O[2] <= Mux_4:instMux401.O[2]
O[3] <= Mux_4:instMux401.O[3]
O[4] <= Mux_4:instMux400.O[0]
O[5] <= Mux_4:instMux400.O[1]
O[6] <= Mux_4:instMux400.O[2]
O[7] <= Mux_4:instMux400.O[3]
S => Mux_4:instMux401.S
S => Mux_4:instMux400.S
I0[0] => Mux_4:instMux401.I0[0]
I0[1] => Mux_4:instMux401.I0[1]
I0[2] => Mux_4:instMux401.I0[2]
I0[3] => Mux_4:instMux401.I0[3]
I0[4] => Mux_4:instMux400.I0[0]
I0[5] => Mux_4:instMux400.I0[1]
I0[6] => Mux_4:instMux400.I0[2]
I0[7] => Mux_4:instMux400.I0[3]
I1[0] => Mux_4:instMux401.I1[0]
I1[1] => Mux_4:instMux401.I1[1]
I1[2] => Mux_4:instMux401.I1[2]
I1[3] => Mux_4:instMux401.I1[3]
I1[4] => Mux_4:instMux400.I1[0]
I1[5] => Mux_4:instMux400.I1[1]
I1[6] => Mux_4:instMux400.I1[2]
I1[7] => Mux_4:instMux400.I1[3]


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Mux16Bit:inst2|Mux8Bit:instMux8Bit00|Mux_4:instMux401
O[0] <= instOR2.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= instOR1.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= instOR0.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= instOR00.DB_MAX_OUTPUT_PORT_TYPE
S => inst4.IN0
S => inst.IN0
S => inst5.IN0
S => inst6.IN0
S => inst7.IN0
I1[0] => inst7.IN1
I1[1] => inst6.IN1
I1[2] => inst5.IN1
I1[3] => inst4.IN1
I0[0] => inst3.IN1
I0[1] => inst2.IN1
I0[2] => inst1.IN1
I0[3] => instand00.IN1


|BusSharing|BusSharingDatapath:inst3|MinAbsAddSub:inst2|Mux16Bit:inst2|Mux8Bit:instMux8Bit00|Mux_4:instMux400
O[0] <= instOR2.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= instOR1.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= instOR0.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= instOR00.DB_MAX_OUTPUT_PORT_TYPE
S => inst4.IN0
S => inst.IN0
S => inst5.IN0
S => inst6.IN0
S => inst7.IN0
I1[0] => inst7.IN1
I1[1] => inst6.IN1
I1[2] => inst5.IN1
I1[3] => inst4.IN1
I0[0] => inst3.IN1
I0[1] => inst2.IN1
I0[2] => inst1.IN1
I0[3] => instand00.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight3_16it:Shift3
O[0] <= ShiftRight3bit:ShiftRight3_8bit1.O[0]
O[1] <= ShiftRight3bit:ShiftRight3_8bit1.O[1]
O[2] <= ShiftRight3bit:ShiftRight3_8bit1.O[2]
O[3] <= ShiftRight3bit:ShiftRight3_8bit1.O[3]
O[4] <= ShiftRight3bit:ShiftRight3_8bit1.O[4]
O[5] <= ShiftRight3bit:ShiftRight3_8bit1.O[5]
O[6] <= ShiftRight3bit:ShiftRight3_8bit1.O[6]
O[7] <= ShiftRight3bit:ShiftRight3_8bit1.O[7]
O[8] <= ShiftRight3bit:ShiftRight3_8bit.O[0]
O[9] <= ShiftRight3bit:ShiftRight3_8bit.O[1]
O[10] <= ShiftRight3bit:ShiftRight3_8bit.O[2]
O[11] <= ShiftRight3bit:ShiftRight3_8bit.O[3]
O[12] <= ShiftRight3bit:ShiftRight3_8bit.O[4]
O[13] <= ShiftRight3bit:ShiftRight3_8bit.O[5]
O[14] <= ShiftRight3bit:ShiftRight3_8bit.O[6]
O[15] <= ShiftRight3bit:ShiftRight3_8bit.O[7]
I[0] => ShiftRight3bit:ShiftRight3_8bit1.I[0]
I[1] => ShiftRight3bit:ShiftRight3_8bit1.I[1]
I[2] => ShiftRight3bit:ShiftRight3_8bit1.I[2]
I[3] => ShiftRight3bit:ShiftRight3_8bit1.I[3]
I[4] => ShiftRight3bit:ShiftRight3_8bit1.I[4]
I[5] => ShiftRight3bit:ShiftRight3_8bit1.I[5]
I[6] => ShiftRight3bit:ShiftRight3_8bit1.I[6]
I[7] => ShiftRight3bit:ShiftRight3_8bit1.I[7]
I[8] => ShiftRight3bit:ShiftRight3_8bit.I[0]
I[8] => ShiftRight3bit:ShiftRight3_8bit1.IL[5]
I[9] => ShiftRight3bit:ShiftRight3_8bit.I[1]
I[9] => ShiftRight3bit:ShiftRight3_8bit1.IL[6]
I[10] => ShiftRight3bit:ShiftRight3_8bit.I[2]
I[10] => ShiftRight3bit:ShiftRight3_8bit1.IL[7]
I[11] => ShiftRight3bit:ShiftRight3_8bit.I[3]
I[12] => ShiftRight3bit:ShiftRight3_8bit.I[4]
I[13] => ShiftRight3bit:ShiftRight3_8bit.I[5]
I[14] => ShiftRight3bit:ShiftRight3_8bit.I[6]
I[15] => ShiftRight3bit:ShiftRight3_8bit.I[7]


|BusSharing|BusSharingDatapath:inst3|ShiftRight3_16it:Shift3|ShiftRight3bit:ShiftRight3_8bit
O[0] <= Mux2:inst7.O
O[1] <= Mux2:inst8.O
O[2] <= Mux2:inst9.O
O[3] <= Mux2:inst10.O
O[4] <= Mux2:inst3.O
O[5] <= Mux2:inst4.O
O[6] <= Mux2:inst5.O
O[7] <= Mux2:inst6.O
I[0] => Mux2:inst7.I[0]
I[1] => Mux2:inst8.I[0]
I[2] => Mux2:inst9.I[0]
I[3] => Mux2:inst10.I[0]
I[3] => Mux2:inst7.I[1]
I[4] => Mux2:inst3.I[0]
I[4] => Mux2:inst8.I[1]
I[5] => Mux2:inst9.I[1]
I[5] => Mux2:inst4.I[0]
I[6] => Mux2:inst5.I[0]
I[6] => Mux2:inst10.I[1]
I[7] => Mux2:inst6.I[0]
I[7] => Mux2:inst3.I[1]
IL[5] => Mux2:inst4.I[1]
IL[6] => Mux2:inst5.I[1]
IL[7] => Mux2:inst6.I[1]


|BusSharing|BusSharingDatapath:inst3|ShiftRight3_16it:Shift3|ShiftRight3bit:ShiftRight3_8bit|Mux2:inst6
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight3_16it:Shift3|ShiftRight3bit:ShiftRight3_8bit|Mux2:inst5
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight3_16it:Shift3|ShiftRight3bit:ShiftRight3_8bit|Mux2:inst9
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight3_16it:Shift3|ShiftRight3bit:ShiftRight3_8bit|Mux2:inst10
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight3_16it:Shift3|ShiftRight3bit:ShiftRight3_8bit|Mux2:inst3
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight3_16it:Shift3|ShiftRight3bit:ShiftRight3_8bit|Mux2:inst4
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight3_16it:Shift3|ShiftRight3bit:ShiftRight3_8bit|Mux2:inst7
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight3_16it:Shift3|ShiftRight3bit:ShiftRight3_8bit|Mux2:inst8
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight3_16it:Shift3|ShiftRight3bit:ShiftRight3_8bit1
O[0] <= Mux2:inst7.O
O[1] <= Mux2:inst8.O
O[2] <= Mux2:inst9.O
O[3] <= Mux2:inst10.O
O[4] <= Mux2:inst3.O
O[5] <= Mux2:inst4.O
O[6] <= Mux2:inst5.O
O[7] <= Mux2:inst6.O
I[0] => Mux2:inst7.I[0]
I[1] => Mux2:inst8.I[0]
I[2] => Mux2:inst9.I[0]
I[3] => Mux2:inst10.I[0]
I[3] => Mux2:inst7.I[1]
I[4] => Mux2:inst3.I[0]
I[4] => Mux2:inst8.I[1]
I[5] => Mux2:inst9.I[1]
I[5] => Mux2:inst4.I[0]
I[6] => Mux2:inst5.I[0]
I[6] => Mux2:inst10.I[1]
I[7] => Mux2:inst6.I[0]
I[7] => Mux2:inst3.I[1]
IL[5] => Mux2:inst4.I[1]
IL[6] => Mux2:inst5.I[1]
IL[7] => Mux2:inst6.I[1]


|BusSharing|BusSharingDatapath:inst3|ShiftRight3_16it:Shift3|ShiftRight3bit:ShiftRight3_8bit1|Mux2:inst6
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight3_16it:Shift3|ShiftRight3bit:ShiftRight3_8bit1|Mux2:inst5
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight3_16it:Shift3|ShiftRight3bit:ShiftRight3_8bit1|Mux2:inst9
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight3_16it:Shift3|ShiftRight3bit:ShiftRight3_8bit1|Mux2:inst10
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight3_16it:Shift3|ShiftRight3bit:ShiftRight3_8bit1|Mux2:inst3
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight3_16it:Shift3|ShiftRight3bit:ShiftRight3_8bit1|Mux2:inst4
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight3_16it:Shift3|ShiftRight3bit:ShiftRight3_8bit1|Mux2:inst7
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight3_16it:Shift3|ShiftRight3bit:ShiftRight3_8bit1|Mux2:inst8
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight1_16bit:Shift1
O[0] <= ShiftRight1bit:ShiftRight1bit1.O[0]
O[1] <= ShiftRight1bit:ShiftRight1bit1.O[1]
O[2] <= ShiftRight1bit:ShiftRight1bit1.O[2]
O[3] <= ShiftRight1bit:ShiftRight1bit1.O[3]
O[4] <= ShiftRight1bit:ShiftRight1bit1.O[4]
O[5] <= ShiftRight1bit:ShiftRight1bit1.O[5]
O[6] <= ShiftRight1bit:ShiftRight1bit1.O[6]
O[7] <= ShiftRight1bit:ShiftRight1bit1.O[7]
O[8] <= ShiftRight1bit:ShiftRight1bit0.O[0]
O[9] <= ShiftRight1bit:ShiftRight1bit0.O[1]
O[10] <= ShiftRight1bit:ShiftRight1bit0.O[2]
O[11] <= ShiftRight1bit:ShiftRight1bit0.O[3]
O[12] <= ShiftRight1bit:ShiftRight1bit0.O[4]
O[13] <= ShiftRight1bit:ShiftRight1bit0.O[5]
O[14] <= ShiftRight1bit:ShiftRight1bit0.O[6]
O[15] <= ShiftRight1bit:ShiftRight1bit0.O[7]
I[0] => ShiftRight1bit:ShiftRight1bit1.I[0]
I[1] => ShiftRight1bit:ShiftRight1bit1.I[1]
I[2] => ShiftRight1bit:ShiftRight1bit1.I[2]
I[3] => ShiftRight1bit:ShiftRight1bit1.I[3]
I[4] => ShiftRight1bit:ShiftRight1bit1.I[4]
I[5] => ShiftRight1bit:ShiftRight1bit1.I[5]
I[6] => ShiftRight1bit:ShiftRight1bit1.I[6]
I[7] => ShiftRight1bit:ShiftRight1bit1.I[7]
I[8] => ShiftRight1bit:ShiftRight1bit1.IL[7]
I[8] => ShiftRight1bit:ShiftRight1bit0.I[0]
I[9] => ShiftRight1bit:ShiftRight1bit0.I[1]
I[10] => ShiftRight1bit:ShiftRight1bit0.I[2]
I[11] => ShiftRight1bit:ShiftRight1bit0.I[3]
I[12] => ShiftRight1bit:ShiftRight1bit0.I[4]
I[13] => ShiftRight1bit:ShiftRight1bit0.I[5]
I[14] => ShiftRight1bit:ShiftRight1bit0.I[6]
I[15] => ShiftRight1bit:ShiftRight1bit0.I[7]


|BusSharing|BusSharingDatapath:inst3|ShiftRight1_16bit:Shift1|ShiftRight1bit:ShiftRight1bit1
O[0] <= Mux2:inst7.O
O[1] <= Mux2:inst8.O
O[2] <= Mux2:inst9.O
O[3] <= Mux2:inst10.O
O[4] <= Mux2:inst3.O
O[5] <= Mux2:inst4.O
O[6] <= Mux2:inst5.O
O[7] <= Mux2:inst6.O
I[0] => Mux2:inst7.I[0]
I[1] => Mux2:inst7.I[1]
I[1] => Mux2:inst8.I[0]
I[2] => Mux2:inst9.I[0]
I[2] => Mux2:inst8.I[1]
I[3] => Mux2:inst10.I[0]
I[3] => Mux2:inst9.I[1]
I[4] => Mux2:inst3.I[0]
I[4] => Mux2:inst10.I[1]
I[5] => Mux2:inst4.I[0]
I[5] => Mux2:inst3.I[1]
I[6] => Mux2:inst5.I[0]
I[6] => Mux2:inst4.I[1]
I[7] => Mux2:inst6.I[0]
I[7] => Mux2:inst5.I[1]
IL[7] => Mux2:inst6.I[1]


|BusSharing|BusSharingDatapath:inst3|ShiftRight1_16bit:Shift1|ShiftRight1bit:ShiftRight1bit1|Mux2:inst7
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight1_16bit:Shift1|ShiftRight1bit:ShiftRight1bit1|Mux2:inst6
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight1_16bit:Shift1|ShiftRight1bit:ShiftRight1bit1|Mux2:inst5
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight1_16bit:Shift1|ShiftRight1bit:ShiftRight1bit1|Mux2:inst4
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight1_16bit:Shift1|ShiftRight1bit:ShiftRight1bit1|Mux2:inst3
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight1_16bit:Shift1|ShiftRight1bit:ShiftRight1bit1|Mux2:inst10
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight1_16bit:Shift1|ShiftRight1bit:ShiftRight1bit1|Mux2:inst9
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight1_16bit:Shift1|ShiftRight1bit:ShiftRight1bit1|Mux2:inst8
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight1_16bit:Shift1|ShiftRight1bit:ShiftRight1bit0
O[0] <= Mux2:inst7.O
O[1] <= Mux2:inst8.O
O[2] <= Mux2:inst9.O
O[3] <= Mux2:inst10.O
O[4] <= Mux2:inst3.O
O[5] <= Mux2:inst4.O
O[6] <= Mux2:inst5.O
O[7] <= Mux2:inst6.O
I[0] => Mux2:inst7.I[0]
I[1] => Mux2:inst7.I[1]
I[1] => Mux2:inst8.I[0]
I[2] => Mux2:inst9.I[0]
I[2] => Mux2:inst8.I[1]
I[3] => Mux2:inst10.I[0]
I[3] => Mux2:inst9.I[1]
I[4] => Mux2:inst3.I[0]
I[4] => Mux2:inst10.I[1]
I[5] => Mux2:inst4.I[0]
I[5] => Mux2:inst3.I[1]
I[6] => Mux2:inst5.I[0]
I[6] => Mux2:inst4.I[1]
I[7] => Mux2:inst6.I[0]
I[7] => Mux2:inst5.I[1]
IL[7] => Mux2:inst6.I[1]


|BusSharing|BusSharingDatapath:inst3|ShiftRight1_16bit:Shift1|ShiftRight1bit:ShiftRight1bit0|Mux2:inst7
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight1_16bit:Shift1|ShiftRight1bit:ShiftRight1bit0|Mux2:inst6
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight1_16bit:Shift1|ShiftRight1bit:ShiftRight1bit0|Mux2:inst5
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight1_16bit:Shift1|ShiftRight1bit:ShiftRight1bit0|Mux2:inst4
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight1_16bit:Shift1|ShiftRight1bit:ShiftRight1bit0|Mux2:inst3
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight1_16bit:Shift1|ShiftRight1bit:ShiftRight1bit0|Mux2:inst10
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight1_16bit:Shift1|ShiftRight1bit:ShiftRight1bit0|Mux2:inst9
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|ShiftRight1_16bit:Shift1|ShiftRight1bit:ShiftRight1bit0|Mux2:inst8
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst4
O[0] <= OneRegister16bit:Register0.OutA[0]
O[1] <= OneRegister16bit:Register0.OutA[1]
O[2] <= OneRegister16bit:Register0.OutA[2]
O[3] <= OneRegister16bit:Register0.OutA[3]
O[4] <= OneRegister16bit:Register0.OutA[4]
O[5] <= OneRegister16bit:Register0.OutA[5]
O[6] <= OneRegister16bit:Register0.OutA[6]
O[7] <= OneRegister16bit:Register0.OutA[7]
O[8] <= OneRegister16bit:Register0.OutA[8]
O[9] <= OneRegister16bit:Register0.OutA[9]
O[10] <= OneRegister16bit:Register0.OutA[10]
O[11] <= OneRegister16bit:Register0.OutA[11]
O[12] <= OneRegister16bit:Register0.OutA[12]
O[13] <= OneRegister16bit:Register0.OutA[13]
O[14] <= OneRegister16bit:Register0.OutA[14]
O[15] <= OneRegister16bit:Register0.OutA[15]
RE => OneRegister16bit:Register0.RAA
WE => OneRegister16bit:Register0.WA
CLK => OneRegister16bit:Register0.CLK
I[0] => OneRegister16bit:Register0.I[0]
I[1] => OneRegister16bit:Register0.I[1]
I[2] => OneRegister16bit:Register0.I[2]
I[3] => OneRegister16bit:Register0.I[3]
I[4] => OneRegister16bit:Register0.I[4]
I[5] => OneRegister16bit:Register0.I[5]
I[6] => OneRegister16bit:Register0.I[6]
I[7] => OneRegister16bit:Register0.I[7]
I[8] => OneRegister16bit:Register0.I[8]
I[9] => OneRegister16bit:Register0.I[9]
I[10] => OneRegister16bit:Register0.I[10]
I[11] => OneRegister16bit:Register0.I[11]
I[12] => OneRegister16bit:Register0.I[12]
I[13] => OneRegister16bit:Register0.I[13]
I[14] => OneRegister16bit:Register0.I[14]
I[15] => OneRegister16bit:Register0.I[15]


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst4|OneRegister16bit:Register0
OutA[0] <= Register:instReg0.OutA[0]
OutA[1] <= Register:instReg0.OutA[1]
OutA[2] <= Register:instReg0.OutA[2]
OutA[3] <= Register:instReg0.OutA[3]
OutA[4] <= Register:instReg0.OutA[4]
OutA[5] <= Register:instReg0.OutA[5]
OutA[6] <= Register:instReg0.OutA[6]
OutA[7] <= Register:instReg0.OutA[7]
OutA[8] <= Register:instReg00.OutA[0]
OutA[9] <= Register:instReg00.OutA[1]
OutA[10] <= Register:instReg00.OutA[2]
OutA[11] <= Register:instReg00.OutA[3]
OutA[12] <= Register:instReg00.OutA[4]
OutA[13] <= Register:instReg00.OutA[5]
OutA[14] <= Register:instReg00.OutA[6]
OutA[15] <= Register:instReg00.OutA[7]
RAB => Register:instReg00.RBE
RAB => Register:instReg0.RBE
RAA => Register:instReg00.RAE
RAA => Register:instReg0.RAE
WA => Register:instReg00.WE
WA => Register:instReg0.WE
CLK => Register:instReg00.CLK
CLK => Register:instReg0.CLK
I[0] => Register:instReg0.I[0]
I[1] => Register:instReg0.I[1]
I[2] => Register:instReg0.I[2]
I[3] => Register:instReg0.I[3]
I[4] => Register:instReg0.I[4]
I[5] => Register:instReg0.I[5]
I[6] => Register:instReg0.I[6]
I[7] => Register:instReg0.I[7]
I[8] => Register:instReg00.I[0]
I[9] => Register:instReg00.I[1]
I[10] => Register:instReg00.I[2]
I[11] => Register:instReg00.I[3]
I[12] => Register:instReg00.I[4]
I[13] => Register:instReg00.I[5]
I[14] => Register:instReg00.I[6]
I[15] => Register:instReg00.I[7]
OutB[0] <= Register:instReg0.OutB[0]
OutB[1] <= Register:instReg0.OutB[1]
OutB[2] <= Register:instReg0.OutB[2]
OutB[3] <= Register:instReg0.OutB[3]
OutB[4] <= Register:instReg0.OutB[4]
OutB[5] <= Register:instReg0.OutB[5]
OutB[6] <= Register:instReg0.OutB[6]
OutB[7] <= Register:instReg0.OutB[7]
OutB[8] <= Register:instReg00.OutB[0]
OutB[9] <= Register:instReg00.OutB[1]
OutB[10] <= Register:instReg00.OutB[2]
OutB[11] <= Register:instReg00.OutB[3]
OutB[12] <= Register:instReg00.OutB[4]
OutB[13] <= Register:instReg00.OutB[5]
OutB[14] <= Register:instReg00.OutB[6]
OutB[15] <= Register:instReg00.OutB[7]


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst4|OneRegister16bit:Register0|Register:instReg00
OutA[0] <= O[0].DB_MAX_OUTPUT_PORT_TYPE
OutA[1] <= O[1].DB_MAX_OUTPUT_PORT_TYPE
OutA[2] <= O[2].DB_MAX_OUTPUT_PORT_TYPE
OutA[3] <= O[3].DB_MAX_OUTPUT_PORT_TYPE
OutA[4] <= O[4].DB_MAX_OUTPUT_PORT_TYPE
OutA[5] <= O[5].DB_MAX_OUTPUT_PORT_TYPE
OutA[6] <= O[6].DB_MAX_OUTPUT_PORT_TYPE
OutA[7] <= O[7].DB_MAX_OUTPUT_PORT_TYPE
RBE => RFC:instRFC0.RBE
RBE => RFC:instRFC3.RBE
RBE => RFC:instRFC4.RBE
RBE => RFC:instRFC5.RBE
RBE => RFC:instRFC1.RBE
RBE => RFC:instRFC2.RBE
RBE => RFC:instRFC6.RBE
RBE => RFC:instRFC00.RBE
RAE => RFC:instRFC0.RAE
RAE => RFC:instRFC3.RAE
RAE => RFC:instRFC4.RAE
RAE => RFC:instRFC5.RAE
RAE => RFC:instRFC1.RAE
RAE => RFC:instRFC2.RAE
RAE => RFC:instRFC6.RAE
RAE => RFC:instRFC00.RAE
WE => RFC:instRFC0.Write
WE => RFC:instRFC3.Write
WE => RFC:instRFC4.Write
WE => RFC:instRFC5.Write
WE => RFC:instRFC1.Write
WE => RFC:instRFC2.Write
WE => RFC:instRFC6.Write
WE => RFC:instRFC00.Write
I[0] => RFC:instRFC00.Input
I[1] => RFC:instRFC0.Input
I[2] => RFC:instRFC1.Input
I[3] => RFC:instRFC2.Input
I[4] => RFC:instRFC3.Input
I[5] => RFC:instRFC4.Input
I[6] => RFC:instRFC5.Input
I[7] => RFC:instRFC6.Input
CLK => RFC:instRFC0.CLK
CLK => RFC:instRFC3.CLK
CLK => RFC:instRFC4.CLK
CLK => RFC:instRFC5.CLK
CLK => RFC:instRFC1.CLK
CLK => RFC:instRFC2.CLK
CLK => RFC:instRFC6.CLK
CLK => RFC:instRFC00.CLK
OutB[0] <= RFC:instRFC00.OutB
OutB[1] <= RFC:instRFC0.OutB
OutB[2] <= RFC:instRFC1.OutB
OutB[3] <= RFC:instRFC2.OutB
OutB[4] <= RFC:instRFC3.OutB
OutB[5] <= RFC:instRFC4.OutB
OutB[6] <= RFC:instRFC5.OutB
OutB[7] <= RFC:instRFC6.OutB


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst4|OneRegister16bit:Register0|Register:instReg00|RFC:instRFC0
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst4|OneRegister16bit:Register0|Register:instReg00|RFC:instRFC3
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst4|OneRegister16bit:Register0|Register:instReg00|RFC:instRFC4
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst4|OneRegister16bit:Register0|Register:instReg00|RFC:instRFC5
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst4|OneRegister16bit:Register0|Register:instReg00|RFC:instRFC1
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst4|OneRegister16bit:Register0|Register:instReg00|RFC:instRFC2
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst4|OneRegister16bit:Register0|Register:instReg00|RFC:instRFC6
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst4|OneRegister16bit:Register0|Register:instReg00|RFC:instRFC00
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst4|OneRegister16bit:Register0|Register:instReg0
OutA[0] <= O[0].DB_MAX_OUTPUT_PORT_TYPE
OutA[1] <= O[1].DB_MAX_OUTPUT_PORT_TYPE
OutA[2] <= O[2].DB_MAX_OUTPUT_PORT_TYPE
OutA[3] <= O[3].DB_MAX_OUTPUT_PORT_TYPE
OutA[4] <= O[4].DB_MAX_OUTPUT_PORT_TYPE
OutA[5] <= O[5].DB_MAX_OUTPUT_PORT_TYPE
OutA[6] <= O[6].DB_MAX_OUTPUT_PORT_TYPE
OutA[7] <= O[7].DB_MAX_OUTPUT_PORT_TYPE
RBE => RFC:instRFC0.RBE
RBE => RFC:instRFC3.RBE
RBE => RFC:instRFC4.RBE
RBE => RFC:instRFC5.RBE
RBE => RFC:instRFC1.RBE
RBE => RFC:instRFC2.RBE
RBE => RFC:instRFC6.RBE
RBE => RFC:instRFC00.RBE
RAE => RFC:instRFC0.RAE
RAE => RFC:instRFC3.RAE
RAE => RFC:instRFC4.RAE
RAE => RFC:instRFC5.RAE
RAE => RFC:instRFC1.RAE
RAE => RFC:instRFC2.RAE
RAE => RFC:instRFC6.RAE
RAE => RFC:instRFC00.RAE
WE => RFC:instRFC0.Write
WE => RFC:instRFC3.Write
WE => RFC:instRFC4.Write
WE => RFC:instRFC5.Write
WE => RFC:instRFC1.Write
WE => RFC:instRFC2.Write
WE => RFC:instRFC6.Write
WE => RFC:instRFC00.Write
I[0] => RFC:instRFC00.Input
I[1] => RFC:instRFC0.Input
I[2] => RFC:instRFC1.Input
I[3] => RFC:instRFC2.Input
I[4] => RFC:instRFC3.Input
I[5] => RFC:instRFC4.Input
I[6] => RFC:instRFC5.Input
I[7] => RFC:instRFC6.Input
CLK => RFC:instRFC0.CLK
CLK => RFC:instRFC3.CLK
CLK => RFC:instRFC4.CLK
CLK => RFC:instRFC5.CLK
CLK => RFC:instRFC1.CLK
CLK => RFC:instRFC2.CLK
CLK => RFC:instRFC6.CLK
CLK => RFC:instRFC00.CLK
OutB[0] <= RFC:instRFC00.OutB
OutB[1] <= RFC:instRFC0.OutB
OutB[2] <= RFC:instRFC1.OutB
OutB[3] <= RFC:instRFC2.OutB
OutB[4] <= RFC:instRFC3.OutB
OutB[5] <= RFC:instRFC4.OutB
OutB[6] <= RFC:instRFC5.OutB
OutB[7] <= RFC:instRFC6.OutB


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst4|OneRegister16bit:Register0|Register:instReg0|RFC:instRFC0
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst4|OneRegister16bit:Register0|Register:instReg0|RFC:instRFC3
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst4|OneRegister16bit:Register0|Register:instReg0|RFC:instRFC4
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst4|OneRegister16bit:Register0|Register:instReg0|RFC:instRFC5
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst4|OneRegister16bit:Register0|Register:instReg0|RFC:instRFC1
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst4|OneRegister16bit:Register0|Register:instReg0|RFC:instRFC2
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst4|OneRegister16bit:Register0|Register:instReg0|RFC:instRFC6
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|BusSharingDatapath:inst3|Reg16Sharing:inst4|OneRegister16bit:Register0|Register:instReg0|RFC:instRFC00
OutA <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
Input => inst3.IN0
Write => inst3.IN1
Write => inst5.IN0
RAE => inst4.OE
OutB <= inst6TRI00.DB_MAX_OUTPUT_PORT_TYPE
RBE => inst6TRI00.OE


|BusSharing|ControlBusSharing:Control
Opcode1 <= NextStateRegisterSharing:nextState1.Q[1]
Q[0] <= NextStateRegisterSharing:nextState1.Q[0]
Q[1] <= NextStateRegisterSharing:nextState1.Q[1]
Q[2] <= NextStateRegisterSharing:nextState1.Q[2]
Q[3] <= NextStateRegisterSharing:nextState1.Q[3]
Start => NextStateRegisterSharing:nextState1.Start
CLK => NextStateRegisterSharing:nextState1.CLK
OE <= inst18.DB_MAX_OUTPUT_PORT_TYPE
Bus2[0] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
Bus2[1] <= instOR2.DB_MAX_OUTPUT_PORT_TYPE
Bus3[0] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Bus3[1] <= instOR3.DB_MAX_OUTPUT_PORT_TYPE
Bus3[2] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
Bus4[0] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
Bus4[1] <= inst10OR300.DB_MAX_OUTPUT_PORT_TYPE
Bus4[2] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
Opcode2[0] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Opcode2[1] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
RE[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
RE[1] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
RE[2] <= inst16And300.DB_MAX_OUTPUT_PORT_TYPE
WE[0] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
WE[1] <= inst15OR01.DB_MAX_OUTPUT_PORT_TYPE
WE[2] <= inst17And301.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|ControlBusSharing:Control|NextStateRegisterSharing:nextState1
Q[0] <= CounterNextState:instCounterNextState0.Q[0]
Q[1] <= CounterNextState:instCounterNextState0.Q[1]
Q[2] <= CounterNextState:instCounterNextState0.Q[2]
Q[3] <= CounterNextState:instCounterNextState0.Q[3]
Start => inst1.IN1
CLK => CounterNextState:instCounterNextState0.CLK
QN[0] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
QN[1] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
QN[2] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
QN[3] <= inst9.DB_MAX_OUTPUT_PORT_TYPE


|BusSharing|ControlBusSharing:Control|NextStateRegisterSharing:nextState1|CounterNextState:instCounterNextState0
Q[0] <= inst88.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst77.CLK
CLK => inst6.CLK
CLK => inst5.CLK
CLK => inst88.CLK
Load => Mux2:inst12.S
Load => Mux2:inst11.S
Load => Mux2:inst10.S
Load => Mux2:inst13.S
EN => HAS:inst17.B
I[0] => Mux2:inst13.I1
I[1] => Mux2:inst12.I1
I[2] => ~NO_FANOUT~
I[3] => Mux2:inst11.I1
I[3] => Mux2:inst10.I1


|BusSharing|ControlBusSharing:Control|NextStateRegisterSharing:nextState1|CounterNextState:instCounterNextState0|Mux2:inst12
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|ControlBusSharing:Control|NextStateRegisterSharing:nextState1|CounterNextState:instCounterNextState0|HAS:inst16
R <= instXOR00.DB_MAX_OUTPUT_PORT_TYPE
B => instXOR00.IN0
B => inst3.IN0
B => inst2.IN0
A => instXOR00.IN1
A => inst1.IN0
A => inst2.IN1
C <= inst4.DB_MAX_OUTPUT_PORT_TYPE
D => inst3.IN2
D => inst994.IN0


|BusSharing|ControlBusSharing:Control|NextStateRegisterSharing:nextState1|CounterNextState:instCounterNextState0|HAS:inst17
R <= instXOR00.DB_MAX_OUTPUT_PORT_TYPE
B => instXOR00.IN0
B => inst3.IN0
B => inst2.IN0
A => instXOR00.IN1
A => inst1.IN0
A => inst2.IN1
C <= inst4.DB_MAX_OUTPUT_PORT_TYPE
D => inst3.IN2
D => inst994.IN0


|BusSharing|ControlBusSharing:Control|NextStateRegisterSharing:nextState1|CounterNextState:instCounterNextState0|Mux2:inst11
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|ControlBusSharing:Control|NextStateRegisterSharing:nextState1|CounterNextState:instCounterNextState0|HAS:inst15
R <= instXOR00.DB_MAX_OUTPUT_PORT_TYPE
B => instXOR00.IN0
B => inst3.IN0
B => inst2.IN0
A => instXOR00.IN1
A => inst1.IN0
A => inst2.IN1
C <= inst4.DB_MAX_OUTPUT_PORT_TYPE
D => inst3.IN2
D => inst994.IN0


|BusSharing|ControlBusSharing:Control|NextStateRegisterSharing:nextState1|CounterNextState:instCounterNextState0|Mux2:inst10
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


|BusSharing|ControlBusSharing:Control|NextStateRegisterSharing:nextState1|CounterNextState:instCounterNextState0|HAS:inst14
R <= instXOR00.DB_MAX_OUTPUT_PORT_TYPE
B => instXOR00.IN0
B => inst3.IN0
B => inst2.IN0
A => instXOR00.IN1
A => inst1.IN0
A => inst2.IN1
C <= inst4.DB_MAX_OUTPUT_PORT_TYPE
D => inst3.IN2
D => inst994.IN0


|BusSharing|ControlBusSharing:Control|NextStateRegisterSharing:nextState1|CounterNextState:instCounterNextState0|Mux2:inst13
O <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst4.IN0
I1 => inst2.IN1
I0 => inst.IN1


