$date
	Sat Oct 21 19:00:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Parameterized_Ping_Pong_Counter_t $end
$var wire 7 ! segs [6:0] $end
$var wire 4 " AN [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ enable $end
$var reg 1 % flip $end
$var reg 4 & max [3:0] $end
$var reg 4 ' min [3:0] $end
$var reg 1 ( rst_n $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 ) clk_s $end
$var wire 1 $ enable $end
$var wire 1 % flip $end
$var wire 4 * max [3:0] $end
$var wire 4 + min [3:0] $end
$var wire 1 ( rst_n $end
$var wire 7 , segs [6:0] $end
$var wire 1 - rst_enable $end
$var wire 1 . rst_debounced $end
$var wire 1 / flip_enable $end
$var wire 1 0 flip_debounced $end
$var wire 4 1 AN [3:0] $end
$var reg 1 2 direction $end
$var reg 4 3 out [3:0] $end
$scope module db $end
$var wire 1 ( button $end
$var wire 1 . button_debounced $end
$var wire 1 # clk $end
$var reg 4 4 counter [3:0] $end
$upscope $end
$scope module db2 $end
$var wire 1 % button $end
$var wire 1 0 button_debounced $end
$var wire 1 # clk $end
$var reg 4 5 counter [3:0] $end
$upscope $end
$scope module op $end
$var wire 1 # clk $end
$var wire 1 . signal $end
$var reg 1 6 A $end
$var reg 1 - pulse $end
$upscope $end
$scope module op2 $end
$var wire 1 # clk $end
$var wire 1 0 signal $end
$var reg 1 7 A $end
$var reg 1 / pulse $end
$upscope $end
$scope module ss $end
$var wire 1 # clk $end
$var wire 1 2 direction $end
$var wire 4 8 num [3:0] $end
$var reg 4 9 AN [3:0] $end
$var reg 4 : counter [3:0] $end
$var reg 7 ; out [6:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ;
bx :
bx 9
bx 8
x7
x6
bx 5
bx 4
bx 3
x2
bx 1
x0
x/
x.
x-
bx ,
b0 +
b100 *
0)
0(
b0 '
b100 &
0%
1$
0#
bx "
bx !
$end
#5000
bx1 "
bx1 1
bx1 9
0.
00
bx0 4
bx0 5
bx0 :
1)
1#
#10000
0)
0#
1(
#15000
12
b0 3
b0 8
bx11 "
bx11 1
bx11 9
0/
07
0-
06
b1 :
bx00 5
bx01 4
1)
1#
#20000
0)
0#
#25000
b1100011 !
b1100011 ,
b1100011 ;
b1101 "
b1101 1
b1101 9
bx011 4
bx000 5
b10 :
1)
1#
#30000
0)
0#
#35000
b1000000 !
b1000000 ,
b1000000 ;
b1011 "
b1011 1
b1011 9
b100 :
b0 5
b111 4
1)
1#
#40000
0)
0#
#45000
1.
b1111111 !
b1111111 ,
b1111111 ;
b111 "
b111 1
b111 9
b1111 4
b1000 :
1)
1#
#50000
0)
0#
#55000
b1 3
b1 8
b1111 "
b1111 1
b1111 9
1-
16
1.
b1 :
b1111 4
1)
1#
#60000
0)
0#
#65000
b10 3
b10 8
0-
b1100011 !
b1100011 ,
b1100011 ;
b1101 "
b1101 1
b1101 9
1.
b1111 4
b1 :
1)
1#
#70000
0)
0#
#75000
b11 3
b11 8
1.
b1 :
b1111 4
1)
1#
#80000
0)
0#
#85000
b100 3
b100 8
1.
b1111 4
b1 :
1)
1#
#90000
0)
0#
#95000
02
b11 3
b11 8
1.
b1 :
b1111 4
1)
1#
#100000
0)
0#
0(
#105000
b10 3
b10 8
b1011000 !
b1011000 ,
b1011000 ;
0.
b1110 4
b1 :
1)
1#
#110000
0)
0#
#115000
12
b0 3
b0 8
06
b1 :
b1100 4
1)
1#
#120000
0)
0#
1(
#125000
b1100011 !
b1100011 ,
b1100011 ;
b1001 4
b10 :
1)
1#
#130000
0)
0#
#135000
b1000000 !
b1000000 ,
b1000000 ;
b1011 "
b1011 1
b1011 9
b100 :
b11 4
1)
1#
#140000
0)
0#
#145000
b1111111 !
b1111111 ,
b1111111 ;
b111 "
b111 1
b111 9
b111 4
b1000 :
1)
1#
#150000
0)
0#
1%
#155000
1.
b1111 "
b1111 1
b1111 9
b1 5
b0 :
b1111 4
1)
1#
#160000
0)
0#
0%
#165000
b1 :
b1 3
b1 8
1-
16
1.
b1111 4
b10 5
1)
1#
#170000
0)
0#
#175000
b10 3
b10 8
b1100011 !
b1100011 ,
b1100011 ;
b1101 "
b1101 1
b1101 9
0-
1.
b1 :
b100 5
b1111 4
1)
1#
#180000
0)
0#
#185000
b11 3
b11 8
1.
b1111 4
b1000 5
b1 :
1)
1#
#190000
0)
0#
#195000
b100 3
b100 8
1.
b1 :
b0 5
b1111 4
1)
1#
#200000
0)
0#
#205000
02
b11 3
b11 8
1.
b1111 4
b1 :
1)
1#
#210000
0)
0#
0(
#215000
b10 3
b10 8
b1011000 !
b1011000 ,
b1011000 ;
0.
b1 :
b1110 4
1)
1#
#220000
0)
0#
#225000
12
b0 3
b0 8
06
b1100 4
b1 :
1)
1#
#230000
0)
0#
1(
#235000
b1100011 !
b1100011 ,
b1100011 ;
b10 :
b1001 4
1)
1#
#240000
0)
0#
#245000
b1000000 !
b1000000 ,
b1000000 ;
b1011 "
b1011 1
b1011 9
b11 4
b100 :
1)
1#
#250000
0)
0#
#255000
b1111111 !
b1111111 ,
b1111111 ;
b111 "
b111 1
b111 9
b1000 :
b111 4
1)
1#
#260000
0)
0#
1%
#265000
1.
b1 5
b1111 "
b1111 1
b1111 9
b1111 4
b0 :
1)
1#
#270000
0)
0#
0%
#275000
b1 :
b1 3
b1 8
1-
16
1.
b10 5
b1111 4
1)
1#
#280000
0)
0#
1%
#285000
b10 3
b10 8
0-
b1100011 !
b1100011 ,
b1100011 ;
b1101 "
b1101 1
b1101 9
1.
b1111 4
b101 5
b1 :
1)
1#
#290000
0)
0#
0%
#295000
b11 3
b11 8
1.
b1 :
b1010 5
b1111 4
1)
1#
#300000
0)
0#
#305000
b100 3
b100 8
1.
b1111 4
b100 5
b1 :
1)
1#
#310000
0)
0#
#315000
02
b11 3
b11 8
1.
b1 :
b1000 5
b1111 4
1)
1#
#320000
0)
0#
0(
#325000
b10 3
b10 8
b1011000 !
b1011000 ,
b1011000 ;
0.
b1110 4
b0 5
b1 :
1)
1#
#330000
0)
0#
#335000
12
b0 3
b0 8
06
b1 :
b1100 4
1)
1#
#340000
0)
0#
b11 &
b11 *
1(
#345000
b1100011 !
b1100011 ,
b1100011 ;
b1001 4
b10 :
1)
1#
#350000
0)
0#
#355000
b1000000 !
b1000000 ,
b1000000 ;
b1011 "
b1011 1
b1011 9
b100 :
b11 4
1)
1#
#360000
0)
0#
#365000
b1111111 !
b1111111 ,
b1111111 ;
b111 "
b111 1
b111 9
b111 4
b1000 :
1)
1#
#370000
0)
0#
#375000
1.
b1111 "
b1111 1
b1111 9
b0 :
b1111 4
1)
1#
#380000
0)
0#
#385000
b1 :
b1 3
b1 8
1-
16
1.
b1111 4
1)
1#
#390000
0)
0#
b1 '
b1 +
1%
#395000
b10 3
b10 8
b1100011 !
b1100011 ,
b1100011 ;
b1101 "
b1101 1
b1101 9
0-
b1 5
1.
b1 :
b1111 4
1)
1#
#400000
0)
0#
b11 '
b11 +
0%
#405000
1.
b1111 4
b10 5
b10 :
1)
1#
#410000
0)
0#
#415000
b100100 !
b100100 ,
b100100 ;
b1011 "
b1011 1
b1011 9
1.
b100 :
b100 5
b1111 4
1)
1#
#420000
0)
0#
b10 &
b10 *
b10 '
b10 +
#425000
b1111111 !
b1111111 ,
b1111111 ;
b111 "
b111 1
b111 9
1.
b1111 4
b1000 5
b1000 :
1)
1#
#430000
0)
0#
#435000
b1111 "
b1111 1
b1111 9
1.
b0 :
b0 5
b1111 4
1)
1#
#440000
0)
0#
#445000
1.
b1111 4
1)
1#
#450000
0)
0#
b11 &
b11 *
b1 '
b1 +
#455000
b1 :
b11 3
b11 8
1.
b1111 4
1)
1#
#460000
0)
0#
#465000
02
b10 3
b10 8
b1100011 !
b1100011 ,
b1100011 ;
b1101 "
b1101 1
b1101 9
1.
b1111 4
b1 :
1)
1#
#470000
0)
0#
#475000
b1 3
b1 8
b1011000 !
b1011000 ,
b1011000 ;
1.
b1 :
b1111 4
1)
1#
#480000
0)
0#
0(
