Classic Timing Analyzer report for timerlab
Mon Sep 17 23:41:48 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK_50'
  7. Clock Setup: 'KEY[3]'
  8. Clock Hold: 'CLOCK_50'
  9. tco
 10. tpd
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------+--------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                        ; To                                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------+--------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 8.585 ns                         ; mLCD_DATA[0]                                ; LCD_DATA[0]                          ; CLOCK_50   ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 9.765 ns                         ; SW[16]                                      ; LEDR[16]                             ; --         ; --       ; 0            ;
; Clock Setup: 'CLOCK_50'      ; N/A                                      ; None          ; 49.19 MHz ( period = 20.328 ns ) ; decimal_counter:count3|A[3]                 ; mLCD_DATA[3]                         ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Clock Setup: 'KEY[3]'        ; N/A                                      ; None          ; 320.62 MHz ( period = 3.119 ns ) ; decimal_counter:count0|A[0]                 ; decimal_counter:count0|OVERFLOW      ; KEY[3]     ; KEY[3]   ; 0            ;
; Clock Hold: 'CLOCK_50'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; clock_divider:cdiv|divide_by_50:d6|count[4] ; clock_divider:cdiv|divide_by_50:d6|Q ; CLOCK_50   ; CLOCK_50 ; 1            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                             ;                                      ;            ;          ; 1            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------+--------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; KEY[3]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                 ; To                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 49.19 MHz ( period = 20.328 ns )                    ; decimal_counter:count3|A[3]          ; mLCD_DATA[3]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.496 ns                ;
; N/A                                     ; 49.20 MHz ( period = 20.326 ns )                    ; decimal_counter:count3|A[0]          ; mLCD_DATA[0]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.494 ns                ;
; N/A                                     ; 49.21 MHz ( period = 20.322 ns )                    ; decimal_counter:count3|A[1]          ; mLCD_DATA[1]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.490 ns                ;
; N/A                                     ; 49.54 MHz ( period = 20.187 ns )                    ; decimal_counter:count3|A[2]          ; mLCD_DATA[2]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.355 ns                ;
; N/A                                     ; 53.25 MHz ( period = 18.780 ns )                    ; decimal_counter:count2|A[1]          ; mLCD_DATA[1]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.675 ns                ;
; N/A                                     ; 53.92 MHz ( period = 18.545 ns )                    ; decimal_counter:count1|A[0]          ; mLCD_DATA[0]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.651 ns                ;
; N/A                                     ; 53.99 MHz ( period = 18.523 ns )                    ; decimal_counter:count2|A[3]          ; mLCD_DATA[3]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.418 ns                ;
; N/A                                     ; 54.05 MHz ( period = 18.501 ns )                    ; decimal_counter:count2|A[2]          ; mLCD_DATA[2]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.396 ns                ;
; N/A                                     ; 54.30 MHz ( period = 18.416 ns )                    ; decimal_counter:count2|A[0]          ; mLCD_DATA[0]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.311 ns                ;
; N/A                                     ; 54.34 MHz ( period = 18.404 ns )                    ; decimal_counter:count1|A[3]          ; mLCD_DATA[3]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.510 ns                ;
; N/A                                     ; 54.63 MHz ( period = 18.304 ns )                    ; decimal_counter:count1|A[1]          ; mLCD_DATA[1]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.410 ns                ;
; N/A                                     ; 55.22 MHz ( period = 18.108 ns )                    ; decimal_counter:count1|A[2]          ; mLCD_DATA[2]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.214 ns                ;
; N/A                                     ; 58.81 MHz ( period = 17.003 ns )                    ; decimal_counter:count0|A[0]          ; mLCD_DATA[0]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.239 ns                ;
; N/A                                     ; 58.92 MHz ( period = 16.972 ns )                    ; decimal_counter:count0|A[2]          ; mLCD_DATA[2]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.208 ns                ;
; N/A                                     ; 59.08 MHz ( period = 16.927 ns )                    ; decimal_counter:count0|A[1]          ; mLCD_DATA[1]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.163 ns                ;
; N/A                                     ; 59.89 MHz ( period = 16.696 ns )                    ; decimal_counter:count0|A[3]          ; mLCD_DATA[3]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; 91.85 MHz ( period = 10.887 ns )                    ; clock_divider:cdiv|divide_by_10:d0|Q ; oneshot:pulser2|pulse_out ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.722 ns                ;
; N/A                                     ; 91.86 MHz ( period = 10.886 ns )                    ; clock_divider:cdiv|divide_by_10:d0|Q ; oneshot:pulser2|delay     ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.721 ns                ;
; N/A                                     ; 248.63 MHz ( period = 4.022 ns )                    ; mDLY[8]                              ; mDLY[17]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.816 ns                ;
; N/A                                     ; 248.63 MHz ( period = 4.022 ns )                    ; mDLY[8]                              ; mDLY[12]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.816 ns                ;
; N/A                                     ; 248.63 MHz ( period = 4.022 ns )                    ; mDLY[8]                              ; mDLY[10]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.816 ns                ;
; N/A                                     ; 248.63 MHz ( period = 4.022 ns )                    ; mDLY[8]                              ; mDLY[11]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.816 ns                ;
; N/A                                     ; 248.63 MHz ( period = 4.022 ns )                    ; mDLY[8]                              ; mDLY[9]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.816 ns                ;
; N/A                                     ; 248.63 MHz ( period = 4.022 ns )                    ; mDLY[8]                              ; mDLY[14]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.816 ns                ;
; N/A                                     ; 248.63 MHz ( period = 4.022 ns )                    ; mDLY[8]                              ; mDLY[15]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.816 ns                ;
; N/A                                     ; 248.63 MHz ( period = 4.022 ns )                    ; mDLY[8]                              ; mDLY[16]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.816 ns                ;
; N/A                                     ; 248.63 MHz ( period = 4.022 ns )                    ; mDLY[8]                              ; mDLY[13]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.816 ns                ;
; N/A                                     ; 258.60 MHz ( period = 3.867 ns )                    ; mDLY[7]                              ; mDLY[17]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.661 ns                ;
; N/A                                     ; 258.60 MHz ( period = 3.867 ns )                    ; mDLY[7]                              ; mDLY[12]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.661 ns                ;
; N/A                                     ; 258.60 MHz ( period = 3.867 ns )                    ; mDLY[7]                              ; mDLY[10]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.661 ns                ;
; N/A                                     ; 258.60 MHz ( period = 3.867 ns )                    ; mDLY[7]                              ; mDLY[11]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.661 ns                ;
; N/A                                     ; 258.60 MHz ( period = 3.867 ns )                    ; mDLY[7]                              ; mDLY[9]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.661 ns                ;
; N/A                                     ; 258.60 MHz ( period = 3.867 ns )                    ; mDLY[7]                              ; mDLY[14]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.661 ns                ;
; N/A                                     ; 258.60 MHz ( period = 3.867 ns )                    ; mDLY[7]                              ; mDLY[15]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.661 ns                ;
; N/A                                     ; 258.60 MHz ( period = 3.867 ns )                    ; mDLY[7]                              ; mDLY[16]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.661 ns                ;
; N/A                                     ; 258.60 MHz ( period = 3.867 ns )                    ; mDLY[7]                              ; mDLY[13]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.661 ns                ;
; N/A                                     ; 266.60 MHz ( period = 3.751 ns )                    ; mDLY[5]                              ; mDLY[17]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.545 ns                ;
; N/A                                     ; 266.60 MHz ( period = 3.751 ns )                    ; mDLY[5]                              ; mDLY[12]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.545 ns                ;
; N/A                                     ; 266.60 MHz ( period = 3.751 ns )                    ; mDLY[5]                              ; mDLY[10]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.545 ns                ;
; N/A                                     ; 266.60 MHz ( period = 3.751 ns )                    ; mDLY[5]                              ; mDLY[11]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.545 ns                ;
; N/A                                     ; 266.60 MHz ( period = 3.751 ns )                    ; mDLY[5]                              ; mDLY[9]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.545 ns                ;
; N/A                                     ; 266.60 MHz ( period = 3.751 ns )                    ; mDLY[5]                              ; mDLY[14]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.545 ns                ;
; N/A                                     ; 266.60 MHz ( period = 3.751 ns )                    ; mDLY[5]                              ; mDLY[15]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.545 ns                ;
; N/A                                     ; 266.60 MHz ( period = 3.751 ns )                    ; mDLY[5]                              ; mDLY[16]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.545 ns                ;
; N/A                                     ; 266.60 MHz ( period = 3.751 ns )                    ; mDLY[5]                              ; mDLY[13]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.545 ns                ;
; N/A                                     ; 270.71 MHz ( period = 3.694 ns )                    ; Reset_Delay:r0|Cont[6]               ; Reset_Delay:r0|Cont[10]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 270.71 MHz ( period = 3.694 ns )                    ; Reset_Delay:r0|Cont[6]               ; Reset_Delay:r0|Cont[11]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 270.71 MHz ( period = 3.694 ns )                    ; Reset_Delay:r0|Cont[6]               ; Reset_Delay:r0|Cont[16]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 270.71 MHz ( period = 3.694 ns )                    ; Reset_Delay:r0|Cont[6]               ; Reset_Delay:r0|Cont[19]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 270.71 MHz ( period = 3.694 ns )                    ; Reset_Delay:r0|Cont[6]               ; Reset_Delay:r0|Cont[18]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 270.71 MHz ( period = 3.694 ns )                    ; Reset_Delay:r0|Cont[6]               ; Reset_Delay:r0|Cont[17]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 270.71 MHz ( period = 3.694 ns )                    ; Reset_Delay:r0|Cont[6]               ; Reset_Delay:r0|Cont[15]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 270.71 MHz ( period = 3.694 ns )                    ; Reset_Delay:r0|Cont[6]               ; Reset_Delay:r0|Cont[12]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 270.71 MHz ( period = 3.694 ns )                    ; Reset_Delay:r0|Cont[6]               ; Reset_Delay:r0|Cont[14]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 270.71 MHz ( period = 3.694 ns )                    ; Reset_Delay:r0|Cont[6]               ; Reset_Delay:r0|Cont[13]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 271.15 MHz ( period = 3.688 ns )                    ; LUT_INDEX[0]                         ; mLCD_DATA[3]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.446 ns                ;
; N/A                                     ; 272.18 MHz ( period = 3.674 ns )                    ; LUT_INDEX[0]                         ; mLCD_DATA[1]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.432 ns                ;
; N/A                                     ; 273.22 MHz ( period = 3.660 ns )                    ; mDLY[15]                             ; mDLY[17]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.446 ns                ;
; N/A                                     ; 273.22 MHz ( period = 3.660 ns )                    ; mDLY[15]                             ; mDLY[12]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.446 ns                ;
; N/A                                     ; 273.22 MHz ( period = 3.660 ns )                    ; mDLY[15]                             ; mDLY[10]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.446 ns                ;
; N/A                                     ; 273.22 MHz ( period = 3.660 ns )                    ; mDLY[15]                             ; mDLY[11]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.446 ns                ;
; N/A                                     ; 273.22 MHz ( period = 3.660 ns )                    ; mDLY[15]                             ; mDLY[9]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.446 ns                ;
; N/A                                     ; 273.22 MHz ( period = 3.660 ns )                    ; mDLY[15]                             ; mDLY[14]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.446 ns                ;
; N/A                                     ; 273.22 MHz ( period = 3.660 ns )                    ; mDLY[15]                             ; mDLY[15]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.446 ns                ;
; N/A                                     ; 273.22 MHz ( period = 3.660 ns )                    ; mDLY[15]                             ; mDLY[16]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.446 ns                ;
; N/A                                     ; 273.22 MHz ( period = 3.660 ns )                    ; mDLY[15]                             ; mDLY[13]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.446 ns                ;
; N/A                                     ; 273.60 MHz ( period = 3.655 ns )                    ; Reset_Delay:r0|Cont[7]               ; Reset_Delay:r0|Cont[10]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 273.60 MHz ( period = 3.655 ns )                    ; Reset_Delay:r0|Cont[7]               ; Reset_Delay:r0|Cont[11]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 273.60 MHz ( period = 3.655 ns )                    ; Reset_Delay:r0|Cont[7]               ; Reset_Delay:r0|Cont[16]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 273.60 MHz ( period = 3.655 ns )                    ; Reset_Delay:r0|Cont[7]               ; Reset_Delay:r0|Cont[19]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 273.60 MHz ( period = 3.655 ns )                    ; Reset_Delay:r0|Cont[7]               ; Reset_Delay:r0|Cont[18]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 273.60 MHz ( period = 3.655 ns )                    ; Reset_Delay:r0|Cont[7]               ; Reset_Delay:r0|Cont[17]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 273.60 MHz ( period = 3.655 ns )                    ; Reset_Delay:r0|Cont[7]               ; Reset_Delay:r0|Cont[15]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 273.60 MHz ( period = 3.655 ns )                    ; Reset_Delay:r0|Cont[7]               ; Reset_Delay:r0|Cont[12]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 273.60 MHz ( period = 3.655 ns )                    ; Reset_Delay:r0|Cont[7]               ; Reset_Delay:r0|Cont[14]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 273.60 MHz ( period = 3.655 ns )                    ; Reset_Delay:r0|Cont[7]               ; Reset_Delay:r0|Cont[13]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 273.97 MHz ( period = 3.650 ns )                    ; mDLY[14]                             ; mDLY[17]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.436 ns                ;
; N/A                                     ; 273.97 MHz ( period = 3.650 ns )                    ; mDLY[14]                             ; mDLY[12]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.436 ns                ;
; N/A                                     ; 273.97 MHz ( period = 3.650 ns )                    ; mDLY[14]                             ; mDLY[10]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.436 ns                ;
; N/A                                     ; 273.97 MHz ( period = 3.650 ns )                    ; mDLY[14]                             ; mDLY[11]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.436 ns                ;
; N/A                                     ; 273.97 MHz ( period = 3.650 ns )                    ; mDLY[14]                             ; mDLY[9]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.436 ns                ;
; N/A                                     ; 273.97 MHz ( period = 3.650 ns )                    ; mDLY[14]                             ; mDLY[14]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.436 ns                ;
; N/A                                     ; 273.97 MHz ( period = 3.650 ns )                    ; mDLY[14]                             ; mDLY[15]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.436 ns                ;
; N/A                                     ; 273.97 MHz ( period = 3.650 ns )                    ; mDLY[14]                             ; mDLY[16]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.436 ns                ;
; N/A                                     ; 273.97 MHz ( period = 3.650 ns )                    ; mDLY[14]                             ; mDLY[13]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.436 ns                ;
; N/A                                     ; 276.32 MHz ( period = 3.619 ns )                    ; LUT_INDEX[2]                         ; LUT_INDEX[1]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.405 ns                ;
; N/A                                     ; 276.32 MHz ( period = 3.619 ns )                    ; LUT_INDEX[2]                         ; LUT_INDEX[5]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.405 ns                ;
; N/A                                     ; 276.32 MHz ( period = 3.619 ns )                    ; LUT_INDEX[2]                         ; LUT_INDEX[4]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.405 ns                ;
; N/A                                     ; 276.32 MHz ( period = 3.619 ns )                    ; LUT_INDEX[2]                         ; LUT_INDEX[2]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.405 ns                ;
; N/A                                     ; 276.32 MHz ( period = 3.619 ns )                    ; LUT_INDEX[2]                         ; LUT_INDEX[3]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.405 ns                ;
; N/A                                     ; 276.32 MHz ( period = 3.619 ns )                    ; mDLY[6]                              ; mDLY[17]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 276.32 MHz ( period = 3.619 ns )                    ; mDLY[6]                              ; mDLY[12]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 276.32 MHz ( period = 3.619 ns )                    ; mDLY[6]                              ; mDLY[10]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 276.32 MHz ( period = 3.619 ns )                    ; mDLY[6]                              ; mDLY[11]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 276.32 MHz ( period = 3.619 ns )                    ; mDLY[6]                              ; mDLY[9]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 276.32 MHz ( period = 3.619 ns )                    ; mDLY[6]                              ; mDLY[14]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 276.32 MHz ( period = 3.619 ns )                    ; mDLY[6]                              ; mDLY[15]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 276.32 MHz ( period = 3.619 ns )                    ; mDLY[6]                              ; mDLY[16]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 276.32 MHz ( period = 3.619 ns )                    ; mDLY[6]                              ; mDLY[13]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 276.93 MHz ( period = 3.611 ns )                    ; mDLY[12]                             ; mDLY[17]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 276.93 MHz ( period = 3.611 ns )                    ; mDLY[12]                             ; mDLY[12]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 276.93 MHz ( period = 3.611 ns )                    ; mDLY[12]                             ; mDLY[10]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 276.93 MHz ( period = 3.611 ns )                    ; mDLY[12]                             ; mDLY[11]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 276.93 MHz ( period = 3.611 ns )                    ; mDLY[12]                             ; mDLY[9]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 276.93 MHz ( period = 3.611 ns )                    ; mDLY[12]                             ; mDLY[14]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 276.93 MHz ( period = 3.611 ns )                    ; mDLY[12]                             ; mDLY[15]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 276.93 MHz ( period = 3.611 ns )                    ; mDLY[12]                             ; mDLY[16]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 276.93 MHz ( period = 3.611 ns )                    ; mDLY[12]                             ; mDLY[13]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 278.01 MHz ( period = 3.597 ns )                    ; mDLY[15]                             ; mLCD_ST.000010            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.375 ns                ;
; N/A                                     ; 278.24 MHz ( period = 3.594 ns )                    ; mDLY[15]                             ; mLCD_ST.000011            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.372 ns                ;
; N/A                                     ; 278.24 MHz ( period = 3.594 ns )                    ; mDLY[8]                              ; mLCD_ST.000010            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 278.47 MHz ( period = 3.591 ns )                    ; mDLY[8]                              ; mLCD_ST.000011            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.377 ns                ;
; N/A                                     ; 278.71 MHz ( period = 3.588 ns )                    ; mDLY[1]                              ; mDLY[17]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 278.71 MHz ( period = 3.588 ns )                    ; mDLY[1]                              ; mDLY[12]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 278.71 MHz ( period = 3.588 ns )                    ; mDLY[1]                              ; mDLY[10]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 278.71 MHz ( period = 3.588 ns )                    ; mDLY[1]                              ; mDLY[11]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 278.71 MHz ( period = 3.588 ns )                    ; mDLY[1]                              ; mDLY[9]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 278.71 MHz ( period = 3.588 ns )                    ; mDLY[1]                              ; mDLY[14]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 278.71 MHz ( period = 3.588 ns )                    ; mDLY[1]                              ; mDLY[15]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 278.71 MHz ( period = 3.588 ns )                    ; mDLY[1]                              ; mDLY[16]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 278.71 MHz ( period = 3.588 ns )                    ; mDLY[1]                              ; mDLY[13]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 278.78 MHz ( period = 3.587 ns )                    ; mDLY[14]                             ; mLCD_ST.000010            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.365 ns                ;
; N/A                                     ; 279.02 MHz ( period = 3.584 ns )                    ; mDLY[14]                             ; mLCD_ST.000011            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.362 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; mDLY[12]                             ; mLCD_ST.000010            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.358 ns                ;
; N/A                                     ; 279.56 MHz ( period = 3.577 ns )                    ; mDLY[12]                             ; mLCD_ST.000011            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.355 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; mDLY[10]                             ; mDLY[17]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.357 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; mDLY[10]                             ; mDLY[12]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.357 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; mDLY[10]                             ; mDLY[10]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.357 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; mDLY[10]                             ; mDLY[11]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.357 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; mDLY[10]                             ; mDLY[9]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.357 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; mDLY[10]                             ; mDLY[14]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.357 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; mDLY[10]                             ; mDLY[15]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.357 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; mDLY[10]                             ; mDLY[16]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.357 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; mDLY[10]                             ; mDLY[13]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.357 ns                ;
; N/A                                     ; 280.43 MHz ( period = 3.566 ns )                    ; LUT_INDEX[1]                         ; mLCD_DATA[0]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.324 ns                ;
; N/A                                     ; 282.09 MHz ( period = 3.545 ns )                    ; Reset_Delay:r0|Cont[4]               ; Reset_Delay:r0|Cont[10]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.329 ns                ;
; N/A                                     ; 282.09 MHz ( period = 3.545 ns )                    ; Reset_Delay:r0|Cont[4]               ; Reset_Delay:r0|Cont[11]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.329 ns                ;
; N/A                                     ; 282.09 MHz ( period = 3.545 ns )                    ; Reset_Delay:r0|Cont[4]               ; Reset_Delay:r0|Cont[16]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.329 ns                ;
; N/A                                     ; 282.09 MHz ( period = 3.545 ns )                    ; Reset_Delay:r0|Cont[4]               ; Reset_Delay:r0|Cont[19]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.329 ns                ;
; N/A                                     ; 282.09 MHz ( period = 3.545 ns )                    ; Reset_Delay:r0|Cont[4]               ; Reset_Delay:r0|Cont[18]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.329 ns                ;
; N/A                                     ; 282.09 MHz ( period = 3.545 ns )                    ; Reset_Delay:r0|Cont[4]               ; Reset_Delay:r0|Cont[17]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.329 ns                ;
; N/A                                     ; 282.09 MHz ( period = 3.545 ns )                    ; Reset_Delay:r0|Cont[4]               ; Reset_Delay:r0|Cont[15]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.329 ns                ;
; N/A                                     ; 282.09 MHz ( period = 3.545 ns )                    ; Reset_Delay:r0|Cont[4]               ; Reset_Delay:r0|Cont[12]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.329 ns                ;
; N/A                                     ; 282.09 MHz ( period = 3.545 ns )                    ; Reset_Delay:r0|Cont[4]               ; Reset_Delay:r0|Cont[14]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.329 ns                ;
; N/A                                     ; 282.09 MHz ( period = 3.545 ns )                    ; Reset_Delay:r0|Cont[4]               ; Reset_Delay:r0|Cont[13]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.329 ns                ;
; N/A                                     ; 282.49 MHz ( period = 3.540 ns )                    ; mDLY[10]                             ; mLCD_ST.000010            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.318 ns                ;
; N/A                                     ; 282.73 MHz ( period = 3.537 ns )                    ; mDLY[10]                             ; mLCD_ST.000011            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; 285.23 MHz ( period = 3.506 ns )                    ; LUT_INDEX[0]                         ; mLCD_DATA[2]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; 285.63 MHz ( period = 3.501 ns )                    ; LUT_INDEX[2]                         ; mLCD_DATA[3]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.259 ns                ;
; N/A                                     ; 286.78 MHz ( period = 3.487 ns )                    ; LUT_INDEX[2]                         ; mLCD_DATA[1]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.245 ns                ;
; N/A                                     ; 286.86 MHz ( period = 3.486 ns )                    ; LUT_INDEX[3]                         ; LUT_INDEX[1]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.272 ns                ;
; N/A                                     ; 286.86 MHz ( period = 3.486 ns )                    ; LUT_INDEX[3]                         ; LUT_INDEX[5]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.272 ns                ;
; N/A                                     ; 286.86 MHz ( period = 3.486 ns )                    ; LUT_INDEX[3]                         ; LUT_INDEX[4]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.272 ns                ;
; N/A                                     ; 286.86 MHz ( period = 3.486 ns )                    ; LUT_INDEX[3]                         ; LUT_INDEX[2]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.272 ns                ;
; N/A                                     ; 286.86 MHz ( period = 3.486 ns )                    ; LUT_INDEX[3]                         ; LUT_INDEX[3]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.272 ns                ;
; N/A                                     ; 287.27 MHz ( period = 3.481 ns )                    ; LUT_INDEX[3]                         ; mLCD_DATA[0]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.239 ns                ;
; N/A                                     ; 287.36 MHz ( period = 3.480 ns )                    ; LUT_INDEX[3]                         ; mLCD_DATA[3]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.238 ns                ;
; N/A                                     ; 288.52 MHz ( period = 3.466 ns )                    ; LUT_INDEX[3]                         ; mLCD_DATA[2]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.224 ns                ;
; N/A                                     ; 288.68 MHz ( period = 3.464 ns )                    ; mDLY[11]                             ; mDLY[17]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.250 ns                ;
; N/A                                     ; 288.68 MHz ( period = 3.464 ns )                    ; mDLY[11]                             ; mDLY[12]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.250 ns                ;
; N/A                                     ; 288.68 MHz ( period = 3.464 ns )                    ; mDLY[11]                             ; mDLY[10]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.250 ns                ;
; N/A                                     ; 288.68 MHz ( period = 3.464 ns )                    ; mDLY[11]                             ; mDLY[11]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.250 ns                ;
; N/A                                     ; 288.68 MHz ( period = 3.464 ns )                    ; mDLY[11]                             ; mDLY[9]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.250 ns                ;
; N/A                                     ; 288.68 MHz ( period = 3.464 ns )                    ; mDLY[11]                             ; mDLY[14]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.250 ns                ;
; N/A                                     ; 288.68 MHz ( period = 3.464 ns )                    ; mDLY[11]                             ; mDLY[15]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.250 ns                ;
; N/A                                     ; 288.68 MHz ( period = 3.464 ns )                    ; mDLY[11]                             ; mDLY[16]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.250 ns                ;
; N/A                                     ; 288.68 MHz ( period = 3.464 ns )                    ; mDLY[11]                             ; mDLY[13]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.250 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; Reset_Delay:r0|Cont[10]              ; Reset_Delay:r0|Cont[10]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.244 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; Reset_Delay:r0|Cont[10]              ; Reset_Delay:r0|Cont[11]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.244 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; Reset_Delay:r0|Cont[10]              ; Reset_Delay:r0|Cont[16]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.244 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; Reset_Delay:r0|Cont[10]              ; Reset_Delay:r0|Cont[19]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.244 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; Reset_Delay:r0|Cont[10]              ; Reset_Delay:r0|Cont[18]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.244 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; Reset_Delay:r0|Cont[10]              ; Reset_Delay:r0|Cont[17]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.244 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; Reset_Delay:r0|Cont[10]              ; Reset_Delay:r0|Cont[15]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.244 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; Reset_Delay:r0|Cont[10]              ; Reset_Delay:r0|Cont[12]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.244 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; Reset_Delay:r0|Cont[10]              ; Reset_Delay:r0|Cont[14]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.244 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; Reset_Delay:r0|Cont[10]              ; Reset_Delay:r0|Cont[13]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.244 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; mDLY[2]                              ; mDLY[17]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.244 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; mDLY[2]                              ; mDLY[12]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.244 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; mDLY[2]                              ; mDLY[10]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.244 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; mDLY[2]                              ; mDLY[11]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.244 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; mDLY[2]                              ; mDLY[9]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.244 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; mDLY[2]                              ; mDLY[14]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.244 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; mDLY[2]                              ; mDLY[15]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.244 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; mDLY[2]                              ; mDLY[16]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.244 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; mDLY[2]                              ; mDLY[13]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.244 ns                ;
; N/A                                     ; 290.02 MHz ( period = 3.448 ns )                    ; mDLY[8]                              ; mDLY[3]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.234 ns                ;
; N/A                                     ; 290.02 MHz ( period = 3.448 ns )                    ; mDLY[8]                              ; mDLY[4]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.234 ns                ;
; N/A                                     ; 290.02 MHz ( period = 3.448 ns )                    ; mDLY[8]                              ; mDLY[1]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.234 ns                ;
; N/A                                     ; 290.02 MHz ( period = 3.448 ns )                    ; mDLY[8]                              ; mDLY[2]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.234 ns                ;
; N/A                                     ; 290.02 MHz ( period = 3.448 ns )                    ; mDLY[8]                              ; mDLY[8]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.234 ns                ;
; N/A                                     ; 290.02 MHz ( period = 3.448 ns )                    ; mDLY[8]                              ; mDLY[7]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.234 ns                ;
; N/A                                     ; 290.02 MHz ( period = 3.448 ns )                    ; mDLY[8]                              ; mDLY[5]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.234 ns                ;
; N/A                                     ; 290.02 MHz ( period = 3.448 ns )                    ; mDLY[8]                              ; mDLY[6]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.234 ns                ;
; N/A                                     ; 290.02 MHz ( period = 3.448 ns )                    ; mDLY[8]                              ; mDLY[0]                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.234 ns                ;
; N/A                                     ; 290.78 MHz ( period = 3.439 ns )                    ; mDLY[7]                              ; mLCD_ST.000010            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 291.04 MHz ( period = 3.436 ns )                    ; mDLY[7]                              ; mLCD_ST.000011            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.222 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; mDLY[11]                             ; mLCD_ST.000010            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.211 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; mDLY[11]                             ; mLCD_ST.000011            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.208 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; LUT_INDEX[1]                         ; LUT_INDEX[2]              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.201 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                      ;                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'KEY[3]'                                                                                                                                                                                                              ;
+-------+------------------------------------------------+-----------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                        ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 320.62 MHz ( period = 3.119 ns )               ; decimal_counter:count0|A[0] ; decimal_counter:count0|OVERFLOW ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; 323.42 MHz ( period = 3.092 ns )               ; decimal_counter:count0|A[1] ; decimal_counter:count0|OVERFLOW ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.821 ns                ;
; N/A   ; 329.92 MHz ( period = 3.031 ns )               ; decimal_counter:count1|A[1] ; decimal_counter:count1|OVERFLOW ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; 332.01 MHz ( period = 3.012 ns )               ; decimal_counter:count1|A[3] ; decimal_counter:count1|OVERFLOW ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.829 ns                ;
; N/A   ; 338.87 MHz ( period = 2.951 ns )               ; decimal_counter:count0|A[3] ; decimal_counter:count0|OVERFLOW ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 348.31 MHz ( period = 2.871 ns )               ; decimal_counter:count1|A[0] ; decimal_counter:count1|OVERFLOW ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.688 ns                ;
; N/A   ; 355.75 MHz ( period = 2.811 ns )               ; decimal_counter:count0|A[2] ; decimal_counter:count0|OVERFLOW ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.540 ns                ;
; N/A   ; 366.57 MHz ( period = 2.728 ns )               ; decimal_counter:count1|A[2] ; decimal_counter:count1|OVERFLOW ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.545 ns                ;
; N/A   ; 366.84 MHz ( period = 2.726 ns )               ; decimal_counter:count2|A[0] ; decimal_counter:count2|OVERFLOW ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.845 ns                ;
; N/A   ; 372.86 MHz ( period = 2.682 ns )               ; decimal_counter:count2|A[1] ; decimal_counter:count2|OVERFLOW ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.801 ns                ;
; N/A   ; 389.11 MHz ( period = 2.570 ns )               ; decimal_counter:count2|A[2] ; decimal_counter:count2|OVERFLOW ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.689 ns                ;
; N/A   ; 409.67 MHz ( period = 2.441 ns )               ; decimal_counter:count2|A[3] ; decimal_counter:count2|OVERFLOW ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.560 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count0|A[0] ; decimal_counter:count0|A[1]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 1.513 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count0|A[0] ; decimal_counter:count0|A[2]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 1.511 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count0|A[0] ; decimal_counter:count0|A[3]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 1.482 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count0|A[2] ; decimal_counter:count0|A[0]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count2|A[0] ; decimal_counter:count2|A[1]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 1.256 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count2|A[0] ; decimal_counter:count2|A[2]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 1.250 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count0|A[2] ; decimal_counter:count0|A[3]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 1.233 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count2|A[0] ; decimal_counter:count2|A[3]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 1.223 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count1|A[3] ; decimal_counter:count1|A[2]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 1.210 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count0|A[3] ; decimal_counter:count0|A[2]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 1.178 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count1|A[3] ; decimal_counter:count1|A[0]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 1.150 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count1|A[3] ; decimal_counter:count1|A[1]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 1.116 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count1|A[2] ; decimal_counter:count1|A[0]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 1.054 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count0|A[3] ; decimal_counter:count0|A[0]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 1.047 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count1|A[0] ; decimal_counter:count1|A[2]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 1.041 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count1|A[2] ; decimal_counter:count1|A[3]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 1.025 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count1|A[0] ; decimal_counter:count1|A[3]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 1.009 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count1|A[1] ; decimal_counter:count1|A[3]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 1.007 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count1|A[1] ; decimal_counter:count1|A[2]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 1.007 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count1|A[1] ; decimal_counter:count1|A[0]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 1.006 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count0|A[1] ; decimal_counter:count0|A[0]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.996 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count0|A[1] ; decimal_counter:count0|A[3]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.996 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count0|A[1] ; decimal_counter:count0|A[2]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.995 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count2|A[3] ; decimal_counter:count2|A[2]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.992 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count2|A[1] ; decimal_counter:count2|A[0]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.968 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count2|A[1] ; decimal_counter:count2|A[3]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.968 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count2|A[1] ; decimal_counter:count2|A[2]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.967 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count3|A[1] ; decimal_counter:count3|A[2]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.873 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count3|A[2] ; decimal_counter:count3|A[0]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.870 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count2|A[2] ; decimal_counter:count2|A[0]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.864 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count3|A[2] ; decimal_counter:count3|A[3]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.840 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count3|A[3] ; decimal_counter:count3|A[0]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.834 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count2|A[2] ; decimal_counter:count2|A[3]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.832 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count3|A[0] ; decimal_counter:count3|A[2]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.830 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count3|A[0] ; decimal_counter:count3|A[1]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.829 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count2|A[3] ; decimal_counter:count2|A[0]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.827 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count3|A[0] ; decimal_counter:count3|A[3]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.799 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count0|A[3] ; decimal_counter:count0|A[1]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.738 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count1|A[0] ; decimal_counter:count1|A[1]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.735 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count3|A[1] ; decimal_counter:count3|A[3]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.568 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count3|A[3] ; decimal_counter:count3|A[1]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.564 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count3|A[1] ; decimal_counter:count3|A[0]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.563 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count3|A[3] ; decimal_counter:count3|A[2]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.563 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count2|A[3] ; decimal_counter:count2|A[1]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.557 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count2|A[0] ; decimal_counter:count2|A[0]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count0|A[0] ; decimal_counter:count0|A[0]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count3|A[0] ; decimal_counter:count3|A[0]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count2|A[2] ; decimal_counter:count2|A[2]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count2|A[3] ; decimal_counter:count2|A[3]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count2|A[1] ; decimal_counter:count2|A[1]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count1|A[0] ; decimal_counter:count1|A[0]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count0|A[3] ; decimal_counter:count0|A[3]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count0|A[2] ; decimal_counter:count0|A[2]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count0|A[1] ; decimal_counter:count0|A[1]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count3|A[2] ; decimal_counter:count3|A[2]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count3|A[3] ; decimal_counter:count3|A[3]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count3|A[1] ; decimal_counter:count3|A[1]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; timer_state                 ; timer_state                     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count1|A[1] ; decimal_counter:count1|A[1]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count1|A[3] ; decimal_counter:count1|A[3]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; decimal_counter:count1|A[2] ; decimal_counter:count1|A[2]     ; KEY[3]     ; KEY[3]   ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-----------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                                                     ;
+------------------------------------------+---------------------------------------------+--------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                        ; To                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------+--------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; clock_divider:cdiv|divide_by_50:d6|count[4] ; clock_divider:cdiv|divide_by_50:d6|Q ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.549 ns                 ;
+------------------------------------------+---------------------------------------------+--------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------+
; tco                                                                                     ;
+-------+--------------+------------+--------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                     ; To          ; From Clock ;
+-------+--------------+------------+--------------------------+-------------+------------+
; N/A   ; None         ; 8.585 ns   ; mLCD_DATA[0]             ; LCD_DATA[0] ; CLOCK_50   ;
; N/A   ; None         ; 8.474 ns   ; mLCD_DATA[3]             ; LCD_DATA[3] ; CLOCK_50   ;
; N/A   ; None         ; 8.344 ns   ; mLCD_DATA[4]             ; LCD_DATA[4] ; CLOCK_50   ;
; N/A   ; None         ; 8.320 ns   ; mLCD_DATA[5]             ; LCD_DATA[5] ; CLOCK_50   ;
; N/A   ; None         ; 8.227 ns   ; mLCD_DATA[2]             ; LCD_DATA[2] ; CLOCK_50   ;
; N/A   ; None         ; 8.220 ns   ; mLCD_DATA[1]             ; LCD_DATA[1] ; CLOCK_50   ;
; N/A   ; None         ; 7.869 ns   ; mLCD_RS                  ; LCD_RS      ; CLOCK_50   ;
; N/A   ; None         ; 7.324 ns   ; mLCD_DATA[7]             ; LCD_DATA[7] ; CLOCK_50   ;
; N/A   ; None         ; 7.224 ns   ; LCD_Controller:u0|LCD_EN ; LCD_EN      ; CLOCK_50   ;
+-------+--------------+------------+--------------------------+-------------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+--------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To       ;
+-------+-------------------+-----------------+--------+----------+
; N/A   ; None              ; 9.765 ns        ; SW[16] ; LEDR[16] ;
; N/A   ; None              ; 9.634 ns        ; SW[14] ; LEDR[14] ;
; N/A   ; None              ; 9.598 ns        ; SW[13] ; LEDR[13] ;
; N/A   ; None              ; 9.593 ns        ; SW[17] ; LEDR[17] ;
; N/A   ; None              ; 9.404 ns        ; SW[15] ; LEDR[15] ;
; N/A   ; None              ; 6.279 ns        ; SW[7]  ; LEDR[7]  ;
; N/A   ; None              ; 6.210 ns        ; SW[9]  ; LEDR[9]  ;
; N/A   ; None              ; 5.868 ns        ; SW[8]  ; LEDR[8]  ;
; N/A   ; None              ; 5.702 ns        ; SW[5]  ; LEDR[5]  ;
; N/A   ; None              ; 5.696 ns        ; SW[12] ; LEDR[12] ;
; N/A   ; None              ; 5.680 ns        ; SW[10] ; LEDR[10] ;
; N/A   ; None              ; 5.673 ns        ; SW[1]  ; LEDR[1]  ;
; N/A   ; None              ; 5.638 ns        ; SW[11] ; LEDR[11] ;
; N/A   ; None              ; 5.611 ns        ; SW[0]  ; LEDR[0]  ;
; N/A   ; None              ; 5.425 ns        ; SW[3]  ; LEDR[3]  ;
; N/A   ; None              ; 5.338 ns        ; SW[6]  ; LEDR[6]  ;
; N/A   ; None              ; 5.280 ns        ; SW[4]  ; LEDR[4]  ;
; N/A   ; None              ; 5.135 ns        ; SW[2]  ; LEDR[2]  ;
+-------+-------------------+-----------------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Sep 17 23:41:47 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off timerlab -c timerlab --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK_50" is an undefined clock
    Info: Assuming node "KEY[3]" is an undefined clock
Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "timer_state" as buffer
    Info: Detected ripple clock "decimal_counter:count2|OVERFLOW" as buffer
    Info: Detected ripple clock "decimal_counter:count0|OVERFLOW" as buffer
    Info: Detected gated clock "clock" as buffer
    Info: Detected ripple clock "decimal_counter:count1|OVERFLOW" as buffer
    Info: Detected ripple clock "clock_divider:cdiv|divide_by_50:d6|Q" as buffer
    Info: Detected ripple clock "clock_divider:cdiv|divide_by_10:d5|Q" as buffer
    Info: Detected ripple clock "clock_divider:cdiv|divide_by_10:d4|Q" as buffer
    Info: Detected ripple clock "clock_divider:cdiv|divide_by_10:d3|Q" as buffer
    Info: Detected ripple clock "clock_divider:cdiv|divide_by_10:d2|Q" as buffer
    Info: Detected ripple clock "clock_divider:cdiv|divide_by_10:d1|Q" as buffer
    Info: Detected ripple clock "clock_divider:cdiv|divide_by_10:d0|Q" as buffer
Info: Clock "CLOCK_50" has Internal fmax of 49.19 MHz between source register "decimal_counter:count3|A[3]" and destination register "mLCD_DATA[3]" (period= 20.328 ns)
    Info: + Longest register to register delay is 1.496 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y26_N27; Fanout = 5; REG Node = 'decimal_counter:count3|A[3]'
        Info: 2: + IC(0.327 ns) + CELL(0.150 ns) = 0.477 ns; Loc. = LCCOMB_X33_Y26_N20; Fanout = 1; COMB Node = 'Selector5~55'
        Info: 3: + IC(0.252 ns) + CELL(0.275 ns) = 1.004 ns; Loc. = LCCOMB_X33_Y26_N30; Fanout = 1; COMB Node = 'Selector5~56'
        Info: 4: + IC(0.258 ns) + CELL(0.150 ns) = 1.412 ns; Loc. = LCCOMB_X33_Y26_N14; Fanout = 1; COMB Node = 'Selector5~57'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.496 ns; Loc. = LCFF_X33_Y26_N15; Fanout = 1; REG Node = 'mLCD_DATA[3]'
        Info: Total cell delay = 0.659 ns ( 44.05 % )
        Info: Total interconnect delay = 0.837 ns ( 55.95 % )
    Info: - Smallest clock skew is -18.618 ns
        Info: + Shortest clock path from clock "CLOCK_50" to destination register is 2.639 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 80; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(0.985 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X33_Y26_N15; Fanout = 1; REG Node = 'mLCD_DATA[3]'
            Info: Total cell delay = 1.536 ns ( 58.20 % )
            Info: Total interconnect delay = 1.103 ns ( 41.80 % )
        Info: - Longest clock path from clock "CLOCK_50" to source register is 21.257 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.871 ns) + CELL(0.787 ns) = 3.657 ns; Loc. = LCFF_X64_Y18_N7; Fanout = 3; REG Node = 'clock_divider:cdiv|divide_by_50:d6|Q'
            Info: 3: + IC(0.771 ns) + CELL(0.787 ns) = 5.215 ns; Loc. = LCFF_X64_Y20_N17; Fanout = 3; REG Node = 'clock_divider:cdiv|divide_by_10:d5|Q'
            Info: 4: + IC(0.690 ns) + CELL(0.787 ns) = 6.692 ns; Loc. = LCFF_X63_Y19_N15; Fanout = 3; REG Node = 'clock_divider:cdiv|divide_by_10:d4|Q'
            Info: 5: + IC(0.430 ns) + CELL(0.787 ns) = 7.909 ns; Loc. = LCFF_X64_Y19_N7; Fanout = 3; REG Node = 'clock_divider:cdiv|divide_by_10:d3|Q'
            Info: 6: + IC(1.687 ns) + CELL(0.787 ns) = 10.383 ns; Loc. = LCFF_X35_Y18_N21; Fanout = 3; REG Node = 'clock_divider:cdiv|divide_by_10:d2|Q'
            Info: 7: + IC(0.471 ns) + CELL(0.787 ns) = 11.641 ns; Loc. = LCFF_X34_Y18_N9; Fanout = 3; REG Node = 'clock_divider:cdiv|divide_by_10:d1|Q'
            Info: 8: + IC(0.471 ns) + CELL(0.787 ns) = 12.899 ns; Loc. = LCFF_X33_Y18_N31; Fanout = 4; REG Node = 'clock_divider:cdiv|divide_by_10:d0|Q'
            Info: 9: + IC(0.489 ns) + CELL(0.150 ns) = 13.538 ns; Loc. = LCCOMB_X32_Y18_N24; Fanout = 2; COMB Node = 'clock'
            Info: 10: + IC(1.057 ns) + CELL(0.787 ns) = 15.382 ns; Loc. = LCFF_X31_Y26_N31; Fanout = 2; REG Node = 'decimal_counter:count0|OVERFLOW'
            Info: 11: + IC(0.431 ns) + CELL(0.787 ns) = 16.600 ns; Loc. = LCFF_X32_Y26_N1; Fanout = 2; REG Node = 'decimal_counter:count1|OVERFLOW'
            Info: 12: + IC(0.726 ns) + CELL(0.787 ns) = 18.113 ns; Loc. = LCFF_X34_Y26_N11; Fanout = 1; REG Node = 'decimal_counter:count2|OVERFLOW'
            Info: 13: + IC(1.631 ns) + CELL(0.000 ns) = 19.744 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'decimal_counter:count2|OVERFLOW~clkctrl'
            Info: 14: + IC(0.976 ns) + CELL(0.537 ns) = 21.257 ns; Loc. = LCFF_X33_Y26_N27; Fanout = 5; REG Node = 'decimal_counter:count3|A[3]'
            Info: Total cell delay = 9.556 ns ( 44.95 % )
            Info: Total interconnect delay = 11.701 ns ( 55.05 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "KEY[3]" has Internal fmax of 320.62 MHz between source register "decimal_counter:count0|A[0]" and destination register "decimal_counter:count0|OVERFLOW" (period= 3.119 ns)
    Info: + Longest register to register delay is 0.848 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y26_N25; Fanout = 6; REG Node = 'decimal_counter:count0|A[0]'
        Info: 2: + IC(0.326 ns) + CELL(0.438 ns) = 0.764 ns; Loc. = LCCOMB_X31_Y26_N30; Fanout = 1; COMB Node = 'decimal_counter:count0|LessThan0~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.848 ns; Loc. = LCFF_X31_Y26_N31; Fanout = 2; REG Node = 'decimal_counter:count0|OVERFLOW'
        Info: Total cell delay = 0.522 ns ( 61.56 % )
        Info: Total interconnect delay = 0.326 ns ( 38.44 % )
    Info: - Smallest clock skew is -2.057 ns
        Info: + Shortest clock path from clock "KEY[3]" to destination register is 6.098 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'KEY[3]'
            Info: 2: + IC(2.149 ns) + CELL(0.787 ns) = 3.798 ns; Loc. = LCFF_X32_Y18_N23; Fanout = 4; REG Node = 'timer_state'
            Info: 3: + IC(0.313 ns) + CELL(0.393 ns) = 4.504 ns; Loc. = LCCOMB_X32_Y18_N24; Fanout = 2; COMB Node = 'clock'
            Info: 4: + IC(1.057 ns) + CELL(0.537 ns) = 6.098 ns; Loc. = LCFF_X31_Y26_N31; Fanout = 2; REG Node = 'decimal_counter:count0|OVERFLOW'
            Info: Total cell delay = 2.579 ns ( 42.29 % )
            Info: Total interconnect delay = 3.519 ns ( 57.71 % )
        Info: - Longest clock path from clock "KEY[3]" to source register is 8.155 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'KEY[3]'
            Info: 2: + IC(2.149 ns) + CELL(0.787 ns) = 3.798 ns; Loc. = LCFF_X32_Y18_N23; Fanout = 4; REG Node = 'timer_state'
            Info: 3: + IC(0.313 ns) + CELL(0.393 ns) = 4.504 ns; Loc. = LCCOMB_X32_Y18_N24; Fanout = 2; COMB Node = 'clock'
            Info: 4: + IC(2.116 ns) + CELL(0.000 ns) = 6.620 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clock~clkctrl'
            Info: 5: + IC(0.998 ns) + CELL(0.537 ns) = 8.155 ns; Loc. = LCFF_X31_Y26_N25; Fanout = 6; REG Node = 'decimal_counter:count0|A[0]'
            Info: Total cell delay = 2.579 ns ( 31.62 % )
            Info: Total interconnect delay = 5.576 ns ( 68.38 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "CLOCK_50" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "clock_divider:cdiv|divide_by_50:d6|count[4]" and destination pin or register "clock_divider:cdiv|divide_by_50:d6|Q" for clock "CLOCK_50" (Hold time is 183 ps)
    Info: + Largest clock skew is 0.716 ns
        Info: + Longest clock path from clock "CLOCK_50" to destination register is 3.407 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.871 ns) + CELL(0.537 ns) = 3.407 ns; Loc. = LCFF_X64_Y18_N7; Fanout = 3; REG Node = 'clock_divider:cdiv|divide_by_50:d6|Q'
            Info: Total cell delay = 1.536 ns ( 45.08 % )
            Info: Total interconnect delay = 1.871 ns ( 54.92 % )
        Info: - Shortest clock path from clock "CLOCK_50" to source register is 2.691 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 80; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X64_Y18_N19; Fanout = 3; REG Node = 'clock_divider:cdiv|divide_by_50:d6|count[4]'
            Info: Total cell delay = 1.536 ns ( 57.08 % )
            Info: Total interconnect delay = 1.155 ns ( 42.92 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.549 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y18_N19; Fanout = 3; REG Node = 'clock_divider:cdiv|divide_by_50:d6|count[4]'
        Info: 2: + IC(0.315 ns) + CELL(0.150 ns) = 0.465 ns; Loc. = LCCOMB_X64_Y18_N6; Fanout = 1; COMB Node = 'clock_divider:cdiv|divide_by_50:d6|Q~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.549 ns; Loc. = LCFF_X64_Y18_N7; Fanout = 3; REG Node = 'clock_divider:cdiv|divide_by_50:d6|Q'
        Info: Total cell delay = 0.234 ns ( 42.62 % )
        Info: Total interconnect delay = 0.315 ns ( 57.38 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tco from clock "CLOCK_50" to destination pin "LCD_DATA[0]" through register "mLCD_DATA[0]" is 8.585 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 2.639 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 80; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(0.985 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X33_Y26_N25; Fanout = 1; REG Node = 'mLCD_DATA[0]'
        Info: Total cell delay = 1.536 ns ( 58.20 % )
        Info: Total interconnect delay = 1.103 ns ( 41.80 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.696 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y26_N25; Fanout = 1; REG Node = 'mLCD_DATA[0]'
        Info: 2: + IC(3.054 ns) + CELL(2.642 ns) = 5.696 ns; Loc. = PIN_J1; Fanout = 0; PIN Node = 'LCD_DATA[0]'
        Info: Total cell delay = 2.642 ns ( 46.38 % )
        Info: Total interconnect delay = 3.054 ns ( 53.62 % )
Info: Longest tpd from source pin "SW[16]" to destination pin "LEDR[16]" is 9.765 ns
    Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 1; PIN Node = 'SW[16]'
    Info: 2: + IC(6.115 ns) + CELL(2.798 ns) = 9.765 ns; Loc. = PIN_AE12; Fanout = 0; PIN Node = 'LEDR[16]'
    Info: Total cell delay = 3.650 ns ( 37.38 % )
    Info: Total interconnect delay = 6.115 ns ( 62.62 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 162 megabytes
    Info: Processing ended: Mon Sep 17 23:41:48 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


