Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/ --output-directory=C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/ --report-file=bsf:C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios.qsys
Progress: Loading V21_NIOS_BLINK/led_nios.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_mem
Progress: Adding LED [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module LED
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: led_nios.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: led_nios.sysid: Time stamp will be automatically updated when this component is generated.
Warning: led_nios.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/ --output-directory=C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios.sopcinfo --report-file=html:C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios.html --report-file=qip:C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/led_nios.qip --report-file=cmp:C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios.qsys --language=VERILOG
Progress: Loading V21_NIOS_BLINK/led_nios.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_mem
Progress: Adding LED [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module LED
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: led_nios.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: led_nios.sysid: Time stamp will be automatically updated when this component is generated.
Warning: led_nios.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver
Info: led_nios: Generating led_nios "led_nios" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 23 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 13 modules, 51 connections
Info: merlin_domain_transform: After transform: 26 modules, 137 connections
Info: merlin_router_transform: After transform: 33 modules, 165 connections
Info: reset_adaptation_transform: After transform: 34 modules, 130 connections
Info: merlin_network_to_switch_transform: After transform: 47 modules, 158 connections
Info: merlin_mm_transform: After transform: 47 modules, 158 connections
Info: merlin_interrupt_mapper_transform: After transform: 48 modules, 161 connections
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: led_nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: cpu: Starting RTL generation for module 'led_nios_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=led_nios_cpu --dir=C:/Users/armst/AppData/Local/Temp/alt8465_1939861029111105827.dir/0001_cpu_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/armst/AppData/Local/Temp/alt8465_1939861029111105827.dir/0001_cpu_gen//led_nios_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu: # 2020.07.21 20:59:43 (*) Starting Nios II generation
Info: cpu: # 2020.07.21 20:59:43 (*)   Checking for plaintext license.
Info: cpu: # 2020.07.21 20:59:43 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: cpu: # 2020.07.21 20:59:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.07.21 20:59:43 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.07.21 20:59:43 (*)   Plaintext license not found.
Info: cpu: # 2020.07.21 20:59:43 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2020.07.21 20:59:43 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.07.21 20:59:43 (*)   Creating all objects for CPU
Info: cpu: # 2020.07.21 20:59:45 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.07.21 20:59:45 (*)   Creating plain-text RTL
Info: cpu: # 2020.07.21 20:59:47 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'led_nios_cpu'
Info: cpu: "led_nios" instantiated altera_nios2_qsys "cpu"
Info: sysid: "led_nios" instantiated altera_avalon_sysid_qsys "sysid"
Info: jtag_uart: Starting RTL generation for module 'led_nios_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=led_nios_jtag_uart --dir=C:/Users/armst/AppData/Local/Temp/alt8465_1939861029111105827.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/armst/AppData/Local/Temp/alt8465_1939861029111105827.dir/0003_jtag_uart_gen//led_nios_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'led_nios_jtag_uart'
Info: jtag_uart: "led_nios" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: onchip_mem: Starting RTL generation for module 'led_nios_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=led_nios_onchip_mem --dir=C:/Users/armst/AppData/Local/Temp/alt8465_1939861029111105827.dir/0004_onchip_mem_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/armst/AppData/Local/Temp/alt8465_1939861029111105827.dir/0004_onchip_mem_gen//led_nios_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'led_nios_onchip_mem'
Info: onchip_mem: "led_nios" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: LED: Starting RTL generation for module 'led_nios_LED'
Info: LED:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=led_nios_LED --dir=C:/Users/armst/AppData/Local/Temp/alt8465_1939861029111105827.dir/0005_LED_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/armst/AppData/Local/Temp/alt8465_1939861029111105827.dir/0005_LED_gen//led_nios_LED_component_configuration.pl  --do_build_sim=0  ]
Info: LED: Done RTL generation for module 'led_nios_LED'
Info: LED: "led_nios" instantiated altera_avalon_pio "LED"
Info: cpu_instruction_master_translator: "led_nios" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "led_nios" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "led_nios" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "led_nios" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "led_nios" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "led_nios" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "led_nios" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "led_nios" instantiated altera_merlin_router "id_router"
Info: id_router_002: "led_nios" instantiated altera_merlin_router "id_router_002"
Info: rst_controller: "led_nios" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "led_nios" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "led_nios" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "led_nios" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux_002: "led_nios" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "led_nios" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "led_nios" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/led_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "led_nios" instantiated altera_irq_mapper "irq_mapper"
Info: led_nios: Done led_nios" with 23 modules, 64 files, 1298731 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
