{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1589904499935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1589904499936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 20 00:08:19 2020 " "Processing started: Wed May 20 00:08:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1589904499936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1589904499936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seg_led_dynamic -c seg_led_dynamic " "Command: quartus_map --read_settings_files=on --write_settings_files=off seg_led_dynamic -c seg_led_dynamic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1589904499936 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1589904500275 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top_seg_led.v(26) " "Verilog HDL Module Instantiation warning at top_seg_led.v(26): ignored dangling comma in List of Port Connections" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/top_seg_led.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1589904500311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/top_seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/top_seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_seg_led " "Found entity 1: top_seg_led" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/top_seg_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904500313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904500313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led " "Found entity 1: seg_led" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904500316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904500316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/count.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "../rtl/count.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/count.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904500318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904500318 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_seg_led " "Elaborating entity \"top_seg_led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1589904500453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count count:u_count " "Elaborating entity \"count\" for hierarchy \"count:u_count\"" {  } { { "../rtl/top_seg_led.v" "u_count" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/top_seg_led.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904500455 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 count.v(26) " "Verilog HDL assignment warning at count.v(26): truncated value with size 32 to match size of target (23)" {  } { { "../rtl/count.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/count.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1589904500456 "|top_seg_led|count:u_count"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 count.v(52) " "Verilog HDL assignment warning at count.v(52): truncated value with size 32 to match size of target (20)" {  } { { "../rtl/count.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/count.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1589904500456 "|top_seg_led|count:u_count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_led seg_led:u_seg_led " "Elaborating entity \"seg_led\" for hierarchy \"seg_led:u_seg_led\"" {  } { { "../rtl/top_seg_led.v" "u_seg_led" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/top_seg_led.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904500457 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(35) " "Verilog HDL assignment warning at seg_led.v(35): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1589904500458 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(36) " "Verilog HDL assignment warning at seg_led.v(36): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1589904500459 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(37) " "Verilog HDL assignment warning at seg_led.v(37): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1589904500459 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(38) " "Verilog HDL assignment warning at seg_led.v(38): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1589904500459 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(39) " "Verilog HDL assignment warning at seg_led.v(39): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1589904500459 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(40) " "Verilog HDL assignment warning at seg_led.v(40): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1589904500459 "|top_seg_led|seg_led:u_seg_led"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0124 " "Found entity 1: altsyncram_0124" {  } { { "db/altsyncram_0124.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/altsyncram_0124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904501537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904501537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904501708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904501708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904501789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904501789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904501906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904501906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904501965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904501965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904502043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904502043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904502131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904502131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904502185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904502185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904502258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904502258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904502312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904502312 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904502385 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod0\"" {  } { { "../rtl/seg_led.v" "Mod0" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904502952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div1\"" {  } { { "../rtl/seg_led.v" "Div1" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904502952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod2\"" {  } { { "../rtl/seg_led.v" "Mod2" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904502952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div4\"" {  } { { "../rtl/seg_led.v" "Div4" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904502952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div3\"" {  } { { "../rtl/seg_led.v" "Div3" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904502952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod4\"" {  } { { "../rtl/seg_led.v" "Mod4" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904502952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div2\"" {  } { { "../rtl/seg_led.v" "Div2" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904502952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod3\"" {  } { { "../rtl/seg_led.v" "Mod3" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904502952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div0\"" {  } { { "../rtl/seg_led.v" "Div0" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904502952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod1\"" {  } { { "../rtl/seg_led.v" "Mod1" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904502952 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1589904502952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Mod0\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904502987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Mod0 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904502988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904502988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904502988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904502988 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1589904502988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0bm " "Found entity 1: lpm_divide_0bm" {  } { { "db/lpm_divide_0bm.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/lpm_divide_0bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904503042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904503042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904503058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904503058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u6f " "Found entity 1: alt_u_div_u6f" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904503083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904503083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904503140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904503140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904503194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904503194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div1\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904503202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div1 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904503202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904503202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904503202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904503202 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1589904503202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904503255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904503255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904503272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904503272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904503299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904503299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div4\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904503321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div4 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904503322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904503322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904503322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904503322 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1589904503322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904503375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904503375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904503392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904503392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904503427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904503427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div3\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904503444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div3 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904503444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904503444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904503444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904503444 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1589904503444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkm " "Found entity 1: lpm_divide_fkm" {  } { { "db/lpm_divide_fkm.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/lpm_divide_fkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904503497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904503497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904503514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904503514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_1af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_1af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_1af " "Found entity 1: alt_u_div_1af" {  } { { "db/alt_u_div_1af.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_1af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904503547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904503547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div2\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904503570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div2 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904503570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904503570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904503570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904503570 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1589904503570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_akm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_akm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_akm " "Found entity 1: lpm_divide_akm" {  } { { "db/lpm_divide_akm.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/lpm_divide_akm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904503624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904503624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/sign_div_unsign_2nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904503640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904503640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o9f " "Found entity 1: alt_u_div_o9f" {  } { { "db/alt_u_div_o9f.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_o9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904503670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904503670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div0\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904503692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div0 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904503692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904503692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904503692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904503692 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1589904503692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tim " "Found entity 1: lpm_divide_tim" {  } { { "db/lpm_divide_tim.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/lpm_divide_tim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904503746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904503746 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 162 -1 0 } } { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 214 -1 0 } } { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1589904504956 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1589904504956 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led\[7\] VCC " "Pin \"seg_led\[7\]\" is stuck at VCC" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/top_seg_led.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1589904505297 "|top_seg_led|seg_led[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1589904505297 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505428 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505821 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505821 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505821 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505821 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505821 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505821 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505821 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505821 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505821 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505821 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505821 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505821 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505821 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505821 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505821 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505821 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505821 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505821 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505821 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505821 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505821 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505821 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~0" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505821 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 106 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505821 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 116 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505821 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505821 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904505821 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1589904505821 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1589904505863 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1589904505863 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 975 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1589904506065 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904506187 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1589904506633 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1589904506633 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1589904506678 "|top_seg_led|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1589904506678 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904506765 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 103 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 103 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1589904507399 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1589904507441 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904507441 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3371 " "Implemented 3371 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1589904507783 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1589904507783 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3299 " "Implemented 3299 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1589904507783 ""} { "Info" "ICUT_CUT_TM_RAMS" "51 " "Implemented 51 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1589904507783 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1589904507783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1589904507812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 20 00:08:27 2020 " "Processing ended: Wed May 20 00:08:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1589904507812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1589904507812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1589904507812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1589904507812 ""}
