# 0 "arch/arm/dts/.mt7986-fpga.dtb.pre.tmp"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "././include/linux/kconfig.h" 1



# 1 "include/generated/autoconf.h" 1
# 5 "././include/linux/kconfig.h" 2
# 0 "<command-line>" 2
# 1 "arch/arm/dts/.mt7986-fpga.dtb.pre.tmp"






/dts-v1/;
# 1 "arch/arm/dts/mt7986-fpga.dtsi" 1






# 1 "./arch/arm/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 8 "arch/arm/dts/mt7986-fpga.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "arch/arm/dts/mt7986-fpga.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/clock/mt7986-clk.h" 1
# 10 "arch/arm/dts/mt7986-fpga.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/reset/mt7629-reset.h" 1
# 11 "arch/arm/dts/mt7986-fpga.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/gpio/gpio.h" 1
# 12 "arch/arm/dts/mt7986-fpga.dtsi" 2

/ {
 compatible = "mediatek,mt7986-fpga";
 interrupt-parent = <&gic>;
 #address-cells = <1>;
 #size-cells = <1>;
 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   clock-frequency = <1300000000>;
  };
  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x1>;
   clock-frequency = <1300000000>;
  };
  cpu2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x1>;
   clock-frequency = <1300000000>;
  };
  cpu3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x1>;
   clock-frequency = <1300000000>;
  };
 };

 dummy_clk: dummy12m {
  compatible = "fixed-clock";
  clock-frequency = <12000000>;
  #clock-cells = <0>;

  u-boot,dm-pre-reloc;
 };
 gpt_clk: dummy6m {
  compatible = "fixed-clock";
  clock-frequency = <6000000>;
  #clock-cells = <0>;
  u-boot,dm-pre-reloc;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupt-parent = <&gic>;
  clock-frequency = <12000000>;
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
  arm,cpu-registers-not-fw-configured;
 };

 timer0: timer@10008000 {
  compatible = "mediatek,mt7986-timer";
  reg = <0x10008000 0x1000>;
  interrupts = <0 130 4>;
  clocks = <&gpt_clk>;
  clock-names = "gpt-clk";
  u-boot,dm-pre-reloc;
 };

 watchdog: watchdog@1001c000 {
  compatible = "mediatek,mt7986-wdt";
  reg = <0x1001c000 0x1000>;
  interrupts = <0 110 4>;
  #reset-cells = <1>;
  status = "disabled";
 };

 gic: interrupt-controller@c000000 {
  compatible = "arm,gic-v3";
  #interrupt-cells = <3>;
  interrupt-parent = <&gic>;
  interrupt-controller;
  reg = <0x0c000000 0x40000>,
        <0x0c080000 0x200000>;

  interrupts = <1 9 4>;
 };

 fixed_plls: apmixedsys@1001E000 {
  compatible = "mediatek,mt7986-fixed-plls";
  #clock-cells = <1>;
  u-boot,dm-pre-reloc;
 };

 topckgen: topckgen@1001B000 {
  compatible = "mediatek,mt7986-topckgen";
  reg = <0x1001B000 0x1000>;
  clock-parent = <&fixed_plls>;
  #clock-cells = <1>;
  u-boot,dm-pre-reloc;
 };

 infracfg_ao: infracfg_ao@10001000 {
  compatible = "mediatek,mt7986-infracfg_ao";
  reg = <0x10001000 0x68>;
  clock-parent = <&infracfg>;
  #clock-cells = <1>;
  u-boot,dm-pre-reloc;
 };

 infracfg: infracfg@10001040 {
  compatible = "mediatek,mt7986-infracfg";
  reg = <0x1000106c 0x1000>;
  clock-parent = <&topckgen>;
  #clock-cells = <1>;
  u-boot,dm-pre-reloc;
 };

 pinctrl: pinctrl@1001f000 {
  compatible = "mediatek,mt7986-pinctrl";
  reg = <0x1001f000 0x1000>,
        <0x11c30000 0x1000>,
        <0x11c40000 0x1000>,
        <0x11e20000 0x1000>,
        <0x11e30000 0x1000>,
        <0x11f00000 0x1000>,
        <0x11f10000 0x1000>,
        <0x1000b000 0x1000>;
  reg-names = "gpio_base", "iocfg_rt_base", "iocfg_rb_base",
       "iocfg_lt_base", "iocfg_lb_base", "iocfg_tr_base",
       "iocfg_tl_base", "eint";
  gpio: gpio-controller {
   gpio-controller;
   #gpio-cells = <2>;
  };
 };

 pwm: pwm@10048000 {
  compatible = "mediatek,mt7986-pwm";
  reg = <0x10048000 0x1000>;
  #clock-cells = <1>;
  #pwm-cells = <2>;
  interrupts = <0 137 4>;
  clocks = <&dummy_clk>,
    <&dummy_clk>,
    <&dummy_clk>,
    <&dummy_clk>;
  clock-names = "top", "main", "pwm1", "pwm2";
  status = "disabled";
 };

 uart0: serial@11002000 {
  compatible = "mediatek,hsuart";
  reg = <0x11002000 0x400>;
  interrupts = <0 123 4>;
  clocks = <&dummy_clk>;
  status = "disabled";
  u-boot,dm-pre-reloc;
 };

 uart1: serial@11003000 {
  compatible = "mediatek,hsuart";
  reg = <0x11003000 0x400>;
  interrupts = <0 124 4>;
  clocks = <&dummy_clk>;
  status = "disabled";
  u-boot,dm-pre-reloc;
 };

 uart2: serial@11004000 {
  compatible = "mediatek,hsuart";
  reg = <0x11004000 0x400>;
  interrupts = <0 125 4>;
  clocks = <&dummy_clk>;
  status = "disabled";
  u-boot,dm-pre-reloc;
 };

 snand: snand@11005000 {
  compatible = "mediatek,mt7986-snand";
  reg = <0x11005000 0x1000>,
        <0x11006000 0x1000>;
  reg-names = "nfi", "ecc";

  clocks = <&dummy_clk>,
    <&dummy_clk>,
    <&dummy_clk>;
  clock-names = "nfi_clk", "pad_clk", "ecc_clk";

  status = "disabled";
 };

 mmc0: mmc@11230000 {
  compatible = "mediatek,mt7986-mmc";
  reg = <0x11230000 0x1000>;
  interrupts = <0 143 4>;
  clocks = <&dummy_clk>,
    <&dummy_clk>,
    <&dummy_clk>;
  clock-names = "source", "hclk", "source_cg";
  status = "disabled";
 };

 ethsys: syscon@15000000 {
  compatible = "mediatek,mt7986-ethsys", "syscon";
  reg = <0x15000000 0x1000>;
  clock-parent = <&topckgen>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 eth: ethernet@15100000 {
  compatible = "mediatek,mt7986-eth", "syscon";
  reg = <0x15100000 0x20000>;
  mediatek,ethsys = <&ethsys>;
  resets = <&ethsys 6>;
  reset-names = "fe";
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 spi0: spi@1100a000 {
  compatible = "mediatek,ipm-spi";
  reg = <0x1100a000 0x100>;
  clocks = <&dummy_clk>,
    <&dummy_clk>;
  clock-names = "sel-clk", "spi-clk";
  interrupts = <0 140 4>;
  status = "disabled";
 };

 spi1: spi@1100b000 {
  compatible = "mediatek,ipm-spi";
  reg = <0x1100b000 0x100>;
  interrupts = <0 141 4>;
  status = "disabled";
 };
};
# 9 "arch/arm/dts/.mt7986-fpga.dtb.pre.tmp" 2


/ {
 #address-cells = <1>;
 #size-cells = <1>;
 model = "mt7986-fpga";
 compatible = "mediatek,mt7986", "mediatek,mt7986-fpga";
 chosen {
  stdout-path = &uart0;
 };

 memory@40000000 {
  device_type = "memory";
  reg = <0x40000000 0x10000000>;
 };

 reg_1p8v: regulator-1p8v {
  compatible = "regulator-fixed";
  regulator-name = "fixed-1.8V";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
  regulator-boot-on;
  regulator-always-on;
 };

 reg_3p3v: regulator-3p3v {
  compatible = "regulator-fixed";
  regulator-name = "fixed-3.3V";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-boot-on;
  regulator-always-on;
 };
};

&uart0 {
 status = "okay";
};

&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart1_pins>;
 status = "disabled";
};

&eth {
 status = "okay";
 mediatek,gmac-id = <0>;
 phy-mode = "rgmii";
 phy-handle = <&phy0>;

 phy0: ethernet-phy@0 {
  reg = <1>;
 };
};

&pinctrl {
 spi_flash_pins: spi0-pins-func-1 {
  mux {
   function = "flash";
   groups = "spi0", "spi0_wp_hold";
  };
 };
 snfi_pins: snfi-pins-func-1 {
  mux {
   function = "flash";
   groups = "snfi";
  };
 };
 spic_pins: spi1-pins-func-1 {
  mux {
   function = "spi";
   groups = "spi1_1";
  };
 };
 uart1_pins: spi1-pins-func-3 {
  mux {
   function = "uart";
   groups = "uart1_2";
  };
 };
 pwm_pins: pwm0-pins-func-1 {
  mux {
   function = "pwm";
   groups = "pwm0";
  };
 };
 mmc0_pins_default: mmc0default {
  mux {
   function = "msdc";
   groups = "msdc0";
  };
 };
};

&mmc0 {
 pinctrl-names = "default";
 pinctrl-0 = <&mmc0_pins_default>;
 bus-width = <8>;
 max-frequency = <6000000>;
 cap-mmc-highspeed;
 cap-mmc-hw-reset;
 vmmc-supply = <&reg_3p3v>;
 vqmmc-supply = <&reg_1p8v>;
 non-removable;
 status = "okay";
};

&pwm {
 pinctrl-names = "default";
 pinctrl-0 = <&pwm_pins>;
 status = "okay";
};

&snand {
 pinctrl-names = "default";
 pinctrl-0 = <&snfi_pins>;
 status = "okay";
 quad-spi;
};

&spi0 {
 #address-cells = <1>;
 #size-cells = <0>;
 pinctrl-names = "default";
 pinctrl-0 = <&spi_flash_pins>;
 status = "okay";
 must_tx;
 enhance_timing;
 dma_ext;
 ipm_design;
 support_quad;
 tick_dly = <0>;
 sample_sel = <0>;

 spi_nor@0 {
  compatible = "jedec,spi-nor";
  reg = <0>;
  spi-max-frequency = <500000>;
 };

 spi_nand@1 {
  compatible = "spi-nand";
  reg = <1>;
  spi-max-frequency = <200000>;
 };
};
