<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Nov 18 00:28:40 2019" VIVADOVERSION="2017.4">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a100t" NAME="four_sixteen" PACKAGE="fgg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="I0" SIGIS="data" SIGNAME="External_Ports_I0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="three_eight_0" PORT="I0"/>
        <CONNECTION INSTANCE="three_eight_1" PORT="I0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="I1" SIGIS="data" SIGNAME="External_Ports_I1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="three_eight_0" PORT="I1"/>
        <CONNECTION INSTANCE="three_eight_1" PORT="I1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="I2" SIGIS="undef" SIGNAME="External_Ports_I2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="three_eight_0" PORT="I2"/>
        <CONNECTION INSTANCE="three_eight_1" PORT="I2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="I3" SIGIS="undef" SIGNAME="External_Ports_I3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op1"/>
        <CONNECTION INSTANCE="three_eight_1" PORT="en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_1" PORT="Op2"/>
        <CONNECTION INSTANCE="util_vector_logic_2" PORT="Op2"/>
        <CONNECTION INSTANCE="util_vector_logic_3" PORT="Op2"/>
        <CONNECTION INSTANCE="util_vector_logic_4" PORT="Op2"/>
        <CONNECTION INSTANCE="util_vector_logic_5" PORT="Op2"/>
        <CONNECTION INSTANCE="util_vector_logic_6" PORT="Op2"/>
        <CONNECTION INSTANCE="util_vector_logic_7" PORT="Op2"/>
        <CONNECTION INSTANCE="util_vector_logic_8" PORT="Op2"/>
        <CONNECTION INSTANCE="util_vector_logic_9" PORT="Op2"/>
        <CONNECTION INSTANCE="util_vector_logic_10" PORT="Op2"/>
        <CONNECTION INSTANCE="util_vector_logic_11" PORT="Op2"/>
        <CONNECTION INSTANCE="util_vector_logic_13" PORT="Op2"/>
        <CONNECTION INSTANCE="util_vector_logic_16" PORT="Op2"/>
        <CONNECTION INSTANCE="util_vector_logic_15" PORT="Op2"/>
        <CONNECTION INSTANCE="util_vector_logic_14" PORT="Op2"/>
        <CONNECTION INSTANCE="util_vector_logic_12" PORT="Op2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="Y0" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_1_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_1" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="Y1" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_2_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_2" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="Y2" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_3_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_3" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="Y3" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_4_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_4" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="Y4" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_5_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_5" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="Y5" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_6_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_6" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="Y6" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_7_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_7" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="Y7" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_8_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_8" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="Y8" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_9_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_9" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="Y9" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_10_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_10" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="Y10" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_11_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_11" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="Y11" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_13_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_13" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="Y12" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_16_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_16" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="Y13" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_15_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_15" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="Y14" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_14_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_14" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="Y15" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_12_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_12" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/three_eight_0" HWVERSION="1.0" INSTANCE="three_eight_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="three_eight" VLNV="xilinx.com:module_ref:three_eight:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="four_sixteen_three_eight_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="I0" SIGIS="undef" SIGNAME="External_Ports_I0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="I1" SIGIS="undef" SIGNAME="External_Ports_I1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="I2" SIGIS="undef" SIGNAME="External_Ports_I2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y0" SIGIS="undef" SIGNAME="three_eight_0_Y0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y1" SIGIS="undef" SIGNAME="three_eight_0_Y1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y2" SIGIS="undef" SIGNAME="three_eight_0_Y2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_3" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y3" SIGIS="undef" SIGNAME="three_eight_0_Y3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_4" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y4" SIGIS="undef" SIGNAME="three_eight_0_Y4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_5" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y5" SIGIS="undef" SIGNAME="three_eight_0_Y5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_6" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y6" SIGIS="undef" SIGNAME="three_eight_0_Y6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_7" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y7" SIGIS="undef" SIGNAME="three_eight_0_Y7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_8" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/three_eight_1" HWVERSION="1.0" INSTANCE="three_eight_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="three_eight" VLNV="xilinx.com:module_ref:three_eight:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="four_sixteen_three_eight_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="I0" SIGIS="undef" SIGNAME="External_Ports_I0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="I1" SIGIS="undef" SIGNAME="External_Ports_I1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="I2" SIGIS="undef" SIGNAME="External_Ports_I2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_I3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y0" SIGIS="undef" SIGNAME="three_eight_1_Y0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_9" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y1" SIGIS="undef" SIGNAME="three_eight_1_Y1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_10" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y2" SIGIS="undef" SIGNAME="three_eight_1_Y2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_11" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y3" SIGIS="undef" SIGNAME="three_eight_1_Y3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_13" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y4" SIGIS="undef" SIGNAME="three_eight_1_Y4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_16" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y5" SIGIS="undef" SIGNAME="three_eight_1_Y5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_15" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y6" SIGIS="undef" SIGNAME="three_eight_1_Y6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_14" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y7" SIGIS="undef" SIGNAME="three_eight_1_Y7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_12" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_vector_logic_0" HWVERSION="2.0" INSTANCE="util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="four_sixteen_util_vector_logic_0_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="three_eight_0" PORT="en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_vector_logic_1" HWVERSION="2.0" INSTANCE="util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="four_sixteen_util_vector_logic_1_6"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="three_eight_0_Y0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="three_eight_0" PORT="Y0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Y0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_vector_logic_10" HWVERSION="2.0" INSTANCE="util_vector_logic_10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="four_sixteen_util_vector_logic_2_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="three_eight_1_Y1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="three_eight_1" PORT="Y1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_10_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Y9"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_vector_logic_11" HWVERSION="2.0" INSTANCE="util_vector_logic_11" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="four_sixteen_util_vector_logic_3_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="three_eight_1_Y2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="three_eight_1" PORT="Y2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_11_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Y10"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_vector_logic_12" HWVERSION="2.0" INSTANCE="util_vector_logic_12" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="four_sixteen_util_vector_logic_4_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="three_eight_1_Y7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="three_eight_1" PORT="Y7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_12_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Y15"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_vector_logic_13" HWVERSION="2.0" INSTANCE="util_vector_logic_13" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="four_sixteen_util_vector_logic_5_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="three_eight_1_Y3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="three_eight_1" PORT="Y3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_13_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Y11"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_vector_logic_14" HWVERSION="2.0" INSTANCE="util_vector_logic_14" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="four_sixteen_util_vector_logic_6_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="three_eight_1_Y6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="three_eight_1" PORT="Y6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_14_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Y14"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_vector_logic_15" HWVERSION="2.0" INSTANCE="util_vector_logic_15" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="four_sixteen_util_vector_logic_7_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="three_eight_1_Y5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="three_eight_1" PORT="Y5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_15_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Y13"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_vector_logic_16" HWVERSION="2.0" INSTANCE="util_vector_logic_16" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="four_sixteen_util_vector_logic_8_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="three_eight_1_Y4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="three_eight_1" PORT="Y4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_16_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Y12"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_vector_logic_2" HWVERSION="2.0" INSTANCE="util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="four_sixteen_util_vector_logic_1_7"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="three_eight_0_Y1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="three_eight_0" PORT="Y1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Y1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_vector_logic_3" HWVERSION="2.0" INSTANCE="util_vector_logic_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="four_sixteen_util_vector_logic_1_8"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="three_eight_0_Y2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="three_eight_0" PORT="Y2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Y2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_vector_logic_4" HWVERSION="2.0" INSTANCE="util_vector_logic_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="four_sixteen_util_vector_logic_1_9"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="three_eight_0_Y3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="three_eight_0" PORT="Y3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_4_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Y3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_vector_logic_5" HWVERSION="2.0" INSTANCE="util_vector_logic_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="four_sixteen_util_vector_logic_1_10"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="three_eight_0_Y4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="three_eight_0" PORT="Y4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Y4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_vector_logic_6" HWVERSION="2.0" INSTANCE="util_vector_logic_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="four_sixteen_util_vector_logic_2_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="three_eight_0_Y5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="three_eight_0" PORT="Y5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_6_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Y5"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_vector_logic_7" HWVERSION="2.0" INSTANCE="util_vector_logic_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="four_sixteen_util_vector_logic_3_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="three_eight_0_Y6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="three_eight_0" PORT="Y6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_7_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Y6"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_vector_logic_8" HWVERSION="2.0" INSTANCE="util_vector_logic_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="four_sixteen_util_vector_logic_4_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="three_eight_0_Y7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="three_eight_0" PORT="Y7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_8_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Y7"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_vector_logic_9" HWVERSION="2.0" INSTANCE="util_vector_logic_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="four_sixteen_util_vector_logic_1_11"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="three_eight_1_Y0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="three_eight_1" PORT="Y0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_9_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Y8"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
