$date
  Wed Sep 03 10:39:02 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_piso_shift $end
$var reg 1 ! clk $end
$var reg 1 " load $end
$var reg 1 # shift $end
$var reg 4 $ parallel_in[3:0] $end
$var reg 1 % serial_out $end
$scope module uut $end
$var reg 1 & clk $end
$var reg 4 ' parallel_in[3:0] $end
$var reg 1 ( load $end
$var reg 1 ) shift $end
$var reg 1 * serial_out $end
$var reg 4 + load_value[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
0#
b0000 $
U%
1&
b0000 '
0(
0)
U*
b0000 +
#5000000
0!
0&
#10000000
1!
1"
b1011 $
1&
b1011 '
1(
b1011 +
#15000000
0!
0&
#20000000
1!
0"
1&
0(
#25000000
0!
0&
#30000000
1!
1#
1%
1&
1)
1*
b0110 +
#35000000
0!
0&
#40000000
1!
0%
1&
0*
b1100 +
#45000000
0!
0&
#50000000
1!
1%
1&
1*
b1000 +
#55000000
0!
0&
#60000000
1!
1&
b0000 +
#65000000
0!
0&
#70000000
1!
0#
1&
0)
#75000000
0!
0&
#80000000
1!
1&
#85000000
0!
0&
#90000000
1!
1&
#95000000
0!
0&
#100000000
1!
1&
#105000000
0!
0&
#110000000
1!
1&
#115000000
0!
0&
#120000000
1!
1&
#125000000
0!
0&
#130000000
1!
1&
#135000000
0!
0&
#140000000
1!
1&
#145000000
0!
0&
#150000000
1!
1&
#155000000
0!
0&
#160000000
1!
1&
#165000000
0!
0&
#170000000
1!
1&
#175000000
0!
0&
#180000000
1!
1&
#185000000
0!
0&
#190000000
1!
1&
#195000000
0!
0&
#200000000
