

================================================================
== Vitis HLS Report for 'llama_layer_Pipeline_VITIS_LOOP_124_2'
================================================================
* Date:           Thu Oct  2 22:22:46 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.049 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      771|      771|  3.084 us|  3.084 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_124_2  |      769|      769|         3|          1|          1|   768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       16|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|      160|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       34|     -|
|Register             |        -|      -|       67|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       67|      210|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+-----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +---------------------------+-----------------------+---------+----+---+-----+-----+
    |sparsemux_33_4_32_1_1_U79  |sparsemux_33_4_32_1_1  |        0|   0|  0|  160|    0|
    +---------------------------+-----------------------+---------+----+---+-----+-----+
    |Total                      |                       |        0|   0|  0|  160|    0|
    +---------------------------+-----------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln124_fu_633_p2   |         +|   0|  0|  10|          10|           1|
    |icmp_ln124_fu_639_p2  |      icmp|   0|  0|   4|          10|          10|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  16|          21|          13|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i       |  16|          2|   10|         20|
    |i_5_fu_138               |  16|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  34|          8|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |i_5_fu_138                         |  10|   0|   10|          0|
    |tmp_4_reg_1033                     |  32|   0|   32|          0|
    |trunc_ln124_reg_928                |   4|   0|    4|          0|
    |trunc_ln124_reg_928_pp0_iter1_reg  |   4|   0|    4|          0|
    |zext_ln124_reg_933                 |   6|   0|   64|         58|
    |zext_ln124_reg_933_pp0_iter1_reg   |   6|   0|   64|         58|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  67|   0|  183|        116|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+------------+---------------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-----------------------------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                                         |   in|    1|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_124_2|  return value|
|ap_rst                                         |   in|    1|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_124_2|  return value|
|ap_start                                       |   in|    1|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_124_2|  return value|
|ap_done                                        |  out|    1|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_124_2|  return value|
|ap_idle                                        |  out|    1|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_124_2|  return value|
|ap_ready                                       |  out|    1|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_124_2|  return value|
|current_token_address1                         |  out|    6|   ap_memory|                          current_token|         array|
|current_token_ce1                              |  out|    1|   ap_memory|                          current_token|         array|
|current_token_we1                              |  out|    1|   ap_memory|                          current_token|         array|
|current_token_d1                               |  out|   32|   ap_memory|                          current_token|         array|
|norm_output_address0                           |  out|    6|   ap_memory|                            norm_output|         array|
|norm_output_ce0                                |  out|    1|   ap_memory|                            norm_output|         array|
|norm_output_q0                                 |   in|   32|   ap_memory|                            norm_output|         array|
|norm_output_35_address0                        |  out|    6|   ap_memory|                         norm_output_35|         array|
|norm_output_35_ce0                             |  out|    1|   ap_memory|                         norm_output_35|         array|
|norm_output_35_q0                              |   in|   32|   ap_memory|                         norm_output_35|         array|
|norm_output_36_address0                        |  out|    6|   ap_memory|                         norm_output_36|         array|
|norm_output_36_ce0                             |  out|    1|   ap_memory|                         norm_output_36|         array|
|norm_output_36_q0                              |   in|   32|   ap_memory|                         norm_output_36|         array|
|norm_output_37_address0                        |  out|    6|   ap_memory|                         norm_output_37|         array|
|norm_output_37_ce0                             |  out|    1|   ap_memory|                         norm_output_37|         array|
|norm_output_37_q0                              |   in|   32|   ap_memory|                         norm_output_37|         array|
|norm_output_38_address0                        |  out|    6|   ap_memory|                         norm_output_38|         array|
|norm_output_38_ce0                             |  out|    1|   ap_memory|                         norm_output_38|         array|
|norm_output_38_q0                              |   in|   32|   ap_memory|                         norm_output_38|         array|
|norm_output_39_address0                        |  out|    6|   ap_memory|                         norm_output_39|         array|
|norm_output_39_ce0                             |  out|    1|   ap_memory|                         norm_output_39|         array|
|norm_output_39_q0                              |   in|   32|   ap_memory|                         norm_output_39|         array|
|norm_output_40_address0                        |  out|    6|   ap_memory|                         norm_output_40|         array|
|norm_output_40_ce0                             |  out|    1|   ap_memory|                         norm_output_40|         array|
|norm_output_40_q0                              |   in|   32|   ap_memory|                         norm_output_40|         array|
|norm_output_41_address0                        |  out|    6|   ap_memory|                         norm_output_41|         array|
|norm_output_41_ce0                             |  out|    1|   ap_memory|                         norm_output_41|         array|
|norm_output_41_q0                              |   in|   32|   ap_memory|                         norm_output_41|         array|
|norm_output_42_address0                        |  out|    6|   ap_memory|                         norm_output_42|         array|
|norm_output_42_ce0                             |  out|    1|   ap_memory|                         norm_output_42|         array|
|norm_output_42_q0                              |   in|   32|   ap_memory|                         norm_output_42|         array|
|norm_output_43_address0                        |  out|    6|   ap_memory|                         norm_output_43|         array|
|norm_output_43_ce0                             |  out|    1|   ap_memory|                         norm_output_43|         array|
|norm_output_43_q0                              |   in|   32|   ap_memory|                         norm_output_43|         array|
|p_ZZ11llama_layerE11norm_output_10_address0    |  out|    6|   ap_memory|     p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_10_ce0         |  out|    1|   ap_memory|     p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_10_q0          |   in|   32|   ap_memory|     p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_11_address0    |  out|    6|   ap_memory|     p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_11_ce0         |  out|    1|   ap_memory|     p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_11_q0          |   in|   32|   ap_memory|     p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_12_address0    |  out|    6|   ap_memory|     p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_12_ce0         |  out|    1|   ap_memory|     p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_12_q0          |   in|   32|   ap_memory|     p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_13_address0    |  out|    6|   ap_memory|     p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_13_ce0         |  out|    1|   ap_memory|     p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_13_q0          |   in|   32|   ap_memory|     p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_14_address0    |  out|    6|   ap_memory|     p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_14_ce0         |  out|    1|   ap_memory|     p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_14_q0          |   in|   32|   ap_memory|     p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_15_address0    |  out|    6|   ap_memory|     p_ZZ11llama_layerE11norm_output_15|         array|
|p_ZZ11llama_layerE11norm_output_15_ce0         |  out|    1|   ap_memory|     p_ZZ11llama_layerE11norm_output_15|         array|
|p_ZZ11llama_layerE11norm_output_15_q0          |   in|   32|   ap_memory|     p_ZZ11llama_layerE11norm_output_15|         array|
|current_token_19_address1                      |  out|    6|   ap_memory|                       current_token_19|         array|
|current_token_19_ce1                           |  out|    1|   ap_memory|                       current_token_19|         array|
|current_token_19_we1                           |  out|    1|   ap_memory|                       current_token_19|         array|
|current_token_19_d1                            |  out|   32|   ap_memory|                       current_token_19|         array|
|current_token_20_address1                      |  out|    6|   ap_memory|                       current_token_20|         array|
|current_token_20_ce1                           |  out|    1|   ap_memory|                       current_token_20|         array|
|current_token_20_we1                           |  out|    1|   ap_memory|                       current_token_20|         array|
|current_token_20_d1                            |  out|   32|   ap_memory|                       current_token_20|         array|
|current_token_21_address1                      |  out|    6|   ap_memory|                       current_token_21|         array|
|current_token_21_ce1                           |  out|    1|   ap_memory|                       current_token_21|         array|
|current_token_21_we1                           |  out|    1|   ap_memory|                       current_token_21|         array|
|current_token_21_d1                            |  out|   32|   ap_memory|                       current_token_21|         array|
|current_token_22_address1                      |  out|    6|   ap_memory|                       current_token_22|         array|
|current_token_22_ce1                           |  out|    1|   ap_memory|                       current_token_22|         array|
|current_token_22_we1                           |  out|    1|   ap_memory|                       current_token_22|         array|
|current_token_22_d1                            |  out|   32|   ap_memory|                       current_token_22|         array|
|current_token_23_address1                      |  out|    6|   ap_memory|                       current_token_23|         array|
|current_token_23_ce1                           |  out|    1|   ap_memory|                       current_token_23|         array|
|current_token_23_we1                           |  out|    1|   ap_memory|                       current_token_23|         array|
|current_token_23_d1                            |  out|   32|   ap_memory|                       current_token_23|         array|
|current_token_24_address1                      |  out|    6|   ap_memory|                       current_token_24|         array|
|current_token_24_ce1                           |  out|    1|   ap_memory|                       current_token_24|         array|
|current_token_24_we1                           |  out|    1|   ap_memory|                       current_token_24|         array|
|current_token_24_d1                            |  out|   32|   ap_memory|                       current_token_24|         array|
|current_token_25_address1                      |  out|    6|   ap_memory|                       current_token_25|         array|
|current_token_25_ce1                           |  out|    1|   ap_memory|                       current_token_25|         array|
|current_token_25_we1                           |  out|    1|   ap_memory|                       current_token_25|         array|
|current_token_25_d1                            |  out|   32|   ap_memory|                       current_token_25|         array|
|current_token_26_address1                      |  out|    6|   ap_memory|                       current_token_26|         array|
|current_token_26_ce1                           |  out|    1|   ap_memory|                       current_token_26|         array|
|current_token_26_we1                           |  out|    1|   ap_memory|                       current_token_26|         array|
|current_token_26_d1                            |  out|   32|   ap_memory|                       current_token_26|         array|
|current_token_27_address1                      |  out|    6|   ap_memory|                       current_token_27|         array|
|current_token_27_ce1                           |  out|    1|   ap_memory|                       current_token_27|         array|
|current_token_27_we1                           |  out|    1|   ap_memory|                       current_token_27|         array|
|current_token_27_d1                            |  out|   32|   ap_memory|                       current_token_27|         array|
|p_ZZ11llama_layerE13current_token_10_address1  |  out|    6|   ap_memory|   p_ZZ11llama_layerE13current_token_10|         array|
|p_ZZ11llama_layerE13current_token_10_ce1       |  out|    1|   ap_memory|   p_ZZ11llama_layerE13current_token_10|         array|
|p_ZZ11llama_layerE13current_token_10_we1       |  out|    1|   ap_memory|   p_ZZ11llama_layerE13current_token_10|         array|
|p_ZZ11llama_layerE13current_token_10_d1        |  out|   32|   ap_memory|   p_ZZ11llama_layerE13current_token_10|         array|
|p_ZZ11llama_layerE13current_token_11_address1  |  out|    6|   ap_memory|   p_ZZ11llama_layerE13current_token_11|         array|
|p_ZZ11llama_layerE13current_token_11_ce1       |  out|    1|   ap_memory|   p_ZZ11llama_layerE13current_token_11|         array|
|p_ZZ11llama_layerE13current_token_11_we1       |  out|    1|   ap_memory|   p_ZZ11llama_layerE13current_token_11|         array|
|p_ZZ11llama_layerE13current_token_11_d1        |  out|   32|   ap_memory|   p_ZZ11llama_layerE13current_token_11|         array|
|p_ZZ11llama_layerE13current_token_12_address1  |  out|    6|   ap_memory|   p_ZZ11llama_layerE13current_token_12|         array|
|p_ZZ11llama_layerE13current_token_12_ce1       |  out|    1|   ap_memory|   p_ZZ11llama_layerE13current_token_12|         array|
|p_ZZ11llama_layerE13current_token_12_we1       |  out|    1|   ap_memory|   p_ZZ11llama_layerE13current_token_12|         array|
|p_ZZ11llama_layerE13current_token_12_d1        |  out|   32|   ap_memory|   p_ZZ11llama_layerE13current_token_12|         array|
|p_ZZ11llama_layerE13current_token_13_address1  |  out|    6|   ap_memory|   p_ZZ11llama_layerE13current_token_13|         array|
|p_ZZ11llama_layerE13current_token_13_ce1       |  out|    1|   ap_memory|   p_ZZ11llama_layerE13current_token_13|         array|
|p_ZZ11llama_layerE13current_token_13_we1       |  out|    1|   ap_memory|   p_ZZ11llama_layerE13current_token_13|         array|
|p_ZZ11llama_layerE13current_token_13_d1        |  out|   32|   ap_memory|   p_ZZ11llama_layerE13current_token_13|         array|
|p_ZZ11llama_layerE13current_token_14_address1  |  out|    6|   ap_memory|   p_ZZ11llama_layerE13current_token_14|         array|
|p_ZZ11llama_layerE13current_token_14_ce1       |  out|    1|   ap_memory|   p_ZZ11llama_layerE13current_token_14|         array|
|p_ZZ11llama_layerE13current_token_14_we1       |  out|    1|   ap_memory|   p_ZZ11llama_layerE13current_token_14|         array|
|p_ZZ11llama_layerE13current_token_14_d1        |  out|   32|   ap_memory|   p_ZZ11llama_layerE13current_token_14|         array|
|p_ZZ11llama_layerE13current_token_15_address1  |  out|    6|   ap_memory|   p_ZZ11llama_layerE13current_token_15|         array|
|p_ZZ11llama_layerE13current_token_15_ce1       |  out|    1|   ap_memory|   p_ZZ11llama_layerE13current_token_15|         array|
|p_ZZ11llama_layerE13current_token_15_we1       |  out|    1|   ap_memory|   p_ZZ11llama_layerE13current_token_15|         array|
|p_ZZ11llama_layerE13current_token_15_d1        |  out|   32|   ap_memory|   p_ZZ11llama_layerE13current_token_15|         array|
+-----------------------------------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.04>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1" [llama_layer.cpp:124]   --->   Operation 6 'alloca' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_35, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_36, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_37, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_38, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_39, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_40, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_41, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_42, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_43, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_19, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_20, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_21, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_22, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_23, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_24, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_25, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_26, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_27, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.39ns)   --->   "%store_ln124 = store i10 0, i10 %i_5" [llama_layer.cpp:124]   --->   Operation 39 'store' 'store_ln124' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc24"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%i = load i10 %i_5" [llama_layer.cpp:124]   --->   Operation 41 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.71ns)   --->   "%add_ln124 = add i10 %i, i10 1" [llama_layer.cpp:124]   --->   Operation 42 'add' 'add_ln124' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.60ns)   --->   "%icmp_ln124 = icmp_eq  i10 %i, i10 768" [llama_layer.cpp:124]   --->   Operation 43 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124, void %for.inc24.split, void %VITIS_LOOP_132_3.exitStub" [llama_layer.cpp:124]   --->   Operation 44 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i10 %i" [llama_layer.cpp:124]   --->   Operation 45 'trunc' 'trunc_ln124' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i, i32 4, i32 9" [llama_layer.cpp:124]   --->   Operation 46 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i6 %lshr_ln3" [llama_layer.cpp:124]   --->   Operation 47 'zext' 'zext_ln124' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%norm_output_addr = getelementptr i32 %norm_output, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 48 'getelementptr' 'norm_output_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%norm_output_35_addr = getelementptr i32 %norm_output_35, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 49 'getelementptr' 'norm_output_35_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%norm_output_36_addr = getelementptr i32 %norm_output_36, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 50 'getelementptr' 'norm_output_36_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%norm_output_37_addr = getelementptr i32 %norm_output_37, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 51 'getelementptr' 'norm_output_37_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%norm_output_38_addr = getelementptr i32 %norm_output_38, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 52 'getelementptr' 'norm_output_38_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%norm_output_39_addr = getelementptr i32 %norm_output_39, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 53 'getelementptr' 'norm_output_39_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%norm_output_40_addr = getelementptr i32 %norm_output_40, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 54 'getelementptr' 'norm_output_40_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%norm_output_41_addr = getelementptr i32 %norm_output_41, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 55 'getelementptr' 'norm_output_41_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%norm_output_42_addr = getelementptr i32 %norm_output_42, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 56 'getelementptr' 'norm_output_42_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%norm_output_43_addr = getelementptr i32 %norm_output_43, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 57 'getelementptr' 'norm_output_43_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_10_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_10, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 58 'getelementptr' 'p_ZZ11llama_layerE11norm_output_10_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_11_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_11, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 59 'getelementptr' 'p_ZZ11llama_layerE11norm_output_11_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_12_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_12, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 60 'getelementptr' 'p_ZZ11llama_layerE11norm_output_12_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_13_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_13, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 61 'getelementptr' 'p_ZZ11llama_layerE11norm_output_13_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_14_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_14, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 62 'getelementptr' 'p_ZZ11llama_layerE11norm_output_14_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%llama_layer_norm_output = getelementptr i32 %p_ZZ11llama_layerE11norm_output_15, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 63 'getelementptr' 'llama_layer_norm_output' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_load = muxlogic i6 %norm_output_addr"   --->   Operation 64 'muxlogic' 'muxLogicRAMAddr_to_norm_output_load' <Predicate = (!icmp_ln124)> <Delay = 0.42>
ST_1 : Operation 65 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_load = load i6 %norm_output_addr" [llama_layer.cpp:126]   --->   Operation 65 'load' 'norm_output_load' <Predicate = (!icmp_ln124)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 66 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_35_load = muxlogic i6 %norm_output_35_addr"   --->   Operation 66 'muxlogic' 'muxLogicRAMAddr_to_norm_output_35_load' <Predicate = (!icmp_ln124)> <Delay = 0.42>
ST_1 : Operation 67 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_35_load = load i6 %norm_output_35_addr" [llama_layer.cpp:126]   --->   Operation 67 'load' 'norm_output_35_load' <Predicate = (!icmp_ln124)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 68 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_36_load = muxlogic i6 %norm_output_36_addr"   --->   Operation 68 'muxlogic' 'muxLogicRAMAddr_to_norm_output_36_load' <Predicate = (!icmp_ln124)> <Delay = 0.42>
ST_1 : Operation 69 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_36_load = load i6 %norm_output_36_addr" [llama_layer.cpp:126]   --->   Operation 69 'load' 'norm_output_36_load' <Predicate = (!icmp_ln124)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 70 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_37_load = muxlogic i6 %norm_output_37_addr"   --->   Operation 70 'muxlogic' 'muxLogicRAMAddr_to_norm_output_37_load' <Predicate = (!icmp_ln124)> <Delay = 0.42>
ST_1 : Operation 71 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_37_load = load i6 %norm_output_37_addr" [llama_layer.cpp:126]   --->   Operation 71 'load' 'norm_output_37_load' <Predicate = (!icmp_ln124)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 72 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_38_load = muxlogic i6 %norm_output_38_addr"   --->   Operation 72 'muxlogic' 'muxLogicRAMAddr_to_norm_output_38_load' <Predicate = (!icmp_ln124)> <Delay = 0.42>
ST_1 : Operation 73 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_38_load = load i6 %norm_output_38_addr" [llama_layer.cpp:126]   --->   Operation 73 'load' 'norm_output_38_load' <Predicate = (!icmp_ln124)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 74 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_39_load = muxlogic i6 %norm_output_39_addr"   --->   Operation 74 'muxlogic' 'muxLogicRAMAddr_to_norm_output_39_load' <Predicate = (!icmp_ln124)> <Delay = 0.42>
ST_1 : Operation 75 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_39_load = load i6 %norm_output_39_addr" [llama_layer.cpp:126]   --->   Operation 75 'load' 'norm_output_39_load' <Predicate = (!icmp_ln124)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 76 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_40_load = muxlogic i6 %norm_output_40_addr"   --->   Operation 76 'muxlogic' 'muxLogicRAMAddr_to_norm_output_40_load' <Predicate = (!icmp_ln124)> <Delay = 0.42>
ST_1 : Operation 77 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_40_load = load i6 %norm_output_40_addr" [llama_layer.cpp:126]   --->   Operation 77 'load' 'norm_output_40_load' <Predicate = (!icmp_ln124)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 78 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_41_load = muxlogic i6 %norm_output_41_addr"   --->   Operation 78 'muxlogic' 'muxLogicRAMAddr_to_norm_output_41_load' <Predicate = (!icmp_ln124)> <Delay = 0.42>
ST_1 : Operation 79 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_41_load = load i6 %norm_output_41_addr" [llama_layer.cpp:126]   --->   Operation 79 'load' 'norm_output_41_load' <Predicate = (!icmp_ln124)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 80 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_42_load = muxlogic i6 %norm_output_42_addr"   --->   Operation 80 'muxlogic' 'muxLogicRAMAddr_to_norm_output_42_load' <Predicate = (!icmp_ln124)> <Delay = 0.42>
ST_1 : Operation 81 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_42_load = load i6 %norm_output_42_addr" [llama_layer.cpp:126]   --->   Operation 81 'load' 'norm_output_42_load' <Predicate = (!icmp_ln124)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 82 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_43_load = muxlogic i6 %norm_output_43_addr"   --->   Operation 82 'muxlogic' 'muxLogicRAMAddr_to_norm_output_43_load' <Predicate = (!icmp_ln124)> <Delay = 0.42>
ST_1 : Operation 83 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_43_load = load i6 %norm_output_43_addr" [llama_layer.cpp:126]   --->   Operation 83 'load' 'norm_output_43_load' <Predicate = (!icmp_ln124)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 84 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load = muxlogic i6 %p_ZZ11llama_layerE11norm_output_10_addr"   --->   Operation 84 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load' <Predicate = (!icmp_ln124)> <Delay = 0.42>
ST_1 : Operation 85 [2/2] (0.62ns) (share mux size 4)   --->   "%p_ZZ11llama_layerE11norm_output_10_load = load i6 %p_ZZ11llama_layerE11norm_output_10_addr" [llama_layer.cpp:126]   --->   Operation 85 'load' 'p_ZZ11llama_layerE11norm_output_10_load' <Predicate = (!icmp_ln124)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 86 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_llama_layer_norm_output_248 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_11_addr"   --->   Operation 86 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_norm_output_248' <Predicate = (!icmp_ln124)> <Delay = 0.42>
ST_1 : Operation 87 [2/2] (0.62ns) (share mux size 4)   --->   "%llama_layer_norm_output_248 = load i6 %p_ZZ11llama_layerE11norm_output_11_addr" [llama_layer.cpp:126]   --->   Operation 87 'load' 'llama_layer_norm_output_248' <Predicate = (!icmp_ln124)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 88 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_llama_layer_norm_output_249 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_12_addr"   --->   Operation 88 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_norm_output_249' <Predicate = (!icmp_ln124)> <Delay = 0.42>
ST_1 : Operation 89 [2/2] (0.62ns) (share mux size 4)   --->   "%llama_layer_norm_output_249 = load i6 %p_ZZ11llama_layerE11norm_output_12_addr" [llama_layer.cpp:126]   --->   Operation 89 'load' 'llama_layer_norm_output_249' <Predicate = (!icmp_ln124)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 90 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_llama_layer_norm_output_250 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_13_addr"   --->   Operation 90 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_norm_output_250' <Predicate = (!icmp_ln124)> <Delay = 0.42>
ST_1 : Operation 91 [2/2] (0.62ns) (share mux size 4)   --->   "%llama_layer_norm_output_250 = load i6 %p_ZZ11llama_layerE11norm_output_13_addr" [llama_layer.cpp:126]   --->   Operation 91 'load' 'llama_layer_norm_output_250' <Predicate = (!icmp_ln124)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 92 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_llama_layer_norm_output_251 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_14_addr"   --->   Operation 92 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_norm_output_251' <Predicate = (!icmp_ln124)> <Delay = 0.42>
ST_1 : Operation 93 [2/2] (0.62ns) (share mux size 4)   --->   "%llama_layer_norm_output_251 = load i6 %p_ZZ11llama_layerE11norm_output_14_addr" [llama_layer.cpp:126]   --->   Operation 93 'load' 'llama_layer_norm_output_251' <Predicate = (!icmp_ln124)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 94 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_llama_layer_norm_output_252 = muxlogic i6 %llama_layer_norm_output"   --->   Operation 94 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_norm_output_252' <Predicate = (!icmp_ln124)> <Delay = 0.42>
ST_1 : Operation 95 [2/2] (0.62ns) (share mux size 4)   --->   "%llama_layer_norm_output_252 = load i6 %llama_layer_norm_output" [llama_layer.cpp:126]   --->   Operation 95 'load' 'llama_layer_norm_output_252' <Predicate = (!icmp_ln124)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 96 [1/1] (0.43ns)   --->   "%switch_ln126 = switch i4 %trunc_ln124, void %arrayidx23.case.15, i4 0, void %arrayidx23.case.0, i4 1, void %arrayidx23.case.1, i4 2, void %arrayidx23.case.2, i4 3, void %arrayidx23.case.3, i4 4, void %arrayidx23.case.4, i4 5, void %arrayidx23.case.5, i4 6, void %arrayidx23.case.6, i4 7, void %arrayidx23.case.7, i4 8, void %arrayidx23.case.8, i4 9, void %arrayidx23.case.9, i4 10, void %arrayidx23.case.10, i4 11, void %arrayidx23.case.11, i4 12, void %arrayidx23.case.12, i4 13, void %arrayidx23.case.13, i4 14, void %arrayidx23.case.14" [llama_layer.cpp:126]   --->   Operation 96 'switch' 'switch_ln126' <Predicate = (!icmp_ln124)> <Delay = 0.43>
ST_1 : Operation 97 [1/1] (0.39ns)   --->   "%store_ln124 = store i10 %add_ln124, i10 %i_5" [llama_layer.cpp:124]   --->   Operation 97 'store' 'store_ln124' <Predicate = (!icmp_ln124)> <Delay = 0.39>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln124 = br void %for.inc24" [llama_layer.cpp:124]   --->   Operation 98 'br' 'br_ln124' <Predicate = (!icmp_ln124)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.67>
ST_2 : Operation 99 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_load = load i6 %norm_output_addr" [llama_layer.cpp:126]   --->   Operation 99 'load' 'norm_output_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 100 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_35_load = load i6 %norm_output_35_addr" [llama_layer.cpp:126]   --->   Operation 100 'load' 'norm_output_35_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 101 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_36_load = load i6 %norm_output_36_addr" [llama_layer.cpp:126]   --->   Operation 101 'load' 'norm_output_36_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 102 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_37_load = load i6 %norm_output_37_addr" [llama_layer.cpp:126]   --->   Operation 102 'load' 'norm_output_37_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 103 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_38_load = load i6 %norm_output_38_addr" [llama_layer.cpp:126]   --->   Operation 103 'load' 'norm_output_38_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 104 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_39_load = load i6 %norm_output_39_addr" [llama_layer.cpp:126]   --->   Operation 104 'load' 'norm_output_39_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 105 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_40_load = load i6 %norm_output_40_addr" [llama_layer.cpp:126]   --->   Operation 105 'load' 'norm_output_40_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 106 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_41_load = load i6 %norm_output_41_addr" [llama_layer.cpp:126]   --->   Operation 106 'load' 'norm_output_41_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 107 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_42_load = load i6 %norm_output_42_addr" [llama_layer.cpp:126]   --->   Operation 107 'load' 'norm_output_42_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 108 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_43_load = load i6 %norm_output_43_addr" [llama_layer.cpp:126]   --->   Operation 108 'load' 'norm_output_43_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 109 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%p_ZZ11llama_layerE11norm_output_10_load = load i6 %p_ZZ11llama_layerE11norm_output_10_addr" [llama_layer.cpp:126]   --->   Operation 109 'load' 'p_ZZ11llama_layerE11norm_output_10_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 110 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%llama_layer_norm_output_248 = load i6 %p_ZZ11llama_layerE11norm_output_11_addr" [llama_layer.cpp:126]   --->   Operation 110 'load' 'llama_layer_norm_output_248' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 111 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%llama_layer_norm_output_249 = load i6 %p_ZZ11llama_layerE11norm_output_12_addr" [llama_layer.cpp:126]   --->   Operation 111 'load' 'llama_layer_norm_output_249' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 112 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%llama_layer_norm_output_250 = load i6 %p_ZZ11llama_layerE11norm_output_13_addr" [llama_layer.cpp:126]   --->   Operation 112 'load' 'llama_layer_norm_output_250' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 113 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%llama_layer_norm_output_251 = load i6 %p_ZZ11llama_layerE11norm_output_14_addr" [llama_layer.cpp:126]   --->   Operation 113 'load' 'llama_layer_norm_output_251' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 114 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%llama_layer_norm_output_252 = load i6 %llama_layer_norm_output" [llama_layer.cpp:126]   --->   Operation 114 'load' 'llama_layer_norm_output_252' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 115 [1/1] (0.79ns)   --->   "%tmp_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %norm_output_load, i4 1, i32 %norm_output_35_load, i4 2, i32 %norm_output_36_load, i4 3, i32 %norm_output_37_load, i4 4, i32 %norm_output_38_load, i4 5, i32 %norm_output_39_load, i4 6, i32 %norm_output_40_load, i4 7, i32 %norm_output_41_load, i4 8, i32 %norm_output_42_load, i4 9, i32 %norm_output_43_load, i4 10, i32 %p_ZZ11llama_layerE11norm_output_10_load, i4 11, i32 %llama_layer_norm_output_248, i4 12, i32 %llama_layer_norm_output_249, i4 13, i32 %llama_layer_norm_output_250, i4 14, i32 %llama_layer_norm_output_251, i4 15, i32 %llama_layer_norm_output_252, i32 <undef>, i4 %trunc_ln124" [llama_layer.cpp:126]   --->   Operation 115 'sparsemux' 'tmp_4' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 199 'ret' 'ret_ln0' <Predicate = (icmp_ln124)> <Delay = 0.28>

State 3 <SV = 2> <Delay = 1.33>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln125 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107" [llama_layer.cpp:125]   --->   Operation 116 'specpipeline' 'specpipeline_ln125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%speclooptripcount_ln124 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [llama_layer.cpp:124]   --->   Operation 117 'speclooptripcount' 'speclooptripcount_ln124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_73" [llama_layer.cpp:124]   --->   Operation 118 'specloopname' 'specloopname_ln124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%current_token_addr = getelementptr i32 %current_token, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 119 'getelementptr' 'current_token_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%current_token_19_addr = getelementptr i32 %current_token_19, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 120 'getelementptr' 'current_token_19_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%current_token_20_addr = getelementptr i32 %current_token_20, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 121 'getelementptr' 'current_token_20_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%current_token_21_addr = getelementptr i32 %current_token_21, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 122 'getelementptr' 'current_token_21_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%current_token_22_addr = getelementptr i32 %current_token_22, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 123 'getelementptr' 'current_token_22_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%current_token_23_addr = getelementptr i32 %current_token_23, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 124 'getelementptr' 'current_token_23_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%current_token_24_addr = getelementptr i32 %current_token_24, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 125 'getelementptr' 'current_token_24_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%current_token_25_addr = getelementptr i32 %current_token_25, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 126 'getelementptr' 'current_token_25_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%current_token_26_addr = getelementptr i32 %current_token_26, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 127 'getelementptr' 'current_token_26_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%current_token_27_addr = getelementptr i32 %current_token_27, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 128 'getelementptr' 'current_token_27_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_10_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_10, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 129 'getelementptr' 'p_ZZ11llama_layerE13current_token_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_11_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_11, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 130 'getelementptr' 'p_ZZ11llama_layerE13current_token_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_12_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_12, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 131 'getelementptr' 'p_ZZ11llama_layerE13current_token_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_13_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_13, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 132 'getelementptr' 'p_ZZ11llama_layerE13current_token_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_14_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_14, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 133 'getelementptr' 'p_ZZ11llama_layerE13current_token_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%llama_layer_current_token = getelementptr i32 %p_ZZ11llama_layerE13current_token_15, i64 0, i64 %zext_ln124" [llama_layer.cpp:126]   --->   Operation 134 'getelementptr' 'llama_layer_current_token' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4"   --->   Operation 135 'muxlogic' 'muxLogicRAMData_to_store_ln126' <Predicate = (trunc_ln124 == 14)> <Delay = 0.70>
ST_3 : Operation 136 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %p_ZZ11llama_layerE13current_token_14_addr"   --->   Operation 136 'muxlogic' 'muxLogicRAMAddr_to_store_ln126' <Predicate = (trunc_ln124 == 14)> <Delay = 0.70>
ST_3 : Operation 137 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln126 = store i32 %tmp_4, i6 %p_ZZ11llama_layerE13current_token_14_addr" [llama_layer.cpp:126]   --->   Operation 137 'store' 'store_ln126' <Predicate = (trunc_ln124 == 14)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx23.exit" [llama_layer.cpp:126]   --->   Operation 138 'br' 'br_ln126' <Predicate = (trunc_ln124 == 14)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4"   --->   Operation 139 'muxlogic' 'muxLogicRAMData_to_store_ln126' <Predicate = (trunc_ln124 == 13)> <Delay = 0.70>
ST_3 : Operation 140 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %p_ZZ11llama_layerE13current_token_13_addr"   --->   Operation 140 'muxlogic' 'muxLogicRAMAddr_to_store_ln126' <Predicate = (trunc_ln124 == 13)> <Delay = 0.70>
ST_3 : Operation 141 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln126 = store i32 %tmp_4, i6 %p_ZZ11llama_layerE13current_token_13_addr" [llama_layer.cpp:126]   --->   Operation 141 'store' 'store_ln126' <Predicate = (trunc_ln124 == 13)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx23.exit" [llama_layer.cpp:126]   --->   Operation 142 'br' 'br_ln126' <Predicate = (trunc_ln124 == 13)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4"   --->   Operation 143 'muxlogic' 'muxLogicRAMData_to_store_ln126' <Predicate = (trunc_ln124 == 12)> <Delay = 0.70>
ST_3 : Operation 144 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %p_ZZ11llama_layerE13current_token_12_addr"   --->   Operation 144 'muxlogic' 'muxLogicRAMAddr_to_store_ln126' <Predicate = (trunc_ln124 == 12)> <Delay = 0.70>
ST_3 : Operation 145 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln126 = store i32 %tmp_4, i6 %p_ZZ11llama_layerE13current_token_12_addr" [llama_layer.cpp:126]   --->   Operation 145 'store' 'store_ln126' <Predicate = (trunc_ln124 == 12)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx23.exit" [llama_layer.cpp:126]   --->   Operation 146 'br' 'br_ln126' <Predicate = (trunc_ln124 == 12)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4"   --->   Operation 147 'muxlogic' 'muxLogicRAMData_to_store_ln126' <Predicate = (trunc_ln124 == 11)> <Delay = 0.70>
ST_3 : Operation 148 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %p_ZZ11llama_layerE13current_token_11_addr"   --->   Operation 148 'muxlogic' 'muxLogicRAMAddr_to_store_ln126' <Predicate = (trunc_ln124 == 11)> <Delay = 0.70>
ST_3 : Operation 149 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln126 = store i32 %tmp_4, i6 %p_ZZ11llama_layerE13current_token_11_addr" [llama_layer.cpp:126]   --->   Operation 149 'store' 'store_ln126' <Predicate = (trunc_ln124 == 11)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx23.exit" [llama_layer.cpp:126]   --->   Operation 150 'br' 'br_ln126' <Predicate = (trunc_ln124 == 11)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4"   --->   Operation 151 'muxlogic' 'muxLogicRAMData_to_store_ln126' <Predicate = (trunc_ln124 == 10)> <Delay = 0.70>
ST_3 : Operation 152 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %p_ZZ11llama_layerE13current_token_10_addr"   --->   Operation 152 'muxlogic' 'muxLogicRAMAddr_to_store_ln126' <Predicate = (trunc_ln124 == 10)> <Delay = 0.70>
ST_3 : Operation 153 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln126 = store i32 %tmp_4, i6 %p_ZZ11llama_layerE13current_token_10_addr" [llama_layer.cpp:126]   --->   Operation 153 'store' 'store_ln126' <Predicate = (trunc_ln124 == 10)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx23.exit" [llama_layer.cpp:126]   --->   Operation 154 'br' 'br_ln126' <Predicate = (trunc_ln124 == 10)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4"   --->   Operation 155 'muxlogic' 'muxLogicRAMData_to_store_ln126' <Predicate = (trunc_ln124 == 9)> <Delay = 0.70>
ST_3 : Operation 156 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %current_token_27_addr"   --->   Operation 156 'muxlogic' 'muxLogicRAMAddr_to_store_ln126' <Predicate = (trunc_ln124 == 9)> <Delay = 0.70>
ST_3 : Operation 157 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln126 = store i32 %tmp_4, i6 %current_token_27_addr" [llama_layer.cpp:126]   --->   Operation 157 'store' 'store_ln126' <Predicate = (trunc_ln124 == 9)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx23.exit" [llama_layer.cpp:126]   --->   Operation 158 'br' 'br_ln126' <Predicate = (trunc_ln124 == 9)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4"   --->   Operation 159 'muxlogic' 'muxLogicRAMData_to_store_ln126' <Predicate = (trunc_ln124 == 8)> <Delay = 0.70>
ST_3 : Operation 160 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %current_token_26_addr"   --->   Operation 160 'muxlogic' 'muxLogicRAMAddr_to_store_ln126' <Predicate = (trunc_ln124 == 8)> <Delay = 0.70>
ST_3 : Operation 161 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln126 = store i32 %tmp_4, i6 %current_token_26_addr" [llama_layer.cpp:126]   --->   Operation 161 'store' 'store_ln126' <Predicate = (trunc_ln124 == 8)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx23.exit" [llama_layer.cpp:126]   --->   Operation 162 'br' 'br_ln126' <Predicate = (trunc_ln124 == 8)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4"   --->   Operation 163 'muxlogic' 'muxLogicRAMData_to_store_ln126' <Predicate = (trunc_ln124 == 7)> <Delay = 0.70>
ST_3 : Operation 164 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %current_token_25_addr"   --->   Operation 164 'muxlogic' 'muxLogicRAMAddr_to_store_ln126' <Predicate = (trunc_ln124 == 7)> <Delay = 0.70>
ST_3 : Operation 165 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln126 = store i32 %tmp_4, i6 %current_token_25_addr" [llama_layer.cpp:126]   --->   Operation 165 'store' 'store_ln126' <Predicate = (trunc_ln124 == 7)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx23.exit" [llama_layer.cpp:126]   --->   Operation 166 'br' 'br_ln126' <Predicate = (trunc_ln124 == 7)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4"   --->   Operation 167 'muxlogic' 'muxLogicRAMData_to_store_ln126' <Predicate = (trunc_ln124 == 6)> <Delay = 0.70>
ST_3 : Operation 168 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %current_token_24_addr"   --->   Operation 168 'muxlogic' 'muxLogicRAMAddr_to_store_ln126' <Predicate = (trunc_ln124 == 6)> <Delay = 0.70>
ST_3 : Operation 169 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln126 = store i32 %tmp_4, i6 %current_token_24_addr" [llama_layer.cpp:126]   --->   Operation 169 'store' 'store_ln126' <Predicate = (trunc_ln124 == 6)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx23.exit" [llama_layer.cpp:126]   --->   Operation 170 'br' 'br_ln126' <Predicate = (trunc_ln124 == 6)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4"   --->   Operation 171 'muxlogic' 'muxLogicRAMData_to_store_ln126' <Predicate = (trunc_ln124 == 5)> <Delay = 0.70>
ST_3 : Operation 172 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %current_token_23_addr"   --->   Operation 172 'muxlogic' 'muxLogicRAMAddr_to_store_ln126' <Predicate = (trunc_ln124 == 5)> <Delay = 0.70>
ST_3 : Operation 173 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln126 = store i32 %tmp_4, i6 %current_token_23_addr" [llama_layer.cpp:126]   --->   Operation 173 'store' 'store_ln126' <Predicate = (trunc_ln124 == 5)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx23.exit" [llama_layer.cpp:126]   --->   Operation 174 'br' 'br_ln126' <Predicate = (trunc_ln124 == 5)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4"   --->   Operation 175 'muxlogic' 'muxLogicRAMData_to_store_ln126' <Predicate = (trunc_ln124 == 4)> <Delay = 0.70>
ST_3 : Operation 176 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %current_token_22_addr"   --->   Operation 176 'muxlogic' 'muxLogicRAMAddr_to_store_ln126' <Predicate = (trunc_ln124 == 4)> <Delay = 0.70>
ST_3 : Operation 177 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln126 = store i32 %tmp_4, i6 %current_token_22_addr" [llama_layer.cpp:126]   --->   Operation 177 'store' 'store_ln126' <Predicate = (trunc_ln124 == 4)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx23.exit" [llama_layer.cpp:126]   --->   Operation 178 'br' 'br_ln126' <Predicate = (trunc_ln124 == 4)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4"   --->   Operation 179 'muxlogic' 'muxLogicRAMData_to_store_ln126' <Predicate = (trunc_ln124 == 3)> <Delay = 0.70>
ST_3 : Operation 180 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %current_token_21_addr"   --->   Operation 180 'muxlogic' 'muxLogicRAMAddr_to_store_ln126' <Predicate = (trunc_ln124 == 3)> <Delay = 0.70>
ST_3 : Operation 181 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln126 = store i32 %tmp_4, i6 %current_token_21_addr" [llama_layer.cpp:126]   --->   Operation 181 'store' 'store_ln126' <Predicate = (trunc_ln124 == 3)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx23.exit" [llama_layer.cpp:126]   --->   Operation 182 'br' 'br_ln126' <Predicate = (trunc_ln124 == 3)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4"   --->   Operation 183 'muxlogic' 'muxLogicRAMData_to_store_ln126' <Predicate = (trunc_ln124 == 2)> <Delay = 0.70>
ST_3 : Operation 184 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %current_token_20_addr"   --->   Operation 184 'muxlogic' 'muxLogicRAMAddr_to_store_ln126' <Predicate = (trunc_ln124 == 2)> <Delay = 0.70>
ST_3 : Operation 185 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln126 = store i32 %tmp_4, i6 %current_token_20_addr" [llama_layer.cpp:126]   --->   Operation 185 'store' 'store_ln126' <Predicate = (trunc_ln124 == 2)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx23.exit" [llama_layer.cpp:126]   --->   Operation 186 'br' 'br_ln126' <Predicate = (trunc_ln124 == 2)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4"   --->   Operation 187 'muxlogic' 'muxLogicRAMData_to_store_ln126' <Predicate = (trunc_ln124 == 1)> <Delay = 0.70>
ST_3 : Operation 188 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %current_token_19_addr"   --->   Operation 188 'muxlogic' 'muxLogicRAMAddr_to_store_ln126' <Predicate = (trunc_ln124 == 1)> <Delay = 0.70>
ST_3 : Operation 189 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln126 = store i32 %tmp_4, i6 %current_token_19_addr" [llama_layer.cpp:126]   --->   Operation 189 'store' 'store_ln126' <Predicate = (trunc_ln124 == 1)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx23.exit" [llama_layer.cpp:126]   --->   Operation 190 'br' 'br_ln126' <Predicate = (trunc_ln124 == 1)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4"   --->   Operation 191 'muxlogic' 'muxLogicRAMData_to_store_ln126' <Predicate = (trunc_ln124 == 0)> <Delay = 0.70>
ST_3 : Operation 192 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %current_token_addr"   --->   Operation 192 'muxlogic' 'muxLogicRAMAddr_to_store_ln126' <Predicate = (trunc_ln124 == 0)> <Delay = 0.70>
ST_3 : Operation 193 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln126 = store i32 %tmp_4, i6 %current_token_addr" [llama_layer.cpp:126]   --->   Operation 193 'store' 'store_ln126' <Predicate = (trunc_ln124 == 0)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx23.exit" [llama_layer.cpp:126]   --->   Operation 194 'br' 'br_ln126' <Predicate = (trunc_ln124 == 0)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln126 = muxlogic i32 %tmp_4"   --->   Operation 195 'muxlogic' 'muxLogicRAMData_to_store_ln126' <Predicate = (trunc_ln124 == 15)> <Delay = 0.70>
ST_3 : Operation 196 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln126 = muxlogic i6 %llama_layer_current_token"   --->   Operation 196 'muxlogic' 'muxLogicRAMAddr_to_store_ln126' <Predicate = (trunc_ln124 == 15)> <Delay = 0.70>
ST_3 : Operation 197 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln126 = store i32 %tmp_4, i6 %llama_layer_current_token" [llama_layer.cpp:126]   --->   Operation 197 'store' 'store_ln126' <Predicate = (trunc_ln124 == 15)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx23.exit" [llama_layer.cpp:126]   --->   Operation 198 'br' 'br_ln126' <Predicate = (trunc_ln124 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ current_token]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ norm_output]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_35]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_36]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_37]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_38]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_39]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_40]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_41]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_42]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_43]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ current_token_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ current_token_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ current_token_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ current_token_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ current_token_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ current_token_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ current_token_25]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ current_token_26]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ current_token_27]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_5                                                        (alloca           ) [ 0100]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
specmemcore_ln0                                            (specmemcore      ) [ 0000]
store_ln124                                                (store            ) [ 0000]
br_ln0                                                     (br               ) [ 0000]
i                                                          (load             ) [ 0000]
add_ln124                                                  (add              ) [ 0000]
icmp_ln124                                                 (icmp             ) [ 0110]
br_ln124                                                   (br               ) [ 0000]
trunc_ln124                                                (trunc            ) [ 0111]
lshr_ln3                                                   (partselect       ) [ 0000]
zext_ln124                                                 (zext             ) [ 0111]
norm_output_addr                                           (getelementptr    ) [ 0110]
norm_output_35_addr                                        (getelementptr    ) [ 0110]
norm_output_36_addr                                        (getelementptr    ) [ 0110]
norm_output_37_addr                                        (getelementptr    ) [ 0110]
norm_output_38_addr                                        (getelementptr    ) [ 0110]
norm_output_39_addr                                        (getelementptr    ) [ 0110]
norm_output_40_addr                                        (getelementptr    ) [ 0110]
norm_output_41_addr                                        (getelementptr    ) [ 0110]
norm_output_42_addr                                        (getelementptr    ) [ 0110]
norm_output_43_addr                                        (getelementptr    ) [ 0110]
p_ZZ11llama_layerE11norm_output_10_addr                    (getelementptr    ) [ 0110]
p_ZZ11llama_layerE11norm_output_11_addr                    (getelementptr    ) [ 0110]
p_ZZ11llama_layerE11norm_output_12_addr                    (getelementptr    ) [ 0110]
p_ZZ11llama_layerE11norm_output_13_addr                    (getelementptr    ) [ 0110]
p_ZZ11llama_layerE11norm_output_14_addr                    (getelementptr    ) [ 0110]
llama_layer_norm_output                                    (getelementptr    ) [ 0110]
muxLogicRAMAddr_to_norm_output_load                        (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_norm_output_35_load                     (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_norm_output_36_load                     (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_norm_output_37_load                     (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_norm_output_38_load                     (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_norm_output_39_load                     (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_norm_output_40_load                     (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_norm_output_41_load                     (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_norm_output_42_load                     (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_norm_output_43_load                     (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_llama_layer_norm_output_248             (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_llama_layer_norm_output_249             (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_llama_layer_norm_output_250             (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_llama_layer_norm_output_251             (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_llama_layer_norm_output_252             (muxlogic         ) [ 0000]
switch_ln126                                               (switch           ) [ 0000]
store_ln124                                                (store            ) [ 0000]
br_ln124                                                   (br               ) [ 0000]
norm_output_load                                           (load             ) [ 0000]
norm_output_35_load                                        (load             ) [ 0000]
norm_output_36_load                                        (load             ) [ 0000]
norm_output_37_load                                        (load             ) [ 0000]
norm_output_38_load                                        (load             ) [ 0000]
norm_output_39_load                                        (load             ) [ 0000]
norm_output_40_load                                        (load             ) [ 0000]
norm_output_41_load                                        (load             ) [ 0000]
norm_output_42_load                                        (load             ) [ 0000]
norm_output_43_load                                        (load             ) [ 0000]
p_ZZ11llama_layerE11norm_output_10_load                    (load             ) [ 0000]
llama_layer_norm_output_248                                (load             ) [ 0000]
llama_layer_norm_output_249                                (load             ) [ 0000]
llama_layer_norm_output_250                                (load             ) [ 0000]
llama_layer_norm_output_251                                (load             ) [ 0000]
llama_layer_norm_output_252                                (load             ) [ 0000]
tmp_4                                                      (sparsemux        ) [ 0101]
specpipeline_ln125                                         (specpipeline     ) [ 0000]
speclooptripcount_ln124                                    (speclooptripcount) [ 0000]
specloopname_ln124                                         (specloopname     ) [ 0000]
current_token_addr                                         (getelementptr    ) [ 0000]
current_token_19_addr                                      (getelementptr    ) [ 0000]
current_token_20_addr                                      (getelementptr    ) [ 0000]
current_token_21_addr                                      (getelementptr    ) [ 0000]
current_token_22_addr                                      (getelementptr    ) [ 0000]
current_token_23_addr                                      (getelementptr    ) [ 0000]
current_token_24_addr                                      (getelementptr    ) [ 0000]
current_token_25_addr                                      (getelementptr    ) [ 0000]
current_token_26_addr                                      (getelementptr    ) [ 0000]
current_token_27_addr                                      (getelementptr    ) [ 0000]
p_ZZ11llama_layerE13current_token_10_addr                  (getelementptr    ) [ 0000]
p_ZZ11llama_layerE13current_token_11_addr                  (getelementptr    ) [ 0000]
p_ZZ11llama_layerE13current_token_12_addr                  (getelementptr    ) [ 0000]
p_ZZ11llama_layerE13current_token_13_addr                  (getelementptr    ) [ 0000]
p_ZZ11llama_layerE13current_token_14_addr                  (getelementptr    ) [ 0000]
llama_layer_current_token                                  (getelementptr    ) [ 0000]
muxLogicRAMData_to_store_ln126                             (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_store_ln126                             (muxlogic         ) [ 0000]
store_ln126                                                (store            ) [ 0000]
br_ln126                                                   (br               ) [ 0000]
muxLogicRAMData_to_store_ln126                             (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_store_ln126                             (muxlogic         ) [ 0000]
store_ln126                                                (store            ) [ 0000]
br_ln126                                                   (br               ) [ 0000]
muxLogicRAMData_to_store_ln126                             (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_store_ln126                             (muxlogic         ) [ 0000]
store_ln126                                                (store            ) [ 0000]
br_ln126                                                   (br               ) [ 0000]
muxLogicRAMData_to_store_ln126                             (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_store_ln126                             (muxlogic         ) [ 0000]
store_ln126                                                (store            ) [ 0000]
br_ln126                                                   (br               ) [ 0000]
muxLogicRAMData_to_store_ln126                             (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_store_ln126                             (muxlogic         ) [ 0000]
store_ln126                                                (store            ) [ 0000]
br_ln126                                                   (br               ) [ 0000]
muxLogicRAMData_to_store_ln126                             (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_store_ln126                             (muxlogic         ) [ 0000]
store_ln126                                                (store            ) [ 0000]
br_ln126                                                   (br               ) [ 0000]
muxLogicRAMData_to_store_ln126                             (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_store_ln126                             (muxlogic         ) [ 0000]
store_ln126                                                (store            ) [ 0000]
br_ln126                                                   (br               ) [ 0000]
muxLogicRAMData_to_store_ln126                             (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_store_ln126                             (muxlogic         ) [ 0000]
store_ln126                                                (store            ) [ 0000]
br_ln126                                                   (br               ) [ 0000]
muxLogicRAMData_to_store_ln126                             (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_store_ln126                             (muxlogic         ) [ 0000]
store_ln126                                                (store            ) [ 0000]
br_ln126                                                   (br               ) [ 0000]
muxLogicRAMData_to_store_ln126                             (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_store_ln126                             (muxlogic         ) [ 0000]
store_ln126                                                (store            ) [ 0000]
br_ln126                                                   (br               ) [ 0000]
muxLogicRAMData_to_store_ln126                             (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_store_ln126                             (muxlogic         ) [ 0000]
store_ln126                                                (store            ) [ 0000]
br_ln126                                                   (br               ) [ 0000]
muxLogicRAMData_to_store_ln126                             (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_store_ln126                             (muxlogic         ) [ 0000]
store_ln126                                                (store            ) [ 0000]
br_ln126                                                   (br               ) [ 0000]
muxLogicRAMData_to_store_ln126                             (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_store_ln126                             (muxlogic         ) [ 0000]
store_ln126                                                (store            ) [ 0000]
br_ln126                                                   (br               ) [ 0000]
muxLogicRAMData_to_store_ln126                             (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_store_ln126                             (muxlogic         ) [ 0000]
store_ln126                                                (store            ) [ 0000]
br_ln126                                                   (br               ) [ 0000]
muxLogicRAMData_to_store_ln126                             (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_store_ln126                             (muxlogic         ) [ 0000]
store_ln126                                                (store            ) [ 0000]
br_ln126                                                   (br               ) [ 0000]
muxLogicRAMData_to_store_ln126                             (muxlogic         ) [ 0000]
muxLogicRAMAddr_to_store_ln126                             (muxlogic         ) [ 0000]
store_ln126                                                (store            ) [ 0000]
br_ln126                                                   (br               ) [ 0000]
ret_ln0                                                    (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="current_token">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="norm_output">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="norm_output_35">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_35"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="norm_output_36">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_36"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="norm_output_37">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_37"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="norm_output_38">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_38"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="norm_output_39">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_39"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="norm_output_40">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_40"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="norm_output_41">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_41"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="norm_output_42">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_42"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="norm_output_43">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_43"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZ11llama_layerE11norm_output_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZ11llama_layerE11norm_output_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZ11llama_layerE11norm_output_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZ11llama_layerE11norm_output_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ11llama_layerE11norm_output_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ11llama_layerE11norm_output_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="current_token_19">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_19"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="current_token_20">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_20"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="current_token_21">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_21"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="current_token_22">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_22"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="current_token_23">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_23"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="current_token_24">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_24"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="current_token_25">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_25"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="current_token_26">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_26"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="current_token_27">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_27"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZ11llama_layerE13current_token_10">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZ11llama_layerE13current_token_11">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZ11llama_layerE13current_token_12">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZ11llama_layerE13current_token_13">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZ11llama_layerE13current_token_14">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZ11llama_layerE13current_token_15">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_15"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16float.float.i4"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_107"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_73"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="i_5_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="norm_output_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="6" slack="0"/>
<pin id="146" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_addr/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="norm_output_35_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="6" slack="0"/>
<pin id="153" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_35_addr/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="norm_output_36_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_36_addr/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="norm_output_37_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="6" slack="0"/>
<pin id="167" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_37_addr/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="norm_output_38_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="6" slack="0"/>
<pin id="174" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_38_addr/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="norm_output_39_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="6" slack="0"/>
<pin id="181" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_39_addr/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="norm_output_40_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="6" slack="0"/>
<pin id="188" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_40_addr/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="norm_output_41_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="6" slack="0"/>
<pin id="195" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_41_addr/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="norm_output_42_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="6" slack="0"/>
<pin id="202" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_42_addr/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="norm_output_43_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="6" slack="0"/>
<pin id="209" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_43_addr/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_ZZ11llama_layerE11norm_output_10_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="6" slack="0"/>
<pin id="216" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE11norm_output_10_addr/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_ZZ11llama_layerE11norm_output_11_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="6" slack="0"/>
<pin id="223" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE11norm_output_11_addr/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_ZZ11llama_layerE11norm_output_12_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="6" slack="0"/>
<pin id="230" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE11norm_output_12_addr/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_ZZ11llama_layerE11norm_output_13_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="6" slack="0"/>
<pin id="237" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE11norm_output_13_addr/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_ZZ11llama_layerE11norm_output_14_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="6" slack="0"/>
<pin id="244" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE11norm_output_14_addr/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="llama_layer_norm_output_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="6" slack="0"/>
<pin id="251" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="llama_layer_norm_output/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_load/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_35_load/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_36_load/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_37_load/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_38_load/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_39_load/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_40_load/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_41_load/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_42_load/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_output_43_load/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ11llama_layerE11norm_output_10_load/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="llama_layer_norm_output_248/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="llama_layer_norm_output_249/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="llama_layer_norm_output_250/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="llama_layer_norm_output_251/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_access_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="llama_layer_norm_output_252/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="current_token_addr_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="6" slack="2"/>
<pin id="354" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_addr/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="current_token_19_addr_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="6" slack="2"/>
<pin id="361" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_19_addr/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="current_token_20_addr_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="6" slack="2"/>
<pin id="368" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_20_addr/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="current_token_21_addr_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="2"/>
<pin id="375" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_21_addr/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="current_token_22_addr_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="6" slack="2"/>
<pin id="382" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_22_addr/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="current_token_23_addr_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="6" slack="2"/>
<pin id="389" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_23_addr/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="current_token_24_addr_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="6" slack="2"/>
<pin id="396" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_24_addr/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="current_token_25_addr_gep_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="6" slack="2"/>
<pin id="403" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_25_addr/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="current_token_26_addr_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="6" slack="2"/>
<pin id="410" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_26_addr/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="current_token_27_addr_gep_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="0" index="2" bw="6" slack="2"/>
<pin id="417" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_27_addr/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="p_ZZ11llama_layerE13current_token_10_addr_gep_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="6" slack="2"/>
<pin id="424" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE13current_token_10_addr/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_ZZ11llama_layerE13current_token_11_addr_gep_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="6" slack="2"/>
<pin id="431" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE13current_token_11_addr/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_ZZ11llama_layerE13current_token_12_addr_gep_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="6" slack="2"/>
<pin id="438" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE13current_token_12_addr/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_ZZ11llama_layerE13current_token_13_addr_gep_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="6" slack="2"/>
<pin id="445" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE13current_token_13_addr/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_ZZ11llama_layerE13current_token_14_addr_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="6" slack="2"/>
<pin id="452" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE13current_token_14_addr/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="llama_layer_current_token_gep_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="0" index="2" bw="6" slack="2"/>
<pin id="459" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="llama_layer_current_token/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="store_ln126_access_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="464" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="0" slack="0"/>
<pin id="467" dir="0" index="4" bw="6" slack="1"/>
<pin id="468" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="469" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="466" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="470" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="store_ln126_access_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="474" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="475" dir="0" index="2" bw="0" slack="0"/>
<pin id="477" dir="0" index="4" bw="6" slack="1"/>
<pin id="478" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="479" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="476" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="480" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="store_ln126_access_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="484" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="485" dir="0" index="2" bw="0" slack="0"/>
<pin id="487" dir="0" index="4" bw="6" slack="1"/>
<pin id="488" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="489" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="490" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="store_ln126_access_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="494" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="495" dir="0" index="2" bw="0" slack="0"/>
<pin id="497" dir="0" index="4" bw="6" slack="1"/>
<pin id="498" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="499" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="500" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="store_ln126_access_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="504" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="505" dir="0" index="2" bw="0" slack="0"/>
<pin id="507" dir="0" index="4" bw="6" slack="1"/>
<pin id="508" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="509" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="506" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="510" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="store_ln126_access_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="514" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="515" dir="0" index="2" bw="0" slack="0"/>
<pin id="517" dir="0" index="4" bw="6" slack="1"/>
<pin id="518" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="519" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="516" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="520" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="store_ln126_access_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="524" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="525" dir="0" index="2" bw="0" slack="0"/>
<pin id="527" dir="0" index="4" bw="6" slack="1"/>
<pin id="528" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="529" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="526" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="530" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="store_ln126_access_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="534" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="535" dir="0" index="2" bw="0" slack="0"/>
<pin id="537" dir="0" index="4" bw="6" slack="1"/>
<pin id="538" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="539" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="536" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="540" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="store_ln126_access_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="544" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="545" dir="0" index="2" bw="0" slack="0"/>
<pin id="547" dir="0" index="4" bw="6" slack="1"/>
<pin id="548" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="549" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="546" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="550" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="store_ln126_access_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="554" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="555" dir="0" index="2" bw="0" slack="0"/>
<pin id="557" dir="0" index="4" bw="6" slack="1"/>
<pin id="558" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="559" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="556" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="560" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="store_ln126_access_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="564" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="565" dir="0" index="2" bw="0" slack="0"/>
<pin id="567" dir="0" index="4" bw="6" slack="1"/>
<pin id="568" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="569" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="566" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="570" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="store_ln126_access_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="574" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="575" dir="0" index="2" bw="0" slack="0"/>
<pin id="577" dir="0" index="4" bw="6" slack="1"/>
<pin id="578" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="579" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="576" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="580" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="store_ln126_access_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="584" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="585" dir="0" index="2" bw="0" slack="0"/>
<pin id="587" dir="0" index="4" bw="6" slack="1"/>
<pin id="588" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="589" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="586" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="590" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="store_ln126_access_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="594" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="595" dir="0" index="2" bw="0" slack="0"/>
<pin id="597" dir="0" index="4" bw="6" slack="1"/>
<pin id="598" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="599" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="596" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="600" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="store_ln126_access_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="604" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="605" dir="0" index="2" bw="0" slack="0"/>
<pin id="607" dir="0" index="4" bw="6" slack="1"/>
<pin id="608" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="609" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="606" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="610" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="store_ln126_access_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="614" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="615" dir="0" index="2" bw="0" slack="0"/>
<pin id="617" dir="0" index="4" bw="6" slack="1"/>
<pin id="618" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="619" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="616" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="620" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="grp_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln126/3 muxLogicRAMData_to_store_ln126/3 muxLogicRAMData_to_store_ln126/3 muxLogicRAMData_to_store_ln126/3 muxLogicRAMData_to_store_ln126/3 muxLogicRAMData_to_store_ln126/3 muxLogicRAMData_to_store_ln126/3 muxLogicRAMData_to_store_ln126/3 muxLogicRAMData_to_store_ln126/3 muxLogicRAMData_to_store_ln126/3 muxLogicRAMData_to_store_ln126/3 muxLogicRAMData_to_store_ln126/3 muxLogicRAMData_to_store_ln126/3 muxLogicRAMData_to_store_ln126/3 muxLogicRAMData_to_store_ln126/3 muxLogicRAMData_to_store_ln126/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="store_ln124_store_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="10" slack="0"/>
<pin id="628" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="i_load_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="10" slack="0"/>
<pin id="632" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="633" class="1004" name="add_ln124_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="10" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/1 "/>
</bind>
</comp>

<comp id="639" class="1004" name="icmp_ln124_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="10" slack="0"/>
<pin id="641" dir="0" index="1" bw="10" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/1 "/>
</bind>
</comp>

<comp id="645" class="1004" name="trunc_ln124_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="10" slack="0"/>
<pin id="647" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln124/1 "/>
</bind>
</comp>

<comp id="649" class="1004" name="lshr_ln3_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="6" slack="0"/>
<pin id="651" dir="0" index="1" bw="10" slack="0"/>
<pin id="652" dir="0" index="2" bw="4" slack="0"/>
<pin id="653" dir="0" index="3" bw="5" slack="0"/>
<pin id="654" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/1 "/>
</bind>
</comp>

<comp id="659" class="1004" name="zext_ln124_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="6" slack="0"/>
<pin id="661" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/1 "/>
</bind>
</comp>

<comp id="679" class="1004" name="muxLogicRAMAddr_to_norm_output_load_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="6" slack="0"/>
<pin id="681" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_load/1 "/>
</bind>
</comp>

<comp id="683" class="1004" name="muxLogicRAMAddr_to_norm_output_35_load_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="6" slack="0"/>
<pin id="685" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_35_load/1 "/>
</bind>
</comp>

<comp id="687" class="1004" name="muxLogicRAMAddr_to_norm_output_36_load_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="6" slack="0"/>
<pin id="689" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_36_load/1 "/>
</bind>
</comp>

<comp id="691" class="1004" name="muxLogicRAMAddr_to_norm_output_37_load_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="6" slack="0"/>
<pin id="693" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_37_load/1 "/>
</bind>
</comp>

<comp id="695" class="1004" name="muxLogicRAMAddr_to_norm_output_38_load_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="6" slack="0"/>
<pin id="697" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_38_load/1 "/>
</bind>
</comp>

<comp id="699" class="1004" name="muxLogicRAMAddr_to_norm_output_39_load_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="6" slack="0"/>
<pin id="701" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_39_load/1 "/>
</bind>
</comp>

<comp id="703" class="1004" name="muxLogicRAMAddr_to_norm_output_40_load_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="6" slack="0"/>
<pin id="705" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_40_load/1 "/>
</bind>
</comp>

<comp id="707" class="1004" name="muxLogicRAMAddr_to_norm_output_41_load_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="6" slack="0"/>
<pin id="709" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_41_load/1 "/>
</bind>
</comp>

<comp id="711" class="1004" name="muxLogicRAMAddr_to_norm_output_42_load_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="6" slack="0"/>
<pin id="713" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_42_load/1 "/>
</bind>
</comp>

<comp id="715" class="1004" name="muxLogicRAMAddr_to_norm_output_43_load_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="6" slack="0"/>
<pin id="717" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_norm_output_43_load/1 "/>
</bind>
</comp>

<comp id="719" class="1004" name="muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="6" slack="0"/>
<pin id="721" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load/1 "/>
</bind>
</comp>

<comp id="723" class="1004" name="muxLogicRAMAddr_to_llama_layer_norm_output_248_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="6" slack="0"/>
<pin id="725" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_llama_layer_norm_output_248/1 "/>
</bind>
</comp>

<comp id="727" class="1004" name="muxLogicRAMAddr_to_llama_layer_norm_output_249_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="6" slack="0"/>
<pin id="729" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_llama_layer_norm_output_249/1 "/>
</bind>
</comp>

<comp id="731" class="1004" name="muxLogicRAMAddr_to_llama_layer_norm_output_250_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="6" slack="0"/>
<pin id="733" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_llama_layer_norm_output_250/1 "/>
</bind>
</comp>

<comp id="735" class="1004" name="muxLogicRAMAddr_to_llama_layer_norm_output_251_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="6" slack="0"/>
<pin id="737" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_llama_layer_norm_output_251/1 "/>
</bind>
</comp>

<comp id="739" class="1004" name="muxLogicRAMAddr_to_llama_layer_norm_output_252_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="6" slack="0"/>
<pin id="741" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_llama_layer_norm_output_252/1 "/>
</bind>
</comp>

<comp id="743" class="1004" name="switch_ln126_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="4" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="0" index="2" bw="1" slack="0"/>
<pin id="747" dir="0" index="3" bw="3" slack="0"/>
<pin id="748" dir="0" index="4" bw="3" slack="0"/>
<pin id="749" dir="0" index="5" bw="4" slack="0"/>
<pin id="750" dir="0" index="6" bw="4" slack="0"/>
<pin id="751" dir="0" index="7" bw="4" slack="0"/>
<pin id="752" dir="0" index="8" bw="4" slack="0"/>
<pin id="753" dir="0" index="9" bw="4" slack="0"/>
<pin id="754" dir="0" index="10" bw="4" slack="0"/>
<pin id="755" dir="0" index="11" bw="4" slack="0"/>
<pin id="756" dir="0" index="12" bw="4" slack="0"/>
<pin id="757" dir="0" index="13" bw="3" slack="0"/>
<pin id="758" dir="0" index="14" bw="3" slack="0"/>
<pin id="759" dir="0" index="15" bw="2" slack="0"/>
<pin id="760" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln126/1 "/>
</bind>
</comp>

<comp id="777" class="1004" name="store_ln124_store_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="10" slack="0"/>
<pin id="779" dir="0" index="1" bw="10" slack="0"/>
<pin id="780" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/1 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_4_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="0"/>
<pin id="784" dir="0" index="1" bw="4" slack="0"/>
<pin id="785" dir="0" index="2" bw="32" slack="0"/>
<pin id="786" dir="0" index="3" bw="4" slack="0"/>
<pin id="787" dir="0" index="4" bw="32" slack="0"/>
<pin id="788" dir="0" index="5" bw="4" slack="0"/>
<pin id="789" dir="0" index="6" bw="32" slack="0"/>
<pin id="790" dir="0" index="7" bw="4" slack="0"/>
<pin id="791" dir="0" index="8" bw="32" slack="0"/>
<pin id="792" dir="0" index="9" bw="4" slack="0"/>
<pin id="793" dir="0" index="10" bw="32" slack="0"/>
<pin id="794" dir="0" index="11" bw="4" slack="0"/>
<pin id="795" dir="0" index="12" bw="32" slack="0"/>
<pin id="796" dir="0" index="13" bw="4" slack="0"/>
<pin id="797" dir="0" index="14" bw="32" slack="0"/>
<pin id="798" dir="0" index="15" bw="4" slack="0"/>
<pin id="799" dir="0" index="16" bw="32" slack="0"/>
<pin id="800" dir="0" index="17" bw="4" slack="0"/>
<pin id="801" dir="0" index="18" bw="32" slack="0"/>
<pin id="802" dir="0" index="19" bw="4" slack="0"/>
<pin id="803" dir="0" index="20" bw="32" slack="0"/>
<pin id="804" dir="0" index="21" bw="4" slack="0"/>
<pin id="805" dir="0" index="22" bw="32" slack="0"/>
<pin id="806" dir="0" index="23" bw="4" slack="0"/>
<pin id="807" dir="0" index="24" bw="32" slack="0"/>
<pin id="808" dir="0" index="25" bw="4" slack="0"/>
<pin id="809" dir="0" index="26" bw="32" slack="0"/>
<pin id="810" dir="0" index="27" bw="4" slack="0"/>
<pin id="811" dir="0" index="28" bw="32" slack="0"/>
<pin id="812" dir="0" index="29" bw="4" slack="0"/>
<pin id="813" dir="0" index="30" bw="32" slack="0"/>
<pin id="814" dir="0" index="31" bw="4" slack="0"/>
<pin id="815" dir="0" index="32" bw="32" slack="0"/>
<pin id="816" dir="0" index="33" bw="32" slack="0"/>
<pin id="817" dir="0" index="34" bw="4" slack="1"/>
<pin id="818" dir="1" index="35" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="853" class="1004" name="muxLogicRAMAddr_to_store_ln126_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="6" slack="0"/>
<pin id="855" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln126/3 "/>
</bind>
</comp>

<comp id="857" class="1004" name="muxLogicRAMAddr_to_store_ln126_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="6" slack="0"/>
<pin id="859" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln126/3 "/>
</bind>
</comp>

<comp id="861" class="1004" name="muxLogicRAMAddr_to_store_ln126_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="6" slack="0"/>
<pin id="863" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln126/3 "/>
</bind>
</comp>

<comp id="865" class="1004" name="muxLogicRAMAddr_to_store_ln126_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="6" slack="0"/>
<pin id="867" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln126/3 "/>
</bind>
</comp>

<comp id="869" class="1004" name="muxLogicRAMAddr_to_store_ln126_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="6" slack="0"/>
<pin id="871" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln126/3 "/>
</bind>
</comp>

<comp id="873" class="1004" name="muxLogicRAMAddr_to_store_ln126_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="6" slack="0"/>
<pin id="875" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln126/3 "/>
</bind>
</comp>

<comp id="877" class="1004" name="muxLogicRAMAddr_to_store_ln126_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="6" slack="0"/>
<pin id="879" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln126/3 "/>
</bind>
</comp>

<comp id="881" class="1004" name="muxLogicRAMAddr_to_store_ln126_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="6" slack="0"/>
<pin id="883" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln126/3 "/>
</bind>
</comp>

<comp id="885" class="1004" name="muxLogicRAMAddr_to_store_ln126_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="6" slack="0"/>
<pin id="887" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln126/3 "/>
</bind>
</comp>

<comp id="889" class="1004" name="muxLogicRAMAddr_to_store_ln126_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="6" slack="0"/>
<pin id="891" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln126/3 "/>
</bind>
</comp>

<comp id="893" class="1004" name="muxLogicRAMAddr_to_store_ln126_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="6" slack="0"/>
<pin id="895" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln126/3 "/>
</bind>
</comp>

<comp id="897" class="1004" name="muxLogicRAMAddr_to_store_ln126_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="6" slack="0"/>
<pin id="899" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln126/3 "/>
</bind>
</comp>

<comp id="901" class="1004" name="muxLogicRAMAddr_to_store_ln126_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="6" slack="0"/>
<pin id="903" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln126/3 "/>
</bind>
</comp>

<comp id="905" class="1004" name="muxLogicRAMAddr_to_store_ln126_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="6" slack="0"/>
<pin id="907" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln126/3 "/>
</bind>
</comp>

<comp id="909" class="1004" name="muxLogicRAMAddr_to_store_ln126_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="6" slack="0"/>
<pin id="911" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln126/3 "/>
</bind>
</comp>

<comp id="913" class="1004" name="muxLogicRAMAddr_to_store_ln126_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="6" slack="0"/>
<pin id="915" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln126/3 "/>
</bind>
</comp>

<comp id="917" class="1005" name="i_5_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="10" slack="0"/>
<pin id="919" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="924" class="1005" name="icmp_ln124_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="1"/>
<pin id="926" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln124 "/>
</bind>
</comp>

<comp id="928" class="1005" name="trunc_ln124_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="4" slack="1"/>
<pin id="930" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln124 "/>
</bind>
</comp>

<comp id="933" class="1005" name="zext_ln124_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="64" slack="2"/>
<pin id="935" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln124 "/>
</bind>
</comp>

<comp id="953" class="1005" name="norm_output_addr_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="6" slack="1"/>
<pin id="955" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_addr "/>
</bind>
</comp>

<comp id="958" class="1005" name="norm_output_35_addr_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="6" slack="1"/>
<pin id="960" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_35_addr "/>
</bind>
</comp>

<comp id="963" class="1005" name="norm_output_36_addr_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="6" slack="1"/>
<pin id="965" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_36_addr "/>
</bind>
</comp>

<comp id="968" class="1005" name="norm_output_37_addr_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="6" slack="1"/>
<pin id="970" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_37_addr "/>
</bind>
</comp>

<comp id="973" class="1005" name="norm_output_38_addr_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="6" slack="1"/>
<pin id="975" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_38_addr "/>
</bind>
</comp>

<comp id="978" class="1005" name="norm_output_39_addr_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="6" slack="1"/>
<pin id="980" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_39_addr "/>
</bind>
</comp>

<comp id="983" class="1005" name="norm_output_40_addr_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="6" slack="1"/>
<pin id="985" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_40_addr "/>
</bind>
</comp>

<comp id="988" class="1005" name="norm_output_41_addr_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="6" slack="1"/>
<pin id="990" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_41_addr "/>
</bind>
</comp>

<comp id="993" class="1005" name="norm_output_42_addr_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="6" slack="1"/>
<pin id="995" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_42_addr "/>
</bind>
</comp>

<comp id="998" class="1005" name="norm_output_43_addr_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="6" slack="1"/>
<pin id="1000" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="norm_output_43_addr "/>
</bind>
</comp>

<comp id="1003" class="1005" name="p_ZZ11llama_layerE11norm_output_10_addr_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="6" slack="1"/>
<pin id="1005" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ11llama_layerE11norm_output_10_addr "/>
</bind>
</comp>

<comp id="1008" class="1005" name="p_ZZ11llama_layerE11norm_output_11_addr_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="6" slack="1"/>
<pin id="1010" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ11llama_layerE11norm_output_11_addr "/>
</bind>
</comp>

<comp id="1013" class="1005" name="p_ZZ11llama_layerE11norm_output_12_addr_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="6" slack="1"/>
<pin id="1015" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ11llama_layerE11norm_output_12_addr "/>
</bind>
</comp>

<comp id="1018" class="1005" name="p_ZZ11llama_layerE11norm_output_13_addr_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="6" slack="1"/>
<pin id="1020" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ11llama_layerE11norm_output_13_addr "/>
</bind>
</comp>

<comp id="1023" class="1005" name="p_ZZ11llama_layerE11norm_output_14_addr_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="6" slack="1"/>
<pin id="1025" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ11llama_layerE11norm_output_14_addr "/>
</bind>
</comp>

<comp id="1028" class="1005" name="llama_layer_norm_output_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="6" slack="1"/>
<pin id="1030" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="llama_layer_norm_output "/>
</bind>
</comp>

<comp id="1033" class="1005" name="tmp_4_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="1"/>
<pin id="1035" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="64" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="86" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="86" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="86" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="86" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="86" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="86" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="86" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="16" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="86" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="86" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="86" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="86" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="86" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="86" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="86" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="86" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="86" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="142" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="265"><net_src comp="149" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="156" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="163" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="170" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="177" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="184" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="191" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="198" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="205" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="212" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="219" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="226" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="233" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="343"><net_src comp="240" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="349"><net_src comp="247" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="355"><net_src comp="0" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="86" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="34" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="86" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="369"><net_src comp="36" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="86" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="38" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="86" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="40" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="86" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="42" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="86" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="44" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="86" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="404"><net_src comp="46" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="86" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="411"><net_src comp="48" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="86" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="418"><net_src comp="50" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="86" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="425"><net_src comp="52" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="86" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="432"><net_src comp="54" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="86" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="439"><net_src comp="56" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="86" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="446"><net_src comp="58" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="86" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="453"><net_src comp="60" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="86" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="460"><net_src comp="62" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="86" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="471"><net_src comp="448" pin="3"/><net_sink comp="462" pin=2"/></net>

<net id="481"><net_src comp="441" pin="3"/><net_sink comp="472" pin=2"/></net>

<net id="491"><net_src comp="434" pin="3"/><net_sink comp="482" pin=2"/></net>

<net id="501"><net_src comp="427" pin="3"/><net_sink comp="492" pin=2"/></net>

<net id="511"><net_src comp="420" pin="3"/><net_sink comp="502" pin=2"/></net>

<net id="521"><net_src comp="413" pin="3"/><net_sink comp="512" pin=2"/></net>

<net id="531"><net_src comp="406" pin="3"/><net_sink comp="522" pin=2"/></net>

<net id="541"><net_src comp="399" pin="3"/><net_sink comp="532" pin=2"/></net>

<net id="551"><net_src comp="392" pin="3"/><net_sink comp="542" pin=2"/></net>

<net id="561"><net_src comp="385" pin="3"/><net_sink comp="552" pin=2"/></net>

<net id="571"><net_src comp="378" pin="3"/><net_sink comp="562" pin=2"/></net>

<net id="581"><net_src comp="371" pin="3"/><net_sink comp="572" pin=2"/></net>

<net id="591"><net_src comp="364" pin="3"/><net_sink comp="582" pin=2"/></net>

<net id="601"><net_src comp="357" pin="3"/><net_sink comp="592" pin=2"/></net>

<net id="611"><net_src comp="350" pin="3"/><net_sink comp="602" pin=2"/></net>

<net id="621"><net_src comp="455" pin="3"/><net_sink comp="612" pin=2"/></net>

<net id="629"><net_src comp="74" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="637"><net_src comp="630" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="76" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="630" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="78" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="630" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="655"><net_src comp="80" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="630" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="657"><net_src comp="82" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="658"><net_src comp="84" pin="0"/><net_sink comp="649" pin=3"/></net>

<net id="662"><net_src comp="649" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="665"><net_src comp="659" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="666"><net_src comp="659" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="667"><net_src comp="659" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="668"><net_src comp="659" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="669"><net_src comp="659" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="670"><net_src comp="659" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="671"><net_src comp="659" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="672"><net_src comp="659" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="673"><net_src comp="659" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="674"><net_src comp="659" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="675"><net_src comp="659" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="676"><net_src comp="659" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="677"><net_src comp="659" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="678"><net_src comp="659" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="682"><net_src comp="142" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="149" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="156" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="163" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="170" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="177" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="184" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="191" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="198" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="205" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="212" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="219" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="226" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="233" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="240" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="247" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="761"><net_src comp="645" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="762"><net_src comp="88" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="763"><net_src comp="90" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="764"><net_src comp="92" pin="0"/><net_sink comp="743" pin=3"/></net>

<net id="765"><net_src comp="94" pin="0"/><net_sink comp="743" pin=4"/></net>

<net id="766"><net_src comp="96" pin="0"/><net_sink comp="743" pin=5"/></net>

<net id="767"><net_src comp="98" pin="0"/><net_sink comp="743" pin=6"/></net>

<net id="768"><net_src comp="100" pin="0"/><net_sink comp="743" pin=7"/></net>

<net id="769"><net_src comp="102" pin="0"/><net_sink comp="743" pin=8"/></net>

<net id="770"><net_src comp="104" pin="0"/><net_sink comp="743" pin=9"/></net>

<net id="771"><net_src comp="106" pin="0"/><net_sink comp="743" pin=10"/></net>

<net id="772"><net_src comp="108" pin="0"/><net_sink comp="743" pin=11"/></net>

<net id="773"><net_src comp="110" pin="0"/><net_sink comp="743" pin=12"/></net>

<net id="774"><net_src comp="112" pin="0"/><net_sink comp="743" pin=13"/></net>

<net id="775"><net_src comp="114" pin="0"/><net_sink comp="743" pin=14"/></net>

<net id="776"><net_src comp="116" pin="0"/><net_sink comp="743" pin=15"/></net>

<net id="781"><net_src comp="633" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="819"><net_src comp="118" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="820"><net_src comp="88" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="821"><net_src comp="254" pin="3"/><net_sink comp="782" pin=2"/></net>

<net id="822"><net_src comp="90" pin="0"/><net_sink comp="782" pin=3"/></net>

<net id="823"><net_src comp="260" pin="3"/><net_sink comp="782" pin=4"/></net>

<net id="824"><net_src comp="92" pin="0"/><net_sink comp="782" pin=5"/></net>

<net id="825"><net_src comp="266" pin="3"/><net_sink comp="782" pin=6"/></net>

<net id="826"><net_src comp="94" pin="0"/><net_sink comp="782" pin=7"/></net>

<net id="827"><net_src comp="272" pin="3"/><net_sink comp="782" pin=8"/></net>

<net id="828"><net_src comp="96" pin="0"/><net_sink comp="782" pin=9"/></net>

<net id="829"><net_src comp="278" pin="3"/><net_sink comp="782" pin=10"/></net>

<net id="830"><net_src comp="98" pin="0"/><net_sink comp="782" pin=11"/></net>

<net id="831"><net_src comp="284" pin="3"/><net_sink comp="782" pin=12"/></net>

<net id="832"><net_src comp="100" pin="0"/><net_sink comp="782" pin=13"/></net>

<net id="833"><net_src comp="290" pin="3"/><net_sink comp="782" pin=14"/></net>

<net id="834"><net_src comp="102" pin="0"/><net_sink comp="782" pin=15"/></net>

<net id="835"><net_src comp="296" pin="3"/><net_sink comp="782" pin=16"/></net>

<net id="836"><net_src comp="104" pin="0"/><net_sink comp="782" pin=17"/></net>

<net id="837"><net_src comp="302" pin="3"/><net_sink comp="782" pin=18"/></net>

<net id="838"><net_src comp="106" pin="0"/><net_sink comp="782" pin=19"/></net>

<net id="839"><net_src comp="308" pin="3"/><net_sink comp="782" pin=20"/></net>

<net id="840"><net_src comp="108" pin="0"/><net_sink comp="782" pin=21"/></net>

<net id="841"><net_src comp="314" pin="3"/><net_sink comp="782" pin=22"/></net>

<net id="842"><net_src comp="110" pin="0"/><net_sink comp="782" pin=23"/></net>

<net id="843"><net_src comp="320" pin="3"/><net_sink comp="782" pin=24"/></net>

<net id="844"><net_src comp="112" pin="0"/><net_sink comp="782" pin=25"/></net>

<net id="845"><net_src comp="326" pin="3"/><net_sink comp="782" pin=26"/></net>

<net id="846"><net_src comp="114" pin="0"/><net_sink comp="782" pin=27"/></net>

<net id="847"><net_src comp="332" pin="3"/><net_sink comp="782" pin=28"/></net>

<net id="848"><net_src comp="116" pin="0"/><net_sink comp="782" pin=29"/></net>

<net id="849"><net_src comp="338" pin="3"/><net_sink comp="782" pin=30"/></net>

<net id="850"><net_src comp="120" pin="0"/><net_sink comp="782" pin=31"/></net>

<net id="851"><net_src comp="344" pin="3"/><net_sink comp="782" pin=32"/></net>

<net id="852"><net_src comp="122" pin="0"/><net_sink comp="782" pin=33"/></net>

<net id="856"><net_src comp="448" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="860"><net_src comp="441" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="864"><net_src comp="434" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="868"><net_src comp="427" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="872"><net_src comp="420" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="876"><net_src comp="413" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="880"><net_src comp="406" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="884"><net_src comp="399" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="888"><net_src comp="392" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="892"><net_src comp="385" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="896"><net_src comp="378" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="371" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="364" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="908"><net_src comp="357" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="912"><net_src comp="350" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="916"><net_src comp="455" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="920"><net_src comp="138" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="923"><net_src comp="917" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="927"><net_src comp="639" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="645" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="782" pin=34"/></net>

<net id="936"><net_src comp="659" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="938"><net_src comp="933" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="939"><net_src comp="933" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="940"><net_src comp="933" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="941"><net_src comp="933" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="942"><net_src comp="933" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="943"><net_src comp="933" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="944"><net_src comp="933" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="945"><net_src comp="933" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="946"><net_src comp="933" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="947"><net_src comp="933" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="948"><net_src comp="933" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="949"><net_src comp="933" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="950"><net_src comp="933" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="951"><net_src comp="933" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="952"><net_src comp="933" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="956"><net_src comp="142" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="961"><net_src comp="149" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="966"><net_src comp="156" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="971"><net_src comp="163" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="976"><net_src comp="170" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="981"><net_src comp="177" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="986"><net_src comp="184" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="991"><net_src comp="191" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="996"><net_src comp="198" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1001"><net_src comp="205" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="1006"><net_src comp="212" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1011"><net_src comp="219" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1016"><net_src comp="226" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1021"><net_src comp="233" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="1026"><net_src comp="240" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1031"><net_src comp="247" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="1036"><net_src comp="782" pin="35"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1038"><net_src comp="1033" pin="1"/><net_sink comp="462" pin=4"/></net>

<net id="1039"><net_src comp="1033" pin="1"/><net_sink comp="472" pin=4"/></net>

<net id="1040"><net_src comp="1033" pin="1"/><net_sink comp="482" pin=4"/></net>

<net id="1041"><net_src comp="1033" pin="1"/><net_sink comp="492" pin=4"/></net>

<net id="1042"><net_src comp="1033" pin="1"/><net_sink comp="502" pin=4"/></net>

<net id="1043"><net_src comp="1033" pin="1"/><net_sink comp="512" pin=4"/></net>

<net id="1044"><net_src comp="1033" pin="1"/><net_sink comp="522" pin=4"/></net>

<net id="1045"><net_src comp="1033" pin="1"/><net_sink comp="532" pin=4"/></net>

<net id="1046"><net_src comp="1033" pin="1"/><net_sink comp="542" pin=4"/></net>

<net id="1047"><net_src comp="1033" pin="1"/><net_sink comp="552" pin=4"/></net>

<net id="1048"><net_src comp="1033" pin="1"/><net_sink comp="562" pin=4"/></net>

<net id="1049"><net_src comp="1033" pin="1"/><net_sink comp="572" pin=4"/></net>

<net id="1050"><net_src comp="1033" pin="1"/><net_sink comp="582" pin=4"/></net>

<net id="1051"><net_src comp="1033" pin="1"/><net_sink comp="592" pin=4"/></net>

<net id="1052"><net_src comp="1033" pin="1"/><net_sink comp="602" pin=4"/></net>

<net id="1053"><net_src comp="1033" pin="1"/><net_sink comp="612" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: current_token | {3 }
	Port: norm_output | {}
	Port: norm_output_35 | {}
	Port: norm_output_36 | {}
	Port: norm_output_37 | {}
	Port: norm_output_38 | {}
	Port: norm_output_39 | {}
	Port: norm_output_40 | {}
	Port: norm_output_41 | {}
	Port: norm_output_42 | {}
	Port: norm_output_43 | {}
	Port: p_ZZ11llama_layerE11norm_output_10 | {}
	Port: p_ZZ11llama_layerE11norm_output_11 | {}
	Port: p_ZZ11llama_layerE11norm_output_12 | {}
	Port: p_ZZ11llama_layerE11norm_output_13 | {}
	Port: p_ZZ11llama_layerE11norm_output_14 | {}
	Port: p_ZZ11llama_layerE11norm_output_15 | {}
	Port: current_token_19 | {3 }
	Port: current_token_20 | {3 }
	Port: current_token_21 | {3 }
	Port: current_token_22 | {3 }
	Port: current_token_23 | {3 }
	Port: current_token_24 | {3 }
	Port: current_token_25 | {3 }
	Port: current_token_26 | {3 }
	Port: current_token_27 | {3 }
	Port: p_ZZ11llama_layerE13current_token_10 | {3 }
	Port: p_ZZ11llama_layerE13current_token_11 | {3 }
	Port: p_ZZ11llama_layerE13current_token_12 | {3 }
	Port: p_ZZ11llama_layerE13current_token_13 | {3 }
	Port: p_ZZ11llama_layerE13current_token_14 | {3 }
	Port: p_ZZ11llama_layerE13current_token_15 | {3 }
 - Input state : 
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : current_token | {}
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : norm_output | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : norm_output_35 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : norm_output_36 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : norm_output_37 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : norm_output_38 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : norm_output_39 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : norm_output_40 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : norm_output_41 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : norm_output_42 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : norm_output_43 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : p_ZZ11llama_layerE11norm_output_10 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : p_ZZ11llama_layerE11norm_output_11 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : p_ZZ11llama_layerE11norm_output_12 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : p_ZZ11llama_layerE11norm_output_13 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : p_ZZ11llama_layerE11norm_output_14 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : p_ZZ11llama_layerE11norm_output_15 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : current_token_19 | {}
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : current_token_20 | {}
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : current_token_21 | {}
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : current_token_22 | {}
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : current_token_23 | {}
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : current_token_24 | {}
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : current_token_25 | {}
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : current_token_26 | {}
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : current_token_27 | {}
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : p_ZZ11llama_layerE13current_token_10 | {}
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : p_ZZ11llama_layerE13current_token_11 | {}
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : p_ZZ11llama_layerE13current_token_12 | {}
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : p_ZZ11llama_layerE13current_token_13 | {}
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : p_ZZ11llama_layerE13current_token_14 | {}
	Port: llama_layer_Pipeline_VITIS_LOOP_124_2 : p_ZZ11llama_layerE13current_token_15 | {}
  - Chain level:
	State 1
		store_ln124 : 1
		i : 1
		add_ln124 : 2
		icmp_ln124 : 2
		br_ln124 : 3
		trunc_ln124 : 2
		lshr_ln3 : 2
		zext_ln124 : 3
		norm_output_addr : 4
		norm_output_35_addr : 4
		norm_output_36_addr : 4
		norm_output_37_addr : 4
		norm_output_38_addr : 4
		norm_output_39_addr : 4
		norm_output_40_addr : 4
		norm_output_41_addr : 4
		norm_output_42_addr : 4
		norm_output_43_addr : 4
		p_ZZ11llama_layerE11norm_output_10_addr : 4
		p_ZZ11llama_layerE11norm_output_11_addr : 4
		p_ZZ11llama_layerE11norm_output_12_addr : 4
		p_ZZ11llama_layerE11norm_output_13_addr : 4
		p_ZZ11llama_layerE11norm_output_14_addr : 4
		llama_layer_norm_output : 4
		muxLogicRAMAddr_to_norm_output_load : 5
		norm_output_load : 5
		muxLogicRAMAddr_to_norm_output_35_load : 5
		norm_output_35_load : 5
		muxLogicRAMAddr_to_norm_output_36_load : 5
		norm_output_36_load : 5
		muxLogicRAMAddr_to_norm_output_37_load : 5
		norm_output_37_load : 5
		muxLogicRAMAddr_to_norm_output_38_load : 5
		norm_output_38_load : 5
		muxLogicRAMAddr_to_norm_output_39_load : 5
		norm_output_39_load : 5
		muxLogicRAMAddr_to_norm_output_40_load : 5
		norm_output_40_load : 5
		muxLogicRAMAddr_to_norm_output_41_load : 5
		norm_output_41_load : 5
		muxLogicRAMAddr_to_norm_output_42_load : 5
		norm_output_42_load : 5
		muxLogicRAMAddr_to_norm_output_43_load : 5
		norm_output_43_load : 5
		muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load : 5
		p_ZZ11llama_layerE11norm_output_10_load : 5
		muxLogicRAMAddr_to_llama_layer_norm_output_248 : 5
		llama_layer_norm_output_248 : 5
		muxLogicRAMAddr_to_llama_layer_norm_output_249 : 5
		llama_layer_norm_output_249 : 5
		muxLogicRAMAddr_to_llama_layer_norm_output_250 : 5
		llama_layer_norm_output_250 : 5
		muxLogicRAMAddr_to_llama_layer_norm_output_251 : 5
		llama_layer_norm_output_251 : 5
		muxLogicRAMAddr_to_llama_layer_norm_output_252 : 5
		llama_layer_norm_output_252 : 5
		switch_ln126 : 3
		store_ln124 : 3
	State 2
		tmp_4 : 1
	State 3
		muxLogicRAMAddr_to_store_ln126 : 1
		store_ln126 : 1
		muxLogicRAMAddr_to_store_ln126 : 1
		store_ln126 : 1
		muxLogicRAMAddr_to_store_ln126 : 1
		store_ln126 : 1
		muxLogicRAMAddr_to_store_ln126 : 1
		store_ln126 : 1
		muxLogicRAMAddr_to_store_ln126 : 1
		store_ln126 : 1
		muxLogicRAMAddr_to_store_ln126 : 1
		store_ln126 : 1
		muxLogicRAMAddr_to_store_ln126 : 1
		store_ln126 : 1
		muxLogicRAMAddr_to_store_ln126 : 1
		store_ln126 : 1
		muxLogicRAMAddr_to_store_ln126 : 1
		store_ln126 : 1
		muxLogicRAMAddr_to_store_ln126 : 1
		store_ln126 : 1
		muxLogicRAMAddr_to_store_ln126 : 1
		store_ln126 : 1
		muxLogicRAMAddr_to_store_ln126 : 1
		store_ln126 : 1
		muxLogicRAMAddr_to_store_ln126 : 1
		store_ln126 : 1
		muxLogicRAMAddr_to_store_ln126 : 1
		store_ln126 : 1
		muxLogicRAMAddr_to_store_ln126 : 1
		store_ln126 : 1
		muxLogicRAMAddr_to_store_ln126 : 1
		store_ln126 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|
| Operation|                          Functional Unit                          |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|
| sparsemux|                            tmp_4_fu_782                           |    0    |   160   |
|----------|-------------------------------------------------------------------|---------|---------|
|    add   |                          add_ln124_fu_633                         |    0    |    10   |
|----------|-------------------------------------------------------------------|---------|---------|
|   icmp   |                         icmp_ln124_fu_639                         |    0    |    4    |
|----------|-------------------------------------------------------------------|---------|---------|
|          |                             grp_fu_622                            |    0    |    0    |
|          |             muxLogicRAMAddr_to_norm_output_load_fu_679            |    0    |    0    |
|          |           muxLogicRAMAddr_to_norm_output_35_load_fu_683           |    0    |    0    |
|          |           muxLogicRAMAddr_to_norm_output_36_load_fu_687           |    0    |    0    |
|          |           muxLogicRAMAddr_to_norm_output_37_load_fu_691           |    0    |    0    |
|          |           muxLogicRAMAddr_to_norm_output_38_load_fu_695           |    0    |    0    |
|          |           muxLogicRAMAddr_to_norm_output_39_load_fu_699           |    0    |    0    |
|          |           muxLogicRAMAddr_to_norm_output_40_load_fu_703           |    0    |    0    |
|          |           muxLogicRAMAddr_to_norm_output_41_load_fu_707           |    0    |    0    |
|          |           muxLogicRAMAddr_to_norm_output_42_load_fu_711           |    0    |    0    |
|          |           muxLogicRAMAddr_to_norm_output_43_load_fu_715           |    0    |    0    |
|          | muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load_fu_719 |    0    |    0    |
|          |       muxLogicRAMAddr_to_llama_layer_norm_output_248_fu_723       |    0    |    0    |
|          |       muxLogicRAMAddr_to_llama_layer_norm_output_249_fu_727       |    0    |    0    |
|          |       muxLogicRAMAddr_to_llama_layer_norm_output_250_fu_731       |    0    |    0    |
|          |       muxLogicRAMAddr_to_llama_layer_norm_output_251_fu_735       |    0    |    0    |
| muxlogic |       muxLogicRAMAddr_to_llama_layer_norm_output_252_fu_739       |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln126_fu_853               |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln126_fu_857               |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln126_fu_861               |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln126_fu_865               |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln126_fu_869               |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln126_fu_873               |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln126_fu_877               |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln126_fu_881               |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln126_fu_885               |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln126_fu_889               |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln126_fu_893               |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln126_fu_897               |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln126_fu_901               |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln126_fu_905               |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln126_fu_909               |    0    |    0    |
|          |               muxLogicRAMAddr_to_store_ln126_fu_913               |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|   trunc  |                         trunc_ln124_fu_645                        |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|partselect|                          lshr_ln3_fu_649                          |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|   zext   |                         zext_ln124_fu_659                         |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|  switch  |                        switch_ln126_fu_743                        |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|   Total  |                                                                   |    0    |   174   |
|----------|-------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------+--------+
|                                                |   FF   |
+------------------------------------------------+--------+
|                   i_5_reg_917                  |   10   |
|               icmp_ln124_reg_924               |    1   |
|        llama_layer_norm_output_reg_1028        |    6   |
|           norm_output_35_addr_reg_958          |    6   |
|           norm_output_36_addr_reg_963          |    6   |
|           norm_output_37_addr_reg_968          |    6   |
|           norm_output_38_addr_reg_973          |    6   |
|           norm_output_39_addr_reg_978          |    6   |
|           norm_output_40_addr_reg_983          |    6   |
|           norm_output_41_addr_reg_988          |    6   |
|           norm_output_42_addr_reg_993          |    6   |
|           norm_output_43_addr_reg_998          |    6   |
|            norm_output_addr_reg_953            |    6   |
|p_ZZ11llama_layerE11norm_output_10_addr_reg_1003|    6   |
|p_ZZ11llama_layerE11norm_output_11_addr_reg_1008|    6   |
|p_ZZ11llama_layerE11norm_output_12_addr_reg_1013|    6   |
|p_ZZ11llama_layerE11norm_output_13_addr_reg_1018|    6   |
|p_ZZ11llama_layerE11norm_output_14_addr_reg_1023|    6   |
|                 tmp_4_reg_1033                 |   32   |
|               trunc_ln124_reg_928              |    4   |
|               zext_ln124_reg_933               |   64   |
+------------------------------------------------+--------+
|                      Total                     |   207  |
+------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_254 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_260 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_266 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_272 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_278 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_284 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_290 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_296 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_302 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_308 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_314 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_320 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_326 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_332 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_338 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_344 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   192  ||   5.76  ||    0    ||   128   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   174  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    0   |   128  |
|  Register |    -   |   207  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   207  |   302  |
+-----------+--------+--------+--------+
