
uart_isr_dma_lowlevel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b510  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  0800b710  0800b710  0001b710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b910  0800b910  000201b8  2**0
                  CONTENTS
  4 .ARM          00000008  0800b910  0800b910  0001b910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b918  0800b918  000201b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b918  0800b918  0001b918  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b91c  0800b91c  0001b91c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800b920  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000078  0800b998  00020078  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000118  0800ba38  00020118  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00005d80  200001b8  0800bad8  000201b8  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20005f38  0800bad8  00025f38  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000201b8  2**0
                  CONTENTS, READONLY
 14 .debug_info   0002c3df  00000000  00000000  000201e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00004ddd  00000000  00000000  0004c5c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000020a0  00000000  00000000  000513a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00001ea8  00000000  00000000  00053448  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00007cd2  00000000  00000000  000552f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000240d3  00000000  00000000  0005cfc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00115a01  00000000  00000000  00081095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  00196a96  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00008e48  00000000  00000000  00196ae8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001b8 	.word	0x200001b8
 800021c:	00000000 	.word	0x00000000
 8000220:	0800b6f8 	.word	0x0800b6f8

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001bc 	.word	0x200001bc
 800023c:	0800b6f8 	.word	0x0800b6f8

08000240 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000240:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000242:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000246:	f8df 0088 	ldr.w	r0, [pc, #136]	; 80002d0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800024a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800024e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000252:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000254:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000256:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000258:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800025a:	d332      	bcc.n	80002c2 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800025c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800025e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000260:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000262:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000264:	d314      	bcc.n	8000290 <_CheckCase2>

08000266 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000266:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000268:	19d0      	adds	r0, r2, r7
 800026a:	bf00      	nop

0800026c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800026c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000270:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000274:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000276:	d005      	beq.n	8000284 <_CSDone>
        LDRB     R3,[R1], #+1
 8000278:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000280:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000282:	d1f3      	bne.n	800026c <_LoopCopyStraight>

08000284 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000284:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000288:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800028a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800028e:	4770      	bx	lr

08000290 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000290:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000292:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000294:	d319      	bcc.n	80002ca <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000296:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000298:	1b12      	subs	r2, r2, r4

0800029a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800029a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800029e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 80002a2:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 80002a4:	d1f9      	bne.n	800029a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 80002a6:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 80002a8:	d005      	beq.n	80002b6 <_No2ChunkNeeded>

080002aa <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 80002aa:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 80002ae:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 80002b2:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 80002b4:	d1f9      	bne.n	80002aa <_LoopCopyAfterWrapAround>

080002b6 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 80002b6:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 80002ba:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 80002bc:	2001      	movs	r0, #1
        POP      {R4-R7}
 80002be:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 80002c0:	4770      	bx	lr

080002c2 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 80002c2:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 80002c4:	3801      	subs	r0, #1
        CMP      R0,R2
 80002c6:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 80002c8:	d2cd      	bcs.n	8000266 <_Case4>

080002ca <_Case3>:
_Case3:
        MOVS     R0,#+0
 80002ca:	2000      	movs	r0, #0
        POP      {R4-R7}
 80002cc:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 80002ce:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002d0:	200001d4 	.word	0x200001d4

080002d4 <__aeabi_uldivmod>:
 80002d4:	b953      	cbnz	r3, 80002ec <__aeabi_uldivmod+0x18>
 80002d6:	b94a      	cbnz	r2, 80002ec <__aeabi_uldivmod+0x18>
 80002d8:	2900      	cmp	r1, #0
 80002da:	bf08      	it	eq
 80002dc:	2800      	cmpeq	r0, #0
 80002de:	bf1c      	itt	ne
 80002e0:	f04f 31ff 	movne.w	r1, #4294967295
 80002e4:	f04f 30ff 	movne.w	r0, #4294967295
 80002e8:	f000 b974 	b.w	80005d4 <__aeabi_idiv0>
 80002ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f4:	f000 f806 	bl	8000304 <__udivmoddi4>
 80002f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000300:	b004      	add	sp, #16
 8000302:	4770      	bx	lr

08000304 <__udivmoddi4>:
 8000304:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000308:	9d08      	ldr	r5, [sp, #32]
 800030a:	4604      	mov	r4, r0
 800030c:	468e      	mov	lr, r1
 800030e:	2b00      	cmp	r3, #0
 8000310:	d14d      	bne.n	80003ae <__udivmoddi4+0xaa>
 8000312:	428a      	cmp	r2, r1
 8000314:	4694      	mov	ip, r2
 8000316:	d969      	bls.n	80003ec <__udivmoddi4+0xe8>
 8000318:	fab2 f282 	clz	r2, r2
 800031c:	b152      	cbz	r2, 8000334 <__udivmoddi4+0x30>
 800031e:	fa01 f302 	lsl.w	r3, r1, r2
 8000322:	f1c2 0120 	rsb	r1, r2, #32
 8000326:	fa20 f101 	lsr.w	r1, r0, r1
 800032a:	fa0c fc02 	lsl.w	ip, ip, r2
 800032e:	ea41 0e03 	orr.w	lr, r1, r3
 8000332:	4094      	lsls	r4, r2
 8000334:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000338:	0c21      	lsrs	r1, r4, #16
 800033a:	fbbe f6f8 	udiv	r6, lr, r8
 800033e:	fa1f f78c 	uxth.w	r7, ip
 8000342:	fb08 e316 	mls	r3, r8, r6, lr
 8000346:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800034a:	fb06 f107 	mul.w	r1, r6, r7
 800034e:	4299      	cmp	r1, r3
 8000350:	d90a      	bls.n	8000368 <__udivmoddi4+0x64>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f106 30ff 	add.w	r0, r6, #4294967295
 800035a:	f080 811f 	bcs.w	800059c <__udivmoddi4+0x298>
 800035e:	4299      	cmp	r1, r3
 8000360:	f240 811c 	bls.w	800059c <__udivmoddi4+0x298>
 8000364:	3e02      	subs	r6, #2
 8000366:	4463      	add	r3, ip
 8000368:	1a5b      	subs	r3, r3, r1
 800036a:	b2a4      	uxth	r4, r4
 800036c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000370:	fb08 3310 	mls	r3, r8, r0, r3
 8000374:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000378:	fb00 f707 	mul.w	r7, r0, r7
 800037c:	42a7      	cmp	r7, r4
 800037e:	d90a      	bls.n	8000396 <__udivmoddi4+0x92>
 8000380:	eb1c 0404 	adds.w	r4, ip, r4
 8000384:	f100 33ff 	add.w	r3, r0, #4294967295
 8000388:	f080 810a 	bcs.w	80005a0 <__udivmoddi4+0x29c>
 800038c:	42a7      	cmp	r7, r4
 800038e:	f240 8107 	bls.w	80005a0 <__udivmoddi4+0x29c>
 8000392:	4464      	add	r4, ip
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800039a:	1be4      	subs	r4, r4, r7
 800039c:	2600      	movs	r6, #0
 800039e:	b11d      	cbz	r5, 80003a8 <__udivmoddi4+0xa4>
 80003a0:	40d4      	lsrs	r4, r2
 80003a2:	2300      	movs	r3, #0
 80003a4:	e9c5 4300 	strd	r4, r3, [r5]
 80003a8:	4631      	mov	r1, r6
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d909      	bls.n	80003c6 <__udivmoddi4+0xc2>
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	f000 80ef 	beq.w	8000596 <__udivmoddi4+0x292>
 80003b8:	2600      	movs	r6, #0
 80003ba:	e9c5 0100 	strd	r0, r1, [r5]
 80003be:	4630      	mov	r0, r6
 80003c0:	4631      	mov	r1, r6
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	fab3 f683 	clz	r6, r3
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	d14a      	bne.n	8000464 <__udivmoddi4+0x160>
 80003ce:	428b      	cmp	r3, r1
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xd4>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 80f9 	bhi.w	80005ca <__udivmoddi4+0x2c6>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb61 0303 	sbc.w	r3, r1, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	469e      	mov	lr, r3
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e0      	beq.n	80003a8 <__udivmoddi4+0xa4>
 80003e6:	e9c5 4e00 	strd	r4, lr, [r5]
 80003ea:	e7dd      	b.n	80003a8 <__udivmoddi4+0xa4>
 80003ec:	b902      	cbnz	r2, 80003f0 <__udivmoddi4+0xec>
 80003ee:	deff      	udf	#255	; 0xff
 80003f0:	fab2 f282 	clz	r2, r2
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	f040 8092 	bne.w	800051e <__udivmoddi4+0x21a>
 80003fa:	eba1 010c 	sub.w	r1, r1, ip
 80003fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000402:	fa1f fe8c 	uxth.w	lr, ip
 8000406:	2601      	movs	r6, #1
 8000408:	0c20      	lsrs	r0, r4, #16
 800040a:	fbb1 f3f7 	udiv	r3, r1, r7
 800040e:	fb07 1113 	mls	r1, r7, r3, r1
 8000412:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000416:	fb0e f003 	mul.w	r0, lr, r3
 800041a:	4288      	cmp	r0, r1
 800041c:	d908      	bls.n	8000430 <__udivmoddi4+0x12c>
 800041e:	eb1c 0101 	adds.w	r1, ip, r1
 8000422:	f103 38ff 	add.w	r8, r3, #4294967295
 8000426:	d202      	bcs.n	800042e <__udivmoddi4+0x12a>
 8000428:	4288      	cmp	r0, r1
 800042a:	f200 80cb 	bhi.w	80005c4 <__udivmoddi4+0x2c0>
 800042e:	4643      	mov	r3, r8
 8000430:	1a09      	subs	r1, r1, r0
 8000432:	b2a4      	uxth	r4, r4
 8000434:	fbb1 f0f7 	udiv	r0, r1, r7
 8000438:	fb07 1110 	mls	r1, r7, r0, r1
 800043c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000440:	fb0e fe00 	mul.w	lr, lr, r0
 8000444:	45a6      	cmp	lr, r4
 8000446:	d908      	bls.n	800045a <__udivmoddi4+0x156>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000450:	d202      	bcs.n	8000458 <__udivmoddi4+0x154>
 8000452:	45a6      	cmp	lr, r4
 8000454:	f200 80bb 	bhi.w	80005ce <__udivmoddi4+0x2ca>
 8000458:	4608      	mov	r0, r1
 800045a:	eba4 040e 	sub.w	r4, r4, lr
 800045e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000462:	e79c      	b.n	800039e <__udivmoddi4+0x9a>
 8000464:	f1c6 0720 	rsb	r7, r6, #32
 8000468:	40b3      	lsls	r3, r6
 800046a:	fa22 fc07 	lsr.w	ip, r2, r7
 800046e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000472:	fa20 f407 	lsr.w	r4, r0, r7
 8000476:	fa01 f306 	lsl.w	r3, r1, r6
 800047a:	431c      	orrs	r4, r3
 800047c:	40f9      	lsrs	r1, r7
 800047e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000482:	fa00 f306 	lsl.w	r3, r0, r6
 8000486:	fbb1 f8f9 	udiv	r8, r1, r9
 800048a:	0c20      	lsrs	r0, r4, #16
 800048c:	fa1f fe8c 	uxth.w	lr, ip
 8000490:	fb09 1118 	mls	r1, r9, r8, r1
 8000494:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000498:	fb08 f00e 	mul.w	r0, r8, lr
 800049c:	4288      	cmp	r0, r1
 800049e:	fa02 f206 	lsl.w	r2, r2, r6
 80004a2:	d90b      	bls.n	80004bc <__udivmoddi4+0x1b8>
 80004a4:	eb1c 0101 	adds.w	r1, ip, r1
 80004a8:	f108 3aff 	add.w	sl, r8, #4294967295
 80004ac:	f080 8088 	bcs.w	80005c0 <__udivmoddi4+0x2bc>
 80004b0:	4288      	cmp	r0, r1
 80004b2:	f240 8085 	bls.w	80005c0 <__udivmoddi4+0x2bc>
 80004b6:	f1a8 0802 	sub.w	r8, r8, #2
 80004ba:	4461      	add	r1, ip
 80004bc:	1a09      	subs	r1, r1, r0
 80004be:	b2a4      	uxth	r4, r4
 80004c0:	fbb1 f0f9 	udiv	r0, r1, r9
 80004c4:	fb09 1110 	mls	r1, r9, r0, r1
 80004c8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004cc:	fb00 fe0e 	mul.w	lr, r0, lr
 80004d0:	458e      	cmp	lr, r1
 80004d2:	d908      	bls.n	80004e6 <__udivmoddi4+0x1e2>
 80004d4:	eb1c 0101 	adds.w	r1, ip, r1
 80004d8:	f100 34ff 	add.w	r4, r0, #4294967295
 80004dc:	d26c      	bcs.n	80005b8 <__udivmoddi4+0x2b4>
 80004de:	458e      	cmp	lr, r1
 80004e0:	d96a      	bls.n	80005b8 <__udivmoddi4+0x2b4>
 80004e2:	3802      	subs	r0, #2
 80004e4:	4461      	add	r1, ip
 80004e6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004ea:	fba0 9402 	umull	r9, r4, r0, r2
 80004ee:	eba1 010e 	sub.w	r1, r1, lr
 80004f2:	42a1      	cmp	r1, r4
 80004f4:	46c8      	mov	r8, r9
 80004f6:	46a6      	mov	lr, r4
 80004f8:	d356      	bcc.n	80005a8 <__udivmoddi4+0x2a4>
 80004fa:	d053      	beq.n	80005a4 <__udivmoddi4+0x2a0>
 80004fc:	b15d      	cbz	r5, 8000516 <__udivmoddi4+0x212>
 80004fe:	ebb3 0208 	subs.w	r2, r3, r8
 8000502:	eb61 010e 	sbc.w	r1, r1, lr
 8000506:	fa01 f707 	lsl.w	r7, r1, r7
 800050a:	fa22 f306 	lsr.w	r3, r2, r6
 800050e:	40f1      	lsrs	r1, r6
 8000510:	431f      	orrs	r7, r3
 8000512:	e9c5 7100 	strd	r7, r1, [r5]
 8000516:	2600      	movs	r6, #0
 8000518:	4631      	mov	r1, r6
 800051a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800051e:	f1c2 0320 	rsb	r3, r2, #32
 8000522:	40d8      	lsrs	r0, r3
 8000524:	fa0c fc02 	lsl.w	ip, ip, r2
 8000528:	fa21 f303 	lsr.w	r3, r1, r3
 800052c:	4091      	lsls	r1, r2
 800052e:	4301      	orrs	r1, r0
 8000530:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000534:	fa1f fe8c 	uxth.w	lr, ip
 8000538:	fbb3 f0f7 	udiv	r0, r3, r7
 800053c:	fb07 3610 	mls	r6, r7, r0, r3
 8000540:	0c0b      	lsrs	r3, r1, #16
 8000542:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000546:	fb00 f60e 	mul.w	r6, r0, lr
 800054a:	429e      	cmp	r6, r3
 800054c:	fa04 f402 	lsl.w	r4, r4, r2
 8000550:	d908      	bls.n	8000564 <__udivmoddi4+0x260>
 8000552:	eb1c 0303 	adds.w	r3, ip, r3
 8000556:	f100 38ff 	add.w	r8, r0, #4294967295
 800055a:	d22f      	bcs.n	80005bc <__udivmoddi4+0x2b8>
 800055c:	429e      	cmp	r6, r3
 800055e:	d92d      	bls.n	80005bc <__udivmoddi4+0x2b8>
 8000560:	3802      	subs	r0, #2
 8000562:	4463      	add	r3, ip
 8000564:	1b9b      	subs	r3, r3, r6
 8000566:	b289      	uxth	r1, r1
 8000568:	fbb3 f6f7 	udiv	r6, r3, r7
 800056c:	fb07 3316 	mls	r3, r7, r6, r3
 8000570:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000574:	fb06 f30e 	mul.w	r3, r6, lr
 8000578:	428b      	cmp	r3, r1
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x28a>
 800057c:	eb1c 0101 	adds.w	r1, ip, r1
 8000580:	f106 38ff 	add.w	r8, r6, #4294967295
 8000584:	d216      	bcs.n	80005b4 <__udivmoddi4+0x2b0>
 8000586:	428b      	cmp	r3, r1
 8000588:	d914      	bls.n	80005b4 <__udivmoddi4+0x2b0>
 800058a:	3e02      	subs	r6, #2
 800058c:	4461      	add	r1, ip
 800058e:	1ac9      	subs	r1, r1, r3
 8000590:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000594:	e738      	b.n	8000408 <__udivmoddi4+0x104>
 8000596:	462e      	mov	r6, r5
 8000598:	4628      	mov	r0, r5
 800059a:	e705      	b.n	80003a8 <__udivmoddi4+0xa4>
 800059c:	4606      	mov	r6, r0
 800059e:	e6e3      	b.n	8000368 <__udivmoddi4+0x64>
 80005a0:	4618      	mov	r0, r3
 80005a2:	e6f8      	b.n	8000396 <__udivmoddi4+0x92>
 80005a4:	454b      	cmp	r3, r9
 80005a6:	d2a9      	bcs.n	80004fc <__udivmoddi4+0x1f8>
 80005a8:	ebb9 0802 	subs.w	r8, r9, r2
 80005ac:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005b0:	3801      	subs	r0, #1
 80005b2:	e7a3      	b.n	80004fc <__udivmoddi4+0x1f8>
 80005b4:	4646      	mov	r6, r8
 80005b6:	e7ea      	b.n	800058e <__udivmoddi4+0x28a>
 80005b8:	4620      	mov	r0, r4
 80005ba:	e794      	b.n	80004e6 <__udivmoddi4+0x1e2>
 80005bc:	4640      	mov	r0, r8
 80005be:	e7d1      	b.n	8000564 <__udivmoddi4+0x260>
 80005c0:	46d0      	mov	r8, sl
 80005c2:	e77b      	b.n	80004bc <__udivmoddi4+0x1b8>
 80005c4:	3b02      	subs	r3, #2
 80005c6:	4461      	add	r1, ip
 80005c8:	e732      	b.n	8000430 <__udivmoddi4+0x12c>
 80005ca:	4630      	mov	r0, r6
 80005cc:	e709      	b.n	80003e2 <__udivmoddi4+0xde>
 80005ce:	4464      	add	r4, ip
 80005d0:	3802      	subs	r0, #2
 80005d2:	e742      	b.n	800045a <__udivmoddi4+0x156>

080005d4 <__aeabi_idiv0>:
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop

080005d8 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 80005de:	4b26      	ldr	r3, [pc, #152]	; (8000678 <_DoInit+0xa0>)
 80005e0:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 80005e2:	22a8      	movs	r2, #168	; 0xa8
 80005e4:	2100      	movs	r1, #0
 80005e6:	6838      	ldr	r0, [r7, #0]
 80005e8:	f00a ffbc 	bl	800b564 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80005ec:	683b      	ldr	r3, [r7, #0]
 80005ee:	2203      	movs	r2, #3
 80005f0:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80005f2:	683b      	ldr	r3, [r7, #0]
 80005f4:	2203      	movs	r2, #3
 80005f6:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 80005f8:	683b      	ldr	r3, [r7, #0]
 80005fa:	4a20      	ldr	r2, [pc, #128]	; (800067c <_DoInit+0xa4>)
 80005fc:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 80005fe:	683b      	ldr	r3, [r7, #0]
 8000600:	4a1f      	ldr	r2, [pc, #124]	; (8000680 <_DoInit+0xa8>)
 8000602:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8000604:	683b      	ldr	r3, [r7, #0]
 8000606:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800060a:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 800060c:	683b      	ldr	r3, [r7, #0]
 800060e:	2200      	movs	r2, #0
 8000610:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8000612:	683b      	ldr	r3, [r7, #0]
 8000614:	2200      	movs	r2, #0
 8000616:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8000618:	683b      	ldr	r3, [r7, #0]
 800061a:	2200      	movs	r2, #0
 800061c:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 800061e:	683b      	ldr	r3, [r7, #0]
 8000620:	4a16      	ldr	r2, [pc, #88]	; (800067c <_DoInit+0xa4>)
 8000622:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8000624:	683b      	ldr	r3, [r7, #0]
 8000626:	4a17      	ldr	r2, [pc, #92]	; (8000684 <_DoInit+0xac>)
 8000628:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 800062a:	683b      	ldr	r3, [r7, #0]
 800062c:	2210      	movs	r2, #16
 800062e:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8000630:	683b      	ldr	r3, [r7, #0]
 8000632:	2200      	movs	r2, #0
 8000634:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8000636:	683b      	ldr	r3, [r7, #0]
 8000638:	2200      	movs	r2, #0
 800063a:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800063c:	683b      	ldr	r3, [r7, #0]
 800063e:	2200      	movs	r2, #0
 8000640:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8000642:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8000646:	2300      	movs	r3, #0
 8000648:	607b      	str	r3, [r7, #4]
 800064a:	e00c      	b.n	8000666 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	f1c3 030f 	rsb	r3, r3, #15
 8000652:	4a0d      	ldr	r2, [pc, #52]	; (8000688 <_DoInit+0xb0>)
 8000654:	5cd1      	ldrb	r1, [r2, r3]
 8000656:	683a      	ldr	r2, [r7, #0]
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	4413      	add	r3, r2
 800065c:	460a      	mov	r2, r1
 800065e:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	3301      	adds	r3, #1
 8000664:	607b      	str	r3, [r7, #4]
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	2b0f      	cmp	r3, #15
 800066a:	d9ef      	bls.n	800064c <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800066c:	f3bf 8f5f 	dmb	sy
}
 8000670:	bf00      	nop
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	200001d4 	.word	0x200001d4
 800067c:	0800b710 	.word	0x0800b710
 8000680:	2000027c 	.word	0x2000027c
 8000684:	2000067c 	.word	0x2000067c
 8000688:	0800b7f0 	.word	0x0800b7f0

0800068c <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 800068c:	b580      	push	{r7, lr}
 800068e:	b08c      	sub	sp, #48	; 0x30
 8000690:	af00      	add	r7, sp, #0
 8000692:	60f8      	str	r0, [r7, #12]
 8000694:	60b9      	str	r1, [r7, #8]
 8000696:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8000698:	4b3e      	ldr	r3, [pc, #248]	; (8000794 <SEGGER_RTT_ReadNoLock+0x108>)
 800069a:	623b      	str	r3, [r7, #32]
 800069c:	6a3b      	ldr	r3, [r7, #32]
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	b2db      	uxtb	r3, r3
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d101      	bne.n	80006aa <SEGGER_RTT_ReadNoLock+0x1e>
 80006a6:	f7ff ff97 	bl	80005d8 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80006aa:	68fa      	ldr	r2, [r7, #12]
 80006ac:	4613      	mov	r3, r2
 80006ae:	005b      	lsls	r3, r3, #1
 80006b0:	4413      	add	r3, r2
 80006b2:	00db      	lsls	r3, r3, #3
 80006b4:	3360      	adds	r3, #96	; 0x60
 80006b6:	4a37      	ldr	r2, [pc, #220]	; (8000794 <SEGGER_RTT_ReadNoLock+0x108>)
 80006b8:	4413      	add	r3, r2
 80006ba:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80006bc:	68bb      	ldr	r3, [r7, #8]
 80006be:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 80006c0:	69fb      	ldr	r3, [r7, #28]
 80006c2:	691b      	ldr	r3, [r3, #16]
 80006c4:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 80006c6:	69fb      	ldr	r3, [r7, #28]
 80006c8:	68db      	ldr	r3, [r3, #12]
 80006ca:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80006cc:	2300      	movs	r3, #0
 80006ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80006d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80006d2:	69bb      	ldr	r3, [r7, #24]
 80006d4:	429a      	cmp	r2, r3
 80006d6:	d92b      	bls.n	8000730 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80006d8:	69fb      	ldr	r3, [r7, #28]
 80006da:	689a      	ldr	r2, [r3, #8]
 80006dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006de:	1ad3      	subs	r3, r2, r3
 80006e0:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80006e2:	697a      	ldr	r2, [r7, #20]
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	4293      	cmp	r3, r2
 80006e8:	bf28      	it	cs
 80006ea:	4613      	movcs	r3, r2
 80006ec:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80006ee:	69fb      	ldr	r3, [r7, #28]
 80006f0:	685a      	ldr	r2, [r3, #4]
 80006f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006f4:	4413      	add	r3, r2
 80006f6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80006f8:	697a      	ldr	r2, [r7, #20]
 80006fa:	6939      	ldr	r1, [r7, #16]
 80006fc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80006fe:	f00a ff23 	bl	800b548 <memcpy>
    NumBytesRead += NumBytesRem;
 8000702:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000704:	697b      	ldr	r3, [r7, #20]
 8000706:	4413      	add	r3, r2
 8000708:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800070a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800070c:	697b      	ldr	r3, [r7, #20]
 800070e:	4413      	add	r3, r2
 8000710:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8000712:	687a      	ldr	r2, [r7, #4]
 8000714:	697b      	ldr	r3, [r7, #20]
 8000716:	1ad3      	subs	r3, r2, r3
 8000718:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800071a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800071c:	697b      	ldr	r3, [r7, #20]
 800071e:	4413      	add	r3, r2
 8000720:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8000722:	69fb      	ldr	r3, [r7, #28]
 8000724:	689b      	ldr	r3, [r3, #8]
 8000726:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000728:	429a      	cmp	r2, r3
 800072a:	d101      	bne.n	8000730 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800072c:	2300      	movs	r3, #0
 800072e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8000730:	69ba      	ldr	r2, [r7, #24]
 8000732:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000734:	1ad3      	subs	r3, r2, r3
 8000736:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8000738:	697a      	ldr	r2, [r7, #20]
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	4293      	cmp	r3, r2
 800073e:	bf28      	it	cs
 8000740:	4613      	movcs	r3, r2
 8000742:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8000744:	697b      	ldr	r3, [r7, #20]
 8000746:	2b00      	cmp	r3, #0
 8000748:	d019      	beq.n	800077e <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800074a:	69fb      	ldr	r3, [r7, #28]
 800074c:	685a      	ldr	r2, [r3, #4]
 800074e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000750:	4413      	add	r3, r2
 8000752:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8000754:	697a      	ldr	r2, [r7, #20]
 8000756:	6939      	ldr	r1, [r7, #16]
 8000758:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800075a:	f00a fef5 	bl	800b548 <memcpy>
    NumBytesRead += NumBytesRem;
 800075e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000760:	697b      	ldr	r3, [r7, #20]
 8000762:	4413      	add	r3, r2
 8000764:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8000766:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000768:	697b      	ldr	r3, [r7, #20]
 800076a:	4413      	add	r3, r2
 800076c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800076e:	687a      	ldr	r2, [r7, #4]
 8000770:	697b      	ldr	r3, [r7, #20]
 8000772:	1ad3      	subs	r3, r2, r3
 8000774:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8000776:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000778:	697b      	ldr	r3, [r7, #20]
 800077a:	4413      	add	r3, r2
 800077c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 800077e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000780:	2b00      	cmp	r3, #0
 8000782:	d002      	beq.n	800078a <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8000784:	69fb      	ldr	r3, [r7, #28]
 8000786:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000788:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800078a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800078c:	4618      	mov	r0, r3
 800078e:	3730      	adds	r7, #48	; 0x30
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	200001d4 	.word	0x200001d4

08000798 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8000798:	b580      	push	{r7, lr}
 800079a:	b088      	sub	sp, #32
 800079c:	af00      	add	r7, sp, #0
 800079e:	60f8      	str	r0, [r7, #12]
 80007a0:	60b9      	str	r1, [r7, #8]
 80007a2:	607a      	str	r2, [r7, #4]
 80007a4:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80007a6:	4b3d      	ldr	r3, [pc, #244]	; (800089c <SEGGER_RTT_AllocUpBuffer+0x104>)
 80007a8:	61bb      	str	r3, [r7, #24]
 80007aa:	69bb      	ldr	r3, [r7, #24]
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	b2db      	uxtb	r3, r3
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d101      	bne.n	80007b8 <SEGGER_RTT_AllocUpBuffer+0x20>
 80007b4:	f7ff ff10 	bl	80005d8 <_DoInit>
  SEGGER_RTT_LOCK();
 80007b8:	f3ef 8311 	mrs	r3, BASEPRI
 80007bc:	f04f 0120 	mov.w	r1, #32
 80007c0:	f381 8811 	msr	BASEPRI, r1
 80007c4:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80007c6:	4b35      	ldr	r3, [pc, #212]	; (800089c <SEGGER_RTT_AllocUpBuffer+0x104>)
 80007c8:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 80007ca:	2300      	movs	r3, #0
 80007cc:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 80007ce:	6939      	ldr	r1, [r7, #16]
 80007d0:	69fb      	ldr	r3, [r7, #28]
 80007d2:	1c5a      	adds	r2, r3, #1
 80007d4:	4613      	mov	r3, r2
 80007d6:	005b      	lsls	r3, r3, #1
 80007d8:	4413      	add	r3, r2
 80007da:	00db      	lsls	r3, r3, #3
 80007dc:	440b      	add	r3, r1
 80007de:	3304      	adds	r3, #4
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d008      	beq.n	80007f8 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 80007e6:	69fb      	ldr	r3, [r7, #28]
 80007e8:	3301      	adds	r3, #1
 80007ea:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 80007ec:	693b      	ldr	r3, [r7, #16]
 80007ee:	691b      	ldr	r3, [r3, #16]
 80007f0:	69fa      	ldr	r2, [r7, #28]
 80007f2:	429a      	cmp	r2, r3
 80007f4:	dbeb      	blt.n	80007ce <SEGGER_RTT_AllocUpBuffer+0x36>
 80007f6:	e000      	b.n	80007fa <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 80007f8:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 80007fa:	693b      	ldr	r3, [r7, #16]
 80007fc:	691b      	ldr	r3, [r3, #16]
 80007fe:	69fa      	ldr	r2, [r7, #28]
 8000800:	429a      	cmp	r2, r3
 8000802:	da3f      	bge.n	8000884 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8000804:	6939      	ldr	r1, [r7, #16]
 8000806:	69fb      	ldr	r3, [r7, #28]
 8000808:	1c5a      	adds	r2, r3, #1
 800080a:	4613      	mov	r3, r2
 800080c:	005b      	lsls	r3, r3, #1
 800080e:	4413      	add	r3, r2
 8000810:	00db      	lsls	r3, r3, #3
 8000812:	440b      	add	r3, r1
 8000814:	68fa      	ldr	r2, [r7, #12]
 8000816:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8000818:	6939      	ldr	r1, [r7, #16]
 800081a:	69fb      	ldr	r3, [r7, #28]
 800081c:	1c5a      	adds	r2, r3, #1
 800081e:	4613      	mov	r3, r2
 8000820:	005b      	lsls	r3, r3, #1
 8000822:	4413      	add	r3, r2
 8000824:	00db      	lsls	r3, r3, #3
 8000826:	440b      	add	r3, r1
 8000828:	3304      	adds	r3, #4
 800082a:	68ba      	ldr	r2, [r7, #8]
 800082c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800082e:	6939      	ldr	r1, [r7, #16]
 8000830:	69fa      	ldr	r2, [r7, #28]
 8000832:	4613      	mov	r3, r2
 8000834:	005b      	lsls	r3, r3, #1
 8000836:	4413      	add	r3, r2
 8000838:	00db      	lsls	r3, r3, #3
 800083a:	440b      	add	r3, r1
 800083c:	3320      	adds	r3, #32
 800083e:	687a      	ldr	r2, [r7, #4]
 8000840:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8000842:	6939      	ldr	r1, [r7, #16]
 8000844:	69fa      	ldr	r2, [r7, #28]
 8000846:	4613      	mov	r3, r2
 8000848:	005b      	lsls	r3, r3, #1
 800084a:	4413      	add	r3, r2
 800084c:	00db      	lsls	r3, r3, #3
 800084e:	440b      	add	r3, r1
 8000850:	3328      	adds	r3, #40	; 0x28
 8000852:	2200      	movs	r2, #0
 8000854:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8000856:	6939      	ldr	r1, [r7, #16]
 8000858:	69fa      	ldr	r2, [r7, #28]
 800085a:	4613      	mov	r3, r2
 800085c:	005b      	lsls	r3, r3, #1
 800085e:	4413      	add	r3, r2
 8000860:	00db      	lsls	r3, r3, #3
 8000862:	440b      	add	r3, r1
 8000864:	3324      	adds	r3, #36	; 0x24
 8000866:	2200      	movs	r2, #0
 8000868:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 800086a:	6939      	ldr	r1, [r7, #16]
 800086c:	69fa      	ldr	r2, [r7, #28]
 800086e:	4613      	mov	r3, r2
 8000870:	005b      	lsls	r3, r3, #1
 8000872:	4413      	add	r3, r2
 8000874:	00db      	lsls	r3, r3, #3
 8000876:	440b      	add	r3, r1
 8000878:	332c      	adds	r3, #44	; 0x2c
 800087a:	683a      	ldr	r2, [r7, #0]
 800087c:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800087e:	f3bf 8f5f 	dmb	sy
 8000882:	e002      	b.n	800088a <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8000884:	f04f 33ff 	mov.w	r3, #4294967295
 8000888:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 800088a:	697b      	ldr	r3, [r7, #20]
 800088c:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8000890:	69fb      	ldr	r3, [r7, #28]
}
 8000892:	4618      	mov	r0, r3
 8000894:	3720      	adds	r7, #32
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	200001d4 	.word	0x200001d4

080008a0 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b08a      	sub	sp, #40	; 0x28
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	60f8      	str	r0, [r7, #12]
 80008a8:	60b9      	str	r1, [r7, #8]
 80008aa:	607a      	str	r2, [r7, #4]
 80008ac:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 80008ae:	4b21      	ldr	r3, [pc, #132]	; (8000934 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 80008b0:	623b      	str	r3, [r7, #32]
 80008b2:	6a3b      	ldr	r3, [r7, #32]
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	b2db      	uxtb	r3, r3
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d101      	bne.n	80008c0 <SEGGER_RTT_ConfigDownBuffer+0x20>
 80008bc:	f7ff fe8c 	bl	80005d8 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80008c0:	4b1c      	ldr	r3, [pc, #112]	; (8000934 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 80008c2:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	2b02      	cmp	r3, #2
 80008c8:	d82c      	bhi.n	8000924 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 80008ca:	f3ef 8311 	mrs	r3, BASEPRI
 80008ce:	f04f 0120 	mov.w	r1, #32
 80008d2:	f381 8811 	msr	BASEPRI, r1
 80008d6:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 80008d8:	68fa      	ldr	r2, [r7, #12]
 80008da:	4613      	mov	r3, r2
 80008dc:	005b      	lsls	r3, r3, #1
 80008de:	4413      	add	r3, r2
 80008e0:	00db      	lsls	r3, r3, #3
 80008e2:	3360      	adds	r3, #96	; 0x60
 80008e4:	69fa      	ldr	r2, [r7, #28]
 80008e6:	4413      	add	r3, r2
 80008e8:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 80008ea:	68fb      	ldr	r3, [r7, #12]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d00e      	beq.n	800090e <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 80008f0:	697b      	ldr	r3, [r7, #20]
 80008f2:	68ba      	ldr	r2, [r7, #8]
 80008f4:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 80008f6:	697b      	ldr	r3, [r7, #20]
 80008f8:	687a      	ldr	r2, [r7, #4]
 80008fa:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 80008fc:	697b      	ldr	r3, [r7, #20]
 80008fe:	683a      	ldr	r2, [r7, #0]
 8000900:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 8000902:	697b      	ldr	r3, [r7, #20]
 8000904:	2200      	movs	r2, #0
 8000906:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	2200      	movs	r2, #0
 800090c:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 800090e:	697b      	ldr	r3, [r7, #20]
 8000910:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000912:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8000914:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8000918:	69bb      	ldr	r3, [r7, #24]
 800091a:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800091e:	2300      	movs	r3, #0
 8000920:	627b      	str	r3, [r7, #36]	; 0x24
 8000922:	e002      	b.n	800092a <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 8000924:	f04f 33ff 	mov.w	r3, #4294967295
 8000928:	627b      	str	r3, [r7, #36]	; 0x24
  }
  return r;
 800092a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800092c:	4618      	mov	r0, r3
 800092e:	3728      	adds	r7, #40	; 0x28
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}
 8000934:	200001d4 	.word	0x200001d4

08000938 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8000938:	b480      	push	{r7}
 800093a:	b087      	sub	sp, #28
 800093c:	af00      	add	r7, sp, #0
 800093e:	60f8      	str	r0, [r7, #12]
 8000940:	60b9      	str	r1, [r7, #8]
 8000942:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  sStart = pText; // Remember start of string.
 8000944:	68bb      	ldr	r3, [r7, #8]
 8000946:	617b      	str	r3, [r7, #20]
  //
  // Save space to store count byte(s).
  //
  pLen = pPayload++;
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	1c5a      	adds	r2, r3, #1
 800094c:	60fa      	str	r2, [r7, #12]
 800094e:	613b      	str	r3, [r7, #16]
  pPayload += 2;
#endif
  //
  // Limit string to maximum length and copy into payload buffer.
  //
  if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	2b80      	cmp	r3, #128	; 0x80
 8000954:	d90a      	bls.n	800096c <_EncodeStr+0x34>
    Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 8000956:	2380      	movs	r3, #128	; 0x80
 8000958:	607b      	str	r3, [r7, #4]
  }
  while ((Limit-- > 0) && (*pText != '\0')) {
 800095a:	e007      	b.n	800096c <_EncodeStr+0x34>
    *pPayload++ = *pText++;
 800095c:	68ba      	ldr	r2, [r7, #8]
 800095e:	1c53      	adds	r3, r2, #1
 8000960:	60bb      	str	r3, [r7, #8]
 8000962:	68fb      	ldr	r3, [r7, #12]
 8000964:	1c59      	adds	r1, r3, #1
 8000966:	60f9      	str	r1, [r7, #12]
 8000968:	7812      	ldrb	r2, [r2, #0]
 800096a:	701a      	strb	r2, [r3, #0]
  while ((Limit-- > 0) && (*pText != '\0')) {
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	1e5a      	subs	r2, r3, #1
 8000970:	607a      	str	r2, [r7, #4]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d003      	beq.n	800097e <_EncodeStr+0x46>
 8000976:	68bb      	ldr	r3, [r7, #8]
 8000978:	781b      	ldrb	r3, [r3, #0]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d1ee      	bne.n	800095c <_EncodeStr+0x24>
  Limit = (unsigned int)(pText - sStart);
  *pLen++ = (U8)255;
  *pLen++ = (U8)((Limit >> 8) & 255);
  *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
  *pLen = (U8)(pText - sStart);
 800097e:	68ba      	ldr	r2, [r7, #8]
 8000980:	697b      	ldr	r3, [r7, #20]
 8000982:	1ad3      	subs	r3, r2, r3
 8000984:	b2da      	uxtb	r2, r3
 8000986:	693b      	ldr	r3, [r7, #16]
 8000988:	701a      	strb	r2, [r3, #0]
#endif
  //
  return pPayload;
 800098a:	68fb      	ldr	r3, [r7, #12]
}
 800098c:	4618      	mov	r0, r3
 800098e:	371c      	adds	r7, #28
 8000990:	46bd      	mov	sp, r7
 8000992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000996:	4770      	bx	lr

08000998 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8000998:	b480      	push	{r7}
 800099a:	b083      	sub	sp, #12
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	3307      	adds	r3, #7
}
 80009a4:	4618      	mov	r0, r3
 80009a6:	370c      	adds	r7, #12
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr

080009b0 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80009b6:	4b35      	ldr	r3, [pc, #212]	; (8000a8c <_HandleIncomingPacket+0xdc>)
 80009b8:	7e1b      	ldrb	r3, [r3, #24]
 80009ba:	4618      	mov	r0, r3
 80009bc:	1cfb      	adds	r3, r7, #3
 80009be:	2201      	movs	r2, #1
 80009c0:	4619      	mov	r1, r3
 80009c2:	f7ff fe63 	bl	800068c <SEGGER_RTT_ReadNoLock>
 80009c6:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d052      	beq.n	8000a74 <_HandleIncomingPacket+0xc4>
    switch (Cmd) {
 80009ce:	78fb      	ldrb	r3, [r7, #3]
 80009d0:	2b80      	cmp	r3, #128	; 0x80
 80009d2:	d031      	beq.n	8000a38 <_HandleIncomingPacket+0x88>
 80009d4:	2b80      	cmp	r3, #128	; 0x80
 80009d6:	dc40      	bgt.n	8000a5a <_HandleIncomingPacket+0xaa>
 80009d8:	2b07      	cmp	r3, #7
 80009da:	dc15      	bgt.n	8000a08 <_HandleIncomingPacket+0x58>
 80009dc:	2b00      	cmp	r3, #0
 80009de:	dd3c      	ble.n	8000a5a <_HandleIncomingPacket+0xaa>
 80009e0:	3b01      	subs	r3, #1
 80009e2:	2b06      	cmp	r3, #6
 80009e4:	d839      	bhi.n	8000a5a <_HandleIncomingPacket+0xaa>
 80009e6:	a201      	add	r2, pc, #4	; (adr r2, 80009ec <_HandleIncomingPacket+0x3c>)
 80009e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009ec:	08000a0f 	.word	0x08000a0f
 80009f0:	08000a15 	.word	0x08000a15
 80009f4:	08000a1b 	.word	0x08000a1b
 80009f8:	08000a21 	.word	0x08000a21
 80009fc:	08000a27 	.word	0x08000a27
 8000a00:	08000a2d 	.word	0x08000a2d
 8000a04:	08000a33 	.word	0x08000a33
 8000a08:	2b7f      	cmp	r3, #127	; 0x7f
 8000a0a:	d035      	beq.n	8000a78 <_HandleIncomingPacket+0xc8>
 8000a0c:	e025      	b.n	8000a5a <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8000a0e:	f000 fbe5 	bl	80011dc <SEGGER_SYSVIEW_Start>
      break;
 8000a12:	e036      	b.n	8000a82 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8000a14:	f000 fc9c 	bl	8001350 <SEGGER_SYSVIEW_Stop>
      break;
 8000a18:	e033      	b.n	8000a82 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8000a1a:	f000 fe75 	bl	8001708 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8000a1e:	e030      	b.n	8000a82 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8000a20:	f000 fe3a 	bl	8001698 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8000a24:	e02d      	b.n	8000a82 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8000a26:	f000 fcb9 	bl	800139c <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8000a2a:	e02a      	b.n	8000a82 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8000a2c:	f000 ffa4 	bl	8001978 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8000a30:	e027      	b.n	8000a82 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8000a32:	f000 ff83 	bl	800193c <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8000a36:	e024      	b.n	8000a82 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8000a38:	4b14      	ldr	r3, [pc, #80]	; (8000a8c <_HandleIncomingPacket+0xdc>)
 8000a3a:	7e1b      	ldrb	r3, [r3, #24]
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	1cfb      	adds	r3, r7, #3
 8000a40:	2201      	movs	r2, #1
 8000a42:	4619      	mov	r1, r3
 8000a44:	f7ff fe22 	bl	800068c <SEGGER_RTT_ReadNoLock>
 8000a48:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d015      	beq.n	8000a7c <_HandleIncomingPacket+0xcc>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8000a50:	78fb      	ldrb	r3, [r7, #3]
 8000a52:	4618      	mov	r0, r3
 8000a54:	f000 fee8 	bl	8001828 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8000a58:	e010      	b.n	8000a7c <_HandleIncomingPacket+0xcc>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8000a5a:	78fb      	ldrb	r3, [r7, #3]
 8000a5c:	b25b      	sxtb	r3, r3
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	da0e      	bge.n	8000a80 <_HandleIncomingPacket+0xd0>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8000a62:	4b0a      	ldr	r3, [pc, #40]	; (8000a8c <_HandleIncomingPacket+0xdc>)
 8000a64:	7e1b      	ldrb	r3, [r3, #24]
 8000a66:	4618      	mov	r0, r3
 8000a68:	1cfb      	adds	r3, r7, #3
 8000a6a:	2201      	movs	r2, #1
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	f7ff fe0d 	bl	800068c <SEGGER_RTT_ReadNoLock>
      }
      break;
 8000a72:	e005      	b.n	8000a80 <_HandleIncomingPacket+0xd0>
    }
  }
 8000a74:	bf00      	nop
 8000a76:	e004      	b.n	8000a82 <_HandleIncomingPacket+0xd2>
      break;
 8000a78:	bf00      	nop
 8000a7a:	e002      	b.n	8000a82 <_HandleIncomingPacket+0xd2>
      break;
 8000a7c:	bf00      	nop
 8000a7e:	e000      	b.n	8000a82 <_HandleIncomingPacket+0xd2>
      break;
 8000a80:	bf00      	nop
}
 8000a82:	bf00      	nop
 8000a84:	3708      	adds	r7, #8
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	20000a94 	.word	0x20000a94

08000a90 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b08c      	sub	sp, #48	; 0x30
 8000a94:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8000a96:	2301      	movs	r3, #1
 8000a98:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8000a9a:	1d3b      	adds	r3, r7, #4
 8000a9c:	3301      	adds	r3, #1
 8000a9e:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8000aa0:	69fb      	ldr	r3, [r7, #28]
 8000aa2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000aa4:	4b31      	ldr	r3, [pc, #196]	; (8000b6c <_TrySendOverflowPacket+0xdc>)
 8000aa6:	695b      	ldr	r3, [r3, #20]
 8000aa8:	62bb      	str	r3, [r7, #40]	; 0x28
 8000aaa:	e00b      	b.n	8000ac4 <_TrySendOverflowPacket+0x34>
 8000aac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000aae:	b2da      	uxtb	r2, r3
 8000ab0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ab2:	1c59      	adds	r1, r3, #1
 8000ab4:	62f9      	str	r1, [r7, #44]	; 0x2c
 8000ab6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8000aba:	b2d2      	uxtb	r2, r2
 8000abc:	701a      	strb	r2, [r3, #0]
 8000abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ac0:	09db      	lsrs	r3, r3, #7
 8000ac2:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ac6:	2b7f      	cmp	r3, #127	; 0x7f
 8000ac8:	d8f0      	bhi.n	8000aac <_TrySendOverflowPacket+0x1c>
 8000aca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000acc:	1c5a      	adds	r2, r3, #1
 8000ace:	62fa      	str	r2, [r7, #44]	; 0x2c
 8000ad0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000ad2:	b2d2      	uxtb	r2, r2
 8000ad4:	701a      	strb	r2, [r3, #0]
 8000ad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ad8:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8000ada:	4b25      	ldr	r3, [pc, #148]	; (8000b70 <_TrySendOverflowPacket+0xe0>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8000ae0:	4b22      	ldr	r3, [pc, #136]	; (8000b6c <_TrySendOverflowPacket+0xdc>)
 8000ae2:	68db      	ldr	r3, [r3, #12]
 8000ae4:	69ba      	ldr	r2, [r7, #24]
 8000ae6:	1ad3      	subs	r3, r2, r3
 8000ae8:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8000aea:	69fb      	ldr	r3, [r7, #28]
 8000aec:	627b      	str	r3, [r7, #36]	; 0x24
 8000aee:	697b      	ldr	r3, [r7, #20]
 8000af0:	623b      	str	r3, [r7, #32]
 8000af2:	e00b      	b.n	8000b0c <_TrySendOverflowPacket+0x7c>
 8000af4:	6a3b      	ldr	r3, [r7, #32]
 8000af6:	b2da      	uxtb	r2, r3
 8000af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000afa:	1c59      	adds	r1, r3, #1
 8000afc:	6279      	str	r1, [r7, #36]	; 0x24
 8000afe:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8000b02:	b2d2      	uxtb	r2, r2
 8000b04:	701a      	strb	r2, [r3, #0]
 8000b06:	6a3b      	ldr	r3, [r7, #32]
 8000b08:	09db      	lsrs	r3, r3, #7
 8000b0a:	623b      	str	r3, [r7, #32]
 8000b0c:	6a3b      	ldr	r3, [r7, #32]
 8000b0e:	2b7f      	cmp	r3, #127	; 0x7f
 8000b10:	d8f0      	bhi.n	8000af4 <_TrySendOverflowPacket+0x64>
 8000b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b14:	1c5a      	adds	r2, r3, #1
 8000b16:	627a      	str	r2, [r7, #36]	; 0x24
 8000b18:	6a3a      	ldr	r2, [r7, #32]
 8000b1a:	b2d2      	uxtb	r2, r2
 8000b1c:	701a      	strb	r2, [r3, #0]
 8000b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b20:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 8000b22:	4b12      	ldr	r3, [pc, #72]	; (8000b6c <_TrySendOverflowPacket+0xdc>)
 8000b24:	785b      	ldrb	r3, [r3, #1]
 8000b26:	4618      	mov	r0, r3
 8000b28:	1d3b      	adds	r3, r7, #4
 8000b2a:	69fa      	ldr	r2, [r7, #28]
 8000b2c:	1ad3      	subs	r3, r2, r3
 8000b2e:	461a      	mov	r2, r3
 8000b30:	1d3b      	adds	r3, r7, #4
 8000b32:	4619      	mov	r1, r3
 8000b34:	f7ff fb84 	bl	8000240 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8000b3c:	693b      	ldr	r3, [r7, #16]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d009      	beq.n	8000b56 <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8000b42:	4a0a      	ldr	r2, [pc, #40]	; (8000b6c <_TrySendOverflowPacket+0xdc>)
 8000b44:	69bb      	ldr	r3, [r7, #24]
 8000b46:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8000b48:	4b08      	ldr	r3, [pc, #32]	; (8000b6c <_TrySendOverflowPacket+0xdc>)
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	3b01      	subs	r3, #1
 8000b4e:	b2da      	uxtb	r2, r3
 8000b50:	4b06      	ldr	r3, [pc, #24]	; (8000b6c <_TrySendOverflowPacket+0xdc>)
 8000b52:	701a      	strb	r2, [r3, #0]
 8000b54:	e004      	b.n	8000b60 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8000b56:	4b05      	ldr	r3, [pc, #20]	; (8000b6c <_TrySendOverflowPacket+0xdc>)
 8000b58:	695b      	ldr	r3, [r3, #20]
 8000b5a:	3301      	adds	r3, #1
 8000b5c:	4a03      	ldr	r2, [pc, #12]	; (8000b6c <_TrySendOverflowPacket+0xdc>)
 8000b5e:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8000b60:	693b      	ldr	r3, [r7, #16]
}
 8000b62:	4618      	mov	r0, r3
 8000b64:	3730      	adds	r7, #48	; 0x30
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	20000a94 	.word	0x20000a94
 8000b70:	e0001004 	.word	0xe0001004

08000b74 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b08a      	sub	sp, #40	; 0x28
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	60f8      	str	r0, [r7, #12]
 8000b7c:	60b9      	str	r1, [r7, #8]
 8000b7e:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8000b80:	4b98      	ldr	r3, [pc, #608]	; (8000de4 <_SendPacket+0x270>)
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	2b01      	cmp	r3, #1
 8000b86:	d010      	beq.n	8000baa <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8000b88:	4b96      	ldr	r3, [pc, #600]	; (8000de4 <_SendPacket+0x270>)
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	f000 812d 	beq.w	8000dec <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8000b92:	4b94      	ldr	r3, [pc, #592]	; (8000de4 <_SendPacket+0x270>)
 8000b94:	781b      	ldrb	r3, [r3, #0]
 8000b96:	2b02      	cmp	r3, #2
 8000b98:	d109      	bne.n	8000bae <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8000b9a:	f7ff ff79 	bl	8000a90 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8000b9e:	4b91      	ldr	r3, [pc, #580]	; (8000de4 <_SendPacket+0x270>)
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	2b01      	cmp	r3, #1
 8000ba4:	f040 8124 	bne.w	8000df0 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 8000ba8:	e001      	b.n	8000bae <_SendPacket+0x3a>
    goto Send;
 8000baa:	bf00      	nop
 8000bac:	e000      	b.n	8000bb0 <_SendPacket+0x3c>
Send:
 8000bae:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	2b1f      	cmp	r3, #31
 8000bb4:	d809      	bhi.n	8000bca <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8000bb6:	4b8b      	ldr	r3, [pc, #556]	; (8000de4 <_SendPacket+0x270>)
 8000bb8:	69da      	ldr	r2, [r3, #28]
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	fa22 f303 	lsr.w	r3, r2, r3
 8000bc0:	f003 0301 	and.w	r3, r3, #1
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	f040 8115 	bne.w	8000df4 <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	2b17      	cmp	r3, #23
 8000bce:	d807      	bhi.n	8000be0 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	3b01      	subs	r3, #1
 8000bd4:	60fb      	str	r3, [r7, #12]
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	b2da      	uxtb	r2, r3
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	701a      	strb	r2, [r3, #0]
 8000bde:	e0c4      	b.n	8000d6a <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8000be0:	68ba      	ldr	r2, [r7, #8]
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	1ad3      	subs	r3, r2, r3
 8000be6:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 8000be8:	69fb      	ldr	r3, [r7, #28]
 8000bea:	2b7f      	cmp	r3, #127	; 0x7f
 8000bec:	d912      	bls.n	8000c14 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 8000bee:	69fb      	ldr	r3, [r7, #28]
 8000bf0:	09da      	lsrs	r2, r3, #7
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	3b01      	subs	r3, #1
 8000bf6:	60fb      	str	r3, [r7, #12]
 8000bf8:	b2d2      	uxtb	r2, r2
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 8000bfe:	69fb      	ldr	r3, [r7, #28]
 8000c00:	b2db      	uxtb	r3, r3
 8000c02:	68fa      	ldr	r2, [r7, #12]
 8000c04:	3a01      	subs	r2, #1
 8000c06:	60fa      	str	r2, [r7, #12]
 8000c08:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000c0c:	b2da      	uxtb	r2, r3
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	701a      	strb	r2, [r3, #0]
 8000c12:	e006      	b.n	8000c22 <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	3b01      	subs	r3, #1
 8000c18:	60fb      	str	r3, [r7, #12]
 8000c1a:	69fb      	ldr	r3, [r7, #28]
 8000c1c:	b2da      	uxtb	r2, r3
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	2b7e      	cmp	r3, #126	; 0x7e
 8000c26:	d807      	bhi.n	8000c38 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	3b01      	subs	r3, #1
 8000c2c:	60fb      	str	r3, [r7, #12]
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	b2da      	uxtb	r2, r3
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	701a      	strb	r2, [r3, #0]
 8000c36:	e098      	b.n	8000d6a <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000c3e:	d212      	bcs.n	8000c66 <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	09da      	lsrs	r2, r3, #7
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	3b01      	subs	r3, #1
 8000c48:	60fb      	str	r3, [r7, #12]
 8000c4a:	b2d2      	uxtb	r2, r2
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	68fa      	ldr	r2, [r7, #12]
 8000c56:	3a01      	subs	r2, #1
 8000c58:	60fa      	str	r2, [r7, #12]
 8000c5a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000c5e:	b2da      	uxtb	r2, r3
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	701a      	strb	r2, [r3, #0]
 8000c64:	e081      	b.n	8000d6a <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8000c6c:	d21d      	bcs.n	8000caa <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	0b9a      	lsrs	r2, r3, #14
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	3b01      	subs	r3, #1
 8000c76:	60fb      	str	r3, [r7, #12]
 8000c78:	b2d2      	uxtb	r2, r2
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	09db      	lsrs	r3, r3, #7
 8000c82:	b2db      	uxtb	r3, r3
 8000c84:	68fa      	ldr	r2, [r7, #12]
 8000c86:	3a01      	subs	r2, #1
 8000c88:	60fa      	str	r2, [r7, #12]
 8000c8a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000c8e:	b2da      	uxtb	r2, r3
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	b2db      	uxtb	r3, r3
 8000c98:	68fa      	ldr	r2, [r7, #12]
 8000c9a:	3a01      	subs	r2, #1
 8000c9c:	60fa      	str	r2, [r7, #12]
 8000c9e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000ca2:	b2da      	uxtb	r2, r3
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	701a      	strb	r2, [r3, #0]
 8000ca8:	e05f      	b.n	8000d6a <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8000cb0:	d228      	bcs.n	8000d04 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	0d5a      	lsrs	r2, r3, #21
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	3b01      	subs	r3, #1
 8000cba:	60fb      	str	r3, [r7, #12]
 8000cbc:	b2d2      	uxtb	r2, r2
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	0b9b      	lsrs	r3, r3, #14
 8000cc6:	b2db      	uxtb	r3, r3
 8000cc8:	68fa      	ldr	r2, [r7, #12]
 8000cca:	3a01      	subs	r2, #1
 8000ccc:	60fa      	str	r2, [r7, #12]
 8000cce:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000cd2:	b2da      	uxtb	r2, r3
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	09db      	lsrs	r3, r3, #7
 8000cdc:	b2db      	uxtb	r3, r3
 8000cde:	68fa      	ldr	r2, [r7, #12]
 8000ce0:	3a01      	subs	r2, #1
 8000ce2:	60fa      	str	r2, [r7, #12]
 8000ce4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000ce8:	b2da      	uxtb	r2, r3
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	b2db      	uxtb	r3, r3
 8000cf2:	68fa      	ldr	r2, [r7, #12]
 8000cf4:	3a01      	subs	r2, #1
 8000cf6:	60fa      	str	r2, [r7, #12]
 8000cf8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000cfc:	b2da      	uxtb	r2, r3
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	701a      	strb	r2, [r3, #0]
 8000d02:	e032      	b.n	8000d6a <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	0f1a      	lsrs	r2, r3, #28
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	3b01      	subs	r3, #1
 8000d0c:	60fb      	str	r3, [r7, #12]
 8000d0e:	b2d2      	uxtb	r2, r2
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	0d5b      	lsrs	r3, r3, #21
 8000d18:	b2db      	uxtb	r3, r3
 8000d1a:	68fa      	ldr	r2, [r7, #12]
 8000d1c:	3a01      	subs	r2, #1
 8000d1e:	60fa      	str	r2, [r7, #12]
 8000d20:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d24:	b2da      	uxtb	r2, r3
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	0b9b      	lsrs	r3, r3, #14
 8000d2e:	b2db      	uxtb	r3, r3
 8000d30:	68fa      	ldr	r2, [r7, #12]
 8000d32:	3a01      	subs	r2, #1
 8000d34:	60fa      	str	r2, [r7, #12]
 8000d36:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d3a:	b2da      	uxtb	r2, r3
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	09db      	lsrs	r3, r3, #7
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	68fa      	ldr	r2, [r7, #12]
 8000d48:	3a01      	subs	r2, #1
 8000d4a:	60fa      	str	r2, [r7, #12]
 8000d4c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d50:	b2da      	uxtb	r2, r3
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	b2db      	uxtb	r3, r3
 8000d5a:	68fa      	ldr	r2, [r7, #12]
 8000d5c:	3a01      	subs	r2, #1
 8000d5e:	60fa      	str	r2, [r7, #12]
 8000d60:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d64:	b2da      	uxtb	r2, r3
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8000d6a:	4b1f      	ldr	r3, [pc, #124]	; (8000de8 <_SendPacket+0x274>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8000d70:	4b1c      	ldr	r3, [pc, #112]	; (8000de4 <_SendPacket+0x270>)
 8000d72:	68db      	ldr	r3, [r3, #12]
 8000d74:	69ba      	ldr	r2, [r7, #24]
 8000d76:	1ad3      	subs	r3, r2, r3
 8000d78:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8000d7a:	68bb      	ldr	r3, [r7, #8]
 8000d7c:	627b      	str	r3, [r7, #36]	; 0x24
 8000d7e:	697b      	ldr	r3, [r7, #20]
 8000d80:	623b      	str	r3, [r7, #32]
 8000d82:	e00b      	b.n	8000d9c <_SendPacket+0x228>
 8000d84:	6a3b      	ldr	r3, [r7, #32]
 8000d86:	b2da      	uxtb	r2, r3
 8000d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d8a:	1c59      	adds	r1, r3, #1
 8000d8c:	6279      	str	r1, [r7, #36]	; 0x24
 8000d8e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8000d92:	b2d2      	uxtb	r2, r2
 8000d94:	701a      	strb	r2, [r3, #0]
 8000d96:	6a3b      	ldr	r3, [r7, #32]
 8000d98:	09db      	lsrs	r3, r3, #7
 8000d9a:	623b      	str	r3, [r7, #32]
 8000d9c:	6a3b      	ldr	r3, [r7, #32]
 8000d9e:	2b7f      	cmp	r3, #127	; 0x7f
 8000da0:	d8f0      	bhi.n	8000d84 <_SendPacket+0x210>
 8000da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000da4:	1c5a      	adds	r2, r3, #1
 8000da6:	627a      	str	r2, [r7, #36]	; 0x24
 8000da8:	6a3a      	ldr	r2, [r7, #32]
 8000daa:	b2d2      	uxtb	r2, r2
 8000dac:	701a      	strb	r2, [r3, #0]
 8000dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000db0:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 8000db2:	4b0c      	ldr	r3, [pc, #48]	; (8000de4 <_SendPacket+0x270>)
 8000db4:	785b      	ldrb	r3, [r3, #1]
 8000db6:	4618      	mov	r0, r3
 8000db8:	68ba      	ldr	r2, [r7, #8]
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	1ad3      	subs	r3, r2, r3
 8000dbe:	461a      	mov	r2, r3
 8000dc0:	68f9      	ldr	r1, [r7, #12]
 8000dc2:	f7ff fa3d 	bl	8000240 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8000dc6:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8000dc8:	693b      	ldr	r3, [r7, #16]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d003      	beq.n	8000dd6 <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8000dce:	4a05      	ldr	r2, [pc, #20]	; (8000de4 <_SendPacket+0x270>)
 8000dd0:	69bb      	ldr	r3, [r7, #24]
 8000dd2:	60d3      	str	r3, [r2, #12]
 8000dd4:	e00f      	b.n	8000df6 <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8000dd6:	4b03      	ldr	r3, [pc, #12]	; (8000de4 <_SendPacket+0x270>)
 8000dd8:	781b      	ldrb	r3, [r3, #0]
 8000dda:	3301      	adds	r3, #1
 8000ddc:	b2da      	uxtb	r2, r3
 8000dde:	4b01      	ldr	r3, [pc, #4]	; (8000de4 <_SendPacket+0x270>)
 8000de0:	701a      	strb	r2, [r3, #0]
 8000de2:	e008      	b.n	8000df6 <_SendPacket+0x282>
 8000de4:	20000a94 	.word	0x20000a94
 8000de8:	e0001004 	.word	0xe0001004
    goto SendDone;
 8000dec:	bf00      	nop
 8000dee:	e002      	b.n	8000df6 <_SendPacket+0x282>
      goto SendDone;
 8000df0:	bf00      	nop
 8000df2:	e000      	b.n	8000df6 <_SendPacket+0x282>
      goto SendDone;
 8000df4:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8000df6:	4b14      	ldr	r3, [pc, #80]	; (8000e48 <_SendPacket+0x2d4>)
 8000df8:	7e1b      	ldrb	r3, [r3, #24]
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	4a13      	ldr	r2, [pc, #76]	; (8000e4c <_SendPacket+0x2d8>)
 8000dfe:	460b      	mov	r3, r1
 8000e00:	005b      	lsls	r3, r3, #1
 8000e02:	440b      	add	r3, r1
 8000e04:	00db      	lsls	r3, r3, #3
 8000e06:	4413      	add	r3, r2
 8000e08:	336c      	adds	r3, #108	; 0x6c
 8000e0a:	681a      	ldr	r2, [r3, #0]
 8000e0c:	4b0e      	ldr	r3, [pc, #56]	; (8000e48 <_SendPacket+0x2d4>)
 8000e0e:	7e1b      	ldrb	r3, [r3, #24]
 8000e10:	4618      	mov	r0, r3
 8000e12:	490e      	ldr	r1, [pc, #56]	; (8000e4c <_SendPacket+0x2d8>)
 8000e14:	4603      	mov	r3, r0
 8000e16:	005b      	lsls	r3, r3, #1
 8000e18:	4403      	add	r3, r0
 8000e1a:	00db      	lsls	r3, r3, #3
 8000e1c:	440b      	add	r3, r1
 8000e1e:	3370      	adds	r3, #112	; 0x70
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	429a      	cmp	r2, r3
 8000e24:	d00b      	beq.n	8000e3e <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8000e26:	4b08      	ldr	r3, [pc, #32]	; (8000e48 <_SendPacket+0x2d4>)
 8000e28:	789b      	ldrb	r3, [r3, #2]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d107      	bne.n	8000e3e <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8000e2e:	4b06      	ldr	r3, [pc, #24]	; (8000e48 <_SendPacket+0x2d4>)
 8000e30:	2201      	movs	r2, #1
 8000e32:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8000e34:	f7ff fdbc 	bl	80009b0 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8000e38:	4b03      	ldr	r3, [pc, #12]	; (8000e48 <_SendPacket+0x2d4>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8000e3e:	bf00      	nop
 8000e40:	3728      	adds	r7, #40	; 0x28
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	20000a94 	.word	0x20000a94
 8000e4c:	200001d4 	.word	0x200001d4

08000e50 <_VPrintHost>:
*  Parameters
*    s            Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static int _VPrintHost(const char* s, U32 Options, va_list* pParamList) {
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b0a2      	sub	sp, #136	; 0x88
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	60f8      	str	r0, [r7, #12]
 8000e58:	60b9      	str	r1, [r7, #8]
 8000e5a:	607a      	str	r2, [r7, #4]
#endif
  //
  // Count number of arguments by counting '%' characters in string.
  // If enabled, check for non-scalar modifier flags to format string on the target.
  //
  p = s;
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	67fb      	str	r3, [r7, #124]	; 0x7c
  NumArguments = 0;
 8000e60:	2300      	movs	r3, #0
 8000e62:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  for (;;) {
    c = *p++;
 8000e66:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000e68:	1c5a      	adds	r2, r3, #1
 8000e6a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    if (c == 0) {
 8000e72:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d01d      	beq.n	8000eb6 <_VPrintHost+0x66>
      break;
    }
    if (c == '%') {
 8000e7a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8000e7e:	2b25      	cmp	r3, #37	; 0x25
 8000e80:	d1f1      	bne.n	8000e66 <_VPrintHost+0x16>
      c = *p;
 8000e82:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if SEGGER_SYSVIEW_PRINTF_IMPLICIT_FORMAT == 0
      aParas[NumArguments++] = (U32)(va_arg(*pParamList, int));
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	1d19      	adds	r1, r3, #4
 8000e90:	687a      	ldr	r2, [r7, #4]
 8000e92:	6011      	str	r1, [r2, #0]
 8000e94:	6819      	ldr	r1, [r3, #0]
 8000e96:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000e9a:	1c5a      	adds	r2, r3, #1
 8000e9c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8000ea0:	460a      	mov	r2, r1
 8000ea2:	009b      	lsls	r3, r3, #2
 8000ea4:	3388      	adds	r3, #136	; 0x88
 8000ea6:	443b      	add	r3, r7
 8000ea8:	f843 2c74 	str.w	r2, [r3, #-116]
      if (NumArguments == SEGGER_SYSVIEW_MAX_ARGUMENTS) {
 8000eac:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000eb0:	2b10      	cmp	r3, #16
 8000eb2:	d002      	beq.n	8000eba <_VPrintHost+0x6a>
    c = *p++;
 8000eb4:	e7d7      	b.n	8000e66 <_VPrintHost+0x16>
      break;
 8000eb6:	bf00      	nop
 8000eb8:	e000      	b.n	8000ebc <_VPrintHost+0x6c>
        break;
 8000eba:	bf00      	nop
#endif
  //
  // Send string and parameters to host
  //
  {
    RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_ARGUMENTS * SEGGER_SYSVIEW_QUANTA_U32);
 8000ebc:	f3ef 8311 	mrs	r3, BASEPRI
 8000ec0:	f04f 0120 	mov.w	r1, #32
 8000ec4:	f381 8811 	msr	BASEPRI, r1
 8000ec8:	65bb      	str	r3, [r7, #88]	; 0x58
 8000eca:	483f      	ldr	r0, [pc, #252]	; (8000fc8 <_VPrintHost+0x178>)
 8000ecc:	f7ff fd64 	bl	8000998 <_PreparePacket>
 8000ed0:	6578      	str	r0, [r7, #84]	; 0x54
    pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8000ed2:	2280      	movs	r2, #128	; 0x80
 8000ed4:	68f9      	ldr	r1, [r7, #12]
 8000ed6:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8000ed8:	f7ff fd2e 	bl	8000938 <_EncodeStr>
 8000edc:	67b8      	str	r0, [r7, #120]	; 0x78
    ENCODE_U32(pPayload, Options);
 8000ede:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000ee0:	677b      	str	r3, [r7, #116]	; 0x74
 8000ee2:	68bb      	ldr	r3, [r7, #8]
 8000ee4:	673b      	str	r3, [r7, #112]	; 0x70
 8000ee6:	e00b      	b.n	8000f00 <_VPrintHost+0xb0>
 8000ee8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000eea:	b2da      	uxtb	r2, r3
 8000eec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000eee:	1c59      	adds	r1, r3, #1
 8000ef0:	6779      	str	r1, [r7, #116]	; 0x74
 8000ef2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8000ef6:	b2d2      	uxtb	r2, r2
 8000ef8:	701a      	strb	r2, [r3, #0]
 8000efa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000efc:	09db      	lsrs	r3, r3, #7
 8000efe:	673b      	str	r3, [r7, #112]	; 0x70
 8000f00:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000f02:	2b7f      	cmp	r3, #127	; 0x7f
 8000f04:	d8f0      	bhi.n	8000ee8 <_VPrintHost+0x98>
 8000f06:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000f08:	1c5a      	adds	r2, r3, #1
 8000f0a:	677a      	str	r2, [r7, #116]	; 0x74
 8000f0c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8000f0e:	b2d2      	uxtb	r2, r2
 8000f10:	701a      	strb	r2, [r3, #0]
 8000f12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000f14:	67bb      	str	r3, [r7, #120]	; 0x78
    ENCODE_U32(pPayload, NumArguments);
 8000f16:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000f18:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000f1a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000f1e:	66bb      	str	r3, [r7, #104]	; 0x68
 8000f20:	e00b      	b.n	8000f3a <_VPrintHost+0xea>
 8000f22:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000f24:	b2da      	uxtb	r2, r3
 8000f26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000f28:	1c59      	adds	r1, r3, #1
 8000f2a:	66f9      	str	r1, [r7, #108]	; 0x6c
 8000f2c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8000f30:	b2d2      	uxtb	r2, r2
 8000f32:	701a      	strb	r2, [r3, #0]
 8000f34:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000f36:	09db      	lsrs	r3, r3, #7
 8000f38:	66bb      	str	r3, [r7, #104]	; 0x68
 8000f3a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000f3c:	2b7f      	cmp	r3, #127	; 0x7f
 8000f3e:	d8f0      	bhi.n	8000f22 <_VPrintHost+0xd2>
 8000f40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000f42:	1c5a      	adds	r2, r3, #1
 8000f44:	66fa      	str	r2, [r7, #108]	; 0x6c
 8000f46:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8000f48:	b2d2      	uxtb	r2, r2
 8000f4a:	701a      	strb	r2, [r3, #0]
 8000f4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000f4e:	67bb      	str	r3, [r7, #120]	; 0x78
    pParas = aParas;
 8000f50:	f107 0314 	add.w	r3, r7, #20
 8000f54:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    while (NumArguments--) {
 8000f58:	e022      	b.n	8000fa0 <_VPrintHost+0x150>
      ENCODE_U32(pPayload, (*pParas));
 8000f5a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000f5c:	667b      	str	r3, [r7, #100]	; 0x64
 8000f5e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	663b      	str	r3, [r7, #96]	; 0x60
 8000f66:	e00b      	b.n	8000f80 <_VPrintHost+0x130>
 8000f68:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000f6a:	b2da      	uxtb	r2, r3
 8000f6c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000f6e:	1c59      	adds	r1, r3, #1
 8000f70:	6679      	str	r1, [r7, #100]	; 0x64
 8000f72:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8000f76:	b2d2      	uxtb	r2, r2
 8000f78:	701a      	strb	r2, [r3, #0]
 8000f7a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000f7c:	09db      	lsrs	r3, r3, #7
 8000f7e:	663b      	str	r3, [r7, #96]	; 0x60
 8000f80:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000f82:	2b7f      	cmp	r3, #127	; 0x7f
 8000f84:	d8f0      	bhi.n	8000f68 <_VPrintHost+0x118>
 8000f86:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000f88:	1c5a      	adds	r2, r3, #1
 8000f8a:	667a      	str	r2, [r7, #100]	; 0x64
 8000f8c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000f8e:	b2d2      	uxtb	r2, r2
 8000f90:	701a      	strb	r2, [r3, #0]
 8000f92:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000f94:	67bb      	str	r3, [r7, #120]	; 0x78
      pParas++;
 8000f96:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000f9a:	3304      	adds	r3, #4
 8000f9c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    while (NumArguments--) {
 8000fa0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000fa4:	1e5a      	subs	r2, r3, #1
 8000fa6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d1d5      	bne.n	8000f5a <_VPrintHost+0x10a>
    }
    _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8000fae:	221a      	movs	r2, #26
 8000fb0:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8000fb2:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8000fb4:	f7ff fdde 	bl	8000b74 <_SendPacket>
    RECORD_END();
 8000fb8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000fba:	f383 8811 	msr	BASEPRI, r3
  }
  return 0;
 8000fbe:	2300      	movs	r3, #0
}
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	3788      	adds	r7, #136	; 0x88
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	20000ac4 	.word	0x20000ac4

08000fcc <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b086      	sub	sp, #24
 8000fd0:	af02      	add	r7, sp, #8
 8000fd2:	60f8      	str	r0, [r7, #12]
 8000fd4:	60b9      	str	r1, [r7, #8]
 8000fd6:	607a      	str	r2, [r7, #4]
 8000fd8:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8000fda:	2300      	movs	r3, #0
 8000fdc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000fe0:	4917      	ldr	r1, [pc, #92]	; (8001040 <SEGGER_SYSVIEW_Init+0x74>)
 8000fe2:	4818      	ldr	r0, [pc, #96]	; (8001044 <SEGGER_SYSVIEW_Init+0x78>)
 8000fe4:	f7ff fbd8 	bl	8000798 <SEGGER_RTT_AllocUpBuffer>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	b2da      	uxtb	r2, r3
 8000fec:	4b16      	ldr	r3, [pc, #88]	; (8001048 <SEGGER_SYSVIEW_Init+0x7c>)
 8000fee:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8000ff0:	4b15      	ldr	r3, [pc, #84]	; (8001048 <SEGGER_SYSVIEW_Init+0x7c>)
 8000ff2:	785a      	ldrb	r2, [r3, #1]
 8000ff4:	4b14      	ldr	r3, [pc, #80]	; (8001048 <SEGGER_SYSVIEW_Init+0x7c>)
 8000ff6:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8000ff8:	4b13      	ldr	r3, [pc, #76]	; (8001048 <SEGGER_SYSVIEW_Init+0x7c>)
 8000ffa:	7e1b      	ldrb	r3, [r3, #24]
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	2300      	movs	r3, #0
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2308      	movs	r3, #8
 8001004:	4a11      	ldr	r2, [pc, #68]	; (800104c <SEGGER_SYSVIEW_Init+0x80>)
 8001006:	490f      	ldr	r1, [pc, #60]	; (8001044 <SEGGER_SYSVIEW_Init+0x78>)
 8001008:	f7ff fc4a 	bl	80008a0 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 800100c:	4b0e      	ldr	r3, [pc, #56]	; (8001048 <SEGGER_SYSVIEW_Init+0x7c>)
 800100e:	2200      	movs	r2, #0
 8001010:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8001012:	4b0f      	ldr	r3, [pc, #60]	; (8001050 <SEGGER_SYSVIEW_Init+0x84>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	4a0c      	ldr	r2, [pc, #48]	; (8001048 <SEGGER_SYSVIEW_Init+0x7c>)
 8001018:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800101a:	4a0b      	ldr	r2, [pc, #44]	; (8001048 <SEGGER_SYSVIEW_Init+0x7c>)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8001020:	4a09      	ldr	r2, [pc, #36]	; (8001048 <SEGGER_SYSVIEW_Init+0x7c>)
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8001026:	4a08      	ldr	r2, [pc, #32]	; (8001048 <SEGGER_SYSVIEW_Init+0x7c>)
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 800102c:	4a06      	ldr	r2, [pc, #24]	; (8001048 <SEGGER_SYSVIEW_Init+0x7c>)
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8001032:	4b05      	ldr	r3, [pc, #20]	; (8001048 <SEGGER_SYSVIEW_Init+0x7c>)
 8001034:	2200      	movs	r2, #0
 8001036:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8001038:	bf00      	nop
 800103a:	3710      	adds	r7, #16
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	2000068c 	.word	0x2000068c
 8001044:	0800b724 	.word	0x0800b724
 8001048:	20000a94 	.word	0x20000a94
 800104c:	20000a8c 	.word	0x20000a8c
 8001050:	e0001004 	.word	0xe0001004

08001054 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8001054:	b480      	push	{r7}
 8001056:	b083      	sub	sp, #12
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 800105c:	4a04      	ldr	r2, [pc, #16]	; (8001070 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	6113      	str	r3, [r2, #16]
}
 8001062:	bf00      	nop
 8001064:	370c      	adds	r7, #12
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	20000a94 	.word	0x20000a94

08001074 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800107c:	f3ef 8311 	mrs	r3, BASEPRI
 8001080:	f04f 0120 	mov.w	r1, #32
 8001084:	f381 8811 	msr	BASEPRI, r1
 8001088:	60fb      	str	r3, [r7, #12]
 800108a:	4808      	ldr	r0, [pc, #32]	; (80010ac <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800108c:	f7ff fc84 	bl	8000998 <_PreparePacket>
 8001090:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8001092:	687a      	ldr	r2, [r7, #4]
 8001094:	68b9      	ldr	r1, [r7, #8]
 8001096:	68b8      	ldr	r0, [r7, #8]
 8001098:	f7ff fd6c 	bl	8000b74 <_SendPacket>
  RECORD_END();
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	f383 8811 	msr	BASEPRI, r3
}
 80010a2:	bf00      	nop
 80010a4:	3710      	adds	r7, #16
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	20000ac4 	.word	0x20000ac4

080010b0 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b088      	sub	sp, #32
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80010ba:	f3ef 8311 	mrs	r3, BASEPRI
 80010be:	f04f 0120 	mov.w	r1, #32
 80010c2:	f381 8811 	msr	BASEPRI, r1
 80010c6:	617b      	str	r3, [r7, #20]
 80010c8:	4816      	ldr	r0, [pc, #88]	; (8001124 <SEGGER_SYSVIEW_RecordU32+0x74>)
 80010ca:	f7ff fc65 	bl	8000998 <_PreparePacket>
 80010ce:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80010d0:	693b      	ldr	r3, [r7, #16]
 80010d2:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	61fb      	str	r3, [r7, #28]
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	61bb      	str	r3, [r7, #24]
 80010dc:	e00b      	b.n	80010f6 <SEGGER_SYSVIEW_RecordU32+0x46>
 80010de:	69bb      	ldr	r3, [r7, #24]
 80010e0:	b2da      	uxtb	r2, r3
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	1c59      	adds	r1, r3, #1
 80010e6:	61f9      	str	r1, [r7, #28]
 80010e8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80010ec:	b2d2      	uxtb	r2, r2
 80010ee:	701a      	strb	r2, [r3, #0]
 80010f0:	69bb      	ldr	r3, [r7, #24]
 80010f2:	09db      	lsrs	r3, r3, #7
 80010f4:	61bb      	str	r3, [r7, #24]
 80010f6:	69bb      	ldr	r3, [r7, #24]
 80010f8:	2b7f      	cmp	r3, #127	; 0x7f
 80010fa:	d8f0      	bhi.n	80010de <SEGGER_SYSVIEW_RecordU32+0x2e>
 80010fc:	69fb      	ldr	r3, [r7, #28]
 80010fe:	1c5a      	adds	r2, r3, #1
 8001100:	61fa      	str	r2, [r7, #28]
 8001102:	69ba      	ldr	r2, [r7, #24]
 8001104:	b2d2      	uxtb	r2, r2
 8001106:	701a      	strb	r2, [r3, #0]
 8001108:	69fb      	ldr	r3, [r7, #28]
 800110a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800110c:	687a      	ldr	r2, [r7, #4]
 800110e:	68f9      	ldr	r1, [r7, #12]
 8001110:	6938      	ldr	r0, [r7, #16]
 8001112:	f7ff fd2f 	bl	8000b74 <_SendPacket>
  RECORD_END();
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	f383 8811 	msr	BASEPRI, r3
}
 800111c:	bf00      	nop
 800111e:	3720      	adds	r7, #32
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	20000ac4 	.word	0x20000ac4

08001128 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8001128:	b580      	push	{r7, lr}
 800112a:	b08c      	sub	sp, #48	; 0x30
 800112c:	af00      	add	r7, sp, #0
 800112e:	60f8      	str	r0, [r7, #12]
 8001130:	60b9      	str	r1, [r7, #8]
 8001132:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8001134:	f3ef 8311 	mrs	r3, BASEPRI
 8001138:	f04f 0120 	mov.w	r1, #32
 800113c:	f381 8811 	msr	BASEPRI, r1
 8001140:	61fb      	str	r3, [r7, #28]
 8001142:	4825      	ldr	r0, [pc, #148]	; (80011d8 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8001144:	f7ff fc28 	bl	8000998 <_PreparePacket>
 8001148:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800114a:	69bb      	ldr	r3, [r7, #24]
 800114c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001152:	68bb      	ldr	r3, [r7, #8]
 8001154:	62bb      	str	r3, [r7, #40]	; 0x28
 8001156:	e00b      	b.n	8001170 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8001158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800115a:	b2da      	uxtb	r2, r3
 800115c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800115e:	1c59      	adds	r1, r3, #1
 8001160:	62f9      	str	r1, [r7, #44]	; 0x2c
 8001162:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001166:	b2d2      	uxtb	r2, r2
 8001168:	701a      	strb	r2, [r3, #0]
 800116a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800116c:	09db      	lsrs	r3, r3, #7
 800116e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001172:	2b7f      	cmp	r3, #127	; 0x7f
 8001174:	d8f0      	bhi.n	8001158 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8001176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001178:	1c5a      	adds	r2, r3, #1
 800117a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800117c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800117e:	b2d2      	uxtb	r2, r2
 8001180:	701a      	strb	r2, [r3, #0]
 8001182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001184:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	627b      	str	r3, [r7, #36]	; 0x24
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	623b      	str	r3, [r7, #32]
 800118e:	e00b      	b.n	80011a8 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8001190:	6a3b      	ldr	r3, [r7, #32]
 8001192:	b2da      	uxtb	r2, r3
 8001194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001196:	1c59      	adds	r1, r3, #1
 8001198:	6279      	str	r1, [r7, #36]	; 0x24
 800119a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800119e:	b2d2      	uxtb	r2, r2
 80011a0:	701a      	strb	r2, [r3, #0]
 80011a2:	6a3b      	ldr	r3, [r7, #32]
 80011a4:	09db      	lsrs	r3, r3, #7
 80011a6:	623b      	str	r3, [r7, #32]
 80011a8:	6a3b      	ldr	r3, [r7, #32]
 80011aa:	2b7f      	cmp	r3, #127	; 0x7f
 80011ac:	d8f0      	bhi.n	8001190 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 80011ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011b0:	1c5a      	adds	r2, r3, #1
 80011b2:	627a      	str	r2, [r7, #36]	; 0x24
 80011b4:	6a3a      	ldr	r2, [r7, #32]
 80011b6:	b2d2      	uxtb	r2, r2
 80011b8:	701a      	strb	r2, [r3, #0]
 80011ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011bc:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80011be:	68fa      	ldr	r2, [r7, #12]
 80011c0:	6979      	ldr	r1, [r7, #20]
 80011c2:	69b8      	ldr	r0, [r7, #24]
 80011c4:	f7ff fcd6 	bl	8000b74 <_SendPacket>
  RECORD_END();
 80011c8:	69fb      	ldr	r3, [r7, #28]
 80011ca:	f383 8811 	msr	BASEPRI, r3
}
 80011ce:	bf00      	nop
 80011d0:	3730      	adds	r7, #48	; 0x30
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	20000ac4 	.word	0x20000ac4

080011dc <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 80011dc:	b580      	push	{r7, lr}
 80011de:	b08c      	sub	sp, #48	; 0x30
 80011e0:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 80011e2:	4b58      	ldr	r3, [pc, #352]	; (8001344 <SEGGER_SYSVIEW_Start+0x168>)
 80011e4:	2201      	movs	r2, #1
 80011e6:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 80011e8:	f3ef 8311 	mrs	r3, BASEPRI
 80011ec:	f04f 0120 	mov.w	r1, #32
 80011f0:	f381 8811 	msr	BASEPRI, r1
 80011f4:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 80011f6:	4b53      	ldr	r3, [pc, #332]	; (8001344 <SEGGER_SYSVIEW_Start+0x168>)
 80011f8:	785b      	ldrb	r3, [r3, #1]
 80011fa:	220a      	movs	r2, #10
 80011fc:	4952      	ldr	r1, [pc, #328]	; (8001348 <SEGGER_SYSVIEW_Start+0x16c>)
 80011fe:	4618      	mov	r0, r3
 8001200:	f7ff f81e 	bl	8000240 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800120a:	200a      	movs	r0, #10
 800120c:	f7ff ff32 	bl	8001074 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8001210:	f3ef 8311 	mrs	r3, BASEPRI
 8001214:	f04f 0120 	mov.w	r1, #32
 8001218:	f381 8811 	msr	BASEPRI, r1
 800121c:	60bb      	str	r3, [r7, #8]
 800121e:	484b      	ldr	r0, [pc, #300]	; (800134c <SEGGER_SYSVIEW_Start+0x170>)
 8001220:	f7ff fbba 	bl	8000998 <_PreparePacket>
 8001224:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800122e:	4b45      	ldr	r3, [pc, #276]	; (8001344 <SEGGER_SYSVIEW_Start+0x168>)
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	62bb      	str	r3, [r7, #40]	; 0x28
 8001234:	e00b      	b.n	800124e <SEGGER_SYSVIEW_Start+0x72>
 8001236:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001238:	b2da      	uxtb	r2, r3
 800123a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800123c:	1c59      	adds	r1, r3, #1
 800123e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8001240:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001244:	b2d2      	uxtb	r2, r2
 8001246:	701a      	strb	r2, [r3, #0]
 8001248:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800124a:	09db      	lsrs	r3, r3, #7
 800124c:	62bb      	str	r3, [r7, #40]	; 0x28
 800124e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001250:	2b7f      	cmp	r3, #127	; 0x7f
 8001252:	d8f0      	bhi.n	8001236 <SEGGER_SYSVIEW_Start+0x5a>
 8001254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001256:	1c5a      	adds	r2, r3, #1
 8001258:	62fa      	str	r2, [r7, #44]	; 0x2c
 800125a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800125c:	b2d2      	uxtb	r2, r2
 800125e:	701a      	strb	r2, [r3, #0]
 8001260:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001262:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	627b      	str	r3, [r7, #36]	; 0x24
 8001268:	4b36      	ldr	r3, [pc, #216]	; (8001344 <SEGGER_SYSVIEW_Start+0x168>)
 800126a:	689b      	ldr	r3, [r3, #8]
 800126c:	623b      	str	r3, [r7, #32]
 800126e:	e00b      	b.n	8001288 <SEGGER_SYSVIEW_Start+0xac>
 8001270:	6a3b      	ldr	r3, [r7, #32]
 8001272:	b2da      	uxtb	r2, r3
 8001274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001276:	1c59      	adds	r1, r3, #1
 8001278:	6279      	str	r1, [r7, #36]	; 0x24
 800127a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800127e:	b2d2      	uxtb	r2, r2
 8001280:	701a      	strb	r2, [r3, #0]
 8001282:	6a3b      	ldr	r3, [r7, #32]
 8001284:	09db      	lsrs	r3, r3, #7
 8001286:	623b      	str	r3, [r7, #32]
 8001288:	6a3b      	ldr	r3, [r7, #32]
 800128a:	2b7f      	cmp	r3, #127	; 0x7f
 800128c:	d8f0      	bhi.n	8001270 <SEGGER_SYSVIEW_Start+0x94>
 800128e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001290:	1c5a      	adds	r2, r3, #1
 8001292:	627a      	str	r2, [r7, #36]	; 0x24
 8001294:	6a3a      	ldr	r2, [r7, #32]
 8001296:	b2d2      	uxtb	r2, r2
 8001298:	701a      	strb	r2, [r3, #0]
 800129a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800129c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	61fb      	str	r3, [r7, #28]
 80012a2:	4b28      	ldr	r3, [pc, #160]	; (8001344 <SEGGER_SYSVIEW_Start+0x168>)
 80012a4:	691b      	ldr	r3, [r3, #16]
 80012a6:	61bb      	str	r3, [r7, #24]
 80012a8:	e00b      	b.n	80012c2 <SEGGER_SYSVIEW_Start+0xe6>
 80012aa:	69bb      	ldr	r3, [r7, #24]
 80012ac:	b2da      	uxtb	r2, r3
 80012ae:	69fb      	ldr	r3, [r7, #28]
 80012b0:	1c59      	adds	r1, r3, #1
 80012b2:	61f9      	str	r1, [r7, #28]
 80012b4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80012b8:	b2d2      	uxtb	r2, r2
 80012ba:	701a      	strb	r2, [r3, #0]
 80012bc:	69bb      	ldr	r3, [r7, #24]
 80012be:	09db      	lsrs	r3, r3, #7
 80012c0:	61bb      	str	r3, [r7, #24]
 80012c2:	69bb      	ldr	r3, [r7, #24]
 80012c4:	2b7f      	cmp	r3, #127	; 0x7f
 80012c6:	d8f0      	bhi.n	80012aa <SEGGER_SYSVIEW_Start+0xce>
 80012c8:	69fb      	ldr	r3, [r7, #28]
 80012ca:	1c5a      	adds	r2, r3, #1
 80012cc:	61fa      	str	r2, [r7, #28]
 80012ce:	69ba      	ldr	r2, [r7, #24]
 80012d0:	b2d2      	uxtb	r2, r2
 80012d2:	701a      	strb	r2, [r3, #0]
 80012d4:	69fb      	ldr	r3, [r7, #28]
 80012d6:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	617b      	str	r3, [r7, #20]
 80012dc:	2300      	movs	r3, #0
 80012de:	613b      	str	r3, [r7, #16]
 80012e0:	e00b      	b.n	80012fa <SEGGER_SYSVIEW_Start+0x11e>
 80012e2:	693b      	ldr	r3, [r7, #16]
 80012e4:	b2da      	uxtb	r2, r3
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	1c59      	adds	r1, r3, #1
 80012ea:	6179      	str	r1, [r7, #20]
 80012ec:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80012f0:	b2d2      	uxtb	r2, r2
 80012f2:	701a      	strb	r2, [r3, #0]
 80012f4:	693b      	ldr	r3, [r7, #16]
 80012f6:	09db      	lsrs	r3, r3, #7
 80012f8:	613b      	str	r3, [r7, #16]
 80012fa:	693b      	ldr	r3, [r7, #16]
 80012fc:	2b7f      	cmp	r3, #127	; 0x7f
 80012fe:	d8f0      	bhi.n	80012e2 <SEGGER_SYSVIEW_Start+0x106>
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	1c5a      	adds	r2, r3, #1
 8001304:	617a      	str	r2, [r7, #20]
 8001306:	693a      	ldr	r2, [r7, #16]
 8001308:	b2d2      	uxtb	r2, r2
 800130a:	701a      	strb	r2, [r3, #0]
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8001310:	2218      	movs	r2, #24
 8001312:	6839      	ldr	r1, [r7, #0]
 8001314:	6878      	ldr	r0, [r7, #4]
 8001316:	f7ff fc2d 	bl	8000b74 <_SendPacket>
      RECORD_END();
 800131a:	68bb      	ldr	r3, [r7, #8]
 800131c:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8001320:	4b08      	ldr	r3, [pc, #32]	; (8001344 <SEGGER_SYSVIEW_Start+0x168>)
 8001322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001324:	2b00      	cmp	r3, #0
 8001326:	d002      	beq.n	800132e <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8001328:	4b06      	ldr	r3, [pc, #24]	; (8001344 <SEGGER_SYSVIEW_Start+0x168>)
 800132a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800132c:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800132e:	f000 f9eb 	bl	8001708 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8001332:	f000 f9b1 	bl	8001698 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8001336:	f000 fb1f 	bl	8001978 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800133a:	bf00      	nop
 800133c:	3730      	adds	r7, #48	; 0x30
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	20000a94 	.word	0x20000a94
 8001348:	0800b804 	.word	0x0800b804
 800134c:	20000ac4 	.word	0x20000ac4

08001350 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8001356:	f3ef 8311 	mrs	r3, BASEPRI
 800135a:	f04f 0120 	mov.w	r1, #32
 800135e:	f381 8811 	msr	BASEPRI, r1
 8001362:	607b      	str	r3, [r7, #4]
 8001364:	480b      	ldr	r0, [pc, #44]	; (8001394 <SEGGER_SYSVIEW_Stop+0x44>)
 8001366:	f7ff fb17 	bl	8000998 <_PreparePacket>
 800136a:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800136c:	4b0a      	ldr	r3, [pc, #40]	; (8001398 <SEGGER_SYSVIEW_Stop+0x48>)
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d007      	beq.n	8001384 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8001374:	220b      	movs	r2, #11
 8001376:	6839      	ldr	r1, [r7, #0]
 8001378:	6838      	ldr	r0, [r7, #0]
 800137a:	f7ff fbfb 	bl	8000b74 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800137e:	4b06      	ldr	r3, [pc, #24]	; (8001398 <SEGGER_SYSVIEW_Stop+0x48>)
 8001380:	2200      	movs	r2, #0
 8001382:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	f383 8811 	msr	BASEPRI, r3
}
 800138a:	bf00      	nop
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	20000ac4 	.word	0x20000ac4
 8001398:	20000a94 	.word	0x20000a94

0800139c <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800139c:	b580      	push	{r7, lr}
 800139e:	b08c      	sub	sp, #48	; 0x30
 80013a0:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80013a2:	f3ef 8311 	mrs	r3, BASEPRI
 80013a6:	f04f 0120 	mov.w	r1, #32
 80013aa:	f381 8811 	msr	BASEPRI, r1
 80013ae:	60fb      	str	r3, [r7, #12]
 80013b0:	4845      	ldr	r0, [pc, #276]	; (80014c8 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 80013b2:	f7ff faf1 	bl	8000998 <_PreparePacket>
 80013b6:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80013c0:	4b42      	ldr	r3, [pc, #264]	; (80014cc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80013c6:	e00b      	b.n	80013e0 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 80013c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013ca:	b2da      	uxtb	r2, r3
 80013cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013ce:	1c59      	adds	r1, r3, #1
 80013d0:	62f9      	str	r1, [r7, #44]	; 0x2c
 80013d2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80013d6:	b2d2      	uxtb	r2, r2
 80013d8:	701a      	strb	r2, [r3, #0]
 80013da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013dc:	09db      	lsrs	r3, r3, #7
 80013de:	62bb      	str	r3, [r7, #40]	; 0x28
 80013e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013e2:	2b7f      	cmp	r3, #127	; 0x7f
 80013e4:	d8f0      	bhi.n	80013c8 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 80013e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013e8:	1c5a      	adds	r2, r3, #1
 80013ea:	62fa      	str	r2, [r7, #44]	; 0x2c
 80013ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80013ee:	b2d2      	uxtb	r2, r2
 80013f0:	701a      	strb	r2, [r3, #0]
 80013f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013f4:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	627b      	str	r3, [r7, #36]	; 0x24
 80013fa:	4b34      	ldr	r3, [pc, #208]	; (80014cc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80013fc:	689b      	ldr	r3, [r3, #8]
 80013fe:	623b      	str	r3, [r7, #32]
 8001400:	e00b      	b.n	800141a <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8001402:	6a3b      	ldr	r3, [r7, #32]
 8001404:	b2da      	uxtb	r2, r3
 8001406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001408:	1c59      	adds	r1, r3, #1
 800140a:	6279      	str	r1, [r7, #36]	; 0x24
 800140c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001410:	b2d2      	uxtb	r2, r2
 8001412:	701a      	strb	r2, [r3, #0]
 8001414:	6a3b      	ldr	r3, [r7, #32]
 8001416:	09db      	lsrs	r3, r3, #7
 8001418:	623b      	str	r3, [r7, #32]
 800141a:	6a3b      	ldr	r3, [r7, #32]
 800141c:	2b7f      	cmp	r3, #127	; 0x7f
 800141e:	d8f0      	bhi.n	8001402 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8001420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001422:	1c5a      	adds	r2, r3, #1
 8001424:	627a      	str	r2, [r7, #36]	; 0x24
 8001426:	6a3a      	ldr	r2, [r7, #32]
 8001428:	b2d2      	uxtb	r2, r2
 800142a:	701a      	strb	r2, [r3, #0]
 800142c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800142e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	61fb      	str	r3, [r7, #28]
 8001434:	4b25      	ldr	r3, [pc, #148]	; (80014cc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8001436:	691b      	ldr	r3, [r3, #16]
 8001438:	61bb      	str	r3, [r7, #24]
 800143a:	e00b      	b.n	8001454 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800143c:	69bb      	ldr	r3, [r7, #24]
 800143e:	b2da      	uxtb	r2, r3
 8001440:	69fb      	ldr	r3, [r7, #28]
 8001442:	1c59      	adds	r1, r3, #1
 8001444:	61f9      	str	r1, [r7, #28]
 8001446:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800144a:	b2d2      	uxtb	r2, r2
 800144c:	701a      	strb	r2, [r3, #0]
 800144e:	69bb      	ldr	r3, [r7, #24]
 8001450:	09db      	lsrs	r3, r3, #7
 8001452:	61bb      	str	r3, [r7, #24]
 8001454:	69bb      	ldr	r3, [r7, #24]
 8001456:	2b7f      	cmp	r3, #127	; 0x7f
 8001458:	d8f0      	bhi.n	800143c <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800145a:	69fb      	ldr	r3, [r7, #28]
 800145c:	1c5a      	adds	r2, r3, #1
 800145e:	61fa      	str	r2, [r7, #28]
 8001460:	69ba      	ldr	r2, [r7, #24]
 8001462:	b2d2      	uxtb	r2, r2
 8001464:	701a      	strb	r2, [r3, #0]
 8001466:	69fb      	ldr	r3, [r7, #28]
 8001468:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	617b      	str	r3, [r7, #20]
 800146e:	2300      	movs	r3, #0
 8001470:	613b      	str	r3, [r7, #16]
 8001472:	e00b      	b.n	800148c <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8001474:	693b      	ldr	r3, [r7, #16]
 8001476:	b2da      	uxtb	r2, r3
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	1c59      	adds	r1, r3, #1
 800147c:	6179      	str	r1, [r7, #20]
 800147e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001482:	b2d2      	uxtb	r2, r2
 8001484:	701a      	strb	r2, [r3, #0]
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	09db      	lsrs	r3, r3, #7
 800148a:	613b      	str	r3, [r7, #16]
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	2b7f      	cmp	r3, #127	; 0x7f
 8001490:	d8f0      	bhi.n	8001474 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	1c5a      	adds	r2, r3, #1
 8001496:	617a      	str	r2, [r7, #20]
 8001498:	693a      	ldr	r2, [r7, #16]
 800149a:	b2d2      	uxtb	r2, r2
 800149c:	701a      	strb	r2, [r3, #0]
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80014a2:	2218      	movs	r2, #24
 80014a4:	6879      	ldr	r1, [r7, #4]
 80014a6:	68b8      	ldr	r0, [r7, #8]
 80014a8:	f7ff fb64 	bl	8000b74 <_SendPacket>
  RECORD_END();
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 80014b2:	4b06      	ldr	r3, [pc, #24]	; (80014cc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80014b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d002      	beq.n	80014c0 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 80014ba:	4b04      	ldr	r3, [pc, #16]	; (80014cc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80014bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014be:	4798      	blx	r3
  }
}
 80014c0:	bf00      	nop
 80014c2:	3730      	adds	r7, #48	; 0x30
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	20000ac4 	.word	0x20000ac4
 80014cc:	20000a94 	.word	0x20000a94

080014d0 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b092      	sub	sp, #72	; 0x48
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 80014d8:	f3ef 8311 	mrs	r3, BASEPRI
 80014dc:	f04f 0120 	mov.w	r1, #32
 80014e0:	f381 8811 	msr	BASEPRI, r1
 80014e4:	617b      	str	r3, [r7, #20]
 80014e6:	486a      	ldr	r0, [pc, #424]	; (8001690 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 80014e8:	f7ff fa56 	bl	8000998 <_PreparePacket>
 80014ec:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	647b      	str	r3, [r7, #68]	; 0x44
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	4b66      	ldr	r3, [pc, #408]	; (8001694 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80014fc:	691b      	ldr	r3, [r3, #16]
 80014fe:	1ad3      	subs	r3, r2, r3
 8001500:	643b      	str	r3, [r7, #64]	; 0x40
 8001502:	e00b      	b.n	800151c <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8001504:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001506:	b2da      	uxtb	r2, r3
 8001508:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800150a:	1c59      	adds	r1, r3, #1
 800150c:	6479      	str	r1, [r7, #68]	; 0x44
 800150e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001512:	b2d2      	uxtb	r2, r2
 8001514:	701a      	strb	r2, [r3, #0]
 8001516:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001518:	09db      	lsrs	r3, r3, #7
 800151a:	643b      	str	r3, [r7, #64]	; 0x40
 800151c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800151e:	2b7f      	cmp	r3, #127	; 0x7f
 8001520:	d8f0      	bhi.n	8001504 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8001522:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001524:	1c5a      	adds	r2, r3, #1
 8001526:	647a      	str	r2, [r7, #68]	; 0x44
 8001528:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800152a:	b2d2      	uxtb	r2, r2
 800152c:	701a      	strb	r2, [r3, #0]
 800152e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001530:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	63bb      	str	r3, [r7, #56]	; 0x38
 800153c:	e00b      	b.n	8001556 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800153e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001540:	b2da      	uxtb	r2, r3
 8001542:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001544:	1c59      	adds	r1, r3, #1
 8001546:	63f9      	str	r1, [r7, #60]	; 0x3c
 8001548:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800154c:	b2d2      	uxtb	r2, r2
 800154e:	701a      	strb	r2, [r3, #0]
 8001550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001552:	09db      	lsrs	r3, r3, #7
 8001554:	63bb      	str	r3, [r7, #56]	; 0x38
 8001556:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001558:	2b7f      	cmp	r3, #127	; 0x7f
 800155a:	d8f0      	bhi.n	800153e <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800155c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800155e:	1c5a      	adds	r2, r3, #1
 8001560:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001562:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001564:	b2d2      	uxtb	r2, r2
 8001566:	701a      	strb	r2, [r3, #0]
 8001568:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800156a:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	2220      	movs	r2, #32
 8001572:	4619      	mov	r1, r3
 8001574:	68f8      	ldr	r0, [r7, #12]
 8001576:	f7ff f9df 	bl	8000938 <_EncodeStr>
 800157a:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800157c:	2209      	movs	r2, #9
 800157e:	68f9      	ldr	r1, [r7, #12]
 8001580:	6938      	ldr	r0, [r7, #16]
 8001582:	f7ff faf7 	bl	8000b74 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	637b      	str	r3, [r7, #52]	; 0x34
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	4b40      	ldr	r3, [pc, #256]	; (8001694 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8001594:	691b      	ldr	r3, [r3, #16]
 8001596:	1ad3      	subs	r3, r2, r3
 8001598:	633b      	str	r3, [r7, #48]	; 0x30
 800159a:	e00b      	b.n	80015b4 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800159c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800159e:	b2da      	uxtb	r2, r3
 80015a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015a2:	1c59      	adds	r1, r3, #1
 80015a4:	6379      	str	r1, [r7, #52]	; 0x34
 80015a6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80015aa:	b2d2      	uxtb	r2, r2
 80015ac:	701a      	strb	r2, [r3, #0]
 80015ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015b0:	09db      	lsrs	r3, r3, #7
 80015b2:	633b      	str	r3, [r7, #48]	; 0x30
 80015b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015b6:	2b7f      	cmp	r3, #127	; 0x7f
 80015b8:	d8f0      	bhi.n	800159c <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 80015ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015bc:	1c5a      	adds	r2, r3, #1
 80015be:	637a      	str	r2, [r7, #52]	; 0x34
 80015c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80015c2:	b2d2      	uxtb	r2, r2
 80015c4:	701a      	strb	r2, [r3, #0]
 80015c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015c8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	68db      	ldr	r3, [r3, #12]
 80015d2:	62bb      	str	r3, [r7, #40]	; 0x28
 80015d4:	e00b      	b.n	80015ee <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 80015d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015d8:	b2da      	uxtb	r2, r3
 80015da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015dc:	1c59      	adds	r1, r3, #1
 80015de:	62f9      	str	r1, [r7, #44]	; 0x2c
 80015e0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80015e4:	b2d2      	uxtb	r2, r2
 80015e6:	701a      	strb	r2, [r3, #0]
 80015e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015ea:	09db      	lsrs	r3, r3, #7
 80015ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80015ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015f0:	2b7f      	cmp	r3, #127	; 0x7f
 80015f2:	d8f0      	bhi.n	80015d6 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 80015f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015f6:	1c5a      	adds	r2, r3, #1
 80015f8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80015fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80015fc:	b2d2      	uxtb	r2, r2
 80015fe:	701a      	strb	r2, [r3, #0]
 8001600:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001602:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	627b      	str	r3, [r7, #36]	; 0x24
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	691b      	ldr	r3, [r3, #16]
 800160c:	623b      	str	r3, [r7, #32]
 800160e:	e00b      	b.n	8001628 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8001610:	6a3b      	ldr	r3, [r7, #32]
 8001612:	b2da      	uxtb	r2, r3
 8001614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001616:	1c59      	adds	r1, r3, #1
 8001618:	6279      	str	r1, [r7, #36]	; 0x24
 800161a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800161e:	b2d2      	uxtb	r2, r2
 8001620:	701a      	strb	r2, [r3, #0]
 8001622:	6a3b      	ldr	r3, [r7, #32]
 8001624:	09db      	lsrs	r3, r3, #7
 8001626:	623b      	str	r3, [r7, #32]
 8001628:	6a3b      	ldr	r3, [r7, #32]
 800162a:	2b7f      	cmp	r3, #127	; 0x7f
 800162c:	d8f0      	bhi.n	8001610 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800162e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001630:	1c5a      	adds	r2, r3, #1
 8001632:	627a      	str	r2, [r7, #36]	; 0x24
 8001634:	6a3a      	ldr	r2, [r7, #32]
 8001636:	b2d2      	uxtb	r2, r2
 8001638:	701a      	strb	r2, [r3, #0]
 800163a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800163c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	61fb      	str	r3, [r7, #28]
 8001642:	2300      	movs	r3, #0
 8001644:	61bb      	str	r3, [r7, #24]
 8001646:	e00b      	b.n	8001660 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8001648:	69bb      	ldr	r3, [r7, #24]
 800164a:	b2da      	uxtb	r2, r3
 800164c:	69fb      	ldr	r3, [r7, #28]
 800164e:	1c59      	adds	r1, r3, #1
 8001650:	61f9      	str	r1, [r7, #28]
 8001652:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001656:	b2d2      	uxtb	r2, r2
 8001658:	701a      	strb	r2, [r3, #0]
 800165a:	69bb      	ldr	r3, [r7, #24]
 800165c:	09db      	lsrs	r3, r3, #7
 800165e:	61bb      	str	r3, [r7, #24]
 8001660:	69bb      	ldr	r3, [r7, #24]
 8001662:	2b7f      	cmp	r3, #127	; 0x7f
 8001664:	d8f0      	bhi.n	8001648 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8001666:	69fb      	ldr	r3, [r7, #28]
 8001668:	1c5a      	adds	r2, r3, #1
 800166a:	61fa      	str	r2, [r7, #28]
 800166c:	69ba      	ldr	r2, [r7, #24]
 800166e:	b2d2      	uxtb	r2, r2
 8001670:	701a      	strb	r2, [r3, #0]
 8001672:	69fb      	ldr	r3, [r7, #28]
 8001674:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8001676:	2215      	movs	r2, #21
 8001678:	68f9      	ldr	r1, [r7, #12]
 800167a:	6938      	ldr	r0, [r7, #16]
 800167c:	f7ff fa7a 	bl	8000b74 <_SendPacket>
  RECORD_END();
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	f383 8811 	msr	BASEPRI, r3
}
 8001686:	bf00      	nop
 8001688:	3748      	adds	r7, #72	; 0x48
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	20000ac4 	.word	0x20000ac4
 8001694:	20000a94 	.word	0x20000a94

08001698 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800169c:	4b07      	ldr	r3, [pc, #28]	; (80016bc <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800169e:	6a1b      	ldr	r3, [r3, #32]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d008      	beq.n	80016b6 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 80016a4:	4b05      	ldr	r3, [pc, #20]	; (80016bc <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80016a6:	6a1b      	ldr	r3, [r3, #32]
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d003      	beq.n	80016b6 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 80016ae:	4b03      	ldr	r3, [pc, #12]	; (80016bc <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80016b0:	6a1b      	ldr	r3, [r3, #32]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	4798      	blx	r3
  }
}
 80016b6:	bf00      	nop
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	20000a94 	.word	0x20000a94

080016c0 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80016c8:	f3ef 8311 	mrs	r3, BASEPRI
 80016cc:	f04f 0120 	mov.w	r1, #32
 80016d0:	f381 8811 	msr	BASEPRI, r1
 80016d4:	617b      	str	r3, [r7, #20]
 80016d6:	480b      	ldr	r0, [pc, #44]	; (8001704 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 80016d8:	f7ff f95e 	bl	8000998 <_PreparePacket>
 80016dc:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80016de:	2280      	movs	r2, #128	; 0x80
 80016e0:	6879      	ldr	r1, [r7, #4]
 80016e2:	6938      	ldr	r0, [r7, #16]
 80016e4:	f7ff f928 	bl	8000938 <_EncodeStr>
 80016e8:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 80016ea:	220e      	movs	r2, #14
 80016ec:	68f9      	ldr	r1, [r7, #12]
 80016ee:	6938      	ldr	r0, [r7, #16]
 80016f0:	f7ff fa40 	bl	8000b74 <_SendPacket>
  RECORD_END();
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	f383 8811 	msr	BASEPRI, r3
}
 80016fa:	bf00      	nop
 80016fc:	3718      	adds	r7, #24
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	20000ac4 	.word	0x20000ac4

08001708 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8001708:	b590      	push	{r4, r7, lr}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800170e:	4b15      	ldr	r3, [pc, #84]	; (8001764 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8001710:	6a1b      	ldr	r3, [r3, #32]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d01a      	beq.n	800174c <SEGGER_SYSVIEW_RecordSystime+0x44>
 8001716:	4b13      	ldr	r3, [pc, #76]	; (8001764 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8001718:	6a1b      	ldr	r3, [r3, #32]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d015      	beq.n	800174c <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8001720:	4b10      	ldr	r3, [pc, #64]	; (8001764 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8001722:	6a1b      	ldr	r3, [r3, #32]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4798      	blx	r3
 8001728:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800172c:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800172e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001732:	f04f 0200 	mov.w	r2, #0
 8001736:	f04f 0300 	mov.w	r3, #0
 800173a:	000a      	movs	r2, r1
 800173c:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800173e:	4613      	mov	r3, r2
 8001740:	461a      	mov	r2, r3
 8001742:	4621      	mov	r1, r4
 8001744:	200d      	movs	r0, #13
 8001746:	f7ff fcef 	bl	8001128 <SEGGER_SYSVIEW_RecordU32x2>
 800174a:	e006      	b.n	800175a <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800174c:	4b06      	ldr	r3, [pc, #24]	; (8001768 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4619      	mov	r1, r3
 8001752:	200c      	movs	r0, #12
 8001754:	f7ff fcac 	bl	80010b0 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8001758:	bf00      	nop
 800175a:	bf00      	nop
 800175c:	370c      	adds	r7, #12
 800175e:	46bd      	mov	sp, r7
 8001760:	bd90      	pop	{r4, r7, pc}
 8001762:	bf00      	nop
 8001764:	20000a94 	.word	0x20000a94
 8001768:	e0001004 	.word	0xe0001004

0800176c <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 800176c:	b580      	push	{r7, lr}
 800176e:	b086      	sub	sp, #24
 8001770:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8001772:	f3ef 8311 	mrs	r3, BASEPRI
 8001776:	f04f 0120 	mov.w	r1, #32
 800177a:	f381 8811 	msr	BASEPRI, r1
 800177e:	60fb      	str	r3, [r7, #12]
 8001780:	4819      	ldr	r0, [pc, #100]	; (80017e8 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8001782:	f7ff f909 	bl	8000998 <_PreparePacket>
 8001786:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8001788:	68bb      	ldr	r3, [r7, #8]
 800178a:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800178c:	4b17      	ldr	r3, [pc, #92]	; (80017ec <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001794:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	617b      	str	r3, [r7, #20]
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	613b      	str	r3, [r7, #16]
 800179e:	e00b      	b.n	80017b8 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	b2da      	uxtb	r2, r3
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	1c59      	adds	r1, r3, #1
 80017a8:	6179      	str	r1, [r7, #20]
 80017aa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80017ae:	b2d2      	uxtb	r2, r2
 80017b0:	701a      	strb	r2, [r3, #0]
 80017b2:	693b      	ldr	r3, [r7, #16]
 80017b4:	09db      	lsrs	r3, r3, #7
 80017b6:	613b      	str	r3, [r7, #16]
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	2b7f      	cmp	r3, #127	; 0x7f
 80017bc:	d8f0      	bhi.n	80017a0 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	1c5a      	adds	r2, r3, #1
 80017c2:	617a      	str	r2, [r7, #20]
 80017c4:	693a      	ldr	r2, [r7, #16]
 80017c6:	b2d2      	uxtb	r2, r2
 80017c8:	701a      	strb	r2, [r3, #0]
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 80017ce:	2202      	movs	r2, #2
 80017d0:	6879      	ldr	r1, [r7, #4]
 80017d2:	68b8      	ldr	r0, [r7, #8]
 80017d4:	f7ff f9ce 	bl	8000b74 <_SendPacket>
  RECORD_END();
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	f383 8811 	msr	BASEPRI, r3
}
 80017de:	bf00      	nop
 80017e0:	3718      	adds	r7, #24
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	20000ac4 	.word	0x20000ac4
 80017ec:	e000ed04 	.word	0xe000ed04

080017f0 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80017f6:	f3ef 8311 	mrs	r3, BASEPRI
 80017fa:	f04f 0120 	mov.w	r1, #32
 80017fe:	f381 8811 	msr	BASEPRI, r1
 8001802:	607b      	str	r3, [r7, #4]
 8001804:	4807      	ldr	r0, [pc, #28]	; (8001824 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8001806:	f7ff f8c7 	bl	8000998 <_PreparePacket>
 800180a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800180c:	2203      	movs	r2, #3
 800180e:	6839      	ldr	r1, [r7, #0]
 8001810:	6838      	ldr	r0, [r7, #0]
 8001812:	f7ff f9af 	bl	8000b74 <_SendPacket>
  RECORD_END();
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	f383 8811 	msr	BASEPRI, r3
}
 800181c:	bf00      	nop
 800181e:	3708      	adds	r7, #8
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	20000ac4 	.word	0x20000ac4

08001828 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8001828:	b580      	push	{r7, lr}
 800182a:	b08c      	sub	sp, #48	; 0x30
 800182c:	af00      	add	r7, sp, #0
 800182e:	4603      	mov	r3, r0
 8001830:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8001832:	4b40      	ldr	r3, [pc, #256]	; (8001934 <SEGGER_SYSVIEW_SendModule+0x10c>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d077      	beq.n	800192a <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 800183a:	4b3e      	ldr	r3, [pc, #248]	; (8001934 <SEGGER_SYSVIEW_SendModule+0x10c>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8001840:	2300      	movs	r3, #0
 8001842:	62bb      	str	r3, [r7, #40]	; 0x28
 8001844:	e008      	b.n	8001858 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8001846:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001848:	691b      	ldr	r3, [r3, #16]
 800184a:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 800184c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800184e:	2b00      	cmp	r3, #0
 8001850:	d007      	beq.n	8001862 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8001852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001854:	3301      	adds	r3, #1
 8001856:	62bb      	str	r3, [r7, #40]	; 0x28
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800185c:	429a      	cmp	r2, r3
 800185e:	d3f2      	bcc.n	8001846 <SEGGER_SYSVIEW_SendModule+0x1e>
 8001860:	e000      	b.n	8001864 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8001862:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8001864:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001866:	2b00      	cmp	r3, #0
 8001868:	d055      	beq.n	8001916 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800186a:	f3ef 8311 	mrs	r3, BASEPRI
 800186e:	f04f 0120 	mov.w	r1, #32
 8001872:	f381 8811 	msr	BASEPRI, r1
 8001876:	617b      	str	r3, [r7, #20]
 8001878:	482f      	ldr	r0, [pc, #188]	; (8001938 <SEGGER_SYSVIEW_SendModule+0x110>)
 800187a:	f7ff f88d 	bl	8000998 <_PreparePacket>
 800187e:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	627b      	str	r3, [r7, #36]	; 0x24
 8001888:	79fb      	ldrb	r3, [r7, #7]
 800188a:	623b      	str	r3, [r7, #32]
 800188c:	e00b      	b.n	80018a6 <SEGGER_SYSVIEW_SendModule+0x7e>
 800188e:	6a3b      	ldr	r3, [r7, #32]
 8001890:	b2da      	uxtb	r2, r3
 8001892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001894:	1c59      	adds	r1, r3, #1
 8001896:	6279      	str	r1, [r7, #36]	; 0x24
 8001898:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800189c:	b2d2      	uxtb	r2, r2
 800189e:	701a      	strb	r2, [r3, #0]
 80018a0:	6a3b      	ldr	r3, [r7, #32]
 80018a2:	09db      	lsrs	r3, r3, #7
 80018a4:	623b      	str	r3, [r7, #32]
 80018a6:	6a3b      	ldr	r3, [r7, #32]
 80018a8:	2b7f      	cmp	r3, #127	; 0x7f
 80018aa:	d8f0      	bhi.n	800188e <SEGGER_SYSVIEW_SendModule+0x66>
 80018ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ae:	1c5a      	adds	r2, r3, #1
 80018b0:	627a      	str	r2, [r7, #36]	; 0x24
 80018b2:	6a3a      	ldr	r2, [r7, #32]
 80018b4:	b2d2      	uxtb	r2, r2
 80018b6:	701a      	strb	r2, [r3, #0]
 80018b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ba:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	61fb      	str	r3, [r7, #28]
 80018c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	61bb      	str	r3, [r7, #24]
 80018c6:	e00b      	b.n	80018e0 <SEGGER_SYSVIEW_SendModule+0xb8>
 80018c8:	69bb      	ldr	r3, [r7, #24]
 80018ca:	b2da      	uxtb	r2, r3
 80018cc:	69fb      	ldr	r3, [r7, #28]
 80018ce:	1c59      	adds	r1, r3, #1
 80018d0:	61f9      	str	r1, [r7, #28]
 80018d2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80018d6:	b2d2      	uxtb	r2, r2
 80018d8:	701a      	strb	r2, [r3, #0]
 80018da:	69bb      	ldr	r3, [r7, #24]
 80018dc:	09db      	lsrs	r3, r3, #7
 80018de:	61bb      	str	r3, [r7, #24]
 80018e0:	69bb      	ldr	r3, [r7, #24]
 80018e2:	2b7f      	cmp	r3, #127	; 0x7f
 80018e4:	d8f0      	bhi.n	80018c8 <SEGGER_SYSVIEW_SendModule+0xa0>
 80018e6:	69fb      	ldr	r3, [r7, #28]
 80018e8:	1c5a      	adds	r2, r3, #1
 80018ea:	61fa      	str	r2, [r7, #28]
 80018ec:	69ba      	ldr	r2, [r7, #24]
 80018ee:	b2d2      	uxtb	r2, r2
 80018f0:	701a      	strb	r2, [r3, #0]
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80018f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	2280      	movs	r2, #128	; 0x80
 80018fc:	4619      	mov	r1, r3
 80018fe:	68f8      	ldr	r0, [r7, #12]
 8001900:	f7ff f81a 	bl	8000938 <_EncodeStr>
 8001904:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8001906:	2216      	movs	r2, #22
 8001908:	68f9      	ldr	r1, [r7, #12]
 800190a:	6938      	ldr	r0, [r7, #16]
 800190c:	f7ff f932 	bl	8000b74 <_SendPacket>
      RECORD_END();
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 8001916:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001918:	2b00      	cmp	r3, #0
 800191a:	d006      	beq.n	800192a <SEGGER_SYSVIEW_SendModule+0x102>
 800191c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800191e:	68db      	ldr	r3, [r3, #12]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d002      	beq.n	800192a <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 8001924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	4798      	blx	r3
    }
  }
}
 800192a:	bf00      	nop
 800192c:	3730      	adds	r7, #48	; 0x30
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	20000abc 	.word	0x20000abc
 8001938:	20000ac4 	.word	0x20000ac4

0800193c <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8001942:	4b0c      	ldr	r3, [pc, #48]	; (8001974 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d00f      	beq.n	800196a <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800194a:	4b0a      	ldr	r3, [pc, #40]	; (8001974 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	68db      	ldr	r3, [r3, #12]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d002      	beq.n	800195e <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	691b      	ldr	r3, [r3, #16]
 8001962:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d1f2      	bne.n	8001950 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800196a:	bf00      	nop
 800196c:	3708      	adds	r7, #8
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	20000abc 	.word	0x20000abc

08001978 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8001978:	b580      	push	{r7, lr}
 800197a:	b086      	sub	sp, #24
 800197c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800197e:	f3ef 8311 	mrs	r3, BASEPRI
 8001982:	f04f 0120 	mov.w	r1, #32
 8001986:	f381 8811 	msr	BASEPRI, r1
 800198a:	60fb      	str	r3, [r7, #12]
 800198c:	4817      	ldr	r0, [pc, #92]	; (80019ec <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800198e:	f7ff f803 	bl	8000998 <_PreparePacket>
 8001992:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	617b      	str	r3, [r7, #20]
 800199c:	4b14      	ldr	r3, [pc, #80]	; (80019f0 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	613b      	str	r3, [r7, #16]
 80019a2:	e00b      	b.n	80019bc <SEGGER_SYSVIEW_SendNumModules+0x44>
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	b2da      	uxtb	r2, r3
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	1c59      	adds	r1, r3, #1
 80019ac:	6179      	str	r1, [r7, #20]
 80019ae:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80019b2:	b2d2      	uxtb	r2, r2
 80019b4:	701a      	strb	r2, [r3, #0]
 80019b6:	693b      	ldr	r3, [r7, #16]
 80019b8:	09db      	lsrs	r3, r3, #7
 80019ba:	613b      	str	r3, [r7, #16]
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	2b7f      	cmp	r3, #127	; 0x7f
 80019c0:	d8f0      	bhi.n	80019a4 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	1c5a      	adds	r2, r3, #1
 80019c6:	617a      	str	r2, [r7, #20]
 80019c8:	693a      	ldr	r2, [r7, #16]
 80019ca:	b2d2      	uxtb	r2, r2
 80019cc:	701a      	strb	r2, [r3, #0]
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 80019d2:	221b      	movs	r2, #27
 80019d4:	6879      	ldr	r1, [r7, #4]
 80019d6:	68b8      	ldr	r0, [r7, #8]
 80019d8:	f7ff f8cc 	bl	8000b74 <_SendPacket>
  RECORD_END();
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	f383 8811 	msr	BASEPRI, r3
}
 80019e2:	bf00      	nop
 80019e4:	3718      	adds	r7, #24
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	20000ac4 	.word	0x20000ac4
 80019f0:	20000ac0 	.word	0x20000ac0

080019f4 <SEGGER_SYSVIEW_PrintfHost>:
*    s        - String to be formatted.
*
*  Additional information
*    All format arguments are treated as 32-bit scalar values.
*/
void SEGGER_SYSVIEW_PrintfHost(const char* s, ...) {
 80019f4:	b40f      	push	{r0, r1, r2, r3}
 80019f6:	b580      	push	{r7, lr}
 80019f8:	b082      	sub	sp, #8
 80019fa:	af00      	add	r7, sp, #0
    va_start(ParamList, s);
    _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
    va_end(ParamList);
  }
#else
  va_start(ParamList, s);
 80019fc:	f107 0314 	add.w	r3, r7, #20
 8001a00:	607b      	str	r3, [r7, #4]
  _VPrintHost(s, SEGGER_SYSVIEW_LOG, &ParamList);
 8001a02:	1d3b      	adds	r3, r7, #4
 8001a04:	461a      	mov	r2, r3
 8001a06:	2100      	movs	r1, #0
 8001a08:	6938      	ldr	r0, [r7, #16]
 8001a0a:	f7ff fa21 	bl	8000e50 <_VPrintHost>
  va_end(ParamList);
#endif
}
 8001a0e:	bf00      	nop
 8001a10:	3708      	adds	r7, #8
 8001a12:	46bd      	mov	sp, r7
 8001a14:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001a18:	b004      	add	sp, #16
 8001a1a:	4770      	bx	lr

08001a1c <SEGGER_SYSVIEW_Print>:
*    Print a string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Print(const char* s) {
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b08a      	sub	sp, #40	; 0x28
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8001a24:	f3ef 8311 	mrs	r3, BASEPRI
 8001a28:	f04f 0120 	mov.w	r1, #32
 8001a2c:	f381 8811 	msr	BASEPRI, r1
 8001a30:	617b      	str	r3, [r7, #20]
 8001a32:	4827      	ldr	r0, [pc, #156]	; (8001ad0 <SEGGER_SYSVIEW_Print+0xb4>)
 8001a34:	f7fe ffb0 	bl	8000998 <_PreparePacket>
 8001a38:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8001a3a:	2280      	movs	r2, #128	; 0x80
 8001a3c:	6879      	ldr	r1, [r7, #4]
 8001a3e:	6938      	ldr	r0, [r7, #16]
 8001a40:	f7fe ff7a 	bl	8000938 <_EncodeStr>
 8001a44:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_LOG);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	627b      	str	r3, [r7, #36]	; 0x24
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	623b      	str	r3, [r7, #32]
 8001a4e:	e00b      	b.n	8001a68 <SEGGER_SYSVIEW_Print+0x4c>
 8001a50:	6a3b      	ldr	r3, [r7, #32]
 8001a52:	b2da      	uxtb	r2, r3
 8001a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a56:	1c59      	adds	r1, r3, #1
 8001a58:	6279      	str	r1, [r7, #36]	; 0x24
 8001a5a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001a5e:	b2d2      	uxtb	r2, r2
 8001a60:	701a      	strb	r2, [r3, #0]
 8001a62:	6a3b      	ldr	r3, [r7, #32]
 8001a64:	09db      	lsrs	r3, r3, #7
 8001a66:	623b      	str	r3, [r7, #32]
 8001a68:	6a3b      	ldr	r3, [r7, #32]
 8001a6a:	2b7f      	cmp	r3, #127	; 0x7f
 8001a6c:	d8f0      	bhi.n	8001a50 <SEGGER_SYSVIEW_Print+0x34>
 8001a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a70:	1c5a      	adds	r2, r3, #1
 8001a72:	627a      	str	r2, [r7, #36]	; 0x24
 8001a74:	6a3a      	ldr	r2, [r7, #32]
 8001a76:	b2d2      	uxtb	r2, r2
 8001a78:	701a      	strb	r2, [r3, #0]
 8001a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a7c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	61fb      	str	r3, [r7, #28]
 8001a82:	2300      	movs	r3, #0
 8001a84:	61bb      	str	r3, [r7, #24]
 8001a86:	e00b      	b.n	8001aa0 <SEGGER_SYSVIEW_Print+0x84>
 8001a88:	69bb      	ldr	r3, [r7, #24]
 8001a8a:	b2da      	uxtb	r2, r3
 8001a8c:	69fb      	ldr	r3, [r7, #28]
 8001a8e:	1c59      	adds	r1, r3, #1
 8001a90:	61f9      	str	r1, [r7, #28]
 8001a92:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001a96:	b2d2      	uxtb	r2, r2
 8001a98:	701a      	strb	r2, [r3, #0]
 8001a9a:	69bb      	ldr	r3, [r7, #24]
 8001a9c:	09db      	lsrs	r3, r3, #7
 8001a9e:	61bb      	str	r3, [r7, #24]
 8001aa0:	69bb      	ldr	r3, [r7, #24]
 8001aa2:	2b7f      	cmp	r3, #127	; 0x7f
 8001aa4:	d8f0      	bhi.n	8001a88 <SEGGER_SYSVIEW_Print+0x6c>
 8001aa6:	69fb      	ldr	r3, [r7, #28]
 8001aa8:	1c5a      	adds	r2, r3, #1
 8001aaa:	61fa      	str	r2, [r7, #28]
 8001aac:	69ba      	ldr	r2, [r7, #24]
 8001aae:	b2d2      	uxtb	r2, r2
 8001ab0:	701a      	strb	r2, [r3, #0]
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8001ab6:	221a      	movs	r2, #26
 8001ab8:	68f9      	ldr	r1, [r7, #12]
 8001aba:	6938      	ldr	r0, [r7, #16]
 8001abc:	f7ff f85a 	bl	8000b74 <_SendPacket>
  RECORD_END();
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	f383 8811 	msr	BASEPRI, r3
}
 8001ac6:	bf00      	nop
 8001ac8:	3728      	adds	r7, #40	; 0x28
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	20000ac4 	.word	0x20000ac4

08001ad4 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8001ad8:	4803      	ldr	r0, [pc, #12]	; (8001ae8 <_cbSendSystemDesc+0x14>)
 8001ada:	f7ff fdf1 	bl	80016c0 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8001ade:	4803      	ldr	r0, [pc, #12]	; (8001aec <_cbSendSystemDesc+0x18>)
 8001ae0:	f7ff fdee 	bl	80016c0 <SEGGER_SYSVIEW_SendSysDesc>
}
 8001ae4:	bf00      	nop
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	0800b72c 	.word	0x0800b72c
 8001aec:	0800b760 	.word	0x0800b760

08001af0 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8001af4:	4b06      	ldr	r3, [pc, #24]	; (8001b10 <SEGGER_SYSVIEW_Conf+0x20>)
 8001af6:	6818      	ldr	r0, [r3, #0]
 8001af8:	4b05      	ldr	r3, [pc, #20]	; (8001b10 <SEGGER_SYSVIEW_Conf+0x20>)
 8001afa:	6819      	ldr	r1, [r3, #0]
 8001afc:	4b05      	ldr	r3, [pc, #20]	; (8001b14 <SEGGER_SYSVIEW_Conf+0x24>)
 8001afe:	4a06      	ldr	r2, [pc, #24]	; (8001b18 <SEGGER_SYSVIEW_Conf+0x28>)
 8001b00:	f7ff fa64 	bl	8000fcc <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8001b04:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001b08:	f7ff faa4 	bl	8001054 <SEGGER_SYSVIEW_SetRAMBase>
}
 8001b0c:	bf00      	nop
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	20000004 	.word	0x20000004
 8001b14:	08001ad5 	.word	0x08001ad5
 8001b18:	0800b810 	.word	0x0800b810

08001b1c <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8001b1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b1e:	b085      	sub	sp, #20
 8001b20:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8001b22:	2300      	movs	r3, #0
 8001b24:	607b      	str	r3, [r7, #4]
 8001b26:	e048      	b.n	8001bba <_cbSendTaskList+0x9e>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
 8001b28:	4929      	ldr	r1, [pc, #164]	; (8001bd0 <_cbSendTaskList+0xb4>)
 8001b2a:	687a      	ldr	r2, [r7, #4]
 8001b2c:	4613      	mov	r3, r2
 8001b2e:	009b      	lsls	r3, r3, #2
 8001b30:	4413      	add	r3, r2
 8001b32:	009b      	lsls	r3, r3, #2
 8001b34:	440b      	add	r3, r1
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f008 f907 	bl	8009d4c <uxTaskGetStackHighWaterMark>
 8001b3e:	4601      	mov	r1, r0
 8001b40:	4823      	ldr	r0, [pc, #140]	; (8001bd0 <_cbSendTaskList+0xb4>)
 8001b42:	687a      	ldr	r2, [r7, #4]
 8001b44:	4613      	mov	r3, r2
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	4413      	add	r3, r2
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	4403      	add	r3, r0
 8001b4e:	3310      	adds	r3, #16
 8001b50:	6019      	str	r1, [r3, #0]
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8001b52:	491f      	ldr	r1, [pc, #124]	; (8001bd0 <_cbSendTaskList+0xb4>)
 8001b54:	687a      	ldr	r2, [r7, #4]
 8001b56:	4613      	mov	r3, r2
 8001b58:	009b      	lsls	r3, r3, #2
 8001b5a:	4413      	add	r3, r2
 8001b5c:	009b      	lsls	r3, r3, #2
 8001b5e:	440b      	add	r3, r1
 8001b60:	6818      	ldr	r0, [r3, #0]
 8001b62:	491b      	ldr	r1, [pc, #108]	; (8001bd0 <_cbSendTaskList+0xb4>)
 8001b64:	687a      	ldr	r2, [r7, #4]
 8001b66:	4613      	mov	r3, r2
 8001b68:	009b      	lsls	r3, r3, #2
 8001b6a:	4413      	add	r3, r2
 8001b6c:	009b      	lsls	r3, r3, #2
 8001b6e:	440b      	add	r3, r1
 8001b70:	3304      	adds	r3, #4
 8001b72:	6819      	ldr	r1, [r3, #0]
 8001b74:	4c16      	ldr	r4, [pc, #88]	; (8001bd0 <_cbSendTaskList+0xb4>)
 8001b76:	687a      	ldr	r2, [r7, #4]
 8001b78:	4613      	mov	r3, r2
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	4413      	add	r3, r2
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	4423      	add	r3, r4
 8001b82:	3308      	adds	r3, #8
 8001b84:	681c      	ldr	r4, [r3, #0]
 8001b86:	4d12      	ldr	r5, [pc, #72]	; (8001bd0 <_cbSendTaskList+0xb4>)
 8001b88:	687a      	ldr	r2, [r7, #4]
 8001b8a:	4613      	mov	r3, r2
 8001b8c:	009b      	lsls	r3, r3, #2
 8001b8e:	4413      	add	r3, r2
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	442b      	add	r3, r5
 8001b94:	330c      	adds	r3, #12
 8001b96:	681d      	ldr	r5, [r3, #0]
 8001b98:	4e0d      	ldr	r6, [pc, #52]	; (8001bd0 <_cbSendTaskList+0xb4>)
 8001b9a:	687a      	ldr	r2, [r7, #4]
 8001b9c:	4613      	mov	r3, r2
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	4413      	add	r3, r2
 8001ba2:	009b      	lsls	r3, r3, #2
 8001ba4:	4433      	add	r3, r6
 8001ba6:	3310      	adds	r3, #16
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	9300      	str	r3, [sp, #0]
 8001bac:	462b      	mov	r3, r5
 8001bae:	4622      	mov	r2, r4
 8001bb0:	f000 f855 	bl	8001c5e <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	3301      	adds	r3, #1
 8001bb8:	607b      	str	r3, [r7, #4]
 8001bba:	4b06      	ldr	r3, [pc, #24]	; (8001bd4 <_cbSendTaskList+0xb8>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	687a      	ldr	r2, [r7, #4]
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	d3b1      	bcc.n	8001b28 <_cbSendTaskList+0xc>
  }
}
 8001bc4:	bf00      	nop
 8001bc6:	bf00      	nop
 8001bc8:	370c      	adds	r7, #12
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	20000ba8 	.word	0x20000ba8
 8001bd4:	20000c48 	.word	0x20000c48

08001bd8 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8001bd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001bdc:	b082      	sub	sp, #8
 8001bde:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8001be0:	f007 fd74 	bl	80096cc <xTaskGetTickCountFromISR>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2200      	movs	r2, #0
 8001be8:	469a      	mov	sl, r3
 8001bea:	4693      	mov	fp, r2
 8001bec:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8001bf0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	460b      	mov	r3, r1
 8001bf8:	f04f 0a00 	mov.w	sl, #0
 8001bfc:	f04f 0b00 	mov.w	fp, #0
 8001c00:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8001c04:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8001c08:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8001c0c:	4652      	mov	r2, sl
 8001c0e:	465b      	mov	r3, fp
 8001c10:	1a14      	subs	r4, r2, r0
 8001c12:	eb63 0501 	sbc.w	r5, r3, r1
 8001c16:	f04f 0200 	mov.w	r2, #0
 8001c1a:	f04f 0300 	mov.w	r3, #0
 8001c1e:	00ab      	lsls	r3, r5, #2
 8001c20:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8001c24:	00a2      	lsls	r2, r4, #2
 8001c26:	4614      	mov	r4, r2
 8001c28:	461d      	mov	r5, r3
 8001c2a:	eb14 0800 	adds.w	r8, r4, r0
 8001c2e:	eb45 0901 	adc.w	r9, r5, r1
 8001c32:	f04f 0200 	mov.w	r2, #0
 8001c36:	f04f 0300 	mov.w	r3, #0
 8001c3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c46:	4690      	mov	r8, r2
 8001c48:	4699      	mov	r9, r3
 8001c4a:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8001c4e:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8001c52:	4610      	mov	r0, r2
 8001c54:	4619      	mov	r1, r3
 8001c56:	3708      	adds	r7, #8
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001c5e <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b08a      	sub	sp, #40	; 0x28
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	60f8      	str	r0, [r7, #12]
 8001c66:	60b9      	str	r1, [r7, #8]
 8001c68:	607a      	str	r2, [r7, #4]
 8001c6a:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8001c6c:	f107 0314 	add.w	r3, r7, #20
 8001c70:	2214      	movs	r2, #20
 8001c72:	2100      	movs	r1, #0
 8001c74:	4618      	mov	r0, r3
 8001c76:	f009 fc75 	bl	800b564 <memset>
  TaskInfo.TaskID     = TaskID;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8001c8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c8c:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8001c8e:	f107 0314 	add.w	r3, r7, #20
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7ff fc1c 	bl	80014d0 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8001c98:	bf00      	nop
 8001c9a:	3728      	adds	r7, #40	; 0x28
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b085      	sub	sp, #20
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	f003 0307 	and.w	r3, r3, #7
 8001cae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cb0:	4b0b      	ldr	r3, [pc, #44]	; (8001ce0 <__NVIC_SetPriorityGrouping+0x40>)
 8001cb2:	68db      	ldr	r3, [r3, #12]
 8001cb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cb6:	68ba      	ldr	r2, [r7, #8]
 8001cb8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001cc8:	4b06      	ldr	r3, [pc, #24]	; (8001ce4 <__NVIC_SetPriorityGrouping+0x44>)
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cce:	4a04      	ldr	r2, [pc, #16]	; (8001ce0 <__NVIC_SetPriorityGrouping+0x40>)
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	60d3      	str	r3, [r2, #12]
}
 8001cd4:	bf00      	nop
 8001cd6:	3714      	adds	r7, #20
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr
 8001ce0:	e000ed00 	.word	0xe000ed00
 8001ce4:	05fa0000 	.word	0x05fa0000

08001ce8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	4603      	mov	r3, r0
 8001cf0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	db0b      	blt.n	8001d12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cfa:	79fb      	ldrb	r3, [r7, #7]
 8001cfc:	f003 021f 	and.w	r2, r3, #31
 8001d00:	4907      	ldr	r1, [pc, #28]	; (8001d20 <__NVIC_EnableIRQ+0x38>)
 8001d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d06:	095b      	lsrs	r3, r3, #5
 8001d08:	2001      	movs	r0, #1
 8001d0a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d12:	bf00      	nop
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	e000e100 	.word	0xe000e100

08001d24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	6039      	str	r1, [r7, #0]
 8001d2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	db0a      	blt.n	8001d4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	b2da      	uxtb	r2, r3
 8001d3c:	490c      	ldr	r1, [pc, #48]	; (8001d70 <__NVIC_SetPriority+0x4c>)
 8001d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d42:	0112      	lsls	r2, r2, #4
 8001d44:	b2d2      	uxtb	r2, r2
 8001d46:	440b      	add	r3, r1
 8001d48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d4c:	e00a      	b.n	8001d64 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	b2da      	uxtb	r2, r3
 8001d52:	4908      	ldr	r1, [pc, #32]	; (8001d74 <__NVIC_SetPriority+0x50>)
 8001d54:	79fb      	ldrb	r3, [r7, #7]
 8001d56:	f003 030f 	and.w	r3, r3, #15
 8001d5a:	3b04      	subs	r3, #4
 8001d5c:	0112      	lsls	r2, r2, #4
 8001d5e:	b2d2      	uxtb	r2, r2
 8001d60:	440b      	add	r3, r1
 8001d62:	761a      	strb	r2, [r3, #24]
}
 8001d64:	bf00      	nop
 8001d66:	370c      	adds	r7, #12
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr
 8001d70:	e000e100 	.word	0xe000e100
 8001d74:	e000ed00 	.word	0xe000ed00

08001d78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d7c:	f000 ff93 	bl	8002ca6 <HAL_Init>

  /* USER CODE BEGIN Init */
  SEGGER_SYSVIEW_Conf();
 8001d80:	f7ff feb6 	bl	8001af0 <SEGGER_SYSVIEW_Conf>
  NVIC_SetPriorityGrouping(0);
 8001d84:	2000      	movs	r0, #0
 8001d86:	f7ff ff8b 	bl	8001ca0 <__NVIC_SetPriorityGrouping>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d8a:	f000 f86d 	bl	8001e68 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d8e:	f000 fa45 	bl	800221c <MX_GPIO_Init>
  MX_DMA_Init();
 8001d92:	f000 f9e7 	bl	8002164 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8001d96:	f000 f987 	bl	80020a8 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001d9a:	f000 f9b5 	bl	8002108 <MX_USB_OTG_FS_PCD_Init>
  MX_UART4_Init();
 8001d9e:	f000 f923 	bl	8001fe8 <MX_UART4_Init>
  MX_ETH_Init();
 8001da2:	f000 f8d3 	bl	8001f4c <MX_ETH_Init>
  MX_USART2_UART_Init();
 8001da6:	f000 f94f 	bl	8002048 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001daa:	f005 fd3b 	bl	8007824 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
  rxStream = xStreamBufferCreate(100, 1);
 8001dae:	2200      	movs	r2, #0
 8001db0:	2101      	movs	r1, #1
 8001db2:	2064      	movs	r0, #100	; 0x64
 8001db4:	f006 fd40 	bl	8008838 <xStreamBufferGenericCreate>
 8001db8:	4603      	mov	r3, r0
 8001dba:	4a1b      	ldr	r2, [pc, #108]	; (8001e28 <main+0xb0>)
 8001dbc:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of startUart4Traffic */
  startUart4TrafficHandle = osTimerNew(startUart4TrafficEntry, osTimerOnce, NULL, &startUart4Traffic_attributes);
 8001dbe:	4b1b      	ldr	r3, [pc, #108]	; (8001e2c <main+0xb4>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	2100      	movs	r1, #0
 8001dc4:	481a      	ldr	r0, [pc, #104]	; (8001e30 <main+0xb8>)
 8001dc6:	f005 fe81 	bl	8007acc <osTimerNew>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	4a19      	ldr	r2, [pc, #100]	; (8001e34 <main+0xbc>)
 8001dce:	6013      	str	r3, [r2, #0]

  /* creation of uart4Send */
  uart4SendHandle = osTimerNew(uart4SendEntry, osTimerPeriodic, NULL, &uart4Send_attributes);
 8001dd0:	4b19      	ldr	r3, [pc, #100]	; (8001e38 <main+0xc0>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	2101      	movs	r1, #1
 8001dd6:	4819      	ldr	r0, [pc, #100]	; (8001e3c <main+0xc4>)
 8001dd8:	f005 fe78 	bl	8007acc <osTimerNew>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	4a18      	ldr	r2, [pc, #96]	; (8001e40 <main+0xc8>)
 8001de0:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  osTimerStart(startUart4TrafficHandle, 500 / portTICK_PERIOD_MS);
 8001de2:	4b14      	ldr	r3, [pc, #80]	; (8001e34 <main+0xbc>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001dea:	4618      	mov	r0, r3
 8001dec:	f005 fef2 	bl	8007bd4 <osTimerStart>

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001df0:	4a14      	ldr	r2, [pc, #80]	; (8001e44 <main+0xcc>)
 8001df2:	2100      	movs	r1, #0
 8001df4:	4814      	ldr	r0, [pc, #80]	; (8001e48 <main+0xd0>)
 8001df6:	f005 fd7f 	bl	80078f8 <osThreadNew>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	4a13      	ldr	r2, [pc, #76]	; (8001e4c <main+0xd4>)
 8001dfe:	6013      	str	r3, [r2, #0]

  /* creation of uartPrintTask */
  //uartPrintTaskHandle = osThreadNew(uartPrintTaskEntry, NULL, &uartPrintTask_attributes);
  uartPrintTaskHandle = osThreadNew(uartPrintOutTask, NULL, &uartPrintTask_attributes);
 8001e00:	4a13      	ldr	r2, [pc, #76]	; (8001e50 <main+0xd8>)
 8001e02:	2100      	movs	r1, #0
 8001e04:	4813      	ldr	r0, [pc, #76]	; (8001e54 <main+0xdc>)
 8001e06:	f005 fd77 	bl	80078f8 <osThreadNew>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	4a12      	ldr	r2, [pc, #72]	; (8001e58 <main+0xe0>)
 8001e0e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  HAL_UART_Receive_DMA (&huart2, UART2_rxBuffer, 1);
 8001e10:	2201      	movs	r2, #1
 8001e12:	4912      	ldr	r1, [pc, #72]	; (8001e5c <main+0xe4>)
 8001e14:	4812      	ldr	r0, [pc, #72]	; (8001e60 <main+0xe8>)
 8001e16:	f004 f832 	bl	8005e7e <HAL_UART_Receive_DMA>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001e1a:	f005 fd37 	bl	800788c <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    SEGGER_SYSVIEW_PrintfHost("problem");
 8001e1e:	4811      	ldr	r0, [pc, #68]	; (8001e64 <main+0xec>)
 8001e20:	f7ff fde8 	bl	80019f4 <SEGGER_SYSVIEW_PrintfHost>
 8001e24:	e7fb      	b.n	8001e1e <main+0xa6>
 8001e26:	bf00      	nop
 8001e28:	20000cc8 	.word	0x20000cc8
 8001e2c:	0800b870 	.word	0x0800b870
 8001e30:	0800257d 	.word	0x0800257d
 8001e34:	200014c8 	.word	0x200014c8
 8001e38:	0800b880 	.word	0x0800b880
 8001e3c:	080025a1 	.word	0x080025a1
 8001e40:	200014cc 	.word	0x200014cc
 8001e44:	0800b828 	.word	0x0800b828
 8001e48:	0800256d 	.word	0x0800256d
 8001e4c:	200014c0 	.word	0x200014c0
 8001e50:	0800b84c 	.word	0x0800b84c
 8001e54:	08002431 	.word	0x08002431
 8001e58:	200014c4 	.word	0x200014c4
 8001e5c:	20000ccc 	.word	0x20000ccc
 8001e60:	20000e48 	.word	0x20000e48
 8001e64:	0800b7ac 	.word	0x0800b7ac

08001e68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b094      	sub	sp, #80	; 0x50
 8001e6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e6e:	f107 031c 	add.w	r3, r7, #28
 8001e72:	2234      	movs	r2, #52	; 0x34
 8001e74:	2100      	movs	r1, #0
 8001e76:	4618      	mov	r0, r3
 8001e78:	f009 fb74 	bl	800b564 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e7c:	f107 0308 	add.w	r3, r7, #8
 8001e80:	2200      	movs	r2, #0
 8001e82:	601a      	str	r2, [r3, #0]
 8001e84:	605a      	str	r2, [r3, #4]
 8001e86:	609a      	str	r2, [r3, #8]
 8001e88:	60da      	str	r2, [r3, #12]
 8001e8a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001e8c:	f002 fab8 	bl	8004400 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e90:	4b2c      	ldr	r3, [pc, #176]	; (8001f44 <SystemClock_Config+0xdc>)
 8001e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e94:	4a2b      	ldr	r2, [pc, #172]	; (8001f44 <SystemClock_Config+0xdc>)
 8001e96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e9a:	6413      	str	r3, [r2, #64]	; 0x40
 8001e9c:	4b29      	ldr	r3, [pc, #164]	; (8001f44 <SystemClock_Config+0xdc>)
 8001e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ea4:	607b      	str	r3, [r7, #4]
 8001ea6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001ea8:	4b27      	ldr	r3, [pc, #156]	; (8001f48 <SystemClock_Config+0xe0>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001eb0:	4a25      	ldr	r2, [pc, #148]	; (8001f48 <SystemClock_Config+0xe0>)
 8001eb2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001eb6:	6013      	str	r3, [r2, #0]
 8001eb8:	4b23      	ldr	r3, [pc, #140]	; (8001f48 <SystemClock_Config+0xe0>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001ec0:	603b      	str	r3, [r7, #0]
 8001ec2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001ec8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001ecc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ece:	2302      	movs	r3, #2
 8001ed0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ed2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001ed6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001ed8:	2304      	movs	r3, #4
 8001eda:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001edc:	2360      	movs	r3, #96	; 0x60
 8001ede:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ee0:	2302      	movs	r3, #2
 8001ee2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001ee4:	2304      	movs	r3, #4
 8001ee6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001ee8:	2302      	movs	r3, #2
 8001eea:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001eec:	f107 031c 	add.w	r3, r7, #28
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f002 fae5 	bl	80044c0 <HAL_RCC_OscConfig>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d001      	beq.n	8001f00 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001efc:	f000 fb7a 	bl	80025f4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001f00:	f002 fa8e 	bl	8004420 <HAL_PWREx_EnableOverDrive>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d001      	beq.n	8001f0e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001f0a:	f000 fb73 	bl	80025f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f0e:	230f      	movs	r3, #15
 8001f10:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f12:	2302      	movs	r3, #2
 8001f14:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f16:	2300      	movs	r3, #0
 8001f18:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f1e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f20:	2300      	movs	r3, #0
 8001f22:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001f24:	f107 0308 	add.w	r3, r7, #8
 8001f28:	2103      	movs	r1, #3
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f002 fd76 	bl	8004a1c <HAL_RCC_ClockConfig>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001f36:	f000 fb5d 	bl	80025f4 <Error_Handler>
  }
}
 8001f3a:	bf00      	nop
 8001f3c:	3750      	adds	r7, #80	; 0x50
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	40023800 	.word	0x40023800
 8001f48:	40007000 	.word	0x40007000

08001f4c <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001f50:	4b1f      	ldr	r3, [pc, #124]	; (8001fd0 <MX_ETH_Init+0x84>)
 8001f52:	4a20      	ldr	r2, [pc, #128]	; (8001fd4 <MX_ETH_Init+0x88>)
 8001f54:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001f56:	4b20      	ldr	r3, [pc, #128]	; (8001fd8 <MX_ETH_Init+0x8c>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001f5c:	4b1e      	ldr	r3, [pc, #120]	; (8001fd8 <MX_ETH_Init+0x8c>)
 8001f5e:	2280      	movs	r2, #128	; 0x80
 8001f60:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8001f62:	4b1d      	ldr	r3, [pc, #116]	; (8001fd8 <MX_ETH_Init+0x8c>)
 8001f64:	22e1      	movs	r2, #225	; 0xe1
 8001f66:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001f68:	4b1b      	ldr	r3, [pc, #108]	; (8001fd8 <MX_ETH_Init+0x8c>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001f6e:	4b1a      	ldr	r3, [pc, #104]	; (8001fd8 <MX_ETH_Init+0x8c>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001f74:	4b18      	ldr	r3, [pc, #96]	; (8001fd8 <MX_ETH_Init+0x8c>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001f7a:	4b15      	ldr	r3, [pc, #84]	; (8001fd0 <MX_ETH_Init+0x84>)
 8001f7c:	4a16      	ldr	r2, [pc, #88]	; (8001fd8 <MX_ETH_Init+0x8c>)
 8001f7e:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001f80:	4b13      	ldr	r3, [pc, #76]	; (8001fd0 <MX_ETH_Init+0x84>)
 8001f82:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001f86:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001f88:	4b11      	ldr	r3, [pc, #68]	; (8001fd0 <MX_ETH_Init+0x84>)
 8001f8a:	4a14      	ldr	r2, [pc, #80]	; (8001fdc <MX_ETH_Init+0x90>)
 8001f8c:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001f8e:	4b10      	ldr	r3, [pc, #64]	; (8001fd0 <MX_ETH_Init+0x84>)
 8001f90:	4a13      	ldr	r2, [pc, #76]	; (8001fe0 <MX_ETH_Init+0x94>)
 8001f92:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001f94:	4b0e      	ldr	r3, [pc, #56]	; (8001fd0 <MX_ETH_Init+0x84>)
 8001f96:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001f9a:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001f9c:	480c      	ldr	r0, [pc, #48]	; (8001fd0 <MX_ETH_Init+0x84>)
 8001f9e:	f001 fbfb 	bl	8003798 <HAL_ETH_Init>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d001      	beq.n	8001fac <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001fa8:	f000 fb24 	bl	80025f4 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001fac:	2238      	movs	r2, #56	; 0x38
 8001fae:	2100      	movs	r1, #0
 8001fb0:	480c      	ldr	r0, [pc, #48]	; (8001fe4 <MX_ETH_Init+0x98>)
 8001fb2:	f009 fad7 	bl	800b564 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001fb6:	4b0b      	ldr	r3, [pc, #44]	; (8001fe4 <MX_ETH_Init+0x98>)
 8001fb8:	2221      	movs	r2, #33	; 0x21
 8001fba:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001fbc:	4b09      	ldr	r3, [pc, #36]	; (8001fe4 <MX_ETH_Init+0x98>)
 8001fbe:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8001fc2:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001fc4:	4b07      	ldr	r3, [pc, #28]	; (8001fe4 <MX_ETH_Init+0x98>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001fca:	bf00      	nop
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	20000d10 	.word	0x20000d10
 8001fd4:	40028000 	.word	0x40028000
 8001fd8:	200014d0 	.word	0x200014d0
 8001fdc:	20000118 	.word	0x20000118
 8001fe0:	20000078 	.word	0x20000078
 8001fe4:	20000cd8 	.word	0x20000cd8

08001fe8 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001fec:	4b14      	ldr	r3, [pc, #80]	; (8002040 <MX_UART4_Init+0x58>)
 8001fee:	4a15      	ldr	r2, [pc, #84]	; (8002044 <MX_UART4_Init+0x5c>)
 8001ff0:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001ff2:	4b13      	ldr	r3, [pc, #76]	; (8002040 <MX_UART4_Init+0x58>)
 8001ff4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ff8:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001ffa:	4b11      	ldr	r3, [pc, #68]	; (8002040 <MX_UART4_Init+0x58>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002000:	4b0f      	ldr	r3, [pc, #60]	; (8002040 <MX_UART4_Init+0x58>)
 8002002:	2200      	movs	r2, #0
 8002004:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002006:	4b0e      	ldr	r3, [pc, #56]	; (8002040 <MX_UART4_Init+0x58>)
 8002008:	2200      	movs	r2, #0
 800200a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800200c:	4b0c      	ldr	r3, [pc, #48]	; (8002040 <MX_UART4_Init+0x58>)
 800200e:	220c      	movs	r2, #12
 8002010:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002012:	4b0b      	ldr	r3, [pc, #44]	; (8002040 <MX_UART4_Init+0x58>)
 8002014:	2200      	movs	r2, #0
 8002016:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002018:	4b09      	ldr	r3, [pc, #36]	; (8002040 <MX_UART4_Init+0x58>)
 800201a:	2200      	movs	r2, #0
 800201c:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800201e:	4b08      	ldr	r3, [pc, #32]	; (8002040 <MX_UART4_Init+0x58>)
 8002020:	2200      	movs	r2, #0
 8002022:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002024:	4b06      	ldr	r3, [pc, #24]	; (8002040 <MX_UART4_Init+0x58>)
 8002026:	2200      	movs	r2, #0
 8002028:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800202a:	4805      	ldr	r0, [pc, #20]	; (8002040 <MX_UART4_Init+0x58>)
 800202c:	f003 fe56 	bl	8005cdc <HAL_UART_Init>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d001      	beq.n	800203a <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8002036:	f000 fadd 	bl	80025f4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800203a:	bf00      	nop
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	20000dc0 	.word	0x20000dc0
 8002044:	40004c00 	.word	0x40004c00

08002048 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800204c:	4b14      	ldr	r3, [pc, #80]	; (80020a0 <MX_USART2_UART_Init+0x58>)
 800204e:	4a15      	ldr	r2, [pc, #84]	; (80020a4 <MX_USART2_UART_Init+0x5c>)
 8002050:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002052:	4b13      	ldr	r3, [pc, #76]	; (80020a0 <MX_USART2_UART_Init+0x58>)
 8002054:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002058:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800205a:	4b11      	ldr	r3, [pc, #68]	; (80020a0 <MX_USART2_UART_Init+0x58>)
 800205c:	2200      	movs	r2, #0
 800205e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002060:	4b0f      	ldr	r3, [pc, #60]	; (80020a0 <MX_USART2_UART_Init+0x58>)
 8002062:	2200      	movs	r2, #0
 8002064:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002066:	4b0e      	ldr	r3, [pc, #56]	; (80020a0 <MX_USART2_UART_Init+0x58>)
 8002068:	2200      	movs	r2, #0
 800206a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800206c:	4b0c      	ldr	r3, [pc, #48]	; (80020a0 <MX_USART2_UART_Init+0x58>)
 800206e:	220c      	movs	r2, #12
 8002070:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002072:	4b0b      	ldr	r3, [pc, #44]	; (80020a0 <MX_USART2_UART_Init+0x58>)
 8002074:	2200      	movs	r2, #0
 8002076:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002078:	4b09      	ldr	r3, [pc, #36]	; (80020a0 <MX_USART2_UART_Init+0x58>)
 800207a:	2200      	movs	r2, #0
 800207c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800207e:	4b08      	ldr	r3, [pc, #32]	; (80020a0 <MX_USART2_UART_Init+0x58>)
 8002080:	2200      	movs	r2, #0
 8002082:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002084:	4b06      	ldr	r3, [pc, #24]	; (80020a0 <MX_USART2_UART_Init+0x58>)
 8002086:	2200      	movs	r2, #0
 8002088:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800208a:	4805      	ldr	r0, [pc, #20]	; (80020a0 <MX_USART2_UART_Init+0x58>)
 800208c:	f003 fe26 	bl	8005cdc <HAL_UART_Init>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d001      	beq.n	800209a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002096:	f000 faad 	bl	80025f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800209a:	bf00      	nop
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	20000e48 	.word	0x20000e48
 80020a4:	40004400 	.word	0x40004400

080020a8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80020ac:	4b14      	ldr	r3, [pc, #80]	; (8002100 <MX_USART3_UART_Init+0x58>)
 80020ae:	4a15      	ldr	r2, [pc, #84]	; (8002104 <MX_USART3_UART_Init+0x5c>)
 80020b0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80020b2:	4b13      	ldr	r3, [pc, #76]	; (8002100 <MX_USART3_UART_Init+0x58>)
 80020b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80020b8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80020ba:	4b11      	ldr	r3, [pc, #68]	; (8002100 <MX_USART3_UART_Init+0x58>)
 80020bc:	2200      	movs	r2, #0
 80020be:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80020c0:	4b0f      	ldr	r3, [pc, #60]	; (8002100 <MX_USART3_UART_Init+0x58>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80020c6:	4b0e      	ldr	r3, [pc, #56]	; (8002100 <MX_USART3_UART_Init+0x58>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80020cc:	4b0c      	ldr	r3, [pc, #48]	; (8002100 <MX_USART3_UART_Init+0x58>)
 80020ce:	220c      	movs	r2, #12
 80020d0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020d2:	4b0b      	ldr	r3, [pc, #44]	; (8002100 <MX_USART3_UART_Init+0x58>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80020d8:	4b09      	ldr	r3, [pc, #36]	; (8002100 <MX_USART3_UART_Init+0x58>)
 80020da:	2200      	movs	r2, #0
 80020dc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80020de:	4b08      	ldr	r3, [pc, #32]	; (8002100 <MX_USART3_UART_Init+0x58>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80020e4:	4b06      	ldr	r3, [pc, #24]	; (8002100 <MX_USART3_UART_Init+0x58>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80020ea:	4805      	ldr	r0, [pc, #20]	; (8002100 <MX_USART3_UART_Init+0x58>)
 80020ec:	f003 fdf6 	bl	8005cdc <HAL_UART_Init>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d001      	beq.n	80020fa <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80020f6:	f000 fa7d 	bl	80025f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80020fa:	bf00      	nop
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	20000ed0 	.word	0x20000ed0
 8002104:	40004800 	.word	0x40004800

08002108 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800210c:	4b14      	ldr	r3, [pc, #80]	; (8002160 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800210e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002112:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8002114:	4b12      	ldr	r3, [pc, #72]	; (8002160 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002116:	2206      	movs	r2, #6
 8002118:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800211a:	4b11      	ldr	r3, [pc, #68]	; (8002160 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800211c:	2202      	movs	r2, #2
 800211e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002120:	4b0f      	ldr	r3, [pc, #60]	; (8002160 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002122:	2200      	movs	r2, #0
 8002124:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002126:	4b0e      	ldr	r3, [pc, #56]	; (8002160 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002128:	2202      	movs	r2, #2
 800212a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800212c:	4b0c      	ldr	r3, [pc, #48]	; (8002160 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800212e:	2201      	movs	r2, #1
 8002130:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002132:	4b0b      	ldr	r3, [pc, #44]	; (8002160 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002134:	2200      	movs	r2, #0
 8002136:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002138:	4b09      	ldr	r3, [pc, #36]	; (8002160 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800213a:	2200      	movs	r2, #0
 800213c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800213e:	4b08      	ldr	r3, [pc, #32]	; (8002160 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002140:	2201      	movs	r2, #1
 8002142:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002144:	4b06      	ldr	r3, [pc, #24]	; (8002160 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002146:	2200      	movs	r2, #0
 8002148:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800214a:	4805      	ldr	r0, [pc, #20]	; (8002160 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800214c:	f002 f80f 	bl	800416e <HAL_PCD_Init>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d001      	beq.n	800215a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8002156:	f000 fa4d 	bl	80025f4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800215a:	bf00      	nop
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	20000fb8 	.word	0x20000fb8

08002164 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800216a:	4b28      	ldr	r3, [pc, #160]	; (800220c <MX_DMA_Init+0xa8>)
 800216c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216e:	4a27      	ldr	r2, [pc, #156]	; (800220c <MX_DMA_Init+0xa8>)
 8002170:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002174:	6313      	str	r3, [r2, #48]	; 0x30
 8002176:	4b25      	ldr	r3, [pc, #148]	; (800220c <MX_DMA_Init+0xa8>)
 8002178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800217e:	607b      	str	r3, [r7, #4]
 8002180:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8002182:	2200      	movs	r2, #0
 8002184:	2105      	movs	r1, #5
 8002186:	2010      	movs	r0, #16
 8002188:	f000 fe96 	bl	8002eb8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800218c:	2010      	movs	r0, #16
 800218e:	f000 feaf 	bl	8002ef0 <HAL_NVIC_EnableIRQ>
	memset(&usart2DmaRx, 0, sizeof(usart2DmaRx));
 8002192:	2260      	movs	r2, #96	; 0x60
 8002194:	2100      	movs	r1, #0
 8002196:	481e      	ldr	r0, [pc, #120]	; (8002210 <MX_DMA_Init+0xac>)
 8002198:	f009 f9e4 	bl	800b564 <memset>
	usart2DmaRx.Instance = DMA1_Stream5;					//stream 5 is for USART2 Rx
 800219c:	4b1c      	ldr	r3, [pc, #112]	; (8002210 <MX_DMA_Init+0xac>)
 800219e:	4a1d      	ldr	r2, [pc, #116]	; (8002214 <MX_DMA_Init+0xb0>)
 80021a0:	601a      	str	r2, [r3, #0]
	usart2DmaRx.Init.Channel = DMA_CHANNEL_4;				//channel 4 is for USART2 Rx/Tx
 80021a2:	4b1b      	ldr	r3, [pc, #108]	; (8002210 <MX_DMA_Init+0xac>)
 80021a4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80021a8:	605a      	str	r2, [r3, #4]
	usart2DmaRx.Init.Direction = DMA_PERIPH_TO_MEMORY;	//transfering out of memory and into the peripheral register
 80021aa:	4b19      	ldr	r3, [pc, #100]	; (8002210 <MX_DMA_Init+0xac>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	609a      	str	r2, [r3, #8]
	usart2DmaRx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;		//no fifo
 80021b0:	4b17      	ldr	r3, [pc, #92]	; (8002210 <MX_DMA_Init+0xac>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	625a      	str	r2, [r3, #36]	; 0x24
	usart2DmaRx.Init.MemBurst = DMA_MBURST_SINGLE;		//transfer 1 at a time
 80021b6:	4b16      	ldr	r3, [pc, #88]	; (8002210 <MX_DMA_Init+0xac>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	62da      	str	r2, [r3, #44]	; 0x2c
	usart2DmaRx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80021bc:	4b14      	ldr	r3, [pc, #80]	; (8002210 <MX_DMA_Init+0xac>)
 80021be:	2200      	movs	r2, #0
 80021c0:	619a      	str	r2, [r3, #24]
	usart2DmaRx.Init.MemInc = DMA_MINC_ENABLE;			//increment 1 byte at a time
 80021c2:	4b13      	ldr	r3, [pc, #76]	; (8002210 <MX_DMA_Init+0xac>)
 80021c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021c8:	611a      	str	r2, [r3, #16]
	usart2DmaRx.Init.Mode = DMA_NORMAL;					//flow control mode set to normal
 80021ca:	4b11      	ldr	r3, [pc, #68]	; (8002210 <MX_DMA_Init+0xac>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	61da      	str	r2, [r3, #28]
	usart2DmaRx.Init.PeriphBurst = DMA_PBURST_SINGLE;		//write 1 at a time to the peripheral
 80021d0:	4b0f      	ldr	r3, [pc, #60]	; (8002210 <MX_DMA_Init+0xac>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	631a      	str	r2, [r3, #48]	; 0x30
	usart2DmaRx.Init.PeriphInc = DMA_PINC_DISABLE;		//always keep the peripheral address the same (the RX data register is always in the same location)
 80021d6:	4b0e      	ldr	r3, [pc, #56]	; (8002210 <MX_DMA_Init+0xac>)
 80021d8:	2200      	movs	r2, #0
 80021da:	60da      	str	r2, [r3, #12]
	usart2DmaRx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80021dc:	4b0c      	ldr	r3, [pc, #48]	; (8002210 <MX_DMA_Init+0xac>)
 80021de:	2200      	movs	r2, #0
 80021e0:	615a      	str	r2, [r3, #20]
	usart2DmaRx.Init.Priority = DMA_PRIORITY_HIGH;
 80021e2:	4b0b      	ldr	r3, [pc, #44]	; (8002210 <MX_DMA_Init+0xac>)
 80021e4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80021e8:	621a      	str	r2, [r3, #32]
	assert_param(HAL_DMA_Init(&usart2DmaRx) == HAL_OK);

	DMA1_Stream5->CR |= DMA_SxCR_TCIE;	//enable transfer complete interrupts
 80021ea:	4b0a      	ldr	r3, [pc, #40]	; (8002214 <MX_DMA_Init+0xb0>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a09      	ldr	r2, [pc, #36]	; (8002214 <MX_DMA_Init+0xb0>)
 80021f0:	f043 0310 	orr.w	r3, r3, #16
 80021f4:	6013      	str	r3, [r2, #0]
	USART2->CR3 |= USART_CR3_DMAR_Msk;	//set the DMA receive mode flag in the USART
 80021f6:	4b08      	ldr	r3, [pc, #32]	; (8002218 <MX_DMA_Init+0xb4>)
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	4a07      	ldr	r2, [pc, #28]	; (8002218 <MX_DMA_Init+0xb4>)
 80021fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002200:	6093      	str	r3, [r2, #8]

}
 8002202:	bf00      	nop
 8002204:	3708      	adds	r7, #8
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	40023800 	.word	0x40023800
 8002210:	20000c4c 	.word	0x20000c4c
 8002214:	40026088 	.word	0x40026088
 8002218:	40004400 	.word	0x40004400

0800221c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b08c      	sub	sp, #48	; 0x30
 8002220:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002222:	f107 031c 	add.w	r3, r7, #28
 8002226:	2200      	movs	r2, #0
 8002228:	601a      	str	r2, [r3, #0]
 800222a:	605a      	str	r2, [r3, #4]
 800222c:	609a      	str	r2, [r3, #8]
 800222e:	60da      	str	r2, [r3, #12]
 8002230:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002232:	4b47      	ldr	r3, [pc, #284]	; (8002350 <MX_GPIO_Init+0x134>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002236:	4a46      	ldr	r2, [pc, #280]	; (8002350 <MX_GPIO_Init+0x134>)
 8002238:	f043 0304 	orr.w	r3, r3, #4
 800223c:	6313      	str	r3, [r2, #48]	; 0x30
 800223e:	4b44      	ldr	r3, [pc, #272]	; (8002350 <MX_GPIO_Init+0x134>)
 8002240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002242:	f003 0304 	and.w	r3, r3, #4
 8002246:	61bb      	str	r3, [r7, #24]
 8002248:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800224a:	4b41      	ldr	r3, [pc, #260]	; (8002350 <MX_GPIO_Init+0x134>)
 800224c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800224e:	4a40      	ldr	r2, [pc, #256]	; (8002350 <MX_GPIO_Init+0x134>)
 8002250:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002254:	6313      	str	r3, [r2, #48]	; 0x30
 8002256:	4b3e      	ldr	r3, [pc, #248]	; (8002350 <MX_GPIO_Init+0x134>)
 8002258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800225e:	617b      	str	r3, [r7, #20]
 8002260:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002262:	4b3b      	ldr	r3, [pc, #236]	; (8002350 <MX_GPIO_Init+0x134>)
 8002264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002266:	4a3a      	ldr	r2, [pc, #232]	; (8002350 <MX_GPIO_Init+0x134>)
 8002268:	f043 0301 	orr.w	r3, r3, #1
 800226c:	6313      	str	r3, [r2, #48]	; 0x30
 800226e:	4b38      	ldr	r3, [pc, #224]	; (8002350 <MX_GPIO_Init+0x134>)
 8002270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002272:	f003 0301 	and.w	r3, r3, #1
 8002276:	613b      	str	r3, [r7, #16]
 8002278:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800227a:	4b35      	ldr	r3, [pc, #212]	; (8002350 <MX_GPIO_Init+0x134>)
 800227c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227e:	4a34      	ldr	r2, [pc, #208]	; (8002350 <MX_GPIO_Init+0x134>)
 8002280:	f043 0302 	orr.w	r3, r3, #2
 8002284:	6313      	str	r3, [r2, #48]	; 0x30
 8002286:	4b32      	ldr	r3, [pc, #200]	; (8002350 <MX_GPIO_Init+0x134>)
 8002288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800228a:	f003 0302 	and.w	r3, r3, #2
 800228e:	60fb      	str	r3, [r7, #12]
 8002290:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002292:	4b2f      	ldr	r3, [pc, #188]	; (8002350 <MX_GPIO_Init+0x134>)
 8002294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002296:	4a2e      	ldr	r2, [pc, #184]	; (8002350 <MX_GPIO_Init+0x134>)
 8002298:	f043 0308 	orr.w	r3, r3, #8
 800229c:	6313      	str	r3, [r2, #48]	; 0x30
 800229e:	4b2c      	ldr	r3, [pc, #176]	; (8002350 <MX_GPIO_Init+0x134>)
 80022a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a2:	f003 0308 	and.w	r3, r3, #8
 80022a6:	60bb      	str	r3, [r7, #8]
 80022a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80022aa:	4b29      	ldr	r3, [pc, #164]	; (8002350 <MX_GPIO_Init+0x134>)
 80022ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ae:	4a28      	ldr	r2, [pc, #160]	; (8002350 <MX_GPIO_Init+0x134>)
 80022b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80022b4:	6313      	str	r3, [r2, #48]	; 0x30
 80022b6:	4b26      	ldr	r3, [pc, #152]	; (8002350 <MX_GPIO_Init+0x134>)
 80022b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022be:	607b      	str	r3, [r7, #4]
 80022c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80022c2:	2200      	movs	r2, #0
 80022c4:	f244 0181 	movw	r1, #16513	; 0x4081
 80022c8:	4822      	ldr	r0, [pc, #136]	; (8002354 <MX_GPIO_Init+0x138>)
 80022ca:	f001 ff37 	bl	800413c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80022ce:	2200      	movs	r2, #0
 80022d0:	2140      	movs	r1, #64	; 0x40
 80022d2:	4821      	ldr	r0, [pc, #132]	; (8002358 <MX_GPIO_Init+0x13c>)
 80022d4:	f001 ff32 	bl	800413c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80022d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80022dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80022de:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80022e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e4:	2300      	movs	r3, #0
 80022e6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80022e8:	f107 031c 	add.w	r3, r7, #28
 80022ec:	4619      	mov	r1, r3
 80022ee:	481b      	ldr	r0, [pc, #108]	; (800235c <MX_GPIO_Init+0x140>)
 80022f0:	f001 fd78 	bl	8003de4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80022f4:	f244 0381 	movw	r3, #16513	; 0x4081
 80022f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022fa:	2301      	movs	r3, #1
 80022fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fe:	2300      	movs	r3, #0
 8002300:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002302:	2300      	movs	r3, #0
 8002304:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002306:	f107 031c 	add.w	r3, r7, #28
 800230a:	4619      	mov	r1, r3
 800230c:	4811      	ldr	r0, [pc, #68]	; (8002354 <MX_GPIO_Init+0x138>)
 800230e:	f001 fd69 	bl	8003de4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8002312:	2340      	movs	r3, #64	; 0x40
 8002314:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002316:	2301      	movs	r3, #1
 8002318:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231a:	2300      	movs	r3, #0
 800231c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800231e:	2300      	movs	r3, #0
 8002320:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002322:	f107 031c 	add.w	r3, r7, #28
 8002326:	4619      	mov	r1, r3
 8002328:	480b      	ldr	r0, [pc, #44]	; (8002358 <MX_GPIO_Init+0x13c>)
 800232a:	f001 fd5b 	bl	8003de4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800232e:	2380      	movs	r3, #128	; 0x80
 8002330:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002332:	2300      	movs	r3, #0
 8002334:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002336:	2300      	movs	r3, #0
 8002338:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800233a:	f107 031c 	add.w	r3, r7, #28
 800233e:	4619      	mov	r1, r3
 8002340:	4805      	ldr	r0, [pc, #20]	; (8002358 <MX_GPIO_Init+0x13c>)
 8002342:	f001 fd4f 	bl	8003de4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002346:	bf00      	nop
 8002348:	3730      	adds	r7, #48	; 0x30
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	40023800 	.word	0x40023800
 8002354:	40020400 	.word	0x40020400
 8002358:	40021800 	.word	0x40021800
 800235c:	40020800 	.word	0x40020800

08002360 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]

    //HAL_UART_Receive_DMA (&huart2, UART2_rxBuffer, 1);
    //SEGGER_SYSVIEW_PrintfHost(&UART2_rxBuffer);
}
 8002368:	bf00      	nop
 800236a:	370c      	adds	r7, #12
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <startReceiveDMA>:

int32_t startReceiveDMA( uint8_t* Buffer, uint_fast16_t Len )
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	6039      	str	r1, [r7, #0]
	if(!rxInProgress && (Buffer != NULL))
 800237e:	4b20      	ldr	r3, [pc, #128]	; (8002400 <startReceiveDMA+0x8c>)
 8002380:	781b      	ldrb	r3, [r3, #0]
 8002382:	f083 0301 	eor.w	r3, r3, #1
 8002386:	b2db      	uxtb	r3, r3
 8002388:	2b00      	cmp	r3, #0
 800238a:	d033      	beq.n	80023f4 <startReceiveDMA+0x80>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d030      	beq.n	80023f4 <startReceiveDMA+0x80>
	{
		rxInProgress = true;
 8002392:	4b1b      	ldr	r3, [pc, #108]	; (8002400 <startReceiveDMA+0x8c>)
 8002394:	2201      	movs	r2, #1
 8002396:	701a      	strb	r2, [r3, #0]
		rxLen = Len;
 8002398:	4a1a      	ldr	r2, [pc, #104]	; (8002404 <startReceiveDMA+0x90>)
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	6013      	str	r3, [r2, #0]

		//get the DMA peripheral ready to receive data immediately before enabling UART
		//so there is no chance of overrun
		//dma stream enable bit must be toggled before a transfer will properly restart
		__HAL_DMA_DISABLE(&usart2DmaRx);
 800239e:	4b1a      	ldr	r3, [pc, #104]	; (8002408 <startReceiveDMA+0x94>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	4b18      	ldr	r3, [pc, #96]	; (8002408 <startReceiveDMA+0x94>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f022 0201 	bic.w	r2, r2, #1
 80023ac:	601a      	str	r2, [r3, #0]
		MX_DMA_Init();
 80023ae:	f7ff fed9 	bl	8002164 <MX_DMA_Init>
		if(HAL_DMA_Start(&usart2DmaRx, (uint32_t)&(USART2->RDR), (uint32_t) Buffer, Len) != HAL_OK)
 80023b2:	687a      	ldr	r2, [r7, #4]
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	4915      	ldr	r1, [pc, #84]	; (800240c <startReceiveDMA+0x98>)
 80023b8:	4813      	ldr	r0, [pc, #76]	; (8002408 <startReceiveDMA+0x94>)
 80023ba:	f000 fe55 	bl	8003068 <HAL_DMA_Start>
 80023be:	4603      	mov	r3, r0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d002      	beq.n	80023ca <startReceiveDMA+0x56>
		{
			return -1;
 80023c4:	f04f 33ff 	mov.w	r3, #4294967295
 80023c8:	e016      	b.n	80023f8 <startReceiveDMA+0x84>
		}

		//enable the UART
		//clears error flags
		USART2->ICR |= (USART_ICR_FECF | USART_ICR_PECF |
 80023ca:	4b11      	ldr	r3, [pc, #68]	; (8002410 <startReceiveDMA+0x9c>)
 80023cc:	6a1b      	ldr	r3, [r3, #32]
 80023ce:	4a10      	ldr	r2, [pc, #64]	; (8002410 <startReceiveDMA+0x9c>)
 80023d0:	f043 030f 	orr.w	r3, r3, #15
 80023d4:	6213      	str	r3, [r2, #32]
		//we'll wind up with a lot of noise on the line (the way the ISR is written will
		//cause a transfer to terminate if there are any errors are detected, rather than simply
		//continue with what data it can).  In practice, most of the "errors" at baudrates below
		//460800 are noise detection
//		USART2->CR3 |= (USART_CR3_EIE);	//enable error interrupts
		NVIC_SetPriority(USART2_IRQn, 6);
 80023d6:	2106      	movs	r1, #6
 80023d8:	2026      	movs	r0, #38	; 0x26
 80023da:	f7ff fca3 	bl	8001d24 <__NVIC_SetPriority>
		NVIC_EnableIRQ(USART2_IRQn);
 80023de:	2026      	movs	r0, #38	; 0x26
 80023e0:	f7ff fc82 	bl	8001ce8 <__NVIC_EnableIRQ>
		USART2->CR1 |= (USART_CR1_UE);
 80023e4:	4b0a      	ldr	r3, [pc, #40]	; (8002410 <startReceiveDMA+0x9c>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a09      	ldr	r2, [pc, #36]	; (8002410 <startReceiveDMA+0x9c>)
 80023ea:	f043 0301 	orr.w	r3, r3, #1
 80023ee:	6013      	str	r3, [r2, #0]
		return 0;
 80023f0:	2300      	movs	r3, #0
 80023f2:	e001      	b.n	80023f8 <startReceiveDMA+0x84>
	}

	return -1;
 80023f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3708      	adds	r7, #8
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	20000cac 	.word	0x20000cac
 8002404:	20000cb0 	.word	0x20000cb0
 8002408:	20000c4c 	.word	0x20000c4c
 800240c:	40004424 	.word	0x40004424
 8002410:	40004400 	.word	0x40004400

08002414 <stopReceiveDMA>:

void stopReceiveDMA( void )
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
	rxInProgress = false;
 8002418:	4b03      	ldr	r3, [pc, #12]	; (8002428 <stopReceiveDMA+0x14>)
 800241a:	2200      	movs	r2, #0
 800241c:	701a      	strb	r2, [r3, #0]
	HAL_DMA_Abort(&usart2DmaRx);
 800241e:	4803      	ldr	r0, [pc, #12]	; (800242c <stopReceiveDMA+0x18>)
 8002420:	f000 febd 	bl	800319e <HAL_DMA_Abort>
}
 8002424:	bf00      	nop
 8002426:	bd80      	pop	{r7, pc}
 8002428:	20000cac 	.word	0x20000cac
 800242c:	20000c4c 	.word	0x20000c4c

08002430 <uartPrintOutTask>:
void uartPrintOutTask( void* NotUsed)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b088      	sub	sp, #32
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
	uint8_t rxBufferedData[20];
	uint8_t numBytesReceived = 16;
 8002438:	2310      	movs	r3, #16
 800243a:	77fb      	strb	r3, [r7, #31]

	MX_DMA_Init();
 800243c:	f7ff fe92 	bl	8002164 <MX_DMA_Init>
	//STM_UartInit(USART2, BAUDRATE, NULL, &usart2DmaRx);
	MX_USART2_UART_Init();
 8002440:	f7ff fe02 	bl	8002048 <MX_USART2_UART_Init>
	while(1)
	{
		//SEGGER_SYSVIEW_PrintfHost("Printer task");
		memset(rxBufferedData, 0, 20);
 8002444:	f107 0308 	add.w	r3, r7, #8
 8002448:	2214      	movs	r2, #20
 800244a:	2100      	movs	r1, #0
 800244c:	4618      	mov	r0, r3
 800244e:	f009 f889 	bl	800b564 <memset>
		startReceiveDMA(rxData, expectedLen);
 8002452:	4b11      	ldr	r3, [pc, #68]	; (8002498 <uartPrintOutTask+0x68>)
 8002454:	781b      	ldrb	r3, [r3, #0]
 8002456:	4619      	mov	r1, r3
 8002458:	4810      	ldr	r0, [pc, #64]	; (800249c <uartPrintOutTask+0x6c>)
 800245a:	f7ff ff8b 	bl	8002374 <startReceiveDMA>
		uint8_t numBytes = xStreamBufferReceive(	rxStream,
 800245e:	4b10      	ldr	r3, [pc, #64]	; (80024a0 <uartPrintOutTask+0x70>)
 8002460:	6818      	ldr	r0, [r3, #0]
 8002462:	7ffa      	ldrb	r2, [r7, #31]
 8002464:	f107 0108 	add.w	r1, r7, #8
 8002468:	2364      	movs	r3, #100	; 0x64
 800246a:	f006 fbec 	bl	8008c46 <xStreamBufferReceive>
 800246e:	4603      	mov	r3, r0
 8002470:	77bb      	strb	r3, [r7, #30]
													rxBufferedData,
													numBytesReceived,
													100 );
		if(numBytes > 0)
 8002472:	7fbb      	ldrb	r3, [r7, #30]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d008      	beq.n	800248a <uartPrintOutTask+0x5a>
		{
			SEGGER_SYSVIEW_PrintfHost("received: ");
 8002478:	480a      	ldr	r0, [pc, #40]	; (80024a4 <uartPrintOutTask+0x74>)
 800247a:	f7ff fabb 	bl	80019f4 <SEGGER_SYSVIEW_PrintfHost>
			SEGGER_SYSVIEW_Print((char*)rxBufferedData);
 800247e:	f107 0308 	add.w	r3, r7, #8
 8002482:	4618      	mov	r0, r3
 8002484:	f7ff faca 	bl	8001a1c <SEGGER_SYSVIEW_Print>
 8002488:	e7dc      	b.n	8002444 <uartPrintOutTask+0x14>
		}
		else
		{
	        stopReceiveDMA();
 800248a:	f7ff ffc3 	bl	8002414 <stopReceiveDMA>
			SEGGER_SYSVIEW_PrintfHost("timeout");
 800248e:	4806      	ldr	r0, [pc, #24]	; (80024a8 <uartPrintOutTask+0x78>)
 8002490:	f7ff fab0 	bl	80019f4 <SEGGER_SYSVIEW_PrintfHost>
	{
 8002494:	e7d6      	b.n	8002444 <uartPrintOutTask+0x14>
 8002496:	bf00      	nop
 8002498:	20000000 	.word	0x20000000
 800249c:	20000cb4 	.word	0x20000cb4
 80024a0:	20000cc8 	.word	0x20000cc8
 80024a4:	0800b7b4 	.word	0x0800b7b4
 80024a8:	0800b7c0 	.word	0x0800b7c0

080024ac <DMA1_Stream5_IRQHandler>:
	}
}


void DMA1_Stream5_IRQHandler(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */


	//HAL_UART_Receive_DMA(&huart2, tmpBuffer, 14);
	  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80024b2:	4823      	ldr	r0, [pc, #140]	; (8002540 <DMA1_Stream5_IRQHandler+0x94>)
 80024b4:	f000 ff06 	bl	80032c4 <HAL_DMA_IRQHandler>
	HAL_UART_Receive_DMA (&huart2, UART2_rxBuffer, 10);
 80024b8:	220a      	movs	r2, #10
 80024ba:	4922      	ldr	r1, [pc, #136]	; (8002544 <DMA1_Stream5_IRQHandler+0x98>)
 80024bc:	4822      	ldr	r0, [pc, #136]	; (8002548 <DMA1_Stream5_IRQHandler+0x9c>)
 80024be:	f003 fcde 	bl	8005e7e <HAL_UART_Receive_DMA>
	//SEGGER_SYSVIEW_PrintfHost("i");
  /* USER CODE END DMA1_Stream5_IRQn 0 */

    //SEGGER_SYSVIEW_PrintfHost(&UART2_rxBuffer);
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 80024c2:	2300      	movs	r3, #0
 80024c4:	607b      	str	r3, [r7, #4]
	SEGGER_SYSVIEW_RecordEnterISR();
 80024c6:	f7ff f951 	bl	800176c <SEGGER_SYSVIEW_RecordEnterISR>


	if(rxInProgress && (DMA1->HISR & DMA_HISR_TCIF5))
 80024ca:	4b20      	ldr	r3, [pc, #128]	; (800254c <DMA1_Stream5_IRQHandler+0xa0>)
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d024      	beq.n	800251c <DMA1_Stream5_IRQHandler+0x70>
 80024d2:	4b1f      	ldr	r3, [pc, #124]	; (8002550 <DMA1_Stream5_IRQHandler+0xa4>)
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d01e      	beq.n	800251c <DMA1_Stream5_IRQHandler+0x70>
	{
		rxInProgress = false;
 80024de:	4b1b      	ldr	r3, [pc, #108]	; (800254c <DMA1_Stream5_IRQHandler+0xa0>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	701a      	strb	r2, [r3, #0]
		DMA1->HIFCR |= DMA_HIFCR_CTCIF5;
 80024e4:	4b1a      	ldr	r3, [pc, #104]	; (8002550 <DMA1_Stream5_IRQHandler+0xa4>)
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	4a19      	ldr	r2, [pc, #100]	; (8002550 <DMA1_Stream5_IRQHandler+0xa4>)
 80024ea:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80024ee:	60d3      	str	r3, [r2, #12]
		SEGGER_SYSVIEW_PrintfHost(&rxData);
 80024f0:	4818      	ldr	r0, [pc, #96]	; (8002554 <DMA1_Stream5_IRQHandler+0xa8>)
 80024f2:	f7ff fa7f 	bl	80019f4 <SEGGER_SYSVIEW_PrintfHost>
		xStreamBufferSend(	rxStream,
 80024f6:	4b18      	ldr	r3, [pc, #96]	; (8002558 <DMA1_Stream5_IRQHandler+0xac>)
 80024f8:	6818      	ldr	r0, [r3, #0]
 80024fa:	2364      	movs	r3, #100	; 0x64
 80024fc:	2201      	movs	r2, #1
 80024fe:	4917      	ldr	r1, [pc, #92]	; (800255c <DMA1_Stream5_IRQHandler+0xb0>)
 8002500:	f006 fa30 	bl	8008964 <xStreamBufferSend>
							"t",
							1,
							100);
		xStreamBufferSendFromISR(	rxStream,
 8002504:	4b14      	ldr	r3, [pc, #80]	; (8002558 <DMA1_Stream5_IRQHandler+0xac>)
 8002506:	6818      	ldr	r0, [r3, #0]
 8002508:	4b15      	ldr	r3, [pc, #84]	; (8002560 <DMA1_Stream5_IRQHandler+0xb4>)
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	461a      	mov	r2, r3
									rxData,
									expectedLen - DMA1_Stream5->NDTR,
 800250e:	4b15      	ldr	r3, [pc, #84]	; (8002564 <DMA1_Stream5_IRQHandler+0xb8>)
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	1ad2      	subs	r2, r2, r3
		xStreamBufferSendFromISR(	rxStream,
 8002514:	1d3b      	adds	r3, r7, #4
 8002516:	490f      	ldr	r1, [pc, #60]	; (8002554 <DMA1_Stream5_IRQHandler+0xa8>)
 8002518:	f006 fae1 	bl	8008ade <xStreamBufferSendFromISR>
									&xHigherPriorityTaskWoken);
	}
	SEGGER_SYSVIEW_RecordExitISR();
 800251c:	f7ff f968 	bl	80017f0 <SEGGER_SYSVIEW_RecordExitISR>
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d007      	beq.n	8002536 <DMA1_Stream5_IRQHandler+0x8a>
 8002526:	4b10      	ldr	r3, [pc, #64]	; (8002568 <DMA1_Stream5_IRQHandler+0xbc>)
 8002528:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800252c:	601a      	str	r2, [r3, #0]
 800252e:	f3bf 8f4f 	dsb	sy
 8002532:	f3bf 8f6f 	isb	sy
  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002536:	bf00      	nop
 8002538:	3708      	adds	r7, #8
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	20000f58 	.word	0x20000f58
 8002544:	20000ccc 	.word	0x20000ccc
 8002548:	20000e48 	.word	0x20000e48
 800254c:	20000cac 	.word	0x20000cac
 8002550:	40026000 	.word	0x40026000
 8002554:	20000cb4 	.word	0x20000cb4
 8002558:	20000cc8 	.word	0x20000cc8
 800255c:	0800b7c8 	.word	0x0800b7c8
 8002560:	20000000 	.word	0x20000000
 8002564:	40026088 	.word	0x40026088
 8002568:	e000ed04 	.word	0xe000ed04

0800256c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002574:	2001      	movs	r0, #1
 8002576:	f005 fa65 	bl	8007a44 <osDelay>
 800257a:	e7fb      	b.n	8002574 <StartDefaultTask+0x8>

0800257c <startUart4TrafficEntry>:
  /* USER CODE END uartPrintTaskEntry */
}

/* startUart4TrafficEntry function */
void startUart4TrafficEntry(void *argument)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startUart4TrafficEntry */
  osTimerStart(uart4SendHandle, 500 / portTICK_PERIOD_MS);
 8002584:	4b05      	ldr	r3, [pc, #20]	; (800259c <startUart4TrafficEntry+0x20>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800258c:	4618      	mov	r0, r3
 800258e:	f005 fb21 	bl	8007bd4 <osTimerStart>

  /* USER CODE END startUart4TrafficEntry */
}
 8002592:	bf00      	nop
 8002594:	3708      	adds	r7, #8
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	200014cc 	.word	0x200014cc

080025a0 <uart4SendEntry>:

/* uart4SendEntry function */
void uart4SendEntry(void *argument)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN uart4SendEntry */
	SEGGER_SYSVIEW_PrintfHost("UART 4 Send");
 80025a8:	4806      	ldr	r0, [pc, #24]	; (80025c4 <uart4SendEntry+0x24>)
 80025aa:	f7ff fa23 	bl	80019f4 <SEGGER_SYSVIEW_PrintfHost>
	HAL_UART_Transmit(&huart4, uart4Msg, sizeof(uart4Msg), 100);
 80025ae:	2364      	movs	r3, #100	; 0x64
 80025b0:	220e      	movs	r2, #14
 80025b2:	4905      	ldr	r1, [pc, #20]	; (80025c8 <uart4SendEntry+0x28>)
 80025b4:	4805      	ldr	r0, [pc, #20]	; (80025cc <uart4SendEntry+0x2c>)
 80025b6:	f003 fbdf 	bl	8005d78 <HAL_UART_Transmit>


  /* USER CODE END uart4SendEntry */
}
 80025ba:	bf00      	nop
 80025bc:	3708      	adds	r7, #8
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	0800b7cc 	.word	0x0800b7cc
 80025c8:	0800b818 	.word	0x0800b818
 80025cc:	20000dc0 	.word	0x20000dc0

080025d0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a04      	ldr	r2, [pc, #16]	; (80025f0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d101      	bne.n	80025e6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80025e2:	f000 fb6d 	bl	8002cc0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80025e6:	bf00      	nop
 80025e8:	3708      	adds	r7, #8
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	40010000 	.word	0x40010000

080025f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025f8:	b672      	cpsid	i
}
 80025fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025fc:	e7fe      	b.n	80025fc <Error_Handler+0x8>
	...

08002600 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002606:	4b11      	ldr	r3, [pc, #68]	; (800264c <HAL_MspInit+0x4c>)
 8002608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800260a:	4a10      	ldr	r2, [pc, #64]	; (800264c <HAL_MspInit+0x4c>)
 800260c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002610:	6413      	str	r3, [r2, #64]	; 0x40
 8002612:	4b0e      	ldr	r3, [pc, #56]	; (800264c <HAL_MspInit+0x4c>)
 8002614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002616:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800261a:	607b      	str	r3, [r7, #4]
 800261c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800261e:	4b0b      	ldr	r3, [pc, #44]	; (800264c <HAL_MspInit+0x4c>)
 8002620:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002622:	4a0a      	ldr	r2, [pc, #40]	; (800264c <HAL_MspInit+0x4c>)
 8002624:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002628:	6453      	str	r3, [r2, #68]	; 0x44
 800262a:	4b08      	ldr	r3, [pc, #32]	; (800264c <HAL_MspInit+0x4c>)
 800262c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800262e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002632:	603b      	str	r3, [r7, #0]
 8002634:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002636:	2200      	movs	r2, #0
 8002638:	210f      	movs	r1, #15
 800263a:	f06f 0001 	mvn.w	r0, #1
 800263e:	f000 fc3b 	bl	8002eb8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002642:	bf00      	nop
 8002644:	3708      	adds	r7, #8
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	40023800 	.word	0x40023800

08002650 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b08e      	sub	sp, #56	; 0x38
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002658:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800265c:	2200      	movs	r2, #0
 800265e:	601a      	str	r2, [r3, #0]
 8002660:	605a      	str	r2, [r3, #4]
 8002662:	609a      	str	r2, [r3, #8]
 8002664:	60da      	str	r2, [r3, #12]
 8002666:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a4e      	ldr	r2, [pc, #312]	; (80027a8 <HAL_ETH_MspInit+0x158>)
 800266e:	4293      	cmp	r3, r2
 8002670:	f040 8096 	bne.w	80027a0 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8002674:	4b4d      	ldr	r3, [pc, #308]	; (80027ac <HAL_ETH_MspInit+0x15c>)
 8002676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002678:	4a4c      	ldr	r2, [pc, #304]	; (80027ac <HAL_ETH_MspInit+0x15c>)
 800267a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800267e:	6313      	str	r3, [r2, #48]	; 0x30
 8002680:	4b4a      	ldr	r3, [pc, #296]	; (80027ac <HAL_ETH_MspInit+0x15c>)
 8002682:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002684:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002688:	623b      	str	r3, [r7, #32]
 800268a:	6a3b      	ldr	r3, [r7, #32]
 800268c:	4b47      	ldr	r3, [pc, #284]	; (80027ac <HAL_ETH_MspInit+0x15c>)
 800268e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002690:	4a46      	ldr	r2, [pc, #280]	; (80027ac <HAL_ETH_MspInit+0x15c>)
 8002692:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002696:	6313      	str	r3, [r2, #48]	; 0x30
 8002698:	4b44      	ldr	r3, [pc, #272]	; (80027ac <HAL_ETH_MspInit+0x15c>)
 800269a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80026a0:	61fb      	str	r3, [r7, #28]
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	4b41      	ldr	r3, [pc, #260]	; (80027ac <HAL_ETH_MspInit+0x15c>)
 80026a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a8:	4a40      	ldr	r2, [pc, #256]	; (80027ac <HAL_ETH_MspInit+0x15c>)
 80026aa:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80026ae:	6313      	str	r3, [r2, #48]	; 0x30
 80026b0:	4b3e      	ldr	r3, [pc, #248]	; (80027ac <HAL_ETH_MspInit+0x15c>)
 80026b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80026b8:	61bb      	str	r3, [r7, #24]
 80026ba:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80026bc:	4b3b      	ldr	r3, [pc, #236]	; (80027ac <HAL_ETH_MspInit+0x15c>)
 80026be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c0:	4a3a      	ldr	r2, [pc, #232]	; (80027ac <HAL_ETH_MspInit+0x15c>)
 80026c2:	f043 0304 	orr.w	r3, r3, #4
 80026c6:	6313      	str	r3, [r2, #48]	; 0x30
 80026c8:	4b38      	ldr	r3, [pc, #224]	; (80027ac <HAL_ETH_MspInit+0x15c>)
 80026ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026cc:	f003 0304 	and.w	r3, r3, #4
 80026d0:	617b      	str	r3, [r7, #20]
 80026d2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026d4:	4b35      	ldr	r3, [pc, #212]	; (80027ac <HAL_ETH_MspInit+0x15c>)
 80026d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d8:	4a34      	ldr	r2, [pc, #208]	; (80027ac <HAL_ETH_MspInit+0x15c>)
 80026da:	f043 0301 	orr.w	r3, r3, #1
 80026de:	6313      	str	r3, [r2, #48]	; 0x30
 80026e0:	4b32      	ldr	r3, [pc, #200]	; (80027ac <HAL_ETH_MspInit+0x15c>)
 80026e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e4:	f003 0301 	and.w	r3, r3, #1
 80026e8:	613b      	str	r3, [r7, #16]
 80026ea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026ec:	4b2f      	ldr	r3, [pc, #188]	; (80027ac <HAL_ETH_MspInit+0x15c>)
 80026ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f0:	4a2e      	ldr	r2, [pc, #184]	; (80027ac <HAL_ETH_MspInit+0x15c>)
 80026f2:	f043 0302 	orr.w	r3, r3, #2
 80026f6:	6313      	str	r3, [r2, #48]	; 0x30
 80026f8:	4b2c      	ldr	r3, [pc, #176]	; (80027ac <HAL_ETH_MspInit+0x15c>)
 80026fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fc:	f003 0302 	and.w	r3, r3, #2
 8002700:	60fb      	str	r3, [r7, #12]
 8002702:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002704:	4b29      	ldr	r3, [pc, #164]	; (80027ac <HAL_ETH_MspInit+0x15c>)
 8002706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002708:	4a28      	ldr	r2, [pc, #160]	; (80027ac <HAL_ETH_MspInit+0x15c>)
 800270a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800270e:	6313      	str	r3, [r2, #48]	; 0x30
 8002710:	4b26      	ldr	r3, [pc, #152]	; (80027ac <HAL_ETH_MspInit+0x15c>)
 8002712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002714:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002718:	60bb      	str	r3, [r7, #8]
 800271a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800271c:	2332      	movs	r3, #50	; 0x32
 800271e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002720:	2302      	movs	r3, #2
 8002722:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002724:	2300      	movs	r3, #0
 8002726:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002728:	2303      	movs	r3, #3
 800272a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800272c:	230b      	movs	r3, #11
 800272e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002730:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002734:	4619      	mov	r1, r3
 8002736:	481e      	ldr	r0, [pc, #120]	; (80027b0 <HAL_ETH_MspInit+0x160>)
 8002738:	f001 fb54 	bl	8003de4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800273c:	2386      	movs	r3, #134	; 0x86
 800273e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002740:	2302      	movs	r3, #2
 8002742:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002744:	2300      	movs	r3, #0
 8002746:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002748:	2303      	movs	r3, #3
 800274a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800274c:	230b      	movs	r3, #11
 800274e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002750:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002754:	4619      	mov	r1, r3
 8002756:	4817      	ldr	r0, [pc, #92]	; (80027b4 <HAL_ETH_MspInit+0x164>)
 8002758:	f001 fb44 	bl	8003de4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800275c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002760:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002762:	2302      	movs	r3, #2
 8002764:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002766:	2300      	movs	r3, #0
 8002768:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800276a:	2303      	movs	r3, #3
 800276c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800276e:	230b      	movs	r3, #11
 8002770:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002772:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002776:	4619      	mov	r1, r3
 8002778:	480f      	ldr	r0, [pc, #60]	; (80027b8 <HAL_ETH_MspInit+0x168>)
 800277a:	f001 fb33 	bl	8003de4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800277e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8002782:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002784:	2302      	movs	r3, #2
 8002786:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002788:	2300      	movs	r3, #0
 800278a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800278c:	2303      	movs	r3, #3
 800278e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002790:	230b      	movs	r3, #11
 8002792:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002794:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002798:	4619      	mov	r1, r3
 800279a:	4808      	ldr	r0, [pc, #32]	; (80027bc <HAL_ETH_MspInit+0x16c>)
 800279c:	f001 fb22 	bl	8003de4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 80027a0:	bf00      	nop
 80027a2:	3738      	adds	r7, #56	; 0x38
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	40028000 	.word	0x40028000
 80027ac:	40023800 	.word	0x40023800
 80027b0:	40020800 	.word	0x40020800
 80027b4:	40020000 	.word	0x40020000
 80027b8:	40020400 	.word	0x40020400
 80027bc:	40021800 	.word	0x40021800

080027c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b0b2      	sub	sp, #200	; 0xc8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027c8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80027cc:	2200      	movs	r2, #0
 80027ce:	601a      	str	r2, [r3, #0]
 80027d0:	605a      	str	r2, [r3, #4]
 80027d2:	609a      	str	r2, [r3, #8]
 80027d4:	60da      	str	r2, [r3, #12]
 80027d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80027d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027dc:	2290      	movs	r2, #144	; 0x90
 80027de:	2100      	movs	r1, #0
 80027e0:	4618      	mov	r0, r3
 80027e2:	f008 febf 	bl	800b564 <memset>
  if(huart->Instance==UART4)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a7f      	ldr	r2, [pc, #508]	; (80029e8 <HAL_UART_MspInit+0x228>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d13d      	bne.n	800286c <HAL_UART_MspInit+0xac>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80027f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80027f4:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80027f6:	2300      	movs	r3, #0
 80027f8:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027fe:	4618      	mov	r0, r3
 8002800:	f002 fb64 	bl	8004ecc <HAL_RCCEx_PeriphCLKConfig>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d001      	beq.n	800280e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800280a:	f7ff fef3 	bl	80025f4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800280e:	4b77      	ldr	r3, [pc, #476]	; (80029ec <HAL_UART_MspInit+0x22c>)
 8002810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002812:	4a76      	ldr	r2, [pc, #472]	; (80029ec <HAL_UART_MspInit+0x22c>)
 8002814:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002818:	6413      	str	r3, [r2, #64]	; 0x40
 800281a:	4b74      	ldr	r3, [pc, #464]	; (80029ec <HAL_UART_MspInit+0x22c>)
 800281c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800281e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002822:	623b      	str	r3, [r7, #32]
 8002824:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002826:	4b71      	ldr	r3, [pc, #452]	; (80029ec <HAL_UART_MspInit+0x22c>)
 8002828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282a:	4a70      	ldr	r2, [pc, #448]	; (80029ec <HAL_UART_MspInit+0x22c>)
 800282c:	f043 0304 	orr.w	r3, r3, #4
 8002830:	6313      	str	r3, [r2, #48]	; 0x30
 8002832:	4b6e      	ldr	r3, [pc, #440]	; (80029ec <HAL_UART_MspInit+0x22c>)
 8002834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002836:	f003 0304 	and.w	r3, r3, #4
 800283a:	61fb      	str	r3, [r7, #28]
 800283c:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800283e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002842:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002846:	2302      	movs	r3, #2
 8002848:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800284c:	2300      	movs	r3, #0
 800284e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002852:	2303      	movs	r3, #3
 8002854:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002858:	2308      	movs	r3, #8
 800285a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800285e:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002862:	4619      	mov	r1, r3
 8002864:	4862      	ldr	r0, [pc, #392]	; (80029f0 <HAL_UART_MspInit+0x230>)
 8002866:	f001 fabd 	bl	8003de4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800286a:	e0b8      	b.n	80029de <HAL_UART_MspInit+0x21e>
  else if(huart->Instance==USART2)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a60      	ldr	r2, [pc, #384]	; (80029f4 <HAL_UART_MspInit+0x234>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d171      	bne.n	800295a <HAL_UART_MspInit+0x19a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002876:	2380      	movs	r3, #128	; 0x80
 8002878:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800287a:	2300      	movs	r3, #0
 800287c:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800287e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002882:	4618      	mov	r0, r3
 8002884:	f002 fb22 	bl	8004ecc <HAL_RCCEx_PeriphCLKConfig>
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	d001      	beq.n	8002892 <HAL_UART_MspInit+0xd2>
      Error_Handler();
 800288e:	f7ff feb1 	bl	80025f4 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002892:	4b56      	ldr	r3, [pc, #344]	; (80029ec <HAL_UART_MspInit+0x22c>)
 8002894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002896:	4a55      	ldr	r2, [pc, #340]	; (80029ec <HAL_UART_MspInit+0x22c>)
 8002898:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800289c:	6413      	str	r3, [r2, #64]	; 0x40
 800289e:	4b53      	ldr	r3, [pc, #332]	; (80029ec <HAL_UART_MspInit+0x22c>)
 80028a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028a6:	61bb      	str	r3, [r7, #24]
 80028a8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80028aa:	4b50      	ldr	r3, [pc, #320]	; (80029ec <HAL_UART_MspInit+0x22c>)
 80028ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ae:	4a4f      	ldr	r2, [pc, #316]	; (80029ec <HAL_UART_MspInit+0x22c>)
 80028b0:	f043 0308 	orr.w	r3, r3, #8
 80028b4:	6313      	str	r3, [r2, #48]	; 0x30
 80028b6:	4b4d      	ldr	r3, [pc, #308]	; (80029ec <HAL_UART_MspInit+0x22c>)
 80028b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ba:	f003 0308 	and.w	r3, r3, #8
 80028be:	617b      	str	r3, [r7, #20]
 80028c0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80028c2:	2360      	movs	r3, #96	; 0x60
 80028c4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c8:	2302      	movs	r3, #2
 80028ca:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ce:	2300      	movs	r3, #0
 80028d0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028d4:	2303      	movs	r3, #3
 80028d6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80028da:	2307      	movs	r3, #7
 80028dc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80028e0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80028e4:	4619      	mov	r1, r3
 80028e6:	4844      	ldr	r0, [pc, #272]	; (80029f8 <HAL_UART_MspInit+0x238>)
 80028e8:	f001 fa7c 	bl	8003de4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80028ec:	4b43      	ldr	r3, [pc, #268]	; (80029fc <HAL_UART_MspInit+0x23c>)
 80028ee:	4a44      	ldr	r2, [pc, #272]	; (8002a00 <HAL_UART_MspInit+0x240>)
 80028f0:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80028f2:	4b42      	ldr	r3, [pc, #264]	; (80029fc <HAL_UART_MspInit+0x23c>)
 80028f4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80028f8:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80028fa:	4b40      	ldr	r3, [pc, #256]	; (80029fc <HAL_UART_MspInit+0x23c>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002900:	4b3e      	ldr	r3, [pc, #248]	; (80029fc <HAL_UART_MspInit+0x23c>)
 8002902:	2200      	movs	r2, #0
 8002904:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002906:	4b3d      	ldr	r3, [pc, #244]	; (80029fc <HAL_UART_MspInit+0x23c>)
 8002908:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800290c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800290e:	4b3b      	ldr	r3, [pc, #236]	; (80029fc <HAL_UART_MspInit+0x23c>)
 8002910:	2200      	movs	r2, #0
 8002912:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002914:	4b39      	ldr	r3, [pc, #228]	; (80029fc <HAL_UART_MspInit+0x23c>)
 8002916:	2200      	movs	r2, #0
 8002918:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800291a:	4b38      	ldr	r3, [pc, #224]	; (80029fc <HAL_UART_MspInit+0x23c>)
 800291c:	2200      	movs	r2, #0
 800291e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002920:	4b36      	ldr	r3, [pc, #216]	; (80029fc <HAL_UART_MspInit+0x23c>)
 8002922:	2200      	movs	r2, #0
 8002924:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002926:	4b35      	ldr	r3, [pc, #212]	; (80029fc <HAL_UART_MspInit+0x23c>)
 8002928:	2200      	movs	r2, #0
 800292a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800292c:	4833      	ldr	r0, [pc, #204]	; (80029fc <HAL_UART_MspInit+0x23c>)
 800292e:	f000 faed 	bl	8002f0c <HAL_DMA_Init>
 8002932:	4603      	mov	r3, r0
 8002934:	2b00      	cmp	r3, #0
 8002936:	d001      	beq.n	800293c <HAL_UART_MspInit+0x17c>
      Error_Handler();
 8002938:	f7ff fe5c 	bl	80025f4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	4a2f      	ldr	r2, [pc, #188]	; (80029fc <HAL_UART_MspInit+0x23c>)
 8002940:	675a      	str	r2, [r3, #116]	; 0x74
 8002942:	4a2e      	ldr	r2, [pc, #184]	; (80029fc <HAL_UART_MspInit+0x23c>)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002948:	2200      	movs	r2, #0
 800294a:	2105      	movs	r1, #5
 800294c:	2026      	movs	r0, #38	; 0x26
 800294e:	f000 fab3 	bl	8002eb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002952:	2026      	movs	r0, #38	; 0x26
 8002954:	f000 facc 	bl	8002ef0 <HAL_NVIC_EnableIRQ>
}
 8002958:	e041      	b.n	80029de <HAL_UART_MspInit+0x21e>
  else if(huart->Instance==USART3)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a29      	ldr	r2, [pc, #164]	; (8002a04 <HAL_UART_MspInit+0x244>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d13c      	bne.n	80029de <HAL_UART_MspInit+0x21e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002964:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002968:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800296a:	2300      	movs	r3, #0
 800296c:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800296e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002972:	4618      	mov	r0, r3
 8002974:	f002 faaa 	bl	8004ecc <HAL_RCCEx_PeriphCLKConfig>
 8002978:	4603      	mov	r3, r0
 800297a:	2b00      	cmp	r3, #0
 800297c:	d001      	beq.n	8002982 <HAL_UART_MspInit+0x1c2>
      Error_Handler();
 800297e:	f7ff fe39 	bl	80025f4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002982:	4b1a      	ldr	r3, [pc, #104]	; (80029ec <HAL_UART_MspInit+0x22c>)
 8002984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002986:	4a19      	ldr	r2, [pc, #100]	; (80029ec <HAL_UART_MspInit+0x22c>)
 8002988:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800298c:	6413      	str	r3, [r2, #64]	; 0x40
 800298e:	4b17      	ldr	r3, [pc, #92]	; (80029ec <HAL_UART_MspInit+0x22c>)
 8002990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002992:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002996:	613b      	str	r3, [r7, #16]
 8002998:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800299a:	4b14      	ldr	r3, [pc, #80]	; (80029ec <HAL_UART_MspInit+0x22c>)
 800299c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800299e:	4a13      	ldr	r2, [pc, #76]	; (80029ec <HAL_UART_MspInit+0x22c>)
 80029a0:	f043 0308 	orr.w	r3, r3, #8
 80029a4:	6313      	str	r3, [r2, #48]	; 0x30
 80029a6:	4b11      	ldr	r3, [pc, #68]	; (80029ec <HAL_UART_MspInit+0x22c>)
 80029a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029aa:	f003 0308 	and.w	r3, r3, #8
 80029ae:	60fb      	str	r3, [r7, #12]
 80029b0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80029b2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80029b6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ba:	2302      	movs	r3, #2
 80029bc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c0:	2300      	movs	r3, #0
 80029c2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029c6:	2303      	movs	r3, #3
 80029c8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80029cc:	2307      	movs	r3, #7
 80029ce:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029d2:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80029d6:	4619      	mov	r1, r3
 80029d8:	4807      	ldr	r0, [pc, #28]	; (80029f8 <HAL_UART_MspInit+0x238>)
 80029da:	f001 fa03 	bl	8003de4 <HAL_GPIO_Init>
}
 80029de:	bf00      	nop
 80029e0:	37c8      	adds	r7, #200	; 0xc8
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	40004c00 	.word	0x40004c00
 80029ec:	40023800 	.word	0x40023800
 80029f0:	40020800 	.word	0x40020800
 80029f4:	40004400 	.word	0x40004400
 80029f8:	40020c00 	.word	0x40020c00
 80029fc:	20000f58 	.word	0x20000f58
 8002a00:	40026088 	.word	0x40026088
 8002a04:	40004800 	.word	0x40004800

08002a08 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b0ae      	sub	sp, #184	; 0xb8
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a10:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002a14:	2200      	movs	r2, #0
 8002a16:	601a      	str	r2, [r3, #0]
 8002a18:	605a      	str	r2, [r3, #4]
 8002a1a:	609a      	str	r2, [r3, #8]
 8002a1c:	60da      	str	r2, [r3, #12]
 8002a1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002a20:	f107 0314 	add.w	r3, r7, #20
 8002a24:	2290      	movs	r2, #144	; 0x90
 8002a26:	2100      	movs	r1, #0
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f008 fd9b 	bl	800b564 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a36:	d159      	bne.n	8002aec <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002a38:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002a3c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a44:	f107 0314 	add.w	r3, r7, #20
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f002 fa3f 	bl	8004ecc <HAL_RCCEx_PeriphCLKConfig>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d001      	beq.n	8002a58 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8002a54:	f7ff fdce 	bl	80025f4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a58:	4b26      	ldr	r3, [pc, #152]	; (8002af4 <HAL_PCD_MspInit+0xec>)
 8002a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a5c:	4a25      	ldr	r2, [pc, #148]	; (8002af4 <HAL_PCD_MspInit+0xec>)
 8002a5e:	f043 0301 	orr.w	r3, r3, #1
 8002a62:	6313      	str	r3, [r2, #48]	; 0x30
 8002a64:	4b23      	ldr	r3, [pc, #140]	; (8002af4 <HAL_PCD_MspInit+0xec>)
 8002a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a68:	f003 0301 	and.w	r3, r3, #1
 8002a6c:	613b      	str	r3, [r7, #16]
 8002a6e:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002a70:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8002a74:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a78:	2302      	movs	r3, #2
 8002a7a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a84:	2303      	movs	r3, #3
 8002a86:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002a8a:	230a      	movs	r3, #10
 8002a8c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a90:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002a94:	4619      	mov	r1, r3
 8002a96:	4818      	ldr	r0, [pc, #96]	; (8002af8 <HAL_PCD_MspInit+0xf0>)
 8002a98:	f001 f9a4 	bl	8003de4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002a9c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002aa0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002ab0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	4810      	ldr	r0, [pc, #64]	; (8002af8 <HAL_PCD_MspInit+0xf0>)
 8002ab8:	f001 f994 	bl	8003de4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002abc:	4b0d      	ldr	r3, [pc, #52]	; (8002af4 <HAL_PCD_MspInit+0xec>)
 8002abe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ac0:	4a0c      	ldr	r2, [pc, #48]	; (8002af4 <HAL_PCD_MspInit+0xec>)
 8002ac2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ac6:	6353      	str	r3, [r2, #52]	; 0x34
 8002ac8:	4b0a      	ldr	r3, [pc, #40]	; (8002af4 <HAL_PCD_MspInit+0xec>)
 8002aca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002acc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ad0:	60fb      	str	r3, [r7, #12]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	4b07      	ldr	r3, [pc, #28]	; (8002af4 <HAL_PCD_MspInit+0xec>)
 8002ad6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ad8:	4a06      	ldr	r2, [pc, #24]	; (8002af4 <HAL_PCD_MspInit+0xec>)
 8002ada:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ade:	6453      	str	r3, [r2, #68]	; 0x44
 8002ae0:	4b04      	ldr	r3, [pc, #16]	; (8002af4 <HAL_PCD_MspInit+0xec>)
 8002ae2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ae4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ae8:	60bb      	str	r3, [r7, #8]
 8002aea:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8002aec:	bf00      	nop
 8002aee:	37b8      	adds	r7, #184	; 0xb8
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	40023800 	.word	0x40023800
 8002af8:	40020000 	.word	0x40020000

08002afc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b08c      	sub	sp, #48	; 0x30
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002b04:	2300      	movs	r3, #0
 8002b06:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002b0c:	4b2e      	ldr	r3, [pc, #184]	; (8002bc8 <HAL_InitTick+0xcc>)
 8002b0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b10:	4a2d      	ldr	r2, [pc, #180]	; (8002bc8 <HAL_InitTick+0xcc>)
 8002b12:	f043 0301 	orr.w	r3, r3, #1
 8002b16:	6453      	str	r3, [r2, #68]	; 0x44
 8002b18:	4b2b      	ldr	r3, [pc, #172]	; (8002bc8 <HAL_InitTick+0xcc>)
 8002b1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b1c:	f003 0301 	and.w	r3, r3, #1
 8002b20:	60bb      	str	r3, [r7, #8]
 8002b22:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002b24:	f107 020c 	add.w	r2, r7, #12
 8002b28:	f107 0310 	add.w	r3, r7, #16
 8002b2c:	4611      	mov	r1, r2
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f002 f99a 	bl	8004e68 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002b34:	f002 f984 	bl	8004e40 <HAL_RCC_GetPCLK2Freq>
 8002b38:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b3c:	4a23      	ldr	r2, [pc, #140]	; (8002bcc <HAL_InitTick+0xd0>)
 8002b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b42:	0c9b      	lsrs	r3, r3, #18
 8002b44:	3b01      	subs	r3, #1
 8002b46:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002b48:	4b21      	ldr	r3, [pc, #132]	; (8002bd0 <HAL_InitTick+0xd4>)
 8002b4a:	4a22      	ldr	r2, [pc, #136]	; (8002bd4 <HAL_InitTick+0xd8>)
 8002b4c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002b4e:	4b20      	ldr	r3, [pc, #128]	; (8002bd0 <HAL_InitTick+0xd4>)
 8002b50:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002b54:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002b56:	4a1e      	ldr	r2, [pc, #120]	; (8002bd0 <HAL_InitTick+0xd4>)
 8002b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b5a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002b5c:	4b1c      	ldr	r3, [pc, #112]	; (8002bd0 <HAL_InitTick+0xd4>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b62:	4b1b      	ldr	r3, [pc, #108]	; (8002bd0 <HAL_InitTick+0xd4>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b68:	4b19      	ldr	r3, [pc, #100]	; (8002bd0 <HAL_InitTick+0xd4>)
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002b6e:	4818      	ldr	r0, [pc, #96]	; (8002bd0 <HAL_InitTick+0xd4>)
 8002b70:	f002 fdd4 	bl	800571c <HAL_TIM_Base_Init>
 8002b74:	4603      	mov	r3, r0
 8002b76:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8002b7a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d11b      	bne.n	8002bba <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002b82:	4813      	ldr	r0, [pc, #76]	; (8002bd0 <HAL_InitTick+0xd4>)
 8002b84:	f002 fe2c 	bl	80057e0 <HAL_TIM_Base_Start_IT>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8002b8e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d111      	bne.n	8002bba <HAL_InitTick+0xbe>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002b96:	2019      	movs	r0, #25
 8002b98:	f000 f9aa 	bl	8002ef0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2b0f      	cmp	r3, #15
 8002ba0:	d808      	bhi.n	8002bb4 <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	6879      	ldr	r1, [r7, #4]
 8002ba6:	2019      	movs	r0, #25
 8002ba8:	f000 f986 	bl	8002eb8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002bac:	4a0a      	ldr	r2, [pc, #40]	; (8002bd8 <HAL_InitTick+0xdc>)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6013      	str	r3, [r2, #0]
 8002bb2:	e002      	b.n	8002bba <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002bba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3730      	adds	r7, #48	; 0x30
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	40023800 	.word	0x40023800
 8002bcc:	431bde83 	.word	0x431bde83
 8002bd0:	200014d8 	.word	0x200014d8
 8002bd4:	40010000 	.word	0x40010000
 8002bd8:	20000008 	.word	0x20000008

08002bdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002be0:	e7fe      	b.n	8002be0 <NMI_Handler+0x4>

08002be2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002be2:	b480      	push	{r7}
 8002be4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002be6:	e7fe      	b.n	8002be6 <HardFault_Handler+0x4>

08002be8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002bec:	e7fe      	b.n	8002bec <MemManage_Handler+0x4>

08002bee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002bee:	b480      	push	{r7}
 8002bf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002bf2:	e7fe      	b.n	8002bf2 <BusFault_Handler+0x4>

08002bf4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002bf8:	e7fe      	b.n	8002bf8 <UsageFault_Handler+0x4>

08002bfa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002bfa:	b480      	push	{r7}
 8002bfc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002bfe:	bf00      	nop
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr

08002c08 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002c0c:	4802      	ldr	r0, [pc, #8]	; (8002c18 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002c0e:	f002 fe5f 	bl	80058d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002c12:	bf00      	nop
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	200014d8 	.word	0x200014d8

08002c1c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002c20:	4802      	ldr	r0, [pc, #8]	; (8002c2c <USART2_IRQHandler+0x10>)
 8002c22:	f003 f971 	bl	8005f08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002c26:	bf00      	nop
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	20000e48 	.word	0x20000e48

08002c30 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c30:	b480      	push	{r7}
 8002c32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c34:	4b06      	ldr	r3, [pc, #24]	; (8002c50 <SystemInit+0x20>)
 8002c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c3a:	4a05      	ldr	r2, [pc, #20]	; (8002c50 <SystemInit+0x20>)
 8002c3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c44:	bf00      	nop
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr
 8002c4e:	bf00      	nop
 8002c50:	e000ed00 	.word	0xe000ed00

08002c54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002c54:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c8c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002c58:	480d      	ldr	r0, [pc, #52]	; (8002c90 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002c5a:	490e      	ldr	r1, [pc, #56]	; (8002c94 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002c5c:	4a0e      	ldr	r2, [pc, #56]	; (8002c98 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002c5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c60:	e002      	b.n	8002c68 <LoopCopyDataInit>

08002c62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c66:	3304      	adds	r3, #4

08002c68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c6c:	d3f9      	bcc.n	8002c62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c6e:	4a0b      	ldr	r2, [pc, #44]	; (8002c9c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002c70:	4c0b      	ldr	r4, [pc, #44]	; (8002ca0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002c72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c74:	e001      	b.n	8002c7a <LoopFillZerobss>

08002c76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c78:	3204      	adds	r2, #4

08002c7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c7c:	d3fb      	bcc.n	8002c76 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002c7e:	f7ff ffd7 	bl	8002c30 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c82:	f008 fc3b 	bl	800b4fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c86:	f7ff f877 	bl	8001d78 <main>
  bx  lr    
 8002c8a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002c8c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002c90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c94:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002c98:	0800b920 	.word	0x0800b920
  ldr r2, =_sbss
 8002c9c:	200001b8 	.word	0x200001b8
  ldr r4, =_ebss
 8002ca0:	20005f38 	.word	0x20005f38

08002ca4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ca4:	e7fe      	b.n	8002ca4 <ADC_IRQHandler>

08002ca6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ca6:	b580      	push	{r7, lr}
 8002ca8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002caa:	2003      	movs	r0, #3
 8002cac:	f000 f8f9 	bl	8002ea2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002cb0:	200f      	movs	r0, #15
 8002cb2:	f7ff ff23 	bl	8002afc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002cb6:	f7ff fca3 	bl	8002600 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002cba:	2300      	movs	r3, #0
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	bd80      	pop	{r7, pc}

08002cc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cc4:	4b06      	ldr	r3, [pc, #24]	; (8002ce0 <HAL_IncTick+0x20>)
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	461a      	mov	r2, r3
 8002cca:	4b06      	ldr	r3, [pc, #24]	; (8002ce4 <HAL_IncTick+0x24>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4413      	add	r3, r2
 8002cd0:	4a04      	ldr	r2, [pc, #16]	; (8002ce4 <HAL_IncTick+0x24>)
 8002cd2:	6013      	str	r3, [r2, #0]
}
 8002cd4:	bf00      	nop
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr
 8002cde:	bf00      	nop
 8002ce0:	2000000c 	.word	0x2000000c
 8002ce4:	20001524 	.word	0x20001524

08002ce8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	af00      	add	r7, sp, #0
  return uwTick;
 8002cec:	4b03      	ldr	r3, [pc, #12]	; (8002cfc <HAL_GetTick+0x14>)
 8002cee:	681b      	ldr	r3, [r3, #0]
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr
 8002cfa:	bf00      	nop
 8002cfc:	20001524 	.word	0x20001524

08002d00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d08:	f7ff ffee 	bl	8002ce8 <HAL_GetTick>
 8002d0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d18:	d005      	beq.n	8002d26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d1a:	4b0a      	ldr	r3, [pc, #40]	; (8002d44 <HAL_Delay+0x44>)
 8002d1c:	781b      	ldrb	r3, [r3, #0]
 8002d1e:	461a      	mov	r2, r3
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	4413      	add	r3, r2
 8002d24:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d26:	bf00      	nop
 8002d28:	f7ff ffde 	bl	8002ce8 <HAL_GetTick>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	68fa      	ldr	r2, [r7, #12]
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d8f7      	bhi.n	8002d28 <HAL_Delay+0x28>
  {
  }
}
 8002d38:	bf00      	nop
 8002d3a:	bf00      	nop
 8002d3c:	3710      	adds	r7, #16
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	2000000c 	.word	0x2000000c

08002d48 <__NVIC_SetPriorityGrouping>:
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b085      	sub	sp, #20
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	f003 0307 	and.w	r3, r3, #7
 8002d56:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d58:	4b0b      	ldr	r3, [pc, #44]	; (8002d88 <__NVIC_SetPriorityGrouping+0x40>)
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d5e:	68ba      	ldr	r2, [r7, #8]
 8002d60:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d64:	4013      	ands	r3, r2
 8002d66:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002d70:	4b06      	ldr	r3, [pc, #24]	; (8002d8c <__NVIC_SetPriorityGrouping+0x44>)
 8002d72:	4313      	orrs	r3, r2
 8002d74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d76:	4a04      	ldr	r2, [pc, #16]	; (8002d88 <__NVIC_SetPriorityGrouping+0x40>)
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	60d3      	str	r3, [r2, #12]
}
 8002d7c:	bf00      	nop
 8002d7e:	3714      	adds	r7, #20
 8002d80:	46bd      	mov	sp, r7
 8002d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d86:	4770      	bx	lr
 8002d88:	e000ed00 	.word	0xe000ed00
 8002d8c:	05fa0000 	.word	0x05fa0000

08002d90 <__NVIC_GetPriorityGrouping>:
{
 8002d90:	b480      	push	{r7}
 8002d92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d94:	4b04      	ldr	r3, [pc, #16]	; (8002da8 <__NVIC_GetPriorityGrouping+0x18>)
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	0a1b      	lsrs	r3, r3, #8
 8002d9a:	f003 0307 	and.w	r3, r3, #7
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr
 8002da8:	e000ed00 	.word	0xe000ed00

08002dac <__NVIC_EnableIRQ>:
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	4603      	mov	r3, r0
 8002db4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002db6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	db0b      	blt.n	8002dd6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dbe:	79fb      	ldrb	r3, [r7, #7]
 8002dc0:	f003 021f 	and.w	r2, r3, #31
 8002dc4:	4907      	ldr	r1, [pc, #28]	; (8002de4 <__NVIC_EnableIRQ+0x38>)
 8002dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dca:	095b      	lsrs	r3, r3, #5
 8002dcc:	2001      	movs	r0, #1
 8002dce:	fa00 f202 	lsl.w	r2, r0, r2
 8002dd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002dd6:	bf00      	nop
 8002dd8:	370c      	adds	r7, #12
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop
 8002de4:	e000e100 	.word	0xe000e100

08002de8 <__NVIC_SetPriority>:
{
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	4603      	mov	r3, r0
 8002df0:	6039      	str	r1, [r7, #0]
 8002df2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002df4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	db0a      	blt.n	8002e12 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	b2da      	uxtb	r2, r3
 8002e00:	490c      	ldr	r1, [pc, #48]	; (8002e34 <__NVIC_SetPriority+0x4c>)
 8002e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e06:	0112      	lsls	r2, r2, #4
 8002e08:	b2d2      	uxtb	r2, r2
 8002e0a:	440b      	add	r3, r1
 8002e0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002e10:	e00a      	b.n	8002e28 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	b2da      	uxtb	r2, r3
 8002e16:	4908      	ldr	r1, [pc, #32]	; (8002e38 <__NVIC_SetPriority+0x50>)
 8002e18:	79fb      	ldrb	r3, [r7, #7]
 8002e1a:	f003 030f 	and.w	r3, r3, #15
 8002e1e:	3b04      	subs	r3, #4
 8002e20:	0112      	lsls	r2, r2, #4
 8002e22:	b2d2      	uxtb	r2, r2
 8002e24:	440b      	add	r3, r1
 8002e26:	761a      	strb	r2, [r3, #24]
}
 8002e28:	bf00      	nop
 8002e2a:	370c      	adds	r7, #12
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e32:	4770      	bx	lr
 8002e34:	e000e100 	.word	0xe000e100
 8002e38:	e000ed00 	.word	0xe000ed00

08002e3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b089      	sub	sp, #36	; 0x24
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	60f8      	str	r0, [r7, #12]
 8002e44:	60b9      	str	r1, [r7, #8]
 8002e46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	f003 0307 	and.w	r3, r3, #7
 8002e4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	f1c3 0307 	rsb	r3, r3, #7
 8002e56:	2b04      	cmp	r3, #4
 8002e58:	bf28      	it	cs
 8002e5a:	2304      	movcs	r3, #4
 8002e5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	3304      	adds	r3, #4
 8002e62:	2b06      	cmp	r3, #6
 8002e64:	d902      	bls.n	8002e6c <NVIC_EncodePriority+0x30>
 8002e66:	69fb      	ldr	r3, [r7, #28]
 8002e68:	3b03      	subs	r3, #3
 8002e6a:	e000      	b.n	8002e6e <NVIC_EncodePriority+0x32>
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e70:	f04f 32ff 	mov.w	r2, #4294967295
 8002e74:	69bb      	ldr	r3, [r7, #24]
 8002e76:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7a:	43da      	mvns	r2, r3
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	401a      	ands	r2, r3
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e84:	f04f 31ff 	mov.w	r1, #4294967295
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e8e:	43d9      	mvns	r1, r3
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e94:	4313      	orrs	r3, r2
         );
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	3724      	adds	r7, #36	; 0x24
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr

08002ea2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ea2:	b580      	push	{r7, lr}
 8002ea4:	b082      	sub	sp, #8
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f7ff ff4c 	bl	8002d48 <__NVIC_SetPriorityGrouping>
}
 8002eb0:	bf00      	nop
 8002eb2:	3708      	adds	r7, #8
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}

08002eb8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b086      	sub	sp, #24
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	60b9      	str	r1, [r7, #8]
 8002ec2:	607a      	str	r2, [r7, #4]
 8002ec4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002eca:	f7ff ff61 	bl	8002d90 <__NVIC_GetPriorityGrouping>
 8002ece:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ed0:	687a      	ldr	r2, [r7, #4]
 8002ed2:	68b9      	ldr	r1, [r7, #8]
 8002ed4:	6978      	ldr	r0, [r7, #20]
 8002ed6:	f7ff ffb1 	bl	8002e3c <NVIC_EncodePriority>
 8002eda:	4602      	mov	r2, r0
 8002edc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ee0:	4611      	mov	r1, r2
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f7ff ff80 	bl	8002de8 <__NVIC_SetPriority>
}
 8002ee8:	bf00      	nop
 8002eea:	3718      	adds	r7, #24
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}

08002ef0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002efe:	4618      	mov	r0, r3
 8002f00:	f7ff ff54 	bl	8002dac <__NVIC_EnableIRQ>
}
 8002f04:	bf00      	nop
 8002f06:	3708      	adds	r7, #8
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}

08002f0c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b086      	sub	sp, #24
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002f14:	2300      	movs	r3, #0
 8002f16:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002f18:	f7ff fee6 	bl	8002ce8 <HAL_GetTick>
 8002f1c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d101      	bne.n	8002f28 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e099      	b.n	800305c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2202      	movs	r2, #2
 8002f2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2200      	movs	r2, #0
 8002f34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f022 0201 	bic.w	r2, r2, #1
 8002f46:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f48:	e00f      	b.n	8002f6a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f4a:	f7ff fecd 	bl	8002ce8 <HAL_GetTick>
 8002f4e:	4602      	mov	r2, r0
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	1ad3      	subs	r3, r2, r3
 8002f54:	2b05      	cmp	r3, #5
 8002f56:	d908      	bls.n	8002f6a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2220      	movs	r2, #32
 8002f5c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2203      	movs	r2, #3
 8002f62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002f66:	2303      	movs	r3, #3
 8002f68:	e078      	b.n	800305c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0301 	and.w	r3, r3, #1
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d1e8      	bne.n	8002f4a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002f80:	697a      	ldr	r2, [r7, #20]
 8002f82:	4b38      	ldr	r3, [pc, #224]	; (8003064 <HAL_DMA_Init+0x158>)
 8002f84:	4013      	ands	r3, r2
 8002f86:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	685a      	ldr	r2, [r3, #4]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f96:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	691b      	ldr	r3, [r3, #16]
 8002f9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fa2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	699b      	ldr	r3, [r3, #24]
 8002fa8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6a1b      	ldr	r3, [r3, #32]
 8002fb4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002fb6:	697a      	ldr	r2, [r7, #20]
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc0:	2b04      	cmp	r3, #4
 8002fc2:	d107      	bne.n	8002fd4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	697a      	ldr	r2, [r7, #20]
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	697a      	ldr	r2, [r7, #20]
 8002fda:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	695b      	ldr	r3, [r3, #20]
 8002fe2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	f023 0307 	bic.w	r3, r3, #7
 8002fea:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff0:	697a      	ldr	r2, [r7, #20]
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ffa:	2b04      	cmp	r3, #4
 8002ffc:	d117      	bne.n	800302e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003002:	697a      	ldr	r2, [r7, #20]
 8003004:	4313      	orrs	r3, r2
 8003006:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800300c:	2b00      	cmp	r3, #0
 800300e:	d00e      	beq.n	800302e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	f000 fb45 	bl	80036a0 <DMA_CheckFifoParam>
 8003016:	4603      	mov	r3, r0
 8003018:	2b00      	cmp	r3, #0
 800301a:	d008      	beq.n	800302e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2240      	movs	r2, #64	; 0x40
 8003020:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2201      	movs	r2, #1
 8003026:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800302a:	2301      	movs	r3, #1
 800302c:	e016      	b.n	800305c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	697a      	ldr	r2, [r7, #20]
 8003034:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f000 fafc 	bl	8003634 <DMA_CalcBaseAndBitshift>
 800303c:	4603      	mov	r3, r0
 800303e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003044:	223f      	movs	r2, #63	; 0x3f
 8003046:	409a      	lsls	r2, r3
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2200      	movs	r2, #0
 8003050:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2201      	movs	r2, #1
 8003056:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800305a:	2300      	movs	r3, #0
}
 800305c:	4618      	mov	r0, r3
 800305e:	3718      	adds	r7, #24
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}
 8003064:	e010803f 	.word	0xe010803f

08003068 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b086      	sub	sp, #24
 800306c:	af00      	add	r7, sp, #0
 800306e:	60f8      	str	r0, [r7, #12]
 8003070:	60b9      	str	r1, [r7, #8]
 8003072:	607a      	str	r2, [r7, #4]
 8003074:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003076:	2300      	movs	r3, #0
 8003078:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003080:	2b01      	cmp	r3, #1
 8003082:	d101      	bne.n	8003088 <HAL_DMA_Start+0x20>
 8003084:	2302      	movs	r3, #2
 8003086:	e026      	b.n	80030d6 <HAL_DMA_Start+0x6e>
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003096:	b2db      	uxtb	r3, r3
 8003098:	2b01      	cmp	r3, #1
 800309a:	d115      	bne.n	80030c8 <HAL_DMA_Start+0x60>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2202      	movs	r2, #2
 80030a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2200      	movs	r2, #0
 80030a8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	687a      	ldr	r2, [r7, #4]
 80030ae:	68b9      	ldr	r1, [r7, #8]
 80030b0:	68f8      	ldr	r0, [r7, #12]
 80030b2:	f000 fa91 	bl	80035d8 <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f042 0201 	orr.w	r2, r2, #1
 80030c4:	601a      	str	r2, [r3, #0]
 80030c6:	e005      	b.n	80030d4 <HAL_DMA_Start+0x6c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2200      	movs	r2, #0
 80030cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80030d0:	2302      	movs	r3, #2
 80030d2:	75fb      	strb	r3, [r7, #23]
  } 
  return status; 
 80030d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3718      	adds	r7, #24
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}

080030de <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030de:	b580      	push	{r7, lr}
 80030e0:	b086      	sub	sp, #24
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	60f8      	str	r0, [r7, #12]
 80030e6:	60b9      	str	r1, [r7, #8]
 80030e8:	607a      	str	r2, [r7, #4]
 80030ea:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80030ec:	2300      	movs	r3, #0
 80030ee:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030f4:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d101      	bne.n	8003104 <HAL_DMA_Start_IT+0x26>
 8003100:	2302      	movs	r3, #2
 8003102:	e048      	b.n	8003196 <HAL_DMA_Start_IT+0xb8>
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2201      	movs	r2, #1
 8003108:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003112:	b2db      	uxtb	r3, r3
 8003114:	2b01      	cmp	r3, #1
 8003116:	d137      	bne.n	8003188 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2202      	movs	r2, #2
 800311c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2200      	movs	r2, #0
 8003124:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	687a      	ldr	r2, [r7, #4]
 800312a:	68b9      	ldr	r1, [r7, #8]
 800312c:	68f8      	ldr	r0, [r7, #12]
 800312e:	f000 fa53 	bl	80035d8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003136:	223f      	movs	r2, #63	; 0x3f
 8003138:	409a      	lsls	r2, r3
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f042 0216 	orr.w	r2, r2, #22
 800314c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	695a      	ldr	r2, [r3, #20]
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800315c:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003162:	2b00      	cmp	r3, #0
 8003164:	d007      	beq.n	8003176 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f042 0208 	orr.w	r2, r2, #8
 8003174:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f042 0201 	orr.w	r2, r2, #1
 8003184:	601a      	str	r2, [r3, #0]
 8003186:	e005      	b.n	8003194 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2200      	movs	r2, #0
 800318c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003190:	2302      	movs	r3, #2
 8003192:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003194:	7dfb      	ldrb	r3, [r7, #23]
}
 8003196:	4618      	mov	r0, r3
 8003198:	3718      	adds	r7, #24
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}

0800319e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800319e:	b580      	push	{r7, lr}
 80031a0:	b084      	sub	sp, #16
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031aa:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80031ac:	f7ff fd9c 	bl	8002ce8 <HAL_GetTick>
 80031b0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	2b02      	cmp	r3, #2
 80031bc:	d008      	beq.n	80031d0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2280      	movs	r2, #128	; 0x80
 80031c2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	e052      	b.n	8003276 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f022 0216 	bic.w	r2, r2, #22
 80031de:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	695a      	ldr	r2, [r3, #20]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031ee:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d103      	bne.n	8003200 <HAL_DMA_Abort+0x62>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d007      	beq.n	8003210 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f022 0208 	bic.w	r2, r2, #8
 800320e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f022 0201 	bic.w	r2, r2, #1
 800321e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003220:	e013      	b.n	800324a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003222:	f7ff fd61 	bl	8002ce8 <HAL_GetTick>
 8003226:	4602      	mov	r2, r0
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	2b05      	cmp	r3, #5
 800322e:	d90c      	bls.n	800324a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2220      	movs	r2, #32
 8003234:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2203      	movs	r2, #3
 800323a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2200      	movs	r2, #0
 8003242:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8003246:	2303      	movs	r3, #3
 8003248:	e015      	b.n	8003276 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f003 0301 	and.w	r3, r3, #1
 8003254:	2b00      	cmp	r3, #0
 8003256:	d1e4      	bne.n	8003222 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800325c:	223f      	movs	r2, #63	; 0x3f
 800325e:	409a      	lsls	r2, r3
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2201      	movs	r2, #1
 8003268:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2200      	movs	r2, #0
 8003270:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8003274:	2300      	movs	r3, #0
}
 8003276:	4618      	mov	r0, r3
 8003278:	3710      	adds	r7, #16
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}

0800327e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800327e:	b480      	push	{r7}
 8003280:	b083      	sub	sp, #12
 8003282:	af00      	add	r7, sp, #0
 8003284:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800328c:	b2db      	uxtb	r3, r3
 800328e:	2b02      	cmp	r3, #2
 8003290:	d004      	beq.n	800329c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2280      	movs	r2, #128	; 0x80
 8003296:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	e00c      	b.n	80032b6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2205      	movs	r2, #5
 80032a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f022 0201 	bic.w	r2, r2, #1
 80032b2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80032b4:	2300      	movs	r3, #0
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	370c      	adds	r7, #12
 80032ba:	46bd      	mov	sp, r7
 80032bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c0:	4770      	bx	lr
	...

080032c4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b086      	sub	sp, #24
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80032cc:	2300      	movs	r3, #0
 80032ce:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80032d0:	4b8e      	ldr	r3, [pc, #568]	; (800350c <HAL_DMA_IRQHandler+0x248>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a8e      	ldr	r2, [pc, #568]	; (8003510 <HAL_DMA_IRQHandler+0x24c>)
 80032d6:	fba2 2303 	umull	r2, r3, r2, r3
 80032da:	0a9b      	lsrs	r3, r3, #10
 80032dc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032e2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032ee:	2208      	movs	r2, #8
 80032f0:	409a      	lsls	r2, r3
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	4013      	ands	r3, r2
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d01a      	beq.n	8003330 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f003 0304 	and.w	r3, r3, #4
 8003304:	2b00      	cmp	r3, #0
 8003306:	d013      	beq.n	8003330 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f022 0204 	bic.w	r2, r2, #4
 8003316:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800331c:	2208      	movs	r2, #8
 800331e:	409a      	lsls	r2, r3
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003328:	f043 0201 	orr.w	r2, r3, #1
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003334:	2201      	movs	r2, #1
 8003336:	409a      	lsls	r2, r3
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	4013      	ands	r3, r2
 800333c:	2b00      	cmp	r3, #0
 800333e:	d012      	beq.n	8003366 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	695b      	ldr	r3, [r3, #20]
 8003346:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800334a:	2b00      	cmp	r3, #0
 800334c:	d00b      	beq.n	8003366 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003352:	2201      	movs	r2, #1
 8003354:	409a      	lsls	r2, r3
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800335e:	f043 0202 	orr.w	r2, r3, #2
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800336a:	2204      	movs	r2, #4
 800336c:	409a      	lsls	r2, r3
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	4013      	ands	r3, r2
 8003372:	2b00      	cmp	r3, #0
 8003374:	d012      	beq.n	800339c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 0302 	and.w	r3, r3, #2
 8003380:	2b00      	cmp	r3, #0
 8003382:	d00b      	beq.n	800339c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003388:	2204      	movs	r2, #4
 800338a:	409a      	lsls	r2, r3
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003394:	f043 0204 	orr.w	r2, r3, #4
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033a0:	2210      	movs	r2, #16
 80033a2:	409a      	lsls	r2, r3
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	4013      	ands	r3, r2
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d043      	beq.n	8003434 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 0308 	and.w	r3, r3, #8
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d03c      	beq.n	8003434 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033be:	2210      	movs	r2, #16
 80033c0:	409a      	lsls	r2, r3
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d018      	beq.n	8003406 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d108      	bne.n	80033f4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d024      	beq.n	8003434 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	4798      	blx	r3
 80033f2:	e01f      	b.n	8003434 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d01b      	beq.n	8003434 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003400:	6878      	ldr	r0, [r7, #4]
 8003402:	4798      	blx	r3
 8003404:	e016      	b.n	8003434 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003410:	2b00      	cmp	r3, #0
 8003412:	d107      	bne.n	8003424 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f022 0208 	bic.w	r2, r2, #8
 8003422:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003428:	2b00      	cmp	r3, #0
 800342a:	d003      	beq.n	8003434 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003438:	2220      	movs	r2, #32
 800343a:	409a      	lsls	r2, r3
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	4013      	ands	r3, r2
 8003440:	2b00      	cmp	r3, #0
 8003442:	f000 808f 	beq.w	8003564 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 0310 	and.w	r3, r3, #16
 8003450:	2b00      	cmp	r3, #0
 8003452:	f000 8087 	beq.w	8003564 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800345a:	2220      	movs	r2, #32
 800345c:	409a      	lsls	r2, r3
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003468:	b2db      	uxtb	r3, r3
 800346a:	2b05      	cmp	r3, #5
 800346c:	d136      	bne.n	80034dc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f022 0216 	bic.w	r2, r2, #22
 800347c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	695a      	ldr	r2, [r3, #20]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800348c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003492:	2b00      	cmp	r3, #0
 8003494:	d103      	bne.n	800349e <HAL_DMA_IRQHandler+0x1da>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800349a:	2b00      	cmp	r3, #0
 800349c:	d007      	beq.n	80034ae <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f022 0208 	bic.w	r2, r2, #8
 80034ac:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034b2:	223f      	movs	r2, #63	; 0x3f
 80034b4:	409a      	lsls	r2, r3
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2201      	movs	r2, #1
 80034be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2200      	movs	r2, #0
 80034c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d07e      	beq.n	80035d0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	4798      	blx	r3
        }
        return;
 80034da:	e079      	b.n	80035d0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d01d      	beq.n	8003526 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d10d      	bne.n	8003514 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d031      	beq.n	8003564 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003504:	6878      	ldr	r0, [r7, #4]
 8003506:	4798      	blx	r3
 8003508:	e02c      	b.n	8003564 <HAL_DMA_IRQHandler+0x2a0>
 800350a:	bf00      	nop
 800350c:	20000004 	.word	0x20000004
 8003510:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003518:	2b00      	cmp	r3, #0
 800351a:	d023      	beq.n	8003564 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003520:	6878      	ldr	r0, [r7, #4]
 8003522:	4798      	blx	r3
 8003524:	e01e      	b.n	8003564 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003530:	2b00      	cmp	r3, #0
 8003532:	d10f      	bne.n	8003554 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f022 0210 	bic.w	r2, r2, #16
 8003542:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2201      	movs	r2, #1
 8003548:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003558:	2b00      	cmp	r3, #0
 800355a:	d003      	beq.n	8003564 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003568:	2b00      	cmp	r3, #0
 800356a:	d032      	beq.n	80035d2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003570:	f003 0301 	and.w	r3, r3, #1
 8003574:	2b00      	cmp	r3, #0
 8003576:	d022      	beq.n	80035be <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2205      	movs	r2, #5
 800357c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f022 0201 	bic.w	r2, r2, #1
 800358e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	3301      	adds	r3, #1
 8003594:	60bb      	str	r3, [r7, #8]
 8003596:	697a      	ldr	r2, [r7, #20]
 8003598:	429a      	cmp	r2, r3
 800359a:	d307      	bcc.n	80035ac <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0301 	and.w	r3, r3, #1
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d1f2      	bne.n	8003590 <HAL_DMA_IRQHandler+0x2cc>
 80035aa:	e000      	b.n	80035ae <HAL_DMA_IRQHandler+0x2ea>
          break;
 80035ac:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2201      	movs	r2, #1
 80035b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2200      	movs	r2, #0
 80035ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d005      	beq.n	80035d2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	4798      	blx	r3
 80035ce:	e000      	b.n	80035d2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80035d0:	bf00      	nop
    }
  }
}
 80035d2:	3718      	adds	r7, #24
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}

080035d8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035d8:	b480      	push	{r7}
 80035da:	b085      	sub	sp, #20
 80035dc:	af00      	add	r7, sp, #0
 80035de:	60f8      	str	r0, [r7, #12]
 80035e0:	60b9      	str	r1, [r7, #8]
 80035e2:	607a      	str	r2, [r7, #4]
 80035e4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80035f4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	683a      	ldr	r2, [r7, #0]
 80035fc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	2b40      	cmp	r3, #64	; 0x40
 8003604:	d108      	bne.n	8003618 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	68ba      	ldr	r2, [r7, #8]
 8003614:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003616:	e007      	b.n	8003628 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	68ba      	ldr	r2, [r7, #8]
 800361e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	687a      	ldr	r2, [r7, #4]
 8003626:	60da      	str	r2, [r3, #12]
}
 8003628:	bf00      	nop
 800362a:	3714      	adds	r7, #20
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr

08003634 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003634:	b480      	push	{r7}
 8003636:	b085      	sub	sp, #20
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	b2db      	uxtb	r3, r3
 8003642:	3b10      	subs	r3, #16
 8003644:	4a13      	ldr	r2, [pc, #76]	; (8003694 <DMA_CalcBaseAndBitshift+0x60>)
 8003646:	fba2 2303 	umull	r2, r3, r2, r3
 800364a:	091b      	lsrs	r3, r3, #4
 800364c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800364e:	4a12      	ldr	r2, [pc, #72]	; (8003698 <DMA_CalcBaseAndBitshift+0x64>)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	4413      	add	r3, r2
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	461a      	mov	r2, r3
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2b03      	cmp	r3, #3
 8003660:	d908      	bls.n	8003674 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	461a      	mov	r2, r3
 8003668:	4b0c      	ldr	r3, [pc, #48]	; (800369c <DMA_CalcBaseAndBitshift+0x68>)
 800366a:	4013      	ands	r3, r2
 800366c:	1d1a      	adds	r2, r3, #4
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	659a      	str	r2, [r3, #88]	; 0x58
 8003672:	e006      	b.n	8003682 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	461a      	mov	r2, r3
 800367a:	4b08      	ldr	r3, [pc, #32]	; (800369c <DMA_CalcBaseAndBitshift+0x68>)
 800367c:	4013      	ands	r3, r2
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003686:	4618      	mov	r0, r3
 8003688:	3714      	adds	r7, #20
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr
 8003692:	bf00      	nop
 8003694:	aaaaaaab 	.word	0xaaaaaaab
 8003698:	0800b8a8 	.word	0x0800b8a8
 800369c:	fffffc00 	.word	0xfffffc00

080036a0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b085      	sub	sp, #20
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036a8:	2300      	movs	r3, #0
 80036aa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036b0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	699b      	ldr	r3, [r3, #24]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d11f      	bne.n	80036fa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	2b03      	cmp	r3, #3
 80036be:	d856      	bhi.n	800376e <DMA_CheckFifoParam+0xce>
 80036c0:	a201      	add	r2, pc, #4	; (adr r2, 80036c8 <DMA_CheckFifoParam+0x28>)
 80036c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036c6:	bf00      	nop
 80036c8:	080036d9 	.word	0x080036d9
 80036cc:	080036eb 	.word	0x080036eb
 80036d0:	080036d9 	.word	0x080036d9
 80036d4:	0800376f 	.word	0x0800376f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d046      	beq.n	8003772 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036e8:	e043      	b.n	8003772 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ee:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80036f2:	d140      	bne.n	8003776 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80036f4:	2301      	movs	r3, #1
 80036f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036f8:	e03d      	b.n	8003776 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	699b      	ldr	r3, [r3, #24]
 80036fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003702:	d121      	bne.n	8003748 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	2b03      	cmp	r3, #3
 8003708:	d837      	bhi.n	800377a <DMA_CheckFifoParam+0xda>
 800370a:	a201      	add	r2, pc, #4	; (adr r2, 8003710 <DMA_CheckFifoParam+0x70>)
 800370c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003710:	08003721 	.word	0x08003721
 8003714:	08003727 	.word	0x08003727
 8003718:	08003721 	.word	0x08003721
 800371c:	08003739 	.word	0x08003739
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003720:	2301      	movs	r3, #1
 8003722:	73fb      	strb	r3, [r7, #15]
      break;
 8003724:	e030      	b.n	8003788 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800372a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d025      	beq.n	800377e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003736:	e022      	b.n	800377e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800373c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003740:	d11f      	bne.n	8003782 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003746:	e01c      	b.n	8003782 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	2b02      	cmp	r3, #2
 800374c:	d903      	bls.n	8003756 <DMA_CheckFifoParam+0xb6>
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	2b03      	cmp	r3, #3
 8003752:	d003      	beq.n	800375c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003754:	e018      	b.n	8003788 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	73fb      	strb	r3, [r7, #15]
      break;
 800375a:	e015      	b.n	8003788 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003760:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003764:	2b00      	cmp	r3, #0
 8003766:	d00e      	beq.n	8003786 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003768:	2301      	movs	r3, #1
 800376a:	73fb      	strb	r3, [r7, #15]
      break;
 800376c:	e00b      	b.n	8003786 <DMA_CheckFifoParam+0xe6>
      break;
 800376e:	bf00      	nop
 8003770:	e00a      	b.n	8003788 <DMA_CheckFifoParam+0xe8>
      break;
 8003772:	bf00      	nop
 8003774:	e008      	b.n	8003788 <DMA_CheckFifoParam+0xe8>
      break;
 8003776:	bf00      	nop
 8003778:	e006      	b.n	8003788 <DMA_CheckFifoParam+0xe8>
      break;
 800377a:	bf00      	nop
 800377c:	e004      	b.n	8003788 <DMA_CheckFifoParam+0xe8>
      break;
 800377e:	bf00      	nop
 8003780:	e002      	b.n	8003788 <DMA_CheckFifoParam+0xe8>
      break;   
 8003782:	bf00      	nop
 8003784:	e000      	b.n	8003788 <DMA_CheckFifoParam+0xe8>
      break;
 8003786:	bf00      	nop
    }
  } 
  
  return status; 
 8003788:	7bfb      	ldrb	r3, [r7, #15]
}
 800378a:	4618      	mov	r0, r3
 800378c:	3714      	adds	r7, #20
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr
 8003796:	bf00      	nop

08003798 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b084      	sub	sp, #16
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d101      	bne.n	80037aa <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e06a      	b.n	8003880 <HAL_ETH_Init+0xe8>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d106      	bne.n	80037c2 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2223      	movs	r2, #35	; 0x23
 80037b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	f7fe ff47 	bl	8002650 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037c2:	4b31      	ldr	r3, [pc, #196]	; (8003888 <HAL_ETH_Init+0xf0>)
 80037c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037c6:	4a30      	ldr	r2, [pc, #192]	; (8003888 <HAL_ETH_Init+0xf0>)
 80037c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80037cc:	6453      	str	r3, [r2, #68]	; 0x44
 80037ce:	4b2e      	ldr	r3, [pc, #184]	; (8003888 <HAL_ETH_Init+0xf0>)
 80037d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80037d6:	60bb      	str	r3, [r7, #8]
 80037d8:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80037da:	4b2c      	ldr	r3, [pc, #176]	; (800388c <HAL_ETH_Init+0xf4>)
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	4a2b      	ldr	r2, [pc, #172]	; (800388c <HAL_ETH_Init+0xf4>)
 80037e0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80037e4:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80037e6:	4b29      	ldr	r3, [pc, #164]	; (800388c <HAL_ETH_Init+0xf4>)
 80037e8:	685a      	ldr	r2, [r3, #4]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	4927      	ldr	r1, [pc, #156]	; (800388c <HAL_ETH_Init+0xf4>)
 80037f0:	4313      	orrs	r3, r2
 80037f2:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80037f4:	4b25      	ldr	r3, [pc, #148]	; (800388c <HAL_ETH_Init+0xf4>)
 80037f6:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	687a      	ldr	r2, [r7, #4]
 8003804:	6812      	ldr	r2, [r2, #0]
 8003806:	f043 0301 	orr.w	r3, r3, #1
 800380a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800380e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003810:	f7ff fa6a 	bl	8002ce8 <HAL_GetTick>
 8003814:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003816:	e011      	b.n	800383c <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003818:	f7ff fa66 	bl	8002ce8 <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003826:	d909      	bls.n	800383c <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2204      	movs	r2, #4
 800382c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	22e0      	movs	r2, #224	; 0xe0
 8003834:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e021      	b.n	8003880 <HAL_ETH_Init+0xe8>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 0301 	and.w	r3, r3, #1
 800384a:	2b00      	cmp	r3, #0
 800384c:	d1e4      	bne.n	8003818 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f000 f958 	bl	8003b04 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	f000 f9ff 	bl	8003c58 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	f000 fa55 	bl	8003d0a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	461a      	mov	r2, r3
 8003866:	2100      	movs	r1, #0
 8003868:	6878      	ldr	r0, [r7, #4]
 800386a:	f000 f9bd 	bl	8003be8 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2200      	movs	r2, #0
 8003872:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2210      	movs	r2, #16
 800387a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800387e:	2300      	movs	r3, #0
}
 8003880:	4618      	mov	r0, r3
 8003882:	3710      	adds	r7, #16
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}
 8003888:	40023800 	.word	0x40023800
 800388c:	40013800 	.word	0x40013800

08003890 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b084      	sub	sp, #16
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
 8003898:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80038a2:	68fa      	ldr	r2, [r7, #12]
 80038a4:	4b51      	ldr	r3, [pc, #324]	; (80039ec <ETH_SetMACConfig+0x15c>)
 80038a6:	4013      	ands	r3, r2
 80038a8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	7c1b      	ldrb	r3, [r3, #16]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d102      	bne.n	80038b8 <ETH_SetMACConfig+0x28>
 80038b2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80038b6:	e000      	b.n	80038ba <ETH_SetMACConfig+0x2a>
 80038b8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	7c5b      	ldrb	r3, [r3, #17]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d102      	bne.n	80038c8 <ETH_SetMACConfig+0x38>
 80038c2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80038c6:	e000      	b.n	80038ca <ETH_SetMACConfig+0x3a>
 80038c8:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80038ca:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80038d0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	7fdb      	ldrb	r3, [r3, #31]
 80038d6:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80038d8:	431a      	orrs	r2, r3
                        macconf->Speed |
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80038de:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80038e0:	683a      	ldr	r2, [r7, #0]
 80038e2:	7f92      	ldrb	r2, [r2, #30]
 80038e4:	2a00      	cmp	r2, #0
 80038e6:	d102      	bne.n	80038ee <ETH_SetMACConfig+0x5e>
 80038e8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80038ec:	e000      	b.n	80038f0 <ETH_SetMACConfig+0x60>
 80038ee:	2200      	movs	r2, #0
                        macconf->Speed |
 80038f0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	7f1b      	ldrb	r3, [r3, #28]
 80038f6:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80038f8:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80038fe:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	791b      	ldrb	r3, [r3, #4]
 8003904:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8003906:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003908:	683a      	ldr	r2, [r7, #0]
 800390a:	f892 2020 	ldrb.w	r2, [r2, #32]
 800390e:	2a00      	cmp	r2, #0
 8003910:	d102      	bne.n	8003918 <ETH_SetMACConfig+0x88>
 8003912:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003916:	e000      	b.n	800391a <ETH_SetMACConfig+0x8a>
 8003918:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800391a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	7bdb      	ldrb	r3, [r3, #15]
 8003920:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003922:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003928:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003930:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003932:	4313      	orrs	r3, r2
 8003934:	68fa      	ldr	r2, [r7, #12]
 8003936:	4313      	orrs	r3, r2
 8003938:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	68fa      	ldr	r2, [r7, #12]
 8003940:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800394a:	2001      	movs	r0, #1
 800394c:	f7ff f9d8 	bl	8002d00 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	68fa      	ldr	r2, [r7, #12]
 8003956:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	699b      	ldr	r3, [r3, #24]
 800395e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003960:	68fa      	ldr	r2, [r7, #12]
 8003962:	f64f 7341 	movw	r3, #65345	; 0xff41
 8003966:	4013      	ands	r3, r2
 8003968:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800396e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003970:	683a      	ldr	r2, [r7, #0]
 8003972:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8003976:	2a00      	cmp	r2, #0
 8003978:	d101      	bne.n	800397e <ETH_SetMACConfig+0xee>
 800397a:	2280      	movs	r2, #128	; 0x80
 800397c:	e000      	b.n	8003980 <ETH_SetMACConfig+0xf0>
 800397e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003980:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003986:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003988:	683a      	ldr	r2, [r7, #0]
 800398a:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 800398e:	2a01      	cmp	r2, #1
 8003990:	d101      	bne.n	8003996 <ETH_SetMACConfig+0x106>
 8003992:	2208      	movs	r2, #8
 8003994:	e000      	b.n	8003998 <ETH_SetMACConfig+0x108>
 8003996:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8003998:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800399a:	683a      	ldr	r2, [r7, #0]
 800399c:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 80039a0:	2a01      	cmp	r2, #1
 80039a2:	d101      	bne.n	80039a8 <ETH_SetMACConfig+0x118>
 80039a4:	2204      	movs	r2, #4
 80039a6:	e000      	b.n	80039aa <ETH_SetMACConfig+0x11a>
 80039a8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80039aa:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80039ac:	683a      	ldr	r2, [r7, #0]
 80039ae:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 80039b2:	2a01      	cmp	r2, #1
 80039b4:	d101      	bne.n	80039ba <ETH_SetMACConfig+0x12a>
 80039b6:	2202      	movs	r2, #2
 80039b8:	e000      	b.n	80039bc <ETH_SetMACConfig+0x12c>
 80039ba:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80039bc:	4313      	orrs	r3, r2
 80039be:	68fa      	ldr	r2, [r7, #12]
 80039c0:	4313      	orrs	r3, r2
 80039c2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	68fa      	ldr	r2, [r7, #12]
 80039ca:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	699b      	ldr	r3, [r3, #24]
 80039d2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80039d4:	2001      	movs	r0, #1
 80039d6:	f7ff f993 	bl	8002d00 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	68fa      	ldr	r2, [r7, #12]
 80039e0:	619a      	str	r2, [r3, #24]
}
 80039e2:	bf00      	nop
 80039e4:	3710      	adds	r7, #16
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}
 80039ea:	bf00      	nop
 80039ec:	ff20810f 	.word	0xff20810f

080039f0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b084      	sub	sp, #16
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a02:	699b      	ldr	r3, [r3, #24]
 8003a04:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003a06:	68fa      	ldr	r2, [r7, #12]
 8003a08:	4b3d      	ldr	r3, [pc, #244]	; (8003b00 <ETH_SetDMAConfig+0x110>)
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	7b1b      	ldrb	r3, [r3, #12]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d102      	bne.n	8003a1c <ETH_SetDMAConfig+0x2c>
 8003a16:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003a1a:	e000      	b.n	8003a1e <ETH_SetDMAConfig+0x2e>
 8003a1c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	7b5b      	ldrb	r3, [r3, #13]
 8003a22:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003a24:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003a26:	683a      	ldr	r2, [r7, #0]
 8003a28:	7f52      	ldrb	r2, [r2, #29]
 8003a2a:	2a00      	cmp	r2, #0
 8003a2c:	d102      	bne.n	8003a34 <ETH_SetDMAConfig+0x44>
 8003a2e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003a32:	e000      	b.n	8003a36 <ETH_SetDMAConfig+0x46>
 8003a34:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003a36:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	7b9b      	ldrb	r3, [r3, #14]
 8003a3c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003a3e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003a44:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	7f1b      	ldrb	r3, [r3, #28]
 8003a4a:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8003a4c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	7f9b      	ldrb	r3, [r3, #30]
 8003a52:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003a54:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003a5a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003a62:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003a64:	4313      	orrs	r3, r2
 8003a66:	68fa      	ldr	r2, [r7, #12]
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a74:	461a      	mov	r2, r3
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003a86:	2001      	movs	r0, #1
 8003a88:	f7ff f93a 	bl	8002d00 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a94:	461a      	mov	r2, r3
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	791b      	ldrb	r3, [r3, #4]
 8003a9e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003aa4:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8003aaa:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003ab0:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003ab8:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8003aba:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ac0:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003ac2:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003ac8:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003aca:	687a      	ldr	r2, [r7, #4]
 8003acc:	6812      	ldr	r2, [r2, #0]
 8003ace:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003ad2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003ad6:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003ae4:	2001      	movs	r0, #1
 8003ae6:	f7ff f90b 	bl	8002d00 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003af2:	461a      	mov	r2, r3
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	6013      	str	r3, [r2, #0]
}
 8003af8:	bf00      	nop
 8003afa:	3710      	adds	r7, #16
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	f8de3f23 	.word	0xf8de3f23

08003b04 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b0a6      	sub	sp, #152	; 0x98
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8003b12:	2301      	movs	r3, #1
 8003b14:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8003b22:	2301      	movs	r3, #1
 8003b24:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8003b28:	2300      	movs	r3, #0
 8003b2a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8003b34:	2300      	movs	r3, #0
 8003b36:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003b40:	2300      	movs	r3, #0
 8003b42:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8003b44:	2300      	movs	r3, #0
 8003b46:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8003b54:	2300      	movs	r3, #0
 8003b56:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8003b60:	2300      	movs	r3, #0
 8003b62:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003b66:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003b6a:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003b6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003b70:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003b72:	2300      	movs	r3, #0
 8003b74:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003b78:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f7ff fe86 	bl	8003890 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8003b84:	2301      	movs	r3, #1
 8003b86:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8003b92:	2301      	movs	r3, #1
 8003b94:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003b96:	2300      	movs	r3, #0
 8003b98:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003baa:	2301      	movs	r3, #1
 8003bac:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003bb4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003bb8:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003bba:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003bbe:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003bc0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003bc4:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003bcc:	2300      	movs	r3, #0
 8003bce:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003bd4:	f107 0308 	add.w	r3, r7, #8
 8003bd8:	4619      	mov	r1, r3
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	f7ff ff08 	bl	80039f0 <ETH_SetDMAConfig>
}
 8003be0:	bf00      	nop
 8003be2:	3798      	adds	r7, #152	; 0x98
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bd80      	pop	{r7, pc}

08003be8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b087      	sub	sp, #28
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	60f8      	str	r0, [r7, #12]
 8003bf0:	60b9      	str	r1, [r7, #8]
 8003bf2:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	3305      	adds	r3, #5
 8003bf8:	781b      	ldrb	r3, [r3, #0]
 8003bfa:	021b      	lsls	r3, r3, #8
 8003bfc:	687a      	ldr	r2, [r7, #4]
 8003bfe:	3204      	adds	r2, #4
 8003c00:	7812      	ldrb	r2, [r2, #0]
 8003c02:	4313      	orrs	r3, r2
 8003c04:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8003c06:	68ba      	ldr	r2, [r7, #8]
 8003c08:	4b11      	ldr	r3, [pc, #68]	; (8003c50 <ETH_MACAddressConfig+0x68>)
 8003c0a:	4413      	add	r3, r2
 8003c0c:	461a      	mov	r2, r3
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	3303      	adds	r3, #3
 8003c16:	781b      	ldrb	r3, [r3, #0]
 8003c18:	061a      	lsls	r2, r3, #24
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	3302      	adds	r3, #2
 8003c1e:	781b      	ldrb	r3, [r3, #0]
 8003c20:	041b      	lsls	r3, r3, #16
 8003c22:	431a      	orrs	r2, r3
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	3301      	adds	r3, #1
 8003c28:	781b      	ldrb	r3, [r3, #0]
 8003c2a:	021b      	lsls	r3, r3, #8
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	687a      	ldr	r2, [r7, #4]
 8003c30:	7812      	ldrb	r2, [r2, #0]
 8003c32:	4313      	orrs	r3, r2
 8003c34:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003c36:	68ba      	ldr	r2, [r7, #8]
 8003c38:	4b06      	ldr	r3, [pc, #24]	; (8003c54 <ETH_MACAddressConfig+0x6c>)
 8003c3a:	4413      	add	r3, r2
 8003c3c:	461a      	mov	r2, r3
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	6013      	str	r3, [r2, #0]
}
 8003c42:	bf00      	nop
 8003c44:	371c      	adds	r7, #28
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr
 8003c4e:	bf00      	nop
 8003c50:	40028040 	.word	0x40028040
 8003c54:	40028044 	.word	0x40028044

08003c58 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b085      	sub	sp, #20
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003c60:	2300      	movs	r3, #0
 8003c62:	60fb      	str	r3, [r7, #12]
 8003c64:	e03e      	b.n	8003ce4 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	68d9      	ldr	r1, [r3, #12]
 8003c6a:	68fa      	ldr	r2, [r7, #12]
 8003c6c:	4613      	mov	r3, r2
 8003c6e:	009b      	lsls	r3, r3, #2
 8003c70:	4413      	add	r3, r2
 8003c72:	00db      	lsls	r3, r3, #3
 8003c74:	440b      	add	r3, r1
 8003c76:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	2200      	movs	r2, #0
 8003c82:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	2200      	movs	r2, #0
 8003c88:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003c90:	68b9      	ldr	r1, [r7, #8]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	68fa      	ldr	r2, [r7, #12]
 8003c96:	3206      	adds	r2, #6
 8003c98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2b02      	cmp	r3, #2
 8003cac:	d80c      	bhi.n	8003cc8 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	68d9      	ldr	r1, [r3, #12]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	1c5a      	adds	r2, r3, #1
 8003cb6:	4613      	mov	r3, r2
 8003cb8:	009b      	lsls	r3, r3, #2
 8003cba:	4413      	add	r3, r2
 8003cbc:	00db      	lsls	r3, r3, #3
 8003cbe:	440b      	add	r3, r1
 8003cc0:	461a      	mov	r2, r3
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	60da      	str	r2, [r3, #12]
 8003cc6:	e004      	b.n	8003cd2 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	461a      	mov	r2, r3
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	3301      	adds	r3, #1
 8003ce2:	60fb      	str	r3, [r7, #12]
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2b03      	cmp	r3, #3
 8003ce8:	d9bd      	bls.n	8003c66 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2200      	movs	r2, #0
 8003cee:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	68da      	ldr	r2, [r3, #12]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003cfc:	611a      	str	r2, [r3, #16]
}
 8003cfe:	bf00      	nop
 8003d00:	3714      	adds	r7, #20
 8003d02:	46bd      	mov	sp, r7
 8003d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d08:	4770      	bx	lr

08003d0a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003d0a:	b480      	push	{r7}
 8003d0c:	b085      	sub	sp, #20
 8003d0e:	af00      	add	r7, sp, #0
 8003d10:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003d12:	2300      	movs	r3, #0
 8003d14:	60fb      	str	r3, [r7, #12]
 8003d16:	e046      	b.n	8003da6 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6919      	ldr	r1, [r3, #16]
 8003d1c:	68fa      	ldr	r2, [r7, #12]
 8003d1e:	4613      	mov	r3, r2
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	4413      	add	r3, r2
 8003d24:	00db      	lsls	r3, r3, #3
 8003d26:	440b      	add	r3, r1
 8003d28:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	2200      	movs	r2, #0
 8003d34:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	2200      	movs	r2, #0
 8003d46:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003d54:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8003d5c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003d6a:	68b9      	ldr	r1, [r7, #8]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	68fa      	ldr	r2, [r7, #12]
 8003d70:	3212      	adds	r2, #18
 8003d72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2b02      	cmp	r3, #2
 8003d7a:	d80c      	bhi.n	8003d96 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6919      	ldr	r1, [r3, #16]
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	1c5a      	adds	r2, r3, #1
 8003d84:	4613      	mov	r3, r2
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	4413      	add	r3, r2
 8003d8a:	00db      	lsls	r3, r3, #3
 8003d8c:	440b      	add	r3, r1
 8003d8e:	461a      	mov	r2, r3
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	60da      	str	r2, [r3, #12]
 8003d94:	e004      	b.n	8003da0 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	691b      	ldr	r3, [r3, #16]
 8003d9a:	461a      	mov	r2, r3
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	3301      	adds	r3, #1
 8003da4:	60fb      	str	r3, [r7, #12]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	2b03      	cmp	r3, #3
 8003daa:	d9b5      	bls.n	8003d18 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2200      	movs	r2, #0
 8003db6:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	691a      	ldr	r2, [r3, #16]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003dd6:	60da      	str	r2, [r3, #12]
}
 8003dd8:	bf00      	nop
 8003dda:	3714      	adds	r7, #20
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de2:	4770      	bx	lr

08003de4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b089      	sub	sp, #36	; 0x24
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
 8003dec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003dee:	2300      	movs	r3, #0
 8003df0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003df2:	2300      	movs	r3, #0
 8003df4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003df6:	2300      	movs	r3, #0
 8003df8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003dfe:	2300      	movs	r3, #0
 8003e00:	61fb      	str	r3, [r7, #28]
 8003e02:	e175      	b.n	80040f0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003e04:	2201      	movs	r2, #1
 8003e06:	69fb      	ldr	r3, [r7, #28]
 8003e08:	fa02 f303 	lsl.w	r3, r2, r3
 8003e0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	697a      	ldr	r2, [r7, #20]
 8003e14:	4013      	ands	r3, r2
 8003e16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e18:	693a      	ldr	r2, [r7, #16]
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	f040 8164 	bne.w	80040ea <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	f003 0303 	and.w	r3, r3, #3
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d005      	beq.n	8003e3a <HAL_GPIO_Init+0x56>
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	f003 0303 	and.w	r3, r3, #3
 8003e36:	2b02      	cmp	r3, #2
 8003e38:	d130      	bne.n	8003e9c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003e40:	69fb      	ldr	r3, [r7, #28]
 8003e42:	005b      	lsls	r3, r3, #1
 8003e44:	2203      	movs	r2, #3
 8003e46:	fa02 f303 	lsl.w	r3, r2, r3
 8003e4a:	43db      	mvns	r3, r3
 8003e4c:	69ba      	ldr	r2, [r7, #24]
 8003e4e:	4013      	ands	r3, r2
 8003e50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	68da      	ldr	r2, [r3, #12]
 8003e56:	69fb      	ldr	r3, [r7, #28]
 8003e58:	005b      	lsls	r3, r3, #1
 8003e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5e:	69ba      	ldr	r2, [r7, #24]
 8003e60:	4313      	orrs	r3, r2
 8003e62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	69ba      	ldr	r2, [r7, #24]
 8003e68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e70:	2201      	movs	r2, #1
 8003e72:	69fb      	ldr	r3, [r7, #28]
 8003e74:	fa02 f303 	lsl.w	r3, r2, r3
 8003e78:	43db      	mvns	r3, r3
 8003e7a:	69ba      	ldr	r2, [r7, #24]
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	091b      	lsrs	r3, r3, #4
 8003e86:	f003 0201 	and.w	r2, r3, #1
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e90:	69ba      	ldr	r2, [r7, #24]
 8003e92:	4313      	orrs	r3, r2
 8003e94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	69ba      	ldr	r2, [r7, #24]
 8003e9a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	f003 0303 	and.w	r3, r3, #3
 8003ea4:	2b03      	cmp	r3, #3
 8003ea6:	d017      	beq.n	8003ed8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003eae:	69fb      	ldr	r3, [r7, #28]
 8003eb0:	005b      	lsls	r3, r3, #1
 8003eb2:	2203      	movs	r2, #3
 8003eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb8:	43db      	mvns	r3, r3
 8003eba:	69ba      	ldr	r2, [r7, #24]
 8003ebc:	4013      	ands	r3, r2
 8003ebe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	689a      	ldr	r2, [r3, #8]
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	005b      	lsls	r3, r3, #1
 8003ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ecc:	69ba      	ldr	r2, [r7, #24]
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	69ba      	ldr	r2, [r7, #24]
 8003ed6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	f003 0303 	and.w	r3, r3, #3
 8003ee0:	2b02      	cmp	r3, #2
 8003ee2:	d123      	bne.n	8003f2c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	08da      	lsrs	r2, r3, #3
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	3208      	adds	r2, #8
 8003eec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ef0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003ef2:	69fb      	ldr	r3, [r7, #28]
 8003ef4:	f003 0307 	and.w	r3, r3, #7
 8003ef8:	009b      	lsls	r3, r3, #2
 8003efa:	220f      	movs	r2, #15
 8003efc:	fa02 f303 	lsl.w	r3, r2, r3
 8003f00:	43db      	mvns	r3, r3
 8003f02:	69ba      	ldr	r2, [r7, #24]
 8003f04:	4013      	ands	r3, r2
 8003f06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	691a      	ldr	r2, [r3, #16]
 8003f0c:	69fb      	ldr	r3, [r7, #28]
 8003f0e:	f003 0307 	and.w	r3, r3, #7
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	fa02 f303 	lsl.w	r3, r2, r3
 8003f18:	69ba      	ldr	r2, [r7, #24]
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003f1e:	69fb      	ldr	r3, [r7, #28]
 8003f20:	08da      	lsrs	r2, r3, #3
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	3208      	adds	r2, #8
 8003f26:	69b9      	ldr	r1, [r7, #24]
 8003f28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003f32:	69fb      	ldr	r3, [r7, #28]
 8003f34:	005b      	lsls	r3, r3, #1
 8003f36:	2203      	movs	r2, #3
 8003f38:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3c:	43db      	mvns	r3, r3
 8003f3e:	69ba      	ldr	r2, [r7, #24]
 8003f40:	4013      	ands	r3, r2
 8003f42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	f003 0203 	and.w	r2, r3, #3
 8003f4c:	69fb      	ldr	r3, [r7, #28]
 8003f4e:	005b      	lsls	r3, r3, #1
 8003f50:	fa02 f303 	lsl.w	r3, r2, r3
 8003f54:	69ba      	ldr	r2, [r7, #24]
 8003f56:	4313      	orrs	r3, r2
 8003f58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	69ba      	ldr	r2, [r7, #24]
 8003f5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	f000 80be 	beq.w	80040ea <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f6e:	4b66      	ldr	r3, [pc, #408]	; (8004108 <HAL_GPIO_Init+0x324>)
 8003f70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f72:	4a65      	ldr	r2, [pc, #404]	; (8004108 <HAL_GPIO_Init+0x324>)
 8003f74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f78:	6453      	str	r3, [r2, #68]	; 0x44
 8003f7a:	4b63      	ldr	r3, [pc, #396]	; (8004108 <HAL_GPIO_Init+0x324>)
 8003f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f82:	60fb      	str	r3, [r7, #12]
 8003f84:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003f86:	4a61      	ldr	r2, [pc, #388]	; (800410c <HAL_GPIO_Init+0x328>)
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	089b      	lsrs	r3, r3, #2
 8003f8c:	3302      	adds	r3, #2
 8003f8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f92:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003f94:	69fb      	ldr	r3, [r7, #28]
 8003f96:	f003 0303 	and.w	r3, r3, #3
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	220f      	movs	r2, #15
 8003f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa2:	43db      	mvns	r3, r3
 8003fa4:	69ba      	ldr	r2, [r7, #24]
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	4a58      	ldr	r2, [pc, #352]	; (8004110 <HAL_GPIO_Init+0x32c>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d037      	beq.n	8004022 <HAL_GPIO_Init+0x23e>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	4a57      	ldr	r2, [pc, #348]	; (8004114 <HAL_GPIO_Init+0x330>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d031      	beq.n	800401e <HAL_GPIO_Init+0x23a>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4a56      	ldr	r2, [pc, #344]	; (8004118 <HAL_GPIO_Init+0x334>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d02b      	beq.n	800401a <HAL_GPIO_Init+0x236>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	4a55      	ldr	r2, [pc, #340]	; (800411c <HAL_GPIO_Init+0x338>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d025      	beq.n	8004016 <HAL_GPIO_Init+0x232>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	4a54      	ldr	r2, [pc, #336]	; (8004120 <HAL_GPIO_Init+0x33c>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d01f      	beq.n	8004012 <HAL_GPIO_Init+0x22e>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	4a53      	ldr	r2, [pc, #332]	; (8004124 <HAL_GPIO_Init+0x340>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d019      	beq.n	800400e <HAL_GPIO_Init+0x22a>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	4a52      	ldr	r2, [pc, #328]	; (8004128 <HAL_GPIO_Init+0x344>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d013      	beq.n	800400a <HAL_GPIO_Init+0x226>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	4a51      	ldr	r2, [pc, #324]	; (800412c <HAL_GPIO_Init+0x348>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d00d      	beq.n	8004006 <HAL_GPIO_Init+0x222>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	4a50      	ldr	r2, [pc, #320]	; (8004130 <HAL_GPIO_Init+0x34c>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d007      	beq.n	8004002 <HAL_GPIO_Init+0x21e>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	4a4f      	ldr	r2, [pc, #316]	; (8004134 <HAL_GPIO_Init+0x350>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d101      	bne.n	8003ffe <HAL_GPIO_Init+0x21a>
 8003ffa:	2309      	movs	r3, #9
 8003ffc:	e012      	b.n	8004024 <HAL_GPIO_Init+0x240>
 8003ffe:	230a      	movs	r3, #10
 8004000:	e010      	b.n	8004024 <HAL_GPIO_Init+0x240>
 8004002:	2308      	movs	r3, #8
 8004004:	e00e      	b.n	8004024 <HAL_GPIO_Init+0x240>
 8004006:	2307      	movs	r3, #7
 8004008:	e00c      	b.n	8004024 <HAL_GPIO_Init+0x240>
 800400a:	2306      	movs	r3, #6
 800400c:	e00a      	b.n	8004024 <HAL_GPIO_Init+0x240>
 800400e:	2305      	movs	r3, #5
 8004010:	e008      	b.n	8004024 <HAL_GPIO_Init+0x240>
 8004012:	2304      	movs	r3, #4
 8004014:	e006      	b.n	8004024 <HAL_GPIO_Init+0x240>
 8004016:	2303      	movs	r3, #3
 8004018:	e004      	b.n	8004024 <HAL_GPIO_Init+0x240>
 800401a:	2302      	movs	r3, #2
 800401c:	e002      	b.n	8004024 <HAL_GPIO_Init+0x240>
 800401e:	2301      	movs	r3, #1
 8004020:	e000      	b.n	8004024 <HAL_GPIO_Init+0x240>
 8004022:	2300      	movs	r3, #0
 8004024:	69fa      	ldr	r2, [r7, #28]
 8004026:	f002 0203 	and.w	r2, r2, #3
 800402a:	0092      	lsls	r2, r2, #2
 800402c:	4093      	lsls	r3, r2
 800402e:	69ba      	ldr	r2, [r7, #24]
 8004030:	4313      	orrs	r3, r2
 8004032:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004034:	4935      	ldr	r1, [pc, #212]	; (800410c <HAL_GPIO_Init+0x328>)
 8004036:	69fb      	ldr	r3, [r7, #28]
 8004038:	089b      	lsrs	r3, r3, #2
 800403a:	3302      	adds	r3, #2
 800403c:	69ba      	ldr	r2, [r7, #24]
 800403e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004042:	4b3d      	ldr	r3, [pc, #244]	; (8004138 <HAL_GPIO_Init+0x354>)
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004048:	693b      	ldr	r3, [r7, #16]
 800404a:	43db      	mvns	r3, r3
 800404c:	69ba      	ldr	r2, [r7, #24]
 800404e:	4013      	ands	r3, r2
 8004050:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800405a:	2b00      	cmp	r3, #0
 800405c:	d003      	beq.n	8004066 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800405e:	69ba      	ldr	r2, [r7, #24]
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	4313      	orrs	r3, r2
 8004064:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004066:	4a34      	ldr	r2, [pc, #208]	; (8004138 <HAL_GPIO_Init+0x354>)
 8004068:	69bb      	ldr	r3, [r7, #24]
 800406a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800406c:	4b32      	ldr	r3, [pc, #200]	; (8004138 <HAL_GPIO_Init+0x354>)
 800406e:	68db      	ldr	r3, [r3, #12]
 8004070:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	43db      	mvns	r3, r3
 8004076:	69ba      	ldr	r2, [r7, #24]
 8004078:	4013      	ands	r3, r2
 800407a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004084:	2b00      	cmp	r3, #0
 8004086:	d003      	beq.n	8004090 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004088:	69ba      	ldr	r2, [r7, #24]
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	4313      	orrs	r3, r2
 800408e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004090:	4a29      	ldr	r2, [pc, #164]	; (8004138 <HAL_GPIO_Init+0x354>)
 8004092:	69bb      	ldr	r3, [r7, #24]
 8004094:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004096:	4b28      	ldr	r3, [pc, #160]	; (8004138 <HAL_GPIO_Init+0x354>)
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	43db      	mvns	r3, r3
 80040a0:	69ba      	ldr	r2, [r7, #24]
 80040a2:	4013      	ands	r3, r2
 80040a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d003      	beq.n	80040ba <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80040b2:	69ba      	ldr	r2, [r7, #24]
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	4313      	orrs	r3, r2
 80040b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80040ba:	4a1f      	ldr	r2, [pc, #124]	; (8004138 <HAL_GPIO_Init+0x354>)
 80040bc:	69bb      	ldr	r3, [r7, #24]
 80040be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040c0:	4b1d      	ldr	r3, [pc, #116]	; (8004138 <HAL_GPIO_Init+0x354>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	43db      	mvns	r3, r3
 80040ca:	69ba      	ldr	r2, [r7, #24]
 80040cc:	4013      	ands	r3, r2
 80040ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d003      	beq.n	80040e4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80040dc:	69ba      	ldr	r2, [r7, #24]
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	4313      	orrs	r3, r2
 80040e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80040e4:	4a14      	ldr	r2, [pc, #80]	; (8004138 <HAL_GPIO_Init+0x354>)
 80040e6:	69bb      	ldr	r3, [r7, #24]
 80040e8:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80040ea:	69fb      	ldr	r3, [r7, #28]
 80040ec:	3301      	adds	r3, #1
 80040ee:	61fb      	str	r3, [r7, #28]
 80040f0:	69fb      	ldr	r3, [r7, #28]
 80040f2:	2b0f      	cmp	r3, #15
 80040f4:	f67f ae86 	bls.w	8003e04 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80040f8:	bf00      	nop
 80040fa:	bf00      	nop
 80040fc:	3724      	adds	r7, #36	; 0x24
 80040fe:	46bd      	mov	sp, r7
 8004100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004104:	4770      	bx	lr
 8004106:	bf00      	nop
 8004108:	40023800 	.word	0x40023800
 800410c:	40013800 	.word	0x40013800
 8004110:	40020000 	.word	0x40020000
 8004114:	40020400 	.word	0x40020400
 8004118:	40020800 	.word	0x40020800
 800411c:	40020c00 	.word	0x40020c00
 8004120:	40021000 	.word	0x40021000
 8004124:	40021400 	.word	0x40021400
 8004128:	40021800 	.word	0x40021800
 800412c:	40021c00 	.word	0x40021c00
 8004130:	40022000 	.word	0x40022000
 8004134:	40022400 	.word	0x40022400
 8004138:	40013c00 	.word	0x40013c00

0800413c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800413c:	b480      	push	{r7}
 800413e:	b083      	sub	sp, #12
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
 8004144:	460b      	mov	r3, r1
 8004146:	807b      	strh	r3, [r7, #2]
 8004148:	4613      	mov	r3, r2
 800414a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800414c:	787b      	ldrb	r3, [r7, #1]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d003      	beq.n	800415a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004152:	887a      	ldrh	r2, [r7, #2]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004158:	e003      	b.n	8004162 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800415a:	887b      	ldrh	r3, [r7, #2]
 800415c:	041a      	lsls	r2, r3, #16
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	619a      	str	r2, [r3, #24]
}
 8004162:	bf00      	nop
 8004164:	370c      	adds	r7, #12
 8004166:	46bd      	mov	sp, r7
 8004168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416c:	4770      	bx	lr

0800416e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800416e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004170:	b08f      	sub	sp, #60	; 0x3c
 8004172:	af0a      	add	r7, sp, #40	; 0x28
 8004174:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d101      	bne.n	8004180 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	e116      	b.n	80043ae <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800418c:	b2db      	uxtb	r3, r3
 800418e:	2b00      	cmp	r3, #0
 8004190:	d106      	bne.n	80041a0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f7fe fc34 	bl	8002a08 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2203      	movs	r2, #3
 80041a4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d102      	bne.n	80041ba <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2200      	movs	r2, #0
 80041b8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4618      	mov	r0, r3
 80041c0:	f003 f88c 	bl	80072dc <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	603b      	str	r3, [r7, #0]
 80041ca:	687e      	ldr	r6, [r7, #4]
 80041cc:	466d      	mov	r5, sp
 80041ce:	f106 0410 	add.w	r4, r6, #16
 80041d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80041d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80041d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80041d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80041da:	e894 0003 	ldmia.w	r4, {r0, r1}
 80041de:	e885 0003 	stmia.w	r5, {r0, r1}
 80041e2:	1d33      	adds	r3, r6, #4
 80041e4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80041e6:	6838      	ldr	r0, [r7, #0]
 80041e8:	f003 f820 	bl	800722c <USB_CoreInit>
 80041ec:	4603      	mov	r3, r0
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d005      	beq.n	80041fe <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2202      	movs	r2, #2
 80041f6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e0d7      	b.n	80043ae <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	2100      	movs	r1, #0
 8004204:	4618      	mov	r0, r3
 8004206:	f003 f87a 	bl	80072fe <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800420a:	2300      	movs	r3, #0
 800420c:	73fb      	strb	r3, [r7, #15]
 800420e:	e04a      	b.n	80042a6 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004210:	7bfa      	ldrb	r2, [r7, #15]
 8004212:	6879      	ldr	r1, [r7, #4]
 8004214:	4613      	mov	r3, r2
 8004216:	00db      	lsls	r3, r3, #3
 8004218:	4413      	add	r3, r2
 800421a:	009b      	lsls	r3, r3, #2
 800421c:	440b      	add	r3, r1
 800421e:	333d      	adds	r3, #61	; 0x3d
 8004220:	2201      	movs	r2, #1
 8004222:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004224:	7bfa      	ldrb	r2, [r7, #15]
 8004226:	6879      	ldr	r1, [r7, #4]
 8004228:	4613      	mov	r3, r2
 800422a:	00db      	lsls	r3, r3, #3
 800422c:	4413      	add	r3, r2
 800422e:	009b      	lsls	r3, r3, #2
 8004230:	440b      	add	r3, r1
 8004232:	333c      	adds	r3, #60	; 0x3c
 8004234:	7bfa      	ldrb	r2, [r7, #15]
 8004236:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004238:	7bfa      	ldrb	r2, [r7, #15]
 800423a:	7bfb      	ldrb	r3, [r7, #15]
 800423c:	b298      	uxth	r0, r3
 800423e:	6879      	ldr	r1, [r7, #4]
 8004240:	4613      	mov	r3, r2
 8004242:	00db      	lsls	r3, r3, #3
 8004244:	4413      	add	r3, r2
 8004246:	009b      	lsls	r3, r3, #2
 8004248:	440b      	add	r3, r1
 800424a:	3344      	adds	r3, #68	; 0x44
 800424c:	4602      	mov	r2, r0
 800424e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004250:	7bfa      	ldrb	r2, [r7, #15]
 8004252:	6879      	ldr	r1, [r7, #4]
 8004254:	4613      	mov	r3, r2
 8004256:	00db      	lsls	r3, r3, #3
 8004258:	4413      	add	r3, r2
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	440b      	add	r3, r1
 800425e:	3340      	adds	r3, #64	; 0x40
 8004260:	2200      	movs	r2, #0
 8004262:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004264:	7bfa      	ldrb	r2, [r7, #15]
 8004266:	6879      	ldr	r1, [r7, #4]
 8004268:	4613      	mov	r3, r2
 800426a:	00db      	lsls	r3, r3, #3
 800426c:	4413      	add	r3, r2
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	440b      	add	r3, r1
 8004272:	3348      	adds	r3, #72	; 0x48
 8004274:	2200      	movs	r2, #0
 8004276:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004278:	7bfa      	ldrb	r2, [r7, #15]
 800427a:	6879      	ldr	r1, [r7, #4]
 800427c:	4613      	mov	r3, r2
 800427e:	00db      	lsls	r3, r3, #3
 8004280:	4413      	add	r3, r2
 8004282:	009b      	lsls	r3, r3, #2
 8004284:	440b      	add	r3, r1
 8004286:	334c      	adds	r3, #76	; 0x4c
 8004288:	2200      	movs	r2, #0
 800428a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800428c:	7bfa      	ldrb	r2, [r7, #15]
 800428e:	6879      	ldr	r1, [r7, #4]
 8004290:	4613      	mov	r3, r2
 8004292:	00db      	lsls	r3, r3, #3
 8004294:	4413      	add	r3, r2
 8004296:	009b      	lsls	r3, r3, #2
 8004298:	440b      	add	r3, r1
 800429a:	3354      	adds	r3, #84	; 0x54
 800429c:	2200      	movs	r2, #0
 800429e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80042a0:	7bfb      	ldrb	r3, [r7, #15]
 80042a2:	3301      	adds	r3, #1
 80042a4:	73fb      	strb	r3, [r7, #15]
 80042a6:	7bfa      	ldrb	r2, [r7, #15]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	429a      	cmp	r2, r3
 80042ae:	d3af      	bcc.n	8004210 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80042b0:	2300      	movs	r3, #0
 80042b2:	73fb      	strb	r3, [r7, #15]
 80042b4:	e044      	b.n	8004340 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80042b6:	7bfa      	ldrb	r2, [r7, #15]
 80042b8:	6879      	ldr	r1, [r7, #4]
 80042ba:	4613      	mov	r3, r2
 80042bc:	00db      	lsls	r3, r3, #3
 80042be:	4413      	add	r3, r2
 80042c0:	009b      	lsls	r3, r3, #2
 80042c2:	440b      	add	r3, r1
 80042c4:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80042c8:	2200      	movs	r2, #0
 80042ca:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80042cc:	7bfa      	ldrb	r2, [r7, #15]
 80042ce:	6879      	ldr	r1, [r7, #4]
 80042d0:	4613      	mov	r3, r2
 80042d2:	00db      	lsls	r3, r3, #3
 80042d4:	4413      	add	r3, r2
 80042d6:	009b      	lsls	r3, r3, #2
 80042d8:	440b      	add	r3, r1
 80042da:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80042de:	7bfa      	ldrb	r2, [r7, #15]
 80042e0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80042e2:	7bfa      	ldrb	r2, [r7, #15]
 80042e4:	6879      	ldr	r1, [r7, #4]
 80042e6:	4613      	mov	r3, r2
 80042e8:	00db      	lsls	r3, r3, #3
 80042ea:	4413      	add	r3, r2
 80042ec:	009b      	lsls	r3, r3, #2
 80042ee:	440b      	add	r3, r1
 80042f0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80042f4:	2200      	movs	r2, #0
 80042f6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80042f8:	7bfa      	ldrb	r2, [r7, #15]
 80042fa:	6879      	ldr	r1, [r7, #4]
 80042fc:	4613      	mov	r3, r2
 80042fe:	00db      	lsls	r3, r3, #3
 8004300:	4413      	add	r3, r2
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	440b      	add	r3, r1
 8004306:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800430a:	2200      	movs	r2, #0
 800430c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800430e:	7bfa      	ldrb	r2, [r7, #15]
 8004310:	6879      	ldr	r1, [r7, #4]
 8004312:	4613      	mov	r3, r2
 8004314:	00db      	lsls	r3, r3, #3
 8004316:	4413      	add	r3, r2
 8004318:	009b      	lsls	r3, r3, #2
 800431a:	440b      	add	r3, r1
 800431c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8004320:	2200      	movs	r2, #0
 8004322:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004324:	7bfa      	ldrb	r2, [r7, #15]
 8004326:	6879      	ldr	r1, [r7, #4]
 8004328:	4613      	mov	r3, r2
 800432a:	00db      	lsls	r3, r3, #3
 800432c:	4413      	add	r3, r2
 800432e:	009b      	lsls	r3, r3, #2
 8004330:	440b      	add	r3, r1
 8004332:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004336:	2200      	movs	r2, #0
 8004338:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800433a:	7bfb      	ldrb	r3, [r7, #15]
 800433c:	3301      	adds	r3, #1
 800433e:	73fb      	strb	r3, [r7, #15]
 8004340:	7bfa      	ldrb	r2, [r7, #15]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	429a      	cmp	r2, r3
 8004348:	d3b5      	bcc.n	80042b6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	603b      	str	r3, [r7, #0]
 8004350:	687e      	ldr	r6, [r7, #4]
 8004352:	466d      	mov	r5, sp
 8004354:	f106 0410 	add.w	r4, r6, #16
 8004358:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800435a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800435c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800435e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004360:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004364:	e885 0003 	stmia.w	r5, {r0, r1}
 8004368:	1d33      	adds	r3, r6, #4
 800436a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800436c:	6838      	ldr	r0, [r7, #0]
 800436e:	f003 f813 	bl	8007398 <USB_DevInit>
 8004372:	4603      	mov	r3, r0
 8004374:	2b00      	cmp	r3, #0
 8004376:	d005      	beq.n	8004384 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2202      	movs	r2, #2
 800437c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	e014      	b.n	80043ae <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2201      	movs	r2, #1
 8004390:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004398:	2b01      	cmp	r3, #1
 800439a:	d102      	bne.n	80043a2 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800439c:	6878      	ldr	r0, [r7, #4]
 800439e:	f000 f80b 	bl	80043b8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4618      	mov	r0, r3
 80043a8:	f003 f9d1 	bl	800774e <USB_DevDisconnect>

  return HAL_OK;
 80043ac:	2300      	movs	r3, #0
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	3714      	adds	r7, #20
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080043b8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80043b8:	b480      	push	{r7}
 80043ba:	b085      	sub	sp, #20
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2201      	movs	r2, #1
 80043ca:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	699b      	ldr	r3, [r3, #24]
 80043da:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80043e6:	4b05      	ldr	r3, [pc, #20]	; (80043fc <HAL_PCDEx_ActivateLPM+0x44>)
 80043e8:	4313      	orrs	r3, r2
 80043ea:	68fa      	ldr	r2, [r7, #12]
 80043ec:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80043ee:	2300      	movs	r3, #0
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	3714      	adds	r7, #20
 80043f4:	46bd      	mov	sp, r7
 80043f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fa:	4770      	bx	lr
 80043fc:	10000003 	.word	0x10000003

08004400 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004400:	b480      	push	{r7}
 8004402:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004404:	4b05      	ldr	r3, [pc, #20]	; (800441c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a04      	ldr	r2, [pc, #16]	; (800441c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800440a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800440e:	6013      	str	r3, [r2, #0]
}
 8004410:	bf00      	nop
 8004412:	46bd      	mov	sp, r7
 8004414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004418:	4770      	bx	lr
 800441a:	bf00      	nop
 800441c:	40007000 	.word	0x40007000

08004420 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b082      	sub	sp, #8
 8004424:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004426:	2300      	movs	r3, #0
 8004428:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800442a:	4b23      	ldr	r3, [pc, #140]	; (80044b8 <HAL_PWREx_EnableOverDrive+0x98>)
 800442c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800442e:	4a22      	ldr	r2, [pc, #136]	; (80044b8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004430:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004434:	6413      	str	r3, [r2, #64]	; 0x40
 8004436:	4b20      	ldr	r3, [pc, #128]	; (80044b8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800443a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800443e:	603b      	str	r3, [r7, #0]
 8004440:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004442:	4b1e      	ldr	r3, [pc, #120]	; (80044bc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a1d      	ldr	r2, [pc, #116]	; (80044bc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004448:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800444c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800444e:	f7fe fc4b 	bl	8002ce8 <HAL_GetTick>
 8004452:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004454:	e009      	b.n	800446a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004456:	f7fe fc47 	bl	8002ce8 <HAL_GetTick>
 800445a:	4602      	mov	r2, r0
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	1ad3      	subs	r3, r2, r3
 8004460:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004464:	d901      	bls.n	800446a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004466:	2303      	movs	r3, #3
 8004468:	e022      	b.n	80044b0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800446a:	4b14      	ldr	r3, [pc, #80]	; (80044bc <HAL_PWREx_EnableOverDrive+0x9c>)
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004472:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004476:	d1ee      	bne.n	8004456 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004478:	4b10      	ldr	r3, [pc, #64]	; (80044bc <HAL_PWREx_EnableOverDrive+0x9c>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a0f      	ldr	r2, [pc, #60]	; (80044bc <HAL_PWREx_EnableOverDrive+0x9c>)
 800447e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004482:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004484:	f7fe fc30 	bl	8002ce8 <HAL_GetTick>
 8004488:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800448a:	e009      	b.n	80044a0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800448c:	f7fe fc2c 	bl	8002ce8 <HAL_GetTick>
 8004490:	4602      	mov	r2, r0
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	1ad3      	subs	r3, r2, r3
 8004496:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800449a:	d901      	bls.n	80044a0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800449c:	2303      	movs	r3, #3
 800449e:	e007      	b.n	80044b0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80044a0:	4b06      	ldr	r3, [pc, #24]	; (80044bc <HAL_PWREx_EnableOverDrive+0x9c>)
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044a8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80044ac:	d1ee      	bne.n	800448c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80044ae:	2300      	movs	r3, #0
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3708      	adds	r7, #8
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}
 80044b8:	40023800 	.word	0x40023800
 80044bc:	40007000 	.word	0x40007000

080044c0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b086      	sub	sp, #24
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80044c8:	2300      	movs	r3, #0
 80044ca:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d101      	bne.n	80044d6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e29b      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 0301 	and.w	r3, r3, #1
 80044de:	2b00      	cmp	r3, #0
 80044e0:	f000 8087 	beq.w	80045f2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80044e4:	4b96      	ldr	r3, [pc, #600]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	f003 030c 	and.w	r3, r3, #12
 80044ec:	2b04      	cmp	r3, #4
 80044ee:	d00c      	beq.n	800450a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044f0:	4b93      	ldr	r3, [pc, #588]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 80044f2:	689b      	ldr	r3, [r3, #8]
 80044f4:	f003 030c 	and.w	r3, r3, #12
 80044f8:	2b08      	cmp	r3, #8
 80044fa:	d112      	bne.n	8004522 <HAL_RCC_OscConfig+0x62>
 80044fc:	4b90      	ldr	r3, [pc, #576]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004504:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004508:	d10b      	bne.n	8004522 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800450a:	4b8d      	ldr	r3, [pc, #564]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004512:	2b00      	cmp	r3, #0
 8004514:	d06c      	beq.n	80045f0 <HAL_RCC_OscConfig+0x130>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d168      	bne.n	80045f0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e275      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800452a:	d106      	bne.n	800453a <HAL_RCC_OscConfig+0x7a>
 800452c:	4b84      	ldr	r3, [pc, #528]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a83      	ldr	r2, [pc, #524]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004532:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004536:	6013      	str	r3, [r2, #0]
 8004538:	e02e      	b.n	8004598 <HAL_RCC_OscConfig+0xd8>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d10c      	bne.n	800455c <HAL_RCC_OscConfig+0x9c>
 8004542:	4b7f      	ldr	r3, [pc, #508]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a7e      	ldr	r2, [pc, #504]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004548:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800454c:	6013      	str	r3, [r2, #0]
 800454e:	4b7c      	ldr	r3, [pc, #496]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a7b      	ldr	r2, [pc, #492]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004554:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004558:	6013      	str	r3, [r2, #0]
 800455a:	e01d      	b.n	8004598 <HAL_RCC_OscConfig+0xd8>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004564:	d10c      	bne.n	8004580 <HAL_RCC_OscConfig+0xc0>
 8004566:	4b76      	ldr	r3, [pc, #472]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a75      	ldr	r2, [pc, #468]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 800456c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004570:	6013      	str	r3, [r2, #0]
 8004572:	4b73      	ldr	r3, [pc, #460]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a72      	ldr	r2, [pc, #456]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004578:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800457c:	6013      	str	r3, [r2, #0]
 800457e:	e00b      	b.n	8004598 <HAL_RCC_OscConfig+0xd8>
 8004580:	4b6f      	ldr	r3, [pc, #444]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a6e      	ldr	r2, [pc, #440]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004586:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800458a:	6013      	str	r3, [r2, #0]
 800458c:	4b6c      	ldr	r3, [pc, #432]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a6b      	ldr	r2, [pc, #428]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004592:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004596:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d013      	beq.n	80045c8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045a0:	f7fe fba2 	bl	8002ce8 <HAL_GetTick>
 80045a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045a6:	e008      	b.n	80045ba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045a8:	f7fe fb9e 	bl	8002ce8 <HAL_GetTick>
 80045ac:	4602      	mov	r2, r0
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	2b64      	cmp	r3, #100	; 0x64
 80045b4:	d901      	bls.n	80045ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80045b6:	2303      	movs	r3, #3
 80045b8:	e229      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045ba:	4b61      	ldr	r3, [pc, #388]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d0f0      	beq.n	80045a8 <HAL_RCC_OscConfig+0xe8>
 80045c6:	e014      	b.n	80045f2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045c8:	f7fe fb8e 	bl	8002ce8 <HAL_GetTick>
 80045cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045ce:	e008      	b.n	80045e2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045d0:	f7fe fb8a 	bl	8002ce8 <HAL_GetTick>
 80045d4:	4602      	mov	r2, r0
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	1ad3      	subs	r3, r2, r3
 80045da:	2b64      	cmp	r3, #100	; 0x64
 80045dc:	d901      	bls.n	80045e2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80045de:	2303      	movs	r3, #3
 80045e0:	e215      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045e2:	4b57      	ldr	r3, [pc, #348]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d1f0      	bne.n	80045d0 <HAL_RCC_OscConfig+0x110>
 80045ee:	e000      	b.n	80045f2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f003 0302 	and.w	r3, r3, #2
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d069      	beq.n	80046d2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80045fe:	4b50      	ldr	r3, [pc, #320]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	f003 030c 	and.w	r3, r3, #12
 8004606:	2b00      	cmp	r3, #0
 8004608:	d00b      	beq.n	8004622 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800460a:	4b4d      	ldr	r3, [pc, #308]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	f003 030c 	and.w	r3, r3, #12
 8004612:	2b08      	cmp	r3, #8
 8004614:	d11c      	bne.n	8004650 <HAL_RCC_OscConfig+0x190>
 8004616:	4b4a      	ldr	r3, [pc, #296]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800461e:	2b00      	cmp	r3, #0
 8004620:	d116      	bne.n	8004650 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004622:	4b47      	ldr	r3, [pc, #284]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0302 	and.w	r3, r3, #2
 800462a:	2b00      	cmp	r3, #0
 800462c:	d005      	beq.n	800463a <HAL_RCC_OscConfig+0x17a>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	68db      	ldr	r3, [r3, #12]
 8004632:	2b01      	cmp	r3, #1
 8004634:	d001      	beq.n	800463a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e1e9      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800463a:	4b41      	ldr	r3, [pc, #260]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	691b      	ldr	r3, [r3, #16]
 8004646:	00db      	lsls	r3, r3, #3
 8004648:	493d      	ldr	r1, [pc, #244]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 800464a:	4313      	orrs	r3, r2
 800464c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800464e:	e040      	b.n	80046d2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	68db      	ldr	r3, [r3, #12]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d023      	beq.n	80046a0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004658:	4b39      	ldr	r3, [pc, #228]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a38      	ldr	r2, [pc, #224]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 800465e:	f043 0301 	orr.w	r3, r3, #1
 8004662:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004664:	f7fe fb40 	bl	8002ce8 <HAL_GetTick>
 8004668:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800466a:	e008      	b.n	800467e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800466c:	f7fe fb3c 	bl	8002ce8 <HAL_GetTick>
 8004670:	4602      	mov	r2, r0
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	1ad3      	subs	r3, r2, r3
 8004676:	2b02      	cmp	r3, #2
 8004678:	d901      	bls.n	800467e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800467a:	2303      	movs	r3, #3
 800467c:	e1c7      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800467e:	4b30      	ldr	r3, [pc, #192]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f003 0302 	and.w	r3, r3, #2
 8004686:	2b00      	cmp	r3, #0
 8004688:	d0f0      	beq.n	800466c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800468a:	4b2d      	ldr	r3, [pc, #180]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	00db      	lsls	r3, r3, #3
 8004698:	4929      	ldr	r1, [pc, #164]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 800469a:	4313      	orrs	r3, r2
 800469c:	600b      	str	r3, [r1, #0]
 800469e:	e018      	b.n	80046d2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046a0:	4b27      	ldr	r3, [pc, #156]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a26      	ldr	r2, [pc, #152]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 80046a6:	f023 0301 	bic.w	r3, r3, #1
 80046aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046ac:	f7fe fb1c 	bl	8002ce8 <HAL_GetTick>
 80046b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046b2:	e008      	b.n	80046c6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046b4:	f7fe fb18 	bl	8002ce8 <HAL_GetTick>
 80046b8:	4602      	mov	r2, r0
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	1ad3      	subs	r3, r2, r3
 80046be:	2b02      	cmp	r3, #2
 80046c0:	d901      	bls.n	80046c6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80046c2:	2303      	movs	r3, #3
 80046c4:	e1a3      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046c6:	4b1e      	ldr	r3, [pc, #120]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f003 0302 	and.w	r3, r3, #2
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d1f0      	bne.n	80046b4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 0308 	and.w	r3, r3, #8
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d038      	beq.n	8004750 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	695b      	ldr	r3, [r3, #20]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d019      	beq.n	800471a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046e6:	4b16      	ldr	r3, [pc, #88]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 80046e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046ea:	4a15      	ldr	r2, [pc, #84]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 80046ec:	f043 0301 	orr.w	r3, r3, #1
 80046f0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046f2:	f7fe faf9 	bl	8002ce8 <HAL_GetTick>
 80046f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046f8:	e008      	b.n	800470c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046fa:	f7fe faf5 	bl	8002ce8 <HAL_GetTick>
 80046fe:	4602      	mov	r2, r0
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	1ad3      	subs	r3, r2, r3
 8004704:	2b02      	cmp	r3, #2
 8004706:	d901      	bls.n	800470c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004708:	2303      	movs	r3, #3
 800470a:	e180      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800470c:	4b0c      	ldr	r3, [pc, #48]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 800470e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004710:	f003 0302 	and.w	r3, r3, #2
 8004714:	2b00      	cmp	r3, #0
 8004716:	d0f0      	beq.n	80046fa <HAL_RCC_OscConfig+0x23a>
 8004718:	e01a      	b.n	8004750 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800471a:	4b09      	ldr	r3, [pc, #36]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 800471c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800471e:	4a08      	ldr	r2, [pc, #32]	; (8004740 <HAL_RCC_OscConfig+0x280>)
 8004720:	f023 0301 	bic.w	r3, r3, #1
 8004724:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004726:	f7fe fadf 	bl	8002ce8 <HAL_GetTick>
 800472a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800472c:	e00a      	b.n	8004744 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800472e:	f7fe fadb 	bl	8002ce8 <HAL_GetTick>
 8004732:	4602      	mov	r2, r0
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	1ad3      	subs	r3, r2, r3
 8004738:	2b02      	cmp	r3, #2
 800473a:	d903      	bls.n	8004744 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800473c:	2303      	movs	r3, #3
 800473e:	e166      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
 8004740:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004744:	4b92      	ldr	r3, [pc, #584]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004746:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004748:	f003 0302 	and.w	r3, r3, #2
 800474c:	2b00      	cmp	r3, #0
 800474e:	d1ee      	bne.n	800472e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f003 0304 	and.w	r3, r3, #4
 8004758:	2b00      	cmp	r3, #0
 800475a:	f000 80a4 	beq.w	80048a6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800475e:	4b8c      	ldr	r3, [pc, #560]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004766:	2b00      	cmp	r3, #0
 8004768:	d10d      	bne.n	8004786 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800476a:	4b89      	ldr	r3, [pc, #548]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 800476c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476e:	4a88      	ldr	r2, [pc, #544]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004770:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004774:	6413      	str	r3, [r2, #64]	; 0x40
 8004776:	4b86      	ldr	r3, [pc, #536]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800477a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800477e:	60bb      	str	r3, [r7, #8]
 8004780:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004782:	2301      	movs	r3, #1
 8004784:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004786:	4b83      	ldr	r3, [pc, #524]	; (8004994 <HAL_RCC_OscConfig+0x4d4>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800478e:	2b00      	cmp	r3, #0
 8004790:	d118      	bne.n	80047c4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004792:	4b80      	ldr	r3, [pc, #512]	; (8004994 <HAL_RCC_OscConfig+0x4d4>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a7f      	ldr	r2, [pc, #508]	; (8004994 <HAL_RCC_OscConfig+0x4d4>)
 8004798:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800479c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800479e:	f7fe faa3 	bl	8002ce8 <HAL_GetTick>
 80047a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047a4:	e008      	b.n	80047b8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047a6:	f7fe fa9f 	bl	8002ce8 <HAL_GetTick>
 80047aa:	4602      	mov	r2, r0
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	1ad3      	subs	r3, r2, r3
 80047b0:	2b64      	cmp	r3, #100	; 0x64
 80047b2:	d901      	bls.n	80047b8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80047b4:	2303      	movs	r3, #3
 80047b6:	e12a      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047b8:	4b76      	ldr	r3, [pc, #472]	; (8004994 <HAL_RCC_OscConfig+0x4d4>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d0f0      	beq.n	80047a6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d106      	bne.n	80047da <HAL_RCC_OscConfig+0x31a>
 80047cc:	4b70      	ldr	r3, [pc, #448]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 80047ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047d0:	4a6f      	ldr	r2, [pc, #444]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 80047d2:	f043 0301 	orr.w	r3, r3, #1
 80047d6:	6713      	str	r3, [r2, #112]	; 0x70
 80047d8:	e02d      	b.n	8004836 <HAL_RCC_OscConfig+0x376>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d10c      	bne.n	80047fc <HAL_RCC_OscConfig+0x33c>
 80047e2:	4b6b      	ldr	r3, [pc, #428]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 80047e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047e6:	4a6a      	ldr	r2, [pc, #424]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 80047e8:	f023 0301 	bic.w	r3, r3, #1
 80047ec:	6713      	str	r3, [r2, #112]	; 0x70
 80047ee:	4b68      	ldr	r3, [pc, #416]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 80047f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047f2:	4a67      	ldr	r2, [pc, #412]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 80047f4:	f023 0304 	bic.w	r3, r3, #4
 80047f8:	6713      	str	r3, [r2, #112]	; 0x70
 80047fa:	e01c      	b.n	8004836 <HAL_RCC_OscConfig+0x376>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	2b05      	cmp	r3, #5
 8004802:	d10c      	bne.n	800481e <HAL_RCC_OscConfig+0x35e>
 8004804:	4b62      	ldr	r3, [pc, #392]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004808:	4a61      	ldr	r2, [pc, #388]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 800480a:	f043 0304 	orr.w	r3, r3, #4
 800480e:	6713      	str	r3, [r2, #112]	; 0x70
 8004810:	4b5f      	ldr	r3, [pc, #380]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004812:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004814:	4a5e      	ldr	r2, [pc, #376]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004816:	f043 0301 	orr.w	r3, r3, #1
 800481a:	6713      	str	r3, [r2, #112]	; 0x70
 800481c:	e00b      	b.n	8004836 <HAL_RCC_OscConfig+0x376>
 800481e:	4b5c      	ldr	r3, [pc, #368]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004822:	4a5b      	ldr	r2, [pc, #364]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004824:	f023 0301 	bic.w	r3, r3, #1
 8004828:	6713      	str	r3, [r2, #112]	; 0x70
 800482a:	4b59      	ldr	r3, [pc, #356]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 800482c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800482e:	4a58      	ldr	r2, [pc, #352]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004830:	f023 0304 	bic.w	r3, r3, #4
 8004834:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d015      	beq.n	800486a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800483e:	f7fe fa53 	bl	8002ce8 <HAL_GetTick>
 8004842:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004844:	e00a      	b.n	800485c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004846:	f7fe fa4f 	bl	8002ce8 <HAL_GetTick>
 800484a:	4602      	mov	r2, r0
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	1ad3      	subs	r3, r2, r3
 8004850:	f241 3288 	movw	r2, #5000	; 0x1388
 8004854:	4293      	cmp	r3, r2
 8004856:	d901      	bls.n	800485c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004858:	2303      	movs	r3, #3
 800485a:	e0d8      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800485c:	4b4c      	ldr	r3, [pc, #304]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 800485e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004860:	f003 0302 	and.w	r3, r3, #2
 8004864:	2b00      	cmp	r3, #0
 8004866:	d0ee      	beq.n	8004846 <HAL_RCC_OscConfig+0x386>
 8004868:	e014      	b.n	8004894 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800486a:	f7fe fa3d 	bl	8002ce8 <HAL_GetTick>
 800486e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004870:	e00a      	b.n	8004888 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004872:	f7fe fa39 	bl	8002ce8 <HAL_GetTick>
 8004876:	4602      	mov	r2, r0
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	1ad3      	subs	r3, r2, r3
 800487c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004880:	4293      	cmp	r3, r2
 8004882:	d901      	bls.n	8004888 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004884:	2303      	movs	r3, #3
 8004886:	e0c2      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004888:	4b41      	ldr	r3, [pc, #260]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 800488a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800488c:	f003 0302 	and.w	r3, r3, #2
 8004890:	2b00      	cmp	r3, #0
 8004892:	d1ee      	bne.n	8004872 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004894:	7dfb      	ldrb	r3, [r7, #23]
 8004896:	2b01      	cmp	r3, #1
 8004898:	d105      	bne.n	80048a6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800489a:	4b3d      	ldr	r3, [pc, #244]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 800489c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800489e:	4a3c      	ldr	r2, [pc, #240]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 80048a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048a4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	699b      	ldr	r3, [r3, #24]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	f000 80ae 	beq.w	8004a0c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80048b0:	4b37      	ldr	r3, [pc, #220]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	f003 030c 	and.w	r3, r3, #12
 80048b8:	2b08      	cmp	r3, #8
 80048ba:	d06d      	beq.n	8004998 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	699b      	ldr	r3, [r3, #24]
 80048c0:	2b02      	cmp	r3, #2
 80048c2:	d14b      	bne.n	800495c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048c4:	4b32      	ldr	r3, [pc, #200]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a31      	ldr	r2, [pc, #196]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 80048ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80048ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048d0:	f7fe fa0a 	bl	8002ce8 <HAL_GetTick>
 80048d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048d6:	e008      	b.n	80048ea <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048d8:	f7fe fa06 	bl	8002ce8 <HAL_GetTick>
 80048dc:	4602      	mov	r2, r0
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	1ad3      	subs	r3, r2, r3
 80048e2:	2b02      	cmp	r3, #2
 80048e4:	d901      	bls.n	80048ea <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e091      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048ea:	4b29      	ldr	r3, [pc, #164]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d1f0      	bne.n	80048d8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	69da      	ldr	r2, [r3, #28]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6a1b      	ldr	r3, [r3, #32]
 80048fe:	431a      	orrs	r2, r3
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004904:	019b      	lsls	r3, r3, #6
 8004906:	431a      	orrs	r2, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800490c:	085b      	lsrs	r3, r3, #1
 800490e:	3b01      	subs	r3, #1
 8004910:	041b      	lsls	r3, r3, #16
 8004912:	431a      	orrs	r2, r3
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004918:	061b      	lsls	r3, r3, #24
 800491a:	431a      	orrs	r2, r3
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004920:	071b      	lsls	r3, r3, #28
 8004922:	491b      	ldr	r1, [pc, #108]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004924:	4313      	orrs	r3, r2
 8004926:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004928:	4b19      	ldr	r3, [pc, #100]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a18      	ldr	r2, [pc, #96]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 800492e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004932:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004934:	f7fe f9d8 	bl	8002ce8 <HAL_GetTick>
 8004938:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800493a:	e008      	b.n	800494e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800493c:	f7fe f9d4 	bl	8002ce8 <HAL_GetTick>
 8004940:	4602      	mov	r2, r0
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	1ad3      	subs	r3, r2, r3
 8004946:	2b02      	cmp	r3, #2
 8004948:	d901      	bls.n	800494e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800494a:	2303      	movs	r3, #3
 800494c:	e05f      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800494e:	4b10      	ldr	r3, [pc, #64]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004956:	2b00      	cmp	r3, #0
 8004958:	d0f0      	beq.n	800493c <HAL_RCC_OscConfig+0x47c>
 800495a:	e057      	b.n	8004a0c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800495c:	4b0c      	ldr	r3, [pc, #48]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a0b      	ldr	r2, [pc, #44]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004962:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004966:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004968:	f7fe f9be 	bl	8002ce8 <HAL_GetTick>
 800496c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800496e:	e008      	b.n	8004982 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004970:	f7fe f9ba 	bl	8002ce8 <HAL_GetTick>
 8004974:	4602      	mov	r2, r0
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	1ad3      	subs	r3, r2, r3
 800497a:	2b02      	cmp	r3, #2
 800497c:	d901      	bls.n	8004982 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	e045      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004982:	4b03      	ldr	r3, [pc, #12]	; (8004990 <HAL_RCC_OscConfig+0x4d0>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800498a:	2b00      	cmp	r3, #0
 800498c:	d1f0      	bne.n	8004970 <HAL_RCC_OscConfig+0x4b0>
 800498e:	e03d      	b.n	8004a0c <HAL_RCC_OscConfig+0x54c>
 8004990:	40023800 	.word	0x40023800
 8004994:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004998:	4b1f      	ldr	r3, [pc, #124]	; (8004a18 <HAL_RCC_OscConfig+0x558>)
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	699b      	ldr	r3, [r3, #24]
 80049a2:	2b01      	cmp	r3, #1
 80049a4:	d030      	beq.n	8004a08 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049b0:	429a      	cmp	r2, r3
 80049b2:	d129      	bne.n	8004a08 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049be:	429a      	cmp	r2, r3
 80049c0:	d122      	bne.n	8004a08 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80049c2:	68fa      	ldr	r2, [r7, #12]
 80049c4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80049c8:	4013      	ands	r3, r2
 80049ca:	687a      	ldr	r2, [r7, #4]
 80049cc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80049ce:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d119      	bne.n	8004a08 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049de:	085b      	lsrs	r3, r3, #1
 80049e0:	3b01      	subs	r3, #1
 80049e2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d10f      	bne.n	8004a08 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049f2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d107      	bne.n	8004a08 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a02:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a04:	429a      	cmp	r2, r3
 8004a06:	d001      	beq.n	8004a0c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	e000      	b.n	8004a0e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004a0c:	2300      	movs	r3, #0
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	3718      	adds	r7, #24
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}
 8004a16:	bf00      	nop
 8004a18:	40023800 	.word	0x40023800

08004a1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b084      	sub	sp, #16
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
 8004a24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004a26:	2300      	movs	r3, #0
 8004a28:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d101      	bne.n	8004a34 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	e0d0      	b.n	8004bd6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a34:	4b6a      	ldr	r3, [pc, #424]	; (8004be0 <HAL_RCC_ClockConfig+0x1c4>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f003 030f 	and.w	r3, r3, #15
 8004a3c:	683a      	ldr	r2, [r7, #0]
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	d910      	bls.n	8004a64 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a42:	4b67      	ldr	r3, [pc, #412]	; (8004be0 <HAL_RCC_ClockConfig+0x1c4>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f023 020f 	bic.w	r2, r3, #15
 8004a4a:	4965      	ldr	r1, [pc, #404]	; (8004be0 <HAL_RCC_ClockConfig+0x1c4>)
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a52:	4b63      	ldr	r3, [pc, #396]	; (8004be0 <HAL_RCC_ClockConfig+0x1c4>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 030f 	and.w	r3, r3, #15
 8004a5a:	683a      	ldr	r2, [r7, #0]
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d001      	beq.n	8004a64 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	e0b8      	b.n	8004bd6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f003 0302 	and.w	r3, r3, #2
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d020      	beq.n	8004ab2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f003 0304 	and.w	r3, r3, #4
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d005      	beq.n	8004a88 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a7c:	4b59      	ldr	r3, [pc, #356]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004a7e:	689b      	ldr	r3, [r3, #8]
 8004a80:	4a58      	ldr	r2, [pc, #352]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004a82:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004a86:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 0308 	and.w	r3, r3, #8
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d005      	beq.n	8004aa0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a94:	4b53      	ldr	r3, [pc, #332]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	4a52      	ldr	r2, [pc, #328]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004a9a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004a9e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004aa0:	4b50      	ldr	r3, [pc, #320]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	494d      	ldr	r1, [pc, #308]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 0301 	and.w	r3, r3, #1
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d040      	beq.n	8004b40 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	2b01      	cmp	r3, #1
 8004ac4:	d107      	bne.n	8004ad6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ac6:	4b47      	ldr	r3, [pc, #284]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d115      	bne.n	8004afe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e07f      	b.n	8004bd6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	2b02      	cmp	r3, #2
 8004adc:	d107      	bne.n	8004aee <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ade:	4b41      	ldr	r3, [pc, #260]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d109      	bne.n	8004afe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004aea:	2301      	movs	r3, #1
 8004aec:	e073      	b.n	8004bd6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004aee:	4b3d      	ldr	r3, [pc, #244]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f003 0302 	and.w	r3, r3, #2
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d101      	bne.n	8004afe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e06b      	b.n	8004bd6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004afe:	4b39      	ldr	r3, [pc, #228]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004b00:	689b      	ldr	r3, [r3, #8]
 8004b02:	f023 0203 	bic.w	r2, r3, #3
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	4936      	ldr	r1, [pc, #216]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b10:	f7fe f8ea 	bl	8002ce8 <HAL_GetTick>
 8004b14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b16:	e00a      	b.n	8004b2e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b18:	f7fe f8e6 	bl	8002ce8 <HAL_GetTick>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	1ad3      	subs	r3, r2, r3
 8004b22:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d901      	bls.n	8004b2e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004b2a:	2303      	movs	r3, #3
 8004b2c:	e053      	b.n	8004bd6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b2e:	4b2d      	ldr	r3, [pc, #180]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004b30:	689b      	ldr	r3, [r3, #8]
 8004b32:	f003 020c 	and.w	r2, r3, #12
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	009b      	lsls	r3, r3, #2
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d1eb      	bne.n	8004b18 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b40:	4b27      	ldr	r3, [pc, #156]	; (8004be0 <HAL_RCC_ClockConfig+0x1c4>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f003 030f 	and.w	r3, r3, #15
 8004b48:	683a      	ldr	r2, [r7, #0]
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d210      	bcs.n	8004b70 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b4e:	4b24      	ldr	r3, [pc, #144]	; (8004be0 <HAL_RCC_ClockConfig+0x1c4>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f023 020f 	bic.w	r2, r3, #15
 8004b56:	4922      	ldr	r1, [pc, #136]	; (8004be0 <HAL_RCC_ClockConfig+0x1c4>)
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b5e:	4b20      	ldr	r3, [pc, #128]	; (8004be0 <HAL_RCC_ClockConfig+0x1c4>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f003 030f 	and.w	r3, r3, #15
 8004b66:	683a      	ldr	r2, [r7, #0]
 8004b68:	429a      	cmp	r2, r3
 8004b6a:	d001      	beq.n	8004b70 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e032      	b.n	8004bd6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 0304 	and.w	r3, r3, #4
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d008      	beq.n	8004b8e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b7c:	4b19      	ldr	r3, [pc, #100]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004b7e:	689b      	ldr	r3, [r3, #8]
 8004b80:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	68db      	ldr	r3, [r3, #12]
 8004b88:	4916      	ldr	r1, [pc, #88]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 0308 	and.w	r3, r3, #8
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d009      	beq.n	8004bae <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004b9a:	4b12      	ldr	r3, [pc, #72]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	691b      	ldr	r3, [r3, #16]
 8004ba6:	00db      	lsls	r3, r3, #3
 8004ba8:	490e      	ldr	r1, [pc, #56]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004baa:	4313      	orrs	r3, r2
 8004bac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004bae:	f000 f821 	bl	8004bf4 <HAL_RCC_GetSysClockFreq>
 8004bb2:	4602      	mov	r2, r0
 8004bb4:	4b0b      	ldr	r3, [pc, #44]	; (8004be4 <HAL_RCC_ClockConfig+0x1c8>)
 8004bb6:	689b      	ldr	r3, [r3, #8]
 8004bb8:	091b      	lsrs	r3, r3, #4
 8004bba:	f003 030f 	and.w	r3, r3, #15
 8004bbe:	490a      	ldr	r1, [pc, #40]	; (8004be8 <HAL_RCC_ClockConfig+0x1cc>)
 8004bc0:	5ccb      	ldrb	r3, [r1, r3]
 8004bc2:	fa22 f303 	lsr.w	r3, r2, r3
 8004bc6:	4a09      	ldr	r2, [pc, #36]	; (8004bec <HAL_RCC_ClockConfig+0x1d0>)
 8004bc8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004bca:	4b09      	ldr	r3, [pc, #36]	; (8004bf0 <HAL_RCC_ClockConfig+0x1d4>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f7fd ff94 	bl	8002afc <HAL_InitTick>

  return HAL_OK;
 8004bd4:	2300      	movs	r3, #0
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3710      	adds	r7, #16
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}
 8004bde:	bf00      	nop
 8004be0:	40023c00 	.word	0x40023c00
 8004be4:	40023800 	.word	0x40023800
 8004be8:	0800b890 	.word	0x0800b890
 8004bec:	20000004 	.word	0x20000004
 8004bf0:	20000008 	.word	0x20000008

08004bf4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004bf4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004bf8:	b094      	sub	sp, #80	; 0x50
 8004bfa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	647b      	str	r3, [r7, #68]	; 0x44
 8004c00:	2300      	movs	r3, #0
 8004c02:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c04:	2300      	movs	r3, #0
 8004c06:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8004c08:	2300      	movs	r3, #0
 8004c0a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c0c:	4b79      	ldr	r3, [pc, #484]	; (8004df4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	f003 030c 	and.w	r3, r3, #12
 8004c14:	2b08      	cmp	r3, #8
 8004c16:	d00d      	beq.n	8004c34 <HAL_RCC_GetSysClockFreq+0x40>
 8004c18:	2b08      	cmp	r3, #8
 8004c1a:	f200 80e1 	bhi.w	8004de0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d002      	beq.n	8004c28 <HAL_RCC_GetSysClockFreq+0x34>
 8004c22:	2b04      	cmp	r3, #4
 8004c24:	d003      	beq.n	8004c2e <HAL_RCC_GetSysClockFreq+0x3a>
 8004c26:	e0db      	b.n	8004de0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c28:	4b73      	ldr	r3, [pc, #460]	; (8004df8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004c2a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004c2c:	e0db      	b.n	8004de6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c2e:	4b73      	ldr	r3, [pc, #460]	; (8004dfc <HAL_RCC_GetSysClockFreq+0x208>)
 8004c30:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004c32:	e0d8      	b.n	8004de6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c34:	4b6f      	ldr	r3, [pc, #444]	; (8004df4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c3c:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004c3e:	4b6d      	ldr	r3, [pc, #436]	; (8004df4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d063      	beq.n	8004d12 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c4a:	4b6a      	ldr	r3, [pc, #424]	; (8004df4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	099b      	lsrs	r3, r3, #6
 8004c50:	2200      	movs	r2, #0
 8004c52:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c54:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004c56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c5c:	633b      	str	r3, [r7, #48]	; 0x30
 8004c5e:	2300      	movs	r3, #0
 8004c60:	637b      	str	r3, [r7, #52]	; 0x34
 8004c62:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004c66:	4622      	mov	r2, r4
 8004c68:	462b      	mov	r3, r5
 8004c6a:	f04f 0000 	mov.w	r0, #0
 8004c6e:	f04f 0100 	mov.w	r1, #0
 8004c72:	0159      	lsls	r1, r3, #5
 8004c74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c78:	0150      	lsls	r0, r2, #5
 8004c7a:	4602      	mov	r2, r0
 8004c7c:	460b      	mov	r3, r1
 8004c7e:	4621      	mov	r1, r4
 8004c80:	1a51      	subs	r1, r2, r1
 8004c82:	6139      	str	r1, [r7, #16]
 8004c84:	4629      	mov	r1, r5
 8004c86:	eb63 0301 	sbc.w	r3, r3, r1
 8004c8a:	617b      	str	r3, [r7, #20]
 8004c8c:	f04f 0200 	mov.w	r2, #0
 8004c90:	f04f 0300 	mov.w	r3, #0
 8004c94:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c98:	4659      	mov	r1, fp
 8004c9a:	018b      	lsls	r3, r1, #6
 8004c9c:	4651      	mov	r1, sl
 8004c9e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004ca2:	4651      	mov	r1, sl
 8004ca4:	018a      	lsls	r2, r1, #6
 8004ca6:	4651      	mov	r1, sl
 8004ca8:	ebb2 0801 	subs.w	r8, r2, r1
 8004cac:	4659      	mov	r1, fp
 8004cae:	eb63 0901 	sbc.w	r9, r3, r1
 8004cb2:	f04f 0200 	mov.w	r2, #0
 8004cb6:	f04f 0300 	mov.w	r3, #0
 8004cba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004cbe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004cc2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004cc6:	4690      	mov	r8, r2
 8004cc8:	4699      	mov	r9, r3
 8004cca:	4623      	mov	r3, r4
 8004ccc:	eb18 0303 	adds.w	r3, r8, r3
 8004cd0:	60bb      	str	r3, [r7, #8]
 8004cd2:	462b      	mov	r3, r5
 8004cd4:	eb49 0303 	adc.w	r3, r9, r3
 8004cd8:	60fb      	str	r3, [r7, #12]
 8004cda:	f04f 0200 	mov.w	r2, #0
 8004cde:	f04f 0300 	mov.w	r3, #0
 8004ce2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004ce6:	4629      	mov	r1, r5
 8004ce8:	024b      	lsls	r3, r1, #9
 8004cea:	4621      	mov	r1, r4
 8004cec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004cf0:	4621      	mov	r1, r4
 8004cf2:	024a      	lsls	r2, r1, #9
 8004cf4:	4610      	mov	r0, r2
 8004cf6:	4619      	mov	r1, r3
 8004cf8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	62bb      	str	r3, [r7, #40]	; 0x28
 8004cfe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004d00:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004d04:	f7fb fae6 	bl	80002d4 <__aeabi_uldivmod>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	460b      	mov	r3, r1
 8004d0c:	4613      	mov	r3, r2
 8004d0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d10:	e058      	b.n	8004dc4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d12:	4b38      	ldr	r3, [pc, #224]	; (8004df4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	099b      	lsrs	r3, r3, #6
 8004d18:	2200      	movs	r2, #0
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	4611      	mov	r1, r2
 8004d1e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004d22:	623b      	str	r3, [r7, #32]
 8004d24:	2300      	movs	r3, #0
 8004d26:	627b      	str	r3, [r7, #36]	; 0x24
 8004d28:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004d2c:	4642      	mov	r2, r8
 8004d2e:	464b      	mov	r3, r9
 8004d30:	f04f 0000 	mov.w	r0, #0
 8004d34:	f04f 0100 	mov.w	r1, #0
 8004d38:	0159      	lsls	r1, r3, #5
 8004d3a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d3e:	0150      	lsls	r0, r2, #5
 8004d40:	4602      	mov	r2, r0
 8004d42:	460b      	mov	r3, r1
 8004d44:	4641      	mov	r1, r8
 8004d46:	ebb2 0a01 	subs.w	sl, r2, r1
 8004d4a:	4649      	mov	r1, r9
 8004d4c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004d50:	f04f 0200 	mov.w	r2, #0
 8004d54:	f04f 0300 	mov.w	r3, #0
 8004d58:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004d5c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004d60:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004d64:	ebb2 040a 	subs.w	r4, r2, sl
 8004d68:	eb63 050b 	sbc.w	r5, r3, fp
 8004d6c:	f04f 0200 	mov.w	r2, #0
 8004d70:	f04f 0300 	mov.w	r3, #0
 8004d74:	00eb      	lsls	r3, r5, #3
 8004d76:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004d7a:	00e2      	lsls	r2, r4, #3
 8004d7c:	4614      	mov	r4, r2
 8004d7e:	461d      	mov	r5, r3
 8004d80:	4643      	mov	r3, r8
 8004d82:	18e3      	adds	r3, r4, r3
 8004d84:	603b      	str	r3, [r7, #0]
 8004d86:	464b      	mov	r3, r9
 8004d88:	eb45 0303 	adc.w	r3, r5, r3
 8004d8c:	607b      	str	r3, [r7, #4]
 8004d8e:	f04f 0200 	mov.w	r2, #0
 8004d92:	f04f 0300 	mov.w	r3, #0
 8004d96:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004d9a:	4629      	mov	r1, r5
 8004d9c:	028b      	lsls	r3, r1, #10
 8004d9e:	4621      	mov	r1, r4
 8004da0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004da4:	4621      	mov	r1, r4
 8004da6:	028a      	lsls	r2, r1, #10
 8004da8:	4610      	mov	r0, r2
 8004daa:	4619      	mov	r1, r3
 8004dac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004dae:	2200      	movs	r2, #0
 8004db0:	61bb      	str	r3, [r7, #24]
 8004db2:	61fa      	str	r2, [r7, #28]
 8004db4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004db8:	f7fb fa8c 	bl	80002d4 <__aeabi_uldivmod>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	460b      	mov	r3, r1
 8004dc0:	4613      	mov	r3, r2
 8004dc2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004dc4:	4b0b      	ldr	r3, [pc, #44]	; (8004df4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	0c1b      	lsrs	r3, r3, #16
 8004dca:	f003 0303 	and.w	r3, r3, #3
 8004dce:	3301      	adds	r3, #1
 8004dd0:	005b      	lsls	r3, r3, #1
 8004dd2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8004dd4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004dd6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004dd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ddc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004dde:	e002      	b.n	8004de6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004de0:	4b05      	ldr	r3, [pc, #20]	; (8004df8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004de2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004de4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004de6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3750      	adds	r7, #80	; 0x50
 8004dec:	46bd      	mov	sp, r7
 8004dee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004df2:	bf00      	nop
 8004df4:	40023800 	.word	0x40023800
 8004df8:	00f42400 	.word	0x00f42400
 8004dfc:	007a1200 	.word	0x007a1200

08004e00 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e00:	b480      	push	{r7}
 8004e02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e04:	4b03      	ldr	r3, [pc, #12]	; (8004e14 <HAL_RCC_GetHCLKFreq+0x14>)
 8004e06:	681b      	ldr	r3, [r3, #0]
}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e10:	4770      	bx	lr
 8004e12:	bf00      	nop
 8004e14:	20000004 	.word	0x20000004

08004e18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004e1c:	f7ff fff0 	bl	8004e00 <HAL_RCC_GetHCLKFreq>
 8004e20:	4602      	mov	r2, r0
 8004e22:	4b05      	ldr	r3, [pc, #20]	; (8004e38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	0a9b      	lsrs	r3, r3, #10
 8004e28:	f003 0307 	and.w	r3, r3, #7
 8004e2c:	4903      	ldr	r1, [pc, #12]	; (8004e3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e2e:	5ccb      	ldrb	r3, [r1, r3]
 8004e30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	bd80      	pop	{r7, pc}
 8004e38:	40023800 	.word	0x40023800
 8004e3c:	0800b8a0 	.word	0x0800b8a0

08004e40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004e44:	f7ff ffdc 	bl	8004e00 <HAL_RCC_GetHCLKFreq>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	4b05      	ldr	r3, [pc, #20]	; (8004e60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	0b5b      	lsrs	r3, r3, #13
 8004e50:	f003 0307 	and.w	r3, r3, #7
 8004e54:	4903      	ldr	r1, [pc, #12]	; (8004e64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e56:	5ccb      	ldrb	r3, [r1, r3]
 8004e58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	bd80      	pop	{r7, pc}
 8004e60:	40023800 	.word	0x40023800
 8004e64:	0800b8a0 	.word	0x0800b8a0

08004e68 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b083      	sub	sp, #12
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	220f      	movs	r2, #15
 8004e76:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004e78:	4b12      	ldr	r3, [pc, #72]	; (8004ec4 <HAL_RCC_GetClockConfig+0x5c>)
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	f003 0203 	and.w	r2, r3, #3
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004e84:	4b0f      	ldr	r3, [pc, #60]	; (8004ec4 <HAL_RCC_GetClockConfig+0x5c>)
 8004e86:	689b      	ldr	r3, [r3, #8]
 8004e88:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004e90:	4b0c      	ldr	r3, [pc, #48]	; (8004ec4 <HAL_RCC_GetClockConfig+0x5c>)
 8004e92:	689b      	ldr	r3, [r3, #8]
 8004e94:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004e9c:	4b09      	ldr	r3, [pc, #36]	; (8004ec4 <HAL_RCC_GetClockConfig+0x5c>)
 8004e9e:	689b      	ldr	r3, [r3, #8]
 8004ea0:	08db      	lsrs	r3, r3, #3
 8004ea2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004eaa:	4b07      	ldr	r3, [pc, #28]	; (8004ec8 <HAL_RCC_GetClockConfig+0x60>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f003 020f 	and.w	r2, r3, #15
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	601a      	str	r2, [r3, #0]
}
 8004eb6:	bf00      	nop
 8004eb8:	370c      	adds	r7, #12
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr
 8004ec2:	bf00      	nop
 8004ec4:	40023800 	.word	0x40023800
 8004ec8:	40023c00 	.word	0x40023c00

08004ecc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b088      	sub	sp, #32
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004ed8:	2300      	movs	r3, #0
 8004eda:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004edc:	2300      	movs	r3, #0
 8004ede:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 0301 	and.w	r3, r3, #1
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d012      	beq.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004ef4:	4b69      	ldr	r3, [pc, #420]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	4a68      	ldr	r2, [pc, #416]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004efa:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004efe:	6093      	str	r3, [r2, #8]
 8004f00:	4b66      	ldr	r3, [pc, #408]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f02:	689a      	ldr	r2, [r3, #8]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f08:	4964      	ldr	r1, [pc, #400]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d101      	bne.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004f16:	2301      	movs	r3, #1
 8004f18:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d017      	beq.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004f26:	4b5d      	ldr	r3, [pc, #372]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f28:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f2c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f34:	4959      	ldr	r1, [pc, #356]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f36:	4313      	orrs	r3, r2
 8004f38:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f40:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f44:	d101      	bne.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004f46:	2301      	movs	r3, #1
 8004f48:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d101      	bne.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004f52:	2301      	movs	r3, #1
 8004f54:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d017      	beq.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004f62:	4b4e      	ldr	r3, [pc, #312]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f68:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f70:	494a      	ldr	r1, [pc, #296]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f72:	4313      	orrs	r3, r2
 8004f74:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f7c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004f80:	d101      	bne.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004f82:	2301      	movs	r3, #1
 8004f84:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d101      	bne.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d001      	beq.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f003 0320 	and.w	r3, r3, #32
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	f000 808b 	beq.w	80050c6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004fb0:	4b3a      	ldr	r3, [pc, #232]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fb4:	4a39      	ldr	r2, [pc, #228]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fba:	6413      	str	r3, [r2, #64]	; 0x40
 8004fbc:	4b37      	ldr	r3, [pc, #220]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fc4:	60bb      	str	r3, [r7, #8]
 8004fc6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004fc8:	4b35      	ldr	r3, [pc, #212]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a34      	ldr	r2, [pc, #208]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004fce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fd2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fd4:	f7fd fe88 	bl	8002ce8 <HAL_GetTick>
 8004fd8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004fda:	e008      	b.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fdc:	f7fd fe84 	bl	8002ce8 <HAL_GetTick>
 8004fe0:	4602      	mov	r2, r0
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	1ad3      	subs	r3, r2, r3
 8004fe6:	2b64      	cmp	r3, #100	; 0x64
 8004fe8:	d901      	bls.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004fea:	2303      	movs	r3, #3
 8004fec:	e38f      	b.n	800570e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004fee:	4b2c      	ldr	r3, [pc, #176]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d0f0      	beq.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ffa:	4b28      	ldr	r3, [pc, #160]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ffc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ffe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005002:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005004:	693b      	ldr	r3, [r7, #16]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d035      	beq.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800500e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005012:	693a      	ldr	r2, [r7, #16]
 8005014:	429a      	cmp	r2, r3
 8005016:	d02e      	beq.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005018:	4b20      	ldr	r3, [pc, #128]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800501a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800501c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005020:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005022:	4b1e      	ldr	r3, [pc, #120]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005024:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005026:	4a1d      	ldr	r2, [pc, #116]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005028:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800502c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800502e:	4b1b      	ldr	r3, [pc, #108]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005030:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005032:	4a1a      	ldr	r2, [pc, #104]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005034:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005038:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800503a:	4a18      	ldr	r2, [pc, #96]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005040:	4b16      	ldr	r3, [pc, #88]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005042:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005044:	f003 0301 	and.w	r3, r3, #1
 8005048:	2b01      	cmp	r3, #1
 800504a:	d114      	bne.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800504c:	f7fd fe4c 	bl	8002ce8 <HAL_GetTick>
 8005050:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005052:	e00a      	b.n	800506a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005054:	f7fd fe48 	bl	8002ce8 <HAL_GetTick>
 8005058:	4602      	mov	r2, r0
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	1ad3      	subs	r3, r2, r3
 800505e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005062:	4293      	cmp	r3, r2
 8005064:	d901      	bls.n	800506a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005066:	2303      	movs	r3, #3
 8005068:	e351      	b.n	800570e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800506a:	4b0c      	ldr	r3, [pc, #48]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800506c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800506e:	f003 0302 	and.w	r3, r3, #2
 8005072:	2b00      	cmp	r3, #0
 8005074:	d0ee      	beq.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800507a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800507e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005082:	d111      	bne.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005084:	4b05      	ldr	r3, [pc, #20]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005090:	4b04      	ldr	r3, [pc, #16]	; (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005092:	400b      	ands	r3, r1
 8005094:	4901      	ldr	r1, [pc, #4]	; (800509c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005096:	4313      	orrs	r3, r2
 8005098:	608b      	str	r3, [r1, #8]
 800509a:	e00b      	b.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800509c:	40023800 	.word	0x40023800
 80050a0:	40007000 	.word	0x40007000
 80050a4:	0ffffcff 	.word	0x0ffffcff
 80050a8:	4bac      	ldr	r3, [pc, #688]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	4aab      	ldr	r2, [pc, #684]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050ae:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80050b2:	6093      	str	r3, [r2, #8]
 80050b4:	4ba9      	ldr	r3, [pc, #676]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050b6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050c0:	49a6      	ldr	r1, [pc, #664]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050c2:	4313      	orrs	r3, r2
 80050c4:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f003 0310 	and.w	r3, r3, #16
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d010      	beq.n	80050f4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80050d2:	4ba2      	ldr	r3, [pc, #648]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80050d8:	4aa0      	ldr	r2, [pc, #640]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80050de:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80050e2:	4b9e      	ldr	r3, [pc, #632]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050e4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050ec:	499b      	ldr	r1, [pc, #620]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050ee:	4313      	orrs	r3, r2
 80050f0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d00a      	beq.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005100:	4b96      	ldr	r3, [pc, #600]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005102:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005106:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800510e:	4993      	ldr	r1, [pc, #588]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005110:	4313      	orrs	r3, r2
 8005112:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800511e:	2b00      	cmp	r3, #0
 8005120:	d00a      	beq.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005122:	4b8e      	ldr	r3, [pc, #568]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005124:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005128:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005130:	498a      	ldr	r1, [pc, #552]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005132:	4313      	orrs	r3, r2
 8005134:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005140:	2b00      	cmp	r3, #0
 8005142:	d00a      	beq.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005144:	4b85      	ldr	r3, [pc, #532]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005146:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800514a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005152:	4982      	ldr	r1, [pc, #520]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005154:	4313      	orrs	r3, r2
 8005156:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005162:	2b00      	cmp	r3, #0
 8005164:	d00a      	beq.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005166:	4b7d      	ldr	r3, [pc, #500]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005168:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800516c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005174:	4979      	ldr	r1, [pc, #484]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005176:	4313      	orrs	r3, r2
 8005178:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005184:	2b00      	cmp	r3, #0
 8005186:	d00a      	beq.n	800519e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005188:	4b74      	ldr	r3, [pc, #464]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800518a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800518e:	f023 0203 	bic.w	r2, r3, #3
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005196:	4971      	ldr	r1, [pc, #452]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005198:	4313      	orrs	r3, r2
 800519a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d00a      	beq.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80051aa:	4b6c      	ldr	r3, [pc, #432]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051b0:	f023 020c 	bic.w	r2, r3, #12
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051b8:	4968      	ldr	r1, [pc, #416]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051ba:	4313      	orrs	r3, r2
 80051bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d00a      	beq.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80051cc:	4b63      	ldr	r3, [pc, #396]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051d2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051da:	4960      	ldr	r1, [pc, #384]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051dc:	4313      	orrs	r3, r2
 80051de:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d00a      	beq.n	8005204 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80051ee:	4b5b      	ldr	r3, [pc, #364]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051f4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051fc:	4957      	ldr	r1, [pc, #348]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051fe:	4313      	orrs	r3, r2
 8005200:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800520c:	2b00      	cmp	r3, #0
 800520e:	d00a      	beq.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005210:	4b52      	ldr	r3, [pc, #328]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005212:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005216:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800521e:	494f      	ldr	r1, [pc, #316]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005220:	4313      	orrs	r3, r2
 8005222:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800522e:	2b00      	cmp	r3, #0
 8005230:	d00a      	beq.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005232:	4b4a      	ldr	r3, [pc, #296]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005234:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005238:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005240:	4946      	ldr	r1, [pc, #280]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005242:	4313      	orrs	r3, r2
 8005244:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005250:	2b00      	cmp	r3, #0
 8005252:	d00a      	beq.n	800526a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005254:	4b41      	ldr	r3, [pc, #260]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005256:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800525a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005262:	493e      	ldr	r1, [pc, #248]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005264:	4313      	orrs	r3, r2
 8005266:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005272:	2b00      	cmp	r3, #0
 8005274:	d00a      	beq.n	800528c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005276:	4b39      	ldr	r3, [pc, #228]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005278:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800527c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005284:	4935      	ldr	r1, [pc, #212]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005286:	4313      	orrs	r3, r2
 8005288:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005294:	2b00      	cmp	r3, #0
 8005296:	d00a      	beq.n	80052ae <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005298:	4b30      	ldr	r3, [pc, #192]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800529a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800529e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80052a6:	492d      	ldr	r1, [pc, #180]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052a8:	4313      	orrs	r3, r2
 80052aa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d011      	beq.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80052ba:	4b28      	ldr	r3, [pc, #160]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052c0:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80052c8:	4924      	ldr	r1, [pc, #144]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052ca:	4313      	orrs	r3, r2
 80052cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80052d4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80052d8:	d101      	bne.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80052da:	2301      	movs	r3, #1
 80052dc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f003 0308 	and.w	r3, r3, #8
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d001      	beq.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80052ea:	2301      	movs	r3, #1
 80052ec:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d00a      	beq.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80052fa:	4b18      	ldr	r3, [pc, #96]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005300:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005308:	4914      	ldr	r1, [pc, #80]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800530a:	4313      	orrs	r3, r2
 800530c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005318:	2b00      	cmp	r3, #0
 800531a:	d00b      	beq.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800531c:	4b0f      	ldr	r3, [pc, #60]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800531e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005322:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800532c:	490b      	ldr	r1, [pc, #44]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800532e:	4313      	orrs	r3, r2
 8005330:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800533c:	2b00      	cmp	r3, #0
 800533e:	d00f      	beq.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005340:	4b06      	ldr	r3, [pc, #24]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005342:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005346:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005350:	4902      	ldr	r1, [pc, #8]	; (800535c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005352:	4313      	orrs	r3, r2
 8005354:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005358:	e002      	b.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800535a:	bf00      	nop
 800535c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005368:	2b00      	cmp	r3, #0
 800536a:	d00b      	beq.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800536c:	4b8a      	ldr	r3, [pc, #552]	; (8005598 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800536e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005372:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800537c:	4986      	ldr	r1, [pc, #536]	; (8005598 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800537e:	4313      	orrs	r3, r2
 8005380:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800538c:	2b00      	cmp	r3, #0
 800538e:	d00b      	beq.n	80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005390:	4b81      	ldr	r3, [pc, #516]	; (8005598 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005392:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005396:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80053a0:	497d      	ldr	r1, [pc, #500]	; (8005598 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053a2:	4313      	orrs	r3, r2
 80053a4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80053a8:	69fb      	ldr	r3, [r7, #28]
 80053aa:	2b01      	cmp	r3, #1
 80053ac:	d006      	beq.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	f000 80d6 	beq.w	8005568 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80053bc:	4b76      	ldr	r3, [pc, #472]	; (8005598 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a75      	ldr	r2, [pc, #468]	; (8005598 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053c2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80053c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053c8:	f7fd fc8e 	bl	8002ce8 <HAL_GetTick>
 80053cc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80053ce:	e008      	b.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80053d0:	f7fd fc8a 	bl	8002ce8 <HAL_GetTick>
 80053d4:	4602      	mov	r2, r0
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	1ad3      	subs	r3, r2, r3
 80053da:	2b64      	cmp	r3, #100	; 0x64
 80053dc:	d901      	bls.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80053de:	2303      	movs	r3, #3
 80053e0:	e195      	b.n	800570e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80053e2:	4b6d      	ldr	r3, [pc, #436]	; (8005598 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d1f0      	bne.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f003 0301 	and.w	r3, r3, #1
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d021      	beq.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x572>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d11d      	bne.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005402:	4b65      	ldr	r3, [pc, #404]	; (8005598 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005404:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005408:	0c1b      	lsrs	r3, r3, #16
 800540a:	f003 0303 	and.w	r3, r3, #3
 800540e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005410:	4b61      	ldr	r3, [pc, #388]	; (8005598 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005412:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005416:	0e1b      	lsrs	r3, r3, #24
 8005418:	f003 030f 	and.w	r3, r3, #15
 800541c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	019a      	lsls	r2, r3, #6
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	041b      	lsls	r3, r3, #16
 8005428:	431a      	orrs	r2, r3
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	061b      	lsls	r3, r3, #24
 800542e:	431a      	orrs	r2, r3
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	689b      	ldr	r3, [r3, #8]
 8005434:	071b      	lsls	r3, r3, #28
 8005436:	4958      	ldr	r1, [pc, #352]	; (8005598 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005438:	4313      	orrs	r3, r2
 800543a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005446:	2b00      	cmp	r3, #0
 8005448:	d004      	beq.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800544e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005452:	d00a      	beq.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800545c:	2b00      	cmp	r3, #0
 800545e:	d02e      	beq.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005464:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005468:	d129      	bne.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800546a:	4b4b      	ldr	r3, [pc, #300]	; (8005598 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800546c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005470:	0c1b      	lsrs	r3, r3, #16
 8005472:	f003 0303 	and.w	r3, r3, #3
 8005476:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005478:	4b47      	ldr	r3, [pc, #284]	; (8005598 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800547a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800547e:	0f1b      	lsrs	r3, r3, #28
 8005480:	f003 0307 	and.w	r3, r3, #7
 8005484:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	019a      	lsls	r2, r3, #6
 800548c:	693b      	ldr	r3, [r7, #16]
 800548e:	041b      	lsls	r3, r3, #16
 8005490:	431a      	orrs	r2, r3
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	68db      	ldr	r3, [r3, #12]
 8005496:	061b      	lsls	r3, r3, #24
 8005498:	431a      	orrs	r2, r3
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	071b      	lsls	r3, r3, #28
 800549e:	493e      	ldr	r1, [pc, #248]	; (8005598 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054a0:	4313      	orrs	r3, r2
 80054a2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80054a6:	4b3c      	ldr	r3, [pc, #240]	; (8005598 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80054ac:	f023 021f 	bic.w	r2, r3, #31
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b4:	3b01      	subs	r3, #1
 80054b6:	4938      	ldr	r1, [pc, #224]	; (8005598 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054b8:	4313      	orrs	r3, r2
 80054ba:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d01d      	beq.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80054ca:	4b33      	ldr	r3, [pc, #204]	; (8005598 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80054d0:	0e1b      	lsrs	r3, r3, #24
 80054d2:	f003 030f 	and.w	r3, r3, #15
 80054d6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80054d8:	4b2f      	ldr	r3, [pc, #188]	; (8005598 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80054de:	0f1b      	lsrs	r3, r3, #28
 80054e0:	f003 0307 	and.w	r3, r3, #7
 80054e4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	019a      	lsls	r2, r3, #6
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	691b      	ldr	r3, [r3, #16]
 80054f0:	041b      	lsls	r3, r3, #16
 80054f2:	431a      	orrs	r2, r3
 80054f4:	693b      	ldr	r3, [r7, #16]
 80054f6:	061b      	lsls	r3, r3, #24
 80054f8:	431a      	orrs	r2, r3
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	071b      	lsls	r3, r3, #28
 80054fe:	4926      	ldr	r1, [pc, #152]	; (8005598 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005500:	4313      	orrs	r3, r2
 8005502:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800550e:	2b00      	cmp	r3, #0
 8005510:	d011      	beq.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	019a      	lsls	r2, r3, #6
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	691b      	ldr	r3, [r3, #16]
 800551c:	041b      	lsls	r3, r3, #16
 800551e:	431a      	orrs	r2, r3
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	68db      	ldr	r3, [r3, #12]
 8005524:	061b      	lsls	r3, r3, #24
 8005526:	431a      	orrs	r2, r3
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	689b      	ldr	r3, [r3, #8]
 800552c:	071b      	lsls	r3, r3, #28
 800552e:	491a      	ldr	r1, [pc, #104]	; (8005598 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005530:	4313      	orrs	r3, r2
 8005532:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005536:	4b18      	ldr	r3, [pc, #96]	; (8005598 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4a17      	ldr	r2, [pc, #92]	; (8005598 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800553c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005540:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005542:	f7fd fbd1 	bl	8002ce8 <HAL_GetTick>
 8005546:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005548:	e008      	b.n	800555c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800554a:	f7fd fbcd 	bl	8002ce8 <HAL_GetTick>
 800554e:	4602      	mov	r2, r0
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	1ad3      	subs	r3, r2, r3
 8005554:	2b64      	cmp	r3, #100	; 0x64
 8005556:	d901      	bls.n	800555c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005558:	2303      	movs	r3, #3
 800555a:	e0d8      	b.n	800570e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800555c:	4b0e      	ldr	r3, [pc, #56]	; (8005598 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005564:	2b00      	cmp	r3, #0
 8005566:	d0f0      	beq.n	800554a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005568:	69bb      	ldr	r3, [r7, #24]
 800556a:	2b01      	cmp	r3, #1
 800556c:	f040 80ce 	bne.w	800570c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005570:	4b09      	ldr	r3, [pc, #36]	; (8005598 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a08      	ldr	r2, [pc, #32]	; (8005598 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005576:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800557a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800557c:	f7fd fbb4 	bl	8002ce8 <HAL_GetTick>
 8005580:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005582:	e00b      	b.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005584:	f7fd fbb0 	bl	8002ce8 <HAL_GetTick>
 8005588:	4602      	mov	r2, r0
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	1ad3      	subs	r3, r2, r3
 800558e:	2b64      	cmp	r3, #100	; 0x64
 8005590:	d904      	bls.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005592:	2303      	movs	r3, #3
 8005594:	e0bb      	b.n	800570e <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005596:	bf00      	nop
 8005598:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800559c:	4b5e      	ldr	r3, [pc, #376]	; (8005718 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80055a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80055a8:	d0ec      	beq.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d003      	beq.n	80055be <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d009      	beq.n	80055d2 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d02e      	beq.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d12a      	bne.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80055d2:	4b51      	ldr	r3, [pc, #324]	; (8005718 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055d8:	0c1b      	lsrs	r3, r3, #16
 80055da:	f003 0303 	and.w	r3, r3, #3
 80055de:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80055e0:	4b4d      	ldr	r3, [pc, #308]	; (8005718 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055e6:	0f1b      	lsrs	r3, r3, #28
 80055e8:	f003 0307 	and.w	r3, r3, #7
 80055ec:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	695b      	ldr	r3, [r3, #20]
 80055f2:	019a      	lsls	r2, r3, #6
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	041b      	lsls	r3, r3, #16
 80055f8:	431a      	orrs	r2, r3
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	699b      	ldr	r3, [r3, #24]
 80055fe:	061b      	lsls	r3, r3, #24
 8005600:	431a      	orrs	r2, r3
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	071b      	lsls	r3, r3, #28
 8005606:	4944      	ldr	r1, [pc, #272]	; (8005718 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005608:	4313      	orrs	r3, r2
 800560a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800560e:	4b42      	ldr	r3, [pc, #264]	; (8005718 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005610:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005614:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800561c:	3b01      	subs	r3, #1
 800561e:	021b      	lsls	r3, r3, #8
 8005620:	493d      	ldr	r1, [pc, #244]	; (8005718 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005622:	4313      	orrs	r3, r2
 8005624:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005630:	2b00      	cmp	r3, #0
 8005632:	d022      	beq.n	800567a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005638:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800563c:	d11d      	bne.n	800567a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800563e:	4b36      	ldr	r3, [pc, #216]	; (8005718 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005640:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005644:	0e1b      	lsrs	r3, r3, #24
 8005646:	f003 030f 	and.w	r3, r3, #15
 800564a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800564c:	4b32      	ldr	r3, [pc, #200]	; (8005718 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800564e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005652:	0f1b      	lsrs	r3, r3, #28
 8005654:	f003 0307 	and.w	r3, r3, #7
 8005658:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	695b      	ldr	r3, [r3, #20]
 800565e:	019a      	lsls	r2, r3, #6
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6a1b      	ldr	r3, [r3, #32]
 8005664:	041b      	lsls	r3, r3, #16
 8005666:	431a      	orrs	r2, r3
 8005668:	693b      	ldr	r3, [r7, #16]
 800566a:	061b      	lsls	r3, r3, #24
 800566c:	431a      	orrs	r2, r3
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	071b      	lsls	r3, r3, #28
 8005672:	4929      	ldr	r1, [pc, #164]	; (8005718 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005674:	4313      	orrs	r3, r2
 8005676:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f003 0308 	and.w	r3, r3, #8
 8005682:	2b00      	cmp	r3, #0
 8005684:	d028      	beq.n	80056d8 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005686:	4b24      	ldr	r3, [pc, #144]	; (8005718 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005688:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800568c:	0e1b      	lsrs	r3, r3, #24
 800568e:	f003 030f 	and.w	r3, r3, #15
 8005692:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005694:	4b20      	ldr	r3, [pc, #128]	; (8005718 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005696:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800569a:	0c1b      	lsrs	r3, r3, #16
 800569c:	f003 0303 	and.w	r3, r3, #3
 80056a0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	695b      	ldr	r3, [r3, #20]
 80056a6:	019a      	lsls	r2, r3, #6
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	041b      	lsls	r3, r3, #16
 80056ac:	431a      	orrs	r2, r3
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	061b      	lsls	r3, r3, #24
 80056b2:	431a      	orrs	r2, r3
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	69db      	ldr	r3, [r3, #28]
 80056b8:	071b      	lsls	r3, r3, #28
 80056ba:	4917      	ldr	r1, [pc, #92]	; (8005718 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80056bc:	4313      	orrs	r3, r2
 80056be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80056c2:	4b15      	ldr	r3, [pc, #84]	; (8005718 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80056c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80056c8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056d0:	4911      	ldr	r1, [pc, #68]	; (8005718 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80056d2:	4313      	orrs	r3, r2
 80056d4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80056d8:	4b0f      	ldr	r3, [pc, #60]	; (8005718 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a0e      	ldr	r2, [pc, #56]	; (8005718 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80056de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056e4:	f7fd fb00 	bl	8002ce8 <HAL_GetTick>
 80056e8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80056ea:	e008      	b.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80056ec:	f7fd fafc 	bl	8002ce8 <HAL_GetTick>
 80056f0:	4602      	mov	r2, r0
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	1ad3      	subs	r3, r2, r3
 80056f6:	2b64      	cmp	r3, #100	; 0x64
 80056f8:	d901      	bls.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80056fa:	2303      	movs	r3, #3
 80056fc:	e007      	b.n	800570e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80056fe:	4b06      	ldr	r3, [pc, #24]	; (8005718 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005706:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800570a:	d1ef      	bne.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 800570c:	2300      	movs	r3, #0
}
 800570e:	4618      	mov	r0, r3
 8005710:	3720      	adds	r7, #32
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}
 8005716:	bf00      	nop
 8005718:	40023800 	.word	0x40023800

0800571c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b082      	sub	sp, #8
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d101      	bne.n	800572e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800572a:	2301      	movs	r3, #1
 800572c:	e049      	b.n	80057c2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005734:	b2db      	uxtb	r3, r3
 8005736:	2b00      	cmp	r3, #0
 8005738:	d106      	bne.n	8005748 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2200      	movs	r2, #0
 800573e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	f000 f841 	bl	80057ca <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2202      	movs	r2, #2
 800574c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681a      	ldr	r2, [r3, #0]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	3304      	adds	r3, #4
 8005758:	4619      	mov	r1, r3
 800575a:	4610      	mov	r0, r2
 800575c:	f000 fa00 	bl	8005b60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2201      	movs	r2, #1
 8005764:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2201      	movs	r2, #1
 800576c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2201      	movs	r2, #1
 8005774:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2201      	movs	r2, #1
 800577c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2201      	movs	r2, #1
 8005784:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2201      	movs	r2, #1
 800578c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2201      	movs	r2, #1
 8005794:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2201      	movs	r2, #1
 800579c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2201      	movs	r2, #1
 80057a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2201      	movs	r2, #1
 80057ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2201      	movs	r2, #1
 80057b4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2201      	movs	r2, #1
 80057bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80057c0:	2300      	movs	r3, #0
}
 80057c2:	4618      	mov	r0, r3
 80057c4:	3708      	adds	r7, #8
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}

080057ca <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80057ca:	b480      	push	{r7}
 80057cc:	b083      	sub	sp, #12
 80057ce:	af00      	add	r7, sp, #0
 80057d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80057d2:	bf00      	nop
 80057d4:	370c      	adds	r7, #12
 80057d6:	46bd      	mov	sp, r7
 80057d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057dc:	4770      	bx	lr
	...

080057e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b085      	sub	sp, #20
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057ee:	b2db      	uxtb	r3, r3
 80057f0:	2b01      	cmp	r3, #1
 80057f2:	d001      	beq.n	80057f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	e054      	b.n	80058a2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2202      	movs	r2, #2
 80057fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	68da      	ldr	r2, [r3, #12]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f042 0201 	orr.w	r2, r2, #1
 800580e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a26      	ldr	r2, [pc, #152]	; (80058b0 <HAL_TIM_Base_Start_IT+0xd0>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d022      	beq.n	8005860 <HAL_TIM_Base_Start_IT+0x80>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005822:	d01d      	beq.n	8005860 <HAL_TIM_Base_Start_IT+0x80>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a22      	ldr	r2, [pc, #136]	; (80058b4 <HAL_TIM_Base_Start_IT+0xd4>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d018      	beq.n	8005860 <HAL_TIM_Base_Start_IT+0x80>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a21      	ldr	r2, [pc, #132]	; (80058b8 <HAL_TIM_Base_Start_IT+0xd8>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d013      	beq.n	8005860 <HAL_TIM_Base_Start_IT+0x80>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a1f      	ldr	r2, [pc, #124]	; (80058bc <HAL_TIM_Base_Start_IT+0xdc>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d00e      	beq.n	8005860 <HAL_TIM_Base_Start_IT+0x80>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a1e      	ldr	r2, [pc, #120]	; (80058c0 <HAL_TIM_Base_Start_IT+0xe0>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d009      	beq.n	8005860 <HAL_TIM_Base_Start_IT+0x80>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a1c      	ldr	r2, [pc, #112]	; (80058c4 <HAL_TIM_Base_Start_IT+0xe4>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d004      	beq.n	8005860 <HAL_TIM_Base_Start_IT+0x80>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a1b      	ldr	r2, [pc, #108]	; (80058c8 <HAL_TIM_Base_Start_IT+0xe8>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d115      	bne.n	800588c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	689a      	ldr	r2, [r3, #8]
 8005866:	4b19      	ldr	r3, [pc, #100]	; (80058cc <HAL_TIM_Base_Start_IT+0xec>)
 8005868:	4013      	ands	r3, r2
 800586a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2b06      	cmp	r3, #6
 8005870:	d015      	beq.n	800589e <HAL_TIM_Base_Start_IT+0xbe>
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005878:	d011      	beq.n	800589e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	681a      	ldr	r2, [r3, #0]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f042 0201 	orr.w	r2, r2, #1
 8005888:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800588a:	e008      	b.n	800589e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	681a      	ldr	r2, [r3, #0]
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f042 0201 	orr.w	r2, r2, #1
 800589a:	601a      	str	r2, [r3, #0]
 800589c:	e000      	b.n	80058a0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800589e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80058a0:	2300      	movs	r3, #0
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	3714      	adds	r7, #20
 80058a6:	46bd      	mov	sp, r7
 80058a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ac:	4770      	bx	lr
 80058ae:	bf00      	nop
 80058b0:	40010000 	.word	0x40010000
 80058b4:	40000400 	.word	0x40000400
 80058b8:	40000800 	.word	0x40000800
 80058bc:	40000c00 	.word	0x40000c00
 80058c0:	40010400 	.word	0x40010400
 80058c4:	40014000 	.word	0x40014000
 80058c8:	40001800 	.word	0x40001800
 80058cc:	00010007 	.word	0x00010007

080058d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b082      	sub	sp, #8
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	691b      	ldr	r3, [r3, #16]
 80058de:	f003 0302 	and.w	r3, r3, #2
 80058e2:	2b02      	cmp	r3, #2
 80058e4:	d122      	bne.n	800592c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	68db      	ldr	r3, [r3, #12]
 80058ec:	f003 0302 	and.w	r3, r3, #2
 80058f0:	2b02      	cmp	r3, #2
 80058f2:	d11b      	bne.n	800592c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f06f 0202 	mvn.w	r2, #2
 80058fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2201      	movs	r2, #1
 8005902:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	699b      	ldr	r3, [r3, #24]
 800590a:	f003 0303 	and.w	r3, r3, #3
 800590e:	2b00      	cmp	r3, #0
 8005910:	d003      	beq.n	800591a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005912:	6878      	ldr	r0, [r7, #4]
 8005914:	f000 f905 	bl	8005b22 <HAL_TIM_IC_CaptureCallback>
 8005918:	e005      	b.n	8005926 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f000 f8f7 	bl	8005b0e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005920:	6878      	ldr	r0, [r7, #4]
 8005922:	f000 f908 	bl	8005b36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2200      	movs	r2, #0
 800592a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	691b      	ldr	r3, [r3, #16]
 8005932:	f003 0304 	and.w	r3, r3, #4
 8005936:	2b04      	cmp	r3, #4
 8005938:	d122      	bne.n	8005980 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	68db      	ldr	r3, [r3, #12]
 8005940:	f003 0304 	and.w	r3, r3, #4
 8005944:	2b04      	cmp	r3, #4
 8005946:	d11b      	bne.n	8005980 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f06f 0204 	mvn.w	r2, #4
 8005950:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2202      	movs	r2, #2
 8005956:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	699b      	ldr	r3, [r3, #24]
 800595e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005962:	2b00      	cmp	r3, #0
 8005964:	d003      	beq.n	800596e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f000 f8db 	bl	8005b22 <HAL_TIM_IC_CaptureCallback>
 800596c:	e005      	b.n	800597a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f000 f8cd 	bl	8005b0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005974:	6878      	ldr	r0, [r7, #4]
 8005976:	f000 f8de 	bl	8005b36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2200      	movs	r2, #0
 800597e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	691b      	ldr	r3, [r3, #16]
 8005986:	f003 0308 	and.w	r3, r3, #8
 800598a:	2b08      	cmp	r3, #8
 800598c:	d122      	bne.n	80059d4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	68db      	ldr	r3, [r3, #12]
 8005994:	f003 0308 	and.w	r3, r3, #8
 8005998:	2b08      	cmp	r3, #8
 800599a:	d11b      	bne.n	80059d4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f06f 0208 	mvn.w	r2, #8
 80059a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2204      	movs	r2, #4
 80059aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	69db      	ldr	r3, [r3, #28]
 80059b2:	f003 0303 	and.w	r3, r3, #3
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d003      	beq.n	80059c2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f000 f8b1 	bl	8005b22 <HAL_TIM_IC_CaptureCallback>
 80059c0:	e005      	b.n	80059ce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f000 f8a3 	bl	8005b0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059c8:	6878      	ldr	r0, [r7, #4]
 80059ca:	f000 f8b4 	bl	8005b36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2200      	movs	r2, #0
 80059d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	691b      	ldr	r3, [r3, #16]
 80059da:	f003 0310 	and.w	r3, r3, #16
 80059de:	2b10      	cmp	r3, #16
 80059e0:	d122      	bne.n	8005a28 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	68db      	ldr	r3, [r3, #12]
 80059e8:	f003 0310 	and.w	r3, r3, #16
 80059ec:	2b10      	cmp	r3, #16
 80059ee:	d11b      	bne.n	8005a28 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f06f 0210 	mvn.w	r2, #16
 80059f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2208      	movs	r2, #8
 80059fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	69db      	ldr	r3, [r3, #28]
 8005a06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d003      	beq.n	8005a16 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	f000 f887 	bl	8005b22 <HAL_TIM_IC_CaptureCallback>
 8005a14:	e005      	b.n	8005a22 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f000 f879 	bl	8005b0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f000 f88a 	bl	8005b36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2200      	movs	r2, #0
 8005a26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	691b      	ldr	r3, [r3, #16]
 8005a2e:	f003 0301 	and.w	r3, r3, #1
 8005a32:	2b01      	cmp	r3, #1
 8005a34:	d10e      	bne.n	8005a54 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	68db      	ldr	r3, [r3, #12]
 8005a3c:	f003 0301 	and.w	r3, r3, #1
 8005a40:	2b01      	cmp	r3, #1
 8005a42:	d107      	bne.n	8005a54 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f06f 0201 	mvn.w	r2, #1
 8005a4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f7fc fdbe 	bl	80025d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	691b      	ldr	r3, [r3, #16]
 8005a5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a5e:	2b80      	cmp	r3, #128	; 0x80
 8005a60:	d10e      	bne.n	8005a80 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	68db      	ldr	r3, [r3, #12]
 8005a68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a6c:	2b80      	cmp	r3, #128	; 0x80
 8005a6e:	d107      	bne.n	8005a80 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005a78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005a7a:	6878      	ldr	r0, [r7, #4]
 8005a7c:	f000 f91a 	bl	8005cb4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	691b      	ldr	r3, [r3, #16]
 8005a86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a8e:	d10e      	bne.n	8005aae <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	68db      	ldr	r3, [r3, #12]
 8005a96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a9a:	2b80      	cmp	r3, #128	; 0x80
 8005a9c:	d107      	bne.n	8005aae <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005aa6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005aa8:	6878      	ldr	r0, [r7, #4]
 8005aaa:	f000 f90d 	bl	8005cc8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	691b      	ldr	r3, [r3, #16]
 8005ab4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ab8:	2b40      	cmp	r3, #64	; 0x40
 8005aba:	d10e      	bne.n	8005ada <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	68db      	ldr	r3, [r3, #12]
 8005ac2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ac6:	2b40      	cmp	r3, #64	; 0x40
 8005ac8:	d107      	bne.n	8005ada <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005ad2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	f000 f838 	bl	8005b4a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	691b      	ldr	r3, [r3, #16]
 8005ae0:	f003 0320 	and.w	r3, r3, #32
 8005ae4:	2b20      	cmp	r3, #32
 8005ae6:	d10e      	bne.n	8005b06 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	68db      	ldr	r3, [r3, #12]
 8005aee:	f003 0320 	and.w	r3, r3, #32
 8005af2:	2b20      	cmp	r3, #32
 8005af4:	d107      	bne.n	8005b06 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f06f 0220 	mvn.w	r2, #32
 8005afe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b00:	6878      	ldr	r0, [r7, #4]
 8005b02:	f000 f8cd 	bl	8005ca0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b06:	bf00      	nop
 8005b08:	3708      	adds	r7, #8
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bd80      	pop	{r7, pc}

08005b0e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b0e:	b480      	push	{r7}
 8005b10:	b083      	sub	sp, #12
 8005b12:	af00      	add	r7, sp, #0
 8005b14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b16:	bf00      	nop
 8005b18:	370c      	adds	r7, #12
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b20:	4770      	bx	lr

08005b22 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b22:	b480      	push	{r7}
 8005b24:	b083      	sub	sp, #12
 8005b26:	af00      	add	r7, sp, #0
 8005b28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b2a:	bf00      	nop
 8005b2c:	370c      	adds	r7, #12
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b34:	4770      	bx	lr

08005b36 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b36:	b480      	push	{r7}
 8005b38:	b083      	sub	sp, #12
 8005b3a:	af00      	add	r7, sp, #0
 8005b3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b3e:	bf00      	nop
 8005b40:	370c      	adds	r7, #12
 8005b42:	46bd      	mov	sp, r7
 8005b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b48:	4770      	bx	lr

08005b4a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b4a:	b480      	push	{r7}
 8005b4c:	b083      	sub	sp, #12
 8005b4e:	af00      	add	r7, sp, #0
 8005b50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b52:	bf00      	nop
 8005b54:	370c      	adds	r7, #12
 8005b56:	46bd      	mov	sp, r7
 8005b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5c:	4770      	bx	lr
	...

08005b60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b085      	sub	sp, #20
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
 8005b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	4a40      	ldr	r2, [pc, #256]	; (8005c74 <TIM_Base_SetConfig+0x114>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d013      	beq.n	8005ba0 <TIM_Base_SetConfig+0x40>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b7e:	d00f      	beq.n	8005ba0 <TIM_Base_SetConfig+0x40>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	4a3d      	ldr	r2, [pc, #244]	; (8005c78 <TIM_Base_SetConfig+0x118>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d00b      	beq.n	8005ba0 <TIM_Base_SetConfig+0x40>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	4a3c      	ldr	r2, [pc, #240]	; (8005c7c <TIM_Base_SetConfig+0x11c>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d007      	beq.n	8005ba0 <TIM_Base_SetConfig+0x40>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	4a3b      	ldr	r2, [pc, #236]	; (8005c80 <TIM_Base_SetConfig+0x120>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d003      	beq.n	8005ba0 <TIM_Base_SetConfig+0x40>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	4a3a      	ldr	r2, [pc, #232]	; (8005c84 <TIM_Base_SetConfig+0x124>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d108      	bne.n	8005bb2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ba6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	685b      	ldr	r3, [r3, #4]
 8005bac:	68fa      	ldr	r2, [r7, #12]
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	4a2f      	ldr	r2, [pc, #188]	; (8005c74 <TIM_Base_SetConfig+0x114>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d02b      	beq.n	8005c12 <TIM_Base_SetConfig+0xb2>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bc0:	d027      	beq.n	8005c12 <TIM_Base_SetConfig+0xb2>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	4a2c      	ldr	r2, [pc, #176]	; (8005c78 <TIM_Base_SetConfig+0x118>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d023      	beq.n	8005c12 <TIM_Base_SetConfig+0xb2>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	4a2b      	ldr	r2, [pc, #172]	; (8005c7c <TIM_Base_SetConfig+0x11c>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d01f      	beq.n	8005c12 <TIM_Base_SetConfig+0xb2>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4a2a      	ldr	r2, [pc, #168]	; (8005c80 <TIM_Base_SetConfig+0x120>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d01b      	beq.n	8005c12 <TIM_Base_SetConfig+0xb2>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	4a29      	ldr	r2, [pc, #164]	; (8005c84 <TIM_Base_SetConfig+0x124>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d017      	beq.n	8005c12 <TIM_Base_SetConfig+0xb2>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	4a28      	ldr	r2, [pc, #160]	; (8005c88 <TIM_Base_SetConfig+0x128>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d013      	beq.n	8005c12 <TIM_Base_SetConfig+0xb2>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	4a27      	ldr	r2, [pc, #156]	; (8005c8c <TIM_Base_SetConfig+0x12c>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d00f      	beq.n	8005c12 <TIM_Base_SetConfig+0xb2>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	4a26      	ldr	r2, [pc, #152]	; (8005c90 <TIM_Base_SetConfig+0x130>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d00b      	beq.n	8005c12 <TIM_Base_SetConfig+0xb2>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	4a25      	ldr	r2, [pc, #148]	; (8005c94 <TIM_Base_SetConfig+0x134>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d007      	beq.n	8005c12 <TIM_Base_SetConfig+0xb2>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	4a24      	ldr	r2, [pc, #144]	; (8005c98 <TIM_Base_SetConfig+0x138>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d003      	beq.n	8005c12 <TIM_Base_SetConfig+0xb2>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	4a23      	ldr	r2, [pc, #140]	; (8005c9c <TIM_Base_SetConfig+0x13c>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d108      	bne.n	8005c24 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	68db      	ldr	r3, [r3, #12]
 8005c1e:	68fa      	ldr	r2, [r7, #12]
 8005c20:	4313      	orrs	r3, r2
 8005c22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	695b      	ldr	r3, [r3, #20]
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	68fa      	ldr	r2, [r7, #12]
 8005c36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	689a      	ldr	r2, [r3, #8]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	4a0a      	ldr	r2, [pc, #40]	; (8005c74 <TIM_Base_SetConfig+0x114>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d003      	beq.n	8005c58 <TIM_Base_SetConfig+0xf8>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	4a0c      	ldr	r2, [pc, #48]	; (8005c84 <TIM_Base_SetConfig+0x124>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d103      	bne.n	8005c60 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	691a      	ldr	r2, [r3, #16]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2201      	movs	r2, #1
 8005c64:	615a      	str	r2, [r3, #20]
}
 8005c66:	bf00      	nop
 8005c68:	3714      	adds	r7, #20
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c70:	4770      	bx	lr
 8005c72:	bf00      	nop
 8005c74:	40010000 	.word	0x40010000
 8005c78:	40000400 	.word	0x40000400
 8005c7c:	40000800 	.word	0x40000800
 8005c80:	40000c00 	.word	0x40000c00
 8005c84:	40010400 	.word	0x40010400
 8005c88:	40014000 	.word	0x40014000
 8005c8c:	40014400 	.word	0x40014400
 8005c90:	40014800 	.word	0x40014800
 8005c94:	40001800 	.word	0x40001800
 8005c98:	40001c00 	.word	0x40001c00
 8005c9c:	40002000 	.word	0x40002000

08005ca0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b083      	sub	sp, #12
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ca8:	bf00      	nop
 8005caa:	370c      	adds	r7, #12
 8005cac:	46bd      	mov	sp, r7
 8005cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb2:	4770      	bx	lr

08005cb4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b083      	sub	sp, #12
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005cbc:	bf00      	nop
 8005cbe:	370c      	adds	r7, #12
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc6:	4770      	bx	lr

08005cc8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b083      	sub	sp, #12
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005cd0:	bf00      	nop
 8005cd2:	370c      	adds	r7, #12
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr

08005cdc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b082      	sub	sp, #8
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d101      	bne.n	8005cee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005cea:	2301      	movs	r3, #1
 8005cec:	e040      	b.n	8005d70 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d106      	bne.n	8005d04 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f7fc fd5e 	bl	80027c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2224      	movs	r2, #36	; 0x24
 8005d08:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	681a      	ldr	r2, [r3, #0]
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f022 0201 	bic.w	r2, r2, #1
 8005d18:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f000 fc10 	bl	8006540 <UART_SetConfig>
 8005d20:	4603      	mov	r3, r0
 8005d22:	2b01      	cmp	r3, #1
 8005d24:	d101      	bne.n	8005d2a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005d26:	2301      	movs	r3, #1
 8005d28:	e022      	b.n	8005d70 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d002      	beq.n	8005d38 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005d32:	6878      	ldr	r0, [r7, #4]
 8005d34:	f000 fe68 	bl	8006a08 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	685a      	ldr	r2, [r3, #4]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005d46:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	689a      	ldr	r2, [r3, #8]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005d56:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	681a      	ldr	r2, [r3, #0]
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f042 0201 	orr.w	r2, r2, #1
 8005d66:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005d68:	6878      	ldr	r0, [r7, #4]
 8005d6a:	f000 feef 	bl	8006b4c <UART_CheckIdleState>
 8005d6e:	4603      	mov	r3, r0
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	3708      	adds	r7, #8
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}

08005d78 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b08a      	sub	sp, #40	; 0x28
 8005d7c:	af02      	add	r7, sp, #8
 8005d7e:	60f8      	str	r0, [r7, #12]
 8005d80:	60b9      	str	r1, [r7, #8]
 8005d82:	603b      	str	r3, [r7, #0]
 8005d84:	4613      	mov	r3, r2
 8005d86:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005d8c:	2b20      	cmp	r3, #32
 8005d8e:	d171      	bne.n	8005e74 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d002      	beq.n	8005d9c <HAL_UART_Transmit+0x24>
 8005d96:	88fb      	ldrh	r3, [r7, #6]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d101      	bne.n	8005da0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	e06a      	b.n	8005e76 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	2200      	movs	r2, #0
 8005da4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	2221      	movs	r2, #33	; 0x21
 8005dac:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005dae:	f7fc ff9b 	bl	8002ce8 <HAL_GetTick>
 8005db2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	88fa      	ldrh	r2, [r7, #6]
 8005db8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	88fa      	ldrh	r2, [r7, #6]
 8005dc0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	689b      	ldr	r3, [r3, #8]
 8005dc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005dcc:	d108      	bne.n	8005de0 <HAL_UART_Transmit+0x68>
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	691b      	ldr	r3, [r3, #16]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d104      	bne.n	8005de0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	61bb      	str	r3, [r7, #24]
 8005dde:	e003      	b.n	8005de8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005de4:	2300      	movs	r3, #0
 8005de6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005de8:	e02c      	b.n	8005e44 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	9300      	str	r3, [sp, #0]
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	2200      	movs	r2, #0
 8005df2:	2180      	movs	r1, #128	; 0x80
 8005df4:	68f8      	ldr	r0, [r7, #12]
 8005df6:	f000 fef6 	bl	8006be6 <UART_WaitOnFlagUntilTimeout>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d001      	beq.n	8005e04 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8005e00:	2303      	movs	r3, #3
 8005e02:	e038      	b.n	8005e76 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8005e04:	69fb      	ldr	r3, [r7, #28]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d10b      	bne.n	8005e22 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005e0a:	69bb      	ldr	r3, [r7, #24]
 8005e0c:	881b      	ldrh	r3, [r3, #0]
 8005e0e:	461a      	mov	r2, r3
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e18:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005e1a:	69bb      	ldr	r3, [r7, #24]
 8005e1c:	3302      	adds	r3, #2
 8005e1e:	61bb      	str	r3, [r7, #24]
 8005e20:	e007      	b.n	8005e32 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005e22:	69fb      	ldr	r3, [r7, #28]
 8005e24:	781a      	ldrb	r2, [r3, #0]
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005e2c:	69fb      	ldr	r3, [r7, #28]
 8005e2e:	3301      	adds	r3, #1
 8005e30:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005e38:	b29b      	uxth	r3, r3
 8005e3a:	3b01      	subs	r3, #1
 8005e3c:	b29a      	uxth	r2, r3
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005e4a:	b29b      	uxth	r3, r3
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d1cc      	bne.n	8005dea <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	9300      	str	r3, [sp, #0]
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	2200      	movs	r2, #0
 8005e58:	2140      	movs	r1, #64	; 0x40
 8005e5a:	68f8      	ldr	r0, [r7, #12]
 8005e5c:	f000 fec3 	bl	8006be6 <UART_WaitOnFlagUntilTimeout>
 8005e60:	4603      	mov	r3, r0
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d001      	beq.n	8005e6a <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8005e66:	2303      	movs	r3, #3
 8005e68:	e005      	b.n	8005e76 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2220      	movs	r2, #32
 8005e6e:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8005e70:	2300      	movs	r3, #0
 8005e72:	e000      	b.n	8005e76 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8005e74:	2302      	movs	r3, #2
  }
}
 8005e76:	4618      	mov	r0, r3
 8005e78:	3720      	adds	r7, #32
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	bd80      	pop	{r7, pc}

08005e7e <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e7e:	b580      	push	{r7, lr}
 8005e80:	b08a      	sub	sp, #40	; 0x28
 8005e82:	af00      	add	r7, sp, #0
 8005e84:	60f8      	str	r0, [r7, #12]
 8005e86:	60b9      	str	r1, [r7, #8]
 8005e88:	4613      	mov	r3, r2
 8005e8a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005e92:	2b20      	cmp	r3, #32
 8005e94:	d132      	bne.n	8005efc <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d002      	beq.n	8005ea2 <HAL_UART_Receive_DMA+0x24>
 8005e9c:	88fb      	ldrh	r3, [r7, #6]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d101      	bne.n	8005ea6 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e02b      	b.n	8005efe <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	685b      	ldr	r3, [r3, #4]
 8005eb2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d018      	beq.n	8005eec <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	e853 3f00 	ldrex	r3, [r3]
 8005ec6:	613b      	str	r3, [r7, #16]
   return(result);
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005ece:	627b      	str	r3, [r7, #36]	; 0x24
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	461a      	mov	r2, r3
 8005ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ed8:	623b      	str	r3, [r7, #32]
 8005eda:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005edc:	69f9      	ldr	r1, [r7, #28]
 8005ede:	6a3a      	ldr	r2, [r7, #32]
 8005ee0:	e841 2300 	strex	r3, r2, [r1]
 8005ee4:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ee6:	69bb      	ldr	r3, [r7, #24]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d1e6      	bne.n	8005eba <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005eec:	88fb      	ldrh	r3, [r7, #6]
 8005eee:	461a      	mov	r2, r3
 8005ef0:	68b9      	ldr	r1, [r7, #8]
 8005ef2:	68f8      	ldr	r0, [r7, #12]
 8005ef4:	f000 ff3e 	bl	8006d74 <UART_Start_Receive_DMA>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	e000      	b.n	8005efe <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 8005efc:	2302      	movs	r3, #2
  }
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	3728      	adds	r7, #40	; 0x28
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd80      	pop	{r7, pc}
	...

08005f08 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b0ba      	sub	sp, #232	; 0xe8
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	69db      	ldr	r3, [r3, #28]
 8005f16:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	689b      	ldr	r3, [r3, #8]
 8005f2a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005f2e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8005f32:	f640 030f 	movw	r3, #2063	; 0x80f
 8005f36:	4013      	ands	r3, r2
 8005f38:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005f3c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d115      	bne.n	8005f70 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005f44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f48:	f003 0320 	and.w	r3, r3, #32
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d00f      	beq.n	8005f70 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005f50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f54:	f003 0320 	and.w	r3, r3, #32
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d009      	beq.n	8005f70 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	f000 82ac 	beq.w	80064be <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	4798      	blx	r3
      }
      return;
 8005f6e:	e2a6      	b.n	80064be <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005f70:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	f000 8117 	beq.w	80061a8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005f7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f7e:	f003 0301 	and.w	r3, r3, #1
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d106      	bne.n	8005f94 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005f86:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005f8a:	4b85      	ldr	r3, [pc, #532]	; (80061a0 <HAL_UART_IRQHandler+0x298>)
 8005f8c:	4013      	ands	r3, r2
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	f000 810a 	beq.w	80061a8 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005f94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f98:	f003 0301 	and.w	r3, r3, #1
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d011      	beq.n	8005fc4 <HAL_UART_IRQHandler+0xbc>
 8005fa0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005fa4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d00b      	beq.n	8005fc4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	2201      	movs	r2, #1
 8005fb2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005fba:	f043 0201 	orr.w	r2, r3, #1
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005fc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fc8:	f003 0302 	and.w	r3, r3, #2
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d011      	beq.n	8005ff4 <HAL_UART_IRQHandler+0xec>
 8005fd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005fd4:	f003 0301 	and.w	r3, r3, #1
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d00b      	beq.n	8005ff4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	2202      	movs	r2, #2
 8005fe2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005fea:	f043 0204 	orr.w	r2, r3, #4
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005ff4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ff8:	f003 0304 	and.w	r3, r3, #4
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d011      	beq.n	8006024 <HAL_UART_IRQHandler+0x11c>
 8006000:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006004:	f003 0301 	and.w	r3, r3, #1
 8006008:	2b00      	cmp	r3, #0
 800600a:	d00b      	beq.n	8006024 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	2204      	movs	r2, #4
 8006012:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800601a:	f043 0202 	orr.w	r2, r3, #2
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006024:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006028:	f003 0308 	and.w	r3, r3, #8
 800602c:	2b00      	cmp	r3, #0
 800602e:	d017      	beq.n	8006060 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006030:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006034:	f003 0320 	and.w	r3, r3, #32
 8006038:	2b00      	cmp	r3, #0
 800603a:	d105      	bne.n	8006048 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800603c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006040:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006044:	2b00      	cmp	r3, #0
 8006046:	d00b      	beq.n	8006060 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	2208      	movs	r2, #8
 800604e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006056:	f043 0208 	orr.w	r2, r3, #8
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006060:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006064:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006068:	2b00      	cmp	r3, #0
 800606a:	d012      	beq.n	8006092 <HAL_UART_IRQHandler+0x18a>
 800606c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006070:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006074:	2b00      	cmp	r3, #0
 8006076:	d00c      	beq.n	8006092 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006080:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006088:	f043 0220 	orr.w	r2, r3, #32
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006098:	2b00      	cmp	r3, #0
 800609a:	f000 8212 	beq.w	80064c2 <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800609e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060a2:	f003 0320 	and.w	r3, r3, #32
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d00d      	beq.n	80060c6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80060aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80060ae:	f003 0320 	and.w	r3, r3, #32
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d007      	beq.n	80060c6 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d003      	beq.n	80060c6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80060cc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060da:	2b40      	cmp	r3, #64	; 0x40
 80060dc:	d005      	beq.n	80060ea <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80060de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80060e2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d04f      	beq.n	800618a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f000 ff08 	bl	8006f00 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	689b      	ldr	r3, [r3, #8]
 80060f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060fa:	2b40      	cmp	r3, #64	; 0x40
 80060fc:	d141      	bne.n	8006182 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	3308      	adds	r3, #8
 8006104:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006108:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800610c:	e853 3f00 	ldrex	r3, [r3]
 8006110:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006114:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006118:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800611c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	3308      	adds	r3, #8
 8006126:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800612a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800612e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006132:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006136:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800613a:	e841 2300 	strex	r3, r2, [r1]
 800613e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006142:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006146:	2b00      	cmp	r3, #0
 8006148:	d1d9      	bne.n	80060fe <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800614e:	2b00      	cmp	r3, #0
 8006150:	d013      	beq.n	800617a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006156:	4a13      	ldr	r2, [pc, #76]	; (80061a4 <HAL_UART_IRQHandler+0x29c>)
 8006158:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800615e:	4618      	mov	r0, r3
 8006160:	f7fd f88d 	bl	800327e <HAL_DMA_Abort_IT>
 8006164:	4603      	mov	r3, r0
 8006166:	2b00      	cmp	r3, #0
 8006168:	d017      	beq.n	800619a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800616e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006170:	687a      	ldr	r2, [r7, #4]
 8006172:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006174:	4610      	mov	r0, r2
 8006176:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006178:	e00f      	b.n	800619a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f000 f9c0 	bl	8006500 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006180:	e00b      	b.n	800619a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006182:	6878      	ldr	r0, [r7, #4]
 8006184:	f000 f9bc 	bl	8006500 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006188:	e007      	b.n	800619a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800618a:	6878      	ldr	r0, [r7, #4]
 800618c:	f000 f9b8 	bl	8006500 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2200      	movs	r2, #0
 8006194:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8006198:	e193      	b.n	80064c2 <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800619a:	bf00      	nop
    return;
 800619c:	e191      	b.n	80064c2 <HAL_UART_IRQHandler+0x5ba>
 800619e:	bf00      	nop
 80061a0:	04000120 	.word	0x04000120
 80061a4:	080071ad 	.word	0x080071ad

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061ac:	2b01      	cmp	r3, #1
 80061ae:	f040 814c 	bne.w	800644a <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80061b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061b6:	f003 0310 	and.w	r3, r3, #16
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	f000 8145 	beq.w	800644a <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80061c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061c4:	f003 0310 	and.w	r3, r3, #16
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	f000 813e 	beq.w	800644a <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	2210      	movs	r2, #16
 80061d4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	689b      	ldr	r3, [r3, #8]
 80061dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061e0:	2b40      	cmp	r3, #64	; 0x40
 80061e2:	f040 80b6 	bne.w	8006352 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80061f2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	f000 8165 	beq.w	80064c6 <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006202:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006206:	429a      	cmp	r2, r3
 8006208:	f080 815d 	bcs.w	80064c6 <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006212:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800621a:	69db      	ldr	r3, [r3, #28]
 800621c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006220:	f000 8086 	beq.w	8006330 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800622c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006230:	e853 3f00 	ldrex	r3, [r3]
 8006234:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006238:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800623c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006240:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	461a      	mov	r2, r3
 800624a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800624e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006252:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006256:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800625a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800625e:	e841 2300 	strex	r3, r2, [r1]
 8006262:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006266:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800626a:	2b00      	cmp	r3, #0
 800626c:	d1da      	bne.n	8006224 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	3308      	adds	r3, #8
 8006274:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006276:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006278:	e853 3f00 	ldrex	r3, [r3]
 800627c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800627e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006280:	f023 0301 	bic.w	r3, r3, #1
 8006284:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	3308      	adds	r3, #8
 800628e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006292:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006296:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006298:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800629a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800629e:	e841 2300 	strex	r3, r2, [r1]
 80062a2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80062a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d1e1      	bne.n	800626e <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	3308      	adds	r3, #8
 80062b0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80062b4:	e853 3f00 	ldrex	r3, [r3]
 80062b8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80062ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80062bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80062c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	3308      	adds	r3, #8
 80062ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80062ce:	66fa      	str	r2, [r7, #108]	; 0x6c
 80062d0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062d2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80062d4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80062d6:	e841 2300 	strex	r3, r2, [r1]
 80062da:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80062dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d1e3      	bne.n	80062aa <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2220      	movs	r2, #32
 80062e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2200      	movs	r2, #0
 80062ee:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80062f8:	e853 3f00 	ldrex	r3, [r3]
 80062fc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80062fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006300:	f023 0310 	bic.w	r3, r3, #16
 8006304:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	461a      	mov	r2, r3
 800630e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006312:	65bb      	str	r3, [r7, #88]	; 0x58
 8006314:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006316:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006318:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800631a:	e841 2300 	strex	r3, r2, [r1]
 800631e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006320:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006322:	2b00      	cmp	r3, #0
 8006324:	d1e4      	bne.n	80062f0 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800632a:	4618      	mov	r0, r3
 800632c:	f7fc ff37 	bl	800319e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2202      	movs	r2, #2
 8006334:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006342:	b29b      	uxth	r3, r3
 8006344:	1ad3      	subs	r3, r2, r3
 8006346:	b29b      	uxth	r3, r3
 8006348:	4619      	mov	r1, r3
 800634a:	6878      	ldr	r0, [r7, #4]
 800634c:	f000 f8e2 	bl	8006514 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006350:	e0b9      	b.n	80064c6 <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800635e:	b29b      	uxth	r3, r3
 8006360:	1ad3      	subs	r3, r2, r3
 8006362:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800636c:	b29b      	uxth	r3, r3
 800636e:	2b00      	cmp	r3, #0
 8006370:	f000 80ab 	beq.w	80064ca <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8006374:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006378:	2b00      	cmp	r3, #0
 800637a:	f000 80a6 	beq.w	80064ca <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006384:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006386:	e853 3f00 	ldrex	r3, [r3]
 800638a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800638c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800638e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006392:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	461a      	mov	r2, r3
 800639c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80063a0:	647b      	str	r3, [r7, #68]	; 0x44
 80063a2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063a4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80063a6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80063a8:	e841 2300 	strex	r3, r2, [r1]
 80063ac:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80063ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d1e4      	bne.n	800637e <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	3308      	adds	r3, #8
 80063ba:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063be:	e853 3f00 	ldrex	r3, [r3]
 80063c2:	623b      	str	r3, [r7, #32]
   return(result);
 80063c4:	6a3b      	ldr	r3, [r7, #32]
 80063c6:	f023 0301 	bic.w	r3, r3, #1
 80063ca:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	3308      	adds	r3, #8
 80063d4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80063d8:	633a      	str	r2, [r7, #48]	; 0x30
 80063da:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063dc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80063de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80063e0:	e841 2300 	strex	r3, r2, [r1]
 80063e4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80063e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d1e3      	bne.n	80063b4 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2220      	movs	r2, #32
 80063f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2200      	movs	r2, #0
 80063f8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2200      	movs	r2, #0
 80063fe:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006406:	693b      	ldr	r3, [r7, #16]
 8006408:	e853 3f00 	ldrex	r3, [r3]
 800640c:	60fb      	str	r3, [r7, #12]
   return(result);
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	f023 0310 	bic.w	r3, r3, #16
 8006414:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	461a      	mov	r2, r3
 800641e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006422:	61fb      	str	r3, [r7, #28]
 8006424:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006426:	69b9      	ldr	r1, [r7, #24]
 8006428:	69fa      	ldr	r2, [r7, #28]
 800642a:	e841 2300 	strex	r3, r2, [r1]
 800642e:	617b      	str	r3, [r7, #20]
   return(result);
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d1e4      	bne.n	8006400 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2202      	movs	r2, #2
 800643a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800643c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006440:	4619      	mov	r1, r3
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	f000 f866 	bl	8006514 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006448:	e03f      	b.n	80064ca <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800644a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800644e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006452:	2b00      	cmp	r3, #0
 8006454:	d00e      	beq.n	8006474 <HAL_UART_IRQHandler+0x56c>
 8006456:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800645a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800645e:	2b00      	cmp	r3, #0
 8006460:	d008      	beq.n	8006474 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800646a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800646c:	6878      	ldr	r0, [r7, #4]
 800646e:	f000 f85d 	bl	800652c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006472:	e02d      	b.n	80064d0 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006474:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006478:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800647c:	2b00      	cmp	r3, #0
 800647e:	d00e      	beq.n	800649e <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006480:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006484:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006488:	2b00      	cmp	r3, #0
 800648a:	d008      	beq.n	800649e <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006490:	2b00      	cmp	r3, #0
 8006492:	d01c      	beq.n	80064ce <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006498:	6878      	ldr	r0, [r7, #4]
 800649a:	4798      	blx	r3
    }
    return;
 800649c:	e017      	b.n	80064ce <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800649e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d012      	beq.n	80064d0 <HAL_UART_IRQHandler+0x5c8>
 80064aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d00c      	beq.n	80064d0 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	f000 fe8e 	bl	80071d8 <UART_EndTransmit_IT>
    return;
 80064bc:	e008      	b.n	80064d0 <HAL_UART_IRQHandler+0x5c8>
      return;
 80064be:	bf00      	nop
 80064c0:	e006      	b.n	80064d0 <HAL_UART_IRQHandler+0x5c8>
    return;
 80064c2:	bf00      	nop
 80064c4:	e004      	b.n	80064d0 <HAL_UART_IRQHandler+0x5c8>
      return;
 80064c6:	bf00      	nop
 80064c8:	e002      	b.n	80064d0 <HAL_UART_IRQHandler+0x5c8>
      return;
 80064ca:	bf00      	nop
 80064cc:	e000      	b.n	80064d0 <HAL_UART_IRQHandler+0x5c8>
    return;
 80064ce:	bf00      	nop
  }

}
 80064d0:	37e8      	adds	r7, #232	; 0xe8
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bd80      	pop	{r7, pc}
 80064d6:	bf00      	nop

080064d8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80064d8:	b480      	push	{r7}
 80064da:	b083      	sub	sp, #12
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80064e0:	bf00      	nop
 80064e2:	370c      	adds	r7, #12
 80064e4:	46bd      	mov	sp, r7
 80064e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ea:	4770      	bx	lr

080064ec <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80064ec:	b480      	push	{r7}
 80064ee:	b083      	sub	sp, #12
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80064f4:	bf00      	nop
 80064f6:	370c      	adds	r7, #12
 80064f8:	46bd      	mov	sp, r7
 80064fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fe:	4770      	bx	lr

08006500 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006500:	b480      	push	{r7}
 8006502:	b083      	sub	sp, #12
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006508:	bf00      	nop
 800650a:	370c      	adds	r7, #12
 800650c:	46bd      	mov	sp, r7
 800650e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006512:	4770      	bx	lr

08006514 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006514:	b480      	push	{r7}
 8006516:	b083      	sub	sp, #12
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
 800651c:	460b      	mov	r3, r1
 800651e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006520:	bf00      	nop
 8006522:	370c      	adds	r7, #12
 8006524:	46bd      	mov	sp, r7
 8006526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652a:	4770      	bx	lr

0800652c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800652c:	b480      	push	{r7}
 800652e:	b083      	sub	sp, #12
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006534:	bf00      	nop
 8006536:	370c      	adds	r7, #12
 8006538:	46bd      	mov	sp, r7
 800653a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653e:	4770      	bx	lr

08006540 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b088      	sub	sp, #32
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006548:	2300      	movs	r3, #0
 800654a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	689a      	ldr	r2, [r3, #8]
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	691b      	ldr	r3, [r3, #16]
 8006554:	431a      	orrs	r2, r3
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	695b      	ldr	r3, [r3, #20]
 800655a:	431a      	orrs	r2, r3
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	69db      	ldr	r3, [r3, #28]
 8006560:	4313      	orrs	r3, r2
 8006562:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	681a      	ldr	r2, [r3, #0]
 800656a:	4ba6      	ldr	r3, [pc, #664]	; (8006804 <UART_SetConfig+0x2c4>)
 800656c:	4013      	ands	r3, r2
 800656e:	687a      	ldr	r2, [r7, #4]
 8006570:	6812      	ldr	r2, [r2, #0]
 8006572:	6979      	ldr	r1, [r7, #20]
 8006574:	430b      	orrs	r3, r1
 8006576:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	68da      	ldr	r2, [r3, #12]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	430a      	orrs	r2, r1
 800658c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	699b      	ldr	r3, [r3, #24]
 8006592:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6a1b      	ldr	r3, [r3, #32]
 8006598:	697a      	ldr	r2, [r7, #20]
 800659a:	4313      	orrs	r3, r2
 800659c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	689b      	ldr	r3, [r3, #8]
 80065a4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	697a      	ldr	r2, [r7, #20]
 80065ae:	430a      	orrs	r2, r1
 80065b0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4a94      	ldr	r2, [pc, #592]	; (8006808 <UART_SetConfig+0x2c8>)
 80065b8:	4293      	cmp	r3, r2
 80065ba:	d120      	bne.n	80065fe <UART_SetConfig+0xbe>
 80065bc:	4b93      	ldr	r3, [pc, #588]	; (800680c <UART_SetConfig+0x2cc>)
 80065be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065c2:	f003 0303 	and.w	r3, r3, #3
 80065c6:	2b03      	cmp	r3, #3
 80065c8:	d816      	bhi.n	80065f8 <UART_SetConfig+0xb8>
 80065ca:	a201      	add	r2, pc, #4	; (adr r2, 80065d0 <UART_SetConfig+0x90>)
 80065cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065d0:	080065e1 	.word	0x080065e1
 80065d4:	080065ed 	.word	0x080065ed
 80065d8:	080065e7 	.word	0x080065e7
 80065dc:	080065f3 	.word	0x080065f3
 80065e0:	2301      	movs	r3, #1
 80065e2:	77fb      	strb	r3, [r7, #31]
 80065e4:	e150      	b.n	8006888 <UART_SetConfig+0x348>
 80065e6:	2302      	movs	r3, #2
 80065e8:	77fb      	strb	r3, [r7, #31]
 80065ea:	e14d      	b.n	8006888 <UART_SetConfig+0x348>
 80065ec:	2304      	movs	r3, #4
 80065ee:	77fb      	strb	r3, [r7, #31]
 80065f0:	e14a      	b.n	8006888 <UART_SetConfig+0x348>
 80065f2:	2308      	movs	r3, #8
 80065f4:	77fb      	strb	r3, [r7, #31]
 80065f6:	e147      	b.n	8006888 <UART_SetConfig+0x348>
 80065f8:	2310      	movs	r3, #16
 80065fa:	77fb      	strb	r3, [r7, #31]
 80065fc:	e144      	b.n	8006888 <UART_SetConfig+0x348>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	4a83      	ldr	r2, [pc, #524]	; (8006810 <UART_SetConfig+0x2d0>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d132      	bne.n	800666e <UART_SetConfig+0x12e>
 8006608:	4b80      	ldr	r3, [pc, #512]	; (800680c <UART_SetConfig+0x2cc>)
 800660a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800660e:	f003 030c 	and.w	r3, r3, #12
 8006612:	2b0c      	cmp	r3, #12
 8006614:	d828      	bhi.n	8006668 <UART_SetConfig+0x128>
 8006616:	a201      	add	r2, pc, #4	; (adr r2, 800661c <UART_SetConfig+0xdc>)
 8006618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800661c:	08006651 	.word	0x08006651
 8006620:	08006669 	.word	0x08006669
 8006624:	08006669 	.word	0x08006669
 8006628:	08006669 	.word	0x08006669
 800662c:	0800665d 	.word	0x0800665d
 8006630:	08006669 	.word	0x08006669
 8006634:	08006669 	.word	0x08006669
 8006638:	08006669 	.word	0x08006669
 800663c:	08006657 	.word	0x08006657
 8006640:	08006669 	.word	0x08006669
 8006644:	08006669 	.word	0x08006669
 8006648:	08006669 	.word	0x08006669
 800664c:	08006663 	.word	0x08006663
 8006650:	2300      	movs	r3, #0
 8006652:	77fb      	strb	r3, [r7, #31]
 8006654:	e118      	b.n	8006888 <UART_SetConfig+0x348>
 8006656:	2302      	movs	r3, #2
 8006658:	77fb      	strb	r3, [r7, #31]
 800665a:	e115      	b.n	8006888 <UART_SetConfig+0x348>
 800665c:	2304      	movs	r3, #4
 800665e:	77fb      	strb	r3, [r7, #31]
 8006660:	e112      	b.n	8006888 <UART_SetConfig+0x348>
 8006662:	2308      	movs	r3, #8
 8006664:	77fb      	strb	r3, [r7, #31]
 8006666:	e10f      	b.n	8006888 <UART_SetConfig+0x348>
 8006668:	2310      	movs	r3, #16
 800666a:	77fb      	strb	r3, [r7, #31]
 800666c:	e10c      	b.n	8006888 <UART_SetConfig+0x348>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4a68      	ldr	r2, [pc, #416]	; (8006814 <UART_SetConfig+0x2d4>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d120      	bne.n	80066ba <UART_SetConfig+0x17a>
 8006678:	4b64      	ldr	r3, [pc, #400]	; (800680c <UART_SetConfig+0x2cc>)
 800667a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800667e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006682:	2b30      	cmp	r3, #48	; 0x30
 8006684:	d013      	beq.n	80066ae <UART_SetConfig+0x16e>
 8006686:	2b30      	cmp	r3, #48	; 0x30
 8006688:	d814      	bhi.n	80066b4 <UART_SetConfig+0x174>
 800668a:	2b20      	cmp	r3, #32
 800668c:	d009      	beq.n	80066a2 <UART_SetConfig+0x162>
 800668e:	2b20      	cmp	r3, #32
 8006690:	d810      	bhi.n	80066b4 <UART_SetConfig+0x174>
 8006692:	2b00      	cmp	r3, #0
 8006694:	d002      	beq.n	800669c <UART_SetConfig+0x15c>
 8006696:	2b10      	cmp	r3, #16
 8006698:	d006      	beq.n	80066a8 <UART_SetConfig+0x168>
 800669a:	e00b      	b.n	80066b4 <UART_SetConfig+0x174>
 800669c:	2300      	movs	r3, #0
 800669e:	77fb      	strb	r3, [r7, #31]
 80066a0:	e0f2      	b.n	8006888 <UART_SetConfig+0x348>
 80066a2:	2302      	movs	r3, #2
 80066a4:	77fb      	strb	r3, [r7, #31]
 80066a6:	e0ef      	b.n	8006888 <UART_SetConfig+0x348>
 80066a8:	2304      	movs	r3, #4
 80066aa:	77fb      	strb	r3, [r7, #31]
 80066ac:	e0ec      	b.n	8006888 <UART_SetConfig+0x348>
 80066ae:	2308      	movs	r3, #8
 80066b0:	77fb      	strb	r3, [r7, #31]
 80066b2:	e0e9      	b.n	8006888 <UART_SetConfig+0x348>
 80066b4:	2310      	movs	r3, #16
 80066b6:	77fb      	strb	r3, [r7, #31]
 80066b8:	e0e6      	b.n	8006888 <UART_SetConfig+0x348>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4a56      	ldr	r2, [pc, #344]	; (8006818 <UART_SetConfig+0x2d8>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d120      	bne.n	8006706 <UART_SetConfig+0x1c6>
 80066c4:	4b51      	ldr	r3, [pc, #324]	; (800680c <UART_SetConfig+0x2cc>)
 80066c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066ca:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80066ce:	2bc0      	cmp	r3, #192	; 0xc0
 80066d0:	d013      	beq.n	80066fa <UART_SetConfig+0x1ba>
 80066d2:	2bc0      	cmp	r3, #192	; 0xc0
 80066d4:	d814      	bhi.n	8006700 <UART_SetConfig+0x1c0>
 80066d6:	2b80      	cmp	r3, #128	; 0x80
 80066d8:	d009      	beq.n	80066ee <UART_SetConfig+0x1ae>
 80066da:	2b80      	cmp	r3, #128	; 0x80
 80066dc:	d810      	bhi.n	8006700 <UART_SetConfig+0x1c0>
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d002      	beq.n	80066e8 <UART_SetConfig+0x1a8>
 80066e2:	2b40      	cmp	r3, #64	; 0x40
 80066e4:	d006      	beq.n	80066f4 <UART_SetConfig+0x1b4>
 80066e6:	e00b      	b.n	8006700 <UART_SetConfig+0x1c0>
 80066e8:	2300      	movs	r3, #0
 80066ea:	77fb      	strb	r3, [r7, #31]
 80066ec:	e0cc      	b.n	8006888 <UART_SetConfig+0x348>
 80066ee:	2302      	movs	r3, #2
 80066f0:	77fb      	strb	r3, [r7, #31]
 80066f2:	e0c9      	b.n	8006888 <UART_SetConfig+0x348>
 80066f4:	2304      	movs	r3, #4
 80066f6:	77fb      	strb	r3, [r7, #31]
 80066f8:	e0c6      	b.n	8006888 <UART_SetConfig+0x348>
 80066fa:	2308      	movs	r3, #8
 80066fc:	77fb      	strb	r3, [r7, #31]
 80066fe:	e0c3      	b.n	8006888 <UART_SetConfig+0x348>
 8006700:	2310      	movs	r3, #16
 8006702:	77fb      	strb	r3, [r7, #31]
 8006704:	e0c0      	b.n	8006888 <UART_SetConfig+0x348>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4a44      	ldr	r2, [pc, #272]	; (800681c <UART_SetConfig+0x2dc>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d125      	bne.n	800675c <UART_SetConfig+0x21c>
 8006710:	4b3e      	ldr	r3, [pc, #248]	; (800680c <UART_SetConfig+0x2cc>)
 8006712:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006716:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800671a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800671e:	d017      	beq.n	8006750 <UART_SetConfig+0x210>
 8006720:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006724:	d817      	bhi.n	8006756 <UART_SetConfig+0x216>
 8006726:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800672a:	d00b      	beq.n	8006744 <UART_SetConfig+0x204>
 800672c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006730:	d811      	bhi.n	8006756 <UART_SetConfig+0x216>
 8006732:	2b00      	cmp	r3, #0
 8006734:	d003      	beq.n	800673e <UART_SetConfig+0x1fe>
 8006736:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800673a:	d006      	beq.n	800674a <UART_SetConfig+0x20a>
 800673c:	e00b      	b.n	8006756 <UART_SetConfig+0x216>
 800673e:	2300      	movs	r3, #0
 8006740:	77fb      	strb	r3, [r7, #31]
 8006742:	e0a1      	b.n	8006888 <UART_SetConfig+0x348>
 8006744:	2302      	movs	r3, #2
 8006746:	77fb      	strb	r3, [r7, #31]
 8006748:	e09e      	b.n	8006888 <UART_SetConfig+0x348>
 800674a:	2304      	movs	r3, #4
 800674c:	77fb      	strb	r3, [r7, #31]
 800674e:	e09b      	b.n	8006888 <UART_SetConfig+0x348>
 8006750:	2308      	movs	r3, #8
 8006752:	77fb      	strb	r3, [r7, #31]
 8006754:	e098      	b.n	8006888 <UART_SetConfig+0x348>
 8006756:	2310      	movs	r3, #16
 8006758:	77fb      	strb	r3, [r7, #31]
 800675a:	e095      	b.n	8006888 <UART_SetConfig+0x348>
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4a2f      	ldr	r2, [pc, #188]	; (8006820 <UART_SetConfig+0x2e0>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d125      	bne.n	80067b2 <UART_SetConfig+0x272>
 8006766:	4b29      	ldr	r3, [pc, #164]	; (800680c <UART_SetConfig+0x2cc>)
 8006768:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800676c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006770:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006774:	d017      	beq.n	80067a6 <UART_SetConfig+0x266>
 8006776:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800677a:	d817      	bhi.n	80067ac <UART_SetConfig+0x26c>
 800677c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006780:	d00b      	beq.n	800679a <UART_SetConfig+0x25a>
 8006782:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006786:	d811      	bhi.n	80067ac <UART_SetConfig+0x26c>
 8006788:	2b00      	cmp	r3, #0
 800678a:	d003      	beq.n	8006794 <UART_SetConfig+0x254>
 800678c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006790:	d006      	beq.n	80067a0 <UART_SetConfig+0x260>
 8006792:	e00b      	b.n	80067ac <UART_SetConfig+0x26c>
 8006794:	2301      	movs	r3, #1
 8006796:	77fb      	strb	r3, [r7, #31]
 8006798:	e076      	b.n	8006888 <UART_SetConfig+0x348>
 800679a:	2302      	movs	r3, #2
 800679c:	77fb      	strb	r3, [r7, #31]
 800679e:	e073      	b.n	8006888 <UART_SetConfig+0x348>
 80067a0:	2304      	movs	r3, #4
 80067a2:	77fb      	strb	r3, [r7, #31]
 80067a4:	e070      	b.n	8006888 <UART_SetConfig+0x348>
 80067a6:	2308      	movs	r3, #8
 80067a8:	77fb      	strb	r3, [r7, #31]
 80067aa:	e06d      	b.n	8006888 <UART_SetConfig+0x348>
 80067ac:	2310      	movs	r3, #16
 80067ae:	77fb      	strb	r3, [r7, #31]
 80067b0:	e06a      	b.n	8006888 <UART_SetConfig+0x348>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4a1b      	ldr	r2, [pc, #108]	; (8006824 <UART_SetConfig+0x2e4>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d138      	bne.n	800682e <UART_SetConfig+0x2ee>
 80067bc:	4b13      	ldr	r3, [pc, #76]	; (800680c <UART_SetConfig+0x2cc>)
 80067be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067c2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80067c6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80067ca:	d017      	beq.n	80067fc <UART_SetConfig+0x2bc>
 80067cc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80067d0:	d82a      	bhi.n	8006828 <UART_SetConfig+0x2e8>
 80067d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80067d6:	d00b      	beq.n	80067f0 <UART_SetConfig+0x2b0>
 80067d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80067dc:	d824      	bhi.n	8006828 <UART_SetConfig+0x2e8>
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d003      	beq.n	80067ea <UART_SetConfig+0x2aa>
 80067e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067e6:	d006      	beq.n	80067f6 <UART_SetConfig+0x2b6>
 80067e8:	e01e      	b.n	8006828 <UART_SetConfig+0x2e8>
 80067ea:	2300      	movs	r3, #0
 80067ec:	77fb      	strb	r3, [r7, #31]
 80067ee:	e04b      	b.n	8006888 <UART_SetConfig+0x348>
 80067f0:	2302      	movs	r3, #2
 80067f2:	77fb      	strb	r3, [r7, #31]
 80067f4:	e048      	b.n	8006888 <UART_SetConfig+0x348>
 80067f6:	2304      	movs	r3, #4
 80067f8:	77fb      	strb	r3, [r7, #31]
 80067fa:	e045      	b.n	8006888 <UART_SetConfig+0x348>
 80067fc:	2308      	movs	r3, #8
 80067fe:	77fb      	strb	r3, [r7, #31]
 8006800:	e042      	b.n	8006888 <UART_SetConfig+0x348>
 8006802:	bf00      	nop
 8006804:	efff69f3 	.word	0xefff69f3
 8006808:	40011000 	.word	0x40011000
 800680c:	40023800 	.word	0x40023800
 8006810:	40004400 	.word	0x40004400
 8006814:	40004800 	.word	0x40004800
 8006818:	40004c00 	.word	0x40004c00
 800681c:	40005000 	.word	0x40005000
 8006820:	40011400 	.word	0x40011400
 8006824:	40007800 	.word	0x40007800
 8006828:	2310      	movs	r3, #16
 800682a:	77fb      	strb	r3, [r7, #31]
 800682c:	e02c      	b.n	8006888 <UART_SetConfig+0x348>
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4a72      	ldr	r2, [pc, #456]	; (80069fc <UART_SetConfig+0x4bc>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d125      	bne.n	8006884 <UART_SetConfig+0x344>
 8006838:	4b71      	ldr	r3, [pc, #452]	; (8006a00 <UART_SetConfig+0x4c0>)
 800683a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800683e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006842:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006846:	d017      	beq.n	8006878 <UART_SetConfig+0x338>
 8006848:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800684c:	d817      	bhi.n	800687e <UART_SetConfig+0x33e>
 800684e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006852:	d00b      	beq.n	800686c <UART_SetConfig+0x32c>
 8006854:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006858:	d811      	bhi.n	800687e <UART_SetConfig+0x33e>
 800685a:	2b00      	cmp	r3, #0
 800685c:	d003      	beq.n	8006866 <UART_SetConfig+0x326>
 800685e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006862:	d006      	beq.n	8006872 <UART_SetConfig+0x332>
 8006864:	e00b      	b.n	800687e <UART_SetConfig+0x33e>
 8006866:	2300      	movs	r3, #0
 8006868:	77fb      	strb	r3, [r7, #31]
 800686a:	e00d      	b.n	8006888 <UART_SetConfig+0x348>
 800686c:	2302      	movs	r3, #2
 800686e:	77fb      	strb	r3, [r7, #31]
 8006870:	e00a      	b.n	8006888 <UART_SetConfig+0x348>
 8006872:	2304      	movs	r3, #4
 8006874:	77fb      	strb	r3, [r7, #31]
 8006876:	e007      	b.n	8006888 <UART_SetConfig+0x348>
 8006878:	2308      	movs	r3, #8
 800687a:	77fb      	strb	r3, [r7, #31]
 800687c:	e004      	b.n	8006888 <UART_SetConfig+0x348>
 800687e:	2310      	movs	r3, #16
 8006880:	77fb      	strb	r3, [r7, #31]
 8006882:	e001      	b.n	8006888 <UART_SetConfig+0x348>
 8006884:	2310      	movs	r3, #16
 8006886:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	69db      	ldr	r3, [r3, #28]
 800688c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006890:	d15b      	bne.n	800694a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006892:	7ffb      	ldrb	r3, [r7, #31]
 8006894:	2b08      	cmp	r3, #8
 8006896:	d828      	bhi.n	80068ea <UART_SetConfig+0x3aa>
 8006898:	a201      	add	r2, pc, #4	; (adr r2, 80068a0 <UART_SetConfig+0x360>)
 800689a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800689e:	bf00      	nop
 80068a0:	080068c5 	.word	0x080068c5
 80068a4:	080068cd 	.word	0x080068cd
 80068a8:	080068d5 	.word	0x080068d5
 80068ac:	080068eb 	.word	0x080068eb
 80068b0:	080068db 	.word	0x080068db
 80068b4:	080068eb 	.word	0x080068eb
 80068b8:	080068eb 	.word	0x080068eb
 80068bc:	080068eb 	.word	0x080068eb
 80068c0:	080068e3 	.word	0x080068e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80068c4:	f7fe faa8 	bl	8004e18 <HAL_RCC_GetPCLK1Freq>
 80068c8:	61b8      	str	r0, [r7, #24]
        break;
 80068ca:	e013      	b.n	80068f4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80068cc:	f7fe fab8 	bl	8004e40 <HAL_RCC_GetPCLK2Freq>
 80068d0:	61b8      	str	r0, [r7, #24]
        break;
 80068d2:	e00f      	b.n	80068f4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80068d4:	4b4b      	ldr	r3, [pc, #300]	; (8006a04 <UART_SetConfig+0x4c4>)
 80068d6:	61bb      	str	r3, [r7, #24]
        break;
 80068d8:	e00c      	b.n	80068f4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80068da:	f7fe f98b 	bl	8004bf4 <HAL_RCC_GetSysClockFreq>
 80068de:	61b8      	str	r0, [r7, #24]
        break;
 80068e0:	e008      	b.n	80068f4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80068e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80068e6:	61bb      	str	r3, [r7, #24]
        break;
 80068e8:	e004      	b.n	80068f4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80068ea:	2300      	movs	r3, #0
 80068ec:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80068ee:	2301      	movs	r3, #1
 80068f0:	77bb      	strb	r3, [r7, #30]
        break;
 80068f2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80068f4:	69bb      	ldr	r3, [r7, #24]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d074      	beq.n	80069e4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80068fa:	69bb      	ldr	r3, [r7, #24]
 80068fc:	005a      	lsls	r2, r3, #1
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	685b      	ldr	r3, [r3, #4]
 8006902:	085b      	lsrs	r3, r3, #1
 8006904:	441a      	add	r2, r3
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	fbb2 f3f3 	udiv	r3, r2, r3
 800690e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006910:	693b      	ldr	r3, [r7, #16]
 8006912:	2b0f      	cmp	r3, #15
 8006914:	d916      	bls.n	8006944 <UART_SetConfig+0x404>
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800691c:	d212      	bcs.n	8006944 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800691e:	693b      	ldr	r3, [r7, #16]
 8006920:	b29b      	uxth	r3, r3
 8006922:	f023 030f 	bic.w	r3, r3, #15
 8006926:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006928:	693b      	ldr	r3, [r7, #16]
 800692a:	085b      	lsrs	r3, r3, #1
 800692c:	b29b      	uxth	r3, r3
 800692e:	f003 0307 	and.w	r3, r3, #7
 8006932:	b29a      	uxth	r2, r3
 8006934:	89fb      	ldrh	r3, [r7, #14]
 8006936:	4313      	orrs	r3, r2
 8006938:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	89fa      	ldrh	r2, [r7, #14]
 8006940:	60da      	str	r2, [r3, #12]
 8006942:	e04f      	b.n	80069e4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006944:	2301      	movs	r3, #1
 8006946:	77bb      	strb	r3, [r7, #30]
 8006948:	e04c      	b.n	80069e4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800694a:	7ffb      	ldrb	r3, [r7, #31]
 800694c:	2b08      	cmp	r3, #8
 800694e:	d828      	bhi.n	80069a2 <UART_SetConfig+0x462>
 8006950:	a201      	add	r2, pc, #4	; (adr r2, 8006958 <UART_SetConfig+0x418>)
 8006952:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006956:	bf00      	nop
 8006958:	0800697d 	.word	0x0800697d
 800695c:	08006985 	.word	0x08006985
 8006960:	0800698d 	.word	0x0800698d
 8006964:	080069a3 	.word	0x080069a3
 8006968:	08006993 	.word	0x08006993
 800696c:	080069a3 	.word	0x080069a3
 8006970:	080069a3 	.word	0x080069a3
 8006974:	080069a3 	.word	0x080069a3
 8006978:	0800699b 	.word	0x0800699b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800697c:	f7fe fa4c 	bl	8004e18 <HAL_RCC_GetPCLK1Freq>
 8006980:	61b8      	str	r0, [r7, #24]
        break;
 8006982:	e013      	b.n	80069ac <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006984:	f7fe fa5c 	bl	8004e40 <HAL_RCC_GetPCLK2Freq>
 8006988:	61b8      	str	r0, [r7, #24]
        break;
 800698a:	e00f      	b.n	80069ac <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800698c:	4b1d      	ldr	r3, [pc, #116]	; (8006a04 <UART_SetConfig+0x4c4>)
 800698e:	61bb      	str	r3, [r7, #24]
        break;
 8006990:	e00c      	b.n	80069ac <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006992:	f7fe f92f 	bl	8004bf4 <HAL_RCC_GetSysClockFreq>
 8006996:	61b8      	str	r0, [r7, #24]
        break;
 8006998:	e008      	b.n	80069ac <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800699a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800699e:	61bb      	str	r3, [r7, #24]
        break;
 80069a0:	e004      	b.n	80069ac <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80069a2:	2300      	movs	r3, #0
 80069a4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80069a6:	2301      	movs	r3, #1
 80069a8:	77bb      	strb	r3, [r7, #30]
        break;
 80069aa:	bf00      	nop
    }

    if (pclk != 0U)
 80069ac:	69bb      	ldr	r3, [r7, #24]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d018      	beq.n	80069e4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	685b      	ldr	r3, [r3, #4]
 80069b6:	085a      	lsrs	r2, r3, #1
 80069b8:	69bb      	ldr	r3, [r7, #24]
 80069ba:	441a      	add	r2, r3
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	685b      	ldr	r3, [r3, #4]
 80069c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80069c4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80069c6:	693b      	ldr	r3, [r7, #16]
 80069c8:	2b0f      	cmp	r3, #15
 80069ca:	d909      	bls.n	80069e0 <UART_SetConfig+0x4a0>
 80069cc:	693b      	ldr	r3, [r7, #16]
 80069ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069d2:	d205      	bcs.n	80069e0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80069d4:	693b      	ldr	r3, [r7, #16]
 80069d6:	b29a      	uxth	r2, r3
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	60da      	str	r2, [r3, #12]
 80069de:	e001      	b.n	80069e4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80069e0:	2301      	movs	r3, #1
 80069e2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2200      	movs	r2, #0
 80069e8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2200      	movs	r2, #0
 80069ee:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80069f0:	7fbb      	ldrb	r3, [r7, #30]
}
 80069f2:	4618      	mov	r0, r3
 80069f4:	3720      	adds	r7, #32
 80069f6:	46bd      	mov	sp, r7
 80069f8:	bd80      	pop	{r7, pc}
 80069fa:	bf00      	nop
 80069fc:	40007c00 	.word	0x40007c00
 8006a00:	40023800 	.word	0x40023800
 8006a04:	00f42400 	.word	0x00f42400

08006a08 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b083      	sub	sp, #12
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a14:	f003 0301 	and.w	r3, r3, #1
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d00a      	beq.n	8006a32 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	685b      	ldr	r3, [r3, #4]
 8006a22:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	430a      	orrs	r2, r1
 8006a30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a36:	f003 0302 	and.w	r3, r3, #2
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d00a      	beq.n	8006a54 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	430a      	orrs	r2, r1
 8006a52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a58:	f003 0304 	and.w	r3, r3, #4
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d00a      	beq.n	8006a76 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	685b      	ldr	r3, [r3, #4]
 8006a66:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	430a      	orrs	r2, r1
 8006a74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a7a:	f003 0308 	and.w	r3, r3, #8
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d00a      	beq.n	8006a98 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	685b      	ldr	r3, [r3, #4]
 8006a88:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	430a      	orrs	r2, r1
 8006a96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a9c:	f003 0310 	and.w	r3, r3, #16
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d00a      	beq.n	8006aba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	689b      	ldr	r3, [r3, #8]
 8006aaa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	430a      	orrs	r2, r1
 8006ab8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006abe:	f003 0320 	and.w	r3, r3, #32
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d00a      	beq.n	8006adc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	689b      	ldr	r3, [r3, #8]
 8006acc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	430a      	orrs	r2, r1
 8006ada:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ae0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d01a      	beq.n	8006b1e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	430a      	orrs	r2, r1
 8006afc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b02:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006b06:	d10a      	bne.n	8006b1e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	685b      	ldr	r3, [r3, #4]
 8006b0e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	430a      	orrs	r2, r1
 8006b1c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d00a      	beq.n	8006b40 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	685b      	ldr	r3, [r3, #4]
 8006b30:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	430a      	orrs	r2, r1
 8006b3e:	605a      	str	r2, [r3, #4]
  }
}
 8006b40:	bf00      	nop
 8006b42:	370c      	adds	r7, #12
 8006b44:	46bd      	mov	sp, r7
 8006b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4a:	4770      	bx	lr

08006b4c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b086      	sub	sp, #24
 8006b50:	af02      	add	r7, sp, #8
 8006b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2200      	movs	r2, #0
 8006b58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006b5c:	f7fc f8c4 	bl	8002ce8 <HAL_GetTick>
 8006b60:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f003 0308 	and.w	r3, r3, #8
 8006b6c:	2b08      	cmp	r3, #8
 8006b6e:	d10e      	bne.n	8006b8e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b70:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006b74:	9300      	str	r3, [sp, #0]
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	2200      	movs	r2, #0
 8006b7a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f000 f831 	bl	8006be6 <UART_WaitOnFlagUntilTimeout>
 8006b84:	4603      	mov	r3, r0
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d001      	beq.n	8006b8e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b8a:	2303      	movs	r3, #3
 8006b8c:	e027      	b.n	8006bde <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f003 0304 	and.w	r3, r3, #4
 8006b98:	2b04      	cmp	r3, #4
 8006b9a:	d10e      	bne.n	8006bba <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b9c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006ba0:	9300      	str	r3, [sp, #0]
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006baa:	6878      	ldr	r0, [r7, #4]
 8006bac:	f000 f81b 	bl	8006be6 <UART_WaitOnFlagUntilTimeout>
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d001      	beq.n	8006bba <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006bb6:	2303      	movs	r3, #3
 8006bb8:	e011      	b.n	8006bde <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2220      	movs	r2, #32
 8006bbe:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2220      	movs	r2, #32
 8006bc4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006bdc:	2300      	movs	r3, #0
}
 8006bde:	4618      	mov	r0, r3
 8006be0:	3710      	adds	r7, #16
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bd80      	pop	{r7, pc}

08006be6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006be6:	b580      	push	{r7, lr}
 8006be8:	b09c      	sub	sp, #112	; 0x70
 8006bea:	af00      	add	r7, sp, #0
 8006bec:	60f8      	str	r0, [r7, #12]
 8006bee:	60b9      	str	r1, [r7, #8]
 8006bf0:	603b      	str	r3, [r7, #0]
 8006bf2:	4613      	mov	r3, r2
 8006bf4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006bf6:	e0a7      	b.n	8006d48 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006bf8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006bfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bfe:	f000 80a3 	beq.w	8006d48 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c02:	f7fc f871 	bl	8002ce8 <HAL_GetTick>
 8006c06:	4602      	mov	r2, r0
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	1ad3      	subs	r3, r2, r3
 8006c0c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006c0e:	429a      	cmp	r2, r3
 8006c10:	d302      	bcc.n	8006c18 <UART_WaitOnFlagUntilTimeout+0x32>
 8006c12:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d13f      	bne.n	8006c98 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006c20:	e853 3f00 	ldrex	r3, [r3]
 8006c24:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006c26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c28:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006c2c:	667b      	str	r3, [r7, #100]	; 0x64
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	461a      	mov	r2, r3
 8006c34:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006c36:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006c38:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c3a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006c3c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006c3e:	e841 2300 	strex	r3, r2, [r1]
 8006c42:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006c44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d1e6      	bne.n	8006c18 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	3308      	adds	r3, #8
 8006c50:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c54:	e853 3f00 	ldrex	r3, [r3]
 8006c58:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006c5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c5c:	f023 0301 	bic.w	r3, r3, #1
 8006c60:	663b      	str	r3, [r7, #96]	; 0x60
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	3308      	adds	r3, #8
 8006c68:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006c6a:	64ba      	str	r2, [r7, #72]	; 0x48
 8006c6c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c6e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006c70:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006c72:	e841 2300 	strex	r3, r2, [r1]
 8006c76:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006c78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d1e5      	bne.n	8006c4a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	2220      	movs	r2, #32
 8006c82:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	2220      	movs	r2, #32
 8006c88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	2200      	movs	r2, #0
 8006c90:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8006c94:	2303      	movs	r3, #3
 8006c96:	e068      	b.n	8006d6a <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f003 0304 	and.w	r3, r3, #4
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d050      	beq.n	8006d48 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	69db      	ldr	r3, [r3, #28]
 8006cac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006cb0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006cb4:	d148      	bne.n	8006d48 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006cbe:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cc8:	e853 3f00 	ldrex	r3, [r3]
 8006ccc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cd0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006cd4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	461a      	mov	r2, r3
 8006cdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006cde:	637b      	str	r3, [r7, #52]	; 0x34
 8006ce0:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ce2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006ce4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006ce6:	e841 2300 	strex	r3, r2, [r1]
 8006cea:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006cec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d1e6      	bne.n	8006cc0 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	3308      	adds	r3, #8
 8006cf8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cfa:	697b      	ldr	r3, [r7, #20]
 8006cfc:	e853 3f00 	ldrex	r3, [r3]
 8006d00:	613b      	str	r3, [r7, #16]
   return(result);
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	f023 0301 	bic.w	r3, r3, #1
 8006d08:	66bb      	str	r3, [r7, #104]	; 0x68
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	3308      	adds	r3, #8
 8006d10:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006d12:	623a      	str	r2, [r7, #32]
 8006d14:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d16:	69f9      	ldr	r1, [r7, #28]
 8006d18:	6a3a      	ldr	r2, [r7, #32]
 8006d1a:	e841 2300 	strex	r3, r2, [r1]
 8006d1e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006d20:	69bb      	ldr	r3, [r7, #24]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d1e5      	bne.n	8006cf2 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	2220      	movs	r2, #32
 8006d2a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	2220      	movs	r2, #32
 8006d30:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	2220      	movs	r2, #32
 8006d38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	2200      	movs	r2, #0
 8006d40:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006d44:	2303      	movs	r3, #3
 8006d46:	e010      	b.n	8006d6a <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	69da      	ldr	r2, [r3, #28]
 8006d4e:	68bb      	ldr	r3, [r7, #8]
 8006d50:	4013      	ands	r3, r2
 8006d52:	68ba      	ldr	r2, [r7, #8]
 8006d54:	429a      	cmp	r2, r3
 8006d56:	bf0c      	ite	eq
 8006d58:	2301      	moveq	r3, #1
 8006d5a:	2300      	movne	r3, #0
 8006d5c:	b2db      	uxtb	r3, r3
 8006d5e:	461a      	mov	r2, r3
 8006d60:	79fb      	ldrb	r3, [r7, #7]
 8006d62:	429a      	cmp	r2, r3
 8006d64:	f43f af48 	beq.w	8006bf8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006d68:	2300      	movs	r3, #0
}
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	3770      	adds	r7, #112	; 0x70
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	bd80      	pop	{r7, pc}
	...

08006d74 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b096      	sub	sp, #88	; 0x58
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	60f8      	str	r0, [r7, #12]
 8006d7c:	60b9      	str	r1, [r7, #8]
 8006d7e:	4613      	mov	r3, r2
 8006d80:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	68ba      	ldr	r2, [r7, #8]
 8006d86:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	88fa      	ldrh	r2, [r7, #6]
 8006d8c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	2200      	movs	r2, #0
 8006d94:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	2222      	movs	r2, #34	; 0x22
 8006d9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  if (huart->hdmarx != NULL)
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d028      	beq.n	8006dfa <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006dac:	4a3e      	ldr	r2, [pc, #248]	; (8006ea8 <UART_Start_Receive_DMA+0x134>)
 8006dae:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006db4:	4a3d      	ldr	r2, [pc, #244]	; (8006eac <UART_Start_Receive_DMA+0x138>)
 8006db6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006dbc:	4a3c      	ldr	r2, [pc, #240]	; (8006eb0 <UART_Start_Receive_DMA+0x13c>)
 8006dbe:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	6f58      	ldr	r0, [r3, #116]	; 0x74
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	3324      	adds	r3, #36	; 0x24
 8006dd2:	4619      	mov	r1, r3
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dd8:	461a      	mov	r2, r3
 8006dda:	88fb      	ldrh	r3, [r7, #6]
 8006ddc:	f7fc f97f 	bl	80030de <HAL_DMA_Start_IT>
 8006de0:	4603      	mov	r3, r0
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d009      	beq.n	8006dfa <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	2210      	movs	r2, #16
 8006dea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	2220      	movs	r2, #32
 8006df2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      return HAL_ERROR;
 8006df6:	2301      	movs	r3, #1
 8006df8:	e051      	b.n	8006e9e <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	691b      	ldr	r3, [r3, #16]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d018      	beq.n	8006e34 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e0a:	e853 3f00 	ldrex	r3, [r3]
 8006e0e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006e10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e16:	657b      	str	r3, [r7, #84]	; 0x54
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	461a      	mov	r2, r3
 8006e1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006e20:	64bb      	str	r3, [r7, #72]	; 0x48
 8006e22:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e24:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006e26:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006e28:	e841 2300 	strex	r3, r2, [r1]
 8006e2c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006e2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d1e6      	bne.n	8006e02 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	3308      	adds	r3, #8
 8006e3a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e3e:	e853 3f00 	ldrex	r3, [r3]
 8006e42:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e46:	f043 0301 	orr.w	r3, r3, #1
 8006e4a:	653b      	str	r3, [r7, #80]	; 0x50
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	3308      	adds	r3, #8
 8006e52:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006e54:	637a      	str	r2, [r7, #52]	; 0x34
 8006e56:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e58:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006e5a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006e5c:	e841 2300 	strex	r3, r2, [r1]
 8006e60:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006e62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d1e5      	bne.n	8006e34 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	3308      	adds	r3, #8
 8006e6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e70:	697b      	ldr	r3, [r7, #20]
 8006e72:	e853 3f00 	ldrex	r3, [r3]
 8006e76:	613b      	str	r3, [r7, #16]
   return(result);
 8006e78:	693b      	ldr	r3, [r7, #16]
 8006e7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	3308      	adds	r3, #8
 8006e86:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006e88:	623a      	str	r2, [r7, #32]
 8006e8a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e8c:	69f9      	ldr	r1, [r7, #28]
 8006e8e:	6a3a      	ldr	r2, [r7, #32]
 8006e90:	e841 2300 	strex	r3, r2, [r1]
 8006e94:	61bb      	str	r3, [r7, #24]
   return(result);
 8006e96:	69bb      	ldr	r3, [r7, #24]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d1e5      	bne.n	8006e68 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8006e9c:	2300      	movs	r3, #0
}
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	3758      	adds	r7, #88	; 0x58
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bd80      	pop	{r7, pc}
 8006ea6:	bf00      	nop
 8006ea8:	08006fc9 	.word	0x08006fc9
 8006eac:	080070f1 	.word	0x080070f1
 8006eb0:	0800712f 	.word	0x0800712f

08006eb4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b089      	sub	sp, #36	; 0x24
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	e853 3f00 	ldrex	r3, [r3]
 8006ec8:	60bb      	str	r3, [r7, #8]
   return(result);
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006ed0:	61fb      	str	r3, [r7, #28]
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	461a      	mov	r2, r3
 8006ed8:	69fb      	ldr	r3, [r7, #28]
 8006eda:	61bb      	str	r3, [r7, #24]
 8006edc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ede:	6979      	ldr	r1, [r7, #20]
 8006ee0:	69ba      	ldr	r2, [r7, #24]
 8006ee2:	e841 2300 	strex	r3, r2, [r1]
 8006ee6:	613b      	str	r3, [r7, #16]
   return(result);
 8006ee8:	693b      	ldr	r3, [r7, #16]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d1e6      	bne.n	8006ebc <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2220      	movs	r2, #32
 8006ef2:	67da      	str	r2, [r3, #124]	; 0x7c
}
 8006ef4:	bf00      	nop
 8006ef6:	3724      	adds	r7, #36	; 0x24
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efe:	4770      	bx	lr

08006f00 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006f00:	b480      	push	{r7}
 8006f02:	b095      	sub	sp, #84	; 0x54
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f10:	e853 3f00 	ldrex	r3, [r3]
 8006f14:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006f16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f18:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006f1c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	461a      	mov	r2, r3
 8006f24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f26:	643b      	str	r3, [r7, #64]	; 0x40
 8006f28:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f2a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006f2c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006f2e:	e841 2300 	strex	r3, r2, [r1]
 8006f32:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006f34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d1e6      	bne.n	8006f08 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	3308      	adds	r3, #8
 8006f40:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f42:	6a3b      	ldr	r3, [r7, #32]
 8006f44:	e853 3f00 	ldrex	r3, [r3]
 8006f48:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f4a:	69fb      	ldr	r3, [r7, #28]
 8006f4c:	f023 0301 	bic.w	r3, r3, #1
 8006f50:	64bb      	str	r3, [r7, #72]	; 0x48
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	3308      	adds	r3, #8
 8006f58:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006f5a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006f5c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f5e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006f60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f62:	e841 2300 	strex	r3, r2, [r1]
 8006f66:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d1e5      	bne.n	8006f3a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f72:	2b01      	cmp	r3, #1
 8006f74:	d118      	bne.n	8006fa8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	e853 3f00 	ldrex	r3, [r3]
 8006f82:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	f023 0310 	bic.w	r3, r3, #16
 8006f8a:	647b      	str	r3, [r7, #68]	; 0x44
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	461a      	mov	r2, r3
 8006f92:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f94:	61bb      	str	r3, [r7, #24]
 8006f96:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f98:	6979      	ldr	r1, [r7, #20]
 8006f9a:	69ba      	ldr	r2, [r7, #24]
 8006f9c:	e841 2300 	strex	r3, r2, [r1]
 8006fa0:	613b      	str	r3, [r7, #16]
   return(result);
 8006fa2:	693b      	ldr	r3, [r7, #16]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d1e6      	bne.n	8006f76 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2220      	movs	r2, #32
 8006fac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006fbc:	bf00      	nop
 8006fbe:	3754      	adds	r7, #84	; 0x54
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc6:	4770      	bx	lr

08006fc8 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b09c      	sub	sp, #112	; 0x70
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fd4:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	69db      	ldr	r3, [r3, #28]
 8006fda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006fde:	d071      	beq.n	80070c4 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 8006fe0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006fe8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ff0:	e853 3f00 	ldrex	r3, [r3]
 8006ff4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006ff6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006ff8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ffc:	66bb      	str	r3, [r7, #104]	; 0x68
 8006ffe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	461a      	mov	r2, r3
 8007004:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007006:	65bb      	str	r3, [r7, #88]	; 0x58
 8007008:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800700a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800700c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800700e:	e841 2300 	strex	r3, r2, [r1]
 8007012:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007014:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007016:	2b00      	cmp	r3, #0
 8007018:	d1e6      	bne.n	8006fe8 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800701a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	3308      	adds	r3, #8
 8007020:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007024:	e853 3f00 	ldrex	r3, [r3]
 8007028:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800702a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800702c:	f023 0301 	bic.w	r3, r3, #1
 8007030:	667b      	str	r3, [r7, #100]	; 0x64
 8007032:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	3308      	adds	r3, #8
 8007038:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800703a:	647a      	str	r2, [r7, #68]	; 0x44
 800703c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800703e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007040:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007042:	e841 2300 	strex	r3, r2, [r1]
 8007046:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007048:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800704a:	2b00      	cmp	r3, #0
 800704c:	d1e5      	bne.n	800701a <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800704e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	3308      	adds	r3, #8
 8007054:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007058:	e853 3f00 	ldrex	r3, [r3]
 800705c:	623b      	str	r3, [r7, #32]
   return(result);
 800705e:	6a3b      	ldr	r3, [r7, #32]
 8007060:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007064:	663b      	str	r3, [r7, #96]	; 0x60
 8007066:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	3308      	adds	r3, #8
 800706c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800706e:	633a      	str	r2, [r7, #48]	; 0x30
 8007070:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007072:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007074:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007076:	e841 2300 	strex	r3, r2, [r1]
 800707a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800707c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800707e:	2b00      	cmp	r3, #0
 8007080:	d1e5      	bne.n	800704e <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007082:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007084:	2220      	movs	r2, #32
 8007086:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800708a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800708c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800708e:	2b01      	cmp	r3, #1
 8007090:	d118      	bne.n	80070c4 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007092:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007098:	693b      	ldr	r3, [r7, #16]
 800709a:	e853 3f00 	ldrex	r3, [r3]
 800709e:	60fb      	str	r3, [r7, #12]
   return(result);
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	f023 0310 	bic.w	r3, r3, #16
 80070a6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80070a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	461a      	mov	r2, r3
 80070ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80070b0:	61fb      	str	r3, [r7, #28]
 80070b2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070b4:	69b9      	ldr	r1, [r7, #24]
 80070b6:	69fa      	ldr	r2, [r7, #28]
 80070b8:	e841 2300 	strex	r3, r2, [r1]
 80070bc:	617b      	str	r3, [r7, #20]
   return(result);
 80070be:	697b      	ldr	r3, [r7, #20]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d1e6      	bne.n	8007092 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80070c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80070c6:	2200      	movs	r2, #0
 80070c8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80070cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80070ce:	2b01      	cmp	r3, #1
 80070d0:	d107      	bne.n	80070e2 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80070d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80070d4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80070d8:	4619      	mov	r1, r3
 80070da:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80070dc:	f7ff fa1a 	bl	8006514 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80070e0:	e002      	b.n	80070e8 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 80070e2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80070e4:	f7fb f93c 	bl	8002360 <HAL_UART_RxCpltCallback>
}
 80070e8:	bf00      	nop
 80070ea:	3770      	adds	r7, #112	; 0x70
 80070ec:	46bd      	mov	sp, r7
 80070ee:	bd80      	pop	{r7, pc}

080070f0 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b084      	sub	sp, #16
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070fc:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2201      	movs	r2, #1
 8007102:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007108:	2b01      	cmp	r3, #1
 800710a:	d109      	bne.n	8007120 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007112:	085b      	lsrs	r3, r3, #1
 8007114:	b29b      	uxth	r3, r3
 8007116:	4619      	mov	r1, r3
 8007118:	68f8      	ldr	r0, [r7, #12]
 800711a:	f7ff f9fb 	bl	8006514 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800711e:	e002      	b.n	8007126 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8007120:	68f8      	ldr	r0, [r7, #12]
 8007122:	f7ff f9e3 	bl	80064ec <HAL_UART_RxHalfCpltCallback>
}
 8007126:	bf00      	nop
 8007128:	3710      	adds	r7, #16
 800712a:	46bd      	mov	sp, r7
 800712c:	bd80      	pop	{r7, pc}

0800712e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800712e:	b580      	push	{r7, lr}
 8007130:	b086      	sub	sp, #24
 8007132:	af00      	add	r7, sp, #0
 8007134:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800713a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800713c:	697b      	ldr	r3, [r7, #20]
 800713e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007140:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007142:	697b      	ldr	r3, [r7, #20]
 8007144:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007148:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800714a:	697b      	ldr	r3, [r7, #20]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	689b      	ldr	r3, [r3, #8]
 8007150:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007154:	2b80      	cmp	r3, #128	; 0x80
 8007156:	d109      	bne.n	800716c <UART_DMAError+0x3e>
 8007158:	693b      	ldr	r3, [r7, #16]
 800715a:	2b21      	cmp	r3, #33	; 0x21
 800715c:	d106      	bne.n	800716c <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	2200      	movs	r2, #0
 8007162:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8007166:	6978      	ldr	r0, [r7, #20]
 8007168:	f7ff fea4 	bl	8006eb4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	689b      	ldr	r3, [r3, #8]
 8007172:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007176:	2b40      	cmp	r3, #64	; 0x40
 8007178:	d109      	bne.n	800718e <UART_DMAError+0x60>
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	2b22      	cmp	r3, #34	; 0x22
 800717e:	d106      	bne.n	800718e <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	2200      	movs	r2, #0
 8007184:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8007188:	6978      	ldr	r0, [r7, #20]
 800718a:	f7ff feb9 	bl	8006f00 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800718e:	697b      	ldr	r3, [r7, #20]
 8007190:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007194:	f043 0210 	orr.w	r2, r3, #16
 8007198:	697b      	ldr	r3, [r7, #20]
 800719a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800719e:	6978      	ldr	r0, [r7, #20]
 80071a0:	f7ff f9ae 	bl	8006500 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80071a4:	bf00      	nop
 80071a6:	3718      	adds	r7, #24
 80071a8:	46bd      	mov	sp, r7
 80071aa:	bd80      	pop	{r7, pc}

080071ac <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b084      	sub	sp, #16
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071b8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2200      	movs	r2, #0
 80071be:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	2200      	movs	r2, #0
 80071c6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80071ca:	68f8      	ldr	r0, [r7, #12]
 80071cc:	f7ff f998 	bl	8006500 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80071d0:	bf00      	nop
 80071d2:	3710      	adds	r7, #16
 80071d4:	46bd      	mov	sp, r7
 80071d6:	bd80      	pop	{r7, pc}

080071d8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b088      	sub	sp, #32
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	e853 3f00 	ldrex	r3, [r3]
 80071ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80071ee:	68bb      	ldr	r3, [r7, #8]
 80071f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80071f4:	61fb      	str	r3, [r7, #28]
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	461a      	mov	r2, r3
 80071fc:	69fb      	ldr	r3, [r7, #28]
 80071fe:	61bb      	str	r3, [r7, #24]
 8007200:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007202:	6979      	ldr	r1, [r7, #20]
 8007204:	69ba      	ldr	r2, [r7, #24]
 8007206:	e841 2300 	strex	r3, r2, [r1]
 800720a:	613b      	str	r3, [r7, #16]
   return(result);
 800720c:	693b      	ldr	r3, [r7, #16]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d1e6      	bne.n	80071e0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2220      	movs	r2, #32
 8007216:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2200      	movs	r2, #0
 800721c:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800721e:	6878      	ldr	r0, [r7, #4]
 8007220:	f7ff f95a 	bl	80064d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007224:	bf00      	nop
 8007226:	3720      	adds	r7, #32
 8007228:	46bd      	mov	sp, r7
 800722a:	bd80      	pop	{r7, pc}

0800722c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800722c:	b084      	sub	sp, #16
 800722e:	b580      	push	{r7, lr}
 8007230:	b084      	sub	sp, #16
 8007232:	af00      	add	r7, sp, #0
 8007234:	6078      	str	r0, [r7, #4]
 8007236:	f107 001c 	add.w	r0, r7, #28
 800723a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800723e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007240:	2b01      	cmp	r3, #1
 8007242:	d120      	bne.n	8007286 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007248:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	68da      	ldr	r2, [r3, #12]
 8007254:	4b20      	ldr	r3, [pc, #128]	; (80072d8 <USB_CoreInit+0xac>)
 8007256:	4013      	ands	r3, r2
 8007258:	687a      	ldr	r2, [r7, #4]
 800725a:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	68db      	ldr	r3, [r3, #12]
 8007260:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007268:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800726a:	2b01      	cmp	r3, #1
 800726c:	d105      	bne.n	800727a <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	68db      	ldr	r3, [r3, #12]
 8007272:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800727a:	6878      	ldr	r0, [r7, #4]
 800727c:	f000 fa96 	bl	80077ac <USB_CoreReset>
 8007280:	4603      	mov	r3, r0
 8007282:	73fb      	strb	r3, [r7, #15]
 8007284:	e010      	b.n	80072a8 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	68db      	ldr	r3, [r3, #12]
 800728a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007292:	6878      	ldr	r0, [r7, #4]
 8007294:	f000 fa8a 	bl	80077ac <USB_CoreReset>
 8007298:	4603      	mov	r3, r0
 800729a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072a0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 80072a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072aa:	2b01      	cmp	r3, #1
 80072ac:	d10b      	bne.n	80072c6 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	689b      	ldr	r3, [r3, #8]
 80072b2:	f043 0206 	orr.w	r2, r3, #6
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	689b      	ldr	r3, [r3, #8]
 80072be:	f043 0220 	orr.w	r2, r3, #32
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80072c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3710      	adds	r7, #16
 80072cc:	46bd      	mov	sp, r7
 80072ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80072d2:	b004      	add	sp, #16
 80072d4:	4770      	bx	lr
 80072d6:	bf00      	nop
 80072d8:	ffbdffbf 	.word	0xffbdffbf

080072dc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80072dc:	b480      	push	{r7}
 80072de:	b083      	sub	sp, #12
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	689b      	ldr	r3, [r3, #8]
 80072e8:	f023 0201 	bic.w	r2, r3, #1
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80072f0:	2300      	movs	r3, #0
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	370c      	adds	r7, #12
 80072f6:	46bd      	mov	sp, r7
 80072f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fc:	4770      	bx	lr

080072fe <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80072fe:	b580      	push	{r7, lr}
 8007300:	b084      	sub	sp, #16
 8007302:	af00      	add	r7, sp, #0
 8007304:	6078      	str	r0, [r7, #4]
 8007306:	460b      	mov	r3, r1
 8007308:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800730a:	2300      	movs	r3, #0
 800730c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	68db      	ldr	r3, [r3, #12]
 8007312:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800731a:	78fb      	ldrb	r3, [r7, #3]
 800731c:	2b01      	cmp	r3, #1
 800731e:	d115      	bne.n	800734c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	68db      	ldr	r3, [r3, #12]
 8007324:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800732c:	2001      	movs	r0, #1
 800732e:	f7fb fce7 	bl	8002d00 <HAL_Delay>
      ms++;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	3301      	adds	r3, #1
 8007336:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007338:	6878      	ldr	r0, [r7, #4]
 800733a:	f000 fa29 	bl	8007790 <USB_GetMode>
 800733e:	4603      	mov	r3, r0
 8007340:	2b01      	cmp	r3, #1
 8007342:	d01e      	beq.n	8007382 <USB_SetCurrentMode+0x84>
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	2b31      	cmp	r3, #49	; 0x31
 8007348:	d9f0      	bls.n	800732c <USB_SetCurrentMode+0x2e>
 800734a:	e01a      	b.n	8007382 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800734c:	78fb      	ldrb	r3, [r7, #3]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d115      	bne.n	800737e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	68db      	ldr	r3, [r3, #12]
 8007356:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800735e:	2001      	movs	r0, #1
 8007360:	f7fb fcce 	bl	8002d00 <HAL_Delay>
      ms++;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	3301      	adds	r3, #1
 8007368:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	f000 fa10 	bl	8007790 <USB_GetMode>
 8007370:	4603      	mov	r3, r0
 8007372:	2b00      	cmp	r3, #0
 8007374:	d005      	beq.n	8007382 <USB_SetCurrentMode+0x84>
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	2b31      	cmp	r3, #49	; 0x31
 800737a:	d9f0      	bls.n	800735e <USB_SetCurrentMode+0x60>
 800737c:	e001      	b.n	8007382 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800737e:	2301      	movs	r3, #1
 8007380:	e005      	b.n	800738e <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	2b32      	cmp	r3, #50	; 0x32
 8007386:	d101      	bne.n	800738c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007388:	2301      	movs	r3, #1
 800738a:	e000      	b.n	800738e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800738c:	2300      	movs	r3, #0
}
 800738e:	4618      	mov	r0, r3
 8007390:	3710      	adds	r7, #16
 8007392:	46bd      	mov	sp, r7
 8007394:	bd80      	pop	{r7, pc}
	...

08007398 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007398:	b084      	sub	sp, #16
 800739a:	b580      	push	{r7, lr}
 800739c:	b086      	sub	sp, #24
 800739e:	af00      	add	r7, sp, #0
 80073a0:	6078      	str	r0, [r7, #4]
 80073a2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80073a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80073aa:	2300      	movs	r3, #0
 80073ac:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80073b2:	2300      	movs	r3, #0
 80073b4:	613b      	str	r3, [r7, #16]
 80073b6:	e009      	b.n	80073cc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80073b8:	687a      	ldr	r2, [r7, #4]
 80073ba:	693b      	ldr	r3, [r7, #16]
 80073bc:	3340      	adds	r3, #64	; 0x40
 80073be:	009b      	lsls	r3, r3, #2
 80073c0:	4413      	add	r3, r2
 80073c2:	2200      	movs	r2, #0
 80073c4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	3301      	adds	r3, #1
 80073ca:	613b      	str	r3, [r7, #16]
 80073cc:	693b      	ldr	r3, [r7, #16]
 80073ce:	2b0e      	cmp	r3, #14
 80073d0:	d9f2      	bls.n	80073b8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80073d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d11c      	bne.n	8007412 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073de:	685b      	ldr	r3, [r3, #4]
 80073e0:	68fa      	ldr	r2, [r7, #12]
 80073e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80073e6:	f043 0302 	orr.w	r3, r3, #2
 80073ea:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073f0:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	601a      	str	r2, [r3, #0]
 8007410:	e005      	b.n	800741e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007416:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007424:	461a      	mov	r2, r3
 8007426:	2300      	movs	r3, #0
 8007428:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007430:	4619      	mov	r1, r3
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007438:	461a      	mov	r2, r3
 800743a:	680b      	ldr	r3, [r1, #0]
 800743c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800743e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007440:	2b01      	cmp	r3, #1
 8007442:	d10c      	bne.n	800745e <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007446:	2b00      	cmp	r3, #0
 8007448:	d104      	bne.n	8007454 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800744a:	2100      	movs	r1, #0
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f000 f965 	bl	800771c <USB_SetDevSpeed>
 8007452:	e008      	b.n	8007466 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007454:	2101      	movs	r1, #1
 8007456:	6878      	ldr	r0, [r7, #4]
 8007458:	f000 f960 	bl	800771c <USB_SetDevSpeed>
 800745c:	e003      	b.n	8007466 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800745e:	2103      	movs	r1, #3
 8007460:	6878      	ldr	r0, [r7, #4]
 8007462:	f000 f95b 	bl	800771c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007466:	2110      	movs	r1, #16
 8007468:	6878      	ldr	r0, [r7, #4]
 800746a:	f000 f8f3 	bl	8007654 <USB_FlushTxFifo>
 800746e:	4603      	mov	r3, r0
 8007470:	2b00      	cmp	r3, #0
 8007472:	d001      	beq.n	8007478 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8007474:	2301      	movs	r3, #1
 8007476:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007478:	6878      	ldr	r0, [r7, #4]
 800747a:	f000 f91f 	bl	80076bc <USB_FlushRxFifo>
 800747e:	4603      	mov	r3, r0
 8007480:	2b00      	cmp	r3, #0
 8007482:	d001      	beq.n	8007488 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8007484:	2301      	movs	r3, #1
 8007486:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800748e:	461a      	mov	r2, r3
 8007490:	2300      	movs	r3, #0
 8007492:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800749a:	461a      	mov	r2, r3
 800749c:	2300      	movs	r3, #0
 800749e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074a6:	461a      	mov	r2, r3
 80074a8:	2300      	movs	r3, #0
 80074aa:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80074ac:	2300      	movs	r3, #0
 80074ae:	613b      	str	r3, [r7, #16]
 80074b0:	e043      	b.n	800753a <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80074b2:	693b      	ldr	r3, [r7, #16]
 80074b4:	015a      	lsls	r2, r3, #5
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	4413      	add	r3, r2
 80074ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80074c4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80074c8:	d118      	bne.n	80074fc <USB_DevInit+0x164>
    {
      if (i == 0U)
 80074ca:	693b      	ldr	r3, [r7, #16]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d10a      	bne.n	80074e6 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80074d0:	693b      	ldr	r3, [r7, #16]
 80074d2:	015a      	lsls	r2, r3, #5
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	4413      	add	r3, r2
 80074d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074dc:	461a      	mov	r2, r3
 80074de:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80074e2:	6013      	str	r3, [r2, #0]
 80074e4:	e013      	b.n	800750e <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80074e6:	693b      	ldr	r3, [r7, #16]
 80074e8:	015a      	lsls	r2, r3, #5
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	4413      	add	r3, r2
 80074ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074f2:	461a      	mov	r2, r3
 80074f4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80074f8:	6013      	str	r3, [r2, #0]
 80074fa:	e008      	b.n	800750e <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80074fc:	693b      	ldr	r3, [r7, #16]
 80074fe:	015a      	lsls	r2, r3, #5
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	4413      	add	r3, r2
 8007504:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007508:	461a      	mov	r2, r3
 800750a:	2300      	movs	r3, #0
 800750c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800750e:	693b      	ldr	r3, [r7, #16]
 8007510:	015a      	lsls	r2, r3, #5
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	4413      	add	r3, r2
 8007516:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800751a:	461a      	mov	r2, r3
 800751c:	2300      	movs	r3, #0
 800751e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007520:	693b      	ldr	r3, [r7, #16]
 8007522:	015a      	lsls	r2, r3, #5
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	4413      	add	r3, r2
 8007528:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800752c:	461a      	mov	r2, r3
 800752e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007532:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007534:	693b      	ldr	r3, [r7, #16]
 8007536:	3301      	adds	r3, #1
 8007538:	613b      	str	r3, [r7, #16]
 800753a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800753c:	693a      	ldr	r2, [r7, #16]
 800753e:	429a      	cmp	r2, r3
 8007540:	d3b7      	bcc.n	80074b2 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007542:	2300      	movs	r3, #0
 8007544:	613b      	str	r3, [r7, #16]
 8007546:	e043      	b.n	80075d0 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007548:	693b      	ldr	r3, [r7, #16]
 800754a:	015a      	lsls	r2, r3, #5
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	4413      	add	r3, r2
 8007550:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800755a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800755e:	d118      	bne.n	8007592 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8007560:	693b      	ldr	r3, [r7, #16]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d10a      	bne.n	800757c <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007566:	693b      	ldr	r3, [r7, #16]
 8007568:	015a      	lsls	r2, r3, #5
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	4413      	add	r3, r2
 800756e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007572:	461a      	mov	r2, r3
 8007574:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007578:	6013      	str	r3, [r2, #0]
 800757a:	e013      	b.n	80075a4 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800757c:	693b      	ldr	r3, [r7, #16]
 800757e:	015a      	lsls	r2, r3, #5
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	4413      	add	r3, r2
 8007584:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007588:	461a      	mov	r2, r3
 800758a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800758e:	6013      	str	r3, [r2, #0]
 8007590:	e008      	b.n	80075a4 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	015a      	lsls	r2, r3, #5
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	4413      	add	r3, r2
 800759a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800759e:	461a      	mov	r2, r3
 80075a0:	2300      	movs	r3, #0
 80075a2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80075a4:	693b      	ldr	r3, [r7, #16]
 80075a6:	015a      	lsls	r2, r3, #5
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	4413      	add	r3, r2
 80075ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075b0:	461a      	mov	r2, r3
 80075b2:	2300      	movs	r3, #0
 80075b4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80075b6:	693b      	ldr	r3, [r7, #16]
 80075b8:	015a      	lsls	r2, r3, #5
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	4413      	add	r3, r2
 80075be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075c2:	461a      	mov	r2, r3
 80075c4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80075c8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80075ca:	693b      	ldr	r3, [r7, #16]
 80075cc:	3301      	adds	r3, #1
 80075ce:	613b      	str	r3, [r7, #16]
 80075d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075d2:	693a      	ldr	r2, [r7, #16]
 80075d4:	429a      	cmp	r2, r3
 80075d6:	d3b7      	bcc.n	8007548 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075de:	691b      	ldr	r3, [r3, #16]
 80075e0:	68fa      	ldr	r2, [r7, #12]
 80075e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80075e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80075ea:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2200      	movs	r2, #0
 80075f0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80075f8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80075fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d105      	bne.n	800760c <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	699b      	ldr	r3, [r3, #24]
 8007604:	f043 0210 	orr.w	r2, r3, #16
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	699a      	ldr	r2, [r3, #24]
 8007610:	4b0e      	ldr	r3, [pc, #56]	; (800764c <USB_DevInit+0x2b4>)
 8007612:	4313      	orrs	r3, r2
 8007614:	687a      	ldr	r2, [r7, #4]
 8007616:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007618:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800761a:	2b00      	cmp	r3, #0
 800761c:	d005      	beq.n	800762a <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	699b      	ldr	r3, [r3, #24]
 8007622:	f043 0208 	orr.w	r2, r3, #8
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800762a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800762c:	2b01      	cmp	r3, #1
 800762e:	d105      	bne.n	800763c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	699a      	ldr	r2, [r3, #24]
 8007634:	4b06      	ldr	r3, [pc, #24]	; (8007650 <USB_DevInit+0x2b8>)
 8007636:	4313      	orrs	r3, r2
 8007638:	687a      	ldr	r2, [r7, #4]
 800763a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800763c:	7dfb      	ldrb	r3, [r7, #23]
}
 800763e:	4618      	mov	r0, r3
 8007640:	3718      	adds	r7, #24
 8007642:	46bd      	mov	sp, r7
 8007644:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007648:	b004      	add	sp, #16
 800764a:	4770      	bx	lr
 800764c:	803c3800 	.word	0x803c3800
 8007650:	40000004 	.word	0x40000004

08007654 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007654:	b480      	push	{r7}
 8007656:	b085      	sub	sp, #20
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
 800765c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800765e:	2300      	movs	r3, #0
 8007660:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	3301      	adds	r3, #1
 8007666:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	4a13      	ldr	r2, [pc, #76]	; (80076b8 <USB_FlushTxFifo+0x64>)
 800766c:	4293      	cmp	r3, r2
 800766e:	d901      	bls.n	8007674 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007670:	2303      	movs	r3, #3
 8007672:	e01b      	b.n	80076ac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	691b      	ldr	r3, [r3, #16]
 8007678:	2b00      	cmp	r3, #0
 800767a:	daf2      	bge.n	8007662 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800767c:	2300      	movs	r3, #0
 800767e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	019b      	lsls	r3, r3, #6
 8007684:	f043 0220 	orr.w	r2, r3, #32
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	3301      	adds	r3, #1
 8007690:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	4a08      	ldr	r2, [pc, #32]	; (80076b8 <USB_FlushTxFifo+0x64>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d901      	bls.n	800769e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800769a:	2303      	movs	r3, #3
 800769c:	e006      	b.n	80076ac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	691b      	ldr	r3, [r3, #16]
 80076a2:	f003 0320 	and.w	r3, r3, #32
 80076a6:	2b20      	cmp	r3, #32
 80076a8:	d0f0      	beq.n	800768c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80076aa:	2300      	movs	r3, #0
}
 80076ac:	4618      	mov	r0, r3
 80076ae:	3714      	adds	r7, #20
 80076b0:	46bd      	mov	sp, r7
 80076b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b6:	4770      	bx	lr
 80076b8:	00030d40 	.word	0x00030d40

080076bc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80076bc:	b480      	push	{r7}
 80076be:	b085      	sub	sp, #20
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80076c4:	2300      	movs	r3, #0
 80076c6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	3301      	adds	r3, #1
 80076cc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	4a11      	ldr	r2, [pc, #68]	; (8007718 <USB_FlushRxFifo+0x5c>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d901      	bls.n	80076da <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80076d6:	2303      	movs	r3, #3
 80076d8:	e018      	b.n	800770c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	691b      	ldr	r3, [r3, #16]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	daf2      	bge.n	80076c8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80076e2:	2300      	movs	r3, #0
 80076e4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2210      	movs	r2, #16
 80076ea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	3301      	adds	r3, #1
 80076f0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	4a08      	ldr	r2, [pc, #32]	; (8007718 <USB_FlushRxFifo+0x5c>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d901      	bls.n	80076fe <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80076fa:	2303      	movs	r3, #3
 80076fc:	e006      	b.n	800770c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	691b      	ldr	r3, [r3, #16]
 8007702:	f003 0310 	and.w	r3, r3, #16
 8007706:	2b10      	cmp	r3, #16
 8007708:	d0f0      	beq.n	80076ec <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800770a:	2300      	movs	r3, #0
}
 800770c:	4618      	mov	r0, r3
 800770e:	3714      	adds	r7, #20
 8007710:	46bd      	mov	sp, r7
 8007712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007716:	4770      	bx	lr
 8007718:	00030d40 	.word	0x00030d40

0800771c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800771c:	b480      	push	{r7}
 800771e:	b085      	sub	sp, #20
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
 8007724:	460b      	mov	r3, r1
 8007726:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007732:	681a      	ldr	r2, [r3, #0]
 8007734:	78fb      	ldrb	r3, [r7, #3]
 8007736:	68f9      	ldr	r1, [r7, #12]
 8007738:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800773c:	4313      	orrs	r3, r2
 800773e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007740:	2300      	movs	r3, #0
}
 8007742:	4618      	mov	r0, r3
 8007744:	3714      	adds	r7, #20
 8007746:	46bd      	mov	sp, r7
 8007748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774c:	4770      	bx	lr

0800774e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800774e:	b480      	push	{r7}
 8007750:	b085      	sub	sp, #20
 8007752:	af00      	add	r7, sp, #0
 8007754:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	68fa      	ldr	r2, [r7, #12]
 8007764:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007768:	f023 0303 	bic.w	r3, r3, #3
 800776c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007774:	685b      	ldr	r3, [r3, #4]
 8007776:	68fa      	ldr	r2, [r7, #12]
 8007778:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800777c:	f043 0302 	orr.w	r3, r3, #2
 8007780:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007782:	2300      	movs	r3, #0
}
 8007784:	4618      	mov	r0, r3
 8007786:	3714      	adds	r7, #20
 8007788:	46bd      	mov	sp, r7
 800778a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778e:	4770      	bx	lr

08007790 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007790:	b480      	push	{r7}
 8007792:	b083      	sub	sp, #12
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	695b      	ldr	r3, [r3, #20]
 800779c:	f003 0301 	and.w	r3, r3, #1
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	370c      	adds	r7, #12
 80077a4:	46bd      	mov	sp, r7
 80077a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077aa:	4770      	bx	lr

080077ac <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80077ac:	b480      	push	{r7}
 80077ae:	b085      	sub	sp, #20
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80077b4:	2300      	movs	r3, #0
 80077b6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	3301      	adds	r3, #1
 80077bc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	4a13      	ldr	r2, [pc, #76]	; (8007810 <USB_CoreReset+0x64>)
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d901      	bls.n	80077ca <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80077c6:	2303      	movs	r3, #3
 80077c8:	e01b      	b.n	8007802 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	691b      	ldr	r3, [r3, #16]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	daf2      	bge.n	80077b8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80077d2:	2300      	movs	r3, #0
 80077d4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	691b      	ldr	r3, [r3, #16]
 80077da:	f043 0201 	orr.w	r2, r3, #1
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	3301      	adds	r3, #1
 80077e6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	4a09      	ldr	r2, [pc, #36]	; (8007810 <USB_CoreReset+0x64>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d901      	bls.n	80077f4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80077f0:	2303      	movs	r3, #3
 80077f2:	e006      	b.n	8007802 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	691b      	ldr	r3, [r3, #16]
 80077f8:	f003 0301 	and.w	r3, r3, #1
 80077fc:	2b01      	cmp	r3, #1
 80077fe:	d0f0      	beq.n	80077e2 <USB_CoreReset+0x36>

  return HAL_OK;
 8007800:	2300      	movs	r3, #0
}
 8007802:	4618      	mov	r0, r3
 8007804:	3714      	adds	r7, #20
 8007806:	46bd      	mov	sp, r7
 8007808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780c:	4770      	bx	lr
 800780e:	bf00      	nop
 8007810:	00030d40 	.word	0x00030d40

08007814 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007814:	b480      	push	{r7}
 8007816:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8007818:	bf00      	nop
 800781a:	46bd      	mov	sp, r7
 800781c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007820:	4770      	bx	lr
	...

08007824 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007824:	b480      	push	{r7}
 8007826:	b085      	sub	sp, #20
 8007828:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800782a:	f3ef 8305 	mrs	r3, IPSR
 800782e:	60bb      	str	r3, [r7, #8]
  return(result);
 8007830:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007832:	2b00      	cmp	r3, #0
 8007834:	d10f      	bne.n	8007856 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007836:	f3ef 8310 	mrs	r3, PRIMASK
 800783a:	607b      	str	r3, [r7, #4]
  return(result);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d105      	bne.n	800784e <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007842:	f3ef 8311 	mrs	r3, BASEPRI
 8007846:	603b      	str	r3, [r7, #0]
  return(result);
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d007      	beq.n	800785e <osKernelInitialize+0x3a>
 800784e:	4b0e      	ldr	r3, [pc, #56]	; (8007888 <osKernelInitialize+0x64>)
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	2b02      	cmp	r3, #2
 8007854:	d103      	bne.n	800785e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8007856:	f06f 0305 	mvn.w	r3, #5
 800785a:	60fb      	str	r3, [r7, #12]
 800785c:	e00c      	b.n	8007878 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800785e:	4b0a      	ldr	r3, [pc, #40]	; (8007888 <osKernelInitialize+0x64>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d105      	bne.n	8007872 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007866:	4b08      	ldr	r3, [pc, #32]	; (8007888 <osKernelInitialize+0x64>)
 8007868:	2201      	movs	r2, #1
 800786a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800786c:	2300      	movs	r3, #0
 800786e:	60fb      	str	r3, [r7, #12]
 8007870:	e002      	b.n	8007878 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8007872:	f04f 33ff 	mov.w	r3, #4294967295
 8007876:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8007878:	68fb      	ldr	r3, [r7, #12]
}
 800787a:	4618      	mov	r0, r3
 800787c:	3714      	adds	r7, #20
 800787e:	46bd      	mov	sp, r7
 8007880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007884:	4770      	bx	lr
 8007886:	bf00      	nop
 8007888:	20001528 	.word	0x20001528

0800788c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800788c:	b580      	push	{r7, lr}
 800788e:	b084      	sub	sp, #16
 8007890:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007892:	f3ef 8305 	mrs	r3, IPSR
 8007896:	60bb      	str	r3, [r7, #8]
  return(result);
 8007898:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800789a:	2b00      	cmp	r3, #0
 800789c:	d10f      	bne.n	80078be <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800789e:	f3ef 8310 	mrs	r3, PRIMASK
 80078a2:	607b      	str	r3, [r7, #4]
  return(result);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d105      	bne.n	80078b6 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80078aa:	f3ef 8311 	mrs	r3, BASEPRI
 80078ae:	603b      	str	r3, [r7, #0]
  return(result);
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d007      	beq.n	80078c6 <osKernelStart+0x3a>
 80078b6:	4b0f      	ldr	r3, [pc, #60]	; (80078f4 <osKernelStart+0x68>)
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	2b02      	cmp	r3, #2
 80078bc:	d103      	bne.n	80078c6 <osKernelStart+0x3a>
    stat = osErrorISR;
 80078be:	f06f 0305 	mvn.w	r3, #5
 80078c2:	60fb      	str	r3, [r7, #12]
 80078c4:	e010      	b.n	80078e8 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 80078c6:	4b0b      	ldr	r3, [pc, #44]	; (80078f4 <osKernelStart+0x68>)
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	2b01      	cmp	r3, #1
 80078cc:	d109      	bne.n	80078e2 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80078ce:	f7ff ffa1 	bl	8007814 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80078d2:	4b08      	ldr	r3, [pc, #32]	; (80078f4 <osKernelStart+0x68>)
 80078d4:	2202      	movs	r2, #2
 80078d6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80078d8:	f001 fdc6 	bl	8009468 <vTaskStartScheduler>
      stat = osOK;
 80078dc:	2300      	movs	r3, #0
 80078de:	60fb      	str	r3, [r7, #12]
 80078e0:	e002      	b.n	80078e8 <osKernelStart+0x5c>
    } else {
      stat = osError;
 80078e2:	f04f 33ff 	mov.w	r3, #4294967295
 80078e6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80078e8:	68fb      	ldr	r3, [r7, #12]
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	3710      	adds	r7, #16
 80078ee:	46bd      	mov	sp, r7
 80078f0:	bd80      	pop	{r7, pc}
 80078f2:	bf00      	nop
 80078f4:	20001528 	.word	0x20001528

080078f8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b090      	sub	sp, #64	; 0x40
 80078fc:	af04      	add	r7, sp, #16
 80078fe:	60f8      	str	r0, [r7, #12]
 8007900:	60b9      	str	r1, [r7, #8]
 8007902:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007904:	2300      	movs	r3, #0
 8007906:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007908:	f3ef 8305 	mrs	r3, IPSR
 800790c:	61fb      	str	r3, [r7, #28]
  return(result);
 800790e:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8007910:	2b00      	cmp	r3, #0
 8007912:	f040 808f 	bne.w	8007a34 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007916:	f3ef 8310 	mrs	r3, PRIMASK
 800791a:	61bb      	str	r3, [r7, #24]
  return(result);
 800791c:	69bb      	ldr	r3, [r7, #24]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d105      	bne.n	800792e <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007922:	f3ef 8311 	mrs	r3, BASEPRI
 8007926:	617b      	str	r3, [r7, #20]
  return(result);
 8007928:	697b      	ldr	r3, [r7, #20]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d003      	beq.n	8007936 <osThreadNew+0x3e>
 800792e:	4b44      	ldr	r3, [pc, #272]	; (8007a40 <osThreadNew+0x148>)
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	2b02      	cmp	r3, #2
 8007934:	d07e      	beq.n	8007a34 <osThreadNew+0x13c>
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d07b      	beq.n	8007a34 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 800793c:	2380      	movs	r3, #128	; 0x80
 800793e:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8007940:	2318      	movs	r3, #24
 8007942:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8007944:	2300      	movs	r3, #0
 8007946:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8007948:	f04f 33ff 	mov.w	r3, #4294967295
 800794c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d045      	beq.n	80079e0 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d002      	beq.n	8007962 <osThreadNew+0x6a>
        name = attr->name;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	699b      	ldr	r3, [r3, #24]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d002      	beq.n	8007970 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	699b      	ldr	r3, [r3, #24]
 800796e:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007972:	2b00      	cmp	r3, #0
 8007974:	d008      	beq.n	8007988 <osThreadNew+0x90>
 8007976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007978:	2b38      	cmp	r3, #56	; 0x38
 800797a:	d805      	bhi.n	8007988 <osThreadNew+0x90>
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	685b      	ldr	r3, [r3, #4]
 8007980:	f003 0301 	and.w	r3, r3, #1
 8007984:	2b00      	cmp	r3, #0
 8007986:	d001      	beq.n	800798c <osThreadNew+0x94>
        return (NULL);
 8007988:	2300      	movs	r3, #0
 800798a:	e054      	b.n	8007a36 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	695b      	ldr	r3, [r3, #20]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d003      	beq.n	800799c <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	695b      	ldr	r3, [r3, #20]
 8007998:	089b      	lsrs	r3, r3, #2
 800799a:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	689b      	ldr	r3, [r3, #8]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d00e      	beq.n	80079c2 <osThreadNew+0xca>
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	68db      	ldr	r3, [r3, #12]
 80079a8:	2bbb      	cmp	r3, #187	; 0xbb
 80079aa:	d90a      	bls.n	80079c2 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d006      	beq.n	80079c2 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	695b      	ldr	r3, [r3, #20]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d002      	beq.n	80079c2 <osThreadNew+0xca>
        mem = 1;
 80079bc:	2301      	movs	r3, #1
 80079be:	623b      	str	r3, [r7, #32]
 80079c0:	e010      	b.n	80079e4 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	689b      	ldr	r3, [r3, #8]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d10c      	bne.n	80079e4 <osThreadNew+0xec>
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	68db      	ldr	r3, [r3, #12]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d108      	bne.n	80079e4 <osThreadNew+0xec>
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	691b      	ldr	r3, [r3, #16]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d104      	bne.n	80079e4 <osThreadNew+0xec>
          mem = 0;
 80079da:	2300      	movs	r3, #0
 80079dc:	623b      	str	r3, [r7, #32]
 80079de:	e001      	b.n	80079e4 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 80079e0:	2300      	movs	r3, #0
 80079e2:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80079e4:	6a3b      	ldr	r3, [r7, #32]
 80079e6:	2b01      	cmp	r3, #1
 80079e8:	d110      	bne.n	8007a0c <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80079ee:	687a      	ldr	r2, [r7, #4]
 80079f0:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80079f2:	9202      	str	r2, [sp, #8]
 80079f4:	9301      	str	r3, [sp, #4]
 80079f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079f8:	9300      	str	r3, [sp, #0]
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80079fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007a00:	68f8      	ldr	r0, [r7, #12]
 8007a02:	f001 fb3a 	bl	800907a <xTaskCreateStatic>
 8007a06:	4603      	mov	r3, r0
 8007a08:	613b      	str	r3, [r7, #16]
 8007a0a:	e013      	b.n	8007a34 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8007a0c:	6a3b      	ldr	r3, [r7, #32]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d110      	bne.n	8007a34 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007a12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a14:	b29a      	uxth	r2, r3
 8007a16:	f107 0310 	add.w	r3, r7, #16
 8007a1a:	9301      	str	r3, [sp, #4]
 8007a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a1e:	9300      	str	r3, [sp, #0]
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007a24:	68f8      	ldr	r0, [r7, #12]
 8007a26:	f001 fb8b 	bl	8009140 <xTaskCreate>
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	2b01      	cmp	r3, #1
 8007a2e:	d001      	beq.n	8007a34 <osThreadNew+0x13c>
          hTask = NULL;
 8007a30:	2300      	movs	r3, #0
 8007a32:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007a34:	693b      	ldr	r3, [r7, #16]
}
 8007a36:	4618      	mov	r0, r3
 8007a38:	3730      	adds	r7, #48	; 0x30
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}
 8007a3e:	bf00      	nop
 8007a40:	20001528 	.word	0x20001528

08007a44 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b086      	sub	sp, #24
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007a4c:	f3ef 8305 	mrs	r3, IPSR
 8007a50:	613b      	str	r3, [r7, #16]
  return(result);
 8007a52:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d10f      	bne.n	8007a78 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a58:	f3ef 8310 	mrs	r3, PRIMASK
 8007a5c:	60fb      	str	r3, [r7, #12]
  return(result);
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d105      	bne.n	8007a70 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007a64:	f3ef 8311 	mrs	r3, BASEPRI
 8007a68:	60bb      	str	r3, [r7, #8]
  return(result);
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d007      	beq.n	8007a80 <osDelay+0x3c>
 8007a70:	4b0a      	ldr	r3, [pc, #40]	; (8007a9c <osDelay+0x58>)
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	2b02      	cmp	r3, #2
 8007a76:	d103      	bne.n	8007a80 <osDelay+0x3c>
    stat = osErrorISR;
 8007a78:	f06f 0305 	mvn.w	r3, #5
 8007a7c:	617b      	str	r3, [r7, #20]
 8007a7e:	e007      	b.n	8007a90 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8007a80:	2300      	movs	r3, #0
 8007a82:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d002      	beq.n	8007a90 <osDelay+0x4c>
      vTaskDelay(ticks);
 8007a8a:	6878      	ldr	r0, [r7, #4]
 8007a8c:	f001 fcb6 	bl	80093fc <vTaskDelay>
    }
  }

  return (stat);
 8007a90:	697b      	ldr	r3, [r7, #20]
}
 8007a92:	4618      	mov	r0, r3
 8007a94:	3718      	adds	r7, #24
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bd80      	pop	{r7, pc}
 8007a9a:	bf00      	nop
 8007a9c:	20001528 	.word	0x20001528

08007aa0 <TimerCallback>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

static void TimerCallback (TimerHandle_t hTimer) {
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b084      	sub	sp, #16
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 8007aa8:	6878      	ldr	r0, [r7, #4]
 8007aaa:	f003 f8e7 	bl	800ac7c <pvTimerGetTimerID>
 8007aae:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d005      	beq.n	8007ac2 <TimerCallback+0x22>
    callb->func (callb->arg);
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	68fa      	ldr	r2, [r7, #12]
 8007abc:	6852      	ldr	r2, [r2, #4]
 8007abe:	4610      	mov	r0, r2
 8007ac0:	4798      	blx	r3
  }
}
 8007ac2:	bf00      	nop
 8007ac4:	3710      	adds	r7, #16
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	bd80      	pop	{r7, pc}
	...

08007acc <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b08e      	sub	sp, #56	; 0x38
 8007ad0:	af02      	add	r7, sp, #8
 8007ad2:	60f8      	str	r0, [r7, #12]
 8007ad4:	607a      	str	r2, [r7, #4]
 8007ad6:	603b      	str	r3, [r7, #0]
 8007ad8:	460b      	mov	r3, r1
 8007ada:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 8007adc:	2300      	movs	r3, #0
 8007ade:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ae0:	f3ef 8305 	mrs	r3, IPSR
 8007ae4:	61bb      	str	r3, [r7, #24]
  return(result);
 8007ae6:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (func != NULL)) {
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d16a      	bne.n	8007bc2 <osTimerNew+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007aec:	f3ef 8310 	mrs	r3, PRIMASK
 8007af0:	617b      	str	r3, [r7, #20]
  return(result);
 8007af2:	697b      	ldr	r3, [r7, #20]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d105      	bne.n	8007b04 <osTimerNew+0x38>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007af8:	f3ef 8311 	mrs	r3, BASEPRI
 8007afc:	613b      	str	r3, [r7, #16]
  return(result);
 8007afe:	693b      	ldr	r3, [r7, #16]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d003      	beq.n	8007b0c <osTimerNew+0x40>
 8007b04:	4b31      	ldr	r3, [pc, #196]	; (8007bcc <osTimerNew+0x100>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	2b02      	cmp	r3, #2
 8007b0a:	d05a      	beq.n	8007bc2 <osTimerNew+0xf6>
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d057      	beq.n	8007bc2 <osTimerNew+0xf6>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 8007b12:	2008      	movs	r0, #8
 8007b14:	f003 fb0e 	bl	800b134 <pvPortMalloc>
 8007b18:	61f8      	str	r0, [r7, #28]

    if (callb != NULL) {
 8007b1a:	69fb      	ldr	r3, [r7, #28]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d050      	beq.n	8007bc2 <osTimerNew+0xf6>
      callb->func = func;
 8007b20:	69fb      	ldr	r3, [r7, #28]
 8007b22:	68fa      	ldr	r2, [r7, #12]
 8007b24:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 8007b26:	69fb      	ldr	r3, [r7, #28]
 8007b28:	687a      	ldr	r2, [r7, #4]
 8007b2a:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 8007b2c:	7afb      	ldrb	r3, [r7, #11]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d102      	bne.n	8007b38 <osTimerNew+0x6c>
        reload = pdFALSE;
 8007b32:	2300      	movs	r3, #0
 8007b34:	627b      	str	r3, [r7, #36]	; 0x24
 8007b36:	e001      	b.n	8007b3c <osTimerNew+0x70>
      } else {
        reload = pdTRUE;
 8007b38:	2301      	movs	r3, #1
 8007b3a:	627b      	str	r3, [r7, #36]	; 0x24
      }

      mem  = -1;
 8007b3c:	f04f 33ff 	mov.w	r3, #4294967295
 8007b40:	623b      	str	r3, [r7, #32]
      name = NULL;
 8007b42:	2300      	movs	r3, #0
 8007b44:	62fb      	str	r3, [r7, #44]	; 0x2c

      if (attr != NULL) {
 8007b46:	683b      	ldr	r3, [r7, #0]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d01c      	beq.n	8007b86 <osTimerNew+0xba>
        if (attr->name != NULL) {
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d002      	beq.n	8007b5a <osTimerNew+0x8e>
          name = attr->name;
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	62fb      	str	r3, [r7, #44]	; 0x2c
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	689b      	ldr	r3, [r3, #8]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d006      	beq.n	8007b70 <osTimerNew+0xa4>
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	68db      	ldr	r3, [r3, #12]
 8007b66:	2b2b      	cmp	r3, #43	; 0x2b
 8007b68:	d902      	bls.n	8007b70 <osTimerNew+0xa4>
          mem = 1;
 8007b6a:	2301      	movs	r3, #1
 8007b6c:	623b      	str	r3, [r7, #32]
 8007b6e:	e00c      	b.n	8007b8a <osTimerNew+0xbe>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	689b      	ldr	r3, [r3, #8]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d108      	bne.n	8007b8a <osTimerNew+0xbe>
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	68db      	ldr	r3, [r3, #12]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d104      	bne.n	8007b8a <osTimerNew+0xbe>
            mem = 0;
 8007b80:	2300      	movs	r3, #0
 8007b82:	623b      	str	r3, [r7, #32]
 8007b84:	e001      	b.n	8007b8a <osTimerNew+0xbe>
          }
        }
      }
      else {
        mem = 0;
 8007b86:	2300      	movs	r3, #0
 8007b88:	623b      	str	r3, [r7, #32]
      }

      if (mem == 1) {
 8007b8a:	6a3b      	ldr	r3, [r7, #32]
 8007b8c:	2b01      	cmp	r3, #1
 8007b8e:	d10c      	bne.n	8007baa <osTimerNew+0xde>
        hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8007b90:	683b      	ldr	r3, [r7, #0]
 8007b92:	689b      	ldr	r3, [r3, #8]
 8007b94:	9301      	str	r3, [sp, #4]
 8007b96:	4b0e      	ldr	r3, [pc, #56]	; (8007bd0 <osTimerNew+0x104>)
 8007b98:	9300      	str	r3, [sp, #0]
 8007b9a:	69fb      	ldr	r3, [r7, #28]
 8007b9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b9e:	2101      	movs	r1, #1
 8007ba0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007ba2:	f002 fcda 	bl	800a55a <xTimerCreateStatic>
 8007ba6:	62b8      	str	r0, [r7, #40]	; 0x28
 8007ba8:	e00b      	b.n	8007bc2 <osTimerNew+0xf6>
      }
      else {
        if (mem == 0) {
 8007baa:	6a3b      	ldr	r3, [r7, #32]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d108      	bne.n	8007bc2 <osTimerNew+0xf6>
          hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 8007bb0:	4b07      	ldr	r3, [pc, #28]	; (8007bd0 <osTimerNew+0x104>)
 8007bb2:	9300      	str	r3, [sp, #0]
 8007bb4:	69fb      	ldr	r3, [r7, #28]
 8007bb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007bb8:	2101      	movs	r1, #1
 8007bba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007bbc:	f002 fcac 	bl	800a518 <xTimerCreate>
 8007bc0:	62b8      	str	r0, [r7, #40]	; 0x28
        }
      }
    }
  }

  return ((osTimerId_t)hTimer);
 8007bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	3730      	adds	r7, #48	; 0x30
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	bd80      	pop	{r7, pc}
 8007bcc:	20001528 	.word	0x20001528
 8007bd0:	08007aa1 	.word	0x08007aa1

08007bd4 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b08a      	sub	sp, #40	; 0x28
 8007bd8:	af02      	add	r7, sp, #8
 8007bda:	6078      	str	r0, [r7, #4]
 8007bdc:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007be2:	f3ef 8305 	mrs	r3, IPSR
 8007be6:	617b      	str	r3, [r7, #20]
  return(result);
 8007be8:	697b      	ldr	r3, [r7, #20]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d10f      	bne.n	8007c0e <osTimerStart+0x3a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007bee:	f3ef 8310 	mrs	r3, PRIMASK
 8007bf2:	613b      	str	r3, [r7, #16]
  return(result);
 8007bf4:	693b      	ldr	r3, [r7, #16]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d105      	bne.n	8007c06 <osTimerStart+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007bfa:	f3ef 8311 	mrs	r3, BASEPRI
 8007bfe:	60fb      	str	r3, [r7, #12]
  return(result);
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d007      	beq.n	8007c16 <osTimerStart+0x42>
 8007c06:	4b12      	ldr	r3, [pc, #72]	; (8007c50 <osTimerStart+0x7c>)
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	2b02      	cmp	r3, #2
 8007c0c:	d103      	bne.n	8007c16 <osTimerStart+0x42>
    stat = osErrorISR;
 8007c0e:	f06f 0305 	mvn.w	r3, #5
 8007c12:	61fb      	str	r3, [r7, #28]
 8007c14:	e017      	b.n	8007c46 <osTimerStart+0x72>
  }
  else if (hTimer == NULL) {
 8007c16:	69bb      	ldr	r3, [r7, #24]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d103      	bne.n	8007c24 <osTimerStart+0x50>
    stat = osErrorParameter;
 8007c1c:	f06f 0303 	mvn.w	r3, #3
 8007c20:	61fb      	str	r3, [r7, #28]
 8007c22:	e010      	b.n	8007c46 <osTimerStart+0x72>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 8007c24:	2300      	movs	r3, #0
 8007c26:	9300      	str	r3, [sp, #0]
 8007c28:	2300      	movs	r3, #0
 8007c2a:	683a      	ldr	r2, [r7, #0]
 8007c2c:	2104      	movs	r1, #4
 8007c2e:	69b8      	ldr	r0, [r7, #24]
 8007c30:	f002 fd12 	bl	800a658 <xTimerGenericCommand>
 8007c34:	4603      	mov	r3, r0
 8007c36:	2b01      	cmp	r3, #1
 8007c38:	d102      	bne.n	8007c40 <osTimerStart+0x6c>
      stat = osOK;
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	61fb      	str	r3, [r7, #28]
 8007c3e:	e002      	b.n	8007c46 <osTimerStart+0x72>
    } else {
      stat = osErrorResource;
 8007c40:	f06f 0302 	mvn.w	r3, #2
 8007c44:	61fb      	str	r3, [r7, #28]
    }
  }

  return (stat);
 8007c46:	69fb      	ldr	r3, [r7, #28]
}
 8007c48:	4618      	mov	r0, r3
 8007c4a:	3720      	adds	r7, #32
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	bd80      	pop	{r7, pc}
 8007c50:	20001528 	.word	0x20001528

08007c54 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007c54:	b480      	push	{r7}
 8007c56:	b085      	sub	sp, #20
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	60f8      	str	r0, [r7, #12]
 8007c5c:	60b9      	str	r1, [r7, #8]
 8007c5e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	4a07      	ldr	r2, [pc, #28]	; (8007c80 <vApplicationGetIdleTaskMemory+0x2c>)
 8007c64:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	4a06      	ldr	r2, [pc, #24]	; (8007c84 <vApplicationGetIdleTaskMemory+0x30>)
 8007c6a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2280      	movs	r2, #128	; 0x80
 8007c70:	601a      	str	r2, [r3, #0]
}
 8007c72:	bf00      	nop
 8007c74:	3714      	adds	r7, #20
 8007c76:	46bd      	mov	sp, r7
 8007c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7c:	4770      	bx	lr
 8007c7e:	bf00      	nop
 8007c80:	2000152c 	.word	0x2000152c
 8007c84:	200015e8 	.word	0x200015e8

08007c88 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007c88:	b480      	push	{r7}
 8007c8a:	b085      	sub	sp, #20
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	60f8      	str	r0, [r7, #12]
 8007c90:	60b9      	str	r1, [r7, #8]
 8007c92:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	4a07      	ldr	r2, [pc, #28]	; (8007cb4 <vApplicationGetTimerTaskMemory+0x2c>)
 8007c98:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	4a06      	ldr	r2, [pc, #24]	; (8007cb8 <vApplicationGetTimerTaskMemory+0x30>)
 8007c9e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007ca6:	601a      	str	r2, [r3, #0]
}
 8007ca8:	bf00      	nop
 8007caa:	3714      	adds	r7, #20
 8007cac:	46bd      	mov	sp, r7
 8007cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb2:	4770      	bx	lr
 8007cb4:	200017e8 	.word	0x200017e8
 8007cb8:	200018a4 	.word	0x200018a4

08007cbc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007cbc:	b480      	push	{r7}
 8007cbe:	b083      	sub	sp, #12
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	f103 0208 	add.w	r2, r3, #8
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	f04f 32ff 	mov.w	r2, #4294967295
 8007cd4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	f103 0208 	add.w	r2, r3, #8
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	f103 0208 	add.w	r2, r3, #8
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	2200      	movs	r2, #0
 8007cee:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007cf0:	bf00      	nop
 8007cf2:	370c      	adds	r7, #12
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfa:	4770      	bx	lr

08007cfc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b083      	sub	sp, #12
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2200      	movs	r2, #0
 8007d08:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007d0a:	bf00      	nop
 8007d0c:	370c      	adds	r7, #12
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d14:	4770      	bx	lr

08007d16 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007d16:	b480      	push	{r7}
 8007d18:	b085      	sub	sp, #20
 8007d1a:	af00      	add	r7, sp, #0
 8007d1c:	6078      	str	r0, [r7, #4]
 8007d1e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	685b      	ldr	r3, [r3, #4]
 8007d24:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	68fa      	ldr	r2, [r7, #12]
 8007d2a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	689a      	ldr	r2, [r3, #8]
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	689b      	ldr	r3, [r3, #8]
 8007d38:	683a      	ldr	r2, [r7, #0]
 8007d3a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	683a      	ldr	r2, [r7, #0]
 8007d40:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	687a      	ldr	r2, [r7, #4]
 8007d46:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	1c5a      	adds	r2, r3, #1
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	601a      	str	r2, [r3, #0]
}
 8007d52:	bf00      	nop
 8007d54:	3714      	adds	r7, #20
 8007d56:	46bd      	mov	sp, r7
 8007d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5c:	4770      	bx	lr

08007d5e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007d5e:	b480      	push	{r7}
 8007d60:	b085      	sub	sp, #20
 8007d62:	af00      	add	r7, sp, #0
 8007d64:	6078      	str	r0, [r7, #4]
 8007d66:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d74:	d103      	bne.n	8007d7e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	691b      	ldr	r3, [r3, #16]
 8007d7a:	60fb      	str	r3, [r7, #12]
 8007d7c:	e00c      	b.n	8007d98 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	3308      	adds	r3, #8
 8007d82:	60fb      	str	r3, [r7, #12]
 8007d84:	e002      	b.n	8007d8c <vListInsert+0x2e>
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	685b      	ldr	r3, [r3, #4]
 8007d8a:	60fb      	str	r3, [r7, #12]
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	685b      	ldr	r3, [r3, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	68ba      	ldr	r2, [r7, #8]
 8007d94:	429a      	cmp	r2, r3
 8007d96:	d2f6      	bcs.n	8007d86 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	685a      	ldr	r2, [r3, #4]
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	685b      	ldr	r3, [r3, #4]
 8007da4:	683a      	ldr	r2, [r7, #0]
 8007da6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	68fa      	ldr	r2, [r7, #12]
 8007dac:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	683a      	ldr	r2, [r7, #0]
 8007db2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	687a      	ldr	r2, [r7, #4]
 8007db8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	1c5a      	adds	r2, r3, #1
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	601a      	str	r2, [r3, #0]
}
 8007dc4:	bf00      	nop
 8007dc6:	3714      	adds	r7, #20
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dce:	4770      	bx	lr

08007dd0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007dd0:	b480      	push	{r7}
 8007dd2:	b085      	sub	sp, #20
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	691b      	ldr	r3, [r3, #16]
 8007ddc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	685b      	ldr	r3, [r3, #4]
 8007de2:	687a      	ldr	r2, [r7, #4]
 8007de4:	6892      	ldr	r2, [r2, #8]
 8007de6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	689b      	ldr	r3, [r3, #8]
 8007dec:	687a      	ldr	r2, [r7, #4]
 8007dee:	6852      	ldr	r2, [r2, #4]
 8007df0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	685b      	ldr	r3, [r3, #4]
 8007df6:	687a      	ldr	r2, [r7, #4]
 8007df8:	429a      	cmp	r2, r3
 8007dfa:	d103      	bne.n	8007e04 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	689a      	ldr	r2, [r3, #8]
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2200      	movs	r2, #0
 8007e08:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	1e5a      	subs	r2, r3, #1
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
}
 8007e18:	4618      	mov	r0, r3
 8007e1a:	3714      	adds	r7, #20
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e22:	4770      	bx	lr

08007e24 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b084      	sub	sp, #16
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
 8007e2c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d10c      	bne.n	8007e52 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007e38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e3c:	b672      	cpsid	i
 8007e3e:	f383 8811 	msr	BASEPRI, r3
 8007e42:	f3bf 8f6f 	isb	sy
 8007e46:	f3bf 8f4f 	dsb	sy
 8007e4a:	b662      	cpsie	i
 8007e4c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007e4e:	bf00      	nop
 8007e50:	e7fe      	b.n	8007e50 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8007e52:	f003 f843 	bl	800aedc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	681a      	ldr	r2, [r3, #0]
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e5e:	68f9      	ldr	r1, [r7, #12]
 8007e60:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007e62:	fb01 f303 	mul.w	r3, r1, r3
 8007e66:	441a      	add	r2, r3
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	2200      	movs	r2, #0
 8007e70:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681a      	ldr	r2, [r3, #0]
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	681a      	ldr	r2, [r3, #0]
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e82:	3b01      	subs	r3, #1
 8007e84:	68f9      	ldr	r1, [r7, #12]
 8007e86:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007e88:	fb01 f303 	mul.w	r3, r1, r3
 8007e8c:	441a      	add	r2, r3
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	22ff      	movs	r2, #255	; 0xff
 8007e96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	22ff      	movs	r2, #255	; 0xff
 8007e9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007ea2:	683b      	ldr	r3, [r7, #0]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d114      	bne.n	8007ed2 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	691b      	ldr	r3, [r3, #16]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d01a      	beq.n	8007ee6 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	3310      	adds	r3, #16
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	f001 fd91 	bl	80099dc <xTaskRemoveFromEventList>
 8007eba:	4603      	mov	r3, r0
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d012      	beq.n	8007ee6 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007ec0:	4b0c      	ldr	r3, [pc, #48]	; (8007ef4 <xQueueGenericReset+0xd0>)
 8007ec2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ec6:	601a      	str	r2, [r3, #0]
 8007ec8:	f3bf 8f4f 	dsb	sy
 8007ecc:	f3bf 8f6f 	isb	sy
 8007ed0:	e009      	b.n	8007ee6 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	3310      	adds	r3, #16
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	f7ff fef0 	bl	8007cbc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	3324      	adds	r3, #36	; 0x24
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	f7ff feeb 	bl	8007cbc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007ee6:	f003 f82d 	bl	800af44 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007eea:	2301      	movs	r3, #1
}
 8007eec:	4618      	mov	r0, r3
 8007eee:	3710      	adds	r7, #16
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	bd80      	pop	{r7, pc}
 8007ef4:	e000ed04 	.word	0xe000ed04

08007ef8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b08e      	sub	sp, #56	; 0x38
 8007efc:	af02      	add	r7, sp, #8
 8007efe:	60f8      	str	r0, [r7, #12]
 8007f00:	60b9      	str	r1, [r7, #8]
 8007f02:	607a      	str	r2, [r7, #4]
 8007f04:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d10c      	bne.n	8007f26 <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 8007f0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f10:	b672      	cpsid	i
 8007f12:	f383 8811 	msr	BASEPRI, r3
 8007f16:	f3bf 8f6f 	isb	sy
 8007f1a:	f3bf 8f4f 	dsb	sy
 8007f1e:	b662      	cpsie	i
 8007f20:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007f22:	bf00      	nop
 8007f24:	e7fe      	b.n	8007f24 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d10c      	bne.n	8007f46 <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 8007f2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f30:	b672      	cpsid	i
 8007f32:	f383 8811 	msr	BASEPRI, r3
 8007f36:	f3bf 8f6f 	isb	sy
 8007f3a:	f3bf 8f4f 	dsb	sy
 8007f3e:	b662      	cpsie	i
 8007f40:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007f42:	bf00      	nop
 8007f44:	e7fe      	b.n	8007f44 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d002      	beq.n	8007f52 <xQueueGenericCreateStatic+0x5a>
 8007f4c:	68bb      	ldr	r3, [r7, #8]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d001      	beq.n	8007f56 <xQueueGenericCreateStatic+0x5e>
 8007f52:	2301      	movs	r3, #1
 8007f54:	e000      	b.n	8007f58 <xQueueGenericCreateStatic+0x60>
 8007f56:	2300      	movs	r3, #0
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d10c      	bne.n	8007f76 <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 8007f5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f60:	b672      	cpsid	i
 8007f62:	f383 8811 	msr	BASEPRI, r3
 8007f66:	f3bf 8f6f 	isb	sy
 8007f6a:	f3bf 8f4f 	dsb	sy
 8007f6e:	b662      	cpsie	i
 8007f70:	623b      	str	r3, [r7, #32]
}
 8007f72:	bf00      	nop
 8007f74:	e7fe      	b.n	8007f74 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d102      	bne.n	8007f82 <xQueueGenericCreateStatic+0x8a>
 8007f7c:	68bb      	ldr	r3, [r7, #8]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d101      	bne.n	8007f86 <xQueueGenericCreateStatic+0x8e>
 8007f82:	2301      	movs	r3, #1
 8007f84:	e000      	b.n	8007f88 <xQueueGenericCreateStatic+0x90>
 8007f86:	2300      	movs	r3, #0
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d10c      	bne.n	8007fa6 <xQueueGenericCreateStatic+0xae>
	__asm volatile
 8007f8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f90:	b672      	cpsid	i
 8007f92:	f383 8811 	msr	BASEPRI, r3
 8007f96:	f3bf 8f6f 	isb	sy
 8007f9a:	f3bf 8f4f 	dsb	sy
 8007f9e:	b662      	cpsie	i
 8007fa0:	61fb      	str	r3, [r7, #28]
}
 8007fa2:	bf00      	nop
 8007fa4:	e7fe      	b.n	8007fa4 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007fa6:	2350      	movs	r3, #80	; 0x50
 8007fa8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007faa:	697b      	ldr	r3, [r7, #20]
 8007fac:	2b50      	cmp	r3, #80	; 0x50
 8007fae:	d00c      	beq.n	8007fca <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 8007fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fb4:	b672      	cpsid	i
 8007fb6:	f383 8811 	msr	BASEPRI, r3
 8007fba:	f3bf 8f6f 	isb	sy
 8007fbe:	f3bf 8f4f 	dsb	sy
 8007fc2:	b662      	cpsie	i
 8007fc4:	61bb      	str	r3, [r7, #24]
}
 8007fc6:	bf00      	nop
 8007fc8:	e7fe      	b.n	8007fc8 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007fca:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007fd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d00d      	beq.n	8007ff2 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007fd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fd8:	2201      	movs	r2, #1
 8007fda:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007fde:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007fe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fe4:	9300      	str	r3, [sp, #0]
 8007fe6:	4613      	mov	r3, r2
 8007fe8:	687a      	ldr	r2, [r7, #4]
 8007fea:	68b9      	ldr	r1, [r7, #8]
 8007fec:	68f8      	ldr	r0, [r7, #12]
 8007fee:	f000 f805 	bl	8007ffc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007ff2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	3730      	adds	r7, #48	; 0x30
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	bd80      	pop	{r7, pc}

08007ffc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	b084      	sub	sp, #16
 8008000:	af00      	add	r7, sp, #0
 8008002:	60f8      	str	r0, [r7, #12]
 8008004:	60b9      	str	r1, [r7, #8]
 8008006:	607a      	str	r2, [r7, #4]
 8008008:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800800a:	68bb      	ldr	r3, [r7, #8]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d103      	bne.n	8008018 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008010:	69bb      	ldr	r3, [r7, #24]
 8008012:	69ba      	ldr	r2, [r7, #24]
 8008014:	601a      	str	r2, [r3, #0]
 8008016:	e002      	b.n	800801e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008018:	69bb      	ldr	r3, [r7, #24]
 800801a:	687a      	ldr	r2, [r7, #4]
 800801c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800801e:	69bb      	ldr	r3, [r7, #24]
 8008020:	68fa      	ldr	r2, [r7, #12]
 8008022:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008024:	69bb      	ldr	r3, [r7, #24]
 8008026:	68ba      	ldr	r2, [r7, #8]
 8008028:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800802a:	2101      	movs	r1, #1
 800802c:	69b8      	ldr	r0, [r7, #24]
 800802e:	f7ff fef9 	bl	8007e24 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008032:	69bb      	ldr	r3, [r7, #24]
 8008034:	78fa      	ldrb	r2, [r7, #3]
 8008036:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800803a:	bf00      	nop
 800803c:	3710      	adds	r7, #16
 800803e:	46bd      	mov	sp, r7
 8008040:	bd80      	pop	{r7, pc}
	...

08008044 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008044:	b580      	push	{r7, lr}
 8008046:	b08e      	sub	sp, #56	; 0x38
 8008048:	af00      	add	r7, sp, #0
 800804a:	60f8      	str	r0, [r7, #12]
 800804c:	60b9      	str	r1, [r7, #8]
 800804e:	607a      	str	r2, [r7, #4]
 8008050:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008052:	2300      	movs	r3, #0
 8008054:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800805a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800805c:	2b00      	cmp	r3, #0
 800805e:	d10c      	bne.n	800807a <xQueueGenericSend+0x36>
	__asm volatile
 8008060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008064:	b672      	cpsid	i
 8008066:	f383 8811 	msr	BASEPRI, r3
 800806a:	f3bf 8f6f 	isb	sy
 800806e:	f3bf 8f4f 	dsb	sy
 8008072:	b662      	cpsie	i
 8008074:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008076:	bf00      	nop
 8008078:	e7fe      	b.n	8008078 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d103      	bne.n	8008088 <xQueueGenericSend+0x44>
 8008080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008084:	2b00      	cmp	r3, #0
 8008086:	d101      	bne.n	800808c <xQueueGenericSend+0x48>
 8008088:	2301      	movs	r3, #1
 800808a:	e000      	b.n	800808e <xQueueGenericSend+0x4a>
 800808c:	2300      	movs	r3, #0
 800808e:	2b00      	cmp	r3, #0
 8008090:	d10c      	bne.n	80080ac <xQueueGenericSend+0x68>
	__asm volatile
 8008092:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008096:	b672      	cpsid	i
 8008098:	f383 8811 	msr	BASEPRI, r3
 800809c:	f3bf 8f6f 	isb	sy
 80080a0:	f3bf 8f4f 	dsb	sy
 80080a4:	b662      	cpsie	i
 80080a6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80080a8:	bf00      	nop
 80080aa:	e7fe      	b.n	80080aa <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	2b02      	cmp	r3, #2
 80080b0:	d103      	bne.n	80080ba <xQueueGenericSend+0x76>
 80080b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080b6:	2b01      	cmp	r3, #1
 80080b8:	d101      	bne.n	80080be <xQueueGenericSend+0x7a>
 80080ba:	2301      	movs	r3, #1
 80080bc:	e000      	b.n	80080c0 <xQueueGenericSend+0x7c>
 80080be:	2300      	movs	r3, #0
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d10c      	bne.n	80080de <xQueueGenericSend+0x9a>
	__asm volatile
 80080c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080c8:	b672      	cpsid	i
 80080ca:	f383 8811 	msr	BASEPRI, r3
 80080ce:	f3bf 8f6f 	isb	sy
 80080d2:	f3bf 8f4f 	dsb	sy
 80080d6:	b662      	cpsie	i
 80080d8:	623b      	str	r3, [r7, #32]
}
 80080da:	bf00      	nop
 80080dc:	e7fe      	b.n	80080dc <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80080de:	f001 feb7 	bl	8009e50 <xTaskGetSchedulerState>
 80080e2:	4603      	mov	r3, r0
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d102      	bne.n	80080ee <xQueueGenericSend+0xaa>
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d101      	bne.n	80080f2 <xQueueGenericSend+0xae>
 80080ee:	2301      	movs	r3, #1
 80080f0:	e000      	b.n	80080f4 <xQueueGenericSend+0xb0>
 80080f2:	2300      	movs	r3, #0
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d10c      	bne.n	8008112 <xQueueGenericSend+0xce>
	__asm volatile
 80080f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080fc:	b672      	cpsid	i
 80080fe:	f383 8811 	msr	BASEPRI, r3
 8008102:	f3bf 8f6f 	isb	sy
 8008106:	f3bf 8f4f 	dsb	sy
 800810a:	b662      	cpsie	i
 800810c:	61fb      	str	r3, [r7, #28]
}
 800810e:	bf00      	nop
 8008110:	e7fe      	b.n	8008110 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008112:	f002 fee3 	bl	800aedc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008118:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800811a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800811c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800811e:	429a      	cmp	r2, r3
 8008120:	d302      	bcc.n	8008128 <xQueueGenericSend+0xe4>
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	2b02      	cmp	r3, #2
 8008126:	d129      	bne.n	800817c <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008128:	683a      	ldr	r2, [r7, #0]
 800812a:	68b9      	ldr	r1, [r7, #8]
 800812c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800812e:	f000 fa15 	bl	800855c <prvCopyDataToQueue>
 8008132:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008138:	2b00      	cmp	r3, #0
 800813a:	d010      	beq.n	800815e <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800813c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800813e:	3324      	adds	r3, #36	; 0x24
 8008140:	4618      	mov	r0, r3
 8008142:	f001 fc4b 	bl	80099dc <xTaskRemoveFromEventList>
 8008146:	4603      	mov	r3, r0
 8008148:	2b00      	cmp	r3, #0
 800814a:	d013      	beq.n	8008174 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800814c:	4b3f      	ldr	r3, [pc, #252]	; (800824c <xQueueGenericSend+0x208>)
 800814e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008152:	601a      	str	r2, [r3, #0]
 8008154:	f3bf 8f4f 	dsb	sy
 8008158:	f3bf 8f6f 	isb	sy
 800815c:	e00a      	b.n	8008174 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800815e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008160:	2b00      	cmp	r3, #0
 8008162:	d007      	beq.n	8008174 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008164:	4b39      	ldr	r3, [pc, #228]	; (800824c <xQueueGenericSend+0x208>)
 8008166:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800816a:	601a      	str	r2, [r3, #0]
 800816c:	f3bf 8f4f 	dsb	sy
 8008170:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008174:	f002 fee6 	bl	800af44 <vPortExitCritical>
				return pdPASS;
 8008178:	2301      	movs	r3, #1
 800817a:	e063      	b.n	8008244 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d103      	bne.n	800818a <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008182:	f002 fedf 	bl	800af44 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008186:	2300      	movs	r3, #0
 8008188:	e05c      	b.n	8008244 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800818a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800818c:	2b00      	cmp	r3, #0
 800818e:	d106      	bne.n	800819e <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008190:	f107 0314 	add.w	r3, r7, #20
 8008194:	4618      	mov	r0, r3
 8008196:	f001 fcaf 	bl	8009af8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800819a:	2301      	movs	r3, #1
 800819c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800819e:	f002 fed1 	bl	800af44 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80081a2:	f001 f9d5 	bl	8009550 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80081a6:	f002 fe99 	bl	800aedc <vPortEnterCritical>
 80081aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80081b0:	b25b      	sxtb	r3, r3
 80081b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081b6:	d103      	bne.n	80081c0 <xQueueGenericSend+0x17c>
 80081b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081ba:	2200      	movs	r2, #0
 80081bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80081c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081c2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80081c6:	b25b      	sxtb	r3, r3
 80081c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081cc:	d103      	bne.n	80081d6 <xQueueGenericSend+0x192>
 80081ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081d0:	2200      	movs	r2, #0
 80081d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80081d6:	f002 feb5 	bl	800af44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80081da:	1d3a      	adds	r2, r7, #4
 80081dc:	f107 0314 	add.w	r3, r7, #20
 80081e0:	4611      	mov	r1, r2
 80081e2:	4618      	mov	r0, r3
 80081e4:	f001 fc9e 	bl	8009b24 <xTaskCheckForTimeOut>
 80081e8:	4603      	mov	r3, r0
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d124      	bne.n	8008238 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80081ee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80081f0:	f000 faac 	bl	800874c <prvIsQueueFull>
 80081f4:	4603      	mov	r3, r0
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d018      	beq.n	800822c <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80081fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081fc:	3310      	adds	r3, #16
 80081fe:	687a      	ldr	r2, [r7, #4]
 8008200:	4611      	mov	r1, r2
 8008202:	4618      	mov	r0, r3
 8008204:	f001 fb96 	bl	8009934 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008208:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800820a:	f000 fa37 	bl	800867c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800820e:	f001 f9ad 	bl	800956c <xTaskResumeAll>
 8008212:	4603      	mov	r3, r0
 8008214:	2b00      	cmp	r3, #0
 8008216:	f47f af7c 	bne.w	8008112 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800821a:	4b0c      	ldr	r3, [pc, #48]	; (800824c <xQueueGenericSend+0x208>)
 800821c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008220:	601a      	str	r2, [r3, #0]
 8008222:	f3bf 8f4f 	dsb	sy
 8008226:	f3bf 8f6f 	isb	sy
 800822a:	e772      	b.n	8008112 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800822c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800822e:	f000 fa25 	bl	800867c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008232:	f001 f99b 	bl	800956c <xTaskResumeAll>
 8008236:	e76c      	b.n	8008112 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008238:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800823a:	f000 fa1f 	bl	800867c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800823e:	f001 f995 	bl	800956c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008242:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008244:	4618      	mov	r0, r3
 8008246:	3738      	adds	r7, #56	; 0x38
 8008248:	46bd      	mov	sp, r7
 800824a:	bd80      	pop	{r7, pc}
 800824c:	e000ed04 	.word	0xe000ed04

08008250 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008250:	b580      	push	{r7, lr}
 8008252:	b08e      	sub	sp, #56	; 0x38
 8008254:	af00      	add	r7, sp, #0
 8008256:	60f8      	str	r0, [r7, #12]
 8008258:	60b9      	str	r1, [r7, #8]
 800825a:	607a      	str	r2, [r7, #4]
 800825c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008264:	2b00      	cmp	r3, #0
 8008266:	d10c      	bne.n	8008282 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 8008268:	f04f 0350 	mov.w	r3, #80	; 0x50
 800826c:	b672      	cpsid	i
 800826e:	f383 8811 	msr	BASEPRI, r3
 8008272:	f3bf 8f6f 	isb	sy
 8008276:	f3bf 8f4f 	dsb	sy
 800827a:	b662      	cpsie	i
 800827c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800827e:	bf00      	nop
 8008280:	e7fe      	b.n	8008280 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d103      	bne.n	8008290 <xQueueGenericSendFromISR+0x40>
 8008288:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800828a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800828c:	2b00      	cmp	r3, #0
 800828e:	d101      	bne.n	8008294 <xQueueGenericSendFromISR+0x44>
 8008290:	2301      	movs	r3, #1
 8008292:	e000      	b.n	8008296 <xQueueGenericSendFromISR+0x46>
 8008294:	2300      	movs	r3, #0
 8008296:	2b00      	cmp	r3, #0
 8008298:	d10c      	bne.n	80082b4 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800829a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800829e:	b672      	cpsid	i
 80082a0:	f383 8811 	msr	BASEPRI, r3
 80082a4:	f3bf 8f6f 	isb	sy
 80082a8:	f3bf 8f4f 	dsb	sy
 80082ac:	b662      	cpsie	i
 80082ae:	623b      	str	r3, [r7, #32]
}
 80082b0:	bf00      	nop
 80082b2:	e7fe      	b.n	80082b2 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	2b02      	cmp	r3, #2
 80082b8:	d103      	bne.n	80082c2 <xQueueGenericSendFromISR+0x72>
 80082ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80082be:	2b01      	cmp	r3, #1
 80082c0:	d101      	bne.n	80082c6 <xQueueGenericSendFromISR+0x76>
 80082c2:	2301      	movs	r3, #1
 80082c4:	e000      	b.n	80082c8 <xQueueGenericSendFromISR+0x78>
 80082c6:	2300      	movs	r3, #0
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d10c      	bne.n	80082e6 <xQueueGenericSendFromISR+0x96>
	__asm volatile
 80082cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082d0:	b672      	cpsid	i
 80082d2:	f383 8811 	msr	BASEPRI, r3
 80082d6:	f3bf 8f6f 	isb	sy
 80082da:	f3bf 8f4f 	dsb	sy
 80082de:	b662      	cpsie	i
 80082e0:	61fb      	str	r3, [r7, #28]
}
 80082e2:	bf00      	nop
 80082e4:	e7fe      	b.n	80082e4 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80082e6:	f002 fee1 	bl	800b0ac <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80082ea:	f3ef 8211 	mrs	r2, BASEPRI
 80082ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082f2:	b672      	cpsid	i
 80082f4:	f383 8811 	msr	BASEPRI, r3
 80082f8:	f3bf 8f6f 	isb	sy
 80082fc:	f3bf 8f4f 	dsb	sy
 8008300:	b662      	cpsie	i
 8008302:	61ba      	str	r2, [r7, #24]
 8008304:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008306:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008308:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800830a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800830c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800830e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008310:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008312:	429a      	cmp	r2, r3
 8008314:	d302      	bcc.n	800831c <xQueueGenericSendFromISR+0xcc>
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	2b02      	cmp	r3, #2
 800831a:	d12c      	bne.n	8008376 <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800831c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800831e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008322:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008326:	683a      	ldr	r2, [r7, #0]
 8008328:	68b9      	ldr	r1, [r7, #8]
 800832a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800832c:	f000 f916 	bl	800855c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008330:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8008334:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008338:	d112      	bne.n	8008360 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800833a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800833c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800833e:	2b00      	cmp	r3, #0
 8008340:	d016      	beq.n	8008370 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008344:	3324      	adds	r3, #36	; 0x24
 8008346:	4618      	mov	r0, r3
 8008348:	f001 fb48 	bl	80099dc <xTaskRemoveFromEventList>
 800834c:	4603      	mov	r3, r0
 800834e:	2b00      	cmp	r3, #0
 8008350:	d00e      	beq.n	8008370 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d00b      	beq.n	8008370 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2201      	movs	r2, #1
 800835c:	601a      	str	r2, [r3, #0]
 800835e:	e007      	b.n	8008370 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008360:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008364:	3301      	adds	r3, #1
 8008366:	b2db      	uxtb	r3, r3
 8008368:	b25a      	sxtb	r2, r3
 800836a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800836c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008370:	2301      	movs	r3, #1
 8008372:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8008374:	e001      	b.n	800837a <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008376:	2300      	movs	r3, #0
 8008378:	637b      	str	r3, [r7, #52]	; 0x34
 800837a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800837c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800837e:	693b      	ldr	r3, [r7, #16]
 8008380:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008384:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008386:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008388:	4618      	mov	r0, r3
 800838a:	3738      	adds	r7, #56	; 0x38
 800838c:	46bd      	mov	sp, r7
 800838e:	bd80      	pop	{r7, pc}

08008390 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008390:	b580      	push	{r7, lr}
 8008392:	b08c      	sub	sp, #48	; 0x30
 8008394:	af00      	add	r7, sp, #0
 8008396:	60f8      	str	r0, [r7, #12]
 8008398:	60b9      	str	r1, [r7, #8]
 800839a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800839c:	2300      	movs	r3, #0
 800839e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80083a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d10c      	bne.n	80083c4 <xQueueReceive+0x34>
	__asm volatile
 80083aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083ae:	b672      	cpsid	i
 80083b0:	f383 8811 	msr	BASEPRI, r3
 80083b4:	f3bf 8f6f 	isb	sy
 80083b8:	f3bf 8f4f 	dsb	sy
 80083bc:	b662      	cpsie	i
 80083be:	623b      	str	r3, [r7, #32]
}
 80083c0:	bf00      	nop
 80083c2:	e7fe      	b.n	80083c2 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80083c4:	68bb      	ldr	r3, [r7, #8]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d103      	bne.n	80083d2 <xQueueReceive+0x42>
 80083ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d101      	bne.n	80083d6 <xQueueReceive+0x46>
 80083d2:	2301      	movs	r3, #1
 80083d4:	e000      	b.n	80083d8 <xQueueReceive+0x48>
 80083d6:	2300      	movs	r3, #0
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d10c      	bne.n	80083f6 <xQueueReceive+0x66>
	__asm volatile
 80083dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083e0:	b672      	cpsid	i
 80083e2:	f383 8811 	msr	BASEPRI, r3
 80083e6:	f3bf 8f6f 	isb	sy
 80083ea:	f3bf 8f4f 	dsb	sy
 80083ee:	b662      	cpsie	i
 80083f0:	61fb      	str	r3, [r7, #28]
}
 80083f2:	bf00      	nop
 80083f4:	e7fe      	b.n	80083f4 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80083f6:	f001 fd2b 	bl	8009e50 <xTaskGetSchedulerState>
 80083fa:	4603      	mov	r3, r0
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d102      	bne.n	8008406 <xQueueReceive+0x76>
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d101      	bne.n	800840a <xQueueReceive+0x7a>
 8008406:	2301      	movs	r3, #1
 8008408:	e000      	b.n	800840c <xQueueReceive+0x7c>
 800840a:	2300      	movs	r3, #0
 800840c:	2b00      	cmp	r3, #0
 800840e:	d10c      	bne.n	800842a <xQueueReceive+0x9a>
	__asm volatile
 8008410:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008414:	b672      	cpsid	i
 8008416:	f383 8811 	msr	BASEPRI, r3
 800841a:	f3bf 8f6f 	isb	sy
 800841e:	f3bf 8f4f 	dsb	sy
 8008422:	b662      	cpsie	i
 8008424:	61bb      	str	r3, [r7, #24]
}
 8008426:	bf00      	nop
 8008428:	e7fe      	b.n	8008428 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800842a:	f002 fd57 	bl	800aedc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800842e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008430:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008432:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008436:	2b00      	cmp	r3, #0
 8008438:	d01f      	beq.n	800847a <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800843a:	68b9      	ldr	r1, [r7, #8]
 800843c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800843e:	f000 f8f7 	bl	8008630 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008444:	1e5a      	subs	r2, r3, #1
 8008446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008448:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800844a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800844c:	691b      	ldr	r3, [r3, #16]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d00f      	beq.n	8008472 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008452:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008454:	3310      	adds	r3, #16
 8008456:	4618      	mov	r0, r3
 8008458:	f001 fac0 	bl	80099dc <xTaskRemoveFromEventList>
 800845c:	4603      	mov	r3, r0
 800845e:	2b00      	cmp	r3, #0
 8008460:	d007      	beq.n	8008472 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008462:	4b3d      	ldr	r3, [pc, #244]	; (8008558 <xQueueReceive+0x1c8>)
 8008464:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008468:	601a      	str	r2, [r3, #0]
 800846a:	f3bf 8f4f 	dsb	sy
 800846e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008472:	f002 fd67 	bl	800af44 <vPortExitCritical>
				return pdPASS;
 8008476:	2301      	movs	r3, #1
 8008478:	e069      	b.n	800854e <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d103      	bne.n	8008488 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008480:	f002 fd60 	bl	800af44 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008484:	2300      	movs	r3, #0
 8008486:	e062      	b.n	800854e <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008488:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800848a:	2b00      	cmp	r3, #0
 800848c:	d106      	bne.n	800849c <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800848e:	f107 0310 	add.w	r3, r7, #16
 8008492:	4618      	mov	r0, r3
 8008494:	f001 fb30 	bl	8009af8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008498:	2301      	movs	r3, #1
 800849a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800849c:	f002 fd52 	bl	800af44 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80084a0:	f001 f856 	bl	8009550 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80084a4:	f002 fd1a 	bl	800aedc <vPortEnterCritical>
 80084a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084aa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80084ae:	b25b      	sxtb	r3, r3
 80084b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084b4:	d103      	bne.n	80084be <xQueueReceive+0x12e>
 80084b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084b8:	2200      	movs	r2, #0
 80084ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80084be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80084c4:	b25b      	sxtb	r3, r3
 80084c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084ca:	d103      	bne.n	80084d4 <xQueueReceive+0x144>
 80084cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084ce:	2200      	movs	r2, #0
 80084d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80084d4:	f002 fd36 	bl	800af44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80084d8:	1d3a      	adds	r2, r7, #4
 80084da:	f107 0310 	add.w	r3, r7, #16
 80084de:	4611      	mov	r1, r2
 80084e0:	4618      	mov	r0, r3
 80084e2:	f001 fb1f 	bl	8009b24 <xTaskCheckForTimeOut>
 80084e6:	4603      	mov	r3, r0
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d123      	bne.n	8008534 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80084ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80084ee:	f000 f917 	bl	8008720 <prvIsQueueEmpty>
 80084f2:	4603      	mov	r3, r0
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d017      	beq.n	8008528 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80084f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084fa:	3324      	adds	r3, #36	; 0x24
 80084fc:	687a      	ldr	r2, [r7, #4]
 80084fe:	4611      	mov	r1, r2
 8008500:	4618      	mov	r0, r3
 8008502:	f001 fa17 	bl	8009934 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008506:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008508:	f000 f8b8 	bl	800867c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800850c:	f001 f82e 	bl	800956c <xTaskResumeAll>
 8008510:	4603      	mov	r3, r0
 8008512:	2b00      	cmp	r3, #0
 8008514:	d189      	bne.n	800842a <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 8008516:	4b10      	ldr	r3, [pc, #64]	; (8008558 <xQueueReceive+0x1c8>)
 8008518:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800851c:	601a      	str	r2, [r3, #0]
 800851e:	f3bf 8f4f 	dsb	sy
 8008522:	f3bf 8f6f 	isb	sy
 8008526:	e780      	b.n	800842a <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008528:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800852a:	f000 f8a7 	bl	800867c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800852e:	f001 f81d 	bl	800956c <xTaskResumeAll>
 8008532:	e77a      	b.n	800842a <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008534:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008536:	f000 f8a1 	bl	800867c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800853a:	f001 f817 	bl	800956c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800853e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008540:	f000 f8ee 	bl	8008720 <prvIsQueueEmpty>
 8008544:	4603      	mov	r3, r0
 8008546:	2b00      	cmp	r3, #0
 8008548:	f43f af6f 	beq.w	800842a <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800854c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800854e:	4618      	mov	r0, r3
 8008550:	3730      	adds	r7, #48	; 0x30
 8008552:	46bd      	mov	sp, r7
 8008554:	bd80      	pop	{r7, pc}
 8008556:	bf00      	nop
 8008558:	e000ed04 	.word	0xe000ed04

0800855c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b086      	sub	sp, #24
 8008560:	af00      	add	r7, sp, #0
 8008562:	60f8      	str	r0, [r7, #12]
 8008564:	60b9      	str	r1, [r7, #8]
 8008566:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008568:	2300      	movs	r3, #0
 800856a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008570:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008576:	2b00      	cmp	r3, #0
 8008578:	d10d      	bne.n	8008596 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	2b00      	cmp	r3, #0
 8008580:	d14d      	bne.n	800861e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	689b      	ldr	r3, [r3, #8]
 8008586:	4618      	mov	r0, r3
 8008588:	f001 fc80 	bl	8009e8c <xTaskPriorityDisinherit>
 800858c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	2200      	movs	r2, #0
 8008592:	609a      	str	r2, [r3, #8]
 8008594:	e043      	b.n	800861e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d119      	bne.n	80085d0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	6858      	ldr	r0, [r3, #4]
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085a4:	461a      	mov	r2, r3
 80085a6:	68b9      	ldr	r1, [r7, #8]
 80085a8:	f002 ffce 	bl	800b548 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	685a      	ldr	r2, [r3, #4]
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085b4:	441a      	add	r2, r3
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	685a      	ldr	r2, [r3, #4]
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	689b      	ldr	r3, [r3, #8]
 80085c2:	429a      	cmp	r2, r3
 80085c4:	d32b      	bcc.n	800861e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681a      	ldr	r2, [r3, #0]
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	605a      	str	r2, [r3, #4]
 80085ce:	e026      	b.n	800861e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	68d8      	ldr	r0, [r3, #12]
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085d8:	461a      	mov	r2, r3
 80085da:	68b9      	ldr	r1, [r7, #8]
 80085dc:	f002 ffb4 	bl	800b548 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	68da      	ldr	r2, [r3, #12]
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085e8:	425b      	negs	r3, r3
 80085ea:	441a      	add	r2, r3
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	68da      	ldr	r2, [r3, #12]
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	429a      	cmp	r2, r3
 80085fa:	d207      	bcs.n	800860c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	689a      	ldr	r2, [r3, #8]
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008604:	425b      	negs	r3, r3
 8008606:	441a      	add	r2, r3
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2b02      	cmp	r3, #2
 8008610:	d105      	bne.n	800861e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008612:	693b      	ldr	r3, [r7, #16]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d002      	beq.n	800861e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008618:	693b      	ldr	r3, [r7, #16]
 800861a:	3b01      	subs	r3, #1
 800861c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800861e:	693b      	ldr	r3, [r7, #16]
 8008620:	1c5a      	adds	r2, r3, #1
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008626:	697b      	ldr	r3, [r7, #20]
}
 8008628:	4618      	mov	r0, r3
 800862a:	3718      	adds	r7, #24
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}

08008630 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b082      	sub	sp, #8
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
 8008638:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800863e:	2b00      	cmp	r3, #0
 8008640:	d018      	beq.n	8008674 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	68da      	ldr	r2, [r3, #12]
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800864a:	441a      	add	r2, r3
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	68da      	ldr	r2, [r3, #12]
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	689b      	ldr	r3, [r3, #8]
 8008658:	429a      	cmp	r2, r3
 800865a:	d303      	bcc.n	8008664 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681a      	ldr	r2, [r3, #0]
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	68d9      	ldr	r1, [r3, #12]
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800866c:	461a      	mov	r2, r3
 800866e:	6838      	ldr	r0, [r7, #0]
 8008670:	f002 ff6a 	bl	800b548 <memcpy>
	}
}
 8008674:	bf00      	nop
 8008676:	3708      	adds	r7, #8
 8008678:	46bd      	mov	sp, r7
 800867a:	bd80      	pop	{r7, pc}

0800867c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b084      	sub	sp, #16
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008684:	f002 fc2a 	bl	800aedc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800868e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008690:	e011      	b.n	80086b6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008696:	2b00      	cmp	r3, #0
 8008698:	d012      	beq.n	80086c0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	3324      	adds	r3, #36	; 0x24
 800869e:	4618      	mov	r0, r3
 80086a0:	f001 f99c 	bl	80099dc <xTaskRemoveFromEventList>
 80086a4:	4603      	mov	r3, r0
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d001      	beq.n	80086ae <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80086aa:	f001 faa1 	bl	8009bf0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80086ae:	7bfb      	ldrb	r3, [r7, #15]
 80086b0:	3b01      	subs	r3, #1
 80086b2:	b2db      	uxtb	r3, r3
 80086b4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80086b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	dce9      	bgt.n	8008692 <prvUnlockQueue+0x16>
 80086be:	e000      	b.n	80086c2 <prvUnlockQueue+0x46>
					break;
 80086c0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	22ff      	movs	r2, #255	; 0xff
 80086c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80086ca:	f002 fc3b 	bl	800af44 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80086ce:	f002 fc05 	bl	800aedc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80086d8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80086da:	e011      	b.n	8008700 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	691b      	ldr	r3, [r3, #16]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d012      	beq.n	800870a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	3310      	adds	r3, #16
 80086e8:	4618      	mov	r0, r3
 80086ea:	f001 f977 	bl	80099dc <xTaskRemoveFromEventList>
 80086ee:	4603      	mov	r3, r0
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d001      	beq.n	80086f8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80086f4:	f001 fa7c 	bl	8009bf0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80086f8:	7bbb      	ldrb	r3, [r7, #14]
 80086fa:	3b01      	subs	r3, #1
 80086fc:	b2db      	uxtb	r3, r3
 80086fe:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008700:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008704:	2b00      	cmp	r3, #0
 8008706:	dce9      	bgt.n	80086dc <prvUnlockQueue+0x60>
 8008708:	e000      	b.n	800870c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800870a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	22ff      	movs	r2, #255	; 0xff
 8008710:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008714:	f002 fc16 	bl	800af44 <vPortExitCritical>
}
 8008718:	bf00      	nop
 800871a:	3710      	adds	r7, #16
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}

08008720 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b084      	sub	sp, #16
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008728:	f002 fbd8 	bl	800aedc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008730:	2b00      	cmp	r3, #0
 8008732:	d102      	bne.n	800873a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008734:	2301      	movs	r3, #1
 8008736:	60fb      	str	r3, [r7, #12]
 8008738:	e001      	b.n	800873e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800873a:	2300      	movs	r3, #0
 800873c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800873e:	f002 fc01 	bl	800af44 <vPortExitCritical>

	return xReturn;
 8008742:	68fb      	ldr	r3, [r7, #12]
}
 8008744:	4618      	mov	r0, r3
 8008746:	3710      	adds	r7, #16
 8008748:	46bd      	mov	sp, r7
 800874a:	bd80      	pop	{r7, pc}

0800874c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b084      	sub	sp, #16
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008754:	f002 fbc2 	bl	800aedc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008760:	429a      	cmp	r2, r3
 8008762:	d102      	bne.n	800876a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008764:	2301      	movs	r3, #1
 8008766:	60fb      	str	r3, [r7, #12]
 8008768:	e001      	b.n	800876e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800876a:	2300      	movs	r3, #0
 800876c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800876e:	f002 fbe9 	bl	800af44 <vPortExitCritical>

	return xReturn;
 8008772:	68fb      	ldr	r3, [r7, #12]
}
 8008774:	4618      	mov	r0, r3
 8008776:	3710      	adds	r7, #16
 8008778:	46bd      	mov	sp, r7
 800877a:	bd80      	pop	{r7, pc}

0800877c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800877c:	b480      	push	{r7}
 800877e:	b085      	sub	sp, #20
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
 8008784:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008786:	2300      	movs	r3, #0
 8008788:	60fb      	str	r3, [r7, #12]
 800878a:	e014      	b.n	80087b6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800878c:	4a0f      	ldr	r2, [pc, #60]	; (80087cc <vQueueAddToRegistry+0x50>)
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008794:	2b00      	cmp	r3, #0
 8008796:	d10b      	bne.n	80087b0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008798:	490c      	ldr	r1, [pc, #48]	; (80087cc <vQueueAddToRegistry+0x50>)
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	683a      	ldr	r2, [r7, #0]
 800879e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80087a2:	4a0a      	ldr	r2, [pc, #40]	; (80087cc <vQueueAddToRegistry+0x50>)
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	00db      	lsls	r3, r3, #3
 80087a8:	4413      	add	r3, r2
 80087aa:	687a      	ldr	r2, [r7, #4]
 80087ac:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80087ae:	e006      	b.n	80087be <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	3301      	adds	r3, #1
 80087b4:	60fb      	str	r3, [r7, #12]
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	2b07      	cmp	r3, #7
 80087ba:	d9e7      	bls.n	800878c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80087bc:	bf00      	nop
 80087be:	bf00      	nop
 80087c0:	3714      	adds	r7, #20
 80087c2:	46bd      	mov	sp, r7
 80087c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c8:	4770      	bx	lr
 80087ca:	bf00      	nop
 80087cc:	20001ca4 	.word	0x20001ca4

080087d0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b086      	sub	sp, #24
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	60f8      	str	r0, [r7, #12]
 80087d8:	60b9      	str	r1, [r7, #8]
 80087da:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80087e0:	f002 fb7c 	bl	800aedc <vPortEnterCritical>
 80087e4:	697b      	ldr	r3, [r7, #20]
 80087e6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80087ea:	b25b      	sxtb	r3, r3
 80087ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087f0:	d103      	bne.n	80087fa <vQueueWaitForMessageRestricted+0x2a>
 80087f2:	697b      	ldr	r3, [r7, #20]
 80087f4:	2200      	movs	r2, #0
 80087f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80087fa:	697b      	ldr	r3, [r7, #20]
 80087fc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008800:	b25b      	sxtb	r3, r3
 8008802:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008806:	d103      	bne.n	8008810 <vQueueWaitForMessageRestricted+0x40>
 8008808:	697b      	ldr	r3, [r7, #20]
 800880a:	2200      	movs	r2, #0
 800880c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008810:	f002 fb98 	bl	800af44 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008814:	697b      	ldr	r3, [r7, #20]
 8008816:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008818:	2b00      	cmp	r3, #0
 800881a:	d106      	bne.n	800882a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800881c:	697b      	ldr	r3, [r7, #20]
 800881e:	3324      	adds	r3, #36	; 0x24
 8008820:	687a      	ldr	r2, [r7, #4]
 8008822:	68b9      	ldr	r1, [r7, #8]
 8008824:	4618      	mov	r0, r3
 8008826:	f001 f8ab 	bl	8009980 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800882a:	6978      	ldr	r0, [r7, #20]
 800882c:	f7ff ff26 	bl	800867c <prvUnlockQueue>
	}
 8008830:	bf00      	nop
 8008832:	3718      	adds	r7, #24
 8008834:	46bd      	mov	sp, r7
 8008836:	bd80      	pop	{r7, pc}

08008838 <xStreamBufferGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	StreamBufferHandle_t xStreamBufferGenericCreate( size_t xBufferSizeBytes, size_t xTriggerLevelBytes, BaseType_t xIsMessageBuffer )
	{
 8008838:	b580      	push	{r7, lr}
 800883a:	b08c      	sub	sp, #48	; 0x30
 800883c:	af02      	add	r7, sp, #8
 800883e:	60f8      	str	r0, [r7, #12]
 8008840:	60b9      	str	r1, [r7, #8]
 8008842:	607a      	str	r2, [r7, #4]

		/* In case the stream buffer is going to be used as a message buffer
		(that is, it will hold discrete messages with a little meta data that
		says how big the next message is) check the buffer will be large enough
		to hold at least one message. */
		if( xIsMessageBuffer == pdTRUE )
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2b01      	cmp	r3, #1
 8008848:	d112      	bne.n	8008870 <xStreamBufferGenericCreate+0x38>
		{
			/* Is a message buffer but not statically allocated. */
			ucFlags = sbFLAGS_IS_MESSAGE_BUFFER;
 800884a:	2301      	movs	r3, #1
 800884c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			configASSERT( xBufferSizeBytes > sbBYTES_TO_STORE_MESSAGE_LENGTH );
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	2b04      	cmp	r3, #4
 8008854:	d81f      	bhi.n	8008896 <xStreamBufferGenericCreate+0x5e>
	__asm volatile
 8008856:	f04f 0350 	mov.w	r3, #80	; 0x50
 800885a:	b672      	cpsid	i
 800885c:	f383 8811 	msr	BASEPRI, r3
 8008860:	f3bf 8f6f 	isb	sy
 8008864:	f3bf 8f4f 	dsb	sy
 8008868:	b662      	cpsie	i
 800886a:	61fb      	str	r3, [r7, #28]
}
 800886c:	bf00      	nop
 800886e:	e7fe      	b.n	800886e <xStreamBufferGenericCreate+0x36>
		}
		else
		{
			/* Not a message buffer and not statically allocated. */
			ucFlags = 0;
 8008870:	2300      	movs	r3, #0
 8008872:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			configASSERT( xBufferSizeBytes > 0 );
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d10c      	bne.n	8008896 <xStreamBufferGenericCreate+0x5e>
	__asm volatile
 800887c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008880:	b672      	cpsid	i
 8008882:	f383 8811 	msr	BASEPRI, r3
 8008886:	f3bf 8f6f 	isb	sy
 800888a:	f3bf 8f4f 	dsb	sy
 800888e:	b662      	cpsie	i
 8008890:	61bb      	str	r3, [r7, #24]
}
 8008892:	bf00      	nop
 8008894:	e7fe      	b.n	8008894 <xStreamBufferGenericCreate+0x5c>
		}
		configASSERT( xTriggerLevelBytes <= xBufferSizeBytes );
 8008896:	68ba      	ldr	r2, [r7, #8]
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	429a      	cmp	r2, r3
 800889c:	d90c      	bls.n	80088b8 <xStreamBufferGenericCreate+0x80>
	__asm volatile
 800889e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088a2:	b672      	cpsid	i
 80088a4:	f383 8811 	msr	BASEPRI, r3
 80088a8:	f3bf 8f6f 	isb	sy
 80088ac:	f3bf 8f4f 	dsb	sy
 80088b0:	b662      	cpsie	i
 80088b2:	617b      	str	r3, [r7, #20]
}
 80088b4:	bf00      	nop
 80088b6:	e7fe      	b.n	80088b6 <xStreamBufferGenericCreate+0x7e>

		/* A trigger level of 0 would cause a waiting task to unblock even when
		the buffer was empty. */
		if( xTriggerLevelBytes == ( size_t ) 0 )
 80088b8:	68bb      	ldr	r3, [r7, #8]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d101      	bne.n	80088c2 <xStreamBufferGenericCreate+0x8a>
		{
			xTriggerLevelBytes = ( size_t ) 1;
 80088be:	2301      	movs	r3, #1
 80088c0:	60bb      	str	r3, [r7, #8]
		and the buffer follows immediately after.  The requested size is
		incremented so the free space is returned as the user would expect -
		this is a quirk of the implementation that means otherwise the free
		space would be reported as one byte smaller than would be logically
		expected. */
		xBufferSizeBytes++;
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	3301      	adds	r3, #1
 80088c6:	60fb      	str	r3, [r7, #12]
		pucAllocatedMemory = ( uint8_t * ) pvPortMalloc( xBufferSizeBytes + sizeof( StreamBuffer_t ) ); /*lint !e9079 malloc() only returns void*. */
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	3324      	adds	r3, #36	; 0x24
 80088cc:	4618      	mov	r0, r3
 80088ce:	f002 fc31 	bl	800b134 <pvPortMalloc>
 80088d2:	6238      	str	r0, [r7, #32]

		if( pucAllocatedMemory != NULL )
 80088d4:	6a3b      	ldr	r3, [r7, #32]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d00a      	beq.n	80088f0 <xStreamBufferGenericCreate+0xb8>
		{
			prvInitialiseNewStreamBuffer( ( StreamBuffer_t * ) pucAllocatedMemory, /* Structure at the start of the allocated memory. */ /*lint !e9087 Safe cast as allocated memory is aligned. */ /*lint !e826 Area is not too small and alignment is guaranteed provided malloc() behaves as expected and returns aligned buffer. */
 80088da:	6a3b      	ldr	r3, [r7, #32]
 80088dc:	f103 0124 	add.w	r1, r3, #36	; 0x24
 80088e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80088e4:	9300      	str	r3, [sp, #0]
 80088e6:	68bb      	ldr	r3, [r7, #8]
 80088e8:	68fa      	ldr	r2, [r7, #12]
 80088ea:	6a38      	ldr	r0, [r7, #32]
 80088ec:	f000 fb90 	bl	8009010 <prvInitialiseNewStreamBuffer>
		else
		{
			traceSTREAM_BUFFER_CREATE_FAILED( xIsMessageBuffer );
		}

		return ( StreamBufferHandle_t ) pucAllocatedMemory; /*lint !e9087 !e826 Safe cast as allocated memory is aligned. */
 80088f0:	6a3b      	ldr	r3, [r7, #32]
	}
 80088f2:	4618      	mov	r0, r3
 80088f4:	3728      	adds	r7, #40	; 0x28
 80088f6:	46bd      	mov	sp, r7
 80088f8:	bd80      	pop	{r7, pc}

080088fa <xStreamBufferSpacesAvailable>:
	return xReturn;
}
/*-----------------------------------------------------------*/

size_t xStreamBufferSpacesAvailable( StreamBufferHandle_t xStreamBuffer )
{
 80088fa:	b480      	push	{r7}
 80088fc:	b087      	sub	sp, #28
 80088fe:	af00      	add	r7, sp, #0
 8008900:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	613b      	str	r3, [r7, #16]
size_t xSpace;

	configASSERT( pxStreamBuffer );
 8008906:	693b      	ldr	r3, [r7, #16]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d10c      	bne.n	8008926 <xStreamBufferSpacesAvailable+0x2c>
	__asm volatile
 800890c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008910:	b672      	cpsid	i
 8008912:	f383 8811 	msr	BASEPRI, r3
 8008916:	f3bf 8f6f 	isb	sy
 800891a:	f3bf 8f4f 	dsb	sy
 800891e:	b662      	cpsie	i
 8008920:	60fb      	str	r3, [r7, #12]
}
 8008922:	bf00      	nop
 8008924:	e7fe      	b.n	8008924 <xStreamBufferSpacesAvailable+0x2a>

	xSpace = pxStreamBuffer->xLength + pxStreamBuffer->xTail;
 8008926:	693b      	ldr	r3, [r7, #16]
 8008928:	689a      	ldr	r2, [r3, #8]
 800892a:	693b      	ldr	r3, [r7, #16]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	4413      	add	r3, r2
 8008930:	617b      	str	r3, [r7, #20]
	xSpace -= pxStreamBuffer->xHead;
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	685b      	ldr	r3, [r3, #4]
 8008936:	697a      	ldr	r2, [r7, #20]
 8008938:	1ad3      	subs	r3, r2, r3
 800893a:	617b      	str	r3, [r7, #20]
	xSpace -= ( size_t ) 1;
 800893c:	697b      	ldr	r3, [r7, #20]
 800893e:	3b01      	subs	r3, #1
 8008940:	617b      	str	r3, [r7, #20]

	if( xSpace >= pxStreamBuffer->xLength )
 8008942:	693b      	ldr	r3, [r7, #16]
 8008944:	689b      	ldr	r3, [r3, #8]
 8008946:	697a      	ldr	r2, [r7, #20]
 8008948:	429a      	cmp	r2, r3
 800894a:	d304      	bcc.n	8008956 <xStreamBufferSpacesAvailable+0x5c>
	{
		xSpace -= pxStreamBuffer->xLength;
 800894c:	693b      	ldr	r3, [r7, #16]
 800894e:	689b      	ldr	r3, [r3, #8]
 8008950:	697a      	ldr	r2, [r7, #20]
 8008952:	1ad3      	subs	r3, r2, r3
 8008954:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xSpace;
 8008956:	697b      	ldr	r3, [r7, #20]
}
 8008958:	4618      	mov	r0, r3
 800895a:	371c      	adds	r7, #28
 800895c:	46bd      	mov	sp, r7
 800895e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008962:	4770      	bx	lr

08008964 <xStreamBufferSend>:

size_t xStreamBufferSend( StreamBufferHandle_t xStreamBuffer,
						  const void *pvTxData,
						  size_t xDataLengthBytes,
						  TickType_t xTicksToWait )
{
 8008964:	b580      	push	{r7, lr}
 8008966:	b090      	sub	sp, #64	; 0x40
 8008968:	af02      	add	r7, sp, #8
 800896a:	60f8      	str	r0, [r7, #12]
 800896c:	60b9      	str	r1, [r7, #8]
 800896e:	607a      	str	r2, [r7, #4]
 8008970:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	62fb      	str	r3, [r7, #44]	; 0x2c
size_t xReturn, xSpace = 0;
 8008976:	2300      	movs	r3, #0
 8008978:	637b      	str	r3, [r7, #52]	; 0x34
size_t xRequiredSpace = xDataLengthBytes;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	633b      	str	r3, [r7, #48]	; 0x30
TimeOut_t xTimeOut;

	configASSERT( pvTxData );
 800897e:	68bb      	ldr	r3, [r7, #8]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d10c      	bne.n	800899e <xStreamBufferSend+0x3a>
	__asm volatile
 8008984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008988:	b672      	cpsid	i
 800898a:	f383 8811 	msr	BASEPRI, r3
 800898e:	f3bf 8f6f 	isb	sy
 8008992:	f3bf 8f4f 	dsb	sy
 8008996:	b662      	cpsie	i
 8008998:	627b      	str	r3, [r7, #36]	; 0x24
}
 800899a:	bf00      	nop
 800899c:	e7fe      	b.n	800899c <xStreamBufferSend+0x38>
	configASSERT( pxStreamBuffer );
 800899e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d10c      	bne.n	80089be <xStreamBufferSend+0x5a>
	__asm volatile
 80089a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089a8:	b672      	cpsid	i
 80089aa:	f383 8811 	msr	BASEPRI, r3
 80089ae:	f3bf 8f6f 	isb	sy
 80089b2:	f3bf 8f4f 	dsb	sy
 80089b6:	b662      	cpsie	i
 80089b8:	623b      	str	r3, [r7, #32]
}
 80089ba:	bf00      	nop
 80089bc:	e7fe      	b.n	80089bc <xStreamBufferSend+0x58>

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 80089be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089c0:	7f1b      	ldrb	r3, [r3, #28]
 80089c2:	f003 0301 	and.w	r3, r3, #1
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d013      	beq.n	80089f2 <xStreamBufferSend+0x8e>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
 80089ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089cc:	3304      	adds	r3, #4
 80089ce:	633b      	str	r3, [r7, #48]	; 0x30

		/* Overflow? */
		configASSERT( xRequiredSpace > xDataLengthBytes );
 80089d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	429a      	cmp	r2, r3
 80089d6:	d80c      	bhi.n	80089f2 <xStreamBufferSend+0x8e>
	__asm volatile
 80089d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089dc:	b672      	cpsid	i
 80089de:	f383 8811 	msr	BASEPRI, r3
 80089e2:	f3bf 8f6f 	isb	sy
 80089e6:	f3bf 8f4f 	dsb	sy
 80089ea:	b662      	cpsie	i
 80089ec:	61fb      	str	r3, [r7, #28]
}
 80089ee:	bf00      	nop
 80089f0:	e7fe      	b.n	80089f0 <xStreamBufferSend+0x8c>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d040      	beq.n	8008a7a <xStreamBufferSend+0x116>
	{
		vTaskSetTimeOutState( &xTimeOut );
 80089f8:	f107 0310 	add.w	r3, r7, #16
 80089fc:	4618      	mov	r0, r3
 80089fe:	f001 f853 	bl	8009aa8 <vTaskSetTimeOutState>

		do
		{
			/* Wait until the required number of bytes are free in the message
			buffer. */
			taskENTER_CRITICAL();
 8008a02:	f002 fa6b 	bl	800aedc <vPortEnterCritical>
			{
				xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 8008a06:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008a08:	f7ff ff77 	bl	80088fa <xStreamBufferSpacesAvailable>
 8008a0c:	6378      	str	r0, [r7, #52]	; 0x34

				if( xSpace < xRequiredSpace )
 8008a0e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008a10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a12:	429a      	cmp	r2, r3
 8008a14:	d219      	bcs.n	8008a4a <xStreamBufferSend+0xe6>
				{
					/* Clear notification state as going to wait for space. */
					( void ) xTaskNotifyStateClear( NULL );
 8008a16:	2000      	movs	r0, #0
 8008a18:	f001 fcba 	bl	800a390 <xTaskNotifyStateClear>

					/* Should only be one writer. */
					configASSERT( pxStreamBuffer->xTaskWaitingToSend == NULL );
 8008a1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a1e:	695b      	ldr	r3, [r3, #20]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d00c      	beq.n	8008a3e <xStreamBufferSend+0xda>
	__asm volatile
 8008a24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a28:	b672      	cpsid	i
 8008a2a:	f383 8811 	msr	BASEPRI, r3
 8008a2e:	f3bf 8f6f 	isb	sy
 8008a32:	f3bf 8f4f 	dsb	sy
 8008a36:	b662      	cpsie	i
 8008a38:	61bb      	str	r3, [r7, #24]
}
 8008a3a:	bf00      	nop
 8008a3c:	e7fe      	b.n	8008a3c <xStreamBufferSend+0xd8>
					pxStreamBuffer->xTaskWaitingToSend = xTaskGetCurrentTaskHandle();
 8008a3e:	f001 f9f7 	bl	8009e30 <xTaskGetCurrentTaskHandle>
 8008a42:	4602      	mov	r2, r0
 8008a44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a46:	615a      	str	r2, [r3, #20]
 8008a48:	e002      	b.n	8008a50 <xStreamBufferSend+0xec>
				}
				else
				{
					taskEXIT_CRITICAL();
 8008a4a:	f002 fa7b 	bl	800af44 <vPortExitCritical>
					break;
 8008a4e:	e014      	b.n	8008a7a <xStreamBufferSend+0x116>
				}
			}
			taskEXIT_CRITICAL();
 8008a50:	f002 fa78 	bl	800af44 <vPortExitCritical>

			traceBLOCKING_ON_STREAM_BUFFER_SEND( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 8008a54:	683b      	ldr	r3, [r7, #0]
 8008a56:	2200      	movs	r2, #0
 8008a58:	2100      	movs	r1, #0
 8008a5a:	2000      	movs	r0, #0
 8008a5c:	f001 fa88 	bl	8009f70 <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToSend = NULL;
 8008a60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a62:	2200      	movs	r2, #0
 8008a64:	615a      	str	r2, [r3, #20]

		} while( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE );
 8008a66:	463a      	mov	r2, r7
 8008a68:	f107 0310 	add.w	r3, r7, #16
 8008a6c:	4611      	mov	r1, r2
 8008a6e:	4618      	mov	r0, r3
 8008a70:	f001 f858 	bl	8009b24 <xTaskCheckForTimeOut>
 8008a74:	4603      	mov	r3, r0
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d0c3      	beq.n	8008a02 <xStreamBufferSend+0x9e>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xSpace == ( size_t ) 0 )
 8008a7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d103      	bne.n	8008a88 <xStreamBufferSend+0x124>
	{
		xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 8008a80:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008a82:	f7ff ff3a 	bl	80088fa <xStreamBufferSpacesAvailable>
 8008a86:	6378      	str	r0, [r7, #52]	; 0x34
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
 8008a88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a8a:	9300      	str	r3, [sp, #0]
 8008a8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a8e:	687a      	ldr	r2, [r7, #4]
 8008a90:	68b9      	ldr	r1, [r7, #8]
 8008a92:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008a94:	f000 f89a 	bl	8008bcc <prvWriteMessageToBuffer>
 8008a98:	62b8      	str	r0, [r7, #40]	; 0x28

	if( xReturn > ( size_t ) 0 )
 8008a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d019      	beq.n	8008ad4 <xStreamBufferSend+0x170>
	{
		traceSTREAM_BUFFER_SEND( xStreamBuffer, xReturn );

		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
 8008aa0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008aa2:	f000 fa95 	bl	8008fd0 <prvBytesInBuffer>
 8008aa6:	4602      	mov	r2, r0
 8008aa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008aaa:	68db      	ldr	r3, [r3, #12]
 8008aac:	429a      	cmp	r2, r3
 8008aae:	d311      	bcc.n	8008ad4 <xStreamBufferSend+0x170>
		{
			sbSEND_COMPLETED( pxStreamBuffer );
 8008ab0:	f000 fd4e 	bl	8009550 <vTaskSuspendAll>
 8008ab4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ab6:	691b      	ldr	r3, [r3, #16]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d009      	beq.n	8008ad0 <xStreamBufferSend+0x16c>
 8008abc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008abe:	6918      	ldr	r0, [r3, #16]
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	2100      	movs	r1, #0
 8008ac6:	f001 fab3 	bl	800a030 <xTaskGenericNotify>
 8008aca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008acc:	2200      	movs	r2, #0
 8008ace:	611a      	str	r2, [r3, #16]
 8008ad0:	f000 fd4c 	bl	800956c <xTaskResumeAll>
	{
		mtCOVERAGE_TEST_MARKER();
		traceSTREAM_BUFFER_SEND_FAILED( xStreamBuffer );
	}

	return xReturn;
 8008ad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	3738      	adds	r7, #56	; 0x38
 8008ada:	46bd      	mov	sp, r7
 8008adc:	bd80      	pop	{r7, pc}

08008ade <xStreamBufferSendFromISR>:

size_t xStreamBufferSendFromISR( StreamBufferHandle_t xStreamBuffer,
								 const void *pvTxData,
								 size_t xDataLengthBytes,
								 BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008ade:	b580      	push	{r7, lr}
 8008ae0:	b090      	sub	sp, #64	; 0x40
 8008ae2:	af02      	add	r7, sp, #8
 8008ae4:	60f8      	str	r0, [r7, #12]
 8008ae6:	60b9      	str	r1, [r7, #8]
 8008ae8:	607a      	str	r2, [r7, #4]
 8008aea:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	633b      	str	r3, [r7, #48]	; 0x30
size_t xReturn, xSpace;
size_t xRequiredSpace = xDataLengthBytes;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	637b      	str	r3, [r7, #52]	; 0x34

	configASSERT( pvTxData );
 8008af4:	68bb      	ldr	r3, [r7, #8]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d10c      	bne.n	8008b14 <xStreamBufferSendFromISR+0x36>
	__asm volatile
 8008afa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008afe:	b672      	cpsid	i
 8008b00:	f383 8811 	msr	BASEPRI, r3
 8008b04:	f3bf 8f6f 	isb	sy
 8008b08:	f3bf 8f4f 	dsb	sy
 8008b0c:	b662      	cpsie	i
 8008b0e:	623b      	str	r3, [r7, #32]
}
 8008b10:	bf00      	nop
 8008b12:	e7fe      	b.n	8008b12 <xStreamBufferSendFromISR+0x34>
	configASSERT( pxStreamBuffer );
 8008b14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d10c      	bne.n	8008b34 <xStreamBufferSendFromISR+0x56>
	__asm volatile
 8008b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b1e:	b672      	cpsid	i
 8008b20:	f383 8811 	msr	BASEPRI, r3
 8008b24:	f3bf 8f6f 	isb	sy
 8008b28:	f3bf 8f4f 	dsb	sy
 8008b2c:	b662      	cpsie	i
 8008b2e:	61fb      	str	r3, [r7, #28]
}
 8008b30:	bf00      	nop
 8008b32:	e7fe      	b.n	8008b32 <xStreamBufferSendFromISR+0x54>

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 8008b34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b36:	7f1b      	ldrb	r3, [r3, #28]
 8008b38:	f003 0301 	and.w	r3, r3, #1
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d002      	beq.n	8008b46 <xStreamBufferSendFromISR+0x68>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
 8008b40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b42:	3304      	adds	r3, #4
 8008b44:	637b      	str	r3, [r7, #52]	; 0x34
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 8008b46:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008b48:	f7ff fed7 	bl	80088fa <xStreamBufferSpacesAvailable>
 8008b4c:	62f8      	str	r0, [r7, #44]	; 0x2c
	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
 8008b4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b50:	9300      	str	r3, [sp, #0]
 8008b52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b54:	687a      	ldr	r2, [r7, #4]
 8008b56:	68b9      	ldr	r1, [r7, #8]
 8008b58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008b5a:	f000 f837 	bl	8008bcc <prvWriteMessageToBuffer>
 8008b5e:	62b8      	str	r0, [r7, #40]	; 0x28

	if( xReturn > ( size_t ) 0 )
 8008b60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d02d      	beq.n	8008bc2 <xStreamBufferSendFromISR+0xe4>
	{
		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
 8008b66:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008b68:	f000 fa32 	bl	8008fd0 <prvBytesInBuffer>
 8008b6c:	4602      	mov	r2, r0
 8008b6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b70:	68db      	ldr	r3, [r3, #12]
 8008b72:	429a      	cmp	r2, r3
 8008b74:	d325      	bcc.n	8008bc2 <xStreamBufferSendFromISR+0xe4>
	__asm volatile
 8008b76:	f3ef 8211 	mrs	r2, BASEPRI
 8008b7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b7e:	b672      	cpsid	i
 8008b80:	f383 8811 	msr	BASEPRI, r3
 8008b84:	f3bf 8f6f 	isb	sy
 8008b88:	f3bf 8f4f 	dsb	sy
 8008b8c:	b662      	cpsie	i
 8008b8e:	61ba      	str	r2, [r7, #24]
 8008b90:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008b92:	69bb      	ldr	r3, [r7, #24]
		{
			sbSEND_COMPLETE_FROM_ISR( pxStreamBuffer, pxHigherPriorityTaskWoken );
 8008b94:	627b      	str	r3, [r7, #36]	; 0x24
 8008b96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b98:	691b      	ldr	r3, [r3, #16]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d00b      	beq.n	8008bb6 <xStreamBufferSendFromISR+0xd8>
 8008b9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ba0:	6918      	ldr	r0, [r3, #16]
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	9300      	str	r3, [sp, #0]
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	2200      	movs	r2, #0
 8008baa:	2100      	movs	r1, #0
 8008bac:	f001 fb04 	bl	800a1b8 <xTaskGenericNotifyFromISR>
 8008bb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bb2:	2200      	movs	r2, #0
 8008bb4:	611a      	str	r2, [r3, #16]
 8008bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bb8:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008bba:	693b      	ldr	r3, [r7, #16]
 8008bbc:	f383 8811 	msr	BASEPRI, r3
}
 8008bc0:	bf00      	nop
		mtCOVERAGE_TEST_MARKER();
	}

	traceSTREAM_BUFFER_SEND_FROM_ISR( xStreamBuffer, xReturn );

	return xReturn;
 8008bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	3738      	adds	r7, #56	; 0x38
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	bd80      	pop	{r7, pc}

08008bcc <prvWriteMessageToBuffer>:
static size_t prvWriteMessageToBuffer( StreamBuffer_t * const pxStreamBuffer,
									   const void * pvTxData,
									   size_t xDataLengthBytes,
									   size_t xSpace,
									   size_t xRequiredSpace )
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b086      	sub	sp, #24
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	60f8      	str	r0, [r7, #12]
 8008bd4:	60b9      	str	r1, [r7, #8]
 8008bd6:	607a      	str	r2, [r7, #4]
 8008bd8:	603b      	str	r3, [r7, #0]
	BaseType_t xShouldWrite;
	size_t xReturn;

	if( xSpace == ( size_t ) 0 )
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d102      	bne.n	8008be6 <prvWriteMessageToBuffer+0x1a>
	{
		/* Doesn't matter if this is a stream buffer or a message buffer, there
		is no space to write. */
		xShouldWrite = pdFALSE;
 8008be0:	2300      	movs	r3, #0
 8008be2:	617b      	str	r3, [r7, #20]
 8008be4:	e01d      	b.n	8008c22 <prvWriteMessageToBuffer+0x56>
	}
	else if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) == ( uint8_t ) 0 )
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	7f1b      	ldrb	r3, [r3, #28]
 8008bea:	f003 0301 	and.w	r3, r3, #1
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d108      	bne.n	8008c04 <prvWriteMessageToBuffer+0x38>
	{
		/* This is a stream buffer, as opposed to a message buffer, so writing a
		stream of bytes rather than discrete messages.  Write as many bytes as
		possible. */
		xShouldWrite = pdTRUE;
 8008bf2:	2301      	movs	r3, #1
 8008bf4:	617b      	str	r3, [r7, #20]
		xDataLengthBytes = configMIN( xDataLengthBytes, xSpace );
 8008bf6:	687a      	ldr	r2, [r7, #4]
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	4293      	cmp	r3, r2
 8008bfc:	bf28      	it	cs
 8008bfe:	4613      	movcs	r3, r2
 8008c00:	607b      	str	r3, [r7, #4]
 8008c02:	e00e      	b.n	8008c22 <prvWriteMessageToBuffer+0x56>
	}
	else if( xSpace >= xRequiredSpace )
 8008c04:	683a      	ldr	r2, [r7, #0]
 8008c06:	6a3b      	ldr	r3, [r7, #32]
 8008c08:	429a      	cmp	r2, r3
 8008c0a:	d308      	bcc.n	8008c1e <prvWriteMessageToBuffer+0x52>
	{
		/* This is a message buffer, as opposed to a stream buffer, and there
		is enough space to write both the message length and the message itself
		into the buffer.  Start by writing the length of the data, the data
		itself will be written later in this function. */
		xShouldWrite = pdTRUE;
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	617b      	str	r3, [r7, #20]
		( void ) prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) &( xDataLengthBytes ), sbBYTES_TO_STORE_MESSAGE_LENGTH );
 8008c10:	1d3b      	adds	r3, r7, #4
 8008c12:	2204      	movs	r2, #4
 8008c14:	4619      	mov	r1, r3
 8008c16:	68f8      	ldr	r0, [r7, #12]
 8008c18:	f000 f8e2 	bl	8008de0 <prvWriteBytesToBuffer>
 8008c1c:	e001      	b.n	8008c22 <prvWriteMessageToBuffer+0x56>
	}
	else
	{
		/* There is space available, but not enough space. */
		xShouldWrite = pdFALSE;
 8008c1e:	2300      	movs	r3, #0
 8008c20:	617b      	str	r3, [r7, #20]
	}

	if( xShouldWrite != pdFALSE )
 8008c22:	697b      	ldr	r3, [r7, #20]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d007      	beq.n	8008c38 <prvWriteMessageToBuffer+0x6c>
	{
		/* Writes the data itself. */
		xReturn = prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) pvTxData, xDataLengthBytes ); /*lint !e9079 Storage buffer is implemented as uint8_t for ease of sizing, alighment and access. */
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	461a      	mov	r2, r3
 8008c2c:	68b9      	ldr	r1, [r7, #8]
 8008c2e:	68f8      	ldr	r0, [r7, #12]
 8008c30:	f000 f8d6 	bl	8008de0 <prvWriteBytesToBuffer>
 8008c34:	6138      	str	r0, [r7, #16]
 8008c36:	e001      	b.n	8008c3c <prvWriteMessageToBuffer+0x70>
	}
	else
	{
		xReturn = 0;
 8008c38:	2300      	movs	r3, #0
 8008c3a:	613b      	str	r3, [r7, #16]
	}

	return xReturn;
 8008c3c:	693b      	ldr	r3, [r7, #16]
}
 8008c3e:	4618      	mov	r0, r3
 8008c40:	3718      	adds	r7, #24
 8008c42:	46bd      	mov	sp, r7
 8008c44:	bd80      	pop	{r7, pc}

08008c46 <xStreamBufferReceive>:

size_t xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
							 void *pvRxData,
							 size_t xBufferLengthBytes,
							 TickType_t xTicksToWait )
{
 8008c46:	b580      	push	{r7, lr}
 8008c48:	b08e      	sub	sp, #56	; 0x38
 8008c4a:	af02      	add	r7, sp, #8
 8008c4c:	60f8      	str	r0, [r7, #12]
 8008c4e:	60b9      	str	r1, [r7, #8]
 8008c50:	607a      	str	r2, [r7, #4]
 8008c52:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	623b      	str	r3, [r7, #32]
size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
 8008c58:	2300      	movs	r3, #0
 8008c5a:	62fb      	str	r3, [r7, #44]	; 0x2c

	configASSERT( pvRxData );
 8008c5c:	68bb      	ldr	r3, [r7, #8]
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d10c      	bne.n	8008c7c <xStreamBufferReceive+0x36>
	__asm volatile
 8008c62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c66:	b672      	cpsid	i
 8008c68:	f383 8811 	msr	BASEPRI, r3
 8008c6c:	f3bf 8f6f 	isb	sy
 8008c70:	f3bf 8f4f 	dsb	sy
 8008c74:	b662      	cpsie	i
 8008c76:	61fb      	str	r3, [r7, #28]
}
 8008c78:	bf00      	nop
 8008c7a:	e7fe      	b.n	8008c7a <xStreamBufferReceive+0x34>
	configASSERT( pxStreamBuffer );
 8008c7c:	6a3b      	ldr	r3, [r7, #32]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d10c      	bne.n	8008c9c <xStreamBufferReceive+0x56>
	__asm volatile
 8008c82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c86:	b672      	cpsid	i
 8008c88:	f383 8811 	msr	BASEPRI, r3
 8008c8c:	f3bf 8f6f 	isb	sy
 8008c90:	f3bf 8f4f 	dsb	sy
 8008c94:	b662      	cpsie	i
 8008c96:	61bb      	str	r3, [r7, #24]
}
 8008c98:	bf00      	nop
 8008c9a:	e7fe      	b.n	8008c9a <xStreamBufferReceive+0x54>
	/* This receive function is used by both message buffers, which store
	discrete messages, and stream buffers, which store a continuous stream of
	bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 8008c9c:	6a3b      	ldr	r3, [r7, #32]
 8008c9e:	7f1b      	ldrb	r3, [r3, #28]
 8008ca0:	f003 0301 	and.w	r3, r3, #1
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d002      	beq.n	8008cae <xStreamBufferReceive+0x68>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
 8008ca8:	2304      	movs	r3, #4
 8008caa:	627b      	str	r3, [r7, #36]	; 0x24
 8008cac:	e001      	b.n	8008cb2 <xStreamBufferReceive+0x6c>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
 8008cae:	2300      	movs	r3, #0
 8008cb0:	627b      	str	r3, [r7, #36]	; 0x24
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d036      	beq.n	8008d26 <xStreamBufferReceive+0xe0>
	{
		/* Checking if there is data and clearing the notification state must be
		performed atomically. */
		taskENTER_CRITICAL();
 8008cb8:	f002 f910 	bl	800aedc <vPortEnterCritical>
		{
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 8008cbc:	6a38      	ldr	r0, [r7, #32]
 8008cbe:	f000 f987 	bl	8008fd0 <prvBytesInBuffer>
 8008cc2:	62b8      	str	r0, [r7, #40]	; 0x28
			/* If this function was invoked by a message buffer read then
			xBytesToStoreMessageLength holds the number of bytes used to hold
			the length of the next discrete message.  If this function was
			invoked by a stream buffer read then xBytesToStoreMessageLength will
			be 0. */
			if( xBytesAvailable <= xBytesToStoreMessageLength )
 8008cc4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cc8:	429a      	cmp	r2, r3
 8008cca:	d818      	bhi.n	8008cfe <xStreamBufferReceive+0xb8>
			{
				/* Clear notification state as going to wait for data. */
				( void ) xTaskNotifyStateClear( NULL );
 8008ccc:	2000      	movs	r0, #0
 8008cce:	f001 fb5f 	bl	800a390 <xTaskNotifyStateClear>

				/* Should only be one reader. */
				configASSERT( pxStreamBuffer->xTaskWaitingToReceive == NULL );
 8008cd2:	6a3b      	ldr	r3, [r7, #32]
 8008cd4:	691b      	ldr	r3, [r3, #16]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d00c      	beq.n	8008cf4 <xStreamBufferReceive+0xae>
	__asm volatile
 8008cda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cde:	b672      	cpsid	i
 8008ce0:	f383 8811 	msr	BASEPRI, r3
 8008ce4:	f3bf 8f6f 	isb	sy
 8008ce8:	f3bf 8f4f 	dsb	sy
 8008cec:	b662      	cpsie	i
 8008cee:	617b      	str	r3, [r7, #20]
}
 8008cf0:	bf00      	nop
 8008cf2:	e7fe      	b.n	8008cf2 <xStreamBufferReceive+0xac>
				pxStreamBuffer->xTaskWaitingToReceive = xTaskGetCurrentTaskHandle();
 8008cf4:	f001 f89c 	bl	8009e30 <xTaskGetCurrentTaskHandle>
 8008cf8:	4602      	mov	r2, r0
 8008cfa:	6a3b      	ldr	r3, [r7, #32]
 8008cfc:	611a      	str	r2, [r3, #16]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8008cfe:	f002 f921 	bl	800af44 <vPortExitCritical>

		if( xBytesAvailable <= xBytesToStoreMessageLength )
 8008d02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d06:	429a      	cmp	r2, r3
 8008d08:	d811      	bhi.n	8008d2e <xStreamBufferReceive+0xe8>
		{
			/* Wait for data to be available. */
			traceBLOCKING_ON_STREAM_BUFFER_RECEIVE( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	2200      	movs	r2, #0
 8008d0e:	2100      	movs	r1, #0
 8008d10:	2000      	movs	r0, #0
 8008d12:	f001 f92d 	bl	8009f70 <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToReceive = NULL;
 8008d16:	6a3b      	ldr	r3, [r7, #32]
 8008d18:	2200      	movs	r2, #0
 8008d1a:	611a      	str	r2, [r3, #16]

			/* Recheck the data available after blocking. */
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 8008d1c:	6a38      	ldr	r0, [r7, #32]
 8008d1e:	f000 f957 	bl	8008fd0 <prvBytesInBuffer>
 8008d22:	62b8      	str	r0, [r7, #40]	; 0x28
 8008d24:	e003      	b.n	8008d2e <xStreamBufferReceive+0xe8>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 8008d26:	6a38      	ldr	r0, [r7, #32]
 8008d28:	f000 f952 	bl	8008fd0 <prvBytesInBuffer>
 8008d2c:	62b8      	str	r0, [r7, #40]	; 0x28
	/* Whether receiving a discrete message (where xBytesToStoreMessageLength
	holds the number of bytes used to store the message length) or a stream of
	bytes (where xBytesToStoreMessageLength is zero), the number of bytes
	available must be greater than xBytesToStoreMessageLength to be able to
	read bytes from the buffer. */
	if( xBytesAvailable > xBytesToStoreMessageLength )
 8008d2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d32:	429a      	cmp	r2, r3
 8008d34:	d91d      	bls.n	8008d72 <xStreamBufferReceive+0x12c>
	{
		xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable, xBytesToStoreMessageLength );
 8008d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d38:	9300      	str	r3, [sp, #0]
 8008d3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d3c:	687a      	ldr	r2, [r7, #4]
 8008d3e:	68b9      	ldr	r1, [r7, #8]
 8008d40:	6a38      	ldr	r0, [r7, #32]
 8008d42:	f000 f81b 	bl	8008d7c <prvReadMessageFromBuffer>
 8008d46:	62f8      	str	r0, [r7, #44]	; 0x2c

		/* Was a task waiting for space in the buffer? */
		if( xReceivedLength != ( size_t ) 0 )
 8008d48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d011      	beq.n	8008d72 <xStreamBufferReceive+0x12c>
		{
			traceSTREAM_BUFFER_RECEIVE( xStreamBuffer, xReceivedLength );
			sbRECEIVE_COMPLETED( pxStreamBuffer );
 8008d4e:	f000 fbff 	bl	8009550 <vTaskSuspendAll>
 8008d52:	6a3b      	ldr	r3, [r7, #32]
 8008d54:	695b      	ldr	r3, [r3, #20]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d009      	beq.n	8008d6e <xStreamBufferReceive+0x128>
 8008d5a:	6a3b      	ldr	r3, [r7, #32]
 8008d5c:	6958      	ldr	r0, [r3, #20]
 8008d5e:	2300      	movs	r3, #0
 8008d60:	2200      	movs	r2, #0
 8008d62:	2100      	movs	r1, #0
 8008d64:	f001 f964 	bl	800a030 <xTaskGenericNotify>
 8008d68:	6a3b      	ldr	r3, [r7, #32]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	615a      	str	r2, [r3, #20]
 8008d6e:	f000 fbfd 	bl	800956c <xTaskResumeAll>
	{
		traceSTREAM_BUFFER_RECEIVE_FAILED( xStreamBuffer );
		mtCOVERAGE_TEST_MARKER();
	}

	return xReceivedLength;
 8008d72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8008d74:	4618      	mov	r0, r3
 8008d76:	3730      	adds	r7, #48	; 0x30
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	bd80      	pop	{r7, pc}

08008d7c <prvReadMessageFromBuffer>:
static size_t prvReadMessageFromBuffer( StreamBuffer_t *pxStreamBuffer,
										void *pvRxData,
										size_t xBufferLengthBytes,
										size_t xBytesAvailable,
										size_t xBytesToStoreMessageLength )
{
 8008d7c:	b580      	push	{r7, lr}
 8008d7e:	b088      	sub	sp, #32
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	60f8      	str	r0, [r7, #12]
 8008d84:	60b9      	str	r1, [r7, #8]
 8008d86:	607a      	str	r2, [r7, #4]
 8008d88:	603b      	str	r3, [r7, #0]
size_t xOriginalTail, xReceivedLength, xNextMessageLength;
configMESSAGE_BUFFER_LENGTH_TYPE xTempNextMessageLength;

	if( xBytesToStoreMessageLength != ( size_t ) 0 )
 8008d8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d019      	beq.n	8008dc4 <prvReadMessageFromBuffer+0x48>
	{
		/* A discrete message is being received.  First receive the length
		of the message.  A copy of the tail is stored so the buffer can be
		returned to its prior state if the length of the message is too
		large for the provided buffer. */
		xOriginalTail = pxStreamBuffer->xTail;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	61bb      	str	r3, [r7, #24]
		( void ) prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) &xTempNextMessageLength, xBytesToStoreMessageLength, xBytesAvailable );
 8008d96:	f107 0110 	add.w	r1, r7, #16
 8008d9a:	683b      	ldr	r3, [r7, #0]
 8008d9c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008d9e:	68f8      	ldr	r0, [r7, #12]
 8008da0:	f000 f896 	bl	8008ed0 <prvReadBytesFromBuffer>
		xNextMessageLength = ( size_t ) xTempNextMessageLength;
 8008da4:	693b      	ldr	r3, [r7, #16]
 8008da6:	61fb      	str	r3, [r7, #28]

		/* Reduce the number of bytes available by the number of bytes just
		read out. */
		xBytesAvailable -= xBytesToStoreMessageLength;
 8008da8:	683a      	ldr	r2, [r7, #0]
 8008daa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dac:	1ad3      	subs	r3, r2, r3
 8008dae:	603b      	str	r3, [r7, #0]

		/* Check there is enough space in the buffer provided by the
		user. */
		if( xNextMessageLength > xBufferLengthBytes )
 8008db0:	69fa      	ldr	r2, [r7, #28]
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	429a      	cmp	r2, r3
 8008db6:	d907      	bls.n	8008dc8 <prvReadMessageFromBuffer+0x4c>
		{
			/* The user has provided insufficient space to read the message
			so return the buffer to its previous state (so the length of
			the message is in the buffer again). */
			pxStreamBuffer->xTail = xOriginalTail;
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	69ba      	ldr	r2, [r7, #24]
 8008dbc:	601a      	str	r2, [r3, #0]
			xNextMessageLength = 0;
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	61fb      	str	r3, [r7, #28]
 8008dc2:	e001      	b.n	8008dc8 <prvReadMessageFromBuffer+0x4c>
	}
	else
	{
		/* A stream of bytes is being received (as opposed to a discrete
		message), so read as many bytes as possible. */
		xNextMessageLength = xBufferLengthBytes;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	61fb      	str	r3, [r7, #28]
	}

	/* Read the actual data. */
	xReceivedLength = prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) pvRxData, xNextMessageLength, xBytesAvailable ); /*lint !e9079 Data storage area is implemented as uint8_t array for ease of sizing, indexing and alignment. */
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	69fa      	ldr	r2, [r7, #28]
 8008dcc:	68b9      	ldr	r1, [r7, #8]
 8008dce:	68f8      	ldr	r0, [r7, #12]
 8008dd0:	f000 f87e 	bl	8008ed0 <prvReadBytesFromBuffer>
 8008dd4:	6178      	str	r0, [r7, #20]

	return xReceivedLength;
 8008dd6:	697b      	ldr	r3, [r7, #20]
}
 8008dd8:	4618      	mov	r0, r3
 8008dda:	3720      	adds	r7, #32
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	bd80      	pop	{r7, pc}

08008de0 <prvWriteBytesToBuffer>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static size_t prvWriteBytesToBuffer( StreamBuffer_t * const pxStreamBuffer, const uint8_t *pucData, size_t xCount )
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b08a      	sub	sp, #40	; 0x28
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	60f8      	str	r0, [r7, #12]
 8008de8:	60b9      	str	r1, [r7, #8]
 8008dea:	607a      	str	r2, [r7, #4]
size_t xNextHead, xFirstLength;

	configASSERT( xCount > ( size_t ) 0 );
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d10c      	bne.n	8008e0c <prvWriteBytesToBuffer+0x2c>
	__asm volatile
 8008df2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008df6:	b672      	cpsid	i
 8008df8:	f383 8811 	msr	BASEPRI, r3
 8008dfc:	f3bf 8f6f 	isb	sy
 8008e00:	f3bf 8f4f 	dsb	sy
 8008e04:	b662      	cpsie	i
 8008e06:	61fb      	str	r3, [r7, #28]
}
 8008e08:	bf00      	nop
 8008e0a:	e7fe      	b.n	8008e0a <prvWriteBytesToBuffer+0x2a>

	xNextHead = pxStreamBuffer->xHead;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	685b      	ldr	r3, [r3, #4]
 8008e10:	627b      	str	r3, [r7, #36]	; 0x24

	/* Calculate the number of bytes that can be added in the first write -
	which may be less than the total number of bytes that need to be added if
	the buffer will wrap back to the beginning. */
	xFirstLength = configMIN( pxStreamBuffer->xLength - xNextHead, xCount );
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	689a      	ldr	r2, [r3, #8]
 8008e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e18:	1ad3      	subs	r3, r2, r3
 8008e1a:	687a      	ldr	r2, [r7, #4]
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	bf28      	it	cs
 8008e20:	4613      	movcs	r3, r2
 8008e22:	623b      	str	r3, [r7, #32]

	/* Write as many bytes as can be written in the first write. */
	configASSERT( ( xNextHead + xFirstLength ) <= pxStreamBuffer->xLength );
 8008e24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e26:	6a3b      	ldr	r3, [r7, #32]
 8008e28:	441a      	add	r2, r3
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	689b      	ldr	r3, [r3, #8]
 8008e2e:	429a      	cmp	r2, r3
 8008e30:	d90c      	bls.n	8008e4c <prvWriteBytesToBuffer+0x6c>
	__asm volatile
 8008e32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e36:	b672      	cpsid	i
 8008e38:	f383 8811 	msr	BASEPRI, r3
 8008e3c:	f3bf 8f6f 	isb	sy
 8008e40:	f3bf 8f4f 	dsb	sy
 8008e44:	b662      	cpsie	i
 8008e46:	61bb      	str	r3, [r7, #24]
}
 8008e48:	bf00      	nop
 8008e4a:	e7fe      	b.n	8008e4a <prvWriteBytesToBuffer+0x6a>
	( void ) memcpy( ( void* ) ( &( pxStreamBuffer->pucBuffer[ xNextHead ] ) ), ( const void * ) pucData, xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	699a      	ldr	r2, [r3, #24]
 8008e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e52:	4413      	add	r3, r2
 8008e54:	6a3a      	ldr	r2, [r7, #32]
 8008e56:	68b9      	ldr	r1, [r7, #8]
 8008e58:	4618      	mov	r0, r3
 8008e5a:	f002 fb75 	bl	800b548 <memcpy>

	/* If the number of bytes written was less than the number that could be
	written in the first write... */
	if( xCount > xFirstLength )
 8008e5e:	687a      	ldr	r2, [r7, #4]
 8008e60:	6a3b      	ldr	r3, [r7, #32]
 8008e62:	429a      	cmp	r2, r3
 8008e64:	d91e      	bls.n	8008ea4 <prvWriteBytesToBuffer+0xc4>
	{
		/* ...then write the remaining bytes to the start of the buffer. */
		configASSERT( ( xCount - xFirstLength ) <= pxStreamBuffer->xLength );
 8008e66:	687a      	ldr	r2, [r7, #4]
 8008e68:	6a3b      	ldr	r3, [r7, #32]
 8008e6a:	1ad2      	subs	r2, r2, r3
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	689b      	ldr	r3, [r3, #8]
 8008e70:	429a      	cmp	r2, r3
 8008e72:	d90c      	bls.n	8008e8e <prvWriteBytesToBuffer+0xae>
	__asm volatile
 8008e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e78:	b672      	cpsid	i
 8008e7a:	f383 8811 	msr	BASEPRI, r3
 8008e7e:	f3bf 8f6f 	isb	sy
 8008e82:	f3bf 8f4f 	dsb	sy
 8008e86:	b662      	cpsie	i
 8008e88:	617b      	str	r3, [r7, #20]
}
 8008e8a:	bf00      	nop
 8008e8c:	e7fe      	b.n	8008e8c <prvWriteBytesToBuffer+0xac>
		( void ) memcpy( ( void * ) pxStreamBuffer->pucBuffer, ( const void * ) &( pucData[ xFirstLength ] ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	6998      	ldr	r0, [r3, #24]
 8008e92:	68ba      	ldr	r2, [r7, #8]
 8008e94:	6a3b      	ldr	r3, [r7, #32]
 8008e96:	18d1      	adds	r1, r2, r3
 8008e98:	687a      	ldr	r2, [r7, #4]
 8008e9a:	6a3b      	ldr	r3, [r7, #32]
 8008e9c:	1ad3      	subs	r3, r2, r3
 8008e9e:	461a      	mov	r2, r3
 8008ea0:	f002 fb52 	bl	800b548 <memcpy>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xNextHead += xCount;
 8008ea4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	4413      	add	r3, r2
 8008eaa:	627b      	str	r3, [r7, #36]	; 0x24
	if( xNextHead >= pxStreamBuffer->xLength )
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	689b      	ldr	r3, [r3, #8]
 8008eb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008eb2:	429a      	cmp	r2, r3
 8008eb4:	d304      	bcc.n	8008ec0 <prvWriteBytesToBuffer+0xe0>
	{
		xNextHead -= pxStreamBuffer->xLength;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	689b      	ldr	r3, [r3, #8]
 8008eba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ebc:	1ad3      	subs	r3, r2, r3
 8008ebe:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxStreamBuffer->xHead = xNextHead;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ec4:	605a      	str	r2, [r3, #4]

	return xCount;
 8008ec6:	687b      	ldr	r3, [r7, #4]
}
 8008ec8:	4618      	mov	r0, r3
 8008eca:	3728      	adds	r7, #40	; 0x28
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	bd80      	pop	{r7, pc}

08008ed0 <prvReadBytesFromBuffer>:
/*-----------------------------------------------------------*/

static size_t prvReadBytesFromBuffer( StreamBuffer_t *pxStreamBuffer, uint8_t *pucData, size_t xMaxCount, size_t xBytesAvailable )
{
 8008ed0:	b580      	push	{r7, lr}
 8008ed2:	b08a      	sub	sp, #40	; 0x28
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	60f8      	str	r0, [r7, #12]
 8008ed8:	60b9      	str	r1, [r7, #8]
 8008eda:	607a      	str	r2, [r7, #4]
 8008edc:	603b      	str	r3, [r7, #0]
size_t xCount, xFirstLength, xNextTail;

	/* Use the minimum of the wanted bytes and the available bytes. */
	xCount = configMIN( xBytesAvailable, xMaxCount );
 8008ede:	687a      	ldr	r2, [r7, #4]
 8008ee0:	683b      	ldr	r3, [r7, #0]
 8008ee2:	4293      	cmp	r3, r2
 8008ee4:	bf28      	it	cs
 8008ee6:	4613      	movcs	r3, r2
 8008ee8:	623b      	str	r3, [r7, #32]

	if( xCount > ( size_t ) 0 )
 8008eea:	6a3b      	ldr	r3, [r7, #32]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d06a      	beq.n	8008fc6 <prvReadBytesFromBuffer+0xf6>
	{
		xNextTail = pxStreamBuffer->xTail;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	627b      	str	r3, [r7, #36]	; 0x24

		/* Calculate the number of bytes that can be read - which may be
		less than the number wanted if the data wraps around to the start of
		the buffer. */
		xFirstLength = configMIN( pxStreamBuffer->xLength - xNextTail, xCount );
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	689a      	ldr	r2, [r3, #8]
 8008efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008efc:	1ad3      	subs	r3, r2, r3
 8008efe:	6a3a      	ldr	r2, [r7, #32]
 8008f00:	4293      	cmp	r3, r2
 8008f02:	bf28      	it	cs
 8008f04:	4613      	movcs	r3, r2
 8008f06:	61fb      	str	r3, [r7, #28]

		/* Obtain the number of bytes it is possible to obtain in the first
		read.  Asserts check bounds of read and write. */
		configASSERT( xFirstLength <= xMaxCount );
 8008f08:	69fa      	ldr	r2, [r7, #28]
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	429a      	cmp	r2, r3
 8008f0e:	d90c      	bls.n	8008f2a <prvReadBytesFromBuffer+0x5a>
	__asm volatile
 8008f10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f14:	b672      	cpsid	i
 8008f16:	f383 8811 	msr	BASEPRI, r3
 8008f1a:	f3bf 8f6f 	isb	sy
 8008f1e:	f3bf 8f4f 	dsb	sy
 8008f22:	b662      	cpsie	i
 8008f24:	61bb      	str	r3, [r7, #24]
}
 8008f26:	bf00      	nop
 8008f28:	e7fe      	b.n	8008f28 <prvReadBytesFromBuffer+0x58>
		configASSERT( ( xNextTail + xFirstLength ) <= pxStreamBuffer->xLength );
 8008f2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f2c:	69fb      	ldr	r3, [r7, #28]
 8008f2e:	441a      	add	r2, r3
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	689b      	ldr	r3, [r3, #8]
 8008f34:	429a      	cmp	r2, r3
 8008f36:	d90c      	bls.n	8008f52 <prvReadBytesFromBuffer+0x82>
	__asm volatile
 8008f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f3c:	b672      	cpsid	i
 8008f3e:	f383 8811 	msr	BASEPRI, r3
 8008f42:	f3bf 8f6f 	isb	sy
 8008f46:	f3bf 8f4f 	dsb	sy
 8008f4a:	b662      	cpsie	i
 8008f4c:	617b      	str	r3, [r7, #20]
}
 8008f4e:	bf00      	nop
 8008f50:	e7fe      	b.n	8008f50 <prvReadBytesFromBuffer+0x80>
		( void ) memcpy( ( void * ) pucData, ( const void * ) &( pxStreamBuffer->pucBuffer[ xNextTail ] ), xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	699a      	ldr	r2, [r3, #24]
 8008f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f58:	4413      	add	r3, r2
 8008f5a:	69fa      	ldr	r2, [r7, #28]
 8008f5c:	4619      	mov	r1, r3
 8008f5e:	68b8      	ldr	r0, [r7, #8]
 8008f60:	f002 faf2 	bl	800b548 <memcpy>

		/* If the total number of wanted bytes is greater than the number
		that could be read in the first read... */
		if( xCount > xFirstLength )
 8008f64:	6a3a      	ldr	r2, [r7, #32]
 8008f66:	69fb      	ldr	r3, [r7, #28]
 8008f68:	429a      	cmp	r2, r3
 8008f6a:	d91b      	bls.n	8008fa4 <prvReadBytesFromBuffer+0xd4>
		{
			/*...then read the remaining bytes from the start of the buffer. */
			configASSERT( xCount <= xMaxCount );
 8008f6c:	6a3a      	ldr	r2, [r7, #32]
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	429a      	cmp	r2, r3
 8008f72:	d90c      	bls.n	8008f8e <prvReadBytesFromBuffer+0xbe>
	__asm volatile
 8008f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f78:	b672      	cpsid	i
 8008f7a:	f383 8811 	msr	BASEPRI, r3
 8008f7e:	f3bf 8f6f 	isb	sy
 8008f82:	f3bf 8f4f 	dsb	sy
 8008f86:	b662      	cpsie	i
 8008f88:	613b      	str	r3, [r7, #16]
}
 8008f8a:	bf00      	nop
 8008f8c:	e7fe      	b.n	8008f8c <prvReadBytesFromBuffer+0xbc>
			( void ) memcpy( ( void * ) &( pucData[ xFirstLength ] ), ( void * ) ( pxStreamBuffer->pucBuffer ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 8008f8e:	68ba      	ldr	r2, [r7, #8]
 8008f90:	69fb      	ldr	r3, [r7, #28]
 8008f92:	18d0      	adds	r0, r2, r3
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	6999      	ldr	r1, [r3, #24]
 8008f98:	6a3a      	ldr	r2, [r7, #32]
 8008f9a:	69fb      	ldr	r3, [r7, #28]
 8008f9c:	1ad3      	subs	r3, r2, r3
 8008f9e:	461a      	mov	r2, r3
 8008fa0:	f002 fad2 	bl	800b548 <memcpy>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Move the tail pointer to effectively remove the data read from
		the buffer. */
		xNextTail += xCount;
 8008fa4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fa6:	6a3b      	ldr	r3, [r7, #32]
 8008fa8:	4413      	add	r3, r2
 8008faa:	627b      	str	r3, [r7, #36]	; 0x24

		if( xNextTail >= pxStreamBuffer->xLength )
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	689b      	ldr	r3, [r3, #8]
 8008fb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fb2:	429a      	cmp	r2, r3
 8008fb4:	d304      	bcc.n	8008fc0 <prvReadBytesFromBuffer+0xf0>
		{
			xNextTail -= pxStreamBuffer->xLength;
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	689b      	ldr	r3, [r3, #8]
 8008fba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fbc:	1ad3      	subs	r3, r2, r3
 8008fbe:	627b      	str	r3, [r7, #36]	; 0x24
		}

		pxStreamBuffer->xTail = xNextTail;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fc4:	601a      	str	r2, [r3, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 8008fc6:	6a3b      	ldr	r3, [r7, #32]
}
 8008fc8:	4618      	mov	r0, r3
 8008fca:	3728      	adds	r7, #40	; 0x28
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	bd80      	pop	{r7, pc}

08008fd0 <prvBytesInBuffer>:
/*-----------------------------------------------------------*/

static size_t prvBytesInBuffer( const StreamBuffer_t * const pxStreamBuffer )
{
 8008fd0:	b480      	push	{r7}
 8008fd2:	b085      	sub	sp, #20
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
/* Returns the distance between xTail and xHead. */
size_t xCount;

	xCount = pxStreamBuffer->xLength + pxStreamBuffer->xHead;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	689a      	ldr	r2, [r3, #8]
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	685b      	ldr	r3, [r3, #4]
 8008fe0:	4413      	add	r3, r2
 8008fe2:	60fb      	str	r3, [r7, #12]
	xCount -= pxStreamBuffer->xTail;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	68fa      	ldr	r2, [r7, #12]
 8008fea:	1ad3      	subs	r3, r2, r3
 8008fec:	60fb      	str	r3, [r7, #12]
	if ( xCount >= pxStreamBuffer->xLength )
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	689b      	ldr	r3, [r3, #8]
 8008ff2:	68fa      	ldr	r2, [r7, #12]
 8008ff4:	429a      	cmp	r2, r3
 8008ff6:	d304      	bcc.n	8009002 <prvBytesInBuffer+0x32>
	{
		xCount -= pxStreamBuffer->xLength;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	689b      	ldr	r3, [r3, #8]
 8008ffc:	68fa      	ldr	r2, [r7, #12]
 8008ffe:	1ad3      	subs	r3, r2, r3
 8009000:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 8009002:	68fb      	ldr	r3, [r7, #12]
}
 8009004:	4618      	mov	r0, r3
 8009006:	3714      	adds	r7, #20
 8009008:	46bd      	mov	sp, r7
 800900a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900e:	4770      	bx	lr

08009010 <prvInitialiseNewStreamBuffer>:
static void prvInitialiseNewStreamBuffer( StreamBuffer_t * const pxStreamBuffer,
										  uint8_t * const pucBuffer,
										  size_t xBufferSizeBytes,
										  size_t xTriggerLevelBytes,
										  uint8_t ucFlags )
{
 8009010:	b580      	push	{r7, lr}
 8009012:	b086      	sub	sp, #24
 8009014:	af00      	add	r7, sp, #0
 8009016:	60f8      	str	r0, [r7, #12]
 8009018:	60b9      	str	r1, [r7, #8]
 800901a:	607a      	str	r2, [r7, #4]
 800901c:	603b      	str	r3, [r7, #0]
	#if( configASSERT_DEFINED == 1 )
	{
		/* The value written just has to be identifiable when looking at the
		memory.  Don't use 0xA5 as that is the stack fill value and could
		result in confusion as to what is actually being observed. */
		const BaseType_t xWriteValue = 0x55;
 800901e:	2355      	movs	r3, #85	; 0x55
 8009020:	617b      	str	r3, [r7, #20]
		configASSERT( memset( pucBuffer, ( int ) xWriteValue, xBufferSizeBytes ) == pucBuffer );
 8009022:	687a      	ldr	r2, [r7, #4]
 8009024:	6979      	ldr	r1, [r7, #20]
 8009026:	68b8      	ldr	r0, [r7, #8]
 8009028:	f002 fa9c 	bl	800b564 <memset>
 800902c:	4602      	mov	r2, r0
 800902e:	68bb      	ldr	r3, [r7, #8]
 8009030:	4293      	cmp	r3, r2
 8009032:	d00c      	beq.n	800904e <prvInitialiseNewStreamBuffer+0x3e>
	__asm volatile
 8009034:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009038:	b672      	cpsid	i
 800903a:	f383 8811 	msr	BASEPRI, r3
 800903e:	f3bf 8f6f 	isb	sy
 8009042:	f3bf 8f4f 	dsb	sy
 8009046:	b662      	cpsie	i
 8009048:	613b      	str	r3, [r7, #16]
}
 800904a:	bf00      	nop
 800904c:	e7fe      	b.n	800904c <prvInitialiseNewStreamBuffer+0x3c>
	} /*lint !e529 !e438 xWriteValue is only used if configASSERT() is defined. */
	#endif

	( void ) memset( ( void * ) pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) ); /*lint !e9087 memset() requires void *. */
 800904e:	2224      	movs	r2, #36	; 0x24
 8009050:	2100      	movs	r1, #0
 8009052:	68f8      	ldr	r0, [r7, #12]
 8009054:	f002 fa86 	bl	800b564 <memset>
	pxStreamBuffer->pucBuffer = pucBuffer;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	68ba      	ldr	r2, [r7, #8]
 800905c:	619a      	str	r2, [r3, #24]
	pxStreamBuffer->xLength = xBufferSizeBytes;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	687a      	ldr	r2, [r7, #4]
 8009062:	609a      	str	r2, [r3, #8]
	pxStreamBuffer->xTriggerLevelBytes = xTriggerLevelBytes;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	683a      	ldr	r2, [r7, #0]
 8009068:	60da      	str	r2, [r3, #12]
	pxStreamBuffer->ucFlags = ucFlags;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8009070:	771a      	strb	r2, [r3, #28]
}
 8009072:	bf00      	nop
 8009074:	3718      	adds	r7, #24
 8009076:	46bd      	mov	sp, r7
 8009078:	bd80      	pop	{r7, pc}

0800907a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800907a:	b580      	push	{r7, lr}
 800907c:	b08e      	sub	sp, #56	; 0x38
 800907e:	af04      	add	r7, sp, #16
 8009080:	60f8      	str	r0, [r7, #12]
 8009082:	60b9      	str	r1, [r7, #8]
 8009084:	607a      	str	r2, [r7, #4]
 8009086:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009088:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800908a:	2b00      	cmp	r3, #0
 800908c:	d10c      	bne.n	80090a8 <xTaskCreateStatic+0x2e>
	__asm volatile
 800908e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009092:	b672      	cpsid	i
 8009094:	f383 8811 	msr	BASEPRI, r3
 8009098:	f3bf 8f6f 	isb	sy
 800909c:	f3bf 8f4f 	dsb	sy
 80090a0:	b662      	cpsie	i
 80090a2:	623b      	str	r3, [r7, #32]
}
 80090a4:	bf00      	nop
 80090a6:	e7fe      	b.n	80090a6 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 80090a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d10c      	bne.n	80090c8 <xTaskCreateStatic+0x4e>
	__asm volatile
 80090ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090b2:	b672      	cpsid	i
 80090b4:	f383 8811 	msr	BASEPRI, r3
 80090b8:	f3bf 8f6f 	isb	sy
 80090bc:	f3bf 8f4f 	dsb	sy
 80090c0:	b662      	cpsie	i
 80090c2:	61fb      	str	r3, [r7, #28]
}
 80090c4:	bf00      	nop
 80090c6:	e7fe      	b.n	80090c6 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80090c8:	23bc      	movs	r3, #188	; 0xbc
 80090ca:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80090cc:	693b      	ldr	r3, [r7, #16]
 80090ce:	2bbc      	cmp	r3, #188	; 0xbc
 80090d0:	d00c      	beq.n	80090ec <xTaskCreateStatic+0x72>
	__asm volatile
 80090d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090d6:	b672      	cpsid	i
 80090d8:	f383 8811 	msr	BASEPRI, r3
 80090dc:	f3bf 8f6f 	isb	sy
 80090e0:	f3bf 8f4f 	dsb	sy
 80090e4:	b662      	cpsie	i
 80090e6:	61bb      	str	r3, [r7, #24]
}
 80090e8:	bf00      	nop
 80090ea:	e7fe      	b.n	80090ea <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80090ec:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80090ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d01e      	beq.n	8009132 <xTaskCreateStatic+0xb8>
 80090f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d01b      	beq.n	8009132 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80090fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090fc:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80090fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009100:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009102:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009106:	2202      	movs	r2, #2
 8009108:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800910c:	2300      	movs	r3, #0
 800910e:	9303      	str	r3, [sp, #12]
 8009110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009112:	9302      	str	r3, [sp, #8]
 8009114:	f107 0314 	add.w	r3, r7, #20
 8009118:	9301      	str	r3, [sp, #4]
 800911a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800911c:	9300      	str	r3, [sp, #0]
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	687a      	ldr	r2, [r7, #4]
 8009122:	68b9      	ldr	r1, [r7, #8]
 8009124:	68f8      	ldr	r0, [r7, #12]
 8009126:	f000 f851 	bl	80091cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800912a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800912c:	f000 f8f6 	bl	800931c <prvAddNewTaskToReadyList>
 8009130:	e001      	b.n	8009136 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 8009132:	2300      	movs	r3, #0
 8009134:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009136:	697b      	ldr	r3, [r7, #20]
	}
 8009138:	4618      	mov	r0, r3
 800913a:	3728      	adds	r7, #40	; 0x28
 800913c:	46bd      	mov	sp, r7
 800913e:	bd80      	pop	{r7, pc}

08009140 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009140:	b580      	push	{r7, lr}
 8009142:	b08c      	sub	sp, #48	; 0x30
 8009144:	af04      	add	r7, sp, #16
 8009146:	60f8      	str	r0, [r7, #12]
 8009148:	60b9      	str	r1, [r7, #8]
 800914a:	603b      	str	r3, [r7, #0]
 800914c:	4613      	mov	r3, r2
 800914e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009150:	88fb      	ldrh	r3, [r7, #6]
 8009152:	009b      	lsls	r3, r3, #2
 8009154:	4618      	mov	r0, r3
 8009156:	f001 ffed 	bl	800b134 <pvPortMalloc>
 800915a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800915c:	697b      	ldr	r3, [r7, #20]
 800915e:	2b00      	cmp	r3, #0
 8009160:	d00e      	beq.n	8009180 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009162:	20bc      	movs	r0, #188	; 0xbc
 8009164:	f001 ffe6 	bl	800b134 <pvPortMalloc>
 8009168:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800916a:	69fb      	ldr	r3, [r7, #28]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d003      	beq.n	8009178 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009170:	69fb      	ldr	r3, [r7, #28]
 8009172:	697a      	ldr	r2, [r7, #20]
 8009174:	631a      	str	r2, [r3, #48]	; 0x30
 8009176:	e005      	b.n	8009184 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009178:	6978      	ldr	r0, [r7, #20]
 800917a:	f002 f8a5 	bl	800b2c8 <vPortFree>
 800917e:	e001      	b.n	8009184 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009180:	2300      	movs	r3, #0
 8009182:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009184:	69fb      	ldr	r3, [r7, #28]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d017      	beq.n	80091ba <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800918a:	69fb      	ldr	r3, [r7, #28]
 800918c:	2200      	movs	r2, #0
 800918e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009192:	88fa      	ldrh	r2, [r7, #6]
 8009194:	2300      	movs	r3, #0
 8009196:	9303      	str	r3, [sp, #12]
 8009198:	69fb      	ldr	r3, [r7, #28]
 800919a:	9302      	str	r3, [sp, #8]
 800919c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800919e:	9301      	str	r3, [sp, #4]
 80091a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091a2:	9300      	str	r3, [sp, #0]
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	68b9      	ldr	r1, [r7, #8]
 80091a8:	68f8      	ldr	r0, [r7, #12]
 80091aa:	f000 f80f 	bl	80091cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80091ae:	69f8      	ldr	r0, [r7, #28]
 80091b0:	f000 f8b4 	bl	800931c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80091b4:	2301      	movs	r3, #1
 80091b6:	61bb      	str	r3, [r7, #24]
 80091b8:	e002      	b.n	80091c0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80091ba:	f04f 33ff 	mov.w	r3, #4294967295
 80091be:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80091c0:	69bb      	ldr	r3, [r7, #24]
	}
 80091c2:	4618      	mov	r0, r3
 80091c4:	3720      	adds	r7, #32
 80091c6:	46bd      	mov	sp, r7
 80091c8:	bd80      	pop	{r7, pc}
	...

080091cc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80091cc:	b580      	push	{r7, lr}
 80091ce:	b088      	sub	sp, #32
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	60f8      	str	r0, [r7, #12]
 80091d4:	60b9      	str	r1, [r7, #8]
 80091d6:	607a      	str	r2, [r7, #4]
 80091d8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80091da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091dc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	009b      	lsls	r3, r3, #2
 80091e2:	461a      	mov	r2, r3
 80091e4:	21a5      	movs	r1, #165	; 0xa5
 80091e6:	f002 f9bd 	bl	800b564 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80091ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80091ee:	6879      	ldr	r1, [r7, #4]
 80091f0:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80091f4:	440b      	add	r3, r1
 80091f6:	009b      	lsls	r3, r3, #2
 80091f8:	4413      	add	r3, r2
 80091fa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80091fc:	69bb      	ldr	r3, [r7, #24]
 80091fe:	f023 0307 	bic.w	r3, r3, #7
 8009202:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009204:	69bb      	ldr	r3, [r7, #24]
 8009206:	f003 0307 	and.w	r3, r3, #7
 800920a:	2b00      	cmp	r3, #0
 800920c:	d00c      	beq.n	8009228 <prvInitialiseNewTask+0x5c>
	__asm volatile
 800920e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009212:	b672      	cpsid	i
 8009214:	f383 8811 	msr	BASEPRI, r3
 8009218:	f3bf 8f6f 	isb	sy
 800921c:	f3bf 8f4f 	dsb	sy
 8009220:	b662      	cpsie	i
 8009222:	617b      	str	r3, [r7, #20]
}
 8009224:	bf00      	nop
 8009226:	e7fe      	b.n	8009226 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009228:	68bb      	ldr	r3, [r7, #8]
 800922a:	2b00      	cmp	r3, #0
 800922c:	d01f      	beq.n	800926e <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800922e:	2300      	movs	r3, #0
 8009230:	61fb      	str	r3, [r7, #28]
 8009232:	e012      	b.n	800925a <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009234:	68ba      	ldr	r2, [r7, #8]
 8009236:	69fb      	ldr	r3, [r7, #28]
 8009238:	4413      	add	r3, r2
 800923a:	7819      	ldrb	r1, [r3, #0]
 800923c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800923e:	69fb      	ldr	r3, [r7, #28]
 8009240:	4413      	add	r3, r2
 8009242:	3334      	adds	r3, #52	; 0x34
 8009244:	460a      	mov	r2, r1
 8009246:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009248:	68ba      	ldr	r2, [r7, #8]
 800924a:	69fb      	ldr	r3, [r7, #28]
 800924c:	4413      	add	r3, r2
 800924e:	781b      	ldrb	r3, [r3, #0]
 8009250:	2b00      	cmp	r3, #0
 8009252:	d006      	beq.n	8009262 <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009254:	69fb      	ldr	r3, [r7, #28]
 8009256:	3301      	adds	r3, #1
 8009258:	61fb      	str	r3, [r7, #28]
 800925a:	69fb      	ldr	r3, [r7, #28]
 800925c:	2b0f      	cmp	r3, #15
 800925e:	d9e9      	bls.n	8009234 <prvInitialiseNewTask+0x68>
 8009260:	e000      	b.n	8009264 <prvInitialiseNewTask+0x98>
			{
				break;
 8009262:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009264:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009266:	2200      	movs	r2, #0
 8009268:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800926c:	e003      	b.n	8009276 <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800926e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009270:	2200      	movs	r2, #0
 8009272:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009276:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009278:	2b37      	cmp	r3, #55	; 0x37
 800927a:	d901      	bls.n	8009280 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800927c:	2337      	movs	r3, #55	; 0x37
 800927e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009282:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009284:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009288:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800928a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800928c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800928e:	2200      	movs	r2, #0
 8009290:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009294:	3304      	adds	r3, #4
 8009296:	4618      	mov	r0, r3
 8009298:	f7fe fd30 	bl	8007cfc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800929c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800929e:	3318      	adds	r3, #24
 80092a0:	4618      	mov	r0, r3
 80092a2:	f7fe fd2b 	bl	8007cfc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80092a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80092aa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80092ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092ae:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80092b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092b4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80092b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80092ba:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80092bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092be:	2200      	movs	r2, #0
 80092c0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80092c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092c6:	2200      	movs	r2, #0
 80092c8:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80092cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092ce:	3354      	adds	r3, #84	; 0x54
 80092d0:	2260      	movs	r2, #96	; 0x60
 80092d2:	2100      	movs	r1, #0
 80092d4:	4618      	mov	r0, r3
 80092d6:	f002 f945 	bl	800b564 <memset>
 80092da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092dc:	4a0c      	ldr	r2, [pc, #48]	; (8009310 <prvInitialiseNewTask+0x144>)
 80092de:	659a      	str	r2, [r3, #88]	; 0x58
 80092e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092e2:	4a0c      	ldr	r2, [pc, #48]	; (8009314 <prvInitialiseNewTask+0x148>)
 80092e4:	65da      	str	r2, [r3, #92]	; 0x5c
 80092e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092e8:	4a0b      	ldr	r2, [pc, #44]	; (8009318 <prvInitialiseNewTask+0x14c>)
 80092ea:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80092ec:	683a      	ldr	r2, [r7, #0]
 80092ee:	68f9      	ldr	r1, [r7, #12]
 80092f0:	69b8      	ldr	r0, [r7, #24]
 80092f2:	f001 fce5 	bl	800acc0 <pxPortInitialiseStack>
 80092f6:	4602      	mov	r2, r0
 80092f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092fa:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80092fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d002      	beq.n	8009308 <prvInitialiseNewTask+0x13c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009302:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009304:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009306:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009308:	bf00      	nop
 800930a:	3720      	adds	r7, #32
 800930c:	46bd      	mov	sp, r7
 800930e:	bd80      	pop	{r7, pc}
 8009310:	0800b8d0 	.word	0x0800b8d0
 8009314:	0800b8f0 	.word	0x0800b8f0
 8009318:	0800b8b0 	.word	0x0800b8b0

0800931c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800931c:	b580      	push	{r7, lr}
 800931e:	b082      	sub	sp, #8
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009324:	f001 fdda 	bl	800aedc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009328:	4b2d      	ldr	r3, [pc, #180]	; (80093e0 <prvAddNewTaskToReadyList+0xc4>)
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	3301      	adds	r3, #1
 800932e:	4a2c      	ldr	r2, [pc, #176]	; (80093e0 <prvAddNewTaskToReadyList+0xc4>)
 8009330:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009332:	4b2c      	ldr	r3, [pc, #176]	; (80093e4 <prvAddNewTaskToReadyList+0xc8>)
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	2b00      	cmp	r3, #0
 8009338:	d109      	bne.n	800934e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800933a:	4a2a      	ldr	r2, [pc, #168]	; (80093e4 <prvAddNewTaskToReadyList+0xc8>)
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009340:	4b27      	ldr	r3, [pc, #156]	; (80093e0 <prvAddNewTaskToReadyList+0xc4>)
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	2b01      	cmp	r3, #1
 8009346:	d110      	bne.n	800936a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009348:	f000 fc76 	bl	8009c38 <prvInitialiseTaskLists>
 800934c:	e00d      	b.n	800936a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800934e:	4b26      	ldr	r3, [pc, #152]	; (80093e8 <prvAddNewTaskToReadyList+0xcc>)
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d109      	bne.n	800936a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009356:	4b23      	ldr	r3, [pc, #140]	; (80093e4 <prvAddNewTaskToReadyList+0xc8>)
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009360:	429a      	cmp	r2, r3
 8009362:	d802      	bhi.n	800936a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009364:	4a1f      	ldr	r2, [pc, #124]	; (80093e4 <prvAddNewTaskToReadyList+0xc8>)
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800936a:	4b20      	ldr	r3, [pc, #128]	; (80093ec <prvAddNewTaskToReadyList+0xd0>)
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	3301      	adds	r3, #1
 8009370:	4a1e      	ldr	r2, [pc, #120]	; (80093ec <prvAddNewTaskToReadyList+0xd0>)
 8009372:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009374:	4b1d      	ldr	r3, [pc, #116]	; (80093ec <prvAddNewTaskToReadyList+0xd0>)
 8009376:	681a      	ldr	r2, [r3, #0]
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009380:	4b1b      	ldr	r3, [pc, #108]	; (80093f0 <prvAddNewTaskToReadyList+0xd4>)
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	429a      	cmp	r2, r3
 8009386:	d903      	bls.n	8009390 <prvAddNewTaskToReadyList+0x74>
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800938c:	4a18      	ldr	r2, [pc, #96]	; (80093f0 <prvAddNewTaskToReadyList+0xd4>)
 800938e:	6013      	str	r3, [r2, #0]
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009394:	4613      	mov	r3, r2
 8009396:	009b      	lsls	r3, r3, #2
 8009398:	4413      	add	r3, r2
 800939a:	009b      	lsls	r3, r3, #2
 800939c:	4a15      	ldr	r2, [pc, #84]	; (80093f4 <prvAddNewTaskToReadyList+0xd8>)
 800939e:	441a      	add	r2, r3
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	3304      	adds	r3, #4
 80093a4:	4619      	mov	r1, r3
 80093a6:	4610      	mov	r0, r2
 80093a8:	f7fe fcb5 	bl	8007d16 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80093ac:	f001 fdca 	bl	800af44 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80093b0:	4b0d      	ldr	r3, [pc, #52]	; (80093e8 <prvAddNewTaskToReadyList+0xcc>)
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d00e      	beq.n	80093d6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80093b8:	4b0a      	ldr	r3, [pc, #40]	; (80093e4 <prvAddNewTaskToReadyList+0xc8>)
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093c2:	429a      	cmp	r2, r3
 80093c4:	d207      	bcs.n	80093d6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80093c6:	4b0c      	ldr	r3, [pc, #48]	; (80093f8 <prvAddNewTaskToReadyList+0xdc>)
 80093c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80093cc:	601a      	str	r2, [r3, #0]
 80093ce:	f3bf 8f4f 	dsb	sy
 80093d2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80093d6:	bf00      	nop
 80093d8:	3708      	adds	r7, #8
 80093da:	46bd      	mov	sp, r7
 80093dc:	bd80      	pop	{r7, pc}
 80093de:	bf00      	nop
 80093e0:	200021b8 	.word	0x200021b8
 80093e4:	20001ce4 	.word	0x20001ce4
 80093e8:	200021c4 	.word	0x200021c4
 80093ec:	200021d4 	.word	0x200021d4
 80093f0:	200021c0 	.word	0x200021c0
 80093f4:	20001ce8 	.word	0x20001ce8
 80093f8:	e000ed04 	.word	0xe000ed04

080093fc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b084      	sub	sp, #16
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009404:	2300      	movs	r3, #0
 8009406:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d019      	beq.n	8009442 <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800940e:	4b14      	ldr	r3, [pc, #80]	; (8009460 <vTaskDelay+0x64>)
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	2b00      	cmp	r3, #0
 8009414:	d00c      	beq.n	8009430 <vTaskDelay+0x34>
	__asm volatile
 8009416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800941a:	b672      	cpsid	i
 800941c:	f383 8811 	msr	BASEPRI, r3
 8009420:	f3bf 8f6f 	isb	sy
 8009424:	f3bf 8f4f 	dsb	sy
 8009428:	b662      	cpsie	i
 800942a:	60bb      	str	r3, [r7, #8]
}
 800942c:	bf00      	nop
 800942e:	e7fe      	b.n	800942e <vTaskDelay+0x32>
			vTaskSuspendAll();
 8009430:	f000 f88e 	bl	8009550 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009434:	2100      	movs	r1, #0
 8009436:	6878      	ldr	r0, [r7, #4]
 8009438:	f000 ffd0 	bl	800a3dc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800943c:	f000 f896 	bl	800956c <xTaskResumeAll>
 8009440:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	2b00      	cmp	r3, #0
 8009446:	d107      	bne.n	8009458 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 8009448:	4b06      	ldr	r3, [pc, #24]	; (8009464 <vTaskDelay+0x68>)
 800944a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800944e:	601a      	str	r2, [r3, #0]
 8009450:	f3bf 8f4f 	dsb	sy
 8009454:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009458:	bf00      	nop
 800945a:	3710      	adds	r7, #16
 800945c:	46bd      	mov	sp, r7
 800945e:	bd80      	pop	{r7, pc}
 8009460:	200021e0 	.word	0x200021e0
 8009464:	e000ed04 	.word	0xe000ed04

08009468 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b08a      	sub	sp, #40	; 0x28
 800946c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800946e:	2300      	movs	r3, #0
 8009470:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009472:	2300      	movs	r3, #0
 8009474:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009476:	463a      	mov	r2, r7
 8009478:	1d39      	adds	r1, r7, #4
 800947a:	f107 0308 	add.w	r3, r7, #8
 800947e:	4618      	mov	r0, r3
 8009480:	f7fe fbe8 	bl	8007c54 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009484:	6839      	ldr	r1, [r7, #0]
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	68ba      	ldr	r2, [r7, #8]
 800948a:	9202      	str	r2, [sp, #8]
 800948c:	9301      	str	r3, [sp, #4]
 800948e:	2300      	movs	r3, #0
 8009490:	9300      	str	r3, [sp, #0]
 8009492:	2300      	movs	r3, #0
 8009494:	460a      	mov	r2, r1
 8009496:	4926      	ldr	r1, [pc, #152]	; (8009530 <vTaskStartScheduler+0xc8>)
 8009498:	4826      	ldr	r0, [pc, #152]	; (8009534 <vTaskStartScheduler+0xcc>)
 800949a:	f7ff fdee 	bl	800907a <xTaskCreateStatic>
 800949e:	4603      	mov	r3, r0
 80094a0:	4a25      	ldr	r2, [pc, #148]	; (8009538 <vTaskStartScheduler+0xd0>)
 80094a2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80094a4:	4b24      	ldr	r3, [pc, #144]	; (8009538 <vTaskStartScheduler+0xd0>)
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d002      	beq.n	80094b2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80094ac:	2301      	movs	r3, #1
 80094ae:	617b      	str	r3, [r7, #20]
 80094b0:	e001      	b.n	80094b6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80094b2:	2300      	movs	r3, #0
 80094b4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80094b6:	697b      	ldr	r3, [r7, #20]
 80094b8:	2b01      	cmp	r3, #1
 80094ba:	d102      	bne.n	80094c2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80094bc:	f000 ffe2 	bl	800a484 <xTimerCreateTimerTask>
 80094c0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80094c2:	697b      	ldr	r3, [r7, #20]
 80094c4:	2b01      	cmp	r3, #1
 80094c6:	d11d      	bne.n	8009504 <vTaskStartScheduler+0x9c>
	__asm volatile
 80094c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094cc:	b672      	cpsid	i
 80094ce:	f383 8811 	msr	BASEPRI, r3
 80094d2:	f3bf 8f6f 	isb	sy
 80094d6:	f3bf 8f4f 	dsb	sy
 80094da:	b662      	cpsie	i
 80094dc:	613b      	str	r3, [r7, #16]
}
 80094de:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80094e0:	4b16      	ldr	r3, [pc, #88]	; (800953c <vTaskStartScheduler+0xd4>)
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	3354      	adds	r3, #84	; 0x54
 80094e6:	4a16      	ldr	r2, [pc, #88]	; (8009540 <vTaskStartScheduler+0xd8>)
 80094e8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80094ea:	4b16      	ldr	r3, [pc, #88]	; (8009544 <vTaskStartScheduler+0xdc>)
 80094ec:	f04f 32ff 	mov.w	r2, #4294967295
 80094f0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80094f2:	4b15      	ldr	r3, [pc, #84]	; (8009548 <vTaskStartScheduler+0xe0>)
 80094f4:	2201      	movs	r2, #1
 80094f6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80094f8:	4b14      	ldr	r3, [pc, #80]	; (800954c <vTaskStartScheduler+0xe4>)
 80094fa:	2200      	movs	r2, #0
 80094fc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80094fe:	f001 fc6f 	bl	800ade0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009502:	e010      	b.n	8009526 <vTaskStartScheduler+0xbe>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009504:	697b      	ldr	r3, [r7, #20]
 8009506:	f1b3 3fff 	cmp.w	r3, #4294967295
 800950a:	d10c      	bne.n	8009526 <vTaskStartScheduler+0xbe>
	__asm volatile
 800950c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009510:	b672      	cpsid	i
 8009512:	f383 8811 	msr	BASEPRI, r3
 8009516:	f3bf 8f6f 	isb	sy
 800951a:	f3bf 8f4f 	dsb	sy
 800951e:	b662      	cpsie	i
 8009520:	60fb      	str	r3, [r7, #12]
}
 8009522:	bf00      	nop
 8009524:	e7fe      	b.n	8009524 <vTaskStartScheduler+0xbc>
}
 8009526:	bf00      	nop
 8009528:	3718      	adds	r7, #24
 800952a:	46bd      	mov	sp, r7
 800952c:	bd80      	pop	{r7, pc}
 800952e:	bf00      	nop
 8009530:	0800b7d8 	.word	0x0800b7d8
 8009534:	08009c09 	.word	0x08009c09
 8009538:	200021dc 	.word	0x200021dc
 800953c:	20001ce4 	.word	0x20001ce4
 8009540:	20000014 	.word	0x20000014
 8009544:	200021d8 	.word	0x200021d8
 8009548:	200021c4 	.word	0x200021c4
 800954c:	200021bc 	.word	0x200021bc

08009550 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009550:	b480      	push	{r7}
 8009552:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8009554:	4b04      	ldr	r3, [pc, #16]	; (8009568 <vTaskSuspendAll+0x18>)
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	3301      	adds	r3, #1
 800955a:	4a03      	ldr	r2, [pc, #12]	; (8009568 <vTaskSuspendAll+0x18>)
 800955c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800955e:	bf00      	nop
 8009560:	46bd      	mov	sp, r7
 8009562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009566:	4770      	bx	lr
 8009568:	200021e0 	.word	0x200021e0

0800956c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800956c:	b580      	push	{r7, lr}
 800956e:	b084      	sub	sp, #16
 8009570:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009572:	2300      	movs	r3, #0
 8009574:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009576:	2300      	movs	r3, #0
 8009578:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800957a:	4b43      	ldr	r3, [pc, #268]	; (8009688 <xTaskResumeAll+0x11c>)
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d10c      	bne.n	800959c <xTaskResumeAll+0x30>
	__asm volatile
 8009582:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009586:	b672      	cpsid	i
 8009588:	f383 8811 	msr	BASEPRI, r3
 800958c:	f3bf 8f6f 	isb	sy
 8009590:	f3bf 8f4f 	dsb	sy
 8009594:	b662      	cpsie	i
 8009596:	603b      	str	r3, [r7, #0]
}
 8009598:	bf00      	nop
 800959a:	e7fe      	b.n	800959a <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800959c:	f001 fc9e 	bl	800aedc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80095a0:	4b39      	ldr	r3, [pc, #228]	; (8009688 <xTaskResumeAll+0x11c>)
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	3b01      	subs	r3, #1
 80095a6:	4a38      	ldr	r2, [pc, #224]	; (8009688 <xTaskResumeAll+0x11c>)
 80095a8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80095aa:	4b37      	ldr	r3, [pc, #220]	; (8009688 <xTaskResumeAll+0x11c>)
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d162      	bne.n	8009678 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80095b2:	4b36      	ldr	r3, [pc, #216]	; (800968c <xTaskResumeAll+0x120>)
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d05e      	beq.n	8009678 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80095ba:	e02f      	b.n	800961c <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80095bc:	4b34      	ldr	r3, [pc, #208]	; (8009690 <xTaskResumeAll+0x124>)
 80095be:	68db      	ldr	r3, [r3, #12]
 80095c0:	68db      	ldr	r3, [r3, #12]
 80095c2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	3318      	adds	r3, #24
 80095c8:	4618      	mov	r0, r3
 80095ca:	f7fe fc01 	bl	8007dd0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	3304      	adds	r3, #4
 80095d2:	4618      	mov	r0, r3
 80095d4:	f7fe fbfc 	bl	8007dd0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095dc:	4b2d      	ldr	r3, [pc, #180]	; (8009694 <xTaskResumeAll+0x128>)
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	429a      	cmp	r2, r3
 80095e2:	d903      	bls.n	80095ec <xTaskResumeAll+0x80>
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095e8:	4a2a      	ldr	r2, [pc, #168]	; (8009694 <xTaskResumeAll+0x128>)
 80095ea:	6013      	str	r3, [r2, #0]
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095f0:	4613      	mov	r3, r2
 80095f2:	009b      	lsls	r3, r3, #2
 80095f4:	4413      	add	r3, r2
 80095f6:	009b      	lsls	r3, r3, #2
 80095f8:	4a27      	ldr	r2, [pc, #156]	; (8009698 <xTaskResumeAll+0x12c>)
 80095fa:	441a      	add	r2, r3
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	3304      	adds	r3, #4
 8009600:	4619      	mov	r1, r3
 8009602:	4610      	mov	r0, r2
 8009604:	f7fe fb87 	bl	8007d16 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800960c:	4b23      	ldr	r3, [pc, #140]	; (800969c <xTaskResumeAll+0x130>)
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009612:	429a      	cmp	r2, r3
 8009614:	d302      	bcc.n	800961c <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8009616:	4b22      	ldr	r3, [pc, #136]	; (80096a0 <xTaskResumeAll+0x134>)
 8009618:	2201      	movs	r2, #1
 800961a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800961c:	4b1c      	ldr	r3, [pc, #112]	; (8009690 <xTaskResumeAll+0x124>)
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	2b00      	cmp	r3, #0
 8009622:	d1cb      	bne.n	80095bc <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d001      	beq.n	800962e <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800962a:	f000 fbe1 	bl	8009df0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800962e:	4b1d      	ldr	r3, [pc, #116]	; (80096a4 <xTaskResumeAll+0x138>)
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d010      	beq.n	800965c <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800963a:	f000 f859 	bl	80096f0 <xTaskIncrementTick>
 800963e:	4603      	mov	r3, r0
 8009640:	2b00      	cmp	r3, #0
 8009642:	d002      	beq.n	800964a <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8009644:	4b16      	ldr	r3, [pc, #88]	; (80096a0 <xTaskResumeAll+0x134>)
 8009646:	2201      	movs	r2, #1
 8009648:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	3b01      	subs	r3, #1
 800964e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d1f1      	bne.n	800963a <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8009656:	4b13      	ldr	r3, [pc, #76]	; (80096a4 <xTaskResumeAll+0x138>)
 8009658:	2200      	movs	r2, #0
 800965a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800965c:	4b10      	ldr	r3, [pc, #64]	; (80096a0 <xTaskResumeAll+0x134>)
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d009      	beq.n	8009678 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009664:	2301      	movs	r3, #1
 8009666:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009668:	4b0f      	ldr	r3, [pc, #60]	; (80096a8 <xTaskResumeAll+0x13c>)
 800966a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800966e:	601a      	str	r2, [r3, #0]
 8009670:	f3bf 8f4f 	dsb	sy
 8009674:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009678:	f001 fc64 	bl	800af44 <vPortExitCritical>

	return xAlreadyYielded;
 800967c:	68bb      	ldr	r3, [r7, #8]
}
 800967e:	4618      	mov	r0, r3
 8009680:	3710      	adds	r7, #16
 8009682:	46bd      	mov	sp, r7
 8009684:	bd80      	pop	{r7, pc}
 8009686:	bf00      	nop
 8009688:	200021e0 	.word	0x200021e0
 800968c:	200021b8 	.word	0x200021b8
 8009690:	20002178 	.word	0x20002178
 8009694:	200021c0 	.word	0x200021c0
 8009698:	20001ce8 	.word	0x20001ce8
 800969c:	20001ce4 	.word	0x20001ce4
 80096a0:	200021cc 	.word	0x200021cc
 80096a4:	200021c8 	.word	0x200021c8
 80096a8:	e000ed04 	.word	0xe000ed04

080096ac <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80096ac:	b480      	push	{r7}
 80096ae:	b083      	sub	sp, #12
 80096b0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80096b2:	4b05      	ldr	r3, [pc, #20]	; (80096c8 <xTaskGetTickCount+0x1c>)
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80096b8:	687b      	ldr	r3, [r7, #4]
}
 80096ba:	4618      	mov	r0, r3
 80096bc:	370c      	adds	r7, #12
 80096be:	46bd      	mov	sp, r7
 80096c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c4:	4770      	bx	lr
 80096c6:	bf00      	nop
 80096c8:	200021bc 	.word	0x200021bc

080096cc <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b082      	sub	sp, #8
 80096d0:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80096d2:	f001 fceb 	bl	800b0ac <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80096d6:	2300      	movs	r3, #0
 80096d8:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80096da:	4b04      	ldr	r3, [pc, #16]	; (80096ec <xTaskGetTickCountFromISR+0x20>)
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80096e0:	683b      	ldr	r3, [r7, #0]
}
 80096e2:	4618      	mov	r0, r3
 80096e4:	3708      	adds	r7, #8
 80096e6:	46bd      	mov	sp, r7
 80096e8:	bd80      	pop	{r7, pc}
 80096ea:	bf00      	nop
 80096ec:	200021bc 	.word	0x200021bc

080096f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b086      	sub	sp, #24
 80096f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80096f6:	2300      	movs	r3, #0
 80096f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80096fa:	4b50      	ldr	r3, [pc, #320]	; (800983c <xTaskIncrementTick+0x14c>)
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	f040 808b 	bne.w	800981a <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009704:	4b4e      	ldr	r3, [pc, #312]	; (8009840 <xTaskIncrementTick+0x150>)
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	3301      	adds	r3, #1
 800970a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800970c:	4a4c      	ldr	r2, [pc, #304]	; (8009840 <xTaskIncrementTick+0x150>)
 800970e:	693b      	ldr	r3, [r7, #16]
 8009710:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009712:	693b      	ldr	r3, [r7, #16]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d122      	bne.n	800975e <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 8009718:	4b4a      	ldr	r3, [pc, #296]	; (8009844 <xTaskIncrementTick+0x154>)
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	2b00      	cmp	r3, #0
 8009720:	d00c      	beq.n	800973c <xTaskIncrementTick+0x4c>
	__asm volatile
 8009722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009726:	b672      	cpsid	i
 8009728:	f383 8811 	msr	BASEPRI, r3
 800972c:	f3bf 8f6f 	isb	sy
 8009730:	f3bf 8f4f 	dsb	sy
 8009734:	b662      	cpsie	i
 8009736:	603b      	str	r3, [r7, #0]
}
 8009738:	bf00      	nop
 800973a:	e7fe      	b.n	800973a <xTaskIncrementTick+0x4a>
 800973c:	4b41      	ldr	r3, [pc, #260]	; (8009844 <xTaskIncrementTick+0x154>)
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	60fb      	str	r3, [r7, #12]
 8009742:	4b41      	ldr	r3, [pc, #260]	; (8009848 <xTaskIncrementTick+0x158>)
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	4a3f      	ldr	r2, [pc, #252]	; (8009844 <xTaskIncrementTick+0x154>)
 8009748:	6013      	str	r3, [r2, #0]
 800974a:	4a3f      	ldr	r2, [pc, #252]	; (8009848 <xTaskIncrementTick+0x158>)
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	6013      	str	r3, [r2, #0]
 8009750:	4b3e      	ldr	r3, [pc, #248]	; (800984c <xTaskIncrementTick+0x15c>)
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	3301      	adds	r3, #1
 8009756:	4a3d      	ldr	r2, [pc, #244]	; (800984c <xTaskIncrementTick+0x15c>)
 8009758:	6013      	str	r3, [r2, #0]
 800975a:	f000 fb49 	bl	8009df0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800975e:	4b3c      	ldr	r3, [pc, #240]	; (8009850 <xTaskIncrementTick+0x160>)
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	693a      	ldr	r2, [r7, #16]
 8009764:	429a      	cmp	r2, r3
 8009766:	d349      	bcc.n	80097fc <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009768:	4b36      	ldr	r3, [pc, #216]	; (8009844 <xTaskIncrementTick+0x154>)
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	2b00      	cmp	r3, #0
 8009770:	d104      	bne.n	800977c <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009772:	4b37      	ldr	r3, [pc, #220]	; (8009850 <xTaskIncrementTick+0x160>)
 8009774:	f04f 32ff 	mov.w	r2, #4294967295
 8009778:	601a      	str	r2, [r3, #0]
					break;
 800977a:	e03f      	b.n	80097fc <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800977c:	4b31      	ldr	r3, [pc, #196]	; (8009844 <xTaskIncrementTick+0x154>)
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	68db      	ldr	r3, [r3, #12]
 8009782:	68db      	ldr	r3, [r3, #12]
 8009784:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009786:	68bb      	ldr	r3, [r7, #8]
 8009788:	685b      	ldr	r3, [r3, #4]
 800978a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800978c:	693a      	ldr	r2, [r7, #16]
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	429a      	cmp	r2, r3
 8009792:	d203      	bcs.n	800979c <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009794:	4a2e      	ldr	r2, [pc, #184]	; (8009850 <xTaskIncrementTick+0x160>)
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800979a:	e02f      	b.n	80097fc <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800979c:	68bb      	ldr	r3, [r7, #8]
 800979e:	3304      	adds	r3, #4
 80097a0:	4618      	mov	r0, r3
 80097a2:	f7fe fb15 	bl	8007dd0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80097a6:	68bb      	ldr	r3, [r7, #8]
 80097a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d004      	beq.n	80097b8 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80097ae:	68bb      	ldr	r3, [r7, #8]
 80097b0:	3318      	adds	r3, #24
 80097b2:	4618      	mov	r0, r3
 80097b4:	f7fe fb0c 	bl	8007dd0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80097b8:	68bb      	ldr	r3, [r7, #8]
 80097ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097bc:	4b25      	ldr	r3, [pc, #148]	; (8009854 <xTaskIncrementTick+0x164>)
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	429a      	cmp	r2, r3
 80097c2:	d903      	bls.n	80097cc <xTaskIncrementTick+0xdc>
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097c8:	4a22      	ldr	r2, [pc, #136]	; (8009854 <xTaskIncrementTick+0x164>)
 80097ca:	6013      	str	r3, [r2, #0]
 80097cc:	68bb      	ldr	r3, [r7, #8]
 80097ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097d0:	4613      	mov	r3, r2
 80097d2:	009b      	lsls	r3, r3, #2
 80097d4:	4413      	add	r3, r2
 80097d6:	009b      	lsls	r3, r3, #2
 80097d8:	4a1f      	ldr	r2, [pc, #124]	; (8009858 <xTaskIncrementTick+0x168>)
 80097da:	441a      	add	r2, r3
 80097dc:	68bb      	ldr	r3, [r7, #8]
 80097de:	3304      	adds	r3, #4
 80097e0:	4619      	mov	r1, r3
 80097e2:	4610      	mov	r0, r2
 80097e4:	f7fe fa97 	bl	8007d16 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80097e8:	68bb      	ldr	r3, [r7, #8]
 80097ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097ec:	4b1b      	ldr	r3, [pc, #108]	; (800985c <xTaskIncrementTick+0x16c>)
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097f2:	429a      	cmp	r2, r3
 80097f4:	d3b8      	bcc.n	8009768 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 80097f6:	2301      	movs	r3, #1
 80097f8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80097fa:	e7b5      	b.n	8009768 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80097fc:	4b17      	ldr	r3, [pc, #92]	; (800985c <xTaskIncrementTick+0x16c>)
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009802:	4915      	ldr	r1, [pc, #84]	; (8009858 <xTaskIncrementTick+0x168>)
 8009804:	4613      	mov	r3, r2
 8009806:	009b      	lsls	r3, r3, #2
 8009808:	4413      	add	r3, r2
 800980a:	009b      	lsls	r3, r3, #2
 800980c:	440b      	add	r3, r1
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	2b01      	cmp	r3, #1
 8009812:	d907      	bls.n	8009824 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8009814:	2301      	movs	r3, #1
 8009816:	617b      	str	r3, [r7, #20]
 8009818:	e004      	b.n	8009824 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800981a:	4b11      	ldr	r3, [pc, #68]	; (8009860 <xTaskIncrementTick+0x170>)
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	3301      	adds	r3, #1
 8009820:	4a0f      	ldr	r2, [pc, #60]	; (8009860 <xTaskIncrementTick+0x170>)
 8009822:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009824:	4b0f      	ldr	r3, [pc, #60]	; (8009864 <xTaskIncrementTick+0x174>)
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	2b00      	cmp	r3, #0
 800982a:	d001      	beq.n	8009830 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800982c:	2301      	movs	r3, #1
 800982e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8009830:	697b      	ldr	r3, [r7, #20]
}
 8009832:	4618      	mov	r0, r3
 8009834:	3718      	adds	r7, #24
 8009836:	46bd      	mov	sp, r7
 8009838:	bd80      	pop	{r7, pc}
 800983a:	bf00      	nop
 800983c:	200021e0 	.word	0x200021e0
 8009840:	200021bc 	.word	0x200021bc
 8009844:	20002170 	.word	0x20002170
 8009848:	20002174 	.word	0x20002174
 800984c:	200021d0 	.word	0x200021d0
 8009850:	200021d8 	.word	0x200021d8
 8009854:	200021c0 	.word	0x200021c0
 8009858:	20001ce8 	.word	0x20001ce8
 800985c:	20001ce4 	.word	0x20001ce4
 8009860:	200021c8 	.word	0x200021c8
 8009864:	200021cc 	.word	0x200021cc

08009868 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009868:	b480      	push	{r7}
 800986a:	b085      	sub	sp, #20
 800986c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800986e:	4b2b      	ldr	r3, [pc, #172]	; (800991c <vTaskSwitchContext+0xb4>)
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d003      	beq.n	800987e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009876:	4b2a      	ldr	r3, [pc, #168]	; (8009920 <vTaskSwitchContext+0xb8>)
 8009878:	2201      	movs	r2, #1
 800987a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800987c:	e048      	b.n	8009910 <vTaskSwitchContext+0xa8>
		xYieldPending = pdFALSE;
 800987e:	4b28      	ldr	r3, [pc, #160]	; (8009920 <vTaskSwitchContext+0xb8>)
 8009880:	2200      	movs	r2, #0
 8009882:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009884:	4b27      	ldr	r3, [pc, #156]	; (8009924 <vTaskSwitchContext+0xbc>)
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	60fb      	str	r3, [r7, #12]
 800988a:	e012      	b.n	80098b2 <vTaskSwitchContext+0x4a>
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	2b00      	cmp	r3, #0
 8009890:	d10c      	bne.n	80098ac <vTaskSwitchContext+0x44>
	__asm volatile
 8009892:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009896:	b672      	cpsid	i
 8009898:	f383 8811 	msr	BASEPRI, r3
 800989c:	f3bf 8f6f 	isb	sy
 80098a0:	f3bf 8f4f 	dsb	sy
 80098a4:	b662      	cpsie	i
 80098a6:	607b      	str	r3, [r7, #4]
}
 80098a8:	bf00      	nop
 80098aa:	e7fe      	b.n	80098aa <vTaskSwitchContext+0x42>
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	3b01      	subs	r3, #1
 80098b0:	60fb      	str	r3, [r7, #12]
 80098b2:	491d      	ldr	r1, [pc, #116]	; (8009928 <vTaskSwitchContext+0xc0>)
 80098b4:	68fa      	ldr	r2, [r7, #12]
 80098b6:	4613      	mov	r3, r2
 80098b8:	009b      	lsls	r3, r3, #2
 80098ba:	4413      	add	r3, r2
 80098bc:	009b      	lsls	r3, r3, #2
 80098be:	440b      	add	r3, r1
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d0e2      	beq.n	800988c <vTaskSwitchContext+0x24>
 80098c6:	68fa      	ldr	r2, [r7, #12]
 80098c8:	4613      	mov	r3, r2
 80098ca:	009b      	lsls	r3, r3, #2
 80098cc:	4413      	add	r3, r2
 80098ce:	009b      	lsls	r3, r3, #2
 80098d0:	4a15      	ldr	r2, [pc, #84]	; (8009928 <vTaskSwitchContext+0xc0>)
 80098d2:	4413      	add	r3, r2
 80098d4:	60bb      	str	r3, [r7, #8]
 80098d6:	68bb      	ldr	r3, [r7, #8]
 80098d8:	685b      	ldr	r3, [r3, #4]
 80098da:	685a      	ldr	r2, [r3, #4]
 80098dc:	68bb      	ldr	r3, [r7, #8]
 80098de:	605a      	str	r2, [r3, #4]
 80098e0:	68bb      	ldr	r3, [r7, #8]
 80098e2:	685a      	ldr	r2, [r3, #4]
 80098e4:	68bb      	ldr	r3, [r7, #8]
 80098e6:	3308      	adds	r3, #8
 80098e8:	429a      	cmp	r2, r3
 80098ea:	d104      	bne.n	80098f6 <vTaskSwitchContext+0x8e>
 80098ec:	68bb      	ldr	r3, [r7, #8]
 80098ee:	685b      	ldr	r3, [r3, #4]
 80098f0:	685a      	ldr	r2, [r3, #4]
 80098f2:	68bb      	ldr	r3, [r7, #8]
 80098f4:	605a      	str	r2, [r3, #4]
 80098f6:	68bb      	ldr	r3, [r7, #8]
 80098f8:	685b      	ldr	r3, [r3, #4]
 80098fa:	68db      	ldr	r3, [r3, #12]
 80098fc:	4a0b      	ldr	r2, [pc, #44]	; (800992c <vTaskSwitchContext+0xc4>)
 80098fe:	6013      	str	r3, [r2, #0]
 8009900:	4a08      	ldr	r2, [pc, #32]	; (8009924 <vTaskSwitchContext+0xbc>)
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009906:	4b09      	ldr	r3, [pc, #36]	; (800992c <vTaskSwitchContext+0xc4>)
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	3354      	adds	r3, #84	; 0x54
 800990c:	4a08      	ldr	r2, [pc, #32]	; (8009930 <vTaskSwitchContext+0xc8>)
 800990e:	6013      	str	r3, [r2, #0]
}
 8009910:	bf00      	nop
 8009912:	3714      	adds	r7, #20
 8009914:	46bd      	mov	sp, r7
 8009916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991a:	4770      	bx	lr
 800991c:	200021e0 	.word	0x200021e0
 8009920:	200021cc 	.word	0x200021cc
 8009924:	200021c0 	.word	0x200021c0
 8009928:	20001ce8 	.word	0x20001ce8
 800992c:	20001ce4 	.word	0x20001ce4
 8009930:	20000014 	.word	0x20000014

08009934 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b084      	sub	sp, #16
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]
 800993c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	2b00      	cmp	r3, #0
 8009942:	d10c      	bne.n	800995e <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 8009944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009948:	b672      	cpsid	i
 800994a:	f383 8811 	msr	BASEPRI, r3
 800994e:	f3bf 8f6f 	isb	sy
 8009952:	f3bf 8f4f 	dsb	sy
 8009956:	b662      	cpsie	i
 8009958:	60fb      	str	r3, [r7, #12]
}
 800995a:	bf00      	nop
 800995c:	e7fe      	b.n	800995c <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800995e:	4b07      	ldr	r3, [pc, #28]	; (800997c <vTaskPlaceOnEventList+0x48>)
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	3318      	adds	r3, #24
 8009964:	4619      	mov	r1, r3
 8009966:	6878      	ldr	r0, [r7, #4]
 8009968:	f7fe f9f9 	bl	8007d5e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800996c:	2101      	movs	r1, #1
 800996e:	6838      	ldr	r0, [r7, #0]
 8009970:	f000 fd34 	bl	800a3dc <prvAddCurrentTaskToDelayedList>
}
 8009974:	bf00      	nop
 8009976:	3710      	adds	r7, #16
 8009978:	46bd      	mov	sp, r7
 800997a:	bd80      	pop	{r7, pc}
 800997c:	20001ce4 	.word	0x20001ce4

08009980 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009980:	b580      	push	{r7, lr}
 8009982:	b086      	sub	sp, #24
 8009984:	af00      	add	r7, sp, #0
 8009986:	60f8      	str	r0, [r7, #12]
 8009988:	60b9      	str	r1, [r7, #8]
 800998a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d10c      	bne.n	80099ac <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 8009992:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009996:	b672      	cpsid	i
 8009998:	f383 8811 	msr	BASEPRI, r3
 800999c:	f3bf 8f6f 	isb	sy
 80099a0:	f3bf 8f4f 	dsb	sy
 80099a4:	b662      	cpsie	i
 80099a6:	617b      	str	r3, [r7, #20]
}
 80099a8:	bf00      	nop
 80099aa:	e7fe      	b.n	80099aa <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80099ac:	4b0a      	ldr	r3, [pc, #40]	; (80099d8 <vTaskPlaceOnEventListRestricted+0x58>)
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	3318      	adds	r3, #24
 80099b2:	4619      	mov	r1, r3
 80099b4:	68f8      	ldr	r0, [r7, #12]
 80099b6:	f7fe f9ae 	bl	8007d16 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d002      	beq.n	80099c6 <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 80099c0:	f04f 33ff 	mov.w	r3, #4294967295
 80099c4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80099c6:	6879      	ldr	r1, [r7, #4]
 80099c8:	68b8      	ldr	r0, [r7, #8]
 80099ca:	f000 fd07 	bl	800a3dc <prvAddCurrentTaskToDelayedList>
	}
 80099ce:	bf00      	nop
 80099d0:	3718      	adds	r7, #24
 80099d2:	46bd      	mov	sp, r7
 80099d4:	bd80      	pop	{r7, pc}
 80099d6:	bf00      	nop
 80099d8:	20001ce4 	.word	0x20001ce4

080099dc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80099dc:	b580      	push	{r7, lr}
 80099de:	b086      	sub	sp, #24
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	68db      	ldr	r3, [r3, #12]
 80099e8:	68db      	ldr	r3, [r3, #12]
 80099ea:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80099ec:	693b      	ldr	r3, [r7, #16]
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d10c      	bne.n	8009a0c <xTaskRemoveFromEventList+0x30>
	__asm volatile
 80099f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099f6:	b672      	cpsid	i
 80099f8:	f383 8811 	msr	BASEPRI, r3
 80099fc:	f3bf 8f6f 	isb	sy
 8009a00:	f3bf 8f4f 	dsb	sy
 8009a04:	b662      	cpsie	i
 8009a06:	60fb      	str	r3, [r7, #12]
}
 8009a08:	bf00      	nop
 8009a0a:	e7fe      	b.n	8009a0a <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009a0c:	693b      	ldr	r3, [r7, #16]
 8009a0e:	3318      	adds	r3, #24
 8009a10:	4618      	mov	r0, r3
 8009a12:	f7fe f9dd 	bl	8007dd0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a16:	4b1e      	ldr	r3, [pc, #120]	; (8009a90 <xTaskRemoveFromEventList+0xb4>)
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d11d      	bne.n	8009a5a <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009a1e:	693b      	ldr	r3, [r7, #16]
 8009a20:	3304      	adds	r3, #4
 8009a22:	4618      	mov	r0, r3
 8009a24:	f7fe f9d4 	bl	8007dd0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009a28:	693b      	ldr	r3, [r7, #16]
 8009a2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a2c:	4b19      	ldr	r3, [pc, #100]	; (8009a94 <xTaskRemoveFromEventList+0xb8>)
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	429a      	cmp	r2, r3
 8009a32:	d903      	bls.n	8009a3c <xTaskRemoveFromEventList+0x60>
 8009a34:	693b      	ldr	r3, [r7, #16]
 8009a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a38:	4a16      	ldr	r2, [pc, #88]	; (8009a94 <xTaskRemoveFromEventList+0xb8>)
 8009a3a:	6013      	str	r3, [r2, #0]
 8009a3c:	693b      	ldr	r3, [r7, #16]
 8009a3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a40:	4613      	mov	r3, r2
 8009a42:	009b      	lsls	r3, r3, #2
 8009a44:	4413      	add	r3, r2
 8009a46:	009b      	lsls	r3, r3, #2
 8009a48:	4a13      	ldr	r2, [pc, #76]	; (8009a98 <xTaskRemoveFromEventList+0xbc>)
 8009a4a:	441a      	add	r2, r3
 8009a4c:	693b      	ldr	r3, [r7, #16]
 8009a4e:	3304      	adds	r3, #4
 8009a50:	4619      	mov	r1, r3
 8009a52:	4610      	mov	r0, r2
 8009a54:	f7fe f95f 	bl	8007d16 <vListInsertEnd>
 8009a58:	e005      	b.n	8009a66 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009a5a:	693b      	ldr	r3, [r7, #16]
 8009a5c:	3318      	adds	r3, #24
 8009a5e:	4619      	mov	r1, r3
 8009a60:	480e      	ldr	r0, [pc, #56]	; (8009a9c <xTaskRemoveFromEventList+0xc0>)
 8009a62:	f7fe f958 	bl	8007d16 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009a66:	693b      	ldr	r3, [r7, #16]
 8009a68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a6a:	4b0d      	ldr	r3, [pc, #52]	; (8009aa0 <xTaskRemoveFromEventList+0xc4>)
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a70:	429a      	cmp	r2, r3
 8009a72:	d905      	bls.n	8009a80 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009a74:	2301      	movs	r3, #1
 8009a76:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009a78:	4b0a      	ldr	r3, [pc, #40]	; (8009aa4 <xTaskRemoveFromEventList+0xc8>)
 8009a7a:	2201      	movs	r2, #1
 8009a7c:	601a      	str	r2, [r3, #0]
 8009a7e:	e001      	b.n	8009a84 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8009a80:	2300      	movs	r3, #0
 8009a82:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009a84:	697b      	ldr	r3, [r7, #20]
}
 8009a86:	4618      	mov	r0, r3
 8009a88:	3718      	adds	r7, #24
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	bd80      	pop	{r7, pc}
 8009a8e:	bf00      	nop
 8009a90:	200021e0 	.word	0x200021e0
 8009a94:	200021c0 	.word	0x200021c0
 8009a98:	20001ce8 	.word	0x20001ce8
 8009a9c:	20002178 	.word	0x20002178
 8009aa0:	20001ce4 	.word	0x20001ce4
 8009aa4:	200021cc 	.word	0x200021cc

08009aa8 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	b084      	sub	sp, #16
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d10c      	bne.n	8009ad0 <vTaskSetTimeOutState+0x28>
	__asm volatile
 8009ab6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aba:	b672      	cpsid	i
 8009abc:	f383 8811 	msr	BASEPRI, r3
 8009ac0:	f3bf 8f6f 	isb	sy
 8009ac4:	f3bf 8f4f 	dsb	sy
 8009ac8:	b662      	cpsie	i
 8009aca:	60fb      	str	r3, [r7, #12]
}
 8009acc:	bf00      	nop
 8009ace:	e7fe      	b.n	8009ace <vTaskSetTimeOutState+0x26>
	taskENTER_CRITICAL();
 8009ad0:	f001 fa04 	bl	800aedc <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009ad4:	4b06      	ldr	r3, [pc, #24]	; (8009af0 <vTaskSetTimeOutState+0x48>)
 8009ad6:	681a      	ldr	r2, [r3, #0]
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 8009adc:	4b05      	ldr	r3, [pc, #20]	; (8009af4 <vTaskSetTimeOutState+0x4c>)
 8009ade:	681a      	ldr	r2, [r3, #0]
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 8009ae4:	f001 fa2e 	bl	800af44 <vPortExitCritical>
}
 8009ae8:	bf00      	nop
 8009aea:	3710      	adds	r7, #16
 8009aec:	46bd      	mov	sp, r7
 8009aee:	bd80      	pop	{r7, pc}
 8009af0:	200021d0 	.word	0x200021d0
 8009af4:	200021bc 	.word	0x200021bc

08009af8 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009af8:	b480      	push	{r7}
 8009afa:	b083      	sub	sp, #12
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009b00:	4b06      	ldr	r3, [pc, #24]	; (8009b1c <vTaskInternalSetTimeOutState+0x24>)
 8009b02:	681a      	ldr	r2, [r3, #0]
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009b08:	4b05      	ldr	r3, [pc, #20]	; (8009b20 <vTaskInternalSetTimeOutState+0x28>)
 8009b0a:	681a      	ldr	r2, [r3, #0]
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	605a      	str	r2, [r3, #4]
}
 8009b10:	bf00      	nop
 8009b12:	370c      	adds	r7, #12
 8009b14:	46bd      	mov	sp, r7
 8009b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1a:	4770      	bx	lr
 8009b1c:	200021d0 	.word	0x200021d0
 8009b20:	200021bc 	.word	0x200021bc

08009b24 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009b24:	b580      	push	{r7, lr}
 8009b26:	b088      	sub	sp, #32
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	6078      	str	r0, [r7, #4]
 8009b2c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d10c      	bne.n	8009b4e <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 8009b34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b38:	b672      	cpsid	i
 8009b3a:	f383 8811 	msr	BASEPRI, r3
 8009b3e:	f3bf 8f6f 	isb	sy
 8009b42:	f3bf 8f4f 	dsb	sy
 8009b46:	b662      	cpsie	i
 8009b48:	613b      	str	r3, [r7, #16]
}
 8009b4a:	bf00      	nop
 8009b4c:	e7fe      	b.n	8009b4c <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8009b4e:	683b      	ldr	r3, [r7, #0]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d10c      	bne.n	8009b6e <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 8009b54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b58:	b672      	cpsid	i
 8009b5a:	f383 8811 	msr	BASEPRI, r3
 8009b5e:	f3bf 8f6f 	isb	sy
 8009b62:	f3bf 8f4f 	dsb	sy
 8009b66:	b662      	cpsie	i
 8009b68:	60fb      	str	r3, [r7, #12]
}
 8009b6a:	bf00      	nop
 8009b6c:	e7fe      	b.n	8009b6c <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 8009b6e:	f001 f9b5 	bl	800aedc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009b72:	4b1d      	ldr	r3, [pc, #116]	; (8009be8 <xTaskCheckForTimeOut+0xc4>)
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	685b      	ldr	r3, [r3, #4]
 8009b7c:	69ba      	ldr	r2, [r7, #24]
 8009b7e:	1ad3      	subs	r3, r2, r3
 8009b80:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009b82:	683b      	ldr	r3, [r7, #0]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b8a:	d102      	bne.n	8009b92 <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	61fb      	str	r3, [r7, #28]
 8009b90:	e023      	b.n	8009bda <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681a      	ldr	r2, [r3, #0]
 8009b96:	4b15      	ldr	r3, [pc, #84]	; (8009bec <xTaskCheckForTimeOut+0xc8>)
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	429a      	cmp	r2, r3
 8009b9c:	d007      	beq.n	8009bae <xTaskCheckForTimeOut+0x8a>
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	685b      	ldr	r3, [r3, #4]
 8009ba2:	69ba      	ldr	r2, [r7, #24]
 8009ba4:	429a      	cmp	r2, r3
 8009ba6:	d302      	bcc.n	8009bae <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009ba8:	2301      	movs	r3, #1
 8009baa:	61fb      	str	r3, [r7, #28]
 8009bac:	e015      	b.n	8009bda <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009bae:	683b      	ldr	r3, [r7, #0]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	697a      	ldr	r2, [r7, #20]
 8009bb4:	429a      	cmp	r2, r3
 8009bb6:	d20b      	bcs.n	8009bd0 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	681a      	ldr	r2, [r3, #0]
 8009bbc:	697b      	ldr	r3, [r7, #20]
 8009bbe:	1ad2      	subs	r2, r2, r3
 8009bc0:	683b      	ldr	r3, [r7, #0]
 8009bc2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009bc4:	6878      	ldr	r0, [r7, #4]
 8009bc6:	f7ff ff97 	bl	8009af8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009bca:	2300      	movs	r3, #0
 8009bcc:	61fb      	str	r3, [r7, #28]
 8009bce:	e004      	b.n	8009bda <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 8009bd0:	683b      	ldr	r3, [r7, #0]
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009bd6:	2301      	movs	r3, #1
 8009bd8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009bda:	f001 f9b3 	bl	800af44 <vPortExitCritical>

	return xReturn;
 8009bde:	69fb      	ldr	r3, [r7, #28]
}
 8009be0:	4618      	mov	r0, r3
 8009be2:	3720      	adds	r7, #32
 8009be4:	46bd      	mov	sp, r7
 8009be6:	bd80      	pop	{r7, pc}
 8009be8:	200021bc 	.word	0x200021bc
 8009bec:	200021d0 	.word	0x200021d0

08009bf0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009bf0:	b480      	push	{r7}
 8009bf2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009bf4:	4b03      	ldr	r3, [pc, #12]	; (8009c04 <vTaskMissedYield+0x14>)
 8009bf6:	2201      	movs	r2, #1
 8009bf8:	601a      	str	r2, [r3, #0]
}
 8009bfa:	bf00      	nop
 8009bfc:	46bd      	mov	sp, r7
 8009bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c02:	4770      	bx	lr
 8009c04:	200021cc 	.word	0x200021cc

08009c08 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	b082      	sub	sp, #8
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009c10:	f000 f852 	bl	8009cb8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009c14:	4b06      	ldr	r3, [pc, #24]	; (8009c30 <prvIdleTask+0x28>)
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	2b01      	cmp	r3, #1
 8009c1a:	d9f9      	bls.n	8009c10 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009c1c:	4b05      	ldr	r3, [pc, #20]	; (8009c34 <prvIdleTask+0x2c>)
 8009c1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c22:	601a      	str	r2, [r3, #0]
 8009c24:	f3bf 8f4f 	dsb	sy
 8009c28:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009c2c:	e7f0      	b.n	8009c10 <prvIdleTask+0x8>
 8009c2e:	bf00      	nop
 8009c30:	20001ce8 	.word	0x20001ce8
 8009c34:	e000ed04 	.word	0xe000ed04

08009c38 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	b082      	sub	sp, #8
 8009c3c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009c3e:	2300      	movs	r3, #0
 8009c40:	607b      	str	r3, [r7, #4]
 8009c42:	e00c      	b.n	8009c5e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009c44:	687a      	ldr	r2, [r7, #4]
 8009c46:	4613      	mov	r3, r2
 8009c48:	009b      	lsls	r3, r3, #2
 8009c4a:	4413      	add	r3, r2
 8009c4c:	009b      	lsls	r3, r3, #2
 8009c4e:	4a12      	ldr	r2, [pc, #72]	; (8009c98 <prvInitialiseTaskLists+0x60>)
 8009c50:	4413      	add	r3, r2
 8009c52:	4618      	mov	r0, r3
 8009c54:	f7fe f832 	bl	8007cbc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	3301      	adds	r3, #1
 8009c5c:	607b      	str	r3, [r7, #4]
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	2b37      	cmp	r3, #55	; 0x37
 8009c62:	d9ef      	bls.n	8009c44 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009c64:	480d      	ldr	r0, [pc, #52]	; (8009c9c <prvInitialiseTaskLists+0x64>)
 8009c66:	f7fe f829 	bl	8007cbc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009c6a:	480d      	ldr	r0, [pc, #52]	; (8009ca0 <prvInitialiseTaskLists+0x68>)
 8009c6c:	f7fe f826 	bl	8007cbc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009c70:	480c      	ldr	r0, [pc, #48]	; (8009ca4 <prvInitialiseTaskLists+0x6c>)
 8009c72:	f7fe f823 	bl	8007cbc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009c76:	480c      	ldr	r0, [pc, #48]	; (8009ca8 <prvInitialiseTaskLists+0x70>)
 8009c78:	f7fe f820 	bl	8007cbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009c7c:	480b      	ldr	r0, [pc, #44]	; (8009cac <prvInitialiseTaskLists+0x74>)
 8009c7e:	f7fe f81d 	bl	8007cbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009c82:	4b0b      	ldr	r3, [pc, #44]	; (8009cb0 <prvInitialiseTaskLists+0x78>)
 8009c84:	4a05      	ldr	r2, [pc, #20]	; (8009c9c <prvInitialiseTaskLists+0x64>)
 8009c86:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009c88:	4b0a      	ldr	r3, [pc, #40]	; (8009cb4 <prvInitialiseTaskLists+0x7c>)
 8009c8a:	4a05      	ldr	r2, [pc, #20]	; (8009ca0 <prvInitialiseTaskLists+0x68>)
 8009c8c:	601a      	str	r2, [r3, #0]
}
 8009c8e:	bf00      	nop
 8009c90:	3708      	adds	r7, #8
 8009c92:	46bd      	mov	sp, r7
 8009c94:	bd80      	pop	{r7, pc}
 8009c96:	bf00      	nop
 8009c98:	20001ce8 	.word	0x20001ce8
 8009c9c:	20002148 	.word	0x20002148
 8009ca0:	2000215c 	.word	0x2000215c
 8009ca4:	20002178 	.word	0x20002178
 8009ca8:	2000218c 	.word	0x2000218c
 8009cac:	200021a4 	.word	0x200021a4
 8009cb0:	20002170 	.word	0x20002170
 8009cb4:	20002174 	.word	0x20002174

08009cb8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009cb8:	b580      	push	{r7, lr}
 8009cba:	b082      	sub	sp, #8
 8009cbc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009cbe:	e019      	b.n	8009cf4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009cc0:	f001 f90c 	bl	800aedc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009cc4:	4b10      	ldr	r3, [pc, #64]	; (8009d08 <prvCheckTasksWaitingTermination+0x50>)
 8009cc6:	68db      	ldr	r3, [r3, #12]
 8009cc8:	68db      	ldr	r3, [r3, #12]
 8009cca:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	3304      	adds	r3, #4
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	f7fe f87d 	bl	8007dd0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009cd6:	4b0d      	ldr	r3, [pc, #52]	; (8009d0c <prvCheckTasksWaitingTermination+0x54>)
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	3b01      	subs	r3, #1
 8009cdc:	4a0b      	ldr	r2, [pc, #44]	; (8009d0c <prvCheckTasksWaitingTermination+0x54>)
 8009cde:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009ce0:	4b0b      	ldr	r3, [pc, #44]	; (8009d10 <prvCheckTasksWaitingTermination+0x58>)
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	3b01      	subs	r3, #1
 8009ce6:	4a0a      	ldr	r2, [pc, #40]	; (8009d10 <prvCheckTasksWaitingTermination+0x58>)
 8009ce8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009cea:	f001 f92b 	bl	800af44 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009cee:	6878      	ldr	r0, [r7, #4]
 8009cf0:	f000 f848 	bl	8009d84 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009cf4:	4b06      	ldr	r3, [pc, #24]	; (8009d10 <prvCheckTasksWaitingTermination+0x58>)
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d1e1      	bne.n	8009cc0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009cfc:	bf00      	nop
 8009cfe:	bf00      	nop
 8009d00:	3708      	adds	r7, #8
 8009d02:	46bd      	mov	sp, r7
 8009d04:	bd80      	pop	{r7, pc}
 8009d06:	bf00      	nop
 8009d08:	2000218c 	.word	0x2000218c
 8009d0c:	200021b8 	.word	0x200021b8
 8009d10:	200021a0 	.word	0x200021a0

08009d14 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 8009d14:	b480      	push	{r7}
 8009d16:	b085      	sub	sp, #20
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8009d20:	e005      	b.n	8009d2e <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	3301      	adds	r3, #1
 8009d26:	607b      	str	r3, [r7, #4]
			ulCount++;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	3301      	adds	r3, #1
 8009d2c:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	781b      	ldrb	r3, [r3, #0]
 8009d32:	2ba5      	cmp	r3, #165	; 0xa5
 8009d34:	d0f5      	beq.n	8009d22 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	089b      	lsrs	r3, r3, #2
 8009d3a:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	b29b      	uxth	r3, r3
	}
 8009d40:	4618      	mov	r0, r3
 8009d42:	3714      	adds	r7, #20
 8009d44:	46bd      	mov	sp, r7
 8009d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4a:	4770      	bx	lr

08009d4c <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 8009d4c:	b580      	push	{r7, lr}
 8009d4e:	b086      	sub	sp, #24
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d102      	bne.n	8009d60 <uxTaskGetStackHighWaterMark+0x14>
 8009d5a:	4b09      	ldr	r3, [pc, #36]	; (8009d80 <uxTaskGetStackHighWaterMark+0x34>)
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	e000      	b.n	8009d62 <uxTaskGetStackHighWaterMark+0x16>
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 8009d64:	697b      	ldr	r3, [r7, #20]
 8009d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d68:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 8009d6a:	6938      	ldr	r0, [r7, #16]
 8009d6c:	f7ff ffd2 	bl	8009d14 <prvTaskCheckFreeStackSpace>
 8009d70:	4603      	mov	r3, r0
 8009d72:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 8009d74:	68fb      	ldr	r3, [r7, #12]
	}
 8009d76:	4618      	mov	r0, r3
 8009d78:	3718      	adds	r7, #24
 8009d7a:	46bd      	mov	sp, r7
 8009d7c:	bd80      	pop	{r7, pc}
 8009d7e:	bf00      	nop
 8009d80:	20001ce4 	.word	0x20001ce4

08009d84 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009d84:	b580      	push	{r7, lr}
 8009d86:	b084      	sub	sp, #16
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	3354      	adds	r3, #84	; 0x54
 8009d90:	4618      	mov	r0, r3
 8009d92:	f001 fbfd 	bl	800b590 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d108      	bne.n	8009db2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009da4:	4618      	mov	r0, r3
 8009da6:	f001 fa8f 	bl	800b2c8 <vPortFree>
				vPortFree( pxTCB );
 8009daa:	6878      	ldr	r0, [r7, #4]
 8009dac:	f001 fa8c 	bl	800b2c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009db0:	e01a      	b.n	8009de8 <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8009db8:	2b01      	cmp	r3, #1
 8009dba:	d103      	bne.n	8009dc4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009dbc:	6878      	ldr	r0, [r7, #4]
 8009dbe:	f001 fa83 	bl	800b2c8 <vPortFree>
	}
 8009dc2:	e011      	b.n	8009de8 <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8009dca:	2b02      	cmp	r3, #2
 8009dcc:	d00c      	beq.n	8009de8 <prvDeleteTCB+0x64>
	__asm volatile
 8009dce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dd2:	b672      	cpsid	i
 8009dd4:	f383 8811 	msr	BASEPRI, r3
 8009dd8:	f3bf 8f6f 	isb	sy
 8009ddc:	f3bf 8f4f 	dsb	sy
 8009de0:	b662      	cpsie	i
 8009de2:	60fb      	str	r3, [r7, #12]
}
 8009de4:	bf00      	nop
 8009de6:	e7fe      	b.n	8009de6 <prvDeleteTCB+0x62>
	}
 8009de8:	bf00      	nop
 8009dea:	3710      	adds	r7, #16
 8009dec:	46bd      	mov	sp, r7
 8009dee:	bd80      	pop	{r7, pc}

08009df0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009df0:	b480      	push	{r7}
 8009df2:	b083      	sub	sp, #12
 8009df4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009df6:	4b0c      	ldr	r3, [pc, #48]	; (8009e28 <prvResetNextTaskUnblockTime+0x38>)
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d104      	bne.n	8009e0a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009e00:	4b0a      	ldr	r3, [pc, #40]	; (8009e2c <prvResetNextTaskUnblockTime+0x3c>)
 8009e02:	f04f 32ff 	mov.w	r2, #4294967295
 8009e06:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009e08:	e008      	b.n	8009e1c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e0a:	4b07      	ldr	r3, [pc, #28]	; (8009e28 <prvResetNextTaskUnblockTime+0x38>)
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	68db      	ldr	r3, [r3, #12]
 8009e10:	68db      	ldr	r3, [r3, #12]
 8009e12:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	685b      	ldr	r3, [r3, #4]
 8009e18:	4a04      	ldr	r2, [pc, #16]	; (8009e2c <prvResetNextTaskUnblockTime+0x3c>)
 8009e1a:	6013      	str	r3, [r2, #0]
}
 8009e1c:	bf00      	nop
 8009e1e:	370c      	adds	r7, #12
 8009e20:	46bd      	mov	sp, r7
 8009e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e26:	4770      	bx	lr
 8009e28:	20002170 	.word	0x20002170
 8009e2c:	200021d8 	.word	0x200021d8

08009e30 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8009e30:	b480      	push	{r7}
 8009e32:	b083      	sub	sp, #12
 8009e34:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8009e36:	4b05      	ldr	r3, [pc, #20]	; (8009e4c <xTaskGetCurrentTaskHandle+0x1c>)
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	607b      	str	r3, [r7, #4]

		return xReturn;
 8009e3c:	687b      	ldr	r3, [r7, #4]
	}
 8009e3e:	4618      	mov	r0, r3
 8009e40:	370c      	adds	r7, #12
 8009e42:	46bd      	mov	sp, r7
 8009e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e48:	4770      	bx	lr
 8009e4a:	bf00      	nop
 8009e4c:	20001ce4 	.word	0x20001ce4

08009e50 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009e50:	b480      	push	{r7}
 8009e52:	b083      	sub	sp, #12
 8009e54:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009e56:	4b0b      	ldr	r3, [pc, #44]	; (8009e84 <xTaskGetSchedulerState+0x34>)
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d102      	bne.n	8009e64 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009e5e:	2301      	movs	r3, #1
 8009e60:	607b      	str	r3, [r7, #4]
 8009e62:	e008      	b.n	8009e76 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e64:	4b08      	ldr	r3, [pc, #32]	; (8009e88 <xTaskGetSchedulerState+0x38>)
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d102      	bne.n	8009e72 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009e6c:	2302      	movs	r3, #2
 8009e6e:	607b      	str	r3, [r7, #4]
 8009e70:	e001      	b.n	8009e76 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009e72:	2300      	movs	r3, #0
 8009e74:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009e76:	687b      	ldr	r3, [r7, #4]
	}
 8009e78:	4618      	mov	r0, r3
 8009e7a:	370c      	adds	r7, #12
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e82:	4770      	bx	lr
 8009e84:	200021c4 	.word	0x200021c4
 8009e88:	200021e0 	.word	0x200021e0

08009e8c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	b086      	sub	sp, #24
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009e98:	2300      	movs	r3, #0
 8009e9a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d05a      	beq.n	8009f58 <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009ea2:	4b30      	ldr	r3, [pc, #192]	; (8009f64 <xTaskPriorityDisinherit+0xd8>)
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	693a      	ldr	r2, [r7, #16]
 8009ea8:	429a      	cmp	r2, r3
 8009eaa:	d00c      	beq.n	8009ec6 <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 8009eac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009eb0:	b672      	cpsid	i
 8009eb2:	f383 8811 	msr	BASEPRI, r3
 8009eb6:	f3bf 8f6f 	isb	sy
 8009eba:	f3bf 8f4f 	dsb	sy
 8009ebe:	b662      	cpsie	i
 8009ec0:	60fb      	str	r3, [r7, #12]
}
 8009ec2:	bf00      	nop
 8009ec4:	e7fe      	b.n	8009ec4 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8009ec6:	693b      	ldr	r3, [r7, #16]
 8009ec8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d10c      	bne.n	8009ee8 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 8009ece:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ed2:	b672      	cpsid	i
 8009ed4:	f383 8811 	msr	BASEPRI, r3
 8009ed8:	f3bf 8f6f 	isb	sy
 8009edc:	f3bf 8f4f 	dsb	sy
 8009ee0:	b662      	cpsie	i
 8009ee2:	60bb      	str	r3, [r7, #8]
}
 8009ee4:	bf00      	nop
 8009ee6:	e7fe      	b.n	8009ee6 <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 8009ee8:	693b      	ldr	r3, [r7, #16]
 8009eea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009eec:	1e5a      	subs	r2, r3, #1
 8009eee:	693b      	ldr	r3, [r7, #16]
 8009ef0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009ef2:	693b      	ldr	r3, [r7, #16]
 8009ef4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ef6:	693b      	ldr	r3, [r7, #16]
 8009ef8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009efa:	429a      	cmp	r2, r3
 8009efc:	d02c      	beq.n	8009f58 <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009efe:	693b      	ldr	r3, [r7, #16]
 8009f00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d128      	bne.n	8009f58 <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009f06:	693b      	ldr	r3, [r7, #16]
 8009f08:	3304      	adds	r3, #4
 8009f0a:	4618      	mov	r0, r3
 8009f0c:	f7fd ff60 	bl	8007dd0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009f10:	693b      	ldr	r3, [r7, #16]
 8009f12:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009f14:	693b      	ldr	r3, [r7, #16]
 8009f16:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f18:	693b      	ldr	r3, [r7, #16]
 8009f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f1c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009f20:	693b      	ldr	r3, [r7, #16]
 8009f22:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009f24:	693b      	ldr	r3, [r7, #16]
 8009f26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f28:	4b0f      	ldr	r3, [pc, #60]	; (8009f68 <xTaskPriorityDisinherit+0xdc>)
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	429a      	cmp	r2, r3
 8009f2e:	d903      	bls.n	8009f38 <xTaskPriorityDisinherit+0xac>
 8009f30:	693b      	ldr	r3, [r7, #16]
 8009f32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f34:	4a0c      	ldr	r2, [pc, #48]	; (8009f68 <xTaskPriorityDisinherit+0xdc>)
 8009f36:	6013      	str	r3, [r2, #0]
 8009f38:	693b      	ldr	r3, [r7, #16]
 8009f3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f3c:	4613      	mov	r3, r2
 8009f3e:	009b      	lsls	r3, r3, #2
 8009f40:	4413      	add	r3, r2
 8009f42:	009b      	lsls	r3, r3, #2
 8009f44:	4a09      	ldr	r2, [pc, #36]	; (8009f6c <xTaskPriorityDisinherit+0xe0>)
 8009f46:	441a      	add	r2, r3
 8009f48:	693b      	ldr	r3, [r7, #16]
 8009f4a:	3304      	adds	r3, #4
 8009f4c:	4619      	mov	r1, r3
 8009f4e:	4610      	mov	r0, r2
 8009f50:	f7fd fee1 	bl	8007d16 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009f54:	2301      	movs	r3, #1
 8009f56:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009f58:	697b      	ldr	r3, [r7, #20]
	}
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	3718      	adds	r7, #24
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	bd80      	pop	{r7, pc}
 8009f62:	bf00      	nop
 8009f64:	20001ce4 	.word	0x20001ce4
 8009f68:	200021c0 	.word	0x200021c0
 8009f6c:	20001ce8 	.word	0x20001ce8

08009f70 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8009f70:	b580      	push	{r7, lr}
 8009f72:	b086      	sub	sp, #24
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	60f8      	str	r0, [r7, #12]
 8009f78:	60b9      	str	r1, [r7, #8]
 8009f7a:	607a      	str	r2, [r7, #4]
 8009f7c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8009f7e:	f000 ffad 	bl	800aedc <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8009f82:	4b29      	ldr	r3, [pc, #164]	; (800a028 <xTaskNotifyWait+0xb8>)
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8009f8a:	b2db      	uxtb	r3, r3
 8009f8c:	2b02      	cmp	r3, #2
 8009f8e:	d01c      	beq.n	8009fca <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8009f90:	4b25      	ldr	r3, [pc, #148]	; (800a028 <xTaskNotifyWait+0xb8>)
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 8009f98:	68fa      	ldr	r2, [r7, #12]
 8009f9a:	43d2      	mvns	r2, r2
 8009f9c:	400a      	ands	r2, r1
 8009f9e:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8009fa2:	4b21      	ldr	r3, [pc, #132]	; (800a028 <xTaskNotifyWait+0xb8>)
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	2201      	movs	r2, #1
 8009fa8:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

				if( xTicksToWait > ( TickType_t ) 0 )
 8009fac:	683b      	ldr	r3, [r7, #0]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d00b      	beq.n	8009fca <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009fb2:	2101      	movs	r1, #1
 8009fb4:	6838      	ldr	r0, [r7, #0]
 8009fb6:	f000 fa11 	bl	800a3dc <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8009fba:	4b1c      	ldr	r3, [pc, #112]	; (800a02c <xTaskNotifyWait+0xbc>)
 8009fbc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009fc0:	601a      	str	r2, [r3, #0]
 8009fc2:	f3bf 8f4f 	dsb	sy
 8009fc6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8009fca:	f000 ffbb 	bl	800af44 <vPortExitCritical>

		taskENTER_CRITICAL();
 8009fce:	f000 ff85 	bl	800aedc <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d005      	beq.n	8009fe4 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8009fd8:	4b13      	ldr	r3, [pc, #76]	; (800a028 <xTaskNotifyWait+0xb8>)
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8009fe4:	4b10      	ldr	r3, [pc, #64]	; (800a028 <xTaskNotifyWait+0xb8>)
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8009fec:	b2db      	uxtb	r3, r3
 8009fee:	2b02      	cmp	r3, #2
 8009ff0:	d002      	beq.n	8009ff8 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	617b      	str	r3, [r7, #20]
 8009ff6:	e00a      	b.n	800a00e <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8009ff8:	4b0b      	ldr	r3, [pc, #44]	; (800a028 <xTaskNotifyWait+0xb8>)
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 800a000:	68ba      	ldr	r2, [r7, #8]
 800a002:	43d2      	mvns	r2, r2
 800a004:	400a      	ands	r2, r1
 800a006:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
				xReturn = pdTRUE;
 800a00a:	2301      	movs	r3, #1
 800a00c:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a00e:	4b06      	ldr	r3, [pc, #24]	; (800a028 <xTaskNotifyWait+0xb8>)
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	2200      	movs	r2, #0
 800a014:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
		}
		taskEXIT_CRITICAL();
 800a018:	f000 ff94 	bl	800af44 <vPortExitCritical>

		return xReturn;
 800a01c:	697b      	ldr	r3, [r7, #20]
	}
 800a01e:	4618      	mov	r0, r3
 800a020:	3718      	adds	r7, #24
 800a022:	46bd      	mov	sp, r7
 800a024:	bd80      	pop	{r7, pc}
 800a026:	bf00      	nop
 800a028:	20001ce4 	.word	0x20001ce4
 800a02c:	e000ed04 	.word	0xe000ed04

0800a030 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800a030:	b580      	push	{r7, lr}
 800a032:	b08a      	sub	sp, #40	; 0x28
 800a034:	af00      	add	r7, sp, #0
 800a036:	60f8      	str	r0, [r7, #12]
 800a038:	60b9      	str	r1, [r7, #8]
 800a03a:	603b      	str	r3, [r7, #0]
 800a03c:	4613      	mov	r3, r2
 800a03e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800a040:	2301      	movs	r3, #1
 800a042:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	2b00      	cmp	r3, #0
 800a048:	d10c      	bne.n	800a064 <xTaskGenericNotify+0x34>
	__asm volatile
 800a04a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a04e:	b672      	cpsid	i
 800a050:	f383 8811 	msr	BASEPRI, r3
 800a054:	f3bf 8f6f 	isb	sy
 800a058:	f3bf 8f4f 	dsb	sy
 800a05c:	b662      	cpsie	i
 800a05e:	61bb      	str	r3, [r7, #24]
}
 800a060:	bf00      	nop
 800a062:	e7fe      	b.n	800a062 <xTaskGenericNotify+0x32>
		pxTCB = xTaskToNotify;
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800a068:	f000 ff38 	bl	800aedc <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800a06c:	683b      	ldr	r3, [r7, #0]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d004      	beq.n	800a07c <xTaskGenericNotify+0x4c>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800a072:	6a3b      	ldr	r3, [r7, #32]
 800a074:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800a078:	683b      	ldr	r3, [r7, #0]
 800a07a:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800a07c:	6a3b      	ldr	r3, [r7, #32]
 800a07e:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800a082:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800a084:	6a3b      	ldr	r3, [r7, #32]
 800a086:	2202      	movs	r2, #2
 800a088:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 800a08c:	79fb      	ldrb	r3, [r7, #7]
 800a08e:	2b04      	cmp	r3, #4
 800a090:	d82d      	bhi.n	800a0ee <xTaskGenericNotify+0xbe>
 800a092:	a201      	add	r2, pc, #4	; (adr r2, 800a098 <xTaskGenericNotify+0x68>)
 800a094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a098:	0800a115 	.word	0x0800a115
 800a09c:	0800a0ad 	.word	0x0800a0ad
 800a0a0:	0800a0bf 	.word	0x0800a0bf
 800a0a4:	0800a0cf 	.word	0x0800a0cf
 800a0a8:	0800a0d9 	.word	0x0800a0d9
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800a0ac:	6a3b      	ldr	r3, [r7, #32]
 800a0ae:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800a0b2:	68bb      	ldr	r3, [r7, #8]
 800a0b4:	431a      	orrs	r2, r3
 800a0b6:	6a3b      	ldr	r3, [r7, #32]
 800a0b8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800a0bc:	e02d      	b.n	800a11a <xTaskGenericNotify+0xea>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800a0be:	6a3b      	ldr	r3, [r7, #32]
 800a0c0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800a0c4:	1c5a      	adds	r2, r3, #1
 800a0c6:	6a3b      	ldr	r3, [r7, #32]
 800a0c8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800a0cc:	e025      	b.n	800a11a <xTaskGenericNotify+0xea>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800a0ce:	6a3b      	ldr	r3, [r7, #32]
 800a0d0:	68ba      	ldr	r2, [r7, #8]
 800a0d2:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800a0d6:	e020      	b.n	800a11a <xTaskGenericNotify+0xea>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800a0d8:	7ffb      	ldrb	r3, [r7, #31]
 800a0da:	2b02      	cmp	r3, #2
 800a0dc:	d004      	beq.n	800a0e8 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800a0de:	6a3b      	ldr	r3, [r7, #32]
 800a0e0:	68ba      	ldr	r2, [r7, #8]
 800a0e2:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800a0e6:	e018      	b.n	800a11a <xTaskGenericNotify+0xea>
						xReturn = pdFAIL;
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800a0ec:	e015      	b.n	800a11a <xTaskGenericNotify+0xea>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800a0ee:	6a3b      	ldr	r3, [r7, #32]
 800a0f0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800a0f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0f8:	d00e      	beq.n	800a118 <xTaskGenericNotify+0xe8>
	__asm volatile
 800a0fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0fe:	b672      	cpsid	i
 800a100:	f383 8811 	msr	BASEPRI, r3
 800a104:	f3bf 8f6f 	isb	sy
 800a108:	f3bf 8f4f 	dsb	sy
 800a10c:	b662      	cpsie	i
 800a10e:	617b      	str	r3, [r7, #20]
}
 800a110:	bf00      	nop
 800a112:	e7fe      	b.n	800a112 <xTaskGenericNotify+0xe2>
					break;
 800a114:	bf00      	nop
 800a116:	e000      	b.n	800a11a <xTaskGenericNotify+0xea>

					break;
 800a118:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800a11a:	7ffb      	ldrb	r3, [r7, #31]
 800a11c:	2b01      	cmp	r3, #1
 800a11e:	d13c      	bne.n	800a19a <xTaskGenericNotify+0x16a>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a120:	6a3b      	ldr	r3, [r7, #32]
 800a122:	3304      	adds	r3, #4
 800a124:	4618      	mov	r0, r3
 800a126:	f7fd fe53 	bl	8007dd0 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800a12a:	6a3b      	ldr	r3, [r7, #32]
 800a12c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a12e:	4b1e      	ldr	r3, [pc, #120]	; (800a1a8 <xTaskGenericNotify+0x178>)
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	429a      	cmp	r2, r3
 800a134:	d903      	bls.n	800a13e <xTaskGenericNotify+0x10e>
 800a136:	6a3b      	ldr	r3, [r7, #32]
 800a138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a13a:	4a1b      	ldr	r2, [pc, #108]	; (800a1a8 <xTaskGenericNotify+0x178>)
 800a13c:	6013      	str	r3, [r2, #0]
 800a13e:	6a3b      	ldr	r3, [r7, #32]
 800a140:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a142:	4613      	mov	r3, r2
 800a144:	009b      	lsls	r3, r3, #2
 800a146:	4413      	add	r3, r2
 800a148:	009b      	lsls	r3, r3, #2
 800a14a:	4a18      	ldr	r2, [pc, #96]	; (800a1ac <xTaskGenericNotify+0x17c>)
 800a14c:	441a      	add	r2, r3
 800a14e:	6a3b      	ldr	r3, [r7, #32]
 800a150:	3304      	adds	r3, #4
 800a152:	4619      	mov	r1, r3
 800a154:	4610      	mov	r0, r2
 800a156:	f7fd fdde 	bl	8007d16 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800a15a:	6a3b      	ldr	r3, [r7, #32]
 800a15c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d00c      	beq.n	800a17c <xTaskGenericNotify+0x14c>
	__asm volatile
 800a162:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a166:	b672      	cpsid	i
 800a168:	f383 8811 	msr	BASEPRI, r3
 800a16c:	f3bf 8f6f 	isb	sy
 800a170:	f3bf 8f4f 	dsb	sy
 800a174:	b662      	cpsie	i
 800a176:	613b      	str	r3, [r7, #16]
}
 800a178:	bf00      	nop
 800a17a:	e7fe      	b.n	800a17a <xTaskGenericNotify+0x14a>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a17c:	6a3b      	ldr	r3, [r7, #32]
 800a17e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a180:	4b0b      	ldr	r3, [pc, #44]	; (800a1b0 <xTaskGenericNotify+0x180>)
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a186:	429a      	cmp	r2, r3
 800a188:	d907      	bls.n	800a19a <xTaskGenericNotify+0x16a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800a18a:	4b0a      	ldr	r3, [pc, #40]	; (800a1b4 <xTaskGenericNotify+0x184>)
 800a18c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a190:	601a      	str	r2, [r3, #0]
 800a192:	f3bf 8f4f 	dsb	sy
 800a196:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800a19a:	f000 fed3 	bl	800af44 <vPortExitCritical>

		return xReturn;
 800a19e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	3728      	adds	r7, #40	; 0x28
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	bd80      	pop	{r7, pc}
 800a1a8:	200021c0 	.word	0x200021c0
 800a1ac:	20001ce8 	.word	0x20001ce8
 800a1b0:	20001ce4 	.word	0x20001ce4
 800a1b4:	e000ed04 	.word	0xe000ed04

0800a1b8 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	b08e      	sub	sp, #56	; 0x38
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	60f8      	str	r0, [r7, #12]
 800a1c0:	60b9      	str	r1, [r7, #8]
 800a1c2:	603b      	str	r3, [r7, #0]
 800a1c4:	4613      	mov	r3, r2
 800a1c6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800a1c8:	2301      	movs	r3, #1
 800a1ca:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d10c      	bne.n	800a1ec <xTaskGenericNotifyFromISR+0x34>
	__asm volatile
 800a1d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1d6:	b672      	cpsid	i
 800a1d8:	f383 8811 	msr	BASEPRI, r3
 800a1dc:	f3bf 8f6f 	isb	sy
 800a1e0:	f3bf 8f4f 	dsb	sy
 800a1e4:	b662      	cpsie	i
 800a1e6:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a1e8:	bf00      	nop
 800a1ea:	e7fe      	b.n	800a1ea <xTaskGenericNotifyFromISR+0x32>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a1ec:	f000 ff5e 	bl	800b0ac <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 800a1f4:	f3ef 8211 	mrs	r2, BASEPRI
 800a1f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1fc:	b672      	cpsid	i
 800a1fe:	f383 8811 	msr	BASEPRI, r3
 800a202:	f3bf 8f6f 	isb	sy
 800a206:	f3bf 8f4f 	dsb	sy
 800a20a:	b662      	cpsie	i
 800a20c:	623a      	str	r2, [r7, #32]
 800a20e:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800a210:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a212:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800a214:	683b      	ldr	r3, [r7, #0]
 800a216:	2b00      	cmp	r3, #0
 800a218:	d004      	beq.n	800a224 <xTaskGenericNotifyFromISR+0x6c>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800a21a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a21c:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800a220:	683b      	ldr	r3, [r7, #0]
 800a222:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800a224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a226:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800a22a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800a22e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a230:	2202      	movs	r2, #2
 800a232:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 800a236:	79fb      	ldrb	r3, [r7, #7]
 800a238:	2b04      	cmp	r3, #4
 800a23a:	d82f      	bhi.n	800a29c <xTaskGenericNotifyFromISR+0xe4>
 800a23c:	a201      	add	r2, pc, #4	; (adr r2, 800a244 <xTaskGenericNotifyFromISR+0x8c>)
 800a23e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a242:	bf00      	nop
 800a244:	0800a2c3 	.word	0x0800a2c3
 800a248:	0800a259 	.word	0x0800a259
 800a24c:	0800a26b 	.word	0x0800a26b
 800a250:	0800a27b 	.word	0x0800a27b
 800a254:	0800a285 	.word	0x0800a285
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800a258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a25a:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800a25e:	68bb      	ldr	r3, [r7, #8]
 800a260:	431a      	orrs	r2, r3
 800a262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a264:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800a268:	e02e      	b.n	800a2c8 <xTaskGenericNotifyFromISR+0x110>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800a26a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a26c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800a270:	1c5a      	adds	r2, r3, #1
 800a272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a274:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800a278:	e026      	b.n	800a2c8 <xTaskGenericNotifyFromISR+0x110>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800a27a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a27c:	68ba      	ldr	r2, [r7, #8]
 800a27e:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800a282:	e021      	b.n	800a2c8 <xTaskGenericNotifyFromISR+0x110>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800a284:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a288:	2b02      	cmp	r3, #2
 800a28a:	d004      	beq.n	800a296 <xTaskGenericNotifyFromISR+0xde>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800a28c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a28e:	68ba      	ldr	r2, [r7, #8]
 800a290:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800a294:	e018      	b.n	800a2c8 <xTaskGenericNotifyFromISR+0x110>
						xReturn = pdFAIL;
 800a296:	2300      	movs	r3, #0
 800a298:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800a29a:	e015      	b.n	800a2c8 <xTaskGenericNotifyFromISR+0x110>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800a29c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a29e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800a2a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2a6:	d00e      	beq.n	800a2c6 <xTaskGenericNotifyFromISR+0x10e>
	__asm volatile
 800a2a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2ac:	b672      	cpsid	i
 800a2ae:	f383 8811 	msr	BASEPRI, r3
 800a2b2:	f3bf 8f6f 	isb	sy
 800a2b6:	f3bf 8f4f 	dsb	sy
 800a2ba:	b662      	cpsie	i
 800a2bc:	61bb      	str	r3, [r7, #24]
}
 800a2be:	bf00      	nop
 800a2c0:	e7fe      	b.n	800a2c0 <xTaskGenericNotifyFromISR+0x108>
					break;
 800a2c2:	bf00      	nop
 800a2c4:	e000      	b.n	800a2c8 <xTaskGenericNotifyFromISR+0x110>
					break;
 800a2c6:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800a2c8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a2cc:	2b01      	cmp	r3, #1
 800a2ce:	d148      	bne.n	800a362 <xTaskGenericNotifyFromISR+0x1aa>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800a2d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d00c      	beq.n	800a2f2 <xTaskGenericNotifyFromISR+0x13a>
	__asm volatile
 800a2d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2dc:	b672      	cpsid	i
 800a2de:	f383 8811 	msr	BASEPRI, r3
 800a2e2:	f3bf 8f6f 	isb	sy
 800a2e6:	f3bf 8f4f 	dsb	sy
 800a2ea:	b662      	cpsie	i
 800a2ec:	617b      	str	r3, [r7, #20]
}
 800a2ee:	bf00      	nop
 800a2f0:	e7fe      	b.n	800a2f0 <xTaskGenericNotifyFromISR+0x138>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a2f2:	4b21      	ldr	r3, [pc, #132]	; (800a378 <xTaskGenericNotifyFromISR+0x1c0>)
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d11d      	bne.n	800a336 <xTaskGenericNotifyFromISR+0x17e>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a2fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2fc:	3304      	adds	r3, #4
 800a2fe:	4618      	mov	r0, r3
 800a300:	f7fd fd66 	bl	8007dd0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a306:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a308:	4b1c      	ldr	r3, [pc, #112]	; (800a37c <xTaskGenericNotifyFromISR+0x1c4>)
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	429a      	cmp	r2, r3
 800a30e:	d903      	bls.n	800a318 <xTaskGenericNotifyFromISR+0x160>
 800a310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a314:	4a19      	ldr	r2, [pc, #100]	; (800a37c <xTaskGenericNotifyFromISR+0x1c4>)
 800a316:	6013      	str	r3, [r2, #0]
 800a318:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a31a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a31c:	4613      	mov	r3, r2
 800a31e:	009b      	lsls	r3, r3, #2
 800a320:	4413      	add	r3, r2
 800a322:	009b      	lsls	r3, r3, #2
 800a324:	4a16      	ldr	r2, [pc, #88]	; (800a380 <xTaskGenericNotifyFromISR+0x1c8>)
 800a326:	441a      	add	r2, r3
 800a328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a32a:	3304      	adds	r3, #4
 800a32c:	4619      	mov	r1, r3
 800a32e:	4610      	mov	r0, r2
 800a330:	f7fd fcf1 	bl	8007d16 <vListInsertEnd>
 800a334:	e005      	b.n	800a342 <xTaskGenericNotifyFromISR+0x18a>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800a336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a338:	3318      	adds	r3, #24
 800a33a:	4619      	mov	r1, r3
 800a33c:	4811      	ldr	r0, [pc, #68]	; (800a384 <xTaskGenericNotifyFromISR+0x1cc>)
 800a33e:	f7fd fcea 	bl	8007d16 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a344:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a346:	4b10      	ldr	r3, [pc, #64]	; (800a388 <xTaskGenericNotifyFromISR+0x1d0>)
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a34c:	429a      	cmp	r2, r3
 800a34e:	d908      	bls.n	800a362 <xTaskGenericNotifyFromISR+0x1aa>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800a350:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a352:	2b00      	cmp	r3, #0
 800a354:	d002      	beq.n	800a35c <xTaskGenericNotifyFromISR+0x1a4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800a356:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a358:	2201      	movs	r2, #1
 800a35a:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800a35c:	4b0b      	ldr	r3, [pc, #44]	; (800a38c <xTaskGenericNotifyFromISR+0x1d4>)
 800a35e:	2201      	movs	r2, #1
 800a360:	601a      	str	r2, [r3, #0]
 800a362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a364:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a366:	693b      	ldr	r3, [r7, #16]
 800a368:	f383 8811 	msr	BASEPRI, r3
}
 800a36c:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800a36e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800a370:	4618      	mov	r0, r3
 800a372:	3738      	adds	r7, #56	; 0x38
 800a374:	46bd      	mov	sp, r7
 800a376:	bd80      	pop	{r7, pc}
 800a378:	200021e0 	.word	0x200021e0
 800a37c:	200021c0 	.word	0x200021c0
 800a380:	20001ce8 	.word	0x20001ce8
 800a384:	20002178 	.word	0x20002178
 800a388:	20001ce4 	.word	0x20001ce4
 800a38c:	200021cc 	.word	0x200021cc

0800a390 <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
 800a390:	b580      	push	{r7, lr}
 800a392:	b084      	sub	sp, #16
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d102      	bne.n	800a3a4 <xTaskNotifyStateClear+0x14>
 800a39e:	4b0e      	ldr	r3, [pc, #56]	; (800a3d8 <xTaskNotifyStateClear+0x48>)
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	e000      	b.n	800a3a6 <xTaskNotifyStateClear+0x16>
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
 800a3a8:	f000 fd98 	bl	800aedc <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
 800a3ac:	68bb      	ldr	r3, [r7, #8]
 800a3ae:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800a3b2:	b2db      	uxtb	r3, r3
 800a3b4:	2b02      	cmp	r3, #2
 800a3b6:	d106      	bne.n	800a3c6 <xTaskNotifyStateClear+0x36>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a3b8:	68bb      	ldr	r3, [r7, #8]
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
				xReturn = pdPASS;
 800a3c0:	2301      	movs	r3, #1
 800a3c2:	60fb      	str	r3, [r7, #12]
 800a3c4:	e001      	b.n	800a3ca <xTaskNotifyStateClear+0x3a>
			}
			else
			{
				xReturn = pdFAIL;
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 800a3ca:	f000 fdbb 	bl	800af44 <vPortExitCritical>

		return xReturn;
 800a3ce:	68fb      	ldr	r3, [r7, #12]
	}
 800a3d0:	4618      	mov	r0, r3
 800a3d2:	3710      	adds	r7, #16
 800a3d4:	46bd      	mov	sp, r7
 800a3d6:	bd80      	pop	{r7, pc}
 800a3d8:	20001ce4 	.word	0x20001ce4

0800a3dc <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b084      	sub	sp, #16
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	6078      	str	r0, [r7, #4]
 800a3e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a3e6:	4b21      	ldr	r3, [pc, #132]	; (800a46c <prvAddCurrentTaskToDelayedList+0x90>)
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a3ec:	4b20      	ldr	r3, [pc, #128]	; (800a470 <prvAddCurrentTaskToDelayedList+0x94>)
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	3304      	adds	r3, #4
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	f7fd fcec 	bl	8007dd0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3fe:	d10a      	bne.n	800a416 <prvAddCurrentTaskToDelayedList+0x3a>
 800a400:	683b      	ldr	r3, [r7, #0]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d007      	beq.n	800a416 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a406:	4b1a      	ldr	r3, [pc, #104]	; (800a470 <prvAddCurrentTaskToDelayedList+0x94>)
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	3304      	adds	r3, #4
 800a40c:	4619      	mov	r1, r3
 800a40e:	4819      	ldr	r0, [pc, #100]	; (800a474 <prvAddCurrentTaskToDelayedList+0x98>)
 800a410:	f7fd fc81 	bl	8007d16 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a414:	e026      	b.n	800a464 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a416:	68fa      	ldr	r2, [r7, #12]
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	4413      	add	r3, r2
 800a41c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a41e:	4b14      	ldr	r3, [pc, #80]	; (800a470 <prvAddCurrentTaskToDelayedList+0x94>)
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	68ba      	ldr	r2, [r7, #8]
 800a424:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a426:	68ba      	ldr	r2, [r7, #8]
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	429a      	cmp	r2, r3
 800a42c:	d209      	bcs.n	800a442 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a42e:	4b12      	ldr	r3, [pc, #72]	; (800a478 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a430:	681a      	ldr	r2, [r3, #0]
 800a432:	4b0f      	ldr	r3, [pc, #60]	; (800a470 <prvAddCurrentTaskToDelayedList+0x94>)
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	3304      	adds	r3, #4
 800a438:	4619      	mov	r1, r3
 800a43a:	4610      	mov	r0, r2
 800a43c:	f7fd fc8f 	bl	8007d5e <vListInsert>
}
 800a440:	e010      	b.n	800a464 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a442:	4b0e      	ldr	r3, [pc, #56]	; (800a47c <prvAddCurrentTaskToDelayedList+0xa0>)
 800a444:	681a      	ldr	r2, [r3, #0]
 800a446:	4b0a      	ldr	r3, [pc, #40]	; (800a470 <prvAddCurrentTaskToDelayedList+0x94>)
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	3304      	adds	r3, #4
 800a44c:	4619      	mov	r1, r3
 800a44e:	4610      	mov	r0, r2
 800a450:	f7fd fc85 	bl	8007d5e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a454:	4b0a      	ldr	r3, [pc, #40]	; (800a480 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	68ba      	ldr	r2, [r7, #8]
 800a45a:	429a      	cmp	r2, r3
 800a45c:	d202      	bcs.n	800a464 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a45e:	4a08      	ldr	r2, [pc, #32]	; (800a480 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a460:	68bb      	ldr	r3, [r7, #8]
 800a462:	6013      	str	r3, [r2, #0]
}
 800a464:	bf00      	nop
 800a466:	3710      	adds	r7, #16
 800a468:	46bd      	mov	sp, r7
 800a46a:	bd80      	pop	{r7, pc}
 800a46c:	200021bc 	.word	0x200021bc
 800a470:	20001ce4 	.word	0x20001ce4
 800a474:	200021a4 	.word	0x200021a4
 800a478:	20002174 	.word	0x20002174
 800a47c:	20002170 	.word	0x20002170
 800a480:	200021d8 	.word	0x200021d8

0800a484 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a484:	b580      	push	{r7, lr}
 800a486:	b08a      	sub	sp, #40	; 0x28
 800a488:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a48a:	2300      	movs	r3, #0
 800a48c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a48e:	f000 fbb5 	bl	800abfc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a492:	4b1d      	ldr	r3, [pc, #116]	; (800a508 <xTimerCreateTimerTask+0x84>)
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	2b00      	cmp	r3, #0
 800a498:	d021      	beq.n	800a4de <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a49a:	2300      	movs	r3, #0
 800a49c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a49e:	2300      	movs	r3, #0
 800a4a0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a4a2:	1d3a      	adds	r2, r7, #4
 800a4a4:	f107 0108 	add.w	r1, r7, #8
 800a4a8:	f107 030c 	add.w	r3, r7, #12
 800a4ac:	4618      	mov	r0, r3
 800a4ae:	f7fd fbeb 	bl	8007c88 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a4b2:	6879      	ldr	r1, [r7, #4]
 800a4b4:	68bb      	ldr	r3, [r7, #8]
 800a4b6:	68fa      	ldr	r2, [r7, #12]
 800a4b8:	9202      	str	r2, [sp, #8]
 800a4ba:	9301      	str	r3, [sp, #4]
 800a4bc:	2302      	movs	r3, #2
 800a4be:	9300      	str	r3, [sp, #0]
 800a4c0:	2300      	movs	r3, #0
 800a4c2:	460a      	mov	r2, r1
 800a4c4:	4911      	ldr	r1, [pc, #68]	; (800a50c <xTimerCreateTimerTask+0x88>)
 800a4c6:	4812      	ldr	r0, [pc, #72]	; (800a510 <xTimerCreateTimerTask+0x8c>)
 800a4c8:	f7fe fdd7 	bl	800907a <xTaskCreateStatic>
 800a4cc:	4603      	mov	r3, r0
 800a4ce:	4a11      	ldr	r2, [pc, #68]	; (800a514 <xTimerCreateTimerTask+0x90>)
 800a4d0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a4d2:	4b10      	ldr	r3, [pc, #64]	; (800a514 <xTimerCreateTimerTask+0x90>)
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d001      	beq.n	800a4de <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a4da:	2301      	movs	r3, #1
 800a4dc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a4de:	697b      	ldr	r3, [r7, #20]
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d10c      	bne.n	800a4fe <xTimerCreateTimerTask+0x7a>
	__asm volatile
 800a4e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4e8:	b672      	cpsid	i
 800a4ea:	f383 8811 	msr	BASEPRI, r3
 800a4ee:	f3bf 8f6f 	isb	sy
 800a4f2:	f3bf 8f4f 	dsb	sy
 800a4f6:	b662      	cpsie	i
 800a4f8:	613b      	str	r3, [r7, #16]
}
 800a4fa:	bf00      	nop
 800a4fc:	e7fe      	b.n	800a4fc <xTimerCreateTimerTask+0x78>
	return xReturn;
 800a4fe:	697b      	ldr	r3, [r7, #20]
}
 800a500:	4618      	mov	r0, r3
 800a502:	3718      	adds	r7, #24
 800a504:	46bd      	mov	sp, r7
 800a506:	bd80      	pop	{r7, pc}
 800a508:	20002214 	.word	0x20002214
 800a50c:	0800b7e0 	.word	0x0800b7e0
 800a510:	0800a795 	.word	0x0800a795
 800a514:	20002218 	.word	0x20002218

0800a518 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800a518:	b580      	push	{r7, lr}
 800a51a:	b088      	sub	sp, #32
 800a51c:	af02      	add	r7, sp, #8
 800a51e:	60f8      	str	r0, [r7, #12]
 800a520:	60b9      	str	r1, [r7, #8]
 800a522:	607a      	str	r2, [r7, #4]
 800a524:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800a526:	202c      	movs	r0, #44	; 0x2c
 800a528:	f000 fe04 	bl	800b134 <pvPortMalloc>
 800a52c:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800a52e:	697b      	ldr	r3, [r7, #20]
 800a530:	2b00      	cmp	r3, #0
 800a532:	d00d      	beq.n	800a550 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The autoreload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800a534:	697b      	ldr	r3, [r7, #20]
 800a536:	2200      	movs	r2, #0
 800a538:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800a53c:	697b      	ldr	r3, [r7, #20]
 800a53e:	9301      	str	r3, [sp, #4]
 800a540:	6a3b      	ldr	r3, [r7, #32]
 800a542:	9300      	str	r3, [sp, #0]
 800a544:	683b      	ldr	r3, [r7, #0]
 800a546:	687a      	ldr	r2, [r7, #4]
 800a548:	68b9      	ldr	r1, [r7, #8]
 800a54a:	68f8      	ldr	r0, [r7, #12]
 800a54c:	f000 f847 	bl	800a5de <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800a550:	697b      	ldr	r3, [r7, #20]
	}
 800a552:	4618      	mov	r0, r3
 800a554:	3718      	adds	r7, #24
 800a556:	46bd      	mov	sp, r7
 800a558:	bd80      	pop	{r7, pc}

0800a55a <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800a55a:	b580      	push	{r7, lr}
 800a55c:	b08a      	sub	sp, #40	; 0x28
 800a55e:	af02      	add	r7, sp, #8
 800a560:	60f8      	str	r0, [r7, #12]
 800a562:	60b9      	str	r1, [r7, #8]
 800a564:	607a      	str	r2, [r7, #4]
 800a566:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800a568:	232c      	movs	r3, #44	; 0x2c
 800a56a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800a56c:	693b      	ldr	r3, [r7, #16]
 800a56e:	2b2c      	cmp	r3, #44	; 0x2c
 800a570:	d00c      	beq.n	800a58c <xTimerCreateStatic+0x32>
	__asm volatile
 800a572:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a576:	b672      	cpsid	i
 800a578:	f383 8811 	msr	BASEPRI, r3
 800a57c:	f3bf 8f6f 	isb	sy
 800a580:	f3bf 8f4f 	dsb	sy
 800a584:	b662      	cpsie	i
 800a586:	61bb      	str	r3, [r7, #24]
}
 800a588:	bf00      	nop
 800a58a:	e7fe      	b.n	800a58a <xTimerCreateStatic+0x30>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a58c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800a58e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a590:	2b00      	cmp	r3, #0
 800a592:	d10c      	bne.n	800a5ae <xTimerCreateStatic+0x54>
	__asm volatile
 800a594:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a598:	b672      	cpsid	i
 800a59a:	f383 8811 	msr	BASEPRI, r3
 800a59e:	f3bf 8f6f 	isb	sy
 800a5a2:	f3bf 8f4f 	dsb	sy
 800a5a6:	b662      	cpsie	i
 800a5a8:	617b      	str	r3, [r7, #20]
}
 800a5aa:	bf00      	nop
 800a5ac:	e7fe      	b.n	800a5ac <xTimerCreateStatic+0x52>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800a5ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5b0:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800a5b2:	69fb      	ldr	r3, [r7, #28]
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d00d      	beq.n	800a5d4 <xTimerCreateStatic+0x7a>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			autoreload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800a5b8:	69fb      	ldr	r3, [r7, #28]
 800a5ba:	2202      	movs	r2, #2
 800a5bc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800a5c0:	69fb      	ldr	r3, [r7, #28]
 800a5c2:	9301      	str	r3, [sp, #4]
 800a5c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5c6:	9300      	str	r3, [sp, #0]
 800a5c8:	683b      	ldr	r3, [r7, #0]
 800a5ca:	687a      	ldr	r2, [r7, #4]
 800a5cc:	68b9      	ldr	r1, [r7, #8]
 800a5ce:	68f8      	ldr	r0, [r7, #12]
 800a5d0:	f000 f805 	bl	800a5de <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800a5d4:	69fb      	ldr	r3, [r7, #28]
	}
 800a5d6:	4618      	mov	r0, r3
 800a5d8:	3720      	adds	r7, #32
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	bd80      	pop	{r7, pc}

0800a5de <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800a5de:	b580      	push	{r7, lr}
 800a5e0:	b086      	sub	sp, #24
 800a5e2:	af00      	add	r7, sp, #0
 800a5e4:	60f8      	str	r0, [r7, #12]
 800a5e6:	60b9      	str	r1, [r7, #8]
 800a5e8:	607a      	str	r2, [r7, #4]
 800a5ea:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800a5ec:	68bb      	ldr	r3, [r7, #8]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d10c      	bne.n	800a60c <prvInitialiseNewTimer+0x2e>
	__asm volatile
 800a5f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5f6:	b672      	cpsid	i
 800a5f8:	f383 8811 	msr	BASEPRI, r3
 800a5fc:	f3bf 8f6f 	isb	sy
 800a600:	f3bf 8f4f 	dsb	sy
 800a604:	b662      	cpsie	i
 800a606:	617b      	str	r3, [r7, #20]
}
 800a608:	bf00      	nop
 800a60a:	e7fe      	b.n	800a60a <prvInitialiseNewTimer+0x2c>

	if( pxNewTimer != NULL )
 800a60c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d01e      	beq.n	800a650 <prvInitialiseNewTimer+0x72>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800a612:	f000 faf3 	bl	800abfc <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800a616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a618:	68fa      	ldr	r2, [r7, #12]
 800a61a:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800a61c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a61e:	68ba      	ldr	r2, [r7, #8]
 800a620:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800a622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a624:	683a      	ldr	r2, [r7, #0]
 800a626:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800a628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a62a:	6a3a      	ldr	r2, [r7, #32]
 800a62c:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800a62e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a630:	3304      	adds	r3, #4
 800a632:	4618      	mov	r0, r3
 800a634:	f7fd fb62 	bl	8007cfc <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d008      	beq.n	800a650 <prvInitialiseNewTimer+0x72>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800a63e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a640:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a644:	f043 0304 	orr.w	r3, r3, #4
 800a648:	b2da      	uxtb	r2, r3
 800a64a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a64c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800a650:	bf00      	nop
 800a652:	3718      	adds	r7, #24
 800a654:	46bd      	mov	sp, r7
 800a656:	bd80      	pop	{r7, pc}

0800a658 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b08a      	sub	sp, #40	; 0x28
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	60f8      	str	r0, [r7, #12]
 800a660:	60b9      	str	r1, [r7, #8]
 800a662:	607a      	str	r2, [r7, #4]
 800a664:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a666:	2300      	movs	r3, #0
 800a668:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d10c      	bne.n	800a68a <xTimerGenericCommand+0x32>
	__asm volatile
 800a670:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a674:	b672      	cpsid	i
 800a676:	f383 8811 	msr	BASEPRI, r3
 800a67a:	f3bf 8f6f 	isb	sy
 800a67e:	f3bf 8f4f 	dsb	sy
 800a682:	b662      	cpsie	i
 800a684:	623b      	str	r3, [r7, #32]
}
 800a686:	bf00      	nop
 800a688:	e7fe      	b.n	800a688 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a68a:	4b1a      	ldr	r3, [pc, #104]	; (800a6f4 <xTimerGenericCommand+0x9c>)
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d02a      	beq.n	800a6e8 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a692:	68bb      	ldr	r3, [r7, #8]
 800a694:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a69e:	68bb      	ldr	r3, [r7, #8]
 800a6a0:	2b05      	cmp	r3, #5
 800a6a2:	dc18      	bgt.n	800a6d6 <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a6a4:	f7ff fbd4 	bl	8009e50 <xTaskGetSchedulerState>
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	2b02      	cmp	r3, #2
 800a6ac:	d109      	bne.n	800a6c2 <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a6ae:	4b11      	ldr	r3, [pc, #68]	; (800a6f4 <xTimerGenericCommand+0x9c>)
 800a6b0:	6818      	ldr	r0, [r3, #0]
 800a6b2:	f107 0110 	add.w	r1, r7, #16
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a6ba:	f7fd fcc3 	bl	8008044 <xQueueGenericSend>
 800a6be:	6278      	str	r0, [r7, #36]	; 0x24
 800a6c0:	e012      	b.n	800a6e8 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a6c2:	4b0c      	ldr	r3, [pc, #48]	; (800a6f4 <xTimerGenericCommand+0x9c>)
 800a6c4:	6818      	ldr	r0, [r3, #0]
 800a6c6:	f107 0110 	add.w	r1, r7, #16
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	2200      	movs	r2, #0
 800a6ce:	f7fd fcb9 	bl	8008044 <xQueueGenericSend>
 800a6d2:	6278      	str	r0, [r7, #36]	; 0x24
 800a6d4:	e008      	b.n	800a6e8 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a6d6:	4b07      	ldr	r3, [pc, #28]	; (800a6f4 <xTimerGenericCommand+0x9c>)
 800a6d8:	6818      	ldr	r0, [r3, #0]
 800a6da:	f107 0110 	add.w	r1, r7, #16
 800a6de:	2300      	movs	r3, #0
 800a6e0:	683a      	ldr	r2, [r7, #0]
 800a6e2:	f7fd fdb5 	bl	8008250 <xQueueGenericSendFromISR>
 800a6e6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a6e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a6ea:	4618      	mov	r0, r3
 800a6ec:	3728      	adds	r7, #40	; 0x28
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	bd80      	pop	{r7, pc}
 800a6f2:	bf00      	nop
 800a6f4:	20002214 	.word	0x20002214

0800a6f8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a6f8:	b580      	push	{r7, lr}
 800a6fa:	b088      	sub	sp, #32
 800a6fc:	af02      	add	r7, sp, #8
 800a6fe:	6078      	str	r0, [r7, #4]
 800a700:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a702:	4b23      	ldr	r3, [pc, #140]	; (800a790 <prvProcessExpiredTimer+0x98>)
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	68db      	ldr	r3, [r3, #12]
 800a708:	68db      	ldr	r3, [r3, #12]
 800a70a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a70c:	697b      	ldr	r3, [r7, #20]
 800a70e:	3304      	adds	r3, #4
 800a710:	4618      	mov	r0, r3
 800a712:	f7fd fb5d 	bl	8007dd0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a716:	697b      	ldr	r3, [r7, #20]
 800a718:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a71c:	f003 0304 	and.w	r3, r3, #4
 800a720:	2b00      	cmp	r3, #0
 800a722:	d024      	beq.n	800a76e <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a724:	697b      	ldr	r3, [r7, #20]
 800a726:	699a      	ldr	r2, [r3, #24]
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	18d1      	adds	r1, r2, r3
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	683a      	ldr	r2, [r7, #0]
 800a730:	6978      	ldr	r0, [r7, #20]
 800a732:	f000 f8d3 	bl	800a8dc <prvInsertTimerInActiveList>
 800a736:	4603      	mov	r3, r0
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d021      	beq.n	800a780 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a73c:	2300      	movs	r3, #0
 800a73e:	9300      	str	r3, [sp, #0]
 800a740:	2300      	movs	r3, #0
 800a742:	687a      	ldr	r2, [r7, #4]
 800a744:	2100      	movs	r1, #0
 800a746:	6978      	ldr	r0, [r7, #20]
 800a748:	f7ff ff86 	bl	800a658 <xTimerGenericCommand>
 800a74c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a74e:	693b      	ldr	r3, [r7, #16]
 800a750:	2b00      	cmp	r3, #0
 800a752:	d115      	bne.n	800a780 <prvProcessExpiredTimer+0x88>
	__asm volatile
 800a754:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a758:	b672      	cpsid	i
 800a75a:	f383 8811 	msr	BASEPRI, r3
 800a75e:	f3bf 8f6f 	isb	sy
 800a762:	f3bf 8f4f 	dsb	sy
 800a766:	b662      	cpsie	i
 800a768:	60fb      	str	r3, [r7, #12]
}
 800a76a:	bf00      	nop
 800a76c:	e7fe      	b.n	800a76c <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a76e:	697b      	ldr	r3, [r7, #20]
 800a770:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a774:	f023 0301 	bic.w	r3, r3, #1
 800a778:	b2da      	uxtb	r2, r3
 800a77a:	697b      	ldr	r3, [r7, #20]
 800a77c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a780:	697b      	ldr	r3, [r7, #20]
 800a782:	6a1b      	ldr	r3, [r3, #32]
 800a784:	6978      	ldr	r0, [r7, #20]
 800a786:	4798      	blx	r3
}
 800a788:	bf00      	nop
 800a78a:	3718      	adds	r7, #24
 800a78c:	46bd      	mov	sp, r7
 800a78e:	bd80      	pop	{r7, pc}
 800a790:	2000220c 	.word	0x2000220c

0800a794 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a794:	b580      	push	{r7, lr}
 800a796:	b084      	sub	sp, #16
 800a798:	af00      	add	r7, sp, #0
 800a79a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a79c:	f107 0308 	add.w	r3, r7, #8
 800a7a0:	4618      	mov	r0, r3
 800a7a2:	f000 f857 	bl	800a854 <prvGetNextExpireTime>
 800a7a6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a7a8:	68bb      	ldr	r3, [r7, #8]
 800a7aa:	4619      	mov	r1, r3
 800a7ac:	68f8      	ldr	r0, [r7, #12]
 800a7ae:	f000 f803 	bl	800a7b8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a7b2:	f000 f8d5 	bl	800a960 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a7b6:	e7f1      	b.n	800a79c <prvTimerTask+0x8>

0800a7b8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a7b8:	b580      	push	{r7, lr}
 800a7ba:	b084      	sub	sp, #16
 800a7bc:	af00      	add	r7, sp, #0
 800a7be:	6078      	str	r0, [r7, #4]
 800a7c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a7c2:	f7fe fec5 	bl	8009550 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a7c6:	f107 0308 	add.w	r3, r7, #8
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	f000 f866 	bl	800a89c <prvSampleTimeNow>
 800a7d0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a7d2:	68bb      	ldr	r3, [r7, #8]
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d130      	bne.n	800a83a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a7d8:	683b      	ldr	r3, [r7, #0]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d10a      	bne.n	800a7f4 <prvProcessTimerOrBlockTask+0x3c>
 800a7de:	687a      	ldr	r2, [r7, #4]
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	429a      	cmp	r2, r3
 800a7e4:	d806      	bhi.n	800a7f4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a7e6:	f7fe fec1 	bl	800956c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a7ea:	68f9      	ldr	r1, [r7, #12]
 800a7ec:	6878      	ldr	r0, [r7, #4]
 800a7ee:	f7ff ff83 	bl	800a6f8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a7f2:	e024      	b.n	800a83e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a7f4:	683b      	ldr	r3, [r7, #0]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d008      	beq.n	800a80c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a7fa:	4b13      	ldr	r3, [pc, #76]	; (800a848 <prvProcessTimerOrBlockTask+0x90>)
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	2b00      	cmp	r3, #0
 800a802:	d101      	bne.n	800a808 <prvProcessTimerOrBlockTask+0x50>
 800a804:	2301      	movs	r3, #1
 800a806:	e000      	b.n	800a80a <prvProcessTimerOrBlockTask+0x52>
 800a808:	2300      	movs	r3, #0
 800a80a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a80c:	4b0f      	ldr	r3, [pc, #60]	; (800a84c <prvProcessTimerOrBlockTask+0x94>)
 800a80e:	6818      	ldr	r0, [r3, #0]
 800a810:	687a      	ldr	r2, [r7, #4]
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	1ad3      	subs	r3, r2, r3
 800a816:	683a      	ldr	r2, [r7, #0]
 800a818:	4619      	mov	r1, r3
 800a81a:	f7fd ffd9 	bl	80087d0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a81e:	f7fe fea5 	bl	800956c <xTaskResumeAll>
 800a822:	4603      	mov	r3, r0
 800a824:	2b00      	cmp	r3, #0
 800a826:	d10a      	bne.n	800a83e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a828:	4b09      	ldr	r3, [pc, #36]	; (800a850 <prvProcessTimerOrBlockTask+0x98>)
 800a82a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a82e:	601a      	str	r2, [r3, #0]
 800a830:	f3bf 8f4f 	dsb	sy
 800a834:	f3bf 8f6f 	isb	sy
}
 800a838:	e001      	b.n	800a83e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a83a:	f7fe fe97 	bl	800956c <xTaskResumeAll>
}
 800a83e:	bf00      	nop
 800a840:	3710      	adds	r7, #16
 800a842:	46bd      	mov	sp, r7
 800a844:	bd80      	pop	{r7, pc}
 800a846:	bf00      	nop
 800a848:	20002210 	.word	0x20002210
 800a84c:	20002214 	.word	0x20002214
 800a850:	e000ed04 	.word	0xe000ed04

0800a854 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a854:	b480      	push	{r7}
 800a856:	b085      	sub	sp, #20
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a85c:	4b0e      	ldr	r3, [pc, #56]	; (800a898 <prvGetNextExpireTime+0x44>)
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	2b00      	cmp	r3, #0
 800a864:	d101      	bne.n	800a86a <prvGetNextExpireTime+0x16>
 800a866:	2201      	movs	r2, #1
 800a868:	e000      	b.n	800a86c <prvGetNextExpireTime+0x18>
 800a86a:	2200      	movs	r2, #0
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	2b00      	cmp	r3, #0
 800a876:	d105      	bne.n	800a884 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a878:	4b07      	ldr	r3, [pc, #28]	; (800a898 <prvGetNextExpireTime+0x44>)
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	68db      	ldr	r3, [r3, #12]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	60fb      	str	r3, [r7, #12]
 800a882:	e001      	b.n	800a888 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a884:	2300      	movs	r3, #0
 800a886:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a888:	68fb      	ldr	r3, [r7, #12]
}
 800a88a:	4618      	mov	r0, r3
 800a88c:	3714      	adds	r7, #20
 800a88e:	46bd      	mov	sp, r7
 800a890:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a894:	4770      	bx	lr
 800a896:	bf00      	nop
 800a898:	2000220c 	.word	0x2000220c

0800a89c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a89c:	b580      	push	{r7, lr}
 800a89e:	b084      	sub	sp, #16
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a8a4:	f7fe ff02 	bl	80096ac <xTaskGetTickCount>
 800a8a8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a8aa:	4b0b      	ldr	r3, [pc, #44]	; (800a8d8 <prvSampleTimeNow+0x3c>)
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	68fa      	ldr	r2, [r7, #12]
 800a8b0:	429a      	cmp	r2, r3
 800a8b2:	d205      	bcs.n	800a8c0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a8b4:	f000 f93c 	bl	800ab30 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	2201      	movs	r2, #1
 800a8bc:	601a      	str	r2, [r3, #0]
 800a8be:	e002      	b.n	800a8c6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a8c6:	4a04      	ldr	r2, [pc, #16]	; (800a8d8 <prvSampleTimeNow+0x3c>)
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a8cc:	68fb      	ldr	r3, [r7, #12]
}
 800a8ce:	4618      	mov	r0, r3
 800a8d0:	3710      	adds	r7, #16
 800a8d2:	46bd      	mov	sp, r7
 800a8d4:	bd80      	pop	{r7, pc}
 800a8d6:	bf00      	nop
 800a8d8:	2000221c 	.word	0x2000221c

0800a8dc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a8dc:	b580      	push	{r7, lr}
 800a8de:	b086      	sub	sp, #24
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	60f8      	str	r0, [r7, #12]
 800a8e4:	60b9      	str	r1, [r7, #8]
 800a8e6:	607a      	str	r2, [r7, #4]
 800a8e8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a8ea:	2300      	movs	r3, #0
 800a8ec:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	68ba      	ldr	r2, [r7, #8]
 800a8f2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	68fa      	ldr	r2, [r7, #12]
 800a8f8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a8fa:	68ba      	ldr	r2, [r7, #8]
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	429a      	cmp	r2, r3
 800a900:	d812      	bhi.n	800a928 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a902:	687a      	ldr	r2, [r7, #4]
 800a904:	683b      	ldr	r3, [r7, #0]
 800a906:	1ad2      	subs	r2, r2, r3
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	699b      	ldr	r3, [r3, #24]
 800a90c:	429a      	cmp	r2, r3
 800a90e:	d302      	bcc.n	800a916 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a910:	2301      	movs	r3, #1
 800a912:	617b      	str	r3, [r7, #20]
 800a914:	e01b      	b.n	800a94e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a916:	4b10      	ldr	r3, [pc, #64]	; (800a958 <prvInsertTimerInActiveList+0x7c>)
 800a918:	681a      	ldr	r2, [r3, #0]
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	3304      	adds	r3, #4
 800a91e:	4619      	mov	r1, r3
 800a920:	4610      	mov	r0, r2
 800a922:	f7fd fa1c 	bl	8007d5e <vListInsert>
 800a926:	e012      	b.n	800a94e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a928:	687a      	ldr	r2, [r7, #4]
 800a92a:	683b      	ldr	r3, [r7, #0]
 800a92c:	429a      	cmp	r2, r3
 800a92e:	d206      	bcs.n	800a93e <prvInsertTimerInActiveList+0x62>
 800a930:	68ba      	ldr	r2, [r7, #8]
 800a932:	683b      	ldr	r3, [r7, #0]
 800a934:	429a      	cmp	r2, r3
 800a936:	d302      	bcc.n	800a93e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a938:	2301      	movs	r3, #1
 800a93a:	617b      	str	r3, [r7, #20]
 800a93c:	e007      	b.n	800a94e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a93e:	4b07      	ldr	r3, [pc, #28]	; (800a95c <prvInsertTimerInActiveList+0x80>)
 800a940:	681a      	ldr	r2, [r3, #0]
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	3304      	adds	r3, #4
 800a946:	4619      	mov	r1, r3
 800a948:	4610      	mov	r0, r2
 800a94a:	f7fd fa08 	bl	8007d5e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a94e:	697b      	ldr	r3, [r7, #20]
}
 800a950:	4618      	mov	r0, r3
 800a952:	3718      	adds	r7, #24
 800a954:	46bd      	mov	sp, r7
 800a956:	bd80      	pop	{r7, pc}
 800a958:	20002210 	.word	0x20002210
 800a95c:	2000220c 	.word	0x2000220c

0800a960 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a960:	b580      	push	{r7, lr}
 800a962:	b08e      	sub	sp, #56	; 0x38
 800a964:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a966:	e0d0      	b.n	800ab0a <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	da1a      	bge.n	800a9a4 <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a96e:	1d3b      	adds	r3, r7, #4
 800a970:	3304      	adds	r3, #4
 800a972:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a974:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a976:	2b00      	cmp	r3, #0
 800a978:	d10c      	bne.n	800a994 <prvProcessReceivedCommands+0x34>
	__asm volatile
 800a97a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a97e:	b672      	cpsid	i
 800a980:	f383 8811 	msr	BASEPRI, r3
 800a984:	f3bf 8f6f 	isb	sy
 800a988:	f3bf 8f4f 	dsb	sy
 800a98c:	b662      	cpsie	i
 800a98e:	61fb      	str	r3, [r7, #28]
}
 800a990:	bf00      	nop
 800a992:	e7fe      	b.n	800a992 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a994:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a99a:	6850      	ldr	r0, [r2, #4]
 800a99c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a99e:	6892      	ldr	r2, [r2, #8]
 800a9a0:	4611      	mov	r1, r2
 800a9a2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	f2c0 80ae 	blt.w	800ab08 <prvProcessReceivedCommands+0x1a8>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a9b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9b2:	695b      	ldr	r3, [r3, #20]
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d004      	beq.n	800a9c2 <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a9b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9ba:	3304      	adds	r3, #4
 800a9bc:	4618      	mov	r0, r3
 800a9be:	f7fd fa07 	bl	8007dd0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a9c2:	463b      	mov	r3, r7
 800a9c4:	4618      	mov	r0, r3
 800a9c6:	f7ff ff69 	bl	800a89c <prvSampleTimeNow>
 800a9ca:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	2b09      	cmp	r3, #9
 800a9d0:	f200 809b 	bhi.w	800ab0a <prvProcessReceivedCommands+0x1aa>
 800a9d4:	a201      	add	r2, pc, #4	; (adr r2, 800a9dc <prvProcessReceivedCommands+0x7c>)
 800a9d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9da:	bf00      	nop
 800a9dc:	0800aa05 	.word	0x0800aa05
 800a9e0:	0800aa05 	.word	0x0800aa05
 800a9e4:	0800aa05 	.word	0x0800aa05
 800a9e8:	0800aa7d 	.word	0x0800aa7d
 800a9ec:	0800aa91 	.word	0x0800aa91
 800a9f0:	0800aadf 	.word	0x0800aadf
 800a9f4:	0800aa05 	.word	0x0800aa05
 800a9f8:	0800aa05 	.word	0x0800aa05
 800a9fc:	0800aa7d 	.word	0x0800aa7d
 800aa00:	0800aa91 	.word	0x0800aa91
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800aa04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa06:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aa0a:	f043 0301 	orr.w	r3, r3, #1
 800aa0e:	b2da      	uxtb	r2, r3
 800aa10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa12:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800aa16:	68ba      	ldr	r2, [r7, #8]
 800aa18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa1a:	699b      	ldr	r3, [r3, #24]
 800aa1c:	18d1      	adds	r1, r2, r3
 800aa1e:	68bb      	ldr	r3, [r7, #8]
 800aa20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aa22:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aa24:	f7ff ff5a 	bl	800a8dc <prvInsertTimerInActiveList>
 800aa28:	4603      	mov	r3, r0
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d06d      	beq.n	800ab0a <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aa2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa30:	6a1b      	ldr	r3, [r3, #32]
 800aa32:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aa34:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800aa36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa38:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aa3c:	f003 0304 	and.w	r3, r3, #4
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d062      	beq.n	800ab0a <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800aa44:	68ba      	ldr	r2, [r7, #8]
 800aa46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa48:	699b      	ldr	r3, [r3, #24]
 800aa4a:	441a      	add	r2, r3
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	9300      	str	r3, [sp, #0]
 800aa50:	2300      	movs	r3, #0
 800aa52:	2100      	movs	r1, #0
 800aa54:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aa56:	f7ff fdff 	bl	800a658 <xTimerGenericCommand>
 800aa5a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800aa5c:	6a3b      	ldr	r3, [r7, #32]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d153      	bne.n	800ab0a <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 800aa62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa66:	b672      	cpsid	i
 800aa68:	f383 8811 	msr	BASEPRI, r3
 800aa6c:	f3bf 8f6f 	isb	sy
 800aa70:	f3bf 8f4f 	dsb	sy
 800aa74:	b662      	cpsie	i
 800aa76:	61bb      	str	r3, [r7, #24]
}
 800aa78:	bf00      	nop
 800aa7a:	e7fe      	b.n	800aa7a <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800aa7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa7e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aa82:	f023 0301 	bic.w	r3, r3, #1
 800aa86:	b2da      	uxtb	r2, r3
 800aa88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa8a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800aa8e:	e03c      	b.n	800ab0a <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800aa90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa92:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aa96:	f043 0301 	orr.w	r3, r3, #1
 800aa9a:	b2da      	uxtb	r2, r3
 800aa9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa9e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800aaa2:	68ba      	ldr	r2, [r7, #8]
 800aaa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaa6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800aaa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaaa:	699b      	ldr	r3, [r3, #24]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d10c      	bne.n	800aaca <prvProcessReceivedCommands+0x16a>
	__asm volatile
 800aab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aab4:	b672      	cpsid	i
 800aab6:	f383 8811 	msr	BASEPRI, r3
 800aaba:	f3bf 8f6f 	isb	sy
 800aabe:	f3bf 8f4f 	dsb	sy
 800aac2:	b662      	cpsie	i
 800aac4:	617b      	str	r3, [r7, #20]
}
 800aac6:	bf00      	nop
 800aac8:	e7fe      	b.n	800aac8 <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800aaca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aacc:	699a      	ldr	r2, [r3, #24]
 800aace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aad0:	18d1      	adds	r1, r2, r3
 800aad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aad4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aad6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aad8:	f7ff ff00 	bl	800a8dc <prvInsertTimerInActiveList>
					break;
 800aadc:	e015      	b.n	800ab0a <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800aade:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aae0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aae4:	f003 0302 	and.w	r3, r3, #2
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d103      	bne.n	800aaf4 <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 800aaec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aaee:	f000 fbeb 	bl	800b2c8 <vPortFree>
 800aaf2:	e00a      	b.n	800ab0a <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800aaf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaf6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aafa:	f023 0301 	bic.w	r3, r3, #1
 800aafe:	b2da      	uxtb	r2, r3
 800ab00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab02:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ab06:	e000      	b.n	800ab0a <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800ab08:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ab0a:	4b08      	ldr	r3, [pc, #32]	; (800ab2c <prvProcessReceivedCommands+0x1cc>)
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	1d39      	adds	r1, r7, #4
 800ab10:	2200      	movs	r2, #0
 800ab12:	4618      	mov	r0, r3
 800ab14:	f7fd fc3c 	bl	8008390 <xQueueReceive>
 800ab18:	4603      	mov	r3, r0
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	f47f af24 	bne.w	800a968 <prvProcessReceivedCommands+0x8>
	}
}
 800ab20:	bf00      	nop
 800ab22:	bf00      	nop
 800ab24:	3730      	adds	r7, #48	; 0x30
 800ab26:	46bd      	mov	sp, r7
 800ab28:	bd80      	pop	{r7, pc}
 800ab2a:	bf00      	nop
 800ab2c:	20002214 	.word	0x20002214

0800ab30 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ab30:	b580      	push	{r7, lr}
 800ab32:	b088      	sub	sp, #32
 800ab34:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ab36:	e04a      	b.n	800abce <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ab38:	4b2e      	ldr	r3, [pc, #184]	; (800abf4 <prvSwitchTimerLists+0xc4>)
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	68db      	ldr	r3, [r3, #12]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab42:	4b2c      	ldr	r3, [pc, #176]	; (800abf4 <prvSwitchTimerLists+0xc4>)
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	68db      	ldr	r3, [r3, #12]
 800ab48:	68db      	ldr	r3, [r3, #12]
 800ab4a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	3304      	adds	r3, #4
 800ab50:	4618      	mov	r0, r3
 800ab52:	f7fd f93d 	bl	8007dd0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	6a1b      	ldr	r3, [r3, #32]
 800ab5a:	68f8      	ldr	r0, [r7, #12]
 800ab5c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ab64:	f003 0304 	and.w	r3, r3, #4
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d030      	beq.n	800abce <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	699b      	ldr	r3, [r3, #24]
 800ab70:	693a      	ldr	r2, [r7, #16]
 800ab72:	4413      	add	r3, r2
 800ab74:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ab76:	68ba      	ldr	r2, [r7, #8]
 800ab78:	693b      	ldr	r3, [r7, #16]
 800ab7a:	429a      	cmp	r2, r3
 800ab7c:	d90e      	bls.n	800ab9c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	68ba      	ldr	r2, [r7, #8]
 800ab82:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	68fa      	ldr	r2, [r7, #12]
 800ab88:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ab8a:	4b1a      	ldr	r3, [pc, #104]	; (800abf4 <prvSwitchTimerLists+0xc4>)
 800ab8c:	681a      	ldr	r2, [r3, #0]
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	3304      	adds	r3, #4
 800ab92:	4619      	mov	r1, r3
 800ab94:	4610      	mov	r0, r2
 800ab96:	f7fd f8e2 	bl	8007d5e <vListInsert>
 800ab9a:	e018      	b.n	800abce <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ab9c:	2300      	movs	r3, #0
 800ab9e:	9300      	str	r3, [sp, #0]
 800aba0:	2300      	movs	r3, #0
 800aba2:	693a      	ldr	r2, [r7, #16]
 800aba4:	2100      	movs	r1, #0
 800aba6:	68f8      	ldr	r0, [r7, #12]
 800aba8:	f7ff fd56 	bl	800a658 <xTimerGenericCommand>
 800abac:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d10c      	bne.n	800abce <prvSwitchTimerLists+0x9e>
	__asm volatile
 800abb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abb8:	b672      	cpsid	i
 800abba:	f383 8811 	msr	BASEPRI, r3
 800abbe:	f3bf 8f6f 	isb	sy
 800abc2:	f3bf 8f4f 	dsb	sy
 800abc6:	b662      	cpsie	i
 800abc8:	603b      	str	r3, [r7, #0]
}
 800abca:	bf00      	nop
 800abcc:	e7fe      	b.n	800abcc <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800abce:	4b09      	ldr	r3, [pc, #36]	; (800abf4 <prvSwitchTimerLists+0xc4>)
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d1af      	bne.n	800ab38 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800abd8:	4b06      	ldr	r3, [pc, #24]	; (800abf4 <prvSwitchTimerLists+0xc4>)
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800abde:	4b06      	ldr	r3, [pc, #24]	; (800abf8 <prvSwitchTimerLists+0xc8>)
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	4a04      	ldr	r2, [pc, #16]	; (800abf4 <prvSwitchTimerLists+0xc4>)
 800abe4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800abe6:	4a04      	ldr	r2, [pc, #16]	; (800abf8 <prvSwitchTimerLists+0xc8>)
 800abe8:	697b      	ldr	r3, [r7, #20]
 800abea:	6013      	str	r3, [r2, #0]
}
 800abec:	bf00      	nop
 800abee:	3718      	adds	r7, #24
 800abf0:	46bd      	mov	sp, r7
 800abf2:	bd80      	pop	{r7, pc}
 800abf4:	2000220c 	.word	0x2000220c
 800abf8:	20002210 	.word	0x20002210

0800abfc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800abfc:	b580      	push	{r7, lr}
 800abfe:	b082      	sub	sp, #8
 800ac00:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ac02:	f000 f96b 	bl	800aedc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ac06:	4b15      	ldr	r3, [pc, #84]	; (800ac5c <prvCheckForValidListAndQueue+0x60>)
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d120      	bne.n	800ac50 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ac0e:	4814      	ldr	r0, [pc, #80]	; (800ac60 <prvCheckForValidListAndQueue+0x64>)
 800ac10:	f7fd f854 	bl	8007cbc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ac14:	4813      	ldr	r0, [pc, #76]	; (800ac64 <prvCheckForValidListAndQueue+0x68>)
 800ac16:	f7fd f851 	bl	8007cbc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ac1a:	4b13      	ldr	r3, [pc, #76]	; (800ac68 <prvCheckForValidListAndQueue+0x6c>)
 800ac1c:	4a10      	ldr	r2, [pc, #64]	; (800ac60 <prvCheckForValidListAndQueue+0x64>)
 800ac1e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ac20:	4b12      	ldr	r3, [pc, #72]	; (800ac6c <prvCheckForValidListAndQueue+0x70>)
 800ac22:	4a10      	ldr	r2, [pc, #64]	; (800ac64 <prvCheckForValidListAndQueue+0x68>)
 800ac24:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ac26:	2300      	movs	r3, #0
 800ac28:	9300      	str	r3, [sp, #0]
 800ac2a:	4b11      	ldr	r3, [pc, #68]	; (800ac70 <prvCheckForValidListAndQueue+0x74>)
 800ac2c:	4a11      	ldr	r2, [pc, #68]	; (800ac74 <prvCheckForValidListAndQueue+0x78>)
 800ac2e:	2110      	movs	r1, #16
 800ac30:	200a      	movs	r0, #10
 800ac32:	f7fd f961 	bl	8007ef8 <xQueueGenericCreateStatic>
 800ac36:	4603      	mov	r3, r0
 800ac38:	4a08      	ldr	r2, [pc, #32]	; (800ac5c <prvCheckForValidListAndQueue+0x60>)
 800ac3a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ac3c:	4b07      	ldr	r3, [pc, #28]	; (800ac5c <prvCheckForValidListAndQueue+0x60>)
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d005      	beq.n	800ac50 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ac44:	4b05      	ldr	r3, [pc, #20]	; (800ac5c <prvCheckForValidListAndQueue+0x60>)
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	490b      	ldr	r1, [pc, #44]	; (800ac78 <prvCheckForValidListAndQueue+0x7c>)
 800ac4a:	4618      	mov	r0, r3
 800ac4c:	f7fd fd96 	bl	800877c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ac50:	f000 f978 	bl	800af44 <vPortExitCritical>
}
 800ac54:	bf00      	nop
 800ac56:	46bd      	mov	sp, r7
 800ac58:	bd80      	pop	{r7, pc}
 800ac5a:	bf00      	nop
 800ac5c:	20002214 	.word	0x20002214
 800ac60:	200021e4 	.word	0x200021e4
 800ac64:	200021f8 	.word	0x200021f8
 800ac68:	2000220c 	.word	0x2000220c
 800ac6c:	20002210 	.word	0x20002210
 800ac70:	200022c0 	.word	0x200022c0
 800ac74:	20002220 	.word	0x20002220
 800ac78:	0800b7e8 	.word	0x0800b7e8

0800ac7c <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800ac7c:	b580      	push	{r7, lr}
 800ac7e:	b086      	sub	sp, #24
 800ac80:	af00      	add	r7, sp, #0
 800ac82:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d10c      	bne.n	800aca8 <pvTimerGetTimerID+0x2c>
	__asm volatile
 800ac8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac92:	b672      	cpsid	i
 800ac94:	f383 8811 	msr	BASEPRI, r3
 800ac98:	f3bf 8f6f 	isb	sy
 800ac9c:	f3bf 8f4f 	dsb	sy
 800aca0:	b662      	cpsie	i
 800aca2:	60fb      	str	r3, [r7, #12]
}
 800aca4:	bf00      	nop
 800aca6:	e7fe      	b.n	800aca6 <pvTimerGetTimerID+0x2a>

	taskENTER_CRITICAL();
 800aca8:	f000 f918 	bl	800aedc <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800acac:	697b      	ldr	r3, [r7, #20]
 800acae:	69db      	ldr	r3, [r3, #28]
 800acb0:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800acb2:	f000 f947 	bl	800af44 <vPortExitCritical>

	return pvReturn;
 800acb6:	693b      	ldr	r3, [r7, #16]
}
 800acb8:	4618      	mov	r0, r3
 800acba:	3718      	adds	r7, #24
 800acbc:	46bd      	mov	sp, r7
 800acbe:	bd80      	pop	{r7, pc}

0800acc0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800acc0:	b480      	push	{r7}
 800acc2:	b085      	sub	sp, #20
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	60f8      	str	r0, [r7, #12]
 800acc8:	60b9      	str	r1, [r7, #8]
 800acca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	3b04      	subs	r3, #4
 800acd0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800acd8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	3b04      	subs	r3, #4
 800acde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ace0:	68bb      	ldr	r3, [r7, #8]
 800ace2:	f023 0201 	bic.w	r2, r3, #1
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	3b04      	subs	r3, #4
 800acee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800acf0:	4a0c      	ldr	r2, [pc, #48]	; (800ad24 <pxPortInitialiseStack+0x64>)
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	3b14      	subs	r3, #20
 800acfa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800acfc:	687a      	ldr	r2, [r7, #4]
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	3b04      	subs	r3, #4
 800ad06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	f06f 0202 	mvn.w	r2, #2
 800ad0e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	3b20      	subs	r3, #32
 800ad14:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ad16:	68fb      	ldr	r3, [r7, #12]
}
 800ad18:	4618      	mov	r0, r3
 800ad1a:	3714      	adds	r7, #20
 800ad1c:	46bd      	mov	sp, r7
 800ad1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad22:	4770      	bx	lr
 800ad24:	0800ad29 	.word	0x0800ad29

0800ad28 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ad28:	b480      	push	{r7}
 800ad2a:	b085      	sub	sp, #20
 800ad2c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ad2e:	2300      	movs	r3, #0
 800ad30:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ad32:	4b14      	ldr	r3, [pc, #80]	; (800ad84 <prvTaskExitError+0x5c>)
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad3a:	d00c      	beq.n	800ad56 <prvTaskExitError+0x2e>
	__asm volatile
 800ad3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad40:	b672      	cpsid	i
 800ad42:	f383 8811 	msr	BASEPRI, r3
 800ad46:	f3bf 8f6f 	isb	sy
 800ad4a:	f3bf 8f4f 	dsb	sy
 800ad4e:	b662      	cpsie	i
 800ad50:	60fb      	str	r3, [r7, #12]
}
 800ad52:	bf00      	nop
 800ad54:	e7fe      	b.n	800ad54 <prvTaskExitError+0x2c>
	__asm volatile
 800ad56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad5a:	b672      	cpsid	i
 800ad5c:	f383 8811 	msr	BASEPRI, r3
 800ad60:	f3bf 8f6f 	isb	sy
 800ad64:	f3bf 8f4f 	dsb	sy
 800ad68:	b662      	cpsie	i
 800ad6a:	60bb      	str	r3, [r7, #8]
}
 800ad6c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ad6e:	bf00      	nop
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d0fc      	beq.n	800ad70 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ad76:	bf00      	nop
 800ad78:	bf00      	nop
 800ad7a:	3714      	adds	r7, #20
 800ad7c:	46bd      	mov	sp, r7
 800ad7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad82:	4770      	bx	lr
 800ad84:	20000010 	.word	0x20000010
	...

0800ad90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ad90:	4b07      	ldr	r3, [pc, #28]	; (800adb0 <pxCurrentTCBConst2>)
 800ad92:	6819      	ldr	r1, [r3, #0]
 800ad94:	6808      	ldr	r0, [r1, #0]
 800ad96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad9a:	f380 8809 	msr	PSP, r0
 800ad9e:	f3bf 8f6f 	isb	sy
 800ada2:	f04f 0000 	mov.w	r0, #0
 800ada6:	f380 8811 	msr	BASEPRI, r0
 800adaa:	4770      	bx	lr
 800adac:	f3af 8000 	nop.w

0800adb0 <pxCurrentTCBConst2>:
 800adb0:	20001ce4 	.word	0x20001ce4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800adb4:	bf00      	nop
 800adb6:	bf00      	nop

0800adb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800adb8:	4808      	ldr	r0, [pc, #32]	; (800addc <prvPortStartFirstTask+0x24>)
 800adba:	6800      	ldr	r0, [r0, #0]
 800adbc:	6800      	ldr	r0, [r0, #0]
 800adbe:	f380 8808 	msr	MSP, r0
 800adc2:	f04f 0000 	mov.w	r0, #0
 800adc6:	f380 8814 	msr	CONTROL, r0
 800adca:	b662      	cpsie	i
 800adcc:	b661      	cpsie	f
 800adce:	f3bf 8f4f 	dsb	sy
 800add2:	f3bf 8f6f 	isb	sy
 800add6:	df00      	svc	0
 800add8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800adda:	bf00      	nop
 800addc:	e000ed08 	.word	0xe000ed08

0800ade0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ade0:	b580      	push	{r7, lr}
 800ade2:	b084      	sub	sp, #16
 800ade4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ade6:	4b37      	ldr	r3, [pc, #220]	; (800aec4 <xPortStartScheduler+0xe4>)
 800ade8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	781b      	ldrb	r3, [r3, #0]
 800adee:	b2db      	uxtb	r3, r3
 800adf0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	22ff      	movs	r2, #255	; 0xff
 800adf6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	781b      	ldrb	r3, [r3, #0]
 800adfc:	b2db      	uxtb	r3, r3
 800adfe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ae00:	78fb      	ldrb	r3, [r7, #3]
 800ae02:	b2db      	uxtb	r3, r3
 800ae04:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ae08:	b2da      	uxtb	r2, r3
 800ae0a:	4b2f      	ldr	r3, [pc, #188]	; (800aec8 <xPortStartScheduler+0xe8>)
 800ae0c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ae0e:	4b2f      	ldr	r3, [pc, #188]	; (800aecc <xPortStartScheduler+0xec>)
 800ae10:	2207      	movs	r2, #7
 800ae12:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ae14:	e009      	b.n	800ae2a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800ae16:	4b2d      	ldr	r3, [pc, #180]	; (800aecc <xPortStartScheduler+0xec>)
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	3b01      	subs	r3, #1
 800ae1c:	4a2b      	ldr	r2, [pc, #172]	; (800aecc <xPortStartScheduler+0xec>)
 800ae1e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ae20:	78fb      	ldrb	r3, [r7, #3]
 800ae22:	b2db      	uxtb	r3, r3
 800ae24:	005b      	lsls	r3, r3, #1
 800ae26:	b2db      	uxtb	r3, r3
 800ae28:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ae2a:	78fb      	ldrb	r3, [r7, #3]
 800ae2c:	b2db      	uxtb	r3, r3
 800ae2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ae32:	2b80      	cmp	r3, #128	; 0x80
 800ae34:	d0ef      	beq.n	800ae16 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ae36:	4b25      	ldr	r3, [pc, #148]	; (800aecc <xPortStartScheduler+0xec>)
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	f1c3 0307 	rsb	r3, r3, #7
 800ae3e:	2b04      	cmp	r3, #4
 800ae40:	d00c      	beq.n	800ae5c <xPortStartScheduler+0x7c>
	__asm volatile
 800ae42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae46:	b672      	cpsid	i
 800ae48:	f383 8811 	msr	BASEPRI, r3
 800ae4c:	f3bf 8f6f 	isb	sy
 800ae50:	f3bf 8f4f 	dsb	sy
 800ae54:	b662      	cpsie	i
 800ae56:	60bb      	str	r3, [r7, #8]
}
 800ae58:	bf00      	nop
 800ae5a:	e7fe      	b.n	800ae5a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ae5c:	4b1b      	ldr	r3, [pc, #108]	; (800aecc <xPortStartScheduler+0xec>)
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	021b      	lsls	r3, r3, #8
 800ae62:	4a1a      	ldr	r2, [pc, #104]	; (800aecc <xPortStartScheduler+0xec>)
 800ae64:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ae66:	4b19      	ldr	r3, [pc, #100]	; (800aecc <xPortStartScheduler+0xec>)
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ae6e:	4a17      	ldr	r2, [pc, #92]	; (800aecc <xPortStartScheduler+0xec>)
 800ae70:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	b2da      	uxtb	r2, r3
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ae7a:	4b15      	ldr	r3, [pc, #84]	; (800aed0 <xPortStartScheduler+0xf0>)
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	4a14      	ldr	r2, [pc, #80]	; (800aed0 <xPortStartScheduler+0xf0>)
 800ae80:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ae84:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ae86:	4b12      	ldr	r3, [pc, #72]	; (800aed0 <xPortStartScheduler+0xf0>)
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	4a11      	ldr	r2, [pc, #68]	; (800aed0 <xPortStartScheduler+0xf0>)
 800ae8c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800ae90:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ae92:	f000 f8dd 	bl	800b050 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ae96:	4b0f      	ldr	r3, [pc, #60]	; (800aed4 <xPortStartScheduler+0xf4>)
 800ae98:	2200      	movs	r2, #0
 800ae9a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ae9c:	f000 f8fc 	bl	800b098 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800aea0:	4b0d      	ldr	r3, [pc, #52]	; (800aed8 <xPortStartScheduler+0xf8>)
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	4a0c      	ldr	r2, [pc, #48]	; (800aed8 <xPortStartScheduler+0xf8>)
 800aea6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800aeaa:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800aeac:	f7ff ff84 	bl	800adb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800aeb0:	f7fe fcda 	bl	8009868 <vTaskSwitchContext>
	prvTaskExitError();
 800aeb4:	f7ff ff38 	bl	800ad28 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800aeb8:	2300      	movs	r3, #0
}
 800aeba:	4618      	mov	r0, r3
 800aebc:	3710      	adds	r7, #16
 800aebe:	46bd      	mov	sp, r7
 800aec0:	bd80      	pop	{r7, pc}
 800aec2:	bf00      	nop
 800aec4:	e000e400 	.word	0xe000e400
 800aec8:	20002310 	.word	0x20002310
 800aecc:	20002314 	.word	0x20002314
 800aed0:	e000ed20 	.word	0xe000ed20
 800aed4:	20000010 	.word	0x20000010
 800aed8:	e000ef34 	.word	0xe000ef34

0800aedc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800aedc:	b480      	push	{r7}
 800aede:	b083      	sub	sp, #12
 800aee0:	af00      	add	r7, sp, #0
	__asm volatile
 800aee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aee6:	b672      	cpsid	i
 800aee8:	f383 8811 	msr	BASEPRI, r3
 800aeec:	f3bf 8f6f 	isb	sy
 800aef0:	f3bf 8f4f 	dsb	sy
 800aef4:	b662      	cpsie	i
 800aef6:	607b      	str	r3, [r7, #4]
}
 800aef8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800aefa:	4b10      	ldr	r3, [pc, #64]	; (800af3c <vPortEnterCritical+0x60>)
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	3301      	adds	r3, #1
 800af00:	4a0e      	ldr	r2, [pc, #56]	; (800af3c <vPortEnterCritical+0x60>)
 800af02:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800af04:	4b0d      	ldr	r3, [pc, #52]	; (800af3c <vPortEnterCritical+0x60>)
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	2b01      	cmp	r3, #1
 800af0a:	d111      	bne.n	800af30 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800af0c:	4b0c      	ldr	r3, [pc, #48]	; (800af40 <vPortEnterCritical+0x64>)
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	b2db      	uxtb	r3, r3
 800af12:	2b00      	cmp	r3, #0
 800af14:	d00c      	beq.n	800af30 <vPortEnterCritical+0x54>
	__asm volatile
 800af16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af1a:	b672      	cpsid	i
 800af1c:	f383 8811 	msr	BASEPRI, r3
 800af20:	f3bf 8f6f 	isb	sy
 800af24:	f3bf 8f4f 	dsb	sy
 800af28:	b662      	cpsie	i
 800af2a:	603b      	str	r3, [r7, #0]
}
 800af2c:	bf00      	nop
 800af2e:	e7fe      	b.n	800af2e <vPortEnterCritical+0x52>
	}
}
 800af30:	bf00      	nop
 800af32:	370c      	adds	r7, #12
 800af34:	46bd      	mov	sp, r7
 800af36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af3a:	4770      	bx	lr
 800af3c:	20000010 	.word	0x20000010
 800af40:	e000ed04 	.word	0xe000ed04

0800af44 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800af44:	b480      	push	{r7}
 800af46:	b083      	sub	sp, #12
 800af48:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800af4a:	4b13      	ldr	r3, [pc, #76]	; (800af98 <vPortExitCritical+0x54>)
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d10c      	bne.n	800af6c <vPortExitCritical+0x28>
	__asm volatile
 800af52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af56:	b672      	cpsid	i
 800af58:	f383 8811 	msr	BASEPRI, r3
 800af5c:	f3bf 8f6f 	isb	sy
 800af60:	f3bf 8f4f 	dsb	sy
 800af64:	b662      	cpsie	i
 800af66:	607b      	str	r3, [r7, #4]
}
 800af68:	bf00      	nop
 800af6a:	e7fe      	b.n	800af6a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800af6c:	4b0a      	ldr	r3, [pc, #40]	; (800af98 <vPortExitCritical+0x54>)
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	3b01      	subs	r3, #1
 800af72:	4a09      	ldr	r2, [pc, #36]	; (800af98 <vPortExitCritical+0x54>)
 800af74:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800af76:	4b08      	ldr	r3, [pc, #32]	; (800af98 <vPortExitCritical+0x54>)
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d105      	bne.n	800af8a <vPortExitCritical+0x46>
 800af7e:	2300      	movs	r3, #0
 800af80:	603b      	str	r3, [r7, #0]
	__asm volatile
 800af82:	683b      	ldr	r3, [r7, #0]
 800af84:	f383 8811 	msr	BASEPRI, r3
}
 800af88:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800af8a:	bf00      	nop
 800af8c:	370c      	adds	r7, #12
 800af8e:	46bd      	mov	sp, r7
 800af90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af94:	4770      	bx	lr
 800af96:	bf00      	nop
 800af98:	20000010 	.word	0x20000010
 800af9c:	00000000 	.word	0x00000000

0800afa0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800afa0:	f3ef 8009 	mrs	r0, PSP
 800afa4:	f3bf 8f6f 	isb	sy
 800afa8:	4b15      	ldr	r3, [pc, #84]	; (800b000 <pxCurrentTCBConst>)
 800afaa:	681a      	ldr	r2, [r3, #0]
 800afac:	f01e 0f10 	tst.w	lr, #16
 800afb0:	bf08      	it	eq
 800afb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800afb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afba:	6010      	str	r0, [r2, #0]
 800afbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800afc0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800afc4:	b672      	cpsid	i
 800afc6:	f380 8811 	msr	BASEPRI, r0
 800afca:	f3bf 8f4f 	dsb	sy
 800afce:	f3bf 8f6f 	isb	sy
 800afd2:	b662      	cpsie	i
 800afd4:	f7fe fc48 	bl	8009868 <vTaskSwitchContext>
 800afd8:	f04f 0000 	mov.w	r0, #0
 800afdc:	f380 8811 	msr	BASEPRI, r0
 800afe0:	bc09      	pop	{r0, r3}
 800afe2:	6819      	ldr	r1, [r3, #0]
 800afe4:	6808      	ldr	r0, [r1, #0]
 800afe6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afea:	f01e 0f10 	tst.w	lr, #16
 800afee:	bf08      	it	eq
 800aff0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800aff4:	f380 8809 	msr	PSP, r0
 800aff8:	f3bf 8f6f 	isb	sy
 800affc:	4770      	bx	lr
 800affe:	bf00      	nop

0800b000 <pxCurrentTCBConst>:
 800b000:	20001ce4 	.word	0x20001ce4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b004:	bf00      	nop
 800b006:	bf00      	nop

0800b008 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b008:	b580      	push	{r7, lr}
 800b00a:	b082      	sub	sp, #8
 800b00c:	af00      	add	r7, sp, #0
	__asm volatile
 800b00e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b012:	b672      	cpsid	i
 800b014:	f383 8811 	msr	BASEPRI, r3
 800b018:	f3bf 8f6f 	isb	sy
 800b01c:	f3bf 8f4f 	dsb	sy
 800b020:	b662      	cpsie	i
 800b022:	607b      	str	r3, [r7, #4]
}
 800b024:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b026:	f7fe fb63 	bl	80096f0 <xTaskIncrementTick>
 800b02a:	4603      	mov	r3, r0
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d003      	beq.n	800b038 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b030:	4b06      	ldr	r3, [pc, #24]	; (800b04c <SysTick_Handler+0x44>)
 800b032:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b036:	601a      	str	r2, [r3, #0]
 800b038:	2300      	movs	r3, #0
 800b03a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b03c:	683b      	ldr	r3, [r7, #0]
 800b03e:	f383 8811 	msr	BASEPRI, r3
}
 800b042:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b044:	bf00      	nop
 800b046:	3708      	adds	r7, #8
 800b048:	46bd      	mov	sp, r7
 800b04a:	bd80      	pop	{r7, pc}
 800b04c:	e000ed04 	.word	0xe000ed04

0800b050 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b050:	b480      	push	{r7}
 800b052:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b054:	4b0b      	ldr	r3, [pc, #44]	; (800b084 <vPortSetupTimerInterrupt+0x34>)
 800b056:	2200      	movs	r2, #0
 800b058:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b05a:	4b0b      	ldr	r3, [pc, #44]	; (800b088 <vPortSetupTimerInterrupt+0x38>)
 800b05c:	2200      	movs	r2, #0
 800b05e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b060:	4b0a      	ldr	r3, [pc, #40]	; (800b08c <vPortSetupTimerInterrupt+0x3c>)
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	4a0a      	ldr	r2, [pc, #40]	; (800b090 <vPortSetupTimerInterrupt+0x40>)
 800b066:	fba2 2303 	umull	r2, r3, r2, r3
 800b06a:	099b      	lsrs	r3, r3, #6
 800b06c:	4a09      	ldr	r2, [pc, #36]	; (800b094 <vPortSetupTimerInterrupt+0x44>)
 800b06e:	3b01      	subs	r3, #1
 800b070:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b072:	4b04      	ldr	r3, [pc, #16]	; (800b084 <vPortSetupTimerInterrupt+0x34>)
 800b074:	2207      	movs	r2, #7
 800b076:	601a      	str	r2, [r3, #0]
}
 800b078:	bf00      	nop
 800b07a:	46bd      	mov	sp, r7
 800b07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b080:	4770      	bx	lr
 800b082:	bf00      	nop
 800b084:	e000e010 	.word	0xe000e010
 800b088:	e000e018 	.word	0xe000e018
 800b08c:	20000004 	.word	0x20000004
 800b090:	10624dd3 	.word	0x10624dd3
 800b094:	e000e014 	.word	0xe000e014

0800b098 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b098:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b0a8 <vPortEnableVFP+0x10>
 800b09c:	6801      	ldr	r1, [r0, #0]
 800b09e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b0a2:	6001      	str	r1, [r0, #0]
 800b0a4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b0a6:	bf00      	nop
 800b0a8:	e000ed88 	.word	0xe000ed88

0800b0ac <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b0ac:	b480      	push	{r7}
 800b0ae:	b085      	sub	sp, #20
 800b0b0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b0b2:	f3ef 8305 	mrs	r3, IPSR
 800b0b6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	2b0f      	cmp	r3, #15
 800b0bc:	d916      	bls.n	800b0ec <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b0be:	4a19      	ldr	r2, [pc, #100]	; (800b124 <vPortValidateInterruptPriority+0x78>)
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	4413      	add	r3, r2
 800b0c4:	781b      	ldrb	r3, [r3, #0]
 800b0c6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b0c8:	4b17      	ldr	r3, [pc, #92]	; (800b128 <vPortValidateInterruptPriority+0x7c>)
 800b0ca:	781b      	ldrb	r3, [r3, #0]
 800b0cc:	7afa      	ldrb	r2, [r7, #11]
 800b0ce:	429a      	cmp	r2, r3
 800b0d0:	d20c      	bcs.n	800b0ec <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800b0d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0d6:	b672      	cpsid	i
 800b0d8:	f383 8811 	msr	BASEPRI, r3
 800b0dc:	f3bf 8f6f 	isb	sy
 800b0e0:	f3bf 8f4f 	dsb	sy
 800b0e4:	b662      	cpsie	i
 800b0e6:	607b      	str	r3, [r7, #4]
}
 800b0e8:	bf00      	nop
 800b0ea:	e7fe      	b.n	800b0ea <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b0ec:	4b0f      	ldr	r3, [pc, #60]	; (800b12c <vPortValidateInterruptPriority+0x80>)
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b0f4:	4b0e      	ldr	r3, [pc, #56]	; (800b130 <vPortValidateInterruptPriority+0x84>)
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	429a      	cmp	r2, r3
 800b0fa:	d90c      	bls.n	800b116 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800b0fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b100:	b672      	cpsid	i
 800b102:	f383 8811 	msr	BASEPRI, r3
 800b106:	f3bf 8f6f 	isb	sy
 800b10a:	f3bf 8f4f 	dsb	sy
 800b10e:	b662      	cpsie	i
 800b110:	603b      	str	r3, [r7, #0]
}
 800b112:	bf00      	nop
 800b114:	e7fe      	b.n	800b114 <vPortValidateInterruptPriority+0x68>
	}
 800b116:	bf00      	nop
 800b118:	3714      	adds	r7, #20
 800b11a:	46bd      	mov	sp, r7
 800b11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b120:	4770      	bx	lr
 800b122:	bf00      	nop
 800b124:	e000e3f0 	.word	0xe000e3f0
 800b128:	20002310 	.word	0x20002310
 800b12c:	e000ed0c 	.word	0xe000ed0c
 800b130:	20002314 	.word	0x20002314

0800b134 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b134:	b580      	push	{r7, lr}
 800b136:	b08a      	sub	sp, #40	; 0x28
 800b138:	af00      	add	r7, sp, #0
 800b13a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b13c:	2300      	movs	r3, #0
 800b13e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b140:	f7fe fa06 	bl	8009550 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b144:	4b5b      	ldr	r3, [pc, #364]	; (800b2b4 <pvPortMalloc+0x180>)
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d101      	bne.n	800b150 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b14c:	f000 f91a 	bl	800b384 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b150:	4b59      	ldr	r3, [pc, #356]	; (800b2b8 <pvPortMalloc+0x184>)
 800b152:	681a      	ldr	r2, [r3, #0]
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	4013      	ands	r3, r2
 800b158:	2b00      	cmp	r3, #0
 800b15a:	f040 8092 	bne.w	800b282 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d01f      	beq.n	800b1a4 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800b164:	2208      	movs	r2, #8
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	4413      	add	r3, r2
 800b16a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	f003 0307 	and.w	r3, r3, #7
 800b172:	2b00      	cmp	r3, #0
 800b174:	d016      	beq.n	800b1a4 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	f023 0307 	bic.w	r3, r3, #7
 800b17c:	3308      	adds	r3, #8
 800b17e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	f003 0307 	and.w	r3, r3, #7
 800b186:	2b00      	cmp	r3, #0
 800b188:	d00c      	beq.n	800b1a4 <pvPortMalloc+0x70>
	__asm volatile
 800b18a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b18e:	b672      	cpsid	i
 800b190:	f383 8811 	msr	BASEPRI, r3
 800b194:	f3bf 8f6f 	isb	sy
 800b198:	f3bf 8f4f 	dsb	sy
 800b19c:	b662      	cpsie	i
 800b19e:	617b      	str	r3, [r7, #20]
}
 800b1a0:	bf00      	nop
 800b1a2:	e7fe      	b.n	800b1a2 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d06b      	beq.n	800b282 <pvPortMalloc+0x14e>
 800b1aa:	4b44      	ldr	r3, [pc, #272]	; (800b2bc <pvPortMalloc+0x188>)
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	687a      	ldr	r2, [r7, #4]
 800b1b0:	429a      	cmp	r2, r3
 800b1b2:	d866      	bhi.n	800b282 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b1b4:	4b42      	ldr	r3, [pc, #264]	; (800b2c0 <pvPortMalloc+0x18c>)
 800b1b6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b1b8:	4b41      	ldr	r3, [pc, #260]	; (800b2c0 <pvPortMalloc+0x18c>)
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b1be:	e004      	b.n	800b1ca <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800b1c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1c2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b1c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b1ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1cc:	685b      	ldr	r3, [r3, #4]
 800b1ce:	687a      	ldr	r2, [r7, #4]
 800b1d0:	429a      	cmp	r2, r3
 800b1d2:	d903      	bls.n	800b1dc <pvPortMalloc+0xa8>
 800b1d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d1f1      	bne.n	800b1c0 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b1dc:	4b35      	ldr	r3, [pc, #212]	; (800b2b4 <pvPortMalloc+0x180>)
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b1e2:	429a      	cmp	r2, r3
 800b1e4:	d04d      	beq.n	800b282 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b1e6:	6a3b      	ldr	r3, [r7, #32]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	2208      	movs	r2, #8
 800b1ec:	4413      	add	r3, r2
 800b1ee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b1f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1f2:	681a      	ldr	r2, [r3, #0]
 800b1f4:	6a3b      	ldr	r3, [r7, #32]
 800b1f6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b1f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1fa:	685a      	ldr	r2, [r3, #4]
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	1ad2      	subs	r2, r2, r3
 800b200:	2308      	movs	r3, #8
 800b202:	005b      	lsls	r3, r3, #1
 800b204:	429a      	cmp	r2, r3
 800b206:	d921      	bls.n	800b24c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b208:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	4413      	add	r3, r2
 800b20e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b210:	69bb      	ldr	r3, [r7, #24]
 800b212:	f003 0307 	and.w	r3, r3, #7
 800b216:	2b00      	cmp	r3, #0
 800b218:	d00c      	beq.n	800b234 <pvPortMalloc+0x100>
	__asm volatile
 800b21a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b21e:	b672      	cpsid	i
 800b220:	f383 8811 	msr	BASEPRI, r3
 800b224:	f3bf 8f6f 	isb	sy
 800b228:	f3bf 8f4f 	dsb	sy
 800b22c:	b662      	cpsie	i
 800b22e:	613b      	str	r3, [r7, #16]
}
 800b230:	bf00      	nop
 800b232:	e7fe      	b.n	800b232 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b236:	685a      	ldr	r2, [r3, #4]
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	1ad2      	subs	r2, r2, r3
 800b23c:	69bb      	ldr	r3, [r7, #24]
 800b23e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b242:	687a      	ldr	r2, [r7, #4]
 800b244:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b246:	69b8      	ldr	r0, [r7, #24]
 800b248:	f000 f8fe 	bl	800b448 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b24c:	4b1b      	ldr	r3, [pc, #108]	; (800b2bc <pvPortMalloc+0x188>)
 800b24e:	681a      	ldr	r2, [r3, #0]
 800b250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b252:	685b      	ldr	r3, [r3, #4]
 800b254:	1ad3      	subs	r3, r2, r3
 800b256:	4a19      	ldr	r2, [pc, #100]	; (800b2bc <pvPortMalloc+0x188>)
 800b258:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b25a:	4b18      	ldr	r3, [pc, #96]	; (800b2bc <pvPortMalloc+0x188>)
 800b25c:	681a      	ldr	r2, [r3, #0]
 800b25e:	4b19      	ldr	r3, [pc, #100]	; (800b2c4 <pvPortMalloc+0x190>)
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	429a      	cmp	r2, r3
 800b264:	d203      	bcs.n	800b26e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b266:	4b15      	ldr	r3, [pc, #84]	; (800b2bc <pvPortMalloc+0x188>)
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	4a16      	ldr	r2, [pc, #88]	; (800b2c4 <pvPortMalloc+0x190>)
 800b26c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b26e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b270:	685a      	ldr	r2, [r3, #4]
 800b272:	4b11      	ldr	r3, [pc, #68]	; (800b2b8 <pvPortMalloc+0x184>)
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	431a      	orrs	r2, r3
 800b278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b27a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b27c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b27e:	2200      	movs	r2, #0
 800b280:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b282:	f7fe f973 	bl	800956c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b286:	69fb      	ldr	r3, [r7, #28]
 800b288:	f003 0307 	and.w	r3, r3, #7
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d00c      	beq.n	800b2aa <pvPortMalloc+0x176>
	__asm volatile
 800b290:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b294:	b672      	cpsid	i
 800b296:	f383 8811 	msr	BASEPRI, r3
 800b29a:	f3bf 8f6f 	isb	sy
 800b29e:	f3bf 8f4f 	dsb	sy
 800b2a2:	b662      	cpsie	i
 800b2a4:	60fb      	str	r3, [r7, #12]
}
 800b2a6:	bf00      	nop
 800b2a8:	e7fe      	b.n	800b2a8 <pvPortMalloc+0x174>
	return pvReturn;
 800b2aa:	69fb      	ldr	r3, [r7, #28]
}
 800b2ac:	4618      	mov	r0, r3
 800b2ae:	3728      	adds	r7, #40	; 0x28
 800b2b0:	46bd      	mov	sp, r7
 800b2b2:	bd80      	pop	{r7, pc}
 800b2b4:	20005f20 	.word	0x20005f20
 800b2b8:	20005f2c 	.word	0x20005f2c
 800b2bc:	20005f24 	.word	0x20005f24
 800b2c0:	20005f18 	.word	0x20005f18
 800b2c4:	20005f28 	.word	0x20005f28

0800b2c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b2c8:	b580      	push	{r7, lr}
 800b2ca:	b086      	sub	sp, #24
 800b2cc:	af00      	add	r7, sp, #0
 800b2ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d04c      	beq.n	800b374 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b2da:	2308      	movs	r3, #8
 800b2dc:	425b      	negs	r3, r3
 800b2de:	697a      	ldr	r2, [r7, #20]
 800b2e0:	4413      	add	r3, r2
 800b2e2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b2e4:	697b      	ldr	r3, [r7, #20]
 800b2e6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b2e8:	693b      	ldr	r3, [r7, #16]
 800b2ea:	685a      	ldr	r2, [r3, #4]
 800b2ec:	4b23      	ldr	r3, [pc, #140]	; (800b37c <vPortFree+0xb4>)
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	4013      	ands	r3, r2
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d10c      	bne.n	800b310 <vPortFree+0x48>
	__asm volatile
 800b2f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2fa:	b672      	cpsid	i
 800b2fc:	f383 8811 	msr	BASEPRI, r3
 800b300:	f3bf 8f6f 	isb	sy
 800b304:	f3bf 8f4f 	dsb	sy
 800b308:	b662      	cpsie	i
 800b30a:	60fb      	str	r3, [r7, #12]
}
 800b30c:	bf00      	nop
 800b30e:	e7fe      	b.n	800b30e <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b310:	693b      	ldr	r3, [r7, #16]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	2b00      	cmp	r3, #0
 800b316:	d00c      	beq.n	800b332 <vPortFree+0x6a>
	__asm volatile
 800b318:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b31c:	b672      	cpsid	i
 800b31e:	f383 8811 	msr	BASEPRI, r3
 800b322:	f3bf 8f6f 	isb	sy
 800b326:	f3bf 8f4f 	dsb	sy
 800b32a:	b662      	cpsie	i
 800b32c:	60bb      	str	r3, [r7, #8]
}
 800b32e:	bf00      	nop
 800b330:	e7fe      	b.n	800b330 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b332:	693b      	ldr	r3, [r7, #16]
 800b334:	685a      	ldr	r2, [r3, #4]
 800b336:	4b11      	ldr	r3, [pc, #68]	; (800b37c <vPortFree+0xb4>)
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	4013      	ands	r3, r2
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d019      	beq.n	800b374 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b340:	693b      	ldr	r3, [r7, #16]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	2b00      	cmp	r3, #0
 800b346:	d115      	bne.n	800b374 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b348:	693b      	ldr	r3, [r7, #16]
 800b34a:	685a      	ldr	r2, [r3, #4]
 800b34c:	4b0b      	ldr	r3, [pc, #44]	; (800b37c <vPortFree+0xb4>)
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	43db      	mvns	r3, r3
 800b352:	401a      	ands	r2, r3
 800b354:	693b      	ldr	r3, [r7, #16]
 800b356:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b358:	f7fe f8fa 	bl	8009550 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b35c:	693b      	ldr	r3, [r7, #16]
 800b35e:	685a      	ldr	r2, [r3, #4]
 800b360:	4b07      	ldr	r3, [pc, #28]	; (800b380 <vPortFree+0xb8>)
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	4413      	add	r3, r2
 800b366:	4a06      	ldr	r2, [pc, #24]	; (800b380 <vPortFree+0xb8>)
 800b368:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b36a:	6938      	ldr	r0, [r7, #16]
 800b36c:	f000 f86c 	bl	800b448 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800b370:	f7fe f8fc 	bl	800956c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b374:	bf00      	nop
 800b376:	3718      	adds	r7, #24
 800b378:	46bd      	mov	sp, r7
 800b37a:	bd80      	pop	{r7, pc}
 800b37c:	20005f2c 	.word	0x20005f2c
 800b380:	20005f24 	.word	0x20005f24

0800b384 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b384:	b480      	push	{r7}
 800b386:	b085      	sub	sp, #20
 800b388:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b38a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800b38e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b390:	4b27      	ldr	r3, [pc, #156]	; (800b430 <prvHeapInit+0xac>)
 800b392:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	f003 0307 	and.w	r3, r3, #7
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d00c      	beq.n	800b3b8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	3307      	adds	r3, #7
 800b3a2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	f023 0307 	bic.w	r3, r3, #7
 800b3aa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b3ac:	68ba      	ldr	r2, [r7, #8]
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	1ad3      	subs	r3, r2, r3
 800b3b2:	4a1f      	ldr	r2, [pc, #124]	; (800b430 <prvHeapInit+0xac>)
 800b3b4:	4413      	add	r3, r2
 800b3b6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b3bc:	4a1d      	ldr	r2, [pc, #116]	; (800b434 <prvHeapInit+0xb0>)
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b3c2:	4b1c      	ldr	r3, [pc, #112]	; (800b434 <prvHeapInit+0xb0>)
 800b3c4:	2200      	movs	r2, #0
 800b3c6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	68ba      	ldr	r2, [r7, #8]
 800b3cc:	4413      	add	r3, r2
 800b3ce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b3d0:	2208      	movs	r2, #8
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	1a9b      	subs	r3, r3, r2
 800b3d6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	f023 0307 	bic.w	r3, r3, #7
 800b3de:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	4a15      	ldr	r2, [pc, #84]	; (800b438 <prvHeapInit+0xb4>)
 800b3e4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b3e6:	4b14      	ldr	r3, [pc, #80]	; (800b438 <prvHeapInit+0xb4>)
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	2200      	movs	r2, #0
 800b3ec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b3ee:	4b12      	ldr	r3, [pc, #72]	; (800b438 <prvHeapInit+0xb4>)
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	2200      	movs	r2, #0
 800b3f4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b3fa:	683b      	ldr	r3, [r7, #0]
 800b3fc:	68fa      	ldr	r2, [r7, #12]
 800b3fe:	1ad2      	subs	r2, r2, r3
 800b400:	683b      	ldr	r3, [r7, #0]
 800b402:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b404:	4b0c      	ldr	r3, [pc, #48]	; (800b438 <prvHeapInit+0xb4>)
 800b406:	681a      	ldr	r2, [r3, #0]
 800b408:	683b      	ldr	r3, [r7, #0]
 800b40a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b40c:	683b      	ldr	r3, [r7, #0]
 800b40e:	685b      	ldr	r3, [r3, #4]
 800b410:	4a0a      	ldr	r2, [pc, #40]	; (800b43c <prvHeapInit+0xb8>)
 800b412:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b414:	683b      	ldr	r3, [r7, #0]
 800b416:	685b      	ldr	r3, [r3, #4]
 800b418:	4a09      	ldr	r2, [pc, #36]	; (800b440 <prvHeapInit+0xbc>)
 800b41a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b41c:	4b09      	ldr	r3, [pc, #36]	; (800b444 <prvHeapInit+0xc0>)
 800b41e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b422:	601a      	str	r2, [r3, #0]
}
 800b424:	bf00      	nop
 800b426:	3714      	adds	r7, #20
 800b428:	46bd      	mov	sp, r7
 800b42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b42e:	4770      	bx	lr
 800b430:	20002318 	.word	0x20002318
 800b434:	20005f18 	.word	0x20005f18
 800b438:	20005f20 	.word	0x20005f20
 800b43c:	20005f28 	.word	0x20005f28
 800b440:	20005f24 	.word	0x20005f24
 800b444:	20005f2c 	.word	0x20005f2c

0800b448 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b448:	b480      	push	{r7}
 800b44a:	b085      	sub	sp, #20
 800b44c:	af00      	add	r7, sp, #0
 800b44e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b450:	4b28      	ldr	r3, [pc, #160]	; (800b4f4 <prvInsertBlockIntoFreeList+0xac>)
 800b452:	60fb      	str	r3, [r7, #12]
 800b454:	e002      	b.n	800b45c <prvInsertBlockIntoFreeList+0x14>
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	60fb      	str	r3, [r7, #12]
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	687a      	ldr	r2, [r7, #4]
 800b462:	429a      	cmp	r2, r3
 800b464:	d8f7      	bhi.n	800b456 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	685b      	ldr	r3, [r3, #4]
 800b46e:	68ba      	ldr	r2, [r7, #8]
 800b470:	4413      	add	r3, r2
 800b472:	687a      	ldr	r2, [r7, #4]
 800b474:	429a      	cmp	r2, r3
 800b476:	d108      	bne.n	800b48a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	685a      	ldr	r2, [r3, #4]
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	685b      	ldr	r3, [r3, #4]
 800b480:	441a      	add	r2, r3
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	685b      	ldr	r3, [r3, #4]
 800b492:	68ba      	ldr	r2, [r7, #8]
 800b494:	441a      	add	r2, r3
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	429a      	cmp	r2, r3
 800b49c:	d118      	bne.n	800b4d0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	681a      	ldr	r2, [r3, #0]
 800b4a2:	4b15      	ldr	r3, [pc, #84]	; (800b4f8 <prvInsertBlockIntoFreeList+0xb0>)
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	429a      	cmp	r2, r3
 800b4a8:	d00d      	beq.n	800b4c6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	685a      	ldr	r2, [r3, #4]
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	685b      	ldr	r3, [r3, #4]
 800b4b4:	441a      	add	r2, r3
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	681a      	ldr	r2, [r3, #0]
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	601a      	str	r2, [r3, #0]
 800b4c4:	e008      	b.n	800b4d8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b4c6:	4b0c      	ldr	r3, [pc, #48]	; (800b4f8 <prvInsertBlockIntoFreeList+0xb0>)
 800b4c8:	681a      	ldr	r2, [r3, #0]
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	601a      	str	r2, [r3, #0]
 800b4ce:	e003      	b.n	800b4d8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	681a      	ldr	r2, [r3, #0]
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b4d8:	68fa      	ldr	r2, [r7, #12]
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	429a      	cmp	r2, r3
 800b4de:	d002      	beq.n	800b4e6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	687a      	ldr	r2, [r7, #4]
 800b4e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b4e6:	bf00      	nop
 800b4e8:	3714      	adds	r7, #20
 800b4ea:	46bd      	mov	sp, r7
 800b4ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f0:	4770      	bx	lr
 800b4f2:	bf00      	nop
 800b4f4:	20005f18 	.word	0x20005f18
 800b4f8:	20005f20 	.word	0x20005f20

0800b4fc <__libc_init_array>:
 800b4fc:	b570      	push	{r4, r5, r6, lr}
 800b4fe:	4d0d      	ldr	r5, [pc, #52]	; (800b534 <__libc_init_array+0x38>)
 800b500:	4c0d      	ldr	r4, [pc, #52]	; (800b538 <__libc_init_array+0x3c>)
 800b502:	1b64      	subs	r4, r4, r5
 800b504:	10a4      	asrs	r4, r4, #2
 800b506:	2600      	movs	r6, #0
 800b508:	42a6      	cmp	r6, r4
 800b50a:	d109      	bne.n	800b520 <__libc_init_array+0x24>
 800b50c:	4d0b      	ldr	r5, [pc, #44]	; (800b53c <__libc_init_array+0x40>)
 800b50e:	4c0c      	ldr	r4, [pc, #48]	; (800b540 <__libc_init_array+0x44>)
 800b510:	f000 f8f2 	bl	800b6f8 <_init>
 800b514:	1b64      	subs	r4, r4, r5
 800b516:	10a4      	asrs	r4, r4, #2
 800b518:	2600      	movs	r6, #0
 800b51a:	42a6      	cmp	r6, r4
 800b51c:	d105      	bne.n	800b52a <__libc_init_array+0x2e>
 800b51e:	bd70      	pop	{r4, r5, r6, pc}
 800b520:	f855 3b04 	ldr.w	r3, [r5], #4
 800b524:	4798      	blx	r3
 800b526:	3601      	adds	r6, #1
 800b528:	e7ee      	b.n	800b508 <__libc_init_array+0xc>
 800b52a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b52e:	4798      	blx	r3
 800b530:	3601      	adds	r6, #1
 800b532:	e7f2      	b.n	800b51a <__libc_init_array+0x1e>
 800b534:	0800b918 	.word	0x0800b918
 800b538:	0800b918 	.word	0x0800b918
 800b53c:	0800b918 	.word	0x0800b918
 800b540:	0800b91c 	.word	0x0800b91c

0800b544 <__retarget_lock_acquire_recursive>:
 800b544:	4770      	bx	lr

0800b546 <__retarget_lock_release_recursive>:
 800b546:	4770      	bx	lr

0800b548 <memcpy>:
 800b548:	440a      	add	r2, r1
 800b54a:	4291      	cmp	r1, r2
 800b54c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b550:	d100      	bne.n	800b554 <memcpy+0xc>
 800b552:	4770      	bx	lr
 800b554:	b510      	push	{r4, lr}
 800b556:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b55a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b55e:	4291      	cmp	r1, r2
 800b560:	d1f9      	bne.n	800b556 <memcpy+0xe>
 800b562:	bd10      	pop	{r4, pc}

0800b564 <memset>:
 800b564:	4402      	add	r2, r0
 800b566:	4603      	mov	r3, r0
 800b568:	4293      	cmp	r3, r2
 800b56a:	d100      	bne.n	800b56e <memset+0xa>
 800b56c:	4770      	bx	lr
 800b56e:	f803 1b01 	strb.w	r1, [r3], #1
 800b572:	e7f9      	b.n	800b568 <memset+0x4>

0800b574 <cleanup_glue>:
 800b574:	b538      	push	{r3, r4, r5, lr}
 800b576:	460c      	mov	r4, r1
 800b578:	6809      	ldr	r1, [r1, #0]
 800b57a:	4605      	mov	r5, r0
 800b57c:	b109      	cbz	r1, 800b582 <cleanup_glue+0xe>
 800b57e:	f7ff fff9 	bl	800b574 <cleanup_glue>
 800b582:	4621      	mov	r1, r4
 800b584:	4628      	mov	r0, r5
 800b586:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b58a:	f000 b869 	b.w	800b660 <_free_r>
	...

0800b590 <_reclaim_reent>:
 800b590:	4b2c      	ldr	r3, [pc, #176]	; (800b644 <_reclaim_reent+0xb4>)
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	4283      	cmp	r3, r0
 800b596:	b570      	push	{r4, r5, r6, lr}
 800b598:	4604      	mov	r4, r0
 800b59a:	d051      	beq.n	800b640 <_reclaim_reent+0xb0>
 800b59c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800b59e:	b143      	cbz	r3, 800b5b2 <_reclaim_reent+0x22>
 800b5a0:	68db      	ldr	r3, [r3, #12]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d14a      	bne.n	800b63c <_reclaim_reent+0xac>
 800b5a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b5a8:	6819      	ldr	r1, [r3, #0]
 800b5aa:	b111      	cbz	r1, 800b5b2 <_reclaim_reent+0x22>
 800b5ac:	4620      	mov	r0, r4
 800b5ae:	f000 f857 	bl	800b660 <_free_r>
 800b5b2:	6961      	ldr	r1, [r4, #20]
 800b5b4:	b111      	cbz	r1, 800b5bc <_reclaim_reent+0x2c>
 800b5b6:	4620      	mov	r0, r4
 800b5b8:	f000 f852 	bl	800b660 <_free_r>
 800b5bc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800b5be:	b111      	cbz	r1, 800b5c6 <_reclaim_reent+0x36>
 800b5c0:	4620      	mov	r0, r4
 800b5c2:	f000 f84d 	bl	800b660 <_free_r>
 800b5c6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b5c8:	b111      	cbz	r1, 800b5d0 <_reclaim_reent+0x40>
 800b5ca:	4620      	mov	r0, r4
 800b5cc:	f000 f848 	bl	800b660 <_free_r>
 800b5d0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800b5d2:	b111      	cbz	r1, 800b5da <_reclaim_reent+0x4a>
 800b5d4:	4620      	mov	r0, r4
 800b5d6:	f000 f843 	bl	800b660 <_free_r>
 800b5da:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800b5dc:	b111      	cbz	r1, 800b5e4 <_reclaim_reent+0x54>
 800b5de:	4620      	mov	r0, r4
 800b5e0:	f000 f83e 	bl	800b660 <_free_r>
 800b5e4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800b5e6:	b111      	cbz	r1, 800b5ee <_reclaim_reent+0x5e>
 800b5e8:	4620      	mov	r0, r4
 800b5ea:	f000 f839 	bl	800b660 <_free_r>
 800b5ee:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800b5f0:	b111      	cbz	r1, 800b5f8 <_reclaim_reent+0x68>
 800b5f2:	4620      	mov	r0, r4
 800b5f4:	f000 f834 	bl	800b660 <_free_r>
 800b5f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b5fa:	b111      	cbz	r1, 800b602 <_reclaim_reent+0x72>
 800b5fc:	4620      	mov	r0, r4
 800b5fe:	f000 f82f 	bl	800b660 <_free_r>
 800b602:	69a3      	ldr	r3, [r4, #24]
 800b604:	b1e3      	cbz	r3, 800b640 <_reclaim_reent+0xb0>
 800b606:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b608:	4620      	mov	r0, r4
 800b60a:	4798      	blx	r3
 800b60c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b60e:	b1b9      	cbz	r1, 800b640 <_reclaim_reent+0xb0>
 800b610:	4620      	mov	r0, r4
 800b612:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b616:	f7ff bfad 	b.w	800b574 <cleanup_glue>
 800b61a:	5949      	ldr	r1, [r1, r5]
 800b61c:	b941      	cbnz	r1, 800b630 <_reclaim_reent+0xa0>
 800b61e:	3504      	adds	r5, #4
 800b620:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b622:	2d80      	cmp	r5, #128	; 0x80
 800b624:	68d9      	ldr	r1, [r3, #12]
 800b626:	d1f8      	bne.n	800b61a <_reclaim_reent+0x8a>
 800b628:	4620      	mov	r0, r4
 800b62a:	f000 f819 	bl	800b660 <_free_r>
 800b62e:	e7ba      	b.n	800b5a6 <_reclaim_reent+0x16>
 800b630:	680e      	ldr	r6, [r1, #0]
 800b632:	4620      	mov	r0, r4
 800b634:	f000 f814 	bl	800b660 <_free_r>
 800b638:	4631      	mov	r1, r6
 800b63a:	e7ef      	b.n	800b61c <_reclaim_reent+0x8c>
 800b63c:	2500      	movs	r5, #0
 800b63e:	e7ef      	b.n	800b620 <_reclaim_reent+0x90>
 800b640:	bd70      	pop	{r4, r5, r6, pc}
 800b642:	bf00      	nop
 800b644:	20000014 	.word	0x20000014

0800b648 <__malloc_lock>:
 800b648:	4801      	ldr	r0, [pc, #4]	; (800b650 <__malloc_lock+0x8>)
 800b64a:	f7ff bf7b 	b.w	800b544 <__retarget_lock_acquire_recursive>
 800b64e:	bf00      	nop
 800b650:	20005f30 	.word	0x20005f30

0800b654 <__malloc_unlock>:
 800b654:	4801      	ldr	r0, [pc, #4]	; (800b65c <__malloc_unlock+0x8>)
 800b656:	f7ff bf76 	b.w	800b546 <__retarget_lock_release_recursive>
 800b65a:	bf00      	nop
 800b65c:	20005f30 	.word	0x20005f30

0800b660 <_free_r>:
 800b660:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b662:	2900      	cmp	r1, #0
 800b664:	d044      	beq.n	800b6f0 <_free_r+0x90>
 800b666:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b66a:	9001      	str	r0, [sp, #4]
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	f1a1 0404 	sub.w	r4, r1, #4
 800b672:	bfb8      	it	lt
 800b674:	18e4      	addlt	r4, r4, r3
 800b676:	f7ff ffe7 	bl	800b648 <__malloc_lock>
 800b67a:	4a1e      	ldr	r2, [pc, #120]	; (800b6f4 <_free_r+0x94>)
 800b67c:	9801      	ldr	r0, [sp, #4]
 800b67e:	6813      	ldr	r3, [r2, #0]
 800b680:	b933      	cbnz	r3, 800b690 <_free_r+0x30>
 800b682:	6063      	str	r3, [r4, #4]
 800b684:	6014      	str	r4, [r2, #0]
 800b686:	b003      	add	sp, #12
 800b688:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b68c:	f7ff bfe2 	b.w	800b654 <__malloc_unlock>
 800b690:	42a3      	cmp	r3, r4
 800b692:	d908      	bls.n	800b6a6 <_free_r+0x46>
 800b694:	6825      	ldr	r5, [r4, #0]
 800b696:	1961      	adds	r1, r4, r5
 800b698:	428b      	cmp	r3, r1
 800b69a:	bf01      	itttt	eq
 800b69c:	6819      	ldreq	r1, [r3, #0]
 800b69e:	685b      	ldreq	r3, [r3, #4]
 800b6a0:	1949      	addeq	r1, r1, r5
 800b6a2:	6021      	streq	r1, [r4, #0]
 800b6a4:	e7ed      	b.n	800b682 <_free_r+0x22>
 800b6a6:	461a      	mov	r2, r3
 800b6a8:	685b      	ldr	r3, [r3, #4]
 800b6aa:	b10b      	cbz	r3, 800b6b0 <_free_r+0x50>
 800b6ac:	42a3      	cmp	r3, r4
 800b6ae:	d9fa      	bls.n	800b6a6 <_free_r+0x46>
 800b6b0:	6811      	ldr	r1, [r2, #0]
 800b6b2:	1855      	adds	r5, r2, r1
 800b6b4:	42a5      	cmp	r5, r4
 800b6b6:	d10b      	bne.n	800b6d0 <_free_r+0x70>
 800b6b8:	6824      	ldr	r4, [r4, #0]
 800b6ba:	4421      	add	r1, r4
 800b6bc:	1854      	adds	r4, r2, r1
 800b6be:	42a3      	cmp	r3, r4
 800b6c0:	6011      	str	r1, [r2, #0]
 800b6c2:	d1e0      	bne.n	800b686 <_free_r+0x26>
 800b6c4:	681c      	ldr	r4, [r3, #0]
 800b6c6:	685b      	ldr	r3, [r3, #4]
 800b6c8:	6053      	str	r3, [r2, #4]
 800b6ca:	4421      	add	r1, r4
 800b6cc:	6011      	str	r1, [r2, #0]
 800b6ce:	e7da      	b.n	800b686 <_free_r+0x26>
 800b6d0:	d902      	bls.n	800b6d8 <_free_r+0x78>
 800b6d2:	230c      	movs	r3, #12
 800b6d4:	6003      	str	r3, [r0, #0]
 800b6d6:	e7d6      	b.n	800b686 <_free_r+0x26>
 800b6d8:	6825      	ldr	r5, [r4, #0]
 800b6da:	1961      	adds	r1, r4, r5
 800b6dc:	428b      	cmp	r3, r1
 800b6de:	bf04      	itt	eq
 800b6e0:	6819      	ldreq	r1, [r3, #0]
 800b6e2:	685b      	ldreq	r3, [r3, #4]
 800b6e4:	6063      	str	r3, [r4, #4]
 800b6e6:	bf04      	itt	eq
 800b6e8:	1949      	addeq	r1, r1, r5
 800b6ea:	6021      	streq	r1, [r4, #0]
 800b6ec:	6054      	str	r4, [r2, #4]
 800b6ee:	e7ca      	b.n	800b686 <_free_r+0x26>
 800b6f0:	b003      	add	sp, #12
 800b6f2:	bd30      	pop	{r4, r5, pc}
 800b6f4:	20005f34 	.word	0x20005f34

0800b6f8 <_init>:
 800b6f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6fa:	bf00      	nop
 800b6fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6fe:	bc08      	pop	{r3}
 800b700:	469e      	mov	lr, r3
 800b702:	4770      	bx	lr

0800b704 <_fini>:
 800b704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b706:	bf00      	nop
 800b708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b70a:	bc08      	pop	{r3}
 800b70c:	469e      	mov	lr, r3
 800b70e:	4770      	bx	lr
