/* Generated by Yosys 0.26+53 (git sha1 8216b23fb, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1677222612773/work=/usr/local/src/conda/yosys-0.26_54_g8216b23fb -fdebug-prefix-map=/si/conda=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants) */

module cpu(clk, rst, md_boot, intr, inta, ahbr, cpumode, memr, memc, ahbc);
  reg \$auto$verilog_backend.cc:2097:dump_module$535  = 0;
  reg _000_;
  reg _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  output [79:0] ahbc;
  wire [79:0] ahbc;
  input [33:0] ahbr;
  wire [33:0] ahbr;
  input clk;
  wire clk;
  input [1:0] cpumode;
  wire [1:0] cpumode;
  wire expr;
  wire [70:0] exuo;
  wire [5:0] exuop;
  wire hldpc;
  wire ifbsy;
  wire ifetch;
  wire ifetchl;
  wire ifstall;
  output inta;
  wire inta;
  wire intack;
  input [13:0] intr;
  wire [13:0] intr;
  wire intreq;
  reg istall;
  wire [4:0] macop;
  wire [65:0] mauo;
  input [1:0] md_boot;
  wire [1:0] md_boot;
  output [113:0] memc;
  wire [113:0] memc;
  wire [5:0] memop;
  input [63:0] memr;
  wire [63:0] memr;
  wire [32:0] mluo;
  wire [15:0] op;
  wire [4:0] opst;
  wire [31:0] pc;
  wire pc_hold;
  wire regcnf;
  wire [45:0] regop;
  wire rescnf;
  wire [137:0] rfuo;
  input rst;
  wire rst;
  reg rte4;
  wire stall;
  \$and  _078_ (
    .A(ifetchl),
    .B(_034_),
    .Y(_002_)
  );
  defparam _078_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _078_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _078_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _078_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _078_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _079_ (
    .A(_023_),
    .B(_035_),
    .Y(_003_)
  );
  defparam _079_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _079_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _079_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _079_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _079_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _080_ (
    .A(_003_),
    .B(_036_),
    .Y(_004_)
  );
  defparam _080_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _080_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _080_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _080_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _080_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _081_ (
    .A(intr[13]),
    .B(_033_),
    .Y(_005_)
  );
  defparam _081_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _081_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _081_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _081_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _081_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _082_ (
    .A(_005_),
    .B(_037_),
    .Y(_006_)
  );
  defparam _082_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _082_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _082_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _082_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _082_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _083_ (
    .A(ahbr[33]),
    .B(_038_),
    .Y(_007_)
  );
  defparam _083_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _083_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _083_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _083_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _083_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _084_ (
    .A(intack),
    .B(_039_),
    .Y(_008_)
  );
  defparam _084_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _084_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _084_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _084_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _084_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _085_ (
    .A(intack),
    .B(_040_),
    .Y(_009_)
  );
  defparam _085_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _085_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _085_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _085_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _085_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _086_ (
    .A(pc_hold),
    .B(_041_),
    .Y(_010_)
  );
  defparam _086_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _086_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _086_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _086_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _086_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _087_ (
    .A(ifstall),
    .B(_042_),
    .Y(_011_)
  );
  defparam _087_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _087_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _087_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _087_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _087_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _088_ (
    .A(_011_),
    .B(_043_),
    .Y(_012_)
  );
  defparam _088_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _088_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _088_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _088_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _088_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _089_ (
    .A(intreq),
    .B(_053_),
    .Y(_013_)
  );
  defparam _089_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _089_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _089_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _089_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _089_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _090_ (
    .A(_012_),
    .B(_044_),
    .Y(_014_)
  );
  defparam _090_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _090_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _090_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _090_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _090_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _091_ (
    .A(mauo[1]),
    .B(_028_),
    .Y(_015_)
  );
  defparam _091_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _091_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _091_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _091_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _091_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _092_ (
    .A(rfuo[32]),
    .B(_029_),
    .Y(_016_)
  );
  defparam _092_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _092_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _092_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _092_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _092_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _093_ (
    .A(mauo[1]),
    .B(_030_),
    .Y(_017_)
  );
  defparam _093_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _093_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _093_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _093_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _093_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _094_ (
    .A(rfuo[32]),
    .B(_031_),
    .Y(_018_)
  );
  defparam _094_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _094_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _094_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _094_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _094_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _095_ (
    .A(_047_),
    .B(_070_),
    .Y(_019_)
  );
  defparam _095_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _095_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _095_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _095_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _095_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _096_ (
    .A(_048_),
    .B(mluo[0]),
    .Y(_020_)
  );
  defparam _096_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _096_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _096_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _096_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _096_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _097_ (
    .A(pc_hold),
    .B(_049_),
    .Y(_021_)
  );
  defparam _097_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _097_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _097_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _097_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _097_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _098_ (
    .A(mauo[1]),
    .B(_032_),
    .Y(_022_)
  );
  defparam _098_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _098_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _098_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _098_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _098_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _099_ (
    .A(opst),
    .B(5'b01011),
    .Y(_023_)
  );
  defparam _099_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _099_.A_WIDTH = 32'b00000000000000000000000000000101;
  defparam _099_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _099_.B_WIDTH = 32'b00000000000000000000000000000101;
  defparam _099_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _100_ (
    .A(opst),
    .B(5'b01010),
    .Y(_024_)
  );
  defparam _100_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _100_.A_WIDTH = 32'b00000000000000000000000000000101;
  defparam _100_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _100_.B_WIDTH = 32'b00000000000000000000000000000101;
  defparam _100_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _101_ (
    .A(opst),
    .B(5'b10001),
    .Y(_025_)
  );
  defparam _101_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _101_.A_WIDTH = 32'b00000000000000000000000000000101;
  defparam _101_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _101_.B_WIDTH = 32'b00000000000000000000000000000101;
  defparam _101_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _102_ (
    .A(opst),
    .B(5'b10000),
    .Y(_026_)
  );
  defparam _102_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _102_.A_WIDTH = 32'b00000000000000000000000000000101;
  defparam _102_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _102_.B_WIDTH = 32'b00000000000000000000000000000101;
  defparam _102_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _103_ (
    .A(opst),
    .B(5'b10010),
    .Y(_027_)
  );
  defparam _103_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _103_.A_WIDTH = 32'b00000000000000000000000000000101;
  defparam _103_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _103_.B_WIDTH = 32'b00000000000000000000000000000101;
  defparam _103_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _104_ (
    .A(memop[5:2]),
    .B(4'b0001),
    .Y(_028_)
  );
  defparam _104_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _104_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _104_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _104_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _104_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _105_ (
    .A(memop[5:2]),
    .B(4'b0001),
    .Y(_029_)
  );
  defparam _105_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _105_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _105_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _105_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _105_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _106_ (
    .A(memop[5:2]),
    .B(4'b0001),
    .Y(_030_)
  );
  defparam _106_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _106_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _106_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _106_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _106_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _107_ (
    .A(memop[5:2]),
    .B(4'b0001),
    .Y(_031_)
  );
  defparam _107_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _107_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _107_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _107_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _107_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _108_ (
    .A(memop[5:2]),
    .B(4'b0001),
    .Y(_032_)
  );
  defparam _108_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _108_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _108_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _108_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _108_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$gt  _109_ (
    .A(intr[12:8]),
    .B(rfuo[39:36]),
    .Y(_033_)
  );
  defparam _109_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _109_.A_WIDTH = 32'b00000000000000000000000000000101;
  defparam _109_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _109_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _109_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _110_ (
    .A(mauo[0]),
    .Y(_034_)
  );
  defparam _110_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _110_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _110_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _111_ (
    .A(ifetchl),
    .Y(_035_)
  );
  defparam _111_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _111_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _111_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _112_ (
    .A(cpumode[0]),
    .Y(_036_)
  );
  defparam _112_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _112_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _112_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _113_ (
    .A(stall),
    .Y(_037_)
  );
  defparam _113_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _113_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _113_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _114_ (
    .A(stall),
    .Y(_038_)
  );
  defparam _114_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _114_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _114_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _115_ (
    .A(stall),
    .Y(_039_)
  );
  defparam _115_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _115_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _115_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _116_ (
    .A(stall),
    .Y(_040_)
  );
  defparam _116_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _116_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _116_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _117_ (
    .A(stall),
    .Y(_041_)
  );
  defparam _117_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _117_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _117_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _118_ (
    .A(_010_),
    .Y(_042_)
  );
  defparam _118_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _118_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _118_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _119_ (
    .A(exuo[0]),
    .Y(_043_)
  );
  defparam _119_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _119_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _119_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _120_ (
    .A(_013_),
    .Y(_044_)
  );
  defparam _120_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _120_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _120_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _121_ (
    .A(ahbr[33]),
    .Y(_045_)
  );
  defparam _121_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _121_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _121_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _122_ (
    .A(ahbr[33]),
    .Y(_046_)
  );
  defparam _122_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _122_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _122_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _123_ (
    .A(istall),
    .Y(_047_)
  );
  defparam _123_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _123_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _123_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _124_ (
    .A(istall),
    .Y(_048_)
  );
  defparam _124_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _124_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _124_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _125_ (
    .A(stall),
    .Y(_049_)
  );
  defparam _125_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _125_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _125_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _126_ (
    .A(_002_),
    .B(_004_),
    .Y(_050_)
  );
  defparam _126_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _126_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _126_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _126_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _126_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _127_ (
    .A(ahbr[33]),
    .B(ifetchl),
    .Y(_051_)
  );
  defparam _127_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _127_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _127_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _127_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _127_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _128_ (
    .A(_025_),
    .B(_026_),
    .Y(_052_)
  );
  defparam _128_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _128_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _128_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _128_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _128_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _129_ (
    .A(_052_),
    .B(_027_),
    .Y(_053_)
  );
  defparam _129_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _129_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _129_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _129_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _129_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _130_ (
    .A(istall),
    .B(rfuo[33]),
    .Y(_054_)
  );
  defparam _130_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _130_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _130_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _130_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _130_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _131_ (
    .A(_054_),
    .B(exuo[0]),
    .Y(_055_)
  );
  defparam _131_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _131_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _131_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _131_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _131_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _132_ (
    .A(_055_),
    .B(mluo[0]),
    .Y(_056_)
  );
  defparam _132_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _132_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _132_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _132_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _132_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _133_ (
    .A(_056_),
    .B(_045_),
    .Y(_057_)
  );
  defparam _133_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _133_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _133_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _133_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _133_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _134_ (
    .A(_057_),
    .B(_015_),
    .Y(_058_)
  );
  defparam _134_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _134_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _134_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _134_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _134_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _135_ (
    .A(_058_),
    .B(ifbsy),
    .Y(_059_)
  );
  defparam _135_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _135_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _135_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _135_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _135_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _136_ (
    .A(_059_),
    .B(expr),
    .Y(_060_)
  );
  defparam _136_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _136_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _136_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _136_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _136_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _137_ (
    .A(_060_),
    .B(_016_),
    .Y(_061_)
  );
  defparam _137_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _137_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _137_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _137_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _137_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _138_ (
    .A(istall),
    .B(rfuo[33]),
    .Y(_062_)
  );
  defparam _138_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _138_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _138_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _138_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _138_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _139_ (
    .A(_062_),
    .B(exuo[0]),
    .Y(_063_)
  );
  defparam _139_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _139_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _139_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _139_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _139_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _140_ (
    .A(_063_),
    .B(mluo[0]),
    .Y(_064_)
  );
  defparam _140_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _140_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _140_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _140_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _140_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _141_ (
    .A(_064_),
    .B(_046_),
    .Y(_065_)
  );
  defparam _141_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _141_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _141_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _141_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _141_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _142_ (
    .A(_065_),
    .B(_017_),
    .Y(_066_)
  );
  defparam _142_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _142_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _142_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _142_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _142_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _143_ (
    .A(_066_),
    .B(ifbsy),
    .Y(_067_)
  );
  defparam _143_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _143_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _143_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _143_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _143_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _144_ (
    .A(_067_),
    .B(expr),
    .Y(_068_)
  );
  defparam _144_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _144_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _144_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _144_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _144_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _145_ (
    .A(_068_),
    .B(_018_),
    .Y(_069_)
  );
  defparam _145_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _145_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _145_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _145_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _145_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _146_ (
    .A(rfuo[33]),
    .B(exuo[0]),
    .Y(_070_)
  );
  defparam _146_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _146_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _146_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _146_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _146_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _147_ (
    .A(ifstall),
    .B(_021_),
    .Y(_071_)
  );
  defparam _147_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _147_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _147_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _147_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _147_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _148_ (
    .A(_071_),
    .B(regcnf),
    .Y(_072_)
  );
  defparam _148_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _148_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _148_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _148_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _148_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _149_ (
    .A(_072_),
    .B(rescnf),
    .Y(_073_)
  );
  defparam _149_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _149_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _149_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _149_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _149_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _150_ (
    .A(_073_),
    .B(_022_),
    .Y(_074_)
  );
  defparam _150_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _150_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _150_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _150_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _150_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _151_ (
    .A(_074_),
    .B(ifbsy),
    .Y(_075_)
  );
  defparam _151_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _151_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _151_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _151_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _151_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _152_ (
    .A(_075_),
    .B(rte4),
    .Y(_076_)
  );
  defparam _152_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _152_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _152_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _152_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _152_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _153_ (
    .A(_076_),
    .B(rst),
    .Y(_077_)
  );
  defparam _153_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _153_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _153_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _153_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _153_.Y_WIDTH = 32'b00000000000000000000000000000001;
  ex ex (
    .clk(clk),
    .exuo(exuo),
    .exuop(exuop),
    .mauo(mauo),
    .mluo(mluo),
    .rfuo(rfuo),
    .rst(rst),
    .stall(stall)
  );
  id id (
    .ahbr(ahbr),
    .clk(clk),
    .expr(expr),
    .exuo(exuo),
    .exuop(exuop),
    .ifetch(ifetch),
    .ifetchl(ifetchl),
    .ifstall(ifstall),
    .intack(intack),
    .intr(intr),
    .intreq(intreq),
    .istall(istall),
    .macop(macop),
    .mauo(mauo),
    .memop(memop),
    .opst(opst),
    .pc(pc),
    .pc_hold(pc_hold),
    .regcnf(regcnf),
    .regop(regop),
    .rescnf(rescnf),
    .rfuo(rfuo),
    .rst(rst),
    .rte4(rte4),
    .stall(stall)
  );
  ma ma (
    .ahbc(ahbc),
    .ahbr(ahbr),
    .clk(clk),
    .cpumode(cpumode),
    .exuo(exuo),
    .ifetch(ifetch),
    .ifetchl(ifetchl),
    .mauo(mauo),
    .md_boot(md_boot),
    .memc(memc),
    .memop(memop),
    .memr(memr),
    .mluo(mluo),
    .rfuo(rfuo),
    .rst(rst),
    .stall(stall)
  );
  ml ml (
    .ahbr(ahbr),
    .clk(clk),
    .macop(macop),
    .mauo(mauo),
    .mluo(mluo),
    .rfuo(rfuo),
    .rst(rst),
    .stall(stall)
  );
  rf rf (
    .clk(clk),
    .exuo(exuo),
    .hldpc(hldpc),
    .inta(inta),
    .intr(intr),
    .mauo(mauo),
    .pc(pc),
    .regop(regop),
    .rfuo(rfuo),
    .rst(rst),
    .stall(stall)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$535 ) begin end
    _001_ = rte4;
    casez (rst)
      1'b1:
          _001_ = 1'b0;
      default:
          casez (_007_)
            1'b1:
                _001_ = _024_;
            default:
                /* empty */;
          endcase
    endcase
  end
  always @(posedge clk) begin
      rte4 <= _001_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$535 ) begin end
    _000_ = istall;
    casez (rst)
      1'b1:
          _000_ = 1'b1;
      default:
          casez (_051_)
            1'b1:
                _000_ = _014_;
            default:
                /* empty */;
          endcase
    endcase
  end
  always @(posedge clk) begin
      istall <= _000_;
  end
  assign inta = _008_;
  assign stall = _061_;
  assign ifbsy = _050_;
  assign intreq = _006_;
  assign regcnf = _019_;
  assign rescnf = _020_;
  assign hldpc = _077_;
  assign inta = _009_;
  assign stall = _069_;
endmodule

module ex(clk, rst, stall, exuo, mauo, rfuo, mluo, exuop);
  reg \$auto$verilog_backend.cc:2097:dump_module$536  = 0;
  reg _000_;
  reg [31:0] _001_;
  reg [5:0] _002_;
  reg [31:0] _003_;
  reg [31:0] _004_;
  reg [31:0] _005_;
  reg [31:0] _006_;
  reg _007_;
  reg [31:0] _008_;
  reg [31:0] _009_;
  reg [31:0] _010_;
  reg [31:0] _011_;
  reg [31:0] _012_;
  reg [31:0] _013_;
  reg [31:0] _014_;
  reg [31:0] _015_;
  reg [5:0] _016_;
  reg [1:0] _017_;
  wire _018_;
  wire [31:0] _019_;
  wire [7:0] _020_;
  wire _021_;
  wire [31:0] _022_;
  wire [31:0] _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire [31:0] _049_;
  wire [31:0] _050_;
  wire _051_;
  wire [31:0] _052_;
  wire [31:0] _053_;
  wire [31:0] _054_;
  wire [31:0] _055_;
  wire [31:0] _056_;
  wire [31:0] _057_;
  wire [31:0] _058_;
  wire [31:0] _059_;
  wire [31:0] _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire [31:0] _068_;
  wire [31:0] _069_;
  wire _070_;
  wire [31:0] _071_;
  wire [31:0] _072_;
  wire [31:0] _073_;
  wire [31:0] _074_;
  wire [31:0] _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire [31:0] _090_;
  wire [31:0] _091_;
  wire cgt_tbit;
  reg cin;
  input clk;
  wire clk;
  output [70:0] exuo;
  reg [70:0] exuo;
  input [5:0] exuop;
  wire [5:0] exuop;
  reg [31:0] ina;
  reg [31:0] inb;
  reg [31:0] logicalo;
  input [65:0] mauo;
  wire [65:0] mauo;
  input [32:0] mluo;
  wire [32:0] mluo;
  input [137:0] rfuo;
  wire [137:0] rfuo;
  input rst;
  wire rst;
  reg [31:0] shifto;
  input stall;
  wire stall;
  wire [32:0] sum;
  \$and  _092_ (
    .A(_042_),
    .B(_070_),
    .Y(_018_)
  );
  defparam _092_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _092_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _092_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _092_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _092_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _093_ (
    .A(rfuo[137:106]),
    .B(rfuo[105:74]),
    .Y(_019_)
  );
  defparam _093_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _093_.A_WIDTH = 32'b00000000000000000000000000100000;
  defparam _093_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _093_.B_WIDTH = 32'b00000000000000000000000000100000;
  defparam _093_.Y_WIDTH = 32'b00000000000000000000000000100000;
  \$and  _094_ (
    .A(rfuo[113:106]),
    .B(mauo[41:34]),
    .Y(_020_)
  );
  defparam _094_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _094_.A_WIDTH = 32'b00000000000000000000000000001000;
  defparam _094_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _094_.B_WIDTH = 32'b00000000000000000000000000001000;
  defparam _094_.Y_WIDTH = 32'b00000000000000000000000000001000;
  \$and  _095_ (
    .A(mauo[1]),
    .B(_067_),
    .Y(_021_)
  );
  defparam _095_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _095_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _095_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _095_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _095_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _096_ (
    .A(rfuo[137:106]),
    .B(rfuo[105:74]),
    .Y(_022_)
  );
  defparam _096_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _096_.A_WIDTH = 32'b00000000000000000000000000100000;
  defparam _096_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _096_.B_WIDTH = 32'b00000000000000000000000000100000;
  defparam _096_.Y_WIDTH = 32'b00000000000000000000000000100000;
  \$and  _097_ (
    .A(rfuo[137:106]),
    .B(mauo[65:34]),
    .Y(_023_)
  );
  defparam _097_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _097_.A_WIDTH = 32'b00000000000000000000000000100000;
  defparam _097_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _097_.B_WIDTH = 32'b00000000000000000000000000100000;
  defparam _097_.Y_WIDTH = 32'b00000000000000000000000000100000;
  \$eq  _098_ (
    .A(rfuo[137:106]),
    .B(rfuo[105:74]),
    .Y(_024_)
  );
  defparam _098_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _098_.A_WIDTH = 32'b00000000000000000000000000100000;
  defparam _098_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _098_.B_WIDTH = 32'b00000000000000000000000000100000;
  defparam _098_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _099_ (
    .A(rfuo[137:130]),
    .B(rfuo[105:98]),
    .Y(_025_)
  );
  defparam _099_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _099_.A_WIDTH = 32'b00000000000000000000000000001000;
  defparam _099_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _099_.B_WIDTH = 32'b00000000000000000000000000001000;
  defparam _099_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _100_ (
    .A(rfuo[129:122]),
    .B(rfuo[97:90]),
    .Y(_026_)
  );
  defparam _100_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _100_.A_WIDTH = 32'b00000000000000000000000000001000;
  defparam _100_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _100_.B_WIDTH = 32'b00000000000000000000000000001000;
  defparam _100_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _101_ (
    .A(rfuo[121:114]),
    .B(rfuo[89:82]),
    .Y(_027_)
  );
  defparam _101_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _101_.A_WIDTH = 32'b00000000000000000000000000001000;
  defparam _101_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _101_.B_WIDTH = 32'b00000000000000000000000000001000;
  defparam _101_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _102_ (
    .A(rfuo[113:106]),
    .B(rfuo[81:74]),
    .Y(_028_)
  );
  defparam _102_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _102_.A_WIDTH = 32'b00000000000000000000000000001000;
  defparam _102_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _102_.B_WIDTH = 32'b00000000000000000000000000001000;
  defparam _102_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _103_ (
    .A(rfuo[137:106]),
    .B(rfuo[105:74]),
    .Y(_029_)
  );
  defparam _103_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _103_.A_WIDTH = 32'b00000000000000000000000000100000;
  defparam _103_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _103_.B_WIDTH = 32'b00000000000000000000000000100000;
  defparam _103_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _104_ (
    .A(_019_),
    .B(32'b00000000000000000000000000000000),
    .Y(_030_)
  );
  defparam _104_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _104_.A_WIDTH = 32'b00000000000000000000000000100000;
  defparam _104_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _104_.B_WIDTH = 32'b00000000000000000000000000100000;
  defparam _104_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _105_ (
    .A(_020_),
    .B(8'b00000000),
    .Y(_031_)
  );
  defparam _105_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _105_.A_WIDTH = 32'b00000000000000000000000000001000;
  defparam _105_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _105_.B_WIDTH = 32'b00000000000000000000000000001000;
  defparam _105_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _106_ (
    .A(mauo[65:34]),
    .B(32'b00000000000000000000000000000000),
    .Y(_032_)
  );
  defparam _106_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _106_.A_WIDTH = 32'b00000000000000000000000000100000;
  defparam _106_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _106_.B_WIDTH = 32'b00000000000000000000000000100000;
  defparam _106_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _107_ (
    .A(exuop),
    .B(6'b100100),
    .Y(_033_)
  );
  defparam _107_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _107_.A_WIDTH = 32'b00000000000000000000000000000110;
  defparam _107_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _107_.B_WIDTH = 32'b00000000000000000000000000000110;
  defparam _107_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _108_ (
    .A(exuop),
    .B(6'b010001),
    .Y(_034_)
  );
  defparam _108_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _108_.A_WIDTH = 32'b00000000000000000000000000000110;
  defparam _108_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _108_.B_WIDTH = 32'b00000000000000000000000000000110;
  defparam _108_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _109_ (
    .A(exuop),
    .B(6'b100110),
    .Y(_035_)
  );
  defparam _109_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _109_.A_WIDTH = 32'b00000000000000000000000000000110;
  defparam _109_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _109_.B_WIDTH = 32'b00000000000000000000000000000110;
  defparam _109_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _110_ (
    .A(exuop),
    .B(6'b001101),
    .Y(_036_)
  );
  defparam _110_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _110_.A_WIDTH = 32'b00000000000000000000000000000110;
  defparam _110_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _110_.B_WIDTH = 32'b00000000000000000000000000000110;
  defparam _110_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _111_ (
    .A(exuop),
    .B(6'b001111),
    .Y(_037_)
  );
  defparam _111_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _111_.A_WIDTH = 32'b00000000000000000000000000000110;
  defparam _111_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _111_.B_WIDTH = 32'b00000000000000000000000000000110;
  defparam _111_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _112_ (
    .A(rfuo[41]),
    .B(rfuo[40]),
    .Y(_038_)
  );
  defparam _112_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _112_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _112_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _112_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _112_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _113_ (
    .A(rfuo[41]),
    .B(rfuo[40]),
    .Y(_039_)
  );
  defparam _113_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _113_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _113_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _113_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _113_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_not  _114_ (
    .A(stall),
    .Y(_040_)
  );
  defparam _114_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _114_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _114_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_not  _115_ (
    .A(rfuo[137]),
    .Y(_041_)
  );
  defparam _115_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _115_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _115_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_not  _116_ (
    .A(rfuo[137]),
    .Y(_042_)
  );
  defparam _116_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _116_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _116_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_not  _117_ (
    .A(rfuo[34]),
    .Y(_043_)
  );
  defparam _117_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _117_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _117_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_not  _118_ (
    .A(rfuo[34]),
    .Y(_044_)
  );
  defparam _118_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _118_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _118_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$ne  _119_ (
    .A(rfuo[137]),
    .B(rfuo[105]),
    .Y(_045_)
  );
  defparam _119_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _119_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _119_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _119_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _119_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _120_ (
    .A(sum[32]),
    .Y(_046_)
  );
  defparam _120_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _120_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _120_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _121_ (
    .A(sum[32]),
    .Y(_047_)
  );
  defparam _121_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _121_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _121_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _122_ (
    .A(_089_),
    .Y(_048_)
  );
  defparam _122_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _122_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _122_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _123_ (
    .A(rfuo[105:74]),
    .Y(_049_)
  );
  defparam _123_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _123_.A_WIDTH = 32'b00000000000000000000000000100000;
  defparam _123_.Y_WIDTH = 32'b00000000000000000000000000100000;
  \$not  _124_ (
    .A(rfuo[105:74]),
    .Y(_050_)
  );
  defparam _124_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _124_.A_WIDTH = 32'b00000000000000000000000000100000;
  defparam _124_.Y_WIDTH = 32'b00000000000000000000000000100000;
  \$not  _125_ (
    .A(rfuo[34]),
    .Y(_051_)
  );
  defparam _125_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _125_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _125_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _126_ (
    .A(rfuo[105:74]),
    .Y(_052_)
  );
  defparam _126_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _126_.A_WIDTH = 32'b00000000000000000000000000100000;
  defparam _126_.Y_WIDTH = 32'b00000000000000000000000000100000;
  \$not  _127_ (
    .A(rfuo[105:74]),
    .Y(_053_)
  );
  defparam _127_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _127_.A_WIDTH = 32'b00000000000000000000000000100000;
  defparam _127_.Y_WIDTH = 32'b00000000000000000000000000100000;
  \$not  _128_ (
    .A(rfuo[105:74]),
    .Y(_054_)
  );
  defparam _128_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _128_.A_WIDTH = 32'b00000000000000000000000000100000;
  defparam _128_.Y_WIDTH = 32'b00000000000000000000000000100000;
  \$not  _129_ (
    .A(rfuo[105:74]),
    .Y(_055_)
  );
  defparam _129_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _129_.A_WIDTH = 32'b00000000000000000000000000100000;
  defparam _129_.Y_WIDTH = 32'b00000000000000000000000000100000;
  \$not  _130_ (
    .A(rfuo[105:74]),
    .Y(_056_)
  );
  defparam _130_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _130_.A_WIDTH = 32'b00000000000000000000000000100000;
  defparam _130_.Y_WIDTH = 32'b00000000000000000000000000100000;
  \$not  _131_ (
    .A(rfuo[105:74]),
    .Y(_057_)
  );
  defparam _131_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _131_.A_WIDTH = 32'b00000000000000000000000000100000;
  defparam _131_.Y_WIDTH = 32'b00000000000000000000000000100000;
  \$not  _132_ (
    .A(rfuo[105:74]),
    .Y(_058_)
  );
  defparam _132_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _132_.A_WIDTH = 32'b00000000000000000000000000100000;
  defparam _132_.Y_WIDTH = 32'b00000000000000000000000000100000;
  \$not  _133_ (
    .A(rfuo[105:74]),
    .Y(_059_)
  );
  defparam _133_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _133_.A_WIDTH = 32'b00000000000000000000000000100000;
  defparam _133_.Y_WIDTH = 32'b00000000000000000000000000100000;
  \$or  _134_ (
    .A(32'b00000000000000000000000010000000),
    .B(mauo[65:34]),
    .Y(_060_)
  );
  defparam _134_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _134_.A_WIDTH = 32'b00000000000000000000000000100000;
  defparam _134_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _134_.B_WIDTH = 32'b00000000000000000000000000100000;
  defparam _134_.Y_WIDTH = 32'b00000000000000000000000000100000;
  \$or  _135_ (
    .A(_025_),
    .B(_026_),
    .Y(_061_)
  );
  defparam _135_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _135_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _135_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _135_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _135_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _136_ (
    .A(_061_),
    .B(_027_),
    .Y(_062_)
  );
  defparam _136_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _136_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _136_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _136_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _136_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _137_ (
    .A(_062_),
    .B(_028_),
    .Y(_063_)
  );
  defparam _137_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _137_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _137_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _137_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _137_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _138_ (
    .A(_033_),
    .B(_034_),
    .Y(_064_)
  );
  defparam _138_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _138_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _138_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _138_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _138_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _139_ (
    .A(_064_),
    .B(_035_),
    .Y(_065_)
  );
  defparam _139_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _139_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _139_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _139_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _139_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _140_ (
    .A(_065_),
    .B(_036_),
    .Y(_066_)
  );
  defparam _140_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _140_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _140_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _140_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _140_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _141_ (
    .A(_066_),
    .B(_037_),
    .Y(_067_)
  );
  defparam _141_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _141_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _141_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _141_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _141_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _142_ (
    .A(rfuo[137:106]),
    .B(rfuo[105:74]),
    .Y(_068_)
  );
  defparam _142_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _142_.A_WIDTH = 32'b00000000000000000000000000100000;
  defparam _142_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _142_.B_WIDTH = 32'b00000000000000000000000000100000;
  defparam _142_.Y_WIDTH = 32'b00000000000000000000000000100000;
  \$or  _143_ (
    .A(rfuo[137:106]),
    .B(mauo[65:34]),
    .Y(_069_)
  );
  defparam _143_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _143_.A_WIDTH = 32'b00000000000000000000000000100000;
  defparam _143_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _143_.B_WIDTH = 32'b00000000000000000000000000100000;
  defparam _143_.Y_WIDTH = 32'b00000000000000000000000000100000;
  \$reduce_or  _144_ (
    .A(rfuo[136:106]),
    .Y(_070_)
  );
  defparam _144_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _144_.A_WIDTH = 32'b00000000000000000000000000011111;
  defparam _144_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$mux  _145_ (
    .A(sum[31:0]),
    .B(rfuo[105:74]),
    .S(_043_),
    .Y(_071_)
  );
  defparam _145_.WIDTH = 32'b00000000000000000000000000100000;
  \$mux  _146_ (
    .A(sum[31:0]),
    .B(rfuo[31:0]),
    .S(_044_),
    .Y(_072_)
  );
  defparam _146_.WIDTH = 32'b00000000000000000000000000100000;
  \$mux  _147_ (
    .A(sum[31:0]),
    .B(rfuo[105:74]),
    .S(rfuo[34]),
    .Y(_073_)
  );
  defparam _147_.WIDTH = 32'b00000000000000000000000000100000;
  \$mux  _148_ (
    .A(sum[31:0]),
    .B(rfuo[31:0]),
    .S(rfuo[34]),
    .Y(_074_)
  );
  defparam _148_.WIDTH = 32'b00000000000000000000000000100000;
  \$mux  _149_ (
    .A(rfuo[105:74]),
    .B(_053_),
    .S(_038_),
    .Y(_075_)
  );
  defparam _149_.WIDTH = 32'b00000000000000000000000000100000;
  \$mux  _150_ (
    .A(1'b0),
    .B(1'b1),
    .S(_039_),
    .Y(_076_)
  );
  defparam _150_.WIDTH = 32'b00000000000000000000000000000001;
  \$xor  _151_ (
    .A(sum[32]),
    .B(sum[31]),
    .Y(_077_)
  );
  defparam _151_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _151_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _151_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _151_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _151_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$xor  _152_ (
    .A(_077_),
    .B(ina[31]),
    .Y(_078_)
  );
  defparam _152_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _152_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _152_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _152_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _152_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$xor  _153_ (
    .A(_078_),
    .B(inb[31]),
    .Y(_079_)
  );
  defparam _153_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _153_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _153_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _153_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _153_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$xor  _154_ (
    .A(sum[32]),
    .B(sum[31]),
    .Y(_080_)
  );
  defparam _154_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _154_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _154_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _154_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _154_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$xor  _155_ (
    .A(_080_),
    .B(ina[31]),
    .Y(_081_)
  );
  defparam _155_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _155_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _155_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _155_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _155_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$xor  _156_ (
    .A(_081_),
    .B(inb[31]),
    .Y(_082_)
  );
  defparam _156_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _156_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _156_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _156_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _156_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$xor  _157_ (
    .A(_047_),
    .B(rfuo[137]),
    .Y(_083_)
  );
  defparam _157_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _157_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _157_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _157_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _157_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$xor  _158_ (
    .A(_083_),
    .B(rfuo[40]),
    .Y(_084_)
  );
  defparam _158_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _158_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _158_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _158_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _158_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$xor  _159_ (
    .A(sum[32]),
    .B(rfuo[137]),
    .Y(_085_)
  );
  defparam _159_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _159_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _159_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _159_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _159_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$xor  _160_ (
    .A(_085_),
    .B(rfuo[40]),
    .Y(_086_)
  );
  defparam _160_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _160_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _160_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _160_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _160_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$xor  _161_ (
    .A(_086_),
    .B(rfuo[41]),
    .Y(_087_)
  );
  defparam _161_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _161_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _161_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _161_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _161_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$xor  _162_ (
    .A(sum[32]),
    .B(ina[31]),
    .Y(_088_)
  );
  defparam _162_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _162_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _162_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _162_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _162_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$xor  _163_ (
    .A(_088_),
    .B(inb[31]),
    .Y(_089_)
  );
  defparam _163_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _163_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _163_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _163_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _163_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$xor  _164_ (
    .A(rfuo[137:106]),
    .B(rfuo[105:74]),
    .Y(_090_)
  );
  defparam _164_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _164_.A_WIDTH = 32'b00000000000000000000000000100000;
  defparam _164_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _164_.B_WIDTH = 32'b00000000000000000000000000100000;
  defparam _164_.Y_WIDTH = 32'b00000000000000000000000000100000;
  \$xor  _165_ (
    .A(rfuo[137:106]),
    .B(mauo[65:34]),
    .Y(_091_)
  );
  defparam _165_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _165_.A_WIDTH = 32'b00000000000000000000000000100000;
  defparam _165_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _165_.B_WIDTH = 32'b00000000000000000000000000100000;
  defparam _165_.Y_WIDTH = 32'b00000000000000000000000000100000;
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$536 ) begin end
    _006_ = _013_;
    casez (rfuo[81:74])
      8'b00000000:
          _013_ = { rfuo[136:106], 1'b0 };
      8'b00100000:
          _013_ = { rfuo[136:106], 1'b0 };
      8'b00000001:
          _013_ = { 1'b0, rfuo[137:107] };
      8'b00100001:
          _013_ = { rfuo[137], rfuo[137:107] };
      8'b00000100:
          _013_ = { rfuo[136:106], rfuo[137] };
      8'b00100100:
          _013_ = { rfuo[136:106], rfuo[34] };
      8'b00000101:
          _013_ = { rfuo[106], rfuo[137:107] };
      8'b00100101:
          _013_ = { rfuo[34], rfuo[137:107] };
      8'b00001000:
          _013_ = { rfuo[135:106], 2'b00 };
      8'b00011000:
          _013_ = { rfuo[129:106], 8'b00000000 };
      8'b00101000:
          _013_ = { rfuo[121:106], 16'b0000000000000000 };
      8'b00001001:
          _013_ = { 2'b00, rfuo[137:108] };
      8'b00011001:
          _013_ = { 8'b00000000, rfuo[137:114] };
      8'b00101001:
          _013_ = { 16'b0000000000000000, rfuo[137:122] };
      default:
          _013_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
    endcase
  end
  always @* begin
      shifto <= _006_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$536 ) begin end
    _009_ = _014_;
    _002_ = _016_;
    casez (exuop)
      6'b000000, 6'b000001, 6'b000010, 6'b000011, 6'b000100, 6'b000101, 6'b000110, 6'b000111, 6'b001010, 6'b100011:
          _014_ = sum[31:0];
      6'b011111:
          _014_ = mluo[32:1];
      6'b001011, 6'b001100, 6'b001101, 6'b001110, 6'b001111, 6'b010000, 6'b010001, 6'b011110, 6'b100000, 6'b100100, 6'b100111, 6'b101000:
          _014_ = logicalo;
      6'b101001:
          _014_ = shifto;
      default:
          _014_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
    endcase
    casez (exuop)
      6'b010111:
        begin
          _016_[4:0] = { _040_, 4'bx0x0 };
          _016_[5] = _024_;
        end
      6'b011000:
        begin
          _016_[4:0] = { _040_, 4'bx0x0 };
          _016_[5] = sum[32];
        end
      6'b011001:
        begin
          _016_[4:0] = { _040_, 4'bx0x0 };
          _016_[5] = cgt_tbit;
        end
      6'b011010:
        begin
          _016_[4:0] = { _040_, 4'bx0x0 };
          _016_[5] = sum[32];
        end
      6'b011011:
        begin
          _016_[4:0] = { _040_, 4'bx0x0 };
          _016_[5] = cgt_tbit;
        end
      6'b011100:
        begin
          _016_[4:0] = { _040_, 4'bx0x0 };
          _016_[5] = _041_;
        end
      6'b011101:
        begin
          _016_[4:0] = { _040_, 4'bx0x0 };
          _016_[5] = _018_;
        end
      6'b010110:
        begin
          _016_[4:0] = { _040_, 4'bx0x0 };
          _016_[5] = _063_;
        end
      6'b100010:
        begin
          _016_[4:0] = { _040_, 4'bx0x0 };
          _016_[5] = 1'b0;
        end
      6'b100001:
        begin
          _016_[4:0] = { _040_, 4'bx0x0 };
          _016_[5] = 1'b1;
        end
      6'b000001:
        begin
          _016_[4:0] = { _040_, 4'bx0x0 };
          _016_[5] = sum[32];
        end
      6'b000010:
        begin
          _016_[4:0] = { _040_, 4'bx0x0 };
          _016_[5] = _079_;
        end
      6'b000110:
        begin
          _016_[4:0] = { _040_, 4'bx0x0 };
          _016_[5] = _046_;
        end
      6'b000111:
        begin
          _016_[4:0] = { _040_, 4'bx0x0 };
          _016_[5] = _082_;
        end
      6'b001000:
        begin
          _016_[4] = _040_;
          _016_[3] = 1'b0;
          _016_[1] = 1'b0;
          _016_[5] = 1'b0;
          _016_[2] = 1'b1;
          _016_[0] = 1'b1;
        end
      6'b001001:
        begin
          _016_[4] = _040_;
          _016_[3] = rfuo[137];
          _016_[1] = rfuo[105];
          _016_[5] = _045_;
          _016_[2] = 1'b1;
          _016_[0] = 1'b1;
        end
      6'b001010:
        begin
          { _016_[4], _016_[1:0] } = { _040_, 2'bx0 };
          _016_[3] = _084_;
          _016_[2] = 1'b1;
          _016_[5] = _087_;
        end
      6'b100011:
        begin
          _016_[4:0] = { _040_, 4'bx0x0 };
          _016_[5] = _029_;
        end
      6'b100101:
        begin
          _016_[4:0] = { _040_, 4'bx0x0 };
          _016_[5] = _030_;
        end
      6'b100110:
        begin
          _016_[4:0] = { _040_, 4'bx0x0 };
          _016_[5] = _031_;
        end
      6'b100100:
        begin
          _016_[4:0] = { _040_, 4'bx0x0 };
          _016_[5] = _032_;
        end
      6'b101001:
        begin
          _016_[3:0] = 4'bx0x0;
          _016_[5:4] = _017_;
          casez (rfuo[81:74])
            8'b00000000:
              begin
                _017_[0] = _040_;
                _017_[1] = rfuo[137];
              end
            8'b00100000:
              begin
                _017_[0] = _040_;
                _017_[1] = rfuo[137];
              end
            8'b00000001:
              begin
                _017_[0] = _040_;
                _017_[1] = rfuo[106];
              end
            8'b00100001:
              begin
                _017_[0] = _040_;
                _017_[1] = rfuo[106];
              end
            8'b00000100:
              begin
                _017_[0] = _040_;
                _017_[1] = rfuo[137];
              end
            8'b00100100:
              begin
                _017_[0] = _040_;
                _017_[1] = rfuo[137];
              end
            8'b00000101:
              begin
                _017_[0] = _040_;
                _017_[1] = rfuo[106];
              end
            8'b00100101:
              begin
                _017_[0] = _040_;
                _017_[1] = rfuo[106];
              end
            default:
              begin
                _017_[1] = 1'bx;
                _017_[0] = 1'b0;
              end
          endcase
        end
      default:
        begin
          { _016_[5], _016_[3:0] } = 5'bxx0x0;
          _016_[4] = 1'b0;
        end
    endcase
  end
  always @* begin
      exuo[6:1] <= _002_;
      exuo[70:39] <= _009_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$536 ) begin end
    _001_ = _008_;
    casez (exuop)
      6'b010100:
          _008_ = _071_;
      6'b010101:
          _008_ = _072_;
      6'b010010:
          _008_ = _073_;
      6'b010011:
          _008_ = _074_;
      default:
          _008_ = sum[31:0];
    endcase
  end
  always @* begin
      exuo[38:7] <= _001_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$536 ) begin end
    _003_ = _010_;
    _004_ = _011_;
    _000_ = _007_;
    casez (exuop)
      6'b000000:
        begin
          _010_ = rfuo[137:106];
          _011_ = rfuo[105:74];
          _007_ = 1'b0;
        end
      6'b000001:
        begin
          _010_ = rfuo[137:106];
          _011_ = rfuo[105:74];
          _007_ = rfuo[34];
        end
      6'b000010:
        begin
          _010_ = rfuo[137:106];
          _011_ = rfuo[105:74];
          _007_ = 1'b0;
        end
      6'b000011:
        begin
          _010_ = rfuo[137:106];
          _011_ = { rfuo[105:75], rfuo[75] };
          _007_ = rfuo[75];
        end
      6'b000100:
        begin
          _010_ = rfuo[137:106];
          _011_ = { rfuo[105:75], 1'b1 };
          _007_ = 1'b1;
        end
      6'b000101:
        begin
          _010_ = rfuo[137:106];
          _011_ = _049_;
          _007_ = 1'b1;
        end
      6'b000110:
        begin
          _010_ = rfuo[137:106];
          _011_ = _050_;
          _007_ = _051_;
        end
      6'b000111:
        begin
          _010_ = rfuo[137:106];
          _011_ = _052_;
          _007_ = 1'b1;
        end
      6'b001010:
        begin
          _010_ = { rfuo[136:106], rfuo[34] };
          _011_ = _075_;
          _007_ = _076_;
        end
      6'b010100:
        begin
          _010_ = rfuo[137:106];
          _011_ = { rfuo[105:75], 1'b1 };
          _007_ = 1'b1;
        end
      6'b010101:
        begin
          _010_ = rfuo[137:106];
          _011_ = { rfuo[105:75], 1'b1 };
          _007_ = 1'b1;
        end
      6'b010010:
        begin
          _010_ = rfuo[137:106];
          _011_ = { rfuo[105:75], 1'b1 };
          _007_ = 1'b1;
        end
      6'b010011:
        begin
          _010_ = rfuo[137:106];
          _011_ = { rfuo[105:75], 1'b1 };
          _007_ = 1'b1;
        end
      6'b100011:
        begin
          _010_ = rfuo[137:106];
          _011_ = _054_;
          _007_ = 1'b1;
        end
      6'b011000:
        begin
          _010_ = rfuo[137:106];
          _011_ = _055_;
          _007_ = 1'b1;
        end
      6'b011001:
        begin
          _010_ = rfuo[137:106];
          _011_ = _056_;
          _007_ = 1'b1;
        end
      6'b011010:
        begin
          _010_ = rfuo[137:106];
          _011_ = _057_;
          _007_ = 1'b0;
        end
      6'b011011:
        begin
          _010_ = rfuo[137:106];
          _011_ = _058_;
          _007_ = 1'b0;
        end
      default:
        begin
          _010_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
          _011_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
          _007_ = 1'bx;
        end
    endcase
  end
  always @* begin
      ina <= _003_;
      inb <= _004_;
      cin <= _000_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$536 ) begin end
    _005_ = _012_;
    casez (exuop)
      6'b001011:
          _012_ = _059_;
      6'b001100:
          _012_ = _022_;
      6'b001101:
          _012_ = _023_;
      6'b001110:
          _012_ = _068_;
      6'b001111:
          _012_ = _069_;
      6'b010000:
          _012_ = _090_;
      6'b010001:
          _012_ = _091_;
      6'b011110:
          _012_ = rfuo[105:74];
      6'b100000:
          _012_ = { 31'b0000000000000000000000000000000, rfuo[34] };
      6'b100100:
          _012_ = _060_;
      6'b100111:
          _012_ = { rfuo[89:74], rfuo[137:122] };
      6'b101000:
        begin
          _012_ = _015_;
          casez (rfuo[109:106])
            4'b1110:
                _015_ = { rfuo[81], rfuo[81], rfuo[81], rfuo[81], rfuo[81], rfuo[81], rfuo[81], rfuo[81], rfuo[81], rfuo[81], rfuo[81], rfuo[81], rfuo[81], rfuo[81], rfuo[81], rfuo[81], rfuo[81], rfuo[81], rfuo[81], rfuo[81], rfuo[81], rfuo[81], rfuo[81], rfuo[81], rfuo[81:74] };
            4'b1111:
                _015_ = { rfuo[89], rfuo[89], rfuo[89], rfuo[89], rfuo[89], rfuo[89], rfuo[89], rfuo[89], rfuo[89], rfuo[89], rfuo[89], rfuo[89], rfuo[89], rfuo[89], rfuo[89], rfuo[89], rfuo[89:74] };
            4'b1100:
                _015_ = { 24'b000000000000000000000000, rfuo[81:74] };
            4'b1101:
                _015_ = { 16'b0000000000000000, rfuo[89:74] };
            4'b1001:
                _015_ = { rfuo[89:74], rfuo[105:90] };
            4'b1000:
                _015_ = { rfuo[105:90], rfuo[81:74], rfuo[89:82] };
            default:
                _015_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
          endcase
        end
      default:
          _012_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
    endcase
  end
  always @* begin
      logicalo <= _005_;
  end
  assign cgt_tbit = _048_;
  assign exuo[0] = _021_;
endmodule

module id(pc_hold, expr, ifstall, ifetch, ifetchl, opst, clk, rst, stall, istall, rte4, intreq, regcnf, rescnf, pc, intack, regop, exuo, mauo, intr, rfuo
, macop, ahbr, memop, exuop);
  reg \$auto$verilog_backend.cc:2097:dump_module$537  = 0;
  reg _000_;
  reg _001_;
  reg _002_;
  reg [16:0] _003_;
  reg [15:0] _004_;
  reg [16:0] _005_;
  reg _006_;
  reg _007_;
  reg [15:0] _008_;
  reg _009_;
  reg _010_;
  reg [15:0] _011_;
  reg _012_;
  reg _013_;
  reg [15:0] _014_;
  reg _015_;
  reg _016_;
  reg [15:0] _017_;
  reg _018_;
  reg _019_;
  reg _020_;
  reg _021_;
  reg _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  input [33:0] ahbr;
  wire [33:0] ahbr;
  input clk;
  wire clk;
  output expr;
  wire expr;
  input [70:0] exuo;
  wire [70:0] exuo;
  output [5:0] exuop;
  wire [5:0] exuop;
  output ifetch;
  reg ifetch;
  output ifetchl;
  reg ifetchl;
  output ifstall;
  reg ifstall;
  output intack;
  wire intack;
  input [13:0] intr;
  wire [13:0] intr;
  input intreq;
  wire intreq;
  input istall;
  wire istall;
  output [4:0] macop;
  wire [4:0] macop;
  input [65:0] mauo;
  wire [65:0] mauo;
  output [5:0] memop;
  wire [5:0] memop;
  reg [15:0] op;
  reg [16:0] op2;
  wire op2u;
  reg [16:0] opn;
  output [4:0] opst;
  wire [4:0] opst;
  wire pair_fetch;
  input [31:0] pc;
  wire [31:0] pc;
  output pc_hold;
  wire pc_hold;
  input regcnf;
  wire regcnf;
  output [45:0] regop;
  wire [45:0] regop;
  input rescnf;
  wire rescnf;
  input [137:0] rfuo;
  wire [137:0] rfuo;
  input rst;
  wire rst;
  input rte4;
  wire rte4;
  input stall;
  wire stall;
  \$and  _075_ (
    .A(ahbr[33]),
    .B(_052_),
    .Y(_023_)
  );
  defparam _075_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _075_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _075_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _075_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _075_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _076_ (
    .A(pair_fetch),
    .B(_049_),
    .Y(_024_)
  );
  defparam _076_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _076_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _076_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _076_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _076_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _077_ (
    .A(_024_),
    .B(ahbr[33]),
    .Y(_025_)
  );
  defparam _077_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _077_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _077_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _077_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _077_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _078_ (
    .A(_025_),
    .B(_053_),
    .Y(_026_)
  );
  defparam _078_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _078_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _078_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _078_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _078_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _079_ (
    .A(_054_),
    .B(_055_),
    .Y(_027_)
  );
  defparam _079_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _079_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _079_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _079_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _079_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _080_ (
    .A(_056_),
    .B(_057_),
    .Y(_028_)
  );
  defparam _080_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _080_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _080_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _080_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _080_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _081_ (
    .A(intreq),
    .B(_039_),
    .Y(_029_)
  );
  defparam _081_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _081_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _081_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _081_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _081_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _082_ (
    .A(_029_),
    .B(_058_),
    .Y(_030_)
  );
  defparam _082_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _082_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _082_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _082_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _082_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _083_ (
    .A(mauo[1]),
    .B(_059_),
    .Y(_031_)
  );
  defparam _083_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _083_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _083_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _083_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _083_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _084_ (
    .A(rfuo[32]),
    .B(_047_),
    .Y(_032_)
  );
  defparam _084_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _084_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _084_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _084_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _084_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _085_ (
    .A(pair_fetch),
    .B(_050_),
    .Y(_033_)
  );
  defparam _085_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _085_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _085_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _085_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _085_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _086_ (
    .A(_074_),
    .B(opn[0]),
    .Y(_034_)
  );
  defparam _086_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _086_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _086_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _086_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _086_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _087_ (
    .A(pc[1]),
    .B(1'b0),
    .Y(_035_)
  );
  defparam _087_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _087_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _087_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _087_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _087_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _088_ (
    .A(opst),
    .B(5'b10010),
    .Y(_036_)
  );
  defparam _088_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _088_.A_WIDTH = 32'b00000000000000000000000000000101;
  defparam _088_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _088_.B_WIDTH = 32'b00000000000000000000000000000101;
  defparam _088_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _089_ (
    .A(opst),
    .B(5'b01110),
    .Y(_037_)
  );
  defparam _089_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _089_.A_WIDTH = 32'b00000000000000000000000000000101;
  defparam _089_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _089_.B_WIDTH = 32'b00000000000000000000000000000101;
  defparam _089_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _090_ (
    .A(opst),
    .B(5'b01010),
    .Y(_038_)
  );
  defparam _090_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _090_.A_WIDTH = 32'b00000000000000000000000000000101;
  defparam _090_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _090_.B_WIDTH = 32'b00000000000000000000000000000101;
  defparam _090_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _091_ (
    .A(opst),
    .B(5'b00000),
    .Y(_039_)
  );
  defparam _091_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _091_.A_WIDTH = 32'b00000000000000000000000000000101;
  defparam _091_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _091_.B_WIDTH = 32'b00000000000000000000000000000101;
  defparam _091_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _092_ (
    .A(memop[5:2]),
    .B(4'b0000),
    .Y(_040_)
  );
  defparam _092_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _092_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _092_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _092_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _092_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _093_ (
    .A(memop[5:2]),
    .B(4'b0001),
    .Y(_041_)
  );
  defparam _093_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _093_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _093_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _093_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _093_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _094_ (
    .A(opst),
    .B(5'b10010),
    .Y(_042_)
  );
  defparam _094_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _094_.A_WIDTH = 32'b00000000000000000000000000000101;
  defparam _094_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _094_.B_WIDTH = 32'b00000000000000000000000000000101;
  defparam _094_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _095_ (
    .A(opst),
    .B(5'b01110),
    .Y(_043_)
  );
  defparam _095_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _095_.A_WIDTH = 32'b00000000000000000000000000000101;
  defparam _095_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _095_.B_WIDTH = 32'b00000000000000000000000000000101;
  defparam _095_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _096_ (
    .A(opst),
    .B(5'b01111),
    .Y(_044_)
  );
  defparam _096_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _096_.A_WIDTH = 32'b00000000000000000000000000000101;
  defparam _096_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _096_.B_WIDTH = 32'b00000000000000000000000000000101;
  defparam _096_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _097_ (
    .A(opst),
    .B(5'b01101),
    .Y(_045_)
  );
  defparam _097_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _097_.A_WIDTH = 32'b00000000000000000000000000000101;
  defparam _097_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _097_.B_WIDTH = 32'b00000000000000000000000000000101;
  defparam _097_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _098_ (
    .A(opst),
    .B(5'b01100),
    .Y(_046_)
  );
  defparam _098_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _098_.A_WIDTH = 32'b00000000000000000000000000000101;
  defparam _098_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _098_.B_WIDTH = 32'b00000000000000000000000000000101;
  defparam _098_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _099_ (
    .A(memop[5:2]),
    .B(4'b0001),
    .Y(_047_)
  );
  defparam _099_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _099_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _099_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _099_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _099_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _100_ (
    .A(memop[5:2]),
    .B(4'b0001),
    .Y(_048_)
  );
  defparam _100_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _100_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _100_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _100_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _100_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$ne  _101_ (
    .A(memop[5:2]),
    .B(4'b0001),
    .Y(_049_)
  );
  defparam _101_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _101_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _101_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _101_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _101_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$ne  _102_ (
    .A(memop[5:2]),
    .B(4'b0001),
    .Y(_050_)
  );
  defparam _102_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _102_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _102_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _102_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _102_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _103_ (
    .A(ifetchl),
    .Y(_051_)
  );
  defparam _103_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _103_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _103_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _104_ (
    .A(mauo[1]),
    .Y(_052_)
  );
  defparam _104_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _104_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _104_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _105_ (
    .A(mauo[1]),
    .Y(_053_)
  );
  defparam _105_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _105_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _105_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _106_ (
    .A(stall),
    .Y(_054_)
  );
  defparam _106_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _106_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _106_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _107_ (
    .A(op2[0]),
    .Y(_055_)
  );
  defparam _107_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _107_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _107_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _108_ (
    .A(ahbr[33]),
    .Y(_056_)
  );
  defparam _108_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _108_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _108_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _109_ (
    .A(ifetchl),
    .Y(_057_)
  );
  defparam _109_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _109_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _109_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _110_ (
    .A(stall),
    .Y(_058_)
  );
  defparam _110_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _110_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _110_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _111_ (
    .A(_066_),
    .Y(_059_)
  );
  defparam _111_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _111_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _111_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _112_ (
    .A(ahbr[33]),
    .Y(_060_)
  );
  defparam _112_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _112_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _112_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _113_ (
    .A(_027_),
    .B(_036_),
    .Y(_061_)
  );
  defparam _113_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _113_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _113_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _113_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _113_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _114_ (
    .A(_061_),
    .B(_037_),
    .Y(_062_)
  );
  defparam _114_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _114_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _114_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _114_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _114_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _115_ (
    .A(_062_),
    .B(_038_),
    .Y(_063_)
  );
  defparam _115_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _115_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _115_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _115_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _115_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _116_ (
    .A(rst),
    .B(_028_),
    .Y(_064_)
  );
  defparam _116_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _116_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _116_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _116_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _116_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _117_ (
    .A(_064_),
    .B(_030_),
    .Y(_065_)
  );
  defparam _117_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _117_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _117_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _117_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _117_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _118_ (
    .A(op2[0]),
    .B(opn[0]),
    .Y(_066_)
  );
  defparam _118_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _118_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _118_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _118_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _118_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _119_ (
    .A(pair_fetch),
    .B(op2u),
    .Y(_067_)
  );
  defparam _119_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _119_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _119_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _119_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _119_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _120_ (
    .A(_040_),
    .B(_041_),
    .Y(_068_)
  );
  defparam _120_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _120_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _120_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _120_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _120_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _121_ (
    .A(rst),
    .B(_060_),
    .Y(_069_)
  );
  defparam _121_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _121_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _121_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _121_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _121_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _122_ (
    .A(_042_),
    .B(_043_),
    .Y(_070_)
  );
  defparam _122_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _122_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _122_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _122_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _122_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _123_ (
    .A(_070_),
    .B(_044_),
    .Y(_071_)
  );
  defparam _123_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _123_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _123_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _123_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _123_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _124_ (
    .A(_071_),
    .B(_045_),
    .Y(_072_)
  );
  defparam _124_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _124_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _124_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _124_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _124_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _125_ (
    .A(_072_),
    .B(_046_),
    .Y(_073_)
  );
  defparam _125_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _125_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _125_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _125_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _125_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _126_ (
    .A(op2[0]),
    .B(stall),
    .Y(_074_)
  );
  defparam _126_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _126_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _126_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _126_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _126_.Y_WIDTH = 32'b00000000000000000000000000000001;
  idec idec (
    .clk(clk),
    .expr(expr),
    .exuop(exuop),
    .intack(intack),
    .intr(intr),
    .intreq(intreq),
    .macop(macop),
    .mauo(mauo),
    .memop(memop),
    .op(op),
    .opst(opst),
    .pc_hold(pc_hold),
    .regop(regop),
    .rfuo(rfuo),
    .rst(rst),
    .rte4(rte4),
    .stall(stall)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$537 ) begin end
    _004_ = _008_;
    casez (op2[0])
      1'b1:
          _008_ = op2[16:1];
      default:
        begin
          _008_ = _011_;
          casez (opn[0])
            1'b1:
                _011_ = opn[16:1];
            default:
              begin
                _011_ = _014_;
                casez (_051_)
                  1'b1:
                      _014_ = 16'bxxxxxxxxxxxxxxxx;
                  default:
                    begin
                      _014_ = _017_;
                      casez (_035_)
                        1'b1:
                            _017_ = mauo[33:18];
                        default:
                            _017_ = mauo[17:2];
                      endcase
                    end
                endcase
              end
          endcase
        end
    endcase
  end
  always @* begin
      op <= _004_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$537 ) begin end
    _001_ = ifetchl;
    casez (_023_)
      1'b1:
          _001_ = ifetch;
      default:
          /* empty */;
    endcase
  end
  always @(posedge clk) begin
      ifetchl <= _001_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$537 ) begin end
    _003_ = op2;
    casez (ahbr[33])
      1'b1:
          casez (op2u)
            1'b1:
              begin
                _003_[16:1] = op;
                _003_[0] = 1'b1;
              end
            default:
                _003_[0] = 1'b0;
          endcase
      default:
          /* empty */;
    endcase
  end
  always @(posedge clk) begin
      op2 <= _003_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$537 ) begin end
    _005_ = opn;
    casez (_026_)
      1'b1:
        begin
          _005_[16:1] = mauo[17:2];
          _005_[0] = 1'b1;
        end
      default:
          casez (_063_)
            1'b1:
                _005_[0] = 1'b0;
            default:
                /* empty */;
          endcase
    endcase
  end
  always @(posedge clk) begin
      opn <= _005_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$537 ) begin end
    _002_ = _007_;
    casez (_065_)
      1'b1:
          _007_ = 1'b1;
      default:
        begin
          _007_ = _010_;
          casez (stall)
            1'b1:
                _010_ = _031_;
            default:
              begin
                _010_ = _013_;
                casez (intreq)
                  1'b1:
                      _013_ = 1'b1;
                  default:
                    begin
                      _013_ = _016_;
                      casez (_067_)
                        1'b1:
                            _016_ = 1'b0;
                        default:
                          begin
                            _016_ = _019_;
                            casez (_068_)
                              1'b1:
                                  _019_ = mauo[1];
                              default:
                                  _019_ = 1'b1;
                            endcase
                          end
                      endcase
                    end
                endcase
              end
          endcase
        end
    endcase
  end
  always @* begin
      ifstall <= _002_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$537 ) begin end
    _000_ = _006_;
    casez (_069_)
      1'b1:
          _006_ = 1'b0;
      default:
        begin
          _006_ = _009_;
          casez (_073_)
            1'b1:
                _009_ = 1'b0;
            default:
              begin
                _009_ = _012_;
                casez (_032_)
                  1'b1:
                      _012_ = 1'b0;
                  default:
                    begin
                      _012_ = _015_;
                      casez (ifstall)
                        1'b1:
                            _015_ = 1'b0;
                        default:
                          begin
                            _015_ = _018_;
                            casez (_048_)
                              1'b1:
                                  _018_ = 1'b1;
                              default:
                                begin
                                  _018_ = _020_;
                                  casez (op2u)
                                    1'b1:
                                        _020_ = 1'b0;
                                    default:
                                      begin
                                        _020_ = _021_;
                                        casez (_033_)
                                          1'b1:
                                              _021_ = 1'b0;
                                          default:
                                            begin
                                              _021_ = _022_;
                                              casez (_034_)
                                                1'b1:
                                                    _022_ = 1'b0;
                                                default:
                                                    _022_ = 1'b1;
                                              endcase
                                            end
                                        endcase
                                      end
                                  endcase
                                end
                            endcase
                          end
                      endcase
                    end
                endcase
              end
          endcase
        end
    endcase
  end
  always @* begin
      ifetch <= _000_;
  end
endmodule

module idec(pc_hold, expr, opst, clk, rst, stall, rte4, intreq, op, intack, regop, mauo, intr, rfuo, macop, memop, exuop);
  reg \$auto$verilog_backend.cc:2097:dump_module$538  = 0;
  reg [5:0] _00_;
  reg _01_;
  reg [4:0] _02_;
  reg [5:0] _03_;
  reg [64:0] _04_;
  reg [4:0] _05_;
  reg _06_;
  reg [45:0] _07_;
  reg [64:0] _08_;
  reg [64:0] _09_;
  reg [64:0] _10_;
  reg [64:0] _11_;
  reg [64:0] _12_;
  reg [64:0] _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  wire _38_;
  wire _39_;
  wire _40_;
  wire _41_;
  wire _42_;
  wire _43_;
  wire _44_;
  wire _45_;
  wire _46_;
  wire _47_;
  wire _48_;
  wire _49_;
  wire _50_;
  wire _51_;
  wire _52_;
  input clk;
  wire clk;
  output expr;
  wire expr;
  output [5:0] exuop;
  reg [5:0] exuop;
  output intack;
  reg intack;
  input [13:0] intr;
  wire [13:0] intr;
  input intreq;
  wire intreq;
  output [4:0] macop;
  reg [4:0] macop;
  input [65:0] mauo;
  wire [65:0] mauo;
  output [5:0] memop;
  reg [5:0] memop;
  reg [64:0] mnem;
  input [15:0] op;
  wire [15:0] op;
  output [4:0] opst;
  reg [4:0] opst;
  output pc_hold;
  reg pc_hold;
  output [45:0] regop;
  reg [45:0] regop;
  input [137:0] rfuo;
  wire [137:0] rfuo;
  input rst;
  wire rst;
  input rte4;
  wire rte4;
  input stall;
  wire stall;
  \$and  _53_ (
    .A(_20_),
    .B(_44_),
    .Y(_14_)
  );
  defparam _53_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _53_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _53_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _53_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _53_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _54_ (
    .A(_25_),
    .B(_49_),
    .Y(_15_)
  );
  defparam _54_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _54_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _54_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _54_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _54_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _55_ (
    .A(_31_),
    .B(_38_),
    .Y(_16_)
  );
  defparam _55_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _55_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _55_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _55_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _55_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _56_ (
    .A(intreq),
    .B(_32_),
    .Y(_17_)
  );
  defparam _56_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _56_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _56_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _56_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _56_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _57_ (
    .A(_40_),
    .B(_34_),
    .Y(_18_)
  );
  defparam _57_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _57_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _57_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _57_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _57_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _58_ (
    .A(_18_),
    .B(_41_),
    .Y(_19_)
  );
  defparam _58_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _58_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _58_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _58_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _58_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _59_ (
    .A(opst),
    .B(5'b00001),
    .Y(_20_)
  );
  defparam _59_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _59_.A_WIDTH = 32'b00000000000000000000000000000101;
  defparam _59_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _59_.B_WIDTH = 32'b00000000000000000000000000000101;
  defparam _59_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _60_ (
    .A(memop[5:2]),
    .B(4'b0001),
    .Y(_21_)
  );
  defparam _60_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _60_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _60_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _60_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _60_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _61_ (
    .A(memop[5:2]),
    .B(4'b0010),
    .Y(_22_)
  );
  defparam _61_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _61_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _61_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _61_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _61_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _62_ (
    .A(regop[15:12]),
    .B(4'b0110),
    .Y(_23_)
  );
  defparam _62_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _62_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _62_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _62_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _62_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _63_ (
    .A(regop[15:12]),
    .B(4'b1100),
    .Y(_24_)
  );
  defparam _63_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _63_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _63_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _63_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _63_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _64_ (
    .A(opst),
    .B(5'b00001),
    .Y(_25_)
  );
  defparam _64_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _64_.A_WIDTH = 32'b00000000000000000000000000000101;
  defparam _64_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _64_.B_WIDTH = 32'b00000000000000000000000000000101;
  defparam _64_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _65_ (
    .A(memop[5:2]),
    .B(4'b0001),
    .Y(_26_)
  );
  defparam _65_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _65_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _65_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _65_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _65_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _66_ (
    .A(memop[5:2]),
    .B(4'b0010),
    .Y(_27_)
  );
  defparam _66_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _66_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _66_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _66_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _66_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _67_ (
    .A(regop[15:12]),
    .B(4'b0110),
    .Y(_28_)
  );
  defparam _67_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _67_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _67_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _67_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _67_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _68_ (
    .A(regop[15:12]),
    .B(4'b1100),
    .Y(_29_)
  );
  defparam _68_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _68_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _68_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _68_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _68_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _69_ (
    .A(opst),
    .B(5'b01101),
    .Y(_30_)
  );
  defparam _69_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _69_.A_WIDTH = 32'b00000000000000000000000000000101;
  defparam _69_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _69_.B_WIDTH = 32'b00000000000000000000000000000101;
  defparam _69_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _70_ (
    .A(opst),
    .B(5'b01111),
    .Y(_31_)
  );
  defparam _70_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _70_.A_WIDTH = 32'b00000000000000000000000000000101;
  defparam _70_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _70_.B_WIDTH = 32'b00000000000000000000000000000101;
  defparam _70_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _71_ (
    .A(opst),
    .B(5'b00000),
    .Y(_32_)
  );
  defparam _71_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _71_.A_WIDTH = 32'b00000000000000000000000000000101;
  defparam _71_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _71_.B_WIDTH = 32'b00000000000000000000000000000101;
  defparam _71_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _72_ (
    .A(intr[7:0]),
    .B(8'b00000010),
    .Y(_33_)
  );
  defparam _72_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _72_.A_WIDTH = 32'b00000000000000000000000000001000;
  defparam _72_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _72_.B_WIDTH = 32'b00000000000000000000000000001000;
  defparam _72_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _73_ (
    .A(memop[5:2]),
    .B(4'b0001),
    .Y(_34_)
  );
  defparam _73_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _73_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _73_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _73_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _73_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _74_ (
    .A(exuop),
    .B(6'b010100),
    .Y(_35_)
  );
  defparam _74_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _74_.A_WIDTH = 32'b00000000000000000000000000000110;
  defparam _74_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _74_.B_WIDTH = 32'b00000000000000000000000000000110;
  defparam _74_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _75_ (
    .A(exuop),
    .B(6'b010010),
    .Y(_36_)
  );
  defparam _75_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _75_.A_WIDTH = 32'b00000000000000000000000000000110;
  defparam _75_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _75_.B_WIDTH = 32'b00000000000000000000000000000110;
  defparam _75_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$ne  _76_ (
    .A(regop[3:0]),
    .B(4'b0000),
    .Y(_37_)
  );
  defparam _76_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _76_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _76_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _76_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _76_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$ne  _77_ (
    .A(intr[7:0]),
    .B(8'b00000000),
    .Y(_38_)
  );
  defparam _77_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _77_.A_WIDTH = 32'b00000000000000000000000000001000;
  defparam _77_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _77_.B_WIDTH = 32'b00000000000000000000000000001000;
  defparam _77_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _78_ (
    .A(stall),
    .Y(_39_)
  );
  defparam _78_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _78_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _78_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _79_ (
    .A(stall),
    .Y(_40_)
  );
  defparam _79_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _79_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _79_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _80_ (
    .A(_52_),
    .Y(_41_)
  );
  defparam _80_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _80_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _80_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _81_ (
    .A(_21_),
    .B(_22_),
    .Y(_42_)
  );
  defparam _81_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _81_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _81_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _81_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _81_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _82_ (
    .A(_42_),
    .B(_23_),
    .Y(_43_)
  );
  defparam _82_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _82_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _82_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _82_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _82_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _83_ (
    .A(_43_),
    .B(_24_),
    .Y(_44_)
  );
  defparam _83_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _83_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _83_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _83_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _83_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _84_ (
    .A(rst),
    .B(expr),
    .Y(_45_)
  );
  defparam _84_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _84_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _84_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _84_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _84_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _85_ (
    .A(_39_),
    .B(_37_),
    .Y(_46_)
  );
  defparam _85_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _85_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _85_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _85_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _85_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _86_ (
    .A(_26_),
    .B(_27_),
    .Y(_47_)
  );
  defparam _86_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _86_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _86_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _86_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _86_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _87_ (
    .A(_47_),
    .B(_28_),
    .Y(_48_)
  );
  defparam _87_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _87_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _87_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _87_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _87_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _88_ (
    .A(_48_),
    .B(_29_),
    .Y(_49_)
  );
  defparam _88_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _88_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _88_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _88_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _88_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _89_ (
    .A(_30_),
    .B(_16_),
    .Y(_50_)
  );
  defparam _89_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _89_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _89_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _89_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _89_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _90_ (
    .A(_35_),
    .B(_36_),
    .Y(_51_)
  );
  defparam _90_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _90_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _90_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _90_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _90_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _91_ (
    .A(_51_),
    .B(intreq),
    .Y(_52_)
  );
  defparam _91_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _91_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _91_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _91_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _91_.Y_WIDTH = 32'b00000000000000000000000000000001;
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$538 ) begin end
    _07_ = regop;
    _02_ = macop;
    _03_ = memop;
    _00_ = exuop;
    _06_ = pc_hold;
    _05_ = opst;
    _01_ = intack;
    _04_ = _13_;
    casez (rst)
      1'b1:
        begin
          _08_ = mnem;
          _05_ = 5'b01110;
          _06_ = 1'b1;
          _03_[5:2] = 4'b0000;
          _02_ = 5'b00000;
          _01_ = 1'b0;
        end
      default:
        begin
          _08_ = _09_;
          casez (stall)
            1'b1:
                _09_ = mnem;
            default:
              begin
                _09_ = _10_;
                casez (pc_hold)
                  1'b1:
                    begin
                      _07_[15:12] = 4'b0000;
                      _07_[11:8] = 4'b0000;
                      _06_ = 1'b0;
                      _03_[5:2] = 4'b0000;
                      _02_ = 5'b00000;
                      _05_ = 5'b00000;
                      _10_ = _11_;
                      casez (opst)
                        5'b01001:
                          begin
                            _11_ = 65'b00000000000000000000000000000000001010010010101000100010100110010;
                            _06_ = 1'b1;
                            _05_ = 5'b01010;
                            _07_[37:25] = 13'b0000000000100;
                            _07_[24:22] = 3'b100;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0110;
                            _07_[11:8] = 4'b0111;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0101;
                            _03_[1:0] = 2'b10;
                          end
                        5'b01010:
                          begin
                            _11_ = 65'b00000000000000000000000000000000001010010010101000100010100110011;
                            _07_[24:22] = 3'b001;
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0001;
                            _03_[1:0] = 2'b10;
                          end
                        5'b00010:
                          begin
                            _11_ = 65'b00000000000000000000000000000000001001101010000010100001101001100;
                            _07_[37:25] = 13'b0000000000100;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b1000;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0101;
                            _03_[1:0] = 2'b10;
                            _02_ = 5'b01110;
                          end
                        5'b00100:
                          begin
                            _11_ = 65'b00000000000000000000000000000000001010100010000010101001101000010;
                            _07_[24:22] = 3'b111;
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b100100;
                            _03_[5:2] = 4'b1100;
                            _03_[1:0] = 2'b10;
                          end
                        5'b00011:
                          begin
                            _11_ = 65'b00000000000000000000000000000000001001101010000010100001101010111;
                            _07_[37:25] = 13'b0000000000010;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b1000;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0100;
                            _03_[1:0] = 2'b10;
                            _02_ = 5'b10001;
                          end
                        5'b00101:
                          begin
                            _11_ = 65'b00000000000000000000000000000000001010100010100110101010001000010;
                            _07_[24:22] = 3'b111;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b100110;
                            _03_[5:2] = 4'b0110;
                            _03_[1:0] = 2'b10;
                          end
                        5'b00110:
                          begin
                            _11_ = 65'b00000000000000000000000000000000001000001010011100100010001000010;
                            _07_[24:22] = 3'b111;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b001101;
                            _03_[5:2] = 4'b0110;
                            _03_[1:0] = 2'b10;
                          end
                        5'b00111:
                          begin
                            _11_ = 65'b00000000000000000000000000000000001011000010011110101001001000010;
                            _07_[24:22] = 3'b111;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b010001;
                            _03_[5:2] = 4'b0110;
                            _03_[1:0] = 2'b10;
                          end
                        5'b01000:
                          begin
                            _11_ = 65'b00000000000000000000000000000000000000000010011110101001001000010;
                            _07_[24:22] = 3'b111;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b001111;
                            _03_[5:2] = 4'b0110;
                            _03_[1:0] = 2'b10;
                          end
                        5'b01110:
                          begin
                            _11_ = 65'b00000000000000000000000000100110001000100010100000100001101010010;
                            _06_ = 1'b1;
                            _05_ = 5'b01111;
                            _07_[37:25] = 13'b0000000000000;
                            _07_[24:22] = 3'b110;
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[11:8] = 4'b0010;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0101;
                            _03_[1:0] = 2'b00;
                          end
                        5'b01111:
                          begin
                            _11_ = 65'b00000000000000000000000000100110001000100010100110101001001010010;
                            _06_ = 1'b1;
                            _05_ = 5'b01100;
                            _07_[37:25] = 13'b0000000000100;
                            _07_[24:22] = 3'b110;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[11:8] = 4'b0101;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0101;
                            _03_[1:0] = 2'b00;
                          end
                        5'b01101:
                          begin
                            _11_ = 65'b00000000000000000000000000000000001001110010011110101000000110011;
                            _06_ = 1'b1;
                            _05_ = 5'b01100;
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b00;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b000000;
                          end
                        5'b01100:
                          begin
                            _11_ = 65'b00000000000000000000000000000000001001110010011110101000000110010;
                            _06_ = 1'b1;
                            _05_ = 5'b01011;
                            _07_[24:22] = 3'b001;
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0001;
                            _03_[1:0] = 2'b10;
                          end
                        5'b01011:
                          begin
                            _11_ = 65'b00000000000000000000000000000000001001110010011110101000000110001;
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b00;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b000000;
                            _03_[1:0] = 2'b11;
                          end
                        5'b10000:
                          begin
                            _11_ = 65'b00000000000000000000000000000000001010011010101000101001101010010;
                            _06_ = 1'b1;
                            _05_ = 5'b10001;
                            _07_[37:25] = 13'b1111111111100;
                            _07_[24:22] = 3'b101;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b11;
                            _07_[15:12] = 4'b0110;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b1010;
                            _03_[1:0] = 2'b00;
                            _07_[45:42] = 4'b1111;
                          end
                        5'b10001:
                          begin
                            _11_ = 65'b00000000000000000000000000000000001010011010101000101000001000011;
                            _06_ = 1'b1;
                            _05_ = 5'b10010;
                            _07_[37:25] = 13'b1111111111100;
                            _07_[24:22] = 3'b001;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b11;
                            _07_[15:12] = 4'b0110;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b1010;
                            _03_[1:0] = 2'b00;
                            _07_[45:42] = 4'b1111;
                          end
                        5'b10010:
                          begin
                            _11_ = 65'b00000000000000000000000000000000001001100010001000101000001000011;
                            _06_ = 1'b1;
                            _05_ = 5'b01101;
                            _07_[37:25] = 13'b0000000000000;
                            _07_[24:22] = 3'b110;
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[11:8] = 4'b0010;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0101;
                            _03_[1:0] = 2'b00;
                          end
                        5'b10011:
                          begin
                            _11_ = 65'b00000000000000000000000000110110101110101011011000111010001101001;
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b00;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b000000;
                          end
                        default:
                            _11_ = mnem;
                      endcase
                      casez (_50_)
                        1'b1:
                            _01_ = 1'b1;
                        default:
                            _01_ = 1'b0;
                      endcase
                    end
                  default:
                    begin
                      _07_[15:12] = 4'b0000;
                      _07_[11:8] = 4'b0000;
                      _06_ = 1'b0;
                      _03_[5:2] = 4'b0000;
                      _02_ = 5'b00000;
                      _01_ = 1'b0;
                      _05_ = 5'b00000;
                      _10_ = _12_;
                      casez (op)
                        16'b0000zzzz00000010:
                          begin
                            _12_ = 65'b10101010001000011001000000101001101010010001011000101001001101110;
                            _07_[24:22] = 3'b101;
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b011110;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0000zzzz00010010:
                          begin
                            _12_ = 65'b00100001100100000010001110100001001010010001011000101001001101110;
                            _07_[24:22] = 3'b000;
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b011110;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0000zzzz00100010:
                          begin
                            _12_ = 65'b00100001100100000010101100100001001010010001011000101001001101110;
                            _07_[24:22] = 3'b110;
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b011110;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0000zzzz00000011:
                          begin
                            _12_ = 65'b00000000001000010010100110101001001000110001000000101001001101101;
                            _07_[24:22] = 3'b001;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0011;
                            _00_ = 6'b000100;
                            _03_[5:2] = 4'b0001;
                            _03_[1:0] = 2'b00;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0000zzzz00100011:
                          begin
                            _12_ = 65'b00000000001000010010100100100000101000110001000000101001001101101;
                            _07_[24:22] = 3'b001;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0010;
                            _00_ = 6'b000100;
                            _03_[5:2] = 4'b0001;
                            _03_[1:0] = 2'b00;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0000zzzzzzzz0100:
                          begin
                            _12_ = 65'b00100000000101000010100100011000000101100010100100110111000101001;
                            _07_[24:22] = 3'b011;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b01;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b1000;
                            _03_[1:0] = 2'b00;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0000zzzzzzzz0101:
                          begin
                            _12_ = 65'b00100000000101000010100100011000000101100010100100110111000101001;
                            _07_[24:22] = 3'b011;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b01;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b1001;
                            _03_[1:0] = 2'b00;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0000zzzzzzzz0110:
                          begin
                            _12_ = 65'b00100000000101000010100100011000000101100010100100110111000101001;
                            _07_[24:22] = 3'b011;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b01;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b1010;
                            _03_[1:0] = 2'b00;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0000zzzzzzzz0111:
                          begin
                            _12_ = 65'b00010111001001100001000000101001001101101001011000101001001101110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b000000;
                            _02_ = 5'b01000;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0000000000001000:
                          begin
                            _12_ = 65'b00000000000000000000000000000000001000011010011000101001001010100;
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b00;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b100010;
                          end
                        16'b0000000000011000:
                          begin
                            _12_ = 65'b00000000000000000000000000000000001010011010001010101010001010100;
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b00;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b100001;
                          end
                        16'b0000000000101000:
                          begin
                            _12_ = 65'b00000000000000000010000110100110001010010010011010100000101000011;
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b00;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b000000;
                            _02_ = 5'b00001;
                          end
                        16'b0000000000001001:
                          begin
                            _12_ = 65'b00000000000000000000000000000000000000000010011100100111101010000;
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b00;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b000000;
                          end
                        16'b0000000000011001:
                          begin
                            _12_ = 65'b00000000000000000000000000100010001001001010101100011000001010101;
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b00;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b001000;
                          end
                        16'b0000zzzz00101001:
                          begin
                            _12_ = 65'b00000000001001101010011110101011001010100001000000101001001101110;
                            _07_[24:22] = 3'b101;
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b100000;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0000zzzz00001010:
                          begin
                            _12_ = 65'b10010000001001101010000010100001101001000001011000101001001101110;
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b00;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b011111;
                            _02_ = 5'b00010;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0000zzzz00011010:
                          begin
                            _12_ = 65'b10010000001001101010000010100001101001100001011000101001001101110;
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b00;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b011111;
                            _02_ = 5'b00011;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0000zzzz00101010:
                          begin
                            _12_ = 65'b10101010001010011001000000101000001010010001011000101001001101110;
                            _07_[24:22] = 3'b010;
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b011110;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0000000000001011:
                          begin
                            _12_ = 65'b00000000000000000000000000000000000000000010100100101010001010011;
                            _07_[37:25] = 13'b0000000000000;
                            _07_[24:22] = 3'b010;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0010;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0001;
                            _03_[1:0] = 2'b00;
                          end
                        16'b0000000000011011:
                          begin
                            _12_ = 65'b00000000000000000000000000101001101001100010001010100010101010000;
                            _06_ = 1'b1;
                            _05_ = 5'b10011;
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b00;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b000000;
                          end
                        16'b0000000000101011:
                          begin
                            _12_ = 65'b00000000000000000000000000000000000000000010100100101010001000101;
                            _06_ = 1'b1;
                            _05_ = 5'b01001;
                            _07_[37:25] = 13'b0000000000100;
                            _07_[24:22] = 3'b100;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0110;
                            _07_[11:8] = 4'b0010;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0101;
                            _03_[1:0] = 2'b10;
                          end
                        16'b0000zzzzzzzz1100:
                          begin
                            _12_ = 65'b00011000000101100010100100110110100101001001011000101001001101110;
                            _07_[21:20] = 2'b11;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[11:8] = 4'b0110;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0011;
                            _03_[1:0] = 2'b00;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0000zzzzzzzz1101:
                          begin
                            _12_ = 65'b00011000000101100010100100110110100101001001011000101001001101110;
                            _07_[21:20] = 2'b11;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[11:8] = 4'b0110;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0100;
                            _03_[1:0] = 2'b00;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0000zzzzzzzz1110:
                          begin
                            _12_ = 65'b00011000000101100010100100110110100101001001011000101001001101110;
                            _07_[21:20] = 2'b11;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[11:8] = 4'b0110;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0101;
                            _03_[1:0] = 2'b00;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0000zzzzzzzz1111:
                          begin
                            _12_ = 65'b00101001001101101001010110010110001000000010100100110111000101011;
                            _06_ = 1'b1;
                            _05_ = 5'b00010;
                            _07_[37:25] = 13'b0000000000100;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0101;
                            _03_[1:0] = 2'b01;
                            _02_ = 5'b01101;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0001zzzzzzzzzzzz:
                          begin
                            _12_ = 65'b00110010001101001011100110111000000101100010100100110111000101001;
                            _07_[37:25] = { 7'b0000000, op[3:0], 2'b00 };
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b01;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b1010;
                            _03_[1:0] = 2'b00;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0010zzzzzzzz0000:
                          begin
                            _12_ = 65'b00100001000100000010100100110110100101100010000000101001001101110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b01;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b1000;
                            _03_[1:0] = 2'b01;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0010zzzzzzzz0001:
                          begin
                            _12_ = 65'b00101011100100000010100100110110100101100010000000101001001101110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b01;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b1001;
                            _03_[1:0] = 2'b01;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0010zzzzzzzz0010:
                          begin
                            _12_ = 65'b00100110000100000010100100110110100101100010000000101001001101110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b01;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b1010;
                            _03_[1:0] = 2'b01;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0010zzzzzzzz0100:
                          begin
                            _12_ = 65'b00010000001010010011011010010110001000000001011010101001001101110;
                            _07_[37:25] = 13'b1111111111111;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b01;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b1000;
                            _03_[1:0] = 2'b00;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0010zzzzzzzz0101:
                          begin
                            _12_ = 65'b10010000001010010011011010010110001000000001011010101001001101110;
                            _07_[37:25] = 13'b1111111111110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b01;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b1001;
                            _03_[1:0] = 2'b00;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0010zzzzzzzz0110:
                          begin
                            _12_ = 65'b00010000001010010011011010010110001000000001011010101001001101110;
                            _07_[37:25] = 13'b1111111111100;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b01;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b1010;
                            _03_[1:0] = 2'b00;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0010zzzzzzzz0111:
                          begin
                            _12_ = 65'b00011000001010011001000000101001001101101001011000101001001101110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b001001;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0010zzzzzzzz1000:
                          begin
                            _12_ = 65'b00101001101010100001000000101001001101101001011000101001001101110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b100101;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0010zzzzzzzz1001:
                          begin
                            _12_ = 65'b10100111001000100001000000101001001101101001011000101001001101110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b001100;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0010zzzzzzzz1010:
                          begin
                            _12_ = 65'b00100111101010010001000000101001001101101001011000101001001101110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b010000;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0010zzzzzzzz1011:
                          begin
                            _12_ = 65'b00100111101010010001000000101001001101101001011000101001001101110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b001110;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0010zzzzzzzz1100:
                          begin
                            _12_ = 65'b10101010001010010001000000101001001101101001011000101001001101110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b010110;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0010zzzzzzzz1101:
                          begin
                            _12_ = 65'b00100001101010100001000000101001001101101001011000101001001101110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b100111;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0010zzzzzzzz1110:
                          begin
                            _12_ = 65'b10010111001010111001000000101001001101101001011000101001001101110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b000000;
                            _02_ = 5'b01001;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0010zzzzzzzz1111:
                          begin
                            _12_ = 65'b10010111001010111001000000101001001101101001011000101001001101110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b000000;
                            _02_ = 5'b01010;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0011zzzzzzzz0000:
                          begin
                            _12_ = 65'b10100010101010001001000000101001001101101001011000101001001101110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b010111;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0011zzzzzzzz0010:
                          begin
                            _12_ = 65'b10100100001010011001000000101001001101101001011000101001001101110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b011000;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0011zzzzzzzz0011:
                          begin
                            _12_ = 65'b10100011101000101001000000101001001101101001011000101001001101110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b011001;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0011zzzzzzzz0100:
                          begin
                            _12_ = 65'b10101011000110001001000000101001001101101001011000101001001101110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b001010;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0011zzzzzzzz0101:
                          begin
                            _12_ = 65'b10010111001001100001000000101001001101101001011000101001001101110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b000000;
                            _02_ = 5'b01100;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0011zzzzzzzz0110:
                          begin
                            _12_ = 65'b10100100001001001001000000101001001101101001011000101001001101110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b011010;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0011zzzzzzzz0111:
                          begin
                            _12_ = 65'b10100011101010100001000000101001001101101001011000101001001101110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b011011;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0011zzzzzzzz1000:
                          begin
                            _12_ = 65'b10101010101000010001000000101001001101101001011000101001001101110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b000101;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0011zzzzzzzz1010:
                          begin
                            _12_ = 65'b10100001001000011001000000101001001101101001011000101001001101110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b000110;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0011zzzzzzzz1011:
                          begin
                            _12_ = 65'b10100001001010110001000000101001001101101001011000101001001101110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b000111;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0011zzzzzzzz1100:
                          begin
                            _12_ = 65'b10100010001000100001000000101001001101101001011000101001001101110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b000000;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0011zzzzzzzz1101:
                          begin
                            _12_ = 65'b10010111001001100001000000101001001101101001011000101001001101110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b000000;
                            _02_ = 5'b01011;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0011zzzzzzzz1110:
                          begin
                            _12_ = 65'b00100010001000011001000000101001001101101001011000101001001101110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b000001;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0011zzzzzzzz1111:
                          begin
                            _12_ = 65'b00100010001010110001000000101001001101101001011000101001001101110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b000010;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0100zzzz00000000:
                          begin
                            _12_ = 65'b00000000001010011010010000100110001001100001000000101001001101110;
                            _07_[37:25] = { 5'b00000, op[7:0] };
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b101001;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00010000:
                          begin
                            _12_ = 65'b00000000000000000000000000100010001010100001000000101001001101110;
                            _07_[37:25] = 13'b0000000000001;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b100011;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00100000:
                          begin
                            _12_ = 65'b00000000001010011010010000100000101001100001000000101001001101110;
                            _07_[37:25] = { 5'b00000, op[7:0] };
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b101001;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00000001:
                          begin
                            _12_ = 65'b00000000001010011010010000100110001010010001000000101001001101110;
                            _07_[37:25] = { 5'b00000, op[7:0] };
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b101001;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00010001:
                          begin
                            _12_ = 65'b10100110101010000001011110101000001011010001000000101001001101110;
                            _07_[37:25] = 13'b0000000000000;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b011100;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00100001:
                          begin
                            _12_ = 65'b00000000001010011010010000100000101010010001000000101001001101110;
                            _07_[37:25] = { 5'b00000, op[7:0] };
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b101001;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00000010:
                          begin
                            _12_ = 65'b10100000101000011010010000010110001000000001011010101001001101110;
                            _07_[37:25] = 13'b1111111111100;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0111;
                            _03_[1:0] = 2'b00;
                            _02_ = 5'b00010;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00010010:
                          begin
                            _12_ = 65'b10100000101000011010011000010110001000000001011010101001001101110;
                            _07_[37:25] = 13'b1111111111100;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0111;
                            _03_[1:0] = 2'b00;
                            _02_ = 5'b00011;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00100010:
                          begin
                            _12_ = 65'b00010000001010000010100100010110001000000001011010101001001101110;
                            _07_[37:25] = 13'b1111111111100;
                            _07_[24:22] = 3'b010;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b11;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b1010;
                            _03_[1:0] = 2'b00;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00000011:
                          begin
                            _12_ = 65'b00101001101010010001011000010000001000000001011010101001001101110;
                            _06_ = 1'b1;
                            _05_ = 5'b10011;
                            _07_[37:25] = 13'b1111111111100;
                            _07_[24:22] = 3'b101;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b11;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b1010;
                            _03_[1:0] = 2'b00;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00010011:
                          begin
                            _12_ = 65'b10100001001010010001011000010000001000000001011010101001001101110;
                            _06_ = 1'b1;
                            _05_ = 5'b10011;
                            _07_[37:25] = 13'b1111111111100;
                            _07_[24:22] = 3'b000;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b11;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b1010;
                            _03_[1:0] = 2'b00;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00100011:
                          begin
                            _12_ = 65'b00100001001010010001011000010000001000000001011010101001001101110;
                            _06_ = 1'b1;
                            _05_ = 5'b10011;
                            _07_[37:25] = 13'b1111111111100;
                            _07_[24:22] = 3'b110;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b11;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b1010;
                            _03_[1:0] = 2'b00;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00000100:
                          begin
                            _12_ = 65'b00000000001010010010011110101010001001100001000000101001001101110;
                            _07_[37:25] = { 5'b00000, op[7:0] };
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b101001;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00100100:
                          begin
                            _12_ = 65'b00101001001001111010101000100001101001100001000000101001001101110;
                            _07_[37:25] = { 5'b00000, op[7:0] };
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b101001;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00000101:
                          begin
                            _12_ = 65'b00000000001010010010011110101010001010010001000000101001001101110;
                            _07_[37:25] = { 5'b00000, op[7:0] };
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b101001;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00010101:
                          begin
                            _12_ = 65'b10100110101010000001011110101000001001100001000000101001001101110;
                            _07_[37:25] = 13'b0000000000000;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b011101;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00100101:
                          begin
                            _12_ = 65'b00101001001001111010101000100001101010010001000000101001001101110;
                            _07_[37:25] = { 5'b00000, op[7:0] };
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b101001;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00000110:
                          begin
                            _12_ = 65'b00101001001101101001010110010110001001101010000010100001101001000;
                            _07_[37:25] = 13'b0000000000100;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0101;
                            _03_[1:0] = 2'b01;
                            _02_ = 5'b00110;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00010110:
                          begin
                            _12_ = 65'b00101001001101101001010110010110001001101010000010100001101001100;
                            _07_[37:25] = 13'b0000000000100;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0101;
                            _03_[1:0] = 2'b01;
                            _02_ = 5'b00111;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00100110:
                          begin
                            _12_ = 65'b00010000001000000010100100110110100101011001011000101000001010010;
                            _07_[37:25] = 13'b0000000000100;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _07_[11:8] = 4'b0011;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0101;
                            _03_[1:0] = 2'b01;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00000111:
                          begin
                            _12_ = 65'b00010000001000000010100100110110100101011001011000101001101010010;
                            _06_ = 1'b1;
                            _05_ = 5'b10011;
                            _07_[37:25] = 13'b0000000000100;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _07_[11:8] = 4'b0111;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0101;
                            _03_[1:0] = 2'b01;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00010111:
                          begin
                            _12_ = 65'b00100000001010010011011010010101100101100010001110100001001010010;
                            _06_ = 1'b1;
                            _05_ = 5'b10011;
                            _07_[37:25] = 13'b0000000000100;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _07_[11:8] = 4'b0001;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0101;
                            _03_[1:0] = 2'b01;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00100111:
                          begin
                            _12_ = 65'b00100000001010010011011010010101100101100010101100100001001010010;
                            _06_ = 1'b1;
                            _05_ = 5'b10011;
                            _07_[37:25] = 13'b0000000000100;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _07_[11:8] = 4'b1000;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0101;
                            _03_[1:0] = 2'b01;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00001000:
                          begin
                            _12_ = 65'b00101001101001000010011000100110000110010001000000101001001101110;
                            _07_[37:25] = { 5'b00000, op[7:0] };
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b101001;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00011000:
                          begin
                            _12_ = 65'b00101001101001000010011000100110000111000001000000101001001101110;
                            _07_[37:25] = { 5'b00000, op[7:0] };
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b101001;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00101000:
                          begin
                            _12_ = 65'b10100100001001100010011000011000100110110001000000101001001101110;
                            _07_[37:25] = { 5'b00000, op[7:0] };
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b101001;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00001001:
                          begin
                            _12_ = 65'b00101001101001000010011000101001000110010001000000101001001101110;
                            _07_[37:25] = { 5'b00000, op[7:0] };
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b101001;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00011001:
                          begin
                            _12_ = 65'b00101001101001000010011000101001000111000001000000101001001101110;
                            _07_[37:25] = { 5'b00000, op[7:0] };
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b101001;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00101001:
                          begin
                            _12_ = 65'b10100100001001100010100100011000100110110001000000101001001101110;
                            _07_[37:25] = { 5'b00000, op[7:0] };
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b101001;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00001010:
                          begin
                            _12_ = 65'b10010000001010010011011010010110001001101010000010100001101001000;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b00;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b000000;
                            _02_ = 5'b00100;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00011010:
                          begin
                            _12_ = 65'b10010000001010010011011010010110001001101010000010100001101001100;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b00;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b000000;
                            _02_ = 5'b00101;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00101010:
                          begin
                            _12_ = 65'b00100010001010011001000000101001001101101001011000101000001010010;
                            _07_[37:25] = 13'b0000000000000;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0100;
                            _00_ = 6'b000000;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00001011:
                          begin
                            _12_ = 65'b00000000001001010010100110101001000100000010000000101001001101101;
                            _07_[37:25] = 13'b0000000000000;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0011;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0001;
                            _03_[1:0] = 2'b01;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00011011:
                          begin
                            _12_ = 65'b00100000101010011001011100100001000100000010000000101001001101110;
                            _06_ = 1'b1;
                            _05_ = 5'b00100;
                            _07_[37:25] = 13'b0000000000000;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b1011;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b1011;
                            _03_[1:0] = 2'b01;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00101011:
                          begin
                            _12_ = 65'b00000000001001010010011010101000000100000010000000101001001101101;
                            _07_[37:25] = 13'b0000000000000;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0010;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0001;
                            _03_[1:0] = 2'b01;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00001110:
                          begin
                            _12_ = 65'b00100010001000011001000000101001001101101001011000101001101010010;
                            _07_[37:25] = 13'b0000000000000;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b1001;
                            _00_ = 6'b000000;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00011110:
                          begin
                            _12_ = 65'b00100001100100000010100100110110100101100010001110100001001010010;
                            _07_[37:25] = 13'b0000000000000;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0001;
                            _00_ = 6'b000000;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzz00101110:
                          begin
                            _12_ = 65'b00100001100100000010100100110110100101100010101100100001001010010;
                            _07_[37:25] = 13'b0000000000000;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b1010;
                            _00_ = 6'b000000;
                            _07_[45:42] = op[11:8];
                          end
                        16'b0100zzzzzzzz1111:
                          begin
                            _12_ = 65'b00101001001101101001010110010110001000000010100100110111000101011;
                            _06_ = 1'b1;
                            _05_ = 5'b00011;
                            _07_[37:25] = 13'b0000000000010;
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0100;
                            _03_[1:0] = 2'b01;
                            _02_ = 5'b10000;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0101zzzzzzzzzzzz:
                          begin
                            _12_ = 65'b10111000000101100010100100110110100101001001011000101001001101110;
                            _07_[37:25] = { 7'b0000000, op[3:0], 2'b00 };
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[11:8] = 4'b0110;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0101;
                            _03_[1:0] = 2'b00;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0110zzzzzzzz0000:
                          begin
                            _12_ = 65'b00010000001000000010100100110110100101100001000000101001001101110;
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[11:8] = 4'b0110;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0011;
                            _03_[1:0] = 2'b10;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0110zzzzzzzz0001:
                          begin
                            _12_ = 65'b10010000001000000010100100110110100101100001000000101001001101110;
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[11:8] = 4'b0110;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0100;
                            _03_[1:0] = 2'b10;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0110zzzzzzzz0010:
                          begin
                            _12_ = 65'b00010000001000000010100100110110100101100001000000101001001101110;
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[11:8] = 4'b0110;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0101;
                            _03_[1:0] = 2'b10;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0110zzzzzzzz0011:
                          begin
                            _12_ = 65'b10100111101010110001000000101001001101101001011000101001001101110;
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b011110;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0110zzzzzzzz0100:
                          begin
                            _12_ = 65'b00010000001000000010100100110110100101011001011000101001001101110;
                            _07_[37:25] = 13'b0000000000001;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b1000;
                            _07_[11:8] = 4'b0110;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0011;
                            _03_[1:0] = 2'b10;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0110zzzzzzzz0101:
                          begin
                            _12_ = 65'b10010000001000000010100100110110100101011001011000101001001101110;
                            _07_[37:25] = 13'b0000000000010;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b1000;
                            _07_[11:8] = 4'b0110;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0100;
                            _03_[1:0] = 2'b10;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0110zzzzzzzz0110:
                          begin
                            _12_ = 65'b00010000001000000010100100110110100101011001011000101001001101110;
                            _07_[37:25] = 13'b0000000000100;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b1000;
                            _07_[11:8] = 4'b0110;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0101;
                            _03_[1:0] = 2'b10;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0110zzzzzzzz0111:
                          begin
                            _12_ = 65'b00100111101010100001000000101001001101101001011000101001001101110;
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b001011;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0110zzzzzzzz1000:
                          begin
                            _12_ = 65'b00010111001000010001000000101001001101101001011000101001001101110;
                            _07_[37:25] = { 9'b000000000, op[3:0] };
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b101000;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0110zzzzzzzz1001:
                          begin
                            _12_ = 65'b00010111001010111001000000101001001101101001011000101001001101110;
                            _07_[37:25] = { 9'b000000000, op[3:0] };
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b101000;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0110zzzzzzzz1010:
                          begin
                            _12_ = 65'b10100011101000011001000000101001001101101001011000101001001101110;
                            _07_[37:25] = 13'b0000000000000;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b000110;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0110zzzzzzzz1011:
                          begin
                            _12_ = 65'b00100010101000111001000000101001001101101001011000101001001101110;
                            _07_[37:25] = 13'b0000000000000;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b000101;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0110zzzzzzzz1100:
                          begin
                            _12_ = 65'b10010111001000010001000000101001001101101001011000101001001101110;
                            _07_[37:25] = { 9'b000000000, op[3:0] };
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b101000;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0110zzzzzzzz1101:
                          begin
                            _12_ = 65'b10010111001010111001000000101001001101101001011000101001001101110;
                            _07_[37:25] = { 9'b000000000, op[3:0] };
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b101000;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0110zzzzzzzz1110:
                          begin
                            _12_ = 65'b10010111001000010001000000101001001101101001011000101001001101110;
                            _07_[37:25] = { 9'b000000000, op[3:0] };
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b101000;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0110zzzzzzzz1111:
                          begin
                            _12_ = 65'b10010111001010111001000000101001001101101001011000101001001101110;
                            _07_[37:25] = { 9'b000000000, op[3:0] };
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b101000;
                            _07_[45:42] = op[11:8];
                            _07_[41:38] = op[7:4];
                          end
                        16'b0111zzzzzzzzzzzz:
                          begin
                            _12_ = 65'b00010000000100011011010010110110101101101001011000101001001101110;
                            _07_[37:25] = { op[7], op[7], op[7], op[7], op[7], op[7:0] };
                            _07_[21:20] = 2'b01;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b000000;
                            _07_[45:42] = op[11:8];
                          end
                        16'b10000000zzzzzzzz:
                          begin
                            _12_ = 65'b00110010001101001011100110111000000101100010100100110111000101001;
                            _07_[37:25] = { 9'b000000000, op[3:0] };
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b10;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b1000;
                            _03_[1:0] = 2'b00;
                            _07_[41:38] = op[7:4];
                          end
                        16'b10000001zzzzzzzz:
                          begin
                            _12_ = 65'b00110010001101001011100110111000000101100010100100110111000101001;
                            _07_[37:25] = { 8'b00000000, op[3:0], 1'b0 };
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b10;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b1001;
                            _03_[1:0] = 2'b00;
                            _07_[41:38] = op[7:4];
                          end
                        16'b10000100zzzzzzzz:
                          begin
                            _12_ = 65'b10111000000101100010100100110110100101001001011000101001000110000;
                            _07_[37:25] = { 9'b000000000, op[3:0] };
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[11:8] = 4'b0100;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0011;
                            _03_[1:0] = 2'b00;
                            _07_[41:38] = op[7:4];
                          end
                        16'b10000101zzzzzzzz:
                          begin
                            _12_ = 65'b10111000000101100010100100110110100101001001011000101001000110000;
                            _07_[37:25] = { 8'b00000000, op[3:0], 1'b0 };
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b01;
                            _07_[17:16] = 2'b00;
                            _07_[11:8] = 4'b0100;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0100;
                            _03_[1:0] = 2'b00;
                            _07_[41:38] = op[7:4];
                          end
                        16'b10001000zzzzzzzz:
                          begin
                            _12_ = 65'b10010000000100011011010010110110101101101001000000101001000110000;
                            _07_[37:25] = { op[7], op[7], op[7], op[7], op[7], op[7:0] };
                            _07_[21:20] = 2'b11;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b010111;
                          end
                        16'b10001001zzzzzzzz:
                          begin
                            _12_ = 65'b00000000001000010010101000010000001100100011010010111001101110000;
                            _06_ = 1'b1;
                            _05_ = 5'b10011;
                            _07_[37:25] = { op[7], op[7], op[7], op[7], op[7:0], 1'b0 };
                            _07_[24:22] = 3'b001;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0010;
                            _00_ = 6'b010100;
                            _03_[5:2] = 4'b0001;
                            _03_[1:0] = 2'b00;
                          end
                        16'b10001011zzzzzzzz:
                          begin
                            _12_ = 65'b00000000001000010010001100010000001100100011010010111001101110000;
                            _06_ = 1'b1;
                            _05_ = 5'b10011;
                            _07_[37:25] = { op[7], op[7], op[7], op[7], op[7:0], 1'b0 };
                            _07_[24:22] = 3'b001;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0010;
                            _00_ = 6'b010010;
                            _03_[5:2] = 4'b0001;
                            _03_[1:0] = 2'b00;
                          end
                        16'b10001101zzzzzzzz:
                          begin
                            _12_ = 65'b00101010000101111010100110010000001100100011010010111001101110000;
                            _07_[37:25] = { op[7], op[7], op[7], op[7], op[7:0], 1'b0 };
                            _07_[24:22] = 3'b001;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0010;
                            _00_ = 6'b010101;
                            _03_[5:2] = 4'b0001;
                            _03_[1:0] = 2'b00;
                          end
                        16'b10001111zzzzzzzz:
                          begin
                            _12_ = 65'b00100011000101111010100110010000001100100011010010111001101110000;
                            _07_[37:25] = { op[7], op[7], op[7], op[7], op[7:0], 1'b0 };
                            _07_[24:22] = 3'b001;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0010;
                            _00_ = 6'b010011;
                            _03_[5:2] = 4'b0001;
                            _03_[1:0] = 2'b00;
                          end
                        16'b1001zzzzzzzzzzzz:
                          begin
                            _12_ = 65'b10111000000101100010100000100001100101001001011000101001001101110;
                            _07_[37:25] = { 4'b0000, op[7:0], 1'b0 };
                            _07_[24:22] = 3'b001;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[11:8] = 4'b0110;
                            _00_ = 6'b000100;
                            _03_[5:2] = 4'b0100;
                            _03_[1:0] = 2'b00;
                            _07_[45:42] = op[11:8];
                          end
                        16'b1010zzzzzzzzzzzz:
                          begin
                            _12_ = 65'b00100001001010010010000010010000001100100011010010111001101110000;
                            _07_[37:25] = { op[11:0], 1'b0 };
                            _07_[24:22] = 3'b001;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0010;
                            _00_ = 6'b000100;
                            _03_[5:2] = 4'b0001;
                            _03_[1:0] = 2'b00;
                          end
                        16'b1011zzzzzzzzzzzz:
                          begin
                            _12_ = 65'b00100001001010011010100100010000001100100011010010111001101110000;
                            _07_[37:25] = { op[11:0], 1'b0 };
                            _07_[24:22] = 3'b001;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0011;
                            _00_ = 6'b000100;
                            _03_[5:2] = 4'b0001;
                            _03_[1:0] = 2'b00;
                          end
                        16'b11000000zzzzzzzz:
                          begin
                            _12_ = 65'b00110100101110011011100000010110001000111010000100101001000101001;
                            _07_[37:25] = { 5'b00000, op[7:0] };
                            _07_[24:22] = 3'b000;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b10;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b1000;
                            _03_[1:0] = 2'b00;
                          end
                        16'b11000001zzzzzzzz:
                          begin
                            _12_ = 65'b00110100101110011011100000010110001000111010000100101001000101001;
                            _07_[37:25] = { 4'b0000, op[7:0], 1'b0 };
                            _07_[24:22] = 3'b000;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b10;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b1001;
                            _03_[1:0] = 2'b00;
                          end
                        16'b11000010zzzzzzzz:
                          begin
                            _12_ = 65'b00110100101110011011100000010110001000111010000100101001000101001;
                            _07_[37:25] = { 3'b000, op[7:0], 2'b00 };
                            _07_[24:22] = 3'b000;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b10;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b1010;
                            _03_[1:0] = 2'b00;
                          end
                        16'b11000011zzzzzzzz:
                          begin
                            _12_ = 65'b00100000101010000010000010010000000100011011010010110110101101101;
                            _06_ = 1'b1;
                            _05_ = 5'b10000;
                            _07_[37:25] = { 3'b000, op[7:0], 2'b00 };
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b1011;
                            _00_ = 6'b011110;
                            _03_[5:2] = 4'b0010;
                            _07_[45:42] = op[11:8];
                          end
                        16'b11000100zzzzzzzz:
                          begin
                            _12_ = 65'b00010110001000111010000100101001000101001001011000101001000110000;
                            _07_[37:25] = { 5'b00000, op[7:0] };
                            _07_[24:22] = 3'b000;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[11:8] = 4'b0100;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0011;
                            _03_[1:0] = 2'b00;
                          end
                        16'b11000101zzzzzzzz:
                          begin
                            _12_ = 65'b00010110001000111010000100101001000101001001011000101001000110000;
                            _07_[37:25] = { 4'b0000, op[7:0], 1'b0 };
                            _07_[24:22] = 3'b000;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[11:8] = 4'b0100;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0100;
                            _03_[1:0] = 2'b00;
                          end
                        16'b11000110zzzzzzzz:
                          begin
                            _12_ = 65'b00010110001000111010000100101001000101001001011000101001000110000;
                            _07_[37:25] = { 3'b000, op[7:0], 2'b00 };
                            _07_[24:22] = 3'b000;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[11:8] = 4'b0100;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0101;
                            _03_[1:0] = 2'b00;
                          end
                        16'b11000111zzzzzzzz:
                          begin
                            _12_ = 65'b10111000000101100010100000100001100101001001011000101001000110000;
                            _07_[37:25] = { 3'b000, op[7:0], 2'b00 };
                            _07_[24:22] = 3'b001;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0101;
                            _00_ = 6'b000011;
                          end
                        16'b11001000zzzzzzzz:
                          begin
                            _12_ = 65'b00010000000100011011010010110110101101101001011000101001000110000;
                            _07_[37:25] = { 5'b00000, op[7:0] };
                            _07_[21:20] = 2'b11;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _00_ = 6'b100101;
                          end
                        16'b11001001zzzzzzzz:
                          begin
                            _12_ = 65'b00010000000100011011010010110110101101101001011000101001000110000;
                            _07_[37:25] = { 5'b00000, op[7:0] };
                            _07_[21:20] = 2'b11;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0101;
                            _00_ = 6'b001100;
                          end
                        16'b11001010zzzzzzzz:
                          begin
                            _12_ = 65'b00010000000100011011010010110110101101101001011000101001000110000;
                            _07_[37:25] = { 5'b00000, op[7:0] };
                            _07_[21:20] = 2'b11;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0101;
                            _00_ = 6'b010000;
                          end
                        16'b11001011zzzzzzzz:
                          begin
                            _12_ = 65'b00010000000100011011010010110110101101101001011000101001000110000;
                            _07_[37:25] = { 5'b00000, op[7:0] };
                            _07_[21:20] = 2'b11;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0101;
                            _00_ = 6'b001110;
                          end
                        16'b11001100zzzzzzzz:
                          begin
                            _12_ = 65'b00010100001010010001100000010110001000111010000100101001000101001;
                            _06_ = 1'b1;
                            _05_ = 5'b00101;
                            _07_[37:25] = { 5'b00000, op[7:0] };
                            _07_[24:22] = 3'b000;
                            _07_[21:20] = 2'b11;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b1011;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0011;
                            _03_[1:0] = 2'b00;
                          end
                        16'b11001101zzzzzzzz:
                          begin
                            _12_ = 65'b00010100001010010001100000010110001000111010000100101001000101001;
                            _06_ = 1'b1;
                            _05_ = 5'b00110;
                            _07_[37:25] = { 5'b00000, op[7:0] };
                            _07_[24:22] = 3'b000;
                            _07_[21:20] = 2'b11;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b1011;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0011;
                            _03_[1:0] = 2'b00;
                          end
                        16'b11001110zzzzzzzz:
                          begin
                            _12_ = 65'b00010100001010010001100000010110001000111010000100101001000101001;
                            _06_ = 1'b1;
                            _05_ = 5'b00111;
                            _07_[37:25] = { 5'b00000, op[7:0] };
                            _07_[24:22] = 3'b000;
                            _07_[21:20] = 2'b11;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b1011;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0011;
                            _03_[1:0] = 2'b00;
                          end
                        16'b11001111zzzzzzzz:
                          begin
                            _12_ = 65'b00010100001010010001100000010110001000111010000100101001000101001;
                            _06_ = 1'b1;
                            _05_ = 5'b01000;
                            _07_[37:25] = { 5'b00000, op[7:0] };
                            _07_[24:22] = 3'b000;
                            _07_[21:20] = 2'b11;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b1011;
                            _00_ = 6'b000000;
                            _03_[5:2] = 4'b0011;
                            _03_[1:0] = 2'b00;
                          end
                        16'b1101zzzzzzzzzzzz:
                          begin
                            _12_ = 65'b10111000000101100010100000100001100101001001011000101001001101110;
                            _07_[37:25] = { 3'b000, op[7:0], 2'b00 };
                            _07_[24:22] = 3'b001;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[11:8] = 4'b0110;
                            _00_ = 6'b000011;
                            _03_[5:2] = 4'b0101;
                            _03_[1:0] = 2'b00;
                            _07_[45:42] = op[11:8];
                          end
                        16'b1110zzzzzzzzzzzz:
                          begin
                            _12_ = 65'b00010000000100011011010010110110101101101001011000101001001101110;
                            _07_[37:25] = { op[7], op[7], op[7], op[7], op[7], op[7:0] };
                            _07_[21:20] = 2'b00;
                            _07_[19:18] = 2'b10;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b0111;
                            _00_ = 6'b011110;
                            _07_[45:42] = op[11:8];
                          end
                        default:
                          begin
                            _12_ = 65'b10111010001110010011101010110001101110100011010010110111101101110;
                            _06_ = 1'b1;
                            _05_ = 5'b10000;
                            _07_[37:25] = 13'b1111111111110;
                            _07_[24:22] = 3'b001;
                            _07_[21:20] = 2'b10;
                            _07_[19:18] = 2'b11;
                            _07_[17:16] = 2'b00;
                            _07_[15:12] = 4'b1100;
                            _00_ = 6'b000000;
                            _07_[11:8] = 4'b0000;
                            _03_[5:2] = 4'b0000;
                            _02_ = 5'b00000;
                          end
                      endcase
                    end
                endcase
              end
          endcase
        end
    endcase
    casez (_17_)
      1'b1:
        begin
          _06_ = 1'b1;
          casez (_33_)
            1'b1:
                _05_ = 5'b01110;
            default:
                _05_ = 5'b10000;
          endcase
        end
      default:
          /* empty */;
    endcase
    casez (_19_)
      1'b1:
          _05_ = 5'b00001;
      default:
          /* empty */;
    endcase
    casez (_14_)
      1'b1:
        begin
          _13_ = 65'b10111010001110010011101010110001101110100011010010110111101101110;
          _06_ = 1'b1;
          _05_ = 5'b10000;
          _07_[37:25] = 13'b1111111111110;
          _07_[24:22] = 3'b001;
          _07_[21:20] = 2'b10;
          _07_[19:18] = 2'b11;
          _07_[17:16] = 2'b00;
          _07_[15:12] = 4'b1101;
          _00_ = 6'b000000;
          _07_[11:8] = 4'b0000;
          _03_[5:2] = 4'b0000;
          _02_ = 5'b00000;
        end
      default:
          _13_ = _08_;
    endcase
    casez (_45_)
      1'b1:
          _07_[3:0] = 4'b0000;
      default:
          casez (mauo[1])
            1'b1:
                /* empty */;
            default:
                casez (_46_)
                  1'b1:
                    begin
                      _07_[7:4] = regop[45:42];
                      casez (stall)
                        1'b1:
                            _07_[3:0] = 4'b0000;
                        default:
                            _07_[3:0] = regop[11:8];
                      endcase
                    end
                  default:
                      /* empty */;
                endcase
          endcase
    endcase
  end
  always @(posedge clk) begin
      regop <= _07_;
      macop <= _02_;
      memop <= _03_;
      exuop <= _00_;
      pc_hold <= _06_;
      opst <= _05_;
      intack <= _01_;
      mnem <= _04_;
  end
  assign expr = _15_;
endmodule

module ma(clk, rst, stall, md_boot, ifetch, ifetchl, exuo, mauo, rfuo, ahbr, mluo, cpumode, memop, memr, memc, ahbc);
  reg \$auto$verilog_backend.cc:2097:dump_module$539  = 0;
  reg [3:0] _000_;
  reg [1:0] _001_;
  reg [1:0] _002_;
  reg [31:0] _003_;
  reg [3:0] _004_;
  reg [31:0] _005_;
  reg [1:0] _006_;
  reg _007_;
  reg [31:0] _008_;
  reg [113:0] _009_;
  reg [4:0] _010_;
  reg [31:0] _011_;
  reg [3:0] _012_;
  reg [3:0] _013_;
  reg [3:0] _014_;
  reg [31:0] _015_;
  reg [5:0] _016_;
  reg [31:0] _017_;
  reg [1:0] _018_;
  reg [31:0] _019_;
  reg [113:0] _020_;
  reg [49:0] _021_;
  reg [31:0] _022_;
  reg [31:0] _023_;
  reg [35:0] _024_;
  reg [1:0] _025_;
  reg [31:0] _026_;
  reg [113:0] _027_;
  reg [3:0] _028_;
  reg [31:0] _029_;
  reg _030_;
  reg [1:0] _031_;
  reg [31:0] _032_;
  reg [113:0] _033_;
  reg [31:0] _034_;
  reg [31:0] _035_;
  reg [2:0] _036_;
  reg [3:0] _037_;
  reg [2:0] _038_;
  reg [31:0] _039_;
  reg [1:0] _040_;
  reg [3:0] _041_;
  reg [31:0] _042_;
  reg [3:0] _043_;
  reg [31:0] _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire [31:0] _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire [31:0] _097_;
  wire E_hrdy;
  reg [3:0] M_MEM;
  reg [1:0] M_address;
  reg [1:0] M_area;
  wire M_hrdy;
  reg [31:0] address;
  output [79:0] ahbc;
  reg [79:0] ahbc;
  input [33:0] ahbr;
  wire [33:0] ahbr;
  reg [1:0] area;
  input clk;
  wire clk;
  input [1:0] cpumode;
  wire [1:0] cpumode;
  input [70:0] exuo;
  wire [70:0] exuo;
  input ifetch;
  wire ifetch;
  input ifetchl;
  wire ifetchl;
  reg lock;
  output [65:0] mauo;
  reg [65:0] mauo;
  input [1:0] md_boot;
  wire [1:0] md_boot;
  output [113:0] memc;
  reg [113:0] memc;
  reg [56:0] memci;
  input [5:0] memop;
  wire [5:0] memop;
  input [63:0] memr;
  wire [63:0] memr;
  input [32:0] mluo;
  wire [32:0] mluo;
  reg [31:0] rdata;
  input [137:0] rfuo;
  wire [137:0] rfuo;
  input rst;
  wire rst;
  input stall;
  wire stall;
  wire [31:18] tcm0_base;
  wire [31:18] tcm1_base;
  \$and  _098_ (
    .A(_091_),
    .B(_079_),
    .Y(_045_)
  );
  defparam _098_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _098_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _098_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _098_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _098_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _099_ (
    .A(_092_),
    .B(_080_),
    .Y(_046_)
  );
  defparam _099_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _099_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _099_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _099_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _099_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _100_ (
    .A(_093_),
    .B(_081_),
    .Y(_047_)
  );
  defparam _100_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _100_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _100_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _100_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _100_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _101_ (
    .A(_067_),
    .B(cpumode[0]),
    .Y(_048_)
  );
  defparam _101_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _101_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _101_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _101_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _101_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _102_ (
    .A(_068_),
    .B(cpumode[1]),
    .Y(_049_)
  );
  defparam _102_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _102_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _102_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _102_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _102_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _103_ (
    .A(memci[5]),
    .B(_069_),
    .Y(_050_)
  );
  defparam _103_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _103_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _103_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _103_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _103_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _104_ (
    .A(ahbr[33]),
    .B(_070_),
    .Y(_051_)
  );
  defparam _104_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _104_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _104_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _104_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _104_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _105_ (
    .A(_084_),
    .B(_077_),
    .Y(_052_)
  );
  defparam _105_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _105_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _105_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _105_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _105_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _106_ (
    .A(_078_),
    .B(M_hrdy),
    .Y(_053_)
  );
  defparam _106_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _106_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _106_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _106_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _106_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _107_ (
    .A(mauo[1]),
    .B(_075_),
    .Y(_054_)
  );
  defparam _107_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _107_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _107_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _107_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _107_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _108_ (
    .A(stall),
    .B(_086_),
    .Y(_055_)
  );
  defparam _108_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _108_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _108_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _108_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _108_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _109_ (
    .A(rfuo[31:0]),
    .B(32'b11111111111111111111111111111101),
    .Y(_056_)
  );
  defparam _109_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _109_.A_WIDTH = 32'b00000000000000000000000000100000;
  defparam _109_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _109_.B_WIDTH = 32'b00000000000000000000000000100000;
  defparam _109_.Y_WIDTH = 32'b00000000000000000000000000100000;
  \$eq  _110_ (
    .A(memop[5:2]),
    .B(4'b0110),
    .Y(_057_)
  );
  defparam _110_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _110_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _110_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _110_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _110_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _111_ (
    .A(memop[5:2]),
    .B(4'b1000),
    .Y(_058_)
  );
  defparam _111_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _111_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _111_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _111_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _111_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _112_ (
    .A(memop[5:2]),
    .B(4'b1001),
    .Y(_059_)
  );
  defparam _112_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _112_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _112_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _112_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _112_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _113_ (
    .A(memop[5:2]),
    .B(4'b1010),
    .Y(_060_)
  );
  defparam _113_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _113_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _113_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _113_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _113_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _114_ (
    .A(memop[5:2]),
    .B(4'b0111),
    .Y(_061_)
  );
  defparam _114_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _114_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _114_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _114_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _114_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _115_ (
    .A(memop[5:2]),
    .B(4'b1100),
    .Y(_062_)
  );
  defparam _115_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _115_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _115_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _115_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _115_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _116_ (
    .A(memop[5:2]),
    .B(4'b1100),
    .Y(_063_)
  );
  defparam _116_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _116_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _116_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _116_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _116_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _117_ (
    .A(memop[5:2]),
    .B(4'b1011),
    .Y(_064_)
  );
  defparam _117_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _117_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _117_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _117_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _117_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _118_ (
    .A(memop[5:2]),
    .B(4'b0000),
    .Y(_065_)
  );
  defparam _118_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _118_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _118_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _118_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _118_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _119_ (
    .A(memop[5:2]),
    .B(4'b0001),
    .Y(_066_)
  );
  defparam _119_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _119_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _119_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _119_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _119_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _120_ (
    .A(address[31:18]),
    .B(tcm0_base),
    .Y(_067_)
  );
  defparam _120_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _120_.A_WIDTH = 32'b00000000000000000000000000001110;
  defparam _120_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _120_.B_WIDTH = 32'b00000000000000000000000000001110;
  defparam _120_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _121_ (
    .A(address[31:18]),
    .B(tcm1_base),
    .Y(_068_)
  );
  defparam _121_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _121_.A_WIDTH = 32'b00000000000000000000000000001110;
  defparam _121_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _121_.B_WIDTH = 32'b00000000000000000000000000001110;
  defparam _121_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _122_ (
    .A(area),
    .B(2'b10),
    .Y(_069_)
  );
  defparam _122_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _122_.A_WIDTH = 32'b00000000000000000000000000000010;
  defparam _122_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _122_.B_WIDTH = 32'b00000000000000000000000000000010;
  defparam _122_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _123_ (
    .A(area),
    .B(2'b10),
    .Y(_070_)
  );
  defparam _123_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _123_.A_WIDTH = 32'b00000000000000000000000000000010;
  defparam _123_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _123_.B_WIDTH = 32'b00000000000000000000000000000010;
  defparam _123_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _124_ (
    .A(M_area),
    .B(2'b00),
    .Y(_071_)
  );
  defparam _124_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _124_.A_WIDTH = 32'b00000000000000000000000000000010;
  defparam _124_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _124_.B_WIDTH = 32'b00000000000000000000000000000010;
  defparam _124_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _125_ (
    .A(M_area),
    .B(2'b01),
    .Y(_072_)
  );
  defparam _125_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _125_.A_WIDTH = 32'b00000000000000000000000000000010;
  defparam _125_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _125_.B_WIDTH = 32'b00000000000000000000000000000010;
  defparam _125_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _126_ (
    .A(M_area),
    .B(2'b10),
    .Y(_073_)
  );
  defparam _126_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _126_.A_WIDTH = 32'b00000000000000000000000000000010;
  defparam _126_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _126_.B_WIDTH = 32'b00000000000000000000000000000010;
  defparam _126_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _127_ (
    .A(md_boot),
    .B(2'b01),
    .Y(_074_)
  );
  defparam _127_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _127_.A_WIDTH = 32'b00000000000000000000000000000010;
  defparam _127_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _127_.B_WIDTH = 32'b00000000000000000000000000000010;
  defparam _127_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _128_ (
    .A(memop[5:2]),
    .B(4'b0001),
    .Y(_075_)
  );
  defparam _128_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _128_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _128_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _128_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _128_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _129_ (
    .A(memop[5:2]),
    .B(4'b0000),
    .Y(_076_)
  );
  defparam _129_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _129_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _129_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _129_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _129_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$ne  _130_ (
    .A(M_MEM),
    .B(4'b0001),
    .Y(_077_)
  );
  defparam _130_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _130_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _130_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _130_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _130_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$ne  _131_ (
    .A(M_MEM),
    .B(4'b0000),
    .Y(_078_)
  );
  defparam _131_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _131_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _131_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _131_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _131_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _132_ (
    .A(stall),
    .Y(_079_)
  );
  defparam _132_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _132_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _132_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _133_ (
    .A(stall),
    .Y(_080_)
  );
  defparam _133_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _133_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _133_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _134_ (
    .A(ifetch),
    .Y(_081_)
  );
  defparam _134_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _134_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _134_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _135_ (
    .A(stall),
    .Y(_082_)
  );
  defparam _135_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _135_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _135_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _136_ (
    .A(stall),
    .Y(_083_)
  );
  defparam _136_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _136_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _136_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _137_ (
    .A(E_hrdy),
    .Y(_084_)
  );
  defparam _137_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _137_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _137_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _138_ (
    .A(M_hrdy),
    .Y(_085_)
  );
  defparam _138_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _138_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _138_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _139_ (
    .A(_054_),
    .Y(_086_)
  );
  defparam _139_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _139_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _139_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _140_ (
    .A(_057_),
    .B(_058_),
    .Y(_087_)
  );
  defparam _140_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _140_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _140_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _140_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _140_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _141_ (
    .A(_087_),
    .B(_059_),
    .Y(_088_)
  );
  defparam _141_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _141_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _141_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _141_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _141_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _142_ (
    .A(_088_),
    .B(_060_),
    .Y(_089_)
  );
  defparam _142_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _142_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _142_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _142_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _142_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _143_ (
    .A(_089_),
    .B(_061_),
    .Y(_090_)
  );
  defparam _143_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _143_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _143_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _143_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _143_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _144_ (
    .A(_090_),
    .B(_062_),
    .Y(_091_)
  );
  defparam _144_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _144_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _144_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _144_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _144_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _145_ (
    .A(_063_),
    .B(_064_),
    .Y(_092_)
  );
  defparam _145_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _145_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _145_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _145_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _145_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _146_ (
    .A(_065_),
    .B(_066_),
    .Y(_093_)
  );
  defparam _146_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _146_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _146_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _146_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _146_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _147_ (
    .A(_082_),
    .B(ifetch),
    .Y(_094_)
  );
  defparam _147_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _147_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _147_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _147_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _147_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _148_ (
    .A(_083_),
    .B(ifetch),
    .Y(_095_)
  );
  defparam _148_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _148_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _148_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _148_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _148_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _149_ (
    .A(_055_),
    .B(_076_),
    .Y(_096_)
  );
  defparam _149_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _149_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _149_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _149_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _149_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$mux  _150_ (
    .A(32'b00000000000000000011111111111110),
    .B(32'b00000000000000000000000000000000),
    .S(_074_),
    .Y(_097_)
  );
  defparam _150_.WIDTH = 32'b00000000000000000000000000100000;
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$539 ) begin end
    { _009_[113:58], _009_[56:1] } = { _020_[113:58], _020_[56:1] };
    _006_ = _018_;
    _009_[0] = 1'b0;
    _009_[57] = 1'b0;
    casez (_047_)
      1'b1:
        begin
          _018_ = 2'b11;
          _020_[56:0] = 57'b000000000000000000000000000000000000000000000000000000000;
          _020_[113:57] = 57'b000000000000000000000000000000000000000000000000000000000;
        end
      default:
        begin
          _020_ = _027_;
          _018_ = _025_;
          casez (_048_)
            1'b1:
              begin
                _025_ = 2'b00;
                { _027_[56:7], _027_[5:0] } = { memci[56:7], memci[5:0] };
                _027_[6] = _094_;
                _027_[113:57] = 57'b000000000000000000000000000000000000000000000000000000000;
              end
            default:
              begin
                _027_ = _033_;
                _025_ = _031_;
                casez (_049_)
                  1'b1:
                    begin
                      _031_ = 2'b01;
                      { _033_[113:64], _033_[62:57] } = { memci[56:7], memci[5:0] };
                      _033_[63] = _095_;
                      _033_[56:0] = 57'b000000000000000000000000000000000000000000000000000000000;
                    end
                  default:
                    begin
                      _031_ = 2'b10;
                      _033_[56:0] = 57'b000000000000000000000000000000000000000000000000000000000;
                      _033_[113:57] = 57'b000000000000000000000000000000000000000000000000000000000;
                    end
                endcase
              end
          endcase
        end
    endcase
  end
  always @* begin
      memc <= _009_;
      area <= _006_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$539 ) begin end
    _016_[3:1] = 3'b000;
    _016_[0] = lock;
    _004_[3:1] = 3'b001;
    _024_[35:4] = address;
    _004_[0] = _030_;
    _024_[3:1] = _036_;
    _024_[0] = _050_;
    _016_[5:4] = _040_;
    casez (memop[5:2])
      4'b0110, 4'b1100:
        begin
          _030_ = 1'b1;
          _036_ = 3'b000;
        end
      4'b1000:
        begin
          _030_ = 1'b1;
          _036_ = 3'b000;
        end
      4'b1001:
        begin
          _030_ = 1'b1;
          _036_ = 3'b001;
        end
      4'b0111:
        begin
          _030_ = 1'b1;
          _036_ = 3'b010;
        end
      4'b1010:
        begin
          _030_ = 1'b1;
          _036_ = 3'b010;
        end
      4'b0011, 4'b1011:
        begin
          _030_ = 1'b1;
          _036_ = 3'b000;
        end
      4'b0100:
        begin
          _030_ = 1'b1;
          _036_ = 3'b001;
        end
      4'b0101:
        begin
          _030_ = 1'b1;
          _036_ = 3'b010;
        end
      4'b0000:
        begin
          _030_ = 1'b1;
          _036_ = 3'b010;
        end
      4'b0001:
        begin
          _036_ = _038_;
          _030_ = 1'b0;
          casez (address[1])
            1'b1:
                _038_ = 3'b001;
            default:
                _038_ = 3'b010;
          endcase
        end
      default:
        begin
          _030_ = 1'b1;
          _036_ = 3'bxxx;
        end
    endcase
    casez (_051_)
      1'b1:
          _040_ = 2'b10;
      default:
          _040_ = 2'b00;
    endcase
  end
  always @* begin
      ahbc[3:0] <= _004_;
      ahbc[10:5] <= _016_;
      ahbc[78:43] <= _024_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$539 ) begin end
    _005_ = _017_;
    casez (memci[5])
      1'b1:
          _017_ = memci[38:7];
      default:
          _017_ = ahbc[42:11];
    endcase
  end
  always @(posedge clk) begin
      ahbc[42:11] <= _005_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$539 ) begin end
    _011_ = _022_;
    casez (_071_)
      1'b1:
          _022_ = memr[31:0];
      default:
        begin
          _022_ = _029_;
          casez (_072_)
            1'b1:
                _029_ = memr[63:32];
            default:
              begin
                _029_ = _035_;
                casez (_073_)
                  1'b1:
                      _035_ = ahbr[31:0];
                  default:
                      _035_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                endcase
              end
          endcase
        end
    endcase
  end
  always @* begin
      rdata <= _011_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$539 ) begin end
    _008_ = _019_;
    casez (M_MEM)
      4'b0011, 4'b1011:
        begin
          _019_ = _026_;
          casez (M_address)
            2'b00:
                _026_ = { rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31:24] };
            2'b01:
                _026_ = { rdata[23], rdata[23], rdata[23], rdata[23], rdata[23], rdata[23], rdata[23], rdata[23], rdata[23], rdata[23], rdata[23], rdata[23], rdata[23], rdata[23], rdata[23], rdata[23], rdata[23], rdata[23], rdata[23], rdata[23], rdata[23], rdata[23], rdata[23], rdata[23], rdata[23:16] };
            2'b10:
                _026_ = { rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15:8] };
            2'b11:
                _026_ = { rdata[7], rdata[7], rdata[7], rdata[7], rdata[7], rdata[7], rdata[7], rdata[7], rdata[7], rdata[7], rdata[7], rdata[7], rdata[7], rdata[7], rdata[7], rdata[7], rdata[7], rdata[7], rdata[7], rdata[7], rdata[7], rdata[7], rdata[7], rdata[7], rdata[7:0] };
            default:
                _026_ = mauo[65:34];
          endcase
        end
      4'b0100:
        begin
          _019_ = _032_;
          casez (M_address[1])
            1'b0:
                _032_ = { rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31], rdata[31:16] };
            1'b1:
                _032_ = { rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15], rdata[15:0] };
            default:
                _032_ = mauo[65:34];
          endcase
        end
      4'b0101:
          _019_ = rdata;
      default:
          _019_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
    endcase
  end
  always @* begin
      mauo[65:34] <= _008_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$539 ) begin end
    _001_ = M_address;
    _000_ = M_MEM;
    _002_ = M_area;
    casez (rst)
      1'b1:
        begin
          _000_ = 4'b0000;
          _002_ = 2'b11;
        end
      default:
          casez (_085_)
            1'b1:
                /* empty */;
            default:
                casez (mauo[1])
                  1'b1:
                      /* empty */;
                  default:
                    begin
                      _002_ = area;
                      _001_ = address[1:0];
                      casez (ifetch)
                        1'b1:
                            _000_ = 4'b0001;
                        default:
                            _000_ = memop[5:2];
                      endcase
                    end
                endcase
          endcase
    endcase
  end
  always @(posedge clk) begin
      M_address <= _001_;
      M_MEM <= _000_;
      M_area <= _002_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$539 ) begin end
    _003_ = _015_;
    casez (_096_)
      1'b1:
          _015_ = _056_;
      default:
        begin
          _015_ = _023_;
          casez (memop[1:0])
            2'b01:
                _023_ = rfuo[137:106];
            2'b10:
                _023_ = rfuo[105:74];
            2'b00:
                _023_ = exuo[38:7];
            2'b11:
                _023_ = rdata;
            default:
                _023_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
          endcase
        end
    endcase
  end
  always @* begin
      address <= _003_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$539 ) begin end
    _010_[3:0] = _028_;
    _021_[31:0] = _034_;
    _021_[49:32] = address[17:0];
    _010_[4] = _045_;
    _007_ = _046_;
    casez (memop[5:2])
      4'b0110, 4'b1100:
        begin
          _028_ = _037_;
          _034_ = _039_;
          casez (address[1:0])
            2'b00:
              begin
                _039_ = { 24'b000000000000000000000000, exuo[46:39] };
                _037_ = 4'b1000;
              end
            2'b01:
              begin
                _039_ = { 24'b000000000000000000000000, exuo[46:39] };
                _037_ = 4'b0100;
              end
            2'b10:
              begin
                _039_ = { 24'b000000000000000000000000, exuo[46:39] };
                _037_ = 4'b0010;
              end
            2'b11:
              begin
                _039_ = { 24'b000000000000000000000000, exuo[46:39] };
                _037_ = 4'b0001;
              end
            default:
              begin
                _037_ = 4'b1111;
                _039_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
              end
          endcase
        end
      4'b1000:
        begin
          _028_ = _041_;
          _034_ = _042_;
          casez (address[1:0])
            2'b00:
              begin
                _042_ = { 24'b000000000000000000000000, rfuo[49:42] };
                _041_ = 4'b1000;
              end
            2'b01:
              begin
                _042_ = { 24'b000000000000000000000000, rfuo[49:42] };
                _041_ = 4'b0100;
              end
            2'b10:
              begin
                _042_ = { 24'b000000000000000000000000, rfuo[49:42] };
                _041_ = 4'b0010;
              end
            2'b11:
              begin
                _042_ = { 24'b000000000000000000000000, rfuo[49:42] };
                _041_ = 4'b0001;
              end
            default:
              begin
                _041_ = 4'b1111;
                _042_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
              end
          endcase
        end
      4'b1001:
        begin
          _028_ = _043_;
          _034_ = _044_;
          casez (address[1])
            1'b0:
              begin
                _044_ = { 16'b0000000000000000, rfuo[57:42] };
                _043_ = 4'b1100;
              end
            1'b1:
              begin
                _044_ = { 16'b0000000000000000, rfuo[57:42] };
                _043_ = 4'b0011;
              end
            default:
              begin
                _043_ = 4'b1111;
                _044_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
              end
          endcase
        end
      4'b0111:
        begin
          _034_ = mluo[32:1];
          _028_ = 4'b1111;
        end
      4'b1010:
        begin
          _034_ = rfuo[73:42];
          _028_ = 4'b1111;
        end
      4'b0011, 4'b1011:
        begin
          _034_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
          _028_ = _012_;
          casez (address[1:0])
            2'b00:
                _012_ = 4'b1000;
            2'b01:
                _012_ = 4'b0100;
            2'b10:
                _012_ = 4'b0010;
            2'b11:
                _012_ = 4'b0001;
            default:
                _012_ = 4'b1111;
          endcase
        end
      4'b0100:
        begin
          _034_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
          _028_ = _013_;
          casez (address[1])
            1'b0:
                _013_ = 4'b1100;
            1'b1:
                _013_ = 4'b0011;
            default:
                _013_ = 4'b1111;
          endcase
        end
      4'b0001:
        begin
          _034_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
          _028_ = _014_;
          casez (address[1])
            1'b0:
                _014_ = 4'b1111;
            1'b1:
                _014_ = 4'b0011;
            default:
                _014_ = 4'b1111;
          endcase
        end
      default:
        begin
          _028_ = 4'b1111;
          _034_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
    endcase
  end
  always @* begin
      lock <= _007_;
      memci[5:1] <= _010_;
      memci[56:7] <= _021_;
  end
  assign tcm0_base = _097_[13:0];
  assign tcm1_base = 14'b11111111111111;
  assign mauo[1] = _052_;
  assign mauo[0] = _053_;
  assign mauo[33:2] = rdata;
endmodule

module ml(clk, rst, stall, mauo, rfuo, macop, ahbr, mluo);
  reg \$auto$verilog_backend.cc:2097:dump_module$540  = 0;
  reg [4:0] _00_;
  reg [4:0] _01_;
  reg [63:0] _02_;
  reg [32:0] _03_;
  reg [32:0] _04_;
  reg [31:0] _05_;
  reg [31:0] _06_;
  reg [31:0] _07_;
  reg [31:0] _08_;
  reg [31:0] _09_;
  reg [31:0] _10_;
  reg [31:0] _11_;
  reg [63:0] _12_;
  reg [31:0] _13_;
  reg [31:0] _14_;
  reg [31:0] _15_;
  reg [31:0] _16_;
  reg [31:0] _17_;
  reg [31:0] _18_;
  reg [31:0] _19_;
  reg [31:0] _20_;
  reg [31:0] _21_;
  reg [31:0] _22_;
  reg [31:0] _23_;
  reg [31:0] _24_;
  reg [31:0] _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire [31:0] _35_;
  wire [31:0] _36_;
  wire _37_;
  wire _38_;
  wire _39_;
  wire _40_;
  wire E_long;
  wire M_long;
  reg [4:0] M_macop;
  wire M_multi;
  reg [4:0] X_macop;
  reg [63:0] acc;
  input [33:0] ahbr;
  wire [33:0] ahbr;
  reg [32:0] bufa;
  reg [32:0] bufb;
  input clk;
  wire clk;
  reg [31:0] mach;
  reg [31:0] machi;
  reg [31:0] machj;
  reg [31:0] macl;
  reg [31:0] macli;
  reg [31:0] maclj;
  input [4:0] macop;
  wire [4:0] macop;
  input [65:0] mauo;
  wire [65:0] mauo;
  output [32:0] mluo;
  reg [32:0] mluo;
  wire regcnf;
  input [137:0] rfuo;
  wire [137:0] rfuo;
  input rst;
  wire rst;
  input stall;
  wire stall;
  wire [63:0] sum;
  wire v;
  \$and  _41_ (
    .A(M_long),
    .B(_32_),
    .Y(_26_)
  );
  defparam _41_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _41_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _41_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _41_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _41_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _42_ (
    .A(M_multi),
    .B(_29_),
    .Y(_27_)
  );
  defparam _42_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _42_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _42_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _42_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _42_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _43_ (
    .A(macop),
    .B(5'b00000),
    .Y(_28_)
  );
  defparam _43_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _43_.A_WIDTH = 32'b00000000000000000000000000000101;
  defparam _43_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _43_.B_WIDTH = 32'b00000000000000000000000000000101;
  defparam _43_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$ne  _44_ (
    .A(macop),
    .B(5'b00000),
    .Y(_29_)
  );
  defparam _44_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _44_.A_WIDTH = 32'b00000000000000000000000000000101;
  defparam _44_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _44_.B_WIDTH = 32'b00000000000000000000000000000101;
  defparam _44_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _45_ (
    .A(sum[48]),
    .Y(_30_)
  );
  defparam _45_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _45_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _45_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _46_ (
    .A(sum[48]),
    .Y(_31_)
  );
  defparam _46_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _46_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _46_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _47_ (
    .A(_37_),
    .Y(_32_)
  );
  defparam _47_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _47_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _47_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _48_ (
    .A(ahbr[33]),
    .Y(_33_)
  );
  defparam _48_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _48_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _48_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _49_ (
    .A(mluo[0]),
    .Y(_34_)
  );
  defparam _49_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _49_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _49_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _50_ (
    .A(machi),
    .B(32'b00000000000000000000000000000001),
    .Y(_35_)
  );
  defparam _50_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _50_.A_WIDTH = 32'b00000000000000000000000000100000;
  defparam _50_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _50_.B_WIDTH = 32'b00000000000000000000000000100000;
  defparam _50_.Y_WIDTH = 32'b00000000000000000000000000100000;
  \$or  _51_ (
    .A(machi),
    .B(32'b00000000000000000000000000000001),
    .Y(_36_)
  );
  defparam _51_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _51_.A_WIDTH = 32'b00000000000000000000000000100000;
  defparam _51_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _51_.B_WIDTH = 32'b00000000000000000000000000100000;
  defparam _51_.Y_WIDTH = 32'b00000000000000000000000000100000;
  \$or  _52_ (
    .A(E_long),
    .B(_28_),
    .Y(_37_)
  );
  defparam _52_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _52_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _52_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _52_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _52_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _53_ (
    .A(_26_),
    .B(_27_),
    .Y(_38_)
  );
  defparam _53_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _53_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _53_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _53_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _53_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _54_ (
    .A(_38_),
    .B(regcnf),
    .Y(_39_)
  );
  defparam _54_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _54_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _54_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _54_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _54_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _55_ (
    .A(stall),
    .B(E_long),
    .Y(_40_)
  );
  defparam _55_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _55_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _55_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _55_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _55_.Y_WIDTH = 32'b00000000000000000000000000000001;
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$540 ) begin end
    _02_ = _12_;
    casez (X_macop)
      5'b01001:
          _12_ = 64'b0000000000000000000000000000000000000000000000000000000000000000;
      5'b01010:
          _12_ = 64'b0000000000000000000000000000000000000000000000000000000000000000;
      5'b01000:
          _12_ = 64'b0000000000000000000000000000000000000000000000000000000000000000;
      5'b10011:
          _12_ = { 48'b000000000000000000000000000000000000000000000000, macl[31:16] };
      5'b01011:
          _12_ = 64'b0000000000000000000000000000000000000000000000000000000000000000;
      5'b10100:
          _12_ = { 16'b0000000000000000, mach, macl[31:16] };
      5'b01100:
          _12_ = 64'b0000000000000000000000000000000000000000000000000000000000000000;
      5'b10101:
          _12_ = { 16'b0000000000000000, mach, macl[31:16] };
      5'b10001:
          _12_ = { mach, macl };
      5'b10010:
          _12_ = { macl[31], macl[31], macl[31], macl[31], macl[31], macl[31], macl[31], macl[31], macl[31], macl[31], macl[31], macl[31], macl[31], macl[31], macl[31], macl[31], macl[31], macl[31], macl[31], macl[31], macl[31], macl[31], macl[31], macl[31], macl[31], macl[31], macl[31], macl[31], macl[31], macl[31], macl[31], macl[31], macl };
      5'b01110:
          _12_ = { mach, macl };
      5'b01111:
          _12_ = { mach, macl };
      5'b10110:
          _12_ = { 15'b000000000000000, mach[31], mach, macl[31:16] };
      5'b10111:
          _12_ = { 15'b000000000000000, mach[31], mach, macl[31:16] };
      default:
          _12_ = 64'b0000000000000000000000000000000000000000000000000000000000000000;
    endcase
  end
  always @* begin
      acc <= _02_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$540 ) begin end
    _06_ = _13_;
    _09_ = _15_;
    casez (X_macop)
      5'b00001:
          { _13_, _15_ } = 64'b0000000000000000000000000000000000000000000000000000000000000000;
      5'b00100:
          { _13_, _15_ } = { bufa[31:0], macl };
      5'b00101:
          { _13_, _15_ } = { mach, bufa[31:0] };
      5'b00110:
          { _13_, _15_ } = { bufa[31:0], macl };
      5'b00111:
          { _13_, _15_ } = { mach, bufa[31:0] };
      5'b01001:
          { _13_, _15_ } = { mach, sum[31:0] };
      5'b01010:
          { _13_, _15_ } = { mach, sum[31:0] };
      5'b01000:
          { _13_, _15_ } = { mach, sum[31:0] };
      5'b10011:
          { _13_, _15_ } = { mach, sum[15:0], macl[15:0] };
      5'b01011:
          { _13_, _15_ } = sum;
      5'b10100:
          { _13_, _15_ } = { sum[47:0], macl[15:0] };
      5'b01100:
          { _13_, _15_ } = sum;
      5'b10101:
          { _13_, _15_ } = { sum[47:0], macl[15:0] };
      5'b10001:
          { _13_, _15_ } = sum;
      5'b10010:
          { _13_, _15_ } = { mach, sum[31:0] };
      5'b01110:
          { _13_, _15_ } = sum;
      5'b01111:
          { _13_, _15_ } = sum;
      5'b10110:
          { _13_, _15_ } = { sum[47:0], macl[15:0] };
      5'b10111:
          { _13_, _15_ } = { sum[47:0], macl[15:0] };
      default:
          { _13_, _15_ } = { mach, macl };
    endcase
  end
  always @* begin
      machi <= _06_;
      macli <= _09_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$540 ) begin end
    _07_ = _14_;
    _10_ = _16_;
    casez (X_macop)
      5'b10010:
        begin
          _14_ = _18_;
          _16_ = _19_;
          casez (v)
            1'b1:
              begin
                _18_ = _20_;
                _19_ = _21_;
                casez (_30_)
                  1'b1:
                      { _20_, _21_ } = { _35_, 32'b01111111111111111111111111111111 };
                  default:
                      { _20_, _21_ } = { _36_, 32'b10000000000000000000000000000000 };
                endcase
              end
            default:
                { _18_, _19_ } = { machi, macli };
          endcase
        end
      5'b10111:
        begin
          _14_ = _22_;
          _16_ = _23_;
          casez (v)
            1'b1:
              begin
                _22_ = _24_;
                _23_ = _25_;
                casez (_31_)
                  1'b1:
                      { _24_, _25_ } = 64'b0000000000000000011111111111111111111111111111111111111111111111;
                  default:
                      { _24_, _25_ } = 64'b1111111111111111100000000000000000000000000000000000000000000000;
                endcase
              end
            default:
                { _22_, _23_ } = { machi, macli };
          endcase
        end
      default:
          { _14_, _16_ } = { machi, macli };
    endcase
  end
  always @* begin
      machj <= _07_;
      maclj <= _10_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$540 ) begin end
    { _05_, _08_ } = { machj, maclj };
  end
  always @(posedge clk) begin
      mach <= _05_;
      macl <= _08_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$540 ) begin end
    _11_ = _17_;
    casez (macop)
      5'b00010:
          _17_ = machi;
      5'b00011:
          _17_ = macli;
      default:
          _17_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
    endcase
  end
  always @* begin
      mluo[32:1] <= _11_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$540 ) begin end
    _00_ = M_macop;
    _01_ = X_macop;
    casez (X_macop)
      5'b01000:
          _01_ = 5'b10011;
      5'b01011:
          _01_ = 5'b10100;
      5'b01100:
          _01_ = 5'b10101;
      5'b01110:
          _01_ = 5'b10110;
      5'b01111:
          _01_ = 5'b10111;
      default:
          casez (M_long)
            1'b1:
                casez (mauo[0])
                  1'b1:
                      _01_ = M_macop;
                  default:
                      _01_ = 5'b00000;
                endcase
            default:
                casez (_40_)
                  1'b1:
                      _01_ = 5'b00000;
                  default:
                      _01_ = macop;
                endcase
          endcase
    endcase
    casez (_33_)
      1'b1:
          /* empty */;
      default:
          casez (mauo[1])
            1'b1:
                /* empty */;
            default:
                casez (E_long)
                  1'b1:
                    begin
                      casez (_34_)
                        1'b1:
                            _00_ = macop;
                        default:
                            _00_ = 5'b00000;
                      endcase
                      casez (rfuo[35])
                        1'b1:
                            casez (macop)
                              5'b10001:
                                  _00_ = 5'b10010;
                              5'b01110:
                                  _00_ = 5'b01111;
                              default:
                                  /* empty */;
                            endcase
                        default:
                            /* empty */;
                      endcase
                    end
                  default:
                      _00_ = 5'b00000;
                endcase
          endcase
    endcase
  end
  always @(posedge clk) begin
      M_macop <= _00_;
      X_macop <= _01_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$540 ) begin end
    _03_ = bufa;
    _04_ = bufb;
    casez (macop)
      5'b00100:
          _03_ = { 1'b0, rfuo[137:106] };
      5'b00101:
          _03_ = { 1'b0, rfuo[137:106] };
      5'b01001:
        begin
          _03_ = { 17'b00000000000000000, rfuo[121:106] };
          _04_ = { 1'b0, rfuo[105:74] };
        end
      5'b01010:
        begin
          _03_ = { rfuo[121], rfuo[121], rfuo[121], rfuo[121], rfuo[121], rfuo[121], rfuo[121], rfuo[121], rfuo[121], rfuo[121], rfuo[121], rfuo[121], rfuo[121], rfuo[121], rfuo[121], rfuo[121], rfuo[121], rfuo[121:106] };
          _04_ = { rfuo[89], rfuo[105:74] };
        end
      5'b01000:
        begin
          _03_ = { 1'b0, rfuo[137:106] };
          _04_ = { 1'b0, rfuo[105:74] };
        end
      5'b01011:
        begin
          _03_ = { rfuo[137], rfuo[137:106] };
          _04_ = { 1'b0, rfuo[105:74] };
        end
      5'b01100:
        begin
          _03_ = { 1'b0, rfuo[137:106] };
          _04_ = { 1'b0, rfuo[105:74] };
        end
      default:
          /* empty */;
    endcase
    casez (M_macop)
      5'b00110:
          _03_ = { 1'b0, mauo[65:34] };
      5'b00111:
          _03_ = { 1'b0, mauo[65:34] };
      5'b10000:
          _03_ = { mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49:34] };
      5'b10001:
          _04_ = { mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49:34] };
      5'b10010:
          _04_ = { mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49], mauo[49:34] };
      5'b01101:
          _03_ = { mauo[65], mauo[65:34] };
      5'b01110:
          _04_ = { 1'b0, mauo[65:34] };
      5'b01111:
          _04_ = { 1'b0, mauo[65:34] };
      default:
          /* empty */;
    endcase
    casez (X_macop)
      5'b01000:
          _04_ = { 1'b0, bufb[31:16], bufb[31:16] };
      5'b01011:
          _04_ = { bufb[31], bufb[31:16], bufb[31:16] };
      5'b01100:
          _04_ = { 1'b0, bufb[31:16], bufb[31:16] };
      5'b01110:
          _04_ = { bufb[31], bufb[31:16], bufb[31:16] };
      5'b01111:
          _04_ = { bufb[31], bufb[31:16], bufb[31:16] };
      default:
          /* empty */;
    endcase
  end
  always @(posedge clk) begin
      bufa <= _03_;
      bufb <= _04_;
  end
  assign mluo[0] = _39_;
endmodule

module rf(hldpc, clk, rst, stall, pc, regop, exuo, mauo, intr, inta, rfuo);
  reg \$auto$verilog_backend.cc:2097:dump_module$541  = 0;
  reg [3:0] _000_;
  reg [31:0] _001_;
  reg [31:0] _002_;
  reg [31:0] _003_;
  reg [31:0] _004_;
  reg [31:0] _005_;
  reg [31:0] _006_;
  reg [3:0] _007_;
  reg [31:0] _008_;
  reg [31:0] _009_;
  reg [3:0] _010_;
  reg [31:0] _011_;
  reg [31:0] _012_;
  reg [31:0] _013_;
  reg [31:0] _014_;
  reg [31:0] _015_;
  reg [31:0] _016_;
  reg [31:0] _017_;
  reg [31:0] _018_;
  reg [31:0] _019_;
  reg [31:0] _020_;
  reg [31:0] _021_;
  reg [31:0] _022_;
  reg [31:0] _023_;
  reg [31:0] _024_;
  reg [1:0] _025_;
  reg [7:0] _026_;
  reg [31:0] _027_;
  reg [31:0] _028_;
  reg [31:0] _029_;
  reg [3:0] _030_;
  reg [31:0] _031_;
  reg [31:0] _032_;
  reg [31:0] _033_;
  reg [31:0] _034_;
  reg [31:0] _035_;
  reg [31:0] _036_;
  reg [3:0] _037_;
  reg [31:0] _038_;
  reg [31:0] _039_;
  reg [3:0] _040_;
  reg [31:0] _041_;
  reg [31:0] _042_;
  reg [31:0] _043_;
  reg [31:0] _044_;
  reg [31:0] _045_;
  reg [31:0] _046_;
  reg [31:0] _047_;
  reg [31:0] _048_;
  reg [31:0] _049_;
  reg [31:0] _050_;
  reg _051_;
  reg [31:0] _052_;
  reg [3:0] _053_;
  reg [31:0] _054_;
  reg [31:0] _055_;
  reg [31:0] _056_;
  reg [31:0] _057_;
  reg [31:0] _058_;
  reg [31:0] _059_;
  reg [3:0] _060_;
  reg [31:0] _061_;
  reg [31:0] _062_;
  reg [3:0] _063_;
  reg [31:0] _064_;
  reg [31:0] _065_;
  reg [31:0] _066_;
  reg [31:0] _067_;
  reg [31:0] _068_;
  reg [31:0] _069_;
  reg [31:0] _070_;
  reg [31:0] _071_;
  reg [31:0] _072_;
  reg [31:0] _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire [31:0] _189_;
  wire [31:0] _190_;
  wire [31:0] _191_;
  wire [31:0] _192_;
  wire [31:0] _193_;
  wire [31:0] _194_;
  wire [31:0] _195_;
  reg [3:0] _196_;
  reg [31:0] _197_;
  reg [31:0] _198_;
  reg [31:0] _199_;
  reg [31:0] _200_;
  reg [31:0] _201_;
  reg [31:0] _202_;
  reg [3:0] _203_;
  reg [31:0] _204_;
  reg [31:0] _205_;
  reg [3:0] _206_;
  reg [31:0] _207_;
  reg [31:0] _208_;
  reg [31:0] _209_;
  reg [31:0] _210_;
  reg [31:0] _211_;
  reg [31:0] _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire [3:0] _220_;
  wire [31:0] _221_;
  input clk;
  wire clk;
  input [70:0] exuo;
  wire [70:0] exuo;
  reg [31:0] gbr;
  input hldpc;
  wire hldpc;
  input inta;
  wire inta;
  input [13:0] intr;
  wire [13:0] intr;
  input [65:0] mauo;
  wire [65:0] mauo;
  reg [31:0] npc;
  reg [31:0] other;
  output [31:0] pc;
  reg [31:0] pc;
  wire [31:0] pc2;
  reg [31:0] pr;
  input [45:0] regop;
  wire [45:0] regop;
  output [137:0] rfuo;
  reg [137:0] rfuo;
  input rst;
  wire rst;
  input stall;
  wire stall;
  reg [31:0] tmp;
  reg [31:0] vbr;
  reg [31:0] gpr [15:0];
  assign _195_ = gpr[regop[41:38]];
  assign _194_ = gpr[32'b00000000000000000000000000000000];
  assign _193_ = gpr[regop[41:38]];
  assign _192_ = gpr[32'b00000000000000000000000000000000];
  assign _191_ = gpr[regop[45:42]];
  assign _190_ = gpr[32'b00000000000000000000000000001111];
  assign _189_ = gpr[32'b00000000000000000000000000000000];
  \$and  _222_ (
    .A(_095_),
    .B(_213_),
    .Y(_074_)
  );
  defparam _222_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _222_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _222_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _222_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _222_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _223_ (
    .A(_097_),
    .B(_214_),
    .Y(_075_)
  );
  defparam _223_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _223_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _223_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _223_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _223_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _224_ (
    .A(_099_),
    .B(_215_),
    .Y(_076_)
  );
  defparam _224_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _224_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _224_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _224_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _224_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _225_ (
    .A(_110_),
    .B(_111_),
    .Y(_077_)
  );
  defparam _225_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _225_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _225_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _225_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _225_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _226_ (
    .A(_077_),
    .B(_112_),
    .Y(_078_)
  );
  defparam _226_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _226_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _226_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _226_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _226_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _227_ (
    .A(_130_),
    .B(_217_),
    .Y(_079_)
  );
  defparam _227_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _227_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _227_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _227_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _227_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _228_ (
    .A(_132_),
    .B(_218_),
    .Y(_080_)
  );
  defparam _228_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _228_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _228_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _228_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _228_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$and  _229_ (
    .A(_134_),
    .B(_219_),
    .Y(_081_)
  );
  defparam _229_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _229_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _229_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _229_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _229_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _230_ (
    .A(regop[19:18]),
    .B(2'b01),
    .Y(_082_)
  );
  defparam _230_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _230_.A_WIDTH = 32'b00000000000000000000000000000010;
  defparam _230_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _230_.B_WIDTH = 32'b00000000000000000000000000000010;
  defparam _230_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _231_ (
    .A(regop[7:4]),
    .B(regop[41:38]),
    .Y(_083_)
  );
  defparam _231_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _231_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _231_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _231_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _231_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _232_ (
    .A(regop[19:18]),
    .B(2'b11),
    .Y(_084_)
  );
  defparam _232_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _232_.A_WIDTH = 32'b00000000000000000000000000000010;
  defparam _232_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _232_.B_WIDTH = 32'b00000000000000000000000000000010;
  defparam _232_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _233_ (
    .A(regop[24:22]),
    .B(3'b011),
    .Y(_085_)
  );
  defparam _233_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _233_.A_WIDTH = 32'b00000000000000000000000000000011;
  defparam _233_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _233_.B_WIDTH = 32'b00000000000000000000000000000011;
  defparam _233_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _234_ (
    .A(regop[7:4]),
    .B(4'b0000),
    .Y(_086_)
  );
  defparam _234_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _234_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _234_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _234_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _234_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _235_ (
    .A(regop[17:16]),
    .B(2'b10),
    .Y(_087_)
  );
  defparam _235_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _235_.A_WIDTH = 32'b00000000000000000000000000000010;
  defparam _235_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _235_.B_WIDTH = 32'b00000000000000000000000000000010;
  defparam _235_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _236_ (
    .A(regop[7:4]),
    .B(4'b0000),
    .Y(_088_)
  );
  defparam _236_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _236_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _236_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _236_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _236_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _237_ (
    .A(regop[17:16]),
    .B(2'b01),
    .Y(_089_)
  );
  defparam _237_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _237_.A_WIDTH = 32'b00000000000000000000000000000010;
  defparam _237_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _237_.B_WIDTH = 32'b00000000000000000000000000000010;
  defparam _237_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _238_ (
    .A(regop[7:4]),
    .B(regop[41:38]),
    .Y(_090_)
  );
  defparam _238_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _238_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _238_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _238_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _238_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _239_ (
    .A(regop[17:16]),
    .B(2'b11),
    .Y(_091_)
  );
  defparam _239_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _239_.A_WIDTH = 32'b00000000000000000000000000000010;
  defparam _239_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _239_.B_WIDTH = 32'b00000000000000000000000000000010;
  defparam _239_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _240_ (
    .A(regop[24:22]),
    .B(3'b011),
    .Y(_092_)
  );
  defparam _240_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _240_.A_WIDTH = 32'b00000000000000000000000000000011;
  defparam _240_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _240_.B_WIDTH = 32'b00000000000000000000000000000011;
  defparam _240_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _241_ (
    .A(regop[7:4]),
    .B(4'b0000),
    .Y(_093_)
  );
  defparam _241_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _241_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _241_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _241_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _241_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _242_ (
    .A(regop[15:12]),
    .B(4'b0101),
    .Y(_094_)
  );
  defparam _242_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _242_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _242_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _242_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _242_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _243_ (
    .A(regop[7:4]),
    .B(4'b0000),
    .Y(_095_)
  );
  defparam _243_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _243_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _243_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _243_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _243_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _244_ (
    .A(regop[15:12]),
    .B(4'b1000),
    .Y(_096_)
  );
  defparam _244_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _244_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _244_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _244_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _244_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _245_ (
    .A(regop[7:4]),
    .B(regop[41:38]),
    .Y(_097_)
  );
  defparam _245_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _245_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _245_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _245_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _245_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _246_ (
    .A(regop[15:12]),
    .B(4'b0111),
    .Y(_098_)
  );
  defparam _246_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _246_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _246_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _246_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _246_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _247_ (
    .A(regop[7:4]),
    .B(regop[45:42]),
    .Y(_099_)
  );
  defparam _247_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _247_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _247_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _247_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _247_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _248_ (
    .A(regop[19:18]),
    .B(2'b11),
    .Y(_100_)
  );
  defparam _248_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _248_.A_WIDTH = 32'b00000000000000000000000000000010;
  defparam _248_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _248_.B_WIDTH = 32'b00000000000000000000000000000010;
  defparam _248_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _249_ (
    .A(regop[24:22]),
    .B(3'b010),
    .Y(_101_)
  );
  defparam _249_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _249_.A_WIDTH = 32'b00000000000000000000000000000011;
  defparam _249_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _249_.B_WIDTH = 32'b00000000000000000000000000000011;
  defparam _249_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _250_ (
    .A(regop[17:16]),
    .B(2'b11),
    .Y(_102_)
  );
  defparam _250_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _250_.A_WIDTH = 32'b00000000000000000000000000000010;
  defparam _250_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _250_.B_WIDTH = 32'b00000000000000000000000000000010;
  defparam _250_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _251_ (
    .A(regop[24:22]),
    .B(3'b010),
    .Y(_103_)
  );
  defparam _251_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _251_.A_WIDTH = 32'b00000000000000000000000000000011;
  defparam _251_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _251_.B_WIDTH = 32'b00000000000000000000000000000011;
  defparam _251_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _252_ (
    .A(regop[19:18]),
    .B(2'b11),
    .Y(_104_)
  );
  defparam _252_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _252_.A_WIDTH = 32'b00000000000000000000000000000010;
  defparam _252_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _252_.B_WIDTH = 32'b00000000000000000000000000000010;
  defparam _252_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _253_ (
    .A(regop[24:22]),
    .B(3'b101),
    .Y(_105_)
  );
  defparam _253_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _253_.A_WIDTH = 32'b00000000000000000000000000000011;
  defparam _253_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _253_.B_WIDTH = 32'b00000000000000000000000000000011;
  defparam _253_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _254_ (
    .A(regop[17:16]),
    .B(2'b11),
    .Y(_106_)
  );
  defparam _254_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _254_.A_WIDTH = 32'b00000000000000000000000000000010;
  defparam _254_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _254_.B_WIDTH = 32'b00000000000000000000000000000010;
  defparam _254_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _255_ (
    .A(regop[24:22]),
    .B(3'b101),
    .Y(_107_)
  );
  defparam _255_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _255_.A_WIDTH = 32'b00000000000000000000000000000011;
  defparam _255_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _255_.B_WIDTH = 32'b00000000000000000000000000000011;
  defparam _255_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _256_ (
    .A(regop[19:18]),
    .B(2'b11),
    .Y(_108_)
  );
  defparam _256_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _256_.A_WIDTH = 32'b00000000000000000000000000000010;
  defparam _256_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _256_.B_WIDTH = 32'b00000000000000000000000000000010;
  defparam _256_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _257_ (
    .A(regop[24:22]),
    .B(3'b001),
    .Y(_109_)
  );
  defparam _257_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _257_.A_WIDTH = 32'b00000000000000000000000000000011;
  defparam _257_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _257_.B_WIDTH = 32'b00000000000000000000000000000011;
  defparam _257_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _258_ (
    .A(regop[3:0]),
    .B(4'b0010),
    .Y(_110_)
  );
  defparam _258_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _258_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _258_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _258_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _258_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _259_ (
    .A(regop[19:18]),
    .B(2'b11),
    .Y(_111_)
  );
  defparam _259_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _259_.A_WIDTH = 32'b00000000000000000000000000000010;
  defparam _259_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _259_.B_WIDTH = 32'b00000000000000000000000000000010;
  defparam _259_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _260_ (
    .A(regop[24:22]),
    .B(3'b001),
    .Y(_112_)
  );
  defparam _260_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _260_.A_WIDTH = 32'b00000000000000000000000000000011;
  defparam _260_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _260_.B_WIDTH = 32'b00000000000000000000000000000011;
  defparam _260_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _261_ (
    .A(regop[3:0]),
    .B(4'b0010),
    .Y(_113_)
  );
  defparam _261_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _261_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _261_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _261_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _261_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _262_ (
    .A(regop[15:12]),
    .B(4'b0010),
    .Y(_114_)
  );
  defparam _262_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _262_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _262_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _262_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _262_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _263_ (
    .A(regop[15:12]),
    .B(4'b0011),
    .Y(_115_)
  );
  defparam _263_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _263_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _263_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _263_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _263_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _264_ (
    .A(regop[15:12]),
    .B(4'b1100),
    .Y(_116_)
  );
  defparam _264_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _264_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _264_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _264_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _264_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _265_ (
    .A(regop[15:12]),
    .B(4'b1101),
    .Y(_117_)
  );
  defparam _265_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _265_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _265_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _265_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _265_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _266_ (
    .A(regop[21:20]),
    .B(2'b11),
    .Y(_118_)
  );
  defparam _266_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _266_.A_WIDTH = 32'b00000000000000000000000000000010;
  defparam _266_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _266_.B_WIDTH = 32'b00000000000000000000000000000010;
  defparam _266_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _267_ (
    .A(regop[21:20]),
    .B(2'b01),
    .Y(_119_)
  );
  defparam _267_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _267_.A_WIDTH = 32'b00000000000000000000000000000010;
  defparam _267_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _267_.B_WIDTH = 32'b00000000000000000000000000000010;
  defparam _267_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _268_ (
    .A(regop[45:42]),
    .B(4'b0000),
    .Y(_120_)
  );
  defparam _268_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _268_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _268_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _268_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _268_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _269_ (
    .A(regop[19:18]),
    .B(2'b01),
    .Y(_121_)
  );
  defparam _269_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _269_.A_WIDTH = 32'b00000000000000000000000000000010;
  defparam _269_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _269_.B_WIDTH = 32'b00000000000000000000000000000010;
  defparam _269_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _270_ (
    .A(regop[41:38]),
    .B(4'b0000),
    .Y(_122_)
  );
  defparam _270_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _270_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _270_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _270_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _270_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _271_ (
    .A(regop[19:18]),
    .B(2'b11),
    .Y(_123_)
  );
  defparam _271_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _271_.A_WIDTH = 32'b00000000000000000000000000000010;
  defparam _271_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _271_.B_WIDTH = 32'b00000000000000000000000000000010;
  defparam _271_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _272_ (
    .A(regop[24:22]),
    .B(3'b011),
    .Y(_124_)
  );
  defparam _272_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _272_.A_WIDTH = 32'b00000000000000000000000000000011;
  defparam _272_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _272_.B_WIDTH = 32'b00000000000000000000000000000011;
  defparam _272_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _273_ (
    .A(regop[17:16]),
    .B(2'b10),
    .Y(_125_)
  );
  defparam _273_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _273_.A_WIDTH = 32'b00000000000000000000000000000010;
  defparam _273_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _273_.B_WIDTH = 32'b00000000000000000000000000000010;
  defparam _273_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _274_ (
    .A(regop[17:16]),
    .B(2'b01),
    .Y(_126_)
  );
  defparam _274_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _274_.A_WIDTH = 32'b00000000000000000000000000000010;
  defparam _274_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _274_.B_WIDTH = 32'b00000000000000000000000000000010;
  defparam _274_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _275_ (
    .A(regop[41:38]),
    .B(4'b0000),
    .Y(_127_)
  );
  defparam _275_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _275_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _275_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _275_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _275_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _276_ (
    .A(regop[17:16]),
    .B(2'b11),
    .Y(_128_)
  );
  defparam _276_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _276_.A_WIDTH = 32'b00000000000000000000000000000010;
  defparam _276_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _276_.B_WIDTH = 32'b00000000000000000000000000000010;
  defparam _276_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _277_ (
    .A(regop[24:22]),
    .B(3'b011),
    .Y(_129_)
  );
  defparam _277_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _277_.A_WIDTH = 32'b00000000000000000000000000000011;
  defparam _277_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _277_.B_WIDTH = 32'b00000000000000000000000000000011;
  defparam _277_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _278_ (
    .A(regop[15:12]),
    .B(4'b0101),
    .Y(_130_)
  );
  defparam _278_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _278_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _278_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _278_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _278_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _279_ (
    .A(regop[15:12]),
    .B(4'b0111),
    .Y(_131_)
  );
  defparam _279_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _279_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _279_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _279_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _279_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _280_ (
    .A(regop[45:42]),
    .B(4'b0000),
    .Y(_132_)
  );
  defparam _280_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _280_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _280_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _280_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _280_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _281_ (
    .A(regop[15:12]),
    .B(4'b1000),
    .Y(_133_)
  );
  defparam _281_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _281_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _281_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _281_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _281_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _282_ (
    .A(regop[41:38]),
    .B(4'b0000),
    .Y(_134_)
  );
  defparam _282_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _282_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _282_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _282_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _282_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _283_ (
    .A(regop[21:20]),
    .B(2'b11),
    .Y(_135_)
  );
  defparam _283_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _283_.A_WIDTH = 32'b00000000000000000000000000000010;
  defparam _283_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _283_.B_WIDTH = 32'b00000000000000000000000000000010;
  defparam _283_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _284_ (
    .A(regop[7:4]),
    .B(4'b0000),
    .Y(_136_)
  );
  defparam _284_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _284_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _284_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _284_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _284_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _285_ (
    .A(regop[21:20]),
    .B(2'b01),
    .Y(_137_)
  );
  defparam _285_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _285_.A_WIDTH = 32'b00000000000000000000000000000010;
  defparam _285_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _285_.B_WIDTH = 32'b00000000000000000000000000000010;
  defparam _285_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$eq  _286_ (
    .A(regop[7:4]),
    .B(regop[45:42]),
    .Y(_138_)
  );
  defparam _286_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _286_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _286_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _286_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _286_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_and  _287_ (
    .A(_082_),
    .B(_083_),
    .Y(_139_)
  );
  defparam _287_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _287_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _287_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _287_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _287_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_and  _288_ (
    .A(_084_),
    .B(_085_),
    .Y(_140_)
  );
  defparam _288_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _288_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _288_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _288_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _288_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_and  _289_ (
    .A(_140_),
    .B(_086_),
    .Y(_141_)
  );
  defparam _289_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _289_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _289_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _289_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _289_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_and  _290_ (
    .A(_087_),
    .B(_088_),
    .Y(_142_)
  );
  defparam _290_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _290_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _290_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _290_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _290_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_and  _291_ (
    .A(_089_),
    .B(_090_),
    .Y(_143_)
  );
  defparam _291_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _291_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _291_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _291_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _291_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_and  _292_ (
    .A(_091_),
    .B(_092_),
    .Y(_144_)
  );
  defparam _292_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _292_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _292_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _292_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _292_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_and  _293_ (
    .A(_144_),
    .B(_093_),
    .Y(_145_)
  );
  defparam _293_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _293_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _293_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _293_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _293_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_and  _294_ (
    .A(_094_),
    .B(_074_),
    .Y(_146_)
  );
  defparam _294_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _294_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _294_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _294_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _294_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_and  _295_ (
    .A(_096_),
    .B(_075_),
    .Y(_147_)
  );
  defparam _295_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _295_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _295_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _295_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _295_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_and  _296_ (
    .A(_098_),
    .B(_076_),
    .Y(_148_)
  );
  defparam _296_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _296_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _296_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _296_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _296_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_and  _297_ (
    .A(_100_),
    .B(_101_),
    .Y(_149_)
  );
  defparam _297_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _297_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _297_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _297_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _297_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_and  _298_ (
    .A(_102_),
    .B(_103_),
    .Y(_150_)
  );
  defparam _298_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _298_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _298_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _298_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _298_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_and  _299_ (
    .A(_104_),
    .B(_105_),
    .Y(_151_)
  );
  defparam _299_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _299_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _299_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _299_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _299_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_and  _300_ (
    .A(_106_),
    .B(_107_),
    .Y(_152_)
  );
  defparam _300_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _300_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _300_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _300_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _300_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_and  _301_ (
    .A(_108_),
    .B(_109_),
    .Y(_153_)
  );
  defparam _301_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _301_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _301_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _301_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _301_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_and  _302_ (
    .A(_164_),
    .B(_170_),
    .Y(_154_)
  );
  defparam _302_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _302_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _302_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _302_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _302_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_and  _303_ (
    .A(_119_),
    .B(_120_),
    .Y(_155_)
  );
  defparam _303_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _303_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _303_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _303_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _303_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_and  _304_ (
    .A(_121_),
    .B(_122_),
    .Y(_156_)
  );
  defparam _304_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _304_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _304_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _304_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _304_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_and  _305_ (
    .A(_123_),
    .B(_124_),
    .Y(_157_)
  );
  defparam _305_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _305_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _305_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _305_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _305_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_and  _306_ (
    .A(_126_),
    .B(_127_),
    .Y(_158_)
  );
  defparam _306_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _306_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _306_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _306_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _306_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_and  _307_ (
    .A(_128_),
    .B(_129_),
    .Y(_159_)
  );
  defparam _307_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _307_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _307_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _307_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _307_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_and  _308_ (
    .A(_131_),
    .B(_080_),
    .Y(_160_)
  );
  defparam _308_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _308_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _308_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _308_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _308_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_and  _309_ (
    .A(_133_),
    .B(_081_),
    .Y(_161_)
  );
  defparam _309_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _309_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _309_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _309_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _309_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_and  _310_ (
    .A(_135_),
    .B(_136_),
    .Y(_162_)
  );
  defparam _310_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _310_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _310_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _310_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _310_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_and  _311_ (
    .A(_137_),
    .B(_138_),
    .Y(_163_)
  );
  defparam _311_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _311_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _311_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _311_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _311_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_not  _312_ (
    .A(stall),
    .Y(_164_)
  );
  defparam _312_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _312_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _312_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_not  _313_ (
    .A(hldpc),
    .Y(_165_)
  );
  defparam _313_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _313_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _313_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_or  _314_ (
    .A(_149_),
    .B(_150_),
    .Y(_166_)
  );
  defparam _314_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _314_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _314_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _314_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _314_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_or  _315_ (
    .A(_151_),
    .B(_152_),
    .Y(_167_)
  );
  defparam _315_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _315_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _315_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _315_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _315_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_or  _316_ (
    .A(_114_),
    .B(_115_),
    .Y(_168_)
  );
  defparam _316_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _316_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _316_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _316_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _316_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_or  _317_ (
    .A(_168_),
    .B(_116_),
    .Y(_169_)
  );
  defparam _317_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _317_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _317_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _317_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _317_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_or  _318_ (
    .A(_169_),
    .B(_117_),
    .Y(_170_)
  );
  defparam _318_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _318_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _318_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _318_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _318_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_or  _319_ (
    .A(_118_),
    .B(_155_),
    .Y(_171_)
  );
  defparam _319_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _319_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _319_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _319_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _319_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_or  _320_ (
    .A(_171_),
    .B(_156_),
    .Y(_172_)
  );
  defparam _320_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _320_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _320_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _320_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _320_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_or  _321_ (
    .A(_172_),
    .B(_157_),
    .Y(_173_)
  );
  defparam _321_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _321_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _321_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _321_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _321_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_or  _322_ (
    .A(_173_),
    .B(_125_),
    .Y(_174_)
  );
  defparam _322_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _322_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _322_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _322_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _322_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_or  _323_ (
    .A(_174_),
    .B(_158_),
    .Y(_175_)
  );
  defparam _323_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _323_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _323_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _323_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _323_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_or  _324_ (
    .A(_175_),
    .B(_159_),
    .Y(_176_)
  );
  defparam _324_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _324_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _324_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _324_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _324_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_or  _325_ (
    .A(_176_),
    .B(_079_),
    .Y(_177_)
  );
  defparam _325_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _325_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _325_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _325_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _325_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_or  _326_ (
    .A(_177_),
    .B(_160_),
    .Y(_178_)
  );
  defparam _326_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _326_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _326_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _326_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _326_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_or  _327_ (
    .A(_178_),
    .B(_161_),
    .Y(_179_)
  );
  defparam _327_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _327_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _327_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _327_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _327_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_or  _328_ (
    .A(_188_),
    .B(_147_),
    .Y(_180_)
  );
  defparam _328_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _328_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _328_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _328_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _328_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_or  _329_ (
    .A(_180_),
    .B(_148_),
    .Y(_181_)
  );
  defparam _329_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _329_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _329_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _329_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _329_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_or  _330_ (
    .A(_162_),
    .B(_163_),
    .Y(_182_)
  );
  defparam _330_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _330_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _330_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _330_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _330_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_or  _331_ (
    .A(_182_),
    .B(_139_),
    .Y(_183_)
  );
  defparam _331_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _331_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _331_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _331_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _331_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_or  _332_ (
    .A(_183_),
    .B(_141_),
    .Y(_184_)
  );
  defparam _332_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _332_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _332_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _332_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _332_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_or  _333_ (
    .A(_184_),
    .B(_142_),
    .Y(_185_)
  );
  defparam _333_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _333_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _333_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _333_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _333_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_or  _334_ (
    .A(_185_),
    .B(_143_),
    .Y(_186_)
  );
  defparam _334_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _334_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _334_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _334_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _334_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_or  _335_ (
    .A(_186_),
    .B(_145_),
    .Y(_187_)
  );
  defparam _335_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _335_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _335_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _335_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _335_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$logic_or  _336_ (
    .A(_187_),
    .B(_146_),
    .Y(_188_)
  );
  defparam _336_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _336_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _336_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _336_.B_WIDTH = 32'b00000000000000000000000000000001;
  defparam _336_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _344_ (
    .A(mauo[0]),
    .Y(_213_)
  );
  defparam _344_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _344_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _344_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _345_ (
    .A(mauo[0]),
    .Y(_214_)
  );
  defparam _345_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _345_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _345_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _346_ (
    .A(mauo[0]),
    .Y(_215_)
  );
  defparam _346_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _346_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _346_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _347_ (
    .A(stall),
    .Y(_216_)
  );
  defparam _347_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _347_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _347_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _348_ (
    .A(mauo[0]),
    .Y(_217_)
  );
  defparam _348_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _348_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _348_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _349_ (
    .A(mauo[0]),
    .Y(_218_)
  );
  defparam _349_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _349_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _349_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$not  _350_ (
    .A(mauo[0]),
    .Y(_219_)
  );
  defparam _350_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _350_.A_WIDTH = 32'b00000000000000000000000000000001;
  defparam _350_.Y_WIDTH = 32'b00000000000000000000000000000001;
  \$or  _351_ (
    .A(intr[11:8]),
    .B({ intr[12], intr[12], intr[12], intr[12] }),
    .Y(_220_)
  );
  defparam _351_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _351_.A_WIDTH = 32'b00000000000000000000000000000100;
  defparam _351_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _351_.B_WIDTH = 32'b00000000000000000000000000000100;
  defparam _351_.Y_WIDTH = 32'b00000000000000000000000000000100;
  \$or  _352_ (
    .A({ 22'b0000000000000000000000, intr[7:0], 2'b00 }),
    .B({ regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37:25] }),
    .Y(_221_)
  );
  defparam _352_.A_SIGNED = 32'b00000000000000000000000000000000;
  defparam _352_.A_WIDTH = 32'b00000000000000000000000000100000;
  defparam _352_.B_SIGNED = 32'b00000000000000000000000000000000;
  defparam _352_.B_WIDTH = 32'b00000000000000000000000000100000;
  defparam _352_.Y_WIDTH = 32'b00000000000000000000000000100000;
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$541 ) begin end
    _024_ = pc2;
    _018_ = _047_;
    casez (_113_)
      1'b1:
        begin
          _047_ = _070_;
          casez (mauo[0])
            1'b1:
                _070_ = mauo[65:34];
            default:
                _070_ = pc;
          endcase
        end
      default:
        begin
          _047_ = _072_;
          casez (_154_)
            1'b1:
                _072_ = exuo[38:7];
            default:
              begin
                _072_ = _073_;
                casez (_165_)
                  1'b1:
                      _073_ = pc2;
                  default:
                      _073_ = pc;
                endcase
              end
          endcase
        end
    endcase
  end
  always @* begin
      rfuo[31:0] <= _024_;
      npc <= _018_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$541 ) begin end
    _026_ = rfuo[41:34];
    _020_ = pc;
    _017_ = gbr;
    _029_ = vbr;
    _021_ = pr;
    _028_ = tmp;
    _000_ = _030_;
    _001_ = _031_;
    _002_ = _032_;
    _003_ = _033_;
    _004_ = _034_;
    _005_ = _035_;
    _006_ = _036_;
    _007_ = _037_;
    _008_ = _038_;
    _009_ = _039_;
    _010_ = _040_;
    _011_ = _041_;
    _012_ = _042_;
    _013_ = _043_;
    _014_ = _044_;
    _015_ = _045_;
    _016_ = _046_;
    casez (rst)
      1'b1:
        begin
          _026_[5:2] = 4'b1111;
          _029_ = 32'b00000000000000000000000000000000;
          _028_ = 32'b00000000000000000000000000000000;
          _020_ = 32'b00000000000000000000000000000000;
        end
      default:
          _020_ = npc;
    endcase
    casez (mauo[0])
      1'b1:
        begin
          _030_ = _053_;
          _031_ = _054_;
          _032_ = _055_;
          _033_ = _056_;
          _034_ = _057_;
          _035_ = _058_;
          _036_ = _059_;
          casez (regop[3:0])
            4'b0110:
              begin
                _056_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _057_ = 32'b00000000000000000000000000000000;
                _058_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _059_ = 32'b00000000000000000000000000000000;
                _053_ = regop[7:4];
                _054_ = mauo[65:34];
                _055_ = 32'b11111111111111111111111111111111;
              end
            4'b0100:
              begin
                _053_ = 4'bxxxx;
                _054_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _055_ = 32'b00000000000000000000000000000000;
                _058_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _059_ = 32'b00000000000000000000000000000000;
                _056_ = mauo[65:34];
                _057_ = 32'b11111111111111111111111111111111;
              end
            4'b0101:
              begin
                _053_ = 4'bxxxx;
                _054_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _055_ = 32'b00000000000000000000000000000000;
                _056_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _057_ = 32'b00000000000000000000000000000000;
                _058_ = mauo[65:34];
                _059_ = 32'b11111111111111111111111111111111;
              end
            4'b0001:
              begin
                _053_ = 4'bxxxx;
                _054_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _055_ = 32'b00000000000000000000000000000000;
                _056_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _057_ = 32'b00000000000000000000000000000000;
                _058_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _059_ = 32'b00000000000000000000000000000000;
                _017_ = mauo[65:34];
              end
            4'b1000:
              begin
                _053_ = 4'bxxxx;
                _054_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _055_ = 32'b00000000000000000000000000000000;
                _056_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _057_ = 32'b00000000000000000000000000000000;
                _058_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _059_ = 32'b00000000000000000000000000000000;
                _029_ = mauo[65:34];
              end
            4'b0011:
              begin
                _053_ = 4'bxxxx;
                _054_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _055_ = 32'b00000000000000000000000000000000;
                _056_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _057_ = 32'b00000000000000000000000000000000;
                _058_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _059_ = 32'b00000000000000000000000000000000;
                _021_ = mauo[65:34];
              end
            4'b0111:
              begin
                _053_ = 4'bxxxx;
                _054_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _055_ = 32'b00000000000000000000000000000000;
                _056_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _057_ = 32'b00000000000000000000000000000000;
                _058_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _059_ = 32'b00000000000000000000000000000000;
                _026_[7] = mauo[43];
                _026_[6] = mauo[42];
                _026_[5:2] = mauo[41:38];
                _026_[1] = mauo[35];
                _026_[0] = mauo[34];
              end
            default:
              begin
                _053_ = 4'bxxxx;
                _054_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _055_ = 32'b00000000000000000000000000000000;
                _056_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _057_ = 32'b00000000000000000000000000000000;
                _058_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _059_ = 32'b00000000000000000000000000000000;
              end
          endcase
        end
      default:
        begin
          _030_ = 4'bxxxx;
          _031_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
          _032_ = 32'b00000000000000000000000000000000;
          _033_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
          _034_ = 32'b00000000000000000000000000000000;
          _035_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
          _036_ = 32'b00000000000000000000000000000000;
        end
    endcase
    casez (_216_)
      1'b1:
        begin
          _037_ = _060_;
          _038_ = _061_;
          _039_ = _062_;
          _040_ = _063_;
          _041_ = _064_;
          _042_ = _065_;
          _043_ = _066_;
          _044_ = _067_;
          _045_ = _068_;
          _046_ = _069_;
          casez (regop[15:12])
            4'b0111:
              begin
                _063_ = 4'bxxxx;
                _064_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _065_ = 32'b00000000000000000000000000000000;
                _066_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _067_ = 32'b00000000000000000000000000000000;
                _068_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _069_ = 32'b00000000000000000000000000000000;
                _060_ = regop[45:42];
                _061_ = exuo[70:39];
                _062_ = 32'b11111111111111111111111111111111;
              end
            4'b1000:
              begin
                _060_ = 4'bxxxx;
                _061_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _062_ = 32'b00000000000000000000000000000000;
                _066_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _067_ = 32'b00000000000000000000000000000000;
                _068_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _069_ = 32'b00000000000000000000000000000000;
                _063_ = regop[41:38];
                _064_ = exuo[70:39];
                _065_ = 32'b11111111111111111111111111111111;
              end
            4'b0101:
              begin
                _060_ = 4'bxxxx;
                _061_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _062_ = 32'b00000000000000000000000000000000;
                _063_ = 4'bxxxx;
                _064_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _065_ = 32'b00000000000000000000000000000000;
                _068_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _069_ = 32'b00000000000000000000000000000000;
                _066_ = exuo[70:39];
                _067_ = 32'b11111111111111111111111111111111;
              end
            4'b0110:
              begin
                _060_ = 4'bxxxx;
                _061_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _062_ = 32'b00000000000000000000000000000000;
                _063_ = 4'bxxxx;
                _064_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _065_ = 32'b00000000000000000000000000000000;
                _066_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _067_ = 32'b00000000000000000000000000000000;
                _068_ = exuo[70:39];
                _069_ = 32'b11111111111111111111111111111111;
              end
            4'b0001:
              begin
                _060_ = 4'bxxxx;
                _061_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _062_ = 32'b00000000000000000000000000000000;
                _063_ = 4'bxxxx;
                _064_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _065_ = 32'b00000000000000000000000000000000;
                _066_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _067_ = 32'b00000000000000000000000000000000;
                _068_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _069_ = 32'b00000000000000000000000000000000;
                _017_ = exuo[70:39];
              end
            4'b1010:
              begin
                _060_ = 4'bxxxx;
                _061_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _062_ = 32'b00000000000000000000000000000000;
                _063_ = 4'bxxxx;
                _064_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _065_ = 32'b00000000000000000000000000000000;
                _066_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _067_ = 32'b00000000000000000000000000000000;
                _068_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _069_ = 32'b00000000000000000000000000000000;
                _029_ = exuo[70:39];
              end
            4'b0011:
              begin
                _060_ = 4'bxxxx;
                _061_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _062_ = 32'b00000000000000000000000000000000;
                _063_ = 4'bxxxx;
                _064_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _065_ = 32'b00000000000000000000000000000000;
                _066_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _067_ = 32'b00000000000000000000000000000000;
                _068_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _069_ = 32'b00000000000000000000000000000000;
                _021_ = pc2;
              end
            4'b0100:
              begin
                _060_ = 4'bxxxx;
                _061_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _062_ = 32'b00000000000000000000000000000000;
                _063_ = 4'bxxxx;
                _064_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _065_ = 32'b00000000000000000000000000000000;
                _066_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _067_ = 32'b00000000000000000000000000000000;
                _068_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _069_ = 32'b00000000000000000000000000000000;
                _021_ = exuo[70:39];
              end
            4'b1001:
              begin
                _060_ = 4'bxxxx;
                _061_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _062_ = 32'b00000000000000000000000000000000;
                _063_ = 4'bxxxx;
                _064_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _065_ = 32'b00000000000000000000000000000000;
                _066_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _067_ = 32'b00000000000000000000000000000000;
                _068_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _069_ = 32'b00000000000000000000000000000000;
                _026_[7] = exuo[48];
                _026_[6] = exuo[47];
                _026_[5:2] = exuo[46:43];
                _026_[1] = exuo[40];
                _026_[0] = exuo[39];
              end
            4'b1100:
              begin
                _060_ = 4'bxxxx;
                _061_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _062_ = 32'b00000000000000000000000000000000;
                _063_ = 4'bxxxx;
                _064_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _065_ = 32'b00000000000000000000000000000000;
                _066_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _067_ = 32'b00000000000000000000000000000000;
                _068_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _069_ = 32'b00000000000000000000000000000000;
                _028_ = 32'b00000000000000000000000000010000;
              end
            4'b1101:
              begin
                _060_ = 4'bxxxx;
                _061_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _062_ = 32'b00000000000000000000000000000000;
                _063_ = 4'bxxxx;
                _064_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _065_ = 32'b00000000000000000000000000000000;
                _066_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _067_ = 32'b00000000000000000000000000000000;
                _068_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _069_ = 32'b00000000000000000000000000000000;
                _028_ = 32'b00000000000000000000000000011000;
              end
            4'b1011:
              begin
                _060_ = 4'bxxxx;
                _061_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _062_ = 32'b00000000000000000000000000000000;
                _063_ = 4'bxxxx;
                _064_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _065_ = 32'b00000000000000000000000000000000;
                _066_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _067_ = 32'b00000000000000000000000000000000;
                _068_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _069_ = 32'b00000000000000000000000000000000;
                _028_ = exuo[70:39];
              end
            default:
              begin
                _060_ = 4'bxxxx;
                _061_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _062_ = 32'b00000000000000000000000000000000;
                _063_ = 4'bxxxx;
                _064_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _065_ = 32'b00000000000000000000000000000000;
                _066_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _067_ = 32'b00000000000000000000000000000000;
                _068_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                _069_ = 32'b00000000000000000000000000000000;
              end
          endcase
          casez (exuo[5])
            1'b1:
                _026_[0] = exuo[6];
            default:
                /* empty */;
          endcase
          casez (exuo[3])
            1'b1:
                _026_[6] = exuo[4];
            default:
                /* empty */;
          endcase
          casez (exuo[1])
            1'b1:
                _026_[7] = exuo[2];
            default:
                /* empty */;
          endcase
        end
      default:
        begin
          _037_ = 4'bxxxx;
          _038_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
          _039_ = 32'b00000000000000000000000000000000;
          _040_ = 4'bxxxx;
          _041_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
          _042_ = 32'b00000000000000000000000000000000;
          _043_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
          _044_ = 32'b00000000000000000000000000000000;
          _045_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
          _046_ = 32'b00000000000000000000000000000000;
        end
    endcase
    casez (inta)
      1'b1:
          _026_[5:2] = _220_;
      default:
          /* empty */;
    endcase
  end
  always @(posedge clk) begin
      rfuo[41:34] <= _026_;
      pc <= _020_;
      gbr <= _017_;
      vbr <= _029_;
      pr <= _021_;
      tmp <= _028_;
      _196_ <= _000_;
      _197_ <= _001_;
      _198_ <= _002_;
      _199_ <= _003_;
      _200_ <= _004_;
      _201_ <= _005_;
      _202_ <= _006_;
      _203_ <= _007_;
      _204_ <= _008_;
      _205_ <= _009_;
      _206_ <= _010_;
      _207_ <= _011_;
      _208_ <= _012_;
      _209_ <= _013_;
      _210_ <= _014_;
      _211_ <= _015_;
      _212_ <= _016_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$541 ) begin end
    _019_ = _048_;
    casez (regop[24:22])
      3'b001:
          _048_ = pc;
      3'b011:
          _048_ = _189_;
      3'b100:
          _048_ = _190_;
      3'b101:
          _048_ = { 22'b0000000000000000000000, rfuo[41:36], 2'b00, rfuo[35:34] };
      3'b010:
          _048_ = pr;
      3'b000:
          _048_ = gbr;
      3'b110:
          _048_ = vbr;
      3'b111:
          _048_ = tmp;
      default:
          _048_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
    endcase
  end
  always @* begin
      other <= _019_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$541 ) begin end
    _023_ = _050_;
    casez (regop[21:20])
      2'b10:
          _050_ = { regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37:25] };
      2'b01:
          _050_ = _191_;
      2'b11:
          _050_ = _192_;
      2'b00:
        begin
          _050_ = _071_;
          casez (intr[13])
            1'b1:
                _071_ = _221_;
            default:
                _071_ = tmp;
          endcase
        end
      default:
          _050_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
    endcase
  end
  always @* begin
      rfuo[137:106] <= _023_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$541 ) begin end
    _022_ = _049_;
    casez (regop[19:18])
      2'b10:
          _049_ = { regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37], regop[37:25] };
      2'b01:
          _049_ = _193_;
      2'b11:
          _049_ = other;
      default:
          _049_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
    endcase
  end
  always @* begin
      rfuo[105:74] <= _022_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$541 ) begin end
    _027_ = _052_;
    casez (regop[17:16])
      2'b10:
          _052_ = _194_;
      2'b01:
          _052_ = _195_;
      2'b11:
          _052_ = other;
      default:
          _052_ = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
    endcase
  end
  always @* begin
      rfuo[73:42] <= _027_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$541 ) begin end
    _025_[1] = _051_;
    _025_[0] = _078_;
    casez (regop[3:0])
      4'b0100:
          _051_ = _179_;
      4'b0110:
          _051_ = _181_;
      4'b0011:
          _051_ = _166_;
      4'b0111:
          _051_ = _167_;
      4'b0010:
          _051_ = _153_;
      default:
          _051_ = 1'b0;
    endcase
  end
  always @* begin
      rfuo[33:32] <= _025_;
  end
endmodule
