Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_delay_line_behav xil_defaultlib.tb_delay_line xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'register' does not have a parameter named DELAY [C:/VivadoProjects/lab2_cw2/lab2_cw2.srcs/sources_1/new/delay_line.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register(N=4'b011)
Compiling module xil_defaultlib.delay_line(N=4'b011,DELAY=4'b010...
Compiling module xil_defaultlib.tb_delay_line
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_delay_line_behav
