-- generated by newgenasym Thu Jun 10 16:50:50 2010

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity pm_ntgs4111pt1g is
    port (    
	D1:        INOUT  STD_LOGIC;    
	D2:        INOUT  STD_LOGIC;    
	D3:        INOUT  STD_LOGIC;    
	D4:        INOUT  STD_LOGIC;    
	G:         INOUT  STD_LOGIC;    
	S:         INOUT  STD_LOGIC);
end pm_ntgs4111pt1g;
