<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>CTIDEVID</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">CTIDEVID, CTI Device ID register 0</h1><p>The CTIDEVID characteristics are:</p><h2>Purpose</h2>
        <p>Describes the CTI component to the debugger.</p>
      <h2>Configuration</h2><p>CTIDEVID is in the Debug power domain.
        </p><h2>Attributes</h2>
            <p>CTIDEVID is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The CTIDEVID bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="6"><a href="#0_31">RES0</a></td><td class="lr" colspan="2"><a href="#INOUT_25">INOUT</a></td><td class="lr" colspan="2"><a href="#0_23">RES0</a></td><td class="lr" colspan="6"><a href="#NUMCHAN_21">NUMCHAN</a></td><td class="lr" colspan="2"><a href="#0_15">RES0</a></td><td class="lr" colspan="6"><a href="#NUMTRIG_13">NUMTRIG</a></td><td class="lr" colspan="3"><a href="#0_7">RES0</a></td><td class="lr" colspan="5"><a href="#EXTMUXNUM_4">EXTMUXNUM</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="0_31">
                Bits [31:26]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="INOUT_25">INOUT, bits [25:24]
                  </h4>
          
  <p>Input/output options. Indicates presence of the input gate. If the CTM is not implemented or CTIv2 is not implemented, this field is RAZ.</p>

          <table class="valuetable"><tr><th>INOUT</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p><a href="ext-ctigate.html">CTIGATE</a> does not mask propagation of input events from external channels.</p>
</td></tr><tr><td class="bitfield">0b01</td><td>
  <p><a href="ext-ctigate.html">CTIGATE</a> masks propagation of input events from external channels.</p>
</td></tr></table>
            
  <p>All other values are reserved.</p>

          <h4 id="0_23">
                Bits [23:22]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="NUMCHAN_21">NUMCHAN, bits [21:16]
                  </h4>
          
  <p>Number of ECT channels implemented. <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>. For Armv8, valid values are:</p>

          <table class="valuetable"><tr><th>NUMCHAN</th><th>Meaning</th></tr><tr><td class="bitfield">0b000011</td><td>
  <p>3 channels (0..2) implemented.</p>
</td></tr><tr><td class="bitfield">0b000100</td><td>
  <p>4 channels (0..3) implemented.</p>
</td></tr><tr><td class="bitfield">0b000101</td><td>
  <p>5 channels (0..4) implemented.</p>
</td></tr><tr><td class="bitfield">0b000110</td><td>
  <p>6 channels (0..5) implemented.</p>
</td></tr></table>
            
  <p>and so on up to <span class="binarynumber">0b100000</span>, 32 channels (0..31) implemented.</p>
<p>All other values are reserved.</p>

          <h4 id="0_15">
                Bits [15:14]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="NUMTRIG_13">NUMTRIG, bits [13:8]
                  </h4>
          
  <p>Number of triggers implemented. <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>. This is one more than the index of the largest trigger, rather than the actual number of triggers.</p>
<p>For Armv8, valid values are:</p>

          <table class="valuetable"><tr><th>NUMTRIG</th><th>Meaning</th></tr><tr><td class="bitfield">0b000011</td><td>
  <p>Up to 3 triggers (0..2) implemented.</p>
</td></tr><tr><td class="bitfield">0b001000</td><td>
  <p>Up to 8 triggers (0..7) implemented.</p>
</td></tr><tr><td class="bitfield">0b001001</td><td>
  <p>Up to 9 triggers (0..8) implemented.</p>
</td></tr><tr><td class="bitfield">0b001010</td><td>
  <p>Up to 10 triggers (0..9) implemented.</p>
</td></tr></table>
            
  <p>and so on up to <span class="binarynumber">0b100000</span>, 32 triggers (0..31) implemented.</p>
<p>All other values are reserved. If the PE contains a Trace extension, this field must be at least <span class="binarynumber">0b001000</span>. There is no guarantee that any of the implemented triggers, including the highest numbered, are connected to any components.</p>

          <h4 id="0_7">
                Bits [7:5]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="EXTMUXNUM_4">EXTMUXNUM, bits [4:0]
                  </h4>
          
  <p>Number of multiplexors available on triggers. This value is used in conjunction with External Control register, <a href="ext-asicctl.html">ASICCTL</a>.</p>

          
            
  

          <div class="text_after_fields">
    
  

    </div><h2>Accessing the CTIDEVID</h2><h4>CTIDEVID can be accessed through the external debug interface:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>CTI</td><td><span class="hexnumber">0xFC8</span></td><td>CTIDEVID</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
