
---------- Begin Simulation Statistics ----------
final_tick                               1920143532735                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 462720                       # Simulator instruction rate (inst/s)
host_mem_usage                                8929880                       # Number of bytes of host memory used
host_op_rate                                   968787                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4282.57                       # Real time elapsed on the host
host_tick_rate                              448362524                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1981628766                       # Number of instructions simulated
sim_ops                                    4148898758                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.920144                       # Number of seconds simulated
sim_ticks                                1920143532735                       # Number of ticks simulated
system.cpu0.Branches                        100005070                       # Number of branches fetched
system.cpu0.committedInsts                 1000000001                       # Number of instructions committed
system.cpu0.committedOps                   1900003052                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  399992433                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       195621                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  199997894                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1300001549                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      5766196795                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                5766196795                       # Number of busy cycles
system.cpu0.num_cc_register_reads           500025690                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          600000804                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts    100002724                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  5835                       # Number of float alu accesses
system.cpu0.num_fp_insts                         5835                       # number of float instructions
system.cpu0.num_fp_register_reads                8883                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               4418                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1296                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1899998501                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1899998501                       # number of integer instructions
system.cpu0.num_int_register_reads         3799992253                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1599995227                       # number of times the integer registers were written
system.cpu0.num_load_insts                  399992395                       # Number of load instructions
system.cpu0.num_mem_refs                    599990254                       # number of memory refs
system.cpu0.num_store_insts                 199997859                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1238      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1300007784     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      65      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      273      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    210      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     794      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    1166      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1268      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               399991440     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              199997048     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                955      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               811      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1900003052                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   45                       # Number of system calls
system.cpu1.Branches                        247309408                       # Number of branches fetched
system.cpu1.committedInsts                  981628765                       # Number of instructions committed
system.cpu1.committedOps                   2248895706                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  232360618                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        81105                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   73709360                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        13577                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1250556663                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                         1025                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      5766196791                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                5766196791                       # Number of busy cycles
system.cpu1.num_cc_register_reads          1711011959                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          653809148                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    186850530                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses             191137904                       # Number of float alu accesses
system.cpu1.num_fp_insts                    191137904                       # number of float instructions
system.cpu1.num_fp_register_reads           311557689                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes          159382997                       # number of times the floating registers were written
system.cpu1.num_func_calls                   31820056                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           2070846865                       # Number of integer alu accesses
system.cpu1.num_int_insts                  2070846865                       # number of integer instructions
system.cpu1.num_int_register_reads         3950828390                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1733359279                       # number of times the integer registers were written
system.cpu1.num_load_insts                  230065736                       # Number of load instructions
system.cpu1.num_mem_refs                    303753121                       # number of memory refs
system.cpu1.num_store_insts                  73687385                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             60188806      2.68%      2.68% # Class of executed instruction
system.cpu1.op_class::IntAlu               1735847478     77.18%     79.86% # Class of executed instruction
system.cpu1.op_class::IntMult                 8369836      0.37%     80.23% # Class of executed instruction
system.cpu1.op_class::IntDiv                   711516      0.03%     80.26% # Class of executed instruction
system.cpu1.op_class::FloatAdd                1396940      0.06%     80.32% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     80.32% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     80.32% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     80.32% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     80.32% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     80.32% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     80.32% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     80.32% # Class of executed instruction
system.cpu1.op_class::SimdAdd                11696596      0.52%     80.84% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     80.84% # Class of executed instruction
system.cpu1.op_class::SimdAlu                58471983      2.60%     83.44% # Class of executed instruction
system.cpu1.op_class::SimdCmp                    7880      0.00%     83.44% # Class of executed instruction
system.cpu1.op_class::SimdCvt                34815392      1.55%     84.99% # Class of executed instruction
system.cpu1.op_class::SimdMisc               23858571      1.06%     86.05% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     86.05% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     86.05% # Class of executed instruction
system.cpu1.op_class::SimdShift               8223592      0.37%     86.42% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     86.42% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     86.42% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     86.42% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd             731444      0.03%     86.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     86.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                 50      0.00%     86.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt             346613      0.02%     86.47% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                308      0.00%     86.47% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     86.47% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult            600946      0.03%     86.49% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     86.49% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                18      0.00%     86.49% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     86.49% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     86.49% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     86.49% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     86.49% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     86.49% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     86.49% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     86.49% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     86.49% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     86.49% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     86.49% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     86.49% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     86.49% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     86.49% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     86.49% # Class of executed instruction
system.cpu1.op_class::MemRead               188158940      8.37%     94.86% # Class of executed instruction
system.cpu1.op_class::MemWrite               65450146      2.91%     97.77% # Class of executed instruction
system.cpu1.op_class::FloatMemRead           41906796      1.86%     99.63% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           8237239      0.37%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                2249021090                       # Class of executed instruction
system.cpu1.workload.numSyscalls                 2338                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7818571                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15900184                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     98851612                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2916                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    197704166                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2916                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1920143532735                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7286856                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       800200                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7018371                       # Transaction distribution
system.membus.trans_dist::ReadExReq            794757                       # Transaction distribution
system.membus.trans_dist::ReadExResp           794757                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7286856                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     23981797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     23981797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23981797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    568436032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    568436032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               568436032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8081613                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8081613    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8081613                       # Request fanout histogram
system.membus.reqLayer4.occupancy         29762926977                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        43233304232                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1920143532735                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1920143532735                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1300001096                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1300001096                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1300001096                       # number of overall hits
system.cpu0.icache.overall_hits::total     1300001096                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     37523106                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37523106                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     37523106                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37523106                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 82832.463576                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 82832.463576                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 82832.463576                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 82832.463576                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37221408                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37221408                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37221408                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37221408                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 82166.463576                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 82166.463576                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 82166.463576                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 82166.463576                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     37523106                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37523106                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 82832.463576                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 82832.463576                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37221408                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37221408                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 82166.463576                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 82166.463576                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1920143532735                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.509051                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1300001549                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2869760.593819                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.509051                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.801775                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.801775                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      10400012845                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     10400012845                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1920143532735                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1920143532735                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1920143532735                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1920143532735                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1920143532735                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1920143532735                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1920143532735                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    587487306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       587487306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    587487306                       # number of overall hits
system.cpu0.dcache.overall_hits::total      587487306                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12503021                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12503021                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12503021                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12503021                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 663038792172                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 663038792172                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 663038792172                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 663038792172                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 53030.287014                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53030.287014                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 53030.287014                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53030.287014                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         2109                       # number of writebacks
system.cpu0.dcache.writebacks::total             2109                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12503021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12503021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 654711780186                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 654711780186                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 654711780186                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 654711780186                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 52364.287014                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52364.287014                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 52364.287014                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52364.287014                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12503013                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 662995193814                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 662995193814                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 53031.376550                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 53031.376550                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 654668900442                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 654668900442                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 52365.376550                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 52365.376550                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     43598358                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     43598358                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 40406.263207                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40406.263207                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     42879744                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     42879744                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 39740.263207                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39740.263207                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1920143532735                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          599990327                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12503021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987629                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           165168                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4812425637                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4812425637                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1920143532735                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1920143532735                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1250539753                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1250539753                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1250539753                       # number of overall hits
system.cpu1.icache.overall_hits::total     1250539753                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16910                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16910                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16910                       # number of overall misses
system.cpu1.icache.overall_misses::total        16910                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1020128184                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1020128184                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1020128184                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1020128184                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1250556663                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1250556663                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1250556663                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1250556663                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000014                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000014                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60326.918037                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60326.918037                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60326.918037                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60326.918037                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        16398                       # number of writebacks
system.cpu1.icache.writebacks::total            16398                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16910                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16910                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16910                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16910                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1008866124                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1008866124                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1008866124                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1008866124                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59660.918037                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59660.918037                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59660.918037                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59660.918037                       # average overall mshr miss latency
system.cpu1.icache.replacements                 16398                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1250539753                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1250539753                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16910                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16910                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1020128184                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1020128184                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1250556663                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1250556663                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60326.918037                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60326.918037                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16910                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16910                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1008866124                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1008866124                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59660.918037                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59660.918037                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1920143532735                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.985875                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1250556663                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16910                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         73953.676109                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.985875                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999972                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          500                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      10004470214                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     10004470214                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1920143532735                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1920143532735                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1920143532735                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1920143532735                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1920143532735                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1920143532735                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1920143532735                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    219581080                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       219581080                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    219612257                       # number of overall hits
system.cpu1.dcache.overall_hits::total      219612257                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     86300822                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      86300822                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     86332337                       # number of overall misses
system.cpu1.dcache.overall_misses::total     86332337                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 946355529501                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 946355529501                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 946355529501                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 946355529501                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    305881902                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    305881902                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    305944594                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    305944594                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.282138                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.282138                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.282183                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.282183                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 10965.776543                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10965.776543                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 10961.773565                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10961.773565                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     23582106                       # number of writebacks
system.cpu1.dcache.writebacks::total         23582106                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     86300822                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     86300822                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     86332170                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     86332170                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 888879182715                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 888879182715                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 891510165099                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 891510165099                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.282138                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.282138                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.282182                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.282182                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 10299.776550                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10299.776550                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 10326.511717                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10326.511717                       # average overall mshr miss latency
system.cpu1.dcache.replacements              86332161                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    153021009                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      153021009                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     79276917                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     79276917                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 812700156330                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 812700156330                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    232297926                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    232297926                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.341273                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.341273                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 10251.409705                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 10251.409705                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     79276917                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     79276917                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 759901729608                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 759901729608                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.341273                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.341273                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data  9585.409705                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9585.409705                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     66560071                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      66560071                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      7023905                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7023905                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 133655373171                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 133655373171                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     73583976                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     73583976                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.095454                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.095454                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 19028.641927                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 19028.641927                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      7023905                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      7023905                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 128977453107                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 128977453107                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.095454                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.095454                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 18362.642021                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 18362.642021                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data        31177                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        31177                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data        31515                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        31515                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data        62692                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        62692                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.502696                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.502696                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data        31348                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        31348                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data   2630982384                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   2630982384                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500032                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500032                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 83928.237336                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 83928.237336                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1920143532735                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          305944426                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         86332169                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.543806                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           170163                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2533888921                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2533888921                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1920143532735                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5463693                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5720                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            85301526                       # number of demand (read+write) hits
system.l2.demand_hits::total                 90770940                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                  1                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5463693                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5720                       # number of overall hits
system.l2.overall_hits::.cpu1.data           85301526                       # number of overall hits
system.l2.overall_hits::total                90770940                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7039328                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11190                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1030644                       # number of demand (read+write) misses
system.l2.demand_misses::total                8081614                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              452                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7039328                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11190                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1030644                       # number of overall misses
system.l2.overall_misses::total               8081614                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     36752877                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 596614698090                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    944163558                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  86889621069                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     684485235594                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     36752877                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 596614698090                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    944163558                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  86889621069                       # number of overall miss cycles
system.l2.overall_miss_latency::total    684485235594                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12503021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16910                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        86332170                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             98852554                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12503021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16910                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       86332170                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            98852554                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.997792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.563010                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.661739                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.011938                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.081754                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.997792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.563010                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.661739                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.011938                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.081754                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81311.674779                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84754.496181                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84375.653083                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84306.143604                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84696.600901                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81311.674779                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84754.496181                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84375.653083                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84306.143604                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84696.600901                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              800200                       # number of writebacks
system.l2.writebacks::total                    800200                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      7039328                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1030644                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8081614                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      7039328                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1030644                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8081614                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     33664911                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 548562887171                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    867787203                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  79854332063                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 629318671348                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     33664911                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 548562887171                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    867787203                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  79854332063                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 629318671348                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.563010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.661739                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.011938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.081754                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.563010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.661739                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.011938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.081754                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74479.891593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 77928.303266                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77550.241555                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 77480.033904                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77870.419368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74479.891593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 77928.303266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77550.241555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 77480.033904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77870.419368                       # average overall mshr miss latency
system.l2.replacements                        7821278                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     23584215                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         23584215                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     23584215                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     23584215                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        16438                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            16438                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        16438                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        16438                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          209                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           209                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              650                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          6229576                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6230226                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            429                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         794329                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              794758                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     35853111                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  67138897896                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   67174751007                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      7023905                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7024984                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.397590                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.113089                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.113133                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83573.685315                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84522.783250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84522.270939                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          429                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       794329                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         794758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     32924264                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  61716658487                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  61749582751                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.397590                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.113089                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.113133                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76746.536131                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77696.594845                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77696.082016                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst             1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5720                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5721                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11190                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            11642                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     36752877                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    944163558                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    980916435                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16910                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17363                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.997792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.661739                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.670506                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81311.674779                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84375.653083                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84256.694297                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11190                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        11642                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     33664911                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    867787203                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    901452114                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.661739                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.670506                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74479.891593                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77550.241555                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77431.035389                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5463043                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     79071950                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          84534993                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      7038899                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       236315                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7275214                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 596578844979                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  19750723173                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 616329568152                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12501942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     79308265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      91810207                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.563024                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.002980                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.079242                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84754.568148                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83577.949656                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84716.348983                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      7038899                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       236315                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7275214                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 548529962907                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  18137673576                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 566667636483                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.563024                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.002980                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.079242                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 77928.375291                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 76752.104505                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77890.167421                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1920143532735                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 259783.570330                       # Cycle average of tags in use
system.l2.tags.total_refs                   197703956                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8083422                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.457953                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      44.071674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       17.594473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    234540.714791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      291.657461                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    24889.531932                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.894702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.094946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2889                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        28556                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       230284                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3171350078                       # Number of tag accesses
system.l2.tags.data_accesses               3171350078                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1920143532735                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     450516992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        716160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      65961152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          517223232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       716160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        745088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     51212800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        51212800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        7039328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1030643                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8081613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       800200                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             800200                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            15066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        234626727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           372972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         34352199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             269366963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        15066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       372972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           388038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       26671339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26671339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       26671339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           15066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       234626727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          372972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        34352199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            296038303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    800200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   7039325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1029239.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009685291364                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        45344                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        45344                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            17436228                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             755424                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8081613                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     800200                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8081613                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   800200                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1407                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            252640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            253135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            252018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            252183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            252750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            252616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            252310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            253216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            253044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            252381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           252362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           252838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           252774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           252773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           252864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           252431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           252334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           252221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           252514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           252448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           252269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           252351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           252188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           252184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           252386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           252260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           252167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           252569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           252090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           252810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           252710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           252370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16            25009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17            25025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18            25012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19            25025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20            25013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21            24977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22            24992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23            25005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24            25038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25            25059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26            24987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27            24983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28            24982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29            24985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30            24970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31            24963                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 171000901740                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26923246392                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            312339865092                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21162.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38654.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8081613                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               800200                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7739245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  334115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  34727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  38650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  45208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  45491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  45419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  45518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  45442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  45427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  45527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  45446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  45468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  45465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  45635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  45345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  45344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  45344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  45344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  45344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8880346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      8880346    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8880346                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        45344                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     178.074850                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     87.196064                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1141.594101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        45217     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191          126      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::225280-229375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         45344                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        45344                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.645995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.629643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.744215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6420     14.16%     14.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4163      9.18%     23.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            33811     74.57%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              949      2.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         45344                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              517133184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   90048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51208960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               517223232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             51212800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       269.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        26.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    269.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1920143441826                       # Total gap between requests
system.mem_ctrls.avgGap                     216188.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    450516800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       716160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     65871296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     51208960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15065.540417593545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 234626626.770081162453                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 372972.117860335798                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 34305402.110317617655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 26669339.623303759843                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      7039328                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11190                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1030643                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       800200                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     15949832                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 272426154852                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    428925088                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  39468835320                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 104905161574171                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35287.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38700.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38331.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38295.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 131098677.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         6920348512.891261                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         12217076797.748022                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        11075486056.795422                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       943681376.399355                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     166678819786.964783                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     101629544958.805878                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     556574351043.970337                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       856039308533.527466                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        445.820478                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1645672906761                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  86316650000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 188153975974                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         6927449911.195212                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         12229613497.061245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        11087730373.108950                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       943893691.439356                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     166678819786.964783                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     101692195832.425888                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     556531099679.440430                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       856090802771.598755                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        445.847296                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1645486998444                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  86316650000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 188339884291                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1920143532735                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          91827570                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     24384415                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        16438                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        82272037                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7024984                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7024983                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17363                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     91810207                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37509055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        50218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    258996500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             296556719                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    800328320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2131712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   7034513600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7837005184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7821278                       # Total snoops (count)
system.tol2bus.snoopTraffic                  51212800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        106673832                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000027                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005228                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              106670916    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2916      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          106673832                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        81553522176                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       86245906219                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16893754                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12525496171                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            452879                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
