Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8f4d943ea504214a47669c00aca61dd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rv_pc_tb_behav xil_defaultlib.rv_pc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Vivado/project/CPU/RISC-V/risc_v/risc_v.srcs/sources_1/new/rv_pc.v" Line 1. Module rv_pc(PC_END_ADDRESS=32'b010000000010010) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rv_pc(PC_END_ADDRESS=32'b0100000...
Compiling module xil_defaultlib.rv_pc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rv_pc_tb_behav
