0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0007: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0013: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0018: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x001b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x001f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0024: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0027: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x002a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x002d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0030: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0033: mov_imm:
	regs[5] = 0x71c64fe, opcode= 0x09
0x003a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x003f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0042: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0045: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0048: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x004b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x004e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0051: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0054: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0057: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x005a: mov_imm:
	regs[5] = 0x2e185701, opcode= 0x09
0x0061: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0066: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x006a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x006f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0072: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0078: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x007f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0084: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0087: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x008a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x008d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0090: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0093: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0097: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x009c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x009f: mov_imm:
	regs[5] = 0x36149b1f, opcode= 0x09
0x00a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x00a8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x00ab: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x00ae: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x00b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x00b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x00b8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x00bd: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x00c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x00c3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x00c6: mov_imm:
	regs[5] = 0x79561ed3, opcode= 0x09
0x00cd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x00d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x00d5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x00d8: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x00de: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x00e4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x00e7: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x00ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x00ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x00f0: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x00f4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x00f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x00fc: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x00ff: mov_imm:
	regs[5] = 0x476ae14e, opcode= 0x09
0x0106: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x010b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x010f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0114: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0117: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x011a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x011e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0123: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0126: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0129: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x012c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x012f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0132: mov_imm:
	regs[5] = 0xc64f04e5, opcode= 0x09
0x0138: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x013b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x013e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0144: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x014a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x014d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0150: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0154: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0159: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x015c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x015f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0162: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0166: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x016b: mov_imm:
	regs[5] = 0x74f7481c, opcode= 0x09
0x0171: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0174: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0177: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x017a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x017d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0180: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0183: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0186: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0189: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x018d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0192: mov_imm:
	regs[5] = 0xdb08e146, opcode= 0x09
0x0199: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x019e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x01a1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x01a4: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x01ab: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x01b0: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x01b6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x01b9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x01bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x01c0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x01c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x01c8: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x01cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x01ce: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x01d2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x01d7: mov_imm:
	regs[5] = 0xf4c54ff5, opcode= 0x09
0x01dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x01e0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x01e3: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x01e6: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x01e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x01ed: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x01f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x01f6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x01fb: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x01fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0201: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0205: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x020a: mov_imm:
	regs[5] = 0xd6830cc1, opcode= 0x09
0x0210: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0214: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0219: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x021d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0222: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0228: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x022e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0232: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0237: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x023a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x023d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0241: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0246: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0249: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x024c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x024f: mov_imm:
	regs[5] = 0x23479134, opcode= 0x09
0x0255: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0258: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x025b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x025f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0264: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0268: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x026d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0270: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0273: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0276: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x027a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x027f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0282: mov_imm:
	regs[5] = 0x29e7b521, opcode= 0x09
0x0289: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x028e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0292: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0297: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x029a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x02a0: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x02a7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02ac: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x02af: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x02b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x02b6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x02be: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x02c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x02c4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x02c8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02cd: mov_imm:
	regs[5] = 0xa34d2bda, opcode= 0x09
0x02d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x02d7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02dc: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x02e0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02e5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x02e8: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x02eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x02ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x02f1: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x02f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x02f7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x02fa: mov_imm:
	regs[5] = 0x22c31ff5, opcode= 0x09
0x0301: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0306: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0309: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x030d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0312: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0318: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x031e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0321: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0324: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0327: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x032a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x032d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0330: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0333: mov_imm:
	regs[5] = 0xb36b472e, opcode= 0x09
0x033a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x033f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0342: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0345: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0348: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x034b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x034e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0352: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0357: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x035b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0360: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0363: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0366: mov_imm:
	regs[5] = 0x50746879, opcode= 0x09
0x036c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x036f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0373: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0378: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x037e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0384: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0387: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x038a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x038e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0393: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0396: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x039a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x039f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x03a2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x03a5: mov_imm:
	regs[5] = 0x16dfd916, opcode= 0x09
0x03ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x03af: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x03b4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x03b8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x03bd: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x03c0: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x03c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x03c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x03c9: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x03cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x03cf: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x03d2: mov_imm:
	regs[5] = 0x2655874a, opcode= 0x09
0x03d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x03db: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x03df: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x03e4: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x03ea: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x03f0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x03f3: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x03f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x03fa: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x03ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0403: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0408: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x040b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x040e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0411: mov_imm:
	regs[5] = 0x7e37cf5c, opcode= 0x09
0x0417: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x041a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x041d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0421: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0426: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x042a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x042f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0433: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0438: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x043b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x043e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0441: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0444: mov_imm:
	regs[5] = 0x68d9f819, opcode= 0x09
0x044a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x044d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0450: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0456: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x045d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0462: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0465: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0468: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x046b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x046f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0474: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0477: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x047a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x047e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0483: mov_imm:
	regs[5] = 0x981fcb47, opcode= 0x09
0x0489: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x048c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x048f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0493: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0498: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x049b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x049f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x04a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x04a7: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x04aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x04ad: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x04b0: mov_imm:
	regs[5] = 0xa8589c5e, opcode= 0x09
0x04b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x04ba: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x04bf: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x04c2: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x04c8: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x04cf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x04d4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x04d7: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x04db: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x04e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x04e4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x04e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x04ed: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x04f2: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x04f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x04f8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x04fb: mov_imm:
	regs[5] = 0x85965013, opcode= 0x09
0x0502: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0507: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x050a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x050d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0510: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0513: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0517: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x051c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x051f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0522: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0525: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0528: mov_imm:
	regs[5] = 0x56dc37ed, opcode= 0x09
0x052e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0531: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0534: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x053b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0540: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0546: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0549: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x054c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x054f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0552: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0555: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0558: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x055c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0561: mov_imm:
	regs[5] = 0x8ce648f3, opcode= 0x09
0x0567: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x056a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x056d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0570: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0573: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0576: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0579: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x057d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0582: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0586: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x058b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x058e: mov_imm:
	regs[5] = 0xaa813e41, opcode= 0x09
0x0594: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0598: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x059d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x05a0: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x05a6: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x05ac: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x05af: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x05b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x05b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x05b8: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x05bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x05be: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x05c1: mov_imm:
	regs[5] = 0xf7f02b4f, opcode= 0x09
0x05c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x05cb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x05d0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x05d3: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x05d6: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x05d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x05dd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x05e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x05e5: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x05e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x05eb: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x05ef: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x05f4: mov_imm:
	regs[5] = 0x6c0a911b, opcode= 0x09
0x05fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x05fe: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0603: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0607: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x060c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0612: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0618: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x061b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x061f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0624: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0627: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x062b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0630: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0634: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0639: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x063c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x063f: mov_imm:
	regs[5] = 0x8d6e5967, opcode= 0x09
0x0645: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0648: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x064b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x064e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0652: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0657: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x065a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x065d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0661: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0666: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x066a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x066f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0672: mov_imm:
	regs[5] = 0xa747aa8e, opcode= 0x09
0x0678: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x067c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0681: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0685: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x068a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0691: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0696: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x069c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x06a0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x06a5: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x06a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x06ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x06ae: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x06b2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x06b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x06bb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x06c0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x06c4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x06c9: mov_imm:
	regs[5] = 0xfe743d63, opcode= 0x09
0x06cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x06d2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x06d5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x06d8: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x06db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x06de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x06e1: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x06e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x06e7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x06ea: mov_imm:
	regs[5] = 0x8bab6626, opcode= 0x09
0x06f1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x06f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x06f9: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x06fc: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0703: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0708: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x070e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0712: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0717: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x071a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x071d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0720: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0723: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0726: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x072a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x072f: mov_imm:
	regs[5] = 0x3c98898a, opcode= 0x09
0x0735: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0738: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x073b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x073e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0741: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0745: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x074a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x074d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0750: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0754: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0759: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x075c: mov_imm:
	regs[5] = 0xe10acaeb, opcode= 0x09
0x0762: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0765: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0768: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x076e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0774: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0777: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x077a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x077d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0780: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0783: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0787: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x078c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x078f: mov_imm:
	regs[5] = 0xc78f5cd, opcode= 0x09
0x0795: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0798: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x079b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x079e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x07a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x07a5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x07aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x07ad: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x07b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x07b3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x07b6: mov_imm:
	regs[5] = 0xc39a4fc7, opcode= 0x09
0x07bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x07c0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x07c5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x07c8: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x07ce: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x07d4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x07d8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x07dd: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x07e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x07e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x07e6: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x07e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x07ec: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x07ef: mov_imm:
	regs[5] = 0xd2cf4ad5, opcode= 0x09
0x07f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x07f8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x07fb: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x07fe: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0801: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0804: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0808: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x080d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0811: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0816: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0819: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x081c: mov_imm:
	regs[5] = 0xa2c6d00c, opcode= 0x09
0x0822: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0825: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0829: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x082e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0834: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x083a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x083d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0841: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0846: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0849: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x084c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x084f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0853: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0858: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x085b: mov_imm:
	regs[5] = 0x36c3c6ca, opcode= 0x09
0x0861: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0865: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x086a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x086d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0870: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0873: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0877: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x087c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x087f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0882: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0885: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0888: mov_imm:
	regs[5] = 0xe9314cf4, opcode= 0x09
0x088e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0892: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0897: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x089a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x08a0: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x08a6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x08aa: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x08af: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x08b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x08b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x08b9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x08be: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x08c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x08c4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x08c7: mov_imm:
	regs[5] = 0x23643fde, opcode= 0x09
0x08cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x08d0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x08d3: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x08d7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x08dc: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x08e0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x08e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x08e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x08ec: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x08f1: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x08f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x08f7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x08fa: mov_imm:
	regs[5] = 0xb151daf9, opcode= 0x09
0x0901: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0906: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0909: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x090c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0913: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0918: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x091e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0921: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0924: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0927: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x092a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x092d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0930: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0933: mov_imm:
	regs[5] = 0x89a63355, opcode= 0x09
0x0939: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x093d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0942: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0945: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0948: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x094b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x094e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0951: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0954: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0957: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x095a: mov_imm:
	regs[5] = 0xf1be4335, opcode= 0x09
0x0960: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0963: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0966: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x096d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0972: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0978: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x097b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x097e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0982: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0987: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x098a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x098d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0990: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0994: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0999: mov_imm:
	regs[5] = 0xe97f2462, opcode= 0x09
0x099f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x09a2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x09a6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09ab: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x09ae: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x09b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x09b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x09b8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09bd: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x09c1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x09c9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x09cc: mov_imm:
	regs[5] = 0x973f341c, opcode= 0x09
0x09d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x09d6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09db: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x09de: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x09e4: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x09eb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09f0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x09f3: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x09f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x09fa: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0a02: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0a05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a08: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0a0b: mov_imm:
	regs[5] = 0x47c0d0ed, opcode= 0x09
0x0a11: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a14: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0a17: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0a1a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0a1d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0a21: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0a29: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0a2c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a30: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a35: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0a38: mov_imm:
	regs[5] = 0x26d1c2a2, opcode= 0x09
0x0a3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a41: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0a44: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0a4a: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0a51: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a56: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0a59: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0a5c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0a5f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0a62: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0a65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a68: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0a6b: mov_imm:
	regs[5] = 0x96172f30, opcode= 0x09
0x0a72: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a7a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0a7d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0a81: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a86: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0a89: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0a8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0a8f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0a92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a95: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0a98: mov_imm:
	regs[5] = 0x9befce0e, opcode= 0x09
0x0a9e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0aa1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0aa4: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0aaa: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0ab0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0ab3: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0ab6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0ab9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0abd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ac2: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0ac5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ac8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0acc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ad1: mov_imm:
	regs[5] = 0x77c18cfb, opcode= 0x09
0x0ad8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0add: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ae0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0ae4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ae9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0aec: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0aef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0af2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0af5: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0af8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0afb: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0afe: mov_imm:
	regs[5] = 0x1e39cf1, opcode= 0x09
0x0b05: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b0a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b0e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b13: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0b16: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0b1c: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0b22: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0b25: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0b28: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0b2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0b2e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0b31: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b34: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0b37: mov_imm:
	regs[5] = 0x2696573a, opcode= 0x09
0x0b3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b40: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0b44: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b49: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0b4c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0b4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0b53: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b58: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0b5b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0b5e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b61: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0b64: mov_imm:
	regs[5] = 0x50e4f488, opcode= 0x09
0x0b6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b6d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0b70: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0b76: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0b7c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0b80: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b85: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0b88: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0b8c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b91: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0b94: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0b97: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b9a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0b9d: mov_imm:
	regs[5] = 0xf77bfa90, opcode= 0x09
0x0ba3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ba6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0ba9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0bac: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0baf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0bb3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0bb8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0bbb: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0bbe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0bc1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0bc4: mov_imm:
	regs[5] = 0x571137c8, opcode= 0x09
0x0bca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0bcd: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0bd0: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0bd6: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0bdd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0be2: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0be6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0beb: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0bee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0bf1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0bf4: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0bf8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0bfd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c00: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0c03: mov_imm:
	regs[5] = 0xc6105e88, opcode= 0x09
0x0c09: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c0c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0c0f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0c12: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0c15: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0c19: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c1e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0c21: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0c25: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c2a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c2d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0c30: mov_imm:
	regs[5] = 0x8d3d569e, opcode= 0x09
0x0c36: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c39: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0c3c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0c42: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0c48: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0c4b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0c4e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0c51: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0c54: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0c57: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c5b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c60: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0c63: mov_imm:
	regs[5] = 0xcdf14c7b, opcode= 0x09
0x0c69: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c6c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0c6f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0c73: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c78: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0c7b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0c7f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c84: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0c87: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0c8a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c8e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c93: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0c96: mov_imm:
	regs[5] = 0xa81b94d6, opcode= 0x09
0x0c9c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c9f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0ca2: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0ca8: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0cae: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0cb1: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0cb5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0cba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0cbd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0cc0: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0cc3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0cc6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0cca: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ccf: mov_imm:
	regs[5] = 0x745f62a3, opcode= 0x09
0x0cd5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0cd8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0cdc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ce1: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0ce4: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0ce8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ced: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0cf0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0cf3: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0cf6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0cf9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0cfd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d02: mov_imm:
	regs[5] = 0xa8071d8f, opcode= 0x09
0x0d08: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d0c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d11: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0d15: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d1a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0d20: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0d26: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0d2a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d2f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0d32: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0d36: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0d3e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0d42: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d47: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d4a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0d4d: mov_imm:
	regs[5] = 0xc307ab24, opcode= 0x09
0x0d54: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d59: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d5c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0d5f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0d62: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0d66: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d6b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0d6e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0d71: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0d75: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d7a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d7d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0d80: mov_imm:
	regs[5] = 0x837a8a63, opcode= 0x09
0x0d86: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d89: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0d8c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0d92: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0d99: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d9e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0da2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0da7: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0daa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0dad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0db0: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0db3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0db7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0dbc: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0dc0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0dc5: mov_imm:
	regs[5] = 0x9e1b9b59, opcode= 0x09
0x0dcb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0dce: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0dd2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0dd7: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0dda: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0ddd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0de0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0de3: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0de7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0dec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0df0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0df5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0df8: mov_imm:
	regs[5] = 0x41b81835, opcode= 0x09
0x0dfe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e02: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e07: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0e0b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e10: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0e16: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0e1c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0e1f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0e22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0e25: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0e28: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0e2c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e31: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e35: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e3a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0e3e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e43: mov_imm:
	regs[5] = 0x493fcec1, opcode= 0x09
0x0e49: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e4c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0e4f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0e52: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0e55: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0e58: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0e5b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0e5e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e61: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0e64: mov_imm:
	regs[5] = 0xb66f6dd4, opcode= 0x09
0x0e6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e6e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e73: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0e76: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0e7c: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0e82: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0e85: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0e89: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e8e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0e91: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0e94: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0e97: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e9a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0e9d: mov_imm:
	regs[5] = 0x25b3e24c, opcode= 0x09
0x0ea4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ea9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0eac: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0eb0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0eb5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0eb9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ebe: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0ec2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ec7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0ecb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ed0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0ed3: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0ed7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0edc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ee0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ee5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0ee8: mov_imm:
	regs[5] = 0x97e372fb, opcode= 0x09
0x0eee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ef2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ef7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0efa: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0f00: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0f06: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0f09: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0f0d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0f15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0f19: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f1e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0f22: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f2a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0f2d: mov_imm:
	regs[5] = 0x5895c1f6, opcode= 0x09
0x0f34: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f39: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f3c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0f3f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0f42: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0f45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0f48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0f4b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0f4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f51: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0f54: mov_imm:
	regs[5] = 0x2e5287d5, opcode= 0x09
0x0f5a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f5d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0f60: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0f66: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0f6d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f72: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0f76: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f7b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0f7f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f84: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0f87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0f8a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0f8d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f90: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0f93: mov_imm:
	regs[5] = 0x375023f1, opcode= 0x09
0x0f99: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f9c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0f9f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x0fa2: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x0fa6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0fab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0faf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0fb4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0fb8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0fbd: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x0fc0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0fc4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0fc9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0fcc: mov_imm:
	regs[5] = 0xfaae2a84, opcode= 0x09
0x0fd2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0fd5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0fd8: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x0fde: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x0fe5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0fea: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x0fee: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ff3: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x0ff6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0ff9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0ffd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1002: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1005: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1008: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x100b: mov_imm:
	regs[5] = 0x699ab070, opcode= 0x09
0x1011: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1015: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x101a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x101d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1020: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1024: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1029: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x102c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x102f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1033: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1038: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x103b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x103e: mov_imm:
	regs[5] = 0x33c80fd3, opcode= 0x09
0x1045: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x104a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x104d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1050: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1057: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x105c: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1063: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1068: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x106b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x106e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1071: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1075: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x107a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x107d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1081: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1086: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1089: mov_imm:
	regs[5] = 0x65eb14be, opcode= 0x09
0x108f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1093: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1098: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x109c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x10a1: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x10a4: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x10a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x10aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x10ae: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x10b3: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x10b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x10b9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x10bd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x10c2: mov_imm:
	regs[5] = 0x677396e, opcode= 0x09
0x10c9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x10ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x10d2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x10d7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x10da: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x10e0: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x10e6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x10e9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x10ed: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x10f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x10f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x10f8: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x10fc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1101: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1105: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x110a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x110d: mov_imm:
	regs[5] = 0x9072f63b, opcode= 0x09
0x1113: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1116: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1119: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x111c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x111f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1123: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1128: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x112b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x112e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1131: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1134: mov_imm:
	regs[5] = 0x5b12ac94, opcode= 0x09
0x113a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x113e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1143: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1146: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x114d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1152: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1158: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x115b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x115e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1161: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1165: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x116a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x116d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1170: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1174: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1179: mov_imm:
	regs[5] = 0x5f4b63e3, opcode= 0x09
0x117f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1183: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1188: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x118b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x118e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1191: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1194: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1197: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x119a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x119e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x11a3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x11a6: mov_imm:
	regs[5] = 0xe900bb50, opcode= 0x09
0x11ad: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x11b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x11b5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x11b9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x11be: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x11c5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x11ca: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x11d1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x11d6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x11d9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x11dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x11df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x11e2: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x11e6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x11eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x11ee: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x11f1: mov_imm:
	regs[5] = 0x29d9e539, opcode= 0x09
0x11f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x11fa: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x11fd: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1200: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1203: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1206: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1209: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x120d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1212: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1215: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1218: mov_imm:
	regs[5] = 0xc5c5a78, opcode= 0x09
0x121f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1224: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1227: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x122a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1230: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1236: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1239: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x123d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1242: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1246: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x124b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x124f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1254: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1258: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x125d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1260: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1263: mov_imm:
	regs[5] = 0x241b6b9, opcode= 0x09
0x1269: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x126c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1270: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1275: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1279: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x127e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1281: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1284: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1288: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x128d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1291: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1296: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1299: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x129d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x12a2: mov_imm:
	regs[5] = 0x85fed678, opcode= 0x09
0x12a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x12ab: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x12ae: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x12b4: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x12ba: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x12bd: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x12c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x12c4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x12c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x12cc: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x12cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x12d2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x12d6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x12db: mov_imm:
	regs[5] = 0x59282381, opcode= 0x09
0x12e2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x12e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x12ea: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x12ed: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x12f0: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x12f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x12f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x12f9: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x12fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x12ff: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1303: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1308: mov_imm:
	regs[5] = 0xb20e7944, opcode= 0x09
0x130e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1311: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1315: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x131a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1320: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1327: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x132c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x132f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1332: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1336: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x133b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x133e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1341: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1345: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x134a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x134d: mov_imm:
	regs[5] = 0x12d0d910, opcode= 0x09
0x1353: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1357: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x135c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x135f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1362: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1365: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1368: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x136b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x136e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1372: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1377: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x137a: mov_imm:
	regs[5] = 0xae6555df, opcode= 0x09
0x1381: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1386: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1389: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x138c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1392: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1398: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x139b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x139e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x13a2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x13a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x13aa: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x13ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x13b1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x13b6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x13ba: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x13bf: mov_imm:
	regs[5] = 0x7005544b, opcode= 0x09
0x13c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x13c8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x13cb: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x13cf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x13d4: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x13d8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x13dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x13e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x13e4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x13e9: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x13ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x13ef: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x13f3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x13f8: mov_imm:
	regs[5] = 0xc78e3c13, opcode= 0x09
0x13fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1401: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1404: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x140a: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1410: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1413: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1416: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x141a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x141f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1422: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1425: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1428: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x142c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1431: mov_imm:
	regs[5] = 0xc939af34, opcode= 0x09
0x1437: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x143a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x143d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1440: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1443: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1446: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1449: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x144d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1452: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1455: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1459: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x145e: mov_imm:
	regs[5] = 0x20c045ad, opcode= 0x09
0x1464: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1468: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x146d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1470: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1476: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x147c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x147f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1482: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1486: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x148b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x148f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1494: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1498: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x149d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x14a0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x14a4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x14a9: mov_imm:
	regs[5] = 0x7b14c29b, opcode= 0x09
0x14af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x14b3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x14b8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x14bb: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x14be: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x14c2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x14c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x14cb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x14d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x14d3: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x14d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x14d9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x14dc: mov_imm:
	regs[5] = 0xc9649e3d, opcode= 0x09
0x14e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x14e5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x14e8: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x14ef: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x14f4: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x14fa: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x14fd: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1500: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1503: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1506: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1509: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x150d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1512: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1515: mov_imm:
	regs[5] = 0x9663fab1, opcode= 0x09
0x151b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x151e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1521: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1524: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1527: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x152a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x152e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1533: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1536: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1539: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x153c: mov_imm:
	regs[5] = 0x5df9aca7, opcode= 0x09
0x1543: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1548: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x154b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x154e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1554: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x155a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x155d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1561: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1566: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1569: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x156c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x156f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1572: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1575: mov_imm:
	regs[5] = 0x2d77fb2c, opcode= 0x09
0x157b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x157f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1584: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1587: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x158b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1590: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1593: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1596: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1599: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x159c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x159f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x15a3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x15a8: mov_imm:
	regs[5] = 0xd20a7119, opcode= 0x09
0x15ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x15b1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x15b5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x15ba: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x15c0: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x15c6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x15c9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x15cd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x15d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x15d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x15d8: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x15db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x15de: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x15e2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x15e7: mov_imm:
	regs[5] = 0x425eebad, opcode= 0x09
0x15ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x15f0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x15f4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x15f9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x15fc: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x15ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1602: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1605: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1608: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x160b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x160f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1614: mov_imm:
	regs[5] = 0x703edd35, opcode= 0x09
0x161a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x161e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1623: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1626: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x162c: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1632: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1635: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1638: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x163c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1641: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1644: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1647: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x164a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x164e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1653: mov_imm:
	regs[5] = 0x1d0459a9, opcode= 0x09
0x165a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x165f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1662: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1665: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1668: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x166b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x166e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1672: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1677: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x167a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x167d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1681: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1686: mov_imm:
	regs[5] = 0x562db968, opcode= 0x09
0x168d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1692: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1695: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1698: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x169e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x16a4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x16a8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x16ad: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x16b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x16b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x16b6: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x16b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x16bc: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x16c0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x16c5: mov_imm:
	regs[5] = 0x2c19797c, opcode= 0x09
0x16cc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x16d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x16d4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x16d7: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x16da: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x16dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x16e1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x16e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x16e9: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x16ed: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x16f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x16f5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x16f8: mov_imm:
	regs[5] = 0xf44dbe2a, opcode= 0x09
0x16fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1701: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1704: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x170a: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1710: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1713: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1717: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x171c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x171f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1723: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1728: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x172b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x172e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1731: mov_imm:
	regs[5] = 0x8975a5a0, opcode= 0x09
0x1737: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x173a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x173d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1740: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1744: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1749: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x174c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1750: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1755: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1759: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x175e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1762: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1767: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x176b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1770: mov_imm:
	regs[5] = 0xfdc8861a, opcode= 0x09
0x1777: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x177c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x177f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1782: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1789: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x178e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1794: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1797: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x179a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x179d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x17a0: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x17a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x17a6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x17a9: mov_imm:
	regs[5] = 0x5e104fa9, opcode= 0x09
0x17af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x17b2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x17b5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x17b9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x17be: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x17c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x17c5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x17ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x17cd: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x17d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x17d3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x17d6: mov_imm:
	regs[5] = 0x28214e96, opcode= 0x09
0x17dd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x17e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x17e6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x17eb: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x17ee: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x17f4: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x17fa: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x17fd: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1800: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1803: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1807: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x180c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x180f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1812: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1815: mov_imm:
	regs[5] = 0x4b36f0e5, opcode= 0x09
0x181b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x181f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1824: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1828: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x182d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1830: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1833: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1837: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x183c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1840: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1845: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1849: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x184e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1851: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1855: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x185a: mov_imm:
	regs[5] = 0xee8decad, opcode= 0x09
0x1860: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1863: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1866: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x186d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1872: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1878: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x187b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x187e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1881: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1885: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x188a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x188d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1890: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1894: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1899: mov_imm:
	regs[5] = 0xb9dab647, opcode= 0x09
0x189f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x18a3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x18a8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x18ab: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x18ae: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x18b2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x18b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x18ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x18bd: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x18c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x18c4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x18c9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x18cc: mov_imm:
	regs[5] = 0x3f6c93f6, opcode= 0x09
0x18d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x18d5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x18d8: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x18df: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x18e4: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x18ea: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x18ed: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x18f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x18f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x18f6: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x18f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x18fc: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1900: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1905: mov_imm:
	regs[5] = 0x191095a9, opcode= 0x09
0x190b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x190f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1914: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1917: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x191b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1920: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1923: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1926: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1929: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x192c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x192f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1932: mov_imm:
	regs[5] = 0xe63c2550, opcode= 0x09
0x1938: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x193b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x193e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1945: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x194a: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1951: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1956: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1959: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x195d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1962: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1965: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1969: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x196e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1971: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1974: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1977: mov_imm:
	regs[5] = 0xf4f5fd6e, opcode= 0x09
0x197d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1980: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1983: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1987: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x198c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x198f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1992: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1996: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x199b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x199f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x19a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x19a8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x19ad: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x19b0: mov_imm:
	regs[5] = 0x347493f5, opcode= 0x09
0x19b7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x19bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x19bf: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x19c2: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x19c8: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x19ce: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x19d1: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x19d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x19d8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x19dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x19e0: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x19e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x19e7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x19ec: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x19f0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x19f5: mov_imm:
	regs[5] = 0x37e4fab9, opcode= 0x09
0x19fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x19fe: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1a02: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a07: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1a0a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1a0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1a11: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a16: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1a1a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a1f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1a22: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a26: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a2b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1a2e: mov_imm:
	regs[5] = 0x96a16098, opcode= 0x09
0x1a34: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a37: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1a3a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1a41: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a46: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1a4c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1a50: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a55: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1a58: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1a5b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1a5e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1a61: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a64: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1a67: mov_imm:
	regs[5] = 0x54ef2e23, opcode= 0x09
0x1a6e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a76: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1a7a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a7f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1a82: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1a85: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1a89: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a8e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1a91: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1a95: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a9a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a9d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1aa0: mov_imm:
	regs[5] = 0x3ad77080, opcode= 0x09
0x1aa7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1aac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1aaf: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1ab2: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1ab8: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1abe: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1ac1: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1ac5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1aca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1ace: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ad3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1ad6: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1ad9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1adc: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1ae0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ae5: mov_imm:
	regs[5] = 0x2cd4263b, opcode= 0x09
0x1aeb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1aef: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1af4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1af7: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1afa: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1afd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1b00: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1b03: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1b06: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b09: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1b0c: mov_imm:
	regs[5] = 0x927a663a, opcode= 0x09
0x1b12: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b15: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1b18: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1b1e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1b25: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b2a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1b2d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1b31: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b36: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1b39: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1b3c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1b3f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b42: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1b45: mov_imm:
	regs[5] = 0x7ddb4442, opcode= 0x09
0x1b4b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b4e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1b52: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b57: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1b5a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1b5d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1b60: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1b63: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1b67: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b6c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b6f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1b72: mov_imm:
	regs[5] = 0xa3f7bbcc, opcode= 0x09
0x1b78: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b7b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1b7e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1b85: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b8a: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1b90: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1b94: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b99: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1b9c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1ba0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ba5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1ba9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1bae: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1bb1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1bb4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1bb7: mov_imm:
	regs[5] = 0x41c43ad0, opcode= 0x09
0x1bbd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1bc0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1bc3: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1bc6: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1bca: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1bcf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1bd2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1bd5: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1bd8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1bdb: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1bdf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1be4: mov_imm:
	regs[5] = 0x75c406d4, opcode= 0x09
0x1bea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1bed: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1bf0: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1bf6: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1bfc: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1bff: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1c03: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c08: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1c0b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1c0e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1c11: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c15: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c1a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1c1e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c23: mov_imm:
	regs[5] = 0x9d805ea7, opcode= 0x09
0x1c29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c2c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1c2f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1c32: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1c35: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1c38: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1c3c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c41: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1c45: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c4a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c4d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1c50: mov_imm:
	regs[5] = 0xbc4230da, opcode= 0x09
0x1c56: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c59: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1c5c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1c62: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1c69: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c6e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1c71: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1c75: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c7a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1c7d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1c80: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1c83: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c87: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c8c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1c8f: mov_imm:
	regs[5] = 0x6f9c866, opcode= 0x09
0x1c95: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c98: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1c9b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1c9f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ca4: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1ca8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1cad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1cb0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1cb3: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1cb6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1cba: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1cbf: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1cc2: mov_imm:
	regs[5] = 0xefcd44a2, opcode= 0x09
0x1cc8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ccc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1cd1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1cd4: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1cdb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ce0: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1ce6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1cea: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1cef: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1cf2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1cf5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1cf8: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1cfb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1cfe: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1d02: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d07: mov_imm:
	regs[5] = 0xf058f02c, opcode= 0x09
0x1d0e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d13: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d16: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1d19: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1d1c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1d20: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d25: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1d29: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d2e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1d31: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1d35: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d3a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d3e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d43: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1d46: mov_imm:
	regs[5] = 0x256d8db0, opcode= 0x09
0x1d4d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d52: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d56: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d5b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1d5e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1d64: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1d6b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d70: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1d73: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1d76: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1d79: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1d7c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1d80: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d85: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d88: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1d8b: mov_imm:
	regs[5] = 0x6a56dfa0, opcode= 0x09
0x1d91: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d94: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1d97: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1d9a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1d9d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1da1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1da6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1da9: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1dac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1daf: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1db2: mov_imm:
	regs[5] = 0x7f38a11e, opcode= 0x09
0x1db8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1dbb: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1dbe: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1dc5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1dca: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1dd0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1dd4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1dd9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1ddc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1de0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1de5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1de8: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1deb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1def: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1df4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1df8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1dfd: mov_imm:
	regs[5] = 0x14b1a3e6, opcode= 0x09
0x1e03: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e06: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1e09: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1e0c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1e0f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1e13: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e18: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1e1c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e21: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1e24: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e27: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1e2a: mov_imm:
	regs[5] = 0x876f13ac, opcode= 0x09
0x1e30: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e34: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e39: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1e3c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1e43: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e48: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1e4f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e54: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1e57: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1e5a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1e5d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1e60: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1e64: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e69: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e6c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1e70: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e75: mov_imm:
	regs[5] = 0xecfa47f0, opcode= 0x09
0x1e7b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e7f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e84: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1e87: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1e8b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e90: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1e93: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1e97: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e9c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1e9f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1ea2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ea5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1ea8: mov_imm:
	regs[5] = 0x1ff96bde, opcode= 0x09
0x1eaf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1eb4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1eb7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1eba: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1ec0: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1ec6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1eca: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ecf: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1ed3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ed8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1edb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1edf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ee4: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1ee7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1eea: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1eed: mov_imm:
	regs[5] = 0xc224df02, opcode= 0x09
0x1ef3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ef6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1efa: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1eff: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1f02: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1f05: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1f08: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1f0b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1f0e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f12: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f17: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1f1a: mov_imm:
	regs[5] = 0xa3602d6a, opcode= 0x09
0x1f20: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f23: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1f27: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f2c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1f33: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f38: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1f3e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1f41: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1f45: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f4a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1f4e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f53: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1f56: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1f5a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f5f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f62: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1f65: mov_imm:
	regs[5] = 0x150f65b8, opcode= 0x09
0x1f6c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f71: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f74: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1f77: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1f7a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1f7e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f83: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1f86: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1f89: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1f8c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f8f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1f92: mov_imm:
	regs[5] = 0xc46f9f5f, opcode= 0x09
0x1f98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f9b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1f9e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x1fa5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1faa: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x1fb0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x1fb3: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x1fb7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1fbc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1fbf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1fc2: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1fc5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1fc9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1fce: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1fd1: mov_imm:
	regs[5] = 0x6c8ddf62, opcode= 0x09
0x1fd8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1fdd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1fe0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1fe3: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x1fe6: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x1fea: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1fef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1ff3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ff8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1ffb: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x1fff: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2004: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2007: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x200a: mov_imm:
	regs[5] = 0x2e97b6af, opcode= 0x09
0x2010: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2013: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2016: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x201c: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2023: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2028: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x202b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x202e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2031: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2034: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2037: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x203b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2040: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2043: mov_imm:
	regs[5] = 0x53ef11d3, opcode= 0x09
0x2049: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x204c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x204f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2052: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2055: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2058: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x205b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x205e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2061: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2064: mov_imm:
	regs[5] = 0x17f3764e, opcode= 0x09
0x206b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2070: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2073: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2076: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x207c: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2083: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2088: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x208b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x208f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2094: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2097: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x209b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x20a0: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x20a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x20a6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x20a9: mov_imm:
	regs[5] = 0x12b8b3d, opcode= 0x09
0x20af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x20b2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x20b6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x20bb: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x20bf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x20c4: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x20c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x20ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x20cd: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x20d1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x20d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x20d9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x20dc: mov_imm:
	regs[5] = 0xa8c9a15, opcode= 0x09
0x20e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x20e5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x20e8: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x20ef: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x20f4: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x20fa: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x20fe: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2103: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2107: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x210c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x210f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2112: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2115: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2118: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x211b: mov_imm:
	regs[5] = 0xa6e17866, opcode= 0x09
0x2121: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2124: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2127: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x212a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x212d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2130: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2134: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2139: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x213d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2142: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2145: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2148: mov_imm:
	regs[5] = 0x429e4a59, opcode= 0x09
0x214e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2151: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2154: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x215a: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2160: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2164: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2169: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x216c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x216f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2172: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2176: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x217b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x217f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2184: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2187: mov_imm:
	regs[5] = 0x4606349c, opcode= 0x09
0x218d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2190: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2194: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2199: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x219d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x21a2: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x21a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x21a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x21ab: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x21ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x21b2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x21b7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x21ba: mov_imm:
	regs[5] = 0x56287821, opcode= 0x09
0x21c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x21c3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x21c6: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x21cc: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x21d2: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x21d5: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x21d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x21dc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x21e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x21e5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x21ea: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x21ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x21f1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x21f6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x21f9: mov_imm:
	regs[5] = 0x8263cff4, opcode= 0x09
0x21ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2203: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2208: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x220c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2211: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2214: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2218: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x221d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2220: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2223: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2226: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2229: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x222d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2232: mov_imm:
	regs[5] = 0xa3bd6e86, opcode= 0x09
0x2239: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x223e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2241: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2244: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x224b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2250: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2256: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2259: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x225d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2262: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2266: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x226b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x226e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2272: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2277: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x227a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x227d: mov_imm:
	regs[5] = 0x52e0eba5, opcode= 0x09
0x2283: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2286: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2289: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x228c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x228f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2292: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2295: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2299: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x229e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x22a1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x22a4: mov_imm:
	regs[5] = 0x94f72d85, opcode= 0x09
0x22aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x22ad: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x22b0: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x22b6: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x22bc: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x22c0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x22c5: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x22c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x22cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x22ce: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x22d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x22d4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x22d7: mov_imm:
	regs[5] = 0x20d2ac9f, opcode= 0x09
0x22dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x22e0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x22e4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x22e9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x22ec: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x22ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x22f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x22f6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x22fb: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x22fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2301: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2304: mov_imm:
	regs[5] = 0x35a9d9c0, opcode= 0x09
0x230a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x230e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2313: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2316: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x231c: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2322: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2325: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2328: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x232b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x232e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2331: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2334: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2337: mov_imm:
	regs[5] = 0x8a1e329f, opcode= 0x09
0x233d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2341: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2346: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2349: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x234c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x234f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2352: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2355: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2359: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x235e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2362: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2367: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x236a: mov_imm:
	regs[5] = 0x12c66c0f, opcode= 0x09
0x2370: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2373: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2376: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x237c: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2382: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2386: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x238b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x238e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2391: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2394: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2398: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x239d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x23a0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x23a3: mov_imm:
	regs[5] = 0x3cd69473, opcode= 0x09
0x23a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x23ac: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x23af: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x23b2: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x23b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x23b9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x23be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x23c1: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x23c5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x23ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x23cd: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x23d0: mov_imm:
	regs[5] = 0xa4129379, opcode= 0x09
0x23d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x23d9: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x23dd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x23e2: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x23e9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x23ee: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x23f4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x23f8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x23fd: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2401: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2406: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2409: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x240c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2410: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2415: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2418: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x241c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2421: mov_imm:
	regs[5] = 0x742039b4, opcode= 0x09
0x2427: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x242a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x242d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2431: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2436: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2439: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x243d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2442: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2445: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2448: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x244b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x244e: mov_imm:
	regs[5] = 0x6fa38ff1, opcode= 0x09
0x2454: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2457: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x245a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2461: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2466: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x246d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2472: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2475: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2478: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x247b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x247e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2481: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2484: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2487: mov_imm:
	regs[5] = 0x75648e63, opcode= 0x09
0x248d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2491: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2496: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2499: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x249c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x249f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x24a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x24a6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x24ab: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x24ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x24b1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x24b4: mov_imm:
	regs[5] = 0xfb5f53c7, opcode= 0x09
0x24ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x24be: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x24c3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x24c6: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x24cc: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x24d2: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x24d5: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x24d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x24db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x24df: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x24e4: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x24e8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x24ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x24f0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x24f4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x24f9: mov_imm:
	regs[5] = 0xe2c36522, opcode= 0x09
0x24ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2502: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2506: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x250b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x250e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2511: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2515: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x251a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x251d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2521: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2526: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2529: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x252c: mov_imm:
	regs[5] = 0xe9f31008, opcode= 0x09
0x2533: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2538: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x253b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x253e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2544: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x254a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x254d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2551: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2556: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2559: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x255c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x255f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2562: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2565: mov_imm:
	regs[5] = 0xfd4f3654, opcode= 0x09
0x256b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x256e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2571: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2574: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2577: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x257a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x257d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2580: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2583: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2587: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x258c: mov_imm:
	regs[5] = 0x9f50b0ac, opcode= 0x09
0x2593: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2598: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x259b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x259e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x25a5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25aa: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x25b0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x25b3: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x25b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x25b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x25bc: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x25bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x25c2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x25c5: mov_imm:
	regs[5] = 0x731873d8, opcode= 0x09
0x25cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x25ce: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x25d1: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x25d4: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x25d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x25db: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x25e3: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x25e7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x25ef: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x25f3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25f8: mov_imm:
	regs[5] = 0x1948eaf9, opcode= 0x09
0x25fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2602: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2607: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x260a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2610: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2616: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2619: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x261c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x261f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2622: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2625: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2628: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x262b: mov_imm:
	regs[5] = 0x8e040f4c, opcode= 0x09
0x2631: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2634: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2637: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x263b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2640: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2644: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2649: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x264c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x264f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2652: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2656: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x265b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x265e: mov_imm:
	regs[5] = 0x5a0bc4c, opcode= 0x09
0x2665: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x266a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x266e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2673: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2676: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x267d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2682: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2689: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x268e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2691: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2694: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2697: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x269a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x269d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x26a0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x26a3: mov_imm:
	regs[5] = 0xc89b954d, opcode= 0x09
0x26a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x26ac: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x26af: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x26b2: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x26b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x26b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x26bc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x26c1: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x26c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x26c7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x26ca: mov_imm:
	regs[5] = 0xe5ab0932, opcode= 0x09
0x26d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x26d4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x26d9: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x26dc: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x26e2: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x26e8: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x26ec: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x26f1: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x26f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x26f8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x26fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2700: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2703: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2706: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2709: mov_imm:
	regs[5] = 0xb3316a6d, opcode= 0x09
0x2710: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2715: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2719: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x271e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2722: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2727: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x272a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x272e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2733: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2736: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2739: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x273c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2740: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2745: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2748: mov_imm:
	regs[5] = 0x4f6cd91c, opcode= 0x09
0x274e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2751: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2754: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x275a: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2760: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2763: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2766: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x276a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x276f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2772: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2775: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2779: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x277e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2781: mov_imm:
	regs[5] = 0x21b8d4b8, opcode= 0x09
0x2787: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x278a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x278d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2791: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2796: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2799: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x279d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x27a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x27a5: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x27a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x27ac: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x27b1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x27b5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x27ba: mov_imm:
	regs[5] = 0x97018168, opcode= 0x09
0x27c1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x27c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x27c9: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x27cc: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x27d2: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x27d8: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x27db: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x27df: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x27e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x27e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x27ea: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x27ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x27f0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x27f3: mov_imm:
	regs[5] = 0x2d831c04, opcode= 0x09
0x27fa: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x27ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2802: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2805: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2808: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x280b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x280e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2811: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2814: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2817: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x281a: mov_imm:
	regs[5] = 0x311bb0e5, opcode= 0x09
0x2820: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2823: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2826: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x282d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2832: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2838: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x283c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2841: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2844: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2847: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x284a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x284d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2850: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2854: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2859: mov_imm:
	regs[5] = 0xc59c6260, opcode= 0x09
0x285f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2862: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2865: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2868: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x286c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2871: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2874: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2878: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x287d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2880: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2883: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2886: mov_imm:
	regs[5] = 0x3771cf7, opcode= 0x09
0x288c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2890: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2895: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2899: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x289e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x28a5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x28aa: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x28b0: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x28b4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x28b9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x28bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x28c0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x28c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x28c9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x28ce: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x28d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x28d4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x28d7: mov_imm:
	regs[5] = 0xc6d8273a, opcode= 0x09
0x28de: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x28e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x28e7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x28ec: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x28ef: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x28f2: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x28f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x28f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x28fb: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x28fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2901: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2905: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x290a: mov_imm:
	regs[5] = 0x6ffebff2, opcode= 0x09
0x2910: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2913: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2917: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x291c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2922: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2929: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x292e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2931: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2935: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x293a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x293e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2943: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2946: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2949: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x294d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2952: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2955: mov_imm:
	regs[5] = 0x28535931, opcode= 0x09
0x295b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x295e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2962: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2967: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x296b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2970: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2973: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2976: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2979: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x297c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x297f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2982: mov_imm:
	regs[5] = 0x307b76ff, opcode= 0x09
0x2989: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x298e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2991: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2995: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x299a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x29a0: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x29a6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x29aa: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x29af: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x29b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x29b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x29b8: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x29bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x29be: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x29c1: mov_imm:
	regs[5] = 0x658b187a, opcode= 0x09
0x29c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x29ca: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x29cd: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x29d0: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x29d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x29d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x29d9: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x29dd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x29e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x29e6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x29eb: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x29ef: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x29f4: mov_imm:
	regs[5] = 0x47443e93, opcode= 0x09
0x29fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x29fe: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a03: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2a07: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a0c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2a12: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2a18: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2a1b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2a1e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2a21: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2a24: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2a27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a2a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2a2d: mov_imm:
	regs[5] = 0x7933ec7a, opcode= 0x09
0x2a33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a36: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2a39: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2a3d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a42: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2a45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2a48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2a4b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2a4f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a57: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2a5b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a60: mov_imm:
	regs[5] = 0xc57e991a, opcode= 0x09
0x2a66: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a69: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2a6c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2a73: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a78: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2a7e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2a81: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2a84: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2a87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2a8b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a90: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2a94: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a99: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a9c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2a9f: mov_imm:
	regs[5] = 0x392be15f, opcode= 0x09
0x2aa5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2aa9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2aae: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2ab1: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2ab4: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2ab7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2aba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2abd: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2ac0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ac3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2ac6: mov_imm:
	regs[5] = 0x1c22f633, opcode= 0x09
0x2acc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2acf: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2ad2: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2ad8: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2ade: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2ae2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ae7: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2aea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2aee: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2af3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2af7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2afc: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2aff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b02: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2b06: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b0b: mov_imm:
	regs[5] = 0x1737fd75, opcode= 0x09
0x2b11: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b14: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2b18: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b1d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2b20: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2b23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2b26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2b2a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b2f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2b32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b35: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2b38: mov_imm:
	regs[5] = 0x17bbb630, opcode= 0x09
0x2b3f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b44: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b47: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2b4b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b50: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2b56: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2b5c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2b5f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2b63: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b68: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2b6b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2b6e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2b72: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b77: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b7a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2b7d: mov_imm:
	regs[5] = 0x3d3015ca, opcode= 0x09
0x2b83: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b87: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b8c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2b8f: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2b92: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2b96: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b9b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2b9e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2ba1: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2ba4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ba8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2bad: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2bb0: mov_imm:
	regs[5] = 0xe71490a3, opcode= 0x09
0x2bb7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2bbc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2bbf: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2bc2: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2bc8: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2bce: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2bd1: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2bd4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2bd7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2bdb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2be0: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2be3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2be6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2bea: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2bef: mov_imm:
	regs[5] = 0xdf936367, opcode= 0x09
0x2bf5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2bf8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2bfb: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2bfe: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2c02: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c07: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2c0a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2c0d: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2c10: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c14: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c19: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2c1c: mov_imm:
	regs[5] = 0xd037a4b8, opcode= 0x09
0x2c22: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c26: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c2b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2c2e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2c35: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c3a: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2c41: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c46: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2c49: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2c4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2c4f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2c53: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c58: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2c5c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c61: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c64: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2c68: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c6d: mov_imm:
	regs[5] = 0xbf11e675, opcode= 0x09
0x2c73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c76: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2c79: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2c7c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2c7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2c83: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2c8b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2c8e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c91: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2c94: mov_imm:
	regs[5] = 0x3f648e23, opcode= 0x09
0x2c9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c9e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ca3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2ca7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2cac: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2cb2: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2cb8: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2cbc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2cc1: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2cc4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2cc7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2cca: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2ccd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2cd0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2cd4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2cd9: mov_imm:
	regs[5] = 0x1a946cd4, opcode= 0x09
0x2cdf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ce3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ce8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2cec: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2cf1: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2cf5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2cfa: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2cfd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2d01: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d06: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2d09: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2d0c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d0f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2d12: mov_imm:
	regs[5] = 0x925c77d3, opcode= 0x09
0x2d18: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d1b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2d1e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2d24: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2d2a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2d2d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2d30: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2d33: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2d36: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2d39: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d3c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2d3f: mov_imm:
	regs[5] = 0x2dfe4071, opcode= 0x09
0x2d45: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d48: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2d4b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2d4e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2d51: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2d54: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2d57: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2d5a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d5e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d63: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2d66: mov_imm:
	regs[5] = 0x73dcdc3c, opcode= 0x09
0x2d6d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d72: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d75: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2d78: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2d7f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d84: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2d8b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d90: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2d93: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2d96: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2d99: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2d9c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2d9f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2da3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2da8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2dab: mov_imm:
	regs[5] = 0xb325c46a, opcode= 0x09
0x2db1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2db4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2db7: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2dba: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2dbe: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2dc3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2dc6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2dca: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2dcf: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2dd2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2dd5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2dd8: mov_imm:
	regs[5] = 0x9dd5fa6d, opcode= 0x09
0x2dde: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2de1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2de5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2dea: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2df0: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2df6: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2df9: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2dfc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2dff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2e02: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2e05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e08: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2e0c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e11: mov_imm:
	regs[5] = 0x3bd49f30, opcode= 0x09
0x2e17: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e1a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2e1d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2e20: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2e23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2e26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2e29: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2e2d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e36: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e3b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2e3f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e44: mov_imm:
	regs[5] = 0xe7cb8c83, opcode= 0x09
0x2e4a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e4d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2e51: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e56: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2e5c: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2e62: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2e65: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2e68: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2e6b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2e6e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2e71: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e74: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2e77: mov_imm:
	regs[5] = 0x473db2ee, opcode= 0x09
0x2e7d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e80: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2e84: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e89: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2e8d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e92: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2e95: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2e98: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2e9b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2e9f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ea4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ea7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2eaa: mov_imm:
	regs[5] = 0xaa34a64c, opcode= 0x09
0x2eb0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2eb3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2eb6: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2ebc: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2ec2: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2ec5: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2ec8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2ecb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2ece: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2ed1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ed5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2eda: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2edd: mov_imm:
	regs[5] = 0xc113657a, opcode= 0x09
0x2ee3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ee7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2eec: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2eef: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2ef2: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2ef5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2ef9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2efe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2f02: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f07: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2f0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f0d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2f10: mov_imm:
	regs[5] = 0x969a1a1, opcode= 0x09
0x2f17: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f1c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f20: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f25: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2f28: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2f2e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2f34: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2f37: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2f3a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2f3d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2f40: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2f43: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f46: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2f49: mov_imm:
	regs[5] = 0x45a2a899, opcode= 0x09
0x2f4f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f53: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f58: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2f5b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2f5e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2f61: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2f64: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2f67: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2f6a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f6e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f73: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2f76: mov_imm:
	regs[5] = 0x6d679aca, opcode= 0x09
0x2f7c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f7f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2f82: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2f88: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2f8f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f94: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2f97: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x2f9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2f9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2fa0: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2fa4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2fa9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2fac: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2faf: mov_imm:
	regs[5] = 0xec249608, opcode= 0x09
0x2fb5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2fb8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2fbb: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x2fbe: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x2fc2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2fc7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2fcb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2fd0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2fd3: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x2fd6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2fd9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2fdd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2fe2: mov_imm:
	regs[5] = 0x4a9e02d1, opcode= 0x09
0x2fe8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2feb: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2fee: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x2ff4: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x2ffa: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x2ffd: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x3000: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3003: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3006: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3009: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x300c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x300f: mov_imm:
	regs[5] = 0xc5882f33, opcode= 0x09
0x3015: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3018: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x301b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x301e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3022: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3027: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x302a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x302e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3033: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3036: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3039: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x303c: mov_imm:
	regs[5] = 0x42e714a3, opcode= 0x09
0x3042: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3045: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3049: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x304e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x3054: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x305a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x305d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x3061: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3066: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3069: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x306c: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x306f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3072: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3075: mov_imm:
	regs[5] = 0x9d5bbae9, opcode= 0x09
0x307c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3081: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3084: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3087: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x308a: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x308e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3093: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3096: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x309a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x309f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x30a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x30a6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x30ab: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x30af: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x30b4: mov_imm:
	regs[5] = 0x545665fd, opcode= 0x09
0x30ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x30be: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x30c3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x30c7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x30cc: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x30d3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x30d8: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x30de: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x30e1: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x30e5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x30ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x30ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x30f0: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x30f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x30f6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x30f9: mov_imm:
	regs[5] = 0xbd9e2fae, opcode= 0x09
0x30ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3103: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3108: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x310b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x310e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3112: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3117: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x311a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x311e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3123: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3126: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3129: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x312c: mov_imm:
	regs[5] = 0x717832c4, opcode= 0x09
0x3132: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3135: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3139: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x313e: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x3144: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x314b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3150: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x3153: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x3156: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x315a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x315f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3162: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3165: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3168: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x316b: mov_imm:
	regs[5] = 0x35ce53ee, opcode= 0x09
0x3171: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3174: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3178: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x317d: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x3180: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3183: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3187: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x318c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x318f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3193: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3198: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x319b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x319e: mov_imm:
	regs[5] = 0xe16972cf, opcode= 0x09
0x31a5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x31aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x31ad: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x31b0: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x31b6: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x31bc: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x31c0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x31c5: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x31c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x31cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x31ce: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x31d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x31d4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x31d7: mov_imm:
	regs[5] = 0x41cb9449, opcode= 0x09
0x31dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x31e0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x31e4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x31e9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x31ec: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x31ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x31f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x31f6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x31fb: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x31fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3201: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3205: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x320a: mov_imm:
	regs[5] = 0xba65787b, opcode= 0x09
0x3210: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3213: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3216: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x321c: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x3222: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x3225: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x3228: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x322b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x322f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3234: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3238: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x323d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3241: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3246: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3249: mov_imm:
	regs[5] = 0x923526e8, opcode= 0x09
0x324f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3252: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3255: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x3258: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x325b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x325e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3262: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3267: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x326a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x326e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3273: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3276: mov_imm:
	regs[5] = 0x7cc6fc3d, opcode= 0x09
0x327d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3282: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3285: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3288: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x328e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x3295: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x329a: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x329d: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x32a1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x32a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x32a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x32ac: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x32b0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x32b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x32b8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x32bb: mov_imm:
	regs[5] = 0x3b1821a4, opcode= 0x09
0x32c2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x32c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x32ca: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x32cd: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x32d0: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x32d4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x32d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x32dd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x32e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x32e5: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x32e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x32eb: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x32ee: mov_imm:
	regs[5] = 0x9e9bfdf2, opcode= 0x09
0x32f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x32f8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x32fd: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3300: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x3306: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x330c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x330f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x3312: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3315: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3318: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x331b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x331e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3321: mov_imm:
	regs[5] = 0xe6667b02, opcode= 0x09
0x3328: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x332d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3330: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3334: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3339: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x333c: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3340: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3345: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3348: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x334b: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x334e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3351: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3354: mov_imm:
	regs[5] = 0xf6bd6953, opcode= 0x09
0x335a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x335d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3360: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x3366: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x336c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x336f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x3372: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3375: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3378: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x337b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x337e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3381: mov_imm:
	regs[5] = 0x909f0500, opcode= 0x09
0x3387: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x338b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3390: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3394: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3399: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x339d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x33a2: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x33a6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x33ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x33ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x33b1: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x33b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x33b7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x33ba: mov_imm:
	regs[5] = 0xddb89bf6, opcode= 0x09
0x33c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x33c3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x33c7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x33cc: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x33d2: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x33d8: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x33db: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x33de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x33e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x33e4: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x33e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x33ea: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x33ed: mov_imm:
	regs[5] = 0x7c59ba80, opcode= 0x09
0x33f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x33f6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x33f9: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x33fd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3402: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3406: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x340b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x340e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3411: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3414: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3417: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x341a: mov_imm:
	regs[5] = 0x7e17a96, opcode= 0x09
0x3420: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3424: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3429: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x342c: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x3432: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x3438: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x343b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x343f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3444: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3448: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x344d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3450: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3453: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3456: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3459: mov_imm:
	regs[5] = 0x23f72c24, opcode= 0x09
0x345f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3462: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3465: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x3468: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x346c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3471: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3474: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3477: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x347a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x347d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3480: mov_imm:
	regs[5] = 0x5027e4a3, opcode= 0x09
0x3486: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x348a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x348f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3493: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3498: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x349e: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x34a4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x34a7: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x34ab: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x34b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x34b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x34b7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x34bc: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x34bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x34c2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x34c5: mov_imm:
	regs[5] = 0x7fe3467a, opcode= 0x09
0x34cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x34ce: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x34d1: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x34d5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x34da: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x34dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x34e1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x34e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x34e9: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x34ed: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x34f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x34f5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x34f8: mov_imm:
	regs[5] = 0xb1a601cb, opcode= 0x09
0x34fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3501: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3505: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x350a: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x3510: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x3516: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x3519: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x351c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x351f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3522: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3525: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3528: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x352b: mov_imm:
	regs[5] = 0xeb244454, opcode= 0x09
0x3532: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3537: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x353b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3540: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3543: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x3546: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3549: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x354c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3550: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3555: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3558: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x355c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3561: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3564: mov_imm:
	regs[5] = 0x692fd261, opcode= 0x09
0x356a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x356d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3570: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x3576: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x357d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3582: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x3586: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x358b: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x358f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3594: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3597: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x359a: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x359e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x35a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x35a7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x35ac: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x35af: mov_imm:
	regs[5] = 0x1092d3f7, opcode= 0x09
0x35b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x35b9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x35be: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x35c1: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x35c4: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x35c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x35ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x35cd: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x35d1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x35d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x35d9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x35dd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x35e2: mov_imm:
	regs[5] = 0xb6496925, opcode= 0x09
0x35e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x35ec: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x35f1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x35f4: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x35fb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3600: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x3607: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x360c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x360f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x3612: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3615: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3618: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x361b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x361f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3624: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3627: mov_imm:
	regs[5] = 0x14928e83, opcode= 0x09
0x362d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3630: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3633: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x3636: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3639: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x363c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x363f: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3643: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3648: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x364c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3651: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3654: mov_imm:
	regs[5] = 0x7cd331e0, opcode= 0x09
0x365a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x365d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3660: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x3666: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x366c: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x366f: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x3672: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3676: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x367b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x367e: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3682: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3687: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x368a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x368e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3693: mov_imm:
	regs[5] = 0xaae8275b, opcode= 0x09
0x3699: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x369d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x36a2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x36a5: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x36a8: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x36ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x36ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x36b1: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x36b5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x36ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x36bd: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x36c0: mov_imm:
	regs[5] = 0x818ca212, opcode= 0x09
0x36c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x36ca: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x36cf: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x36d2: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x36d9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x36de: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x36e4: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x36e7: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x36ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x36ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x36f0: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x36f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x36f6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x36f9: mov_imm:
	regs[5] = 0x1177ad9c, opcode= 0x09
0x36ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3703: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3708: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x370b: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x370e: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3711: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3714: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3717: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x371a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x371d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3720: mov_imm:
	regs[5] = 0x18a630fc, opcode= 0x09
0x3726: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3729: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x372d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3732: mov_imm:
	regs[20] = 0x4, opcode= 0x09
0x3738: mov_imm:
	regs[21] = 0x5, opcode= 0x09
0x373e: mov_regs:
	regs[2] = regs[1], opcode= 0x00
0x3741: mov_regs:
	regs[3] = regs[1], opcode= 0x00
0x3745: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x374a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x374d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3750: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3753: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3756: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x375a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x375f: mov_imm:
	regs[5] = 0x77ab0a4e, opcode= 0x09
0x3765: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3769: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x376e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3771: mov_regs:
	regs[2] = regs[0], opcode= 0x00
0x3774: mov_regs:
	regs[3] = regs[0], opcode= 0x00
0x3778: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x377d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3780: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3783: mov_regs:
	regs[4] = regs[2], opcode= 0x00
0x3786: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3789: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x378c: mov_imm:
	regs[5] = 0x1d35d0bf, opcode= 0x09
0x3792: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3795: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3798: mov_imm:
	regs[30] = 0x79fff59, opcode= 0x09
0x379e: mov_imm:
	regs[31] = 0xb5e67705, opcode= 0x09
0x37a4: xor_regs:
	regs[0] ^= regs[30], opcode= 0x03
0x37a7: xor_regs:
	regs[1] ^= regs[31], opcode= 0x03
max register index:31
