Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Sep  7 20:02:25 2025
| Host         : DESKTOP-9SQ9M3B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AES_Encryption_timing_summary_routed.rpt -pb AES_Encryption_timing_summary_routed.pb -rpx AES_Encryption_timing_summary_routed.rpx -warn_on_violation
| Design       : AES_Encryption
| Device       : 7vx485t-ffg1157
| Speed File   : -2L  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.557        0.000                      0                 6528        0.052        0.000                      0                 6528        4.600        0.000                       0                  6401  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             0.557        0.000                      0                 6528        0.052        0.000                      0                 6528        4.600        0.000                       0                  6401  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 gen_rounds[10].round_key_inst/DUT/Q_reg[101]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_out[101]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 2.282ns (50.226%)  route 2.262ns (49.774%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.764ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y31                  IBUF (Prop_ibuf_I_O)         0.640     0.640 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.267    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.360 r  clk_IBUF_BUFG_inst/O
                         net (fo=6400, routed)        1.404     3.764    gen_rounds[10].round_key_inst/DUT/CLK
    SLICE_X119Y149       FDCE                                         r  gen_rounds[10].round_key_inst/DUT/Q_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y149       FDCE (Prop_fdce_C_Q)         0.223     3.987 r  gen_rounds[10].round_key_inst/DUT/Q_reg[101]/Q
                         net (fo=1, routed)           2.262     6.248    cipher_out_OBUF[101]
    AG21                 OBUF (Prop_obuf_I_O)         2.059     8.308 r  cipher_out_OBUF[101]_inst/O
                         net (fo=0)                   0.000     8.308    cipher_out[101]
    AG21                                                              r  cipher_out[101] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.135     9.865    
                         output delay                -1.000     8.865    
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                          -8.308    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 gen_rounds[10].round_key_inst/DUT/Q_reg[91]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_out[91]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 2.340ns (49.767%)  route 2.362ns (50.233%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y31                  IBUF (Prop_ibuf_I_O)         0.640     0.640 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.267    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.360 r  clk_IBUF_BUFG_inst/O
                         net (fo=6400, routed)        1.232     3.592    gen_rounds[10].round_key_inst/DUT/CLK
    SLICE_X120Y155       FDCE                                         r  gen_rounds[10].round_key_inst/DUT/Q_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y155       FDCE (Prop_fdce_C_Q)         0.259     3.851 r  gen_rounds[10].round_key_inst/DUT/Q_reg[91]/Q
                         net (fo=1, routed)           2.362     6.212    cipher_out_OBUF[91]
    AP16                 OBUF (Prop_obuf_I_O)         2.081     8.293 r  cipher_out_OBUF[91]_inst/O
                         net (fo=0)                   0.000     8.293    cipher_out[91]
    AP16                                                              r  cipher_out[91] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.135     9.865    
                         output delay                -1.000     8.865    
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 gen_rounds[10].round_key_inst/DUT/Q_reg[96]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_out[96]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 2.338ns (51.820%)  route 2.174ns (48.180%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.764ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y31                  IBUF (Prop_ibuf_I_O)         0.640     0.640 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.267    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.360 r  clk_IBUF_BUFG_inst/O
                         net (fo=6400, routed)        1.404     3.764    gen_rounds[10].round_key_inst/DUT/CLK
    SLICE_X118Y145       FDCE                                         r  gen_rounds[10].round_key_inst/DUT/Q_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y145       FDCE (Prop_fdce_C_Q)         0.259     4.023 r  gen_rounds[10].round_key_inst/DUT/Q_reg[96]/Q
                         net (fo=1, routed)           2.174     6.197    cipher_out_OBUF[96]
    AM18                 OBUF (Prop_obuf_I_O)         2.079     8.276 r  cipher_out_OBUF[96]_inst/O
                         net (fo=0)                   0.000     8.276    cipher_out[96]
    AM18                                                              r  cipher_out[96] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.135     9.865    
                         output delay                -1.000     8.865    
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 gen_rounds[10].round_key_inst/DUT/Q_reg[83]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_out[83]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 2.328ns (49.760%)  route 2.351ns (50.240%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y31                  IBUF (Prop_ibuf_I_O)         0.640     0.640 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.267    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.360 r  clk_IBUF_BUFG_inst/O
                         net (fo=6400, routed)        1.232     3.592    gen_rounds[10].round_key_inst/DUT/CLK
    SLICE_X120Y151       FDCE                                         r  gen_rounds[10].round_key_inst/DUT/Q_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y151       FDCE (Prop_fdce_C_Q)         0.259     3.851 r  gen_rounds[10].round_key_inst/DUT/Q_reg[83]/Q
                         net (fo=1, routed)           2.351     6.201    cipher_out_OBUF[83]
    AL18                 OBUF (Prop_obuf_I_O)         2.069     8.270 r  cipher_out_OBUF[83]_inst/O
                         net (fo=0)                   0.000     8.270    cipher_out[83]
    AL18                                                              r  cipher_out[83] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.135     9.865    
                         output delay                -1.000     8.865    
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 gen_rounds[10].round_key_inst/DUT/Q_reg[119]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_out[119]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 2.303ns (49.257%)  route 2.373ns (50.743%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.591ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y31                  IBUF (Prop_ibuf_I_O)         0.640     0.640 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.267    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.360 r  clk_IBUF_BUFG_inst/O
                         net (fo=6400, routed)        1.231     3.591    gen_rounds[10].round_key_inst/DUT/CLK
    SLICE_X119Y157       FDCE                                         r  gen_rounds[10].round_key_inst/DUT/Q_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y157       FDCE (Prop_fdce_C_Q)         0.223     3.814 r  gen_rounds[10].round_key_inst/DUT/Q_reg[119]/Q
                         net (fo=1, routed)           2.373     6.187    cipher_out_OBUF[119]
    AG23                 OBUF (Prop_obuf_I_O)         2.080     8.267 r  cipher_out_OBUF[119]_inst/O
                         net (fo=0)                   0.000     8.267    cipher_out[119]
    AG23                                                              r  cipher_out[119] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.135     9.865    
                         output delay                -1.000     8.865    
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 gen_rounds[10].round_key_inst/DUT/Q_reg[89]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_out[89]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 2.338ns (50.064%)  route 2.332ns (49.936%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.593ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y31                  IBUF (Prop_ibuf_I_O)         0.640     0.640 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.267    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.360 r  clk_IBUF_BUFG_inst/O
                         net (fo=6400, routed)        1.233     3.593    gen_rounds[10].round_key_inst/DUT/CLK
    SLICE_X122Y154       FDCE                                         r  gen_rounds[10].round_key_inst/DUT/Q_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y154       FDCE (Prop_fdce_C_Q)         0.259     3.852 r  gen_rounds[10].round_key_inst/DUT/Q_reg[89]/Q
                         net (fo=1, routed)           2.332     6.183    cipher_out_OBUF[89]
    AP14                 OBUF (Prop_obuf_I_O)         2.079     8.262 r  cipher_out_OBUF[89]_inst/O
                         net (fo=0)                   0.000     8.262    cipher_out[89]
    AP14                                                              r  cipher_out[89] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.135     9.865    
                         output delay                -1.000     8.865    
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 gen_rounds[10].round_key_inst/DUT/Q_reg[92]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_out[92]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 2.347ns (50.407%)  route 2.309ns (49.593%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.589ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y31                  IBUF (Prop_ibuf_I_O)         0.640     0.640 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.267    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.360 r  clk_IBUF_BUFG_inst/O
                         net (fo=6400, routed)        1.229     3.589    gen_rounds[10].round_key_inst/DUT/CLK
    SLICE_X116Y154       FDCE                                         r  gen_rounds[10].round_key_inst/DUT/Q_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y154       FDCE (Prop_fdce_C_Q)         0.259     3.848 r  gen_rounds[10].round_key_inst/DUT/Q_reg[92]/Q
                         net (fo=1, routed)           2.309     6.157    cipher_out_OBUF[92]
    AP17                 OBUF (Prop_obuf_I_O)         2.088     8.245 r  cipher_out_OBUF[92]_inst/O
                         net (fo=0)                   0.000     8.245    cipher_out[92]
    AP17                                                              r  cipher_out[92] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.135     9.865    
                         output delay                -1.000     8.865    
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 gen_rounds[10].round_key_inst/DUT/Q_reg[86]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_out[86]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 2.285ns (49.064%)  route 2.372ns (50.936%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.589ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y31                  IBUF (Prop_ibuf_I_O)         0.640     0.640 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.267    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.360 r  clk_IBUF_BUFG_inst/O
                         net (fo=6400, routed)        1.229     3.589    gen_rounds[10].round_key_inst/DUT/CLK
    SLICE_X117Y151       FDCE                                         r  gen_rounds[10].round_key_inst/DUT/Q_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y151       FDCE (Prop_fdce_C_Q)         0.223     3.812 r  gen_rounds[10].round_key_inst/DUT/Q_reg[86]/Q
                         net (fo=1, routed)           2.372     6.184    cipher_out_OBUF[86]
    AL15                 OBUF (Prop_obuf_I_O)         2.062     8.245 r  cipher_out_OBUF[86]_inst/O
                         net (fo=0)                   0.000     8.245    cipher_out[86]
    AL15                                                              r  cipher_out[86] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.135     9.865    
                         output delay                -1.000     8.865    
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 gen_rounds[10].round_key_inst/DUT/Q_reg[122]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_out[122]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 2.329ns (50.088%)  route 2.320ns (49.912%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.588ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y31                  IBUF (Prop_ibuf_I_O)         0.640     0.640 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.267    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.360 r  clk_IBUF_BUFG_inst/O
                         net (fo=6400, routed)        1.228     3.588    gen_rounds[10].round_key_inst/DUT/CLK
    SLICE_X118Y161       FDCE                                         r  gen_rounds[10].round_key_inst/DUT/Q_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y161       FDCE (Prop_fdce_C_Q)         0.259     3.847 r  gen_rounds[10].round_key_inst/DUT/Q_reg[122]/Q
                         net (fo=1, routed)           2.320     6.167    cipher_out_OBUF[122]
    AJ21                 OBUF (Prop_obuf_I_O)         2.070     8.237 r  cipher_out_OBUF[122]_inst/O
                         net (fo=0)                   0.000     8.237    cipher_out[122]
    AJ21                                                              r  cipher_out[122] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.135     9.865    
                         output delay                -1.000     8.865    
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 gen_rounds[10].round_key_inst/DUT/Q_reg[127]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_out[127]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 2.363ns (50.848%)  route 2.284ns (49.152%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.589ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y31                  IBUF (Prop_ibuf_I_O)         0.640     0.640 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.267    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.360 r  clk_IBUF_BUFG_inst/O
                         net (fo=6400, routed)        1.229     3.589    gen_rounds[10].round_key_inst/DUT/CLK
    SLICE_X120Y160       FDCE                                         r  gen_rounds[10].round_key_inst/DUT/Q_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y160       FDCE (Prop_fdce_C_Q)         0.259     3.848 r  gen_rounds[10].round_key_inst/DUT/Q_reg[127]/Q
                         net (fo=1, routed)           2.284     6.132    cipher_out_OBUF[127]
    AL21                 OBUF (Prop_obuf_I_O)         2.104     8.236 r  cipher_out_OBUF[127]_inst/O
                         net (fo=0)                   0.000     8.236    cipher_out[127]
    AL21                                                              r  cipher_out[127] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.135     9.865    
                         output delay                -1.000     8.865    
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  0.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 gen_rounds[8].gen_mixcols.mix_columns_inst/DUT/Q_reg[103]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_rounds[8].round_key_inst/DUT/Q_reg[103]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.315%)  route 0.099ns (43.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y31                  IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.859    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=6400, routed)        0.555     1.440    gen_rounds[8].gen_mixcols.mix_columns_inst/DUT/clk
    SLICE_X85Y159        FDCE                                         r  gen_rounds[8].gen_mixcols.mix_columns_inst/DUT/Q_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y159        FDCE (Prop_fdce_C_Q)         0.100     1.540 r  gen_rounds[8].gen_mixcols.mix_columns_inst/DUT/Q_reg[103]/Q
                         net (fo=1, routed)           0.099     1.640    gen_key_expansion[8].key_exp_inst/DUT/Q_reg[127]_2[103]
    SLICE_X85Y157        LUT2 (Prop_lut2_I1_O)        0.028     1.668 r  gen_key_expansion[8].key_exp_inst/DUT/Q[103]_i_1__25/O
                         net (fo=1, routed)           0.000     1.668    gen_rounds[8].round_key_inst/DUT/D[103]
    SLICE_X85Y157        FDCE                                         r  gen_rounds[8].round_key_inst/DUT/Q_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y31                  IBUF (Prop_ibuf_I_O)         0.313     0.313 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.092    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=6400, routed)        0.755     1.877    gen_rounds[8].round_key_inst/DUT/clk
    SLICE_X85Y157        FDCE                                         r  gen_rounds[8].round_key_inst/DUT/Q_reg[103]/C
                         clock pessimism             -0.422     1.454    
                         clock uncertainty            0.100     1.554    
    SLICE_X85Y157        FDCE (Hold_fdce_C_D)         0.061     1.615    gen_rounds[8].round_key_inst/DUT/Q_reg[103]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Data_in[95]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initial_round_key_inst/DUT/Q_reg[95]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 0.541ns (17.640%)  route 2.526ns (82.360%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    AF28                                              0.000     1.000 r  Data_in[95] (IN)
                         net (fo=0)                   0.000     1.000    Data_in[95]
    AF28                 IBUF (Prop_ibuf_I_O)         0.505     1.505 r  Data_in_IBUF[95]_inst/O
                         net (fo=1, routed)           2.526     4.031    initial_round_key_inst/DUT/Data_in_IBUF[95]
    SLICE_X47Y209        LUT2 (Prop_lut2_I1_O)        0.036     4.067 r  initial_round_key_inst/DUT/Q[95]_i_1/O
                         net (fo=1, routed)           0.000     4.067    initial_round_key_inst/DUT/MM[95]
    SLICE_X47Y209        FDCE                                         r  initial_round_key_inst/DUT/Q_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y31                  IBUF (Prop_ibuf_I_O)         0.640     0.640 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.267    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.360 r  clk_IBUF_BUFG_inst/O
                         net (fo=6400, routed)        1.365     3.725    initial_round_key_inst/DUT/clk
    SLICE_X47Y209        FDCE                                         r  initial_round_key_inst/DUT/Q_reg[95]/C
                         clock pessimism              0.000     3.725    
                         clock uncertainty            0.135     3.860    
    SLICE_X47Y209        FDCE (Hold_fdce_C_D)         0.154     4.014    initial_round_key_inst/DUT/Q_reg[95]
  -------------------------------------------------------------------
                         required time                         -4.014    
                         arrival time                           4.067    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 key_in[61]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_key_expansion[1].key_exp_inst/DUT/Q_reg[93]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 0.556ns (17.979%)  route 2.535ns (82.021%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.713ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    J32                                               0.000     1.000 r  key_in[61] (IN)
                         net (fo=0)                   0.000     1.000    key_in[61]
    J32                  IBUF (Prop_ibuf_I_O)         0.520     1.520 r  key_in_IBUF[61]_inst/O
                         net (fo=4, routed)           2.535     4.054    gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/key_in_IBUF[7]
    SLICE_X48Y202        LUT5 (Prop_lut5_I0_O)        0.036     4.090 r  gen_key_expansion[1].key_exp_inst/sbox_loop[0].s_box/Q[93]_i_1__0/O
                         net (fo=1, routed)           0.000     4.090    gen_key_expansion[1].key_exp_inst/DUT/key_in[5][89]
    SLICE_X48Y202        FDCE                                         r  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y31                  IBUF (Prop_ibuf_I_O)         0.640     0.640 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.267    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.360 r  clk_IBUF_BUFG_inst/O
                         net (fo=6400, routed)        1.353     3.713    gen_key_expansion[1].key_exp_inst/DUT/CLK
    SLICE_X48Y202        FDCE                                         r  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[93]/C
                         clock pessimism              0.000     3.713    
                         clock uncertainty            0.135     3.848    
    SLICE_X48Y202        FDCE (Hold_fdce_C_D)         0.189     4.037    gen_key_expansion[1].key_exp_inst/DUT/Q_reg[93]
  -------------------------------------------------------------------
                         required time                         -4.037    
                         arrival time                           4.090    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 gen_rounds[8].gen_mixcols.mix_columns_inst/DUT/Q_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_rounds[8].round_key_inst/DUT/Q_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.315%)  route 0.099ns (43.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y31                  IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.859    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=6400, routed)        0.558     1.443    gen_rounds[8].gen_mixcols.mix_columns_inst/DUT/clk
    SLICE_X73Y155        FDCE                                         r  gen_rounds[8].gen_mixcols.mix_columns_inst/DUT/Q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y155        FDCE (Prop_fdce_C_Q)         0.100     1.543 r  gen_rounds[8].gen_mixcols.mix_columns_inst/DUT/Q_reg[37]/Q
                         net (fo=1, routed)           0.099     1.643    gen_key_expansion[8].key_exp_inst/DUT/Q_reg[127]_2[37]
    SLICE_X73Y153        LUT2 (Prop_lut2_I1_O)        0.028     1.671 r  gen_key_expansion[8].key_exp_inst/DUT/Q[37]_i_1__23/O
                         net (fo=1, routed)           0.000     1.671    gen_rounds[8].round_key_inst/DUT/D[37]
    SLICE_X73Y153        FDCE                                         r  gen_rounds[8].round_key_inst/DUT/Q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y31                  IBUF (Prop_ibuf_I_O)         0.313     0.313 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.092    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=6400, routed)        0.758     1.880    gen_rounds[8].round_key_inst/DUT/clk
    SLICE_X73Y153        FDCE                                         r  gen_rounds[8].round_key_inst/DUT/Q_reg[37]/C
                         clock pessimism             -0.422     1.457    
                         clock uncertainty            0.100     1.557    
    SLICE_X73Y153        FDCE (Hold_fdce_C_D)         0.060     1.617    gen_rounds[8].round_key_inst/DUT/Q_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Data_in[39]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initial_round_key_inst/DUT/Q_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.592ns (19.234%)  route 2.487ns (80.766%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    AN32                                              0.000     1.000 r  Data_in[39] (IN)
                         net (fo=0)                   0.000     1.000    Data_in[39]
    AN32                 IBUF (Prop_ibuf_I_O)         0.556     1.556 r  Data_in_IBUF[39]_inst/O
                         net (fo=1, routed)           2.487     4.043    initial_round_key_inst/DUT/Data_in_IBUF[39]
    SLICE_X47Y196        LUT2 (Prop_lut2_I1_O)        0.036     4.079 r  initial_round_key_inst/DUT/Q[39]_i_1/O
                         net (fo=1, routed)           0.000     4.079    initial_round_key_inst/DUT/MM[39]
    SLICE_X47Y196        FDCE                                         r  initial_round_key_inst/DUT/Q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y31                  IBUF (Prop_ibuf_I_O)         0.640     0.640 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.267    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.360 r  clk_IBUF_BUFG_inst/O
                         net (fo=6400, routed)        1.376     3.736    initial_round_key_inst/DUT/clk
    SLICE_X47Y196        FDCE                                         r  initial_round_key_inst/DUT/Q_reg[39]/C
                         clock pessimism              0.000     3.736    
                         clock uncertainty            0.135     3.871    
    SLICE_X47Y196        FDCE (Hold_fdce_C_D)         0.154     4.025    initial_round_key_inst/DUT/Q_reg[39]
  -------------------------------------------------------------------
                         required time                         -4.025    
                         arrival time                           4.079    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 gen_rounds[1].shift_rows_inst/DUT/Q_reg[79]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_rounds[1].gen_mixcols.mix_columns_inst/DUT/Q_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.980%)  route 0.128ns (50.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y31                  IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.859    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=6400, routed)        0.588     1.473    gen_rounds[1].shift_rows_inst/DUT/clk
    SLICE_X57Y191        FDCE                                         r  gen_rounds[1].shift_rows_inst/DUT/Q_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y191        FDCE (Prop_fdce_C_Q)         0.100     1.573 r  gen_rounds[1].shift_rows_inst/DUT/Q_reg[79]/Q
                         net (fo=3, routed)           0.128     1.701    gen_rounds[1].shift_rows_inst/DUT/shift_out[1][79]
    SLICE_X56Y192        LUT5 (Prop_lut5_I0_O)        0.028     1.729 r  gen_rounds[1].shift_rows_inst/DUT/Q[71]_i_1__10/O
                         net (fo=1, routed)           0.000     1.729    gen_rounds[1].gen_mixcols.mix_columns_inst/DUT/D[71]
    SLICE_X56Y192        FDCE                                         r  gen_rounds[1].gen_mixcols.mix_columns_inst/DUT/Q_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y31                  IBUF (Prop_ibuf_I_O)         0.313     0.313 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.092    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=6400, routed)        0.789     1.911    gen_rounds[1].gen_mixcols.mix_columns_inst/DUT/clk
    SLICE_X56Y192        FDCE                                         r  gen_rounds[1].gen_mixcols.mix_columns_inst/DUT/Q_reg[71]/C
                         clock pessimism             -0.423     1.487    
                         clock uncertainty            0.100     1.587    
    SLICE_X56Y192        FDCE (Hold_fdce_C_D)         0.087     1.674    gen_rounds[1].gen_mixcols.mix_columns_inst/DUT/Q_reg[71]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 key_in[116]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initial_round_key_inst/DUT/Q_reg[116]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.581ns (18.788%)  route 2.511ns (81.212%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    A30                                               0.000     1.000 r  key_in[116] (IN)
                         net (fo=0)                   0.000     1.000    key_in[116]
    A30                  IBUF (Prop_ibuf_I_O)         0.545     1.545 r  key_in_IBUF[116]_inst/O
                         net (fo=2, routed)           2.511     4.056    initial_round_key_inst/DUT/key_in_IBUF[116]
    SLICE_X48Y206        LUT2 (Prop_lut2_I0_O)        0.036     4.092 r  initial_round_key_inst/DUT/Q[116]_i_1/O
                         net (fo=1, routed)           0.000     4.092    initial_round_key_inst/DUT/MM[116]
    SLICE_X48Y206        FDCE                                         r  initial_round_key_inst/DUT/Q_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y31                  IBUF (Prop_ibuf_I_O)         0.640     0.640 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.267    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.360 r  clk_IBUF_BUFG_inst/O
                         net (fo=6400, routed)        1.352     3.712    initial_round_key_inst/DUT/clk
    SLICE_X48Y206        FDCE                                         r  initial_round_key_inst/DUT/Q_reg[116]/C
                         clock pessimism              0.000     3.712    
                         clock uncertainty            0.135     3.847    
    SLICE_X48Y206        FDCE (Hold_fdce_C_D)         0.189     4.036    initial_round_key_inst/DUT/Q_reg[116]
  -------------------------------------------------------------------
                         required time                         -4.036    
                         arrival time                           4.092    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 gen_rounds[1].shift_rows_inst/DUT/Q_reg[80]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_rounds[1].gen_mixcols.mix_columns_inst/DUT/Q_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.146ns (56.982%)  route 0.110ns (43.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y31                  IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.859    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=6400, routed)        0.590     1.475    gen_rounds[1].shift_rows_inst/DUT/clk
    SLICE_X56Y197        FDCE                                         r  gen_rounds[1].shift_rows_inst/DUT/Q_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y197        FDCE (Prop_fdce_C_Q)         0.118     1.593 r  gen_rounds[1].shift_rows_inst/DUT/Q_reg[80]/Q
                         net (fo=5, routed)           0.110     1.703    gen_rounds[1].shift_rows_inst/DUT/shift_out[1][80]
    SLICE_X58Y196        LUT5 (Prop_lut5_I3_O)        0.028     1.731 r  gen_rounds[1].shift_rows_inst/DUT/Q[73]_i_1__10/O
                         net (fo=1, routed)           0.000     1.731    gen_rounds[1].gen_mixcols.mix_columns_inst/DUT/D[73]
    SLICE_X58Y196        FDCE                                         r  gen_rounds[1].gen_mixcols.mix_columns_inst/DUT/Q_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y31                  IBUF (Prop_ibuf_I_O)         0.313     0.313 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.092    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=6400, routed)        0.790     1.912    gen_rounds[1].gen_mixcols.mix_columns_inst/DUT/clk
    SLICE_X58Y196        FDCE                                         r  gen_rounds[1].gen_mixcols.mix_columns_inst/DUT/Q_reg[73]/C
                         clock pessimism             -0.423     1.488    
                         clock uncertainty            0.100     1.588    
    SLICE_X58Y196        FDCE (Hold_fdce_C_D)         0.087     1.675    gen_rounds[1].gen_mixcols.mix_columns_inst/DUT/Q_reg[73]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 gen_rounds[5].gen_mixcols.mix_columns_inst/DUT/Q_reg[110]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_rounds[5].round_key_inst/DUT/Q_reg[110]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.315%)  route 0.099ns (43.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y31                  IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.713     0.859    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=6400, routed)        0.547     1.432    gen_rounds[5].gen_mixcols.mix_columns_inst/DUT/clk
    SLICE_X77Y178        FDCE                                         r  gen_rounds[5].gen_mixcols.mix_columns_inst/DUT/Q_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y178        FDCE (Prop_fdce_C_Q)         0.100     1.532 r  gen_rounds[5].gen_mixcols.mix_columns_inst/DUT/Q_reg[110]/Q
                         net (fo=1, routed)           0.099     1.632    gen_key_expansion[5].key_exp_inst/DUT/Q_reg[127]_2[110]
    SLICE_X77Y176        LUT2 (Prop_lut2_I1_O)        0.028     1.660 r  gen_key_expansion[5].key_exp_inst/DUT/Q[110]_i_1__19/O
                         net (fo=1, routed)           0.000     1.660    gen_rounds[5].round_key_inst/DUT/D[110]
    SLICE_X77Y176        FDCE                                         r  gen_rounds[5].round_key_inst/DUT/Q_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y31                  IBUF (Prop_ibuf_I_O)         0.313     0.313 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.779     1.092    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=6400, routed)        0.742     1.864    gen_rounds[5].round_key_inst/DUT/clk
    SLICE_X77Y176        FDCE                                         r  gen_rounds[5].round_key_inst/DUT/Q_reg[110]/C
                         clock pessimism             -0.422     1.441    
                         clock uncertainty            0.100     1.541    
    SLICE_X77Y176        FDCE (Hold_fdce_C_D)         0.061     1.602    gen_rounds[5].round_key_inst/DUT/Q_reg[110]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Data_in[9]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initial_round_key_inst/DUT/Q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 0.577ns (18.800%)  route 2.491ns (81.200%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    AP29                                              0.000     1.000 r  Data_in[9] (IN)
                         net (fo=0)                   0.000     1.000    Data_in[9]
    AP29                 IBUF (Prop_ibuf_I_O)         0.541     1.541 r  Data_in_IBUF[9]_inst/O
                         net (fo=1, routed)           2.491     4.031    initial_round_key_inst/DUT/Data_in_IBUF[9]
    SLICE_X51Y199        LUT2 (Prop_lut2_I1_O)        0.036     4.067 r  initial_round_key_inst/DUT/Q[9]_i_1/O
                         net (fo=1, routed)           0.000     4.067    initial_round_key_inst/DUT/MM[9]
    SLICE_X51Y199        FDCE                                         r  initial_round_key_inst/DUT/Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y31                  IBUF (Prop_ibuf_I_O)         0.640     0.640 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.627     2.267    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.360 r  clk_IBUF_BUFG_inst/O
                         net (fo=6400, routed)        1.362     3.722    initial_round_key_inst/DUT/clk
    SLICE_X51Y199        FDCE                                         r  initial_round_key_inst/DUT/Q_reg[9]/C
                         clock pessimism              0.000     3.722    
                         clock uncertainty            0.135     3.857    
    SLICE_X51Y199        FDCE (Hold_fdce_C_D)         0.153     4.010    initial_round_key_inst/DUT/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.010    
                         arrival time                           4.067    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X91Y199   gen_rounds[3].gen_mixcols.mix_columns_inst/DUT/Q_reg[48]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X86Y192   gen_rounds[4].shift_rows_inst/DUT/Q_reg[55]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X90Y189   gen_rounds[4].shift_rows_inst/DUT/Q_reg[56]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X88Y191   gen_rounds[4].shift_rows_inst/DUT/Q_reg[58]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X88Y190   gen_rounds[4].shift_rows_inst/DUT/Q_reg[60]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X87Y191   gen_rounds[4].shift_rows_inst/DUT/Q_reg[61]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X91Y199   gen_rounds[4].shift_rows_inst/DUT/Q_reg[65]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X91Y195   gen_rounds[4].shift_rows_inst/DUT/Q_reg[69]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X81Y187   gen_rounds[4].shift_rows_inst/DUT/Q_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X57Y201   gen_rounds[1].shift_rows_inst/DUT/Q_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X57Y202   gen_rounds[1].shift_rows_inst/DUT/Q_reg[27]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X58Y200   gen_rounds[1].shift_rows_inst/DUT/Q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X58Y200   gen_rounds[1].gen_mixcols.mix_columns_inst/DUT/Q_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X91Y199   gen_rounds[3].gen_mixcols.mix_columns_inst/DUT/Q_reg[48]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X91Y199   gen_rounds[4].shift_rows_inst/DUT/Q_reg[65]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X91Y195   gen_rounds[4].shift_rows_inst/DUT/Q_reg[69]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X91Y156   gen_rounds[8].gen_mixcols.mix_columns_inst/DUT/Q_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X100Y150  gen_rounds[9].shift_rows_inst/DUT/Q_reg[40]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X91Y199   gen_rounds[3].gen_mixcols.mix_columns_inst/DUT/Q_reg[56]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X73Y205   gen_key_expansion[2].key_exp_inst/DUT/Q_reg[64]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X75Y205   gen_key_expansion[2].key_exp_inst/DUT/Q_reg[67]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X76Y201   gen_rounds[2].round_key_inst/DUT/Q_reg[94]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X80Y165   gen_rounds[7].round_key_inst/DUT/Q_reg[76]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X82Y164   gen_rounds[7].round_key_inst/DUT/Q_reg[77]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X81Y164   gen_rounds[7].round_key_inst/DUT/Q_reg[78]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X86Y164   gen_rounds[7].round_key_inst/DUT/Q_reg[79]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X108Y167  gen_rounds[7].round_key_inst/DUT/Q_reg[81]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X93Y163   gen_rounds[8].sub_bytes_inst/DUT/Q_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X96Y160   gen_rounds[8].sub_bytes_inst/DUT/Q_reg[97]/C



