/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 256 160)
	(text "registers" (rect 5 0 39 12)(font "Arial" ))
	(text "inst" (rect 8 128 20 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "enable_write" (rect 0 0 48 12)(font "Arial" ))
		(text "enable_write" (rect 21 43 69 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "write_data[31..0]" (rect 0 0 63 12)(font "Arial" ))
		(text "write_data[31..0]" (rect 21 59 84 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "rs1[4..0]" (rect 0 0 33 12)(font "Arial" ))
		(text "rs1[4..0]" (rect 21 75 54 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "rs2[4..0]" (rect 0 0 34 12)(font "Arial" ))
		(text "rs2[4..0]" (rect 21 91 55 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "rd[4..0]" (rect 0 0 29 12)(font "Arial" ))
		(text "rd[4..0]" (rect 21 107 50 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 240 32)
		(output)
		(text "data_1[31..0]" (rect 0 0 49 12)(font "Arial" ))
		(text "data_1[31..0]" (rect 170 27 219 39)(font "Arial" ))
		(line (pt 240 32)(pt 224 32)(line_width 3))
	)
	(port
		(pt 240 48)
		(output)
		(text "data_2[31..0]" (rect 0 0 50 12)(font "Arial" ))
		(text "data_2[31..0]" (rect 169 43 219 55)(font "Arial" ))
		(line (pt 240 48)(pt 224 48)(line_width 3))
	)
	(port
		(pt 240 64)
		(output)
		(text "reg0_window[31..0]" (rect 0 0 74 12)(font "Arial" ))
		(text "reg0_window[31..0]" (rect 145 59 219 71)(font "Arial" ))
		(line (pt 240 64)(pt 224 64)(line_width 3))
	)
	(port
		(pt 240 80)
		(output)
		(text "reg1_window[31..0]" (rect 0 0 73 12)(font "Arial" ))
		(text "reg1_window[31..0]" (rect 146 75 219 87)(font "Arial" ))
		(line (pt 240 80)(pt 224 80)(line_width 3))
	)
	(port
		(pt 240 96)
		(output)
		(text "reg2_window[31..0]" (rect 0 0 74 12)(font "Arial" ))
		(text "reg2_window[31..0]" (rect 145 91 219 103)(font "Arial" ))
		(line (pt 240 96)(pt 224 96)(line_width 3))
	)
	(port
		(pt 240 112)
		(output)
		(text "reg3_window[31..0]" (rect 0 0 74 12)(font "Arial" ))
		(text "reg3_window[31..0]" (rect 145 107 219 119)(font "Arial" ))
		(line (pt 240 112)(pt 224 112)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 224 128)(line_width 1))
	)
)
