Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Jan 16 02:43:43 2023
| Host         : DESKTOP-OMSK9GI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_controller_timing_summary_routed.rpt -pb vga_controller_timing_summary_routed.pb -rpx vga_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (22)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: mouse_unit/btn_reg_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.350     -140.359                     24                  468        0.180        0.000                      0                  468        3.000        0.000                       0                   198  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -6.350     -140.359                     24                  369        0.180        0.000                      0                  369        4.130        0.000                       0                   194  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        5.720        0.000                      0                   99        0.589        0.000                      0                   99  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           24  Failing Endpoints,  Worst Slack       -6.350ns,  Total Violation     -140.360ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.350ns  (required time - arrival time)
  Source:                 hPos_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_blue_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.526ns  (logic 10.526ns (67.794%)  route 5.000ns (32.206%))
  Logic Levels:           18  (CARRY4=10 DSP48E1=2 LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 7.711 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.570    -0.942    clk_out1
    SLICE_X10Y0          FDRE                                         r  hPos_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  hPos_reg[0]_replica/Q
                         net (fo=3, routed)           0.423    -0.000    hPos_reg_n_0_[0]_repN
    SLICE_X11Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.124 r  vga_red3__2_i_40/O
                         net (fo=1, routed)           0.000     0.124    vga_red3__2_i_40_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.656 r  vga_red3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.656    vga_red3__2_i_8_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.770 r  vga_red3__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.770    vga_red3__2_i_7_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.884 r  vga_red3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.884    vga_red3__2_i_6_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.218 r  vga_red3__2_i_5/O[1]
                         net (fo=4, routed)           0.606     1.824    vga_red3__2_i_5_n_6
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.039 r  vga_red3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.041    vga_red3__3_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.559 r  vga_red3__4/P[0]
                         net (fo=2, routed)           0.809     8.369    vga_red3__4_n_105
    SLICE_X12Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.493 r  vga_red[3]_i_891/O
                         net (fo=1, routed)           0.000     8.493    vga_red[3]_i_891_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.026 r  vga_red_reg[3]_i_485/CO[3]
                         net (fo=1, routed)           0.000     9.026    vga_red_reg[3]_i_485_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.341 r  vga_red_reg[3]_i_480/O[3]
                         net (fo=2, routed)           0.790    10.130    vga_red_reg[3]_i_480_n_4
    SLICE_X13Y6          LUT2 (Prop_lut2_I0_O)        0.307    10.437 r  vga_red[3]_i_481/O
                         net (fo=1, routed)           0.000    10.437    vga_red[3]_i_481_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.838 r  vga_red_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.838    vga_red_reg[3]_i_244_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  vga_red_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    10.952    vga_red_reg[3]_i_99_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.265 r  vga_red_reg[3]_i_30/O[3]
                         net (fo=2, routed)           0.623    11.888    vga_red_reg[3]_i_30_n_4
    SLICE_X14Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    12.466 r  vga_red_reg[3]_i_11/CO[3]
                         net (fo=14, routed)          0.721    13.187    vga_red_reg[3]_i_11_n_0
    SLICE_X14Y8          LUT3 (Prop_lut3_I2_O)        0.124    13.311 r  vga_red[2]_i_5/O
                         net (fo=5, routed)           0.592    13.904    mouse_unit/vga_green_reg[0]_4
    SLICE_X15Y11         LUT5 (Prop_lut5_I1_O)        0.124    14.028 r  mouse_unit/vga_blue[2]_i_2/O
                         net (fo=1, routed)           0.433    14.461    mouse_unit/vga_blue[2]_i_2_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I0_O)        0.124    14.585 r  mouse_unit/vga_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    14.585    mouse_unit_n_6
    SLICE_X15Y11         FDSE                                         r  vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.447     7.711    clk_out1
    SLICE_X15Y11         FDSE                                         r  vga_blue_reg[2]/C
                         clock pessimism              0.564     8.275    
                         clock uncertainty           -0.072     8.203    
    SLICE_X15Y11         FDSE (Setup_fdse_C_D)        0.032     8.235    vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                         -14.585    
  -------------------------------------------------------------------
                         slack                                 -6.350    

Slack (VIOLATED) :        -6.259ns  (required time - arrival time)
  Source:                 hPos_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_green_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.495ns  (logic 10.402ns (67.131%)  route 5.093ns (32.869%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 7.713 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.570    -0.942    clk_out1
    SLICE_X10Y0          FDRE                                         r  hPos_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  hPos_reg[0]_replica/Q
                         net (fo=3, routed)           0.423    -0.000    hPos_reg_n_0_[0]_repN
    SLICE_X11Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.124 r  vga_red3__2_i_40/O
                         net (fo=1, routed)           0.000     0.124    vga_red3__2_i_40_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.656 r  vga_red3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.656    vga_red3__2_i_8_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.770 r  vga_red3__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.770    vga_red3__2_i_7_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.884 r  vga_red3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.884    vga_red3__2_i_6_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.218 r  vga_red3__2_i_5/O[1]
                         net (fo=4, routed)           0.606     1.824    vga_red3__2_i_5_n_6
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.039 r  vga_red3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.041    vga_red3__3_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.559 r  vga_red3__4/P[0]
                         net (fo=2, routed)           0.809     8.369    vga_red3__4_n_105
    SLICE_X12Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.493 r  vga_red[3]_i_891/O
                         net (fo=1, routed)           0.000     8.493    vga_red[3]_i_891_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.026 r  vga_red_reg[3]_i_485/CO[3]
                         net (fo=1, routed)           0.000     9.026    vga_red_reg[3]_i_485_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.341 r  vga_red_reg[3]_i_480/O[3]
                         net (fo=2, routed)           0.790    10.130    vga_red_reg[3]_i_480_n_4
    SLICE_X13Y6          LUT2 (Prop_lut2_I0_O)        0.307    10.437 r  vga_red[3]_i_481/O
                         net (fo=1, routed)           0.000    10.437    vga_red[3]_i_481_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.838 r  vga_red_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.838    vga_red_reg[3]_i_244_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  vga_red_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    10.952    vga_red_reg[3]_i_99_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.265 r  vga_red_reg[3]_i_30/O[3]
                         net (fo=2, routed)           0.623    11.888    vga_red_reg[3]_i_30_n_4
    SLICE_X14Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    12.466 f  vga_red_reg[3]_i_11/CO[3]
                         net (fo=14, routed)          1.172    13.638    mouse_unit/CO[0]
    SLICE_X14Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.762 r  mouse_unit/vga_green[1]_i_2_comp_2/O
                         net (fo=1, routed)           0.668    14.429    mouse_unit/vga_green[1]_i_2_n_0_repN
    SLICE_X10Y10         LUT6 (Prop_lut6_I5_O)        0.124    14.553 r  mouse_unit/vga_green[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    14.553    mouse_unit_n_1
    SLICE_X10Y10         FDSE                                         r  vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.449     7.713    clk_out1
    SLICE_X10Y10         FDSE                                         r  vga_green_reg[1]/C
                         clock pessimism              0.577     8.290    
                         clock uncertainty           -0.072     8.218    
    SLICE_X10Y10         FDSE (Setup_fdse_C_D)        0.077     8.295    vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                          8.295    
                         arrival time                         -14.553    
  -------------------------------------------------------------------
                         slack                                 -6.259    

Slack (VIOLATED) :        -6.241ns  (required time - arrival time)
  Source:                 hPos_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_blue_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.467ns  (logic 10.526ns (68.053%)  route 4.941ns (31.947%))
  Logic Levels:           18  (CARRY4=10 DSP48E1=2 LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 7.712 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.570    -0.942    clk_out1
    SLICE_X10Y0          FDRE                                         r  hPos_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  hPos_reg[0]_replica/Q
                         net (fo=3, routed)           0.423    -0.000    hPos_reg_n_0_[0]_repN
    SLICE_X11Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.124 r  vga_red3__2_i_40/O
                         net (fo=1, routed)           0.000     0.124    vga_red3__2_i_40_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.656 r  vga_red3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.656    vga_red3__2_i_8_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.770 r  vga_red3__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.770    vga_red3__2_i_7_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.884 r  vga_red3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.884    vga_red3__2_i_6_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.218 r  vga_red3__2_i_5/O[1]
                         net (fo=4, routed)           0.606     1.824    vga_red3__2_i_5_n_6
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.039 r  vga_red3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.041    vga_red3__3_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.559 r  vga_red3__4/P[0]
                         net (fo=2, routed)           0.809     8.369    vga_red3__4_n_105
    SLICE_X12Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.493 r  vga_red[3]_i_891/O
                         net (fo=1, routed)           0.000     8.493    vga_red[3]_i_891_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.026 r  vga_red_reg[3]_i_485/CO[3]
                         net (fo=1, routed)           0.000     9.026    vga_red_reg[3]_i_485_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.341 r  vga_red_reg[3]_i_480/O[3]
                         net (fo=2, routed)           0.790    10.130    vga_red_reg[3]_i_480_n_4
    SLICE_X13Y6          LUT2 (Prop_lut2_I0_O)        0.307    10.437 r  vga_red[3]_i_481/O
                         net (fo=1, routed)           0.000    10.437    vga_red[3]_i_481_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.838 r  vga_red_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.838    vga_red_reg[3]_i_244_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  vga_red_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    10.952    vga_red_reg[3]_i_99_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.265 r  vga_red_reg[3]_i_30/O[3]
                         net (fo=2, routed)           0.623    11.888    vga_red_reg[3]_i_30_n_4
    SLICE_X14Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    12.466 r  vga_red_reg[3]_i_11/CO[3]
                         net (fo=14, routed)          0.721    13.187    vga_red_reg[3]_i_11_n_0
    SLICE_X14Y8          LUT3 (Prop_lut3_I2_O)        0.124    13.311 r  vga_red[2]_i_5/O
                         net (fo=5, routed)           0.473    13.784    mouse_unit/vga_green_reg[0]_4
    SLICE_X14Y9          LUT5 (Prop_lut5_I1_O)        0.124    13.908 r  mouse_unit/vga_blue[3]_i_2/O
                         net (fo=1, routed)           0.493    14.402    mouse_unit/vga_blue[3]_i_2_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I0_O)        0.124    14.526 r  mouse_unit/vga_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    14.526    mouse_unit_n_7
    SLICE_X14Y9          FDSE                                         r  vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.448     7.712    clk_out1
    SLICE_X14Y9          FDSE                                         r  vga_blue_reg[3]/C
                         clock pessimism              0.564     8.276    
                         clock uncertainty           -0.072     8.204    
    SLICE_X14Y9          FDSE (Setup_fdse_C_D)        0.081     8.285    vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          8.285    
                         arrival time                         -14.526    
  -------------------------------------------------------------------
                         slack                                 -6.241    

Slack (VIOLATED) :        -6.035ns  (required time - arrival time)
  Source:                 hPos_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_red_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.208ns  (logic 10.402ns (68.398%)  route 4.806ns (31.602%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 7.711 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.570    -0.942    clk_out1
    SLICE_X10Y0          FDRE                                         r  hPos_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  hPos_reg[0]_replica/Q
                         net (fo=3, routed)           0.423    -0.000    hPos_reg_n_0_[0]_repN
    SLICE_X11Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.124 r  vga_red3__2_i_40/O
                         net (fo=1, routed)           0.000     0.124    vga_red3__2_i_40_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.656 r  vga_red3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.656    vga_red3__2_i_8_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.770 r  vga_red3__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.770    vga_red3__2_i_7_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.884 r  vga_red3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.884    vga_red3__2_i_6_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.218 r  vga_red3__2_i_5/O[1]
                         net (fo=4, routed)           0.606     1.824    vga_red3__2_i_5_n_6
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.039 r  vga_red3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.041    vga_red3__3_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.559 r  vga_red3__4/P[0]
                         net (fo=2, routed)           0.809     8.369    vga_red3__4_n_105
    SLICE_X12Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.493 r  vga_red[3]_i_891/O
                         net (fo=1, routed)           0.000     8.493    vga_red[3]_i_891_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.026 r  vga_red_reg[3]_i_485/CO[3]
                         net (fo=1, routed)           0.000     9.026    vga_red_reg[3]_i_485_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.341 r  vga_red_reg[3]_i_480/O[3]
                         net (fo=2, routed)           0.790    10.130    vga_red_reg[3]_i_480_n_4
    SLICE_X13Y6          LUT2 (Prop_lut2_I0_O)        0.307    10.437 r  vga_red[3]_i_481/O
                         net (fo=1, routed)           0.000    10.437    vga_red[3]_i_481_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.838 r  vga_red_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.838    vga_red_reg[3]_i_244_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  vga_red_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    10.952    vga_red_reg[3]_i_99_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.265 r  vga_red_reg[3]_i_30/O[3]
                         net (fo=2, routed)           0.623    11.888    vga_red_reg[3]_i_30_n_4
    SLICE_X14Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    12.466 r  vga_red_reg[3]_i_11/CO[3]
                         net (fo=14, routed)          1.119    13.586    mouse_unit/CO[0]
    SLICE_X15Y11         LUT6 (Prop_lut6_I4_O)        0.124    13.710 r  mouse_unit/vga_red[2]_i_2_comp_1/O
                         net (fo=1, routed)           0.433    14.142    mouse_unit/vga_red[2]_i_2_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I0_O)        0.124    14.266 r  mouse_unit/vga_red[2]_i_1/O
                         net (fo=1, routed)           0.000    14.266    mouse_unit_n_10
    SLICE_X15Y11         FDSE                                         r  vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.447     7.711    clk_out1
    SLICE_X15Y11         FDSE                                         r  vga_red_reg[2]/C
                         clock pessimism              0.564     8.275    
                         clock uncertainty           -0.072     8.203    
    SLICE_X15Y11         FDSE (Setup_fdse_C_D)        0.029     8.232    vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                          8.232    
                         arrival time                         -14.266    
  -------------------------------------------------------------------
                         slack                                 -6.035    

Slack (VIOLATED) :        -5.955ns  (required time - arrival time)
  Source:                 hPos_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_green_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.945ns  (logic 10.278ns (68.771%)  route 4.667ns (31.229%))
  Logic Levels:           16  (CARRY4=10 DSP48E1=2 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 7.713 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.570    -0.942    clk_out1
    SLICE_X10Y0          FDRE                                         r  hPos_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  hPos_reg[0]_replica/Q
                         net (fo=3, routed)           0.423    -0.000    hPos_reg_n_0_[0]_repN
    SLICE_X11Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.124 r  vga_red3__2_i_40/O
                         net (fo=1, routed)           0.000     0.124    vga_red3__2_i_40_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.656 r  vga_red3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.656    vga_red3__2_i_8_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.770 r  vga_red3__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.770    vga_red3__2_i_7_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.884 r  vga_red3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.884    vga_red3__2_i_6_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.218 r  vga_red3__2_i_5/O[1]
                         net (fo=4, routed)           0.606     1.824    vga_red3__2_i_5_n_6
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.039 r  vga_red3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.041    vga_red3__3_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.559 r  vga_red3__4/P[0]
                         net (fo=2, routed)           0.809     8.369    vga_red3__4_n_105
    SLICE_X12Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.493 r  vga_red[3]_i_891/O
                         net (fo=1, routed)           0.000     8.493    vga_red[3]_i_891_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.026 r  vga_red_reg[3]_i_485/CO[3]
                         net (fo=1, routed)           0.000     9.026    vga_red_reg[3]_i_485_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.341 r  vga_red_reg[3]_i_480/O[3]
                         net (fo=2, routed)           0.790    10.130    vga_red_reg[3]_i_480_n_4
    SLICE_X13Y6          LUT2 (Prop_lut2_I0_O)        0.307    10.437 r  vga_red[3]_i_481/O
                         net (fo=1, routed)           0.000    10.437    vga_red[3]_i_481_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.838 r  vga_red_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.838    vga_red_reg[3]_i_244_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  vga_red_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    10.952    vga_red_reg[3]_i_99_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.265 r  vga_red_reg[3]_i_30/O[3]
                         net (fo=2, routed)           0.623    11.888    vga_red_reg[3]_i_30_n_4
    SLICE_X14Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    12.466 r  vga_red_reg[3]_i_11/CO[3]
                         net (fo=14, routed)          0.711    13.177    mouse_unit/CO[0]
    SLICE_X14Y8          LUT6 (Prop_lut6_I5_O)        0.124    13.301 r  mouse_unit/vga_red[3]_i_1_comp/O
                         net (fo=12, routed)          0.703    14.004    vga_blue
    SLICE_X10Y10         FDSE                                         r  vga_green_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.449     7.713    clk_out1
    SLICE_X10Y10         FDSE                                         r  vga_green_reg[1]/C
                         clock pessimism              0.577     8.290    
                         clock uncertainty           -0.072     8.218    
    SLICE_X10Y10         FDSE (Setup_fdse_C_CE)      -0.169     8.049    vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                          8.049    
                         arrival time                         -14.004    
  -------------------------------------------------------------------
                         slack                                 -5.955    

Slack (VIOLATED) :        -5.856ns  (required time - arrival time)
  Source:                 hPos_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_blue_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.810ns  (logic 10.278ns (69.399%)  route 4.532ns (30.601%))
  Logic Levels:           16  (CARRY4=10 DSP48E1=2 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 7.713 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.570    -0.942    clk_out1
    SLICE_X10Y0          FDRE                                         r  hPos_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  hPos_reg[0]_replica/Q
                         net (fo=3, routed)           0.423    -0.000    hPos_reg_n_0_[0]_repN
    SLICE_X11Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.124 r  vga_red3__2_i_40/O
                         net (fo=1, routed)           0.000     0.124    vga_red3__2_i_40_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.656 r  vga_red3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.656    vga_red3__2_i_8_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.770 r  vga_red3__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.770    vga_red3__2_i_7_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.884 r  vga_red3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.884    vga_red3__2_i_6_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.218 r  vga_red3__2_i_5/O[1]
                         net (fo=4, routed)           0.606     1.824    vga_red3__2_i_5_n_6
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.039 r  vga_red3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.041    vga_red3__3_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.559 r  vga_red3__4/P[0]
                         net (fo=2, routed)           0.809     8.369    vga_red3__4_n_105
    SLICE_X12Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.493 r  vga_red[3]_i_891/O
                         net (fo=1, routed)           0.000     8.493    vga_red[3]_i_891_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.026 r  vga_red_reg[3]_i_485/CO[3]
                         net (fo=1, routed)           0.000     9.026    vga_red_reg[3]_i_485_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.341 r  vga_red_reg[3]_i_480/O[3]
                         net (fo=2, routed)           0.790    10.130    vga_red_reg[3]_i_480_n_4
    SLICE_X13Y6          LUT2 (Prop_lut2_I0_O)        0.307    10.437 r  vga_red[3]_i_481/O
                         net (fo=1, routed)           0.000    10.437    vga_red[3]_i_481_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.838 r  vga_red_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.838    vga_red_reg[3]_i_244_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  vga_red_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    10.952    vga_red_reg[3]_i_99_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.265 r  vga_red_reg[3]_i_30/O[3]
                         net (fo=2, routed)           0.623    11.888    vga_red_reg[3]_i_30_n_4
    SLICE_X14Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    12.466 r  vga_red_reg[3]_i_11/CO[3]
                         net (fo=14, routed)          0.711    13.177    mouse_unit/CO[0]
    SLICE_X14Y8          LUT6 (Prop_lut6_I5_O)        0.124    13.301 r  mouse_unit/vga_red[3]_i_1_comp/O
                         net (fo=12, routed)          0.567    13.868    vga_blue
    SLICE_X11Y9          FDSE                                         r  vga_blue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.449     7.713    clk_out1
    SLICE_X11Y9          FDSE                                         r  vga_blue_reg[0]/C
                         clock pessimism              0.577     8.290    
                         clock uncertainty           -0.072     8.218    
    SLICE_X11Y9          FDSE (Setup_fdse_C_CE)      -0.205     8.013    vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          8.013    
                         arrival time                         -13.868    
  -------------------------------------------------------------------
                         slack                                 -5.856    

Slack (VIOLATED) :        -5.856ns  (required time - arrival time)
  Source:                 hPos_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_blue_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.810ns  (logic 10.278ns (69.399%)  route 4.532ns (30.601%))
  Logic Levels:           16  (CARRY4=10 DSP48E1=2 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 7.713 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.570    -0.942    clk_out1
    SLICE_X10Y0          FDRE                                         r  hPos_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  hPos_reg[0]_replica/Q
                         net (fo=3, routed)           0.423    -0.000    hPos_reg_n_0_[0]_repN
    SLICE_X11Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.124 r  vga_red3__2_i_40/O
                         net (fo=1, routed)           0.000     0.124    vga_red3__2_i_40_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.656 r  vga_red3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.656    vga_red3__2_i_8_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.770 r  vga_red3__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.770    vga_red3__2_i_7_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.884 r  vga_red3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.884    vga_red3__2_i_6_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.218 r  vga_red3__2_i_5/O[1]
                         net (fo=4, routed)           0.606     1.824    vga_red3__2_i_5_n_6
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.039 r  vga_red3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.041    vga_red3__3_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.559 r  vga_red3__4/P[0]
                         net (fo=2, routed)           0.809     8.369    vga_red3__4_n_105
    SLICE_X12Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.493 r  vga_red[3]_i_891/O
                         net (fo=1, routed)           0.000     8.493    vga_red[3]_i_891_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.026 r  vga_red_reg[3]_i_485/CO[3]
                         net (fo=1, routed)           0.000     9.026    vga_red_reg[3]_i_485_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.341 r  vga_red_reg[3]_i_480/O[3]
                         net (fo=2, routed)           0.790    10.130    vga_red_reg[3]_i_480_n_4
    SLICE_X13Y6          LUT2 (Prop_lut2_I0_O)        0.307    10.437 r  vga_red[3]_i_481/O
                         net (fo=1, routed)           0.000    10.437    vga_red[3]_i_481_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.838 r  vga_red_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.838    vga_red_reg[3]_i_244_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  vga_red_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    10.952    vga_red_reg[3]_i_99_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.265 r  vga_red_reg[3]_i_30/O[3]
                         net (fo=2, routed)           0.623    11.888    vga_red_reg[3]_i_30_n_4
    SLICE_X14Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    12.466 r  vga_red_reg[3]_i_11/CO[3]
                         net (fo=14, routed)          0.711    13.177    mouse_unit/CO[0]
    SLICE_X14Y8          LUT6 (Prop_lut6_I5_O)        0.124    13.301 r  mouse_unit/vga_red[3]_i_1_comp/O
                         net (fo=12, routed)          0.567    13.868    vga_blue
    SLICE_X11Y9          FDSE                                         r  vga_blue_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.449     7.713    clk_out1
    SLICE_X11Y9          FDSE                                         r  vga_blue_reg[1]/C
                         clock pessimism              0.577     8.290    
                         clock uncertainty           -0.072     8.218    
    SLICE_X11Y9          FDSE (Setup_fdse_C_CE)      -0.205     8.013    vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          8.013    
                         arrival time                         -13.868    
  -------------------------------------------------------------------
                         slack                                 -5.856    

Slack (VIOLATED) :        -5.848ns  (required time - arrival time)
  Source:                 hPos_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_green_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.803ns  (logic 10.278ns (69.431%)  route 4.525ns (30.569%))
  Logic Levels:           16  (CARRY4=10 DSP48E1=2 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.570    -0.942    clk_out1
    SLICE_X10Y0          FDRE                                         r  hPos_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  hPos_reg[0]_replica/Q
                         net (fo=3, routed)           0.423    -0.000    hPos_reg_n_0_[0]_repN
    SLICE_X11Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.124 r  vga_red3__2_i_40/O
                         net (fo=1, routed)           0.000     0.124    vga_red3__2_i_40_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.656 r  vga_red3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.656    vga_red3__2_i_8_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.770 r  vga_red3__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.770    vga_red3__2_i_7_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.884 r  vga_red3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.884    vga_red3__2_i_6_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.218 r  vga_red3__2_i_5/O[1]
                         net (fo=4, routed)           0.606     1.824    vga_red3__2_i_5_n_6
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.039 r  vga_red3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.041    vga_red3__3_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.559 r  vga_red3__4/P[0]
                         net (fo=2, routed)           0.809     8.369    vga_red3__4_n_105
    SLICE_X12Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.493 r  vga_red[3]_i_891/O
                         net (fo=1, routed)           0.000     8.493    vga_red[3]_i_891_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.026 r  vga_red_reg[3]_i_485/CO[3]
                         net (fo=1, routed)           0.000     9.026    vga_red_reg[3]_i_485_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.341 r  vga_red_reg[3]_i_480/O[3]
                         net (fo=2, routed)           0.790    10.130    vga_red_reg[3]_i_480_n_4
    SLICE_X13Y6          LUT2 (Prop_lut2_I0_O)        0.307    10.437 r  vga_red[3]_i_481/O
                         net (fo=1, routed)           0.000    10.437    vga_red[3]_i_481_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.838 r  vga_red_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.838    vga_red_reg[3]_i_244_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  vga_red_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    10.952    vga_red_reg[3]_i_99_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.265 r  vga_red_reg[3]_i_30/O[3]
                         net (fo=2, routed)           0.623    11.888    vga_red_reg[3]_i_30_n_4
    SLICE_X14Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    12.466 r  vga_red_reg[3]_i_11/CO[3]
                         net (fo=14, routed)          0.711    13.177    mouse_unit/CO[0]
    SLICE_X14Y8          LUT6 (Prop_lut6_I5_O)        0.124    13.301 r  mouse_unit/vga_red[3]_i_1_comp/O
                         net (fo=12, routed)          0.561    13.862    vga_blue
    SLICE_X11Y8          FDSE                                         r  vga_green_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.450     7.714    clk_out1
    SLICE_X11Y8          FDSE                                         r  vga_green_reg[2]/C
                         clock pessimism              0.577     8.291    
                         clock uncertainty           -0.072     8.219    
    SLICE_X11Y8          FDSE (Setup_fdse_C_CE)      -0.205     8.014    vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                          8.014    
                         arrival time                         -13.862    
  -------------------------------------------------------------------
                         slack                                 -5.848    

Slack (VIOLATED) :        -5.843ns  (required time - arrival time)
  Source:                 hPos_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_green_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.068ns  (logic 10.402ns (69.034%)  route 4.666ns (30.966%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 7.711 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.570    -0.942    clk_out1
    SLICE_X10Y0          FDRE                                         r  hPos_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  hPos_reg[0]_replica/Q
                         net (fo=3, routed)           0.423    -0.000    hPos_reg_n_0_[0]_repN
    SLICE_X11Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.124 r  vga_red3__2_i_40/O
                         net (fo=1, routed)           0.000     0.124    vga_red3__2_i_40_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.656 r  vga_red3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.656    vga_red3__2_i_8_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.770 r  vga_red3__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.770    vga_red3__2_i_7_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.884 r  vga_red3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.884    vga_red3__2_i_6_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.218 r  vga_red3__2_i_5/O[1]
                         net (fo=4, routed)           0.606     1.824    vga_red3__2_i_5_n_6
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.039 r  vga_red3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.041    vga_red3__3_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.559 r  vga_red3__4/P[0]
                         net (fo=2, routed)           0.809     8.369    vga_red3__4_n_105
    SLICE_X12Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.493 r  vga_red[3]_i_891/O
                         net (fo=1, routed)           0.000     8.493    vga_red[3]_i_891_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.026 r  vga_red_reg[3]_i_485/CO[3]
                         net (fo=1, routed)           0.000     9.026    vga_red_reg[3]_i_485_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.341 r  vga_red_reg[3]_i_480/O[3]
                         net (fo=2, routed)           0.790    10.130    vga_red_reg[3]_i_480_n_4
    SLICE_X13Y6          LUT2 (Prop_lut2_I0_O)        0.307    10.437 r  vga_red[3]_i_481/O
                         net (fo=1, routed)           0.000    10.437    vga_red[3]_i_481_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.838 r  vga_red_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.838    vga_red_reg[3]_i_244_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  vga_red_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    10.952    vga_red_reg[3]_i_99_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.265 r  vga_red_reg[3]_i_30/O[3]
                         net (fo=2, routed)           0.623    11.888    vga_red_reg[3]_i_30_n_4
    SLICE_X14Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    12.466 r  vga_red_reg[3]_i_11/CO[3]
                         net (fo=14, routed)          0.986    13.452    mouse_unit/CO[0]
    SLICE_X14Y10         LUT6 (Prop_lut6_I4_O)        0.124    13.576 r  mouse_unit/vga_green[0]_i_2_comp_1/O
                         net (fo=1, routed)           0.426    14.002    mouse_unit/vga_green[0]_i_2_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I0_O)        0.124    14.126 r  mouse_unit/vga_green[0]_i_1/O
                         net (fo=1, routed)           0.000    14.126    mouse_unit_n_0
    SLICE_X14Y11         FDSE                                         r  vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.447     7.711    clk_out1
    SLICE_X14Y11         FDSE                                         r  vga_green_reg[0]/C
                         clock pessimism              0.564     8.275    
                         clock uncertainty           -0.072     8.203    
    SLICE_X14Y11         FDSE (Setup_fdse_C_D)        0.081     8.284    vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                          8.284    
                         arrival time                         -14.126    
  -------------------------------------------------------------------
                         slack                                 -5.843    

Slack (VIOLATED) :        -5.834ns  (required time - arrival time)
  Source:                 hPos_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_blue_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.773ns  (logic 10.278ns (69.573%)  route 4.495ns (30.427%))
  Logic Levels:           16  (CARRY4=10 DSP48E1=2 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 7.711 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.570    -0.942    clk_out1
    SLICE_X10Y0          FDRE                                         r  hPos_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  hPos_reg[0]_replica/Q
                         net (fo=3, routed)           0.423    -0.000    hPos_reg_n_0_[0]_repN
    SLICE_X11Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.124 r  vga_red3__2_i_40/O
                         net (fo=1, routed)           0.000     0.124    vga_red3__2_i_40_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.656 r  vga_red3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.656    vga_red3__2_i_8_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.770 r  vga_red3__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.770    vga_red3__2_i_7_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.884 r  vga_red3__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.884    vga_red3__2_i_6_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.218 r  vga_red3__2_i_5/O[1]
                         net (fo=4, routed)           0.606     1.824    vga_red3__2_i_5_n_6
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.039 r  vga_red3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.041    vga_red3__3_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.559 r  vga_red3__4/P[0]
                         net (fo=2, routed)           0.809     8.369    vga_red3__4_n_105
    SLICE_X12Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.493 r  vga_red[3]_i_891/O
                         net (fo=1, routed)           0.000     8.493    vga_red[3]_i_891_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.026 r  vga_red_reg[3]_i_485/CO[3]
                         net (fo=1, routed)           0.000     9.026    vga_red_reg[3]_i_485_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.341 r  vga_red_reg[3]_i_480/O[3]
                         net (fo=2, routed)           0.790    10.130    vga_red_reg[3]_i_480_n_4
    SLICE_X13Y6          LUT2 (Prop_lut2_I0_O)        0.307    10.437 r  vga_red[3]_i_481/O
                         net (fo=1, routed)           0.000    10.437    vga_red[3]_i_481_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.838 r  vga_red_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.838    vga_red_reg[3]_i_244_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  vga_red_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    10.952    vga_red_reg[3]_i_99_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.265 r  vga_red_reg[3]_i_30/O[3]
                         net (fo=2, routed)           0.623    11.888    vga_red_reg[3]_i_30_n_4
    SLICE_X14Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    12.466 r  vga_red_reg[3]_i_11/CO[3]
                         net (fo=14, routed)          0.711    13.177    mouse_unit/CO[0]
    SLICE_X14Y8          LUT6 (Prop_lut6_I5_O)        0.124    13.301 r  mouse_unit/vga_red[3]_i_1_comp/O
                         net (fo=12, routed)          0.530    13.831    vga_blue
    SLICE_X15Y11         FDSE                                         r  vga_blue_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.447     7.711    clk_out1
    SLICE_X15Y11         FDSE                                         r  vga_blue_reg[2]/C
                         clock pessimism              0.564     8.275    
                         clock uncertainty           -0.072     8.203    
    SLICE_X15Y11         FDSE (Setup_fdse_C_CE)      -0.205     7.998    vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -13.831    
  -------------------------------------------------------------------
                         slack                                 -5.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/y_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.283%)  route 0.151ns (51.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.567    -0.614    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/clk_out1
    SLICE_X11Y1          FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[2]/Q
                         net (fo=4, routed)           0.151    -0.322    mouse_unit/rx_data[1]
    SLICE_X8Y0           FDCE                                         r  mouse_unit/y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.837    -0.853    mouse_unit/clk_out1
    SLICE_X8Y0           FDCE                                         r  mouse_unit/y_reg_reg[1]/C
                         clock pessimism              0.274    -0.578    
    SLICE_X8Y0           FDCE (Hold_fdce_C_D)         0.076    -0.502    mouse_unit/y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.048%)  route 0.130ns (47.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.595    -0.586    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/clk_out1
    SLICE_X0Y5           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[6]/Q
                         net (fo=3, routed)           0.130    -0.315    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_next[5]
    SLICE_X0Y4           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.866    -0.824    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/clk_out1
    SLICE_X0Y4           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[5]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X0Y4           FDCE (Hold_fdce_C_D)         0.072    -0.498    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mouse_unit/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.370%)  route 0.133ns (41.630%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.595    -0.586    mouse_unit/clk_out1
    SLICE_X3Y3           FDCE                                         r  mouse_unit/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.445 f  mouse_unit/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=23, routed)          0.133    -0.313    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/state_reg[1]
    SLICE_X2Y3           LUT5 (Prop_lut5_I2_O)        0.045    -0.268 r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_next[11]
    SLICE_X2Y3           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.866    -0.824    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/clk_out1
    SLICE_X2Y3           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[11]/C
                         clock pessimism              0.250    -0.573    
    SLICE_X2Y3           FDCE (Hold_fdce_C_D)         0.121    -0.452    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.356%)  route 0.145ns (50.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.595    -0.586    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/clk_out1
    SLICE_X0Y4           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[2]/Q
                         net (fo=3, routed)           0.145    -0.301    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_next[1]
    SLICE_X0Y5           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.866    -0.824    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/clk_out1
    SLICE_X0Y5           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[1]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X0Y5           FDCE (Hold_fdce_C_D)         0.075    -0.495    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ebu/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ebu/B2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.082%)  route 0.130ns (47.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.596    -0.585    ebu/B1/clk_out1
    SLICE_X0Y1           FDRE                                         r  ebu/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  ebu/B1/Q_reg/Q
                         net (fo=2, routed)           0.130    -0.315    ebu/B2/N1
    SLICE_X0Y1           FDRE                                         r  ebu/B2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.867    -0.823    ebu/B2/clk_out1
    SLICE_X0Y1           FDRE                                         r  ebu/B2/Q_reg/C
                         clock pessimism              0.237    -0.585    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.075    -0.510    ebu/B2/Q_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/y_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.846%)  route 0.136ns (49.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.567    -0.614    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/clk_out1
    SLICE_X9Y1           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[7]/Q
                         net (fo=3, routed)           0.136    -0.337    mouse_unit/x_next0_in[6]
    SLICE_X8Y0           FDCE                                         r  mouse_unit/y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.837    -0.853    mouse_unit/clk_out1
    SLICE_X8Y0           FDCE                                         r  mouse_unit/y_reg_reg[6]/C
                         clock pessimism              0.254    -0.598    
    SLICE_X8Y0           FDCE (Hold_fdce_C_D)         0.064    -0.534    mouse_unit/y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 mouse_unit/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.394%)  route 0.150ns (44.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.595    -0.586    mouse_unit/clk_out1
    SLICE_X3Y3           FDCE                                         r  mouse_unit/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.445 f  mouse_unit/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=22, routed)          0.150    -0.296    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/state_reg[0]
    SLICE_X2Y3           LUT5 (Prop_lut5_I3_O)        0.045    -0.251 r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_next[10]
    SLICE_X2Y3           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.866    -0.824    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/clk_out1
    SLICE_X2Y3           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[10]/C
                         clock pessimism              0.250    -0.573    
    SLICE_X2Y3           FDCE (Hold_fdce_C_D)         0.121    -0.452    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.618%)  route 0.127ns (47.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.595    -0.586    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/clk_out1
    SLICE_X0Y5           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/filter_reg_reg[7]/Q
                         net (fo=3, routed)           0.127    -0.318    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_next__0[0]
    SLICE_X0Y5           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.866    -0.824    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/clk_out1
    SLICE_X0Y5           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[6]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X0Y5           FDCE (Hold_fdce_C_D)         0.066    -0.520    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 mouse_unit/x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            p_reg_x_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.279ns (84.519%)  route 0.051ns (15.481%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.594    -0.587    mouse_unit/clk_out1
    SLICE_X6Y1           FDCE                                         r  mouse_unit/x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.164    -0.423 r  mouse_unit/x_reg_reg[4]/Q
                         net (fo=1, routed)           0.051    -0.372    mouse_unit/xm[4]
    SLICE_X7Y1           LUT2 (Prop_lut2_I1_O)        0.045    -0.327 r  mouse_unit/p_reg_x[7]_i_5/O
                         net (fo=1, routed)           0.000    -0.327    mouse_unit/p_reg_x[7]_i_5_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.257 r  mouse_unit/p_reg_x_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.257    plusOp[4]
    SLICE_X7Y1           FDCE                                         r  p_reg_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.865    -0.825    clk_out1
    SLICE_X7Y1           FDCE                                         r  p_reg_x_reg[4]/C
                         clock pessimism              0.250    -0.574    
    SLICE_X7Y1           FDCE (Hold_fdce_C_D)         0.105    -0.469    p_reg_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 p_reg_x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            p_reg_x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.268ns (82.742%)  route 0.056ns (17.258%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.594    -0.587    clk_out1
    SLICE_X7Y0           FDCE                                         r  p_reg_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  p_reg_x_reg[2]/Q
                         net (fo=3, routed)           0.056    -0.390    mouse_unit/Q[2]
    SLICE_X7Y0           CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.263 r  mouse_unit/p_reg_x_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.263    plusOp[3]
    SLICE_X7Y0           FDCE                                         r  p_reg_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.865    -0.825    clk_out1
    SLICE_X7Y0           FDCE                                         r  p_reg_x_reg[3]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X7Y0           FDCE (Hold_fdce_C_D)         0.105    -0.482    p_reg_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk_modifier/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    clk_modifier/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X3Y7       HS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y7       hPos_reg[0]_replica_1/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X8Y10      VS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X0Y1       debd/B1/Q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X0Y1       debd/B2/Q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X0Y1       debd/B3/Q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X0Y9       debl/B1/Q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X1Y9       debl/B2/Q_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y7       HS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y7       hPos_reg[0]_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y1       debd/B1/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y1       debd/B1/Q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y1       debd/B2/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y1       debd/B2/Q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y1       debd/B3/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y1       debd/B3/Q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y1       ebu/B1/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y1       ebu/B1/Q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y7       HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y7       hPos_reg[0]_replica_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y10      VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y9       debl/B1/Q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y9       debl/B2/Q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y9       debl/B3/Q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X2Y9       debm/B1/Q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y10      debr/B1/Q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y10      debr/B2/Q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y10      debr/B3/Q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_modifier/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_modifier/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.589ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 debm/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.642ns (21.708%)  route 2.315ns (78.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.636    -0.876    debm/B1/clk_out1
    SLICE_X2Y9           FDRE                                         r  debm/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  debm/B1/Q_reg/Q
                         net (fo=2, routed)           0.940     0.582    debm/B1/N1
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.124     0.706 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          1.376     2.082    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/AR[0]
    SLICE_X9Y1           FDCE                                         f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.451     7.715    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/clk_out1
    SLICE_X9Y1           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[6]/C
                         clock pessimism              0.564     8.279    
                         clock uncertainty           -0.072     8.207    
    SLICE_X9Y1           FDCE (Recov_fdce_C_CLR)     -0.405     7.802    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          7.802    
                         arrival time                          -2.082    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 debm/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.642ns (21.708%)  route 2.315ns (78.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.636    -0.876    debm/B1/clk_out1
    SLICE_X2Y9           FDRE                                         r  debm/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  debm/B1/Q_reg/Q
                         net (fo=2, routed)           0.940     0.582    debm/B1/N1
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.124     0.706 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          1.376     2.082    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/AR[0]
    SLICE_X9Y1           FDCE                                         f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.451     7.715    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/clk_out1
    SLICE_X9Y1           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[7]/C
                         clock pessimism              0.564     8.279    
                         clock uncertainty           -0.072     8.207    
    SLICE_X9Y1           FDCE (Recov_fdce_C_CLR)     -0.405     7.802    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.802    
                         arrival time                          -2.082    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 debm/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.642ns (21.708%)  route 2.315ns (78.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.636    -0.876    debm/B1/clk_out1
    SLICE_X2Y9           FDRE                                         r  debm/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  debm/B1/Q_reg/Q
                         net (fo=2, routed)           0.940     0.582    debm/B1/N1
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.124     0.706 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          1.376     2.082    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/AR[0]
    SLICE_X9Y1           FDCE                                         f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.451     7.715    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/clk_out1
    SLICE_X9Y1           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[8]/C
                         clock pessimism              0.564     8.279    
                         clock uncertainty           -0.072     8.207    
    SLICE_X9Y1           FDCE (Recov_fdce_C_CLR)     -0.405     7.802    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.802    
                         arrival time                          -2.082    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 debm/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.642ns (21.708%)  route 2.315ns (78.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.636    -0.876    debm/B1/clk_out1
    SLICE_X2Y9           FDRE                                         r  debm/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  debm/B1/Q_reg/Q
                         net (fo=2, routed)           0.940     0.582    debm/B1/N1
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.124     0.706 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          1.376     2.082    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/AR[0]
    SLICE_X9Y1           FDCE                                         f  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.451     7.715    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/clk_out1
    SLICE_X9Y1           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[9]/C
                         clock pessimism              0.564     8.279    
                         clock uncertainty           -0.072     8.207    
    SLICE_X9Y1           FDCE (Recov_fdce_C_CLR)     -0.405     7.802    mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.802    
                         arrival time                          -2.082    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 debm/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            p_reg_y_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.642ns (21.708%)  route 2.315ns (78.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.636    -0.876    debm/B1/clk_out1
    SLICE_X2Y9           FDRE                                         r  debm/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  debm/B1/Q_reg/Q
                         net (fo=2, routed)           0.940     0.582    debm/B1/N1
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.124     0.706 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          1.376     2.082    BTNMC
    SLICE_X8Y1           FDCE                                         f  p_reg_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.451     7.715    clk_out1
    SLICE_X8Y1           FDCE                                         r  p_reg_y_reg[0]/C
                         clock pessimism              0.564     8.279    
                         clock uncertainty           -0.072     8.207    
    SLICE_X8Y1           FDCE (Recov_fdce_C_CLR)     -0.319     7.888    p_reg_y_reg[0]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -2.082    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 debm/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            p_reg_y_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.642ns (21.708%)  route 2.315ns (78.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.636    -0.876    debm/B1/clk_out1
    SLICE_X2Y9           FDRE                                         r  debm/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  debm/B1/Q_reg/Q
                         net (fo=2, routed)           0.940     0.582    debm/B1/N1
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.124     0.706 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          1.376     2.082    BTNMC
    SLICE_X8Y1           FDCE                                         f  p_reg_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.451     7.715    clk_out1
    SLICE_X8Y1           FDCE                                         r  p_reg_y_reg[1]/C
                         clock pessimism              0.564     8.279    
                         clock uncertainty           -0.072     8.207    
    SLICE_X8Y1           FDCE (Recov_fdce_C_CLR)     -0.319     7.888    p_reg_y_reg[1]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -2.082    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 debm/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            p_reg_y_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.642ns (21.708%)  route 2.315ns (78.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.636    -0.876    debm/B1/clk_out1
    SLICE_X2Y9           FDRE                                         r  debm/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  debm/B1/Q_reg/Q
                         net (fo=2, routed)           0.940     0.582    debm/B1/N1
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.124     0.706 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          1.376     2.082    BTNMC
    SLICE_X8Y1           FDCE                                         f  p_reg_y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.451     7.715    clk_out1
    SLICE_X8Y1           FDCE                                         r  p_reg_y_reg[2]/C
                         clock pessimism              0.564     8.279    
                         clock uncertainty           -0.072     8.207    
    SLICE_X8Y1           FDCE (Recov_fdce_C_CLR)     -0.319     7.888    p_reg_y_reg[2]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -2.082    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 debm/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            p_reg_y_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.642ns (21.708%)  route 2.315ns (78.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.636    -0.876    debm/B1/clk_out1
    SLICE_X2Y9           FDRE                                         r  debm/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  debm/B1/Q_reg/Q
                         net (fo=2, routed)           0.940     0.582    debm/B1/N1
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.124     0.706 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          1.376     2.082    BTNMC
    SLICE_X8Y1           FDCE                                         f  p_reg_y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.451     7.715    clk_out1
    SLICE_X8Y1           FDCE                                         r  p_reg_y_reg[3]/C
                         clock pessimism              0.564     8.279    
                         clock uncertainty           -0.072     8.207    
    SLICE_X8Y1           FDCE (Recov_fdce_C_CLR)     -0.319     7.888    p_reg_y_reg[3]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -2.082    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.860ns  (required time - arrival time)
  Source:                 debm/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/x_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.642ns (22.794%)  route 2.175ns (77.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.636    -0.876    debm/B1/clk_out1
    SLICE_X2Y9           FDRE                                         r  debm/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  debm/B1/Q_reg/Q
                         net (fo=2, routed)           0.940     0.582    debm/B1/N1
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.124     0.706 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          1.235     1.941    mouse_unit/AR[0]
    SLICE_X9Y2           FDCE                                         f  mouse_unit/x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.451     7.715    mouse_unit/clk_out1
    SLICE_X9Y2           FDCE                                         r  mouse_unit/x_reg_reg[1]/C
                         clock pessimism              0.564     8.279    
                         clock uncertainty           -0.072     8.207    
    SLICE_X9Y2           FDCE (Recov_fdce_C_CLR)     -0.405     7.802    mouse_unit/x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.802    
                         arrival time                          -1.941    
  -------------------------------------------------------------------
                         slack                                  5.860    

Slack (MET) :             5.860ns  (required time - arrival time)
  Source:                 debm/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/x_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.642ns (22.794%)  route 2.175ns (77.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.636    -0.876    debm/B1/clk_out1
    SLICE_X2Y9           FDRE                                         r  debm/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  debm/B1/Q_reg/Q
                         net (fo=2, routed)           0.940     0.582    debm/B1/N1
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.124     0.706 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          1.235     1.941    mouse_unit/AR[0]
    SLICE_X9Y2           FDCE                                         f  mouse_unit/x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         1.451     7.715    mouse_unit/clk_out1
    SLICE_X9Y2           FDCE                                         r  mouse_unit/x_reg_reg[2]/C
                         clock pessimism              0.564     8.279    
                         clock uncertainty           -0.072     8.207    
    SLICE_X9Y2           FDCE (Recov_fdce_C_CLR)     -0.405     7.802    mouse_unit/x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.802    
                         arrival time                          -1.941    
  -------------------------------------------------------------------
                         slack                                  5.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.186ns (33.159%)  route 0.375ns (66.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.594    -0.587    debm/B2/clk_out1
    SLICE_X4Y1           FDRE                                         r  debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  debm/B2/Q_reg/Q
                         net (fo=2, routed)           0.174    -0.273    debm/B1/N2
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.045    -0.228 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          0.201    -0.026    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/AR[0]
    SLICE_X2Y1           FDCE                                         f  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.867    -0.823    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/clk_out1
    SLICE_X2Y1           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[5]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X2Y1           FDCE (Remov_fdce_C_CLR)     -0.067    -0.615    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.186ns (33.159%)  route 0.375ns (66.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.594    -0.587    debm/B2/clk_out1
    SLICE_X4Y1           FDRE                                         r  debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  debm/B2/Q_reg/Q
                         net (fo=2, routed)           0.174    -0.273    debm/B1/N2
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.045    -0.228 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          0.201    -0.026    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/AR[0]
    SLICE_X2Y1           FDCE                                         f  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.867    -0.823    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/clk_out1
    SLICE_X2Y1           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[6]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X2Y1           FDCE (Remov_fdce_C_CLR)     -0.067    -0.615    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.186ns (33.159%)  route 0.375ns (66.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.594    -0.587    debm/B2/clk_out1
    SLICE_X4Y1           FDRE                                         r  debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  debm/B2/Q_reg/Q
                         net (fo=2, routed)           0.174    -0.273    debm/B1/N2
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.045    -0.228 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          0.201    -0.026    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/AR[0]
    SLICE_X2Y1           FDCE                                         f  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.867    -0.823    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/clk_out1
    SLICE_X2Y1           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[7]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X2Y1           FDCE (Remov_fdce_C_CLR)     -0.067    -0.615    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.186ns (33.159%)  route 0.375ns (66.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.594    -0.587    debm/B2/clk_out1
    SLICE_X4Y1           FDRE                                         r  debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  debm/B2/Q_reg/Q
                         net (fo=2, routed)           0.174    -0.273    debm/B1/N2
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.045    -0.228 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          0.201    -0.026    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/AR[0]
    SLICE_X2Y1           FDCE                                         f  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.867    -0.823    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/clk_out1
    SLICE_X2Y1           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[8]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X2Y1           FDCE (Remov_fdce_C_CLR)     -0.067    -0.615    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/x_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.305%)  route 0.356ns (65.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.594    -0.587    debm/B2/clk_out1
    SLICE_X4Y1           FDRE                                         r  debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  debm/B2/Q_reg/Q
                         net (fo=2, routed)           0.174    -0.273    debm/B1/N2
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.045    -0.228 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          0.182    -0.045    mouse_unit/AR[0]
    SLICE_X6Y1           FDCE                                         f  mouse_unit/x_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.865    -0.825    mouse_unit/clk_out1
    SLICE_X6Y1           FDCE                                         r  mouse_unit/x_reg_reg[0]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X6Y1           FDCE (Remov_fdce_C_CLR)     -0.067    -0.638    mouse_unit/x_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/x_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.305%)  route 0.356ns (65.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.594    -0.587    debm/B2/clk_out1
    SLICE_X4Y1           FDRE                                         r  debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  debm/B2/Q_reg/Q
                         net (fo=2, routed)           0.174    -0.273    debm/B1/N2
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.045    -0.228 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          0.182    -0.045    mouse_unit/AR[0]
    SLICE_X6Y1           FDCE                                         f  mouse_unit/x_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.865    -0.825    mouse_unit/clk_out1
    SLICE_X6Y1           FDCE                                         r  mouse_unit/x_reg_reg[3]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X6Y1           FDCE (Remov_fdce_C_CLR)     -0.067    -0.638    mouse_unit/x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/x_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.305%)  route 0.356ns (65.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.594    -0.587    debm/B2/clk_out1
    SLICE_X4Y1           FDRE                                         r  debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  debm/B2/Q_reg/Q
                         net (fo=2, routed)           0.174    -0.273    debm/B1/N2
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.045    -0.228 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          0.182    -0.045    mouse_unit/AR[0]
    SLICE_X6Y1           FDCE                                         f  mouse_unit/x_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.865    -0.825    mouse_unit/clk_out1
    SLICE_X6Y1           FDCE                                         r  mouse_unit/x_reg_reg[4]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X6Y1           FDCE (Remov_fdce_C_CLR)     -0.067    -0.638    mouse_unit/x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/x_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.305%)  route 0.356ns (65.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.594    -0.587    debm/B2/clk_out1
    SLICE_X4Y1           FDRE                                         r  debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  debm/B2/Q_reg/Q
                         net (fo=2, routed)           0.174    -0.273    debm/B1/N2
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.045    -0.228 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          0.182    -0.045    mouse_unit/AR[0]
    SLICE_X6Y1           FDCE                                         f  mouse_unit/x_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.865    -0.825    mouse_unit/clk_out1
    SLICE_X6Y1           FDCE                                         r  mouse_unit/x_reg_reg[5]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X6Y1           FDCE (Remov_fdce_C_CLR)     -0.067    -0.638    mouse_unit/x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.428%)  route 0.354ns (65.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.594    -0.587    debm/B2/clk_out1
    SLICE_X4Y1           FDRE                                         r  debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  debm/B2/Q_reg/Q
                         net (fo=2, routed)           0.174    -0.273    debm/B1/N2
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.045    -0.228 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          0.180    -0.047    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/AR[0]
    SLICE_X4Y0           FDCE                                         f  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.865    -0.825    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/clk_out1
    SLICE_X4Y0           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[0]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X4Y0           FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 debm/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.428%)  route 0.354ns (65.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.594    -0.587    debm/B2/clk_out1
    SLICE_X4Y1           FDRE                                         r  debm/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  debm/B2/Q_reg/Q
                         net (fo=2, routed)           0.174    -0.273    debm/B1/N2
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.045    -0.228 f  debm/B1/FSM_sequential_state_reg[2]_i_2__0/O
                         net (fo=99, routed)          0.180    -0.047    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/AR[0]
    SLICE_X4Y0           FDCE                                         f  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=192, routed)         0.865    -0.825    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/clk_out1
    SLICE_X4Y0           FDCE                                         r  mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[1]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X4Y0           FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.616    





