
SPI_Flash_Read.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000300c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000020c  08003118  08003118  00004118  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003324  08003324  0000505c  2**0
                  CONTENTS
  4 .ARM          00000008  08003324  08003324  00004324  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800332c  0800332c  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800332c  0800332c  0000432c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003330  08003330  00004330  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08003334  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002bc  2000005c  08003390  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000318  08003390  00005318  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008952  00000000  00000000  00005085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000017eb  00000000  00000000  0000d9d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000840  00000000  00000000  0000f1c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000064d  00000000  00000000  0000fa08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017250  00000000  00000000  00010055  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a27b  00000000  00000000  000272a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083b6a  00000000  00000000  00031520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b508a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000025d4  00000000  00000000  000b50d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000b76a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003100 	.word	0x08003100

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08003100 	.word	0x08003100

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000160:	f000 fc4e 	bl	8000a00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000164:	f000 f80a 	bl	800017c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000168:	f000 f8ae 	bl	80002c8 <MX_GPIO_Init>
  MX_SPI1_Init();
 800016c:	f000 f84c 	bl	8000208 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000170:	f000 f880 	bl	8000274 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  w25_Init();
 8000174:	f000 fa88 	bl	8000688 <w25_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000178:	bf00      	nop
 800017a:	e7fd      	b.n	8000178 <main+0x1c>

0800017c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800017c:	b580      	push	{r7, lr}
 800017e:	b090      	sub	sp, #64	@ 0x40
 8000180:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000182:	f107 0318 	add.w	r3, r7, #24
 8000186:	2228      	movs	r2, #40	@ 0x28
 8000188:	2100      	movs	r1, #0
 800018a:	4618      	mov	r0, r3
 800018c:	f002 fb28 	bl	80027e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000190:	1d3b      	adds	r3, r7, #4
 8000192:	2200      	movs	r2, #0
 8000194:	601a      	str	r2, [r3, #0]
 8000196:	605a      	str	r2, [r3, #4]
 8000198:	609a      	str	r2, [r3, #8]
 800019a:	60da      	str	r2, [r3, #12]
 800019c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800019e:	2301      	movs	r3, #1
 80001a0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001a2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80001a6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001a8:	2300      	movs	r3, #0
 80001aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001ac:	2301      	movs	r3, #1
 80001ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001b0:	2302      	movs	r3, #2
 80001b2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001b4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80001b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80001ba:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80001be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001c0:	f107 0318 	add.w	r3, r7, #24
 80001c4:	4618      	mov	r0, r3
 80001c6:	f000 ff21 	bl	800100c <HAL_RCC_OscConfig>
 80001ca:	4603      	mov	r3, r0
 80001cc:	2b00      	cmp	r3, #0
 80001ce:	d001      	beq.n	80001d4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80001d0:	f000 f8b8 	bl	8000344 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001d4:	230f      	movs	r3, #15
 80001d6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001d8:	2302      	movs	r3, #2
 80001da:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001dc:	2300      	movs	r3, #0
 80001de:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80001e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001e6:	2300      	movs	r3, #0
 80001e8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80001ea:	1d3b      	adds	r3, r7, #4
 80001ec:	2102      	movs	r1, #2
 80001ee:	4618      	mov	r0, r3
 80001f0:	f001 f98e 	bl	8001510 <HAL_RCC_ClockConfig>
 80001f4:	4603      	mov	r3, r0
 80001f6:	2b00      	cmp	r3, #0
 80001f8:	d001      	beq.n	80001fe <SystemClock_Config+0x82>
  {
    Error_Handler();
 80001fa:	f000 f8a3 	bl	8000344 <Error_Handler>
  }
}
 80001fe:	bf00      	nop
 8000200:	3740      	adds	r7, #64	@ 0x40
 8000202:	46bd      	mov	sp, r7
 8000204:	bd80      	pop	{r7, pc}
	...

08000208 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800020c:	4b17      	ldr	r3, [pc, #92]	@ (800026c <MX_SPI1_Init+0x64>)
 800020e:	4a18      	ldr	r2, [pc, #96]	@ (8000270 <MX_SPI1_Init+0x68>)
 8000210:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000212:	4b16      	ldr	r3, [pc, #88]	@ (800026c <MX_SPI1_Init+0x64>)
 8000214:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000218:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800021a:	4b14      	ldr	r3, [pc, #80]	@ (800026c <MX_SPI1_Init+0x64>)
 800021c:	2200      	movs	r2, #0
 800021e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000220:	4b12      	ldr	r3, [pc, #72]	@ (800026c <MX_SPI1_Init+0x64>)
 8000222:	2200      	movs	r2, #0
 8000224:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000226:	4b11      	ldr	r3, [pc, #68]	@ (800026c <MX_SPI1_Init+0x64>)
 8000228:	2200      	movs	r2, #0
 800022a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800022c:	4b0f      	ldr	r3, [pc, #60]	@ (800026c <MX_SPI1_Init+0x64>)
 800022e:	2200      	movs	r2, #0
 8000230:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000232:	4b0e      	ldr	r3, [pc, #56]	@ (800026c <MX_SPI1_Init+0x64>)
 8000234:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000238:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800023a:	4b0c      	ldr	r3, [pc, #48]	@ (800026c <MX_SPI1_Init+0x64>)
 800023c:	2220      	movs	r2, #32
 800023e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000240:	4b0a      	ldr	r3, [pc, #40]	@ (800026c <MX_SPI1_Init+0x64>)
 8000242:	2200      	movs	r2, #0
 8000244:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000246:	4b09      	ldr	r3, [pc, #36]	@ (800026c <MX_SPI1_Init+0x64>)
 8000248:	2200      	movs	r2, #0
 800024a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800024c:	4b07      	ldr	r3, [pc, #28]	@ (800026c <MX_SPI1_Init+0x64>)
 800024e:	2200      	movs	r2, #0
 8000250:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000252:	4b06      	ldr	r3, [pc, #24]	@ (800026c <MX_SPI1_Init+0x64>)
 8000254:	220a      	movs	r2, #10
 8000256:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000258:	4804      	ldr	r0, [pc, #16]	@ (800026c <MX_SPI1_Init+0x64>)
 800025a:	f001 fae7 	bl	800182c <HAL_SPI_Init>
 800025e:	4603      	mov	r3, r0
 8000260:	2b00      	cmp	r3, #0
 8000262:	d001      	beq.n	8000268 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000264:	f000 f86e 	bl	8000344 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000268:	bf00      	nop
 800026a:	bd80      	pop	{r7, pc}
 800026c:	20000078 	.word	0x20000078
 8000270:	40013000 	.word	0x40013000

08000274 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000278:	4b11      	ldr	r3, [pc, #68]	@ (80002c0 <MX_USART1_UART_Init+0x4c>)
 800027a:	4a12      	ldr	r2, [pc, #72]	@ (80002c4 <MX_USART1_UART_Init+0x50>)
 800027c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800027e:	4b10      	ldr	r3, [pc, #64]	@ (80002c0 <MX_USART1_UART_Init+0x4c>)
 8000280:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000284:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000286:	4b0e      	ldr	r3, [pc, #56]	@ (80002c0 <MX_USART1_UART_Init+0x4c>)
 8000288:	2200      	movs	r2, #0
 800028a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800028c:	4b0c      	ldr	r3, [pc, #48]	@ (80002c0 <MX_USART1_UART_Init+0x4c>)
 800028e:	2200      	movs	r2, #0
 8000290:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000292:	4b0b      	ldr	r3, [pc, #44]	@ (80002c0 <MX_USART1_UART_Init+0x4c>)
 8000294:	2200      	movs	r2, #0
 8000296:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000298:	4b09      	ldr	r3, [pc, #36]	@ (80002c0 <MX_USART1_UART_Init+0x4c>)
 800029a:	220c      	movs	r2, #12
 800029c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800029e:	4b08      	ldr	r3, [pc, #32]	@ (80002c0 <MX_USART1_UART_Init+0x4c>)
 80002a0:	2200      	movs	r2, #0
 80002a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80002a4:	4b06      	ldr	r3, [pc, #24]	@ (80002c0 <MX_USART1_UART_Init+0x4c>)
 80002a6:	2200      	movs	r2, #0
 80002a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80002aa:	4805      	ldr	r0, [pc, #20]	@ (80002c0 <MX_USART1_UART_Init+0x4c>)
 80002ac:	f002 f853 	bl	8002356 <HAL_UART_Init>
 80002b0:	4603      	mov	r3, r0
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d001      	beq.n	80002ba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80002b6:	f000 f845 	bl	8000344 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80002ba:	bf00      	nop
 80002bc:	bd80      	pop	{r7, pc}
 80002be:	bf00      	nop
 80002c0:	200000d0 	.word	0x200000d0
 80002c4:	40013800 	.word	0x40013800

080002c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b086      	sub	sp, #24
 80002cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002ce:	f107 0308 	add.w	r3, r7, #8
 80002d2:	2200      	movs	r2, #0
 80002d4:	601a      	str	r2, [r3, #0]
 80002d6:	605a      	str	r2, [r3, #4]
 80002d8:	609a      	str	r2, [r3, #8]
 80002da:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002dc:	4b17      	ldr	r3, [pc, #92]	@ (800033c <MX_GPIO_Init+0x74>)
 80002de:	699b      	ldr	r3, [r3, #24]
 80002e0:	4a16      	ldr	r2, [pc, #88]	@ (800033c <MX_GPIO_Init+0x74>)
 80002e2:	f043 0320 	orr.w	r3, r3, #32
 80002e6:	6193      	str	r3, [r2, #24]
 80002e8:	4b14      	ldr	r3, [pc, #80]	@ (800033c <MX_GPIO_Init+0x74>)
 80002ea:	699b      	ldr	r3, [r3, #24]
 80002ec:	f003 0320 	and.w	r3, r3, #32
 80002f0:	607b      	str	r3, [r7, #4]
 80002f2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002f4:	4b11      	ldr	r3, [pc, #68]	@ (800033c <MX_GPIO_Init+0x74>)
 80002f6:	699b      	ldr	r3, [r3, #24]
 80002f8:	4a10      	ldr	r2, [pc, #64]	@ (800033c <MX_GPIO_Init+0x74>)
 80002fa:	f043 0304 	orr.w	r3, r3, #4
 80002fe:	6193      	str	r3, [r2, #24]
 8000300:	4b0e      	ldr	r3, [pc, #56]	@ (800033c <MX_GPIO_Init+0x74>)
 8000302:	699b      	ldr	r3, [r3, #24]
 8000304:	f003 0304 	and.w	r3, r3, #4
 8000308:	603b      	str	r3, [r7, #0]
 800030a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800030c:	2200      	movs	r2, #0
 800030e:	2110      	movs	r1, #16
 8000310:	480b      	ldr	r0, [pc, #44]	@ (8000340 <MX_GPIO_Init+0x78>)
 8000312:	f000 fe63 	bl	8000fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000316:	2310      	movs	r3, #16
 8000318:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800031a:	2301      	movs	r3, #1
 800031c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800031e:	2300      	movs	r3, #0
 8000320:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000322:	2303      	movs	r3, #3
 8000324:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000326:	f107 0308 	add.w	r3, r7, #8
 800032a:	4619      	mov	r1, r3
 800032c:	4804      	ldr	r0, [pc, #16]	@ (8000340 <MX_GPIO_Init+0x78>)
 800032e:	f000 fcd1 	bl	8000cd4 <HAL_GPIO_Init>

}
 8000332:	bf00      	nop
 8000334:	3718      	adds	r7, #24
 8000336:	46bd      	mov	sp, r7
 8000338:	bd80      	pop	{r7, pc}
 800033a:	bf00      	nop
 800033c:	40021000 	.word	0x40021000
 8000340:	40010800 	.word	0x40010800

08000344 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000348:	b672      	cpsid	i
}
 800034a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800034c:	bf00      	nop
 800034e:	e7fd      	b.n	800034c <Error_Handler+0x8>

08000350 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000350:	b480      	push	{r7}
 8000352:	b085      	sub	sp, #20
 8000354:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000356:	4b15      	ldr	r3, [pc, #84]	@ (80003ac <HAL_MspInit+0x5c>)
 8000358:	699b      	ldr	r3, [r3, #24]
 800035a:	4a14      	ldr	r2, [pc, #80]	@ (80003ac <HAL_MspInit+0x5c>)
 800035c:	f043 0301 	orr.w	r3, r3, #1
 8000360:	6193      	str	r3, [r2, #24]
 8000362:	4b12      	ldr	r3, [pc, #72]	@ (80003ac <HAL_MspInit+0x5c>)
 8000364:	699b      	ldr	r3, [r3, #24]
 8000366:	f003 0301 	and.w	r3, r3, #1
 800036a:	60bb      	str	r3, [r7, #8]
 800036c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800036e:	4b0f      	ldr	r3, [pc, #60]	@ (80003ac <HAL_MspInit+0x5c>)
 8000370:	69db      	ldr	r3, [r3, #28]
 8000372:	4a0e      	ldr	r2, [pc, #56]	@ (80003ac <HAL_MspInit+0x5c>)
 8000374:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000378:	61d3      	str	r3, [r2, #28]
 800037a:	4b0c      	ldr	r3, [pc, #48]	@ (80003ac <HAL_MspInit+0x5c>)
 800037c:	69db      	ldr	r3, [r3, #28]
 800037e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000382:	607b      	str	r3, [r7, #4]
 8000384:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000386:	4b0a      	ldr	r3, [pc, #40]	@ (80003b0 <HAL_MspInit+0x60>)
 8000388:	685b      	ldr	r3, [r3, #4]
 800038a:	60fb      	str	r3, [r7, #12]
 800038c:	68fb      	ldr	r3, [r7, #12]
 800038e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000392:	60fb      	str	r3, [r7, #12]
 8000394:	68fb      	ldr	r3, [r7, #12]
 8000396:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800039a:	60fb      	str	r3, [r7, #12]
 800039c:	4a04      	ldr	r2, [pc, #16]	@ (80003b0 <HAL_MspInit+0x60>)
 800039e:	68fb      	ldr	r3, [r7, #12]
 80003a0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003a2:	bf00      	nop
 80003a4:	3714      	adds	r7, #20
 80003a6:	46bd      	mov	sp, r7
 80003a8:	bc80      	pop	{r7}
 80003aa:	4770      	bx	lr
 80003ac:	40021000 	.word	0x40021000
 80003b0:	40010000 	.word	0x40010000

080003b4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b088      	sub	sp, #32
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003bc:	f107 0310 	add.w	r3, r7, #16
 80003c0:	2200      	movs	r2, #0
 80003c2:	601a      	str	r2, [r3, #0]
 80003c4:	605a      	str	r2, [r3, #4]
 80003c6:	609a      	str	r2, [r3, #8]
 80003c8:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	681b      	ldr	r3, [r3, #0]
 80003ce:	4a1b      	ldr	r2, [pc, #108]	@ (800043c <HAL_SPI_MspInit+0x88>)
 80003d0:	4293      	cmp	r3, r2
 80003d2:	d12f      	bne.n	8000434 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80003d4:	4b1a      	ldr	r3, [pc, #104]	@ (8000440 <HAL_SPI_MspInit+0x8c>)
 80003d6:	699b      	ldr	r3, [r3, #24]
 80003d8:	4a19      	ldr	r2, [pc, #100]	@ (8000440 <HAL_SPI_MspInit+0x8c>)
 80003da:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80003de:	6193      	str	r3, [r2, #24]
 80003e0:	4b17      	ldr	r3, [pc, #92]	@ (8000440 <HAL_SPI_MspInit+0x8c>)
 80003e2:	699b      	ldr	r3, [r3, #24]
 80003e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80003e8:	60fb      	str	r3, [r7, #12]
 80003ea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80003ec:	4b14      	ldr	r3, [pc, #80]	@ (8000440 <HAL_SPI_MspInit+0x8c>)
 80003ee:	699b      	ldr	r3, [r3, #24]
 80003f0:	4a13      	ldr	r2, [pc, #76]	@ (8000440 <HAL_SPI_MspInit+0x8c>)
 80003f2:	f043 0304 	orr.w	r3, r3, #4
 80003f6:	6193      	str	r3, [r2, #24]
 80003f8:	4b11      	ldr	r3, [pc, #68]	@ (8000440 <HAL_SPI_MspInit+0x8c>)
 80003fa:	699b      	ldr	r3, [r3, #24]
 80003fc:	f003 0304 	and.w	r3, r3, #4
 8000400:	60bb      	str	r3, [r7, #8]
 8000402:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000404:	23a0      	movs	r3, #160	@ 0xa0
 8000406:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000408:	2302      	movs	r3, #2
 800040a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800040c:	2303      	movs	r3, #3
 800040e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000410:	f107 0310 	add.w	r3, r7, #16
 8000414:	4619      	mov	r1, r3
 8000416:	480b      	ldr	r0, [pc, #44]	@ (8000444 <HAL_SPI_MspInit+0x90>)
 8000418:	f000 fc5c 	bl	8000cd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800041c:	2340      	movs	r3, #64	@ 0x40
 800041e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000420:	2300      	movs	r3, #0
 8000422:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000424:	2300      	movs	r3, #0
 8000426:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000428:	f107 0310 	add.w	r3, r7, #16
 800042c:	4619      	mov	r1, r3
 800042e:	4805      	ldr	r0, [pc, #20]	@ (8000444 <HAL_SPI_MspInit+0x90>)
 8000430:	f000 fc50 	bl	8000cd4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000434:	bf00      	nop
 8000436:	3720      	adds	r7, #32
 8000438:	46bd      	mov	sp, r7
 800043a:	bd80      	pop	{r7, pc}
 800043c:	40013000 	.word	0x40013000
 8000440:	40021000 	.word	0x40021000
 8000444:	40010800 	.word	0x40010800

08000448 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	b088      	sub	sp, #32
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000450:	f107 0310 	add.w	r3, r7, #16
 8000454:	2200      	movs	r2, #0
 8000456:	601a      	str	r2, [r3, #0]
 8000458:	605a      	str	r2, [r3, #4]
 800045a:	609a      	str	r2, [r3, #8]
 800045c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	4a1c      	ldr	r2, [pc, #112]	@ (80004d4 <HAL_UART_MspInit+0x8c>)
 8000464:	4293      	cmp	r3, r2
 8000466:	d131      	bne.n	80004cc <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000468:	4b1b      	ldr	r3, [pc, #108]	@ (80004d8 <HAL_UART_MspInit+0x90>)
 800046a:	699b      	ldr	r3, [r3, #24]
 800046c:	4a1a      	ldr	r2, [pc, #104]	@ (80004d8 <HAL_UART_MspInit+0x90>)
 800046e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000472:	6193      	str	r3, [r2, #24]
 8000474:	4b18      	ldr	r3, [pc, #96]	@ (80004d8 <HAL_UART_MspInit+0x90>)
 8000476:	699b      	ldr	r3, [r3, #24]
 8000478:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800047c:	60fb      	str	r3, [r7, #12]
 800047e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000480:	4b15      	ldr	r3, [pc, #84]	@ (80004d8 <HAL_UART_MspInit+0x90>)
 8000482:	699b      	ldr	r3, [r3, #24]
 8000484:	4a14      	ldr	r2, [pc, #80]	@ (80004d8 <HAL_UART_MspInit+0x90>)
 8000486:	f043 0304 	orr.w	r3, r3, #4
 800048a:	6193      	str	r3, [r2, #24]
 800048c:	4b12      	ldr	r3, [pc, #72]	@ (80004d8 <HAL_UART_MspInit+0x90>)
 800048e:	699b      	ldr	r3, [r3, #24]
 8000490:	f003 0304 	and.w	r3, r3, #4
 8000494:	60bb      	str	r3, [r7, #8]
 8000496:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000498:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800049c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800049e:	2302      	movs	r3, #2
 80004a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004a2:	2303      	movs	r3, #3
 80004a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004a6:	f107 0310 	add.w	r3, r7, #16
 80004aa:	4619      	mov	r1, r3
 80004ac:	480b      	ldr	r0, [pc, #44]	@ (80004dc <HAL_UART_MspInit+0x94>)
 80004ae:	f000 fc11 	bl	8000cd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80004b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80004b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004b8:	2300      	movs	r3, #0
 80004ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004bc:	2300      	movs	r3, #0
 80004be:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004c0:	f107 0310 	add.w	r3, r7, #16
 80004c4:	4619      	mov	r1, r3
 80004c6:	4805      	ldr	r0, [pc, #20]	@ (80004dc <HAL_UART_MspInit+0x94>)
 80004c8:	f000 fc04 	bl	8000cd4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80004cc:	bf00      	nop
 80004ce:	3720      	adds	r7, #32
 80004d0:	46bd      	mov	sp, r7
 80004d2:	bd80      	pop	{r7, pc}
 80004d4:	40013800 	.word	0x40013800
 80004d8:	40021000 	.word	0x40021000
 80004dc:	40010800 	.word	0x40010800

080004e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004e0:	b480      	push	{r7}
 80004e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80004e4:	bf00      	nop
 80004e6:	e7fd      	b.n	80004e4 <NMI_Handler+0x4>

080004e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004e8:	b480      	push	{r7}
 80004ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004ec:	bf00      	nop
 80004ee:	e7fd      	b.n	80004ec <HardFault_Handler+0x4>

080004f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004f0:	b480      	push	{r7}
 80004f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004f4:	bf00      	nop
 80004f6:	e7fd      	b.n	80004f4 <MemManage_Handler+0x4>

080004f8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004f8:	b480      	push	{r7}
 80004fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004fc:	bf00      	nop
 80004fe:	e7fd      	b.n	80004fc <BusFault_Handler+0x4>

08000500 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000500:	b480      	push	{r7}
 8000502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000504:	bf00      	nop
 8000506:	e7fd      	b.n	8000504 <UsageFault_Handler+0x4>

08000508 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000508:	b480      	push	{r7}
 800050a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800050c:	bf00      	nop
 800050e:	46bd      	mov	sp, r7
 8000510:	bc80      	pop	{r7}
 8000512:	4770      	bx	lr

08000514 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000514:	b480      	push	{r7}
 8000516:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000518:	bf00      	nop
 800051a:	46bd      	mov	sp, r7
 800051c:	bc80      	pop	{r7}
 800051e:	4770      	bx	lr

08000520 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000524:	bf00      	nop
 8000526:	46bd      	mov	sp, r7
 8000528:	bc80      	pop	{r7}
 800052a:	4770      	bx	lr

0800052c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000530:	f000 faac 	bl	8000a8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000534:	bf00      	nop
 8000536:	bd80      	pop	{r7, pc}

08000538 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b086      	sub	sp, #24
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000540:	4a14      	ldr	r2, [pc, #80]	@ (8000594 <_sbrk+0x5c>)
 8000542:	4b15      	ldr	r3, [pc, #84]	@ (8000598 <_sbrk+0x60>)
 8000544:	1ad3      	subs	r3, r2, r3
 8000546:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000548:	697b      	ldr	r3, [r7, #20]
 800054a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800054c:	4b13      	ldr	r3, [pc, #76]	@ (800059c <_sbrk+0x64>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	2b00      	cmp	r3, #0
 8000552:	d102      	bne.n	800055a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000554:	4b11      	ldr	r3, [pc, #68]	@ (800059c <_sbrk+0x64>)
 8000556:	4a12      	ldr	r2, [pc, #72]	@ (80005a0 <_sbrk+0x68>)
 8000558:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800055a:	4b10      	ldr	r3, [pc, #64]	@ (800059c <_sbrk+0x64>)
 800055c:	681a      	ldr	r2, [r3, #0]
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	4413      	add	r3, r2
 8000562:	693a      	ldr	r2, [r7, #16]
 8000564:	429a      	cmp	r2, r3
 8000566:	d207      	bcs.n	8000578 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000568:	f002 f942 	bl	80027f0 <__errno>
 800056c:	4603      	mov	r3, r0
 800056e:	220c      	movs	r2, #12
 8000570:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000572:	f04f 33ff 	mov.w	r3, #4294967295
 8000576:	e009      	b.n	800058c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000578:	4b08      	ldr	r3, [pc, #32]	@ (800059c <_sbrk+0x64>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800057e:	4b07      	ldr	r3, [pc, #28]	@ (800059c <_sbrk+0x64>)
 8000580:	681a      	ldr	r2, [r3, #0]
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	4413      	add	r3, r2
 8000586:	4a05      	ldr	r2, [pc, #20]	@ (800059c <_sbrk+0x64>)
 8000588:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800058a:	68fb      	ldr	r3, [r7, #12]
}
 800058c:	4618      	mov	r0, r3
 800058e:	3718      	adds	r7, #24
 8000590:	46bd      	mov	sp, r7
 8000592:	bd80      	pop	{r7, pc}
 8000594:	20005000 	.word	0x20005000
 8000598:	00000400 	.word	0x00000400
 800059c:	20000118 	.word	0x20000118
 80005a0:	20000318 	.word	0x20000318

080005a4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005a8:	bf00      	nop
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bc80      	pop	{r7}
 80005ae:	4770      	bx	lr

080005b0 <SPI1_Send>:
w25_info_t  w25_info;

char str[130];
uint8_t buf[10];

void SPI1_Send(uint8_t *dt, uint16_t cnt){
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
 80005b8:	460b      	mov	r3, r1
 80005ba:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Transmit(&hspi1, dt, cnt, 5000);
 80005bc:	887a      	ldrh	r2, [r7, #2]
 80005be:	f241 3388 	movw	r3, #5000	@ 0x1388
 80005c2:	6879      	ldr	r1, [r7, #4]
 80005c4:	4803      	ldr	r0, [pc, #12]	@ (80005d4 <SPI1_Send+0x24>)
 80005c6:	f001 f9b5 	bl	8001934 <HAL_SPI_Transmit>
}
 80005ca:	bf00      	nop
 80005cc:	3708      	adds	r7, #8
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	20000078 	.word	0x20000078

080005d8 <SPI1_Recv>:
void SPI1_Recv(uint8_t *dt, uint16_t cnt){
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
 80005e0:	460b      	mov	r3, r1
 80005e2:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Receive(&hspi1, dt, cnt, 5000);
 80005e4:	887a      	ldrh	r2, [r7, #2]
 80005e6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80005ea:	6879      	ldr	r1, [r7, #4]
 80005ec:	4803      	ldr	r0, [pc, #12]	@ (80005fc <SPI1_Recv+0x24>)
 80005ee:	f001 fae5 	bl	8001bbc <HAL_SPI_Receive>
}
 80005f2:	bf00      	nop
 80005f4:	3708      	adds	r7, #8
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	bf00      	nop
 80005fc:	20000078 	.word	0x20000078

08000600 <w25_Reset>:
void w25_Reset(void){
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
	cs_set();
 8000604:	2200      	movs	r2, #0
 8000606:	2110      	movs	r1, #16
 8000608:	4809      	ldr	r0, [pc, #36]	@ (8000630 <w25_Reset+0x30>)
 800060a:	f000 fce7 	bl	8000fdc <HAL_GPIO_WritePin>
	buf[0] = w25_ENABLE_RESET;
 800060e:	4b09      	ldr	r3, [pc, #36]	@ (8000634 <w25_Reset+0x34>)
 8000610:	2266      	movs	r2, #102	@ 0x66
 8000612:	701a      	strb	r2, [r3, #0]
	buf[1] = w25_RESET;
 8000614:	4b07      	ldr	r3, [pc, #28]	@ (8000634 <w25_Reset+0x34>)
 8000616:	2299      	movs	r2, #153	@ 0x99
 8000618:	705a      	strb	r2, [r3, #1]
	SPI1_Send(buf, 2);
 800061a:	2102      	movs	r1, #2
 800061c:	4805      	ldr	r0, [pc, #20]	@ (8000634 <w25_Reset+0x34>)
 800061e:	f7ff ffc7 	bl	80005b0 <SPI1_Send>
	cs_reset();
 8000622:	2201      	movs	r2, #1
 8000624:	2110      	movs	r1, #16
 8000626:	4802      	ldr	r0, [pc, #8]	@ (8000630 <w25_Reset+0x30>)
 8000628:	f000 fcd8 	bl	8000fdc <HAL_GPIO_WritePin>
}
 800062c:	bf00      	nop
 800062e:	bd80      	pop	{r7, pc}
 8000630:	40010800 	.word	0x40010800
 8000634:	200001c0 	.word	0x200001c0

08000638 <w25_Read_ID>:
	buf[2] = (addr >> 8) & 0xFF;
	buf[3] = addr & 0xFF;
	SPI1_Send(dat, sz);
	cs_reset();
}
uint32_t w25_Read_ID(void){
 8000638:	b580      	push	{r7, lr}
 800063a:	b082      	sub	sp, #8
 800063c:	af00      	add	r7, sp, #0
	uint8_t dt[3];
	buf[0] = w25_GET_JDEC_ID;
 800063e:	4b10      	ldr	r3, [pc, #64]	@ (8000680 <w25_Read_ID+0x48>)
 8000640:	229f      	movs	r2, #159	@ 0x9f
 8000642:	701a      	strb	r2, [r3, #0]
	cs_set();
 8000644:	2200      	movs	r2, #0
 8000646:	2110      	movs	r1, #16
 8000648:	480e      	ldr	r0, [pc, #56]	@ (8000684 <w25_Read_ID+0x4c>)
 800064a:	f000 fcc7 	bl	8000fdc <HAL_GPIO_WritePin>
	SPI1_Send(buf, 1);
 800064e:	2101      	movs	r1, #1
 8000650:	480b      	ldr	r0, [pc, #44]	@ (8000680 <w25_Read_ID+0x48>)
 8000652:	f7ff ffad 	bl	80005b0 <SPI1_Send>
	SPI1_Recv(dt, 3);
 8000656:	1d3b      	adds	r3, r7, #4
 8000658:	2103      	movs	r1, #3
 800065a:	4618      	mov	r0, r3
 800065c:	f7ff ffbc 	bl	80005d8 <SPI1_Recv>
	cs_reset();
 8000660:	2201      	movs	r2, #1
 8000662:	2110      	movs	r1, #16
 8000664:	4807      	ldr	r0, [pc, #28]	@ (8000684 <w25_Read_ID+0x4c>)
 8000666:	f000 fcb9 	bl	8000fdc <HAL_GPIO_WritePin>
	return (dt[0] << 16 | dt[1] << 8) | dt[2];
 800066a:	793b      	ldrb	r3, [r7, #4]
 800066c:	041a      	lsls	r2, r3, #16
 800066e:	797b      	ldrb	r3, [r7, #5]
 8000670:	021b      	lsls	r3, r3, #8
 8000672:	4313      	orrs	r3, r2
 8000674:	79ba      	ldrb	r2, [r7, #6]
 8000676:	4313      	orrs	r3, r2
}
 8000678:	4618      	mov	r0, r3
 800067a:	3708      	adds	r7, #8
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	200001c0 	.word	0x200001c0
 8000684:	40010800 	.word	0x40010800

08000688 <w25_Init>:
void w25_Init(void){
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 800068e:	2064      	movs	r0, #100	@ 0x64
 8000690:	f000 fa18 	bl	8000ac4 <HAL_Delay>
	w25_Reset();
 8000694:	f7ff ffb4 	bl	8000600 <w25_Reset>
	HAL_Delay(100);
 8000698:	2064      	movs	r0, #100	@ 0x64
 800069a:	f000 fa13 	bl	8000ac4 <HAL_Delay>
	unsigned int ID = w25_Read_ID();
 800069e:	f7ff ffcb 	bl	8000638 <w25_Read_ID>
 80006a2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1,(uint8_t*)"\r\n",2,0x1000);
 80006a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006a8:	2202      	movs	r2, #2
 80006aa:	49ab      	ldr	r1, [pc, #684]	@ (8000958 <w25_Init+0x2d0>)
 80006ac:	48ab      	ldr	r0, [pc, #684]	@ (800095c <w25_Init+0x2d4>)
 80006ae:	f001 fea2 	bl	80023f6 <HAL_UART_Transmit>
	 sprintf(str,"ID:0x%X\r\n", ID);
 80006b2:	687a      	ldr	r2, [r7, #4]
 80006b4:	49aa      	ldr	r1, [pc, #680]	@ (8000960 <w25_Init+0x2d8>)
 80006b6:	48ab      	ldr	r0, [pc, #684]	@ (8000964 <w25_Init+0x2dc>)
 80006b8:	f002 f872 	bl	80027a0 <siprintf>
	 HAL_UART_Transmit(&huart1,(uint8_t*)str,strlen(str),0x1000);
 80006bc:	48a9      	ldr	r0, [pc, #676]	@ (8000964 <w25_Init+0x2dc>)
 80006be:	f7ff fd45 	bl	800014c <strlen>
 80006c2:	4603      	mov	r3, r0
 80006c4:	b29a      	uxth	r2, r3
 80006c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006ca:	49a6      	ldr	r1, [pc, #664]	@ (8000964 <w25_Init+0x2dc>)
 80006cc:	48a3      	ldr	r0, [pc, #652]	@ (800095c <w25_Init+0x2d4>)
 80006ce:	f001 fe92 	bl	80023f6 <HAL_UART_Transmit>
	 ID &= 0x0000ffff; //маска отсечения manuf ID
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	b29b      	uxth	r3, r3
 80006d6:	607b      	str	r3, [r7, #4]
	 switch(ID)
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 80006de:	3b11      	subs	r3, #17
 80006e0:	2b09      	cmp	r3, #9
 80006e2:	d86a      	bhi.n	80007ba <w25_Init+0x132>
 80006e4:	a201      	add	r2, pc, #4	@ (adr r2, 80006ec <w25_Init+0x64>)
 80006e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006ea:	bf00      	nop
 80006ec:	080007ab 	.word	0x080007ab
 80006f0:	0800079b 	.word	0x0800079b
 80006f4:	0800078b 	.word	0x0800078b
 80006f8:	0800077b 	.word	0x0800077b
 80006fc:	0800076b 	.word	0x0800076b
 8000700:	0800075b 	.word	0x0800075b
 8000704:	0800074b 	.word	0x0800074b
 8000708:	08000739 	.word	0x08000739
 800070c:	08000727 	.word	0x08000727
 8000710:	08000715 	.word	0x08000715
	  {
	    case 0x401A:
	      w25_info.BlockCount=1024;
 8000714:	4b94      	ldr	r3, [pc, #592]	@ (8000968 <w25_Init+0x2e0>)
 8000716:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800071a:	615a      	str	r2, [r3, #20]
	      sprintf(str,"w25qxx Chip: w25q512\r\n");
 800071c:	4993      	ldr	r1, [pc, #588]	@ (800096c <w25_Init+0x2e4>)
 800071e:	4891      	ldr	r0, [pc, #580]	@ (8000964 <w25_Init+0x2dc>)
 8000720:	f002 f83e 	bl	80027a0 <siprintf>
	      break;
 8000724:	e059      	b.n	80007da <w25_Init+0x152>
	    case 0x4019:
	      w25_info.BlockCount=512;
 8000726:	4b90      	ldr	r3, [pc, #576]	@ (8000968 <w25_Init+0x2e0>)
 8000728:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800072c:	615a      	str	r2, [r3, #20]
	      sprintf(str,"w25qxx Chip: w25q256\r\n");
 800072e:	4990      	ldr	r1, [pc, #576]	@ (8000970 <w25_Init+0x2e8>)
 8000730:	488c      	ldr	r0, [pc, #560]	@ (8000964 <w25_Init+0x2dc>)
 8000732:	f002 f835 	bl	80027a0 <siprintf>
	      break;
 8000736:	e050      	b.n	80007da <w25_Init+0x152>
	    case 0x4018:
	      w25_info.BlockCount=256;
 8000738:	4b8b      	ldr	r3, [pc, #556]	@ (8000968 <w25_Init+0x2e0>)
 800073a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800073e:	615a      	str	r2, [r3, #20]
	      sprintf(str,"w25qxx Chip: w25q128\r\n");
 8000740:	498c      	ldr	r1, [pc, #560]	@ (8000974 <w25_Init+0x2ec>)
 8000742:	4888      	ldr	r0, [pc, #544]	@ (8000964 <w25_Init+0x2dc>)
 8000744:	f002 f82c 	bl	80027a0 <siprintf>
	      break;
 8000748:	e047      	b.n	80007da <w25_Init+0x152>
	    case 0x4017:
	      w25_info.BlockCount=128;
 800074a:	4b87      	ldr	r3, [pc, #540]	@ (8000968 <w25_Init+0x2e0>)
 800074c:	2280      	movs	r2, #128	@ 0x80
 800074e:	615a      	str	r2, [r3, #20]
	      sprintf(str,"w25qxx Chip: w25q64\r\n");
 8000750:	4989      	ldr	r1, [pc, #548]	@ (8000978 <w25_Init+0x2f0>)
 8000752:	4884      	ldr	r0, [pc, #528]	@ (8000964 <w25_Init+0x2dc>)
 8000754:	f002 f824 	bl	80027a0 <siprintf>
	      break;
 8000758:	e03f      	b.n	80007da <w25_Init+0x152>
	    case 0x4016:
	      w25_info.BlockCount=64;
 800075a:	4b83      	ldr	r3, [pc, #524]	@ (8000968 <w25_Init+0x2e0>)
 800075c:	2240      	movs	r2, #64	@ 0x40
 800075e:	615a      	str	r2, [r3, #20]
	      sprintf(str,"w25qxx Chip: w25q32\r\n");
 8000760:	4986      	ldr	r1, [pc, #536]	@ (800097c <w25_Init+0x2f4>)
 8000762:	4880      	ldr	r0, [pc, #512]	@ (8000964 <w25_Init+0x2dc>)
 8000764:	f002 f81c 	bl	80027a0 <siprintf>
	      break;
 8000768:	e037      	b.n	80007da <w25_Init+0x152>
	    case 0x4015:
	      w25_info.BlockCount=32;
 800076a:	4b7f      	ldr	r3, [pc, #508]	@ (8000968 <w25_Init+0x2e0>)
 800076c:	2220      	movs	r2, #32
 800076e:	615a      	str	r2, [r3, #20]
	      sprintf(str,"w25qxx Chip: w25q16\r\n");
 8000770:	4983      	ldr	r1, [pc, #524]	@ (8000980 <w25_Init+0x2f8>)
 8000772:	487c      	ldr	r0, [pc, #496]	@ (8000964 <w25_Init+0x2dc>)
 8000774:	f002 f814 	bl	80027a0 <siprintf>
	      break;
 8000778:	e02f      	b.n	80007da <w25_Init+0x152>
	    case 0x4014:
	      w25_info.BlockCount=16;
 800077a:	4b7b      	ldr	r3, [pc, #492]	@ (8000968 <w25_Init+0x2e0>)
 800077c:	2210      	movs	r2, #16
 800077e:	615a      	str	r2, [r3, #20]
	      sprintf(str,"w25qxx Chip: w25q80\r\n");
 8000780:	4980      	ldr	r1, [pc, #512]	@ (8000984 <w25_Init+0x2fc>)
 8000782:	4878      	ldr	r0, [pc, #480]	@ (8000964 <w25_Init+0x2dc>)
 8000784:	f002 f80c 	bl	80027a0 <siprintf>
	      break;
 8000788:	e027      	b.n	80007da <w25_Init+0x152>
	    case 0x4013:
	      w25_info.BlockCount=8;
 800078a:	4b77      	ldr	r3, [pc, #476]	@ (8000968 <w25_Init+0x2e0>)
 800078c:	2208      	movs	r2, #8
 800078e:	615a      	str	r2, [r3, #20]
	      sprintf(str,"w25qxx Chip: w25q40\r\n");
 8000790:	497d      	ldr	r1, [pc, #500]	@ (8000988 <w25_Init+0x300>)
 8000792:	4874      	ldr	r0, [pc, #464]	@ (8000964 <w25_Init+0x2dc>)
 8000794:	f002 f804 	bl	80027a0 <siprintf>
	      break;
 8000798:	e01f      	b.n	80007da <w25_Init+0x152>
	    case 0x4012:
	      w25_info.BlockCount=4;
 800079a:	4b73      	ldr	r3, [pc, #460]	@ (8000968 <w25_Init+0x2e0>)
 800079c:	2204      	movs	r2, #4
 800079e:	615a      	str	r2, [r3, #20]
	      sprintf(str,"w25qxx Chip: w25q20\r\n");
 80007a0:	497a      	ldr	r1, [pc, #488]	@ (800098c <w25_Init+0x304>)
 80007a2:	4870      	ldr	r0, [pc, #448]	@ (8000964 <w25_Init+0x2dc>)
 80007a4:	f001 fffc 	bl	80027a0 <siprintf>
	      break;
 80007a8:	e017      	b.n	80007da <w25_Init+0x152>
	    case 0x4011:
	      w25_info.BlockCount=2;
 80007aa:	4b6f      	ldr	r3, [pc, #444]	@ (8000968 <w25_Init+0x2e0>)
 80007ac:	2202      	movs	r2, #2
 80007ae:	615a      	str	r2, [r3, #20]
	      sprintf(str,"w25qxx Chip: w25q10\r\n");
 80007b0:	4977      	ldr	r1, [pc, #476]	@ (8000990 <w25_Init+0x308>)
 80007b2:	486c      	ldr	r0, [pc, #432]	@ (8000964 <w25_Init+0x2dc>)
 80007b4:	f001 fff4 	bl	80027a0 <siprintf>
	      break;
 80007b8:	e00f      	b.n	80007da <w25_Init+0x152>
	    default:
	      sprintf(str,"w25qxx Unknown ID\r\n");
 80007ba:	4976      	ldr	r1, [pc, #472]	@ (8000994 <w25_Init+0x30c>)
 80007bc:	4869      	ldr	r0, [pc, #420]	@ (8000964 <w25_Init+0x2dc>)
 80007be:	f001 ffef 	bl	80027a0 <siprintf>
	      HAL_UART_Transmit(&huart1,(uint8_t*)str,strlen(str),0x1000);
 80007c2:	4868      	ldr	r0, [pc, #416]	@ (8000964 <w25_Init+0x2dc>)
 80007c4:	f7ff fcc2 	bl	800014c <strlen>
 80007c8:	4603      	mov	r3, r0
 80007ca:	b29a      	uxth	r2, r3
 80007cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007d0:	4964      	ldr	r1, [pc, #400]	@ (8000964 <w25_Init+0x2dc>)
 80007d2:	4862      	ldr	r0, [pc, #392]	@ (800095c <w25_Init+0x2d4>)
 80007d4:	f001 fe0f 	bl	80023f6 <HAL_UART_Transmit>
	      return;
 80007d8:	e0ba      	b.n	8000950 <w25_Init+0x2c8>
	  }
	  HAL_UART_Transmit(&huart1,(uint8_t*)str,strlen(str),0x1000);
 80007da:	4862      	ldr	r0, [pc, #392]	@ (8000964 <w25_Init+0x2dc>)
 80007dc:	f7ff fcb6 	bl	800014c <strlen>
 80007e0:	4603      	mov	r3, r0
 80007e2:	b29a      	uxth	r2, r3
 80007e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007e8:	495e      	ldr	r1, [pc, #376]	@ (8000964 <w25_Init+0x2dc>)
 80007ea:	485c      	ldr	r0, [pc, #368]	@ (800095c <w25_Init+0x2d4>)
 80007ec:	f001 fe03 	bl	80023f6 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart1,(uint8_t*)str,strlen(str),0x1000);
 80007f0:	485c      	ldr	r0, [pc, #368]	@ (8000964 <w25_Init+0x2dc>)
 80007f2:	f7ff fcab 	bl	800014c <strlen>
 80007f6:	4603      	mov	r3, r0
 80007f8:	b29a      	uxth	r2, r3
 80007fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007fe:	4959      	ldr	r1, [pc, #356]	@ (8000964 <w25_Init+0x2dc>)
 8000800:	4856      	ldr	r0, [pc, #344]	@ (800095c <w25_Init+0x2d4>)
 8000802:	f001 fdf8 	bl	80023f6 <HAL_UART_Transmit>
	   w25_info.PageSize=256;
 8000806:	4b58      	ldr	r3, [pc, #352]	@ (8000968 <w25_Init+0x2e0>)
 8000808:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800080c:	801a      	strh	r2, [r3, #0]
	   w25_info.SectorSize=0x1000;
 800080e:	4b56      	ldr	r3, [pc, #344]	@ (8000968 <w25_Init+0x2e0>)
 8000810:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000814:	609a      	str	r2, [r3, #8]
	   w25_info.SectorCount=w25_info.BlockCount*16;
 8000816:	4b54      	ldr	r3, [pc, #336]	@ (8000968 <w25_Init+0x2e0>)
 8000818:	695b      	ldr	r3, [r3, #20]
 800081a:	011b      	lsls	r3, r3, #4
 800081c:	4a52      	ldr	r2, [pc, #328]	@ (8000968 <w25_Init+0x2e0>)
 800081e:	60d3      	str	r3, [r2, #12]
	   w25_info.PageCount=(w25_info.SectorCount*w25_info.SectorSize)/w25_info.PageSize;
 8000820:	4b51      	ldr	r3, [pc, #324]	@ (8000968 <w25_Init+0x2e0>)
 8000822:	68db      	ldr	r3, [r3, #12]
 8000824:	4a50      	ldr	r2, [pc, #320]	@ (8000968 <w25_Init+0x2e0>)
 8000826:	6892      	ldr	r2, [r2, #8]
 8000828:	fb02 f303 	mul.w	r3, r2, r3
 800082c:	4a4e      	ldr	r2, [pc, #312]	@ (8000968 <w25_Init+0x2e0>)
 800082e:	8812      	ldrh	r2, [r2, #0]
 8000830:	fbb3 f3f2 	udiv	r3, r3, r2
 8000834:	4a4c      	ldr	r2, [pc, #304]	@ (8000968 <w25_Init+0x2e0>)
 8000836:	6053      	str	r3, [r2, #4]
	   w25_info.BlockSize=w25_info.SectorSize*16;
 8000838:	4b4b      	ldr	r3, [pc, #300]	@ (8000968 <w25_Init+0x2e0>)
 800083a:	689b      	ldr	r3, [r3, #8]
 800083c:	011b      	lsls	r3, r3, #4
 800083e:	4a4a      	ldr	r2, [pc, #296]	@ (8000968 <w25_Init+0x2e0>)
 8000840:	6113      	str	r3, [r2, #16]
	   w25_info.NumKB=(w25_info.SectorCount*w25_info.SectorSize)/1024;
 8000842:	4b49      	ldr	r3, [pc, #292]	@ (8000968 <w25_Init+0x2e0>)
 8000844:	68db      	ldr	r3, [r3, #12]
 8000846:	4a48      	ldr	r2, [pc, #288]	@ (8000968 <w25_Init+0x2e0>)
 8000848:	6892      	ldr	r2, [r2, #8]
 800084a:	fb02 f303 	mul.w	r3, r2, r3
 800084e:	0a9b      	lsrs	r3, r3, #10
 8000850:	4a45      	ldr	r2, [pc, #276]	@ (8000968 <w25_Init+0x2e0>)
 8000852:	6193      	str	r3, [r2, #24]
	   sprintf(str,"Page Size: %d Bytes\r\n",(unsigned int)w25_info.PageSize);
 8000854:	4b44      	ldr	r3, [pc, #272]	@ (8000968 <w25_Init+0x2e0>)
 8000856:	881b      	ldrh	r3, [r3, #0]
 8000858:	461a      	mov	r2, r3
 800085a:	494f      	ldr	r1, [pc, #316]	@ (8000998 <w25_Init+0x310>)
 800085c:	4841      	ldr	r0, [pc, #260]	@ (8000964 <w25_Init+0x2dc>)
 800085e:	f001 ff9f 	bl	80027a0 <siprintf>
	   HAL_UART_Transmit(&huart1,(uint8_t*)str,strlen(str),0x1000);
 8000862:	4840      	ldr	r0, [pc, #256]	@ (8000964 <w25_Init+0x2dc>)
 8000864:	f7ff fc72 	bl	800014c <strlen>
 8000868:	4603      	mov	r3, r0
 800086a:	b29a      	uxth	r2, r3
 800086c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000870:	493c      	ldr	r1, [pc, #240]	@ (8000964 <w25_Init+0x2dc>)
 8000872:	483a      	ldr	r0, [pc, #232]	@ (800095c <w25_Init+0x2d4>)
 8000874:	f001 fdbf 	bl	80023f6 <HAL_UART_Transmit>
	   sprintf(str,"Page Count: %u\r\n",(unsigned int)w25_info.PageCount);
 8000878:	4b3b      	ldr	r3, [pc, #236]	@ (8000968 <w25_Init+0x2e0>)
 800087a:	685b      	ldr	r3, [r3, #4]
 800087c:	461a      	mov	r2, r3
 800087e:	4947      	ldr	r1, [pc, #284]	@ (800099c <w25_Init+0x314>)
 8000880:	4838      	ldr	r0, [pc, #224]	@ (8000964 <w25_Init+0x2dc>)
 8000882:	f001 ff8d 	bl	80027a0 <siprintf>
	   HAL_UART_Transmit(&huart1,(uint8_t*)str,strlen(str),0x1000);
 8000886:	4837      	ldr	r0, [pc, #220]	@ (8000964 <w25_Init+0x2dc>)
 8000888:	f7ff fc60 	bl	800014c <strlen>
 800088c:	4603      	mov	r3, r0
 800088e:	b29a      	uxth	r2, r3
 8000890:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000894:	4933      	ldr	r1, [pc, #204]	@ (8000964 <w25_Init+0x2dc>)
 8000896:	4831      	ldr	r0, [pc, #196]	@ (800095c <w25_Init+0x2d4>)
 8000898:	f001 fdad 	bl	80023f6 <HAL_UART_Transmit>
	   sprintf(str,"Sector Size: %u Bytes\r\n",(unsigned int)w25_info.SectorSize);
 800089c:	4b32      	ldr	r3, [pc, #200]	@ (8000968 <w25_Init+0x2e0>)
 800089e:	689b      	ldr	r3, [r3, #8]
 80008a0:	461a      	mov	r2, r3
 80008a2:	493f      	ldr	r1, [pc, #252]	@ (80009a0 <w25_Init+0x318>)
 80008a4:	482f      	ldr	r0, [pc, #188]	@ (8000964 <w25_Init+0x2dc>)
 80008a6:	f001 ff7b 	bl	80027a0 <siprintf>
	   HAL_UART_Transmit(&huart1,(uint8_t*)str,strlen(str),0x1000);
 80008aa:	482e      	ldr	r0, [pc, #184]	@ (8000964 <w25_Init+0x2dc>)
 80008ac:	f7ff fc4e 	bl	800014c <strlen>
 80008b0:	4603      	mov	r3, r0
 80008b2:	b29a      	uxth	r2, r3
 80008b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008b8:	492a      	ldr	r1, [pc, #168]	@ (8000964 <w25_Init+0x2dc>)
 80008ba:	4828      	ldr	r0, [pc, #160]	@ (800095c <w25_Init+0x2d4>)
 80008bc:	f001 fd9b 	bl	80023f6 <HAL_UART_Transmit>
	   sprintf(str,"Sector Count: %u\r\n",(unsigned int)w25_info.SectorCount);
 80008c0:	4b29      	ldr	r3, [pc, #164]	@ (8000968 <w25_Init+0x2e0>)
 80008c2:	68db      	ldr	r3, [r3, #12]
 80008c4:	461a      	mov	r2, r3
 80008c6:	4937      	ldr	r1, [pc, #220]	@ (80009a4 <w25_Init+0x31c>)
 80008c8:	4826      	ldr	r0, [pc, #152]	@ (8000964 <w25_Init+0x2dc>)
 80008ca:	f001 ff69 	bl	80027a0 <siprintf>
	   HAL_UART_Transmit(&huart1,(uint8_t*)str,strlen(str),0x1000);
 80008ce:	4825      	ldr	r0, [pc, #148]	@ (8000964 <w25_Init+0x2dc>)
 80008d0:	f7ff fc3c 	bl	800014c <strlen>
 80008d4:	4603      	mov	r3, r0
 80008d6:	b29a      	uxth	r2, r3
 80008d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008dc:	4921      	ldr	r1, [pc, #132]	@ (8000964 <w25_Init+0x2dc>)
 80008de:	481f      	ldr	r0, [pc, #124]	@ (800095c <w25_Init+0x2d4>)
 80008e0:	f001 fd89 	bl	80023f6 <HAL_UART_Transmit>
	   sprintf(str,"Block Size: %u Bytes\r\n",(unsigned int)w25_info.BlockSize);
 80008e4:	4b20      	ldr	r3, [pc, #128]	@ (8000968 <w25_Init+0x2e0>)
 80008e6:	691b      	ldr	r3, [r3, #16]
 80008e8:	461a      	mov	r2, r3
 80008ea:	492f      	ldr	r1, [pc, #188]	@ (80009a8 <w25_Init+0x320>)
 80008ec:	481d      	ldr	r0, [pc, #116]	@ (8000964 <w25_Init+0x2dc>)
 80008ee:	f001 ff57 	bl	80027a0 <siprintf>
	   HAL_UART_Transmit(&huart1,(uint8_t*)str,strlen(str),0x1000);
 80008f2:	481c      	ldr	r0, [pc, #112]	@ (8000964 <w25_Init+0x2dc>)
 80008f4:	f7ff fc2a 	bl	800014c <strlen>
 80008f8:	4603      	mov	r3, r0
 80008fa:	b29a      	uxth	r2, r3
 80008fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000900:	4918      	ldr	r1, [pc, #96]	@ (8000964 <w25_Init+0x2dc>)
 8000902:	4816      	ldr	r0, [pc, #88]	@ (800095c <w25_Init+0x2d4>)
 8000904:	f001 fd77 	bl	80023f6 <HAL_UART_Transmit>
	   sprintf(str,"Block Count: %u\r\n",(unsigned int)w25_info.BlockCount);
 8000908:	4b17      	ldr	r3, [pc, #92]	@ (8000968 <w25_Init+0x2e0>)
 800090a:	695b      	ldr	r3, [r3, #20]
 800090c:	461a      	mov	r2, r3
 800090e:	4927      	ldr	r1, [pc, #156]	@ (80009ac <w25_Init+0x324>)
 8000910:	4814      	ldr	r0, [pc, #80]	@ (8000964 <w25_Init+0x2dc>)
 8000912:	f001 ff45 	bl	80027a0 <siprintf>
	   HAL_UART_Transmit(&huart1,(uint8_t*)str,strlen(str),0x1000);
 8000916:	4813      	ldr	r0, [pc, #76]	@ (8000964 <w25_Init+0x2dc>)
 8000918:	f7ff fc18 	bl	800014c <strlen>
 800091c:	4603      	mov	r3, r0
 800091e:	b29a      	uxth	r2, r3
 8000920:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000924:	490f      	ldr	r1, [pc, #60]	@ (8000964 <w25_Init+0x2dc>)
 8000926:	480d      	ldr	r0, [pc, #52]	@ (800095c <w25_Init+0x2d4>)
 8000928:	f001 fd65 	bl	80023f6 <HAL_UART_Transmit>
	   sprintf(str,"Capacity: %u KB\r\n",(unsigned int)w25_info.NumKB);
 800092c:	4b0e      	ldr	r3, [pc, #56]	@ (8000968 <w25_Init+0x2e0>)
 800092e:	699b      	ldr	r3, [r3, #24]
 8000930:	461a      	mov	r2, r3
 8000932:	491f      	ldr	r1, [pc, #124]	@ (80009b0 <w25_Init+0x328>)
 8000934:	480b      	ldr	r0, [pc, #44]	@ (8000964 <w25_Init+0x2dc>)
 8000936:	f001 ff33 	bl	80027a0 <siprintf>
	   HAL_UART_Transmit(&huart1,(uint8_t*)str,strlen(str),0x1000);
 800093a:	480a      	ldr	r0, [pc, #40]	@ (8000964 <w25_Init+0x2dc>)
 800093c:	f7ff fc06 	bl	800014c <strlen>
 8000940:	4603      	mov	r3, r0
 8000942:	b29a      	uxth	r2, r3
 8000944:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000948:	4906      	ldr	r1, [pc, #24]	@ (8000964 <w25_Init+0x2dc>)
 800094a:	4804      	ldr	r0, [pc, #16]	@ (800095c <w25_Init+0x2d4>)
 800094c:	f001 fd53 	bl	80023f6 <HAL_UART_Transmit>

}
 8000950:	3708      	adds	r7, #8
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	08003118 	.word	0x08003118
 800095c:	200000d0 	.word	0x200000d0
 8000960:	0800311c 	.word	0x0800311c
 8000964:	2000013c 	.word	0x2000013c
 8000968:	2000011c 	.word	0x2000011c
 800096c:	08003128 	.word	0x08003128
 8000970:	08003140 	.word	0x08003140
 8000974:	08003158 	.word	0x08003158
 8000978:	08003170 	.word	0x08003170
 800097c:	08003188 	.word	0x08003188
 8000980:	080031a0 	.word	0x080031a0
 8000984:	080031b8 	.word	0x080031b8
 8000988:	080031d0 	.word	0x080031d0
 800098c:	080031e8 	.word	0x080031e8
 8000990:	08003200 	.word	0x08003200
 8000994:	08003218 	.word	0x08003218
 8000998:	0800322c 	.word	0x0800322c
 800099c:	08003244 	.word	0x08003244
 80009a0:	08003258 	.word	0x08003258
 80009a4:	08003270 	.word	0x08003270
 80009a8:	08003284 	.word	0x08003284
 80009ac:	0800329c 	.word	0x0800329c
 80009b0:	080032b0 	.word	0x080032b0

080009b4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80009b4:	f7ff fdf6 	bl	80005a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009b8:	480b      	ldr	r0, [pc, #44]	@ (80009e8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80009ba:	490c      	ldr	r1, [pc, #48]	@ (80009ec <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80009bc:	4a0c      	ldr	r2, [pc, #48]	@ (80009f0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80009be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009c0:	e002      	b.n	80009c8 <LoopCopyDataInit>

080009c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009c6:	3304      	adds	r3, #4

080009c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009cc:	d3f9      	bcc.n	80009c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009ce:	4a09      	ldr	r2, [pc, #36]	@ (80009f4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80009d0:	4c09      	ldr	r4, [pc, #36]	@ (80009f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80009d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009d4:	e001      	b.n	80009da <LoopFillZerobss>

080009d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009d8:	3204      	adds	r2, #4

080009da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009dc:	d3fb      	bcc.n	80009d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009de:	f001 ff0d 	bl	80027fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009e2:	f7ff fbbb 	bl	800015c <main>
  bx lr
 80009e6:	4770      	bx	lr
  ldr r0, =_sdata
 80009e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009ec:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80009f0:	08003334 	.word	0x08003334
  ldr r2, =_sbss
 80009f4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80009f8:	20000318 	.word	0x20000318

080009fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009fc:	e7fe      	b.n	80009fc <ADC1_2_IRQHandler>
	...

08000a00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a04:	4b08      	ldr	r3, [pc, #32]	@ (8000a28 <HAL_Init+0x28>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4a07      	ldr	r2, [pc, #28]	@ (8000a28 <HAL_Init+0x28>)
 8000a0a:	f043 0310 	orr.w	r3, r3, #16
 8000a0e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a10:	2003      	movs	r0, #3
 8000a12:	f000 f92b 	bl	8000c6c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a16:	200f      	movs	r0, #15
 8000a18:	f000 f808 	bl	8000a2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a1c:	f7ff fc98 	bl	8000350 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a20:	2300      	movs	r3, #0
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	40022000 	.word	0x40022000

08000a2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b082      	sub	sp, #8
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a34:	4b12      	ldr	r3, [pc, #72]	@ (8000a80 <HAL_InitTick+0x54>)
 8000a36:	681a      	ldr	r2, [r3, #0]
 8000a38:	4b12      	ldr	r3, [pc, #72]	@ (8000a84 <HAL_InitTick+0x58>)
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a42:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a46:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f000 f935 	bl	8000cba <HAL_SYSTICK_Config>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a56:	2301      	movs	r3, #1
 8000a58:	e00e      	b.n	8000a78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	2b0f      	cmp	r3, #15
 8000a5e:	d80a      	bhi.n	8000a76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a60:	2200      	movs	r2, #0
 8000a62:	6879      	ldr	r1, [r7, #4]
 8000a64:	f04f 30ff 	mov.w	r0, #4294967295
 8000a68:	f000 f90b 	bl	8000c82 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a6c:	4a06      	ldr	r2, [pc, #24]	@ (8000a88 <HAL_InitTick+0x5c>)
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a72:	2300      	movs	r3, #0
 8000a74:	e000      	b.n	8000a78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a76:	2301      	movs	r3, #1
}
 8000a78:	4618      	mov	r0, r3
 8000a7a:	3708      	adds	r7, #8
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	20000000 	.word	0x20000000
 8000a84:	20000008 	.word	0x20000008
 8000a88:	20000004 	.word	0x20000004

08000a8c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a90:	4b05      	ldr	r3, [pc, #20]	@ (8000aa8 <HAL_IncTick+0x1c>)
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	461a      	mov	r2, r3
 8000a96:	4b05      	ldr	r3, [pc, #20]	@ (8000aac <HAL_IncTick+0x20>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	4413      	add	r3, r2
 8000a9c:	4a03      	ldr	r2, [pc, #12]	@ (8000aac <HAL_IncTick+0x20>)
 8000a9e:	6013      	str	r3, [r2, #0]
}
 8000aa0:	bf00      	nop
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bc80      	pop	{r7}
 8000aa6:	4770      	bx	lr
 8000aa8:	20000008 	.word	0x20000008
 8000aac:	200001cc 	.word	0x200001cc

08000ab0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ab4:	4b02      	ldr	r3, [pc, #8]	@ (8000ac0 <HAL_GetTick+0x10>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
}
 8000ab8:	4618      	mov	r0, r3
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bc80      	pop	{r7}
 8000abe:	4770      	bx	lr
 8000ac0:	200001cc 	.word	0x200001cc

08000ac4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b084      	sub	sp, #16
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000acc:	f7ff fff0 	bl	8000ab0 <HAL_GetTick>
 8000ad0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000adc:	d005      	beq.n	8000aea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ade:	4b0a      	ldr	r3, [pc, #40]	@ (8000b08 <HAL_Delay+0x44>)
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	461a      	mov	r2, r3
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	4413      	add	r3, r2
 8000ae8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000aea:	bf00      	nop
 8000aec:	f7ff ffe0 	bl	8000ab0 <HAL_GetTick>
 8000af0:	4602      	mov	r2, r0
 8000af2:	68bb      	ldr	r3, [r7, #8]
 8000af4:	1ad3      	subs	r3, r2, r3
 8000af6:	68fa      	ldr	r2, [r7, #12]
 8000af8:	429a      	cmp	r2, r3
 8000afa:	d8f7      	bhi.n	8000aec <HAL_Delay+0x28>
  {
  }
}
 8000afc:	bf00      	nop
 8000afe:	bf00      	nop
 8000b00:	3710      	adds	r7, #16
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	20000008 	.word	0x20000008

08000b0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	b085      	sub	sp, #20
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	f003 0307 	and.w	r3, r3, #7
 8000b1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b50 <__NVIC_SetPriorityGrouping+0x44>)
 8000b1e:	68db      	ldr	r3, [r3, #12]
 8000b20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b22:	68ba      	ldr	r2, [r7, #8]
 8000b24:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b28:	4013      	ands	r3, r2
 8000b2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000b2c:	68fb      	ldr	r3, [r7, #12]
 8000b2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b30:	68bb      	ldr	r3, [r7, #8]
 8000b32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b34:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b3e:	4a04      	ldr	r2, [pc, #16]	@ (8000b50 <__NVIC_SetPriorityGrouping+0x44>)
 8000b40:	68bb      	ldr	r3, [r7, #8]
 8000b42:	60d3      	str	r3, [r2, #12]
}
 8000b44:	bf00      	nop
 8000b46:	3714      	adds	r7, #20
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bc80      	pop	{r7}
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	e000ed00 	.word	0xe000ed00

08000b54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b58:	4b04      	ldr	r3, [pc, #16]	@ (8000b6c <__NVIC_GetPriorityGrouping+0x18>)
 8000b5a:	68db      	ldr	r3, [r3, #12]
 8000b5c:	0a1b      	lsrs	r3, r3, #8
 8000b5e:	f003 0307 	and.w	r3, r3, #7
}
 8000b62:	4618      	mov	r0, r3
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bc80      	pop	{r7}
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop
 8000b6c:	e000ed00 	.word	0xe000ed00

08000b70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b083      	sub	sp, #12
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	4603      	mov	r3, r0
 8000b78:	6039      	str	r1, [r7, #0]
 8000b7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	db0a      	blt.n	8000b9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	b2da      	uxtb	r2, r3
 8000b88:	490c      	ldr	r1, [pc, #48]	@ (8000bbc <__NVIC_SetPriority+0x4c>)
 8000b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b8e:	0112      	lsls	r2, r2, #4
 8000b90:	b2d2      	uxtb	r2, r2
 8000b92:	440b      	add	r3, r1
 8000b94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b98:	e00a      	b.n	8000bb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	b2da      	uxtb	r2, r3
 8000b9e:	4908      	ldr	r1, [pc, #32]	@ (8000bc0 <__NVIC_SetPriority+0x50>)
 8000ba0:	79fb      	ldrb	r3, [r7, #7]
 8000ba2:	f003 030f 	and.w	r3, r3, #15
 8000ba6:	3b04      	subs	r3, #4
 8000ba8:	0112      	lsls	r2, r2, #4
 8000baa:	b2d2      	uxtb	r2, r2
 8000bac:	440b      	add	r3, r1
 8000bae:	761a      	strb	r2, [r3, #24]
}
 8000bb0:	bf00      	nop
 8000bb2:	370c      	adds	r7, #12
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bc80      	pop	{r7}
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	e000e100 	.word	0xe000e100
 8000bc0:	e000ed00 	.word	0xe000ed00

08000bc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b089      	sub	sp, #36	@ 0x24
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	60f8      	str	r0, [r7, #12]
 8000bcc:	60b9      	str	r1, [r7, #8]
 8000bce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	f003 0307 	and.w	r3, r3, #7
 8000bd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bd8:	69fb      	ldr	r3, [r7, #28]
 8000bda:	f1c3 0307 	rsb	r3, r3, #7
 8000bde:	2b04      	cmp	r3, #4
 8000be0:	bf28      	it	cs
 8000be2:	2304      	movcs	r3, #4
 8000be4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000be6:	69fb      	ldr	r3, [r7, #28]
 8000be8:	3304      	adds	r3, #4
 8000bea:	2b06      	cmp	r3, #6
 8000bec:	d902      	bls.n	8000bf4 <NVIC_EncodePriority+0x30>
 8000bee:	69fb      	ldr	r3, [r7, #28]
 8000bf0:	3b03      	subs	r3, #3
 8000bf2:	e000      	b.n	8000bf6 <NVIC_EncodePriority+0x32>
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bf8:	f04f 32ff 	mov.w	r2, #4294967295
 8000bfc:	69bb      	ldr	r3, [r7, #24]
 8000bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000c02:	43da      	mvns	r2, r3
 8000c04:	68bb      	ldr	r3, [r7, #8]
 8000c06:	401a      	ands	r2, r3
 8000c08:	697b      	ldr	r3, [r7, #20]
 8000c0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c0c:	f04f 31ff 	mov.w	r1, #4294967295
 8000c10:	697b      	ldr	r3, [r7, #20]
 8000c12:	fa01 f303 	lsl.w	r3, r1, r3
 8000c16:	43d9      	mvns	r1, r3
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c1c:	4313      	orrs	r3, r2
         );
}
 8000c1e:	4618      	mov	r0, r3
 8000c20:	3724      	adds	r7, #36	@ 0x24
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bc80      	pop	{r7}
 8000c26:	4770      	bx	lr

08000c28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	3b01      	subs	r3, #1
 8000c34:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c38:	d301      	bcc.n	8000c3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	e00f      	b.n	8000c5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c3e:	4a0a      	ldr	r2, [pc, #40]	@ (8000c68 <SysTick_Config+0x40>)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	3b01      	subs	r3, #1
 8000c44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c46:	210f      	movs	r1, #15
 8000c48:	f04f 30ff 	mov.w	r0, #4294967295
 8000c4c:	f7ff ff90 	bl	8000b70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c50:	4b05      	ldr	r3, [pc, #20]	@ (8000c68 <SysTick_Config+0x40>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c56:	4b04      	ldr	r3, [pc, #16]	@ (8000c68 <SysTick_Config+0x40>)
 8000c58:	2207      	movs	r2, #7
 8000c5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c5c:	2300      	movs	r3, #0
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	3708      	adds	r7, #8
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	e000e010 	.word	0xe000e010

08000c6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c74:	6878      	ldr	r0, [r7, #4]
 8000c76:	f7ff ff49 	bl	8000b0c <__NVIC_SetPriorityGrouping>
}
 8000c7a:	bf00      	nop
 8000c7c:	3708      	adds	r7, #8
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}

08000c82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c82:	b580      	push	{r7, lr}
 8000c84:	b086      	sub	sp, #24
 8000c86:	af00      	add	r7, sp, #0
 8000c88:	4603      	mov	r3, r0
 8000c8a:	60b9      	str	r1, [r7, #8]
 8000c8c:	607a      	str	r2, [r7, #4]
 8000c8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c90:	2300      	movs	r3, #0
 8000c92:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c94:	f7ff ff5e 	bl	8000b54 <__NVIC_GetPriorityGrouping>
 8000c98:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c9a:	687a      	ldr	r2, [r7, #4]
 8000c9c:	68b9      	ldr	r1, [r7, #8]
 8000c9e:	6978      	ldr	r0, [r7, #20]
 8000ca0:	f7ff ff90 	bl	8000bc4 <NVIC_EncodePriority>
 8000ca4:	4602      	mov	r2, r0
 8000ca6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000caa:	4611      	mov	r1, r2
 8000cac:	4618      	mov	r0, r3
 8000cae:	f7ff ff5f 	bl	8000b70 <__NVIC_SetPriority>
}
 8000cb2:	bf00      	nop
 8000cb4:	3718      	adds	r7, #24
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}

08000cba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cba:	b580      	push	{r7, lr}
 8000cbc:	b082      	sub	sp, #8
 8000cbe:	af00      	add	r7, sp, #0
 8000cc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cc2:	6878      	ldr	r0, [r7, #4]
 8000cc4:	f7ff ffb0 	bl	8000c28 <SysTick_Config>
 8000cc8:	4603      	mov	r3, r0
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	3708      	adds	r7, #8
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
	...

08000cd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b08b      	sub	sp, #44	@ 0x2c
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
 8000cdc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ce6:	e169      	b.n	8000fbc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000ce8:	2201      	movs	r2, #1
 8000cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cec:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	69fa      	ldr	r2, [r7, #28]
 8000cf8:	4013      	ands	r3, r2
 8000cfa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000cfc:	69ba      	ldr	r2, [r7, #24]
 8000cfe:	69fb      	ldr	r3, [r7, #28]
 8000d00:	429a      	cmp	r2, r3
 8000d02:	f040 8158 	bne.w	8000fb6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	4a9a      	ldr	r2, [pc, #616]	@ (8000f74 <HAL_GPIO_Init+0x2a0>)
 8000d0c:	4293      	cmp	r3, r2
 8000d0e:	d05e      	beq.n	8000dce <HAL_GPIO_Init+0xfa>
 8000d10:	4a98      	ldr	r2, [pc, #608]	@ (8000f74 <HAL_GPIO_Init+0x2a0>)
 8000d12:	4293      	cmp	r3, r2
 8000d14:	d875      	bhi.n	8000e02 <HAL_GPIO_Init+0x12e>
 8000d16:	4a98      	ldr	r2, [pc, #608]	@ (8000f78 <HAL_GPIO_Init+0x2a4>)
 8000d18:	4293      	cmp	r3, r2
 8000d1a:	d058      	beq.n	8000dce <HAL_GPIO_Init+0xfa>
 8000d1c:	4a96      	ldr	r2, [pc, #600]	@ (8000f78 <HAL_GPIO_Init+0x2a4>)
 8000d1e:	4293      	cmp	r3, r2
 8000d20:	d86f      	bhi.n	8000e02 <HAL_GPIO_Init+0x12e>
 8000d22:	4a96      	ldr	r2, [pc, #600]	@ (8000f7c <HAL_GPIO_Init+0x2a8>)
 8000d24:	4293      	cmp	r3, r2
 8000d26:	d052      	beq.n	8000dce <HAL_GPIO_Init+0xfa>
 8000d28:	4a94      	ldr	r2, [pc, #592]	@ (8000f7c <HAL_GPIO_Init+0x2a8>)
 8000d2a:	4293      	cmp	r3, r2
 8000d2c:	d869      	bhi.n	8000e02 <HAL_GPIO_Init+0x12e>
 8000d2e:	4a94      	ldr	r2, [pc, #592]	@ (8000f80 <HAL_GPIO_Init+0x2ac>)
 8000d30:	4293      	cmp	r3, r2
 8000d32:	d04c      	beq.n	8000dce <HAL_GPIO_Init+0xfa>
 8000d34:	4a92      	ldr	r2, [pc, #584]	@ (8000f80 <HAL_GPIO_Init+0x2ac>)
 8000d36:	4293      	cmp	r3, r2
 8000d38:	d863      	bhi.n	8000e02 <HAL_GPIO_Init+0x12e>
 8000d3a:	4a92      	ldr	r2, [pc, #584]	@ (8000f84 <HAL_GPIO_Init+0x2b0>)
 8000d3c:	4293      	cmp	r3, r2
 8000d3e:	d046      	beq.n	8000dce <HAL_GPIO_Init+0xfa>
 8000d40:	4a90      	ldr	r2, [pc, #576]	@ (8000f84 <HAL_GPIO_Init+0x2b0>)
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d85d      	bhi.n	8000e02 <HAL_GPIO_Init+0x12e>
 8000d46:	2b12      	cmp	r3, #18
 8000d48:	d82a      	bhi.n	8000da0 <HAL_GPIO_Init+0xcc>
 8000d4a:	2b12      	cmp	r3, #18
 8000d4c:	d859      	bhi.n	8000e02 <HAL_GPIO_Init+0x12e>
 8000d4e:	a201      	add	r2, pc, #4	@ (adr r2, 8000d54 <HAL_GPIO_Init+0x80>)
 8000d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d54:	08000dcf 	.word	0x08000dcf
 8000d58:	08000da9 	.word	0x08000da9
 8000d5c:	08000dbb 	.word	0x08000dbb
 8000d60:	08000dfd 	.word	0x08000dfd
 8000d64:	08000e03 	.word	0x08000e03
 8000d68:	08000e03 	.word	0x08000e03
 8000d6c:	08000e03 	.word	0x08000e03
 8000d70:	08000e03 	.word	0x08000e03
 8000d74:	08000e03 	.word	0x08000e03
 8000d78:	08000e03 	.word	0x08000e03
 8000d7c:	08000e03 	.word	0x08000e03
 8000d80:	08000e03 	.word	0x08000e03
 8000d84:	08000e03 	.word	0x08000e03
 8000d88:	08000e03 	.word	0x08000e03
 8000d8c:	08000e03 	.word	0x08000e03
 8000d90:	08000e03 	.word	0x08000e03
 8000d94:	08000e03 	.word	0x08000e03
 8000d98:	08000db1 	.word	0x08000db1
 8000d9c:	08000dc5 	.word	0x08000dc5
 8000da0:	4a79      	ldr	r2, [pc, #484]	@ (8000f88 <HAL_GPIO_Init+0x2b4>)
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d013      	beq.n	8000dce <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000da6:	e02c      	b.n	8000e02 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	68db      	ldr	r3, [r3, #12]
 8000dac:	623b      	str	r3, [r7, #32]
          break;
 8000dae:	e029      	b.n	8000e04 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	68db      	ldr	r3, [r3, #12]
 8000db4:	3304      	adds	r3, #4
 8000db6:	623b      	str	r3, [r7, #32]
          break;
 8000db8:	e024      	b.n	8000e04 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	68db      	ldr	r3, [r3, #12]
 8000dbe:	3308      	adds	r3, #8
 8000dc0:	623b      	str	r3, [r7, #32]
          break;
 8000dc2:	e01f      	b.n	8000e04 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	68db      	ldr	r3, [r3, #12]
 8000dc8:	330c      	adds	r3, #12
 8000dca:	623b      	str	r3, [r7, #32]
          break;
 8000dcc:	e01a      	b.n	8000e04 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	689b      	ldr	r3, [r3, #8]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d102      	bne.n	8000ddc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000dd6:	2304      	movs	r3, #4
 8000dd8:	623b      	str	r3, [r7, #32]
          break;
 8000dda:	e013      	b.n	8000e04 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	689b      	ldr	r3, [r3, #8]
 8000de0:	2b01      	cmp	r3, #1
 8000de2:	d105      	bne.n	8000df0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000de4:	2308      	movs	r3, #8
 8000de6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	69fa      	ldr	r2, [r7, #28]
 8000dec:	611a      	str	r2, [r3, #16]
          break;
 8000dee:	e009      	b.n	8000e04 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000df0:	2308      	movs	r3, #8
 8000df2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	69fa      	ldr	r2, [r7, #28]
 8000df8:	615a      	str	r2, [r3, #20]
          break;
 8000dfa:	e003      	b.n	8000e04 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	623b      	str	r3, [r7, #32]
          break;
 8000e00:	e000      	b.n	8000e04 <HAL_GPIO_Init+0x130>
          break;
 8000e02:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000e04:	69bb      	ldr	r3, [r7, #24]
 8000e06:	2bff      	cmp	r3, #255	@ 0xff
 8000e08:	d801      	bhi.n	8000e0e <HAL_GPIO_Init+0x13a>
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	e001      	b.n	8000e12 <HAL_GPIO_Init+0x13e>
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	3304      	adds	r3, #4
 8000e12:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000e14:	69bb      	ldr	r3, [r7, #24]
 8000e16:	2bff      	cmp	r3, #255	@ 0xff
 8000e18:	d802      	bhi.n	8000e20 <HAL_GPIO_Init+0x14c>
 8000e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e1c:	009b      	lsls	r3, r3, #2
 8000e1e:	e002      	b.n	8000e26 <HAL_GPIO_Init+0x152>
 8000e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e22:	3b08      	subs	r3, #8
 8000e24:	009b      	lsls	r3, r3, #2
 8000e26:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	681a      	ldr	r2, [r3, #0]
 8000e2c:	210f      	movs	r1, #15
 8000e2e:	693b      	ldr	r3, [r7, #16]
 8000e30:	fa01 f303 	lsl.w	r3, r1, r3
 8000e34:	43db      	mvns	r3, r3
 8000e36:	401a      	ands	r2, r3
 8000e38:	6a39      	ldr	r1, [r7, #32]
 8000e3a:	693b      	ldr	r3, [r7, #16]
 8000e3c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e40:	431a      	orrs	r2, r3
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	f000 80b1 	beq.w	8000fb6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000e54:	4b4d      	ldr	r3, [pc, #308]	@ (8000f8c <HAL_GPIO_Init+0x2b8>)
 8000e56:	699b      	ldr	r3, [r3, #24]
 8000e58:	4a4c      	ldr	r2, [pc, #304]	@ (8000f8c <HAL_GPIO_Init+0x2b8>)
 8000e5a:	f043 0301 	orr.w	r3, r3, #1
 8000e5e:	6193      	str	r3, [r2, #24]
 8000e60:	4b4a      	ldr	r3, [pc, #296]	@ (8000f8c <HAL_GPIO_Init+0x2b8>)
 8000e62:	699b      	ldr	r3, [r3, #24]
 8000e64:	f003 0301 	and.w	r3, r3, #1
 8000e68:	60bb      	str	r3, [r7, #8]
 8000e6a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000e6c:	4a48      	ldr	r2, [pc, #288]	@ (8000f90 <HAL_GPIO_Init+0x2bc>)
 8000e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e70:	089b      	lsrs	r3, r3, #2
 8000e72:	3302      	adds	r3, #2
 8000e74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e78:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e7c:	f003 0303 	and.w	r3, r3, #3
 8000e80:	009b      	lsls	r3, r3, #2
 8000e82:	220f      	movs	r2, #15
 8000e84:	fa02 f303 	lsl.w	r3, r2, r3
 8000e88:	43db      	mvns	r3, r3
 8000e8a:	68fa      	ldr	r2, [r7, #12]
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	4a40      	ldr	r2, [pc, #256]	@ (8000f94 <HAL_GPIO_Init+0x2c0>)
 8000e94:	4293      	cmp	r3, r2
 8000e96:	d013      	beq.n	8000ec0 <HAL_GPIO_Init+0x1ec>
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	4a3f      	ldr	r2, [pc, #252]	@ (8000f98 <HAL_GPIO_Init+0x2c4>)
 8000e9c:	4293      	cmp	r3, r2
 8000e9e:	d00d      	beq.n	8000ebc <HAL_GPIO_Init+0x1e8>
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	4a3e      	ldr	r2, [pc, #248]	@ (8000f9c <HAL_GPIO_Init+0x2c8>)
 8000ea4:	4293      	cmp	r3, r2
 8000ea6:	d007      	beq.n	8000eb8 <HAL_GPIO_Init+0x1e4>
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	4a3d      	ldr	r2, [pc, #244]	@ (8000fa0 <HAL_GPIO_Init+0x2cc>)
 8000eac:	4293      	cmp	r3, r2
 8000eae:	d101      	bne.n	8000eb4 <HAL_GPIO_Init+0x1e0>
 8000eb0:	2303      	movs	r3, #3
 8000eb2:	e006      	b.n	8000ec2 <HAL_GPIO_Init+0x1ee>
 8000eb4:	2304      	movs	r3, #4
 8000eb6:	e004      	b.n	8000ec2 <HAL_GPIO_Init+0x1ee>
 8000eb8:	2302      	movs	r3, #2
 8000eba:	e002      	b.n	8000ec2 <HAL_GPIO_Init+0x1ee>
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	e000      	b.n	8000ec2 <HAL_GPIO_Init+0x1ee>
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ec4:	f002 0203 	and.w	r2, r2, #3
 8000ec8:	0092      	lsls	r2, r2, #2
 8000eca:	4093      	lsls	r3, r2
 8000ecc:	68fa      	ldr	r2, [r7, #12]
 8000ece:	4313      	orrs	r3, r2
 8000ed0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000ed2:	492f      	ldr	r1, [pc, #188]	@ (8000f90 <HAL_GPIO_Init+0x2bc>)
 8000ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ed6:	089b      	lsrs	r3, r3, #2
 8000ed8:	3302      	adds	r3, #2
 8000eda:	68fa      	ldr	r2, [r7, #12]
 8000edc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d006      	beq.n	8000efa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000eec:	4b2d      	ldr	r3, [pc, #180]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000eee:	689a      	ldr	r2, [r3, #8]
 8000ef0:	492c      	ldr	r1, [pc, #176]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000ef2:	69bb      	ldr	r3, [r7, #24]
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	608b      	str	r3, [r1, #8]
 8000ef8:	e006      	b.n	8000f08 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000efa:	4b2a      	ldr	r3, [pc, #168]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000efc:	689a      	ldr	r2, [r3, #8]
 8000efe:	69bb      	ldr	r3, [r7, #24]
 8000f00:	43db      	mvns	r3, r3
 8000f02:	4928      	ldr	r1, [pc, #160]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000f04:	4013      	ands	r3, r2
 8000f06:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d006      	beq.n	8000f22 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000f14:	4b23      	ldr	r3, [pc, #140]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000f16:	68da      	ldr	r2, [r3, #12]
 8000f18:	4922      	ldr	r1, [pc, #136]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000f1a:	69bb      	ldr	r3, [r7, #24]
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	60cb      	str	r3, [r1, #12]
 8000f20:	e006      	b.n	8000f30 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000f22:	4b20      	ldr	r3, [pc, #128]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000f24:	68da      	ldr	r2, [r3, #12]
 8000f26:	69bb      	ldr	r3, [r7, #24]
 8000f28:	43db      	mvns	r3, r3
 8000f2a:	491e      	ldr	r1, [pc, #120]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d006      	beq.n	8000f4a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000f3c:	4b19      	ldr	r3, [pc, #100]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000f3e:	685a      	ldr	r2, [r3, #4]
 8000f40:	4918      	ldr	r1, [pc, #96]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000f42:	69bb      	ldr	r3, [r7, #24]
 8000f44:	4313      	orrs	r3, r2
 8000f46:	604b      	str	r3, [r1, #4]
 8000f48:	e006      	b.n	8000f58 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000f4a:	4b16      	ldr	r3, [pc, #88]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000f4c:	685a      	ldr	r2, [r3, #4]
 8000f4e:	69bb      	ldr	r3, [r7, #24]
 8000f50:	43db      	mvns	r3, r3
 8000f52:	4914      	ldr	r1, [pc, #80]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000f54:	4013      	ands	r3, r2
 8000f56:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d021      	beq.n	8000fa8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000f64:	4b0f      	ldr	r3, [pc, #60]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000f66:	681a      	ldr	r2, [r3, #0]
 8000f68:	490e      	ldr	r1, [pc, #56]	@ (8000fa4 <HAL_GPIO_Init+0x2d0>)
 8000f6a:	69bb      	ldr	r3, [r7, #24]
 8000f6c:	4313      	orrs	r3, r2
 8000f6e:	600b      	str	r3, [r1, #0]
 8000f70:	e021      	b.n	8000fb6 <HAL_GPIO_Init+0x2e2>
 8000f72:	bf00      	nop
 8000f74:	10320000 	.word	0x10320000
 8000f78:	10310000 	.word	0x10310000
 8000f7c:	10220000 	.word	0x10220000
 8000f80:	10210000 	.word	0x10210000
 8000f84:	10120000 	.word	0x10120000
 8000f88:	10110000 	.word	0x10110000
 8000f8c:	40021000 	.word	0x40021000
 8000f90:	40010000 	.word	0x40010000
 8000f94:	40010800 	.word	0x40010800
 8000f98:	40010c00 	.word	0x40010c00
 8000f9c:	40011000 	.word	0x40011000
 8000fa0:	40011400 	.word	0x40011400
 8000fa4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000fa8:	4b0b      	ldr	r3, [pc, #44]	@ (8000fd8 <HAL_GPIO_Init+0x304>)
 8000faa:	681a      	ldr	r2, [r3, #0]
 8000fac:	69bb      	ldr	r3, [r7, #24]
 8000fae:	43db      	mvns	r3, r3
 8000fb0:	4909      	ldr	r1, [pc, #36]	@ (8000fd8 <HAL_GPIO_Init+0x304>)
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fb8:	3301      	adds	r3, #1
 8000fba:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	681a      	ldr	r2, [r3, #0]
 8000fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fc2:	fa22 f303 	lsr.w	r3, r2, r3
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	f47f ae8e 	bne.w	8000ce8 <HAL_GPIO_Init+0x14>
  }
}
 8000fcc:	bf00      	nop
 8000fce:	bf00      	nop
 8000fd0:	372c      	adds	r7, #44	@ 0x2c
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bc80      	pop	{r7}
 8000fd6:	4770      	bx	lr
 8000fd8:	40010400 	.word	0x40010400

08000fdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
 8000fe4:	460b      	mov	r3, r1
 8000fe6:	807b      	strh	r3, [r7, #2]
 8000fe8:	4613      	mov	r3, r2
 8000fea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000fec:	787b      	ldrb	r3, [r7, #1]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d003      	beq.n	8000ffa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000ff2:	887a      	ldrh	r2, [r7, #2]
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000ff8:	e003      	b.n	8001002 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000ffa:	887b      	ldrh	r3, [r7, #2]
 8000ffc:	041a      	lsls	r2, r3, #16
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	611a      	str	r2, [r3, #16]
}
 8001002:	bf00      	nop
 8001004:	370c      	adds	r7, #12
 8001006:	46bd      	mov	sp, r7
 8001008:	bc80      	pop	{r7}
 800100a:	4770      	bx	lr

0800100c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b086      	sub	sp, #24
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d101      	bne.n	800101e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800101a:	2301      	movs	r3, #1
 800101c:	e272      	b.n	8001504 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f003 0301 	and.w	r3, r3, #1
 8001026:	2b00      	cmp	r3, #0
 8001028:	f000 8087 	beq.w	800113a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800102c:	4b92      	ldr	r3, [pc, #584]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	f003 030c 	and.w	r3, r3, #12
 8001034:	2b04      	cmp	r3, #4
 8001036:	d00c      	beq.n	8001052 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001038:	4b8f      	ldr	r3, [pc, #572]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	f003 030c 	and.w	r3, r3, #12
 8001040:	2b08      	cmp	r3, #8
 8001042:	d112      	bne.n	800106a <HAL_RCC_OscConfig+0x5e>
 8001044:	4b8c      	ldr	r3, [pc, #560]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800104c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001050:	d10b      	bne.n	800106a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001052:	4b89      	ldr	r3, [pc, #548]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800105a:	2b00      	cmp	r3, #0
 800105c:	d06c      	beq.n	8001138 <HAL_RCC_OscConfig+0x12c>
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d168      	bne.n	8001138 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001066:	2301      	movs	r3, #1
 8001068:	e24c      	b.n	8001504 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001072:	d106      	bne.n	8001082 <HAL_RCC_OscConfig+0x76>
 8001074:	4b80      	ldr	r3, [pc, #512]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a7f      	ldr	r2, [pc, #508]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 800107a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800107e:	6013      	str	r3, [r2, #0]
 8001080:	e02e      	b.n	80010e0 <HAL_RCC_OscConfig+0xd4>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d10c      	bne.n	80010a4 <HAL_RCC_OscConfig+0x98>
 800108a:	4b7b      	ldr	r3, [pc, #492]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a7a      	ldr	r2, [pc, #488]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 8001090:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001094:	6013      	str	r3, [r2, #0]
 8001096:	4b78      	ldr	r3, [pc, #480]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	4a77      	ldr	r2, [pc, #476]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 800109c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80010a0:	6013      	str	r3, [r2, #0]
 80010a2:	e01d      	b.n	80010e0 <HAL_RCC_OscConfig+0xd4>
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80010ac:	d10c      	bne.n	80010c8 <HAL_RCC_OscConfig+0xbc>
 80010ae:	4b72      	ldr	r3, [pc, #456]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4a71      	ldr	r2, [pc, #452]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 80010b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010b8:	6013      	str	r3, [r2, #0]
 80010ba:	4b6f      	ldr	r3, [pc, #444]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	4a6e      	ldr	r2, [pc, #440]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 80010c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010c4:	6013      	str	r3, [r2, #0]
 80010c6:	e00b      	b.n	80010e0 <HAL_RCC_OscConfig+0xd4>
 80010c8:	4b6b      	ldr	r3, [pc, #428]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a6a      	ldr	r2, [pc, #424]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 80010ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80010d2:	6013      	str	r3, [r2, #0]
 80010d4:	4b68      	ldr	r3, [pc, #416]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4a67      	ldr	r2, [pc, #412]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 80010da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80010de:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d013      	beq.n	8001110 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010e8:	f7ff fce2 	bl	8000ab0 <HAL_GetTick>
 80010ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010ee:	e008      	b.n	8001102 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010f0:	f7ff fcde 	bl	8000ab0 <HAL_GetTick>
 80010f4:	4602      	mov	r2, r0
 80010f6:	693b      	ldr	r3, [r7, #16]
 80010f8:	1ad3      	subs	r3, r2, r3
 80010fa:	2b64      	cmp	r3, #100	@ 0x64
 80010fc:	d901      	bls.n	8001102 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80010fe:	2303      	movs	r3, #3
 8001100:	e200      	b.n	8001504 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001102:	4b5d      	ldr	r3, [pc, #372]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800110a:	2b00      	cmp	r3, #0
 800110c:	d0f0      	beq.n	80010f0 <HAL_RCC_OscConfig+0xe4>
 800110e:	e014      	b.n	800113a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001110:	f7ff fcce 	bl	8000ab0 <HAL_GetTick>
 8001114:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001116:	e008      	b.n	800112a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001118:	f7ff fcca 	bl	8000ab0 <HAL_GetTick>
 800111c:	4602      	mov	r2, r0
 800111e:	693b      	ldr	r3, [r7, #16]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	2b64      	cmp	r3, #100	@ 0x64
 8001124:	d901      	bls.n	800112a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001126:	2303      	movs	r3, #3
 8001128:	e1ec      	b.n	8001504 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800112a:	4b53      	ldr	r3, [pc, #332]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001132:	2b00      	cmp	r3, #0
 8001134:	d1f0      	bne.n	8001118 <HAL_RCC_OscConfig+0x10c>
 8001136:	e000      	b.n	800113a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001138:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f003 0302 	and.w	r3, r3, #2
 8001142:	2b00      	cmp	r3, #0
 8001144:	d063      	beq.n	800120e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001146:	4b4c      	ldr	r3, [pc, #304]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	f003 030c 	and.w	r3, r3, #12
 800114e:	2b00      	cmp	r3, #0
 8001150:	d00b      	beq.n	800116a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001152:	4b49      	ldr	r3, [pc, #292]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	f003 030c 	and.w	r3, r3, #12
 800115a:	2b08      	cmp	r3, #8
 800115c:	d11c      	bne.n	8001198 <HAL_RCC_OscConfig+0x18c>
 800115e:	4b46      	ldr	r3, [pc, #280]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001166:	2b00      	cmp	r3, #0
 8001168:	d116      	bne.n	8001198 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800116a:	4b43      	ldr	r3, [pc, #268]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f003 0302 	and.w	r3, r3, #2
 8001172:	2b00      	cmp	r3, #0
 8001174:	d005      	beq.n	8001182 <HAL_RCC_OscConfig+0x176>
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	691b      	ldr	r3, [r3, #16]
 800117a:	2b01      	cmp	r3, #1
 800117c:	d001      	beq.n	8001182 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800117e:	2301      	movs	r3, #1
 8001180:	e1c0      	b.n	8001504 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001182:	4b3d      	ldr	r3, [pc, #244]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	695b      	ldr	r3, [r3, #20]
 800118e:	00db      	lsls	r3, r3, #3
 8001190:	4939      	ldr	r1, [pc, #228]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 8001192:	4313      	orrs	r3, r2
 8001194:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001196:	e03a      	b.n	800120e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	691b      	ldr	r3, [r3, #16]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d020      	beq.n	80011e2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011a0:	4b36      	ldr	r3, [pc, #216]	@ (800127c <HAL_RCC_OscConfig+0x270>)
 80011a2:	2201      	movs	r2, #1
 80011a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011a6:	f7ff fc83 	bl	8000ab0 <HAL_GetTick>
 80011aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011ac:	e008      	b.n	80011c0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011ae:	f7ff fc7f 	bl	8000ab0 <HAL_GetTick>
 80011b2:	4602      	mov	r2, r0
 80011b4:	693b      	ldr	r3, [r7, #16]
 80011b6:	1ad3      	subs	r3, r2, r3
 80011b8:	2b02      	cmp	r3, #2
 80011ba:	d901      	bls.n	80011c0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80011bc:	2303      	movs	r3, #3
 80011be:	e1a1      	b.n	8001504 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011c0:	4b2d      	ldr	r3, [pc, #180]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f003 0302 	and.w	r3, r3, #2
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d0f0      	beq.n	80011ae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011cc:	4b2a      	ldr	r3, [pc, #168]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	695b      	ldr	r3, [r3, #20]
 80011d8:	00db      	lsls	r3, r3, #3
 80011da:	4927      	ldr	r1, [pc, #156]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 80011dc:	4313      	orrs	r3, r2
 80011de:	600b      	str	r3, [r1, #0]
 80011e0:	e015      	b.n	800120e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011e2:	4b26      	ldr	r3, [pc, #152]	@ (800127c <HAL_RCC_OscConfig+0x270>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011e8:	f7ff fc62 	bl	8000ab0 <HAL_GetTick>
 80011ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011ee:	e008      	b.n	8001202 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011f0:	f7ff fc5e 	bl	8000ab0 <HAL_GetTick>
 80011f4:	4602      	mov	r2, r0
 80011f6:	693b      	ldr	r3, [r7, #16]
 80011f8:	1ad3      	subs	r3, r2, r3
 80011fa:	2b02      	cmp	r3, #2
 80011fc:	d901      	bls.n	8001202 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80011fe:	2303      	movs	r3, #3
 8001200:	e180      	b.n	8001504 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001202:	4b1d      	ldr	r3, [pc, #116]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f003 0302 	and.w	r3, r3, #2
 800120a:	2b00      	cmp	r3, #0
 800120c:	d1f0      	bne.n	80011f0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f003 0308 	and.w	r3, r3, #8
 8001216:	2b00      	cmp	r3, #0
 8001218:	d03a      	beq.n	8001290 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	699b      	ldr	r3, [r3, #24]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d019      	beq.n	8001256 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001222:	4b17      	ldr	r3, [pc, #92]	@ (8001280 <HAL_RCC_OscConfig+0x274>)
 8001224:	2201      	movs	r2, #1
 8001226:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001228:	f7ff fc42 	bl	8000ab0 <HAL_GetTick>
 800122c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800122e:	e008      	b.n	8001242 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001230:	f7ff fc3e 	bl	8000ab0 <HAL_GetTick>
 8001234:	4602      	mov	r2, r0
 8001236:	693b      	ldr	r3, [r7, #16]
 8001238:	1ad3      	subs	r3, r2, r3
 800123a:	2b02      	cmp	r3, #2
 800123c:	d901      	bls.n	8001242 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800123e:	2303      	movs	r3, #3
 8001240:	e160      	b.n	8001504 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001242:	4b0d      	ldr	r3, [pc, #52]	@ (8001278 <HAL_RCC_OscConfig+0x26c>)
 8001244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001246:	f003 0302 	and.w	r3, r3, #2
 800124a:	2b00      	cmp	r3, #0
 800124c:	d0f0      	beq.n	8001230 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800124e:	2001      	movs	r0, #1
 8001250:	f000 face 	bl	80017f0 <RCC_Delay>
 8001254:	e01c      	b.n	8001290 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001256:	4b0a      	ldr	r3, [pc, #40]	@ (8001280 <HAL_RCC_OscConfig+0x274>)
 8001258:	2200      	movs	r2, #0
 800125a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800125c:	f7ff fc28 	bl	8000ab0 <HAL_GetTick>
 8001260:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001262:	e00f      	b.n	8001284 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001264:	f7ff fc24 	bl	8000ab0 <HAL_GetTick>
 8001268:	4602      	mov	r2, r0
 800126a:	693b      	ldr	r3, [r7, #16]
 800126c:	1ad3      	subs	r3, r2, r3
 800126e:	2b02      	cmp	r3, #2
 8001270:	d908      	bls.n	8001284 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001272:	2303      	movs	r3, #3
 8001274:	e146      	b.n	8001504 <HAL_RCC_OscConfig+0x4f8>
 8001276:	bf00      	nop
 8001278:	40021000 	.word	0x40021000
 800127c:	42420000 	.word	0x42420000
 8001280:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001284:	4b92      	ldr	r3, [pc, #584]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 8001286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001288:	f003 0302 	and.w	r3, r3, #2
 800128c:	2b00      	cmp	r3, #0
 800128e:	d1e9      	bne.n	8001264 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f003 0304 	and.w	r3, r3, #4
 8001298:	2b00      	cmp	r3, #0
 800129a:	f000 80a6 	beq.w	80013ea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800129e:	2300      	movs	r3, #0
 80012a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012a2:	4b8b      	ldr	r3, [pc, #556]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 80012a4:	69db      	ldr	r3, [r3, #28]
 80012a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d10d      	bne.n	80012ca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012ae:	4b88      	ldr	r3, [pc, #544]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 80012b0:	69db      	ldr	r3, [r3, #28]
 80012b2:	4a87      	ldr	r2, [pc, #540]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 80012b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012b8:	61d3      	str	r3, [r2, #28]
 80012ba:	4b85      	ldr	r3, [pc, #532]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 80012bc:	69db      	ldr	r3, [r3, #28]
 80012be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012c2:	60bb      	str	r3, [r7, #8]
 80012c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80012c6:	2301      	movs	r3, #1
 80012c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012ca:	4b82      	ldr	r3, [pc, #520]	@ (80014d4 <HAL_RCC_OscConfig+0x4c8>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d118      	bne.n	8001308 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80012d6:	4b7f      	ldr	r3, [pc, #508]	@ (80014d4 <HAL_RCC_OscConfig+0x4c8>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4a7e      	ldr	r2, [pc, #504]	@ (80014d4 <HAL_RCC_OscConfig+0x4c8>)
 80012dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012e2:	f7ff fbe5 	bl	8000ab0 <HAL_GetTick>
 80012e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012e8:	e008      	b.n	80012fc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012ea:	f7ff fbe1 	bl	8000ab0 <HAL_GetTick>
 80012ee:	4602      	mov	r2, r0
 80012f0:	693b      	ldr	r3, [r7, #16]
 80012f2:	1ad3      	subs	r3, r2, r3
 80012f4:	2b64      	cmp	r3, #100	@ 0x64
 80012f6:	d901      	bls.n	80012fc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80012f8:	2303      	movs	r3, #3
 80012fa:	e103      	b.n	8001504 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012fc:	4b75      	ldr	r3, [pc, #468]	@ (80014d4 <HAL_RCC_OscConfig+0x4c8>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001304:	2b00      	cmp	r3, #0
 8001306:	d0f0      	beq.n	80012ea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	68db      	ldr	r3, [r3, #12]
 800130c:	2b01      	cmp	r3, #1
 800130e:	d106      	bne.n	800131e <HAL_RCC_OscConfig+0x312>
 8001310:	4b6f      	ldr	r3, [pc, #444]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 8001312:	6a1b      	ldr	r3, [r3, #32]
 8001314:	4a6e      	ldr	r2, [pc, #440]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 8001316:	f043 0301 	orr.w	r3, r3, #1
 800131a:	6213      	str	r3, [r2, #32]
 800131c:	e02d      	b.n	800137a <HAL_RCC_OscConfig+0x36e>
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	68db      	ldr	r3, [r3, #12]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d10c      	bne.n	8001340 <HAL_RCC_OscConfig+0x334>
 8001326:	4b6a      	ldr	r3, [pc, #424]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 8001328:	6a1b      	ldr	r3, [r3, #32]
 800132a:	4a69      	ldr	r2, [pc, #420]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 800132c:	f023 0301 	bic.w	r3, r3, #1
 8001330:	6213      	str	r3, [r2, #32]
 8001332:	4b67      	ldr	r3, [pc, #412]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 8001334:	6a1b      	ldr	r3, [r3, #32]
 8001336:	4a66      	ldr	r2, [pc, #408]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 8001338:	f023 0304 	bic.w	r3, r3, #4
 800133c:	6213      	str	r3, [r2, #32]
 800133e:	e01c      	b.n	800137a <HAL_RCC_OscConfig+0x36e>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	68db      	ldr	r3, [r3, #12]
 8001344:	2b05      	cmp	r3, #5
 8001346:	d10c      	bne.n	8001362 <HAL_RCC_OscConfig+0x356>
 8001348:	4b61      	ldr	r3, [pc, #388]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 800134a:	6a1b      	ldr	r3, [r3, #32]
 800134c:	4a60      	ldr	r2, [pc, #384]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 800134e:	f043 0304 	orr.w	r3, r3, #4
 8001352:	6213      	str	r3, [r2, #32]
 8001354:	4b5e      	ldr	r3, [pc, #376]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 8001356:	6a1b      	ldr	r3, [r3, #32]
 8001358:	4a5d      	ldr	r2, [pc, #372]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 800135a:	f043 0301 	orr.w	r3, r3, #1
 800135e:	6213      	str	r3, [r2, #32]
 8001360:	e00b      	b.n	800137a <HAL_RCC_OscConfig+0x36e>
 8001362:	4b5b      	ldr	r3, [pc, #364]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 8001364:	6a1b      	ldr	r3, [r3, #32]
 8001366:	4a5a      	ldr	r2, [pc, #360]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 8001368:	f023 0301 	bic.w	r3, r3, #1
 800136c:	6213      	str	r3, [r2, #32]
 800136e:	4b58      	ldr	r3, [pc, #352]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 8001370:	6a1b      	ldr	r3, [r3, #32]
 8001372:	4a57      	ldr	r2, [pc, #348]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 8001374:	f023 0304 	bic.w	r3, r3, #4
 8001378:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	68db      	ldr	r3, [r3, #12]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d015      	beq.n	80013ae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001382:	f7ff fb95 	bl	8000ab0 <HAL_GetTick>
 8001386:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001388:	e00a      	b.n	80013a0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800138a:	f7ff fb91 	bl	8000ab0 <HAL_GetTick>
 800138e:	4602      	mov	r2, r0
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	1ad3      	subs	r3, r2, r3
 8001394:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001398:	4293      	cmp	r3, r2
 800139a:	d901      	bls.n	80013a0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800139c:	2303      	movs	r3, #3
 800139e:	e0b1      	b.n	8001504 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013a0:	4b4b      	ldr	r3, [pc, #300]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 80013a2:	6a1b      	ldr	r3, [r3, #32]
 80013a4:	f003 0302 	and.w	r3, r3, #2
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d0ee      	beq.n	800138a <HAL_RCC_OscConfig+0x37e>
 80013ac:	e014      	b.n	80013d8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013ae:	f7ff fb7f 	bl	8000ab0 <HAL_GetTick>
 80013b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013b4:	e00a      	b.n	80013cc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013b6:	f7ff fb7b 	bl	8000ab0 <HAL_GetTick>
 80013ba:	4602      	mov	r2, r0
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	1ad3      	subs	r3, r2, r3
 80013c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d901      	bls.n	80013cc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80013c8:	2303      	movs	r3, #3
 80013ca:	e09b      	b.n	8001504 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013cc:	4b40      	ldr	r3, [pc, #256]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 80013ce:	6a1b      	ldr	r3, [r3, #32]
 80013d0:	f003 0302 	and.w	r3, r3, #2
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d1ee      	bne.n	80013b6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80013d8:	7dfb      	ldrb	r3, [r7, #23]
 80013da:	2b01      	cmp	r3, #1
 80013dc:	d105      	bne.n	80013ea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80013de:	4b3c      	ldr	r3, [pc, #240]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 80013e0:	69db      	ldr	r3, [r3, #28]
 80013e2:	4a3b      	ldr	r2, [pc, #236]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 80013e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80013e8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	69db      	ldr	r3, [r3, #28]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	f000 8087 	beq.w	8001502 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013f4:	4b36      	ldr	r3, [pc, #216]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f003 030c 	and.w	r3, r3, #12
 80013fc:	2b08      	cmp	r3, #8
 80013fe:	d061      	beq.n	80014c4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	69db      	ldr	r3, [r3, #28]
 8001404:	2b02      	cmp	r3, #2
 8001406:	d146      	bne.n	8001496 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001408:	4b33      	ldr	r3, [pc, #204]	@ (80014d8 <HAL_RCC_OscConfig+0x4cc>)
 800140a:	2200      	movs	r2, #0
 800140c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800140e:	f7ff fb4f 	bl	8000ab0 <HAL_GetTick>
 8001412:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001414:	e008      	b.n	8001428 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001416:	f7ff fb4b 	bl	8000ab0 <HAL_GetTick>
 800141a:	4602      	mov	r2, r0
 800141c:	693b      	ldr	r3, [r7, #16]
 800141e:	1ad3      	subs	r3, r2, r3
 8001420:	2b02      	cmp	r3, #2
 8001422:	d901      	bls.n	8001428 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001424:	2303      	movs	r3, #3
 8001426:	e06d      	b.n	8001504 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001428:	4b29      	ldr	r3, [pc, #164]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001430:	2b00      	cmp	r3, #0
 8001432:	d1f0      	bne.n	8001416 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6a1b      	ldr	r3, [r3, #32]
 8001438:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800143c:	d108      	bne.n	8001450 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800143e:	4b24      	ldr	r3, [pc, #144]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	689b      	ldr	r3, [r3, #8]
 800144a:	4921      	ldr	r1, [pc, #132]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 800144c:	4313      	orrs	r3, r2
 800144e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001450:	4b1f      	ldr	r3, [pc, #124]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6a19      	ldr	r1, [r3, #32]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001460:	430b      	orrs	r3, r1
 8001462:	491b      	ldr	r1, [pc, #108]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 8001464:	4313      	orrs	r3, r2
 8001466:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001468:	4b1b      	ldr	r3, [pc, #108]	@ (80014d8 <HAL_RCC_OscConfig+0x4cc>)
 800146a:	2201      	movs	r2, #1
 800146c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800146e:	f7ff fb1f 	bl	8000ab0 <HAL_GetTick>
 8001472:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001474:	e008      	b.n	8001488 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001476:	f7ff fb1b 	bl	8000ab0 <HAL_GetTick>
 800147a:	4602      	mov	r2, r0
 800147c:	693b      	ldr	r3, [r7, #16]
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	2b02      	cmp	r3, #2
 8001482:	d901      	bls.n	8001488 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001484:	2303      	movs	r3, #3
 8001486:	e03d      	b.n	8001504 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001488:	4b11      	ldr	r3, [pc, #68]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001490:	2b00      	cmp	r3, #0
 8001492:	d0f0      	beq.n	8001476 <HAL_RCC_OscConfig+0x46a>
 8001494:	e035      	b.n	8001502 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001496:	4b10      	ldr	r3, [pc, #64]	@ (80014d8 <HAL_RCC_OscConfig+0x4cc>)
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800149c:	f7ff fb08 	bl	8000ab0 <HAL_GetTick>
 80014a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014a2:	e008      	b.n	80014b6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014a4:	f7ff fb04 	bl	8000ab0 <HAL_GetTick>
 80014a8:	4602      	mov	r2, r0
 80014aa:	693b      	ldr	r3, [r7, #16]
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	2b02      	cmp	r3, #2
 80014b0:	d901      	bls.n	80014b6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80014b2:	2303      	movs	r3, #3
 80014b4:	e026      	b.n	8001504 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014b6:	4b06      	ldr	r3, [pc, #24]	@ (80014d0 <HAL_RCC_OscConfig+0x4c4>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d1f0      	bne.n	80014a4 <HAL_RCC_OscConfig+0x498>
 80014c2:	e01e      	b.n	8001502 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	69db      	ldr	r3, [r3, #28]
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d107      	bne.n	80014dc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80014cc:	2301      	movs	r3, #1
 80014ce:	e019      	b.n	8001504 <HAL_RCC_OscConfig+0x4f8>
 80014d0:	40021000 	.word	0x40021000
 80014d4:	40007000 	.word	0x40007000
 80014d8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80014dc:	4b0b      	ldr	r3, [pc, #44]	@ (800150c <HAL_RCC_OscConfig+0x500>)
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6a1b      	ldr	r3, [r3, #32]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d106      	bne.n	80014fe <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014fa:	429a      	cmp	r2, r3
 80014fc:	d001      	beq.n	8001502 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	e000      	b.n	8001504 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001502:	2300      	movs	r3, #0
}
 8001504:	4618      	mov	r0, r3
 8001506:	3718      	adds	r7, #24
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	40021000 	.word	0x40021000

08001510 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b084      	sub	sp, #16
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
 8001518:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d101      	bne.n	8001524 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001520:	2301      	movs	r3, #1
 8001522:	e0d0      	b.n	80016c6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001524:	4b6a      	ldr	r3, [pc, #424]	@ (80016d0 <HAL_RCC_ClockConfig+0x1c0>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f003 0307 	and.w	r3, r3, #7
 800152c:	683a      	ldr	r2, [r7, #0]
 800152e:	429a      	cmp	r2, r3
 8001530:	d910      	bls.n	8001554 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001532:	4b67      	ldr	r3, [pc, #412]	@ (80016d0 <HAL_RCC_ClockConfig+0x1c0>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f023 0207 	bic.w	r2, r3, #7
 800153a:	4965      	ldr	r1, [pc, #404]	@ (80016d0 <HAL_RCC_ClockConfig+0x1c0>)
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	4313      	orrs	r3, r2
 8001540:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001542:	4b63      	ldr	r3, [pc, #396]	@ (80016d0 <HAL_RCC_ClockConfig+0x1c0>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f003 0307 	and.w	r3, r3, #7
 800154a:	683a      	ldr	r2, [r7, #0]
 800154c:	429a      	cmp	r2, r3
 800154e:	d001      	beq.n	8001554 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001550:	2301      	movs	r3, #1
 8001552:	e0b8      	b.n	80016c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f003 0302 	and.w	r3, r3, #2
 800155c:	2b00      	cmp	r3, #0
 800155e:	d020      	beq.n	80015a2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 0304 	and.w	r3, r3, #4
 8001568:	2b00      	cmp	r3, #0
 800156a:	d005      	beq.n	8001578 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800156c:	4b59      	ldr	r3, [pc, #356]	@ (80016d4 <HAL_RCC_ClockConfig+0x1c4>)
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	4a58      	ldr	r2, [pc, #352]	@ (80016d4 <HAL_RCC_ClockConfig+0x1c4>)
 8001572:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001576:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f003 0308 	and.w	r3, r3, #8
 8001580:	2b00      	cmp	r3, #0
 8001582:	d005      	beq.n	8001590 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001584:	4b53      	ldr	r3, [pc, #332]	@ (80016d4 <HAL_RCC_ClockConfig+0x1c4>)
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	4a52      	ldr	r2, [pc, #328]	@ (80016d4 <HAL_RCC_ClockConfig+0x1c4>)
 800158a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800158e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001590:	4b50      	ldr	r3, [pc, #320]	@ (80016d4 <HAL_RCC_ClockConfig+0x1c4>)
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	689b      	ldr	r3, [r3, #8]
 800159c:	494d      	ldr	r1, [pc, #308]	@ (80016d4 <HAL_RCC_ClockConfig+0x1c4>)
 800159e:	4313      	orrs	r3, r2
 80015a0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f003 0301 	and.w	r3, r3, #1
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d040      	beq.n	8001630 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d107      	bne.n	80015c6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015b6:	4b47      	ldr	r3, [pc, #284]	@ (80016d4 <HAL_RCC_ClockConfig+0x1c4>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d115      	bne.n	80015ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015c2:	2301      	movs	r3, #1
 80015c4:	e07f      	b.n	80016c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	2b02      	cmp	r3, #2
 80015cc:	d107      	bne.n	80015de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015ce:	4b41      	ldr	r3, [pc, #260]	@ (80016d4 <HAL_RCC_ClockConfig+0x1c4>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d109      	bne.n	80015ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015da:	2301      	movs	r3, #1
 80015dc:	e073      	b.n	80016c6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015de:	4b3d      	ldr	r3, [pc, #244]	@ (80016d4 <HAL_RCC_ClockConfig+0x1c4>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 0302 	and.w	r3, r3, #2
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d101      	bne.n	80015ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015ea:	2301      	movs	r3, #1
 80015ec:	e06b      	b.n	80016c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015ee:	4b39      	ldr	r3, [pc, #228]	@ (80016d4 <HAL_RCC_ClockConfig+0x1c4>)
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	f023 0203 	bic.w	r2, r3, #3
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	4936      	ldr	r1, [pc, #216]	@ (80016d4 <HAL_RCC_ClockConfig+0x1c4>)
 80015fc:	4313      	orrs	r3, r2
 80015fe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001600:	f7ff fa56 	bl	8000ab0 <HAL_GetTick>
 8001604:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001606:	e00a      	b.n	800161e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001608:	f7ff fa52 	bl	8000ab0 <HAL_GetTick>
 800160c:	4602      	mov	r2, r0
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	1ad3      	subs	r3, r2, r3
 8001612:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001616:	4293      	cmp	r3, r2
 8001618:	d901      	bls.n	800161e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800161a:	2303      	movs	r3, #3
 800161c:	e053      	b.n	80016c6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800161e:	4b2d      	ldr	r3, [pc, #180]	@ (80016d4 <HAL_RCC_ClockConfig+0x1c4>)
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	f003 020c 	and.w	r2, r3, #12
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	429a      	cmp	r2, r3
 800162e:	d1eb      	bne.n	8001608 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001630:	4b27      	ldr	r3, [pc, #156]	@ (80016d0 <HAL_RCC_ClockConfig+0x1c0>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f003 0307 	and.w	r3, r3, #7
 8001638:	683a      	ldr	r2, [r7, #0]
 800163a:	429a      	cmp	r2, r3
 800163c:	d210      	bcs.n	8001660 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800163e:	4b24      	ldr	r3, [pc, #144]	@ (80016d0 <HAL_RCC_ClockConfig+0x1c0>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f023 0207 	bic.w	r2, r3, #7
 8001646:	4922      	ldr	r1, [pc, #136]	@ (80016d0 <HAL_RCC_ClockConfig+0x1c0>)
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	4313      	orrs	r3, r2
 800164c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800164e:	4b20      	ldr	r3, [pc, #128]	@ (80016d0 <HAL_RCC_ClockConfig+0x1c0>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f003 0307 	and.w	r3, r3, #7
 8001656:	683a      	ldr	r2, [r7, #0]
 8001658:	429a      	cmp	r2, r3
 800165a:	d001      	beq.n	8001660 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800165c:	2301      	movs	r3, #1
 800165e:	e032      	b.n	80016c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f003 0304 	and.w	r3, r3, #4
 8001668:	2b00      	cmp	r3, #0
 800166a:	d008      	beq.n	800167e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800166c:	4b19      	ldr	r3, [pc, #100]	@ (80016d4 <HAL_RCC_ClockConfig+0x1c4>)
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	68db      	ldr	r3, [r3, #12]
 8001678:	4916      	ldr	r1, [pc, #88]	@ (80016d4 <HAL_RCC_ClockConfig+0x1c4>)
 800167a:	4313      	orrs	r3, r2
 800167c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f003 0308 	and.w	r3, r3, #8
 8001686:	2b00      	cmp	r3, #0
 8001688:	d009      	beq.n	800169e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800168a:	4b12      	ldr	r3, [pc, #72]	@ (80016d4 <HAL_RCC_ClockConfig+0x1c4>)
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	691b      	ldr	r3, [r3, #16]
 8001696:	00db      	lsls	r3, r3, #3
 8001698:	490e      	ldr	r1, [pc, #56]	@ (80016d4 <HAL_RCC_ClockConfig+0x1c4>)
 800169a:	4313      	orrs	r3, r2
 800169c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800169e:	f000 f821 	bl	80016e4 <HAL_RCC_GetSysClockFreq>
 80016a2:	4602      	mov	r2, r0
 80016a4:	4b0b      	ldr	r3, [pc, #44]	@ (80016d4 <HAL_RCC_ClockConfig+0x1c4>)
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	091b      	lsrs	r3, r3, #4
 80016aa:	f003 030f 	and.w	r3, r3, #15
 80016ae:	490a      	ldr	r1, [pc, #40]	@ (80016d8 <HAL_RCC_ClockConfig+0x1c8>)
 80016b0:	5ccb      	ldrb	r3, [r1, r3]
 80016b2:	fa22 f303 	lsr.w	r3, r2, r3
 80016b6:	4a09      	ldr	r2, [pc, #36]	@ (80016dc <HAL_RCC_ClockConfig+0x1cc>)
 80016b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80016ba:	4b09      	ldr	r3, [pc, #36]	@ (80016e0 <HAL_RCC_ClockConfig+0x1d0>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4618      	mov	r0, r3
 80016c0:	f7ff f9b4 	bl	8000a2c <HAL_InitTick>

  return HAL_OK;
 80016c4:	2300      	movs	r3, #0
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3710      	adds	r7, #16
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	40022000 	.word	0x40022000
 80016d4:	40021000 	.word	0x40021000
 80016d8:	080032c4 	.word	0x080032c4
 80016dc:	20000000 	.word	0x20000000
 80016e0:	20000004 	.word	0x20000004

080016e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b087      	sub	sp, #28
 80016e8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80016ea:	2300      	movs	r3, #0
 80016ec:	60fb      	str	r3, [r7, #12]
 80016ee:	2300      	movs	r3, #0
 80016f0:	60bb      	str	r3, [r7, #8]
 80016f2:	2300      	movs	r3, #0
 80016f4:	617b      	str	r3, [r7, #20]
 80016f6:	2300      	movs	r3, #0
 80016f8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80016fa:	2300      	movs	r3, #0
 80016fc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80016fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001778 <HAL_RCC_GetSysClockFreq+0x94>)
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	f003 030c 	and.w	r3, r3, #12
 800170a:	2b04      	cmp	r3, #4
 800170c:	d002      	beq.n	8001714 <HAL_RCC_GetSysClockFreq+0x30>
 800170e:	2b08      	cmp	r3, #8
 8001710:	d003      	beq.n	800171a <HAL_RCC_GetSysClockFreq+0x36>
 8001712:	e027      	b.n	8001764 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001714:	4b19      	ldr	r3, [pc, #100]	@ (800177c <HAL_RCC_GetSysClockFreq+0x98>)
 8001716:	613b      	str	r3, [r7, #16]
      break;
 8001718:	e027      	b.n	800176a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	0c9b      	lsrs	r3, r3, #18
 800171e:	f003 030f 	and.w	r3, r3, #15
 8001722:	4a17      	ldr	r2, [pc, #92]	@ (8001780 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001724:	5cd3      	ldrb	r3, [r2, r3]
 8001726:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800172e:	2b00      	cmp	r3, #0
 8001730:	d010      	beq.n	8001754 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001732:	4b11      	ldr	r3, [pc, #68]	@ (8001778 <HAL_RCC_GetSysClockFreq+0x94>)
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	0c5b      	lsrs	r3, r3, #17
 8001738:	f003 0301 	and.w	r3, r3, #1
 800173c:	4a11      	ldr	r2, [pc, #68]	@ (8001784 <HAL_RCC_GetSysClockFreq+0xa0>)
 800173e:	5cd3      	ldrb	r3, [r2, r3]
 8001740:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	4a0d      	ldr	r2, [pc, #52]	@ (800177c <HAL_RCC_GetSysClockFreq+0x98>)
 8001746:	fb03 f202 	mul.w	r2, r3, r2
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001750:	617b      	str	r3, [r7, #20]
 8001752:	e004      	b.n	800175e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	4a0c      	ldr	r2, [pc, #48]	@ (8001788 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001758:	fb02 f303 	mul.w	r3, r2, r3
 800175c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	613b      	str	r3, [r7, #16]
      break;
 8001762:	e002      	b.n	800176a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001764:	4b05      	ldr	r3, [pc, #20]	@ (800177c <HAL_RCC_GetSysClockFreq+0x98>)
 8001766:	613b      	str	r3, [r7, #16]
      break;
 8001768:	bf00      	nop
    }
  }
  return sysclockfreq;
 800176a:	693b      	ldr	r3, [r7, #16]
}
 800176c:	4618      	mov	r0, r3
 800176e:	371c      	adds	r7, #28
 8001770:	46bd      	mov	sp, r7
 8001772:	bc80      	pop	{r7}
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	40021000 	.word	0x40021000
 800177c:	007a1200 	.word	0x007a1200
 8001780:	080032dc 	.word	0x080032dc
 8001784:	080032ec 	.word	0x080032ec
 8001788:	003d0900 	.word	0x003d0900

0800178c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001790:	4b02      	ldr	r3, [pc, #8]	@ (800179c <HAL_RCC_GetHCLKFreq+0x10>)
 8001792:	681b      	ldr	r3, [r3, #0]
}
 8001794:	4618      	mov	r0, r3
 8001796:	46bd      	mov	sp, r7
 8001798:	bc80      	pop	{r7}
 800179a:	4770      	bx	lr
 800179c:	20000000 	.word	0x20000000

080017a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80017a4:	f7ff fff2 	bl	800178c <HAL_RCC_GetHCLKFreq>
 80017a8:	4602      	mov	r2, r0
 80017aa:	4b05      	ldr	r3, [pc, #20]	@ (80017c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	0a1b      	lsrs	r3, r3, #8
 80017b0:	f003 0307 	and.w	r3, r3, #7
 80017b4:	4903      	ldr	r1, [pc, #12]	@ (80017c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80017b6:	5ccb      	ldrb	r3, [r1, r3]
 80017b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017bc:	4618      	mov	r0, r3
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	40021000 	.word	0x40021000
 80017c4:	080032d4 	.word	0x080032d4

080017c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80017cc:	f7ff ffde 	bl	800178c <HAL_RCC_GetHCLKFreq>
 80017d0:	4602      	mov	r2, r0
 80017d2:	4b05      	ldr	r3, [pc, #20]	@ (80017e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	0adb      	lsrs	r3, r3, #11
 80017d8:	f003 0307 	and.w	r3, r3, #7
 80017dc:	4903      	ldr	r1, [pc, #12]	@ (80017ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80017de:	5ccb      	ldrb	r3, [r1, r3]
 80017e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	40021000 	.word	0x40021000
 80017ec:	080032d4 	.word	0x080032d4

080017f0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b085      	sub	sp, #20
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80017f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001824 <RCC_Delay+0x34>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a0a      	ldr	r2, [pc, #40]	@ (8001828 <RCC_Delay+0x38>)
 80017fe:	fba2 2303 	umull	r2, r3, r2, r3
 8001802:	0a5b      	lsrs	r3, r3, #9
 8001804:	687a      	ldr	r2, [r7, #4]
 8001806:	fb02 f303 	mul.w	r3, r2, r3
 800180a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800180c:	bf00      	nop
  }
  while (Delay --);
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	1e5a      	subs	r2, r3, #1
 8001812:	60fa      	str	r2, [r7, #12]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d1f9      	bne.n	800180c <RCC_Delay+0x1c>
}
 8001818:	bf00      	nop
 800181a:	bf00      	nop
 800181c:	3714      	adds	r7, #20
 800181e:	46bd      	mov	sp, r7
 8001820:	bc80      	pop	{r7}
 8001822:	4770      	bx	lr
 8001824:	20000000 	.word	0x20000000
 8001828:	10624dd3 	.word	0x10624dd3

0800182c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d101      	bne.n	800183e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
 800183c:	e076      	b.n	800192c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001842:	2b00      	cmp	r3, #0
 8001844:	d108      	bne.n	8001858 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800184e:	d009      	beq.n	8001864 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2200      	movs	r2, #0
 8001854:	61da      	str	r2, [r3, #28]
 8001856:	e005      	b.n	8001864 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2200      	movs	r2, #0
 800185c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2200      	movs	r2, #0
 8001862:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2200      	movs	r2, #0
 8001868:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001870:	b2db      	uxtb	r3, r3
 8001872:	2b00      	cmp	r3, #0
 8001874:	d106      	bne.n	8001884 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2200      	movs	r2, #0
 800187a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800187e:	6878      	ldr	r0, [r7, #4]
 8001880:	f7fe fd98 	bl	80003b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2202      	movs	r2, #2
 8001888:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800189a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80018ac:	431a      	orrs	r2, r3
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	68db      	ldr	r3, [r3, #12]
 80018b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80018b6:	431a      	orrs	r2, r3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	691b      	ldr	r3, [r3, #16]
 80018bc:	f003 0302 	and.w	r3, r3, #2
 80018c0:	431a      	orrs	r2, r3
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	695b      	ldr	r3, [r3, #20]
 80018c6:	f003 0301 	and.w	r3, r3, #1
 80018ca:	431a      	orrs	r2, r3
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	699b      	ldr	r3, [r3, #24]
 80018d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80018d4:	431a      	orrs	r2, r3
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	69db      	ldr	r3, [r3, #28]
 80018da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80018de:	431a      	orrs	r2, r3
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6a1b      	ldr	r3, [r3, #32]
 80018e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018e8:	ea42 0103 	orr.w	r1, r2, r3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018f0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	430a      	orrs	r2, r1
 80018fa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	699b      	ldr	r3, [r3, #24]
 8001900:	0c1a      	lsrs	r2, r3, #16
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f002 0204 	and.w	r2, r2, #4
 800190a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	69da      	ldr	r2, [r3, #28]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800191a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2200      	movs	r2, #0
 8001920:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2201      	movs	r2, #1
 8001926:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800192a:	2300      	movs	r3, #0
}
 800192c:	4618      	mov	r0, r3
 800192e:	3708      	adds	r7, #8
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}

08001934 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b088      	sub	sp, #32
 8001938:	af00      	add	r7, sp, #0
 800193a:	60f8      	str	r0, [r7, #12]
 800193c:	60b9      	str	r1, [r7, #8]
 800193e:	603b      	str	r3, [r7, #0]
 8001940:	4613      	mov	r3, r2
 8001942:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001944:	f7ff f8b4 	bl	8000ab0 <HAL_GetTick>
 8001948:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800194a:	88fb      	ldrh	r3, [r7, #6]
 800194c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001954:	b2db      	uxtb	r3, r3
 8001956:	2b01      	cmp	r3, #1
 8001958:	d001      	beq.n	800195e <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800195a:	2302      	movs	r3, #2
 800195c:	e12a      	b.n	8001bb4 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800195e:	68bb      	ldr	r3, [r7, #8]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d002      	beq.n	800196a <HAL_SPI_Transmit+0x36>
 8001964:	88fb      	ldrh	r3, [r7, #6]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d101      	bne.n	800196e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e122      	b.n	8001bb4 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001974:	2b01      	cmp	r3, #1
 8001976:	d101      	bne.n	800197c <HAL_SPI_Transmit+0x48>
 8001978:	2302      	movs	r3, #2
 800197a:	e11b      	b.n	8001bb4 <HAL_SPI_Transmit+0x280>
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	2201      	movs	r2, #1
 8001980:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	2203      	movs	r2, #3
 8001988:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	2200      	movs	r2, #0
 8001990:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	68ba      	ldr	r2, [r7, #8]
 8001996:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	88fa      	ldrh	r2, [r7, #6]
 800199c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	88fa      	ldrh	r2, [r7, #6]
 80019a2:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	2200      	movs	r2, #0
 80019a8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	2200      	movs	r2, #0
 80019ae:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	2200      	movs	r2, #0
 80019b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	2200      	movs	r2, #0
 80019ba:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	2200      	movs	r2, #0
 80019c0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80019ca:	d10f      	bne.n	80019ec <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80019da:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80019ea:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019f6:	2b40      	cmp	r3, #64	@ 0x40
 80019f8:	d007      	beq.n	8001a0a <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001a08:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	68db      	ldr	r3, [r3, #12]
 8001a0e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001a12:	d152      	bne.n	8001aba <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d002      	beq.n	8001a22 <HAL_SPI_Transmit+0xee>
 8001a1c:	8b7b      	ldrh	r3, [r7, #26]
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d145      	bne.n	8001aae <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a26:	881a      	ldrh	r2, [r3, #0]
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a32:	1c9a      	adds	r2, r3, #2
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001a3c:	b29b      	uxth	r3, r3
 8001a3e:	3b01      	subs	r3, #1
 8001a40:	b29a      	uxth	r2, r3
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001a46:	e032      	b.n	8001aae <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	f003 0302 	and.w	r3, r3, #2
 8001a52:	2b02      	cmp	r3, #2
 8001a54:	d112      	bne.n	8001a7c <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5a:	881a      	ldrh	r2, [r3, #0]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a66:	1c9a      	adds	r2, r3, #2
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001a70:	b29b      	uxth	r3, r3
 8001a72:	3b01      	subs	r3, #1
 8001a74:	b29a      	uxth	r2, r3
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	86da      	strh	r2, [r3, #54]	@ 0x36
 8001a7a:	e018      	b.n	8001aae <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001a7c:	f7ff f818 	bl	8000ab0 <HAL_GetTick>
 8001a80:	4602      	mov	r2, r0
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	1ad3      	subs	r3, r2, r3
 8001a86:	683a      	ldr	r2, [r7, #0]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d803      	bhi.n	8001a94 <HAL_SPI_Transmit+0x160>
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a92:	d102      	bne.n	8001a9a <HAL_SPI_Transmit+0x166>
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d109      	bne.n	8001aae <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	e082      	b.n	8001bb4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001ab2:	b29b      	uxth	r3, r3
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d1c7      	bne.n	8001a48 <HAL_SPI_Transmit+0x114>
 8001ab8:	e053      	b.n	8001b62 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d002      	beq.n	8001ac8 <HAL_SPI_Transmit+0x194>
 8001ac2:	8b7b      	ldrh	r3, [r7, #26]
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d147      	bne.n	8001b58 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	330c      	adds	r3, #12
 8001ad2:	7812      	ldrb	r2, [r2, #0]
 8001ad4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ada:	1c5a      	adds	r2, r3, #1
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001ae4:	b29b      	uxth	r3, r3
 8001ae6:	3b01      	subs	r3, #1
 8001ae8:	b29a      	uxth	r2, r3
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001aee:	e033      	b.n	8001b58 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	f003 0302 	and.w	r3, r3, #2
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	d113      	bne.n	8001b26 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	330c      	adds	r3, #12
 8001b08:	7812      	ldrb	r2, [r2, #0]
 8001b0a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b10:	1c5a      	adds	r2, r3, #1
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001b1a:	b29b      	uxth	r3, r3
 8001b1c:	3b01      	subs	r3, #1
 8001b1e:	b29a      	uxth	r2, r3
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	86da      	strh	r2, [r3, #54]	@ 0x36
 8001b24:	e018      	b.n	8001b58 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001b26:	f7fe ffc3 	bl	8000ab0 <HAL_GetTick>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	69fb      	ldr	r3, [r7, #28]
 8001b2e:	1ad3      	subs	r3, r2, r3
 8001b30:	683a      	ldr	r2, [r7, #0]
 8001b32:	429a      	cmp	r2, r3
 8001b34:	d803      	bhi.n	8001b3e <HAL_SPI_Transmit+0x20a>
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b3c:	d102      	bne.n	8001b44 <HAL_SPI_Transmit+0x210>
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d109      	bne.n	8001b58 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	2201      	movs	r2, #1
 8001b48:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	2200      	movs	r2, #0
 8001b50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001b54:	2303      	movs	r3, #3
 8001b56:	e02d      	b.n	8001bb4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001b5c:	b29b      	uxth	r3, r3
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d1c6      	bne.n	8001af0 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001b62:	69fa      	ldr	r2, [r7, #28]
 8001b64:	6839      	ldr	r1, [r7, #0]
 8001b66:	68f8      	ldr	r0, [r7, #12]
 8001b68:	f000 fbc4 	bl	80022f4 <SPI_EndRxTxTransaction>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d002      	beq.n	8001b78 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	2220      	movs	r2, #32
 8001b76:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d10a      	bne.n	8001b96 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001b80:	2300      	movs	r3, #0
 8001b82:	617b      	str	r3, [r7, #20]
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	68db      	ldr	r3, [r3, #12]
 8001b8a:	617b      	str	r3, [r7, #20]
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	689b      	ldr	r3, [r3, #8]
 8001b92:	617b      	str	r3, [r7, #20]
 8001b94:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	2201      	movs	r2, #1
 8001b9a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e000      	b.n	8001bb4 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8001bb2:	2300      	movs	r3, #0
  }
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3720      	adds	r7, #32
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b088      	sub	sp, #32
 8001bc0:	af02      	add	r7, sp, #8
 8001bc2:	60f8      	str	r0, [r7, #12]
 8001bc4:	60b9      	str	r1, [r7, #8]
 8001bc6:	603b      	str	r3, [r7, #0]
 8001bc8:	4613      	mov	r3, r2
 8001bca:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001bd2:	b2db      	uxtb	r3, r3
 8001bd4:	2b01      	cmp	r3, #1
 8001bd6:	d001      	beq.n	8001bdc <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8001bd8:	2302      	movs	r3, #2
 8001bda:	e104      	b.n	8001de6 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001be4:	d112      	bne.n	8001c0c <HAL_SPI_Receive+0x50>
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d10e      	bne.n	8001c0c <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	2204      	movs	r2, #4
 8001bf2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8001bf6:	88fa      	ldrh	r2, [r7, #6]
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	9300      	str	r3, [sp, #0]
 8001bfc:	4613      	mov	r3, r2
 8001bfe:	68ba      	ldr	r2, [r7, #8]
 8001c00:	68b9      	ldr	r1, [r7, #8]
 8001c02:	68f8      	ldr	r0, [r7, #12]
 8001c04:	f000 f8f3 	bl	8001dee <HAL_SPI_TransmitReceive>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	e0ec      	b.n	8001de6 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001c0c:	f7fe ff50 	bl	8000ab0 <HAL_GetTick>
 8001c10:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8001c12:	68bb      	ldr	r3, [r7, #8]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d002      	beq.n	8001c1e <HAL_SPI_Receive+0x62>
 8001c18:	88fb      	ldrh	r3, [r7, #6]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d101      	bne.n	8001c22 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e0e1      	b.n	8001de6 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001c28:	2b01      	cmp	r3, #1
 8001c2a:	d101      	bne.n	8001c30 <HAL_SPI_Receive+0x74>
 8001c2c:	2302      	movs	r3, #2
 8001c2e:	e0da      	b.n	8001de6 <HAL_SPI_Receive+0x22a>
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	2201      	movs	r2, #1
 8001c34:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	2204      	movs	r2, #4
 8001c3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	2200      	movs	r2, #0
 8001c44:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	68ba      	ldr	r2, [r7, #8]
 8001c4a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	88fa      	ldrh	r2, [r7, #6]
 8001c50:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	88fa      	ldrh	r2, [r7, #6]
 8001c56:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	2200      	movs	r2, #0
 8001c62:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	2200      	movs	r2, #0
 8001c68:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	2200      	movs	r2, #0
 8001c74:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001c7e:	d10f      	bne.n	8001ca0 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001c8e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001c9e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001caa:	2b40      	cmp	r3, #64	@ 0x40
 8001cac:	d007      	beq.n	8001cbe <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001cbc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	68db      	ldr	r3, [r3, #12]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d170      	bne.n	8001da8 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8001cc6:	e035      	b.n	8001d34 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	f003 0301 	and.w	r3, r3, #1
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d115      	bne.n	8001d02 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f103 020c 	add.w	r2, r3, #12
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ce2:	7812      	ldrb	r2, [r2, #0]
 8001ce4:	b2d2      	uxtb	r2, r2
 8001ce6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cec:	1c5a      	adds	r2, r3, #1
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001cf6:	b29b      	uxth	r3, r3
 8001cf8:	3b01      	subs	r3, #1
 8001cfa:	b29a      	uxth	r2, r3
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001d00:	e018      	b.n	8001d34 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001d02:	f7fe fed5 	bl	8000ab0 <HAL_GetTick>
 8001d06:	4602      	mov	r2, r0
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	1ad3      	subs	r3, r2, r3
 8001d0c:	683a      	ldr	r2, [r7, #0]
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	d803      	bhi.n	8001d1a <HAL_SPI_Receive+0x15e>
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d18:	d102      	bne.n	8001d20 <HAL_SPI_Receive+0x164>
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d109      	bne.n	8001d34 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	2201      	movs	r2, #1
 8001d24:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001d30:	2303      	movs	r3, #3
 8001d32:	e058      	b.n	8001de6 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001d38:	b29b      	uxth	r3, r3
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d1c4      	bne.n	8001cc8 <HAL_SPI_Receive+0x10c>
 8001d3e:	e038      	b.n	8001db2 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d113      	bne.n	8001d76 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	68da      	ldr	r2, [r3, #12]
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d58:	b292      	uxth	r2, r2
 8001d5a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d60:	1c9a      	adds	r2, r3, #2
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001d6a:	b29b      	uxth	r3, r3
 8001d6c:	3b01      	subs	r3, #1
 8001d6e:	b29a      	uxth	r2, r3
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001d74:	e018      	b.n	8001da8 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001d76:	f7fe fe9b 	bl	8000ab0 <HAL_GetTick>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	1ad3      	subs	r3, r2, r3
 8001d80:	683a      	ldr	r2, [r7, #0]
 8001d82:	429a      	cmp	r2, r3
 8001d84:	d803      	bhi.n	8001d8e <HAL_SPI_Receive+0x1d2>
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d8c:	d102      	bne.n	8001d94 <HAL_SPI_Receive+0x1d8>
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d109      	bne.n	8001da8 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	2201      	movs	r2, #1
 8001d98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001da4:	2303      	movs	r3, #3
 8001da6:	e01e      	b.n	8001de6 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001dac:	b29b      	uxth	r3, r3
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d1c6      	bne.n	8001d40 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001db2:	697a      	ldr	r2, [r7, #20]
 8001db4:	6839      	ldr	r1, [r7, #0]
 8001db6:	68f8      	ldr	r0, [r7, #12]
 8001db8:	f000 fa4a 	bl	8002250 <SPI_EndRxTransaction>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d002      	beq.n	8001dc8 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	2220      	movs	r2, #32
 8001dc6:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	2201      	movs	r2, #1
 8001dcc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8001de0:	2301      	movs	r3, #1
 8001de2:	e000      	b.n	8001de6 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8001de4:	2300      	movs	r3, #0
  }
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3718      	adds	r7, #24
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}

08001dee <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001dee:	b580      	push	{r7, lr}
 8001df0:	b08a      	sub	sp, #40	@ 0x28
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	60f8      	str	r0, [r7, #12]
 8001df6:	60b9      	str	r1, [r7, #8]
 8001df8:	607a      	str	r2, [r7, #4]
 8001dfa:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001e00:	f7fe fe56 	bl	8000ab0 <HAL_GetTick>
 8001e04:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001e0c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8001e14:	887b      	ldrh	r3, [r7, #2]
 8001e16:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001e18:	7ffb      	ldrb	r3, [r7, #31]
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d00c      	beq.n	8001e38 <HAL_SPI_TransmitReceive+0x4a>
 8001e1e:	69bb      	ldr	r3, [r7, #24]
 8001e20:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001e24:	d106      	bne.n	8001e34 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d102      	bne.n	8001e34 <HAL_SPI_TransmitReceive+0x46>
 8001e2e:	7ffb      	ldrb	r3, [r7, #31]
 8001e30:	2b04      	cmp	r3, #4
 8001e32:	d001      	beq.n	8001e38 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8001e34:	2302      	movs	r3, #2
 8001e36:	e17f      	b.n	8002138 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d005      	beq.n	8001e4a <HAL_SPI_TransmitReceive+0x5c>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d002      	beq.n	8001e4a <HAL_SPI_TransmitReceive+0x5c>
 8001e44:	887b      	ldrh	r3, [r7, #2]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d101      	bne.n	8001e4e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e174      	b.n	8002138 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d101      	bne.n	8001e5c <HAL_SPI_TransmitReceive+0x6e>
 8001e58:	2302      	movs	r3, #2
 8001e5a:	e16d      	b.n	8002138 <HAL_SPI_TransmitReceive+0x34a>
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	2201      	movs	r2, #1
 8001e60:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001e6a:	b2db      	uxtb	r3, r3
 8001e6c:	2b04      	cmp	r3, #4
 8001e6e:	d003      	beq.n	8001e78 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	2205      	movs	r2, #5
 8001e74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	687a      	ldr	r2, [r7, #4]
 8001e82:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	887a      	ldrh	r2, [r7, #2]
 8001e88:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	887a      	ldrh	r2, [r7, #2]
 8001e8e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	68ba      	ldr	r2, [r7, #8]
 8001e94:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	887a      	ldrh	r2, [r7, #2]
 8001e9a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	887a      	ldrh	r2, [r7, #2]
 8001ea0:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001eb8:	2b40      	cmp	r3, #64	@ 0x40
 8001eba:	d007      	beq.n	8001ecc <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001eca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001ed4:	d17e      	bne.n	8001fd4 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d002      	beq.n	8001ee4 <HAL_SPI_TransmitReceive+0xf6>
 8001ede:	8afb      	ldrh	r3, [r7, #22]
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d16c      	bne.n	8001fbe <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee8:	881a      	ldrh	r2, [r3, #0]
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef4:	1c9a      	adds	r2, r3, #2
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001efe:	b29b      	uxth	r3, r3
 8001f00:	3b01      	subs	r3, #1
 8001f02:	b29a      	uxth	r2, r3
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001f08:	e059      	b.n	8001fbe <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	689b      	ldr	r3, [r3, #8]
 8001f10:	f003 0302 	and.w	r3, r3, #2
 8001f14:	2b02      	cmp	r3, #2
 8001f16:	d11b      	bne.n	8001f50 <HAL_SPI_TransmitReceive+0x162>
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001f1c:	b29b      	uxth	r3, r3
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d016      	beq.n	8001f50 <HAL_SPI_TransmitReceive+0x162>
 8001f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d113      	bne.n	8001f50 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2c:	881a      	ldrh	r2, [r3, #0]
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f38:	1c9a      	adds	r2, r3, #2
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001f42:	b29b      	uxth	r3, r3
 8001f44:	3b01      	subs	r3, #1
 8001f46:	b29a      	uxth	r2, r3
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	f003 0301 	and.w	r3, r3, #1
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d119      	bne.n	8001f92 <HAL_SPI_TransmitReceive+0x1a4>
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f62:	b29b      	uxth	r3, r3
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d014      	beq.n	8001f92 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	68da      	ldr	r2, [r3, #12]
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f72:	b292      	uxth	r2, r2
 8001f74:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f7a:	1c9a      	adds	r2, r3, #2
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f84:	b29b      	uxth	r3, r3
 8001f86:	3b01      	subs	r3, #1
 8001f88:	b29a      	uxth	r2, r3
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001f92:	f7fe fd8d 	bl	8000ab0 <HAL_GetTick>
 8001f96:	4602      	mov	r2, r0
 8001f98:	6a3b      	ldr	r3, [r7, #32]
 8001f9a:	1ad3      	subs	r3, r2, r3
 8001f9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	d80d      	bhi.n	8001fbe <HAL_SPI_TransmitReceive+0x1d0>
 8001fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fa8:	d009      	beq.n	8001fbe <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	2201      	movs	r2, #1
 8001fae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e0bc      	b.n	8002138 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001fc2:	b29b      	uxth	r3, r3
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d1a0      	bne.n	8001f0a <HAL_SPI_TransmitReceive+0x11c>
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001fcc:	b29b      	uxth	r3, r3
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d19b      	bne.n	8001f0a <HAL_SPI_TransmitReceive+0x11c>
 8001fd2:	e082      	b.n	80020da <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d002      	beq.n	8001fe2 <HAL_SPI_TransmitReceive+0x1f4>
 8001fdc:	8afb      	ldrh	r3, [r7, #22]
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d171      	bne.n	80020c6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	330c      	adds	r3, #12
 8001fec:	7812      	ldrb	r2, [r2, #0]
 8001fee:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff4:	1c5a      	adds	r2, r3, #1
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	3b01      	subs	r3, #1
 8002002:	b29a      	uxth	r2, r3
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002008:	e05d      	b.n	80020c6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	f003 0302 	and.w	r3, r3, #2
 8002014:	2b02      	cmp	r3, #2
 8002016:	d11c      	bne.n	8002052 <HAL_SPI_TransmitReceive+0x264>
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800201c:	b29b      	uxth	r3, r3
 800201e:	2b00      	cmp	r3, #0
 8002020:	d017      	beq.n	8002052 <HAL_SPI_TransmitReceive+0x264>
 8002022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002024:	2b01      	cmp	r3, #1
 8002026:	d114      	bne.n	8002052 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	330c      	adds	r3, #12
 8002032:	7812      	ldrb	r2, [r2, #0]
 8002034:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800203a:	1c5a      	adds	r2, r3, #1
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002044:	b29b      	uxth	r3, r3
 8002046:	3b01      	subs	r3, #1
 8002048:	b29a      	uxth	r2, r3
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800204e:	2300      	movs	r3, #0
 8002050:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	f003 0301 	and.w	r3, r3, #1
 800205c:	2b01      	cmp	r3, #1
 800205e:	d119      	bne.n	8002094 <HAL_SPI_TransmitReceive+0x2a6>
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002064:	b29b      	uxth	r3, r3
 8002066:	2b00      	cmp	r3, #0
 8002068:	d014      	beq.n	8002094 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	68da      	ldr	r2, [r3, #12]
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002074:	b2d2      	uxtb	r2, r2
 8002076:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800207c:	1c5a      	adds	r2, r3, #1
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002086:	b29b      	uxth	r3, r3
 8002088:	3b01      	subs	r3, #1
 800208a:	b29a      	uxth	r2, r3
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002090:	2301      	movs	r3, #1
 8002092:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002094:	f7fe fd0c 	bl	8000ab0 <HAL_GetTick>
 8002098:	4602      	mov	r2, r0
 800209a:	6a3b      	ldr	r3, [r7, #32]
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80020a0:	429a      	cmp	r2, r3
 80020a2:	d803      	bhi.n	80020ac <HAL_SPI_TransmitReceive+0x2be>
 80020a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020aa:	d102      	bne.n	80020b2 <HAL_SPI_TransmitReceive+0x2c4>
 80020ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d109      	bne.n	80020c6 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	2201      	movs	r2, #1
 80020b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	2200      	movs	r2, #0
 80020be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80020c2:	2303      	movs	r3, #3
 80020c4:	e038      	b.n	8002138 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80020ca:	b29b      	uxth	r3, r3
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d19c      	bne.n	800200a <HAL_SPI_TransmitReceive+0x21c>
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80020d4:	b29b      	uxth	r3, r3
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d197      	bne.n	800200a <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80020da:	6a3a      	ldr	r2, [r7, #32]
 80020dc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80020de:	68f8      	ldr	r0, [r7, #12]
 80020e0:	f000 f908 	bl	80022f4 <SPI_EndRxTxTransaction>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d008      	beq.n	80020fc <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	2220      	movs	r2, #32
 80020ee:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	2200      	movs	r2, #0
 80020f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80020f8:	2301      	movs	r3, #1
 80020fa:	e01d      	b.n	8002138 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d10a      	bne.n	800211a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002104:	2300      	movs	r3, #0
 8002106:	613b      	str	r3, [r7, #16]
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	68db      	ldr	r3, [r3, #12]
 800210e:	613b      	str	r3, [r7, #16]
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	613b      	str	r3, [r7, #16]
 8002118:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	2201      	movs	r2, #1
 800211e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	2200      	movs	r2, #0
 8002126:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800212e:	2b00      	cmp	r3, #0
 8002130:	d001      	beq.n	8002136 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e000      	b.n	8002138 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8002136:	2300      	movs	r3, #0
  }
}
 8002138:	4618      	mov	r0, r3
 800213a:	3728      	adds	r7, #40	@ 0x28
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}

08002140 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b088      	sub	sp, #32
 8002144:	af00      	add	r7, sp, #0
 8002146:	60f8      	str	r0, [r7, #12]
 8002148:	60b9      	str	r1, [r7, #8]
 800214a:	603b      	str	r3, [r7, #0]
 800214c:	4613      	mov	r3, r2
 800214e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002150:	f7fe fcae 	bl	8000ab0 <HAL_GetTick>
 8002154:	4602      	mov	r2, r0
 8002156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002158:	1a9b      	subs	r3, r3, r2
 800215a:	683a      	ldr	r2, [r7, #0]
 800215c:	4413      	add	r3, r2
 800215e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002160:	f7fe fca6 	bl	8000ab0 <HAL_GetTick>
 8002164:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002166:	4b39      	ldr	r3, [pc, #228]	@ (800224c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	015b      	lsls	r3, r3, #5
 800216c:	0d1b      	lsrs	r3, r3, #20
 800216e:	69fa      	ldr	r2, [r7, #28]
 8002170:	fb02 f303 	mul.w	r3, r2, r3
 8002174:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002176:	e054      	b.n	8002222 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800217e:	d050      	beq.n	8002222 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002180:	f7fe fc96 	bl	8000ab0 <HAL_GetTick>
 8002184:	4602      	mov	r2, r0
 8002186:	69bb      	ldr	r3, [r7, #24]
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	69fa      	ldr	r2, [r7, #28]
 800218c:	429a      	cmp	r2, r3
 800218e:	d902      	bls.n	8002196 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d13d      	bne.n	8002212 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	685a      	ldr	r2, [r3, #4]
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80021a4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80021ae:	d111      	bne.n	80021d4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80021b8:	d004      	beq.n	80021c4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021c2:	d107      	bne.n	80021d4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80021d2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80021dc:	d10f      	bne.n	80021fe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80021ec:	601a      	str	r2, [r3, #0]
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80021fc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2201      	movs	r2, #1
 8002202:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	2200      	movs	r2, #0
 800220a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e017      	b.n	8002242 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d101      	bne.n	800221c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002218:	2300      	movs	r3, #0
 800221a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	3b01      	subs	r3, #1
 8002220:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	689a      	ldr	r2, [r3, #8]
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	4013      	ands	r3, r2
 800222c:	68ba      	ldr	r2, [r7, #8]
 800222e:	429a      	cmp	r2, r3
 8002230:	bf0c      	ite	eq
 8002232:	2301      	moveq	r3, #1
 8002234:	2300      	movne	r3, #0
 8002236:	b2db      	uxtb	r3, r3
 8002238:	461a      	mov	r2, r3
 800223a:	79fb      	ldrb	r3, [r7, #7]
 800223c:	429a      	cmp	r2, r3
 800223e:	d19b      	bne.n	8002178 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002240:	2300      	movs	r3, #0
}
 8002242:	4618      	mov	r0, r3
 8002244:	3720      	adds	r7, #32
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	20000000 	.word	0x20000000

08002250 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b086      	sub	sp, #24
 8002254:	af02      	add	r7, sp, #8
 8002256:	60f8      	str	r0, [r7, #12]
 8002258:	60b9      	str	r1, [r7, #8]
 800225a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002264:	d111      	bne.n	800228a <SPI_EndRxTransaction+0x3a>
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800226e:	d004      	beq.n	800227a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	689b      	ldr	r3, [r3, #8]
 8002274:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002278:	d107      	bne.n	800228a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002288:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002292:	d117      	bne.n	80022c4 <SPI_EndRxTransaction+0x74>
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	689b      	ldr	r3, [r3, #8]
 8002298:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800229c:	d112      	bne.n	80022c4 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	9300      	str	r3, [sp, #0]
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	2200      	movs	r2, #0
 80022a6:	2101      	movs	r1, #1
 80022a8:	68f8      	ldr	r0, [r7, #12]
 80022aa:	f7ff ff49 	bl	8002140 <SPI_WaitFlagStateUntilTimeout>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d01a      	beq.n	80022ea <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022b8:	f043 0220 	orr.w	r2, r3, #32
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80022c0:	2303      	movs	r3, #3
 80022c2:	e013      	b.n	80022ec <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	9300      	str	r3, [sp, #0]
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	2200      	movs	r2, #0
 80022cc:	2180      	movs	r1, #128	@ 0x80
 80022ce:	68f8      	ldr	r0, [r7, #12]
 80022d0:	f7ff ff36 	bl	8002140 <SPI_WaitFlagStateUntilTimeout>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d007      	beq.n	80022ea <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022de:	f043 0220 	orr.w	r2, r3, #32
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80022e6:	2303      	movs	r3, #3
 80022e8:	e000      	b.n	80022ec <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80022ea:	2300      	movs	r3, #0
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3710      	adds	r7, #16
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}

080022f4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b086      	sub	sp, #24
 80022f8:	af02      	add	r7, sp, #8
 80022fa:	60f8      	str	r0, [r7, #12]
 80022fc:	60b9      	str	r1, [r7, #8]
 80022fe:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	9300      	str	r3, [sp, #0]
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	2201      	movs	r2, #1
 8002308:	2102      	movs	r1, #2
 800230a:	68f8      	ldr	r0, [r7, #12]
 800230c:	f7ff ff18 	bl	8002140 <SPI_WaitFlagStateUntilTimeout>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d007      	beq.n	8002326 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800231a:	f043 0220 	orr.w	r2, r3, #32
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	e013      	b.n	800234e <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	9300      	str	r3, [sp, #0]
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	2200      	movs	r2, #0
 800232e:	2180      	movs	r1, #128	@ 0x80
 8002330:	68f8      	ldr	r0, [r7, #12]
 8002332:	f7ff ff05 	bl	8002140 <SPI_WaitFlagStateUntilTimeout>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d007      	beq.n	800234c <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002340:	f043 0220 	orr.w	r2, r3, #32
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002348:	2303      	movs	r3, #3
 800234a:	e000      	b.n	800234e <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 800234c:	2300      	movs	r3, #0
}
 800234e:	4618      	mov	r0, r3
 8002350:	3710      	adds	r7, #16
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}

08002356 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002356:	b580      	push	{r7, lr}
 8002358:	b082      	sub	sp, #8
 800235a:	af00      	add	r7, sp, #0
 800235c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d101      	bne.n	8002368 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002364:	2301      	movs	r3, #1
 8002366:	e042      	b.n	80023ee <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800236e:	b2db      	uxtb	r3, r3
 8002370:	2b00      	cmp	r3, #0
 8002372:	d106      	bne.n	8002382 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2200      	movs	r2, #0
 8002378:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800237c:	6878      	ldr	r0, [r7, #4]
 800237e:	f7fe f863 	bl	8000448 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2224      	movs	r2, #36	@ 0x24
 8002386:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	68da      	ldr	r2, [r3, #12]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002398:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800239a:	6878      	ldr	r0, [r7, #4]
 800239c:	f000 f972 	bl	8002684 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	691a      	ldr	r2, [r3, #16]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80023ae:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	695a      	ldr	r2, [r3, #20]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80023be:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	68da      	ldr	r2, [r3, #12]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80023ce:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2200      	movs	r2, #0
 80023d4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2220      	movs	r2, #32
 80023da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2220      	movs	r2, #32
 80023e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2200      	movs	r2, #0
 80023ea:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80023ec:	2300      	movs	r3, #0
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3708      	adds	r7, #8
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}

080023f6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023f6:	b580      	push	{r7, lr}
 80023f8:	b08a      	sub	sp, #40	@ 0x28
 80023fa:	af02      	add	r7, sp, #8
 80023fc:	60f8      	str	r0, [r7, #12]
 80023fe:	60b9      	str	r1, [r7, #8]
 8002400:	603b      	str	r3, [r7, #0]
 8002402:	4613      	mov	r3, r2
 8002404:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002406:	2300      	movs	r3, #0
 8002408:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002410:	b2db      	uxtb	r3, r3
 8002412:	2b20      	cmp	r3, #32
 8002414:	d175      	bne.n	8002502 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d002      	beq.n	8002422 <HAL_UART_Transmit+0x2c>
 800241c:	88fb      	ldrh	r3, [r7, #6]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d101      	bne.n	8002426 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e06e      	b.n	8002504 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2200      	movs	r2, #0
 800242a:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	2221      	movs	r2, #33	@ 0x21
 8002430:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002434:	f7fe fb3c 	bl	8000ab0 <HAL_GetTick>
 8002438:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	88fa      	ldrh	r2, [r7, #6]
 800243e:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	88fa      	ldrh	r2, [r7, #6]
 8002444:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800244e:	d108      	bne.n	8002462 <HAL_UART_Transmit+0x6c>
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	691b      	ldr	r3, [r3, #16]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d104      	bne.n	8002462 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002458:	2300      	movs	r3, #0
 800245a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	61bb      	str	r3, [r7, #24]
 8002460:	e003      	b.n	800246a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002466:	2300      	movs	r3, #0
 8002468:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800246a:	e02e      	b.n	80024ca <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	9300      	str	r3, [sp, #0]
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	2200      	movs	r2, #0
 8002474:	2180      	movs	r1, #128	@ 0x80
 8002476:	68f8      	ldr	r0, [r7, #12]
 8002478:	f000 f848 	bl	800250c <UART_WaitOnFlagUntilTimeout>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d005      	beq.n	800248e <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	2220      	movs	r2, #32
 8002486:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800248a:	2303      	movs	r3, #3
 800248c:	e03a      	b.n	8002504 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800248e:	69fb      	ldr	r3, [r7, #28]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d10b      	bne.n	80024ac <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002494:	69bb      	ldr	r3, [r7, #24]
 8002496:	881b      	ldrh	r3, [r3, #0]
 8002498:	461a      	mov	r2, r3
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80024a2:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80024a4:	69bb      	ldr	r3, [r7, #24]
 80024a6:	3302      	adds	r3, #2
 80024a8:	61bb      	str	r3, [r7, #24]
 80024aa:	e007      	b.n	80024bc <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80024ac:	69fb      	ldr	r3, [r7, #28]
 80024ae:	781a      	ldrb	r2, [r3, #0]
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	3301      	adds	r3, #1
 80024ba:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80024c0:	b29b      	uxth	r3, r3
 80024c2:	3b01      	subs	r3, #1
 80024c4:	b29a      	uxth	r2, r3
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d1cb      	bne.n	800246c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	9300      	str	r3, [sp, #0]
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	2200      	movs	r2, #0
 80024dc:	2140      	movs	r1, #64	@ 0x40
 80024de:	68f8      	ldr	r0, [r7, #12]
 80024e0:	f000 f814 	bl	800250c <UART_WaitOnFlagUntilTimeout>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d005      	beq.n	80024f6 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	2220      	movs	r2, #32
 80024ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80024f2:	2303      	movs	r3, #3
 80024f4:	e006      	b.n	8002504 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2220      	movs	r2, #32
 80024fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80024fe:	2300      	movs	r3, #0
 8002500:	e000      	b.n	8002504 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002502:	2302      	movs	r3, #2
  }
}
 8002504:	4618      	mov	r0, r3
 8002506:	3720      	adds	r7, #32
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}

0800250c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b086      	sub	sp, #24
 8002510:	af00      	add	r7, sp, #0
 8002512:	60f8      	str	r0, [r7, #12]
 8002514:	60b9      	str	r1, [r7, #8]
 8002516:	603b      	str	r3, [r7, #0]
 8002518:	4613      	mov	r3, r2
 800251a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800251c:	e03b      	b.n	8002596 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800251e:	6a3b      	ldr	r3, [r7, #32]
 8002520:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002524:	d037      	beq.n	8002596 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002526:	f7fe fac3 	bl	8000ab0 <HAL_GetTick>
 800252a:	4602      	mov	r2, r0
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	1ad3      	subs	r3, r2, r3
 8002530:	6a3a      	ldr	r2, [r7, #32]
 8002532:	429a      	cmp	r2, r3
 8002534:	d302      	bcc.n	800253c <UART_WaitOnFlagUntilTimeout+0x30>
 8002536:	6a3b      	ldr	r3, [r7, #32]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d101      	bne.n	8002540 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800253c:	2303      	movs	r3, #3
 800253e:	e03a      	b.n	80025b6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	68db      	ldr	r3, [r3, #12]
 8002546:	f003 0304 	and.w	r3, r3, #4
 800254a:	2b00      	cmp	r3, #0
 800254c:	d023      	beq.n	8002596 <UART_WaitOnFlagUntilTimeout+0x8a>
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	2b80      	cmp	r3, #128	@ 0x80
 8002552:	d020      	beq.n	8002596 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	2b40      	cmp	r3, #64	@ 0x40
 8002558:	d01d      	beq.n	8002596 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0308 	and.w	r3, r3, #8
 8002564:	2b08      	cmp	r3, #8
 8002566:	d116      	bne.n	8002596 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002568:	2300      	movs	r3, #0
 800256a:	617b      	str	r3, [r7, #20]
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	617b      	str	r3, [r7, #20]
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	617b      	str	r3, [r7, #20]
 800257c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800257e:	68f8      	ldr	r0, [r7, #12]
 8002580:	f000 f81d 	bl	80025be <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2208      	movs	r2, #8
 8002588:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	2200      	movs	r2, #0
 800258e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	e00f      	b.n	80025b6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	4013      	ands	r3, r2
 80025a0:	68ba      	ldr	r2, [r7, #8]
 80025a2:	429a      	cmp	r2, r3
 80025a4:	bf0c      	ite	eq
 80025a6:	2301      	moveq	r3, #1
 80025a8:	2300      	movne	r3, #0
 80025aa:	b2db      	uxtb	r3, r3
 80025ac:	461a      	mov	r2, r3
 80025ae:	79fb      	ldrb	r3, [r7, #7]
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d0b4      	beq.n	800251e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80025b4:	2300      	movs	r3, #0
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	3718      	adds	r7, #24
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}

080025be <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80025be:	b480      	push	{r7}
 80025c0:	b095      	sub	sp, #84	@ 0x54
 80025c2:	af00      	add	r7, sp, #0
 80025c4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	330c      	adds	r3, #12
 80025cc:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025d0:	e853 3f00 	ldrex	r3, [r3]
 80025d4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80025d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80025dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	330c      	adds	r3, #12
 80025e4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80025e6:	643a      	str	r2, [r7, #64]	@ 0x40
 80025e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025ea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80025ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80025ee:	e841 2300 	strex	r3, r2, [r1]
 80025f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80025f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d1e5      	bne.n	80025c6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	3314      	adds	r3, #20
 8002600:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002602:	6a3b      	ldr	r3, [r7, #32]
 8002604:	e853 3f00 	ldrex	r3, [r3]
 8002608:	61fb      	str	r3, [r7, #28]
   return(result);
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	f023 0301 	bic.w	r3, r3, #1
 8002610:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	3314      	adds	r3, #20
 8002618:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800261a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800261c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800261e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002620:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002622:	e841 2300 	strex	r3, r2, [r1]
 8002626:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800262a:	2b00      	cmp	r3, #0
 800262c:	d1e5      	bne.n	80025fa <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002632:	2b01      	cmp	r3, #1
 8002634:	d119      	bne.n	800266a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	330c      	adds	r3, #12
 800263c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	e853 3f00 	ldrex	r3, [r3]
 8002644:	60bb      	str	r3, [r7, #8]
   return(result);
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	f023 0310 	bic.w	r3, r3, #16
 800264c:	647b      	str	r3, [r7, #68]	@ 0x44
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	330c      	adds	r3, #12
 8002654:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002656:	61ba      	str	r2, [r7, #24]
 8002658:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800265a:	6979      	ldr	r1, [r7, #20]
 800265c:	69ba      	ldr	r2, [r7, #24]
 800265e:	e841 2300 	strex	r3, r2, [r1]
 8002662:	613b      	str	r3, [r7, #16]
   return(result);
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d1e5      	bne.n	8002636 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2220      	movs	r2, #32
 800266e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2200      	movs	r2, #0
 8002676:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002678:	bf00      	nop
 800267a:	3754      	adds	r7, #84	@ 0x54
 800267c:	46bd      	mov	sp, r7
 800267e:	bc80      	pop	{r7}
 8002680:	4770      	bx	lr
	...

08002684 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b084      	sub	sp, #16
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	691b      	ldr	r3, [r3, #16]
 8002692:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	68da      	ldr	r2, [r3, #12]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	430a      	orrs	r2, r1
 80026a0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	689a      	ldr	r2, [r3, #8]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	691b      	ldr	r3, [r3, #16]
 80026aa:	431a      	orrs	r2, r3
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	695b      	ldr	r3, [r3, #20]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	68db      	ldr	r3, [r3, #12]
 80026ba:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80026be:	f023 030c 	bic.w	r3, r3, #12
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	6812      	ldr	r2, [r2, #0]
 80026c6:	68b9      	ldr	r1, [r7, #8]
 80026c8:	430b      	orrs	r3, r1
 80026ca:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	695b      	ldr	r3, [r3, #20]
 80026d2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	699a      	ldr	r2, [r3, #24]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	430a      	orrs	r2, r1
 80026e0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a2c      	ldr	r2, [pc, #176]	@ (8002798 <UART_SetConfig+0x114>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d103      	bne.n	80026f4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80026ec:	f7ff f86c 	bl	80017c8 <HAL_RCC_GetPCLK2Freq>
 80026f0:	60f8      	str	r0, [r7, #12]
 80026f2:	e002      	b.n	80026fa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80026f4:	f7ff f854 	bl	80017a0 <HAL_RCC_GetPCLK1Freq>
 80026f8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80026fa:	68fa      	ldr	r2, [r7, #12]
 80026fc:	4613      	mov	r3, r2
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	4413      	add	r3, r2
 8002702:	009a      	lsls	r2, r3, #2
 8002704:	441a      	add	r2, r3
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002710:	4a22      	ldr	r2, [pc, #136]	@ (800279c <UART_SetConfig+0x118>)
 8002712:	fba2 2303 	umull	r2, r3, r2, r3
 8002716:	095b      	lsrs	r3, r3, #5
 8002718:	0119      	lsls	r1, r3, #4
 800271a:	68fa      	ldr	r2, [r7, #12]
 800271c:	4613      	mov	r3, r2
 800271e:	009b      	lsls	r3, r3, #2
 8002720:	4413      	add	r3, r2
 8002722:	009a      	lsls	r2, r3, #2
 8002724:	441a      	add	r2, r3
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002730:	4b1a      	ldr	r3, [pc, #104]	@ (800279c <UART_SetConfig+0x118>)
 8002732:	fba3 0302 	umull	r0, r3, r3, r2
 8002736:	095b      	lsrs	r3, r3, #5
 8002738:	2064      	movs	r0, #100	@ 0x64
 800273a:	fb00 f303 	mul.w	r3, r0, r3
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	011b      	lsls	r3, r3, #4
 8002742:	3332      	adds	r3, #50	@ 0x32
 8002744:	4a15      	ldr	r2, [pc, #84]	@ (800279c <UART_SetConfig+0x118>)
 8002746:	fba2 2303 	umull	r2, r3, r2, r3
 800274a:	095b      	lsrs	r3, r3, #5
 800274c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002750:	4419      	add	r1, r3
 8002752:	68fa      	ldr	r2, [r7, #12]
 8002754:	4613      	mov	r3, r2
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	4413      	add	r3, r2
 800275a:	009a      	lsls	r2, r3, #2
 800275c:	441a      	add	r2, r3
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	fbb2 f2f3 	udiv	r2, r2, r3
 8002768:	4b0c      	ldr	r3, [pc, #48]	@ (800279c <UART_SetConfig+0x118>)
 800276a:	fba3 0302 	umull	r0, r3, r3, r2
 800276e:	095b      	lsrs	r3, r3, #5
 8002770:	2064      	movs	r0, #100	@ 0x64
 8002772:	fb00 f303 	mul.w	r3, r0, r3
 8002776:	1ad3      	subs	r3, r2, r3
 8002778:	011b      	lsls	r3, r3, #4
 800277a:	3332      	adds	r3, #50	@ 0x32
 800277c:	4a07      	ldr	r2, [pc, #28]	@ (800279c <UART_SetConfig+0x118>)
 800277e:	fba2 2303 	umull	r2, r3, r2, r3
 8002782:	095b      	lsrs	r3, r3, #5
 8002784:	f003 020f 	and.w	r2, r3, #15
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	440a      	add	r2, r1
 800278e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002790:	bf00      	nop
 8002792:	3710      	adds	r7, #16
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}
 8002798:	40013800 	.word	0x40013800
 800279c:	51eb851f 	.word	0x51eb851f

080027a0 <siprintf>:
 80027a0:	b40e      	push	{r1, r2, r3}
 80027a2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80027a6:	b500      	push	{lr}
 80027a8:	b09c      	sub	sp, #112	@ 0x70
 80027aa:	ab1d      	add	r3, sp, #116	@ 0x74
 80027ac:	9002      	str	r0, [sp, #8]
 80027ae:	9006      	str	r0, [sp, #24]
 80027b0:	9107      	str	r1, [sp, #28]
 80027b2:	9104      	str	r1, [sp, #16]
 80027b4:	4808      	ldr	r0, [pc, #32]	@ (80027d8 <siprintf+0x38>)
 80027b6:	4909      	ldr	r1, [pc, #36]	@ (80027dc <siprintf+0x3c>)
 80027b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80027bc:	9105      	str	r1, [sp, #20]
 80027be:	6800      	ldr	r0, [r0, #0]
 80027c0:	a902      	add	r1, sp, #8
 80027c2:	9301      	str	r3, [sp, #4]
 80027c4:	f000 f992 	bl	8002aec <_svfiprintf_r>
 80027c8:	2200      	movs	r2, #0
 80027ca:	9b02      	ldr	r3, [sp, #8]
 80027cc:	701a      	strb	r2, [r3, #0]
 80027ce:	b01c      	add	sp, #112	@ 0x70
 80027d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80027d4:	b003      	add	sp, #12
 80027d6:	4770      	bx	lr
 80027d8:	2000000c 	.word	0x2000000c
 80027dc:	ffff0208 	.word	0xffff0208

080027e0 <memset>:
 80027e0:	4603      	mov	r3, r0
 80027e2:	4402      	add	r2, r0
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d100      	bne.n	80027ea <memset+0xa>
 80027e8:	4770      	bx	lr
 80027ea:	f803 1b01 	strb.w	r1, [r3], #1
 80027ee:	e7f9      	b.n	80027e4 <memset+0x4>

080027f0 <__errno>:
 80027f0:	4b01      	ldr	r3, [pc, #4]	@ (80027f8 <__errno+0x8>)
 80027f2:	6818      	ldr	r0, [r3, #0]
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop
 80027f8:	2000000c 	.word	0x2000000c

080027fc <__libc_init_array>:
 80027fc:	b570      	push	{r4, r5, r6, lr}
 80027fe:	2600      	movs	r6, #0
 8002800:	4d0c      	ldr	r5, [pc, #48]	@ (8002834 <__libc_init_array+0x38>)
 8002802:	4c0d      	ldr	r4, [pc, #52]	@ (8002838 <__libc_init_array+0x3c>)
 8002804:	1b64      	subs	r4, r4, r5
 8002806:	10a4      	asrs	r4, r4, #2
 8002808:	42a6      	cmp	r6, r4
 800280a:	d109      	bne.n	8002820 <__libc_init_array+0x24>
 800280c:	f000 fc78 	bl	8003100 <_init>
 8002810:	2600      	movs	r6, #0
 8002812:	4d0a      	ldr	r5, [pc, #40]	@ (800283c <__libc_init_array+0x40>)
 8002814:	4c0a      	ldr	r4, [pc, #40]	@ (8002840 <__libc_init_array+0x44>)
 8002816:	1b64      	subs	r4, r4, r5
 8002818:	10a4      	asrs	r4, r4, #2
 800281a:	42a6      	cmp	r6, r4
 800281c:	d105      	bne.n	800282a <__libc_init_array+0x2e>
 800281e:	bd70      	pop	{r4, r5, r6, pc}
 8002820:	f855 3b04 	ldr.w	r3, [r5], #4
 8002824:	4798      	blx	r3
 8002826:	3601      	adds	r6, #1
 8002828:	e7ee      	b.n	8002808 <__libc_init_array+0xc>
 800282a:	f855 3b04 	ldr.w	r3, [r5], #4
 800282e:	4798      	blx	r3
 8002830:	3601      	adds	r6, #1
 8002832:	e7f2      	b.n	800281a <__libc_init_array+0x1e>
 8002834:	0800332c 	.word	0x0800332c
 8002838:	0800332c 	.word	0x0800332c
 800283c:	0800332c 	.word	0x0800332c
 8002840:	08003330 	.word	0x08003330

08002844 <__retarget_lock_acquire_recursive>:
 8002844:	4770      	bx	lr

08002846 <__retarget_lock_release_recursive>:
 8002846:	4770      	bx	lr

08002848 <_free_r>:
 8002848:	b538      	push	{r3, r4, r5, lr}
 800284a:	4605      	mov	r5, r0
 800284c:	2900      	cmp	r1, #0
 800284e:	d040      	beq.n	80028d2 <_free_r+0x8a>
 8002850:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002854:	1f0c      	subs	r4, r1, #4
 8002856:	2b00      	cmp	r3, #0
 8002858:	bfb8      	it	lt
 800285a:	18e4      	addlt	r4, r4, r3
 800285c:	f000 f8de 	bl	8002a1c <__malloc_lock>
 8002860:	4a1c      	ldr	r2, [pc, #112]	@ (80028d4 <_free_r+0x8c>)
 8002862:	6813      	ldr	r3, [r2, #0]
 8002864:	b933      	cbnz	r3, 8002874 <_free_r+0x2c>
 8002866:	6063      	str	r3, [r4, #4]
 8002868:	6014      	str	r4, [r2, #0]
 800286a:	4628      	mov	r0, r5
 800286c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002870:	f000 b8da 	b.w	8002a28 <__malloc_unlock>
 8002874:	42a3      	cmp	r3, r4
 8002876:	d908      	bls.n	800288a <_free_r+0x42>
 8002878:	6820      	ldr	r0, [r4, #0]
 800287a:	1821      	adds	r1, r4, r0
 800287c:	428b      	cmp	r3, r1
 800287e:	bf01      	itttt	eq
 8002880:	6819      	ldreq	r1, [r3, #0]
 8002882:	685b      	ldreq	r3, [r3, #4]
 8002884:	1809      	addeq	r1, r1, r0
 8002886:	6021      	streq	r1, [r4, #0]
 8002888:	e7ed      	b.n	8002866 <_free_r+0x1e>
 800288a:	461a      	mov	r2, r3
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	b10b      	cbz	r3, 8002894 <_free_r+0x4c>
 8002890:	42a3      	cmp	r3, r4
 8002892:	d9fa      	bls.n	800288a <_free_r+0x42>
 8002894:	6811      	ldr	r1, [r2, #0]
 8002896:	1850      	adds	r0, r2, r1
 8002898:	42a0      	cmp	r0, r4
 800289a:	d10b      	bne.n	80028b4 <_free_r+0x6c>
 800289c:	6820      	ldr	r0, [r4, #0]
 800289e:	4401      	add	r1, r0
 80028a0:	1850      	adds	r0, r2, r1
 80028a2:	4283      	cmp	r3, r0
 80028a4:	6011      	str	r1, [r2, #0]
 80028a6:	d1e0      	bne.n	800286a <_free_r+0x22>
 80028a8:	6818      	ldr	r0, [r3, #0]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	4408      	add	r0, r1
 80028ae:	6010      	str	r0, [r2, #0]
 80028b0:	6053      	str	r3, [r2, #4]
 80028b2:	e7da      	b.n	800286a <_free_r+0x22>
 80028b4:	d902      	bls.n	80028bc <_free_r+0x74>
 80028b6:	230c      	movs	r3, #12
 80028b8:	602b      	str	r3, [r5, #0]
 80028ba:	e7d6      	b.n	800286a <_free_r+0x22>
 80028bc:	6820      	ldr	r0, [r4, #0]
 80028be:	1821      	adds	r1, r4, r0
 80028c0:	428b      	cmp	r3, r1
 80028c2:	bf01      	itttt	eq
 80028c4:	6819      	ldreq	r1, [r3, #0]
 80028c6:	685b      	ldreq	r3, [r3, #4]
 80028c8:	1809      	addeq	r1, r1, r0
 80028ca:	6021      	streq	r1, [r4, #0]
 80028cc:	6063      	str	r3, [r4, #4]
 80028ce:	6054      	str	r4, [r2, #4]
 80028d0:	e7cb      	b.n	800286a <_free_r+0x22>
 80028d2:	bd38      	pop	{r3, r4, r5, pc}
 80028d4:	20000314 	.word	0x20000314

080028d8 <sbrk_aligned>:
 80028d8:	b570      	push	{r4, r5, r6, lr}
 80028da:	4e0f      	ldr	r6, [pc, #60]	@ (8002918 <sbrk_aligned+0x40>)
 80028dc:	460c      	mov	r4, r1
 80028de:	6831      	ldr	r1, [r6, #0]
 80028e0:	4605      	mov	r5, r0
 80028e2:	b911      	cbnz	r1, 80028ea <sbrk_aligned+0x12>
 80028e4:	f000 fbaa 	bl	800303c <_sbrk_r>
 80028e8:	6030      	str	r0, [r6, #0]
 80028ea:	4621      	mov	r1, r4
 80028ec:	4628      	mov	r0, r5
 80028ee:	f000 fba5 	bl	800303c <_sbrk_r>
 80028f2:	1c43      	adds	r3, r0, #1
 80028f4:	d103      	bne.n	80028fe <sbrk_aligned+0x26>
 80028f6:	f04f 34ff 	mov.w	r4, #4294967295
 80028fa:	4620      	mov	r0, r4
 80028fc:	bd70      	pop	{r4, r5, r6, pc}
 80028fe:	1cc4      	adds	r4, r0, #3
 8002900:	f024 0403 	bic.w	r4, r4, #3
 8002904:	42a0      	cmp	r0, r4
 8002906:	d0f8      	beq.n	80028fa <sbrk_aligned+0x22>
 8002908:	1a21      	subs	r1, r4, r0
 800290a:	4628      	mov	r0, r5
 800290c:	f000 fb96 	bl	800303c <_sbrk_r>
 8002910:	3001      	adds	r0, #1
 8002912:	d1f2      	bne.n	80028fa <sbrk_aligned+0x22>
 8002914:	e7ef      	b.n	80028f6 <sbrk_aligned+0x1e>
 8002916:	bf00      	nop
 8002918:	20000310 	.word	0x20000310

0800291c <_malloc_r>:
 800291c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002920:	1ccd      	adds	r5, r1, #3
 8002922:	f025 0503 	bic.w	r5, r5, #3
 8002926:	3508      	adds	r5, #8
 8002928:	2d0c      	cmp	r5, #12
 800292a:	bf38      	it	cc
 800292c:	250c      	movcc	r5, #12
 800292e:	2d00      	cmp	r5, #0
 8002930:	4606      	mov	r6, r0
 8002932:	db01      	blt.n	8002938 <_malloc_r+0x1c>
 8002934:	42a9      	cmp	r1, r5
 8002936:	d904      	bls.n	8002942 <_malloc_r+0x26>
 8002938:	230c      	movs	r3, #12
 800293a:	6033      	str	r3, [r6, #0]
 800293c:	2000      	movs	r0, #0
 800293e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002942:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002a18 <_malloc_r+0xfc>
 8002946:	f000 f869 	bl	8002a1c <__malloc_lock>
 800294a:	f8d8 3000 	ldr.w	r3, [r8]
 800294e:	461c      	mov	r4, r3
 8002950:	bb44      	cbnz	r4, 80029a4 <_malloc_r+0x88>
 8002952:	4629      	mov	r1, r5
 8002954:	4630      	mov	r0, r6
 8002956:	f7ff ffbf 	bl	80028d8 <sbrk_aligned>
 800295a:	1c43      	adds	r3, r0, #1
 800295c:	4604      	mov	r4, r0
 800295e:	d158      	bne.n	8002a12 <_malloc_r+0xf6>
 8002960:	f8d8 4000 	ldr.w	r4, [r8]
 8002964:	4627      	mov	r7, r4
 8002966:	2f00      	cmp	r7, #0
 8002968:	d143      	bne.n	80029f2 <_malloc_r+0xd6>
 800296a:	2c00      	cmp	r4, #0
 800296c:	d04b      	beq.n	8002a06 <_malloc_r+0xea>
 800296e:	6823      	ldr	r3, [r4, #0]
 8002970:	4639      	mov	r1, r7
 8002972:	4630      	mov	r0, r6
 8002974:	eb04 0903 	add.w	r9, r4, r3
 8002978:	f000 fb60 	bl	800303c <_sbrk_r>
 800297c:	4581      	cmp	r9, r0
 800297e:	d142      	bne.n	8002a06 <_malloc_r+0xea>
 8002980:	6821      	ldr	r1, [r4, #0]
 8002982:	4630      	mov	r0, r6
 8002984:	1a6d      	subs	r5, r5, r1
 8002986:	4629      	mov	r1, r5
 8002988:	f7ff ffa6 	bl	80028d8 <sbrk_aligned>
 800298c:	3001      	adds	r0, #1
 800298e:	d03a      	beq.n	8002a06 <_malloc_r+0xea>
 8002990:	6823      	ldr	r3, [r4, #0]
 8002992:	442b      	add	r3, r5
 8002994:	6023      	str	r3, [r4, #0]
 8002996:	f8d8 3000 	ldr.w	r3, [r8]
 800299a:	685a      	ldr	r2, [r3, #4]
 800299c:	bb62      	cbnz	r2, 80029f8 <_malloc_r+0xdc>
 800299e:	f8c8 7000 	str.w	r7, [r8]
 80029a2:	e00f      	b.n	80029c4 <_malloc_r+0xa8>
 80029a4:	6822      	ldr	r2, [r4, #0]
 80029a6:	1b52      	subs	r2, r2, r5
 80029a8:	d420      	bmi.n	80029ec <_malloc_r+0xd0>
 80029aa:	2a0b      	cmp	r2, #11
 80029ac:	d917      	bls.n	80029de <_malloc_r+0xc2>
 80029ae:	1961      	adds	r1, r4, r5
 80029b0:	42a3      	cmp	r3, r4
 80029b2:	6025      	str	r5, [r4, #0]
 80029b4:	bf18      	it	ne
 80029b6:	6059      	strne	r1, [r3, #4]
 80029b8:	6863      	ldr	r3, [r4, #4]
 80029ba:	bf08      	it	eq
 80029bc:	f8c8 1000 	streq.w	r1, [r8]
 80029c0:	5162      	str	r2, [r4, r5]
 80029c2:	604b      	str	r3, [r1, #4]
 80029c4:	4630      	mov	r0, r6
 80029c6:	f000 f82f 	bl	8002a28 <__malloc_unlock>
 80029ca:	f104 000b 	add.w	r0, r4, #11
 80029ce:	1d23      	adds	r3, r4, #4
 80029d0:	f020 0007 	bic.w	r0, r0, #7
 80029d4:	1ac2      	subs	r2, r0, r3
 80029d6:	bf1c      	itt	ne
 80029d8:	1a1b      	subne	r3, r3, r0
 80029da:	50a3      	strne	r3, [r4, r2]
 80029dc:	e7af      	b.n	800293e <_malloc_r+0x22>
 80029de:	6862      	ldr	r2, [r4, #4]
 80029e0:	42a3      	cmp	r3, r4
 80029e2:	bf0c      	ite	eq
 80029e4:	f8c8 2000 	streq.w	r2, [r8]
 80029e8:	605a      	strne	r2, [r3, #4]
 80029ea:	e7eb      	b.n	80029c4 <_malloc_r+0xa8>
 80029ec:	4623      	mov	r3, r4
 80029ee:	6864      	ldr	r4, [r4, #4]
 80029f0:	e7ae      	b.n	8002950 <_malloc_r+0x34>
 80029f2:	463c      	mov	r4, r7
 80029f4:	687f      	ldr	r7, [r7, #4]
 80029f6:	e7b6      	b.n	8002966 <_malloc_r+0x4a>
 80029f8:	461a      	mov	r2, r3
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	42a3      	cmp	r3, r4
 80029fe:	d1fb      	bne.n	80029f8 <_malloc_r+0xdc>
 8002a00:	2300      	movs	r3, #0
 8002a02:	6053      	str	r3, [r2, #4]
 8002a04:	e7de      	b.n	80029c4 <_malloc_r+0xa8>
 8002a06:	230c      	movs	r3, #12
 8002a08:	4630      	mov	r0, r6
 8002a0a:	6033      	str	r3, [r6, #0]
 8002a0c:	f000 f80c 	bl	8002a28 <__malloc_unlock>
 8002a10:	e794      	b.n	800293c <_malloc_r+0x20>
 8002a12:	6005      	str	r5, [r0, #0]
 8002a14:	e7d6      	b.n	80029c4 <_malloc_r+0xa8>
 8002a16:	bf00      	nop
 8002a18:	20000314 	.word	0x20000314

08002a1c <__malloc_lock>:
 8002a1c:	4801      	ldr	r0, [pc, #4]	@ (8002a24 <__malloc_lock+0x8>)
 8002a1e:	f7ff bf11 	b.w	8002844 <__retarget_lock_acquire_recursive>
 8002a22:	bf00      	nop
 8002a24:	2000030c 	.word	0x2000030c

08002a28 <__malloc_unlock>:
 8002a28:	4801      	ldr	r0, [pc, #4]	@ (8002a30 <__malloc_unlock+0x8>)
 8002a2a:	f7ff bf0c 	b.w	8002846 <__retarget_lock_release_recursive>
 8002a2e:	bf00      	nop
 8002a30:	2000030c 	.word	0x2000030c

08002a34 <__ssputs_r>:
 8002a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a38:	461f      	mov	r7, r3
 8002a3a:	688e      	ldr	r6, [r1, #8]
 8002a3c:	4682      	mov	sl, r0
 8002a3e:	42be      	cmp	r6, r7
 8002a40:	460c      	mov	r4, r1
 8002a42:	4690      	mov	r8, r2
 8002a44:	680b      	ldr	r3, [r1, #0]
 8002a46:	d82d      	bhi.n	8002aa4 <__ssputs_r+0x70>
 8002a48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002a4c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002a50:	d026      	beq.n	8002aa0 <__ssputs_r+0x6c>
 8002a52:	6965      	ldr	r5, [r4, #20]
 8002a54:	6909      	ldr	r1, [r1, #16]
 8002a56:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002a5a:	eba3 0901 	sub.w	r9, r3, r1
 8002a5e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002a62:	1c7b      	adds	r3, r7, #1
 8002a64:	444b      	add	r3, r9
 8002a66:	106d      	asrs	r5, r5, #1
 8002a68:	429d      	cmp	r5, r3
 8002a6a:	bf38      	it	cc
 8002a6c:	461d      	movcc	r5, r3
 8002a6e:	0553      	lsls	r3, r2, #21
 8002a70:	d527      	bpl.n	8002ac2 <__ssputs_r+0x8e>
 8002a72:	4629      	mov	r1, r5
 8002a74:	f7ff ff52 	bl	800291c <_malloc_r>
 8002a78:	4606      	mov	r6, r0
 8002a7a:	b360      	cbz	r0, 8002ad6 <__ssputs_r+0xa2>
 8002a7c:	464a      	mov	r2, r9
 8002a7e:	6921      	ldr	r1, [r4, #16]
 8002a80:	f000 fafa 	bl	8003078 <memcpy>
 8002a84:	89a3      	ldrh	r3, [r4, #12]
 8002a86:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002a8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a8e:	81a3      	strh	r3, [r4, #12]
 8002a90:	6126      	str	r6, [r4, #16]
 8002a92:	444e      	add	r6, r9
 8002a94:	6026      	str	r6, [r4, #0]
 8002a96:	463e      	mov	r6, r7
 8002a98:	6165      	str	r5, [r4, #20]
 8002a9a:	eba5 0509 	sub.w	r5, r5, r9
 8002a9e:	60a5      	str	r5, [r4, #8]
 8002aa0:	42be      	cmp	r6, r7
 8002aa2:	d900      	bls.n	8002aa6 <__ssputs_r+0x72>
 8002aa4:	463e      	mov	r6, r7
 8002aa6:	4632      	mov	r2, r6
 8002aa8:	4641      	mov	r1, r8
 8002aaa:	6820      	ldr	r0, [r4, #0]
 8002aac:	f000 faac 	bl	8003008 <memmove>
 8002ab0:	2000      	movs	r0, #0
 8002ab2:	68a3      	ldr	r3, [r4, #8]
 8002ab4:	1b9b      	subs	r3, r3, r6
 8002ab6:	60a3      	str	r3, [r4, #8]
 8002ab8:	6823      	ldr	r3, [r4, #0]
 8002aba:	4433      	add	r3, r6
 8002abc:	6023      	str	r3, [r4, #0]
 8002abe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ac2:	462a      	mov	r2, r5
 8002ac4:	f000 fae6 	bl	8003094 <_realloc_r>
 8002ac8:	4606      	mov	r6, r0
 8002aca:	2800      	cmp	r0, #0
 8002acc:	d1e0      	bne.n	8002a90 <__ssputs_r+0x5c>
 8002ace:	4650      	mov	r0, sl
 8002ad0:	6921      	ldr	r1, [r4, #16]
 8002ad2:	f7ff feb9 	bl	8002848 <_free_r>
 8002ad6:	230c      	movs	r3, #12
 8002ad8:	f8ca 3000 	str.w	r3, [sl]
 8002adc:	89a3      	ldrh	r3, [r4, #12]
 8002ade:	f04f 30ff 	mov.w	r0, #4294967295
 8002ae2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002ae6:	81a3      	strh	r3, [r4, #12]
 8002ae8:	e7e9      	b.n	8002abe <__ssputs_r+0x8a>
	...

08002aec <_svfiprintf_r>:
 8002aec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002af0:	4698      	mov	r8, r3
 8002af2:	898b      	ldrh	r3, [r1, #12]
 8002af4:	4607      	mov	r7, r0
 8002af6:	061b      	lsls	r3, r3, #24
 8002af8:	460d      	mov	r5, r1
 8002afa:	4614      	mov	r4, r2
 8002afc:	b09d      	sub	sp, #116	@ 0x74
 8002afe:	d510      	bpl.n	8002b22 <_svfiprintf_r+0x36>
 8002b00:	690b      	ldr	r3, [r1, #16]
 8002b02:	b973      	cbnz	r3, 8002b22 <_svfiprintf_r+0x36>
 8002b04:	2140      	movs	r1, #64	@ 0x40
 8002b06:	f7ff ff09 	bl	800291c <_malloc_r>
 8002b0a:	6028      	str	r0, [r5, #0]
 8002b0c:	6128      	str	r0, [r5, #16]
 8002b0e:	b930      	cbnz	r0, 8002b1e <_svfiprintf_r+0x32>
 8002b10:	230c      	movs	r3, #12
 8002b12:	603b      	str	r3, [r7, #0]
 8002b14:	f04f 30ff 	mov.w	r0, #4294967295
 8002b18:	b01d      	add	sp, #116	@ 0x74
 8002b1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b1e:	2340      	movs	r3, #64	@ 0x40
 8002b20:	616b      	str	r3, [r5, #20]
 8002b22:	2300      	movs	r3, #0
 8002b24:	9309      	str	r3, [sp, #36]	@ 0x24
 8002b26:	2320      	movs	r3, #32
 8002b28:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002b2c:	2330      	movs	r3, #48	@ 0x30
 8002b2e:	f04f 0901 	mov.w	r9, #1
 8002b32:	f8cd 800c 	str.w	r8, [sp, #12]
 8002b36:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8002cd0 <_svfiprintf_r+0x1e4>
 8002b3a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002b3e:	4623      	mov	r3, r4
 8002b40:	469a      	mov	sl, r3
 8002b42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002b46:	b10a      	cbz	r2, 8002b4c <_svfiprintf_r+0x60>
 8002b48:	2a25      	cmp	r2, #37	@ 0x25
 8002b4a:	d1f9      	bne.n	8002b40 <_svfiprintf_r+0x54>
 8002b4c:	ebba 0b04 	subs.w	fp, sl, r4
 8002b50:	d00b      	beq.n	8002b6a <_svfiprintf_r+0x7e>
 8002b52:	465b      	mov	r3, fp
 8002b54:	4622      	mov	r2, r4
 8002b56:	4629      	mov	r1, r5
 8002b58:	4638      	mov	r0, r7
 8002b5a:	f7ff ff6b 	bl	8002a34 <__ssputs_r>
 8002b5e:	3001      	adds	r0, #1
 8002b60:	f000 80a7 	beq.w	8002cb2 <_svfiprintf_r+0x1c6>
 8002b64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002b66:	445a      	add	r2, fp
 8002b68:	9209      	str	r2, [sp, #36]	@ 0x24
 8002b6a:	f89a 3000 	ldrb.w	r3, [sl]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	f000 809f 	beq.w	8002cb2 <_svfiprintf_r+0x1c6>
 8002b74:	2300      	movs	r3, #0
 8002b76:	f04f 32ff 	mov.w	r2, #4294967295
 8002b7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002b7e:	f10a 0a01 	add.w	sl, sl, #1
 8002b82:	9304      	str	r3, [sp, #16]
 8002b84:	9307      	str	r3, [sp, #28]
 8002b86:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002b8a:	931a      	str	r3, [sp, #104]	@ 0x68
 8002b8c:	4654      	mov	r4, sl
 8002b8e:	2205      	movs	r2, #5
 8002b90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002b94:	484e      	ldr	r0, [pc, #312]	@ (8002cd0 <_svfiprintf_r+0x1e4>)
 8002b96:	f000 fa61 	bl	800305c <memchr>
 8002b9a:	9a04      	ldr	r2, [sp, #16]
 8002b9c:	b9d8      	cbnz	r0, 8002bd6 <_svfiprintf_r+0xea>
 8002b9e:	06d0      	lsls	r0, r2, #27
 8002ba0:	bf44      	itt	mi
 8002ba2:	2320      	movmi	r3, #32
 8002ba4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002ba8:	0711      	lsls	r1, r2, #28
 8002baa:	bf44      	itt	mi
 8002bac:	232b      	movmi	r3, #43	@ 0x2b
 8002bae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002bb2:	f89a 3000 	ldrb.w	r3, [sl]
 8002bb6:	2b2a      	cmp	r3, #42	@ 0x2a
 8002bb8:	d015      	beq.n	8002be6 <_svfiprintf_r+0xfa>
 8002bba:	4654      	mov	r4, sl
 8002bbc:	2000      	movs	r0, #0
 8002bbe:	f04f 0c0a 	mov.w	ip, #10
 8002bc2:	9a07      	ldr	r2, [sp, #28]
 8002bc4:	4621      	mov	r1, r4
 8002bc6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002bca:	3b30      	subs	r3, #48	@ 0x30
 8002bcc:	2b09      	cmp	r3, #9
 8002bce:	d94b      	bls.n	8002c68 <_svfiprintf_r+0x17c>
 8002bd0:	b1b0      	cbz	r0, 8002c00 <_svfiprintf_r+0x114>
 8002bd2:	9207      	str	r2, [sp, #28]
 8002bd4:	e014      	b.n	8002c00 <_svfiprintf_r+0x114>
 8002bd6:	eba0 0308 	sub.w	r3, r0, r8
 8002bda:	fa09 f303 	lsl.w	r3, r9, r3
 8002bde:	4313      	orrs	r3, r2
 8002be0:	46a2      	mov	sl, r4
 8002be2:	9304      	str	r3, [sp, #16]
 8002be4:	e7d2      	b.n	8002b8c <_svfiprintf_r+0xa0>
 8002be6:	9b03      	ldr	r3, [sp, #12]
 8002be8:	1d19      	adds	r1, r3, #4
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	9103      	str	r1, [sp, #12]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	bfbb      	ittet	lt
 8002bf2:	425b      	neglt	r3, r3
 8002bf4:	f042 0202 	orrlt.w	r2, r2, #2
 8002bf8:	9307      	strge	r3, [sp, #28]
 8002bfa:	9307      	strlt	r3, [sp, #28]
 8002bfc:	bfb8      	it	lt
 8002bfe:	9204      	strlt	r2, [sp, #16]
 8002c00:	7823      	ldrb	r3, [r4, #0]
 8002c02:	2b2e      	cmp	r3, #46	@ 0x2e
 8002c04:	d10a      	bne.n	8002c1c <_svfiprintf_r+0x130>
 8002c06:	7863      	ldrb	r3, [r4, #1]
 8002c08:	2b2a      	cmp	r3, #42	@ 0x2a
 8002c0a:	d132      	bne.n	8002c72 <_svfiprintf_r+0x186>
 8002c0c:	9b03      	ldr	r3, [sp, #12]
 8002c0e:	3402      	adds	r4, #2
 8002c10:	1d1a      	adds	r2, r3, #4
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	9203      	str	r2, [sp, #12]
 8002c16:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002c1a:	9305      	str	r3, [sp, #20]
 8002c1c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8002cd4 <_svfiprintf_r+0x1e8>
 8002c20:	2203      	movs	r2, #3
 8002c22:	4650      	mov	r0, sl
 8002c24:	7821      	ldrb	r1, [r4, #0]
 8002c26:	f000 fa19 	bl	800305c <memchr>
 8002c2a:	b138      	cbz	r0, 8002c3c <_svfiprintf_r+0x150>
 8002c2c:	2240      	movs	r2, #64	@ 0x40
 8002c2e:	9b04      	ldr	r3, [sp, #16]
 8002c30:	eba0 000a 	sub.w	r0, r0, sl
 8002c34:	4082      	lsls	r2, r0
 8002c36:	4313      	orrs	r3, r2
 8002c38:	3401      	adds	r4, #1
 8002c3a:	9304      	str	r3, [sp, #16]
 8002c3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002c40:	2206      	movs	r2, #6
 8002c42:	4825      	ldr	r0, [pc, #148]	@ (8002cd8 <_svfiprintf_r+0x1ec>)
 8002c44:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002c48:	f000 fa08 	bl	800305c <memchr>
 8002c4c:	2800      	cmp	r0, #0
 8002c4e:	d036      	beq.n	8002cbe <_svfiprintf_r+0x1d2>
 8002c50:	4b22      	ldr	r3, [pc, #136]	@ (8002cdc <_svfiprintf_r+0x1f0>)
 8002c52:	bb1b      	cbnz	r3, 8002c9c <_svfiprintf_r+0x1b0>
 8002c54:	9b03      	ldr	r3, [sp, #12]
 8002c56:	3307      	adds	r3, #7
 8002c58:	f023 0307 	bic.w	r3, r3, #7
 8002c5c:	3308      	adds	r3, #8
 8002c5e:	9303      	str	r3, [sp, #12]
 8002c60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002c62:	4433      	add	r3, r6
 8002c64:	9309      	str	r3, [sp, #36]	@ 0x24
 8002c66:	e76a      	b.n	8002b3e <_svfiprintf_r+0x52>
 8002c68:	460c      	mov	r4, r1
 8002c6a:	2001      	movs	r0, #1
 8002c6c:	fb0c 3202 	mla	r2, ip, r2, r3
 8002c70:	e7a8      	b.n	8002bc4 <_svfiprintf_r+0xd8>
 8002c72:	2300      	movs	r3, #0
 8002c74:	f04f 0c0a 	mov.w	ip, #10
 8002c78:	4619      	mov	r1, r3
 8002c7a:	3401      	adds	r4, #1
 8002c7c:	9305      	str	r3, [sp, #20]
 8002c7e:	4620      	mov	r0, r4
 8002c80:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002c84:	3a30      	subs	r2, #48	@ 0x30
 8002c86:	2a09      	cmp	r2, #9
 8002c88:	d903      	bls.n	8002c92 <_svfiprintf_r+0x1a6>
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d0c6      	beq.n	8002c1c <_svfiprintf_r+0x130>
 8002c8e:	9105      	str	r1, [sp, #20]
 8002c90:	e7c4      	b.n	8002c1c <_svfiprintf_r+0x130>
 8002c92:	4604      	mov	r4, r0
 8002c94:	2301      	movs	r3, #1
 8002c96:	fb0c 2101 	mla	r1, ip, r1, r2
 8002c9a:	e7f0      	b.n	8002c7e <_svfiprintf_r+0x192>
 8002c9c:	ab03      	add	r3, sp, #12
 8002c9e:	9300      	str	r3, [sp, #0]
 8002ca0:	462a      	mov	r2, r5
 8002ca2:	4638      	mov	r0, r7
 8002ca4:	4b0e      	ldr	r3, [pc, #56]	@ (8002ce0 <_svfiprintf_r+0x1f4>)
 8002ca6:	a904      	add	r1, sp, #16
 8002ca8:	f3af 8000 	nop.w
 8002cac:	1c42      	adds	r2, r0, #1
 8002cae:	4606      	mov	r6, r0
 8002cb0:	d1d6      	bne.n	8002c60 <_svfiprintf_r+0x174>
 8002cb2:	89ab      	ldrh	r3, [r5, #12]
 8002cb4:	065b      	lsls	r3, r3, #25
 8002cb6:	f53f af2d 	bmi.w	8002b14 <_svfiprintf_r+0x28>
 8002cba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002cbc:	e72c      	b.n	8002b18 <_svfiprintf_r+0x2c>
 8002cbe:	ab03      	add	r3, sp, #12
 8002cc0:	9300      	str	r3, [sp, #0]
 8002cc2:	462a      	mov	r2, r5
 8002cc4:	4638      	mov	r0, r7
 8002cc6:	4b06      	ldr	r3, [pc, #24]	@ (8002ce0 <_svfiprintf_r+0x1f4>)
 8002cc8:	a904      	add	r1, sp, #16
 8002cca:	f000 f87d 	bl	8002dc8 <_printf_i>
 8002cce:	e7ed      	b.n	8002cac <_svfiprintf_r+0x1c0>
 8002cd0:	080032ee 	.word	0x080032ee
 8002cd4:	080032f4 	.word	0x080032f4
 8002cd8:	080032f8 	.word	0x080032f8
 8002cdc:	00000000 	.word	0x00000000
 8002ce0:	08002a35 	.word	0x08002a35

08002ce4 <_printf_common>:
 8002ce4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ce8:	4616      	mov	r6, r2
 8002cea:	4698      	mov	r8, r3
 8002cec:	688a      	ldr	r2, [r1, #8]
 8002cee:	690b      	ldr	r3, [r1, #16]
 8002cf0:	4607      	mov	r7, r0
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	bfb8      	it	lt
 8002cf6:	4613      	movlt	r3, r2
 8002cf8:	6033      	str	r3, [r6, #0]
 8002cfa:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002cfe:	460c      	mov	r4, r1
 8002d00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002d04:	b10a      	cbz	r2, 8002d0a <_printf_common+0x26>
 8002d06:	3301      	adds	r3, #1
 8002d08:	6033      	str	r3, [r6, #0]
 8002d0a:	6823      	ldr	r3, [r4, #0]
 8002d0c:	0699      	lsls	r1, r3, #26
 8002d0e:	bf42      	ittt	mi
 8002d10:	6833      	ldrmi	r3, [r6, #0]
 8002d12:	3302      	addmi	r3, #2
 8002d14:	6033      	strmi	r3, [r6, #0]
 8002d16:	6825      	ldr	r5, [r4, #0]
 8002d18:	f015 0506 	ands.w	r5, r5, #6
 8002d1c:	d106      	bne.n	8002d2c <_printf_common+0x48>
 8002d1e:	f104 0a19 	add.w	sl, r4, #25
 8002d22:	68e3      	ldr	r3, [r4, #12]
 8002d24:	6832      	ldr	r2, [r6, #0]
 8002d26:	1a9b      	subs	r3, r3, r2
 8002d28:	42ab      	cmp	r3, r5
 8002d2a:	dc2b      	bgt.n	8002d84 <_printf_common+0xa0>
 8002d2c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002d30:	6822      	ldr	r2, [r4, #0]
 8002d32:	3b00      	subs	r3, #0
 8002d34:	bf18      	it	ne
 8002d36:	2301      	movne	r3, #1
 8002d38:	0692      	lsls	r2, r2, #26
 8002d3a:	d430      	bmi.n	8002d9e <_printf_common+0xba>
 8002d3c:	4641      	mov	r1, r8
 8002d3e:	4638      	mov	r0, r7
 8002d40:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002d44:	47c8      	blx	r9
 8002d46:	3001      	adds	r0, #1
 8002d48:	d023      	beq.n	8002d92 <_printf_common+0xae>
 8002d4a:	6823      	ldr	r3, [r4, #0]
 8002d4c:	6922      	ldr	r2, [r4, #16]
 8002d4e:	f003 0306 	and.w	r3, r3, #6
 8002d52:	2b04      	cmp	r3, #4
 8002d54:	bf14      	ite	ne
 8002d56:	2500      	movne	r5, #0
 8002d58:	6833      	ldreq	r3, [r6, #0]
 8002d5a:	f04f 0600 	mov.w	r6, #0
 8002d5e:	bf08      	it	eq
 8002d60:	68e5      	ldreq	r5, [r4, #12]
 8002d62:	f104 041a 	add.w	r4, r4, #26
 8002d66:	bf08      	it	eq
 8002d68:	1aed      	subeq	r5, r5, r3
 8002d6a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002d6e:	bf08      	it	eq
 8002d70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002d74:	4293      	cmp	r3, r2
 8002d76:	bfc4      	itt	gt
 8002d78:	1a9b      	subgt	r3, r3, r2
 8002d7a:	18ed      	addgt	r5, r5, r3
 8002d7c:	42b5      	cmp	r5, r6
 8002d7e:	d11a      	bne.n	8002db6 <_printf_common+0xd2>
 8002d80:	2000      	movs	r0, #0
 8002d82:	e008      	b.n	8002d96 <_printf_common+0xb2>
 8002d84:	2301      	movs	r3, #1
 8002d86:	4652      	mov	r2, sl
 8002d88:	4641      	mov	r1, r8
 8002d8a:	4638      	mov	r0, r7
 8002d8c:	47c8      	blx	r9
 8002d8e:	3001      	adds	r0, #1
 8002d90:	d103      	bne.n	8002d9a <_printf_common+0xb6>
 8002d92:	f04f 30ff 	mov.w	r0, #4294967295
 8002d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d9a:	3501      	adds	r5, #1
 8002d9c:	e7c1      	b.n	8002d22 <_printf_common+0x3e>
 8002d9e:	2030      	movs	r0, #48	@ 0x30
 8002da0:	18e1      	adds	r1, r4, r3
 8002da2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002da6:	1c5a      	adds	r2, r3, #1
 8002da8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002dac:	4422      	add	r2, r4
 8002dae:	3302      	adds	r3, #2
 8002db0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002db4:	e7c2      	b.n	8002d3c <_printf_common+0x58>
 8002db6:	2301      	movs	r3, #1
 8002db8:	4622      	mov	r2, r4
 8002dba:	4641      	mov	r1, r8
 8002dbc:	4638      	mov	r0, r7
 8002dbe:	47c8      	blx	r9
 8002dc0:	3001      	adds	r0, #1
 8002dc2:	d0e6      	beq.n	8002d92 <_printf_common+0xae>
 8002dc4:	3601      	adds	r6, #1
 8002dc6:	e7d9      	b.n	8002d7c <_printf_common+0x98>

08002dc8 <_printf_i>:
 8002dc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002dcc:	7e0f      	ldrb	r7, [r1, #24]
 8002dce:	4691      	mov	r9, r2
 8002dd0:	2f78      	cmp	r7, #120	@ 0x78
 8002dd2:	4680      	mov	r8, r0
 8002dd4:	460c      	mov	r4, r1
 8002dd6:	469a      	mov	sl, r3
 8002dd8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002dda:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002dde:	d807      	bhi.n	8002df0 <_printf_i+0x28>
 8002de0:	2f62      	cmp	r7, #98	@ 0x62
 8002de2:	d80a      	bhi.n	8002dfa <_printf_i+0x32>
 8002de4:	2f00      	cmp	r7, #0
 8002de6:	f000 80d3 	beq.w	8002f90 <_printf_i+0x1c8>
 8002dea:	2f58      	cmp	r7, #88	@ 0x58
 8002dec:	f000 80ba 	beq.w	8002f64 <_printf_i+0x19c>
 8002df0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002df4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002df8:	e03a      	b.n	8002e70 <_printf_i+0xa8>
 8002dfa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002dfe:	2b15      	cmp	r3, #21
 8002e00:	d8f6      	bhi.n	8002df0 <_printf_i+0x28>
 8002e02:	a101      	add	r1, pc, #4	@ (adr r1, 8002e08 <_printf_i+0x40>)
 8002e04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002e08:	08002e61 	.word	0x08002e61
 8002e0c:	08002e75 	.word	0x08002e75
 8002e10:	08002df1 	.word	0x08002df1
 8002e14:	08002df1 	.word	0x08002df1
 8002e18:	08002df1 	.word	0x08002df1
 8002e1c:	08002df1 	.word	0x08002df1
 8002e20:	08002e75 	.word	0x08002e75
 8002e24:	08002df1 	.word	0x08002df1
 8002e28:	08002df1 	.word	0x08002df1
 8002e2c:	08002df1 	.word	0x08002df1
 8002e30:	08002df1 	.word	0x08002df1
 8002e34:	08002f77 	.word	0x08002f77
 8002e38:	08002e9f 	.word	0x08002e9f
 8002e3c:	08002f31 	.word	0x08002f31
 8002e40:	08002df1 	.word	0x08002df1
 8002e44:	08002df1 	.word	0x08002df1
 8002e48:	08002f99 	.word	0x08002f99
 8002e4c:	08002df1 	.word	0x08002df1
 8002e50:	08002e9f 	.word	0x08002e9f
 8002e54:	08002df1 	.word	0x08002df1
 8002e58:	08002df1 	.word	0x08002df1
 8002e5c:	08002f39 	.word	0x08002f39
 8002e60:	6833      	ldr	r3, [r6, #0]
 8002e62:	1d1a      	adds	r2, r3, #4
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	6032      	str	r2, [r6, #0]
 8002e68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002e6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002e70:	2301      	movs	r3, #1
 8002e72:	e09e      	b.n	8002fb2 <_printf_i+0x1ea>
 8002e74:	6833      	ldr	r3, [r6, #0]
 8002e76:	6820      	ldr	r0, [r4, #0]
 8002e78:	1d19      	adds	r1, r3, #4
 8002e7a:	6031      	str	r1, [r6, #0]
 8002e7c:	0606      	lsls	r6, r0, #24
 8002e7e:	d501      	bpl.n	8002e84 <_printf_i+0xbc>
 8002e80:	681d      	ldr	r5, [r3, #0]
 8002e82:	e003      	b.n	8002e8c <_printf_i+0xc4>
 8002e84:	0645      	lsls	r5, r0, #25
 8002e86:	d5fb      	bpl.n	8002e80 <_printf_i+0xb8>
 8002e88:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002e8c:	2d00      	cmp	r5, #0
 8002e8e:	da03      	bge.n	8002e98 <_printf_i+0xd0>
 8002e90:	232d      	movs	r3, #45	@ 0x2d
 8002e92:	426d      	negs	r5, r5
 8002e94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002e98:	230a      	movs	r3, #10
 8002e9a:	4859      	ldr	r0, [pc, #356]	@ (8003000 <_printf_i+0x238>)
 8002e9c:	e011      	b.n	8002ec2 <_printf_i+0xfa>
 8002e9e:	6821      	ldr	r1, [r4, #0]
 8002ea0:	6833      	ldr	r3, [r6, #0]
 8002ea2:	0608      	lsls	r0, r1, #24
 8002ea4:	f853 5b04 	ldr.w	r5, [r3], #4
 8002ea8:	d402      	bmi.n	8002eb0 <_printf_i+0xe8>
 8002eaa:	0649      	lsls	r1, r1, #25
 8002eac:	bf48      	it	mi
 8002eae:	b2ad      	uxthmi	r5, r5
 8002eb0:	2f6f      	cmp	r7, #111	@ 0x6f
 8002eb2:	6033      	str	r3, [r6, #0]
 8002eb4:	bf14      	ite	ne
 8002eb6:	230a      	movne	r3, #10
 8002eb8:	2308      	moveq	r3, #8
 8002eba:	4851      	ldr	r0, [pc, #324]	@ (8003000 <_printf_i+0x238>)
 8002ebc:	2100      	movs	r1, #0
 8002ebe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002ec2:	6866      	ldr	r6, [r4, #4]
 8002ec4:	2e00      	cmp	r6, #0
 8002ec6:	bfa8      	it	ge
 8002ec8:	6821      	ldrge	r1, [r4, #0]
 8002eca:	60a6      	str	r6, [r4, #8]
 8002ecc:	bfa4      	itt	ge
 8002ece:	f021 0104 	bicge.w	r1, r1, #4
 8002ed2:	6021      	strge	r1, [r4, #0]
 8002ed4:	b90d      	cbnz	r5, 8002eda <_printf_i+0x112>
 8002ed6:	2e00      	cmp	r6, #0
 8002ed8:	d04b      	beq.n	8002f72 <_printf_i+0x1aa>
 8002eda:	4616      	mov	r6, r2
 8002edc:	fbb5 f1f3 	udiv	r1, r5, r3
 8002ee0:	fb03 5711 	mls	r7, r3, r1, r5
 8002ee4:	5dc7      	ldrb	r7, [r0, r7]
 8002ee6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002eea:	462f      	mov	r7, r5
 8002eec:	42bb      	cmp	r3, r7
 8002eee:	460d      	mov	r5, r1
 8002ef0:	d9f4      	bls.n	8002edc <_printf_i+0x114>
 8002ef2:	2b08      	cmp	r3, #8
 8002ef4:	d10b      	bne.n	8002f0e <_printf_i+0x146>
 8002ef6:	6823      	ldr	r3, [r4, #0]
 8002ef8:	07df      	lsls	r7, r3, #31
 8002efa:	d508      	bpl.n	8002f0e <_printf_i+0x146>
 8002efc:	6923      	ldr	r3, [r4, #16]
 8002efe:	6861      	ldr	r1, [r4, #4]
 8002f00:	4299      	cmp	r1, r3
 8002f02:	bfde      	ittt	le
 8002f04:	2330      	movle	r3, #48	@ 0x30
 8002f06:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002f0a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002f0e:	1b92      	subs	r2, r2, r6
 8002f10:	6122      	str	r2, [r4, #16]
 8002f12:	464b      	mov	r3, r9
 8002f14:	4621      	mov	r1, r4
 8002f16:	4640      	mov	r0, r8
 8002f18:	f8cd a000 	str.w	sl, [sp]
 8002f1c:	aa03      	add	r2, sp, #12
 8002f1e:	f7ff fee1 	bl	8002ce4 <_printf_common>
 8002f22:	3001      	adds	r0, #1
 8002f24:	d14a      	bne.n	8002fbc <_printf_i+0x1f4>
 8002f26:	f04f 30ff 	mov.w	r0, #4294967295
 8002f2a:	b004      	add	sp, #16
 8002f2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f30:	6823      	ldr	r3, [r4, #0]
 8002f32:	f043 0320 	orr.w	r3, r3, #32
 8002f36:	6023      	str	r3, [r4, #0]
 8002f38:	2778      	movs	r7, #120	@ 0x78
 8002f3a:	4832      	ldr	r0, [pc, #200]	@ (8003004 <_printf_i+0x23c>)
 8002f3c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002f40:	6823      	ldr	r3, [r4, #0]
 8002f42:	6831      	ldr	r1, [r6, #0]
 8002f44:	061f      	lsls	r7, r3, #24
 8002f46:	f851 5b04 	ldr.w	r5, [r1], #4
 8002f4a:	d402      	bmi.n	8002f52 <_printf_i+0x18a>
 8002f4c:	065f      	lsls	r7, r3, #25
 8002f4e:	bf48      	it	mi
 8002f50:	b2ad      	uxthmi	r5, r5
 8002f52:	6031      	str	r1, [r6, #0]
 8002f54:	07d9      	lsls	r1, r3, #31
 8002f56:	bf44      	itt	mi
 8002f58:	f043 0320 	orrmi.w	r3, r3, #32
 8002f5c:	6023      	strmi	r3, [r4, #0]
 8002f5e:	b11d      	cbz	r5, 8002f68 <_printf_i+0x1a0>
 8002f60:	2310      	movs	r3, #16
 8002f62:	e7ab      	b.n	8002ebc <_printf_i+0xf4>
 8002f64:	4826      	ldr	r0, [pc, #152]	@ (8003000 <_printf_i+0x238>)
 8002f66:	e7e9      	b.n	8002f3c <_printf_i+0x174>
 8002f68:	6823      	ldr	r3, [r4, #0]
 8002f6a:	f023 0320 	bic.w	r3, r3, #32
 8002f6e:	6023      	str	r3, [r4, #0]
 8002f70:	e7f6      	b.n	8002f60 <_printf_i+0x198>
 8002f72:	4616      	mov	r6, r2
 8002f74:	e7bd      	b.n	8002ef2 <_printf_i+0x12a>
 8002f76:	6833      	ldr	r3, [r6, #0]
 8002f78:	6825      	ldr	r5, [r4, #0]
 8002f7a:	1d18      	adds	r0, r3, #4
 8002f7c:	6961      	ldr	r1, [r4, #20]
 8002f7e:	6030      	str	r0, [r6, #0]
 8002f80:	062e      	lsls	r6, r5, #24
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	d501      	bpl.n	8002f8a <_printf_i+0x1c2>
 8002f86:	6019      	str	r1, [r3, #0]
 8002f88:	e002      	b.n	8002f90 <_printf_i+0x1c8>
 8002f8a:	0668      	lsls	r0, r5, #25
 8002f8c:	d5fb      	bpl.n	8002f86 <_printf_i+0x1be>
 8002f8e:	8019      	strh	r1, [r3, #0]
 8002f90:	2300      	movs	r3, #0
 8002f92:	4616      	mov	r6, r2
 8002f94:	6123      	str	r3, [r4, #16]
 8002f96:	e7bc      	b.n	8002f12 <_printf_i+0x14a>
 8002f98:	6833      	ldr	r3, [r6, #0]
 8002f9a:	2100      	movs	r1, #0
 8002f9c:	1d1a      	adds	r2, r3, #4
 8002f9e:	6032      	str	r2, [r6, #0]
 8002fa0:	681e      	ldr	r6, [r3, #0]
 8002fa2:	6862      	ldr	r2, [r4, #4]
 8002fa4:	4630      	mov	r0, r6
 8002fa6:	f000 f859 	bl	800305c <memchr>
 8002faa:	b108      	cbz	r0, 8002fb0 <_printf_i+0x1e8>
 8002fac:	1b80      	subs	r0, r0, r6
 8002fae:	6060      	str	r0, [r4, #4]
 8002fb0:	6863      	ldr	r3, [r4, #4]
 8002fb2:	6123      	str	r3, [r4, #16]
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002fba:	e7aa      	b.n	8002f12 <_printf_i+0x14a>
 8002fbc:	4632      	mov	r2, r6
 8002fbe:	4649      	mov	r1, r9
 8002fc0:	4640      	mov	r0, r8
 8002fc2:	6923      	ldr	r3, [r4, #16]
 8002fc4:	47d0      	blx	sl
 8002fc6:	3001      	adds	r0, #1
 8002fc8:	d0ad      	beq.n	8002f26 <_printf_i+0x15e>
 8002fca:	6823      	ldr	r3, [r4, #0]
 8002fcc:	079b      	lsls	r3, r3, #30
 8002fce:	d413      	bmi.n	8002ff8 <_printf_i+0x230>
 8002fd0:	68e0      	ldr	r0, [r4, #12]
 8002fd2:	9b03      	ldr	r3, [sp, #12]
 8002fd4:	4298      	cmp	r0, r3
 8002fd6:	bfb8      	it	lt
 8002fd8:	4618      	movlt	r0, r3
 8002fda:	e7a6      	b.n	8002f2a <_printf_i+0x162>
 8002fdc:	2301      	movs	r3, #1
 8002fde:	4632      	mov	r2, r6
 8002fe0:	4649      	mov	r1, r9
 8002fe2:	4640      	mov	r0, r8
 8002fe4:	47d0      	blx	sl
 8002fe6:	3001      	adds	r0, #1
 8002fe8:	d09d      	beq.n	8002f26 <_printf_i+0x15e>
 8002fea:	3501      	adds	r5, #1
 8002fec:	68e3      	ldr	r3, [r4, #12]
 8002fee:	9903      	ldr	r1, [sp, #12]
 8002ff0:	1a5b      	subs	r3, r3, r1
 8002ff2:	42ab      	cmp	r3, r5
 8002ff4:	dcf2      	bgt.n	8002fdc <_printf_i+0x214>
 8002ff6:	e7eb      	b.n	8002fd0 <_printf_i+0x208>
 8002ff8:	2500      	movs	r5, #0
 8002ffa:	f104 0619 	add.w	r6, r4, #25
 8002ffe:	e7f5      	b.n	8002fec <_printf_i+0x224>
 8003000:	080032ff 	.word	0x080032ff
 8003004:	08003310 	.word	0x08003310

08003008 <memmove>:
 8003008:	4288      	cmp	r0, r1
 800300a:	b510      	push	{r4, lr}
 800300c:	eb01 0402 	add.w	r4, r1, r2
 8003010:	d902      	bls.n	8003018 <memmove+0x10>
 8003012:	4284      	cmp	r4, r0
 8003014:	4623      	mov	r3, r4
 8003016:	d807      	bhi.n	8003028 <memmove+0x20>
 8003018:	1e43      	subs	r3, r0, #1
 800301a:	42a1      	cmp	r1, r4
 800301c:	d008      	beq.n	8003030 <memmove+0x28>
 800301e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003022:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003026:	e7f8      	b.n	800301a <memmove+0x12>
 8003028:	4601      	mov	r1, r0
 800302a:	4402      	add	r2, r0
 800302c:	428a      	cmp	r2, r1
 800302e:	d100      	bne.n	8003032 <memmove+0x2a>
 8003030:	bd10      	pop	{r4, pc}
 8003032:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003036:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800303a:	e7f7      	b.n	800302c <memmove+0x24>

0800303c <_sbrk_r>:
 800303c:	b538      	push	{r3, r4, r5, lr}
 800303e:	2300      	movs	r3, #0
 8003040:	4d05      	ldr	r5, [pc, #20]	@ (8003058 <_sbrk_r+0x1c>)
 8003042:	4604      	mov	r4, r0
 8003044:	4608      	mov	r0, r1
 8003046:	602b      	str	r3, [r5, #0]
 8003048:	f7fd fa76 	bl	8000538 <_sbrk>
 800304c:	1c43      	adds	r3, r0, #1
 800304e:	d102      	bne.n	8003056 <_sbrk_r+0x1a>
 8003050:	682b      	ldr	r3, [r5, #0]
 8003052:	b103      	cbz	r3, 8003056 <_sbrk_r+0x1a>
 8003054:	6023      	str	r3, [r4, #0]
 8003056:	bd38      	pop	{r3, r4, r5, pc}
 8003058:	20000308 	.word	0x20000308

0800305c <memchr>:
 800305c:	4603      	mov	r3, r0
 800305e:	b510      	push	{r4, lr}
 8003060:	b2c9      	uxtb	r1, r1
 8003062:	4402      	add	r2, r0
 8003064:	4293      	cmp	r3, r2
 8003066:	4618      	mov	r0, r3
 8003068:	d101      	bne.n	800306e <memchr+0x12>
 800306a:	2000      	movs	r0, #0
 800306c:	e003      	b.n	8003076 <memchr+0x1a>
 800306e:	7804      	ldrb	r4, [r0, #0]
 8003070:	3301      	adds	r3, #1
 8003072:	428c      	cmp	r4, r1
 8003074:	d1f6      	bne.n	8003064 <memchr+0x8>
 8003076:	bd10      	pop	{r4, pc}

08003078 <memcpy>:
 8003078:	440a      	add	r2, r1
 800307a:	4291      	cmp	r1, r2
 800307c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003080:	d100      	bne.n	8003084 <memcpy+0xc>
 8003082:	4770      	bx	lr
 8003084:	b510      	push	{r4, lr}
 8003086:	f811 4b01 	ldrb.w	r4, [r1], #1
 800308a:	4291      	cmp	r1, r2
 800308c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003090:	d1f9      	bne.n	8003086 <memcpy+0xe>
 8003092:	bd10      	pop	{r4, pc}

08003094 <_realloc_r>:
 8003094:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003098:	4680      	mov	r8, r0
 800309a:	4615      	mov	r5, r2
 800309c:	460c      	mov	r4, r1
 800309e:	b921      	cbnz	r1, 80030aa <_realloc_r+0x16>
 80030a0:	4611      	mov	r1, r2
 80030a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80030a6:	f7ff bc39 	b.w	800291c <_malloc_r>
 80030aa:	b92a      	cbnz	r2, 80030b8 <_realloc_r+0x24>
 80030ac:	f7ff fbcc 	bl	8002848 <_free_r>
 80030b0:	2400      	movs	r4, #0
 80030b2:	4620      	mov	r0, r4
 80030b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80030b8:	f000 f81a 	bl	80030f0 <_malloc_usable_size_r>
 80030bc:	4285      	cmp	r5, r0
 80030be:	4606      	mov	r6, r0
 80030c0:	d802      	bhi.n	80030c8 <_realloc_r+0x34>
 80030c2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80030c6:	d8f4      	bhi.n	80030b2 <_realloc_r+0x1e>
 80030c8:	4629      	mov	r1, r5
 80030ca:	4640      	mov	r0, r8
 80030cc:	f7ff fc26 	bl	800291c <_malloc_r>
 80030d0:	4607      	mov	r7, r0
 80030d2:	2800      	cmp	r0, #0
 80030d4:	d0ec      	beq.n	80030b0 <_realloc_r+0x1c>
 80030d6:	42b5      	cmp	r5, r6
 80030d8:	462a      	mov	r2, r5
 80030da:	4621      	mov	r1, r4
 80030dc:	bf28      	it	cs
 80030de:	4632      	movcs	r2, r6
 80030e0:	f7ff ffca 	bl	8003078 <memcpy>
 80030e4:	4621      	mov	r1, r4
 80030e6:	4640      	mov	r0, r8
 80030e8:	f7ff fbae 	bl	8002848 <_free_r>
 80030ec:	463c      	mov	r4, r7
 80030ee:	e7e0      	b.n	80030b2 <_realloc_r+0x1e>

080030f0 <_malloc_usable_size_r>:
 80030f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80030f4:	1f18      	subs	r0, r3, #4
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	bfbc      	itt	lt
 80030fa:	580b      	ldrlt	r3, [r1, r0]
 80030fc:	18c0      	addlt	r0, r0, r3
 80030fe:	4770      	bx	lr

08003100 <_init>:
 8003100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003102:	bf00      	nop
 8003104:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003106:	bc08      	pop	{r3}
 8003108:	469e      	mov	lr, r3
 800310a:	4770      	bx	lr

0800310c <_fini>:
 800310c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800310e:	bf00      	nop
 8003110:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003112:	bc08      	pop	{r3}
 8003114:	469e      	mov	lr, r3
 8003116:	4770      	bx	lr
