{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417465681676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417465681676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 01 14:28:01 2014 " "Processing started: Mon Dec 01 14:28:01 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417465681676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417465681676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProyectoFinal -c ProyectoFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProyectoFinal -c ProyectoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417465681676 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417465682954 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "SOC.qsys " "Elaborating Qsys system entity \"SOC.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417465683036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.12.01.14:28:04 Progress: Loading ProyectoFinal/SOC.qsys " "2014.12.01.14:28:04 Progress: Loading ProyectoFinal/SOC.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465684225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.12.01.14:28:04 Progress: Reading input file " "2014.12.01.14:28:04 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465684417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.12.01.14:28:04 Progress: Adding clk_0 \[clock_source 13.0\] " "2014.12.01.14:28:04 Progress: Adding clk_0 \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465684449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.12.01.14:28:04 Progress: Parameterizing module clk_0 " "2014.12.01.14:28:04 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465684619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.12.01.14:28:04 Progress: Adding RAM \[altera_avalon_onchip_memory2 13.0.1.99.2\] " "2014.12.01.14:28:04 Progress: Adding RAM \[altera_avalon_onchip_memory2 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465684625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.12.01.14:28:04 Progress: Parameterizing module RAM " "2014.12.01.14:28:04 Progress: Parameterizing module RAM" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465684725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.12.01.14:28:04 Progress: Adding NIOS_II \[altera_nios2_qsys 13.0\] " "2014.12.01.14:28:04 Progress: Adding NIOS_II \[altera_nios2_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465684726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.12.01.14:28:05 Progress: Parameterizing module NIOS_II " "2014.12.01.14:28:05 Progress: Parameterizing module NIOS_II" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465685375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.12.01.14:28:05 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.0.1.99.2\] " "2014.12.01.14:28:05 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465685379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.12.01.14:28:05 Progress: Parameterizing module jtag_uart_0 " "2014.12.01.14:28:05 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465685423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.12.01.14:28:05 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 13.0\] " "2014.12.01.14:28:05 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465685423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.12.01.14:28:05 Progress: Parameterizing module sysid_qsys_0 " "2014.12.01.14:28:05 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465685575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.12.01.14:28:05 Progress: Adding timer_0 \[altera_avalon_timer 13.0.1.99.2\] " "2014.12.01.14:28:05 Progress: Adding timer_0 \[altera_avalon_timer 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465685575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.12.01.14:28:05 Progress: Parameterizing module timer_0 " "2014.12.01.14:28:05 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465685614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.12.01.14:28:05 Progress: Adding Ifsr_0 \[Ifsr 1.0\] " "2014.12.01.14:28:05 Progress: Adding Ifsr_0 \[Ifsr 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465685615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.12.01.14:28:05 Progress: Parameterizing module Ifsr_0 " "2014.12.01.14:28:05 Progress: Parameterizing module Ifsr_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465685666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.12.01.14:28:05 Progress: Building connections " "2014.12.01.14:28:05 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465685666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.12.01.14:28:06 Progress: Parameterizing connections " "2014.12.01.14:28:06 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465686046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.12.01.14:28:06 Progress: Validating " "2014.12.01.14:28:06 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465686048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.12.01.14:28:06 Progress: Done reading input file " "2014.12.01.14:28:06 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465686438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SOC.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "SOC.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465686658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SOC.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "SOC.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465686659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SOC: Generating SOC \"SOC\" for QUARTUS_SYNTH " "SOC: Generating SOC \"SOC\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465687440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 7 modules, 23 connections " "Pipeline_bridge_swap_transform: After transform: 7 modules, 23 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465687588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465687594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 15 modules, 47 connections " "Merlin_translator_transform: After transform: 15 modules, 47 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465687989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 30 modules, 124 connections " "Merlin_domain_transform: After transform: 30 modules, 124 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465688548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 38 modules, 148 connections " "Merlin_router_transform: After transform: 38 modules, 148 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465688738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_traffic_limiter_transform: After transform: 40 modules, 156 connections " "Merlin_traffic_limiter_transform: After transform: 40 modules, 156 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465688833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 41 modules, 158 connections " "Reset_adaptation_transform: After transform: 41 modules, 158 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465688911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 56 modules, 192 connections " "Merlin_network_to_switch_transform: After transform: 56 modules, 192 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Limiter_update_transform: After transform: 56 modules, 194 connections " "Limiter_update_transform: After transform: 56 modules, 194 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 56 modules, 194 connections " "Merlin_mm_transform: After transform: 56 modules, 194 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 57 modules, 197 connections " "Merlin_interrupt_mapper_transform: After transform: 57 modules, 197 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689222 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689660 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689660 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689660 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689660 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689660 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689661 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689661 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689661 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689661 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689661 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689661 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689662 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689662 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689662 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689662 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689662 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689663 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689663 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689663 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689663 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689663 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689663 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689664 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689664 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689664 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689664 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689664 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689664 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689665 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689665 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689665 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689665 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689665 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689665 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689666 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689666 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689666 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689669 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689669 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689670 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689670 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689670 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689671 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689671 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689671 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689672 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689672 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689672 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689673 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689673 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689673 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689674 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689674 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "SOC: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Starting RTL generation for module 'SOC_RAM' " "RAM: Starting RTL generation for module 'SOC_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SOC_RAM --dir=C:/Users/Yeiner/AppData/Local/Temp/alt6405_4788860445957064076.dir/0001_RAM_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yeiner/AppData/Local/Temp/alt6405_4788860445957064076.dir/0001_RAM_gen//SOC_RAM_component_configuration.pl  --do_build_sim=0  \] " "RAM:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SOC_RAM --dir=C:/Users/Yeiner/AppData/Local/Temp/alt6405_4788860445957064076.dir/0001_RAM_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yeiner/AppData/Local/Temp/alt6405_4788860445957064076.dir/0001_RAM_gen//SOC_RAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465689907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Done RTL generation for module 'SOC_RAM' " "RAM: Done RTL generation for module 'SOC_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465690310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: \"SOC\" instantiated altera_avalon_onchip_memory2 \"RAM\" " "RAM: \"SOC\" instantiated altera_avalon_onchip_memory2 \"RAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465690320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: Starting RTL generation for module 'SOC_NIOS_II' " "NIOS_II: Starting RTL generation for module 'SOC_NIOS_II'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465690402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SOC_NIOS_II --dir=C:/Users/Yeiner/AppData/Local/Temp/alt6405_4788860445957064076.dir/0002_NIOS_II_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yeiner/AppData/Local/Temp/alt6405_4788860445957064076.dir/0002_NIOS_II_gen//SOC_NIOS_II_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "NIOS_II:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SOC_NIOS_II --dir=C:/Users/Yeiner/AppData/Local/Temp/alt6405_4788860445957064076.dir/0002_NIOS_II_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yeiner/AppData/Local/Temp/alt6405_4788860445957064076.dir/0002_NIOS_II_gen//SOC_NIOS_II_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465690403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: # 2014.12.01 14:28:11 (*) Starting Nios II generation " "NIOS_II: # 2014.12.01 14:28:11 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: # 2014.12.01 14:28:11 (*)   Checking for plaintext license. " "NIOS_II: # 2014.12.01 14:28:11 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: # 2014.12.01 14:28:11 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus " "NIOS_II: # 2014.12.01 14:28:11 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: # 2014.12.01 14:28:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "NIOS_II: # 2014.12.01 14:28:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: # 2014.12.01 14:28:11 (*)   LM_LICENSE_FILE environment variable is empty " "NIOS_II: # 2014.12.01 14:28:11 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: # 2014.12.01 14:28:11 (*)   Plaintext license not found. " "NIOS_II: # 2014.12.01 14:28:11 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: # 2014.12.01 14:28:11 (*)   Checking for encrypted license (non-evaluation). " "NIOS_II: # 2014.12.01 14:28:11 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: # 2014.12.01 14:28:12 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus " "NIOS_II: # 2014.12.01 14:28:12 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: # 2014.12.01 14:28:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "NIOS_II: # 2014.12.01 14:28:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: # 2014.12.01 14:28:12 (*)   LM_LICENSE_FILE environment variable is empty " "NIOS_II: # 2014.12.01 14:28:12 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: # 2014.12.01 14:28:12 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "NIOS_II: # 2014.12.01 14:28:12 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: # 2014.12.01 14:28:12 (*)   Elaborating CPU configuration settings " "NIOS_II: # 2014.12.01 14:28:12 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: # 2014.12.01 14:28:12 (*)   Creating all objects for CPU " "NIOS_II: # 2014.12.01 14:28:12 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: # 2014.12.01 14:28:12 (*)     Testbench " "NIOS_II: # 2014.12.01 14:28:12 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: # 2014.12.01 14:28:12 (*)     Instruction decoding " "NIOS_II: # 2014.12.01 14:28:12 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: # 2014.12.01 14:28:12 (*)       Instruction fields " "NIOS_II: # 2014.12.01 14:28:12 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: # 2014.12.01 14:28:12 (*)       Instruction decodes " "NIOS_II: # 2014.12.01 14:28:12 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: # 2014.12.01 14:28:13 (*)       Signals for RTL simulation waveforms " "NIOS_II: # 2014.12.01 14:28:13 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: # 2014.12.01 14:28:13 (*)       Instruction controls " "NIOS_II: # 2014.12.01 14:28:13 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: # 2014.12.01 14:28:13 (*)     Pipeline frontend " "NIOS_II: # 2014.12.01 14:28:13 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: # 2014.12.01 14:28:13 (*)     Pipeline backend " "NIOS_II: # 2014.12.01 14:28:13 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: # 2014.12.01 14:28:16 (*)   Generating RTL from CPU objects " "NIOS_II: # 2014.12.01 14:28:16 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: # 2014.12.01 14:28:19 (*)   Creating encrypted RTL " "NIOS_II: # 2014.12.01 14:28:19 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: # 2014.12.01 14:28:21 (*) Done Nios II generation " "NIOS_II: # 2014.12.01 14:28:21 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: Done RTL generation for module 'SOC_NIOS_II' " "NIOS_II: Done RTL generation for module 'SOC_NIOS_II'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II: \"SOC\" instantiated altera_nios2_qsys \"NIOS_II\" " "NIOS_II: \"SOC\" instantiated altera_nios2_qsys \"NIOS_II\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'SOC_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'SOC_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SOC_jtag_uart_0 --dir=C:/Users/Yeiner/AppData/Local/Temp/alt6405_4788860445957064076.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yeiner/AppData/Local/Temp/alt6405_4788860445957064076.dir/0003_jtag_uart_0_gen//SOC_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SOC_jtag_uart_0 --dir=C:/Users/Yeiner/AppData/Local/Temp/alt6405_4788860445957064076.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yeiner/AppData/Local/Temp/alt6405_4788860445957064076.dir/0003_jtag_uart_0_gen//SOC_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'SOC_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'SOC_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"SOC\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"SOC\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"SOC\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"SOC\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'SOC_timer_0' " "Timer_0: Starting RTL generation for module 'SOC_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SOC_timer_0 --dir=C:/Users/Yeiner/AppData/Local/Temp/alt6405_4788860445957064076.dir/0005_timer_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yeiner/AppData/Local/Temp/alt6405_4788860445957064076.dir/0005_timer_0_gen//SOC_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SOC_timer_0 --dir=C:/Users/Yeiner/AppData/Local/Temp/alt6405_4788860445957064076.dir/0005_timer_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yeiner/AppData/Local/Temp/alt6405_4788860445957064076.dir/0005_timer_0_gen//SOC_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465701780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'SOC_timer_0' " "Timer_0: Done RTL generation for module 'SOC_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465702171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"SOC\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"SOC\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465702175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ifsr_0: \"SOC\" instantiated Ifsr \"Ifsr_0\" " "Ifsr_0: \"SOC\" instantiated Ifsr \"Ifsr_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465702178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II_instruction_master_translator: \"SOC\" instantiated altera_merlin_master_translator \"NIOS_II_instruction_master_translator\" " "NIOS_II_instruction_master_translator: \"SOC\" instantiated altera_merlin_master_translator \"NIOS_II_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465702182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II_jtag_debug_module_translator: \"SOC\" instantiated altera_merlin_slave_translator \"NIOS_II_jtag_debug_module_translator\" " "NIOS_II_jtag_debug_module_translator: \"SOC\" instantiated altera_merlin_slave_translator \"NIOS_II_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465702186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II_instruction_master_translator_avalon_universal_master_0_agent: \"SOC\" instantiated altera_merlin_master_agent \"NIOS_II_instruction_master_translator_avalon_universal_master_0_agent\" " "NIOS_II_instruction_master_translator_avalon_universal_master_0_agent: \"SOC\" instantiated altera_merlin_master_agent \"NIOS_II_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465702189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"SOC\" instantiated altera_merlin_slave_agent \"NIOS_II_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "NIOS_II_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"SOC\" instantiated altera_merlin_slave_agent \"NIOS_II_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465702194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"SOC\" instantiated altera_avalon_sc_fifo \"NIOS_II_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "NIOS_II_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"SOC\" instantiated altera_avalon_sc_fifo \"NIOS_II_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465702196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"SOC\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"SOC\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465702210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router_001: \"SOC\" instantiated altera_merlin_router \"addr_router_001\" " "Addr_router_001: \"SOC\" instantiated altera_merlin_router \"addr_router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465702223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"SOC\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"SOC\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465702237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_003: \"SOC\" instantiated altera_merlin_router \"id_router_003\" " "Id_router_003: \"SOC\" instantiated altera_merlin_router \"id_router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465702249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Limiter: \"SOC\" instantiated altera_merlin_traffic_limiter \"limiter\" " "Limiter: \"SOC\" instantiated altera_merlin_traffic_limiter \"limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465702254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"SOC\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"SOC\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465702259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"SOC\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"SOC\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465702330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux_001: \"SOC\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\" " "Cmd_xbar_demux_001: \"SOC\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465702397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"SOC\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"SOC\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465702500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"SOC\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"SOC\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465702586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux_003: \"SOC\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_003\" " "Rsp_xbar_demux_003: \"SOC\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465702627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"SOC\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"SOC\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465702731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465702732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux_001: \"SOC\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\" " "Rsp_xbar_mux_001: \"SOC\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465702871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465702872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"SOC\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"SOC\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465702908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SOC: Done SOC\" with 26 modules, 82 files, 1764807 bytes " "SOC: Done SOC\" with 26 modules, 82 files, 1764807 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1417465702909 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "SOC.qsys " "Finished elaborating Qsys system entity \"SOC.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417465703677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdlneuralnetwork/top_rn.v 1 1 " "Found 1 design units, including 1 entities, in source file hdlneuralnetwork/top_rn.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_RN " "Found entity 1: top_RN" {  } { { "HDLNeuralNetwork/top_RN.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/top_RN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465703697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465703697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdlneuralnetwork/sumadorpuntofijo.v 1 1 " "Found 1 design units, including 1 entities, in source file hdlneuralnetwork/sumadorpuntofijo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sumadorPuntoFijo " "Found entity 1: sumadorPuntoFijo" {  } { { "HDLNeuralNetwork/sumadorPuntoFijo.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/sumadorPuntoFijo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465703703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465703703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdlneuralnetwork/registrowithmuxinput.v 1 1 " "Found 1 design units, including 1 entities, in source file hdlneuralnetwork/registrowithmuxinput.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistroWithMuxInput " "Found entity 1: RegistroWithMuxInput" {  } { { "HDLNeuralNetwork/RegistroWithMuxInput.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/RegistroWithMuxInput.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465703709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465703709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdlneuralnetwork/registrocargainterfaz.v 1 1 " "Found 1 design units, including 1 entities, in source file hdlneuralnetwork/registrocargainterfaz.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistroCargaInterfaz " "Found entity 1: RegistroCargaInterfaz" {  } { { "HDLNeuralNetwork/RegistroCargaInterfaz.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/RegistroCargaInterfaz.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465703715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465703715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdlneuralnetwork/registro.v 1 1 " "Found 1 design units, including 1 entities, in source file hdlneuralnetwork/registro.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registro " "Found entity 1: Registro" {  } { { "HDLNeuralNetwork/Registro.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/Registro.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465703721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465703721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdlneuralnetwork/multiplicadorpuntofijo.v 1 1 " "Found 1 design units, including 1 entities, in source file hdlneuralnetwork/multiplicadorpuntofijo.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicadorPuntoFijo " "Found entity 1: multiplicadorPuntoFijo" {  } { { "HDLNeuralNetwork/multiplicadorPuntoFijo.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/multiplicadorPuntoFijo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465703729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465703729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdlneuralnetwork/multiplexor32a1.v 1 1 " "Found 1 design units, including 1 entities, in source file hdlneuralnetwork/multiplexor32a1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor32a1 " "Found entity 1: multiplexor32a1" {  } { { "HDLNeuralNetwork/multiplexor32a1.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/multiplexor32a1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465703738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465703738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdlneuralnetwork/mainproyectofinal.v 1 1 " "Found 1 design units, including 1 entities, in source file hdlneuralnetwork/mainproyectofinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainProyectoFinal " "Found entity 1: MainProyectoFinal" {  } { { "HDLNeuralNetwork/MainProyectoFinal.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/MainProyectoFinal.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465703748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465703748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdlneuralnetwork/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file hdlneuralnetwork/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "HDLNeuralNetwork/lfsr.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/lfsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465703755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465703755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdlneuralnetwork/funcionactivacion.v 1 1 " "Found 1 design units, including 1 entities, in source file hdlneuralnetwork/funcionactivacion.v" { { "Info" "ISGN_ENTITY_NAME" "1 FuncionActivacion " "Found entity 1: FuncionActivacion" {  } { { "HDLNeuralNetwork/FuncionActivacion.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/FuncionActivacion.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465703762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465703762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdlneuralnetwork/fsmneuronalnetwork.v 1 1 " "Found 1 design units, including 1 entities, in source file hdlneuralnetwork/fsmneuronalnetwork.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSMNeuronalNetwork " "Found entity 1: FSMNeuronalNetwork" {  } { { "HDLNeuralNetwork/FSMNeuronalNetwork.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/FSMNeuronalNetwork.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465703769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465703769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdlneuralnetwork/escrituraregistrotomemoria.v 1 1 " "Found 1 design units, including 1 entities, in source file hdlneuralnetwork/escrituraregistrotomemoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 EscrituraRegistroToMemoria " "Found entity 1: EscrituraRegistroToMemoria" {  } { { "HDLNeuralNetwork/EscrituraRegistroToMemoria.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/EscrituraRegistroToMemoria.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465703775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465703775 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 DecoEscrituraRegistros.v(31) " "Verilog HDL Expression warning at DecoEscrituraRegistros.v(31): truncated literal to match 9 bits" {  } { { "HDLNeuralNetwork/DecoEscrituraRegistros.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/DecoEscrituraRegistros.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1417465703780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdlneuralnetwork/decoescrituraregistros.v 1 1 " "Found 1 design units, including 1 entities, in source file hdlneuralnetwork/decoescrituraregistros.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecoEscrituraRegistros " "Found entity 1: DecoEscrituraRegistros" {  } { { "HDLNeuralNetwork/DecoEscrituraRegistros.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/DecoEscrituraRegistros.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465703781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465703781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdlneuralnetwork/comparador.v 1 1 " "Found 1 design units, including 1 entities, in source file hdlneuralnetwork/comparador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "HDLNeuralNetwork/Comparador.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/Comparador.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465703787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465703787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdlneuralnetwork/aluneuronalnetwork.v 1 1 " "Found 1 design units, including 1 entities, in source file hdlneuralnetwork/aluneuronalnetwork.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUNeuronalNetwork " "Found entity 1: ALUNeuronalNetwork" {  } { { "HDLNeuralNetwork/ALUNeuronalNetwork.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/ALUNeuronalNetwork.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465703793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465703793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdlneuralnetwork/alufuncionactivacion.v 1 1 " "Found 1 design units, including 1 entities, in source file hdlneuralnetwork/alufuncionactivacion.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUfuncionActivacion " "Found entity 1: ALUfuncionActivacion" {  } { { "HDLNeuralNetwork/ALUfuncionActivacion.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/ALUfuncionActivacion.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465703799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465703799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC " "Found entity 1: SOC" {  } { { "SOC/synthesis/SOC.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465703812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465703812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/soc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC " "Found entity 1: SOC" {  } { { "db/ip/SOC/SOC.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/SOC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465703825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465703825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_nios_ii.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/soc/submodules/soc_nios_ii.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_NIOS_II_ic_data_module " "Found entity 1: SOC_NIOS_II_ic_data_module" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_NIOS_II_ic_tag_module " "Found entity 2: SOC_NIOS_II_ic_tag_module" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""} { "Info" "ISGN_ENTITY_NAME" "3 SOC_NIOS_II_bht_module " "Found entity 3: SOC_NIOS_II_bht_module" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""} { "Info" "ISGN_ENTITY_NAME" "4 SOC_NIOS_II_register_bank_a_module " "Found entity 4: SOC_NIOS_II_register_bank_a_module" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""} { "Info" "ISGN_ENTITY_NAME" "5 SOC_NIOS_II_register_bank_b_module " "Found entity 5: SOC_NIOS_II_register_bank_b_module" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""} { "Info" "ISGN_ENTITY_NAME" "6 SOC_NIOS_II_dc_tag_module " "Found entity 6: SOC_NIOS_II_dc_tag_module" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""} { "Info" "ISGN_ENTITY_NAME" "7 SOC_NIOS_II_dc_data_module " "Found entity 7: SOC_NIOS_II_dc_data_module" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""} { "Info" "ISGN_ENTITY_NAME" "8 SOC_NIOS_II_dc_victim_module " "Found entity 8: SOC_NIOS_II_dc_victim_module" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""} { "Info" "ISGN_ENTITY_NAME" "9 SOC_NIOS_II_nios2_oci_debug " "Found entity 9: SOC_NIOS_II_nios2_oci_debug" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""} { "Info" "ISGN_ENTITY_NAME" "10 SOC_NIOS_II_ociram_sp_ram_module " "Found entity 10: SOC_NIOS_II_ociram_sp_ram_module" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""} { "Info" "ISGN_ENTITY_NAME" "11 SOC_NIOS_II_nios2_ocimem " "Found entity 11: SOC_NIOS_II_nios2_ocimem" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""} { "Info" "ISGN_ENTITY_NAME" "12 SOC_NIOS_II_nios2_avalon_reg " "Found entity 12: SOC_NIOS_II_nios2_avalon_reg" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""} { "Info" "ISGN_ENTITY_NAME" "13 SOC_NIOS_II_nios2_oci_break " "Found entity 13: SOC_NIOS_II_nios2_oci_break" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""} { "Info" "ISGN_ENTITY_NAME" "14 SOC_NIOS_II_nios2_oci_xbrk " "Found entity 14: SOC_NIOS_II_nios2_oci_xbrk" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""} { "Info" "ISGN_ENTITY_NAME" "15 SOC_NIOS_II_nios2_oci_dbrk " "Found entity 15: SOC_NIOS_II_nios2_oci_dbrk" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""} { "Info" "ISGN_ENTITY_NAME" "16 SOC_NIOS_II_nios2_oci_itrace " "Found entity 16: SOC_NIOS_II_nios2_oci_itrace" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 1749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""} { "Info" "ISGN_ENTITY_NAME" "17 SOC_NIOS_II_nios2_oci_td_mode " "Found entity 17: SOC_NIOS_II_nios2_oci_td_mode" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 2106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""} { "Info" "ISGN_ENTITY_NAME" "18 SOC_NIOS_II_nios2_oci_dtrace " "Found entity 18: SOC_NIOS_II_nios2_oci_dtrace" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 2173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""} { "Info" "ISGN_ENTITY_NAME" "19 SOC_NIOS_II_nios2_oci_compute_tm_count " "Found entity 19: SOC_NIOS_II_nios2_oci_compute_tm_count" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 2267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""} { "Info" "ISGN_ENTITY_NAME" "20 SOC_NIOS_II_nios2_oci_fifowp_inc " "Found entity 20: SOC_NIOS_II_nios2_oci_fifowp_inc" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 2338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""} { "Info" "ISGN_ENTITY_NAME" "21 SOC_NIOS_II_nios2_oci_fifocount_inc " "Found entity 21: SOC_NIOS_II_nios2_oci_fifocount_inc" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 2380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""} { "Info" "ISGN_ENTITY_NAME" "22 SOC_NIOS_II_nios2_oci_fifo " "Found entity 22: SOC_NIOS_II_nios2_oci_fifo" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""} { "Info" "ISGN_ENTITY_NAME" "23 SOC_NIOS_II_nios2_oci_pib " "Found entity 23: SOC_NIOS_II_nios2_oci_pib" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 2931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""} { "Info" "ISGN_ENTITY_NAME" "24 SOC_NIOS_II_nios2_oci_im " "Found entity 24: SOC_NIOS_II_nios2_oci_im" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 2999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""} { "Info" "ISGN_ENTITY_NAME" "25 SOC_NIOS_II_nios2_performance_monitors " "Found entity 25: SOC_NIOS_II_nios2_performance_monitors" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 3115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""} { "Info" "ISGN_ENTITY_NAME" "26 SOC_NIOS_II_nios2_oci " "Found entity 26: SOC_NIOS_II_nios2_oci" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 3131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""} { "Info" "ISGN_ENTITY_NAME" "27 SOC_NIOS_II " "Found entity 27: SOC_NIOS_II" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 3701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_nios_ii_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_nios_ii_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_NIOS_II_jtag_debug_module_sysclk " "Found entity 1: SOC_NIOS_II_jtag_debug_module_sysclk" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_nios_ii_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_nios_ii_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_NIOS_II_jtag_debug_module_tck " "Found entity 1: SOC_NIOS_II_jtag_debug_module_tck" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II_jtag_debug_module_tck.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_nios_ii_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_nios_ii_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_NIOS_II_jtag_debug_module_wrapper " "Found entity 1: SOC_NIOS_II_jtag_debug_module_wrapper" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_nios_ii_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_nios_ii_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_NIOS_II_mult_cell " "Found entity 1: SOC_NIOS_II_mult_cell" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II_mult_cell.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_nios_ii_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_nios_ii_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_NIOS_II_oci_test_bench " "Found entity 1: SOC_NIOS_II_oci_test_bench" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II_oci_test_bench.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_nios_ii_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_nios_ii_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_NIOS_II_test_bench " "Found entity 1: SOC_NIOS_II_test_bench" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II_test_bench.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_RAM " "Found entity 1: SOC_RAM" {  } { { "db/ip/SOC/submodules/SOC_RAM.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOC_addr_router.sv(48) " "Verilog HDL Declaration information at SOC_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/SOC/submodules/SOC_addr_router.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417465704679 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOC_addr_router.sv(49) " "Verilog HDL Declaration information at SOC_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/SOC/submodules/SOC_addr_router.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417465704679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc/submodules/soc_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_addr_router_default_decode " "Found entity 1: SOC_addr_router_default_decode" {  } { { "db/ip/SOC/submodules/SOC_addr_router.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704681 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_addr_router " "Found entity 2: SOC_addr_router" {  } { { "db/ip/SOC/submodules/SOC_addr_router.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOC_addr_router_001.sv(48) " "Verilog HDL Declaration information at SOC_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/SOC/submodules/SOC_addr_router_001.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417465704685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOC_addr_router_001.sv(49) " "Verilog HDL Declaration information at SOC_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/SOC/submodules/SOC_addr_router_001.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417465704686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc/submodules/soc_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_addr_router_001_default_decode " "Found entity 1: SOC_addr_router_001_default_decode" {  } { { "db/ip/SOC/submodules/SOC_addr_router_001.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704688 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_addr_router_001 " "Found entity 2: SOC_addr_router_001" {  } { { "db/ip/SOC/submodules/SOC_addr_router_001.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_cmd_xbar_demux " "Found entity 1: SOC_cmd_xbar_demux" {  } { { "db/ip/SOC/submodules/SOC_cmd_xbar_demux.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_cmd_xbar_demux_001 " "Found entity 1: SOC_cmd_xbar_demux_001" {  } { { "db/ip/SOC/submodules/SOC_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_cmd_xbar_mux " "Found entity 1: SOC_cmd_xbar_mux" {  } { { "db/ip/SOC/submodules/SOC_cmd_xbar_mux.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOC_id_router.sv(48) " "Verilog HDL Declaration information at SOC_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/SOC/submodules/SOC_id_router.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417465704710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOC_id_router.sv(49) " "Verilog HDL Declaration information at SOC_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/SOC/submodules/SOC_id_router.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417465704711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc/submodules/soc_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_id_router_default_decode " "Found entity 1: SOC_id_router_default_decode" {  } { { "db/ip/SOC/submodules/SOC_id_router.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704713 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_id_router " "Found entity 2: SOC_id_router" {  } { { "db/ip/SOC/submodules/SOC_id_router.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOC_id_router_003.sv(48) " "Verilog HDL Declaration information at SOC_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/SOC/submodules/SOC_id_router_003.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417465704717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOC_id_router_003.sv(49) " "Verilog HDL Declaration information at SOC_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/SOC/submodules/SOC_id_router_003.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417465704718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc/submodules/soc_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_id_router_003_default_decode " "Found entity 1: SOC_id_router_003_default_decode" {  } { { "db/ip/SOC/submodules/SOC_id_router_003.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704719 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_id_router_003 " "Found entity 2: SOC_id_router_003" {  } { { "db/ip/SOC/submodules/SOC_id_router_003.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_irq_mapper " "Found entity 1: SOC_irq_mapper" {  } { { "db/ip/SOC/submodules/SOC_irq_mapper.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc/submodules/soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_jtag_uart_0_sim_scfifo_w " "Found entity 1: SOC_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/SOC/submodules/SOC_jtag_uart_0.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704734 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_jtag_uart_0_scfifo_w " "Found entity 2: SOC_jtag_uart_0_scfifo_w" {  } { { "db/ip/SOC/submodules/SOC_jtag_uart_0.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704734 ""} { "Info" "ISGN_ENTITY_NAME" "3 SOC_jtag_uart_0_sim_scfifo_r " "Found entity 3: SOC_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/SOC/submodules/SOC_jtag_uart_0.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704734 ""} { "Info" "ISGN_ENTITY_NAME" "4 SOC_jtag_uart_0_scfifo_r " "Found entity 4: SOC_jtag_uart_0_scfifo_r" {  } { { "db/ip/SOC/submodules/SOC_jtag_uart_0.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704734 ""} { "Info" "ISGN_ENTITY_NAME" "5 SOC_jtag_uart_0 " "Found entity 5: SOC_jtag_uart_0" {  } { { "db/ip/SOC/submodules/SOC_jtag_uart_0.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_rsp_xbar_demux " "Found entity 1: SOC_rsp_xbar_demux" {  } { { "db/ip/SOC/submodules/SOC_rsp_xbar_demux.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_rsp_xbar_demux_003 " "Found entity 1: SOC_rsp_xbar_demux_003" {  } { { "db/ip/SOC/submodules/SOC_rsp_xbar_demux_003.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_rsp_xbar_mux " "Found entity 1: SOC_rsp_xbar_mux" {  } { { "db/ip/SOC/submodules/SOC_rsp_xbar_mux.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_rsp_xbar_mux_001 " "Found entity 1: SOC_rsp_xbar_mux_001" {  } { { "db/ip/SOC/submodules/SOC_rsp_xbar_mux_001.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_sysid_qsys_0 " "Found entity 1: SOC_sysid_qsys_0" {  } { { "db/ip/SOC/submodules/SOC_sysid_qsys_0.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_timer_0 " "Found entity 1: SOC_timer_0" {  } { { "db/ip/SOC/submodules/SOC_timer_0.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/SOC/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/SOC/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/SOC/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704791 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/SOC/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/SOC/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/SOC/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/SOC/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/SOC/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/SOC/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/SOC/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/SOC/submodules/altera_reset_controller.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/SOC/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc/submodules/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "db/ip/SOC/submodules/lfsr.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/lfsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465704850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465704850 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Start MainProyectoFinal.v(60) " "Verilog HDL Implicit Net warning at MainProyectoFinal.v(60): created implicit net for \"Start\"" {  } { { "HDLNeuralNetwork/MainProyectoFinal.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/MainProyectoFinal.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417465704851 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_NIOS_II.v(2074) " "Verilog HDL or VHDL warning at SOC_NIOS_II.v(2074): conditional expression evaluates to a constant" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 2074 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417465704886 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_NIOS_II.v(2076) " "Verilog HDL or VHDL warning at SOC_NIOS_II.v(2076): conditional expression evaluates to a constant" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 2076 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417465704886 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_NIOS_II.v(2232) " "Verilog HDL or VHDL warning at SOC_NIOS_II.v(2232): conditional expression evaluates to a constant" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 2232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417465704887 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_NIOS_II.v(3060) " "Verilog HDL or VHDL warning at SOC_NIOS_II.v(3060): conditional expression evaluates to a constant" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 3060 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417465704891 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_RN " "Elaborating entity \"top_RN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1417465705090 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "R top_RN.v(7) " "Verilog HDL warning at top_RN.v(7): object R used but never assigned" {  } { { "HDLNeuralNetwork/top_RN.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/top_RN.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1417465705091 "|top_RN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "R\[7..0\] 0 top_RN.v(7) " "Net \"R\[7..0\]\" at top_RN.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "HDLNeuralNetwork/top_RN.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/top_RN.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1417465705092 "|top_RN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC SOC:u0 " "Elaborating entity \"SOC\" for hierarchy \"SOC:u0\"" {  } { { "HDLNeuralNetwork/top_RN.v" "u0" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/top_RN.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465705104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_RAM SOC:u0\|SOC_RAM:ram " "Elaborating entity \"SOC_RAM\" for hierarchy \"SOC:u0\|SOC_RAM:ram\"" {  } { { "SOC/synthesis/SOC.v" "ram" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465705315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOC:u0\|SOC_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOC:u0\|SOC_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/SOC/submodules/SOC_RAM.v" "the_altsyncram" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_RAM.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465705437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:u0\|SOC_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SOC:u0\|SOC_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/SOC/submodules/SOC_RAM.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_RAM.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417465705453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:u0\|SOC_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SOC:u0\|SOC_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465705454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SOC_RAM.hex " "Parameter \"init_file\" = \"SOC_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465705454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465705454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465705454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465705454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465705454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465705454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465705454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465705454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465705454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465705454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465705454 ""}  } { { "db/ip/SOC/submodules/SOC_RAM.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_RAM.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417465705454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j9b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j9b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j9b1 " "Found entity 1: altsyncram_j9b1" {  } { { "db/altsyncram_j9b1.tdf" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/altsyncram_j9b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465705546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465705546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j9b1 SOC:u0\|SOC_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j9b1:auto_generated " "Elaborating entity \"altsyncram_j9b1\" for hierarchy \"SOC:u0\|SOC_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j9b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465705550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II SOC:u0\|SOC_NIOS_II:nios_ii " "Elaborating entity \"SOC_NIOS_II\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\"" {  } { { "SOC/synthesis/SOC.v" "nios_ii" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465706068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_test_bench SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_test_bench:the_SOC_NIOS_II_test_bench " "Elaborating entity \"SOC_NIOS_II_test_bench\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_test_bench:the_SOC_NIOS_II_test_bench\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_SOC_NIOS_II_test_bench" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 6001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465706460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_ic_data_module SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_ic_data_module:SOC_NIOS_II_ic_data " "Elaborating entity \"SOC_NIOS_II_ic_data_module\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_ic_data_module:SOC_NIOS_II_ic_data\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "SOC_NIOS_II_ic_data" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 7026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465706482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_ic_data_module:SOC_NIOS_II_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_ic_data_module:SOC_NIOS_II_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_altsyncram" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465706501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qed1 " "Found entity 1: altsyncram_qed1" {  } { { "db/altsyncram_qed1.tdf" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/altsyncram_qed1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465706609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465706609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qed1 SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_ic_data_module:SOC_NIOS_II_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated " "Elaborating entity \"altsyncram_qed1\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_ic_data_module:SOC_NIOS_II_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465706613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_ic_tag_module SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_ic_tag_module:SOC_NIOS_II_ic_tag " "Elaborating entity \"SOC_NIOS_II_ic_tag_module\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_ic_tag_module:SOC_NIOS_II_ic_tag\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "SOC_NIOS_II_ic_tag" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 7092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465706662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_ic_tag_module:SOC_NIOS_II_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_ic_tag_module:SOC_NIOS_II_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_altsyncram" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465706678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4rg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4rg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4rg1 " "Found entity 1: altsyncram_4rg1" {  } { { "db/altsyncram_4rg1.tdf" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/altsyncram_4rg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465706790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465706790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4rg1 SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_ic_tag_module:SOC_NIOS_II_ic_tag\|altsyncram:the_altsyncram\|altsyncram_4rg1:auto_generated " "Elaborating entity \"altsyncram_4rg1\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_ic_tag_module:SOC_NIOS_II_ic_tag\|altsyncram:the_altsyncram\|altsyncram_4rg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465706793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_bht_module SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_bht_module:SOC_NIOS_II_bht " "Elaborating entity \"SOC_NIOS_II_bht_module\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_bht_module:SOC_NIOS_II_bht\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "SOC_NIOS_II_bht" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 7296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465706958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_bht_module:SOC_NIOS_II_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_bht_module:SOC_NIOS_II_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_altsyncram" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465706976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_veg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_veg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_veg1 " "Found entity 1: altsyncram_veg1" {  } { { "db/altsyncram_veg1.tdf" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/altsyncram_veg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465707083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465707083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_veg1 SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_bht_module:SOC_NIOS_II_bht\|altsyncram:the_altsyncram\|altsyncram_veg1:auto_generated " "Elaborating entity \"altsyncram_veg1\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_bht_module:SOC_NIOS_II_bht\|altsyncram:the_altsyncram\|altsyncram_veg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465707087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_register_bank_a_module SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_register_bank_a_module:SOC_NIOS_II_register_bank_a " "Elaborating entity \"SOC_NIOS_II_register_bank_a_module\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_register_bank_a_module:SOC_NIOS_II_register_bank_a\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "SOC_NIOS_II_register_bank_a" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 7442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465707133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_register_bank_a_module:SOC_NIOS_II_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_register_bank_a_module:SOC_NIOS_II_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_altsyncram" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465707152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vsf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vsf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vsf1 " "Found entity 1: altsyncram_vsf1" {  } { { "db/altsyncram_vsf1.tdf" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/altsyncram_vsf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465707270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465707270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vsf1 SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_register_bank_a_module:SOC_NIOS_II_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vsf1:auto_generated " "Elaborating entity \"altsyncram_vsf1\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_register_bank_a_module:SOC_NIOS_II_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vsf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465707274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_register_bank_b_module SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_register_bank_b_module:SOC_NIOS_II_register_bank_b " "Elaborating entity \"SOC_NIOS_II_register_bank_b_module\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_register_bank_b_module:SOC_NIOS_II_register_bank_b\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "SOC_NIOS_II_register_bank_b" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 7463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465707655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_register_bank_b_module:SOC_NIOS_II_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_register_bank_b_module:SOC_NIOS_II_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_altsyncram" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465707673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0tf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0tf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0tf1 " "Found entity 1: altsyncram_0tf1" {  } { { "db/altsyncram_0tf1.tdf" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/altsyncram_0tf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465707783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465707783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0tf1 SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_register_bank_b_module:SOC_NIOS_II_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_0tf1:auto_generated " "Elaborating entity \"altsyncram_0tf1\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_register_bank_b_module:SOC_NIOS_II_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_0tf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465707786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_dc_tag_module SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_dc_tag_module:SOC_NIOS_II_dc_tag " "Elaborating entity \"SOC_NIOS_II_dc_tag_module\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_dc_tag_module:SOC_NIOS_II_dc_tag\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "SOC_NIOS_II_dc_tag" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 7896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465708174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_dc_tag_module:SOC_NIOS_II_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_dc_tag_module:SOC_NIOS_II_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_altsyncram" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465708191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p0g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p0g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p0g1 " "Found entity 1: altsyncram_p0g1" {  } { { "db/altsyncram_p0g1.tdf" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/altsyncram_p0g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465708294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465708294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p0g1 SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_dc_tag_module:SOC_NIOS_II_dc_tag\|altsyncram:the_altsyncram\|altsyncram_p0g1:auto_generated " "Elaborating entity \"altsyncram_p0g1\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_dc_tag_module:SOC_NIOS_II_dc_tag\|altsyncram:the_altsyncram\|altsyncram_p0g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465708297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_dc_data_module SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_dc_data_module:SOC_NIOS_II_dc_data " "Elaborating entity \"SOC_NIOS_II_dc_data_module\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_dc_data_module:SOC_NIOS_II_dc_data\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "SOC_NIOS_II_dc_data" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 7950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465708403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_dc_data_module:SOC_NIOS_II_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_dc_data_module:SOC_NIOS_II_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_altsyncram" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465708421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_29f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_29f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_29f1 " "Found entity 1: altsyncram_29f1" {  } { { "db/altsyncram_29f1.tdf" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/altsyncram_29f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465708530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465708530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_29f1 SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_dc_data_module:SOC_NIOS_II_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated " "Elaborating entity \"altsyncram_29f1\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_dc_data_module:SOC_NIOS_II_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465708534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_dc_victim_module SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_dc_victim_module:SOC_NIOS_II_dc_victim " "Elaborating entity \"SOC_NIOS_II_dc_victim_module\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_dc_victim_module:SOC_NIOS_II_dc_victim\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "SOC_NIOS_II_dc_victim" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 8077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465708631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_dc_victim_module:SOC_NIOS_II_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_dc_victim_module:SOC_NIOS_II_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_altsyncram" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465708656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9vc1 " "Found entity 1: altsyncram_9vc1" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/altsyncram_9vc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465708788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465708788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9vc1 SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_dc_victim_module:SOC_NIOS_II_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated " "Elaborating entity \"altsyncram_9vc1\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_dc_victim_module:SOC_NIOS_II_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465708791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_mult_cell SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell " "Elaborating entity \"SOC_NIOS_II_mult_cell\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_SOC_NIOS_II_mult_cell" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 9729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465708840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465708899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_mpt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_mpt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_mpt2 " "Found entity 1: altera_mult_add_mpt2" {  } { { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/altera_mult_add_mpt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465709004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465709004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_mpt2 SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated " "Elaborating entity \"altera_mult_add_mpt2\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465709009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_mpt2.v" "altera_mult_add_rtl1" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465709087 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1417465709109 "|top_RN|SOC:u0|SOC_NIOS_II:nios_ii|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465709168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465709188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465709207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465709223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465709239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465709381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465709401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465709417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465709433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465709504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465709589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465709616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465709637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465709670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465709863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465709932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465709951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465709980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465710006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465710036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465710068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465710090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465710118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_opt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_opt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_opt2 " "Found entity 1: altera_mult_add_opt2" {  } { { "db/altera_mult_add_opt2.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/altera_mult_add_opt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465710223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465710223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_opt2 SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated " "Elaborating entity \"altera_mult_add_opt2\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465710228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_opt2.v" "altera_mult_add_rtl1" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465710256 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1417465710274 "|top_RN|SOC:u0|SOC_NIOS_II:nios_ii|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465710966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_nios2_oci SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci " "Elaborating entity \"SOC_NIOS_II_nios2_oci\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_SOC_NIOS_II_nios2_oci" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 9969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465710991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_nios2_oci_debug SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_debug:the_SOC_NIOS_II_nios2_oci_debug " "Elaborating entity \"SOC_NIOS_II_nios2_oci_debug\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_debug:the_SOC_NIOS_II_nios2_oci_debug\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_SOC_NIOS_II_nios2_oci_debug" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465711028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_debug:the_SOC_NIOS_II_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_debug:the_SOC_NIOS_II_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_altera_std_synchronizer" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465711079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_nios2_ocimem SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_ocimem:the_SOC_NIOS_II_nios2_ocimem " "Elaborating entity \"SOC_NIOS_II_nios2_ocimem\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_ocimem:the_SOC_NIOS_II_nios2_ocimem\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_SOC_NIOS_II_nios2_ocimem" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465711090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_ociram_sp_ram_module SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_ocimem:the_SOC_NIOS_II_nios2_ocimem\|SOC_NIOS_II_ociram_sp_ram_module:SOC_NIOS_II_ociram_sp_ram " "Elaborating entity \"SOC_NIOS_II_ociram_sp_ram_module\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_ocimem:the_SOC_NIOS_II_nios2_ocimem\|SOC_NIOS_II_ociram_sp_ram_module:SOC_NIOS_II_ociram_sp_ram\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "SOC_NIOS_II_ociram_sp_ram" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465711112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_ocimem:the_SOC_NIOS_II_nios2_ocimem\|SOC_NIOS_II_ociram_sp_ram_module:SOC_NIOS_II_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_ocimem:the_SOC_NIOS_II_nios2_ocimem\|SOC_NIOS_II_ociram_sp_ram_module:SOC_NIOS_II_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_altsyncram" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465711130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qd71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qd71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qd71 " "Found entity 1: altsyncram_qd71" {  } { { "db/altsyncram_qd71.tdf" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/altsyncram_qd71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465711238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465711238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qd71 SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_ocimem:the_SOC_NIOS_II_nios2_ocimem\|SOC_NIOS_II_ociram_sp_ram_module:SOC_NIOS_II_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qd71:auto_generated " "Elaborating entity \"altsyncram_qd71\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_ocimem:the_SOC_NIOS_II_nios2_ocimem\|SOC_NIOS_II_ociram_sp_ram_module:SOC_NIOS_II_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qd71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465711241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_nios2_avalon_reg SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_avalon_reg:the_SOC_NIOS_II_nios2_avalon_reg " "Elaborating entity \"SOC_NIOS_II_nios2_avalon_reg\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_avalon_reg:the_SOC_NIOS_II_nios2_avalon_reg\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_SOC_NIOS_II_nios2_avalon_reg" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 3387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465711628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_nios2_oci_break SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_break:the_SOC_NIOS_II_nios2_oci_break " "Elaborating entity \"SOC_NIOS_II_nios2_oci_break\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_break:the_SOC_NIOS_II_nios2_oci_break\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_SOC_NIOS_II_nios2_oci_break" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 3418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465711640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_nios2_oci_xbrk SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_xbrk:the_SOC_NIOS_II_nios2_oci_xbrk " "Elaborating entity \"SOC_NIOS_II_nios2_oci_xbrk\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_xbrk:the_SOC_NIOS_II_nios2_oci_xbrk\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_SOC_NIOS_II_nios2_oci_xbrk" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465711660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_nios2_oci_dbrk SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_dbrk:the_SOC_NIOS_II_nios2_oci_dbrk " "Elaborating entity \"SOC_NIOS_II_nios2_oci_dbrk\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_dbrk:the_SOC_NIOS_II_nios2_oci_dbrk\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_SOC_NIOS_II_nios2_oci_dbrk" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 3468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465711670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_nios2_oci_itrace SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_itrace:the_SOC_NIOS_II_nios2_oci_itrace " "Elaborating entity \"SOC_NIOS_II_nios2_oci_itrace\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_itrace:the_SOC_NIOS_II_nios2_oci_itrace\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_SOC_NIOS_II_nios2_oci_itrace" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 3509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465711682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_nios2_oci_dtrace SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_dtrace:the_SOC_NIOS_II_nios2_oci_dtrace " "Elaborating entity \"SOC_NIOS_II_nios2_oci_dtrace\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_dtrace:the_SOC_NIOS_II_nios2_oci_dtrace\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_SOC_NIOS_II_nios2_oci_dtrace" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 3524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465711700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_nios2_oci_td_mode SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_dtrace:the_SOC_NIOS_II_nios2_oci_dtrace\|SOC_NIOS_II_nios2_oci_td_mode:SOC_NIOS_II_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SOC_NIOS_II_nios2_oci_td_mode\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_dtrace:the_SOC_NIOS_II_nios2_oci_dtrace\|SOC_NIOS_II_nios2_oci_td_mode:SOC_NIOS_II_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "SOC_NIOS_II_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465711716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_nios2_oci_fifo SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_fifo:the_SOC_NIOS_II_nios2_oci_fifo " "Elaborating entity \"SOC_NIOS_II_nios2_oci_fifo\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_fifo:the_SOC_NIOS_II_nios2_oci_fifo\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_SOC_NIOS_II_nios2_oci_fifo" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465711725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_nios2_oci_compute_tm_count SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_fifo:the_SOC_NIOS_II_nios2_oci_fifo\|SOC_NIOS_II_nios2_oci_compute_tm_count:SOC_NIOS_II_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"SOC_NIOS_II_nios2_oci_compute_tm_count\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_fifo:the_SOC_NIOS_II_nios2_oci_fifo\|SOC_NIOS_II_nios2_oci_compute_tm_count:SOC_NIOS_II_nios2_oci_compute_tm_count_tm_count\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "SOC_NIOS_II_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465711768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_nios2_oci_fifowp_inc SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_fifo:the_SOC_NIOS_II_nios2_oci_fifo\|SOC_NIOS_II_nios2_oci_fifowp_inc:SOC_NIOS_II_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"SOC_NIOS_II_nios2_oci_fifowp_inc\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_fifo:the_SOC_NIOS_II_nios2_oci_fifo\|SOC_NIOS_II_nios2_oci_fifowp_inc:SOC_NIOS_II_nios2_oci_fifowp_inc_fifowp\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "SOC_NIOS_II_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465711775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_nios2_oci_fifocount_inc SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_fifo:the_SOC_NIOS_II_nios2_oci_fifo\|SOC_NIOS_II_nios2_oci_fifocount_inc:SOC_NIOS_II_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"SOC_NIOS_II_nios2_oci_fifocount_inc\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_fifo:the_SOC_NIOS_II_nios2_oci_fifo\|SOC_NIOS_II_nios2_oci_fifocount_inc:SOC_NIOS_II_nios2_oci_fifocount_inc_fifocount\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "SOC_NIOS_II_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465711783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_oci_test_bench SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_fifo:the_SOC_NIOS_II_nios2_oci_fifo\|SOC_NIOS_II_oci_test_bench:the_SOC_NIOS_II_oci_test_bench " "Elaborating entity \"SOC_NIOS_II_oci_test_bench\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_fifo:the_SOC_NIOS_II_nios2_oci_fifo\|SOC_NIOS_II_oci_test_bench:the_SOC_NIOS_II_oci_test_bench\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_SOC_NIOS_II_oci_test_bench" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465711793 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "SOC_NIOS_II_oci_test_bench " "Entity \"SOC_NIOS_II_oci_test_bench\" contains only dangling pins" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_SOC_NIOS_II_oci_test_bench" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 2582 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1417465711794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_nios2_oci_pib SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_pib:the_SOC_NIOS_II_nios2_oci_pib " "Elaborating entity \"SOC_NIOS_II_nios2_oci_pib\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_pib:the_SOC_NIOS_II_nios2_oci_pib\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_SOC_NIOS_II_nios2_oci_pib" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465711801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_nios2_oci_im SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_im:the_SOC_NIOS_II_nios2_oci_im " "Elaborating entity \"SOC_NIOS_II_nios2_oci_im\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_im:the_SOC_NIOS_II_nios2_oci_im\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_SOC_NIOS_II_nios2_oci_im" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465711809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_jtag_debug_module_wrapper SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_jtag_debug_module_wrapper:the_SOC_NIOS_II_jtag_debug_module_wrapper " "Elaborating entity \"SOC_NIOS_II_jtag_debug_module_wrapper\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_jtag_debug_module_wrapper:the_SOC_NIOS_II_jtag_debug_module_wrapper\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_SOC_NIOS_II_jtag_debug_module_wrapper" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 3679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465711821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_jtag_debug_module_tck SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_jtag_debug_module_wrapper:the_SOC_NIOS_II_jtag_debug_module_wrapper\|SOC_NIOS_II_jtag_debug_module_tck:the_SOC_NIOS_II_jtag_debug_module_tck " "Elaborating entity \"SOC_NIOS_II_jtag_debug_module_tck\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_jtag_debug_module_wrapper:the_SOC_NIOS_II_jtag_debug_module_wrapper\|SOC_NIOS_II_jtag_debug_module_tck:the_SOC_NIOS_II_jtag_debug_module_tck\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II_jtag_debug_module_wrapper.v" "the_SOC_NIOS_II_jtag_debug_module_tck" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465711837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_NIOS_II_jtag_debug_module_sysclk SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_jtag_debug_module_wrapper:the_SOC_NIOS_II_jtag_debug_module_wrapper\|SOC_NIOS_II_jtag_debug_module_sysclk:the_SOC_NIOS_II_jtag_debug_module_sysclk " "Elaborating entity \"SOC_NIOS_II_jtag_debug_module_sysclk\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_jtag_debug_module_wrapper:the_SOC_NIOS_II_jtag_debug_module_wrapper\|SOC_NIOS_II_jtag_debug_module_sysclk:the_SOC_NIOS_II_jtag_debug_module_sysclk\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II_jtag_debug_module_wrapper.v" "the_SOC_NIOS_II_jtag_debug_module_sysclk" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465711869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_jtag_debug_module_wrapper:the_SOC_NIOS_II_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_NIOS_II_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_jtag_debug_module_wrapper:the_SOC_NIOS_II_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_NIOS_II_jtag_debug_module_phy\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II_jtag_debug_module_wrapper.v" "SOC_NIOS_II_jtag_debug_module_phy" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465711937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_jtag_debug_module_wrapper:the_SOC_NIOS_II_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_NIOS_II_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_jtag_debug_module_wrapper:the_SOC_NIOS_II_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_NIOS_II_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465711951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_jtag_uart_0 SOC:u0\|SOC_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"SOC_jtag_uart_0\" for hierarchy \"SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\"" {  } { { "SOC/synthesis/SOC.v" "jtag_uart_0" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465711969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_jtag_uart_0_scfifo_w SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w " "Elaborating entity \"SOC_jtag_uart_0_scfifo_w\" for hierarchy \"SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/SOC/submodules/SOC_jtag_uart_0.v" "the_SOC_jtag_uart_0_scfifo_w" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465711985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/SOC/submodules/SOC_jtag_uart_0.v" "wfifo" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465712111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/SOC/submodules/SOC_jtag_uart_0.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417465712121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465712121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465712121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465712121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465712121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465712121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465712121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465712121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465712121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465712121 ""}  } { { "db/ip/SOC/submodules/SOC_jtag_uart_0.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417465712121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465712211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465712211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465712215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465712252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465712252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465712256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465712293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465712293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465712297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465712399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465712399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465712405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465712504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465712504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465712508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465712607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465712607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465712614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465712719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465712719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_w:the_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465712725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_jtag_uart_0_scfifo_r SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r " "Elaborating entity \"SOC_jtag_uart_0_scfifo_r\" for hierarchy \"SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|SOC_jtag_uart_0_scfifo_r:the_SOC_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/SOC/submodules/SOC_jtag_uart_0.v" "the_SOC_jtag_uart_0_scfifo_r" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465712749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/SOC/submodules/SOC_jtag_uart_0.v" "SOC_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465712919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/SOC/submodules/SOC_jtag_uart_0.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417465712941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"SOC:u0\|SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOC_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465712941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465712941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465712941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465712941 ""}  } { { "db/ip/SOC/submodules/SOC_jtag_uart_0.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417465712941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_sysid_qsys_0 SOC:u0\|SOC_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"SOC_sysid_qsys_0\" for hierarchy \"SOC:u0\|SOC_sysid_qsys_0:sysid_qsys_0\"" {  } { { "SOC/synthesis/SOC.v" "sysid_qsys_0" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465712950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_timer_0 SOC:u0\|SOC_timer_0:timer_0 " "Elaborating entity \"SOC_timer_0\" for hierarchy \"SOC:u0\|SOC_timer_0:timer_0\"" {  } { { "SOC/synthesis/SOC.v" "timer_0" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465712960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr SOC:u0\|lfsr:ifsr_0 " "Elaborating entity \"lfsr\" for hierarchy \"SOC:u0\|lfsr:ifsr_0\"" {  } { { "SOC/synthesis/SOC.v" "ifsr_0" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465712985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SOC:u0\|altera_merlin_master_translator:nios_ii_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SOC:u0\|altera_merlin_master_translator:nios_ii_instruction_master_translator\"" {  } { { "SOC/synthesis/SOC.v" "nios_ii_instruction_master_translator" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465712998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SOC:u0\|altera_merlin_master_translator:nios_ii_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SOC:u0\|altera_merlin_master_translator:nios_ii_data_master_translator\"" {  } { { "SOC/synthesis/SOC.v" "nios_ii_data_master_translator" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOC:u0\|altera_merlin_slave_translator:nios_ii_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOC:u0\|altera_merlin_slave_translator:nios_ii_jtag_debug_module_translator\"" {  } { { "SOC/synthesis/SOC.v" "nios_ii_jtag_debug_module_translator" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOC:u0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOC:u0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "SOC/synthesis/SOC.v" "ram_s1_translator" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOC:u0\|altera_merlin_slave_translator:ifsr_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOC:u0\|altera_merlin_slave_translator:ifsr_0_avalon_slave_0_translator\"" {  } { { "SOC/synthesis/SOC.v" "ifsr_0_avalon_slave_0_translator" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOC:u0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOC:u0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "SOC/synthesis/SOC.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOC:u0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOC:u0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "SOC/synthesis/SOC.v" "timer_0_s1_translator" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 1077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SOC:u0\|altera_merlin_master_agent:nios_ii_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SOC:u0\|altera_merlin_master_agent:nios_ii_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SOC/synthesis/SOC.v" "nios_ii_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 1157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SOC:u0\|altera_merlin_master_agent:nios_ii_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SOC:u0\|altera_merlin_master_agent:nios_ii_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SOC/synthesis/SOC.v" "nios_ii_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SOC:u0\|altera_merlin_slave_agent:nios_ii_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SOC:u0\|altera_merlin_slave_agent:nios_ii_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "SOC/synthesis/SOC.v" "nios_ii_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 1318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SOC:u0\|altera_merlin_slave_agent:nios_ii_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SOC:u0\|altera_merlin_slave_agent:nios_ii_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/SOC/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SOC:u0\|altera_avalon_sc_fifo:nios_ii_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SOC:u0\|altera_avalon_sc_fifo:nios_ii_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SOC/synthesis/SOC.v" "nios_ii_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 1359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_addr_router SOC:u0\|SOC_addr_router:addr_router " "Elaborating entity \"SOC_addr_router\" for hierarchy \"SOC:u0\|SOC_addr_router:addr_router\"" {  } { { "SOC/synthesis/SOC.v" "addr_router" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_addr_router_default_decode SOC:u0\|SOC_addr_router:addr_router\|SOC_addr_router_default_decode:the_default_decode " "Elaborating entity \"SOC_addr_router_default_decode\" for hierarchy \"SOC:u0\|SOC_addr_router:addr_router\|SOC_addr_router_default_decode:the_default_decode\"" {  } { { "db/ip/SOC/submodules/SOC_addr_router.sv" "the_default_decode" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_addr_router.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_addr_router_001 SOC:u0\|SOC_addr_router_001:addr_router_001 " "Elaborating entity \"SOC_addr_router_001\" for hierarchy \"SOC:u0\|SOC_addr_router_001:addr_router_001\"" {  } { { "SOC/synthesis/SOC.v" "addr_router_001" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 2001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_addr_router_001_default_decode SOC:u0\|SOC_addr_router_001:addr_router_001\|SOC_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"SOC_addr_router_001_default_decode\" for hierarchy \"SOC:u0\|SOC_addr_router_001:addr_router_001\|SOC_addr_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/SOC/submodules/SOC_addr_router_001.sv" "the_default_decode" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_addr_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_id_router SOC:u0\|SOC_id_router:id_router " "Elaborating entity \"SOC_id_router\" for hierarchy \"SOC:u0\|SOC_id_router:id_router\"" {  } { { "SOC/synthesis/SOC.v" "id_router" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 2017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_id_router_default_decode SOC:u0\|SOC_id_router:id_router\|SOC_id_router_default_decode:the_default_decode " "Elaborating entity \"SOC_id_router_default_decode\" for hierarchy \"SOC:u0\|SOC_id_router:id_router\|SOC_id_router_default_decode:the_default_decode\"" {  } { { "db/ip/SOC/submodules/SOC_id_router.sv" "the_default_decode" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_id_router_003 SOC:u0\|SOC_id_router_003:id_router_003 " "Elaborating entity \"SOC_id_router_003\" for hierarchy \"SOC:u0\|SOC_id_router_003:id_router_003\"" {  } { { "SOC/synthesis/SOC.v" "id_router_003" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_id_router_003_default_decode SOC:u0\|SOC_id_router_003:id_router_003\|SOC_id_router_003_default_decode:the_default_decode " "Elaborating entity \"SOC_id_router_003_default_decode\" for hierarchy \"SOC:u0\|SOC_id_router_003:id_router_003\|SOC_id_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/SOC/submodules/SOC_id_router_003.sv" "the_default_decode" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter SOC:u0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"SOC:u0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "SOC/synthesis/SOC.v" "limiter" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 2142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SOC:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SOC:u0\|altera_reset_controller:rst_controller\"" {  } { { "SOC/synthesis/SOC.v" "rst_controller" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 2214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SOC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SOC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/SOC/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cmd_xbar_demux SOC:u0\|SOC_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"SOC_cmd_xbar_demux\" for hierarchy \"SOC:u0\|SOC_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "SOC/synthesis/SOC.v" "cmd_xbar_demux" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 2243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cmd_xbar_demux_001 SOC:u0\|SOC_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"SOC_cmd_xbar_demux_001\" for hierarchy \"SOC:u0\|SOC_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "SOC/synthesis/SOC.v" "cmd_xbar_demux_001" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 2290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cmd_xbar_mux SOC:u0\|SOC_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"SOC_cmd_xbar_mux\" for hierarchy \"SOC:u0\|SOC_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "SOC/synthesis/SOC.v" "cmd_xbar_mux" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 2313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SOC:u0\|SOC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SOC:u0\|SOC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/SOC/submodules/SOC_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SOC:u0\|SOC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SOC:u0\|SOC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/SOC/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_rsp_xbar_demux SOC:u0\|SOC_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"SOC_rsp_xbar_demux\" for hierarchy \"SOC:u0\|SOC_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "SOC/synthesis/SOC.v" "rsp_xbar_demux" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 2382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_rsp_xbar_demux_003 SOC:u0\|SOC_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"SOC_rsp_xbar_demux_003\" for hierarchy \"SOC:u0\|SOC_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "SOC/synthesis/SOC.v" "rsp_xbar_demux_003" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 2445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_rsp_xbar_mux SOC:u0\|SOC_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"SOC_rsp_xbar_mux\" for hierarchy \"SOC:u0\|SOC_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "SOC/synthesis/SOC.v" "rsp_xbar_mux" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 2508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SOC:u0\|SOC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SOC:u0\|SOC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/SOC/submodules/SOC_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SOC:u0\|SOC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SOC:u0\|SOC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/SOC/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_rsp_xbar_mux_001 SOC:u0\|SOC_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"SOC_rsp_xbar_mux_001\" for hierarchy \"SOC:u0\|SOC_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "SOC/synthesis/SOC.v" "rsp_xbar_mux_001" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 2555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SOC:u0\|SOC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SOC:u0\|SOC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/SOC/submodules/SOC_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SOC:u0\|SOC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SOC:u0\|SOC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/SOC/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_irq_mapper SOC:u0\|SOC_irq_mapper:irq_mapper " "Elaborating entity \"SOC_irq_mapper\" for hierarchy \"SOC:u0\|SOC_irq_mapper:irq_mapper\"" {  } { { "SOC/synthesis/SOC.v" "irq_mapper" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/SOC/synthesis/SOC.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465713780 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SOC_NIOS_II_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SOC_NIOS_II_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "the_SOC_NIOS_II_nios2_oci_itrace" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 3509 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1417465715067 "|top_RN|SOC:u0|SOC_NIOS_II:nios_ii|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci|SOC_NIOS_II_nios2_oci_itrace:the_SOC_NIOS_II_nios2_oci_itrace"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "SOC:u0\|SOC_NIOS_II:nios_ii\|Add18 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"SOC:u0\|SOC_NIOS_II:nios_ii\|Add18\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "Add18" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 8661 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417465720172 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417465720172 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417465720172 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1417465720172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:u0\|SOC_NIOS_II:nios_ii\|lpm_add_sub:Add18 " "Elaborated megafunction instantiation \"SOC:u0\|SOC_NIOS_II:nios_ii\|lpm_add_sub:Add18\"" {  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 8661 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417465720289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:u0\|SOC_NIOS_II:nios_ii\|lpm_add_sub:Add18 " "Instantiated megafunction \"SOC:u0\|SOC_NIOS_II:nios_ii\|lpm_add_sub:Add18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465720289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465720289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465720289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465720289 ""}  } { { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 8661 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417465720289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465720377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465720377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417465720478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465720478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465720478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465720478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465720478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465720478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465720478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465720478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465720478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465720478 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417465720478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1l01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1l01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1l01 " "Found entity 1: mult_1l01" {  } { { "db/mult_1l01.tdf" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/mult_1l01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465720564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465720564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417465720599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_mult_cell:the_SOC_NIOS_II_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465720599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465720599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465720599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465720599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465720599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465720599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465720599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465720599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417465720599 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417465720599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1s01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1s01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1s01 " "Found entity 1: mult_1s01" {  } { { "db/mult_1s01.tdf" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/mult_1s01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417465720685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417465720685 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1417465721866 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1417465721866 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1417465721997 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1417465721997 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1417465721997 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1417465721997 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1417465721997 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1417465722018 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 5901 -1 0 } } { "db/ip/SOC/submodules/SOC_jtag_uart_0.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 5505 -1 0 } } { "db/ip/SOC/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "db/ip/SOC/submodules/SOC_jtag_uart_0.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_jtag_uart_0.v" 348 -1 0 } } { "db/ip/SOC/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 5933 -1 0 } } { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 9157 -1 0 } } { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 990 -1 0 } } { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 9306 -1 0 } } { "db/ip/SOC/submodules/SOC_NIOS_II.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_NIOS_II.v" 5864 -1 0 } } { "db/ip/SOC/submodules/SOC_timer_0.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/SOC_timer_0.v" 166 -1 0 } } { "HDLNeuralNetwork/lfsr.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/lfsr.v" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1417465722301 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1417465722301 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[0\] GND " "Pin \"LEDs\[0\]\" is stuck at GND" {  } { { "HDLNeuralNetwork/top_RN.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/top_RN.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417465723924 "|top_RN|LEDs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[1\] GND " "Pin \"LEDs\[1\]\" is stuck at GND" {  } { { "HDLNeuralNetwork/top_RN.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/top_RN.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417465723924 "|top_RN|LEDs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[2\] GND " "Pin \"LEDs\[2\]\" is stuck at GND" {  } { { "HDLNeuralNetwork/top_RN.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/top_RN.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417465723924 "|top_RN|LEDs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[3\] GND " "Pin \"LEDs\[3\]\" is stuck at GND" {  } { { "HDLNeuralNetwork/top_RN.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/top_RN.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417465723924 "|top_RN|LEDs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[4\] GND " "Pin \"LEDs\[4\]\" is stuck at GND" {  } { { "HDLNeuralNetwork/top_RN.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/top_RN.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417465723924 "|top_RN|LEDs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[5\] GND " "Pin \"LEDs\[5\]\" is stuck at GND" {  } { { "HDLNeuralNetwork/top_RN.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/top_RN.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417465723924 "|top_RN|LEDs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[6\] GND " "Pin \"LEDs\[6\]\" is stuck at GND" {  } { { "HDLNeuralNetwork/top_RN.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/top_RN.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417465723924 "|top_RN|LEDs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[7\] GND " "Pin \"LEDs\[7\]\" is stuck at GND" {  } { { "HDLNeuralNetwork/top_RN.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/top_RN.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417465723924 "|top_RN|LEDs[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1417465723924 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1417465725482 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1417465725753 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1417465725753 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417465725843 "|top_RN|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1417465725843 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/output_files/ProyectoFinal.map.smsg " "Generated suppressed messages file C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/output_files/ProyectoFinal.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1417465726381 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1417465728297 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417465728297 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4310 " "Implemented 4310 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1417465728885 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1417465728885 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4031 " "Implemented 4031 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1417465728885 ""} { "Info" "ICUT_CUT_TM_RAMS" "261 " "Implemented 261 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1417465728885 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1417465728885 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1417465728885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "603 " "Peak virtual memory: 603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417465728965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 01 14:28:48 2014 " "Processing ended: Mon Dec 01 14:28:48 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417465728965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417465728965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417465728965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417465728965 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417465730956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417465730957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 01 14:28:50 2014 " "Processing started: Mon Dec 01 14:28:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417465730957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1417465730957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProyectoFinal -c ProyectoFinal " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ProyectoFinal -c ProyectoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1417465730957 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1417465731214 ""}
{ "Info" "0" "" "Project  = ProyectoFinal" {  } {  } 0 0 "Project  = ProyectoFinal" 0 0 "Fitter" 0 0 1417465731214 ""}
{ "Info" "0" "" "Revision = ProyectoFinal" {  } {  } 0 0 "Revision = ProyectoFinal" 0 0 "Fitter" 0 0 1417465731214 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1417465731562 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProyectoFinal EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"ProyectoFinal\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1417465731623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1417465731656 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1417465731656 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1417465731809 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1417465731826 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417465732391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417465732391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417465732391 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1417465732391 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 13252 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1417465732403 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 13253 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1417465732403 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 13254 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1417465732403 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1417465732403 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1417465732437 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 9 " "No exact pin location assignment(s) for 8 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[0\] " "Pin LEDs\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDs[0] } } } { "HDLNeuralNetwork/top_RN.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/top_RN.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417465732608 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[1\] " "Pin LEDs\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDs[1] } } } { "HDLNeuralNetwork/top_RN.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/top_RN.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417465732608 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[2\] " "Pin LEDs\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDs[2] } } } { "HDLNeuralNetwork/top_RN.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/top_RN.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417465732608 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[3\] " "Pin LEDs\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDs[3] } } } { "HDLNeuralNetwork/top_RN.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/top_RN.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417465732608 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[4\] " "Pin LEDs\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDs[4] } } } { "HDLNeuralNetwork/top_RN.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/top_RN.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417465732608 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[5\] " "Pin LEDs\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDs[5] } } } { "HDLNeuralNetwork/top_RN.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/top_RN.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417465732608 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[6\] " "Pin LEDs\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDs[6] } } } { "HDLNeuralNetwork/top_RN.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/top_RN.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417465732608 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDs\[7\] " "Pin LEDs\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDs[7] } } } { "HDLNeuralNetwork/top_RN.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/top_RN.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1417465732608 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1417465732608 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1417465733078 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1417465733078 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProyectoFinal.sdc " "Synopsys Design Constraints File file not found: 'ProyectoFinal.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1417465733215 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1417465733229 "|top_RN|clk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1417465733309 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733309 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733309 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1417465733309 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1417465733309 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417465733682 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "HDLNeuralNetwork/top_RN.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/HDLNeuralNetwork/top_RN.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417465733682 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417465733682 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 5219 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417465733682 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417465733682 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 12802 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417465733682 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1417465733682 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 12639 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417465733682 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417465733685 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 828 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|BITP7563_0" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|BITP7563_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 12660 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417465733685 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOC:u0\|SOC_NIOS_II:nios_ii\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node SOC:u0\|SOC_NIOS_II:nios_ii\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417465733686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_debug:the_SOC_NIOS_II_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_debug:the_SOC_NIOS_II_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOC:u0\|SOC_NIOS_II:nios_ii\|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci\|SOC_NIOS_II_nios2_oci_debug:the_SOC_NIOS_II_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SOC:u0|SOC_NIOS_II:nios_ii|SOC_NIOS_II_nios2_oci:the_SOC_NIOS_II_nios2_oci|SOC_NIOS_II_nios2_oci_debug:the_SOC_NIOS_II_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 1870 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417465733686 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1417465733686 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SOC:u0|SOC_NIOS_II:nios_ii|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 5211 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417465733686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOC:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node SOC:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417465733688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOC:u0\|SOC_NIOS_II:nios_ii\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node SOC:u0\|SOC_NIOS_II:nios_ii\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SOC:u0|SOC_NIOS_II:nios_ii|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 5211 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417465733688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOC:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node SOC:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/SOC/submodules/altera_reset_controller.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SOC:u0|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 5835 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417465733688 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1417465733688 ""}  } { { "db/ip/SOC/submodules/altera_reset_controller.v" "" { Text "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/db/ip/SOC/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SOC:u0|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 555 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417465733688 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417465733689 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 13243 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417465733689 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1417465733689 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 12946 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417465733689 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417465733692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 13100 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417465733692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 13101 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417465733692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 13244 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417465733692 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1417465733692 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 12825 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417465733692 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|JAQF4326~0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|JAQF4326~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417465733692 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 1009 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 12710 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417465733692 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|process_0~0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417465733693 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" { { 0 { 0 ""} 0 12703 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417465733693 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1417465734410 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1417465734419 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1417465734420 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1417465734430 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1417465734443 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1417465734451 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1417465734551 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 EC " "Packed 2 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1417465734561 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1417465734561 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1417465734561 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "32 " "Created 32 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1417465734561 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1417465734561 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1417465734572 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1417465734572 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1417465734572 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417465734573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 7 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417465734573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417465734573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417465734573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417465734573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417465734573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417465734573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417465734573 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1417465734573 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1417465734573 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417465734694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1417465736145 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_RAM_PACKING_RESOURCE_OVERUSE" "" "Can't place all RAM cells in design" { { "Info" "IFITAPI_FITAPI_VPR_RAM_TRI_MEMORY_FAILURE_ADDITIONAL_RAMS_REQUIRED" "52 M4K 54 " "Selected device has 52 memory locations of type M4K. The current design requires 54 memory locations of type M4K to successfully fit." {  } {  } 0 170034 "Selected device has %1!d! memory locations of type %2!s!. The current design requires %3!d! memory locations of type %2!s! to successfully fit." 0 0 "Quartus II" 0 -1 1417465736994 ""} { "Info" "IFITAPI_FITAPI_VPR_RAM_TRI_MEMORY_FAILURE_REQUIRED_MEMORY_USAGE_ON_DEVICE" "104% M4K memory block locations required " "Memory usage required for the design in the current device: 104% M4K memory block locations required" {  } {  } 0 170033 "Memory usage required for the design in the current device: %1!s!" 0 0 "Quartus II" 0 -1 1417465736994 ""}  } { { "c:/altera/13.0sp1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/" "MEM" } }  } 0 170040 "Can't place all RAM cells in design" 0 0 "Fitter" 0 -1 1417465736994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417465736995 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1417465736995 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1417465739224 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1417465739226 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/output_files/ProyectoFinal.fit.smsg " "Generated suppressed messages file C:/Users/Yeiner/Documents/GitHub/proyecto_final_prototipado/ProyectoFinal/output_files/ProyectoFinal.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1417465739552 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417465739698 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 01 14:28:59 2014 " "Processing ended: Mon Dec 01 14:28:59 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417465739698 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417465739698 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417465739698 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1417465739698 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 91 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 91 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1417465740355 ""}
