

================================================================
== Vivado HLS Report for 'EP0'
================================================================
* Date:           Wed Apr 14 12:12:43 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        SHA
* Solution:       solution2_Kintex_with_hardware
* Product family: kintexu
* Target device:  xcku025-ffva1156-1-c


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     0.474|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      64|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|       -|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|       0|      64|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      720|   1152|  290880|  145440|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|       0|   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |ap_return          |    xor   |      0|  0|  32|          32|          32|
    |xor_ln47_fu_96_p2  |    xor   |      0|  0|  32|          32|          32|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  64|          64|          64|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_ready   | out |    1| ap_ctrl_hs |      EP0     | return value |
|ap_return  | out |   32| ap_ctrl_hs |      EP0     | return value |
|x          |  in |   32|   ap_none  |       x      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.47>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind" [SHA_new/SHA_new/sha256_impl.c:46]   --->   Operation 2 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_1)   --->   "%lshr_ln = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %x_read, i32 2, i32 31)" [SHA_new/SHA_new/sha256_impl.c:35->SHA_new/SHA_new/sha256_impl.c:47]   --->   Operation 3 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_1)   --->   "%trunc_ln35 = trunc i32 %x_read to i2" [SHA_new/SHA_new/sha256_impl.c:35->SHA_new/SHA_new/sha256_impl.c:47]   --->   Operation 4 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_1)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln35, i30 %lshr_ln)" [SHA_new/SHA_new/sha256_impl.c:35->SHA_new/SHA_new/sha256_impl.c:47]   --->   Operation 5 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_1)   --->   "%lshr_ln35_5 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %x_read, i32 13, i32 31)" [SHA_new/SHA_new/sha256_impl.c:35->SHA_new/SHA_new/sha256_impl.c:47]   --->   Operation 6 'partselect' 'lshr_ln35_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_1)   --->   "%trunc_ln35_5 = trunc i32 %x_read to i13" [SHA_new/SHA_new/sha256_impl.c:35->SHA_new/SHA_new/sha256_impl.c:47]   --->   Operation 7 'trunc' 'trunc_ln35_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_1)   --->   "%or_ln35_5 = call i32 @_ssdm_op_BitConcatenate.i32.i13.i19(i13 %trunc_ln35_5, i19 %lshr_ln35_5)" [SHA_new/SHA_new/sha256_impl.c:35->SHA_new/SHA_new/sha256_impl.c:47]   --->   Operation 8 'bitconcatenate' 'or_ln35_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_1)   --->   "%lshr_ln35_6 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %x_read, i32 22, i32 31)" [SHA_new/SHA_new/sha256_impl.c:35->SHA_new/SHA_new/sha256_impl.c:47]   --->   Operation 9 'partselect' 'lshr_ln35_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_1)   --->   "%trunc_ln35_6 = trunc i32 %x_read to i22" [SHA_new/SHA_new/sha256_impl.c:35->SHA_new/SHA_new/sha256_impl.c:47]   --->   Operation 10 'trunc' 'trunc_ln35_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_1)   --->   "%or_ln35_6 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %trunc_ln35_6, i10 %lshr_ln35_6)" [SHA_new/SHA_new/sha256_impl.c:35->SHA_new/SHA_new/sha256_impl.c:47]   --->   Operation 11 'bitconcatenate' 'or_ln35_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_1)   --->   "%xor_ln47 = xor i32 %or_ln, %or_ln35_6" [SHA_new/SHA_new/sha256_impl.c:47]   --->   Operation 12 'xor' 'xor_ln47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.47ns) (out node of the LUT)   --->   "%xor_ln47_1 = xor i32 %xor_ln47, %or_ln35_5" [SHA_new/SHA_new/sha256_impl.c:47]   --->   Operation 13 'xor' 'xor_ln47_1' <Predicate = true> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "ret i32 %xor_ln47_1" [SHA_new/SHA_new/sha256_impl.c:47]   --->   Operation 14 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read       (read          ) [ 00]
lshr_ln      (partselect    ) [ 00]
trunc_ln35   (trunc         ) [ 00]
or_ln        (bitconcatenate) [ 00]
lshr_ln35_5  (partselect    ) [ 00]
trunc_ln35_5 (trunc         ) [ 00]
or_ln35_5    (bitconcatenate) [ 00]
lshr_ln35_6  (partselect    ) [ 00]
trunc_ln35_6 (trunc         ) [ 00]
or_ln35_6    (bitconcatenate) [ 00]
xor_ln47     (xor           ) [ 00]
xor_ln47_1   (xor           ) [ 00]
ret_ln47     (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i2.i30"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i13.i19"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i22.i10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="x_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="32" slack="0"/>
<pin id="27" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="lshr_ln_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="30" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="0" index="2" bw="3" slack="0"/>
<pin id="34" dir="0" index="3" bw="6" slack="0"/>
<pin id="35" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="trunc_ln35_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="or_ln_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="2" slack="0"/>
<pin id="47" dir="0" index="2" bw="30" slack="0"/>
<pin id="48" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="lshr_ln35_5_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="19" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="5" slack="0"/>
<pin id="56" dir="0" index="3" bw="6" slack="0"/>
<pin id="57" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln35_5/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="trunc_ln35_5_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_5/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="or_ln35_5_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="13" slack="0"/>
<pin id="69" dir="0" index="2" bw="19" slack="0"/>
<pin id="70" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln35_5/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="lshr_ln35_6_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="10" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="6" slack="0"/>
<pin id="78" dir="0" index="3" bw="6" slack="0"/>
<pin id="79" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln35_6/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="trunc_ln35_6_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_6/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="or_ln35_6_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="22" slack="0"/>
<pin id="91" dir="0" index="2" bw="10" slack="0"/>
<pin id="92" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln35_6/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="xor_ln47_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln47/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="xor_ln47_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln47_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="2" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="36"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="37"><net_src comp="24" pin="2"/><net_sink comp="30" pin=1"/></net>

<net id="38"><net_src comp="6" pin="0"/><net_sink comp="30" pin=2"/></net>

<net id="39"><net_src comp="8" pin="0"/><net_sink comp="30" pin=3"/></net>

<net id="43"><net_src comp="24" pin="2"/><net_sink comp="40" pin=0"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="40" pin="1"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="30" pin="4"/><net_sink comp="44" pin=2"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="24" pin="2"/><net_sink comp="52" pin=1"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="52" pin=3"/></net>

<net id="65"><net_src comp="24" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="62" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="52" pin="4"/><net_sink comp="66" pin=2"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="24" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="87"><net_src comp="24" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="74" pin="4"/><net_sink comp="88" pin=2"/></net>

<net id="100"><net_src comp="44" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="88" pin="3"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="96" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="66" pin="3"/><net_sink comp="102" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: EP0 : x | {1 }
  - Chain level:
	State 1
		or_ln : 1
		or_ln35_5 : 1
		or_ln35_6 : 1
		xor_ln47 : 2
		xor_ln47_1 : 2
		ret_ln47 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    xor   |   xor_ln47_fu_96   |    0    |    32   |
|          |  xor_ln47_1_fu_102 |    0    |    32   |
|----------|--------------------|---------|---------|
|   read   |  x_read_read_fu_24 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    lshr_ln_fu_30   |    0    |    0    |
|partselect|  lshr_ln35_5_fu_52 |    0    |    0    |
|          |  lshr_ln35_6_fu_74 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  trunc_ln35_fu_40  |    0    |    0    |
|   trunc  | trunc_ln35_5_fu_62 |    0    |    0    |
|          | trunc_ln35_6_fu_84 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |     or_ln_fu_44    |    0    |    0    |
|bitconcatenate|   or_ln35_5_fu_66  |    0    |    0    |
|          |   or_ln35_6_fu_88  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    64   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   64   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   64   |
+-----------+--------+--------+
