source abc.rc
read_truth -x 00000111010001000100101111100001     
read_library mcnc.genlib
if -K 2
if -K 2
if -K 2
if -K 2
if -K 2
if -K 2
if -K 2
show
write_verilog test5_result.v
write_bench test5_result.bench
