Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /users/btech/anay/Desktop/CS220/Lab9/spim/test_isim_beh.exe -prj /users/btech/anay/Desktop/CS220/Lab9/spim/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/users/btech/anay/Desktop/CS220/Lab9/spim/main.v" into library work
WARNING:HDLCompiler:751 - "/users/btech/anay/Desktop/CS220/Lab9/spim/main.v" Line 35: Redeclaration of ansi port regf is not allowed
WARNING:HDLCompiler:751 - "/users/btech/anay/Desktop/CS220/Lab9/spim/main.v" Line 38: Redeclaration of ansi port cur is not allowed
Analyzing Verilog file "/users/btech/anay/Desktop/CS220/Lab9/spim/test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 99940 KB
Fuse CPU Usage: 1940 ms
Compiling module main
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /users/btech/anay/Desktop/CS220/Lab9/spim/test_isim_beh.exe
Fuse Memory Usage: 659208 KB
Fuse CPU Usage: 1980 ms
GCC CPU Usage: 460 ms
