@W: MT529 :"c:\r_and_d\cs_rev2\cs_cfg_fpga\cs_rev2_cfg_pga.v":14:0:14:5|Found inferred clock cs_rev2_cfg_fpga|CLK which controls 24 sequential elements including counter[23:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
