
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.083984                       # Number of seconds simulated
sim_ticks                                 83983851000                       # Number of ticks simulated
final_tick                               8919097911500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 133865                       # Simulator instruction rate (inst/s)
host_op_rate                                   177865                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              112424845                       # Simulator tick rate (ticks/s)
host_mem_usage                                2221076                       # Number of bytes of host memory used
host_seconds                                   747.02                       # Real time elapsed on the host
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     132869131                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              8512                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1182144                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1190656                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         8512                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            8512                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       198464                       # Number of bytes written to this memory
system.physmem.bytes_written::total            198464                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                133                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              18471                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18604                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3101                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3101                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               101353                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             14075849                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                14177202                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          101353                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             101353                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           2363121                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                2363121                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           2363121                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              101353                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            14075849                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               16540323                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          14517                       # number of replacements
system.l2.tagsinuse                       3943.785572                       # Cycle average of tags in use
system.l2.total_refs                           113443                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18609                       # Sample count of references to valid blocks.
system.l2.avg_refs                           6.096136                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            84.425974                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              14.691863                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            3844.667735                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.020612                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.003587                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.938640                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.962838                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data                93136                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   93136                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            20800                       # number of Writeback hits
system.l2.Writeback_hits::total                 20800                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               2900                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2900                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data                 96036                       # number of demand (read+write) hits
system.l2.demand_hits::total                    96036                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                96036                       # number of overall hits
system.l2.overall_hits::total                   96036                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                133                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              18003                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 18136                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              468                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 468                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 133                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               18471                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18604                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                133                       # number of overall misses
system.l2.overall_misses::cpu.data              18471                       # number of overall misses
system.l2.overall_misses::total                 18604                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      7063500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    939899000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       946962500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     24422500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      24422500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       7063500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     964321500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        971385000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      7063500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    964321500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       971385000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              133                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           111139                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              111272                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        20800                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             20800                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3368                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3368                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               133                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            114507                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               114640                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              133                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           114507                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              114640                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.161986                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.162988                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.138955                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.138955                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.161309                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.162282                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.161309                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.162282                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53109.022556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52207.909793                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52214.518086                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52184.829060                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52184.829060                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53109.022556                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52207.324996                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52213.771232                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53109.022556                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52207.324996                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52213.771232                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3101                       # number of writebacks
system.l2.writebacks::total                      3101                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           133                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         18003                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            18136                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          468                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            468                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          18471                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18604                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         18471                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18604                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      5435000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    721518500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    726953500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     18771000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     18771000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      5435000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    740289500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    745724500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      5435000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    740289500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    745724500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.161986                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.162988                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.138955                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.138955                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.161309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.162282                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.161309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.162282                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40864.661654                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40077.681498                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40083.452801                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40108.974359                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40108.974359                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40864.661654                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40078.474365                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40084.094818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40864.661654                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40078.474365                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40084.094818                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 5838187                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5838187                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            189603                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4464483                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4448473                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.641392                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        167967702                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            9100329                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      101081903                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     5838187                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4448473                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      38611982                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  380533                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              118464701                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                   8936209                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 18719                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          166367870                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.808961                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.550311                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                128928622     77.50%     77.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1735472      1.04%     78.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2747806      1.65%     80.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4469809      2.69%     82.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 28486161     17.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            166367870                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.034758                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.601794                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 29683125                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              99164204                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  24847153                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              12482528                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 190858                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              134203114                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 190858                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 37557037                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                50006188                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  22712338                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              55901448                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              133627770                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               46790801                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                  3819                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           154709889                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             350969172                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        123000721                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         227968451                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             153629900                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1079981                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  78515542                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             22221724                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4624879                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              8794                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  133027597                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                   2                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 133016029                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               220                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           67614                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       119852                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     166367870                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.799530                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.754860                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            63925540     38.42%     38.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            75031684     45.10%     83.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            24577231     14.77%     98.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2503777      1.50%     99.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              329638      0.20%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       166367870                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     754      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              15295024    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             14899      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              44278653     33.29%     33.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     33.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     33.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            61875894     46.52%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22221720     16.71%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4624863      3.48%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              133016029                       # Type of FU issued
system.cpu.iq.rate                           0.791914                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    15295778                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.114992                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          267950372                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          50846358                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     50756974                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           179745551                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           82248927                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     82149736                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               50776729                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                97520179                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           592371                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        30672                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        19607                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 190858                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3557871                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1755660                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           133027599                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            293856                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              22221724                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4624879                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                1656824                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             72                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         106252                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        83351                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               189603                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             132911025                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              22196596                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            105001                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     26820401                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  5672849                       # Number of branches executed
system.cpu.iew.exec_stores                    4623805                       # Number of stores executed
system.cpu.iew.exec_rate                     0.791289                       # Inst execution rate
system.cpu.iew.wb_sent                      132906710                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     132906710                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  49745182                       # num instructions producing a value
system.cpu.iew.wb_consumers                  73615072                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.791263                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.675747                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          158475                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts            189603                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    166177012                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.799564                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.838117                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     68162810     41.02%     41.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     72142386     43.41%     84.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     18099510     10.89%     95.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      6561499      3.95%     99.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1210807      0.73%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    166177012                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              132869131                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       26796323                       # Number of memory references committed
system.cpu.commit.loads                      22191051                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    5672435                       # Number of branches committed
system.cpu.commit.fp_insts                   82142746                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  73405045                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               1210807                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    297993811                       # The number of ROB reads
system.cpu.rob.rob_writes                   266246075                       # The number of ROB writes
system.cpu.timesIdled                           60274                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1599832                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     132869131                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000001                       # Number of Instructions Simulated
system.cpu.cpi                               1.679677                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.679677                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.595353                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.595353                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                148618714                       # number of integer regfile reads
system.cpu.int_regfile_writes                77389753                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 161955698                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 76265590                       # number of floating regfile writes
system.cpu.misc_regfile_reads                38771465                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                120.235714                       # Cycle average of tags in use
system.cpu.icache.total_refs                  8936069                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    133                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               67188.488722                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     120.235714                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.117418                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.117418                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      8936069                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8936069                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       8936069                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8936069                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      8936069                       # number of overall hits
system.cpu.icache.overall_hits::total         8936069                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          140                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           140                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          140                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            140                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          140                       # number of overall misses
system.cpu.icache.overall_misses::total           140                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      7806500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7806500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      7806500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7806500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      7806500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7806500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      8936209                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8936209                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      8936209                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8936209                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      8936209                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8936209                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55760.714286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55760.714286                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55760.714286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55760.714286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55760.714286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55760.714286                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          133                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          133                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          133                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          133                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          133                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          133                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      7196500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7196500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      7196500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7196500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      7196500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7196500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54109.022556                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54109.022556                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54109.022556                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54109.022556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54109.022556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54109.022556                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 113483                       # number of replacements
system.cpu.dcache.tagsinuse               1022.658693                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 26007024                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 114507                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 227.121696                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           8837142377000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data    1022.658693                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.998690                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.998690                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21405120                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21405120                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4601904                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4601904                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26007024                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26007024                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26007024                       # number of overall hits
system.cpu.dcache.overall_hits::total        26007024                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       199105                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        199105                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         3368                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3368                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       202473                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         202473                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       202473                       # number of overall misses
system.cpu.dcache.overall_misses::total        202473                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   3768893500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3768893500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     63529000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     63529000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   3832422500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3832422500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   3832422500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3832422500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21604225                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21604225                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26209497                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26209497                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26209497                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26209497                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.009216                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009216                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000731                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000731                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007725                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007725                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007725                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007725                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 18929.175561                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18929.175561                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 18862.529691                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18862.529691                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 18928.066952                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18928.066952                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 18928.066952                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18928.066952                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        20800                       # number of writebacks
system.cpu.dcache.writebacks::total             20800                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        87966                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        87966                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        87966                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        87966                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        87966                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        87966                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       111139                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       111139                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3368                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3368                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       114507                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       114507                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       114507                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       114507                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1983293500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1983293500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     56793000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     56793000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2040086500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2040086500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2040086500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2040086500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.005144                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005144                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000731                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000731                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004369                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004369                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004369                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004369                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 17845.162364                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17845.162364                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16862.529691                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16862.529691                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 17816.260141                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17816.260141                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 17816.260141                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17816.260141                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
