Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\vboxsvr\compartir\Procesador_V4\Multiplexor.v" into library work
Parsing module <Multiplexor>.
Analyzing Verilog file "\\vboxsvr\compartir\Procesador_V4\FSM.v" into library work
Parsing module <FSM>.
Analyzing Verilog file "\\vboxsvr\compartir\Procesador_V4\Data_path.v" into library work
Parsing module <Data_path>.
Analyzing Verilog file "\\vboxsvr\compartir\Procesador_V4\Main.v" into library work
Parsing module <Main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Main>.

Elaborating module <Data_path>.
WARNING:HDLCompiler:413 - "\\vboxsvr\compartir\Procesador_V4\Data_path.v" Line 31: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\vboxsvr\compartir\Procesador_V4\Data_path.v" Line 40: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <FSM>.

Elaborating module <Multiplexor>.
WARNING:HDLCompiler:91 - "\\vboxsvr\compartir\Procesador_V4\Multiplexor.v" Line 25: Signal <a> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\vboxsvr\compartir\Procesador_V4\Multiplexor.v" Line 26: Signal <b> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\vboxsvr\compartir\Procesador_V4\Multiplexor.v" Line 27: Signal <c> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Main>.
    Related source file is "\\vboxsvr\compartir\Procesador_V4\Main.v".
    Summary:
	no macro.
Unit <Main> synthesized.

Synthesizing Unit <Data_path>.
    Related source file is "\\vboxsvr\compartir\Procesador_V4\Data_path.v".
    Found 8-bit register for signal <A>.
    Found 8-bit register for signal <E>.
    Found 8-bit register for signal <K>.
    Found 8-bit register for signal <C>.
    Found 8-bit register for signal <Sal>.
    Found 8-bit subtractor for signal <A[7]_K[7]_sub_3_OUT> created at line 16.
    Found 9-bit subtractor for signal <GND_2_o_GND_2_o_sub_11_OUT> created at line 31.
    Found 9-bit subtractor for signal <GND_2_o_GND_2_o_sub_12_OUT> created at line 31.
    Found 9-bit adder for signal <n0042[8:0]> created at line 40.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Data_path> synthesized.

Synthesizing Unit <FSM>.
    Related source file is "\\vboxsvr\compartir\Procesador_V4\FSM.v".
        Esperar = 3'b000
        Divisor = 3'b001
        Selector = 3'b010
        Restar = 3'b011
        Sumar = 3'b100
        Imprimir = 3'b101
    Found 3-bit register for signal <presente>.
    Found 8x7-bit Read Only RAM for signal <_n0053>
    Found 3-bit 7-to-1 multiplexer for signal <futuro> created at line 23.
WARNING:Xst:737 - Found 1-bit latch for signal <a1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 9-bit comparator lessequal for signal <n0003> created at line 32
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <presente> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 RAM(s).
	inferred   3 D-type flip-flop(s).
	inferred   6 Latch(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <FSM> synthesized.

Synthesizing Unit <Multiplexor>.
    Related source file is "\\vboxsvr\compartir\Procesador_V4\Multiplexor.v".
    Found 2-bit register for signal <Seleccion>.
    Found 30-bit register for signal <Contador>.
    Found 30-bit adder for signal <Contador[29]_GND_11_o_add_2_OUT> created at line 16.
    Found 2-bit adder for signal <Seleccion[1]_GND_11_o_add_3_OUT> created at line 18.
    Found 16x8-bit Read Only RAM for signal <Segmentos>
    Found 4x9-bit Read Only RAM for signal <_n0076>
    Found 1-bit 3-to-1 multiplexer for signal <Seleccion[1]_A0[3]_wide_mux_9_OUT<3>> created at line 23.
    Found 1-bit 3-to-1 multiplexer for signal <Seleccion[1]_A0[3]_wide_mux_9_OUT<2>> created at line 23.
    Found 1-bit 3-to-1 multiplexer for signal <Seleccion[1]_A0[3]_wide_mux_9_OUT<1>> created at line 23.
    Found 1-bit 3-to-1 multiplexer for signal <Seleccion[1]_A0[3]_wide_mux_9_OUT<0>> created at line 23.
WARNING:Xst:737 - Found 1-bit latch for signal <A0<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A0<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A0<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A0<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 30-bit comparator greater for signal <Contador[29]_GND_11_o_LessThan_2_o> created at line 15
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred   1 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <Multiplexor> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x8-bit single-port Read Only RAM                    : 1
 4x9-bit single-port Read Only RAM                     : 1
 8x7-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 6
 2-bit adder                                           : 1
 30-bit adder                                          : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 2
# Registers                                            : 8
 2-bit register                                        : 1
 3-bit register                                        : 1
 30-bit register                                       : 1
 8-bit register                                        : 5
# Latches                                              : 10
 1-bit latch                                           : 10
# Comparators                                          : 2
 30-bit comparator greater                             : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 21
 1-bit 2-to-1 multiplexer                              : 13
 1-bit 3-to-1 multiplexer                              : 4
 3-bit 7-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Data_path>.
The following registers are absorbed into accumulator <A>: 1 register on signal <A>.
Unit <Data_path> synthesized (advanced).

Synthesizing (advanced) Unit <FSM>.
INFO:Xst:3231 - The small RAM <Mram__n0053> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <presente>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <FSM> synthesized (advanced).

Synthesizing (advanced) Unit <Multiplexor>.
The following registers are absorbed into counter <Contador>: 1 register on signal <Contador>.
The following registers are absorbed into counter <Seleccion>: 1 register on signal <Seleccion>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0076> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 9-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Seleccion>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Segmentos> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <A0>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Segmentos>     |          |
    -----------------------------------------------------------------------
Unit <Multiplexor> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x8-bit single-port distributed Read Only RAM        : 1
 4x9-bit single-port distributed Read Only RAM         : 1
 8x7-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 3
 9-bit adder                                           : 1
 9-bit subtractor                                      : 2
# Counters                                             : 2
 2-bit up counter                                      : 1
 30-bit up counter                                     : 1
# Accumulators                                         : 1
 8-bit down loadable accumulator                       : 1
# Registers                                            : 35
 Flip-Flops                                            : 35
# Comparators                                          : 2
 30-bit comparator greater                             : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 13
 1-bit 3-to-1 multiplexer                              : 4
 3-bit 7-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit Data_path : the following signal(s) form a combinatorial loop: T7.

Optimizing unit <Main> ...

Optimizing unit <Data_path> ...

Optimizing unit <FSM> ...

Optimizing unit <Multiplexor> ...
WARNING:Xst:1710 - FF/Latch <U3/Contador_29> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U3/Contador_28> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U3/Contador_27> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U3/Contador_26> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U3/Contador_25> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U3/Contador_24> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U3/Contador_23> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U3/Contador_22> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U3/Contador_21> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U3/Contador_20> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U3/Contador_19> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U3/Contador_18> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U3/Contador_17> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 62
 Flip-Flops                                            : 62

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 198
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 16
#      LUT2                        : 34
#      LUT3                        : 17
#      LUT4                        : 21
#      LUT5                        : 16
#      LUT6                        : 30
#      MUXCY                       : 28
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 72
#      FD                          : 36
#      FDE                         : 26
#      LD                          : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 9
#      OBUF                        : 18

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:              72  out of  11440     0%  
 Number of Slice LUTs:                  140  out of   5720     2%  
    Number used as Logic:               140  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    150
   Number with an unused Flip Flop:      78  out of    150    52%  
   Number with an unused LUT:            10  out of    150     6%  
   Number of fully used LUT-FF pairs:    62  out of    150    41%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    186    15%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 62    |
U2/Mram__n0053(U2/Mram__n005311:O) | NONE(*)(U2/a7)         | 6     |
U3/Mram__n00768(U3/Mram__n007681:O)| NONE(*)(U3/A0_1)       | 4     |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.111ns (Maximum Frequency: 243.250MHz)
   Minimum input arrival time before clock: 7.356ns
   Maximum output required time after clock: 7.882ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 4.111ns (frequency: 243.250MHz)
  Total number of paths / destination ports: 827 / 56
-------------------------------------------------------------------------
Delay:               4.111ns (Levels of Logic = 7)
  Source:            U3/Contador_9 (FF)
  Destination:       U3/Contador_16 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: U3/Contador_9 to U3/Contador_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.196  U3/Contador_9 (U3/Contador_9)
     LUT5:I0->O            1   0.254   0.000  U3/Mcompar_Contador[29]_GND_11_o_LessThan_2_o_lut<0> (U3/Mcompar_Contador[29]_GND_11_o_LessThan_2_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  U3/Mcompar_Contador[29]_GND_11_o_LessThan_2_o_cy<0> (U3/Mcompar_Contador[29]_GND_11_o_LessThan_2_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcompar_Contador[29]_GND_11_o_LessThan_2_o_cy<1> (U3/Mcompar_Contador[29]_GND_11_o_LessThan_2_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcompar_Contador[29]_GND_11_o_LessThan_2_o_cy<2> (U3/Mcompar_Contador[29]_GND_11_o_LessThan_2_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcompar_Contador[29]_GND_11_o_LessThan_2_o_cy<3> (U3/Mcompar_Contador[29]_GND_11_o_LessThan_2_o_cy<3>)
     MUXCY:CI->O          19   0.262   1.261  U3/Mcompar_Contador[29]_GND_11_o_LessThan_2_o_cy<4> (U3/Contador[29]_GND_11_o_LessThan_2_o_inv)
     LUT2:I1->O            1   0.254   0.000  U3/Contador_16_rstpot (U3/Contador_16_rstpot)
     FD:D                      0.074          U3/Contador_16
    ----------------------------------------
    Total                      4.111ns (1.654ns logic, 2.457ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 135 / 25
-------------------------------------------------------------------------
Offset:              7.356ns (Levels of Logic = 7)
  Source:            N<2> (PAD)
  Destination:       U1/K_7 (FF)
  Destination Clock: Clk rising

  Data Path: N<2> to U1/K_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.328   1.069  N_2_IBUF (N_2_IBUF)
     LUT3:I0->O            4   0.235   0.804  U1/Mmux_n0027441 (U1/Mmux_n002744)
     LUT5:I4->O            4   0.254   0.804  U1/Mmux_n0027831 (U1/Mmux_n002783)
     LUT5:I4->O            2   0.254   1.181  U1/Mmux_n002781 (U1/Mmux_n00278)
     LUT6:I0->O            1   0.254   0.682  U1/Mmux_n0027841_SW2_F (N35)
     LUT5:I4->O            1   0.254   0.000  U1/Mmux_n002782_F (N43)
     MUXF7:I0->O           1   0.163   0.000  U1/Mmux_n002782 (U1/n0027<7>)
     FDE:D                     0.074          U1/K_7
    ----------------------------------------
    Total                      7.356ns (2.816ns logic, 4.540ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 22 / 5
-------------------------------------------------------------------------
Offset:              7.882ns (Levels of Logic = 4)
  Source:            U1/C_3 (FF)
  Destination:       Salida2 (PAD)
  Source Clock:      Clk rising

  Data Path: U1/C_3 to Salida2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.525   1.306  U1/C_3 (U1/C_3)
     LUT5:I0->O            1   0.254   0.790  U1/Mmux_T711_SW0 (N6)
     LUT6:I4->O            7   0.250   0.909  U1/Mmux_T711 (Salida1_OBUF)
     INV:I->O              1   0.255   0.681  U1/P21_INV_0 (Salida2_OBUF)
     OBUF:I->O                 2.912          Salida2_OBUF (Salida2)
    ----------------------------------------
    Total                      7.882ns (4.196ns logic, 3.686ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/Mram__n00768'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              5.614ns (Levels of Logic = 2)
  Source:            U3/A0_3 (LATCH)
  Destination:       Segmentos<6> (PAD)
  Source Clock:      U3/Mram__n00768 falling

  Data Path: U3/A0_3 to Segmentos<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.581   1.186  U3/A0_3 (U3/A0_3)
     LUT4:I0->O            1   0.254   0.681  U3/Mram_Segmentos61 (Segmentos_6_OBUF)
     OBUF:I->O                 2.912          Segmentos_6_OBUF (Segmentos<6>)
    ----------------------------------------
    Total                      5.614ns (3.747ns logic, 1.867ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U2/Mram__n0053'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              6.729ns (Levels of Logic = 3)
  Source:            U2/a7 (LATCH)
  Destination:       Salida2 (PAD)
  Source Clock:      U2/Mram__n0053 falling

  Data Path: U2/a7 to Salida2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   1.137  U2/a7 (U2/a7)
     LUT6:I0->O            7   0.254   0.909  U1/Mmux_T711 (Salida1_OBUF)
     INV:I->O              1   0.255   0.681  U1/P21_INV_0 (Salida2_OBUF)
     OBUF:I->O                 2.912          Salida2_OBUF (Salida2)
    ----------------------------------------
    Total                      6.729ns (4.002ns logic, 2.727ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    4.111|         |         |         |
U2/Mram__n0053 |         |    6.044|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U2/Mram__n0053
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    2.063|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/Mram__n00768
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    5.925|         |
U2/Mram__n0053 |         |         |    4.772|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.00 secs
 
--> 

Total memory usage is 257884 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   29 (   0 filtered)
Number of infos    :    4 (   0 filtered)

