/*
 * arch/arm/mach-tz2000/include/mach/regs/mbox_reg_struct_b.h
 *
 * (C) Copyright TOSHIBA Corporation
 * Semiconductor & Storage Products Company 2013
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
 */

#ifndef _MBOX_REG_STRUCT_B_H
#define _MBOX_REG_STRUCT_B_H

#ifdef __cplusplus
extern  {
#endif /* __cplusplus */


 // INT_REG000_SET Register
struct MBOX_INT_REG000_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG001_SET Register
struct MBOX_INT_REG001_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG002_SET Register
struct MBOX_INT_REG002_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG003_SET Register
struct MBOX_INT_REG003_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG004_SET Register
struct MBOX_INT_REG004_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG005_SET Register
struct MBOX_INT_REG005_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG006_SET Register
struct MBOX_INT_REG006_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG007_SET Register
struct MBOX_INT_REG007_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG008_SET Register
struct MBOX_INT_REG008_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG009_SET Register
struct MBOX_INT_REG009_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG010_SET Register
struct MBOX_INT_REG010_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG011_SET Register
struct MBOX_INT_REG011_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG012_SET Register
struct MBOX_INT_REG012_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG013_SET Register
struct MBOX_INT_REG013_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG014_SET Register
struct MBOX_INT_REG014_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG015_SET Register
struct MBOX_INT_REG015_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG000_CLEAR Register
struct MBOX_INT_REG000_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG001_CLEAR Register
struct MBOX_INT_REG001_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG002_CLEAR Register
struct MBOX_INT_REG002_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG003_CLEAR Register
struct MBOX_INT_REG003_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG004_CLEAR Register
struct MBOX_INT_REG004_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG005_CLEAR Register
struct MBOX_INT_REG005_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG006_CLEAR Register
struct MBOX_INT_REG006_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG007_CLEAR Register
struct MBOX_INT_REG007_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG008_CLEAR Register
struct MBOX_INT_REG008_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG009_CLEAR Register
struct MBOX_INT_REG009_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG010_CLEAR Register
struct MBOX_INT_REG010_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG011_CLEAR Register
struct MBOX_INT_REG011_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG012_CLEAR Register
struct MBOX_INT_REG012_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG013_CLEAR Register
struct MBOX_INT_REG013_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG014_CLEAR Register
struct MBOX_INT_REG014_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG015_CLEAR Register
struct MBOX_INT_REG015_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG000_MASK Register
struct MBOX_INT_REG000_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG001_MASK Register
struct MBOX_INT_REG001_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG002_MASK Register
struct MBOX_INT_REG002_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG003_MASK Register
struct MBOX_INT_REG003_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG004_MASK Register
struct MBOX_INT_REG004_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG005_MASK Register
struct MBOX_INT_REG005_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG006_MASK Register
struct MBOX_INT_REG006_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG007_MASK Register
struct MBOX_INT_REG007_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG008_MASK Register
struct MBOX_INT_REG008_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG009_MASK Register
struct MBOX_INT_REG009_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG010_MASK Register
struct MBOX_INT_REG010_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG011_MASK Register
struct MBOX_INT_REG011_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG012_MASK Register
struct MBOX_INT_REG012_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG013_MASK Register
struct MBOX_INT_REG013_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG014_MASK Register
struct MBOX_INT_REG014_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG015_MASK Register
struct MBOX_INT_REG015_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_SIG00_SEL Register
struct MBOX_INT_SIG00_SEL {
	unsigned int reserved:16;		// [31:16]
	unsigned int SEL:16;		// [15:0]
};
 // INT_SIG00_STAT Register
struct MBOX_INT_SIG00_STAT {
	unsigned int reserved:16;		// [31:16]
	unsigned int STAT:16;		// [15:0]
};
 // INT_SIG01_SEL Register
struct MBOX_INT_SIG01_SEL {
	unsigned int reserved:16;		// [31:16]
	unsigned int SEL:16;		// [15:0]
};
 // INT_SIG01_STAT Register
struct MBOX_INT_SIG01_STAT {
	unsigned int reserved:16;		// [31:16]
	unsigned int STAT:16;		// [15:0]
};
 // INT_SIG02_SEL Register
struct MBOX_INT_SIG02_SEL {
	unsigned int reserved:16;		// [31:16]
	unsigned int SEL:16;		// [15:0]
};
 // INT_SIG02_STAT Register
struct MBOX_INT_SIG02_STAT {
	unsigned int reserved:16;		// [31:16]
	unsigned int STAT:16;		// [15:0]
};
 // INT_SIG03_SEL Register
struct MBOX_INT_SIG03_SEL {
	unsigned int reserved:16;		// [31:16]
	unsigned int SEL:16;		// [15:0]
};
 // INT_SIG03_STAT Register
struct MBOX_INT_SIG03_STAT {
	unsigned int reserved:16;		// [31:16]
	unsigned int STAT:16;		// [15:0]
};
 // INT_REG100_SET Register
struct MBOX_INT_REG100_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG101_SET Register
struct MBOX_INT_REG101_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG102_SET Register
struct MBOX_INT_REG102_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG103_SET Register
struct MBOX_INT_REG103_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG104_SET Register
struct MBOX_INT_REG104_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG105_SET Register
struct MBOX_INT_REG105_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG106_SET Register
struct MBOX_INT_REG106_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG107_SET Register
struct MBOX_INT_REG107_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG108_SET Register
struct MBOX_INT_REG108_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG109_SET Register
struct MBOX_INT_REG109_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG110_SET Register
struct MBOX_INT_REG110_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG111_SET Register
struct MBOX_INT_REG111_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG112_SET Register
struct MBOX_INT_REG112_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG113_SET Register
struct MBOX_INT_REG113_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG114_SET Register
struct MBOX_INT_REG114_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG115_SET Register
struct MBOX_INT_REG115_SET {
	unsigned int reserved:24;		// [31:8]
	unsigned int SET:8;		// [7:0]
};
 // INT_REG100_CLEAR Register
struct MBOX_INT_REG100_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG101_CLEAR Register
struct MBOX_INT_REG101_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG102_CLEAR Register
struct MBOX_INT_REG102_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG103_CLEAR Register
struct MBOX_INT_REG103_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG104_CLEAR Register
struct MBOX_INT_REG104_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG105_CLEAR Register
struct MBOX_INT_REG105_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG106_CLEAR Register
struct MBOX_INT_REG106_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG107_CLEAR Register
struct MBOX_INT_REG107_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG108_CLEAR Register
struct MBOX_INT_REG108_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG109_CLEAR Register
struct MBOX_INT_REG109_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG110_CLEAR Register
struct MBOX_INT_REG110_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG111_CLEAR Register
struct MBOX_INT_REG111_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG112_CLEAR Register
struct MBOX_INT_REG112_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG113_CLEAR Register
struct MBOX_INT_REG113_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG114_CLEAR Register
struct MBOX_INT_REG114_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG115_CLEAR Register
struct MBOX_INT_REG115_CLEAR {
	unsigned int reserved:24;		// [31:8]
	unsigned int CLEAR:8;		// [7:0]
};
 // INT_REG100_MASK Register
struct MBOX_INT_REG100_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG101_MASK Register
struct MBOX_INT_REG101_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG102_MASK Register
struct MBOX_INT_REG102_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG103_MASK Register
struct MBOX_INT_REG103_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG104_MASK Register
struct MBOX_INT_REG104_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG105_MASK Register
struct MBOX_INT_REG105_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG106_MASK Register
struct MBOX_INT_REG106_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG107_MASK Register
struct MBOX_INT_REG107_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG108_MASK Register
struct MBOX_INT_REG108_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG109_MASK Register
struct MBOX_INT_REG109_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG110_MASK Register
struct MBOX_INT_REG110_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG111_MASK Register
struct MBOX_INT_REG111_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG112_MASK Register
struct MBOX_INT_REG112_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG113_MASK Register
struct MBOX_INT_REG113_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG114_MASK Register
struct MBOX_INT_REG114_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_REG115_MASK Register
struct MBOX_INT_REG115_MASK {
	unsigned int reserved:24;		// [31:8]
	unsigned int MASK:8;		// [7:0]
};
 // INT_SIG10_SEL Register
struct MBOX_INT_SIG10_SEL {
	unsigned int reserved:16;		// [31:16]
	unsigned int SEL:16;		// [15:0]
};
 // INT_SIG10_STAT Register
struct MBOX_INT_SIG10_STAT {
	unsigned int reserved:16;		// [31:16]
	unsigned int STAT:16;		// [15:0]
};
 // INT_SIG11_SEL Register
struct MBOX_INT_SIG11_SEL {
	unsigned int reserved:16;		// [31:16]
	unsigned int SEL:16;		// [15:0]
};
 // INT_SIG11_STAT Register
struct MBOX_INT_SIG11_STAT {
	unsigned int reserved:16;		// [31:16]
	unsigned int STAT:16;		// [15:0]
};
 // INT_SIG12_SEL Register
struct MBOX_INT_SIG12_SEL {
	unsigned int reserved:16;		// [31:16]
	unsigned int SEL:16;		// [15:0]
};
 // INT_SIG12_STAT Register
struct MBOX_INT_SIG12_STAT {
	unsigned int reserved:16;		// [31:16]
	unsigned int STAT:16;		// [15:0]
};
 // INT_SIG13_SEL Register
struct MBOX_INT_SIG13_SEL {
	unsigned int reserved:16;		// [31:16]
	unsigned int SEL:16;		// [15:0]
};
 // INT_SIG13_STAT Register
struct MBOX_INT_SIG13_STAT {
	unsigned int reserved:16;		// [31:16]
	unsigned int STAT:16;		// [15:0]
};
 // MBOX_TAS00 Register
struct MBOX_MBOX_TAS00 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS01 Register
struct MBOX_MBOX_TAS01 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS02 Register
struct MBOX_MBOX_TAS02 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS03 Register
struct MBOX_MBOX_TAS03 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS04 Register
struct MBOX_MBOX_TAS04 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS05 Register
struct MBOX_MBOX_TAS05 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS06 Register
struct MBOX_MBOX_TAS06 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS07 Register
struct MBOX_MBOX_TAS07 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS08 Register
struct MBOX_MBOX_TAS08 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS09 Register
struct MBOX_MBOX_TAS09 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS10 Register
struct MBOX_MBOX_TAS10 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS11 Register
struct MBOX_MBOX_TAS11 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS12 Register
struct MBOX_MBOX_TAS12 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS13 Register
struct MBOX_MBOX_TAS13 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS14 Register
struct MBOX_MBOX_TAS14 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS15 Register
struct MBOX_MBOX_TAS15 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS16 Register
struct MBOX_MBOX_TAS16 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS17 Register
struct MBOX_MBOX_TAS17 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS18 Register
struct MBOX_MBOX_TAS18 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS19 Register
struct MBOX_MBOX_TAS19 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS20 Register
struct MBOX_MBOX_TAS20 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS21 Register
struct MBOX_MBOX_TAS21 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS22 Register
struct MBOX_MBOX_TAS22 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS23 Register
struct MBOX_MBOX_TAS23 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS24 Register
struct MBOX_MBOX_TAS24 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS25 Register
struct MBOX_MBOX_TAS25 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS26 Register
struct MBOX_MBOX_TAS26 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS27 Register
struct MBOX_MBOX_TAS27 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS28 Register
struct MBOX_MBOX_TAS28 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS29 Register
struct MBOX_MBOX_TAS29 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS30 Register
struct MBOX_MBOX_TAS30 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // MBOX_TAS31 Register
struct MBOX_MBOX_TAS31 {
	unsigned int reserved:31;		// [31:1]
	unsigned int TAS:1;		// [0]
};
 // INT_DEG_MASK00 Register
struct MBOX_INT_DEG_MASK00 {
	unsigned int MASK:32;		// [31:0]
};
 // INT_DEG_STAT00 Register
struct MBOX_INT_DEG_STAT00 {
	unsigned int STAT:32;		// [31:0]
};
 // INT_DEG_MASK01 Register
struct MBOX_INT_DEG_MASK01 {
	unsigned int MASK:32;		// [31:0]
};
 // INT_DEG_STAT01 Register
struct MBOX_INT_DEG_STAT01 {
	unsigned int STAT:32;		// [31:0]
};
 // INT_DEG_MASK02 Register
struct MBOX_INT_DEG_MASK02 {
	unsigned int MASK:32;		// [31:0]
};
 // INT_DEG_STAT02 Register
struct MBOX_INT_DEG_STAT02 {
	unsigned int STAT:32;		// [31:0]
};
 // INT_DEG_MASK03 Register
struct MBOX_INT_DEG_MASK03 {
	unsigned int MASK:32;		// [31:0]
};
 // INT_DEG_STAT03 Register
struct MBOX_INT_DEG_STAT03 {
	unsigned int STAT:32;		// [31:0]
};
 // INT_DEG_MASK04 Register
struct MBOX_INT_DEG_MASK04 {
	unsigned int MASK:32;		// [31:0]
};
 // INT_DEG_STAT04 Register
struct MBOX_INT_DEG_STAT04 {
	unsigned int STAT:32;		// [31:0]
};
 // INT_DEG_MASK05 Register
struct MBOX_INT_DEG_MASK05 {
	unsigned int MASK:32;		// [31:0]
};
 // INT_DEG_STAT05 Register
struct MBOX_INT_DEG_STAT05 {
	unsigned int STAT:32;		// [31:0]
};
 // INT_DEG_MASK06 Register
struct MBOX_INT_DEG_MASK06 {
	unsigned int MASK:32;		// [31:0]
};
 // INT_DEG_STAT06 Register
struct MBOX_INT_DEG_STAT06 {
	unsigned int STAT:32;		// [31:0]
};
 // INT_MASTER_MASK0 Register
struct MBOX_INT_MASTER_MASK0 {
	unsigned int MASK:32;		// [31:0]
};
 // INT_MASTER_MASK1 Register
struct MBOX_INT_MASTER_MASK1 {
	unsigned int MASK:32;		// [31:0]
};
 // INT_MASTER_MASK2 Register
struct MBOX_INT_MASTER_MASK2 {
	unsigned int MASK:32;		// [31:0]
};
 // INT_MASTER_MASK3 Register
struct MBOX_INT_MASTER_MASK3 {
	unsigned int MASK:32;		// [31:0]
};
 // INT_MASTER_MASK4 Register
struct MBOX_INT_MASTER_MASK4 {
	unsigned int MASK:32;		// [31:0]
};
 // INT_MASTER_MASK5 Register
struct MBOX_INT_MASTER_MASK5 {
	unsigned int MASK:32;		// [31:0]
};
 // INT_MASTER_MASK6 Register
struct MBOX_INT_MASTER_MASK6 {
	unsigned int MASK:32;		// [31:0]
};
 // INT_SEL0 Register
struct MBOX_INT_SEL0 {
	unsigned int reserved:24;		// [31:8]
	unsigned int SELECT:8;		// [7:0]
};
 // INT_SEL1 Register
struct MBOX_INT_SEL1 {
	unsigned int reserved:24;		// [31:8]
	unsigned int SELECT:8;		// [7:0]
};
 // INT_SEL2 Register
struct MBOX_INT_SEL2 {
	unsigned int reserved:24;		// [31:8]
	unsigned int SELECT:8;		// [7:0]
};
 // INT_SEL3 Register
struct MBOX_INT_SEL3 {
	unsigned int reserved:24;		// [31:8]
	unsigned int SELECT:8;		// [7:0]
};

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _MBOX_REG_STRUCT_B_H */
