Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Apr 15 18:05:15 2019
| Host         : JanGrapengeter running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              74 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              86 |           23 |
| Yes          | No                    | No                     |             144 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             127 |           34 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+---------------------------------+-------------------------------------+------------------+----------------+
|                       Clock Signal                      |          Enable Signal          |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+---------------------------------------------------------+---------------------------------+-------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG                                          | uartSend                        |                                     |                3 |              8 |
|  CLK_IBUF_BUFG                                          | strIndex                        |                                     |                3 |              8 |
|  CLK_IBUF_BUFG                                          |                                 |                                     |                6 |             10 |
|  CLK_IBUF_BUFG                                          |                                 | Inst_UART_TX_CTRL/bitTmr[0]_i_1_n_0 |                4 |             14 |
|  CLK_IBUF_BUFG                                          |                                 | reset_cntr0                         |                5 |             18 |
|  CLK_IBUF_BUFG                                          |                                 | clear                               |                7 |             27 |
| ~CLK_IBUF_BUFG                                          |                                 | Inst_Frequenzmessung/eqOp           |                7 |             27 |
|  CLK_IBUF_BUFG                                          | strIndex                        | strIndex0                           |                8 |             31 |
|  CLK_IBUF_BUFG                                          | Inst_UART_TX_CTRL/txBit_i_2_n_0 | Inst_UART_TX_CTRL/READY             |                9 |             32 |
|  CLK_IBUF_BUFG                                          | sendStr[0][7]_i_2_n_0           | sendStr[0][7]_i_1_n_0               |               17 |             64 |
|  Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/b_4 |                                 |                                     |               16 |             64 |
| ~CLK_IBUF_BUFG                                          | Inst_Frequenzmessung/eqOp       |                                     |               16 |            128 |
+---------------------------------------------------------+---------------------------------+-------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 8      |                     2 |
| 10     |                     1 |
| 14     |                     1 |
| 16+    |                     8 |
+--------+-----------------------+


