{"vcs1":{"timestamp_begin":1684313057.801438960, "rt":1.31, "ut":0.40, "st":0.21}}
{"vcselab":{"timestamp_begin":1684313059.199997219, "rt":1.21, "ut":0.43, "st":0.17}}
{"link":{"timestamp_begin":1684313060.484673837, "rt":0.55, "ut":0.23, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684313057.154484768}
{"VCS_COMP_START_TIME": 1684313057.154484768}
{"VCS_COMP_END_TIME": 1684313062.778924362}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330616}}
{"stitch_vcselab": {"peak_mem": 211888}}
