

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-18562a12256a4d9f60a9e9287e94d61569df552c_modified_4.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:f:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
75665454064eac8e8a1990f90b0679dc  /afs/cs.wisc.edu/u/r/a/rajesh/public/accel-sim-framework/gpu-simulator/gpgpu-sim/test/mmul
Extracting PTX file and ptxas options    1: mmul.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /afs/cs.wisc.edu/u/r/a/rajesh/public/accel-sim-framework/gpu-simulator/gpgpu-sim/test/mmul
self exe links to: /afs/cs.wisc.edu/u/r/a/rajesh/public/accel-sim-framework/gpu-simulator/gpgpu-sim/test/mmul
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /afs/cs.wisc.edu/u/r/a/rajesh/public/accel-sim-framework/gpu-simulator/gpgpu-sim/test/mmul
Running md5sum using "md5sum /afs/cs.wisc.edu/u/r/a/rajesh/public/accel-sim-framework/gpu-simulator/gpgpu-sim/test/mmul "
self exe links to: /afs/cs.wisc.edu/u/r/a/rajesh/public/accel-sim-framework/gpu-simulator/gpgpu-sim/test/mmul
Extracting specific PTX file named mmul.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z20gpu_matrix_transposePiS_jj : hostFun 0x0x401cc4, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing mmul.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z15gpu_matrix_multPiS_S_iii'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z22gpu_square_matrix_multPiS_S_i$__cuda_local_var_17417_33_non_const_tile_a" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22gpu_square_matrix_multPiS_S_i$__cuda_local_var_17418_33_non_const_tile_b" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22gpu_square_matrix_multPiS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z20gpu_matrix_transposePiS_jj'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mmul.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mmul.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z20gpu_matrix_transposePiS_jj' : regs=7, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z22gpu_square_matrix_multPiS_S_i' : regs=24, lmem=0, smem=2048, cmem=348
GPGPU-Sim PTX: Kernel '_Z15gpu_matrix_multPiS_S_iii' : regs=32, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: __cudaRegisterFunction _Z22gpu_square_matrix_multPiS_S_i : hostFun 0x0x401bde, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15gpu_matrix_multPiS_S_iii : hostFun 0x0x401ae2, fat_cubin_handle = 1
please type in m n and k
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeed4a5268..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeed4a5260..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeed4a5258..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeed4a5254..

GPGPU-Sim PTX: cudaLaunch for 0x0x401bde (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z22gpu_square_matrix_multPiS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z22gpu_square_matrix_multPiS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22gpu_square_matrix_multPiS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z22gpu_square_matrix_multPiS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22gpu_square_matrix_multPiS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22gpu_square_matrix_multPiS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z22gpu_square_matrix_multPiS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3a0 (mmul.1.sm_30.ptx:189) @%p1 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x688 (mmul.1.sm_30.ptx:293) shl.b32 %r88, %r1, 4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x470 (mmul.1.sm_30.ptx:218) @%p2 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (mmul.1.sm_30.ptx:225) st.shared.u32 [%r4], %r108;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4a8 (mmul.1.sm_30.ptx:228) @%p3 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (mmul.1.sm_30.ptx:235) st.shared.u32 [%r5], %r109;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x680 (mmul.1.sm_30.ptx:290) @%p4 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x688 (mmul.1.sm_30.ptx:293) shl.b32 %r88, %r1, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x6d8 (mmul.1.sm_30.ptx:303) @!%p7 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x710 (mmul.1.sm_30.ptx:314) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x6e0 (mmul.1.sm_30.ptx:304) bra.uni BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e8 (mmul.1.sm_30.ptx:307) mad.lo.s32 %r103, %r90, %r23, %r94;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22gpu_square_matrix_multPiS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22gpu_square_matrix_multPiS_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z22gpu_square_matrix_multPiS_S_i' to stream 0, gridDim= (19,19,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22gpu_square_matrix_multPiS_S_i'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22gpu_square_matrix_multPiS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22gpu_square_matrix_multPiS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22gpu_square_matrix_multPiS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22gpu_square_matrix_multPiS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22gpu_square_matrix_multPiS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22gpu_square_matrix_multPiS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22gpu_square_matrix_multPiS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22gpu_square_matrix_multPiS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22gpu_square_matrix_multPiS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22gpu_square_matrix_multPiS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22gpu_square_matrix_multPiS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22gpu_square_matrix_multPiS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22gpu_square_matrix_multPiS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22gpu_square_matrix_multPiS_S_i'
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
AISH, access, 2216
