module vga_controller (
	input [8:0]RGB,
	input clk,
	input rst,
	
	output vga_blank,
	output [7:0]vga_b,
	output [7:0]vga_g,
	output [7:0]vga_r,
	output vga_clk,
	output vga_hs,
	output vga_vs,
	output vga_sync_n
);

reg clk25;



//clock divider
always @ (posedge clk) 
begin
	if (clk25 == 1'b0)
	begin
		clk25 <= 1'b1;
	end
	else
	begin
		clk25 <= 1'b0;
	end
end

always @ (posedge clk25 or negedge rst)
begin


end

endmodule