// Seed: 3937791637
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  reg  id_10;
  reg  id_11;
  wire id_12;
  module_0(
      id_5, id_12
  );
  initial begin
    `define pp_13 0
    id_6 = id_10;
    id_3 <= id_11;
  end
  assign id_4 = id_9;
  always @(posedge 1 <= 1) begin
    id_6 <= id_11;
    if (id_8 ? 1 : 1) begin
      #1 id_7 = id_10;
      id_4 = 1;
      #id_14 id_5 = id_2;
      #1;
      id_6 <= 1 == id_5;
    end
  end
  wire id_15;
  wire id_16;
endmodule
