{
  "name": "Zilog Z180",
  "year": 1985,
  "clock_mhz": 6.0,
  "bus_width": 8,
  "transistors": 20000,
  "timing_categories": {
    "ld_r_r": {
      "cycles": 3,
      "weight": 0.22,
      "desc": "LD r,r"
    },
    "ld_r_n": {
      "cycles": 5,
      "weight": 0.12,
      "desc": "LD r,n"
    },
    "ld_r_hl": {
      "cycles": 5,
      "weight": 0.15,
      "desc": "LD r,(HL)"
    },
    "alu_r": {
      "cycles": 3,
      "weight": 0.2,
      "desc": "ALU r"
    },
    "alu_hl": {
      "cycles": 5,
      "weight": 0.08,
      "desc": "ALU (HL)"
    },
    "jp": {
      "cycles": 8,
      "weight": 0.08,
      "desc": "JP"
    },
    "jr_taken": {
      "cycles": 10,
      "weight": 0.05,
      "desc": "JR taken"
    },
    "call_ret": {
      "cycles": 14,
      "weight": 0.05,
      "desc": "CALL, RET"
    },
    "multiply": {
      "cycles": 18,
      "weight": 0.03,
      "desc": "MLT"
    },
    "push_pop": {
      "cycles": 9,
      "weight": 0.02,
      "desc": "PUSH, POP"
    }
  },
  "validation_targets": {
    "ips_range": [
      900000,
      2000000
    ],
    "cpi_range": [
      3,
      18
    ],
    "expected_bottlenecks": [
      "decode",
      "memory"
    ]
  },
  "source": "Z180 Users Manual"
}