Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Tue Apr 13 23:05:07 2021
| Host         : ChinskiBratPatrzy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_example_timing_summary_routed.rpt -warn_on_violation -rpx vga_example_timing_summary_routed.rpx
| Design       : vga_example
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.302        0.000                      0                 1214        0.082        0.000                      0                 1214        3.000        0.000                       0                   578  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
clk                        {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_generator  {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_generator   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_generator   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                          3.000        0.000                       0                     1  
  clk100MHz_clk_generator        3.695        0.000                      0                  433        0.122        0.000                      0                  433        4.500        0.000                       0                   234  
  clk40MHz_clk_generator         0.639        0.000                      0                  716        0.082        0.000                      0                  716       11.520        0.000                       0                   340  
  clkfbout_clk_generator                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk40MHz_clk_generator   clk100MHz_clk_generator        0.302        0.000                      0                   19        2.362        0.000                      0                   19  
clk100MHz_clk_generator  clk40MHz_clk_generator         2.127        0.000                      0                   24        0.139        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        clk40MHz_clk_generator   clk100MHz_clk_generator        0.386        0.000                      0                   37        2.467        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_generator
  To Clock:  clk100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        3.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 2.155ns (34.299%)  route 4.128ns (65.701%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.801    -0.711    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X1Y116         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/Q
                         net (fo=8, routed)           0.998     0.743    my_MouseCtl/Inst_Ps2Interface/rx_data_reg_n_0_[2]
    SLICE_X3Y118         LUT4 (Prop_lut4_I1_O)        0.149     0.892 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_10/O
                         net (fo=2, routed)           0.436     1.329    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_10_n_0
    SLICE_X3Y118         LUT5 (Prop_lut5_I0_O)        0.358     1.687 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_6/O
                         net (fo=10, routed)          1.354     3.041    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_6_n_0
    SLICE_X8Y120         LUT5 (Prop_lut5_I0_O)        0.355     3.396 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[1]_i_11/O
                         net (fo=1, routed)           0.289     3.685    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[1]_i_11_n_0
    SLICE_X8Y120         LUT6 (Prop_lut6_I0_O)        0.331     4.016 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.000     4.016    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[1]_i_7_n_0
    SLICE_X8Y120         MUXF7 (Prop_muxf7_I0_O)      0.209     4.225 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           1.051     5.275    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X2Y117         LUT6 (Prop_lut6_I3_O)        0.297     5.572 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.572    my_MouseCtl/Inst_Ps2Interface_n_24
    SLICE_X2Y117         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.675     8.680    my_MouseCtl/clk100MHz
    SLICE_X2Y117         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.585     9.264    
                         clock uncertainty           -0.074     9.190    
    SLICE_X2Y117         FDCE (Setup_fdce_C_D)        0.077     9.267    my_MouseCtl/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.267    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.164ns  (logic 1.805ns (29.283%)  route 4.359ns (70.717%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.801    -0.711    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X1Y116         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[2]/Q
                         net (fo=8, routed)           0.998     0.743    my_MouseCtl/Inst_Ps2Interface/rx_data_reg_n_0_[2]
    SLICE_X3Y118         LUT4 (Prop_lut4_I1_O)        0.149     0.892 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_10/O
                         net (fo=2, routed)           0.436     1.329    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_10_n_0
    SLICE_X3Y118         LUT5 (Prop_lut5_I0_O)        0.358     1.687 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_6/O
                         net (fo=10, routed)          1.371     3.058    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_6_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I1_O)        0.326     3.384 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[2]_i_9/O
                         net (fo=1, routed)           0.000     3.384    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[2]_i_9_n_0
    SLICE_X9Y119         MUXF7 (Prop_muxf7_I1_O)      0.217     3.601 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=1, routed)           1.554     5.155    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]_i_4_n_0
    SLICE_X0Y116         LUT6 (Prop_lut6_I3_O)        0.299     5.454 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.454    my_MouseCtl/Inst_Ps2Interface_n_23
    SLICE_X0Y116         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.676     8.681    my_MouseCtl/clk100MHz
    SLICE_X0Y116         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.587     9.267    
                         clock uncertainty           -0.074     9.193    
    SLICE_X0Y116         FDCE (Setup_fdce_C_D)        0.031     9.224    my_MouseCtl/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 2.615ns (42.893%)  route 3.482ns (57.107%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.803    -0.709    my_MouseCtl/clk100MHz
    SLICE_X6Y114         FDRE                                         r  my_MouseCtl/x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.191 r  my_MouseCtl/x_pos_reg[5]/Q
                         net (fo=5, routed)           1.178     0.988    my_MouseCtl/x_pos[5]
    SLICE_X7Y116         LUT3 (Prop_lut3_I0_O)        0.124     1.112 r  my_MouseCtl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     1.112    my_MouseCtl/x_pos[7]_i_5_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.662 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.662    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.996 f  my_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           1.027     3.023    my_MouseCtl/plusOp6[9]
    SLICE_X9Y116         LUT2 (Prop_lut2_I1_O)        0.303     3.326 r  my_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.326    my_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.783 r  my_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          1.276     5.059    my_MouseCtl/gtOp
    SLICE_X5Y114         LUT5 (Prop_lut5_I3_O)        0.329     5.388 r  my_MouseCtl/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     5.388    my_MouseCtl/x_pos[2]_i_1_n_0
    SLICE_X5Y114         FDRE                                         r  my_MouseCtl/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.677     8.682    my_MouseCtl/clk100MHz
    SLICE_X5Y114         FDRE                                         r  my_MouseCtl/x_pos_reg[2]/C
                         clock pessimism              0.585     9.266    
                         clock uncertainty           -0.074     9.192    
    SLICE_X5Y114         FDRE (Setup_fdre_C_D)        0.031     9.223    my_MouseCtl/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 2.615ns (42.928%)  route 3.477ns (57.072%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.803    -0.709    my_MouseCtl/clk100MHz
    SLICE_X6Y114         FDRE                                         r  my_MouseCtl/x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.191 r  my_MouseCtl/x_pos_reg[5]/Q
                         net (fo=5, routed)           1.178     0.988    my_MouseCtl/x_pos[5]
    SLICE_X7Y116         LUT3 (Prop_lut3_I0_O)        0.124     1.112 r  my_MouseCtl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     1.112    my_MouseCtl/x_pos[7]_i_5_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.662 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.662    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.996 f  my_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           1.027     3.023    my_MouseCtl/plusOp6[9]
    SLICE_X9Y116         LUT2 (Prop_lut2_I1_O)        0.303     3.326 r  my_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.326    my_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.783 r  my_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          1.271     5.054    my_MouseCtl/gtOp
    SLICE_X5Y114         LUT5 (Prop_lut5_I3_O)        0.329     5.383 r  my_MouseCtl/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     5.383    my_MouseCtl/x_pos[1]_i_1_n_0
    SLICE_X5Y114         FDRE                                         r  my_MouseCtl/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.677     8.682    my_MouseCtl/clk100MHz
    SLICE_X5Y114         FDRE                                         r  my_MouseCtl/x_pos_reg[1]/C
                         clock pessimism              0.585     9.266    
                         clock uncertainty           -0.074     9.192    
    SLICE_X5Y114         FDRE (Setup_fdre_C_D)        0.029     9.221    my_MouseCtl/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                  3.838    

Slack (MET) :             3.890ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 2.615ns (42.777%)  route 3.498ns (57.223%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.803    -0.709    my_MouseCtl/clk100MHz
    SLICE_X6Y114         FDRE                                         r  my_MouseCtl/x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.191 r  my_MouseCtl/x_pos_reg[5]/Q
                         net (fo=5, routed)           1.178     0.988    my_MouseCtl/x_pos[5]
    SLICE_X7Y116         LUT3 (Prop_lut3_I0_O)        0.124     1.112 r  my_MouseCtl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     1.112    my_MouseCtl/x_pos[7]_i_5_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.662 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.662    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.996 f  my_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           1.027     3.023    my_MouseCtl/plusOp6[9]
    SLICE_X9Y116         LUT2 (Prop_lut2_I1_O)        0.303     3.326 r  my_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.326    my_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.783 r  my_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          1.292     5.076    my_MouseCtl/gtOp
    SLICE_X6Y114         LUT5 (Prop_lut5_I3_O)        0.329     5.405 r  my_MouseCtl/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     5.405    my_MouseCtl/x_pos[3]_i_1_n_0
    SLICE_X6Y114         FDRE                                         r  my_MouseCtl/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.677     8.682    my_MouseCtl/clk100MHz
    SLICE_X6Y114         FDRE                                         r  my_MouseCtl/x_pos_reg[3]/C
                         clock pessimism              0.610     9.291    
                         clock uncertainty           -0.074     9.217    
    SLICE_X6Y114         FDRE (Setup_fdre_C_D)        0.077     9.294    my_MouseCtl/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  3.890    

Slack (MET) :             3.904ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 2.615ns (42.847%)  route 3.488ns (57.153%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.803    -0.709    my_MouseCtl/clk100MHz
    SLICE_X6Y114         FDRE                                         r  my_MouseCtl/x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.191 r  my_MouseCtl/x_pos_reg[5]/Q
                         net (fo=5, routed)           1.178     0.988    my_MouseCtl/x_pos[5]
    SLICE_X7Y116         LUT3 (Prop_lut3_I0_O)        0.124     1.112 r  my_MouseCtl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     1.112    my_MouseCtl/x_pos[7]_i_5_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.662 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.662    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.996 f  my_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           1.027     3.023    my_MouseCtl/plusOp6[9]
    SLICE_X9Y116         LUT2 (Prop_lut2_I1_O)        0.303     3.326 r  my_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.326    my_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.783 r  my_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          1.282     5.066    my_MouseCtl/gtOp
    SLICE_X6Y114         LUT5 (Prop_lut5_I3_O)        0.329     5.395 r  my_MouseCtl/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000     5.395    my_MouseCtl/x_pos[4]_i_1_n_0
    SLICE_X6Y114         FDRE                                         r  my_MouseCtl/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.677     8.682    my_MouseCtl/clk100MHz
    SLICE_X6Y114         FDRE                                         r  my_MouseCtl/x_pos_reg[4]/C
                         clock pessimism              0.610     9.291    
                         clock uncertainty           -0.074     9.217    
    SLICE_X6Y114         FDRE (Setup_fdre_C_D)        0.081     9.298    my_MouseCtl/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          9.298    
                         arrival time                          -5.395    
  -------------------------------------------------------------------
                         slack                                  3.904    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 2.615ns (43.506%)  route 3.396ns (56.494%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.803    -0.709    my_MouseCtl/clk100MHz
    SLICE_X6Y114         FDRE                                         r  my_MouseCtl/x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.191 r  my_MouseCtl/x_pos_reg[5]/Q
                         net (fo=5, routed)           1.178     0.988    my_MouseCtl/x_pos[5]
    SLICE_X7Y116         LUT3 (Prop_lut3_I0_O)        0.124     1.112 r  my_MouseCtl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     1.112    my_MouseCtl/x_pos[7]_i_5_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.662 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.662    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.996 f  my_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           1.027     3.023    my_MouseCtl/plusOp6[9]
    SLICE_X9Y116         LUT2 (Prop_lut2_I1_O)        0.303     3.326 r  my_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.326    my_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.783 r  my_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          1.190     4.973    my_MouseCtl/gtOp
    SLICE_X5Y114         LUT5 (Prop_lut5_I3_O)        0.329     5.302 r  my_MouseCtl/x_pos[7]_i_1/O
                         net (fo=1, routed)           0.000     5.302    my_MouseCtl/x_pos[7]_i_1_n_0
    SLICE_X5Y114         FDRE                                         r  my_MouseCtl/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.677     8.682    my_MouseCtl/clk100MHz
    SLICE_X5Y114         FDRE                                         r  my_MouseCtl/x_pos_reg[7]/C
                         clock pessimism              0.585     9.266    
                         clock uncertainty           -0.074     9.192    
    SLICE_X5Y114         FDRE (Setup_fdre_C_D)        0.031     9.223    my_MouseCtl/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -5.302    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             3.923ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 2.615ns (43.514%)  route 3.395ns (56.486%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.803    -0.709    my_MouseCtl/clk100MHz
    SLICE_X6Y114         FDRE                                         r  my_MouseCtl/x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.191 r  my_MouseCtl/x_pos_reg[5]/Q
                         net (fo=5, routed)           1.178     0.988    my_MouseCtl/x_pos[5]
    SLICE_X7Y116         LUT3 (Prop_lut3_I0_O)        0.124     1.112 r  my_MouseCtl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     1.112    my_MouseCtl/x_pos[7]_i_5_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.662 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.662    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.996 f  my_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           1.027     3.023    my_MouseCtl/plusOp6[9]
    SLICE_X9Y116         LUT2 (Prop_lut2_I1_O)        0.303     3.326 r  my_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.326    my_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.783 r  my_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          1.189     4.972    my_MouseCtl/gtOp
    SLICE_X5Y114         LUT5 (Prop_lut5_I3_O)        0.329     5.301 r  my_MouseCtl/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     5.301    my_MouseCtl/x_pos[0]_i_1_n_0
    SLICE_X5Y114         FDRE                                         r  my_MouseCtl/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.677     8.682    my_MouseCtl/clk100MHz
    SLICE_X5Y114         FDRE                                         r  my_MouseCtl/x_pos_reg[0]/C
                         clock pessimism              0.585     9.266    
                         clock uncertainty           -0.074     9.192    
    SLICE_X5Y114         FDRE (Setup_fdre_C_D)        0.032     9.224    my_MouseCtl/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -5.301    
  -------------------------------------------------------------------
                         slack                                  3.923    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 my_MouseCtl/periodic_check_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 1.424ns (24.595%)  route 4.366ns (75.405%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.790    -0.722    my_MouseCtl/clk100MHz
    SLICE_X7Y126         FDRE                                         r  my_MouseCtl/periodic_check_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.419    -0.303 f  my_MouseCtl/periodic_check_cnt_reg[23]/Q
                         net (fo=2, routed)           0.826     0.524    my_MouseCtl/periodic_check_cnt_reg_n_0_[23]
    SLICE_X7Y125         LUT6 (Prop_lut6_I3_O)        0.297     0.821 r  my_MouseCtl/periodic_check_cnt[25]_i_8/O
                         net (fo=1, routed)           1.043     1.864    my_MouseCtl/periodic_check_cnt[25]_i_8_n_0
    SLICE_X7Y124         LUT6 (Prop_lut6_I5_O)        0.124     1.988 r  my_MouseCtl/periodic_check_cnt[25]_i_2/O
                         net (fo=36, routed)          1.570     3.557    my_MouseCtl/Inst_Ps2Interface/periodic_check_cnt_reg[15]
    SLICE_X7Y119         LUT6 (Prop_lut6_I0_O)        0.124     3.681 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_9/O
                         net (fo=1, routed)           0.151     3.832    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_9_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I0_O)        0.124     3.956 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_5__0/O
                         net (fo=1, routed)           0.776     4.732    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_5__0_n_0
    SLICE_X0Y116         LUT6 (Prop_lut6_I5_O)        0.124     4.856 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_2__0/O
                         net (fo=1, routed)           0.000     4.856    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X0Y116         MUXF7 (Prop_muxf7_I0_O)      0.212     5.068 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.068    my_MouseCtl/Inst_Ps2Interface_n_25
    SLICE_X0Y116         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.676     8.681    my_MouseCtl/clk100MHz
    SLICE_X0Y116         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.571     9.251    
                         clock uncertainty           -0.074     9.177    
    SLICE_X0Y116         FDCE (Setup_fdce_C_D)        0.064     9.241    my_MouseCtl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.241    
                         arrival time                          -5.068    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 1.307ns (22.784%)  route 4.429ns (77.216%))
  Logic Levels:           5  (LUT4=1 LUT5=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 8.683 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.798    -0.714    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X3Y118         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.456    -0.258 f  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[6]/Q
                         net (fo=8, routed)           1.024     0.767    my_MouseCtl/Inst_Ps2Interface/p_0_in
    SLICE_X3Y118         LUT4 (Prop_lut4_I0_O)        0.124     0.891 f  my_MouseCtl/Inst_Ps2Interface/haswheel_i_4/O
                         net (fo=2, routed)           0.455     1.345    my_MouseCtl/Inst_Ps2Interface/haswheel_i_4_n_0
    SLICE_X3Y118         LUT5 (Prop_lut5_I0_O)        0.119     1.464 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[4]_i_5/O
                         net (fo=8, routed)           1.063     2.528    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[4]_i_5_n_0
    SLICE_X8Y121         LUT5 (Prop_lut5_I3_O)        0.332     2.860 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[4]_i_2__0/O
                         net (fo=3, routed)           0.628     3.488    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[4]_i_2__0_n_0
    SLICE_X8Y119         LUT5 (Prop_lut5_I0_O)        0.124     3.612 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[3]_i_2__0/O
                         net (fo=1, routed)           1.259     4.871    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[3]_i_2__0_n_0
    SLICE_X3Y114         LUT5 (Prop_lut5_I0_O)        0.152     5.023 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.023    my_MouseCtl/Inst_Ps2Interface_n_22
    SLICE_X3Y114         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.678     8.683    my_MouseCtl/clk100MHz
    SLICE_X3Y114         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.585     9.267    
                         clock uncertainty           -0.074     9.193    
    SLICE_X3Y114         FDCE (Setup_fdce_C_D)        0.075     9.268    my_MouseCtl/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.268    
                         arrival time                          -5.023    
  -------------------------------------------------------------------
                         slack                                  4.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_clk_generator/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_generator/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.310ns
    Source Clock Delay      (SCD):    -1.042ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.265    -1.042    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y31         FDCE                                         r  my_clk_generator/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.901 r  my_clk_generator/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.845    my_clk_generator/seq_reg1[0]
    SLICE_X35Y31         FDCE                                         r  my_clk_generator/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.488    -1.310    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y31         FDCE                                         r  my_clk_generator/seq_reg1_reg[1]/C
                         clock pessimism              0.268    -1.042    
    SLICE_X35Y31         FDCE (Hold_fdce_C_D)         0.075    -0.967    my_clk_generator/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.967    
                         arrival time                          -0.845    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.198%)  route 0.069ns (32.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.665    -0.516    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X0Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.069    -0.306    my_MouseCtl/Inst_Ps2Interface/ps2_data_clean
    SLICE_X0Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.937    -0.752    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X0Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism              0.236    -0.516    
    SLICE_X0Y122         FDRE (Hold_fdre_C_D)         0.071    -0.445    my_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 my_clk_generator/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_generator/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.310ns
    Source Clock Delay      (SCD):    -1.042ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.265    -1.042    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y31         FDCE                                         r  my_clk_generator/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.128    -0.914 r  my_clk_generator/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.859    my_clk_generator/seq_reg1[6]
    SLICE_X35Y31         FDCE                                         r  my_clk_generator/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.488    -1.310    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y31         FDCE                                         r  my_clk_generator/seq_reg1_reg[7]/C
                         clock pessimism              0.268    -1.042    
    SLICE_X35Y31         FDCE (Hold_fdce_C_D)        -0.006    -1.048    my_clk_generator/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.048    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.074%)  route 0.135ns (48.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.669    -0.512    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X0Y117         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  my_MouseCtl/Inst_Ps2Interface/frame_reg[4]/Q
                         net (fo=3, routed)           0.135    -0.236    my_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[3]
    SLICE_X1Y116         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.943    -0.746    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X1Y116         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
                         clock pessimism              0.249    -0.497    
    SLICE_X1Y116         FDRE (Hold_fdre_C_D)         0.066    -0.431    my_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 my_MouseCtl/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.623%)  route 0.148ns (44.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.671    -0.510    my_MouseCtl/clk100MHz
    SLICE_X1Y115         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  my_MouseCtl/FSM_sequential_state_reg[4]/Q
                         net (fo=72, routed)          0.148    -0.220    my_MouseCtl/state[4]
    SLICE_X2Y116         LUT5 (Prop_lut5_I2_O)        0.045    -0.175 r  my_MouseCtl/tx_data[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    my_MouseCtl/tx_data__0[5]
    SLICE_X2Y116         FDRE                                         r  my_MouseCtl/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.943    -0.746    my_MouseCtl/clk100MHz
    SLICE_X2Y116         FDRE                                         r  my_MouseCtl/tx_data_reg[5]/C
                         clock pessimism              0.249    -0.497    
    SLICE_X2Y116         FDRE (Hold_fdre_C_D)         0.121    -0.376    my_MouseCtl/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/read_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.224%)  route 0.151ns (44.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.671    -0.510    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X3Y115         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/Q
                         net (fo=16, routed)          0.151    -0.218    my_MouseCtl/Inst_Ps2Interface/read_data
    SLICE_X2Y117         LUT6 (Prop_lut6_I4_O)        0.045    -0.173 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.173    my_MouseCtl/Inst_Ps2Interface_n_24
    SLICE_X2Y117         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.942    -0.747    my_MouseCtl/clk100MHz
    SLICE_X2Y117         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.249    -0.498    
    SLICE_X2Y117         FDCE (Hold_fdce_C_D)         0.120    -0.378    my_MouseCtl/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 my_MouseCtl/y_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/ypos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.640    -0.541    my_MouseCtl/clk100MHz
    SLICE_X8Y117         FDRE                                         r  my_MouseCtl/y_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  my_MouseCtl/y_pos_reg[6]/Q
                         net (fo=5, routed)           0.128    -0.249    my_MouseCtl/y_pos[6]
    SLICE_X9Y117         FDRE                                         r  my_MouseCtl/ypos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.913    -0.776    my_MouseCtl/clk100MHz
    SLICE_X9Y117         FDRE                                         r  my_MouseCtl/ypos_reg[6]/C
                         clock pessimism              0.248    -0.528    
    SLICE_X9Y117         FDRE (Hold_fdre_C_D)         0.070    -0.458    my_MouseCtl/ypos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/data_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.116%)  route 0.075ns (24.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.665    -0.516    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X0Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  my_MouseCtl/Inst_Ps2Interface/data_inter_reg/Q
                         net (fo=2, routed)           0.075    -0.313    my_MouseCtl/Inst_Ps2Interface/data_inter
    SLICE_X0Y122         LUT4 (Prop_lut4_I0_O)        0.099    -0.214 r  my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000    -0.214    my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X0Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.937    -0.752    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X0Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
                         clock pessimism              0.236    -0.516    
    SLICE_X0Y122         FDRE (Hold_fdre_C_D)         0.092    -0.424    my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 my_MouseCtl/y_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/ypos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.971%)  route 0.134ns (45.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.640    -0.541    my_MouseCtl/clk100MHz
    SLICE_X8Y117         FDRE                                         r  my_MouseCtl/y_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  my_MouseCtl/y_pos_reg[7]/Q
                         net (fo=5, routed)           0.134    -0.243    my_MouseCtl/y_pos[7]
    SLICE_X9Y117         FDRE                                         r  my_MouseCtl/ypos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.913    -0.776    my_MouseCtl/clk100MHz
    SLICE_X9Y117         FDRE                                         r  my_MouseCtl/ypos_reg[7]/C
                         clock pessimism              0.248    -0.528    
    SLICE_X9Y117         FDRE (Hold_fdre_C_D)         0.072    -0.456    my_MouseCtl/ypos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.665    -0.516    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X1Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  my_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/Q
                         net (fo=5, routed)           0.084    -0.304    my_MouseCtl/Inst_Ps2Interface/data_count_reg[2]
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.099    -0.205 r  my_MouseCtl/Inst_Ps2Interface/data_count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    my_MouseCtl/Inst_Ps2Interface/data_count[3]_i_2_n_0
    SLICE_X1Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.937    -0.752    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X1Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/C
                         clock pessimism              0.236    -0.516    
    SLICE_X1Y122         FDRE (Hold_fdre_C_D)         0.092    -0.424    my_MouseCtl/Inst_Ps2Interface/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk_generator/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    my_clk_generator/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      my_clk_generator/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y116     my_MouseCtl/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y117     my_MouseCtl/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y116     my_MouseCtl/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y114     my_MouseCtl/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y115     my_MouseCtl/FSM_sequential_state_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y114     my_MouseCtl/FSM_sequential_state_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y117     my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y121     my_MouseCtl/Inst_Ps2Interface/bit_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y121     my_MouseCtl/Inst_Ps2Interface/bit_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y121     my_MouseCtl/Inst_Ps2Interface/bit_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y121     my_MouseCtl/Inst_Ps2Interface/bit_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y121     my_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y121     my_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y121     my_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y121     my_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y122     my_MouseCtl/Inst_Ps2Interface/clk_inter_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y122     my_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y116     my_MouseCtl/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y117     my_MouseCtl/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y116     my_MouseCtl/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y117     my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y117     my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y116     my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y117     my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y117     my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y117     my_MouseCtl/Inst_Ps2Interface/frame_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y117     my_MouseCtl/Inst_Ps2Interface/frame_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_generator
  To Clock:  clk40MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_mach_nxt3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/ypos_mach_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        24.249ns  (logic 16.461ns (67.884%)  route 7.788ns (32.116%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=1 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 23.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.831    -0.681    my_draw_rect_ctl/pclk
    DSP48_X0Y41          DSP48E1                                      r  my_draw_rect_ctl/ypos_mach_nxt3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.328 r  my_draw_rect_ctl/ypos_mach_nxt3/P[18]
                         net (fo=1, routed)           0.870     4.198    my_draw_rect_ctl/ypos_mach_nxt3_n_87
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[18]_P[1])
                                                      3.841     8.039 r  my_draw_rect_ctl/ypos_mach_nxt2/P[1]
                         net (fo=14, routed)          1.070     9.109    my_draw_rect_ctl/ypos_mach_nxt2_n_104
    SLICE_X11Y100        LUT3 (Prop_lut3_I0_O)        0.154     9.263 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_1/O
                         net (fo=2, routed)           0.690     9.953    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_1_n_0
    SLICE_X11Y100        LUT4 (Prop_lut4_I3_O)        0.327    10.280 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.280    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_3_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.681 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.681    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.795    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__1_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.909 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.909    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__2_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.243 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__3/O[1]
                         net (fo=2, routed)           0.718    11.961    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__3_n_6
    SLICE_X10Y103        LUT3 (Prop_lut3_I0_O)        0.298    12.259 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_4/O
                         net (fo=2, routed)           0.607    12.865    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_4_n_0
    SLICE_X10Y104        LUT4 (Prop_lut4_I3_O)        0.355    13.220 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_8/O
                         net (fo=1, routed)           0.000    13.220    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_8_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.733 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.733    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.850 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.850    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__3_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.967 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.967    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__4_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.084 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.084    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__5_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.201 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.201    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__6_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.318 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.318    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__7_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.537 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__8/O[0]
                         net (fo=21, routed)          0.976    15.513    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__8_n_7
    SLICE_X15Y109        LUT3 (Prop_lut3_I1_O)        0.321    15.834 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_3/O
                         net (fo=2, routed)           0.469    16.303    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_3_n_0
    SLICE_X15Y109        LUT4 (Prop_lut4_I3_O)        0.326    16.629 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_7/O
                         net (fo=1, routed)           0.000    16.629    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_7_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.269 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2/O[3]
                         net (fo=3, routed)           0.461    17.730    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_n_4
    SLICE_X17Y110        LUT3 (Prop_lut3_I1_O)        0.306    18.036 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_11/O
                         net (fo=2, routed)           0.166    18.202    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_11_n_0
    SLICE_X17Y110        LUT5 (Prop_lut5_I4_O)        0.124    18.326 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_3/O
                         net (fo=2, routed)           0.478    18.804    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I0_O)        0.124    18.928 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_7/O
                         net (fo=1, routed)           0.000    18.928    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_7_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.478 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.478    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.812 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__3/O[1]
                         net (fo=3, routed)           0.595    20.407    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__3_n_6
    SLICE_X14Y111        LUT4 (Prop_lut4_I2_O)        0.303    20.710 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_i_7/O
                         net (fo=1, routed)           0.000    20.710    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_i_7_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.243 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.243    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.472 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__5/CO[2]
                         net (fo=1, routed)           0.304    21.776    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__5_n_1
    SLICE_X17Y112        LUT3 (Prop_lut3_I2_O)        0.310    22.086 r  my_draw_rect_ctl/ypos_mach_nxt0_carry_i_10/O
                         net (fo=12, routed)          0.385    22.471    my_draw_rect_ctl/ypos_mach_nxt0_carry_i_10_n_0
    SLICE_X14Y113        LUT6 (Prop_lut6_I4_O)        0.124    22.595 r  my_draw_rect_ctl/ypos_mach_nxt0_carry_i_7/O
                         net (fo=1, routed)           0.000    22.595    my_draw_rect_ctl/ypos_mach_nxt0_carry_i_7_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.128 r  my_draw_rect_ctl/ypos_mach_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    23.128    my_draw_rect_ctl/ypos_mach_nxt0_carry_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.245 r  my_draw_rect_ctl/ypos_mach_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.245    my_draw_rect_ctl/ypos_mach_nxt0_carry__0_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.568 r  my_draw_rect_ctl/ypos_mach_nxt0_carry__1/O[1]
                         net (fo=1, routed)           0.000    23.568    my_draw_rect_ctl/ypos_mach_nxt0[9]
    SLICE_X14Y115        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.609    23.614    my_draw_rect_ctl/pclk
    SLICE_X14Y115        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[9]/C
                         clock pessimism              0.571    24.184    
                         clock uncertainty           -0.087    24.097    
    SLICE_X14Y115        FDRE (Setup_fdre_C_D)        0.109    24.206    my_draw_rect_ctl/ypos_mach_reg[9]
  -------------------------------------------------------------------
                         required time                         24.206    
                         arrival time                         -23.568    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_mach_nxt3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/ypos_mach_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        24.241ns  (logic 16.453ns (67.873%)  route 7.788ns (32.127%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=1 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 23.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.831    -0.681    my_draw_rect_ctl/pclk
    DSP48_X0Y41          DSP48E1                                      r  my_draw_rect_ctl/ypos_mach_nxt3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.328 r  my_draw_rect_ctl/ypos_mach_nxt3/P[18]
                         net (fo=1, routed)           0.870     4.198    my_draw_rect_ctl/ypos_mach_nxt3_n_87
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[18]_P[1])
                                                      3.841     8.039 r  my_draw_rect_ctl/ypos_mach_nxt2/P[1]
                         net (fo=14, routed)          1.070     9.109    my_draw_rect_ctl/ypos_mach_nxt2_n_104
    SLICE_X11Y100        LUT3 (Prop_lut3_I0_O)        0.154     9.263 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_1/O
                         net (fo=2, routed)           0.690     9.953    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_1_n_0
    SLICE_X11Y100        LUT4 (Prop_lut4_I3_O)        0.327    10.280 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.280    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_3_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.681 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.681    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.795    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__1_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.909 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.909    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__2_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.243 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__3/O[1]
                         net (fo=2, routed)           0.718    11.961    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__3_n_6
    SLICE_X10Y103        LUT3 (Prop_lut3_I0_O)        0.298    12.259 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_4/O
                         net (fo=2, routed)           0.607    12.865    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_4_n_0
    SLICE_X10Y104        LUT4 (Prop_lut4_I3_O)        0.355    13.220 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_8/O
                         net (fo=1, routed)           0.000    13.220    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_8_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.733 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.733    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.850 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.850    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__3_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.967 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.967    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__4_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.084 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.084    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__5_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.201 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.201    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__6_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.318 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.318    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__7_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.537 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__8/O[0]
                         net (fo=21, routed)          0.976    15.513    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__8_n_7
    SLICE_X15Y109        LUT3 (Prop_lut3_I1_O)        0.321    15.834 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_3/O
                         net (fo=2, routed)           0.469    16.303    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_3_n_0
    SLICE_X15Y109        LUT4 (Prop_lut4_I3_O)        0.326    16.629 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_7/O
                         net (fo=1, routed)           0.000    16.629    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_7_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.269 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2/O[3]
                         net (fo=3, routed)           0.461    17.730    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_n_4
    SLICE_X17Y110        LUT3 (Prop_lut3_I1_O)        0.306    18.036 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_11/O
                         net (fo=2, routed)           0.166    18.202    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_11_n_0
    SLICE_X17Y110        LUT5 (Prop_lut5_I4_O)        0.124    18.326 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_3/O
                         net (fo=2, routed)           0.478    18.804    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I0_O)        0.124    18.928 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_7/O
                         net (fo=1, routed)           0.000    18.928    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_7_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.478 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.478    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.812 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__3/O[1]
                         net (fo=3, routed)           0.595    20.407    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__3_n_6
    SLICE_X14Y111        LUT4 (Prop_lut4_I2_O)        0.303    20.710 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_i_7/O
                         net (fo=1, routed)           0.000    20.710    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_i_7_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.243 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.243    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.472 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__5/CO[2]
                         net (fo=1, routed)           0.304    21.776    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__5_n_1
    SLICE_X17Y112        LUT3 (Prop_lut3_I2_O)        0.310    22.086 r  my_draw_rect_ctl/ypos_mach_nxt0_carry_i_10/O
                         net (fo=12, routed)          0.385    22.471    my_draw_rect_ctl/ypos_mach_nxt0_carry_i_10_n_0
    SLICE_X14Y113        LUT6 (Prop_lut6_I4_O)        0.124    22.595 r  my_draw_rect_ctl/ypos_mach_nxt0_carry_i_7/O
                         net (fo=1, routed)           0.000    22.595    my_draw_rect_ctl/ypos_mach_nxt0_carry_i_7_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.128 r  my_draw_rect_ctl/ypos_mach_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    23.128    my_draw_rect_ctl/ypos_mach_nxt0_carry_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.245 r  my_draw_rect_ctl/ypos_mach_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.245    my_draw_rect_ctl/ypos_mach_nxt0_carry__0_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.560 r  my_draw_rect_ctl/ypos_mach_nxt0_carry__1/O[3]
                         net (fo=1, routed)           0.000    23.560    my_draw_rect_ctl/ypos_mach_nxt0[11]
    SLICE_X14Y115        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.609    23.614    my_draw_rect_ctl/pclk
    SLICE_X14Y115        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[11]/C
                         clock pessimism              0.571    24.184    
                         clock uncertainty           -0.087    24.097    
    SLICE_X14Y115        FDRE (Setup_fdre_C_D)        0.109    24.206    my_draw_rect_ctl/ypos_mach_reg[11]
  -------------------------------------------------------------------
                         required time                         24.206    
                         arrival time                         -23.560    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.723ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_mach_nxt3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/ypos_mach_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        24.165ns  (logic 16.377ns (67.772%)  route 7.788ns (32.228%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=1 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 23.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.831    -0.681    my_draw_rect_ctl/pclk
    DSP48_X0Y41          DSP48E1                                      r  my_draw_rect_ctl/ypos_mach_nxt3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.328 r  my_draw_rect_ctl/ypos_mach_nxt3/P[18]
                         net (fo=1, routed)           0.870     4.198    my_draw_rect_ctl/ypos_mach_nxt3_n_87
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[18]_P[1])
                                                      3.841     8.039 r  my_draw_rect_ctl/ypos_mach_nxt2/P[1]
                         net (fo=14, routed)          1.070     9.109    my_draw_rect_ctl/ypos_mach_nxt2_n_104
    SLICE_X11Y100        LUT3 (Prop_lut3_I0_O)        0.154     9.263 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_1/O
                         net (fo=2, routed)           0.690     9.953    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_1_n_0
    SLICE_X11Y100        LUT4 (Prop_lut4_I3_O)        0.327    10.280 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.280    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_3_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.681 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.681    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.795    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__1_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.909 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.909    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__2_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.243 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__3/O[1]
                         net (fo=2, routed)           0.718    11.961    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__3_n_6
    SLICE_X10Y103        LUT3 (Prop_lut3_I0_O)        0.298    12.259 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_4/O
                         net (fo=2, routed)           0.607    12.865    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_4_n_0
    SLICE_X10Y104        LUT4 (Prop_lut4_I3_O)        0.355    13.220 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_8/O
                         net (fo=1, routed)           0.000    13.220    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_8_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.733 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.733    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.850 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.850    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__3_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.967 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.967    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__4_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.084 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.084    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__5_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.201 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.201    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__6_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.318 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.318    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__7_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.537 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__8/O[0]
                         net (fo=21, routed)          0.976    15.513    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__8_n_7
    SLICE_X15Y109        LUT3 (Prop_lut3_I1_O)        0.321    15.834 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_3/O
                         net (fo=2, routed)           0.469    16.303    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_3_n_0
    SLICE_X15Y109        LUT4 (Prop_lut4_I3_O)        0.326    16.629 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_7/O
                         net (fo=1, routed)           0.000    16.629    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_7_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.269 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2/O[3]
                         net (fo=3, routed)           0.461    17.730    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_n_4
    SLICE_X17Y110        LUT3 (Prop_lut3_I1_O)        0.306    18.036 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_11/O
                         net (fo=2, routed)           0.166    18.202    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_11_n_0
    SLICE_X17Y110        LUT5 (Prop_lut5_I4_O)        0.124    18.326 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_3/O
                         net (fo=2, routed)           0.478    18.804    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I0_O)        0.124    18.928 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_7/O
                         net (fo=1, routed)           0.000    18.928    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_7_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.478 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.478    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.812 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__3/O[1]
                         net (fo=3, routed)           0.595    20.407    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__3_n_6
    SLICE_X14Y111        LUT4 (Prop_lut4_I2_O)        0.303    20.710 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_i_7/O
                         net (fo=1, routed)           0.000    20.710    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_i_7_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.243 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.243    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.472 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__5/CO[2]
                         net (fo=1, routed)           0.304    21.776    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__5_n_1
    SLICE_X17Y112        LUT3 (Prop_lut3_I2_O)        0.310    22.086 r  my_draw_rect_ctl/ypos_mach_nxt0_carry_i_10/O
                         net (fo=12, routed)          0.385    22.471    my_draw_rect_ctl/ypos_mach_nxt0_carry_i_10_n_0
    SLICE_X14Y113        LUT6 (Prop_lut6_I4_O)        0.124    22.595 r  my_draw_rect_ctl/ypos_mach_nxt0_carry_i_7/O
                         net (fo=1, routed)           0.000    22.595    my_draw_rect_ctl/ypos_mach_nxt0_carry_i_7_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.128 r  my_draw_rect_ctl/ypos_mach_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    23.128    my_draw_rect_ctl/ypos_mach_nxt0_carry_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.245 r  my_draw_rect_ctl/ypos_mach_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.245    my_draw_rect_ctl/ypos_mach_nxt0_carry__0_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.484 r  my_draw_rect_ctl/ypos_mach_nxt0_carry__1/O[2]
                         net (fo=1, routed)           0.000    23.484    my_draw_rect_ctl/ypos_mach_nxt0[10]
    SLICE_X14Y115        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.609    23.614    my_draw_rect_ctl/pclk
    SLICE_X14Y115        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[10]/C
                         clock pessimism              0.571    24.184    
                         clock uncertainty           -0.087    24.097    
    SLICE_X14Y115        FDRE (Setup_fdre_C_D)        0.109    24.206    my_draw_rect_ctl/ypos_mach_reg[10]
  -------------------------------------------------------------------
                         required time                         24.206    
                         arrival time                         -23.484    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_mach_nxt3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/ypos_mach_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        24.145ns  (logic 16.357ns (67.746%)  route 7.788ns (32.254%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=1 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 23.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.831    -0.681    my_draw_rect_ctl/pclk
    DSP48_X0Y41          DSP48E1                                      r  my_draw_rect_ctl/ypos_mach_nxt3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.328 r  my_draw_rect_ctl/ypos_mach_nxt3/P[18]
                         net (fo=1, routed)           0.870     4.198    my_draw_rect_ctl/ypos_mach_nxt3_n_87
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[18]_P[1])
                                                      3.841     8.039 r  my_draw_rect_ctl/ypos_mach_nxt2/P[1]
                         net (fo=14, routed)          1.070     9.109    my_draw_rect_ctl/ypos_mach_nxt2_n_104
    SLICE_X11Y100        LUT3 (Prop_lut3_I0_O)        0.154     9.263 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_1/O
                         net (fo=2, routed)           0.690     9.953    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_1_n_0
    SLICE_X11Y100        LUT4 (Prop_lut4_I3_O)        0.327    10.280 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.280    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_3_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.681 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.681    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.795    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__1_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.909 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.909    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__2_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.243 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__3/O[1]
                         net (fo=2, routed)           0.718    11.961    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__3_n_6
    SLICE_X10Y103        LUT3 (Prop_lut3_I0_O)        0.298    12.259 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_4/O
                         net (fo=2, routed)           0.607    12.865    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_4_n_0
    SLICE_X10Y104        LUT4 (Prop_lut4_I3_O)        0.355    13.220 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_8/O
                         net (fo=1, routed)           0.000    13.220    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_8_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.733 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.733    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.850 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.850    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__3_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.967 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.967    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__4_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.084 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.084    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__5_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.201 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.201    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__6_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.318 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.318    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__7_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.537 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__8/O[0]
                         net (fo=21, routed)          0.976    15.513    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__8_n_7
    SLICE_X15Y109        LUT3 (Prop_lut3_I1_O)        0.321    15.834 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_3/O
                         net (fo=2, routed)           0.469    16.303    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_3_n_0
    SLICE_X15Y109        LUT4 (Prop_lut4_I3_O)        0.326    16.629 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_7/O
                         net (fo=1, routed)           0.000    16.629    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_7_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.269 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2/O[3]
                         net (fo=3, routed)           0.461    17.730    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_n_4
    SLICE_X17Y110        LUT3 (Prop_lut3_I1_O)        0.306    18.036 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_11/O
                         net (fo=2, routed)           0.166    18.202    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_11_n_0
    SLICE_X17Y110        LUT5 (Prop_lut5_I4_O)        0.124    18.326 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_3/O
                         net (fo=2, routed)           0.478    18.804    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I0_O)        0.124    18.928 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_7/O
                         net (fo=1, routed)           0.000    18.928    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_7_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.478 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.478    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.812 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__3/O[1]
                         net (fo=3, routed)           0.595    20.407    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__3_n_6
    SLICE_X14Y111        LUT4 (Prop_lut4_I2_O)        0.303    20.710 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_i_7/O
                         net (fo=1, routed)           0.000    20.710    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_i_7_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.243 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.243    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.472 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__5/CO[2]
                         net (fo=1, routed)           0.304    21.776    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__5_n_1
    SLICE_X17Y112        LUT3 (Prop_lut3_I2_O)        0.310    22.086 r  my_draw_rect_ctl/ypos_mach_nxt0_carry_i_10/O
                         net (fo=12, routed)          0.385    22.471    my_draw_rect_ctl/ypos_mach_nxt0_carry_i_10_n_0
    SLICE_X14Y113        LUT6 (Prop_lut6_I4_O)        0.124    22.595 r  my_draw_rect_ctl/ypos_mach_nxt0_carry_i_7/O
                         net (fo=1, routed)           0.000    22.595    my_draw_rect_ctl/ypos_mach_nxt0_carry_i_7_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.128 r  my_draw_rect_ctl/ypos_mach_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    23.128    my_draw_rect_ctl/ypos_mach_nxt0_carry_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.245 r  my_draw_rect_ctl/ypos_mach_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.245    my_draw_rect_ctl/ypos_mach_nxt0_carry__0_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.464 r  my_draw_rect_ctl/ypos_mach_nxt0_carry__1/O[0]
                         net (fo=1, routed)           0.000    23.464    my_draw_rect_ctl/ypos_mach_nxt0[8]
    SLICE_X14Y115        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.609    23.614    my_draw_rect_ctl/pclk
    SLICE_X14Y115        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[8]/C
                         clock pessimism              0.571    24.184    
                         clock uncertainty           -0.087    24.097    
    SLICE_X14Y115        FDRE (Setup_fdre_C_D)        0.109    24.206    my_draw_rect_ctl/ypos_mach_reg[8]
  -------------------------------------------------------------------
                         required time                         24.206    
                         arrival time                         -23.464    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_mach_nxt3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/ypos_mach_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        24.132ns  (logic 16.344ns (67.728%)  route 7.788ns (32.272%))
  Logic Levels:           31  (CARRY4=18 DSP48E1=1 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.831    -0.681    my_draw_rect_ctl/pclk
    DSP48_X0Y41          DSP48E1                                      r  my_draw_rect_ctl/ypos_mach_nxt3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.328 r  my_draw_rect_ctl/ypos_mach_nxt3/P[18]
                         net (fo=1, routed)           0.870     4.198    my_draw_rect_ctl/ypos_mach_nxt3_n_87
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[18]_P[1])
                                                      3.841     8.039 r  my_draw_rect_ctl/ypos_mach_nxt2/P[1]
                         net (fo=14, routed)          1.070     9.109    my_draw_rect_ctl/ypos_mach_nxt2_n_104
    SLICE_X11Y100        LUT3 (Prop_lut3_I0_O)        0.154     9.263 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_1/O
                         net (fo=2, routed)           0.690     9.953    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_1_n_0
    SLICE_X11Y100        LUT4 (Prop_lut4_I3_O)        0.327    10.280 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.280    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_3_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.681 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.681    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.795    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__1_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.909 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.909    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__2_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.243 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__3/O[1]
                         net (fo=2, routed)           0.718    11.961    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__3_n_6
    SLICE_X10Y103        LUT3 (Prop_lut3_I0_O)        0.298    12.259 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_4/O
                         net (fo=2, routed)           0.607    12.865    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_4_n_0
    SLICE_X10Y104        LUT4 (Prop_lut4_I3_O)        0.355    13.220 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_8/O
                         net (fo=1, routed)           0.000    13.220    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_8_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.733 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.733    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.850 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.850    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__3_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.967 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.967    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__4_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.084 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.084    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__5_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.201 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.201    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__6_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.318 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.318    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__7_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.537 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__8/O[0]
                         net (fo=21, routed)          0.976    15.513    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__8_n_7
    SLICE_X15Y109        LUT3 (Prop_lut3_I1_O)        0.321    15.834 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_3/O
                         net (fo=2, routed)           0.469    16.303    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_3_n_0
    SLICE_X15Y109        LUT4 (Prop_lut4_I3_O)        0.326    16.629 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_7/O
                         net (fo=1, routed)           0.000    16.629    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_7_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.269 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2/O[3]
                         net (fo=3, routed)           0.461    17.730    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_n_4
    SLICE_X17Y110        LUT3 (Prop_lut3_I1_O)        0.306    18.036 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_11/O
                         net (fo=2, routed)           0.166    18.202    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_11_n_0
    SLICE_X17Y110        LUT5 (Prop_lut5_I4_O)        0.124    18.326 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_3/O
                         net (fo=2, routed)           0.478    18.804    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I0_O)        0.124    18.928 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_7/O
                         net (fo=1, routed)           0.000    18.928    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_7_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.478 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.478    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.812 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__3/O[1]
                         net (fo=3, routed)           0.595    20.407    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__3_n_6
    SLICE_X14Y111        LUT4 (Prop_lut4_I2_O)        0.303    20.710 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_i_7/O
                         net (fo=1, routed)           0.000    20.710    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_i_7_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.243 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.243    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.472 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__5/CO[2]
                         net (fo=1, routed)           0.304    21.776    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__5_n_1
    SLICE_X17Y112        LUT3 (Prop_lut3_I2_O)        0.310    22.086 r  my_draw_rect_ctl/ypos_mach_nxt0_carry_i_10/O
                         net (fo=12, routed)          0.385    22.471    my_draw_rect_ctl/ypos_mach_nxt0_carry_i_10_n_0
    SLICE_X14Y113        LUT6 (Prop_lut6_I4_O)        0.124    22.595 r  my_draw_rect_ctl/ypos_mach_nxt0_carry_i_7/O
                         net (fo=1, routed)           0.000    22.595    my_draw_rect_ctl/ypos_mach_nxt0_carry_i_7_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.128 r  my_draw_rect_ctl/ypos_mach_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    23.128    my_draw_rect_ctl/ypos_mach_nxt0_carry_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.451 r  my_draw_rect_ctl/ypos_mach_nxt0_carry__0/O[1]
                         net (fo=1, routed)           0.000    23.451    my_draw_rect_ctl/ypos_mach_nxt0[5]
    SLICE_X14Y114        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.610    23.615    my_draw_rect_ctl/pclk
    SLICE_X14Y114        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[5]/C
                         clock pessimism              0.571    24.185    
                         clock uncertainty           -0.087    24.098    
    SLICE_X14Y114        FDRE (Setup_fdre_C_D)        0.109    24.207    my_draw_rect_ctl/ypos_mach_reg[5]
  -------------------------------------------------------------------
                         required time                         24.207    
                         arrival time                         -23.451    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_mach_nxt3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/ypos_mach_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        24.124ns  (logic 16.336ns (67.717%)  route 7.788ns (32.283%))
  Logic Levels:           31  (CARRY4=18 DSP48E1=1 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.831    -0.681    my_draw_rect_ctl/pclk
    DSP48_X0Y41          DSP48E1                                      r  my_draw_rect_ctl/ypos_mach_nxt3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.328 r  my_draw_rect_ctl/ypos_mach_nxt3/P[18]
                         net (fo=1, routed)           0.870     4.198    my_draw_rect_ctl/ypos_mach_nxt3_n_87
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[18]_P[1])
                                                      3.841     8.039 r  my_draw_rect_ctl/ypos_mach_nxt2/P[1]
                         net (fo=14, routed)          1.070     9.109    my_draw_rect_ctl/ypos_mach_nxt2_n_104
    SLICE_X11Y100        LUT3 (Prop_lut3_I0_O)        0.154     9.263 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_1/O
                         net (fo=2, routed)           0.690     9.953    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_1_n_0
    SLICE_X11Y100        LUT4 (Prop_lut4_I3_O)        0.327    10.280 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.280    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_3_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.681 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.681    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.795    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__1_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.909 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.909    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__2_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.243 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__3/O[1]
                         net (fo=2, routed)           0.718    11.961    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__3_n_6
    SLICE_X10Y103        LUT3 (Prop_lut3_I0_O)        0.298    12.259 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_4/O
                         net (fo=2, routed)           0.607    12.865    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_4_n_0
    SLICE_X10Y104        LUT4 (Prop_lut4_I3_O)        0.355    13.220 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_8/O
                         net (fo=1, routed)           0.000    13.220    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_8_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.733 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.733    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.850 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.850    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__3_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.967 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.967    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__4_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.084 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.084    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__5_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.201 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.201    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__6_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.318 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.318    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__7_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.537 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__8/O[0]
                         net (fo=21, routed)          0.976    15.513    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__8_n_7
    SLICE_X15Y109        LUT3 (Prop_lut3_I1_O)        0.321    15.834 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_3/O
                         net (fo=2, routed)           0.469    16.303    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_3_n_0
    SLICE_X15Y109        LUT4 (Prop_lut4_I3_O)        0.326    16.629 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_7/O
                         net (fo=1, routed)           0.000    16.629    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_7_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.269 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2/O[3]
                         net (fo=3, routed)           0.461    17.730    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_n_4
    SLICE_X17Y110        LUT3 (Prop_lut3_I1_O)        0.306    18.036 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_11/O
                         net (fo=2, routed)           0.166    18.202    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_11_n_0
    SLICE_X17Y110        LUT5 (Prop_lut5_I4_O)        0.124    18.326 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_3/O
                         net (fo=2, routed)           0.478    18.804    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I0_O)        0.124    18.928 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_7/O
                         net (fo=1, routed)           0.000    18.928    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_7_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.478 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.478    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.812 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__3/O[1]
                         net (fo=3, routed)           0.595    20.407    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__3_n_6
    SLICE_X14Y111        LUT4 (Prop_lut4_I2_O)        0.303    20.710 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_i_7/O
                         net (fo=1, routed)           0.000    20.710    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_i_7_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.243 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.243    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.472 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__5/CO[2]
                         net (fo=1, routed)           0.304    21.776    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__5_n_1
    SLICE_X17Y112        LUT3 (Prop_lut3_I2_O)        0.310    22.086 r  my_draw_rect_ctl/ypos_mach_nxt0_carry_i_10/O
                         net (fo=12, routed)          0.385    22.471    my_draw_rect_ctl/ypos_mach_nxt0_carry_i_10_n_0
    SLICE_X14Y113        LUT6 (Prop_lut6_I4_O)        0.124    22.595 r  my_draw_rect_ctl/ypos_mach_nxt0_carry_i_7/O
                         net (fo=1, routed)           0.000    22.595    my_draw_rect_ctl/ypos_mach_nxt0_carry_i_7_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.128 r  my_draw_rect_ctl/ypos_mach_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    23.128    my_draw_rect_ctl/ypos_mach_nxt0_carry_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.443 r  my_draw_rect_ctl/ypos_mach_nxt0_carry__0/O[3]
                         net (fo=1, routed)           0.000    23.443    my_draw_rect_ctl/ypos_mach_nxt0[7]
    SLICE_X14Y114        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.610    23.615    my_draw_rect_ctl/pclk
    SLICE_X14Y114        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[7]/C
                         clock pessimism              0.571    24.185    
                         clock uncertainty           -0.087    24.098    
    SLICE_X14Y114        FDRE (Setup_fdre_C_D)        0.109    24.207    my_draw_rect_ctl/ypos_mach_reg[7]
  -------------------------------------------------------------------
                         required time                         24.207    
                         arrival time                         -23.443    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_mach_nxt3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/ypos_mach_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        24.048ns  (logic 16.260ns (67.615%)  route 7.788ns (32.385%))
  Logic Levels:           31  (CARRY4=18 DSP48E1=1 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.831    -0.681    my_draw_rect_ctl/pclk
    DSP48_X0Y41          DSP48E1                                      r  my_draw_rect_ctl/ypos_mach_nxt3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.328 r  my_draw_rect_ctl/ypos_mach_nxt3/P[18]
                         net (fo=1, routed)           0.870     4.198    my_draw_rect_ctl/ypos_mach_nxt3_n_87
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[18]_P[1])
                                                      3.841     8.039 r  my_draw_rect_ctl/ypos_mach_nxt2/P[1]
                         net (fo=14, routed)          1.070     9.109    my_draw_rect_ctl/ypos_mach_nxt2_n_104
    SLICE_X11Y100        LUT3 (Prop_lut3_I0_O)        0.154     9.263 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_1/O
                         net (fo=2, routed)           0.690     9.953    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_1_n_0
    SLICE_X11Y100        LUT4 (Prop_lut4_I3_O)        0.327    10.280 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.280    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_3_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.681 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.681    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.795    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__1_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.909 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.909    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__2_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.243 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__3/O[1]
                         net (fo=2, routed)           0.718    11.961    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__3_n_6
    SLICE_X10Y103        LUT3 (Prop_lut3_I0_O)        0.298    12.259 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_4/O
                         net (fo=2, routed)           0.607    12.865    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_4_n_0
    SLICE_X10Y104        LUT4 (Prop_lut4_I3_O)        0.355    13.220 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_8/O
                         net (fo=1, routed)           0.000    13.220    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_8_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.733 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.733    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.850 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.850    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__3_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.967 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.967    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__4_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.084 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.084    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__5_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.201 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.201    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__6_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.318 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.318    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__7_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.537 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__8/O[0]
                         net (fo=21, routed)          0.976    15.513    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__8_n_7
    SLICE_X15Y109        LUT3 (Prop_lut3_I1_O)        0.321    15.834 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_3/O
                         net (fo=2, routed)           0.469    16.303    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_3_n_0
    SLICE_X15Y109        LUT4 (Prop_lut4_I3_O)        0.326    16.629 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_7/O
                         net (fo=1, routed)           0.000    16.629    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_7_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.269 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2/O[3]
                         net (fo=3, routed)           0.461    17.730    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_n_4
    SLICE_X17Y110        LUT3 (Prop_lut3_I1_O)        0.306    18.036 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_11/O
                         net (fo=2, routed)           0.166    18.202    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_11_n_0
    SLICE_X17Y110        LUT5 (Prop_lut5_I4_O)        0.124    18.326 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_3/O
                         net (fo=2, routed)           0.478    18.804    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I0_O)        0.124    18.928 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_7/O
                         net (fo=1, routed)           0.000    18.928    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_7_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.478 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.478    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.812 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__3/O[1]
                         net (fo=3, routed)           0.595    20.407    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__3_n_6
    SLICE_X14Y111        LUT4 (Prop_lut4_I2_O)        0.303    20.710 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_i_7/O
                         net (fo=1, routed)           0.000    20.710    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_i_7_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.243 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.243    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.472 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__5/CO[2]
                         net (fo=1, routed)           0.304    21.776    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__5_n_1
    SLICE_X17Y112        LUT3 (Prop_lut3_I2_O)        0.310    22.086 r  my_draw_rect_ctl/ypos_mach_nxt0_carry_i_10/O
                         net (fo=12, routed)          0.385    22.471    my_draw_rect_ctl/ypos_mach_nxt0_carry_i_10_n_0
    SLICE_X14Y113        LUT6 (Prop_lut6_I4_O)        0.124    22.595 r  my_draw_rect_ctl/ypos_mach_nxt0_carry_i_7/O
                         net (fo=1, routed)           0.000    22.595    my_draw_rect_ctl/ypos_mach_nxt0_carry_i_7_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.128 r  my_draw_rect_ctl/ypos_mach_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    23.128    my_draw_rect_ctl/ypos_mach_nxt0_carry_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.367 r  my_draw_rect_ctl/ypos_mach_nxt0_carry__0/O[2]
                         net (fo=1, routed)           0.000    23.367    my_draw_rect_ctl/ypos_mach_nxt0[6]
    SLICE_X14Y114        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.610    23.615    my_draw_rect_ctl/pclk
    SLICE_X14Y114        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[6]/C
                         clock pessimism              0.571    24.185    
                         clock uncertainty           -0.087    24.098    
    SLICE_X14Y114        FDRE (Setup_fdre_C_D)        0.109    24.207    my_draw_rect_ctl/ypos_mach_reg[6]
  -------------------------------------------------------------------
                         required time                         24.207    
                         arrival time                         -23.367    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_mach_nxt3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/ypos_mach_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        24.028ns  (logic 16.240ns (67.588%)  route 7.788ns (32.412%))
  Logic Levels:           31  (CARRY4=18 DSP48E1=1 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.831    -0.681    my_draw_rect_ctl/pclk
    DSP48_X0Y41          DSP48E1                                      r  my_draw_rect_ctl/ypos_mach_nxt3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.328 r  my_draw_rect_ctl/ypos_mach_nxt3/P[18]
                         net (fo=1, routed)           0.870     4.198    my_draw_rect_ctl/ypos_mach_nxt3_n_87
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[18]_P[1])
                                                      3.841     8.039 r  my_draw_rect_ctl/ypos_mach_nxt2/P[1]
                         net (fo=14, routed)          1.070     9.109    my_draw_rect_ctl/ypos_mach_nxt2_n_104
    SLICE_X11Y100        LUT3 (Prop_lut3_I0_O)        0.154     9.263 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_1/O
                         net (fo=2, routed)           0.690     9.953    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_1_n_0
    SLICE_X11Y100        LUT4 (Prop_lut4_I3_O)        0.327    10.280 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.280    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_3_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.681 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.681    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.795    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__1_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.909 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.909    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__2_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.243 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__3/O[1]
                         net (fo=2, routed)           0.718    11.961    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__3_n_6
    SLICE_X10Y103        LUT3 (Prop_lut3_I0_O)        0.298    12.259 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_4/O
                         net (fo=2, routed)           0.607    12.865    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_4_n_0
    SLICE_X10Y104        LUT4 (Prop_lut4_I3_O)        0.355    13.220 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_8/O
                         net (fo=1, routed)           0.000    13.220    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_8_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.733 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.733    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.850 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.850    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__3_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.967 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.967    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__4_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.084 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.084    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__5_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.201 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.201    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__6_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.318 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.318    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__7_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.537 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__8/O[0]
                         net (fo=21, routed)          0.976    15.513    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__8_n_7
    SLICE_X15Y109        LUT3 (Prop_lut3_I1_O)        0.321    15.834 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_3/O
                         net (fo=2, routed)           0.469    16.303    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_3_n_0
    SLICE_X15Y109        LUT4 (Prop_lut4_I3_O)        0.326    16.629 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_7/O
                         net (fo=1, routed)           0.000    16.629    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_7_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.269 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2/O[3]
                         net (fo=3, routed)           0.461    17.730    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_n_4
    SLICE_X17Y110        LUT3 (Prop_lut3_I1_O)        0.306    18.036 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_11/O
                         net (fo=2, routed)           0.166    18.202    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_11_n_0
    SLICE_X17Y110        LUT5 (Prop_lut5_I4_O)        0.124    18.326 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_3/O
                         net (fo=2, routed)           0.478    18.804    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I0_O)        0.124    18.928 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_7/O
                         net (fo=1, routed)           0.000    18.928    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_7_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.478 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.478    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.812 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__3/O[1]
                         net (fo=3, routed)           0.595    20.407    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__3_n_6
    SLICE_X14Y111        LUT4 (Prop_lut4_I2_O)        0.303    20.710 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_i_7/O
                         net (fo=1, routed)           0.000    20.710    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_i_7_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.243 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.243    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.472 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__5/CO[2]
                         net (fo=1, routed)           0.304    21.776    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__5_n_1
    SLICE_X17Y112        LUT3 (Prop_lut3_I2_O)        0.310    22.086 r  my_draw_rect_ctl/ypos_mach_nxt0_carry_i_10/O
                         net (fo=12, routed)          0.385    22.471    my_draw_rect_ctl/ypos_mach_nxt0_carry_i_10_n_0
    SLICE_X14Y113        LUT6 (Prop_lut6_I4_O)        0.124    22.595 r  my_draw_rect_ctl/ypos_mach_nxt0_carry_i_7/O
                         net (fo=1, routed)           0.000    22.595    my_draw_rect_ctl/ypos_mach_nxt0_carry_i_7_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.128 r  my_draw_rect_ctl/ypos_mach_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    23.128    my_draw_rect_ctl/ypos_mach_nxt0_carry_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.347 r  my_draw_rect_ctl/ypos_mach_nxt0_carry__0/O[0]
                         net (fo=1, routed)           0.000    23.347    my_draw_rect_ctl/ypos_mach_nxt0[4]
    SLICE_X14Y114        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.610    23.615    my_draw_rect_ctl/pclk
    SLICE_X14Y114        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[4]/C
                         clock pessimism              0.571    24.185    
                         clock uncertainty           -0.087    24.098    
    SLICE_X14Y114        FDRE (Setup_fdre_C_D)        0.109    24.207    my_draw_rect_ctl/ypos_mach_reg[4]
  -------------------------------------------------------------------
                         required time                         24.207    
                         arrival time                         -23.347    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_mach_nxt3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/ypos_mach_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        23.919ns  (logic 16.131ns (67.441%)  route 7.788ns (32.559%))
  Logic Levels:           30  (CARRY4=17 DSP48E1=1 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.831    -0.681    my_draw_rect_ctl/pclk
    DSP48_X0Y41          DSP48E1                                      r  my_draw_rect_ctl/ypos_mach_nxt3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.328 r  my_draw_rect_ctl/ypos_mach_nxt3/P[18]
                         net (fo=1, routed)           0.870     4.198    my_draw_rect_ctl/ypos_mach_nxt3_n_87
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[18]_P[1])
                                                      3.841     8.039 r  my_draw_rect_ctl/ypos_mach_nxt2/P[1]
                         net (fo=14, routed)          1.070     9.109    my_draw_rect_ctl/ypos_mach_nxt2_n_104
    SLICE_X11Y100        LUT3 (Prop_lut3_I0_O)        0.154     9.263 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_1/O
                         net (fo=2, routed)           0.690     9.953    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_1_n_0
    SLICE_X11Y100        LUT4 (Prop_lut4_I3_O)        0.327    10.280 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.280    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_3_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.681 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.681    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.795    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__1_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.909 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.909    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__2_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.243 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__3/O[1]
                         net (fo=2, routed)           0.718    11.961    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__3_n_6
    SLICE_X10Y103        LUT3 (Prop_lut3_I0_O)        0.298    12.259 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_4/O
                         net (fo=2, routed)           0.607    12.865    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_4_n_0
    SLICE_X10Y104        LUT4 (Prop_lut4_I3_O)        0.355    13.220 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_8/O
                         net (fo=1, routed)           0.000    13.220    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_8_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.733 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.733    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.850 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.850    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__3_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.967 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.967    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__4_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.084 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.084    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__5_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.201 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.201    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__6_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.318 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.318    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__7_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.537 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__8/O[0]
                         net (fo=21, routed)          0.976    15.513    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__8_n_7
    SLICE_X15Y109        LUT3 (Prop_lut3_I1_O)        0.321    15.834 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_3/O
                         net (fo=2, routed)           0.469    16.303    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_3_n_0
    SLICE_X15Y109        LUT4 (Prop_lut4_I3_O)        0.326    16.629 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_7/O
                         net (fo=1, routed)           0.000    16.629    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_7_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.269 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2/O[3]
                         net (fo=3, routed)           0.461    17.730    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_n_4
    SLICE_X17Y110        LUT3 (Prop_lut3_I1_O)        0.306    18.036 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_11/O
                         net (fo=2, routed)           0.166    18.202    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_11_n_0
    SLICE_X17Y110        LUT5 (Prop_lut5_I4_O)        0.124    18.326 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_3/O
                         net (fo=2, routed)           0.478    18.804    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I0_O)        0.124    18.928 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_7/O
                         net (fo=1, routed)           0.000    18.928    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_7_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.478 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.478    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.812 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__3/O[1]
                         net (fo=3, routed)           0.595    20.407    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__3_n_6
    SLICE_X14Y111        LUT4 (Prop_lut4_I2_O)        0.303    20.710 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_i_7/O
                         net (fo=1, routed)           0.000    20.710    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_i_7_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.243 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.243    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.472 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__5/CO[2]
                         net (fo=1, routed)           0.304    21.776    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__5_n_1
    SLICE_X17Y112        LUT3 (Prop_lut3_I2_O)        0.310    22.086 r  my_draw_rect_ctl/ypos_mach_nxt0_carry_i_10/O
                         net (fo=12, routed)          0.385    22.471    my_draw_rect_ctl/ypos_mach_nxt0_carry_i_10_n_0
    SLICE_X14Y113        LUT6 (Prop_lut6_I4_O)        0.124    22.595 r  my_draw_rect_ctl/ypos_mach_nxt0_carry_i_7/O
                         net (fo=1, routed)           0.000    22.595    my_draw_rect_ctl/ypos_mach_nxt0_carry_i_7_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.238 r  my_draw_rect_ctl/ypos_mach_nxt0_carry/O[3]
                         net (fo=1, routed)           0.000    23.238    my_draw_rect_ctl/ypos_mach_nxt0[3]
    SLICE_X14Y113        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.610    23.615    my_draw_rect_ctl/pclk
    SLICE_X14Y113        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[3]/C
                         clock pessimism              0.571    24.185    
                         clock uncertainty           -0.087    24.098    
    SLICE_X14Y113        FDRE (Setup_fdre_C_D)        0.109    24.207    my_draw_rect_ctl/ypos_mach_reg[3]
  -------------------------------------------------------------------
                         required time                         24.207    
                         arrival time                         -23.238    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_mach_nxt3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/ypos_mach_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        23.854ns  (logic 16.066ns (67.352%)  route 7.788ns (32.648%))
  Logic Levels:           30  (CARRY4=17 DSP48E1=1 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.831    -0.681    my_draw_rect_ctl/pclk
    DSP48_X0Y41          DSP48E1                                      r  my_draw_rect_ctl/ypos_mach_nxt3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.328 r  my_draw_rect_ctl/ypos_mach_nxt3/P[18]
                         net (fo=1, routed)           0.870     4.198    my_draw_rect_ctl/ypos_mach_nxt3_n_87
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[18]_P[1])
                                                      3.841     8.039 r  my_draw_rect_ctl/ypos_mach_nxt2/P[1]
                         net (fo=14, routed)          1.070     9.109    my_draw_rect_ctl/ypos_mach_nxt2_n_104
    SLICE_X11Y100        LUT3 (Prop_lut3_I0_O)        0.154     9.263 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_1/O
                         net (fo=2, routed)           0.690     9.953    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_1_n_0
    SLICE_X11Y100        LUT4 (Prop_lut4_I3_O)        0.327    10.280 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.280    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_i_3_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.681 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.681    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__0_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.795    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__1_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.909 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.909    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__2_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.243 r  my_draw_rect_ctl/ypos_mach_nxt1__1_carry__3/O[1]
                         net (fo=2, routed)           0.718    11.961    my_draw_rect_ctl/ypos_mach_nxt1__1_carry__3_n_6
    SLICE_X10Y103        LUT3 (Prop_lut3_I0_O)        0.298    12.259 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_4/O
                         net (fo=2, routed)           0.607    12.865    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_4_n_0
    SLICE_X10Y104        LUT4 (Prop_lut4_I3_O)        0.355    13.220 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_8/O
                         net (fo=1, routed)           0.000    13.220    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_i_8_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.733 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.733    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__2_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.850 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.850    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__3_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.967 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.967    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__4_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.084 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.084    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__5_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.201 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.201    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__6_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.318 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.318    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__7_n_0
    SLICE_X10Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.537 r  my_draw_rect_ctl/ypos_mach_nxt1__306_carry__8/O[0]
                         net (fo=21, routed)          0.976    15.513    my_draw_rect_ctl/ypos_mach_nxt1__306_carry__8_n_7
    SLICE_X15Y109        LUT3 (Prop_lut3_I1_O)        0.321    15.834 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_3/O
                         net (fo=2, routed)           0.469    16.303    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_3_n_0
    SLICE_X15Y109        LUT4 (Prop_lut4_I3_O)        0.326    16.629 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_7/O
                         net (fo=1, routed)           0.000    16.629    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_i_7_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.269 r  my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2/O[3]
                         net (fo=3, routed)           0.461    17.730    my_draw_rect_ctl/ypos_mach_nxt1__404_carry__2_n_4
    SLICE_X17Y110        LUT3 (Prop_lut3_I1_O)        0.306    18.036 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_11/O
                         net (fo=2, routed)           0.166    18.202    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_11_n_0
    SLICE_X17Y110        LUT5 (Prop_lut5_I4_O)        0.124    18.326 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_3/O
                         net (fo=2, routed)           0.478    18.804    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I0_O)        0.124    18.928 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_7/O
                         net (fo=1, routed)           0.000    18.928    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_i_7_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.478 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.478    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__2_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.812 r  my_draw_rect_ctl/ypos_mach_nxt1__460_carry__3/O[1]
                         net (fo=3, routed)           0.595    20.407    my_draw_rect_ctl/ypos_mach_nxt1__460_carry__3_n_6
    SLICE_X14Y111        LUT4 (Prop_lut4_I2_O)        0.303    20.710 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_i_7/O
                         net (fo=1, routed)           0.000    20.710    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_i_7_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.243 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.243    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__4_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.472 r  my_draw_rect_ctl/ypos_mach_nxt1__527_carry__5/CO[2]
                         net (fo=1, routed)           0.304    21.776    my_draw_rect_ctl/ypos_mach_nxt1__527_carry__5_n_1
    SLICE_X17Y112        LUT3 (Prop_lut3_I2_O)        0.310    22.086 r  my_draw_rect_ctl/ypos_mach_nxt0_carry_i_10/O
                         net (fo=12, routed)          0.385    22.471    my_draw_rect_ctl/ypos_mach_nxt0_carry_i_10_n_0
    SLICE_X14Y113        LUT6 (Prop_lut6_I4_O)        0.124    22.595 r  my_draw_rect_ctl/ypos_mach_nxt0_carry_i_7/O
                         net (fo=1, routed)           0.000    22.595    my_draw_rect_ctl/ypos_mach_nxt0_carry_i_7_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.173 r  my_draw_rect_ctl/ypos_mach_nxt0_carry/O[2]
                         net (fo=1, routed)           0.000    23.173    my_draw_rect_ctl/ypos_mach_nxt0[2]
    SLICE_X14Y113        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.610    23.615    my_draw_rect_ctl/pclk
    SLICE_X14Y113        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[2]/C
                         clock pessimism              0.571    24.185    
                         clock uncertainty           -0.087    24.098    
    SLICE_X14Y113        FDRE (Setup_fdre_C_D)        0.109    24.207    my_draw_rect_ctl/ypos_mach_reg[2]
  -------------------------------------------------------------------
                         required time                         24.207    
                         arrival time                         -23.173    
  -------------------------------------------------------------------
                         slack                                  1.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 my_draw_rect/pixel_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_image_rom/rgb_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.731%)  route 0.159ns (49.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.645    -0.536    my_draw_rect/pclk
    SLICE_X8Y107         FDRE                                         r  my_draw_rect/pixel_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  my_draw_rect/pixel_addr_reg[7]/Q
                         net (fo=2, routed)           0.159    -0.213    my_image_rom/sel[7]
    RAMB18_X0Y42         RAMB18E1                                     r  my_image_rom/rgb_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.963    -0.727    my_image_rom/pclk
    RAMB18_X0Y42         RAMB18E1                                     r  my_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.249    -0.477    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.294    my_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 my_draw_rect/pixel_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_image_rom/rgb_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.665%)  route 0.160ns (49.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.645    -0.536    my_draw_rect/pclk
    SLICE_X8Y107         FDRE                                         r  my_draw_rect/pixel_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  my_draw_rect/pixel_addr_reg[9]/Q
                         net (fo=2, routed)           0.160    -0.212    my_image_rom/sel[9]
    RAMB18_X0Y42         RAMB18E1                                     r  my_image_rom/rgb_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.963    -0.727    my_image_rom/pclk
    RAMB18_X0Y42         RAMB18E1                                     r  my_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.249    -0.477    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.294    my_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 my_draw_rect/pixel_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_image_rom/rgb_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.418%)  route 0.161ns (49.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.645    -0.536    my_draw_rect/pclk
    SLICE_X8Y107         FDRE                                         r  my_draw_rect/pixel_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  my_draw_rect/pixel_addr_reg[8]/Q
                         net (fo=2, routed)           0.161    -0.211    my_image_rom/sel[8]
    RAMB18_X0Y42         RAMB18E1                                     r  my_image_rom/rgb_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.963    -0.727    my_image_rom/pclk
    RAMB18_X0Y42         RAMB18E1                                     r  my_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.249    -0.477    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.294    my_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 my_draw_rect/rgb_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseDisplay/green_out_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.675    -0.506    my_draw_rect/pclk
    SLICE_X7Y101         FDRE                                         r  my_draw_rect/rgb_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  my_draw_rect/rgb_out_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.309    my_draw_rect/rgb_out[4]
    SLICE_X6Y101         LUT6 (Prop_lut6_I0_O)        0.045    -0.264 r  my_draw_rect/green_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    my_MouseDisplay/rgb_out_reg[4]
    SLICE_X6Y101         FDSE                                         r  my_MouseDisplay/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.949    -0.740    my_MouseDisplay/pclk
    SLICE_X6Y101         FDSE                                         r  my_MouseDisplay/green_out_reg[0]/C
                         clock pessimism              0.247    -0.493    
    SLICE_X6Y101         FDSE (Hold_fdse_C_D)         0.120    -0.373    my_MouseDisplay/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 my_draw_rect/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hsync_out_M_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.294%)  route 0.227ns (61.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.675    -0.506    my_draw_rect/pclk
    SLICE_X1Y103         FDRE                                         r  my_draw_rect/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  my_draw_rect/hsync_out_reg/Q
                         net (fo=1, routed)           0.227    -0.138    hsync_out
    SLICE_X0Y99          FDRE                                         r  hsync_out_M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.864    -0.825    pclk
    SLICE_X0Y99          FDRE                                         r  hsync_out_M_reg/C
                         clock pessimism              0.503    -0.321    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.066    -0.255    hsync_out_M_reg
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_clk_generator/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_clk_generator/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.309ns
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/clk40MHz_clk_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/clkout2_buf_en/O
                         net (fo=8, routed)           0.266    -1.041    my_clk_generator/clk40MHz_clk_generator_en_clk
    SLICE_X35Y32         FDCE                                         r  my_clk_generator/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.900 r  my_clk_generator/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.844    my_clk_generator/seq_reg2[0]
    SLICE_X35Y32         FDCE                                         r  my_clk_generator/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/clk40MHz_clk_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/clkout2_buf_en/O
                         net (fo=8, routed)           0.489    -1.309    my_clk_generator/clk40MHz_clk_generator_en_clk
    SLICE_X35Y32         FDCE                                         r  my_clk_generator/seq_reg2_reg[1]/C
                         clock pessimism              0.268    -1.041    
    SLICE_X35Y32         FDCE (Hold_fdce_C_D)         0.075    -0.966    my_clk_generator/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.966    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 my_MouseDisplay/red_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.311%)  route 0.224ns (57.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.675    -0.506    my_MouseDisplay/pclk
    SLICE_X6Y101         FDSE                                         r  my_MouseDisplay/red_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDSE (Prop_fdse_C_Q)         0.164    -0.342 r  my_MouseDisplay/red_out_reg[1]/Q
                         net (fo=1, routed)           0.224    -0.118    red_out[1]
    SLICE_X0Y99          FDRE                                         r  r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.864    -0.825    pclk
    SLICE_X0Y99          FDRE                                         r  r_reg[1]/C
                         clock pessimism              0.503    -0.321    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.072    -0.249    r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 my_MouseDisplay/blue_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.337%)  route 0.247ns (63.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.675    -0.506    my_MouseDisplay/pclk
    SLICE_X4Y101         FDSE                                         r  my_MouseDisplay/blue_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDSE (Prop_fdse_C_Q)         0.141    -0.365 r  my_MouseDisplay/blue_out_reg[1]/Q
                         net (fo=1, routed)           0.247    -0.118    blue_out[1]
    SLICE_X1Y99          FDRE                                         r  b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.864    -0.825    pclk
    SLICE_X1Y99          FDRE                                         r  b_reg[1]/C
                         clock pessimism              0.503    -0.321    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.070    -0.251    b_reg[1]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 my_MouseDisplay/red_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.215%)  route 0.224ns (57.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.675    -0.506    my_MouseDisplay/pclk
    SLICE_X6Y101         FDSE                                         r  my_MouseDisplay/red_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDSE (Prop_fdse_C_Q)         0.164    -0.342 r  my_MouseDisplay/red_out_reg[0]/Q
                         net (fo=1, routed)           0.224    -0.117    red_out[0]
    SLICE_X0Y99          FDRE                                         r  r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.864    -0.825    pclk
    SLICE_X0Y99          FDRE                                         r  r_reg[0]/C
                         clock pessimism              0.503    -0.321    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.070    -0.251    r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 my_draw_rect/pixel_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_image_rom/rgb_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.600%)  route 0.212ns (56.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.645    -0.536    my_draw_rect/pclk
    SLICE_X8Y108         FDRE                                         r  my_draw_rect/pixel_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  my_draw_rect/pixel_addr_reg[10]/Q
                         net (fo=2, routed)           0.212    -0.160    my_image_rom/sel[10]
    RAMB18_X0Y42         RAMB18E1                                     r  my_image_rom/rgb_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.963    -0.727    my_image_rom/pclk
    RAMB18_X0Y42         RAMB18E1                                     r  my_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.249    -0.477    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.294    my_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_generator
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { my_clk_generator/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y20     my_image_rom/rgb_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X0Y42     my_image_rom/rgb_reg_1/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    my_clk_generator/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      my_clk_generator/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y100     b_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y99      b_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y100     b_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y100     b_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y103     my_draw_rect/my_signal_synchronizer/hsync_out_reg_srl3___my_draw_rect_my_signal_synchronizer_hsync_out_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y103     my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y103     my_draw_rect/my_signal_synchronizer/hsync_out_reg_srl3___my_draw_rect_my_signal_synchronizer_hsync_out_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y103     my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X14Y113    my_draw_rect_ctl/ypos_mach_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X14Y115    my_draw_rect_ctl/ypos_mach_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X14Y115    my_draw_rect_ctl/ypos_mach_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X14Y113    my_draw_rect_ctl/ypos_mach_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X14Y113    my_draw_rect_ctl/ypos_mach_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X14Y113    my_draw_rect_ctl/ypos_mach_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y103     my_draw_rect/my_signal_synchronizer/hsync_out_reg_srl3___my_draw_rect_my_signal_synchronizer_hsync_out_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y103     my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y103     my_draw_rect/my_signal_synchronizer/hsync_out_reg_srl3___my_draw_rect_my_signal_synchronizer_hsync_out_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y103     my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y100     b_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y99      b_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y100     b_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y100     b_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y100     g_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y99      g_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk_generator/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    my_clk_generator/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_generator
  To Clock:  clk100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/err_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.351ns  (logic 0.648ns (47.955%)  route 0.703ns (52.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 38.682 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 36.790 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.802    36.790    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.524    37.314 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.373    37.687    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X1Y115         LUT2 (Prop_lut2_I1_O)        0.124    37.811 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.330    38.142    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X3Y115         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.677    38.682    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X3Y115         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/C
                         clock pessimism              0.398    39.080    
                         clock uncertainty           -0.207    38.873    
    SLICE_X3Y115         FDRE (Setup_fdre_C_R)       -0.429    38.444    my_MouseCtl/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                         38.444    
                         arrival time                         -38.142    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.351ns  (logic 0.648ns (47.955%)  route 0.703ns (52.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 38.682 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 36.790 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.802    36.790    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.524    37.314 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.373    37.687    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X1Y115         LUT2 (Prop_lut2_I1_O)        0.124    37.811 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.330    38.142    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X3Y115         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.677    38.682    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X3Y115         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/C
                         clock pessimism              0.398    39.080    
                         clock uncertainty           -0.207    38.873    
    SLICE_X3Y115         FDRE (Setup_fdre_C_R)       -0.429    38.444    my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg
  -------------------------------------------------------------------
                         required time                         38.444    
                         arrival time                         -38.142    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.351ns  (logic 0.648ns (47.955%)  route 0.703ns (52.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 38.682 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 36.790 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.802    36.790    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.524    37.314 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.373    37.687    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X1Y115         LUT2 (Prop_lut2_I1_O)        0.124    37.811 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.330    38.142    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X3Y115         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.677    38.682    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X3Y115         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
                         clock pessimism              0.398    39.080    
                         clock uncertainty           -0.207    38.873    
    SLICE_X3Y115         FDRE (Setup_fdre_C_R)       -0.429    38.444    my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg
  -------------------------------------------------------------------
                         required time                         38.444    
                         arrival time                         -38.142    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/read_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.351ns  (logic 0.648ns (47.955%)  route 0.703ns (52.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 38.682 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 36.790 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.802    36.790    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.524    37.314 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.373    37.687    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X1Y115         LUT2 (Prop_lut2_I1_O)        0.124    37.811 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.330    38.142    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X3Y115         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.677    38.682    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X3Y115         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/C
                         clock pessimism              0.398    39.080    
                         clock uncertainty           -0.207    38.873    
    SLICE_X3Y115         FDRE (Setup_fdre_C_R)       -0.429    38.444    my_MouseCtl/Inst_Ps2Interface/read_data_reg
  -------------------------------------------------------------------
                         required time                         38.444    
                         arrival time                         -38.142    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/err_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.360ns  (logic 0.648ns (47.633%)  route 0.712ns (52.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 38.682 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 36.790 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.802    36.790    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.524    37.314 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.376    37.690    my_internal_reset/horizontal_counter_reg[11]
    SLICE_X1Y115         LUT1 (Prop_lut1_I0_O)        0.124    37.814 r  my_internal_reset/rgb_out[11]_i_1__0/O
                         net (fo=12, routed)          0.336    38.151    my_MouseCtl/Inst_Ps2Interface/reset_out_reg
    SLICE_X3Y115         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.677    38.682    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X3Y115         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/C
                         clock pessimism              0.398    39.080    
                         clock uncertainty           -0.207    38.873    
    SLICE_X3Y115         FDRE (Setup_fdre_C_CE)      -0.205    38.668    my_MouseCtl/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                         38.668    
                         arrival time                         -38.151    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.360ns  (logic 0.648ns (47.633%)  route 0.712ns (52.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 38.682 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 36.790 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.802    36.790    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.524    37.314 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.376    37.690    my_internal_reset/horizontal_counter_reg[11]
    SLICE_X1Y115         LUT1 (Prop_lut1_I0_O)        0.124    37.814 r  my_internal_reset/rgb_out[11]_i_1__0/O
                         net (fo=12, routed)          0.336    38.151    my_MouseCtl/Inst_Ps2Interface/reset_out_reg
    SLICE_X3Y115         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.677    38.682    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X3Y115         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/C
                         clock pessimism              0.398    39.080    
                         clock uncertainty           -0.207    38.873    
    SLICE_X3Y115         FDRE (Setup_fdre_C_CE)      -0.205    38.668    my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg
  -------------------------------------------------------------------
                         required time                         38.668    
                         arrival time                         -38.151    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.360ns  (logic 0.648ns (47.633%)  route 0.712ns (52.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 38.682 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 36.790 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.802    36.790    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.524    37.314 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.376    37.690    my_internal_reset/horizontal_counter_reg[11]
    SLICE_X1Y115         LUT1 (Prop_lut1_I0_O)        0.124    37.814 r  my_internal_reset/rgb_out[11]_i_1__0/O
                         net (fo=12, routed)          0.336    38.151    my_MouseCtl/Inst_Ps2Interface/reset_out_reg
    SLICE_X3Y115         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.677    38.682    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X3Y115         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
                         clock pessimism              0.398    39.080    
                         clock uncertainty           -0.207    38.873    
    SLICE_X3Y115         FDRE (Setup_fdre_C_CE)      -0.205    38.668    my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg
  -------------------------------------------------------------------
                         required time                         38.668    
                         arrival time                         -38.151    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/read_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.360ns  (logic 0.648ns (47.633%)  route 0.712ns (52.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 38.682 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 36.790 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.802    36.790    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.524    37.314 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.376    37.690    my_internal_reset/horizontal_counter_reg[11]
    SLICE_X1Y115         LUT1 (Prop_lut1_I0_O)        0.124    37.814 r  my_internal_reset/rgb_out[11]_i_1__0/O
                         net (fo=12, routed)          0.336    38.151    my_MouseCtl/Inst_Ps2Interface/reset_out_reg
    SLICE_X3Y115         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.677    38.682    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X3Y115         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/C
                         clock pessimism              0.398    39.080    
                         clock uncertainty           -0.207    38.873    
    SLICE_X3Y115         FDRE (Setup_fdre_C_CE)      -0.205    38.668    my_MouseCtl/Inst_Ps2Interface/read_data_reg
  -------------------------------------------------------------------
                         required time                         38.668    
                         arrival time                         -38.151    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.345ns  (logic 0.648ns (48.173%)  route 0.697ns (51.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 36.790 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.802    36.790    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.524    37.314 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.365    37.680    my_MouseCtl/Q
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.124    37.804 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.332    38.136    my_MouseCtl/tx_data0
    SLICE_X3Y116         FDRE                                         r  my_MouseCtl/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.676    38.681    my_MouseCtl/clk100MHz
    SLICE_X3Y116         FDRE                                         r  my_MouseCtl/tx_data_reg[2]/C
                         clock pessimism              0.398    39.079    
                         clock uncertainty           -0.207    38.872    
    SLICE_X3Y116         FDRE (Setup_fdre_C_CE)      -0.205    38.667    my_MouseCtl/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         38.667    
                         arrival time                         -38.136    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.345ns  (logic 0.648ns (48.173%)  route 0.697ns (51.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 36.790 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.802    36.790    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.524    37.314 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.365    37.680    my_MouseCtl/Q
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.124    37.804 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.332    38.136    my_MouseCtl/tx_data0
    SLICE_X3Y116         FDRE                                         r  my_MouseCtl/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.676    38.681    my_MouseCtl/clk100MHz
    SLICE_X3Y116         FDRE                                         r  my_MouseCtl/tx_data_reg[4]/C
                         clock pessimism              0.398    39.079    
                         clock uncertainty           -0.207    38.872    
    SLICE_X3Y116         FDRE (Setup_fdre_C_CE)      -0.205    38.667    my_MouseCtl/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         38.667    
                         arrival time                         -38.136    
  -------------------------------------------------------------------
                         slack                                  0.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.362ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/write_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.481ns  (logic 0.212ns (44.082%)  route 0.269ns (55.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns = ( 9.255 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.671    11.990    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.167    12.157 r  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.269    12.426    my_MouseCtl/Q
    SLICE_X0Y115         LUT3 (Prop_lut3_I1_O)        0.045    12.471 r  my_MouseCtl/write_data_i_1/O
                         net (fo=1, routed)           0.000    12.471    my_MouseCtl/write_data_i_1_n_0
    SLICE_X0Y115         FDRE                                         r  my_MouseCtl/write_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.944     9.255    my_MouseCtl/clk100MHz
    SLICE_X0Y115         FDRE                                         r  my_MouseCtl/write_data_reg/C
                         clock pessimism              0.555     9.810    
                         clock uncertainty            0.207    10.017    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.092    10.109    my_MouseCtl/write_data_reg
  -------------------------------------------------------------------
                         required time                        -10.109    
                         arrival time                          12.471    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.432ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.547ns  (logic 0.212ns (38.768%)  route 0.335ns (61.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 9.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.671    11.990    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.167    12.157 r  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.335    12.492    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X1Y118         LUT5 (Prop_lut5_I3_O)        0.045    12.537 r  my_MouseCtl/Inst_Ps2Interface/ps2_data_h_i_1/O
                         net (fo=1, routed)           0.000    12.537    my_MouseCtl/Inst_Ps2Interface/ps2_data_h_i_1_n_0
    SLICE_X1Y118         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.941     9.252    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X1Y118         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg/C
                         clock pessimism              0.555     9.807    
                         clock uncertainty            0.207    10.014    
    SLICE_X1Y118         FDRE (Hold_fdre_C_D)         0.091    10.105    my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg
  -------------------------------------------------------------------
                         required time                        -10.105    
                         arrival time                          12.537    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.454ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.569ns  (logic 0.212ns (37.255%)  route 0.357ns (62.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 9.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.671    11.990    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.167    12.157 r  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.357    12.514    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X0Y118         LUT6 (Prop_lut6_I4_O)        0.045    12.559 r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_i_1/O
                         net (fo=1, routed)           0.000    12.559    my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_i_1_n_0
    SLICE_X0Y118         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.941     9.252    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X0Y118         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg/C
                         clock pessimism              0.555     9.807    
                         clock uncertainty            0.207    10.014    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.091    10.105    my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg
  -------------------------------------------------------------------
                         required time                        -10.105    
                         arrival time                          12.559    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             2.469ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.479ns  (logic 0.212ns (44.244%)  route 0.267ns (55.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 9.254 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.671    11.990    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.167    12.157 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.157    12.314    my_MouseCtl/Q
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.045    12.359 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.110    12.469    my_MouseCtl/tx_data0
    SLICE_X2Y116         FDRE                                         r  my_MouseCtl/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.943     9.254    my_MouseCtl/clk100MHz
    SLICE_X2Y116         FDRE                                         r  my_MouseCtl/tx_data_reg[0]/C
                         clock pessimism              0.555     9.809    
                         clock uncertainty            0.207    10.016    
    SLICE_X2Y116         FDRE (Hold_fdre_C_CE)       -0.016    10.000    my_MouseCtl/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.000    
                         arrival time                          12.469    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.469ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.479ns  (logic 0.212ns (44.244%)  route 0.267ns (55.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 9.254 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.671    11.990    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.167    12.157 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.157    12.314    my_MouseCtl/Q
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.045    12.359 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.110    12.469    my_MouseCtl/tx_data0
    SLICE_X2Y116         FDRE                                         r  my_MouseCtl/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.943     9.254    my_MouseCtl/clk100MHz
    SLICE_X2Y116         FDRE                                         r  my_MouseCtl/tx_data_reg[1]/C
                         clock pessimism              0.555     9.809    
                         clock uncertainty            0.207    10.016    
    SLICE_X2Y116         FDRE (Hold_fdre_C_CE)       -0.016    10.000    my_MouseCtl/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.000    
                         arrival time                          12.469    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.469ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.479ns  (logic 0.212ns (44.244%)  route 0.267ns (55.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 9.254 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.671    11.990    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.167    12.157 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.157    12.314    my_MouseCtl/Q
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.045    12.359 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.110    12.469    my_MouseCtl/tx_data0
    SLICE_X2Y116         FDRE                                         r  my_MouseCtl/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.943     9.254    my_MouseCtl/clk100MHz
    SLICE_X2Y116         FDRE                                         r  my_MouseCtl/tx_data_reg[3]/C
                         clock pessimism              0.555     9.809    
                         clock uncertainty            0.207    10.016    
    SLICE_X2Y116         FDRE (Hold_fdre_C_CE)       -0.016    10.000    my_MouseCtl/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -10.000    
                         arrival time                          12.469    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.469ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.479ns  (logic 0.212ns (44.244%)  route 0.267ns (55.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 9.254 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.671    11.990    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.167    12.157 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.157    12.314    my_MouseCtl/Q
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.045    12.359 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.110    12.469    my_MouseCtl/tx_data0
    SLICE_X2Y116         FDRE                                         r  my_MouseCtl/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.943     9.254    my_MouseCtl/clk100MHz
    SLICE_X2Y116         FDRE                                         r  my_MouseCtl/tx_data_reg[5]/C
                         clock pessimism              0.555     9.809    
                         clock uncertainty            0.207    10.016    
    SLICE_X2Y116         FDRE (Hold_fdre_C_CE)       -0.016    10.000    my_MouseCtl/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.000    
                         arrival time                          12.469    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.469ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.479ns  (logic 0.212ns (44.244%)  route 0.267ns (55.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 9.254 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.671    11.990    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.167    12.157 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.157    12.314    my_MouseCtl/Q
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.045    12.359 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.110    12.469    my_MouseCtl/tx_data0
    SLICE_X2Y116         FDRE                                         r  my_MouseCtl/tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.943     9.254    my_MouseCtl/clk100MHz
    SLICE_X2Y116         FDRE                                         r  my_MouseCtl/tx_data_reg[6]/C
                         clock pessimism              0.555     9.809    
                         clock uncertainty            0.207    10.016    
    SLICE_X2Y116         FDRE (Hold_fdre_C_CE)       -0.016    10.000    my_MouseCtl/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                        -10.000    
                         arrival time                          12.469    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.469ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.479ns  (logic 0.212ns (44.244%)  route 0.267ns (55.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 9.254 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.671    11.990    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.167    12.157 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.157    12.314    my_MouseCtl/Q
    SLICE_X1Y116         LUT2 (Prop_lut2_I1_O)        0.045    12.359 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.110    12.469    my_MouseCtl/tx_data0
    SLICE_X2Y116         FDRE                                         r  my_MouseCtl/tx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.943     9.254    my_MouseCtl/clk100MHz
    SLICE_X2Y116         FDRE                                         r  my_MouseCtl/tx_data_reg[7]/C
                         clock pessimism              0.555     9.809    
                         clock uncertainty            0.207    10.016    
    SLICE_X2Y116         FDRE (Hold_fdre_C_CE)       -0.016    10.000    my_MouseCtl/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -10.000    
                         arrival time                          12.469    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.490ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/err_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.499ns  (logic 0.212ns (42.463%)  route 0.287ns (57.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns = ( 9.255 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.671    11.990    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.167    12.157 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.182    12.339    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X1Y115         LUT2 (Prop_lut2_I1_O)        0.045    12.384 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.105    12.489    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X3Y115         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.944     9.255    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X3Y115         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/C
                         clock pessimism              0.555     9.810    
                         clock uncertainty            0.207    10.017    
    SLICE_X3Y115         FDRE (Hold_fdre_C_R)        -0.018     9.999    my_MouseCtl/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                         -9.999    
                         arrival time                          12.489    
  -------------------------------------------------------------------
                         slack                                  2.490    





---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_generator
  To Clock:  clk40MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        2.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.127ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.348ns  (logic 0.456ns (19.420%)  route 1.892ns (80.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 19.221 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.733    19.221    my_MouseCtl/clk100MHz
    SLICE_X15Y115        FDRE                                         r  my_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.456    19.677 r  my_MouseCtl/xpos_reg[1]/Q
                         net (fo=1, routed)           1.892    21.570    my_position_memory/xpos_reg[11][1]
    SLICE_X15Y114        FDRE                                         r  my_position_memory/xpos_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.610    23.615    my_position_memory/pclk
    SLICE_X15Y114        FDRE                                         r  my_position_memory/xpos_out_reg[1]/C
                         clock pessimism              0.398    24.013    
                         clock uncertainty           -0.207    23.806    
    SLICE_X15Y114        FDRE (Setup_fdre_C_D)       -0.109    23.697    my_position_memory/xpos_out_reg[1]
  -------------------------------------------------------------------
                         required time                         23.697    
                         arrival time                         -21.570    
  -------------------------------------------------------------------
                         slack                                  2.127    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.294ns  (logic 0.456ns (19.879%)  route 1.838ns (80.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 23.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 19.219 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.731    19.219    my_MouseCtl/clk100MHz
    SLICE_X9Y117         FDRE                                         r  my_MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.456    19.675 r  my_MouseCtl/ypos_reg[7]/Q
                         net (fo=1, routed)           1.838    21.513    my_position_memory/ypos_reg[10]_0[7]
    SLICE_X9Y116         FDRE                                         r  my_position_memory/ypos_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.608    23.613    my_position_memory/pclk
    SLICE_X9Y116         FDRE                                         r  my_position_memory/ypos_out_reg[7]/C
                         clock pessimism              0.398    24.011    
                         clock uncertainty           -0.207    23.804    
    SLICE_X9Y116         FDRE (Setup_fdre_C_D)       -0.109    23.695    my_position_memory/ypos_out_reg[7]
  -------------------------------------------------------------------
                         required time                         23.695    
                         arrival time                         -21.513    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.290ns  (logic 0.456ns (19.910%)  route 1.834ns (80.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 23.681 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.713ns = ( 19.287 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.799    19.287    my_MouseCtl/clk100MHz
    SLICE_X5Y117         FDRE                                         r  my_MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.456    19.743 r  my_MouseCtl/ypos_reg[9]/Q
                         net (fo=1, routed)           1.834    21.578    my_position_memory/ypos_reg[10]_0[9]
    SLICE_X7Y115         FDRE                                         r  my_position_memory/ypos_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.676    23.681    my_position_memory/pclk
    SLICE_X7Y115         FDRE                                         r  my_position_memory/ypos_out_reg[9]/C
                         clock pessimism              0.398    24.079    
                         clock uncertainty           -0.207    23.872    
    SLICE_X7Y115         FDRE (Setup_fdre_C_D)       -0.103    23.769    my_position_memory/ypos_out_reg[9]
  -------------------------------------------------------------------
                         required time                         23.769    
                         arrival time                         -21.578    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.266ns  (logic 0.456ns (20.125%)  route 1.810ns (79.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 19.219 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.731    19.219    my_MouseCtl/clk100MHz
    SLICE_X9Y117         FDRE                                         r  my_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.456    19.675 r  my_MouseCtl/ypos_reg[4]/Q
                         net (fo=1, routed)           1.810    21.485    my_position_memory/ypos_reg[10]_0[4]
    SLICE_X9Y114         FDRE                                         r  my_position_memory/ypos_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.610    23.615    my_position_memory/pclk
    SLICE_X9Y114         FDRE                                         r  my_position_memory/ypos_out_reg[4]/C
                         clock pessimism              0.398    24.013    
                         clock uncertainty           -0.207    23.806    
    SLICE_X9Y114         FDRE (Setup_fdre_C_D)       -0.109    23.697    my_position_memory/ypos_out_reg[4]
  -------------------------------------------------------------------
                         required time                         23.697    
                         arrival time                         -21.485    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 my_MouseCtl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/mouse_left_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.287ns  (logic 0.456ns (19.939%)  route 1.831ns (80.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 23.612 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 19.219 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.731    19.219    my_MouseCtl/clk100MHz
    SLICE_X13Y117        FDRE                                         r  my_MouseCtl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.456    19.675 r  my_MouseCtl/left_reg/Q
                         net (fo=1, routed)           1.831    21.506    my_position_memory/mouse_left_in
    SLICE_X15Y117        FDRE                                         r  my_position_memory/mouse_left_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.607    23.612    my_position_memory/pclk
    SLICE_X15Y117        FDRE                                         r  my_position_memory/mouse_left_out_reg/C
                         clock pessimism              0.398    24.010    
                         clock uncertainty           -0.207    23.803    
    SLICE_X15Y117        FDRE (Setup_fdre_C_D)       -0.067    23.736    my_position_memory/mouse_left_out_reg
  -------------------------------------------------------------------
                         required time                         23.736    
                         arrival time                         -21.506    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.301ns  (logic 0.518ns (22.508%)  route 1.783ns (77.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 23.612 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 19.219 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.731    19.219    my_MouseCtl/clk100MHz
    SLICE_X12Y117        FDRE                                         r  my_MouseCtl/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDRE (Prop_fdre_C_Q)         0.518    19.737 r  my_MouseCtl/xpos_reg[11]/Q
                         net (fo=1, routed)           1.783    21.521    my_position_memory/xpos_reg[11][11]
    SLICE_X14Y117        FDRE                                         r  my_position_memory/xpos_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.607    23.612    my_position_memory/pclk
    SLICE_X14Y117        FDRE                                         r  my_position_memory/xpos_out_reg[11]/C
                         clock pessimism              0.398    24.010    
                         clock uncertainty           -0.207    23.803    
    SLICE_X14Y117        FDRE (Setup_fdre_C_D)       -0.031    23.772    my_position_memory/xpos_out_reg[11]
  -------------------------------------------------------------------
                         required time                         23.772    
                         arrival time                         -21.521    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.220ns  (logic 0.456ns (20.542%)  route 1.764ns (79.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.776ns = ( 19.224 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.736    19.224    my_MouseCtl/clk100MHz
    SLICE_X11Y114        FDRE                                         r  my_MouseCtl/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y114        FDRE (Prop_fdre_C_Q)         0.456    19.680 r  my_MouseCtl/ypos_reg[10]/Q
                         net (fo=1, routed)           1.764    21.444    my_position_memory/ypos_reg[10]_0[10]
    SLICE_X11Y113        FDRE                                         r  my_position_memory/ypos_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.610    23.615    my_position_memory/pclk
    SLICE_X11Y113        FDRE                                         r  my_position_memory/ypos_out_reg[10]/C
                         clock pessimism              0.398    24.013    
                         clock uncertainty           -0.207    23.806    
    SLICE_X11Y113        FDRE (Setup_fdre_C_D)       -0.081    23.725    my_position_memory/ypos_out_reg[10]
  -------------------------------------------------------------------
                         required time                         23.725    
                         arrival time                         -21.444    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.170ns  (logic 0.456ns (21.014%)  route 1.714ns (78.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.776ns = ( 19.224 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.736    19.224    my_MouseCtl/clk100MHz
    SLICE_X11Y114        FDRE                                         r  my_MouseCtl/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y114        FDRE (Prop_fdre_C_Q)         0.456    19.680 r  my_MouseCtl/xpos_reg[0]/Q
                         net (fo=1, routed)           1.714    21.394    my_position_memory/xpos_reg[11][0]
    SLICE_X15Y114        FDRE                                         r  my_position_memory/xpos_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.610    23.615    my_position_memory/pclk
    SLICE_X15Y114        FDRE                                         r  my_position_memory/xpos_out_reg[0]/C
                         clock pessimism              0.398    24.013    
                         clock uncertainty           -0.207    23.806    
    SLICE_X15Y114        FDRE (Setup_fdre_C_D)       -0.105    23.701    my_position_memory/xpos_out_reg[0]
  -------------------------------------------------------------------
                         required time                         23.701    
                         arrival time                         -21.394    
  -------------------------------------------------------------------
                         slack                                  2.306    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.167ns  (logic 0.456ns (21.041%)  route 1.711ns (78.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 19.221 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.733    19.221    my_MouseCtl/clk100MHz
    SLICE_X15Y115        FDRE                                         r  my_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.456    19.677 r  my_MouseCtl/xpos_reg[6]/Q
                         net (fo=1, routed)           1.711    21.389    my_position_memory/xpos_reg[11][6]
    SLICE_X15Y114        FDRE                                         r  my_position_memory/xpos_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.610    23.615    my_position_memory/pclk
    SLICE_X15Y114        FDRE                                         r  my_position_memory/xpos_out_reg[6]/C
                         clock pessimism              0.398    24.013    
                         clock uncertainty           -0.207    23.806    
    SLICE_X15Y114        FDRE (Setup_fdre_C_D)       -0.101    23.705    my_position_memory/xpos_out_reg[6]
  -------------------------------------------------------------------
                         required time                         23.705    
                         arrival time                         -21.389    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.161ns  (logic 0.456ns (21.102%)  route 1.705ns (78.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 23.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 19.219 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.731    19.219    my_MouseCtl/clk100MHz
    SLICE_X9Y117         FDRE                                         r  my_MouseCtl/ypos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.456    19.675 r  my_MouseCtl/ypos_reg[6]/Q
                         net (fo=1, routed)           1.705    21.380    my_position_memory/ypos_reg[10]_0[6]
    SLICE_X9Y116         FDRE                                         r  my_position_memory/ypos_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.608    23.613    my_position_memory/pclk
    SLICE_X9Y116         FDRE                                         r  my_position_memory/ypos_out_reg[6]/C
                         clock pessimism              0.398    24.011    
                         clock uncertainty           -0.207    23.804    
    SLICE_X9Y116         FDRE (Setup_fdre_C_D)       -0.105    23.699    my_position_memory/ypos_out_reg[6]
  -------------------------------------------------------------------
                         required time                         23.699    
                         arrival time                         -21.380    
  -------------------------------------------------------------------
                         slack                                  2.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.164ns (22.587%)  route 0.562ns (77.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.669    -0.512    my_MouseCtl/clk100MHz
    SLICE_X6Y116         FDRE                                         r  my_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  my_MouseCtl/ypos_reg[0]/Q
                         net (fo=1, routed)           0.562     0.214    my_position_memory/ypos_reg[10]_0[0]
    SLICE_X7Y116         FDRE                                         r  my_position_memory/ypos_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.941    -0.748    my_position_memory/pclk
    SLICE_X7Y116         FDRE                                         r  my_position_memory/ypos_out_reg[0]/C
                         clock pessimism              0.555    -0.193    
                         clock uncertainty            0.207     0.014    
    SLICE_X7Y116         FDRE (Hold_fdre_C_D)         0.061     0.075    my_position_memory/ypos_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.128ns (18.325%)  route 0.571ns (81.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.640    -0.541    my_MouseCtl/clk100MHz
    SLICE_X9Y117         FDRE                                         r  my_MouseCtl/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  my_MouseCtl/ypos_reg[8]/Q
                         net (fo=1, routed)           0.571     0.158    my_position_memory/ypos_reg[10]_0[8]
    SLICE_X9Y116         FDRE                                         r  my_position_memory/ypos_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.914    -0.775    my_position_memory/pclk
    SLICE_X9Y116         FDRE                                         r  my_position_memory/ypos_out_reg[8]/C
                         clock pessimism              0.555    -0.220    
                         clock uncertainty            0.207    -0.013    
    SLICE_X9Y116         FDRE (Hold_fdre_C_D)         0.006    -0.007    my_position_memory/ypos_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.141ns (18.472%)  route 0.622ns (81.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.640    -0.541    my_MouseCtl/clk100MHz
    SLICE_X9Y117         FDRE                                         r  my_MouseCtl/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  my_MouseCtl/ypos_reg[5]/Q
                         net (fo=1, routed)           0.622     0.222    my_position_memory/ypos_reg[10]_0[5]
    SLICE_X9Y116         FDRE                                         r  my_position_memory/ypos_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.914    -0.775    my_position_memory/pclk
    SLICE_X9Y116         FDRE                                         r  my_position_memory/ypos_out_reg[5]/C
                         clock pessimism              0.555    -0.220    
                         clock uncertainty            0.207    -0.013    
    SLICE_X9Y116         FDRE (Hold_fdre_C_D)         0.070     0.057    my_position_memory/ypos_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.141ns (18.266%)  route 0.631ns (81.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.642    -0.539    my_MouseCtl/clk100MHz
    SLICE_X15Y115        FDRE                                         r  my_MouseCtl/xpos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  my_MouseCtl/xpos_reg[8]/Q
                         net (fo=1, routed)           0.631     0.233    my_position_memory/xpos_reg[11][8]
    SLICE_X17Y115        FDRE                                         r  my_position_memory/xpos_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.913    -0.776    my_position_memory/pclk
    SLICE_X17Y115        FDRE                                         r  my_position_memory/xpos_out_reg[8]/C
                         clock pessimism              0.555    -0.221    
                         clock uncertainty            0.207    -0.014    
    SLICE_X17Y115        FDRE (Hold_fdre_C_D)         0.075     0.061    my_position_memory/xpos_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.141ns (18.164%)  route 0.635ns (81.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.642    -0.539    my_MouseCtl/clk100MHz
    SLICE_X11Y114        FDRE                                         r  my_MouseCtl/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  my_MouseCtl/xpos_reg[7]/Q
                         net (fo=1, routed)           0.635     0.237    my_position_memory/xpos_reg[11][7]
    SLICE_X11Y115        FDRE                                         r  my_position_memory/xpos_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.915    -0.774    my_position_memory/pclk
    SLICE_X11Y115        FDRE                                         r  my_position_memory/xpos_out_reg[7]/C
                         clock pessimism              0.555    -0.219    
                         clock uncertainty            0.207    -0.012    
    SLICE_X11Y115        FDRE (Hold_fdre_C_D)         0.070     0.058    my_position_memory/xpos_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.187%)  route 0.634ns (81.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.641    -0.540    my_MouseCtl/clk100MHz
    SLICE_X15Y116        FDRE                                         r  my_MouseCtl/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  my_MouseCtl/xpos_reg[9]/Q
                         net (fo=1, routed)           0.634     0.235    my_position_memory/xpos_reg[11][9]
    SLICE_X16Y116        FDRE                                         r  my_position_memory/xpos_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.912    -0.777    my_position_memory/pclk
    SLICE_X16Y116        FDRE                                         r  my_position_memory/xpos_out_reg[9]/C
                         clock pessimism              0.555    -0.222    
                         clock uncertainty            0.207    -0.015    
    SLICE_X16Y116        FDRE (Hold_fdre_C_D)         0.070     0.055    my_position_memory/xpos_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.164ns (21.221%)  route 0.609ns (78.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.640    -0.541    my_MouseCtl/clk100MHz
    SLICE_X12Y117        FDRE                                         r  my_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  my_MouseCtl/xpos_reg[4]/Q
                         net (fo=1, routed)           0.609     0.232    my_position_memory/xpos_reg[11][4]
    SLICE_X14Y117        FDRE                                         r  my_position_memory/xpos_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.912    -0.777    my_position_memory/pclk
    SLICE_X14Y117        FDRE                                         r  my_position_memory/xpos_out_reg[4]/C
                         clock pessimism              0.555    -0.222    
                         clock uncertainty            0.207    -0.015    
    SLICE_X14Y117        FDRE (Hold_fdre_C_D)         0.063     0.048    my_position_memory/xpos_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.141ns (17.739%)  route 0.654ns (82.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.640    -0.541    my_MouseCtl/clk100MHz
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  my_MouseCtl/xpos_reg[2]/Q
                         net (fo=1, routed)           0.654     0.254    my_position_memory/xpos_reg[11][2]
    SLICE_X11Y116        FDRE                                         r  my_position_memory/xpos_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.914    -0.775    my_position_memory/pclk
    SLICE_X11Y116        FDRE                                         r  my_position_memory/xpos_out_reg[2]/C
                         clock pessimism              0.555    -0.220    
                         clock uncertainty            0.207    -0.013    
    SLICE_X11Y116        FDRE (Hold_fdre_C_D)         0.070     0.057    my_position_memory/xpos_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.516%)  route 0.664ns (82.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.640    -0.541    my_MouseCtl/clk100MHz
    SLICE_X9Y117         FDRE                                         r  my_MouseCtl/ypos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  my_MouseCtl/ypos_reg[6]/Q
                         net (fo=1, routed)           0.664     0.264    my_position_memory/ypos_reg[10]_0[6]
    SLICE_X9Y116         FDRE                                         r  my_position_memory/ypos_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.914    -0.775    my_position_memory/pclk
    SLICE_X9Y116         FDRE                                         r  my_position_memory/ypos_out_reg[6]/C
                         clock pessimism              0.555    -0.220    
                         clock uncertainty            0.207    -0.013    
    SLICE_X9Y116         FDRE (Hold_fdre_C_D)         0.059     0.046    my_position_memory/ypos_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.141ns (17.446%)  route 0.667ns (82.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.642    -0.539    my_MouseCtl/clk100MHz
    SLICE_X15Y115        FDRE                                         r  my_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  my_MouseCtl/xpos_reg[6]/Q
                         net (fo=1, routed)           0.667     0.269    my_position_memory/xpos_reg[11][6]
    SLICE_X15Y114        FDRE                                         r  my_position_memory/xpos_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.915    -0.774    my_position_memory/pclk
    SLICE_X15Y114        FDRE                                         r  my_position_memory/xpos_out_reg[6]/C
                         clock pessimism              0.555    -0.219    
                         clock uncertainty            0.207    -0.012    
    SLICE_X15Y114        FDRE (Hold_fdre_C_D)         0.060     0.048    my_position_memory/xpos_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.221    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk40MHz_clk_generator
  To Clock:  clk100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.467ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/left_down_reg/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.292ns  (logic 0.524ns (40.553%)  route 0.768ns (59.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 38.683 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 36.790 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.802    36.790    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.524    37.314 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.768    38.083    my_MouseCtl/Q
    SLICE_X3Y113         FDCE                                         f  my_MouseCtl/left_down_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.678    38.683    my_MouseCtl/clk100MHz
    SLICE_X3Y113         FDCE                                         r  my_MouseCtl/left_down_reg/C
                         clock pessimism              0.398    39.081    
                         clock uncertainty           -0.207    38.874    
    SLICE_X3Y113         FDCE (Recov_fdce_C_CLR)     -0.405    38.469    my_MouseCtl/left_down_reg
  -------------------------------------------------------------------
                         required time                         38.469    
                         arrival time                         -38.083    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_overflow_reg/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.292ns  (logic 0.524ns (40.553%)  route 0.768ns (59.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 38.683 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 36.790 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.802    36.790    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.524    37.314 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.768    38.083    my_MouseCtl/Q
    SLICE_X3Y113         FDCE                                         f  my_MouseCtl/y_overflow_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.678    38.683    my_MouseCtl/clk100MHz
    SLICE_X3Y113         FDCE                                         r  my_MouseCtl/y_overflow_reg/C
                         clock pessimism              0.398    39.081    
                         clock uncertainty           -0.207    38.874    
    SLICE_X3Y113         FDCE (Recov_fdce_C_CLR)     -0.405    38.469    my_MouseCtl/y_overflow_reg
  -------------------------------------------------------------------
                         required time                         38.469    
                         arrival time                         -38.083    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.268ns  (logic 0.524ns (41.339%)  route 0.744ns (58.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 36.790 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.802    36.790    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.524    37.314 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.744    38.058    my_MouseCtl/Q
    SLICE_X0Y116         FDCE                                         f  my_MouseCtl/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.676    38.681    my_MouseCtl/clk100MHz
    SLICE_X0Y116         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    39.079    
                         clock uncertainty           -0.207    38.872    
    SLICE_X0Y116         FDCE (Recov_fdce_C_CLR)     -0.405    38.467    my_MouseCtl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         38.467    
                         arrival time                         -38.058    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.268ns  (logic 0.524ns (41.339%)  route 0.744ns (58.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 36.790 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.802    36.790    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.524    37.314 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.744    38.058    my_MouseCtl/Q
    SLICE_X0Y116         FDCE                                         f  my_MouseCtl/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.676    38.681    my_MouseCtl/clk100MHz
    SLICE_X0Y116         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    39.079    
                         clock uncertainty           -0.207    38.872    
    SLICE_X0Y116         FDCE (Recov_fdce_C_CLR)     -0.405    38.467    my_MouseCtl/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         38.467    
                         arrival time                         -38.058    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.268ns  (logic 0.524ns (41.339%)  route 0.744ns (58.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 36.790 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.802    36.790    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.524    37.314 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.744    38.058    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X0Y116         FDCE                                         f  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.676    38.681    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X0Y116         FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    39.079    
                         clock uncertainty           -0.207    38.872    
    SLICE_X0Y116         FDCE (Recov_fdce_C_CLR)     -0.405    38.467    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         38.467    
                         arrival time                         -38.058    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.266ns  (logic 0.524ns (41.395%)  route 0.742ns (58.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 38.683 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 36.790 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.802    36.790    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.524    37.314 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.742    38.056    my_MouseCtl/Q
    SLICE_X1Y114         FDCE                                         f  my_MouseCtl/FSM_sequential_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.678    38.683    my_MouseCtl/clk100MHz
    SLICE_X1Y114         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[5]/C
                         clock pessimism              0.398    39.081    
                         clock uncertainty           -0.207    38.874    
    SLICE_X1Y114         FDCE (Recov_fdce_C_CLR)     -0.405    38.469    my_MouseCtl/FSM_sequential_state_reg[5]
  -------------------------------------------------------------------
                         required time                         38.469    
                         arrival time                         -38.056    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.217ns  (logic 0.524ns (43.060%)  route 0.693ns (56.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 36.790 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.802    36.790    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.524    37.314 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.693    38.007    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X1Y117         FDCE                                         f  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.675    38.680    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X1Y117         FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    39.078    
                         clock uncertainty           -0.207    38.871    
    SLICE_X1Y117         FDCE (Recov_fdce_C_CLR)     -0.405    38.466    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                         -38.007    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.217ns  (logic 0.524ns (43.060%)  route 0.693ns (56.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 36.790 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.802    36.790    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.524    37.314 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.693    38.007    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X1Y117         FDCE                                         f  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.675    38.680    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X1Y117         FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    39.078    
                         clock uncertainty           -0.207    38.871    
    SLICE_X1Y117         FDCE (Recov_fdce_C_CLR)     -0.405    38.466    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                         -38.007    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/haswheel_reg/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.292ns  (logic 0.524ns (40.553%)  route 0.768ns (59.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 38.683 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 36.790 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.802    36.790    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.524    37.314 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.768    38.083    my_MouseCtl/Q
    SLICE_X2Y113         FDCE                                         f  my_MouseCtl/haswheel_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.678    38.683    my_MouseCtl/clk100MHz
    SLICE_X2Y113         FDCE                                         r  my_MouseCtl/haswheel_reg/C
                         clock pessimism              0.398    39.081    
                         clock uncertainty           -0.207    38.874    
    SLICE_X2Y113         FDCE (Recov_fdce_C_CLR)     -0.319    38.555    my_MouseCtl/haswheel_reg
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                         -38.083    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[0]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.236ns  (logic 0.524ns (42.379%)  route 0.712ns (57.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 36.790 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         1.802    36.790    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.524    37.314 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.712    38.027    my_MouseCtl/Q
    SLICE_X6Y115         FDCE                                         f  my_MouseCtl/x_inc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.676    38.681    my_MouseCtl/clk100MHz
    SLICE_X6Y115         FDCE                                         r  my_MouseCtl/x_inc_reg[0]/C
                         clock pessimism              0.398    39.079    
                         clock uncertainty           -0.207    38.872    
    SLICE_X6Y115         FDCE (Recov_fdce_C_CLR)     -0.319    38.553    my_MouseCtl/x_inc_reg[0]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -38.027    
  -------------------------------------------------------------------
                         slack                                  0.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.467ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.424ns  (logic 0.167ns (39.346%)  route 0.257ns (60.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.671    11.990    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.167    12.157 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.257    12.415    my_MouseCtl/Q
    SLICE_X2Y117         FDCE                                         f  my_MouseCtl/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.942     9.253    my_MouseCtl/clk100MHz
    SLICE_X2Y117         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555     9.808    
                         clock uncertainty            0.207    10.015    
    SLICE_X2Y117         FDCE (Remov_fdce_C_CLR)     -0.067     9.948    my_MouseCtl/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.948    
                         arrival time                          12.415    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.467ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.424ns  (logic 0.167ns (39.346%)  route 0.257ns (60.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.671    11.990    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.167    12.157 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.257    12.415    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X2Y117         FDCE                                         f  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.942     9.253    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X2Y117         FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555     9.808    
                         clock uncertainty            0.207    10.015    
    SLICE_X2Y117         FDCE (Remov_fdce_C_CLR)     -0.067     9.948    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.948    
                         arrival time                          12.415    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.467ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.424ns  (logic 0.167ns (39.346%)  route 0.257ns (60.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.671    11.990    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.167    12.157 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.257    12.415    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X2Y117         FDCE                                         f  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.942     9.253    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X2Y117         FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/C
                         clock pessimism              0.555     9.808    
                         clock uncertainty            0.207    10.015    
    SLICE_X2Y117         FDCE (Remov_fdce_C_CLR)     -0.067     9.948    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.948    
                         arrival time                          12.415    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.470ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[2]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.430ns  (logic 0.167ns (38.802%)  route 0.263ns (61.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 9.256 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.671    11.990    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.167    12.157 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.263    12.421    my_MouseCtl/Q
    SLICE_X2Y114         FDCE                                         f  my_MouseCtl/x_inc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.945     9.256    my_MouseCtl/clk100MHz
    SLICE_X2Y114         FDCE                                         r  my_MouseCtl/x_inc_reg[2]/C
                         clock pessimism              0.555     9.811    
                         clock uncertainty            0.207    10.018    
    SLICE_X2Y114         FDCE (Remov_fdce_C_CLR)     -0.067     9.951    my_MouseCtl/x_inc_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.951    
                         arrival time                          12.421    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.470ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[3]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.430ns  (logic 0.167ns (38.802%)  route 0.263ns (61.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 9.256 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.671    11.990    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.167    12.157 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.263    12.421    my_MouseCtl/Q
    SLICE_X2Y114         FDCE                                         f  my_MouseCtl/x_inc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.945     9.256    my_MouseCtl/clk100MHz
    SLICE_X2Y114         FDCE                                         r  my_MouseCtl/x_inc_reg[3]/C
                         clock pessimism              0.555     9.811    
                         clock uncertainty            0.207    10.018    
    SLICE_X2Y114         FDCE (Remov_fdce_C_CLR)     -0.067     9.951    my_MouseCtl/x_inc_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.951    
                         arrival time                          12.421    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.470ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[4]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.430ns  (logic 0.167ns (38.802%)  route 0.263ns (61.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 9.256 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.671    11.990    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.167    12.157 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.263    12.421    my_MouseCtl/Q
    SLICE_X2Y114         FDCE                                         f  my_MouseCtl/x_inc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.945     9.256    my_MouseCtl/clk100MHz
    SLICE_X2Y114         FDCE                                         r  my_MouseCtl/x_inc_reg[4]/C
                         clock pessimism              0.555     9.811    
                         clock uncertainty            0.207    10.018    
    SLICE_X2Y114         FDCE (Remov_fdce_C_CLR)     -0.067     9.951    my_MouseCtl/x_inc_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.951    
                         arrival time                          12.421    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.470ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[6]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.430ns  (logic 0.167ns (38.802%)  route 0.263ns (61.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 9.256 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.671    11.990    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.167    12.157 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.263    12.421    my_MouseCtl/Q
    SLICE_X2Y114         FDCE                                         f  my_MouseCtl/x_inc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.945     9.256    my_MouseCtl/clk100MHz
    SLICE_X2Y114         FDCE                                         r  my_MouseCtl/x_inc_reg[6]/C
                         clock pessimism              0.555     9.811    
                         clock uncertainty            0.207    10.018    
    SLICE_X2Y114         FDCE (Remov_fdce_C_CLR)     -0.067     9.951    my_MouseCtl/x_inc_reg[6]
  -------------------------------------------------------------------
                         required time                         -9.951    
                         arrival time                          12.421    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.470ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[7]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.430ns  (logic 0.167ns (38.802%)  route 0.263ns (61.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 9.256 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.671    11.990    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.167    12.157 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.263    12.421    my_MouseCtl/Q
    SLICE_X2Y114         FDCE                                         f  my_MouseCtl/x_inc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.945     9.256    my_MouseCtl/clk100MHz
    SLICE_X2Y114         FDCE                                         r  my_MouseCtl/x_inc_reg[7]/C
                         clock pessimism              0.555     9.811    
                         clock uncertainty            0.207    10.018    
    SLICE_X2Y114         FDCE (Remov_fdce_C_CLR)     -0.067     9.951    my_MouseCtl/x_inc_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.951    
                         arrival time                          12.421    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.476ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_overflow_reg/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.408ns  (logic 0.167ns (40.973%)  route 0.241ns (59.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 9.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.671    11.990    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.167    12.157 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.241    12.398    my_MouseCtl/Q
    SLICE_X5Y116         FDCE                                         f  my_MouseCtl/x_overflow_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.941     9.252    my_MouseCtl/clk100MHz
    SLICE_X5Y116         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
                         clock pessimism              0.555     9.807    
                         clock uncertainty            0.207    10.014    
    SLICE_X5Y116         FDCE (Remov_fdce_C_CLR)     -0.092     9.922    my_MouseCtl/x_overflow_reg
  -------------------------------------------------------------------
                         required time                         -9.922    
                         arrival time                          12.398    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             2.476ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_sign_reg/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.408ns  (logic 0.167ns (40.973%)  route 0.241ns (59.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 9.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=331, routed)         0.671    11.990    my_internal_reset/pclk
    SLICE_X2Y115         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDPE (Prop_fdpe_C_Q)         0.167    12.157 f  my_internal_reset/reset_out_reg/Q
                         net (fo=246, routed)         0.241    12.398    my_MouseCtl/Q
    SLICE_X5Y116         FDCE                                         f  my_MouseCtl/x_sign_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.941     9.252    my_MouseCtl/clk100MHz
    SLICE_X5Y116         FDCE                                         r  my_MouseCtl/x_sign_reg/C
                         clock pessimism              0.555     9.807    
                         clock uncertainty            0.207    10.014    
    SLICE_X5Y116         FDCE (Remov_fdce_C_CLR)     -0.092     9.922    my_MouseCtl/x_sign_reg
  -------------------------------------------------------------------
                         required time                         -9.922    
                         arrival time                          12.398    
  -------------------------------------------------------------------
                         slack                                  2.476    





