{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713398114620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713398114621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 17:55:14 2024 " "Processing started: Wed Apr 17 17:55:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713398114621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398114621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Battleship -c Battleship " "Command: quartus_map --read_settings_files=on --write_settings_files=off Battleship -c Battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398114621 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713398115604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713398115604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398134071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398134075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398134078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chargenrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file chargenrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chargenrom " "Found entity 1: chargenrom" {  } { { "chargenrom.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/chargenrom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398134082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "rectgen.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/rectgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398134085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398134088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134088 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Battleship.sv(97) " "Verilog HDL information at Battleship.sv(97): always construct contains both blocking and non-blocking assignments" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1713398134091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Battleship " "Found entity 1: Battleship" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398134092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentoutput.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentoutput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segmentOutput " "Found entity 1: segmentOutput" {  } { { "segmentOutput.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398134095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.sv 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/temporizador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398134099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/contador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398134102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398134106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contar_unos_operador.sv 1 1 " "Found 1 design units, including 1 entities, in source file contar_unos_operador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contar_unos_operador " "Found entity 1: contar_unos_operador" {  } { { "contar_unos_operador.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/contar_unos_operador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398134109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movement.sv 1 1 " "Found 1 design units, including 1 entities, in source file movement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 movement " "Found entity 1: movement" {  } { { "movement.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/movement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398134112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tb_contador.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tb_contador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_contador " "Found entity 1: tb_contador" {  } { { "output_files/tb_contador.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/output_files/tb_contador.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398134116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_display " "Found entity 1: seven_segment_display" {  } { { "seven_segment_display.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/seven_segment_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398134119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file time_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 time_counter " "Found entity 1: time_counter" {  } { { "time_counter.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/time_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398134122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398134125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "you_lose.sv 1 1 " "Found 1 design units, including 1 entities, in source file you_lose.sv" { { "Info" "ISGN_ENTITY_NAME" "1 you_lose " "Found entity 1: you_lose" {  } { { "you_lose.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/you_lose.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398134129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134129 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "position Battleship.sv(148) " "Verilog HDL Implicit Net warning at Battleship.sv(148): created implicit net for \"position\"" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713398134129 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Battleship " "Elaborating entity \"Battleship\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713398134252 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "position Battleship.sv(148) " "Verilog HDL or VHDL warning at Battleship.sv(148): object \"position\" assigned a value but never read" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713398134256 "|Battleship"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start Battleship.sv(51) " "Verilog HDL or VHDL warning at Battleship.sv(51): object \"start\" assigned a value but never read" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713398134256 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Battleship.sv(43) " "Verilog HDL assignment warning at Battleship.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713398134256 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Battleship.sv(44) " "Verilog HDL assignment warning at Battleship.sv(44): truncated value with size 32 to match size of target (4)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713398134256 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Battleship.sv(101) " "Verilog HDL assignment warning at Battleship.sv(101): truncated value with size 2 to match size of target (1)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713398134256 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y Battleship.sv(101) " "Verilog HDL Always Construct warning at Battleship.sv(101): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713398134256 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x Battleship.sv(102) " "Verilog HDL Always Construct warning at Battleship.sv(102): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713398134256 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y Battleship.sv(102) " "Verilog HDL Always Construct warning at Battleship.sv(102): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713398134256 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NUM_SHIPS Battleship.sv(103) " "Verilog HDL Always Construct warning at Battleship.sv(103): variable \"NUM_SHIPS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713398134256 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NUM_SHIPS Battleship.sv(104) " "Verilog HDL Always Construct warning at Battleship.sv(104): variable \"NUM_SHIPS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713398134257 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NUM_SHIPS_PC Battleship.sv(108) " "Verilog HDL Always Construct warning at Battleship.sv(108): variable \"NUM_SHIPS_PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713398134257 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NUM_SHIPS_PLAYER Battleship.sv(109) " "Verilog HDL Always Construct warning at Battleship.sv(109): variable \"NUM_SHIPS_PLAYER\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713398134257 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y Battleship.sv(113) " "Verilog HDL Always Construct warning at Battleship.sv(113): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713398134257 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "down Battleship.sv(113) " "Verilog HDL Always Construct warning at Battleship.sv(113): variable \"down\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713398134257 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y Battleship.sv(114) " "Verilog HDL Always Construct warning at Battleship.sv(114): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713398134257 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "up Battleship.sv(114) " "Verilog HDL Always Construct warning at Battleship.sv(114): variable \"up\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713398134257 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x Battleship.sv(115) " "Verilog HDL Always Construct warning at Battleship.sv(115): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713398134257 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right Battleship.sv(115) " "Verilog HDL Always Construct warning at Battleship.sv(115): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713398134257 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x Battleship.sv(116) " "Verilog HDL Always Construct warning at Battleship.sv(116): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713398134257 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left Battleship.sv(116) " "Verilog HDL Always Construct warning at Battleship.sv(116): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713398134257 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "up Battleship.sv(118) " "Verilog HDL Always Construct warning at Battleship.sv(118): variable \"up\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713398134257 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y Battleship.sv(119) " "Verilog HDL Always Construct warning at Battleship.sv(119): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713398134257 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Battleship.sv(119) " "Verilog HDL assignment warning at Battleship.sv(119): truncated value with size 32 to match size of target (3)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713398134258 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Battleship.sv(120) " "Verilog HDL assignment warning at Battleship.sv(120): truncated value with size 2 to match size of target (1)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713398134258 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Battleship.sv(121) " "Verilog HDL assignment warning at Battleship.sv(121): truncated value with size 2 to match size of target (1)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713398134258 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "down Battleship.sv(123) " "Verilog HDL Always Construct warning at Battleship.sv(123): variable \"down\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713398134258 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Battleship.sv(124) " "Verilog HDL assignment warning at Battleship.sv(124): truncated value with size 32 to match size of target (3)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713398134258 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Battleship.sv(125) " "Verilog HDL assignment warning at Battleship.sv(125): truncated value with size 2 to match size of target (1)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713398134258 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Battleship.sv(126) " "Verilog HDL assignment warning at Battleship.sv(126): truncated value with size 2 to match size of target (1)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713398134258 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right Battleship.sv(127) " "Verilog HDL Always Construct warning at Battleship.sv(127): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713398134258 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x Battleship.sv(127) " "Verilog HDL Always Construct warning at Battleship.sv(127): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713398134258 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Battleship.sv(127) " "Verilog HDL assignment warning at Battleship.sv(127): truncated value with size 32 to match size of target (3)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713398134258 "|Battleship"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left Battleship.sv(128) " "Verilog HDL Always Construct warning at Battleship.sv(128): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713398134258 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Battleship.sv(128) " "Verilog HDL assignment warning at Battleship.sv(128): truncated value with size 32 to match size of target (3)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713398134258 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x Battleship.sv(97) " "Verilog HDL Always Construct warning at Battleship.sv(97): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713398134258 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y Battleship.sv(97) " "Verilog HDL Always Construct warning at Battleship.sv(97): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713398134258 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NUM_SHIPS_PC Battleship.sv(97) " "Verilog HDL Always Construct warning at Battleship.sv(97): inferring latch(es) for variable \"NUM_SHIPS_PC\", which holds its previous value in one or more paths through the always construct" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713398134258 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NUM_SHIPS_PLAYER Battleship.sv(97) " "Verilog HDL Always Construct warning at Battleship.sv(97): inferring latch(es) for variable \"NUM_SHIPS_PLAYER\", which holds its previous value in one or more paths through the always construct" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713398134259 "|Battleship"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 1 Battleship.sv(148) " "Verilog HDL assignment warning at Battleship.sv(148): truncated value with size 64 to match size of target (1)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713398134259 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "player Battleship.sv(11) " "Output port \"player\" at Battleship.sv(11) has no driver" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713398134259 "|Battleship"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pc Battleship.sv(12) " "Output port \"pc\" at Battleship.sv(12) has no driver" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713398134259 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_SHIPS_PLAYER\[0\] Battleship.sv(97) " "Inferred latch for \"NUM_SHIPS_PLAYER\[0\]\" at Battleship.sv(97)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134259 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_SHIPS_PLAYER\[1\] Battleship.sv(97) " "Inferred latch for \"NUM_SHIPS_PLAYER\[1\]\" at Battleship.sv(97)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134259 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_SHIPS_PLAYER\[2\] Battleship.sv(97) " "Inferred latch for \"NUM_SHIPS_PLAYER\[2\]\" at Battleship.sv(97)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134259 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_SHIPS_PLAYER\[3\] Battleship.sv(97) " "Inferred latch for \"NUM_SHIPS_PLAYER\[3\]\" at Battleship.sv(97)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134259 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_SHIPS_PC\[0\] Battleship.sv(97) " "Inferred latch for \"NUM_SHIPS_PC\[0\]\" at Battleship.sv(97)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134259 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_SHIPS_PC\[1\] Battleship.sv(97) " "Inferred latch for \"NUM_SHIPS_PC\[1\]\" at Battleship.sv(97)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134259 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_SHIPS_PC\[2\] Battleship.sv(97) " "Inferred latch for \"NUM_SHIPS_PC\[2\]\" at Battleship.sv(97)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134259 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_SHIPS_PC\[3\] Battleship.sv(97) " "Inferred latch for \"NUM_SHIPS_PC\[3\]\" at Battleship.sv(97)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134259 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[0\]\[0\]\[0\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[0\]\[0\]\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134259 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[0\]\[0\]\[1\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[0\]\[0\]\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134259 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[0\]\[1\]\[0\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[0\]\[1\]\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134259 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[0\]\[1\]\[1\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[0\]\[1\]\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134259 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[0\]\[2\]\[0\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[0\]\[2\]\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134260 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[0\]\[2\]\[1\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[0\]\[2\]\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134260 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[0\]\[3\]\[0\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[0\]\[3\]\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134260 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[0\]\[3\]\[1\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[0\]\[3\]\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134260 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[0\]\[4\]\[0\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[0\]\[4\]\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134260 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[0\]\[4\]\[1\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[0\]\[4\]\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134260 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[1\]\[0\]\[0\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[1\]\[0\]\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134260 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[1\]\[0\]\[1\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[1\]\[0\]\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134260 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[1\]\[1\]\[0\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[1\]\[1\]\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134260 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[1\]\[1\]\[1\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[1\]\[1\]\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134260 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[1\]\[2\]\[0\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[1\]\[2\]\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134260 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[1\]\[2\]\[1\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[1\]\[2\]\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134260 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[1\]\[3\]\[0\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[1\]\[3\]\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134260 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[1\]\[3\]\[1\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[1\]\[3\]\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134260 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[1\]\[4\]\[0\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[1\]\[4\]\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134260 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[1\]\[4\]\[1\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[1\]\[4\]\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134261 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[2\]\[0\]\[0\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[2\]\[0\]\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134261 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[2\]\[0\]\[1\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[2\]\[0\]\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134261 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[2\]\[1\]\[0\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[2\]\[1\]\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134261 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[2\]\[1\]\[1\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[2\]\[1\]\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134261 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[2\]\[2\]\[0\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[2\]\[2\]\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134261 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[2\]\[2\]\[1\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[2\]\[2\]\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134261 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[2\]\[3\]\[0\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[2\]\[3\]\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134261 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[2\]\[3\]\[1\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[2\]\[3\]\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134261 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[2\]\[4\]\[0\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[2\]\[4\]\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134261 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[2\]\[4\]\[1\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[2\]\[4\]\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134261 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[3\]\[0\]\[0\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[3\]\[0\]\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134261 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[3\]\[0\]\[1\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[3\]\[0\]\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134261 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[3\]\[1\]\[0\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[3\]\[1\]\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134261 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[3\]\[1\]\[1\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[3\]\[1\]\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134262 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[3\]\[2\]\[0\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[3\]\[2\]\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134262 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[3\]\[2\]\[1\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[3\]\[2\]\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134262 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[3\]\[3\]\[0\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[3\]\[3\]\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134262 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[3\]\[3\]\[1\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[3\]\[3\]\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134262 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[3\]\[4\]\[0\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[3\]\[4\]\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134262 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[3\]\[4\]\[1\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[3\]\[4\]\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134262 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[4\]\[0\]\[0\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[4\]\[0\]\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134262 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[4\]\[0\]\[1\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[4\]\[0\]\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134262 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[4\]\[1\]\[0\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[4\]\[1\]\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134262 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[4\]\[1\]\[1\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[4\]\[1\]\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134262 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[4\]\[2\]\[0\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[4\]\[2\]\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134262 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[4\]\[2\]\[1\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[4\]\[2\]\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134262 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[4\]\[3\]\[0\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[4\]\[3\]\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134262 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[4\]\[3\]\[1\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[4\]\[3\]\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134262 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[4\]\[4\]\[0\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[4\]\[4\]\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134263 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz_barcos\[4\]\[4\]\[1\] Battleship.sv(108) " "Inferred latch for \"matriz_barcos\[4\]\[4\]\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134263 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz\[0\] Battleship.sv(108) " "Inferred latch for \"matriz\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134263 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz\[1\] Battleship.sv(108) " "Inferred latch for \"matriz\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134263 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz\[2\] Battleship.sv(108) " "Inferred latch for \"matriz\[2\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134263 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz\[3\] Battleship.sv(108) " "Inferred latch for \"matriz\[3\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134263 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz\[4\] Battleship.sv(108) " "Inferred latch for \"matriz\[4\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134263 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] Battleship.sv(108) " "Inferred latch for \"y\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134263 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] Battleship.sv(108) " "Inferred latch for \"y\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134263 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] Battleship.sv(108) " "Inferred latch for \"y\[2\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134263 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] Battleship.sv(108) " "Inferred latch for \"x\[0\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134263 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] Battleship.sv(108) " "Inferred latch for \"x\[1\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134263 "|Battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] Battleship.sv(108) " "Inferred latch for \"x\[2\]\" at Battleship.sv(108)" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134263 "|Battleship"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_barcos " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_barcos\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713398134264 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_golpes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_golpes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713398134264 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_disparos " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_disparos\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713398134264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:divider " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:divider\"" {  } { { "Battleship.sv" "divider" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713398134265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter time_counter:counter " "Elaborating entity \"time_counter\" for hierarchy \"time_counter:counter\"" {  } { { "Battleship.sv" "counter" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713398134268 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_counter.sv(14) " "Verilog HDL assignment warning at time_counter.sv(14): truncated value with size 32 to match size of target (6)" {  } { { "time_counter.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/time_counter.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713398134270 "|Battleship|time_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_display seven_segment_display:disp_seconds_units " "Elaborating entity \"seven_segment_display\" for hierarchy \"seven_segment_display:disp_seconds_units\"" {  } { { "Battleship.sv" "disp_seconds_units" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713398134271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contar_unos_operador contar_unos_operador:unos1 " "Elaborating entity \"contar_unos_operador\" for hierarchy \"contar_unos_operador:unos1\"" {  } { { "Battleship.sv" "unos1" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713398134274 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 contar_unos_operador.sv(4) " "Verilog HDL assignment warning at contar_unos_operador.sv(4): truncated value with size 5 to match size of target (4)" {  } { { "contar_unos_operador.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/contar_unos_operador.sv" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713398134275 "|Battleship|contar_unos_operador:unos1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentOutput segmentOutput:segment1 " "Elaborating entity \"segmentOutput\" for hierarchy \"segmentOutput:segment1\"" {  } { { "Battleship.sv" "segment1" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713398134276 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "segmentOutput.sv(10) " "Verilog HDL Case Statement warning at segmentOutput.sv(10): incomplete case statement has no default case item" {  } { { "segmentOutput.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713398134278 "|Battleship|segmentOutput:segment1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segments1 segmentOutput.sv(8) " "Verilog HDL Always Construct warning at segmentOutput.sv(8): inferring latch(es) for variable \"segments1\", which holds its previous value in one or more paths through the always construct" {  } { { "segmentOutput.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713398134278 "|Battleship|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[0\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[0\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134278 "|Battleship|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[1\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[1\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134278 "|Battleship|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[2\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[2\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134278 "|Battleship|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[3\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[3\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134278 "|Battleship|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[4\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[4\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134278 "|Battleship|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[5\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[5\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134278 "|Battleship|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[6\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[6\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398134278 "|Battleship|segmentOutput:segment1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga_inst " "Elaborating entity \"vga\" for hierarchy \"vga:vga_inst\"" {  } { { "Battleship.sv" "vga_inst" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713398134280 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_barcos " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_barcos\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713398134283 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_golpes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_golpes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713398134283 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_disparos " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_disparos\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713398134283 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_barcos " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_barcos\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713398134283 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_golpes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_golpes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713398134283 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_disparos " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_disparos\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713398134283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll vga:vga_inst\|pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"vga:vga_inst\|pll:vgapll\"" {  } { { "vga.sv" "vgapll" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/vga.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713398134284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vga:vga_inst\|vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vga:vga_inst\|vgaController:vgaCont\"" {  } { { "vga.sv" "vgaCont" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/vga.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713398134286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen vga:vga_inst\|videoGen:videoGen_inst " "Elaborating entity \"videoGen\" for hierarchy \"vga:vga_inst\|videoGen:videoGen_inst\"" {  } { { "vga.sv" "videoGen_inst" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/vga.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713398134289 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "videoGen.sv(79) " "Verilog HDL Case Statement information at videoGen.sv(79): all case item expressions in this case statement are onehot" {  } { { "videoGen.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/videoGen.sv" 79 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1713398134292 "|Battleship|vga:vga_inst|videoGen:videoGen_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_barcos " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_barcos\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713398134292 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_golpes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_golpes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713398134292 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_disparos " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_disparos\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713398134293 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_barcos " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_barcos\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713398134293 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_golpes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_golpes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713398134293 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_disparos " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_disparos\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713398134293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "you_lose vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message " "Elaborating entity \"you_lose\" for hierarchy \"vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message\"" {  } { { "videoGen.sv" "lose_message" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/videoGen.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713398134294 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 you_lose.sv(26) " "Verilog HDL assignment warning at you_lose.sv(26): truncated value with size 32 to match size of target (3)" {  } { { "you_lose.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/you_lose.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713398134296 "|Battleship|vga:vga_inst|videoGen:videoGen_inst|you_lose:lose_message"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 you_lose.sv(27) " "Verilog HDL assignment warning at you_lose.sv(27): truncated value with size 32 to match size of target (3)" {  } { { "you_lose.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/you_lose.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713398134296 "|Battleship|vga:vga_inst|videoGen:videoGen_inst|you_lose:lose_message"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "you_lose.sv(30) " "Verilog HDL Case Statement warning at you_lose.sv(30): can't check case statement for completeness because the case expression has too many possible states" {  } { { "you_lose.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/you_lose.sv" 30 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1713398134297 "|Battleship|vga:vga_inst|videoGen:videoGen_inst|you_lose:lose_message"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 you_lose.sv(55) " "Verilog HDL assignment warning at you_lose.sv(55): truncated value with size 32 to match size of target (1)" {  } { { "you_lose.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/you_lose.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713398134298 "|Battleship|vga:vga_inst|videoGen:videoGen_inst|you_lose:lose_message"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chargenrom vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message\|chargenrom:char_gen_rom " "Elaborating entity \"chargenrom\" for hierarchy \"vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message\|chargenrom:char_gen_rom\"" {  } { { "you_lose.sv" "char_gen_rom" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/you_lose.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713398134322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 chargenrom.sv(32) " "Verilog HDL assignment warning at chargenrom.sv(32): truncated value with size 32 to match size of target (1)" {  } { { "chargenrom.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/chargenrom.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713398134324 "|Battleship|vga:vga_inst|videoGen:videoGen_inst|you_lose:lose_message|chargenrom:char_gen_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.data_a 0 chargenrom.sv(7) " "Net \"charrom.data_a\" at chargenrom.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "chargenrom.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/chargenrom.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713398134324 "|Battleship|vga:vga_inst|videoGen:videoGen_inst|you_lose:lose_message|chargenrom:char_gen_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.waddr_a 0 chargenrom.sv(7) " "Net \"charrom.waddr_a\" at chargenrom.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "chargenrom.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/chargenrom.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713398134324 "|Battleship|vga:vga_inst|videoGen:videoGen_inst|you_lose:lose_message|chargenrom:char_gen_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.we_a 0 chargenrom.sv(7) " "Net \"charrom.we_a\" at chargenrom.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "chargenrom.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/chargenrom.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713398134325 "|Battleship|vga:vga_inst|videoGen:videoGen_inst|you_lose:lose_message|chargenrom:char_gen_rom"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment2\|segments1\[0\] " "LATCH primitive \"segmentOutput:segment2\|segments1\[0\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713398134935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment2\|segments1\[1\] " "LATCH primitive \"segmentOutput:segment2\|segments1\[1\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713398134935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment2\|segments1\[2\] " "LATCH primitive \"segmentOutput:segment2\|segments1\[2\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713398134935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment2\|segments1\[3\] " "LATCH primitive \"segmentOutput:segment2\|segments1\[3\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713398134935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment2\|segments1\[4\] " "LATCH primitive \"segmentOutput:segment2\|segments1\[4\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713398134935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment2\|segments1\[5\] " "LATCH primitive \"segmentOutput:segment2\|segments1\[5\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713398134935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment2\|segments1\[6\] " "LATCH primitive \"segmentOutput:segment2\|segments1\[6\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713398134935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment1\|segments1\[0\] " "LATCH primitive \"segmentOutput:segment1\|segments1\[0\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713398134935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment1\|segments1\[1\] " "LATCH primitive \"segmentOutput:segment1\|segments1\[1\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713398134936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment1\|segments1\[2\] " "LATCH primitive \"segmentOutput:segment1\|segments1\[2\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713398134936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment1\|segments1\[3\] " "LATCH primitive \"segmentOutput:segment1\|segments1\[3\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713398134936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment1\|segments1\[4\] " "LATCH primitive \"segmentOutput:segment1\|segments1\[4\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713398134936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment1\|segments1\[5\] " "LATCH primitive \"segmentOutput:segment1\|segments1\[5\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713398134936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment1\|segments1\[6\] " "LATCH primitive \"segmentOutput:segment1\|segments1\[6\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713398134936 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message\|chargenrom:char_gen_rom\|charrom " "RAM logic \"vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message\|chargenrom:char_gen_rom\|charrom\" is uninferred due to asynchronous read logic" {  } { { "chargenrom.sv" "charrom" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/chargenrom.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713398134980 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1713398134980 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 162 C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/db/Battleship.ram0_chargenrom_5dff6772.hdl.mif " "Memory depth (256) in the design file differs from memory depth (162) in the Memory Initialization File \"C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/db/Battleship.ram0_chargenrom_5dff6772.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1713398134984 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "Battleship.sv" "Mod0" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713398135273 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Battleship.sv" "Div0" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713398135273 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message\|Mod0\"" {  } { { "you_lose.sv" "Mod0" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/you_lose.sv" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713398135273 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message\|Div0\"" {  } { { "you_lose.sv" "Div0" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/you_lose.sv" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713398135273 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message\|Div2\"" {  } { { "you_lose.sv" "Div2" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/you_lose.sv" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713398135273 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message\|Mod1\"" {  } { { "you_lose.sv" "Mod1" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/you_lose.sv" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713398135273 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message\|Div1\"" {  } { { "you_lose.sv" "Div1" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/you_lose.sv" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713398135273 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1713398135273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713398135378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713398135378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713398135378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713398135378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713398135378 ""}  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713398135378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/db/lpm_divide_62m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398135480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398135480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398135505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398135505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/db/alt_u_div_ose.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398135532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398135532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713398135550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713398135550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713398135550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713398135550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713398135550 ""}  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713398135550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/db/lpm_divide_3am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398135646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398135646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message\|lpm_divide:Mod0\"" {  } { { "you_lose.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/you_lose.sv" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713398135661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message\|lpm_divide:Mod0 " "Instantiated megafunction \"vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713398135661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713398135661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713398135661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713398135661 ""}  } { { "you_lose.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/you_lose.sv" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713398135661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j3m " "Found entity 1: lpm_divide_j3m" {  } { { "db/lpm_divide_j3m.tdf" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/db/lpm_divide_j3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398135758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398135758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398135781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398135781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/db/alt_u_div_ive.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398135814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398135814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message\|lpm_divide:Div0\"" {  } { { "you_lose.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/you_lose.sv" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713398135832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message\|lpm_divide:Div0 " "Instantiated megafunction \"vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713398135832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713398135832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713398135832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713398135832 ""}  } { { "you_lose.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/you_lose.sv" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713398135832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message\|lpm_divide:Div2\"" {  } { { "you_lose.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/you_lose.sv" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713398135846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message\|lpm_divide:Div2 " "Instantiated megafunction \"vga:vga_inst\|videoGen:videoGen_inst\|you_lose:lose_message\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713398135846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713398135846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713398135846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713398135846 ""}  } { { "you_lose.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/you_lose.sv" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713398135846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "db/lpm_divide_kbm.tdf" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/db/lpm_divide_kbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398135944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398135944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398135968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398135968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/db/alt_u_div_qve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713398136043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398136043 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "NUM_SHIPS_PLAYER\[1\] NUM_SHIPS_PC\[1\] " "Duplicate LATCH primitive \"NUM_SHIPS_PLAYER\[1\]\" merged with LATCH primitive \"NUM_SHIPS_PC\[1\]\"" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713398136562 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "NUM_SHIPS_PLAYER\[2\] NUM_SHIPS_PC\[2\] " "Duplicate LATCH primitive \"NUM_SHIPS_PLAYER\[2\]\" merged with LATCH primitive \"NUM_SHIPS_PC\[2\]\"" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713398136562 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "NUM_SHIPS_PLAYER\[0\] NUM_SHIPS_PC\[0\] " "Duplicate LATCH primitive \"NUM_SHIPS_PLAYER\[0\]\" merged with LATCH primitive \"NUM_SHIPS_PC\[0\]\"" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 97 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713398136562 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1713398136562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "matriz\[0\]\$latch " "Latch matriz\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713398136564 ""}  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713398136564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "matriz\[1\]\$latch " "Latch matriz\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713398136564 ""}  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713398136564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "matriz\[2\]\$latch " "Latch matriz\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713398136564 ""}  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713398136564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "matriz\[3\]\$latch " "Latch matriz\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713398136564 ""}  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713398136564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "matriz\[4\]\$latch " "Latch matriz\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713398136564 ""}  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713398136564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[0\] " "Latch y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[0\] " "Ports D and ENA on the latch are fed by the same signal y\[0\]" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713398136564 ""}  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713398136564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[1\] " "Latch y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA down " "Ports D and ENA on the latch are fed by the same signal down" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713398136565 ""}  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713398136565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[2\] " "Latch y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA down " "Ports D and ENA on the latch are fed by the same signal down" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713398136565 ""}  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713398136565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[0\] " "Latch x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[0\] " "Ports D and ENA on the latch are fed by the same signal x\[0\]" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713398136565 ""}  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713398136565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[1\] " "Latch x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA left " "Ports D and ENA on the latch are fed by the same signal left" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713398136565 ""}  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713398136565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[2\] " "Latch x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA left " "Ports D and ENA on the latch are fed by the same signal left" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713398136565 ""}  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713398136565 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "player GND " "Pin \"player\" is stuck at GND" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713398137180 "|Battleship|player"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc GND " "Pin \"pc\" is stuck at GND" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713398137180 "|Battleship|pc"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[0\] GND " "Pin \"r\[0\]\" is stuck at GND" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713398137180 "|Battleship|r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[1\] GND " "Pin \"r\[1\]\" is stuck at GND" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713398137180 "|Battleship|r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[2\] GND " "Pin \"r\[2\]\" is stuck at GND" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713398137180 "|Battleship|r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[3\] GND " "Pin \"r\[3\]\" is stuck at GND" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713398137180 "|Battleship|r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[5\] GND " "Pin \"r\[5\]\" is stuck at GND" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713398137180 "|Battleship|r[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[1\] GND " "Pin \"g\[1\]\" is stuck at GND" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713398137180 "|Battleship|g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[2\] GND " "Pin \"g\[2\]\" is stuck at GND" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713398137180 "|Battleship|g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[3\] GND " "Pin \"g\[3\]\" is stuck at GND" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713398137180 "|Battleship|g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[6\] GND " "Pin \"g\[6\]\" is stuck at GND" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713398137180 "|Battleship|g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[7\] GND " "Pin \"g\[7\]\" is stuck at GND" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713398137180 "|Battleship|g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[1\] GND " "Pin \"b\[1\]\" is stuck at GND" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713398137180 "|Battleship|b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[4\] GND " "Pin \"b\[4\]\" is stuck at GND" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713398137180 "|Battleship|b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[6\] GND " "Pin \"b\[6\]\" is stuck at GND" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713398137180 "|Battleship|b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[7\] GND " "Pin \"b\[7\]\" is stuck at GND" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713398137180 "|Battleship|b[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713398137180 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713398137380 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/output_files/Battleship.map.smsg " "Generated suppressed messages file C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/output_files/Battleship.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398138220 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713398138488 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713398138488 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "disparo " "No output dependent on input pin \"disparo\"" {  } { { "Battleship.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713398138635 "|Battleship|disparo"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713398138635 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "728 " "Implemented 728 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713398138640 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713398138640 ""} { "Info" "ICUT_CUT_TM_LCELLS" "652 " "Implemented 652 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713398138640 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713398138640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713398138694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 17:55:38 2024 " "Processing ended: Wed Apr 17 17:55:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713398138694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713398138694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713398138694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713398138694 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1713398140847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713398140848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 17:55:40 2024 " "Processing started: Wed Apr 17 17:55:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713398140848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1713398140848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Battleship -c Battleship " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Battleship -c Battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1713398140848 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1713398141063 ""}
{ "Info" "0" "" "Project  = Battleship" {  } {  } 0 0 "Project  = Battleship" 0 0 "Fitter" 0 0 1713398141064 ""}
{ "Info" "0" "" "Revision = Battleship" {  } {  } 0 0 "Revision = Battleship" 0 0 "Fitter" 0 0 1713398141065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1713398141365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1713398141367 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Battleship 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Battleship\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713398141389 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713398141494 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713398141494 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713398142370 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1713398142412 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713398142656 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1713398164357 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 39 global CLKCTRL_G6 " "clk~inputCLKENA0 with 39 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1713398164668 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1713398164668 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713398164669 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713398164687 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713398164688 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713398164690 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713398164692 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713398164692 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713398164693 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1713398166314 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Battleship.sdc " "Synopsys Design Constraints File file not found: 'Battleship.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1713398166316 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713398166317 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[0\]~2  from: dataa  to: combout " "Cell: matriz\[0\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398166325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[1\]~7  from: dataa  to: combout " "Cell: matriz\[1\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398166325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[2\]~12  from: dataa  to: combout " "Cell: matriz\[2\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398166325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[3\]~16  from: dataa  to: combout " "Cell: matriz\[3\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398166325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[4\]~19  from: dataa  to: combout " "Cell: matriz\[4\]~19  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398166325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[4\]~20  from: dataa  to: combout " "Cell: matriz\[4\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398166325 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1713398166325 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1713398166330 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1713398166332 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1713398166333 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713398166349 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1713398166350 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713398166350 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:24 " "Fitter preparation operations ending: elapsed time is 00:00:24" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713398166504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713398180062 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1713398180793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:23 " "Fitter placement preparation operations ending: elapsed time is 00:01:23" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713398263559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713398377521 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713398382652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713398382652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713398385788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y70 X44_Y81 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y70 to location X44_Y81" {  } { { "loc" "" { Generic "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y70 to location X44_Y81"} { { 12 { 0 ""} 33 70 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1713398395437 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713398395437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1713398410769 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713398410769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713398410781 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.36 " "Total time spent on timing analysis during the Fitter is 4.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1713398416271 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713398416358 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713398417633 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713398417634 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713398418846 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713398429722 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/output_files/Battleship.fit.smsg " "Generated suppressed messages file C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/output_files/Battleship.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713398430653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7096 " "Peak virtual memory: 7096 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713398432005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 18:00:31 2024 " "Processing ended: Wed Apr 17 18:00:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713398432005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:51 " "Elapsed time: 00:04:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713398432005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:05 " "Total CPU time (on all processors): 00:05:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713398432005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713398432005 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1713398433898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713398433899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 18:00:33 2024 " "Processing started: Wed Apr 17 18:00:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713398433899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1713398433899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Battleship -c Battleship " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Battleship -c Battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1713398433899 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1713398435688 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1713398446538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713398447817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 18:00:47 2024 " "Processing ended: Wed Apr 17 18:00:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713398447817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713398447817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713398447817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1713398447817 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1713398448602 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1713398449992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713398449993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 18:00:49 2024 " "Processing started: Wed Apr 17 18:00:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713398449993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1713398449993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Battleship -c Battleship " "Command: quartus_sta Battleship -c Battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1713398449994 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1713398450232 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1713398451597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1713398451598 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713398451706 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713398451706 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1713398452870 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Battleship.sdc " "Synopsys Design Constraints File file not found: 'Battleship.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1713398452952 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1713398452953 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713398452957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:vga_inst\|pll:vgapll\|toggle vga:vga_inst\|pll:vgapll\|toggle " "create_clock -period 1.000 -name vga:vga_inst\|pll:vgapll\|toggle vga:vga_inst\|pll:vgapll\|toggle" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713398452957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713398452957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name down down " "create_clock -period 1.000 -name down down" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713398452957 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713398452957 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[0\]~2  from: datad  to: combout " "Cell: matriz\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398452963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[1\]~7  from: datae  to: combout " "Cell: matriz\[1\]~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398452963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[2\]~12  from: datae  to: combout " "Cell: matriz\[2\]~12  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398452963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[3\]~16  from: datad  to: combout " "Cell: matriz\[3\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398452963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[4\]~19  from: datab  to: combout " "Cell: matriz\[4\]~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398452963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[4\]~20  from: datac  to: combout " "Cell: matriz\[4\]~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398452963 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713398452963 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1713398452966 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713398452971 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1713398452973 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713398452996 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713398453074 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713398453074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.971 " "Worst-case setup slack is -5.971" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398453079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398453079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.971             -45.032 down  " "   -5.971             -45.032 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398453079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.621             -26.294 reset  " "   -5.621             -26.294 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398453079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.948            -142.745 clk  " "   -4.948            -142.745 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398453079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.266             -74.242 vga:vga_inst\|pll:vgapll\|toggle  " "   -3.266             -74.242 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398453079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713398453079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398453092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398453092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 clk  " "    0.357               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398453092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.684               0.000 vga:vga_inst\|pll:vgapll\|toggle  " "    0.684               0.000 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398453092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.904               0.000 reset  " "    0.904               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398453092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.984               0.000 down  " "    0.984               0.000 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398453092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713398453092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.692 " "Worst-case recovery slack is -5.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398453101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398453101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.692             -29.868 down  " "   -5.692             -29.868 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398453101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.278            -134.252 clk  " "   -2.278            -134.252 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398453101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713398453101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.776 " "Worst-case removal slack is 0.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398453112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398453112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.776               0.000 clk  " "    0.776               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398453112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.153               0.000 down  " "    2.153               0.000 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398453112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713398453112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.040 " "Worst-case minimum pulse width slack is -1.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398453118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398453118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.040             -11.642 down  " "   -1.040             -11.642 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398453118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.870             -33.275 clk  " "   -0.870             -33.275 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398453118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.039 vga:vga_inst\|pll:vgapll\|toggle  " "   -0.394             -12.039 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398453118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 reset  " "    0.109               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398453118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713398453118 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713398453147 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713398453220 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713398455657 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[0\]~2  from: datad  to: combout " "Cell: matriz\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398455825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[1\]~7  from: datae  to: combout " "Cell: matriz\[1\]~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398455825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[2\]~12  from: datae  to: combout " "Cell: matriz\[2\]~12  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398455825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[3\]~16  from: datad  to: combout " "Cell: matriz\[3\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398455825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[4\]~19  from: datab  to: combout " "Cell: matriz\[4\]~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398455825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[4\]~20  from: datac  to: combout " "Cell: matriz\[4\]~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398455825 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713398455825 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713398455831 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713398455860 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713398455860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.858 " "Worst-case setup slack is -5.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398455866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398455866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.858             -44.337 down  " "   -5.858             -44.337 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398455866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.587             -25.816 reset  " "   -5.587             -25.816 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398455866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.845            -139.851 clk  " "   -4.845            -139.851 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398455866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.253             -73.626 vga:vga_inst\|pll:vgapll\|toggle  " "   -3.253             -73.626 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398455866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713398455866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.376 " "Worst-case hold slack is 0.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398455882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398455882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 clk  " "    0.376               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398455882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.672               0.000 vga:vga_inst\|pll:vgapll\|toggle  " "    0.672               0.000 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398455882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.745               0.000 reset  " "    0.745               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398455882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.846               0.000 down  " "    0.846               0.000 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398455882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713398455882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.496 " "Worst-case recovery slack is -5.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398455891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398455891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.496             -29.074 down  " "   -5.496             -29.074 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398455891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.036            -119.272 clk  " "   -2.036            -119.272 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398455891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713398455891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.448 " "Worst-case removal slack is 0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398455899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398455899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 clk  " "    0.448               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398455899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.927               0.000 down  " "    1.927               0.000 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398455899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713398455899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.020 " "Worst-case minimum pulse width slack is -1.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398455904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398455904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.020             -10.619 down  " "   -1.020             -10.619 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398455904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.868             -36.432 clk  " "   -0.868             -36.432 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398455904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.925 vga:vga_inst\|pll:vgapll\|toggle  " "   -0.394             -11.925 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398455904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 reset  " "    0.063               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398455904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713398455904 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713398455929 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713398456288 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713398458342 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[0\]~2  from: datad  to: combout " "Cell: matriz\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398458510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[1\]~7  from: datae  to: combout " "Cell: matriz\[1\]~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398458510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[2\]~12  from: datae  to: combout " "Cell: matriz\[2\]~12  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398458510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[3\]~16  from: datad  to: combout " "Cell: matriz\[3\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398458510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[4\]~19  from: datab  to: combout " "Cell: matriz\[4\]~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398458510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[4\]~20  from: datac  to: combout " "Cell: matriz\[4\]~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398458510 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713398458510 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713398458516 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713398458525 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713398458525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.892 " "Worst-case setup slack is -3.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398458530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398458530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.892             -59.707 clk  " "   -3.892             -59.707 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398458530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.860             -23.598 down  " "   -3.860             -23.598 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398458530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.457             -15.900 reset  " "   -3.457             -15.900 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398458530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.446             -32.288 vga:vga_inst\|pll:vgapll\|toggle  " "   -1.446             -32.288 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398458530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713398458530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.176 " "Worst-case hold slack is 0.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398458546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398458546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 clk  " "    0.176               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398458546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 reset  " "    0.334               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398458546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 vga:vga_inst\|pll:vgapll\|toggle  " "    0.353               0.000 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398458546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.542               0.000 down  " "    0.542               0.000 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398458546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713398458546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.929 " "Worst-case recovery slack is -3.929" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398458556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398458556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.929             -19.050 down  " "   -3.929             -19.050 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398458556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.778            -103.972 clk  " "   -1.778            -103.972 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398458556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713398458556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.346 " "Worst-case removal slack is 0.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398458566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398458566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 clk  " "    0.346               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398458566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.098               0.000 down  " "    1.098               0.000 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398458566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713398458566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.759 " "Worst-case minimum pulse width slack is -0.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398458573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398458573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.759              -6.455 clk  " "   -0.759              -6.455 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398458573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.682             -13.910 down  " "   -0.682             -13.910 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398458573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150              -1.452 reset  " "   -0.150              -1.452 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398458573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 vga:vga_inst\|pll:vgapll\|toggle  " "    0.087               0.000 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398458573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713398458573 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713398458601 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[0\]~2  from: datad  to: combout " "Cell: matriz\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398458985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[1\]~7  from: datae  to: combout " "Cell: matriz\[1\]~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398458985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[2\]~12  from: datae  to: combout " "Cell: matriz\[2\]~12  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398458985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[3\]~16  from: datad  to: combout " "Cell: matriz\[3\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398458985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[4\]~19  from: datab  to: combout " "Cell: matriz\[4\]~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398458985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: matriz\[4\]~20  from: datac  to: combout " "Cell: matriz\[4\]~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713398458985 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713398458985 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713398458991 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713398459001 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713398459001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.446 " "Worst-case setup slack is -3.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398459008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398459008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.446             -20.812 down  " "   -3.446             -20.812 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398459008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.417             -51.093 clk  " "   -3.417             -51.093 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398459008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.162             -14.355 reset  " "   -3.162             -14.355 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398459008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.303             -29.306 vga:vga_inst\|pll:vgapll\|toggle  " "   -1.303             -29.306 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398459008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713398459008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.167 " "Worst-case hold slack is 0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398459021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398459021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 clk  " "    0.167               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398459021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 reset  " "    0.192               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398459021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 vga:vga_inst\|pll:vgapll\|toggle  " "    0.320               0.000 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398459021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 down  " "    0.405               0.000 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398459021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713398459021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.509 " "Worst-case recovery slack is -3.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398459030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398459030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.509             -16.774 down  " "   -3.509             -16.774 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398459030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.560             -91.245 clk  " "   -1.560             -91.245 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398459030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713398459030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.168 " "Worst-case removal slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398459039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398459039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 clk  " "    0.168               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398459039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.874               0.000 down  " "    0.874               0.000 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398459039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713398459039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.729 " "Worst-case minimum pulse width slack is -0.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398459045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398459045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.729              -6.279 clk  " "   -0.729              -6.279 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398459045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.617             -11.726 down  " "   -0.617             -11.726 down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398459045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.153              -1.689 reset  " "   -0.153              -1.689 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398459045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 vga:vga_inst\|pll:vgapll\|toggle  " "    0.104               0.000 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713398459045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713398459045 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713398463003 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713398463014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5226 " "Peak virtual memory: 5226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713398463152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 18:01:03 2024 " "Processing ended: Wed Apr 17 18:01:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713398463152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713398463152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713398463152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713398463152 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1713398465004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713398465005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 18:01:04 2024 " "Processing started: Wed Apr 17 18:01:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713398465005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1713398465005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Battleship -c Battleship " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Battleship -c Battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1713398465005 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1713398467140 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Battleship.svo C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/simulation/questa/ simulation " "Generated file Battleship.svo in folder \"C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_3/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713398467412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713398467505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 18:01:07 2024 " "Processing ended: Wed Apr 17 18:01:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713398467505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713398467505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713398467505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1713398467505 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 125 s " "Quartus Prime Full Compilation was successful. 0 errors, 125 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1713398468266 ""}
