--------------------------------------------------------------------------------
Release 8.1i Trace I.24
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

D:\PROGRAMAS\Xilinxs\bin\nt\trce.exe -ise aluparc.ise -intstyle ise -e 3 -l 3
-s 4 -xml rightshifter rightshifter.ncd -o rightshifter.twr rightshifter.pcf


Design file:              rightshifter.ncd
Physical constraint file: rightshifter.pcf
Device,speed:             xa3s200,-4 (PRODUCTION 1.37 2005-11-04)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLKR
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
DESR<0>     |    5.256(R)|   -2.046(R)|CLKR_BUFGP        |   0.000|
DESR<1>     |    5.050(R)|   -1.882(R)|CLKR_BUFGP        |   0.000|
DESR<2>     |    4.948(R)|   -1.799(R)|CLKR_BUFGP        |   0.000|
DINR<0>     |    3.018(R)|   -0.462(R)|CLKR_BUFGP        |   0.000|
DINR<1>     |    3.019(R)|   -0.464(R)|CLKR_BUFGP        |   0.000|
DINR<2>     |    3.018(R)|   -0.462(R)|CLKR_BUFGP        |   0.000|
DINR<3>     |    3.019(R)|   -0.463(R)|CLKR_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock CLKR to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
RIGHT<0>    |    8.228(R)|CLKR_BUFGP        |   0.000|
RIGHT<1>    |    7.949(R)|CLKR_BUFGP        |   0.000|
RIGHT<2>    |    8.744(R)|CLKR_BUFGP        |   0.000|
RIGHT<3>    |    7.936(R)|CLKR_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLKR
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKR           |    7.018|         |         |         |
---------------+---------+---------+---------+---------+

Analysis completed Sun Apr 15 18:36:43 2007
--------------------------------------------------------------------------------



Peak Memory Usage: 100 MB
