============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Mon Dec 23 10:44:35 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project demo_1st.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file ../../01_src/03_ip/rst_BUFG.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/demo_1st_top.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/encoder_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in ../../01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/sin_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/ads8350_sample.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/fir.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/filter_verilog.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/tawa_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/crc_calc.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/uart_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/uart_recv.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/uart_send.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/endat_contol.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/endat_control_smaple.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_controll.v
HDL-5007 WARNING: redeclaration of ANSI port 'crc_data' is not allowed in ../../01_src/01_rtl/biss_controll.v(23)
HDL-5007 WARNING: redeclaration of ANSI port 'err_data' is not allowed in ../../01_src/01_rtl/biss_controll.v(25)
HDL-1007 : undeclared symbol 'de', assumed default net type 'wire' in ../../01_src/01_rtl/biss_controll.v(29)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control_in.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 26 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/demo_1st_gate.db" in  1.422541s wall, 1.375000s user + 0.046875s system = 1.421875s CPU (100.0%)

RUN-1004 : used memory is 237 MB, reserved memory is 216 MB, peak memory is 240 MB
RUN-1002 : start command "read_sdc ../../01_src/04_pin/demo_1st.sdc"
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "create_clock -name sys_clk_50m -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: sys_clk_50m, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -multiply_by 8.0000 [get_pins {u1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[0] -source  -master_clock sys_clk_50m -multiply_by 8.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -multiply_by 4.0000 [get_pins {u1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[1] -source  -master_clock sys_clk_50m -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[2]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -multiply_by 2.0000 [get_pins {u1_pll/pll_inst.clkc[2]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[2] -source  -master_clock sys_clk_50m -multiply_by 2.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[3]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -divide_by 10.0000 [get_pins {u1_pll/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[3] -source  -master_clock sys_clk_50m -divide_by 10.0000 "
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model demo_1st_top
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[5] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[5]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[4] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[4]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[3] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[3]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[2] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[2]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[1] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[1]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[0] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[0]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/angle[25] will be merged to another kept net u8_encoder/u11_biss/U2_control/data_out[25]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/data[25] will be merged to another kept net u8_encoder/u11_biss/U2_control/data_out[25]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/angle[24] will be merged to another kept net u8_encoder/u11_biss/U2_control/data_out[24]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/data[24] will be merged to another kept net u8_encoder/u11_biss/U2_control/data_out[24]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 11173/1 useful/useless nets, 5402/0 useful/useless insts
SYN-4016 : Net u4_setio/clk driven by BUFG (25 clock/control pins, 1 other pins).
SYN-4016 : Net rst_n driven by BUFG (2044 clock/control pins, 0 other pins).
SYN-4027 : Net u8_encoder/u11_biss/U3_CRC/clk is clkc1 of pll u1_pll/pll_inst.
SYN-4027 : Net u8_encoder/clk_100M is clkc2 of pll u1_pll/pll_inst.
SYN-4027 : Net u8_encoder/u11_biss/U2_control/clk_5M is clkc3 of pll u1_pll/pll_inst.
SYN-4019 : Net sys_clk_in_dup_1 is refclk of pll u1_pll/pll_inst.
SYN-4020 : Net sys_clk_in_dup_1 is fbclk of pll u1_pll/pll_inst.
SYN-4024 : Net "u8_encoder/u11_biss/U2_control/clk_out_reg1" drives clk pins.
SYN-4024 : Net "u8_encoder/u12_ssi/clk_out_reg1" drives clk pins.
SYN-4024 : Net "u8_encoder/u15_endat/u41_control/clk_out_reg1" drives clk pins.
SYN-4024 : Net "u8_encoder/u15_endat/u41_control/clk_200k" drives clk pins.
SYN-4024 : Net "u8_encoder/u12_ssi/clk_2M" drives clk pins.
SYN-4025 : Tag rtl::Net rst_n as clock net
SYN-4025 : Tag rtl::Net sys_clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net u4_setio/clk as clock net
SYN-4025 : Tag rtl::Net u8_encoder/clk_100M as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u11_biss/U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u11_biss/U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u11_biss/U3_CRC/clk as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u12_ssi/clk_2M as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u12_ssi/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u15_endat/u41_control/clk_200k as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u15_endat/u41_control/clk_out_reg1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u8_encoder/u11_biss/U2_control/clk_out_reg1 to drive 35 clock pins.
SYN-4015 : Create BUFG instance for clk Net u8_encoder/u12_ssi/clk_out_reg1 to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u8_encoder/u15_endat/u41_control/clk_out_reg1 to drive 21 clock pins.
SYN-4015 : Create BUFG instance for clk Net u8_encoder/u15_endat/u41_control/clk_200k to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u8_encoder/u12_ssi/clk_2M to drive 8 clock pins.
PHY-1001 : Populate physical database on model demo_1st_top.
RUN-1001 : There are total 5407 instances
RUN-0007 : 1269 luts, 1948 seqs, 1387 mslices, 710 lslices, 53 pads, 0 brams, 29 dsps
RUN-1001 : There are total 11178 nets
RUN-6004 WARNING: There are 6 nets with only 1 pin.
RUN-1001 : 8671 nets have 2 pins
RUN-1001 : 1897 nets have [3 - 5] pins
RUN-1001 : 463 nets have [6 - 10] pins
RUN-1001 : 93 nets have [11 - 20] pins
RUN-1001 : 41 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      7      
RUN-1001 :   No   |  No   |  Yes  |     759     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |    1150     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |   9   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 18
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5405 instances, 1269 luts, 1948 seqs, 2097 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Huge net u8_encoder/u13_sin/u21_sample/conv_done_reg with 1086 pins
PHY-0007 : Cell area utilization is 27%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 35036, tnet num: 11176, tinst num: 5405, tnode num: 42456, tedge num: 71138.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11176 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.007704s wall, 0.968750s user + 0.031250s system = 1.000000s CPU (99.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.92488e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5405.
PHY-3001 : End clustering;  0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 2.08567e+06, overlap = 63.1562
PHY-3002 : Step(2): len = 1.68733e+06, overlap = 64
PHY-3002 : Step(3): len = 1.47454e+06, overlap = 66.4375
PHY-3002 : Step(4): len = 1.3381e+06, overlap = 66.6875
PHY-3002 : Step(5): len = 1.18188e+06, overlap = 91.5312
PHY-3002 : Step(6): len = 1.02908e+06, overlap = 120.125
PHY-3002 : Step(7): len = 917185, overlap = 135
PHY-3002 : Step(8): len = 838171, overlap = 154.344
PHY-3002 : Step(9): len = 716683, overlap = 226.656
PHY-3002 : Step(10): len = 637494, overlap = 284.469
PHY-3002 : Step(11): len = 590699, overlap = 327.719
PHY-3002 : Step(12): len = 531892, overlap = 377.812
PHY-3002 : Step(13): len = 475818, overlap = 415.094
PHY-3002 : Step(14): len = 435840, overlap = 466.625
PHY-3002 : Step(15): len = 397850, overlap = 481.312
PHY-3002 : Step(16): len = 368932, overlap = 523.531
PHY-3002 : Step(17): len = 335716, overlap = 549.531
PHY-3002 : Step(18): len = 312831, overlap = 571.094
PHY-3002 : Step(19): len = 287953, overlap = 573.812
PHY-3002 : Step(20): len = 259609, overlap = 606.5
PHY-3002 : Step(21): len = 244984, overlap = 612.562
PHY-3002 : Step(22): len = 219188, overlap = 640.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.88118e-06
PHY-3002 : Step(23): len = 288485, overlap = 586.938
PHY-3002 : Step(24): len = 353555, overlap = 497.969
PHY-3002 : Step(25): len = 332517, overlap = 390.938
PHY-3002 : Step(26): len = 295250, overlap = 344.188
PHY-3002 : Step(27): len = 293177, overlap = 323.375
PHY-3002 : Step(28): len = 306968, overlap = 294.719
PHY-3002 : Step(29): len = 317957, overlap = 254.031
PHY-3002 : Step(30): len = 330497, overlap = 232.781
PHY-3002 : Step(31): len = 311178, overlap = 200.5
PHY-3002 : Step(32): len = 308734, overlap = 193.531
PHY-3002 : Step(33): len = 313767, overlap = 174.719
PHY-3002 : Step(34): len = 316585, overlap = 172.438
PHY-3002 : Step(35): len = 310234, overlap = 153.656
PHY-3002 : Step(36): len = 305956, overlap = 136.125
PHY-3002 : Step(37): len = 303227, overlap = 135
PHY-3002 : Step(38): len = 304706, overlap = 145.656
PHY-3002 : Step(39): len = 296654, overlap = 146.812
PHY-3002 : Step(40): len = 294101, overlap = 144.844
PHY-3002 : Step(41): len = 294648, overlap = 143.219
PHY-3002 : Step(42): len = 290600, overlap = 141.625
PHY-3002 : Step(43): len = 289789, overlap = 138.969
PHY-3002 : Step(44): len = 285704, overlap = 145.938
PHY-3002 : Step(45): len = 283470, overlap = 148.531
PHY-3002 : Step(46): len = 283750, overlap = 153.188
PHY-3002 : Step(47): len = 283503, overlap = 158.031
PHY-3002 : Step(48): len = 279915, overlap = 161.062
PHY-3002 : Step(49): len = 279045, overlap = 161.906
PHY-3002 : Step(50): len = 280620, overlap = 164.562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.77624e-05
PHY-3002 : Step(51): len = 286236, overlap = 159.562
PHY-3002 : Step(52): len = 287787, overlap = 159.562
PHY-3002 : Step(53): len = 291523, overlap = 151.312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.55247e-05
PHY-3002 : Step(54): len = 304815, overlap = 132.438
PHY-3002 : Step(55): len = 308522, overlap = 137.188
PHY-3002 : Step(56): len = 309757, overlap = 121.531
PHY-3002 : Step(57): len = 316708, overlap = 116.75
PHY-3002 : Step(58): len = 327140, overlap = 110.781
PHY-3002 : Step(59): len = 334120, overlap = 108.188
PHY-3002 : Step(60): len = 330682, overlap = 98
PHY-3002 : Step(61): len = 331874, overlap = 97.8125
PHY-3002 : Step(62): len = 338460, overlap = 95.0312
PHY-3002 : Step(63): len = 338674, overlap = 92.5625
PHY-3002 : Step(64): len = 337550, overlap = 90.25
PHY-3002 : Step(65): len = 333227, overlap = 87.1875
PHY-3002 : Step(66): len = 334867, overlap = 86.75
PHY-3002 : Step(67): len = 337682, overlap = 88.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.10494e-05
PHY-3002 : Step(68): len = 345914, overlap = 83.25
PHY-3002 : Step(69): len = 350911, overlap = 85.2812
PHY-3002 : Step(70): len = 361469, overlap = 77.8125
PHY-3002 : Step(71): len = 367265, overlap = 76.875
PHY-3002 : Step(72): len = 369588, overlap = 71.75
PHY-3002 : Step(73): len = 372846, overlap = 79.4062
PHY-3002 : Step(74): len = 374100, overlap = 75.25
PHY-3002 : Step(75): len = 378225, overlap = 74.7812
PHY-3002 : Step(76): len = 383667, overlap = 70
PHY-3002 : Step(77): len = 383427, overlap = 66.1875
PHY-3002 : Step(78): len = 385757, overlap = 63.0625
PHY-3002 : Step(79): len = 388884, overlap = 62.7188
PHY-3002 : Step(80): len = 386565, overlap = 61.75
PHY-3002 : Step(81): len = 386563, overlap = 60.9688
PHY-3002 : Step(82): len = 385450, overlap = 60.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000142099
PHY-3002 : Step(83): len = 387786, overlap = 60.1875
PHY-3002 : Step(84): len = 391947, overlap = 59.875
PHY-3002 : Step(85): len = 404165, overlap = 59.8125
PHY-3002 : Step(86): len = 407617, overlap = 61.6875
PHY-3002 : Step(87): len = 409228, overlap = 54.9375
PHY-3002 : Step(88): len = 409487, overlap = 54.9375
PHY-3002 : Step(89): len = 410329, overlap = 54.8438
PHY-3002 : Step(90): len = 411375, overlap = 56.8125
PHY-3002 : Step(91): len = 411922, overlap = 56.7188
PHY-3002 : Step(92): len = 414089, overlap = 58.6875
PHY-3002 : Step(93): len = 415563, overlap = 61
PHY-3002 : Step(94): len = 417613, overlap = 61.0625
PHY-3002 : Step(95): len = 420163, overlap = 55.8125
PHY-3002 : Step(96): len = 422102, overlap = 55.7188
PHY-3002 : Step(97): len = 420108, overlap = 53.2812
PHY-3002 : Step(98): len = 419719, overlap = 50.9375
PHY-3002 : Step(99): len = 420665, overlap = 57.75
PHY-3002 : Step(100): len = 419854, overlap = 55.0625
PHY-3002 : Step(101): len = 420244, overlap = 59.0625
PHY-3002 : Step(102): len = 419862, overlap = 56.7812
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000284198
PHY-3002 : Step(103): len = 423087, overlap = 58.7188
PHY-3002 : Step(104): len = 427544, overlap = 56.375
PHY-3002 : Step(105): len = 432421, overlap = 56.0625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022068s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (212.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11178.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 584472, over cnt = 1529(4%), over = 7740, worst = 42
PHY-1001 : End global iterations;  0.341630s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (150.9%)

PHY-1001 : Congestion index: top1 = 100.58, top5 = 67.26, top10 = 54.18, top15 = 46.84.
PHY-3001 : End congestion estimation;  0.473221s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (135.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11176 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.328334s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (104.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.74091e-05
PHY-3002 : Step(106): len = 534155, overlap = 32.2188
PHY-3002 : Step(107): len = 530653, overlap = 31.0312
PHY-3002 : Step(108): len = 517093, overlap = 32.375
PHY-3002 : Step(109): len = 502963, overlap = 40.9375
PHY-3002 : Step(110): len = 492536, overlap = 40.8125
PHY-3002 : Step(111): len = 477885, overlap = 45.5
PHY-3002 : Step(112): len = 466476, overlap = 45.9062
PHY-3002 : Step(113): len = 456013, overlap = 47.125
PHY-3002 : Step(114): len = 444106, overlap = 46.5625
PHY-3002 : Step(115): len = 436931, overlap = 52.9062
PHY-3002 : Step(116): len = 433416, overlap = 63
PHY-3002 : Step(117): len = 431635, overlap = 58.0938
PHY-3002 : Step(118): len = 428203, overlap = 61.25
PHY-3002 : Step(119): len = 424708, overlap = 55
PHY-3002 : Step(120): len = 421979, overlap = 62.75
PHY-3002 : Step(121): len = 419204, overlap = 63.5312
PHY-3002 : Step(122): len = 415171, overlap = 59.8438
PHY-3002 : Step(123): len = 413025, overlap = 58.7812
PHY-3002 : Step(124): len = 411175, overlap = 67.3438
PHY-3002 : Step(125): len = 408249, overlap = 71.3438
PHY-3002 : Step(126): len = 406645, overlap = 83.9062
PHY-3002 : Step(127): len = 405288, overlap = 84.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.48181e-05
PHY-3002 : Step(128): len = 407404, overlap = 81.625
PHY-3002 : Step(129): len = 408384, overlap = 81.75
PHY-3002 : Step(130): len = 413613, overlap = 72.3125
PHY-3002 : Step(131): len = 415944, overlap = 67.7812
PHY-3002 : Step(132): len = 423776, overlap = 67.7188
PHY-3002 : Step(133): len = 430036, overlap = 58.875
PHY-3002 : Step(134): len = 431503, overlap = 63.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.96363e-05
PHY-3002 : Step(135): len = 437129, overlap = 64.2812
PHY-3002 : Step(136): len = 438111, overlap = 60.875
PHY-3002 : Step(137): len = 439352, overlap = 58.3125
PHY-3002 : Step(138): len = 441605, overlap = 58.8438
PHY-3002 : Step(139): len = 448559, overlap = 50.4375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 130/11178.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 468200, over cnt = 1391(3%), over = 6939, worst = 34
PHY-1001 : End global iterations;  0.420407s wall, 0.562500s user + 0.062500s system = 0.625000s CPU (148.7%)

PHY-1001 : Congestion index: top1 = 88.43, top5 = 63.53, top10 = 51.39, top15 = 44.40.
PHY-3001 : End congestion estimation;  0.543942s wall, 0.687500s user + 0.062500s system = 0.750000s CPU (137.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11176 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.349335s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (102.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00010902
PHY-3002 : Step(140): len = 451225, overlap = 180.031
PHY-3002 : Step(141): len = 456533, overlap = 160.031
PHY-3002 : Step(142): len = 465866, overlap = 112.281
PHY-3002 : Step(143): len = 460677, overlap = 105.625
PHY-3002 : Step(144): len = 459458, overlap = 104.125
PHY-3002 : Step(145): len = 457269, overlap = 104.5
PHY-3002 : Step(146): len = 457170, overlap = 97.2188
PHY-3002 : Step(147): len = 457939, overlap = 92.125
PHY-3002 : Step(148): len = 459288, overlap = 87
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00021804
PHY-3002 : Step(149): len = 463942, overlap = 71.9062
PHY-3002 : Step(150): len = 468929, overlap = 71.875
PHY-3002 : Step(151): len = 478501, overlap = 68.5312
PHY-3002 : Step(152): len = 479131, overlap = 63.7188
PHY-3002 : Step(153): len = 479656, overlap = 58.7188
PHY-3002 : Step(154): len = 480622, overlap = 58.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00043608
PHY-3002 : Step(155): len = 489544, overlap = 58.875
PHY-3002 : Step(156): len = 501188, overlap = 58.5312
PHY-3002 : Step(157): len = 512462, overlap = 52.5938
PHY-3002 : Step(158): len = 516187, overlap = 50.6562
PHY-3002 : Step(159): len = 513261, overlap = 47.3125
PHY-3002 : Step(160): len = 511690, overlap = 43.0625
PHY-3002 : Step(161): len = 512637, overlap = 44.0312
PHY-3002 : Step(162): len = 515961, overlap = 48.5938
PHY-3002 : Step(163): len = 520568, overlap = 44.0938
PHY-3002 : Step(164): len = 523497, overlap = 45.4062
PHY-3002 : Step(165): len = 522921, overlap = 42.2812
PHY-3002 : Step(166): len = 521889, overlap = 44.25
PHY-3002 : Step(167): len = 521897, overlap = 46.6562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00087216
PHY-3002 : Step(168): len = 528687, overlap = 42.9375
PHY-3002 : Step(169): len = 537339, overlap = 39.4688
PHY-3002 : Step(170): len = 547816, overlap = 37.9688
PHY-3002 : Step(171): len = 554133, overlap = 33.9062
PHY-3002 : Step(172): len = 555771, overlap = 31.7188
PHY-3002 : Step(173): len = 556633, overlap = 30.125
PHY-3002 : Step(174): len = 558742, overlap = 31.0625
PHY-3002 : Step(175): len = 559490, overlap = 28.875
PHY-3002 : Step(176): len = 560686, overlap = 26.0938
PHY-3002 : Step(177): len = 561697, overlap = 26.75
PHY-3002 : Step(178): len = 562047, overlap = 26.1562
PHY-3002 : Step(179): len = 561896, overlap = 27.7812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00174432
PHY-3002 : Step(180): len = 565767, overlap = 27.4375
PHY-3002 : Step(181): len = 570148, overlap = 25.2188
PHY-3002 : Step(182): len = 575178, overlap = 26.3438
PHY-3002 : Step(183): len = 580120, overlap = 28.1875
PHY-3002 : Step(184): len = 584746, overlap = 28.4375
PHY-3002 : Step(185): len = 586854, overlap = 29.1875
PHY-3002 : Step(186): len = 588508, overlap = 27.7188
PHY-3002 : Step(187): len = 588806, overlap = 27.125
PHY-3002 : Step(188): len = 589781, overlap = 23.125
PHY-3002 : Step(189): len = 590411, overlap = 23.25
PHY-3002 : Step(190): len = 592004, overlap = 22.0312
PHY-3002 : Step(191): len = 592908, overlap = 20.7812
PHY-3002 : Step(192): len = 593587, overlap = 18.4688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00348864
PHY-3002 : Step(193): len = 595887, overlap = 19.8438
PHY-3002 : Step(194): len = 599612, overlap = 20.2188
PHY-3002 : Step(195): len = 602617, overlap = 19.5312
PHY-3002 : Step(196): len = 604817, overlap = 19.4688
PHY-3002 : Step(197): len = 607316, overlap = 19.2812
PHY-3002 : Step(198): len = 609553, overlap = 19.125
PHY-3002 : Step(199): len = 611647, overlap = 16.4062
PHY-3002 : Step(200): len = 613674, overlap = 14.8438
PHY-3002 : Step(201): len = 615142, overlap = 13.5625
PHY-3002 : Step(202): len = 616365, overlap = 12.8125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00697728
PHY-3002 : Step(203): len = 617435, overlap = 12.8125
PHY-3002 : Step(204): len = 621185, overlap = 13.2812
PHY-3002 : Step(205): len = 622948, overlap = 13.375
PHY-3002 : Step(206): len = 624221, overlap = 13.375
PHY-3002 : Step(207): len = 625430, overlap = 12.9375
PHY-3002 : Step(208): len = 626989, overlap = 13.0938
PHY-3002 : Step(209): len = 628342, overlap = 12.375
PHY-3002 : Step(210): len = 629624, overlap = 12.7812
PHY-3002 : Step(211): len = 631079, overlap = 13.3438
PHY-3002 : Step(212): len = 632121, overlap = 13.2188
PHY-3002 : Step(213): len = 633114, overlap = 13.7812
PHY-3002 : Step(214): len = 634199, overlap = 14.75
PHY-3002 : Step(215): len = 635140, overlap = 15.0625
PHY-3002 : Step(216): len = 635915, overlap = 14.875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0121536
PHY-3002 : Step(217): len = 636684, overlap = 14.875
PHY-3002 : Step(218): len = 638895, overlap = 15.9375
PHY-3002 : Step(219): len = 639939, overlap = 15.8438
PHY-3002 : Step(220): len = 641106, overlap = 15.7812
PHY-3002 : Step(221): len = 641912, overlap = 15.5312
PHY-3002 : Step(222): len = 643030, overlap = 14.375
PHY-3002 : Step(223): len = 643825, overlap = 14.4375
PHY-3002 : Step(224): len = 644883, overlap = 14.125
PHY-3002 : Step(225): len = 645582, overlap = 14
PHY-3002 : Step(226): len = 646615, overlap = 14.3438
PHY-3002 : Step(227): len = 647268, overlap = 14.125
PHY-3002 : Step(228): len = 647997, overlap = 14.3125
PHY-3002 : Step(229): len = 648544, overlap = 14.8125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 35036, tnet num: 11176, tinst num: 5405, tnode num: 42456, tedge num: 71138.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 191.50 peak overflow 1.47
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 57/11178.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 693384, over cnt = 1553(4%), over = 5928, worst = 24
PHY-1001 : End global iterations;  0.401120s wall, 0.781250s user + 0.062500s system = 0.843750s CPU (210.3%)

PHY-1001 : Congestion index: top1 = 72.00, top5 = 54.83, top10 = 47.50, top15 = 42.92.
PHY-1001 : End incremental global routing;  0.524845s wall, 0.906250s user + 0.062500s system = 0.968750s CPU (184.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11176 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.358596s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (100.2%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5341 has valid locations, 57 needs to be replaced
PHY-3001 : design contains 5460 instances, 1269 luts, 2003 seqs, 2097 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 651240
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9771/11233.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 694736, over cnt = 1562(4%), over = 5924, worst = 24
PHY-1001 : End global iterations;  0.059638s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (235.8%)

PHY-1001 : Congestion index: top1 = 71.94, top5 = 54.83, top10 = 47.53, top15 = 42.95.
PHY-3001 : End congestion estimation;  0.185789s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (143.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 35256, tnet num: 11231, tinst num: 5460, tnode num: 42841, tedge num: 71468.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11231 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.159825s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(230): len = 651268, overlap = 0
PHY-3002 : Step(231): len = 651375, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9783/11233.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 694720, over cnt = 1560(4%), over = 5924, worst = 24
PHY-1001 : End global iterations;  0.056477s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (110.7%)

PHY-1001 : Congestion index: top1 = 71.96, top5 = 54.87, top10 = 47.54, top15 = 42.95.
PHY-3001 : End congestion estimation;  0.181630s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (103.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11231 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.340428s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (96.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0019327
PHY-3002 : Step(232): len = 651419, overlap = 15.125
PHY-3002 : Step(233): len = 651559, overlap = 15.0625
PHY-3001 : Final: Len = 651559, Over = 15.0625
PHY-3001 : End incremental placement;  2.103622s wall, 2.156250s user + 0.296875s system = 2.453125s CPU (116.6%)

OPT-1001 : Total overflow 192.50 peak overflow 1.47
OPT-1001 : End high-fanout net optimization;  3.203130s wall, 3.640625s user + 0.359375s system = 4.000000s CPU (124.9%)

OPT-1001 : Current memory(MB): used = 439, reserve = 426, peak = 442.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9791/11233.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 695168, over cnt = 1558(4%), over = 5888, worst = 24
PHY-1002 : len = 714440, over cnt = 1054(2%), over = 2886, worst = 20
PHY-1002 : len = 722880, over cnt = 499(1%), over = 1160, worst = 20
PHY-1002 : len = 725576, over cnt = 145(0%), over = 346, worst = 16
PHY-1002 : len = 726800, over cnt = 10(0%), over = 27, worst = 9
PHY-1001 : End global iterations;  0.583462s wall, 0.750000s user + 0.046875s system = 0.796875s CPU (136.6%)

PHY-1001 : Congestion index: top1 = 55.32, top5 = 46.65, top10 = 41.85, top15 = 38.80.
OPT-1001 : End congestion update;  0.712374s wall, 0.890625s user + 0.046875s system = 0.937500s CPU (131.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11231 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.257283s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.2%)

OPT-0007 : Start: WNS -1370 TNS -16203 NUM_FEPS 28
OPT-0007 : Iter 1: improved WNS -670 TNS -5163 NUM_FEPS 16 with 31 cells processed and 4900 slack improved
OPT-0007 : Iter 2: improved WNS -670 TNS -5163 NUM_FEPS 16 with 2 cells processed and 200 slack improved
OPT-1001 : End global optimization;  0.979692s wall, 1.156250s user + 0.046875s system = 1.203125s CPU (122.8%)

OPT-1001 : Current memory(MB): used = 439, reserve = 426, peak = 442.
OPT-1001 : End physical optimization;  5.138758s wall, 5.718750s user + 0.437500s system = 6.156250s CPU (119.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1269 LUT to BLE ...
SYN-4008 : Packed 1269 LUT and 699 SEQ to BLE.
SYN-4003 : Packing 1304 remaining SEQ's ...
SYN-4005 : Packed 442 SEQ with LUT/SLICE
SYN-4006 : 286 single LUT's are left
SYN-4006 : 862 single SEQ's are left
SYN-4011 : Packing model "demo_1st_top" (AL_USER_NORMAL) with 2131/4759 primitive instances ...
PHY-3001 : End packing;  0.112495s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (111.1%)

PHY-1001 : Populate physical database on model demo_1st_top.
RUN-1001 : There are total 3374 instances
RUN-1001 : 1641 mslices, 1640 lslices, 53 pads, 0 brams, 29 dsps
RUN-1001 : There are total 10550 nets
RUN-6004 WARNING: There are 6 nets with only 1 pin.
RUN-1001 : 7989 nets have 2 pins
RUN-1001 : 1896 nets have [3 - 5] pins
RUN-1001 : 478 nets have [6 - 10] pins
RUN-1001 : 138 nets have [11 - 20] pins
RUN-1001 : 37 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 3372 instances, 3281 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : After packing: Len = 646300, Over = 49.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7967/10550.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 714056, over cnt = 314(0%), over = 432, worst = 9
PHY-1002 : len = 714792, over cnt = 169(0%), over = 202, worst = 4
PHY-1002 : len = 715640, over cnt = 90(0%), over = 107, worst = 4
PHY-1002 : len = 716136, over cnt = 24(0%), over = 29, worst = 3
PHY-1002 : len = 716400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.413991s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (117.0%)

PHY-1001 : Congestion index: top1 = 53.32, top5 = 45.71, top10 = 41.36, top15 = 38.36.
PHY-3001 : End congestion estimation;  0.555279s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (115.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 31719, tnet num: 10548, tinst num: 3372, tnode num: 37105, tedge num: 66666.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10548 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.149467s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000180781
PHY-3002 : Step(234): len = 612238, overlap = 51.75
PHY-3002 : Step(235): len = 591211, overlap = 47
PHY-3002 : Step(236): len = 572495, overlap = 51.25
PHY-3002 : Step(237): len = 560903, overlap = 63
PHY-3002 : Step(238): len = 553956, overlap = 55.5
PHY-3002 : Step(239): len = 548279, overlap = 61.25
PHY-3002 : Step(240): len = 544467, overlap = 62.75
PHY-3002 : Step(241): len = 541754, overlap = 59.75
PHY-3002 : Step(242): len = 539234, overlap = 59.25
PHY-3002 : Step(243): len = 537447, overlap = 58.25
PHY-3002 : Step(244): len = 534744, overlap = 58.25
PHY-3002 : Step(245): len = 532689, overlap = 58.75
PHY-3002 : Step(246): len = 531073, overlap = 61.75
PHY-3002 : Step(247): len = 529315, overlap = 61.25
PHY-3002 : Step(248): len = 528551, overlap = 64
PHY-3002 : Step(249): len = 526564, overlap = 67.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000361563
PHY-3002 : Step(250): len = 536306, overlap = 53.75
PHY-3002 : Step(251): len = 545336, overlap = 48.25
PHY-3002 : Step(252): len = 545929, overlap = 47
PHY-3002 : Step(253): len = 546900, overlap = 44.5
PHY-3002 : Step(254): len = 549669, overlap = 42.25
PHY-3002 : Step(255): len = 555065, overlap = 42.25
PHY-3002 : Step(256): len = 558214, overlap = 41.5
PHY-3002 : Step(257): len = 560923, overlap = 39.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000723125
PHY-3002 : Step(258): len = 568738, overlap = 38.5
PHY-3002 : Step(259): len = 582674, overlap = 29.75
PHY-3002 : Step(260): len = 586903, overlap = 31.75
PHY-3002 : Step(261): len = 592037, overlap = 31
PHY-3002 : Step(262): len = 597007, overlap = 29
PHY-3002 : Step(263): len = 600092, overlap = 28.5
PHY-3002 : Step(264): len = 601898, overlap = 27.5
PHY-3002 : Step(265): len = 601434, overlap = 26.75
PHY-3002 : Step(266): len = 600444, overlap = 26.75
PHY-3002 : Step(267): len = 599312, overlap = 29.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0013712
PHY-3002 : Step(268): len = 606795, overlap = 26
PHY-3002 : Step(269): len = 614275, overlap = 24.5
PHY-3002 : Step(270): len = 618193, overlap = 21.25
PHY-3002 : Step(271): len = 621880, overlap = 20
PHY-3002 : Step(272): len = 623919, overlap = 20.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0027424
PHY-3002 : Step(273): len = 629271, overlap = 19.75
PHY-3002 : Step(274): len = 634959, overlap = 19.25
PHY-3002 : Step(275): len = 639795, overlap = 18.5
PHY-3002 : Step(276): len = 641851, overlap = 17.75
PHY-3002 : Step(277): len = 643590, overlap = 17.25
PHY-3002 : Step(278): len = 644727, overlap = 17
PHY-3002 : Step(279): len = 646223, overlap = 16.75
PHY-3002 : Step(280): len = 647121, overlap = 18.25
PHY-3002 : Step(281): len = 648349, overlap = 18.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00512887
PHY-3002 : Step(282): len = 651456, overlap = 17.5
PHY-3002 : Step(283): len = 653447, overlap = 16.5
PHY-3002 : Step(284): len = 654855, overlap = 17
PHY-3002 : Step(285): len = 656842, overlap = 16.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00829852
PHY-3002 : Step(286): len = 658002, overlap = 16.75
PHY-3002 : Step(287): len = 659805, overlap = 16.5
PHY-3002 : Step(288): len = 660839, overlap = 16.25
PHY-3002 : Step(289): len = 662435, overlap = 16
PHY-3002 : Step(290): len = 663494, overlap = 15.75
PHY-3002 : Step(291): len = 665226, overlap = 16
PHY-3002 : Step(292): len = 666159, overlap = 16
PHY-3002 : Step(293): len = 667721, overlap = 16.5
PHY-3002 : Step(294): len = 668649, overlap = 16.25
PHY-3002 : Step(295): len = 669656, overlap = 16.25
PHY-3002 : Step(296): len = 670361, overlap = 16.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0134967
PHY-3002 : Step(297): len = 671277, overlap = 16.5
PHY-3002 : Step(298): len = 672450, overlap = 16
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.838737s wall, 0.562500s user + 2.218750s system = 2.781250s CPU (331.6%)

PHY-3001 : Trial Legalized: Len = 682145
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 147/10550.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 719392, over cnt = 819(2%), over = 1644, worst = 9
PHY-1002 : len = 725328, over cnt = 504(1%), over = 784, worst = 8
PHY-1002 : len = 729496, over cnt = 242(0%), over = 347, worst = 5
PHY-1002 : len = 731848, over cnt = 36(0%), over = 44, worst = 3
PHY-1002 : len = 732280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.753040s wall, 1.281250s user + 0.109375s system = 1.390625s CPU (184.7%)

PHY-1001 : Congestion index: top1 = 51.34, top5 = 43.68, top10 = 39.35, top15 = 36.59.
PHY-3001 : End congestion estimation;  0.902983s wall, 1.437500s user + 0.109375s system = 1.546875s CPU (171.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10548 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.312304s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000555366
PHY-3002 : Step(299): len = 669763, overlap = 2.75
PHY-3002 : Step(300): len = 664271, overlap = 2.75
PHY-3002 : Step(301): len = 659793, overlap = 6
PHY-3002 : Step(302): len = 656419, overlap = 7
PHY-3002 : Step(303): len = 654201, overlap = 8.25
PHY-3002 : Step(304): len = 653142, overlap = 7.75
PHY-3002 : Step(305): len = 652281, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009369s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (166.8%)

PHY-3001 : Legalized: Len = 656299, Over = 0
PHY-3001 : Spreading special nets. 37 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.016757s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.2%)

PHY-3001 : 46 instances has been re-located, deltaX = 8, deltaY = 20, maxDist = 1.
PHY-3001 : Final: Len = 656629, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 31719, tnet num: 10548, tinst num: 3372, tnode num: 37105, tedge num: 66666.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6840/10550.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 703720, over cnt = 367(1%), over = 532, worst = 6
PHY-1002 : len = 705144, over cnt = 210(0%), over = 259, worst = 5
PHY-1002 : len = 706560, over cnt = 93(0%), over = 117, worst = 3
PHY-1002 : len = 707368, over cnt = 31(0%), over = 37, worst = 3
PHY-1002 : len = 707720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.538183s wall, 0.750000s user + 0.093750s system = 0.843750s CPU (156.8%)

PHY-1001 : Congestion index: top1 = 49.14, top5 = 42.73, top10 = 38.79, top15 = 36.12.
PHY-1001 : End incremental global routing;  0.675611s wall, 0.890625s user + 0.093750s system = 0.984375s CPU (145.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10548 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.312344s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (100.1%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3308 has valid locations, 22 needs to be replaced
PHY-3001 : design contains 3392 instances, 3301 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 660613
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9274/10568.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 714192, over cnt = 11(0%), over = 16, worst = 4
PHY-1002 : len = 714232, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 714248, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 714248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.233179s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (107.2%)

PHY-1001 : Congestion index: top1 = 49.20, top5 = 42.81, top10 = 38.92, top15 = 36.27.
PHY-3001 : End congestion estimation;  0.372003s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (105.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 31877, tnet num: 10566, tinst num: 3392, tnode num: 37307, tedge num: 66876.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.215784s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(306): len = 660243, overlap = 0
PHY-3002 : Step(307): len = 660095, overlap = 0
PHY-3002 : Step(308): len = 660019, overlap = 0
PHY-3002 : Step(309): len = 659978, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9268/10568.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 711712, over cnt = 20(0%), over = 26, worst = 3
PHY-1002 : len = 711760, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 711808, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 711824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.247194s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (101.1%)

PHY-1001 : Congestion index: top1 = 49.31, top5 = 42.88, top10 = 38.93, top15 = 36.24.
PHY-3001 : End congestion estimation;  0.384992s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (101.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.315664s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (99.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000364801
PHY-3002 : Step(310): len = 660074, overlap = 0
PHY-3002 : Step(311): len = 660039, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006299s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 660111, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.015723s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (99.4%)

PHY-3001 : 3 instances has been re-located, deltaX = 2, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 660143, Over = 0
PHY-3001 : End incremental placement;  2.563076s wall, 2.515625s user + 0.296875s system = 2.812500s CPU (109.7%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  3.746913s wall, 3.906250s user + 0.406250s system = 4.312500s CPU (115.1%)

OPT-1001 : Current memory(MB): used = 448, reserve = 436, peak = 450.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9267/10568.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 711872, over cnt = 9(0%), over = 14, worst = 5
PHY-1002 : len = 711896, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 711944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.175039s wall, 0.187500s user + 0.062500s system = 0.250000s CPU (142.8%)

PHY-1001 : Congestion index: top1 = 49.31, top5 = 42.81, top10 = 38.87, top15 = 36.19.
OPT-1001 : End congestion update;  0.313049s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (124.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.254607s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.2%)

OPT-0007 : Start: WNS -844 TNS -5699 NUM_FEPS 15
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3330 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3392 instances, 3301 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 678876, Over = 0
PHY-3001 : Spreading special nets. 19 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.016866s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.6%)

PHY-3001 : 22 instances has been re-located, deltaX = 4, deltaY = 12, maxDist = 1.
PHY-3001 : Final: Len = 679162, Over = 0
PHY-3001 : End incremental legalization;  0.149663s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (187.9%)

OPT-0007 : Iter 1: improved WNS 576 TNS 0 NUM_FEPS 0 with 76 cells processed and 39529 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3330 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3392 instances, 3301 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 684229, Over = 0
PHY-3001 : Spreading special nets. 14 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.016156s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (96.7%)

PHY-3001 : 18 instances has been re-located, deltaX = 2, deltaY = 16, maxDist = 2.
PHY-3001 : Final: Len = 684849, Over = 0
PHY-3001 : End incremental legalization;  0.149965s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (93.8%)

OPT-0007 : Iter 2: improved WNS 578 TNS 0 NUM_FEPS 0 with 47 cells processed and 13098 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3330 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3392 instances, 3301 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 685105, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.015323s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (102.0%)

PHY-3001 : 9 instances has been re-located, deltaX = 0, deltaY = 9, maxDist = 1.
PHY-3001 : Final: Len = 685269, Over = 0
PHY-3001 : End incremental legalization;  0.147236s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (169.8%)

OPT-0007 : Iter 3: improved WNS 628 TNS 0 NUM_FEPS 0 with 20 cells processed and 2864 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3330 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3392 instances, 3301 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 684537, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.015082s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (103.6%)

PHY-3001 : 6 instances has been re-located, deltaX = 0, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 684779, Over = 0
PHY-3001 : End incremental legalization;  0.149234s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (94.2%)

OPT-0007 : Iter 4: improved WNS 578 TNS 0 NUM_FEPS 0 with 21 cells processed and 2067 slack improved
OPT-1001 : End path based optimization;  1.456600s wall, 1.671875s user + 0.078125s system = 1.750000s CPU (120.1%)

OPT-1001 : Current memory(MB): used = 448, reserve = 437, peak = 450.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.254231s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8963/10568.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 736464, over cnt = 90(0%), over = 116, worst = 3
PHY-1002 : len = 736648, over cnt = 65(0%), over = 75, worst = 3
PHY-1002 : len = 736984, over cnt = 34(0%), over = 39, worst = 2
PHY-1002 : len = 737168, over cnt = 12(0%), over = 15, worst = 2
PHY-1002 : len = 737312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.357537s wall, 0.406250s user + 0.062500s system = 0.468750s CPU (131.1%)

PHY-1001 : Congestion index: top1 = 49.68, top5 = 43.12, top10 = 39.21, top15 = 36.58.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.254117s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (104.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 478 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.275862
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 478ps with logic level 4 
RUN-1001 :       #2 path slack 504ps with logic level 4 
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3330 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3392 instances, 3301 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 684779, Over = 0
PHY-3001 : End spreading;  0.014815s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.5%)

PHY-3001 : Final: Len = 684779, Over = 0
PHY-3001 : End incremental legalization;  0.149118s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (94.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.253699s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.5%)

OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Start: WNS 478 TNS 0 NUM_FEPS 0 
OPT-1001 : Process HFN u8_encoder/u13_sin/u21_sample/DIV_CNT_b1_n with 72 loads
OPT-1001 : duplicate driver cell u8_encoder/u13_sin/u21_sample/conv_en_n_syn_20_hfnopt2_0 for 26 loads of net u8_encoder/u13_sin/u21_sample/DIV_CNT_b1_n  
OPT-1001 : duplicate driver cell u8_encoder/u13_sin/u21_sample/conv_en_n_syn_20_hfnopt2_1 for 26 loads of net u8_encoder/u13_sin/u21_sample/DIV_CNT_b1_n  
OPT-1001 : duplicate driver cell u8_encoder/u13_sin/u21_sample/conv_en_n_syn_20_hfnopt2_2 for 20 loads of net u8_encoder/u13_sin/u21_sample/DIV_CNT_b1_n  
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3329 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 3395 instances, 3304 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 686457
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9306/10570.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 738872, over cnt = 5(0%), over = 8, worst = 2
PHY-1002 : len = 738896, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 738912, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 738960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.232271s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (100.9%)

PHY-1001 : Congestion index: top1 = 49.98, top5 = 43.27, top10 = 39.30, top15 = 36.65.
PHY-3001 : End congestion estimation;  0.374242s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (100.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 31921, tnet num: 10568, tinst num: 3395, tnode num: 37360, tedge num: 66934.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10568 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.001071s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(312): len = 685743, overlap = 0
PHY-3002 : Step(313): len = 685180, overlap = 0
PHY-3002 : Step(314): len = 685005, overlap = 0
PHY-3002 : Step(315): len = 684934, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9301/10570.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 737448, over cnt = 3(0%), over = 5, worst = 3
PHY-1002 : len = 737456, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 737472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.163568s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.5%)

PHY-1001 : Congestion index: top1 = 49.63, top5 = 43.11, top10 = 39.22, top15 = 36.60.
PHY-3001 : End congestion estimation;  0.304654s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (97.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10568 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.315368s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (104.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000522745
PHY-3002 : Step(316): len = 684910, overlap = 0
PHY-3002 : Step(317): len = 684900, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006138s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (254.5%)

PHY-3001 : Legalized: Len = 684943, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.014637s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.7%)

PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 684989, Over = 0
PHY-3001 : End incremental placement;  2.263857s wall, 2.375000s user + 0.203125s system = 2.578125s CPU (113.9%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
DBG-001 : Processed HFN with EG_PHY_LSLICE driver u8_encoder/u13_sin/u21_sample/conv_en_n_syn_20 fanout #72, crit_level 6, duplicated cnt 3 in non crit mode
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  HFN count with highcritlevel  |  Duplicated count  
RUN-1001 : ------------------------------------------------------------------------------------
RUN-1001 :       LSLICE       |      0      |               0                |         0          
RUN-1001 :       MSLICE       |      0      |               0                |         0          
RUN-1001 :        OTHER       |      1      |               1                |         3          
RUN-1001 : ------------------------------------------------------------------------------------
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9297/10570.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 737608, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 737608, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 737624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.165727s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.7%)

PHY-1001 : Congestion index: top1 = 49.63, top5 = 43.11, top10 = 39.20, top15 = 36.58.
PHY-1001 : End incremental global routing;  0.305231s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (102.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10568 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.309027s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (96.1%)

OPT-1001 : Current memory(MB): used = 448, reserve = 436, peak = 451.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9309/10570.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 737624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.051746s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (120.8%)

PHY-1001 : Congestion index: top1 = 49.63, top5 = 43.11, top10 = 39.20, top15 = 36.58.
OPT-1001 : End congestion update;  0.194014s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (104.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10568 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.254937s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.1%)

OPT-0007 : Start: WNS 378 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3333 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3395 instances, 3304 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 685042, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.015400s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.5%)

PHY-3001 : 4 instances has been re-located, deltaX = 0, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 685034, Over = 0
PHY-3001 : End incremental legalization;  0.150835s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (145.0%)

OPT-0007 : Iter 1: improved WNS 528 TNS 0 NUM_FEPS 0 with 9 cells processed and 426 slack improved
OPT-0007 : Iter 2: improved WNS 528 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.654214s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (112.3%)

OPT-1001 : Current memory(MB): used = 449, reserve = 437, peak = 451.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9276/10570.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 737664, over cnt = 10(0%), over = 13, worst = 3
PHY-1002 : len = 737632, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 737648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.172082s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (118.0%)

PHY-1001 : Congestion index: top1 = 49.68, top5 = 43.10, top10 = 39.21, top15 = 36.58.
OPT-1001 : End congestion update;  0.311613s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (110.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10568 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.255430s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.9%)

OPT-0007 : Start: WNS 528 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3333 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3395 instances, 3304 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 685064, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.015412s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.4%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 685148, Over = 0
PHY-3001 : End incremental legalization;  0.150823s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (93.2%)

OPT-0007 : Iter 1: improved WNS 578 TNS 0 NUM_FEPS 0 with 4 cells processed and 283 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3333 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3395 instances, 3304 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 685036, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.015944s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.0%)

PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 685088, Over = 0
PHY-3001 : End incremental legalization;  0.151531s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (92.8%)

OPT-0007 : Iter 2: improved WNS 578 TNS 0 NUM_FEPS 0 with 5 cells processed and 100 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3333 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3395 instances, 3304 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 684988, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.016215s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (96.4%)

PHY-3001 : 2 instances has been re-located, deltaX = 1, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 685088, Over = 0
PHY-3001 : End incremental legalization;  0.150624s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (103.7%)

OPT-0007 : Iter 3: improved WNS 578 TNS 0 NUM_FEPS 0 with 2 cells processed and 50 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3333 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3395 instances, 3304 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 685036, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.015517s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.7%)

PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 685088, Over = 0
PHY-3001 : End incremental legalization;  0.123888s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.9%)

OPT-0007 : Iter 4: improved WNS 578 TNS 0 NUM_FEPS 0 with 3 cells processed and -50 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3333 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3395 instances, 3304 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 684988, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.015226s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (102.6%)

PHY-3001 : 2 instances has been re-located, deltaX = 1, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 685088, Over = 0
PHY-3001 : End incremental legalization;  0.149498s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (94.1%)

OPT-0007 : Iter 5: improved WNS 578 TNS 0 NUM_FEPS 0 with 2 cells processed and 50 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3333 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3395 instances, 3304 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 685036, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.014679s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.4%)

PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 685088, Over = 0
PHY-3001 : End incremental legalization;  0.150520s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (124.6%)

OPT-0007 : Iter 6: improved WNS 578 TNS 0 NUM_FEPS 0 with 3 cells processed and -50 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3333 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3395 instances, 3304 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 684988, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.014460s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (108.1%)

PHY-3001 : 2 instances has been re-located, deltaX = 1, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 685088, Over = 0
PHY-3001 : End incremental legalization;  0.148343s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (158.0%)

OPT-0007 : Iter 7: improved WNS 578 TNS 0 NUM_FEPS 0 with 2 cells processed and 50 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3333 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3395 instances, 3304 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 685036, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.014706s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.3%)

PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 685088, Over = 0
PHY-3001 : End incremental legalization;  0.149165s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (94.3%)

OPT-0007 : Iter 8: improved WNS 578 TNS 0 NUM_FEPS 0 with 3 cells processed and -50 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3333 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3395 instances, 3304 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 684988, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.014983s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (104.3%)

PHY-3001 : 2 instances has been re-located, deltaX = 1, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 685088, Over = 0
PHY-3001 : End incremental legalization;  0.149694s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (104.4%)

OPT-0007 : Iter 9: improved WNS 578 TNS 0 NUM_FEPS 0 with 2 cells processed and 50 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3333 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3395 instances, 3304 slices, 212 macros(2097 instances: 1387 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 685036, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.014554s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (107.4%)

PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 685088, Over = 0
PHY-3001 : End incremental legalization;  0.148779s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (189.0%)

OPT-0007 : Iter 10: improved WNS 578 TNS 0 NUM_FEPS 0 with 3 cells processed and -50 slack improved
OPT-1001 : End bottleneck based optimization;  2.535768s wall, 2.859375s user + 0.140625s system = 3.000000s CPU (118.3%)

OPT-1001 : Current memory(MB): used = 449, reserve = 437, peak = 451.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10568 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.255950s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (103.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 449, reserve = 437, peak = 451.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10568 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.271795s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (97.7%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9283/10570.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 737688, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 737656, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 737696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.167099s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (112.2%)

PHY-1001 : Congestion index: top1 = 49.72, top5 = 43.11, top10 = 39.21, top15 = 36.58.
RUN-1001 : End congestion update;  0.309484s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (106.0%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.582035s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (102.0%)

OPT-1001 : Current memory(MB): used = 449, reserve = 437, peak = 451.
OPT-1001 : End physical optimization;  14.749887s wall, 15.671875s user + 0.921875s system = 16.593750s CPU (112.5%)

RUN-1003 : finish command "place" in  38.413369s wall, 59.578125s user + 22.281250s system = 81.859375s CPU (213.1%)

RUN-1004 : used memory is 383 MB, reserved memory is 371 MB, peak memory is 451 MB
RUN-1002 : start command "export_db demo_1st_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3397 instances
RUN-1001 : 1646 mslices, 1658 lslices, 53 pads, 0 brams, 29 dsps
RUN-1001 : There are total 10570 nets
RUN-6004 WARNING: There are 6 nets with only 1 pin.
RUN-1001 : 7987 nets have 2 pins
RUN-1001 : 1905 nets have [3 - 5] pins
RUN-1001 : 485 nets have [6 - 10] pins
RUN-1001 : 139 nets have [11 - 20] pins
RUN-1001 : 42 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 31921, tnet num: 10568, tinst num: 3395, tnode num: 37360, tedge num: 66934.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1646 mslices, 1658 lslices, 53 pads, 0 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10568 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 719872, over cnt = 880(2%), over = 1784, worst = 9
PHY-1002 : len = 726672, over cnt = 560(1%), over = 898, worst = 8
PHY-1002 : len = 731360, over cnt = 254(0%), over = 380, worst = 6
PHY-1002 : len = 734816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.632052s wall, 1.125000s user + 0.062500s system = 1.187500s CPU (187.9%)

PHY-1001 : Congestion index: top1 = 49.74, top5 = 42.98, top10 = 39.03, top15 = 36.40.
PHY-1001 : End global routing;  0.750667s wall, 1.234375s user + 0.062500s system = 1.296875s CPU (172.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 452, reserve = 440, peak = 456.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net rst_n will be merged with clock sys_rst_n_in_dup_1
PHY-1001 : net sys_clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net u4_setio/clk will be merged with clock u1_pll/clk0_buf
PHY-1001 : net u8_encoder/clk_100M will be routed on clock mesh
PHY-1001 : clock net u8_encoder/u15_endat/u41_control/clk_out_reg1_syn_6 will be merged with clock u8_encoder/u15_endat/u41_control/clk_out_reg1
PHY-1001 : clock net u8_encoder/u15_endat/u41_control/clk_200k_syn_4 will be merged with clock u8_encoder/u15_endat/u41_control/clk_200k
PHY-1001 : net u8_encoder/u11_biss/U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net u8_encoder/u11_biss/U2_control/clk_out_reg1_syn_4 will be merged with clock u8_encoder/u11_biss/U2_control/clk_out_reg1
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[0] is skipped due to 0 input or output
PHY-1001 : net u8_encoder/u11_biss/U3_CRC/clk will be routed on clock mesh
PHY-1001 : clock net u8_encoder/u12_ssi/clk_2M_syn_4 will be merged with clock u8_encoder/u12_ssi/clk_2M
PHY-1001 : clock net u8_encoder/u12_ssi/clk_out_reg1_syn_6 will be merged with clock u8_encoder/u12_ssi/clk_out_reg1
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[2] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 709, reserve = 700, peak = 709.
PHY-1001 : End build detailed router design. 3.303159s wall, 3.250000s user + 0.062500s system = 3.312500s CPU (100.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 274664, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 2.674344s wall, 2.671875s user + 0.000000s system = 2.671875s CPU (99.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 274992, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.379676s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (98.8%)

PHY-1001 : Current memory(MB): used = 743, reserve = 736, peak = 743.
PHY-1001 : End phase 1; 3.065459s wall, 3.062500s user + 0.000000s system = 3.062500s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 81% nets.
PHY-1022 : len = 1.30759e+06, over cnt = 94(0%), over = 94, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 745, reserve = 737, peak = 746.
PHY-1001 : End initial routed; 17.535040s wall, 35.187500s user + 0.578125s system = 35.765625s CPU (204.0%)

PHY-1001 : Update timing.....
PHY-1001 : 31/8624(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -0.868   |  -1.838   |   9   
RUN-1001 :   Hold   |   0.041   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.897838s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (100.9%)

PHY-1001 : Current memory(MB): used = 753, reserve = 745, peak = 753.
PHY-1001 : End phase 2; 18.432934s wall, 36.093750s user + 0.578125s system = 36.671875s CPU (198.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 12 pins with SWNS -0.715ns STNS -1.179ns FEP 6.
PHY-1001 : End OPT Iter 1; 0.058727s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (106.4%)

PHY-1022 : len = 1.3077e+06, over cnt = 98(0%), over = 98, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.115000s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.30713e+06, over cnt = 37(0%), over = 37, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.094842s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.30705e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.074895s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (104.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.30711e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.062578s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (99.9%)

PHY-1001 : Update timing.....
PHY-1001 : 30/8624(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -0.715   |  -1.179   |   6   
RUN-1001 :   Hold   |   0.041   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.405800s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (100.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 11 feed throughs used by 9 nets
PHY-1001 : End commit to database; 1.210968s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (100.6%)

PHY-1001 : Current memory(MB): used = 803, reserve = 796, peak = 803.
PHY-1001 : End phase 3; 3.105821s wall, 3.093750s user + 0.015625s system = 3.109375s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 10 pins with SWNS -0.426ns STNS -0.815ns FEP 5.
PHY-1001 : End OPT Iter 1; 0.110006s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.4%)

PHY-1022 : len = 1.30708e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.185181s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (101.3%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-0.426ns, -0.815ns, 5}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.30706e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.061623s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (101.4%)

PHY-1001 : Update timing.....
PHY-1001 : 28/8624(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -0.426   |  -0.815   |   5   
RUN-1001 :   Hold   |   0.041   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.411264s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (99.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 14 feed throughs used by 12 nets
PHY-1001 : End commit to database; 1.239906s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 806, reserve = 800, peak = 806.
PHY-1001 : End phase 4; 2.920304s wall, 2.906250s user + 0.000000s system = 2.906250s CPU (99.5%)

PHY-1003 : Routed, final wirelength = 1.30706e+06
PHY-1001 : Current memory(MB): used = 807, reserve = 801, peak = 807.
PHY-1001 : End export database. 0.024481s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (127.6%)

PHY-1001 : End detail routing;  31.113054s wall, 48.687500s user + 0.656250s system = 49.343750s CPU (158.6%)

RUN-1003 : finish command "route" in  33.013020s wall, 51.062500s user + 0.718750s system = 51.781250s CPU (156.9%)

RUN-1004 : used memory is 763 MB, reserved memory is 755 MB, peak memory is 807 MB
RUN-1002 : start command "report_area -io_info -file demo_1st_phy.area"
RUN-1001 : standard
***Report Model: demo_1st_top Device: EG4X20BG256***

IO Statistics
#IO                        53
  #input                   25
  #output                   9
  #inout                   19

Utilization Statistics
#lut                     5510   out of  19600   28.11%
#reg                     2050   out of  19600   10.46%
#le                      6376
  #lut only              4326   out of   6376   67.85%
  #reg only               866   out of   6376   13.58%
  #lut&reg               1184   out of   6376   18.57%
#dsp                       29   out of     29  100.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       53   out of    188   28.19%
  #ireg                    23
  #oreg                    26
  #treg                    19
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%

Clock Resource Statistics
Index     ClockNet                                         Type               DriverType         Driver                                                       Fanout
#1        u8_encoder/u11_biss/U2_control/clk_5M            GCLK               pll                u1_pll/pll_inst.clkc3                                        620
#2        u8_encoder/u11_biss/U3_CRC/clk                   GCLK               pll                u1_pll/pll_inst.clkc1                                        379
#3        u8_encoder/clk_100M                              GCLK               pll                u1_pll/pll_inst.clkc2                                        214
#4        u1_pll/clk0_buf                                  GCLK               pll                u1_pll/pll_inst.clkc0                                        22
#5        u8_encoder/u11_biss/U2_control/clk_out_reg1      GCLK               lslice             u8_encoder/u11_biss/U2_control/state_c[0]_syn_180.q0         19
#6        u8_encoder/u12_ssi/clk_out_reg1                  GCLK               mslice             u8_encoder/u12_ssi/clk_out_reg1_reg_syn_4.q0                 12
#7        u8_encoder/u15_endat/u41_control/clk_200k        GCLK               mslice             u8_encoder/u15_endat/u41_control/clk_200k_reg_syn_9.q0       11
#8        u8_encoder/u15_endat/u41_control/clk_out_reg1    GCLK               mslice             u8_encoder/u15_endat/u41_control/data_mi_reg_reg_syn_5.q0    11
#9        u8_encoder/u12_ssi/clk_2M                        GCLK               lslice             u8_encoder/u12_ssi/clk_2M_reg_syn_9.q0                       4
#10       sys_clk_in_dup_1                                 GeneralRouting     io                 sys_clk_in_syn_2.di                                          1


Detailed IO Report

        Name          Direction    Location    IOStandard    DriveStrength    PullType       PackReg      
  emif_addr_in[12]      INPUT        D16        LVCMOS25          N/A          PULLUP          IREG       
  emif_addr_in[11]      INPUT        C15        LVCMOS25          N/A          PULLUP          IREG       
  emif_addr_in[10]      INPUT        C16        LVCMOS25          N/A          PULLUP          IREG       
  emif_addr_in[9]       INPUT        F13        LVCMOS25          N/A          PULLUP          IREG       
  emif_addr_in[8]       INPUT        F14        LVCMOS25          N/A          PULLUP          IREG       
  emif_addr_in[7]       INPUT        L16        LVCMOS25          N/A          PULLUP          IREG       
  emif_addr_in[6]       INPUT        K15        LVCMOS25          N/A          PULLUP          IREG       
  emif_addr_in[5]       INPUT        E16        LVCMOS25          N/A          PULLUP          IREG       
  emif_addr_in[4]       INPUT        E15        LVCMOS25          N/A          PULLUP          IREG       
  emif_addr_in[3]       INPUT        B16        LVCMOS25          N/A          PULLUP          IREG       
  emif_addr_in[2]       INPUT        B15        LVCMOS25          N/A          PULLUP          IREG       
  emif_addr_in[1]       INPUT        A14        LVCMOS25          N/A          PULLUP          IREG       
  emif_addr_in[0]       INPUT        D14        LVCMOS25          N/A          PULLUP          IREG       
    emif_cas_in         INPUT        N12        LVCMOS25          N/A          PULLUP          IREG       
     emif_ce_in         INPUT        C13        LVCMOS25          N/A          PULLUP          NONE       
    emif_cke_in         INPUT        A13        LVCMOS25          N/A          PULLUP          NONE       
    emif_clk_in         INPUT        E13        LVCMOS25          N/A          PULLUP          NONE       
    emif_dqm0_in        INPUT        P11        LVCMOS25          N/A          PULLUP          NONE       
    emif_dqm1_in        INPUT        P12        LVCMOS25          N/A          PULLUP          NONE       
    emif_ras_in         INPUT        N14        LVCMOS25          N/A          PULLUP          IREG       
     emif_we_in         INPUT        C11        LVCMOS25          N/A          PULLUP          NONE       
       sdo_a            INPUT         B5        LVCMOS25          N/A          PULLUP          IREG       
       sdo_b            INPUT         A5        LVCMOS25          N/A          PULLUP          IREG       
     sys_clk_in         INPUT        J16        LVCMOS25          N/A          PULLUP          NONE       
    sys_rst_n_in        INPUT         A6        LVCMOS25          N/A          PULLUP          NONE       
     a_out_able        OUTPUT         B6        LVCMOS25           8            NONE           OREG       
     b_out_able        OUTPUT         B3        LVCMOS25           8            NONE           OREG       
     led_out[3]        OUTPUT        A11        LVCMOS25           8            NONE           OREG       
     led_out[2]        OUTPUT        A10        LVCMOS25           8            NONE           OREG       
     led_out[1]        OUTPUT         A9        LVCMOS25           8            NONE           OREG       
     led_out[0]        OUTPUT         A8        LVCMOS25           8            NONE           OREG       
     sincos_clk        OUTPUT         A4        LVCMOS25           8            NONE           OREG       
    sincos_cs_n        OUTPUT         C4        LVCMOS25           8            NONE           OREG       
     z_out_able        OUTPUT         A7        LVCMOS25           8            NONE           NONE       
   emif_data[15]        INOUT        M15        LVCMOS25           8           PULLUP       OREG;TREG     
   emif_data[14]        INOUT        P16        LVCMOS25           8           PULLUP       OREG;TREG     
   emif_data[13]        INOUT        N16        LVCMOS25           8           PULLUP       OREG;TREG     
   emif_data[12]        INOUT        P15        LVCMOS25           8           PULLUP       OREG;TREG     
   emif_data[11]        INOUT        R16        LVCMOS25           8           PULLUP       OREG;TREG     
   emif_data[10]        INOUT        M16        LVCMOS25           8           PULLUP       OREG;TREG     
    emif_data[9]        INOUT        K14        LVCMOS25           8           PULLUP       OREG;TREG     
    emif_data[8]        INOUT        L13        LVCMOS25           8           PULLUP       OREG;TREG     
    emif_data[7]        INOUT        T15        LVCMOS25           8           PULLUP       OREG;TREG     
    emif_data[6]        INOUT        R15        LVCMOS25           8           PULLUP       OREG;TREG     
    emif_data[5]        INOUT        M14        LVCMOS25           8           PULLUP       OREG;TREG     
    emif_data[4]        INOUT        L14        LVCMOS25           8           PULLUP     IREG;OREG;TREG  
    emif_data[3]        INOUT        T14        LVCMOS25           8           PULLUP     IREG;OREG;TREG  
    emif_data[2]        INOUT        R14        LVCMOS25           8           PULLUP     IREG;OREG;TREG  
    emif_data[1]        INOUT        M13        LVCMOS25           8           PULLUP     IREG;OREG;TREG  
    emif_data[0]        INOUT        T13        LVCMOS25           8           PULLUP     IREG;OREG;TREG  
     encoder_a          INOUT         F7        LVCMOS25           8           PULLUP       OREG;TREG     
     encoder_b          INOUT         E6        LVCMOS25           8           PULLUP       OREG;TREG     
     encoder_z          INOUT         C7        LVCMOS25           8           PULLUP       IREG;TREG     

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------+
|Instance               |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------+
|top                    |demo_1st_top        |6376   |3413    |2097    |2118    |0       |29      |
|  u1_pll               |my_pll              |1      |1       |0       |0       |0       |0       |
|  u2_rst               |rst_BUFG            |0      |0       |0       |0       |0       |0       |
|  u3_op                |emif_signal_op      |7      |7       |0       |5       |0       |0       |
|  u4_setio             |emif_setio          |11     |10      |0       |9       |0       |0       |
|  u5_control           |emif_control        |1      |1       |0       |0       |0       |0       |
|  u6_emif_read         |emif_read           |46     |23      |0       |46      |0       |0       |
|  u7_emif_write        |emif_write          |22     |22      |0       |18      |0       |0       |
|  u8_encoder           |encoder_control     |5092   |2733    |1517    |1904    |0       |29      |
|    u10_abz            |four_sub            |138    |92      |41      |40      |0       |0       |
|    u11_biss           |biss_controll       |305    |260     |42      |140     |0       |0       |
|      U2_control       |biss_control_in     |199    |167     |29      |88      |0       |0       |
|      U3_CRC           |biss_crc6           |106    |93      |13      |52      |0       |0       |
|    u12_ssi            |ssi_control         |133    |106     |20      |97      |0       |0       |
|    u13_sin            |sin_control         |3726   |1616    |1314    |1153    |0       |29      |
|      u21_sample       |ads8350_sample      |201    |133     |10      |122     |0       |0       |
|      u22_fir          |fir                 |3525   |1483    |1304    |1031    |0       |29      |
|        U1_fir         |filter_verilog      |1480   |579     |509     |501     |0       |19      |
|        U2_fir         |filter_verilog      |2045   |904     |795     |530     |0       |10      |
|    u14_tawa           |tawa_control        |290    |253     |22      |193     |0       |0       |
|      u31_uart_control |uart_control        |165    |147     |10      |124     |0       |0       |
|      u32_uart_recv    |uart_recv           |55     |44      |4       |29      |0       |0       |
|      u33_uart_send    |uart_send           |50     |42      |8       |24      |0       |0       |
|      u34_crc          |crc_calc            |20     |20      |0       |16      |0       |0       |
|    u15_endat          |endat_control       |390    |305     |69      |205     |0       |0       |
|      u41_control      |endat_contol_sample |390    |305     |69      |205     |0       |0       |
|  u9_led               |led                 |64     |49      |15      |30      |0       |0       |
+-------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       7933  
    #2         2       1023  
    #3         3       581   
    #4         4       300   
    #5        5-10     506   
    #6       11-50     154   
    #7       51-100     1    
  Average     1.78           

RUN-1002 : start command "export_db demo_1st_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db demo_1st_pr.db" in  1.164997s wall, 1.953125s user + 0.000000s system = 1.953125s CPU (167.7%)

RUN-1004 : used memory is 763 MB, reserved memory is 757 MB, peak memory is 817 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 31921, tnet num: 10568, tinst num: 3395, tnode num: 37360, tedge num: 66934.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file demo_1st_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10568 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 5. Number of clock nets = 11 (6 unconstrainted).
TMR-5009 WARNING: No clock constraint on 6 clock net(s): 
		rst_n
		u8_encoder/u11_biss/U2_control/clk_out_reg1_syn_4
		u8_encoder/u12_ssi/clk_2M_syn_4
		u8_encoder/u12_ssi/clk_out_reg1_syn_6
		u8_encoder/u15_endat/u41_control/clk_200k_syn_4
		u8_encoder/u15_endat/u41_control/clk_out_reg1_syn_6
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in demo_1st_phy.timing, timing summary in demo_1st_phy.tsm.
RUN-1002 : start command "export_bid demo_1st_inst.bid"
RUN-1002 : start command "bitgen -bit demo_1st.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3395
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 10570, pip num: 79724
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 14
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3048 valid insts, and 220420 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file demo_1st.bit.
RUN-1003 : finish command "bitgen -bit demo_1st.bit" in  7.794161s wall, 100.171875s user + 0.109375s system = 100.281250s CPU (1286.6%)

RUN-1004 : used memory is 797 MB, reserved memory is 793 MB, peak memory is 957 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20241223_104435.log"
RUN-1001 : Backing up run's log file succeed.
