{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 21:21:11 2019 " "Info: Processing started: Thu Apr 18 21:21:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LED -c LED " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LED -c LED" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[0\]\$latch " "Warning: Node \"NUMLED\[0\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[1\]\$latch " "Warning: Node \"NUMLED\[1\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[2\]\$latch " "Warning: Node \"NUMLED\[2\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[3\]\$latch " "Warning: Node \"NUMLED\[3\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[4\]\$latch " "Warning: Node \"NUMLED\[4\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[5\]\$latch " "Warning: Node \"NUMLED\[5\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[6\]\$latch " "Warning: Node \"NUMLED\[6\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[7\]\$latch " "Warning: Node \"NUMLED\[7\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[0\]\$latch " "Warning: Node \"OUTLED\[0\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[1\]\$latch " "Warning: Node \"OUTLED\[1\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[2\]\$latch " "Warning: Node \"OUTLED\[2\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[3\]\$latch " "Warning: Node \"OUTLED\[3\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[4\]\$latch " "Warning: Node \"OUTLED\[4\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[5\]\$latch " "Warning: Node \"OUTLED\[5\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[6\]\$latch " "Warning: Node \"OUTLED\[6\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "FLASH " "Info: Assuming node \"FLASH\" is an undefined clock" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 16 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "DISPLAY\[2\] " "Info: Assuming node \"DISPLAY\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 17 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "DISPLAY\[0\] " "Info: Assuming node \"DISPLAY\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 17 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "DISPLAY\[1\] " "Info: Assuming node \"DISPLAY\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 17 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INITLED\[2\] " "Info: Assuming node \"INITLED\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 13 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INITLED\[1\] " "Info: Assuming node \"INITLED\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 13 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INITLED\[0\] " "Info: Assuming node \"INITLED\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 13 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "21 " "Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "OUTLED\[6\]~49 " "Info: Detected gated clock \"OUTLED\[6\]~49\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OUTLED\[6\]~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal5~0 " "Info: Detected gated clock \"Equal5~0\" as buffer" {  } { { "d:/program files/quartus 2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/quartus 2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~66 " "Info: Detected gated clock \"NUMLED\[7\]~66\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~65 " "Info: Detected gated clock \"NUMLED\[7\]~65\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux15~0 " "Info: Detected gated clock \"Mux15~0\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 108 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux77~0 " "Info: Detected gated clock \"Mux77~0\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 108 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux77~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~64 " "Info: Detected gated clock \"NUMLED\[7\]~64\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~63 " "Info: Detected gated clock \"NUMLED\[7\]~63\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~62 " "Info: Detected gated clock \"NUMLED\[7\]~62\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux75~0 " "Info: Detected gated clock \"Mux75~0\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 132 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux75~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~60 " "Info: Detected gated clock \"NUMLED\[7\]~60\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~0 " "Info: Detected gated clock \"Mux0~0\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 146 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~59 " "Info: Detected gated clock \"NUMLED\[7\]~59\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~58 " "Info: Detected gated clock \"NUMLED\[7\]~58\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COU\[4\] " "Info: Detected ripple clock \"COU\[4\]\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "COU\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COU\[3\] " "Info: Detected ripple clock \"COU\[3\]\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "COU\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COU\[0\] " "Info: Detected ripple clock \"COU\[0\]\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "COU\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_2~3 " "Info: Detected gated clock \"process_2~3\" as buffer" {  } { { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COU\[1\] " "Info: Detected ripple clock \"COU\[1\]\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "COU\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal2~1 " "Info: Detected gated clock \"Equal2~1\" as buffer" {  } { { "d:/program files/quartus 2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/quartus 2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COU\[2\] " "Info: Detected ripple clock \"COU\[2\]\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "COU\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register COU\[1\] register NUMLED\[3\]\$latch 47.17 MHz 21.2 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 47.17 MHz between source register \"COU\[1\]\" and destination register \"NUMLED\[3\]\$latch\" (period= 21.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.200 ns + Longest register register " "Info: + Longest register to register delay is 20.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COU\[1\] 1 REG LC3_C14 55 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_C14; Fanout = 55; REG Node = 'COU\[1\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { COU[1] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(2.300 ns) 6.600 ns NUMLED\[3\]~78 2 COMB LC7_C12 1 " "Info: 2: + IC(4.300 ns) + CELL(2.300 ns) = 6.600 ns; Loc. = LC7_C12; Fanout = 1; COMB Node = 'NUMLED\[3\]~78'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { COU[1] NUMLED[3]~78 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 9.500 ns NUMLED\[3\]~79 3 COMB LC8_C12 1 " "Info: 3: + IC(0.600 ns) + CELL(2.300 ns) = 9.500 ns; Loc. = LC8_C12; Fanout = 1; COMB Node = 'NUMLED\[3\]~79'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { NUMLED[3]~78 NUMLED[3]~79 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 12.400 ns NUMLED\[3\]~80 4 COMB LC1_C12 1 " "Info: 4: + IC(0.600 ns) + CELL(2.300 ns) = 12.400 ns; Loc. = LC1_C12; Fanout = 1; COMB Node = 'NUMLED\[3\]~80'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { NUMLED[3]~79 NUMLED[3]~80 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(1.800 ns) 17.800 ns NUMLED\[3\]~81 5 COMB LC4_B15 1 " "Info: 5: + IC(3.600 ns) + CELL(1.800 ns) = 17.800 ns; Loc. = LC4_B15; Fanout = 1; COMB Node = 'NUMLED\[3\]~81'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { NUMLED[3]~80 NUMLED[3]~81 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 20.200 ns NUMLED\[3\]\$latch 6 REG LC7_B15 1 " "Info: 6: + IC(0.600 ns) + CELL(1.800 ns) = 20.200 ns; Loc. = LC7_B15; Fanout = 1; REG Node = 'NUMLED\[3\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[3]~81 NUMLED[3]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.500 ns ( 51.98 % ) " "Info: Total cell delay = 10.500 ns ( 51.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.700 ns ( 48.02 % ) " "Info: Total interconnect delay = 9.700 ns ( 48.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "20.200 ns" { COU[1] NUMLED[3]~78 NUMLED[3]~79 NUMLED[3]~80 NUMLED[3]~81 NUMLED[3]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "20.200 ns" { COU[1] {} NUMLED[3]~78 {} NUMLED[3]~79 {} NUMLED[3]~80 {} NUMLED[3]~81 {} NUMLED[3]$latch {} } { 0.000ns 4.300ns 0.600ns 0.600ns 3.600ns 0.600ns } { 0.000ns 2.300ns 2.300ns 2.300ns 1.800ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "15.900 ns - Smallest " "Info: - Smallest clock skew is 15.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 23.400 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 23.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns CLK 1 CLK PIN_122 5 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.100 ns) 8.700 ns COU\[4\] 2 REG LC1_C21 31 " "Info: 2: + IC(4.100 ns) + CELL(1.100 ns) = 8.700 ns; Loc. = LC1_C21; Fanout = 31; REG Node = 'COU\[4\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { CLK COU[4] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(2.300 ns) 15.000 ns NUMLED\[7\]~63 3 COMB LC7_C1 1 " "Info: 3: + IC(4.000 ns) + CELL(2.300 ns) = 15.000 ns; Loc. = LC7_C1; Fanout = 1; COMB Node = 'NUMLED\[7\]~63'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { COU[4] NUMLED[7]~63 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 17.400 ns NUMLED\[7\]~66 4 COMB LC2_C1 8 " "Info: 4: + IC(0.600 ns) + CELL(1.800 ns) = 17.400 ns; Loc. = LC2_C1; Fanout = 8; COMB Node = 'NUMLED\[7\]~66'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[7]~63 NUMLED[7]~66 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(2.300 ns) 23.400 ns NUMLED\[3\]\$latch 5 REG LC7_B15 1 " "Info: 5: + IC(3.700 ns) + CELL(2.300 ns) = 23.400 ns; Loc. = LC7_B15; Fanout = 1; REG Node = 'NUMLED\[3\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { NUMLED[7]~66 NUMLED[3]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.000 ns ( 47.01 % ) " "Info: Total cell delay = 11.000 ns ( 47.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.400 ns ( 52.99 % ) " "Info: Total interconnect delay = 12.400 ns ( 52.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "23.400 ns" { CLK COU[4] NUMLED[7]~63 NUMLED[7]~66 NUMLED[3]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "23.400 ns" { CLK {} CLK~out {} COU[4] {} NUMLED[7]~63 {} NUMLED[7]~66 {} NUMLED[3]$latch {} } { 0.000ns 0.000ns 4.100ns 4.000ns 0.600ns 3.700ns } { 0.000ns 3.500ns 1.100ns 2.300ns 1.800ns 2.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.500 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns CLK 1 CLK PIN_122 5 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(0.000 ns) 7.500 ns COU\[1\] 2 REG LC3_C14 55 " "Info: 2: + IC(4.000 ns) + CELL(0.000 ns) = 7.500 ns; Loc. = LC3_C14; Fanout = 55; REG Node = 'COU\[1\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { CLK COU[1] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 46.67 % ) " "Info: Total cell delay = 3.500 ns ( 46.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 53.33 % ) " "Info: Total interconnect delay = 4.000 ns ( 53.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { CLK COU[1] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { CLK {} CLK~out {} COU[1] {} } { 0.000ns 0.000ns 4.000ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "23.400 ns" { CLK COU[4] NUMLED[7]~63 NUMLED[7]~66 NUMLED[3]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "23.400 ns" { CLK {} CLK~out {} COU[4] {} NUMLED[7]~63 {} NUMLED[7]~66 {} NUMLED[3]$latch {} } { 0.000ns 0.000ns 4.100ns 4.000ns 0.600ns 3.700ns } { 0.000ns 3.500ns 1.100ns 2.300ns 1.800ns 2.300ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { CLK COU[1] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { CLK {} CLK~out {} COU[1] {} } { 0.000ns 0.000ns 4.000ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.200 ns + " "Info: + Micro setup delay of destination is 5.200 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "20.200 ns" { COU[1] NUMLED[3]~78 NUMLED[3]~79 NUMLED[3]~80 NUMLED[3]~81 NUMLED[3]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "20.200 ns" { COU[1] {} NUMLED[3]~78 {} NUMLED[3]~79 {} NUMLED[3]~80 {} NUMLED[3]~81 {} NUMLED[3]$latch {} } { 0.000ns 4.300ns 0.600ns 0.600ns 3.600ns 0.600ns } { 0.000ns 2.300ns 2.300ns 2.300ns 1.800ns 1.800ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "23.400 ns" { CLK COU[4] NUMLED[7]~63 NUMLED[7]~66 NUMLED[3]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "23.400 ns" { CLK {} CLK~out {} COU[4] {} NUMLED[7]~63 {} NUMLED[7]~66 {} NUMLED[3]$latch {} } { 0.000ns 0.000ns 4.100ns 4.000ns 0.600ns 3.700ns } { 0.000ns 3.500ns 1.100ns 2.300ns 1.800ns 2.300ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { CLK COU[1] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { CLK {} CLK~out {} COU[1] {} } { 0.000ns 0.000ns 4.000ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "FLASH register register NUM\[0\] NUM\[2\] 125.0 MHz Internal " "Info: Clock \"FLASH\" Internal fmax is restricted to 125.0 MHz between source register \"NUM\[0\]\" and destination register \"NUM\[2\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "4.0 ns 4.0 ns 8.0 ns " "Info: fmax restricted to Clock High delay (4.0 ns) plus Clock Low delay (4.0 ns) : restricted to 8.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.300 ns + Longest register register " "Info: + Longest register to register delay is 2.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NUM\[0\] 1 REG LC2_C7 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_C7; Fanout = 19; REG Node = 'NUM\[0\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NUM[0] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.700 ns) 2.300 ns NUM\[2\] 2 REG LC4_C7 13 " "Info: 2: + IC(0.600 ns) + CELL(1.700 ns) = 2.300 ns; Loc. = LC4_C7; Fanout = 13; REG Node = 'NUM\[2\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { NUM[0] NUM[2] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 73.91 % ) " "Info: Total cell delay = 1.700 ns ( 73.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 26.09 % ) " "Info: Total interconnect delay = 0.600 ns ( 26.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { NUM[0] NUM[2] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.300 ns" { NUM[0] {} NUM[2] {} } { 0.000ns 0.600ns } { 0.000ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FLASH destination 5.300 ns + Shortest register " "Info: + Shortest clock path from clock \"FLASH\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns FLASH 1 CLK PIN_55 3 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 3; CLK Node = 'FLASH'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns NUM\[2\] 2 REG LC4_C7 13 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC4_C7; Fanout = 13; REG Node = 'NUM\[2\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { FLASH NUM[2] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { FLASH NUM[2] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { FLASH {} FLASH~out {} NUM[2] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FLASH source 5.300 ns - Longest register " "Info: - Longest clock path from clock \"FLASH\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns FLASH 1 CLK PIN_55 3 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 3; CLK Node = 'FLASH'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns NUM\[0\] 2 REG LC2_C7 19 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC2_C7; Fanout = 19; REG Node = 'NUM\[0\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { FLASH NUM[0] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { FLASH NUM[0] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { FLASH {} FLASH~out {} NUM[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { FLASH NUM[2] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { FLASH {} FLASH~out {} NUM[2] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { FLASH NUM[0] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { FLASH {} FLASH~out {} NUM[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { NUM[0] NUM[2] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.300 ns" { NUM[0] {} NUM[2] {} } { 0.000ns 0.600ns } { 0.000ns 1.700ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { FLASH NUM[2] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { FLASH {} FLASH~out {} NUM[2] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { FLASH NUM[0] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { FLASH {} FLASH~out {} NUM[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NUM[2] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { NUM[2] {} } {  } {  } "" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 36 " "Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "COU\[3\] NUMLED\[5\]\$latch CLK 15.3 ns " "Info: Found hold time violation between source  pin or register \"COU\[3\]\" and destination pin or register \"NUMLED\[5\]\$latch\" for clock \"CLK\" (Hold time is 15.3 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "29.200 ns + Largest " "Info: + Largest clock skew is 29.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 36.700 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 36.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns CLK 1 CLK PIN_122 5 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(1.100 ns) 8.600 ns COU\[1\] 2 REG LC3_C14 55 " "Info: 2: + IC(4.000 ns) + CELL(1.100 ns) = 8.600 ns; Loc. = LC3_C14; Fanout = 55; REG Node = 'COU\[1\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { CLK COU[1] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.500 ns) + CELL(2.300 ns) 15.400 ns Mux0~0 3 COMB LC6_C11 1 " "Info: 3: + IC(4.500 ns) + CELL(2.300 ns) = 15.400 ns; Loc. = LC6_C11; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { COU[1] Mux0~0 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(2.300 ns) 20.000 ns NUMLED\[7\]~60 4 COMB LC3_C1 1 " "Info: 4: + IC(2.300 ns) + CELL(2.300 ns) = 20.000 ns; Loc. = LC3_C1; Fanout = 1; COMB Node = 'NUMLED\[7\]~60'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { Mux0~0 NUMLED[7]~60 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 22.400 ns NUMLED\[7\]~61 5 COMB LC4_C1 1 " "Info: 5: + IC(0.600 ns) + CELL(1.800 ns) = 22.400 ns; Loc. = LC4_C1; Fanout = 1; COMB Node = 'NUMLED\[7\]~61'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[7]~60 NUMLED[7]~61 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 24.800 ns NUMLED\[7\]~62 6 COMB LC6_C1 1 " "Info: 6: + IC(0.600 ns) + CELL(1.800 ns) = 24.800 ns; Loc. = LC6_C1; Fanout = 1; COMB Node = 'NUMLED\[7\]~62'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[7]~61 NUMLED[7]~62 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 27.700 ns NUMLED\[7\]~63 7 COMB LC7_C1 1 " "Info: 7: + IC(0.600 ns) + CELL(2.300 ns) = 27.700 ns; Loc. = LC7_C1; Fanout = 1; COMB Node = 'NUMLED\[7\]~63'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { NUMLED[7]~62 NUMLED[7]~63 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 30.100 ns NUMLED\[7\]~66 8 COMB LC2_C1 8 " "Info: 8: + IC(0.600 ns) + CELL(1.800 ns) = 30.100 ns; Loc. = LC2_C1; Fanout = 8; COMB Node = 'NUMLED\[7\]~66'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[7]~63 NUMLED[7]~66 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(2.300 ns) 36.700 ns NUMLED\[5\]\$latch 9 REG LC7_C16 1 " "Info: 9: + IC(4.300 ns) + CELL(2.300 ns) = 36.700 ns; Loc. = LC7_C16; Fanout = 1; REG Node = 'NUMLED\[5\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { NUMLED[7]~66 NUMLED[5]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.200 ns ( 52.32 % ) " "Info: Total cell delay = 19.200 ns ( 52.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.500 ns ( 47.68 % ) " "Info: Total interconnect delay = 17.500 ns ( 47.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "36.700 ns" { CLK COU[1] Mux0~0 NUMLED[7]~60 NUMLED[7]~61 NUMLED[7]~62 NUMLED[7]~63 NUMLED[7]~66 NUMLED[5]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "36.700 ns" { CLK {} CLK~out {} COU[1] {} Mux0~0 {} NUMLED[7]~60 {} NUMLED[7]~61 {} NUMLED[7]~62 {} NUMLED[7]~63 {} NUMLED[7]~66 {} NUMLED[5]$latch {} } { 0.000ns 0.000ns 4.000ns 4.500ns 2.300ns 0.600ns 0.600ns 0.600ns 0.600ns 4.300ns } { 0.000ns 3.500ns 1.100ns 2.300ns 2.300ns 1.800ns 1.800ns 2.300ns 1.800ns 2.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.500 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 7.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns CLK 1 CLK PIN_122 5 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(0.000 ns) 7.500 ns COU\[3\] 2 REG LC1_C13 43 " "Info: 2: + IC(4.000 ns) + CELL(0.000 ns) = 7.500 ns; Loc. = LC1_C13; Fanout = 43; REG Node = 'COU\[3\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { CLK COU[3] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 46.67 % ) " "Info: Total cell delay = 3.500 ns ( 46.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 53.33 % ) " "Info: Total interconnect delay = 4.000 ns ( 53.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { CLK COU[3] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { CLK {} CLK~out {} COU[3] {} } { 0.000ns 0.000ns 4.000ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "36.700 ns" { CLK COU[1] Mux0~0 NUMLED[7]~60 NUMLED[7]~61 NUMLED[7]~62 NUMLED[7]~63 NUMLED[7]~66 NUMLED[5]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "36.700 ns" { CLK {} CLK~out {} COU[1] {} Mux0~0 {} NUMLED[7]~60 {} NUMLED[7]~61 {} NUMLED[7]~62 {} NUMLED[7]~63 {} NUMLED[7]~66 {} NUMLED[5]$latch {} } { 0.000ns 0.000ns 4.000ns 4.500ns 2.300ns 0.600ns 0.600ns 0.600ns 0.600ns 4.300ns } { 0.000ns 3.500ns 1.100ns 2.300ns 2.300ns 1.800ns 1.800ns 2.300ns 1.800ns 2.300ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { CLK COU[3] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { CLK {} CLK~out {} COU[3] {} } { 0.000ns 0.000ns 4.000ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns - " "Info: - Micro clock to output delay of source is 1.100 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.800 ns - Shortest register register " "Info: - Shortest register to register delay is 12.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COU\[3\] 1 REG LC1_C13 43 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C13; Fanout = 43; REG Node = 'COU\[3\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { COU[3] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(1.800 ns) 5.600 ns Mux69~13 2 COMB LC2_C16 1 " "Info: 2: + IC(3.800 ns) + CELL(1.800 ns) = 5.600 ns; Loc. = LC2_C16; Fanout = 1; COMB Node = 'Mux69~13'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { COU[3] Mux69~13 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 8.000 ns NUMLED\[5\]~88 3 COMB LC5_C16 1 " "Info: 3: + IC(0.600 ns) + CELL(1.800 ns) = 8.000 ns; Loc. = LC5_C16; Fanout = 1; COMB Node = 'NUMLED\[5\]~88'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Mux69~13 NUMLED[5]~88 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 10.400 ns NUMLED\[5\]~89 4 COMB LC6_C16 1 " "Info: 4: + IC(0.600 ns) + CELL(1.800 ns) = 10.400 ns; Loc. = LC6_C16; Fanout = 1; COMB Node = 'NUMLED\[5\]~89'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[5]~88 NUMLED[5]~89 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 12.800 ns NUMLED\[5\]\$latch 5 REG LC7_C16 1 " "Info: 5: + IC(0.600 ns) + CELL(1.800 ns) = 12.800 ns; Loc. = LC7_C16; Fanout = 1; REG Node = 'NUMLED\[5\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[5]~89 NUMLED[5]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.200 ns ( 56.25 % ) " "Info: Total cell delay = 7.200 ns ( 56.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.600 ns ( 43.75 % ) " "Info: Total interconnect delay = 5.600 ns ( 43.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "12.800 ns" { COU[3] Mux69~13 NUMLED[5]~88 NUMLED[5]~89 NUMLED[5]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "12.800 ns" { COU[3] {} Mux69~13 {} NUMLED[5]~88 {} NUMLED[5]~89 {} NUMLED[5]$latch {} } { 0.000ns 3.800ns 0.600ns 0.600ns 0.600ns } { 0.000ns 1.800ns 1.800ns 1.800ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "36.700 ns" { CLK COU[1] Mux0~0 NUMLED[7]~60 NUMLED[7]~61 NUMLED[7]~62 NUMLED[7]~63 NUMLED[7]~66 NUMLED[5]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "36.700 ns" { CLK {} CLK~out {} COU[1] {} Mux0~0 {} NUMLED[7]~60 {} NUMLED[7]~61 {} NUMLED[7]~62 {} NUMLED[7]~63 {} NUMLED[7]~66 {} NUMLED[5]$latch {} } { 0.000ns 0.000ns 4.000ns 4.500ns 2.300ns 0.600ns 0.600ns 0.600ns 0.600ns 4.300ns } { 0.000ns 3.500ns 1.100ns 2.300ns 2.300ns 1.800ns 1.800ns 2.300ns 1.800ns 2.300ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { CLK COU[3] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { CLK {} CLK~out {} COU[3] {} } { 0.000ns 0.000ns 4.000ns } { 0.000ns 3.500ns 0.000ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "12.800 ns" { COU[3] Mux69~13 NUMLED[5]~88 NUMLED[5]~89 NUMLED[5]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "12.800 ns" { COU[3] {} Mux69~13 {} NUMLED[5]~88 {} NUMLED[5]~89 {} NUMLED[5]$latch {} } { 0.000ns 3.800ns 0.600ns 0.600ns 0.600ns } { 0.000ns 1.800ns 1.800ns 1.800ns 1.800ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "OUTLED\[3\]\$latch INITLED\[0\] INITLED\[2\] 21.600 ns register " "Info: tsu for register \"OUTLED\[3\]\$latch\" (data pin = \"INITLED\[0\]\", clock pin = \"INITLED\[2\]\") is 21.600 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "32.300 ns + Longest pin register " "Info: + Longest pin to register delay is 32.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns INITLED\[0\] 1 CLK PIN_44 9 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_44; Fanout = 9; CLK Node = 'INITLED\[0\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INITLED[0] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.000 ns) + CELL(2.300 ns) 10.800 ns process_2~3 2 COMB LC5_C1 22 " "Info: 2: + IC(5.000 ns) + CELL(2.300 ns) = 10.800 ns; Loc. = LC5_C1; Fanout = 22; COMB Node = 'process_2~3'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { INITLED[0] process_2~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.000 ns) + CELL(2.300 ns) 18.100 ns OUTLED\[3\]~57 3 COMB LC3_C13 1 " "Info: 3: + IC(5.000 ns) + CELL(2.300 ns) = 18.100 ns; Loc. = LC3_C13; Fanout = 1; COMB Node = 'OUTLED\[3\]~57'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { process_2~3 OUTLED[3]~57 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.300 ns) 23.100 ns OUTLED\[3\]~59 4 COMB LC6_C23 1 " "Info: 4: + IC(2.700 ns) + CELL(2.300 ns) = 23.100 ns; Loc. = LC6_C23; Fanout = 1; COMB Node = 'OUTLED\[3\]~59'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { OUTLED[3]~57 OUTLED[3]~59 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 26.000 ns OUTLED\[3\]~60 5 COMB LC4_C23 1 " "Info: 5: + IC(0.600 ns) + CELL(2.300 ns) = 26.000 ns; Loc. = LC4_C23; Fanout = 1; COMB Node = 'OUTLED\[3\]~60'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { OUTLED[3]~59 OUTLED[3]~60 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.800 ns) 29.900 ns OUTLED\[3\]~61 6 COMB LC1_C22 1 " "Info: 6: + IC(2.100 ns) + CELL(1.800 ns) = 29.900 ns; Loc. = LC1_C22; Fanout = 1; COMB Node = 'OUTLED\[3\]~61'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { OUTLED[3]~60 OUTLED[3]~61 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 32.300 ns OUTLED\[3\]\$latch 7 REG LC2_C22 1 " "Info: 7: + IC(0.600 ns) + CELL(1.800 ns) = 32.300 ns; Loc. = LC2_C22; Fanout = 1; REG Node = 'OUTLED\[3\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { OUTLED[3]~61 OUTLED[3]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.300 ns ( 50.46 % ) " "Info: Total cell delay = 16.300 ns ( 50.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.000 ns ( 49.54 % ) " "Info: Total interconnect delay = 16.000 ns ( 49.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "32.300 ns" { INITLED[0] process_2~3 OUTLED[3]~57 OUTLED[3]~59 OUTLED[3]~60 OUTLED[3]~61 OUTLED[3]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "32.300 ns" { INITLED[0] {} INITLED[0]~out {} process_2~3 {} OUTLED[3]~57 {} OUTLED[3]~59 {} OUTLED[3]~60 {} OUTLED[3]~61 {} OUTLED[3]$latch {} } { 0.000ns 0.000ns 5.000ns 5.000ns 2.700ns 0.600ns 2.100ns 0.600ns } { 0.000ns 3.500ns 2.300ns 2.300ns 2.300ns 2.300ns 1.800ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.200 ns + " "Info: + Micro setup delay of destination is 5.200 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INITLED\[2\] destination 15.900 ns - Shortest register " "Info: - Shortest clock path from clock \"INITLED\[2\]\" to destination register is 15.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns INITLED\[2\] 1 CLK PIN_47 9 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_47; Fanout = 9; CLK Node = 'INITLED\[2\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INITLED[2] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(2.300 ns) 10.600 ns OUTLED\[6\]~49 2 COMB LC5_C10 7 " "Info: 2: + IC(4.800 ns) + CELL(2.300 ns) = 10.600 ns; Loc. = LC5_C10; Fanout = 7; COMB Node = 'OUTLED\[6\]~49'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { INITLED[2] OUTLED[6]~49 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.300 ns) 15.900 ns OUTLED\[3\]\$latch 3 REG LC2_C22 1 " "Info: 3: + IC(3.000 ns) + CELL(2.300 ns) = 15.900 ns; Loc. = LC2_C22; Fanout = 1; REG Node = 'OUTLED\[3\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { OUTLED[6]~49 OUTLED[3]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.100 ns ( 50.94 % ) " "Info: Total cell delay = 8.100 ns ( 50.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.800 ns ( 49.06 % ) " "Info: Total interconnect delay = 7.800 ns ( 49.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "15.900 ns" { INITLED[2] OUTLED[6]~49 OUTLED[3]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "15.900 ns" { INITLED[2] {} INITLED[2]~out {} OUTLED[6]~49 {} OUTLED[3]$latch {} } { 0.000ns 0.000ns 4.800ns 3.000ns } { 0.000ns 3.500ns 2.300ns 2.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "32.300 ns" { INITLED[0] process_2~3 OUTLED[3]~57 OUTLED[3]~59 OUTLED[3]~60 OUTLED[3]~61 OUTLED[3]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "32.300 ns" { INITLED[0] {} INITLED[0]~out {} process_2~3 {} OUTLED[3]~57 {} OUTLED[3]~59 {} OUTLED[3]~60 {} OUTLED[3]~61 {} OUTLED[3]$latch {} } { 0.000ns 0.000ns 5.000ns 5.000ns 2.700ns 0.600ns 2.100ns 0.600ns } { 0.000ns 3.500ns 2.300ns 2.300ns 2.300ns 2.300ns 1.800ns 1.800ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "15.900 ns" { INITLED[2] OUTLED[6]~49 OUTLED[3]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "15.900 ns" { INITLED[2] {} INITLED[2]~out {} OUTLED[6]~49 {} OUTLED[3]$latch {} } { 0.000ns 0.000ns 4.800ns 3.000ns } { 0.000ns 3.500ns 2.300ns 2.300ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK NUMLED\[7\] NUMLED\[7\]\$latch 43.100 ns register " "Info: tco from clock \"CLK\" to destination pin \"NUMLED\[7\]\" through register \"NUMLED\[7\]\$latch\" is 43.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 36.800 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 36.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns CLK 1 CLK PIN_122 5 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(1.100 ns) 8.600 ns COU\[1\] 2 REG LC3_C14 55 " "Info: 2: + IC(4.000 ns) + CELL(1.100 ns) = 8.600 ns; Loc. = LC3_C14; Fanout = 55; REG Node = 'COU\[1\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { CLK COU[1] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.500 ns) + CELL(2.300 ns) 15.400 ns Mux0~0 3 COMB LC6_C11 1 " "Info: 3: + IC(4.500 ns) + CELL(2.300 ns) = 15.400 ns; Loc. = LC6_C11; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { COU[1] Mux0~0 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(2.300 ns) 20.000 ns NUMLED\[7\]~60 4 COMB LC3_C1 1 " "Info: 4: + IC(2.300 ns) + CELL(2.300 ns) = 20.000 ns; Loc. = LC3_C1; Fanout = 1; COMB Node = 'NUMLED\[7\]~60'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { Mux0~0 NUMLED[7]~60 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 22.400 ns NUMLED\[7\]~61 5 COMB LC4_C1 1 " "Info: 5: + IC(0.600 ns) + CELL(1.800 ns) = 22.400 ns; Loc. = LC4_C1; Fanout = 1; COMB Node = 'NUMLED\[7\]~61'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[7]~60 NUMLED[7]~61 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 24.800 ns NUMLED\[7\]~62 6 COMB LC6_C1 1 " "Info: 6: + IC(0.600 ns) + CELL(1.800 ns) = 24.800 ns; Loc. = LC6_C1; Fanout = 1; COMB Node = 'NUMLED\[7\]~62'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[7]~61 NUMLED[7]~62 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 27.700 ns NUMLED\[7\]~63 7 COMB LC7_C1 1 " "Info: 7: + IC(0.600 ns) + CELL(2.300 ns) = 27.700 ns; Loc. = LC7_C1; Fanout = 1; COMB Node = 'NUMLED\[7\]~63'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { NUMLED[7]~62 NUMLED[7]~63 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 30.100 ns NUMLED\[7\]~66 8 COMB LC2_C1 8 " "Info: 8: + IC(0.600 ns) + CELL(1.800 ns) = 30.100 ns; Loc. = LC2_C1; Fanout = 8; COMB Node = 'NUMLED\[7\]~66'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[7]~63 NUMLED[7]~66 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(2.300 ns) 36.800 ns NUMLED\[7\]\$latch 9 REG LC2_C19 1 " "Info: 9: + IC(4.400 ns) + CELL(2.300 ns) = 36.800 ns; Loc. = LC2_C19; Fanout = 1; REG Node = 'NUMLED\[7\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { NUMLED[7]~66 NUMLED[7]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.200 ns ( 52.17 % ) " "Info: Total cell delay = 19.200 ns ( 52.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.600 ns ( 47.83 % ) " "Info: Total interconnect delay = 17.600 ns ( 47.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "36.800 ns" { CLK COU[1] Mux0~0 NUMLED[7]~60 NUMLED[7]~61 NUMLED[7]~62 NUMLED[7]~63 NUMLED[7]~66 NUMLED[7]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "36.800 ns" { CLK {} CLK~out {} COU[1] {} Mux0~0 {} NUMLED[7]~60 {} NUMLED[7]~61 {} NUMLED[7]~62 {} NUMLED[7]~63 {} NUMLED[7]~66 {} NUMLED[7]$latch {} } { 0.000ns 0.000ns 4.000ns 4.500ns 2.300ns 0.600ns 0.600ns 0.600ns 0.600ns 4.400ns } { 0.000ns 3.500ns 1.100ns 2.300ns 2.300ns 1.800ns 1.800ns 2.300ns 1.800ns 2.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.300 ns + Longest register pin " "Info: + Longest register to pin delay is 6.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NUMLED\[7\]\$latch 1 REG LC2_C19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_C19; Fanout = 1; REG Node = 'NUMLED\[7\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NUMLED[7]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(5.100 ns) 6.300 ns NUMLED\[7\] 2 PIN PIN_135 0 " "Info: 2: + IC(1.200 ns) + CELL(5.100 ns) = 6.300 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'NUMLED\[7\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { NUMLED[7]$latch NUMLED[7] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.100 ns ( 80.95 % ) " "Info: Total cell delay = 5.100 ns ( 80.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 19.05 % ) " "Info: Total interconnect delay = 1.200 ns ( 19.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { NUMLED[7]$latch NUMLED[7] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { NUMLED[7]$latch {} NUMLED[7] {} } { 0.000ns 1.200ns } { 0.000ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "36.800 ns" { CLK COU[1] Mux0~0 NUMLED[7]~60 NUMLED[7]~61 NUMLED[7]~62 NUMLED[7]~63 NUMLED[7]~66 NUMLED[7]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "36.800 ns" { CLK {} CLK~out {} COU[1] {} Mux0~0 {} NUMLED[7]~60 {} NUMLED[7]~61 {} NUMLED[7]~62 {} NUMLED[7]~63 {} NUMLED[7]~66 {} NUMLED[7]$latch {} } { 0.000ns 0.000ns 4.000ns 4.500ns 2.300ns 0.600ns 0.600ns 0.600ns 0.600ns 4.400ns } { 0.000ns 3.500ns 1.100ns 2.300ns 2.300ns 1.800ns 1.800ns 2.300ns 1.800ns 2.300ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { NUMLED[7]$latch NUMLED[7] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { NUMLED[7]$latch {} NUMLED[7] {} } { 0.000ns 1.200ns } { 0.000ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "NUMLED\[2\]\$latch DISPLAY\[2\] CLK 21.500 ns register " "Info: th for register \"NUMLED\[2\]\$latch\" (data pin = \"DISPLAY\[2\]\", clock pin = \"CLK\") is 21.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 36.000 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 36.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns CLK 1 CLK PIN_122 5 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(1.100 ns) 8.600 ns COU\[1\] 2 REG LC3_C14 55 " "Info: 2: + IC(4.000 ns) + CELL(1.100 ns) = 8.600 ns; Loc. = LC3_C14; Fanout = 55; REG Node = 'COU\[1\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { CLK COU[1] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.500 ns) + CELL(2.300 ns) 15.400 ns Mux0~0 3 COMB LC6_C11 1 " "Info: 3: + IC(4.500 ns) + CELL(2.300 ns) = 15.400 ns; Loc. = LC6_C11; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { COU[1] Mux0~0 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(2.300 ns) 20.000 ns NUMLED\[7\]~60 4 COMB LC3_C1 1 " "Info: 4: + IC(2.300 ns) + CELL(2.300 ns) = 20.000 ns; Loc. = LC3_C1; Fanout = 1; COMB Node = 'NUMLED\[7\]~60'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { Mux0~0 NUMLED[7]~60 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 22.400 ns NUMLED\[7\]~61 5 COMB LC4_C1 1 " "Info: 5: + IC(0.600 ns) + CELL(1.800 ns) = 22.400 ns; Loc. = LC4_C1; Fanout = 1; COMB Node = 'NUMLED\[7\]~61'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[7]~60 NUMLED[7]~61 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 24.800 ns NUMLED\[7\]~62 6 COMB LC6_C1 1 " "Info: 6: + IC(0.600 ns) + CELL(1.800 ns) = 24.800 ns; Loc. = LC6_C1; Fanout = 1; COMB Node = 'NUMLED\[7\]~62'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[7]~61 NUMLED[7]~62 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 27.700 ns NUMLED\[7\]~63 7 COMB LC7_C1 1 " "Info: 7: + IC(0.600 ns) + CELL(2.300 ns) = 27.700 ns; Loc. = LC7_C1; Fanout = 1; COMB Node = 'NUMLED\[7\]~63'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { NUMLED[7]~62 NUMLED[7]~63 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 30.100 ns NUMLED\[7\]~66 8 COMB LC2_C1 8 " "Info: 8: + IC(0.600 ns) + CELL(1.800 ns) = 30.100 ns; Loc. = LC2_C1; Fanout = 8; COMB Node = 'NUMLED\[7\]~66'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[7]~63 NUMLED[7]~66 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(2.300 ns) 36.000 ns NUMLED\[2\]\$latch 9 REG LC4_C10 1 " "Info: 9: + IC(3.600 ns) + CELL(2.300 ns) = 36.000 ns; Loc. = LC4_C10; Fanout = 1; REG Node = 'NUMLED\[2\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { NUMLED[7]~66 NUMLED[2]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.200 ns ( 53.33 % ) " "Info: Total cell delay = 19.200 ns ( 53.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.800 ns ( 46.67 % ) " "Info: Total interconnect delay = 16.800 ns ( 46.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "36.000 ns" { CLK COU[1] Mux0~0 NUMLED[7]~60 NUMLED[7]~61 NUMLED[7]~62 NUMLED[7]~63 NUMLED[7]~66 NUMLED[2]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "36.000 ns" { CLK {} CLK~out {} COU[1] {} Mux0~0 {} NUMLED[7]~60 {} NUMLED[7]~61 {} NUMLED[7]~62 {} NUMLED[7]~63 {} NUMLED[7]~66 {} NUMLED[2]$latch {} } { 0.000ns 0.000ns 4.000ns 4.500ns 2.300ns 0.600ns 0.600ns 0.600ns 0.600ns 3.600ns } { 0.000ns 3.500ns 1.100ns 2.300ns 2.300ns 1.800ns 1.800ns 2.300ns 1.800ns 2.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.500 ns - Shortest pin register " "Info: - Shortest pin to register delay is 14.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns DISPLAY\[2\] 1 CLK PIN_63 4 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_63; Fanout = 4; CLK Node = 'DISPLAY\[2\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DISPLAY[2] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.800 ns) 9.200 ns Equal2~1 2 COMB LC3_C10 26 " "Info: 2: + IC(3.900 ns) + CELL(1.800 ns) = 9.200 ns; Loc. = LC3_C10; Fanout = 26; COMB Node = 'Equal2~1'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { DISPLAY[2] Equal2~1 } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/quartus 2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 12.100 ns NUMLED\[2\]~76 3 COMB LC6_C10 1 " "Info: 3: + IC(0.600 ns) + CELL(2.300 ns) = 12.100 ns; Loc. = LC6_C10; Fanout = 1; COMB Node = 'NUMLED\[2\]~76'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Equal2~1 NUMLED[2]~76 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 14.500 ns NUMLED\[2\]\$latch 4 REG LC4_C10 1 " "Info: 4: + IC(0.600 ns) + CELL(1.800 ns) = 14.500 ns; Loc. = LC4_C10; Fanout = 1; REG Node = 'NUMLED\[2\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[2]~76 NUMLED[2]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.400 ns ( 64.83 % ) " "Info: Total cell delay = 9.400 ns ( 64.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 35.17 % ) " "Info: Total interconnect delay = 5.100 ns ( 35.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { DISPLAY[2] Equal2~1 NUMLED[2]~76 NUMLED[2]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { DISPLAY[2] {} DISPLAY[2]~out {} Equal2~1 {} NUMLED[2]~76 {} NUMLED[2]$latch {} } { 0.000ns 0.000ns 3.900ns 0.600ns 0.600ns } { 0.000ns 3.500ns 1.800ns 2.300ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "36.000 ns" { CLK COU[1] Mux0~0 NUMLED[7]~60 NUMLED[7]~61 NUMLED[7]~62 NUMLED[7]~63 NUMLED[7]~66 NUMLED[2]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "36.000 ns" { CLK {} CLK~out {} COU[1] {} Mux0~0 {} NUMLED[7]~60 {} NUMLED[7]~61 {} NUMLED[7]~62 {} NUMLED[7]~63 {} NUMLED[7]~66 {} NUMLED[2]$latch {} } { 0.000ns 0.000ns 4.000ns 4.500ns 2.300ns 0.600ns 0.600ns 0.600ns 0.600ns 3.600ns } { 0.000ns 3.500ns 1.100ns 2.300ns 2.300ns 1.800ns 1.800ns 2.300ns 1.800ns 2.300ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { DISPLAY[2] Equal2~1 NUMLED[2]~76 NUMLED[2]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { DISPLAY[2] {} DISPLAY[2]~out {} Equal2~1 {} NUMLED[2]~76 {} NUMLED[2]$latch {} } { 0.000ns 0.000ns 3.900ns 0.600ns 0.600ns } { 0.000ns 3.500ns 1.800ns 2.300ns 1.800ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 21:21:11 2019 " "Info: Processing ended: Thu Apr 18 21:21:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
