Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Feb  5 01:00:49 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |                                                                                        WorstPath to Src                                                                                       |                                                                                       Path #1                                                                                       |    WorstPath from Dst    |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |                                                                                                                                                                                         6.250 |                                                                                                                                                                               6.250 |                    6.250 |
| Path Delay                |                                                                                                                                                                                        16.822 |                                                                                                                                                                              17.784 |                    0.588 |
| Logic Delay               | 3.996(24%)                                                                                                                                                                                    | 4.134(24%)                                                                                                                                                                          | 0.158(27%)               |
| Net Delay                 | 12.826(76%)                                                                                                                                                                                   | 13.650(76%)                                                                                                                                                                         | 0.430(73%)               |
| Clock Skew                |                                                                                                                                                                                        -0.166 |                                                                                                                                                                               0.073 |                   -0.231 |
| Slack                     |                                                                                                                                                                                       -10.746 |                                                                                                                                                                             -11.469 |                    5.423 |
| Timing Exception          |                                                                                                                                                                                               |                                                                                                                                                                                     |                          |
| Bounding Box Size         | 20% x 6%                                                                                                                                                                                      | 22% x 4%                                                                                                                                                                            | 0% x 0%                  |
| Clock Region Distance     | (0, 1)                                                                                                                                                                                        | (1, 0)                                                                                                                                                                              | (0, 0)                   |
| Cumulative Fanout         |                                                                                                                                                                                           240 |                                                                                                                                                                                 219 |                        2 |
| Fixed Loc                 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                        0 |
| Fixed Route               |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                        0 |
| Hold Fix Detour           |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                        0 |
| Combined LUT Pairs        |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                        0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                        | Safely Timed             |
| Logic Levels              |                                                                                                                                                                                            36 |                                                                                                                                                                                  34 |                        1 |
| Routes                    |                                                                                                                                                                                            37 |                                                                                                                                                                                  34 |                        1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT3 LUT3 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT4 LUT4 LUT4 LUT5 FDRE | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE           |
| Start Point Clock         | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                            | clk_user                 |
| End Point Clock           | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                            | clk_user                 |
| DSP Block                 | None                                                                                                                                                                                          | None                                                                                                                                                                                | None                     |
| BRAM                      | None                                                                                                                                                                                          | None                                                                                                                                                                                | None                     |
| IO Crossings              |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                        0 |
| SLR Crossings             |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                        0 |
| PBlocks                   |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                        0 |
| High Fanout               |                                                                                                                                                                                            41 |                                                                                                                                                                                  16 |                        1 |
| Dont Touch                |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                        0 |
| Mark Debug                |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                        0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                              | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                              | FDRE/D                   |
| Start Point Pin           | muon_cand_20.pt[1]/C                                                                                                                                                                          | sr_p.sr_1_15.roi_ret_23101/C                                                                                                                                                        | sr_p.sr_2_14.pt_ret_22/C |
| End Point Pin             | sr_p.sr_1_15.roi_ret_23101/D                                                                                                                                                                  | sr_p.sr_2_14.pt_ret_22/D                                                                                                                                                            | sr_p.sr_1[230]/D         |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
|      Characteristics      |                                                                                        WorstPath to Src                                                                                       |                                                                                       Path #2                                                                                       |      WorstPath from Dst      |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
| Requirement               |                                                                                                                                                                                         6.250 |                                                                                                                                                                               6.250 |                        6.250 |
| Path Delay                |                                                                                                                                                                                        16.822 |                                                                                                                                                                              17.684 |                        0.455 |
| Logic Delay               | 3.996(24%)                                                                                                                                                                                    | 4.100(24%)                                                                                                                                                                          | 0.274(61%)                   |
| Net Delay                 | 12.826(76%)                                                                                                                                                                                   | 13.584(76%)                                                                                                                                                                         | 0.181(39%)                   |
| Clock Skew                |                                                                                                                                                                                        -0.166 |                                                                                                                                                                              -0.019 |                       -0.053 |
| Slack                     |                                                                                                                                                                                       -10.746 |                                                                                                                                                                             -11.461 |                        5.733 |
| Timing Exception          |                                                                                                                                                                                               |                                                                                                                                                                                     |                              |
| Bounding Box Size         | 20% x 6%                                                                                                                                                                                      | 22% x 4%                                                                                                                                                                            | 0% x 0%                      |
| Clock Region Distance     | (0, 1)                                                                                                                                                                                        | (1, 0)                                                                                                                                                                              | (0, 0)                       |
| Cumulative Fanout         |                                                                                                                                                                                           240 |                                                                                                                                                                                 219 |                            2 |
| Fixed Loc                 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                            0 |
| Fixed Route               |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                            0 |
| Hold Fix Detour           |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                            0 |
| Combined LUT Pairs        |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                            0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                        | Safely Timed                 |
| Logic Levels              |                                                                                                                                                                                            36 |                                                                                                                                                                                  34 |                            1 |
| Routes                    |                                                                                                                                                                                            37 |                                                                                                                                                                                  34 |                            1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT3 LUT3 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT4 LUT4 LUT4 LUT5 FDRE | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE               |
| Start Point Clock         | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                            | clk_user                     |
| End Point Clock           | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                            | clk_user                     |
| DSP Block                 | None                                                                                                                                                                                          | None                                                                                                                                                                                | None                         |
| BRAM                      | None                                                                                                                                                                                          | None                                                                                                                                                                                | None                         |
| IO Crossings              |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                            0 |
| SLR Crossings             |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                            0 |
| PBlocks                   |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                            0 |
| High Fanout               |                                                                                                                                                                                            41 |                                                                                                                                                                                  16 |                            1 |
| Dont Touch                |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                            0 |
| Mark Debug                |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                            0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                              | FDRE/C                       |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                              | FDRE/D                       |
| Start Point Pin           | muon_cand_20.pt[1]/C                                                                                                                                                                          | sr_p.sr_1_15.roi_ret_23101/C                                                                                                                                                        | sr_p.sr_2_14.sector_ret_10/C |
| End Point Pin             | sr_p.sr_1_15.roi_ret_23101/D                                                                                                                                                                  | sr_p.sr_2_14.sector_ret_10/D                                                                                                                                                        | sr_p.sr_1[227]/D             |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
|      Characteristics      |                                                                                        WorstPath to Src                                                                                       |                                                                                          Path #3                                                                                         |     WorstPath from Dst     |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
| Requirement               |                                                                                                                                                                                         6.250 |                                                                                                                                                                                    6.250 |                      6.250 |
| Path Delay                |                                                                                                                                                                                        16.822 |                                                                                                                                                                                   17.773 |                      3.258 |
| Logic Delay               | 3.996(24%)                                                                                                                                                                                    | 4.076(23%)                                                                                                                                                                               | 0.355(11%)                 |
| Net Delay                 | 12.826(76%)                                                                                                                                                                                   | 13.697(77%)                                                                                                                                                                              | 2.903(89%)                 |
| Clock Skew                |                                                                                                                                                                                        -0.166 |                                                                                                                                                                                    0.070 |                     -0.232 |
| Slack                     |                                                                                                                                                                                       -10.746 |                                                                                                                                                                                  -11.461 |                      2.752 |
| Timing Exception          |                                                                                                                                                                                               |                                                                                                                                                                                          |                            |
| Bounding Box Size         | 20% x 6%                                                                                                                                                                                      | 22% x 4%                                                                                                                                                                                 | 7% x 2%                    |
| Clock Region Distance     | (0, 1)                                                                                                                                                                                        | (1, 0)                                                                                                                                                                                   | (0, 0)                     |
| Cumulative Fanout         |                                                                                                                                                                                           240 |                                                                                                                                                                                      225 |                         19 |
| Fixed Loc                 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |                          0 |
| Fixed Route               |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |                          0 |
| Hold Fix Detour           |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |                          0 |
| Combined LUT Pairs        |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |                          0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                             | Safely Timed               |
| Logic Levels              |                                                                                                                                                                                            36 |                                                                                                                                                                                       35 |                          3 |
| Routes                    |                                                                                                                                                                                            37 |                                                                                                                                                                                       35 |                          3 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT3 LUT3 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT4 LUT4 LUT4 LUT5 FDRE | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 FDRE   |
| Start Point Clock         | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                                 | clk_user                   |
| End Point Clock           | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                                 | clk_user                   |
| DSP Block                 | None                                                                                                                                                                                          | None                                                                                                                                                                                     | None                       |
| BRAM                      | None                                                                                                                                                                                          | None                                                                                                                                                                                     | None                       |
| IO Crossings              |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |                          0 |
| SLR Crossings             |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |                          0 |
| PBlocks                   |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |                          0 |
| High Fanout               |                                                                                                                                                                                            41 |                                                                                                                                                                                       15 |                         16 |
| Dont Touch                |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |                          0 |
| Mark Debug                |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |                          0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                                   | FDRE/C                     |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                                   | FDRE/D                     |
| Start Point Pin           | muon_cand_20.pt[1]/C                                                                                                                                                                          | sr_p.sr_1_15.roi_ret_23101/C                                                                                                                                                             | sr_p.sr_2_15.roi_ret_599/C |
| End Point Pin             | sr_p.sr_1_15.roi_ret_23101/D                                                                                                                                                                  | sr_p.sr_2_15.roi_ret_599/D                                                                                                                                                               | sr_p.sr_1[247]/D           |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |                                                                                        WorstPath to Src                                                                                       |                                                                                       Path #4                                                                                       |       WorstPath from Dst      |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                                                                                                                                                                                         6.250 |                                                                                                                                                                               6.250 |                         6.250 |
| Path Delay                |                                                                                                                                                                                        16.804 |                                                                                                                                                                              17.619 |                         2.573 |
| Logic Delay               | 4.266(26%)                                                                                                                                                                                    | 4.204(24%)                                                                                                                                                                          | 0.628(25%)                    |
| Net Delay                 | 12.538(74%)                                                                                                                                                                                   | 13.415(76%)                                                                                                                                                                         | 1.945(75%)                    |
| Clock Skew                |                                                                                                                                                                                        -0.061 |                                                                                                                                                                              -0.075 |                        -0.141 |
| Slack                     |                                                                                                                                                                                       -10.623 |                                                                                                                                                                             -11.452 |                         3.528 |
| Timing Exception          |                                                                                                                                                                                               |                                                                                                                                                                                     |                               |
| Bounding Box Size         | 21% x 5%                                                                                                                                                                                      | 23% x 3%                                                                                                                                                                            | 2% x 1%                       |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                        | (1, 1)                                                                                                                                                                              | (0, 0)                        |
| Cumulative Fanout         |                                                                                                                                                                                           250 |                                                                                                                                                                                 219 |                            19 |
| Fixed Loc                 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                             0 |
| Fixed Route               |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                             0 |
| Hold Fix Detour           |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                             0 |
| Combined LUT Pairs        |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                             0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                        | Safely Timed                  |
| Logic Levels              |                                                                                                                                                                                            36 |                                                                                                                                                                                  34 |                             3 |
| Routes                    |                                                                                                                                                                                            37 |                                                                                                                                                                                  34 |                             3 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT3 LUT3 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT5 LUT4 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 FDRE      |
| Start Point Clock         | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                            | clk_user                      |
| End Point Clock           | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                            | clk_user                      |
| DSP Block                 | None                                                                                                                                                                                          | None                                                                                                                                                                                | None                          |
| BRAM                      | None                                                                                                                                                                                          | None                                                                                                                                                                                | None                          |
| IO Crossings              |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                             0 |
| SLR Crossings             |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                             0 |
| PBlocks                   |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                             0 |
| High Fanout               |                                                                                                                                                                                            41 |                                                                                                                                                                                  16 |                            16 |
| Dont Touch                |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                             0 |
| Mark Debug                |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                              | FDRE/C                        |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                              | FDRE/D                        |
| Start Point Pin           | muon_cand_20.pt[1]/C                                                                                                                                                                          | sr_p.sr_1_15.roi_ret_25451/C                                                                                                                                                        | sr_p.sr_2_15.sector_ret_301/C |
| End Point Pin             | sr_p.sr_1_15.roi_ret_25451/D                                                                                                                                                                  | sr_p.sr_2_15.sector_ret_301/D                                                                                                                                                       | sr_p.sr_1[243]/D              |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |                                                                                        WorstPath to Src                                                                                       |                                                                                       Path #5                                                                                       |     WorstPath from Dst    |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                                                                                                                                                                                         6.250 |                                                                                                                                                                               6.250 |                     6.250 |
| Path Delay                |                                                                                                                                                                                        16.822 |                                                                                                                                                                              17.646 |                     0.523 |
| Logic Delay               | 3.996(24%)                                                                                                                                                                                    | 3.993(23%)                                                                                                                                                                          | 0.137(27%)                |
| Net Delay                 | 12.826(76%)                                                                                                                                                                                   | 13.653(77%)                                                                                                                                                                         | 0.386(73%)                |
| Clock Skew                |                                                                                                                                                                                        -0.166 |                                                                                                                                                                              -0.023 |                    -0.061 |
| Slack                     |                                                                                                                                                                                       -10.746 |                                                                                                                                                                             -11.427 |                     5.657 |
| Timing Exception          |                                                                                                                                                                                               |                                                                                                                                                                                     |                           |
| Bounding Box Size         | 20% x 6%                                                                                                                                                                                      | 22% x 4%                                                                                                                                                                            | 1% x 0%                   |
| Clock Region Distance     | (0, 1)                                                                                                                                                                                        | (1, 0)                                                                                                                                                                              | (0, 0)                    |
| Cumulative Fanout         |                                                                                                                                                                                           240 |                                                                                                                                                                                 219 |                         2 |
| Fixed Loc                 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                         0 |
| Fixed Route               |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                         0 |
| Hold Fix Detour           |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                         0 |
| Combined LUT Pairs        |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                         0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                        | Safely Timed              |
| Logic Levels              |                                                                                                                                                                                            36 |                                                                                                                                                                                  34 |                         1 |
| Routes                    |                                                                                                                                                                                            37 |                                                                                                                                                                                  34 |                         1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT3 LUT3 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT4 LUT4 LUT4 LUT5 FDRE | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE            |
| Start Point Clock         | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                            | clk_user                  |
| End Point Clock           | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                            | clk_user                  |
| DSP Block                 | None                                                                                                                                                                                          | None                                                                                                                                                                                | None                      |
| BRAM                      | None                                                                                                                                                                                          | None                                                                                                                                                                                | None                      |
| IO Crossings              |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                         0 |
| SLR Crossings             |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                         0 |
| PBlocks                   |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                         0 |
| High Fanout               |                                                                                                                                                                                            41 |                                                                                                                                                                                  16 |                         1 |
| Dont Touch                |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                         0 |
| Mark Debug                |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                         0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                              | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                              | FDRE/D                    |
| Start Point Pin           | muon_cand_20.pt[1]/C                                                                                                                                                                          | sr_p.sr_1_15.roi_ret_23101/C                                                                                                                                                        | sr_p.sr_2_14.roi_ret_22/C |
| End Point Pin             | sr_p.sr_1_15.roi_ret_23101/D                                                                                                                                                                  | sr_p.sr_2_14.roi_ret_22/D                                                                                                                                                           | sr_p.sr_1[233]/D          |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                    Path #6                                                                                                   |                                                                                    WorstPath from Dst                                                                                    |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                        6.250 |                                                                                                                                                                                    6.250 |
| Path Delay                |               0.694 |                                                                                                                                                                                                       17.761 |                                                                                                                                                                                   16.894 |
| Logic Delay               | 0.099(15%)          | 4.994(29%)                                                                                                                                                                                                   | 4.327(26%)                                                                                                                                                                               |
| Net Delay                 | 0.595(85%)          | 12.767(71%)                                                                                                                                                                                                  | 12.567(74%)                                                                                                                                                                              |
| Clock Skew                |              -0.114 |                                                                                                                                                                                                        0.097 |                                                                                                                                                                                   -0.259 |
| Slack                     |               5.433 |                                                                                                                                                                                                      -11.423 |                                                                                                                                                                                  -10.911 |
| Timing Exception          |                     |                                                                                                                                                                                                              |                                                                                                                                                                                          |
| Bounding Box Size         | 1% x 0%             | 20% x 4%                                                                                                                                                                                                     | 22% x 3%                                                                                                                                                                                 |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                       | (1, 1)                                                                                                                                                                                   |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                          261 |                                                                                                                                                                                      201 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                        0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                 | Safely Timed                                                                                                                                                                             |
| Logic Levels              |                   0 |                                                                                                                                                                                                           39 |                                                                                                                                                                                       35 |
| Routes                    |                   1 |                                                                                                                                                                                                           39 |                                                                                                                                                                                       35 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                     | clk_user                                                                                                                                                                                 |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                     | clk_user                                                                                                                                                                                 |
| DSP Block                 | None                | None                                                                                                                                                                                                         | None                                                                                                                                                                                     |
| BRAM                      | None                | None                                                                                                                                                                                                         | None                                                                                                                                                                                     |
| IO Crossings              |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                        0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                        0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                        0 |
| High Fanout               |                   1 |                                                                                                                                                                                                           63 |                                                                                                                                                                                       16 |
| Dont Touch                |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                        0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                       | FDRE/C                                                                                                                                                                                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                       | FDRE/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[22]/C    | muon_cand_1.pt[2]/C                                                                                                                                                                                          | sr_p.sr_1_10.roi_ret_652_2/C                                                                                                                                                             |
| End Point Pin             | muon_cand_1.pt[2]/D | sr_p.sr_1_10.roi_ret_652_2/D                                                                                                                                                                                 | sr_p.sr_2_15.sector_ret_301/D                                                                                                                                                            |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |                                                                                        WorstPath to Src                                                                                       |                                                                                          Path #7                                                                                         |       WorstPath from Dst      |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                                                                                                                                                                                         6.250 |                                                                                                                                                                                    6.250 |                         6.250 |
| Path Delay                |                                                                                                                                                                                        16.822 |                                                                                                                                                                                   17.685 |                         3.374 |
| Logic Delay               | 3.996(24%)                                                                                                                                                                                    | 3.963(23%)                                                                                                                                                                               | 0.640(19%)                    |
| Net Delay                 | 12.826(76%)                                                                                                                                                                                   | 13.722(77%)                                                                                                                                                                              | 2.734(81%)                    |
| Clock Skew                |                                                                                                                                                                                        -0.166 |                                                                                                                                                                                    0.027 |                        -0.135 |
| Slack                     |                                                                                                                                                                                       -10.746 |                                                                                                                                                                                  -11.416 |                         2.733 |
| Timing Exception          |                                                                                                                                                                                               |                                                                                                                                                                                          |                               |
| Bounding Box Size         | 20% x 6%                                                                                                                                                                                      | 23% x 4%                                                                                                                                                                                 | 5% x 2%                       |
| Clock Region Distance     | (0, 1)                                                                                                                                                                                        | (1, 0)                                                                                                                                                                                   | (0, 0)                        |
| Cumulative Fanout         |                                                                                                                                                                                           240 |                                                                                                                                                                                      225 |                            20 |
| Fixed Loc                 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |                             0 |
| Fixed Route               |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |                             0 |
| Hold Fix Detour           |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |                             0 |
| Combined LUT Pairs        |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |                             0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                             | Safely Timed                  |
| Logic Levels              |                                                                                                                                                                                            36 |                                                                                                                                                                                       35 |                             4 |
| Routes                    |                                                                                                                                                                                            37 |                                                                                                                                                                                       35 |                             4 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT3 LUT3 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT4 LUT4 LUT4 LUT5 FDRE | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                                 | clk_user                      |
| End Point Clock           | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                                 | clk_user                      |
| DSP Block                 | None                                                                                                                                                                                          | None                                                                                                                                                                                     | None                          |
| BRAM                      | None                                                                                                                                                                                          | None                                                                                                                                                                                     | None                          |
| IO Crossings              |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |                             0 |
| SLR Crossings             |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |                             0 |
| PBlocks                   |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |                             0 |
| High Fanout               |                                                                                                                                                                                            41 |                                                                                                                                                                                       15 |                            16 |
| Dont Touch                |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |                             0 |
| Mark Debug                |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                                   | FDRE/C                        |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                                   | FDRE/D                        |
| Start Point Pin           | muon_cand_20.pt[1]/C                                                                                                                                                                          | sr_p.sr_1_15.roi_ret_23101/C                                                                                                                                                             | sr_p.sr_2_15.pt_ret_295/C     |
| End Point Pin             | sr_p.sr_1_15.roi_ret_23101/D                                                                                                                                                                  | sr_p.sr_2_15.pt_ret_295/D                                                                                                                                                                | sr_p.sr_1[243]/D              |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
|      Characteristics      |                                                                                        WorstPath to Src                                                                                       |                                                                                       Path #8                                                                                       |      WorstPath from Dst      |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
| Requirement               |                                                                                                                                                                                         6.250 |                                                                                                                                                                               6.250 |                        6.250 |
| Path Delay                |                                                                                                                                                                                        16.822 |                                                                                                                                                                              17.624 |                        0.489 |
| Logic Delay               | 3.996(24%)                                                                                                                                                                                    | 3.979(23%)                                                                                                                                                                          | 0.197(41%)                   |
| Net Delay                 | 12.826(76%)                                                                                                                                                                                   | 13.645(77%)                                                                                                                                                                         | 0.292(59%)                   |
| Clock Skew                |                                                                                                                                                                                        -0.166 |                                                                                                                                                                              -0.023 |                       -0.122 |
| Slack                     |                                                                                                                                                                                       -10.746 |                                                                                                                                                                             -11.405 |                        5.630 |
| Timing Exception          |                                                                                                                                                                                               |                                                                                                                                                                                     |                              |
| Bounding Box Size         | 20% x 6%                                                                                                                                                                                      | 22% x 4%                                                                                                                                                                            | 1% x 0%                      |
| Clock Region Distance     | (0, 1)                                                                                                                                                                                        | (1, 0)                                                                                                                                                                              | (0, 0)                       |
| Cumulative Fanout         |                                                                                                                                                                                           240 |                                                                                                                                                                                 219 |                            2 |
| Fixed Loc                 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                            0 |
| Fixed Route               |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                            0 |
| Hold Fix Detour           |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                            0 |
| Combined LUT Pairs        |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                            0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                        | Safely Timed                 |
| Logic Levels              |                                                                                                                                                                                            36 |                                                                                                                                                                                  34 |                            1 |
| Routes                    |                                                                                                                                                                                            37 |                                                                                                                                                                                  34 |                            1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT3 LUT3 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT4 LUT4 LUT4 LUT5 FDRE | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE               |
| Start Point Clock         | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                            | clk_user                     |
| End Point Clock           | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                            | clk_user                     |
| DSP Block                 | None                                                                                                                                                                                          | None                                                                                                                                                                                | None                         |
| BRAM                      | None                                                                                                                                                                                          | None                                                                                                                                                                                | None                         |
| IO Crossings              |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                            0 |
| SLR Crossings             |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                            0 |
| PBlocks                   |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                            0 |
| High Fanout               |                                                                                                                                                                                            41 |                                                                                                                                                                                  16 |                            1 |
| Dont Touch                |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                            0 |
| Mark Debug                |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                            0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                              | FDRE/C                       |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                              | FDRE/D                       |
| Start Point Pin           | muon_cand_20.pt[1]/C                                                                                                                                                                          | sr_p.sr_1_15.roi_ret_23101/C                                                                                                                                                        | sr_p.sr_2_14.sector_ret_16/C |
| End Point Pin             | sr_p.sr_1_15.roi_ret_23101/D                                                                                                                                                                  | sr_p.sr_2_14.sector_ret_16/D                                                                                                                                                        | sr_p.sr_1[224]/D             |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
|      Characteristics      |                                                                                        WorstPath to Src                                                                                       |                                                                                       Path #9                                                                                       |     WorstPath from Dst     |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
| Requirement               |                                                                                                                                                                                         6.250 |                                                                                                                                                                               6.250 |                      6.250 |
| Path Delay                |                                                                                                                                                                                        16.804 |                                                                                                                                                                              17.552 |                      2.924 |
| Logic Delay               | 4.266(26%)                                                                                                                                                                                    | 4.190(24%)                                                                                                                                                                          | 0.385(14%)                 |
| Net Delay                 | 12.538(74%)                                                                                                                                                                                   | 13.362(76%)                                                                                                                                                                         | 2.539(86%)                 |
| Clock Skew                |                                                                                                                                                                                        -0.061 |                                                                                                                                                                              -0.094 |                     -0.163 |
| Slack                     |                                                                                                                                                                                       -10.623 |                                                                                                                                                                             -11.404 |                      3.154 |
| Timing Exception          |                                                                                                                                                                                               |                                                                                                                                                                                     |                            |
| Bounding Box Size         | 21% x 5%                                                                                                                                                                                      | 22% x 3%                                                                                                                                                                            | 8% x 1%                    |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                        | (1, 1)                                                                                                                                                                              | (0, 0)                     |
| Cumulative Fanout         |                                                                                                                                                                                           250 |                                                                                                                                                                                 219 |                         19 |
| Fixed Loc                 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                          0 |
| Fixed Route               |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                          0 |
| Hold Fix Detour           |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                          0 |
| Combined LUT Pairs        |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                          0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                        | Safely Timed               |
| Logic Levels              |                                                                                                                                                                                            36 |                                                                                                                                                                                  34 |                          3 |
| Routes                    |                                                                                                                                                                                            37 |                                                                                                                                                                                  34 |                          3 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT3 LUT3 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT5 LUT4 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 FDRE   |
| Start Point Clock         | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                            | clk_user                   |
| End Point Clock           | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                            | clk_user                   |
| DSP Block                 | None                                                                                                                                                                                          | None                                                                                                                                                                                | None                       |
| BRAM                      | None                                                                                                                                                                                          | None                                                                                                                                                                                | None                       |
| IO Crossings              |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                          0 |
| SLR Crossings             |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                          0 |
| PBlocks                   |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                          0 |
| High Fanout               |                                                                                                                                                                                            41 |                                                                                                                                                                                  16 |                         16 |
| Dont Touch                |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                          0 |
| Mark Debug                |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                          0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                              | FDRE/C                     |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                              | FDRE/D                     |
| Start Point Pin           | muon_cand_20.pt[1]/C                                                                                                                                                                          | sr_p.sr_1_15.roi_ret_25451/C                                                                                                                                                        | sr_p.sr_2_15.roi_ret_688/C |
| End Point Pin             | sr_p.sr_1_15.roi_ret_25451/D                                                                                                                                                                  | sr_p.sr_2_15.roi_ret_688/D                                                                                                                                                          | sr_p.sr_1[247]/D           |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |                                                                                        WorstPath to Src                                                                                       |                                                                                       Path #10                                                                                      |       WorstPath from Dst      |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                                                                                                                                                                                         6.250 |                                                                                                                                                                               6.250 |                         6.250 |
| Path Delay                |                                                                                                                                                                                        16.822 |                                                                                                                                                                              17.782 |                         3.236 |
| Logic Delay               | 3.996(24%)                                                                                                                                                                                    | 3.951(23%)                                                                                                                                                                          | 0.527(17%)                    |
| Net Delay                 | 12.826(76%)                                                                                                                                                                                   | 13.831(77%)                                                                                                                                                                         | 2.709(83%)                    |
| Clock Skew                |                                                                                                                                                                                        -0.166 |                                                                                                                                                                               0.137 |                        -0.257 |
| Slack                     |                                                                                                                                                                                       -10.746 |                                                                                                                                                                             -11.403 |                         2.748 |
| Timing Exception          |                                                                                                                                                                                               |                                                                                                                                                                                     |                               |
| Bounding Box Size         | 20% x 6%                                                                                                                                                                                      | 23% x 4%                                                                                                                                                                            | 7% x 1%                       |
| Clock Region Distance     | (0, 1)                                                                                                                                                                                        | (1, 0)                                                                                                                                                                              | (0, 0)                        |
| Cumulative Fanout         |                                                                                                                                                                                           240 |                                                                                                                                                                                 223 |                            20 |
| Fixed Loc                 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                             0 |
| Fixed Route               |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                             0 |
| Hold Fix Detour           |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                             0 |
| Combined LUT Pairs        |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                             0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                        | Safely Timed                  |
| Logic Levels              |                                                                                                                                                                                            36 |                                                                                                                                                                                  34 |                             4 |
| Routes                    |                                                                                                                                                                                            37 |                                                                                                                                                                                  34 |                             4 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT3 LUT3 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT4 LUT4 LUT4 LUT5 FDRE | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                            | clk_user                      |
| End Point Clock           | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                            | clk_user                      |
| DSP Block                 | None                                                                                                                                                                                          | None                                                                                                                                                                                | None                          |
| BRAM                      | None                                                                                                                                                                                          | None                                                                                                                                                                                | None                          |
| IO Crossings              |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                             0 |
| SLR Crossings             |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                             0 |
| PBlocks                   |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                             0 |
| High Fanout               |                                                                                                                                                                                            41 |                                                                                                                                                                                  15 |                            16 |
| Dont Touch                |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                             0 |
| Mark Debug                |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                              | FDRE/C                        |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                              | FDRE/D                        |
| Start Point Pin           | muon_cand_20.pt[1]/C                                                                                                                                                                          | sr_p.sr_1_15.roi_ret_23101/C                                                                                                                                                        | sr_p.sr_2_15.sector_ret_212/C |
| End Point Pin             | sr_p.sr_1_15.roi_ret_23101/D                                                                                                                                                                  | sr_p.sr_2_15.sector_ret_212/D                                                                                                                                                       | sr_p.sr_1[243]/D              |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+-----+-----+-----+-----+-----+----+----+----+----+
| End Point Clock | Requirement | 30 | 31 |  32 |  33 |  34 |  35 |  36 | 37 | 38 | 39 | 40 |
+-----------------+-------------+----+----+-----+-----+-----+-----+-----+----+----+----+----+
| clk_user        | 6.250ns     | 16 | 98 | 175 | 198 | 136 | 125 | 130 | 78 | 25 | 14 |  5 |
+-----------------+-------------+----+----+-----+-----+-----+-----+-----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


