
ubuntu-preinstalled/sg_reassign:     file format elf32-littlearm


Disassembly of section .init:

00000828 <.init>:
 828:	push	{r3, lr}
 82c:	bl	1310 <sg_ll_reassign_blocks@plt+0x99c>
 830:	pop	{r3, pc}

Disassembly of section .plt:

00000834 <raise@plt-0x14>:
 834:	push	{lr}		; (str lr, [sp, #-4]!)
 838:	ldr	lr, [pc, #4]	; 844 <raise@plt-0x4>
 83c:	add	lr, pc, lr
 840:	ldr	pc, [lr, #8]!
 844:	andeq	r2, r1, ip, lsl r7

00000848 <raise@plt>:
 848:	add	ip, pc, #0, 12
 84c:	add	ip, ip, #73728	; 0x12000
 850:	ldr	pc, [ip, #1820]!	; 0x71c

00000854 <__cxa_finalize@plt>:
 854:	add	ip, pc, #0, 12
 858:	add	ip, ip, #73728	; 0x12000
 85c:	ldr	pc, [ip, #1812]!	; 0x714

00000860 <fgets@plt>:
 860:	add	ip, pc, #0, 12
 864:	add	ip, ip, #73728	; 0x12000
 868:	ldr	pc, [ip, #1804]!	; 0x70c

0000086c <sg_cmds_close_device@plt>:
 86c:	add	ip, pc, #0, 12
 870:	add	ip, ip, #73728	; 0x12000
 874:	ldr	pc, [ip, #1796]!	; 0x704

00000878 <__stack_chk_fail@plt>:
 878:	add	ip, pc, #0, 12
 87c:	add	ip, ip, #73728	; 0x12000
 880:	ldr	pc, [ip, #1788]!	; 0x6fc

00000884 <pr2serr@plt>:
 884:	add	ip, pc, #0, 12
 888:	add	ip, ip, #73728	; 0x12000
 88c:	ldr	pc, [ip, #1780]!	; 0x6f4

00000890 <hex2stdout@plt>:
 890:	add	ip, pc, #0, 12
 894:	add	ip, ip, #73728	; 0x12000
 898:	ldr	pc, [ip, #1772]!	; 0x6ec

0000089c <__libc_start_main@plt>:
 89c:	add	ip, pc, #0, 12
 8a0:	add	ip, ip, #73728	; 0x12000
 8a4:	ldr	pc, [ip, #1764]!	; 0x6e4

000008a8 <__gmon_start__@plt>:
 8a8:	add	ip, pc, #0, 12
 8ac:	add	ip, ip, #73728	; 0x12000
 8b0:	ldr	pc, [ip, #1756]!	; 0x6dc

000008b4 <getopt_long@plt>:
 8b4:	add	ip, pc, #0, 12
 8b8:	add	ip, ip, #73728	; 0x12000
 8bc:	ldr	pc, [ip, #1748]!	; 0x6d4

000008c0 <strlen@plt>:
 8c0:	add	ip, pc, #0, 12
 8c4:	add	ip, ip, #73728	; 0x12000
 8c8:	ldr	pc, [ip, #1740]!	; 0x6cc

000008cc <strchr@plt>:
 8cc:	add	ip, pc, #0, 12
 8d0:	add	ip, ip, #73728	; 0x12000
 8d4:	ldr	pc, [ip, #1732]!	; 0x6c4

000008d8 <sg_if_can2stderr@plt>:
 8d8:	add	ip, pc, #0, 12
 8dc:	add	ip, ip, #73728	; 0x12000
 8e0:	ldr	pc, [ip, #1724]!	; 0x6bc

000008e4 <__isoc99_sscanf@plt>:
 8e4:	add	ip, pc, #0, 12
 8e8:	add	ip, ip, #73728	; 0x12000
 8ec:	ldr	pc, [ip, #1716]!	; 0x6b4

000008f0 <memset@plt>:
 8f0:	add	ip, pc, #0, 12
 8f4:	add	ip, ip, #73728	; 0x12000
 8f8:	ldr	pc, [ip, #1708]!	; 0x6ac

000008fc <__printf_chk@plt>:
 8fc:	add	ip, pc, #0, 12
 900:	add	ip, ip, #73728	; 0x12000
 904:	ldr	pc, [ip, #1700]!	; 0x6a4

00000908 <sg_convert_errno@plt>:
 908:	add	ip, pc, #0, 12
 90c:	add	ip, ip, #73728	; 0x12000
 910:	ldr	pc, [ip, #1692]!	; 0x69c

00000914 <safe_strerror@plt>:
 914:	add	ip, pc, #0, 12
 918:	add	ip, ip, #73728	; 0x12000
 91c:	ldr	pc, [ip, #1684]!	; 0x694

00000920 <sg_get_llnum_nomult@plt>:
 920:	add	ip, pc, #0, 12
 924:	add	ip, ip, #73728	; 0x12000
 928:	ldr	pc, [ip, #1676]!	; 0x68c

0000092c <strpbrk@plt>:
 92c:	add	ip, pc, #0, 12
 930:	add	ip, ip, #73728	; 0x12000
 934:	ldr	pc, [ip, #1668]!	; 0x684

00000938 <sg_get_category_sense_str@plt>:
 938:	add	ip, pc, #0, 12
 93c:	add	ip, ip, #73728	; 0x12000
 940:	ldr	pc, [ip, #1660]!	; 0x67c

00000944 <sg_cmds_open_device@plt>:
 944:	add	ip, pc, #0, 12
 948:	add	ip, ip, #73728	; 0x12000
 94c:	ldr	pc, [ip, #1652]!	; 0x674

00000950 <sg_ll_read_defect10@plt>:
 950:	add	ip, pc, #0, 12
 954:	add	ip, ip, #73728	; 0x12000
 958:	ldr	pc, [ip, #1644]!	; 0x66c

0000095c <abort@plt>:
 95c:	add	ip, pc, #0, 12
 960:	add	ip, ip, #73728	; 0x12000
 964:	ldr	pc, [ip, #1636]!	; 0x664

00000968 <strspn@plt>:
 968:	add	ip, pc, #0, 12
 96c:	add	ip, ip, #73728	; 0x12000
 970:	ldr	pc, [ip, #1628]!	; 0x65c

00000974 <sg_ll_reassign_blocks@plt>:
 974:	add	ip, pc, #0, 12
 978:	add	ip, ip, #73728	; 0x12000
 97c:	ldr	pc, [ip, #1620]!	; 0x654

Disassembly of section .text:

00000980 <.text>:
     980:	svcmi	0x00f0e92d
     984:	cfstr32	mvfx2, [sp, #-0]
     988:	strmi	r8, [r1], r4, lsl #22
     98c:	ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     990:			; <UNDEFINED> instruction: 0xf8df462e
     994:	ldrbtmi	r2, [fp], #-2100	; 0xfffff7cc
     998:	bne	fe43c1c0 <sg_ll_reassign_blocks@plt+0xfe43b84c>
     99c:	stmdane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     9a0:	cfstr32mi	mvfx15, [r1, #692]	; 0x2b4
     9a4:	cdp	0, 0, cr11, cr9, cr15, {4}
     9a8:	ldrbtmi	r3, [r9], #-2576	; 0xfffff5f0
     9ac:	stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     9b0:	strpl	lr, [r8, #-2509]	; 0xfffff633
     9b4:	beq	163cdf0 <sg_ll_reassign_blocks@plt+0x163c47c>
     9b8:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
     9bc:	movwls	r5, #42251	; 0xa50b
     9c0:	stmib	sp, {r1, r2, r3, r5, r8, r9, fp, sp, pc}^
     9c4:	movwls	r5, #25860	; 0x6504
     9c8:	orrmi	pc, r1, #54525952	; 0x3400000
     9cc:	teqcc	r4, #16, 10	; 0x4000000
     9d0:	stmib	sp, {r0, r2, r3, r8, sl, ip, pc}^
     9d4:	stmpl	sl, {r1, r2, r3, r8, sl, ip, lr}
     9d8:	ubfxvc	pc, pc, #17, #25
     9dc:	andsvs	r6, sl, r2, lsl r8
     9e0:	andeq	pc, r0, #79	; 0x4f
     9e4:	ubfxcc	pc, pc, #17, #17
     9e8:	ldrbtmi	r4, [fp], #-1151	; 0xfffffb81
     9ec:			; <UNDEFINED> instruction: 0xf8df9307
     9f0:	strbmi	r2, [r8], -ip, ror #15
     9f4:	bcc	43c260 <sg_ll_reassign_blocks@plt+0x43b8ec>
     9f8:			; <UNDEFINED> instruction: 0xf8cd2400
     9fc:	ldrbtmi	sl, [sl], #-0
     a00:	bne	fe43c268 <sg_ll_reassign_blocks@plt+0xfe43b8f4>
     a04:	andmi	pc, r0, sl, asr #17
     a08:	svc	0x0054f7ff
     a0c:			; <UNDEFINED> instruction: 0xf0001c43
     a10:			; <UNDEFINED> instruction: 0xf1a08182
     a14:	blcs	dc1718 <sg_ll_reassign_blocks@plt+0xdc0da4>
     a18:	sbcshi	pc, r8, r0, lsl #4
     a1c:			; <UNDEFINED> instruction: 0xf003e8df
     a20:			; <UNDEFINED> instruction: 0xd6d6d6ba
     a24:			; <UNDEFINED> instruction: 0xd6d6d6d6
     a28:			; <UNDEFINED> instruction: 0xd6d6b6d6
     a2c:			; <UNDEFINED> instruction: 0xd6d6d6d6
     a30:			; <UNDEFINED> instruction: 0xd6d6d6d6
     a34:	bicslt	sp, r6, #224395264	; 0xd600000
     a38:			; <UNDEFINED> instruction: 0xd6d6d6d6
     a3c:			; <UNDEFINED> instruction: 0xd6d6d6d6
     a40:			; <UNDEFINED> instruction: 0xd65ed6d6
     a44:			; <UNDEFINED> instruction: 0xd6415bd6
     a48:			; <UNDEFINED> instruction: 0xd6d6ba1f
     a4c:			; <UNDEFINED> instruction: 0xd6d628d6
     a50:			; <UNDEFINED> instruction: 0xd6d61cd6
     a54:	sbcscs	sp, r6, #224395264	; 0xd600000
     a58:	movwls	r2, #17153	; 0x4301
     a5c:	movwcs	lr, #6087	; 0x17c7
     a60:	strb	r9, [r4, r5, lsl #6]
     a64:	movwcc	r9, #6920	; 0x1b08
     a68:	movwcs	r9, #4872	; 0x1308
     a6c:	ldr	r9, [lr, ip, lsl #6]!
     a70:			; <UNDEFINED> instruction: 0xf8df9807
     a74:	stcls	7, cr3, [r6], {108}	; 0x6c
     a78:			; <UNDEFINED> instruction: 0x1768f8df
     a7c:			; <UNDEFINED> instruction: 0xf1a458c3
     a80:	ldrbtmi	r0, [r9], #-612	; 0xfffffd9c
     a84:			; <UNDEFINED> instruction: 0xf7ff6818
     a88:	stmdacs	r1, {r1, r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
     a8c:	adcshi	pc, lr, #64	; 0x40
     a90:	stclcc	8, cr15, [r4], #-336	; 0xfffffeb0
     a94:	vqdmulh.s<illegal width 8>	d2, d0, d1
     a98:			; <UNDEFINED> instruction: 0xf00382b9
     a9c:	tstls	r0, #67108864	; 0x4000000
     aa0:	stmdals	r7, {r0, r2, r5, r7, r8, r9, sl, sp, lr, pc}
     aa4:			; <UNDEFINED> instruction: 0x3738f8df
     aa8:			; <UNDEFINED> instruction: 0xf8df9c06
     aac:	stmiapl	r3, {r2, r3, r4, r5, r8, r9, sl, ip}^
     ab0:	rsbeq	pc, r4, #164, 2	; 0x29
     ab4:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
     ab8:	svc	0x0014f7ff
     abc:			; <UNDEFINED> instruction: 0xf0402801
     ac0:			; <UNDEFINED> instruction: 0xf85482ab
     ac4:	blcs	4fc5c <sg_ll_reassign_blocks@plt+0x4f2e8>
     ac8:	adchi	pc, r6, #0, 4
     acc:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
     ad0:	movwls	r9, #61453	; 0xf00d
     ad4:	movwcs	lr, #6027	; 0x178b
     ad8:	str	r9, [r8, lr, lsl #6]
     adc:			; <UNDEFINED> instruction: 0xf44f9b06
     ae0:	mrscs	r5, R8_usr
     ae4:	tstls	r2, #88, 22	; 0x16000
     ae8:			; <UNDEFINED> instruction: 0xf7ff4618
     aec:			; <UNDEFINED> instruction: 0xf8dfef02
     af0:	bls	1ce6b8 <sg_ll_reassign_blocks@plt+0x1cdd44>
     af4:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
     af8:			; <UNDEFINED> instruction: 0xf0002c00
     afc:	stmdavc	r3!, {r0, r1, r3, r5, r8, pc}
     b00:			; <UNDEFINED> instruction: 0xf0002b2d
     b04:	strtmi	r8, [r0], -r5, lsl #1
     b08:	mrc	7, 6, APSR_nzcv, cr10, cr15, {7}
     b0c:			; <UNDEFINED> instruction: 0x16dcf8df
     b10:			; <UNDEFINED> instruction: 0x46054479
     b14:			; <UNDEFINED> instruction: 0xf7ff4620
     b18:	addmi	lr, r5, #40, 30	; 0xa0
     b1c:	blls	1b50b0 <sg_ll_reassign_blocks@plt+0x1b473c>
     b20:	strcs	r4, [r0, #-1696]	; 0xfffff960
     b24:	strbteq	pc, [r0], -r3, lsr #3	; <UNPREDICTABLE>
     b28:			; <UNDEFINED> instruction: 0xe00b46b3
     b2c:	svclt	0x00182800
     b30:	svclt	0x00984286
     b34:	strcc	r4, [r1, #-1584]	; 0xfffff9d0
     b38:	stmdaeq	r1, {r8, ip, sp, lr, pc}
     b3c:	svcvs	0x0080f5b5
     b40:	rsbshi	pc, sl, #0
     b44:			; <UNDEFINED> instruction: 0xf7ff4640
     b48:	mcrrne	14, 14, lr, lr, cr12
     b4c:	svclt	0x00084602
     b50:	svccc	0x00fff1b0
     b54:			; <UNDEFINED> instruction: 0xf000460b
     b58:			; <UNDEFINED> instruction: 0x212c819b
     b5c:	stmib	fp!, {r6, r9, sl, lr}^
     b60:			; <UNDEFINED> instruction: 0xf7ff2302
     b64:			; <UNDEFINED> instruction: 0x2120eeb4
     b68:	strbmi	r4, [r0], -r6, lsl #12
     b6c:	mcr	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     b70:	bicsle	r2, fp, r0, lsl #28
     b74:	bicsle	r2, lr, r0, lsl #16
     b78:	bls	18df84 <sg_ll_reassign_blocks@plt+0x18d610>
     b7c:	strcs	r2, [r1], -r0, lsl #6
     b80:	stclcc	8, cr15, [r4], #-264	; 0xfffffef8
     b84:	movwcs	lr, #5939	; 0x1733
     b88:	ldr	r9, [r0, -fp, lsl #6]!
     b8c:	movwcc	r9, #6921	; 0x1b09
     b90:	str	r9, [ip, -r9, lsl #6]!
     b94:			; <UNDEFINED> instruction: 0x0658f8df
     b98:	ldrbtmi	r2, [r8], #-1536	; 0xfffffa00
     b9c:	mrc	7, 3, APSR_nzcv, cr2, cr15, {7}
     ba0:			; <UNDEFINED> instruction: 0x1650f8df
     ba4:	orrmi	pc, r1, #54525952	; 0x3400000
     ba8:			; <UNDEFINED> instruction: 0x261cf8df
     bac:	ldrbtmi	r3, [r9], #-820	; 0xfffffccc
     bb0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
     bb4:	subsmi	r6, r1, sl, lsl r8
     bb8:	rscshi	pc, sp, #64	; 0x40
     bbc:			; <UNDEFINED> instruction: 0xf50d4630
     bc0:	andlt	r4, pc, r1, lsl #27
     bc4:	blhi	13bec0 <sg_ll_reassign_blocks@plt+0x13b54c>
     bc8:	svchi	0x00f0e8bd
     bcc:			; <UNDEFINED> instruction: 0xf8df4601
     bd0:	strcs	r0, [r1], -r8, lsr #12
     bd4:			; <UNDEFINED> instruction: 0xf7ff4478
     bd8:			; <UNDEFINED> instruction: 0xf8dfee56
     bdc:	ldrbtmi	r0, [r8], #-1568	; 0xfffff9e0
     be0:	mrc	7, 2, APSR_nzcv, cr0, cr15, {7}
     be4:			; <UNDEFINED> instruction: 0xf8dfe7dc
     be8:	mcrrne	6, 1, r1, r2, cr8
     bec:			; <UNDEFINED> instruction: 0x0614f8df
     bf0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
     bf4:	mcr	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     bf8:	stcls	3, cr2, [r6], {1}
     bfc:			; <UNDEFINED> instruction: 0x0608f8df
     c00:			; <UNDEFINED> instruction: 0xf8444478
     c04:			; <UNDEFINED> instruction: 0xf7ff3c64
     c08:			; <UNDEFINED> instruction: 0xf854ee3e
     c0c:	strb	r6, [r7, r4, ror #24]
     c10:			; <UNDEFINED> instruction: 0xf8df2100
     c14:			; <UNDEFINED> instruction: 0x460835f8
     c18:	stmdbls	r7, {r0, r2, r3, r9, sl, lr}
     c1c:	andpl	pc, r2, #54525952	; 0x3400000
     c20:	mcr	2, 0, r3, cr8, cr0, {1}
     c24:	stmiapl	fp, {r4, r9, fp, ip, pc}^
     c28:	bcs	fe43c454 <sg_ll_reassign_blocks@plt+0xfe43bae0>
     c2c:	subge	pc, ip, sp, asr #17
     c30:	pkhbtmi	r4, r2, r0, lsl #13
     c34:	blls	465880 <sg_ll_reassign_blocks@plt+0x464f0c>
     c38:	orrvs	pc, r0, pc, asr #8
     c3c:	ldmdavs	sl, {r6, r9, sl, lr}
     c40:	mcr	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     c44:	subsle	r2, sl, r0, lsl #16
     c48:			; <UNDEFINED> instruction: 0xf7ff4640
     c4c:	stmdacs	r0, {r1, r3, r4, r5, r9, sl, fp, sp, lr, pc}
     c50:	mcrne	0, 2, sp, cr3, cr0, {2}
     c54:			; <UNDEFINED> instruction: 0xf8184604
     c58:	bcs	288c6c <sg_ll_reassign_blocks@plt+0x2882f8>
     c5c:	stmdbls	sl, {r2, r4, r6, ip, lr, pc}
     c60:			; <UNDEFINED> instruction: 0xf7ff4640
     c64:	adcmi	lr, r0, #2080	; 0x820
     c68:	suble	r4, r3, r6, lsl #12
     c6c:	andcc	pc, r0, r8, lsl r8	; <UNPREDICTABLE>
     c70:	bl	207508 <sg_ll_reassign_blocks@plt+0x206b94>
     c74:	blcs	8c307c <sg_ll_reassign_blocks@plt+0x8c2708>
     c78:			; <UNDEFINED> instruction: 0xf8dfd03c
     c7c:			; <UNDEFINED> instruction: 0x46481594
     c80:			; <UNDEFINED> instruction: 0xf7ff4479
     c84:	addmi	lr, r4, #1824	; 0x720
     c88:			; <UNDEFINED> instruction: 0xf819dd04
     c8c:	blcs	8ccc94 <sg_ll_reassign_blocks@plt+0x8cc320>
     c90:	andshi	pc, r1, #64	; 0x40
     c94:	strpl	pc, [r0], -r5, lsl #2
     c98:	vmovcc.32	d1[0], r9
     c9c:	bl	c9ca4 <sg_ll_reassign_blocks@plt+0xc9330>
     ca0:	ands	r0, r8, r6, asr #13
     ca4:			; <UNDEFINED> instruction: 0xf5b11961
     ca8:	ble	155cab0 <sg_ll_reassign_blocks@plt+0x155c13c>
     cac:	ldrtmi	r4, [r9], -r8, asr #12
     cb0:	movwcs	lr, #10726	; 0x29e6
     cb4:			; <UNDEFINED> instruction: 0xf7ff3401
     cb8:			; <UNDEFINED> instruction: 0x4683ee3a
     cbc:	ldrtmi	fp, [r9], -r8, asr #3
     cc0:	mrc	7, 2, APSR_nzcv, cr2, cr15, {7}
     cc4:	andcc	pc, r0, fp, lsl r8	; <UNPREDICTABLE>
     cc8:	stmdbeq	r0, {r0, r1, r3, r8, r9, fp, sp, lr, pc}
     ccc:			; <UNDEFINED> instruction: 0xf5b4b18b
     cd0:			; <UNDEFINED> instruction: 0xf0006f80
     cd4:	strbmi	r8, [r8], -r8, ror #1
     cd8:	mcr	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     cdc:	mrrcne	6, 0, r4, r9, cr11
     ce0:	svclt	0x00084602
     ce4:	svccc	0x00fff1b2
     ce8:			; <UNDEFINED> instruction: 0xf899d1dc
     cec:	blcs	8cccf4 <sg_ll_reassign_blocks@plt+0x8cc380>
     cf0:	strtmi	sp, [r5], #-348	; 0xfffffea4
     cf4:	beq	7d124 <sg_ll_reassign_blocks@plt+0x7c7b0>
     cf8:	svcvc	0x0000f5ba
     cfc:	mrc	1, 0, sp, cr8, cr11, {4}
     d00:			; <UNDEFINED> instruction: 0xf8dd9a10
     d04:	ldr	sl, [r8, -ip, asr #32]!
     d08:			; <UNDEFINED> instruction: 0xf8082200
     d0c:	blcs	8d20 <sg_ll_reassign_blocks@plt+0x83ac>
     d10:			; <UNDEFINED> instruction: 0x461cd0f0
     d14:	bls	1faba8 <sg_ll_reassign_blocks@plt+0x1fa234>
     d18:	ldrbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
     d1c:	andhi	pc, r3, r2, asr r8	; <UNPREDICTABLE>
     d20:	ldrdcs	pc, [r0], -r8
     d24:	blle	812254 <sg_ll_reassign_blocks@plt+0x8118e0>
     d28:	blls	3125cc <sg_ll_reassign_blocks@plt+0x311c58>
     d2c:	suble	r2, sp, r0, lsl #22
     d30:	blcs	27964 <sg_ll_reassign_blocks@plt+0x26ff0>
     d34:			; <UNDEFINED> instruction: 0xf8dfd04d
     d38:	ldrbtmi	r0, [r8], #-1248	; 0xfffffb20
     d3c:	stc	7, cr15, [r2, #1020]!	; 0x3fc
     d40:	ldrbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
     d44:			; <UNDEFINED> instruction: 0xf8df2600
     d48:	ldrbtmi	r0, [r9], #-1240	; 0xfffffb28
     d4c:			; <UNDEFINED> instruction: 0xf7ff4478
     d50:			; <UNDEFINED> instruction: 0xe725ed9a
     d54:	ldrb	r2, [r0, -r0, lsr #6]
     d58:	strbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
     d5c:	strbeq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
     d60:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
     d64:	stc	7, cr15, [lr, #1020]	; 0x3fc
     d68:	cdp	7, 1, cr14, cr8, cr6, {2}
     d6c:	mrrcne	10, 9, r1, r3, cr0
     d70:			; <UNDEFINED> instruction: 0xf851454b
     d74:			; <UNDEFINED> instruction: 0xf8c87022
     d78:	ble	ff58cd80 <sg_ll_reassign_blocks@plt+0xff58c40c>
     d7c:	bpl	fe43c5e4 <sg_ll_reassign_blocks@plt+0xfe43bc70>
     d80:	strtmi	pc, [r8], #2271	; 0x8df
     d84:			; <UNDEFINED> instruction: 0xf855447c
     d88:	strtmi	r1, [r0], -r3, lsr #32
     d8c:	ldcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
     d90:	ldrdcc	pc, [r0], -r8
     d94:			; <UNDEFINED> instruction: 0xf8c83301
     d98:	strbmi	r3, [fp, #-0]
     d9c:			; <UNDEFINED> instruction: 0xf8dfdbf3
     da0:			; <UNDEFINED> instruction: 0x26010490
     da4:			; <UNDEFINED> instruction: 0xf7ff4478
     da8:	ldrbt	lr, [r9], lr, ror #26
     dac:	bcc	fe43c618 <sg_ll_reassign_blocks@plt+0xfe43bca4>
     db0:			; <UNDEFINED> instruction: 0xf8df4652
     db4:	andcc	r1, r1, #128, 8	; 0x80000000
     db8:	ldrbteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     dbc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
     dc0:	movweq	lr, #15273	; 0x3ba9
     dc4:			; <UNDEFINED> instruction: 0xf7ff3301
     dc8:			; <UNDEFINED> instruction: 0xe715ed5e
     dcc:	blcs	27a00 <sg_ll_reassign_blocks@plt+0x2708c>
     dd0:	svccs	0x0000d1b6
     dd4:	cmphi	ip, r0	; <UNPREDICTABLE>
     dd8:	blcs	279f0 <sg_ll_reassign_blocks@plt+0x2707c>
     ddc:	blls	17537c <sg_ll_reassign_blocks@plt+0x174a08>
     de0:	cmnle	r3, r0, lsl #22
     de4:			; <UNDEFINED> instruction: 0xf0002d00
     de8:	mcrcs	1, 0, r8, cr0, cr13, {0}
     dec:	tsthi	sl, r0	; <UNPREDICTABLE>
     df0:	ldrtmi	r9, [lr], r6, lsl #22
     df4:			; <UNDEFINED> instruction: 0xf06f9e04
     df8:			; <UNDEFINED> instruction: 0xf1a30001
     dfc:	svcls	0x000f0458
     e00:	strtmi	r2, [r0], r0, lsl #2
     e04:	strtmi	r4, [r1], r4, lsr #13
     e08:	ldm	ip!, {r0, r2, r3, sl, fp, ip, pc}^
     e0c:	addsmi	r2, r9, #134217728	; 0x8000000
     e10:	addsmi	fp, r0, #8, 30
     e14:	sfmcs	f5, 1, [r0], {5}
     e18:	teqhi	r0, r0	; <UNPREDICTABLE>
     e1c:			; <UNDEFINED> instruction: 0xf0002f00
     e20:			; <UNDEFINED> instruction: 0x36018130
     e24:	blle	ffc118e4 <sg_ll_reassign_blocks@plt+0xffc10f70>
     e28:	ldrbtmi	r9, [r7], -sp, lsl #22
     e2c:	strbmi	r9, [ip], -pc, lsl #20
     e30:	svclt	0x00082b00
     e34:	andls	r4, sp, #27262976	; 0x1a00000
     e38:	andpl	pc, r2, #54525952	; 0x3400000
     e3c:	cfsh32pl	mvfx15, mvfx2, #13
     e40:			; <UNDEFINED> instruction: 0x46ab3230
     e44:	rndeqe	f7, #0.5
     e48:	cdp	13, 0, cr9, cr9, cr13, {0}
     e4c:	movwcs	r2, #2704	; 0xa90
     e50:	ldrmi	r2, [r4], r4, lsl #12
     e54:	ldrbmi	lr, [r2], -lr
     e58:	blt	2f684 <sg_ll_reassign_blocks@plt+0x2ed10>
     e5c:	smlabteq	r0, sl, r9, lr
     e60:			; <UNDEFINED> instruction: 0xf84cca03
     e64:	strcc	r0, [r8], -r6
     e68:	andne	pc, r4, r9, asr #17
     e6c:	ldrbmi	r3, [fp, #-769]	; 0xfffffcff
     e70:	addhi	pc, fp, r0, lsl #5
     e74:	sbceq	lr, r3, #4, 22	; 0x1000
     e78:	eorsne	pc, r3, r4, asr r8	; <UNPREDICTABLE>
     e7c:	stmdbeq	r6, {r2, r3, r8, r9, fp, sp, lr, pc}
     e80:	stccs	8, cr6, [r0, #-320]	; 0xfffffec0
     e84:	blt	275628 <sg_ll_reassign_blocks@plt+0x274cb4>
     e88:	andne	pc, r6, ip, asr #16
     e8c:	strb	r3, [sp, r4, lsl #12]!
     e90:	bl	fea13640 <sg_ll_reassign_blocks@plt+0xfea12ccc>
     e94:	stmiami	sl!, {r2, r9}^
     e98:	ldrbtmi	r3, [r9], #-513	; 0xfffffdff
     e9c:			; <UNDEFINED> instruction: 0xf7ff4478
     ea0:	movwcs	lr, #7410	; 0x1cf2
     ea4:	vmax.s8	d30, d16, d25
     ea8:	str	r4, [r2, -r1, lsl #8]!
     eac:			; <UNDEFINED> instruction: 0xf0402e00
     eb0:	bls	2212ec <sg_ll_reassign_blocks@plt+0x220978>
     eb4:			; <UNDEFINED> instruction: 0x46384631
     eb8:	stcl	7, cr15, [r4, #-1020]	; 0xfffffc04
     ebc:	vmull.p8	<illegal reg q8.5>, d0, d4
     ec0:	blls	221218 <sg_ll_reassign_blocks@plt+0x2208a4>
     ec4:	cfsh32pl	mvfx15, mvfx2, #13
     ec8:	rndeqe	f7, #0.5
     ecc:	strls	r2, [r2], -r4, lsl #10
     ed0:			; <UNDEFINED> instruction: 0xf1ae9303
     ed4:	strls	r0, [r1, #-776]	; 0xfffffcf8
     ed8:	cdp	3, 0, cr9, cr9, cr0, {0}
     edc:			; <UNDEFINED> instruction: 0xf84e3a90
     ee0:	strtmi	r6, [fp], -r8, lsl #24
     ee4:	stmdbls	r4, {r0, r2, r9, fp, ip, pc}
     ee8:	ldc	7, cr15, [r2, #-1020]!	; 0xfffffc04
     eec:	strmi	r9, [r6], -r6, lsl #22
     ef0:	stcleq	8, cr15, [r4], #-268	; 0xfffffef4
     ef4:			; <UNDEFINED> instruction: 0xf0402800
     ef8:	blls	261330 <sg_ll_reassign_blocks@plt+0x2609bc>
     efc:			; <UNDEFINED> instruction: 0xf0402b00
     f00:	mnfem	f0, f3
     f04:	ldmdavc	sl, {r4, r7, r9, fp, ip, sp}^
     f08:			; <UNDEFINED> instruction: 0xf0020710
     f0c:			; <UNDEFINED> instruction: 0xf0020310
     f10:			; <UNDEFINED> instruction: 0xf1400108
     f14:	blcs	212d8 <sg_ll_reassign_blocks@plt+0x20964>
     f18:	rschi	pc, ip, r0
     f1c:	ldrbtmi	r4, [sp], #-3529	; 0xfffff237
     f20:	blcs	27b48 <sg_ll_reassign_blocks@plt+0x271d4>
     f24:	rschi	pc, sp, r0, asr #32
     f28:	bcc	fe43c794 <sg_ll_reassign_blocks@plt+0xfe43be20>
     f2c:			; <UNDEFINED> instruction: 0xf0017859
     f30:	stmdbcs	r5, {r0, r1, r2, r8}
     f34:	mrshi	pc, R10_usr	; <UNPREDICTABLE>
     f38:	blt	10230a0 <sg_ll_reassign_blocks@plt+0x102272c>
     f3c:	strmi	fp, [r3], -r0, lsl #5
     f40:			; <UNDEFINED> instruction: 0xf0002800
     f44:	bmi	ff02131c <sg_ll_reassign_blocks@plt+0xff0209a8>
     f48:	bl	92138 <sg_ll_reassign_blocks@plt+0x917c4>
     f4c:	ldmdbvs	r1, {r0, r7, r9}
     f50:			; <UNDEFINED> instruction: 0xf0002900
     f54:			; <UNDEFINED> instruction: 0xf00080fe
     f58:	ldmibmi	ip!, {r0, r1, r2, r3, r4, r5, r9, fp, ip, sp, lr, pc}
     f5c:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
     f60:	andcs	r4, r1, r3, lsl #12
     f64:	stcl	7, cr15, [sl], {255}	; 0xff
     f68:			; <UNDEFINED> instruction: 0xf7ff4620
     f6c:	blls	1bc174 <sg_ll_reassign_blocks@plt+0x1bb800>
     f70:			; <UNDEFINED> instruction: 0xf8432800
     f74:	vqdmulh.s<illegal width 8>	d16, d0, d0[5]
     f78:	strcs	r8, [r0], -lr, lsl #2
     f7c:	blcs	27ba4 <sg_ll_reassign_blocks@plt+0x27230>
     f80:	cdpcs	0, 0, cr13, cr0, cr7, {3}
     f84:			; <UNDEFINED> instruction: 0x2663bfb8
     f88:	bls	43a7b8 <sg_ll_reassign_blocks@plt+0x439e44>
     f8c:	uasxmi	r1, sp, r3
     f90:	subsle	r2, r9, r0, lsl #20
     f94:			; <UNDEFINED> instruction: 0xf84eba1b
     f98:	bls	20ffc0 <sg_ll_reassign_blocks@plt+0x20f64c>
     f9c:	ldrtmi	r2, [r8], -r0, lsl #2
     fa0:	ldcl	7, cr15, [r0], {255}	; 0xff
     fa4:	blle	18087bc <sg_ll_reassign_blocks@plt+0x1807e48>
     fa8:	blcs	27be8 <sg_ll_reassign_blocks@plt+0x27274>
     fac:	blls	23559c <sg_ll_reassign_blocks@plt+0x234c28>
     fb0:	strls	r2, [r0], -r1, lsl #10
     fb4:	movwls	r9, #10768	; 0x2a10
     fb8:	vnmls.f16	s18, s18, s26
     fbc:	strls	r3, [r1, #-2704]	; 0xfffff570
     fc0:	ldcl	7, cr15, [r8], {255}	; 0xff
     fc4:	strmi	r9, [r6], -r6, lsl #22
     fc8:	stcleq	8, cr15, [r4], #-268	; 0xfffffef4
     fcc:	sbcle	r2, fp, r0, lsl #16
     fd0:	strpl	pc, [r1, #-1293]	; 0xfffffaf3
     fd4:	strcc	r2, [r0, #-336]!	; 0xfffffeb0
     fd8:	strtmi	r9, [sl], -r8, lsl #22
     fdc:	stc	7, cr15, [ip], #1020	; 0x3fc
     fe0:			; <UNDEFINED> instruction: 0x4629489b
     fe4:			; <UNDEFINED> instruction: 0xf7ff4478
     fe8:	strtmi	lr, [r0], -lr, asr #24
     fec:	ldc	7, cr15, [lr], #-1020	; 0xfffffc04
     ff0:	stmdacs	r0, {r1, r2, r8, r9, fp, ip, pc}
     ff4:	stcleq	8, cr15, [r4], #-268	; 0xfffffef4
     ff8:	submi	sp, r0, #192, 20	; 0xc0000
     ffc:	stc	7, cr15, [sl], {255}	; 0xff
    1000:	ldmmi	r4, {r0, r9, sl, lr}
    1004:			; <UNDEFINED> instruction: 0xf7ff4478
    1008:			; <UNDEFINED> instruction: 0xe7b7ec3e
    100c:			; <UNDEFINED> instruction: 0x26014892
    1010:			; <UNDEFINED> instruction: 0xf7ff4478
    1014:	strb	lr, [r3, #3128]	; 0xc38
    1018:			; <UNDEFINED> instruction: 0x26014890
    101c:			; <UNDEFINED> instruction: 0xf7ff4478
    1020:	ldr	lr, [sp, #3122]!	; 0xc32
    1024:	strcs	r4, [r1], -lr, lsl #17
    1028:			; <UNDEFINED> instruction: 0xf7ff4478
    102c:	stmmi	sp, {r2, r3, r5, sl, fp, sp, lr, pc}
    1030:			; <UNDEFINED> instruction: 0xf7ff4478
    1034:	ldr	lr, [r3, #3112]!	; 0xc28
    1038:	stmmi	ip, {r0, r1, r3, r7, r8, fp, lr}
    103c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1040:	stc	7, cr15, [r0], #-1020	; 0xfffffc04
    1044:	ldrb	r2, [r8, #769]	; 0x301
    1048:	bcs	fe43c8b4 <sg_ll_reassign_blocks@plt+0xfe43bf40>
    104c:	subshi	fp, r3, fp, asr sl
    1050:	stmmi	r7, {r0, r1, r5, r7, r8, r9, sl, sp, lr, pc}
    1054:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    1058:	ldc	7, cr15, [lr], #-1020	; 0xfffffc04
    105c:	orrsle	r2, r0, r0, lsl #16
    1060:	ldrbtmi	r4, [r8], #-2180	; 0xfffff77c
    1064:	stc	7, cr15, [lr], {255}	; 0xff
    1068:	blls	23ae9c <sg_ll_reassign_blocks@plt+0x23a528>
    106c:	blcs	11a04 <sg_ll_reassign_blocks@plt+0x11090>
    1070:			; <UNDEFINED> instruction: 0x4620d136
    1074:	mcrr	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    1078:	ldrb	r4, [pc, -r6, lsl #12]!
    107c:			; <UNDEFINED> instruction: 0x464c4677
    1080:	ldmdami	sp!, {r1, r3, r4, r6, r7, r9, sl, sp, lr, pc}^
    1084:			; <UNDEFINED> instruction: 0x261f1c71
    1088:			; <UNDEFINED> instruction: 0xf7ff4478
    108c:	str	lr, [r7, #3068]	; 0xbfc
    1090:			; <UNDEFINED> instruction: 0x2601487a
    1094:			; <UNDEFINED> instruction: 0xf7ff4478
    1098:	ldmdami	r9!, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    109c:			; <UNDEFINED> instruction: 0xf7ff4478
    10a0:	ldrb	lr, [sp, #-3058]!	; 0xfffff40e
    10a4:	ldrbtmi	r4, [r8], #-2167	; 0xfffff789
    10a8:	bl	ffb3f0ac <sg_ll_reassign_blocks@plt+0xffb3e738>
    10ac:	blcs	27cd4 <sg_ll_reassign_blocks@plt+0x27360>
    10b0:			; <UNDEFINED> instruction: 0x2600d156
    10b4:	ldmdane	r3!, {r2, r4, r5, r6, r8, sl, sp, lr, pc}
    10b8:	ldmdami	r4!, {r0, r1, r4, r5, r6, r8, fp, lr}^
    10bc:	movwcc	r4, #5714	; 0x1652
    10c0:	ldrbtmi	r3, [r9], #-513	; 0xfffffdff
    10c4:			; <UNDEFINED> instruction: 0xf7ff4478
    10c8:	ldr	lr, [r5, #3038]	; 0xbde
    10cc:			; <UNDEFINED> instruction: 0x261f4870
    10d0:			; <UNDEFINED> instruction: 0xf7ff4478
    10d4:	stmdami	pc!, {r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    10d8:			; <UNDEFINED> instruction: 0xf7ff4478
    10dc:	ldrb	lr, [pc, #-3028]	; 510 <raise@plt-0x338>
    10e0:			; <UNDEFINED> instruction: 0xf7ff4620
    10e4:			; <UNDEFINED> instruction: 0x4639ec18
    10e8:	stmdami	fp!, {r1, r9, sl, lr}^
    10ec:			; <UNDEFINED> instruction: 0xf7ff4478
    10f0:	ldr	lr, [lr, sl, asr #23]!
    10f4:	cmple	r4, r0, lsl #18
    10f8:	subsle	r2, lr, r0, lsl #22
    10fc:	ldrbtmi	r4, [sp], #-3431	; 0xfffff299
    1100:	stmdami	r7!, {r1, r2, r3, r8, r9, sl, sp, lr, pc}^
    1104:	andeq	pc, r7, #2
    1108:	ldrbtmi	r2, [r8], #-260	; 0xfffffefc
    110c:	bl	feebf110 <sg_ll_reassign_blocks@plt+0xfeebe79c>
    1110:			; <UNDEFINED> instruction: 0xf50de70a
    1114:	blls	216520 <sg_ll_reassign_blocks@plt+0x215bac>
    1118:	cmpcs	r0, r0, lsr #10
    111c:			; <UNDEFINED> instruction: 0xf7ff462a
    1120:	stmdami	r0!, {r2, r3, sl, fp, sp, lr, pc}^
    1124:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    1128:	bl	feb3f12c <sg_ll_reassign_blocks@plt+0xfeb3e7b8>
    112c:	ldmdbmi	lr, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    1130:	andcs	r4, r1, sl, lsr #12
    1134:			; <UNDEFINED> instruction: 0xf7ff4479
    1138:	ldr	lr, [r5, -r2, ror #23]
    113c:	ldrbtmi	r4, [r8], #-2139	; 0xfffff7a5
    1140:	bl	fe83f144 <sg_ll_reassign_blocks@plt+0xfe83e7d0>
    1144:	bcc	fe43c9b0 <sg_ll_reassign_blocks@plt+0xfe43c03c>
    1148:	blt	16e32bc <sg_ll_reassign_blocks@plt+0x16e2948>
    114c:	blcs	2dbc0 <sg_ll_reassign_blocks@plt+0x2d24c>
    1150:	ldmdbmi	r7, {r0, r2, r3, r5, r6, r7, ip, lr, pc}^
    1154:	andcs	r4, r1, sl, lsr #12
    1158:			; <UNDEFINED> instruction: 0xf7ff4479
    115c:			; <UNDEFINED> instruction: 0xe703ebd0
    1160:	strcs	r4, [r0], #-2132	; 0xfffff7ac
    1164:	ldrbtmi	r4, [r8], #-3668	; 0xfffff1ac
    1168:	bl	fe33f16c <sg_ll_reassign_blocks@plt+0xfe33e7f8>
    116c:	ldm	r8!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    1170:	strcc	r2, [r1], #-770	; 0xfffffcfe
    1174:	andcs	r4, r1, r1, lsr r6
    1178:	bl	ff03f17c <sg_ll_reassign_blocks@plt+0xff03e808>
    117c:	blle	ffd91c34 <sg_ll_reassign_blocks@plt+0xffd912c0>
    1180:	stclmi	7, cr14, [lr, #-604]	; 0xfffffda4
    1184:	uxtab16	r4, fp, sp, ror #8
    1188:	beq	fe43c9f4 <sg_ll_reassign_blocks@plt+0xfe43c080>
    118c:	andcs	r4, r1, #42991616	; 0x2900000
    1190:	bl	1fbf194 <sg_ll_reassign_blocks@plt+0x1fbe820>
    1194:	submi	lr, r0, #232, 12	; 0xe800000
    1198:	bl	fef3f19c <sg_ll_reassign_blocks@plt+0xfef3e828>
    119c:	stmdami	r8, {r0, r9, sl, lr}^
    11a0:			; <UNDEFINED> instruction: 0xf7ff4478
    11a4:	blls	1bbf6c <sg_ll_reassign_blocks@plt+0x1bb5f8>
    11a8:	stcleq	8, cr15, [r4], #-332	; 0xfffffeb4
    11ac:			; <UNDEFINED> instruction: 0xf7ff4240
    11b0:	strmi	lr, [r6], -ip, lsr #23
    11b4:			; <UNDEFINED> instruction: 0xf7ffe6e2
    11b8:	stmdami	r2, {r5, r6, r8, r9, fp, sp, lr, pc}^
    11bc:			; <UNDEFINED> instruction: 0xf7ff4478
    11c0:	ldrb	lr, [r1], r2, ror #22
    11c4:	andeq	r2, r1, lr, ror #12
    11c8:	andeq	r0, r0, r0, lsl #1
    11cc:			; <UNDEFINED> instruction: 0x000125b2
    11d0:	andeq	r0, r0, r0, lsl #27
    11d4:			; <UNDEFINED> instruction: 0x00000db8
    11d8:	andeq	r2, r1, r2, ror r5
    11dc:	andeq	r0, r0, sl, lsr #26
    11e0:	muleq	r0, ip, r0
    11e4:	andeq	r0, r0, lr, ror sp
    11e8:	andeq	r0, r0, ip, asr #26
    11ec:			; <UNDEFINED> instruction: 0x00000cb8
    11f0:	muleq	r0, r2, ip
    11f4:	andeq	r2, r1, lr, lsr #7
    11f8:	andeq	r1, r0, ip, lsl r1
    11fc:	andeq	r0, r0, lr, asr #24
    1200:	andeq	r1, r0, r0, asr #9
    1204:	strdeq	r0, [r0], -r6
    1208:	andeq	r1, r0, ip, lsr #8
    120c:	andeq	r0, r0, ip, lsl #1
    1210:			; <UNDEFINED> instruction: 0x00000abc
    1214:	andeq	r0, r0, r4, lsl #1
    1218:	strdeq	r0, [r0], -sl
    121c:	andeq	r1, r0, lr, lsl r0
    1220:	andeq	r1, r0, ip, lsr #32
    1224:	andeq	r1, r0, r0, asr r3
    1228:	andeq	r0, r0, r2, lsr #20
    122c:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    1230:	andeq	r0, r0, r8, lsl #21
    1234:	strdeq	r1, [r0], -r4
    1238:	andeq	r0, r0, r6, ror #19
    123c:	andeq	r1, r0, r6, lsl r2
    1240:	andeq	r0, r0, ip, asr #18
    1244:	ldrdeq	r0, [r0], -r6
    1248:	andeq	r1, r0, r8, ror #2
    124c:	andeq	r1, r0, r6, asr r0
    1250:	ldrdeq	r0, [r0], -r4
    1254:	andeq	r1, r0, r8, asr #32
    1258:			; <UNDEFINED> instruction: 0x00000cb8
    125c:	andeq	r0, r0, r8, ror #15
    1260:			; <UNDEFINED> instruction: 0x00000db0
    1264:	strdeq	r0, [r0], -ip
    1268:	andeq	r1, r0, r4, ror r0
    126c:	andeq	r0, r0, r6, asr #14
    1270:	andeq	r0, r0, r6, ror pc
    1274:	andeq	r0, r0, r2, lsl #31
    1278:	andeq	r0, r0, r0, lsl #27
    127c:	strdeq	r0, [r0], -r4
    1280:	muleq	r0, r0, r7
    1284:			; <UNDEFINED> instruction: 0x00000db2
    1288:	andeq	r0, r0, lr, ror #31
    128c:	muleq	r0, r8, r6
    1290:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1294:	andeq	r0, r0, r4, asr r7
    1298:	andeq	r0, r0, r8, asr sp
    129c:	andeq	r0, r0, r6, lsl r6
    12a0:	andeq	r0, r0, r2, lsl lr
    12a4:	andeq	r0, r0, sl, lsr #27
    12a8:	andeq	r0, r0, r4, lsl lr
    12ac:	andeq	r0, r0, r2, lsr #28
    12b0:	andeq	r0, r0, r8, lsr #28
    12b4:	andeq	r0, r0, lr, lsl sp
    12b8:	andeq	r0, r0, r0, asr #26
    12bc:	andeq	r0, r0, ip, asr r5
    12c0:	andeq	r0, r0, ip, lsr #29
    12c4:	andeq	r0, r0, r0, lsr sp
    12c8:	bleq	3d40c <sg_ll_reassign_blocks@plt+0x3ca98>
    12cc:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    12d0:	strbtmi	fp, [sl], -r2, lsl #24
    12d4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    12d8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    12dc:	ldrmi	sl, [sl], #776	; 0x308
    12e0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    12e4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    12e8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    12ec:			; <UNDEFINED> instruction: 0xf85a4b06
    12f0:	stmdami	r6, {r0, r1, ip, sp}
    12f4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    12f8:	b	ff43f2fc <sg_ll_reassign_blocks@plt+0xff43e988>
    12fc:	bl	bbf300 <sg_ll_reassign_blocks@plt+0xbbe98c>
    1300:	andeq	r1, r1, r0, ror #24
    1304:	andeq	r0, r0, r4, ror r0
    1308:	muleq	r0, r0, r0
    130c:	muleq	r0, r4, r0
    1310:	ldr	r3, [pc, #20]	; 132c <sg_ll_reassign_blocks@plt+0x9b8>
    1314:	ldr	r2, [pc, #20]	; 1330 <sg_ll_reassign_blocks@plt+0x9bc>
    1318:	add	r3, pc, r3
    131c:	ldr	r2, [r3, r2]
    1320:	cmp	r2, #0
    1324:	bxeq	lr
    1328:	b	8a8 <__gmon_start__@plt>
    132c:	andeq	r1, r1, r0, asr #24
    1330:	andeq	r0, r0, r8, lsl #1
    1334:	blmi	1d3354 <sg_ll_reassign_blocks@plt+0x1d29e0>
    1338:	bmi	1d2520 <sg_ll_reassign_blocks@plt+0x1d1bac>
    133c:	addmi	r4, r3, #2063597568	; 0x7b000000
    1340:	andle	r4, r3, sl, ror r4
    1344:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1348:	ldrmi	fp, [r8, -r3, lsl #2]
    134c:	svclt	0x00004770
    1350:	andeq	r1, r1, ip, ror sp
    1354:	andeq	r1, r1, r8, ror sp
    1358:	andeq	r1, r1, ip, lsl ip
    135c:	andeq	r0, r0, ip, ror r0
    1360:	stmdbmi	r9, {r3, fp, lr}
    1364:	bmi	25254c <sg_ll_reassign_blocks@plt+0x251bd8>
    1368:	bne	252554 <sg_ll_reassign_blocks@plt+0x251be0>
    136c:	svceq	0x00cb447a
    1370:			; <UNDEFINED> instruction: 0x01a1eb03
    1374:	andle	r1, r3, r9, asr #32
    1378:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    137c:	ldrmi	fp, [r8, -r3, lsl #2]
    1380:	svclt	0x00004770
    1384:	andeq	r1, r1, r0, asr sp
    1388:	andeq	r1, r1, ip, asr #26
    138c:	strdeq	r1, [r1], -r0
    1390:	muleq	r0, r8, r0
    1394:	blmi	2ae7bc <sg_ll_reassign_blocks@plt+0x2ade48>
    1398:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    139c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    13a0:	blmi	26f954 <sg_ll_reassign_blocks@plt+0x26efe0>
    13a4:	ldrdlt	r5, [r3, -r3]!
    13a8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    13ac:			; <UNDEFINED> instruction: 0xf7ff6818
    13b0:			; <UNDEFINED> instruction: 0xf7ffea52
    13b4:	blmi	1c12b8 <sg_ll_reassign_blocks@plt+0x1c0944>
    13b8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    13bc:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    13c0:	andeq	r1, r1, sl, lsl sp
    13c4:	andeq	r1, r1, r0, asr #23
    13c8:	andeq	r0, r0, r8, ror r0
    13cc:	andeq	r1, r1, r6, asr ip
    13d0:	strdeq	r1, [r1], -sl
    13d4:	svclt	0x0000e7c4
    13d8:			; <UNDEFINED> instruction: 0xf0002900
    13dc:	b	fe0218dc <sg_ll_reassign_blocks@plt+0xfe020f68>
    13e0:	svclt	0x00480c01
    13e4:	cdpne	2, 4, cr4, cr10, cr9, {2}
    13e8:	tsthi	pc, r0	; <UNPREDICTABLE>
    13ec:	svclt	0x00480003
    13f0:	addmi	r4, fp, #805306372	; 0x30000004
    13f4:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    13f8:			; <UNDEFINED> instruction: 0xf0004211
    13fc:	blx	fece1890 <sg_ll_reassign_blocks@plt+0xfece0f1c>
    1400:	blx	fec7de14 <sg_ll_reassign_blocks@plt+0xfec7d4a0>
    1404:	bl	fe83d610 <sg_ll_reassign_blocks@plt+0xfe83cc9c>
    1408:			; <UNDEFINED> instruction: 0xf1c20202
    140c:	andge	r0, r4, pc, lsl r2
    1410:	andne	lr, r2, #0, 22
    1414:	andeq	pc, r0, pc, asr #32
    1418:	svclt	0x00004697
    141c:	andhi	pc, r0, pc, lsr #7
    1420:	svcvc	0x00c1ebb3
    1424:	bl	103102c <sg_ll_reassign_blocks@plt+0x10306b8>
    1428:	svclt	0x00280000
    142c:	bicvc	lr, r1, #166912	; 0x28c00
    1430:	svcvc	0x0081ebb3
    1434:	bl	103103c <sg_ll_reassign_blocks@plt+0x10306c8>
    1438:	svclt	0x00280000
    143c:	orrvc	lr, r1, #166912	; 0x28c00
    1440:	svcvc	0x0041ebb3
    1444:	bl	103104c <sg_ll_reassign_blocks@plt+0x10306d8>
    1448:	svclt	0x00280000
    144c:	movtvc	lr, #7075	; 0x1ba3
    1450:	svcvc	0x0001ebb3
    1454:	bl	103105c <sg_ll_reassign_blocks@plt+0x10306e8>
    1458:	svclt	0x00280000
    145c:	movwvc	lr, #7075	; 0x1ba3
    1460:	svcvs	0x00c1ebb3
    1464:	bl	103106c <sg_ll_reassign_blocks@plt+0x10306f8>
    1468:	svclt	0x00280000
    146c:	bicvs	lr, r1, #166912	; 0x28c00
    1470:	svcvs	0x0081ebb3
    1474:	bl	103107c <sg_ll_reassign_blocks@plt+0x1030708>
    1478:	svclt	0x00280000
    147c:	orrvs	lr, r1, #166912	; 0x28c00
    1480:	svcvs	0x0041ebb3
    1484:	bl	103108c <sg_ll_reassign_blocks@plt+0x1030718>
    1488:	svclt	0x00280000
    148c:	movtvs	lr, #7075	; 0x1ba3
    1490:	svcvs	0x0001ebb3
    1494:	bl	103109c <sg_ll_reassign_blocks@plt+0x1030728>
    1498:	svclt	0x00280000
    149c:	movwvs	lr, #7075	; 0x1ba3
    14a0:	svcpl	0x00c1ebb3
    14a4:	bl	10310ac <sg_ll_reassign_blocks@plt+0x1030738>
    14a8:	svclt	0x00280000
    14ac:	bicpl	lr, r1, #166912	; 0x28c00
    14b0:	svcpl	0x0081ebb3
    14b4:	bl	10310bc <sg_ll_reassign_blocks@plt+0x1030748>
    14b8:	svclt	0x00280000
    14bc:	orrpl	lr, r1, #166912	; 0x28c00
    14c0:	svcpl	0x0041ebb3
    14c4:	bl	10310cc <sg_ll_reassign_blocks@plt+0x1030758>
    14c8:	svclt	0x00280000
    14cc:	movtpl	lr, #7075	; 0x1ba3
    14d0:	svcpl	0x0001ebb3
    14d4:	bl	10310dc <sg_ll_reassign_blocks@plt+0x1030768>
    14d8:	svclt	0x00280000
    14dc:	movwpl	lr, #7075	; 0x1ba3
    14e0:	svcmi	0x00c1ebb3
    14e4:	bl	10310ec <sg_ll_reassign_blocks@plt+0x1030778>
    14e8:	svclt	0x00280000
    14ec:	bicmi	lr, r1, #166912	; 0x28c00
    14f0:	svcmi	0x0081ebb3
    14f4:	bl	10310fc <sg_ll_reassign_blocks@plt+0x1030788>
    14f8:	svclt	0x00280000
    14fc:	orrmi	lr, r1, #166912	; 0x28c00
    1500:	svcmi	0x0041ebb3
    1504:	bl	103110c <sg_ll_reassign_blocks@plt+0x1030798>
    1508:	svclt	0x00280000
    150c:	movtmi	lr, #7075	; 0x1ba3
    1510:	svcmi	0x0001ebb3
    1514:	bl	103111c <sg_ll_reassign_blocks@plt+0x10307a8>
    1518:	svclt	0x00280000
    151c:	movwmi	lr, #7075	; 0x1ba3
    1520:	svccc	0x00c1ebb3
    1524:	bl	103112c <sg_ll_reassign_blocks@plt+0x10307b8>
    1528:	svclt	0x00280000
    152c:	biccc	lr, r1, #166912	; 0x28c00
    1530:	svccc	0x0081ebb3
    1534:	bl	103113c <sg_ll_reassign_blocks@plt+0x10307c8>
    1538:	svclt	0x00280000
    153c:	orrcc	lr, r1, #166912	; 0x28c00
    1540:	svccc	0x0041ebb3
    1544:	bl	103114c <sg_ll_reassign_blocks@plt+0x10307d8>
    1548:	svclt	0x00280000
    154c:	movtcc	lr, #7075	; 0x1ba3
    1550:	svccc	0x0001ebb3
    1554:	bl	103115c <sg_ll_reassign_blocks@plt+0x10307e8>
    1558:	svclt	0x00280000
    155c:	movwcc	lr, #7075	; 0x1ba3
    1560:	svccs	0x00c1ebb3
    1564:	bl	103116c <sg_ll_reassign_blocks@plt+0x10307f8>
    1568:	svclt	0x00280000
    156c:	biccs	lr, r1, #166912	; 0x28c00
    1570:	svccs	0x0081ebb3
    1574:	bl	103117c <sg_ll_reassign_blocks@plt+0x1030808>
    1578:	svclt	0x00280000
    157c:	orrcs	lr, r1, #166912	; 0x28c00
    1580:	svccs	0x0041ebb3
    1584:	bl	103118c <sg_ll_reassign_blocks@plt+0x1030818>
    1588:	svclt	0x00280000
    158c:	movtcs	lr, #7075	; 0x1ba3
    1590:	svccs	0x0001ebb3
    1594:	bl	103119c <sg_ll_reassign_blocks@plt+0x1030828>
    1598:	svclt	0x00280000
    159c:	movwcs	lr, #7075	; 0x1ba3
    15a0:	svcne	0x00c1ebb3
    15a4:	bl	10311ac <sg_ll_reassign_blocks@plt+0x1030838>
    15a8:	svclt	0x00280000
    15ac:	bicne	lr, r1, #166912	; 0x28c00
    15b0:	svcne	0x0081ebb3
    15b4:	bl	10311bc <sg_ll_reassign_blocks@plt+0x1030848>
    15b8:	svclt	0x00280000
    15bc:	orrne	lr, r1, #166912	; 0x28c00
    15c0:	svcne	0x0041ebb3
    15c4:	bl	10311cc <sg_ll_reassign_blocks@plt+0x1030858>
    15c8:	svclt	0x00280000
    15cc:	movtne	lr, #7075	; 0x1ba3
    15d0:	svcne	0x0001ebb3
    15d4:	bl	10311dc <sg_ll_reassign_blocks@plt+0x1030868>
    15d8:	svclt	0x00280000
    15dc:	movwne	lr, #7075	; 0x1ba3
    15e0:	svceq	0x00c1ebb3
    15e4:	bl	10311ec <sg_ll_reassign_blocks@plt+0x1030878>
    15e8:	svclt	0x00280000
    15ec:	biceq	lr, r1, #166912	; 0x28c00
    15f0:	svceq	0x0081ebb3
    15f4:	bl	10311fc <sg_ll_reassign_blocks@plt+0x1030888>
    15f8:	svclt	0x00280000
    15fc:	orreq	lr, r1, #166912	; 0x28c00
    1600:	svceq	0x0041ebb3
    1604:	bl	103120c <sg_ll_reassign_blocks@plt+0x1030898>
    1608:	svclt	0x00280000
    160c:	movteq	lr, #7075	; 0x1ba3
    1610:	svceq	0x0001ebb3
    1614:	bl	103121c <sg_ll_reassign_blocks@plt+0x10308a8>
    1618:	svclt	0x00280000
    161c:	movweq	lr, #7075	; 0x1ba3
    1620:	svceq	0x0000f1bc
    1624:	submi	fp, r0, #72, 30	; 0x120
    1628:	b	fe7133f0 <sg_ll_reassign_blocks@plt+0xfe712a7c>
    162c:	svclt	0x00480f00
    1630:	ldrbmi	r4, [r0, -r0, asr #4]!
    1634:	andcs	fp, r0, r8, lsr pc
    1638:	b	13f1250 <sg_ll_reassign_blocks@plt+0x13f08dc>
    163c:			; <UNDEFINED> instruction: 0xf04070ec
    1640:	ldrbmi	r0, [r0, -r1]!
    1644:			; <UNDEFINED> instruction: 0xf281fab1
    1648:	andseq	pc, pc, #-2147483600	; 0x80000030
    164c:	svceq	0x0000f1bc
    1650:			; <UNDEFINED> instruction: 0xf002fa23
    1654:	submi	fp, r0, #72, 30	; 0x120
    1658:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    165c:			; <UNDEFINED> instruction: 0xf06fbfc8
    1660:	svclt	0x00b84000
    1664:	andmi	pc, r0, pc, asr #32
    1668:	stmdalt	lr, {ip, sp, lr, pc}
    166c:	rscsle	r2, r4, r0, lsl #18
    1670:	andmi	lr, r3, sp, lsr #18
    1674:	mrc2	7, 5, pc, cr3, cr15, {7}
    1678:			; <UNDEFINED> instruction: 0x4006e8bd
    167c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    1680:	smlatbeq	r3, r1, fp, lr
    1684:	svclt	0x00004770
    1688:			; <UNDEFINED> instruction: 0xf04fb502
    168c:			; <UNDEFINED> instruction: 0xf7ff0008
    1690:	stclt	8, cr14, [r2, #-880]	; 0xfffffc90
    1694:	mvnsmi	lr, #737280	; 0xb4000
    1698:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    169c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    16a0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    16a4:	stmia	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16a8:	blne	1d928a4 <sg_ll_reassign_blocks@plt+0x1d91f30>
    16ac:	strhle	r1, [sl], -r6
    16b0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    16b4:	svccc	0x0004f855
    16b8:	strbmi	r3, [sl], -r1, lsl #8
    16bc:	ldrtmi	r4, [r8], -r1, asr #12
    16c0:	adcmi	r4, r6, #152, 14	; 0x2600000
    16c4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    16c8:	svclt	0x000083f8
    16cc:	andeq	r1, r1, lr, lsr #15
    16d0:	andeq	r1, r1, r4, lsr #15
    16d4:	svclt	0x00004770

Disassembly of section .fini:

000016d8 <.fini>:
    16d8:	push	{r3, lr}
    16dc:	pop	{r3, pc}
