// Seed: 3586984756
module module_0 (
    input wire id_0,
    input tri1 id_1,
    output tri1 id_2,
    input supply1 id_3,
    output wor id_4,
    input wire id_5,
    input tri1 id_6,
    input wire id_7,
    output uwire id_8,
    input tri0 id_9
);
  assign id_2 = id_3;
  wire id_11;
  assign id_4 = 1;
  integer id_12 = (1);
  assign id_12 = id_6.id_6;
  id_13(
      1'h0 - id_5, 1 == 1, 1'b0
  );
endmodule
module module_1 (
    input  tri  id_0,
    input  tri0 id_1,
    output tri  id_2
);
  module_0(
      id_0, id_1, id_2, id_0, id_2, id_1, id_1, id_0, id_2, id_1
  );
endmodule
