<!-- HTML header for doxygen 1.8.10-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<link rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<title>DynamoRIO API: dr_ir_macros_aarch64.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DynamoRIO API
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('dr__ir__macros__aarch64_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">dr_ir_macros_aarch64.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>AArch64-specific instruction creation convenience macros.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a54b8bd667a8a940e94bfcc7842c958eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a54b8bd667a8a940e94bfcc7842c958eb">OPND_CREATE_ABSMEM</a>(addr,  size)&#160;&#160;&#160;<a class="el" href="dr__ir__opnd_8h.html#a429f69f7bc430cf278b5702818b25fcc">opnd_create_rel_addr</a>(addr, size)</td></tr>
<tr class="separator:a54b8bd667a8a940e94bfcc7842c958eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaaa7dc76fd64fbfe69faa2be5c1c909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(val)&#160;&#160;&#160;<a class="el" href="dr__ir__macros_8h.html#a74d7ad05e5371236dfd5b91b0767b690">OPND_CREATE_INTPTR</a>(val)</td></tr>
<tr class="separator:aaaaa7dc76fd64fbfe69faa2be5c1c909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a558ba3fb3352b374652c745790db7ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a558ba3fb3352b374652c745790db7ce0">OPND_CREATE_ZR</a>(reg)&#160;&#160;&#160;<a class="el" href="dr__ir__opnd_8h.html#a0714576ebc35cf7efe2855126ad716e1">opnd_create_reg</a>(<a class="el" href="dr__ir__opnd_8h.html#aafe34146e6477dae4976101656ff414c">opnd_get_size</a>(reg) == <a class="el" href="dr__ir__opnd_8h.html#a7ff5f2dff38e7639981794c43dc9167ba0ccef0d75b3f473bf275388804c8b85c">OPSZ_4</a> ? DR_REG_WZR : DR_REG_XZR)</td></tr>
<tr class="separator:a558ba3fb3352b374652c745790db7ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbaf6e38e7df5134310a779b97e16be1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>()&#160;&#160;&#160;<a class="el" href="dr__ir__opnd_8h.html#a59b8028a3ed734195fbda94af794c3b8">opnd_add_flags</a>(<a class="el" href="dr__ir__macros__arm_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(<a class="el" href="dr__ir__opnd_8h.html#a69ec8bd64ab30124cb8807e1d73fdd96a35fc72df89f489af688cf31f62823d6f">DR_SHIFT_LSL</a>), <a class="el" href="dr__ir__opnd_8h.html#a7fd06e4caec9a02043d179ee25a9f60caae2e47152138cb160794601bd130e070">DR_OPND_IS_SHIFT</a>)</td></tr>
<tr class="separator:abbaf6e38e7df5134310a779b97e16be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e9ea23c5fe946505d0834e07e4ad0c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3e9ea23c5fe946505d0834e07e4ad0c5">XINST_CREATE_cmp</a>(dc,  s1,  s2)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__x86_8h.html#ab7f1835f5cb49d0d2c0136bcf273d0a1">INSTR_CREATE_cmp</a>(dc, s1, s2)</td></tr>
<tr class="separator:a3e9ea23c5fe946505d0834e07e4ad0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a193d2b0123b3bdf0b9200f34a54d8002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a193d2b0123b3bdf0b9200f34a54d8002">XINST_CREATE_debug_instr</a>(dc)&#160;&#160;&#160;INSTR_CREATE_brk((dc), <a class="el" href="dr__ir__macros_8h.html#ac2d087cee8f6726f09d76852c156e0cc">OPND_CREATE_INT16</a>(0))</td></tr>
<tr class="separator:a193d2b0123b3bdf0b9200f34a54d8002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad24f4f2a447e6556931d254afb87e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aad24f4f2a447e6556931d254afb87e06">XINST_CREATE_load</a>(dc,  r,  m)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#a6f30cf38f185da77631098a78a0ceebc">INSTR_CREATE_ldr</a>((dc), (r), (m))</td></tr>
<tr class="separator:aad24f4f2a447e6556931d254afb87e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e3d6b69547cf435c33abe09e08cc5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1e3d6b69547cf435c33abe09e08cc5ad">XINST_CREATE_store</a>(dc,  m,  r)</td></tr>
<tr class="separator:a1e3d6b69547cf435c33abe09e08cc5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4cbe121b78dfcf93cea1a48f10f937c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af4cbe121b78dfcf93cea1a48f10f937c">XINST_CREATE_store_1byte</a>(dc,  m,  r)</td></tr>
<tr class="separator:af4cbe121b78dfcf93cea1a48f10f937c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53192b93a4055d4700421104b2af3e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a53192b93a4055d4700421104b2af3e90">XINST_CREATE_store_2bytes</a>(dc,  m,  r)</td></tr>
<tr class="separator:a53192b93a4055d4700421104b2af3e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae982a19519caa113cecc717a20d22a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae982a19519caa113cecc717a20d22a33">XINST_CREATE_move</a>(dc,  d,  s)</td></tr>
<tr class="separator:ae982a19519caa113cecc717a20d22a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a929f24130c787f5a3fb7a04529d7af92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a929f24130c787f5a3fb7a04529d7af92">XINST_CREATE_load_simd</a>(dc,  r,  m)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#a6f30cf38f185da77631098a78a0ceebc">INSTR_CREATE_ldr</a>((dc), (r), (m))</td></tr>
<tr class="separator:a929f24130c787f5a3fb7a04529d7af92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a053c0202c5a4229fbc5575183afb02d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a053c0202c5a4229fbc5575183afb02d7">XINST_CREATE_store_simd</a>(dc,  m,  r)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__x86_8h.html#af13c5f455cc09398684fe6d78cd95fbf">INSTR_CREATE_str</a>((dc), (m), (r))</td></tr>
<tr class="separator:a053c0202c5a4229fbc5575183afb02d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad432bb80a82d76edae2071473f9b4318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad432bb80a82d76edae2071473f9b4318">XINST_CREATE_load_int</a>(dc,  r,  i)&#160;&#160;&#160;INSTR_CREATE_movz((dc), (r), (i), <a class="el" href="dr__ir__macros__arm_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(0))</td></tr>
<tr class="separator:ad432bb80a82d76edae2071473f9b4318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b18a7fc43ec27f1b495b5b25f73dcab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3b18a7fc43ec27f1b495b5b25f73dcab">XINST_CREATE_return</a>(dc)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__x86_8h.html#a6c173841b7e3ce7650d7f3bca4e8c934">INSTR_CREATE_ret</a>(dc, <a class="el" href="dr__ir__opnd_8h.html#a0714576ebc35cf7efe2855126ad716e1">opnd_create_reg</a>(DR_REG_X30))</td></tr>
<tr class="separator:a3b18a7fc43ec27f1b495b5b25f73dcab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4527eb10daaa1db2680036952f2ccb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af4527eb10daaa1db2680036952f2ccb3">XINST_CREATE_jump</a>(dc,  t)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#ac5d81be95e4fa77f5540804352b5f4bc">INSTR_CREATE_b</a>((dc), (t))</td></tr>
<tr class="separator:af4527eb10daaa1db2680036952f2ccb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac63f67b836d81e36c269008f617a5c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aac63f67b836d81e36c269008f617a5c2">XINST_CREATE_jump_reg</a>(dc,  r)&#160;&#160;&#160;INSTR_CREATE_br((dc), (r))</td></tr>
<tr class="separator:aac63f67b836d81e36c269008f617a5c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61985a50f11cffbe3ea84daeb2c1e6c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a61985a50f11cffbe3ea84daeb2c1e6c0">XINST_CREATE_jump_short</a>(dc,  t)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#ac5d81be95e4fa77f5540804352b5f4bc">INSTR_CREATE_b</a>((dc), (t))</td></tr>
<tr class="separator:a61985a50f11cffbe3ea84daeb2c1e6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cda7689cd077cc10bd2ffded339ff51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0cda7689cd077cc10bd2ffded339ff51">XINST_CREATE_add</a>(dc,  d,  s)&#160;&#160;&#160;INSTR_CREATE_add_shift(dc, d, d, s, <a class="el" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>(), <a class="el" href="dr__ir__macros__arm_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(0))</td></tr>
<tr class="separator:a0cda7689cd077cc10bd2ffded339ff51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a701b0de8ed4b4f0e76c599589f9b4fe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a701b0de8ed4b4f0e76c599589f9b4fe6">XINST_CREATE_add_2src</a>(dc,  d,  s1,  s2)&#160;&#160;&#160;INSTR_CREATE_add_shift(dc, d, s1, s2, <a class="el" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>(), <a class="el" href="dr__ir__macros__arm_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(0))</td></tr>
<tr class="separator:a701b0de8ed4b4f0e76c599589f9b4fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdbcfb317d599ecde76215392878da1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afdbcfb317d599ecde76215392878da1c">XINST_CREATE_sub</a>(dc,  d,  s)&#160;&#160;&#160;INSTR_CREATE_sub_shift(dc, d, d, s, <a class="el" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>(), <a class="el" href="dr__ir__macros__arm_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(0))</td></tr>
<tr class="separator:afdbcfb317d599ecde76215392878da1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e2b0349f40143324b0957a5a08c9f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9e2b0349f40143324b0957a5a08c9f03">XINST_CREATE_nop</a>(dc)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__x86_8h.html#ade0e6cad23627ccc22ecb9b8b87187a8">INSTR_CREATE_nop</a>(dc)</td></tr>
<tr class="separator:a9e2b0349f40143324b0957a5a08c9f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>AArch64-specific instruction creation convenience macros. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a54b8bd667a8a940e94bfcc7842c958eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPND_CREATE_ABSMEM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">addr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">size&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__opnd_8h.html#a429f69f7bc430cf278b5702818b25fcc">opnd_create_rel_addr</a>(addr, size)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Create an absolute address operand encoded as pc-relative. Encoding will fail if addr is out of the maximum signed displacement reach for the architecture. </p>

</div>
</div>
<a class="anchor" id="aaaaa7dc76fd64fbfe69faa2be5c1c909"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPND_CREATE_INT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros_8h.html#a74d7ad05e5371236dfd5b91b0767b690">OPND_CREATE_INTPTR</a>(val)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Create an immediate integer operand. For AArch64 the size of an immediate is ignored when encoding, so there is no need to specify the final size. </p>

</div>
</div>
<a class="anchor" id="abbaf6e38e7df5134310a779b97e16be1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPND_CREATE_LSL</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="dr__ir__opnd_8h.html#a59b8028a3ed734195fbda94af794c3b8">opnd_add_flags</a>(<a class="el" href="dr__ir__macros__arm_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(<a class="el" href="dr__ir__opnd_8h.html#a69ec8bd64ab30124cb8807e1d73fdd96a35fc72df89f489af688cf31f62823d6f">DR_SHIFT_LSL</a>), <a class="el" href="dr__ir__opnd_8h.html#a7fd06e4caec9a02043d179ee25a9f60caae2e47152138cb160794601bd130e070">DR_OPND_IS_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Create an operand specifying LSL, the default shift type when there is no shift. </p>

</div>
</div>
<a class="anchor" id="a558ba3fb3352b374652c745790db7ce0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPND_CREATE_ZR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="dr__ir__opnd_8h.html#a0714576ebc35cf7efe2855126ad716e1">opnd_create_reg</a>(<a class="el" href="dr__ir__opnd_8h.html#aafe34146e6477dae4976101656ff414c">opnd_get_size</a>(reg) == <a class="el" href="dr__ir__opnd_8h.html#a7ff5f2dff38e7639981794c43dc9167ba0ccef0d75b3f473bf275388804c8b85c">OPSZ_4</a> ? DR_REG_WZR : DR_REG_XZR)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Create a zero register operand of the same size as reg. </p>

</div>
</div>
<a class="anchor" id="a0cda7689cd077cc10bd2ffded339ff51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_add</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">d, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">s&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;INSTR_CREATE_add_shift(dc, d, d, s, <a class="el" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>(), <a class="el" href="dr__ir__macros__arm_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for an addition instruction that does not affect the status flags. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">d</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit destination operand for the instruction. </td></tr>
    <tr><td class="paramname">s</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit source operand for the instruction. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a701b0de8ed4b4f0e76c599589f9b4fe6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_add_2src</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">d, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">s1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">s2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;INSTR_CREATE_add_shift(dc, d, s1, s2, <a class="el" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>(), <a class="el" href="dr__ir__macros__arm_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for an addition instruction that does not affect the status flags and takes two sources plus a destination. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">d</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit destination operand for the instruction. </td></tr>
    <tr><td class="paramname">s1</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit first source operand for the instruction. This must be a register. </td></tr>
    <tr><td class="paramname">s2</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit source operand for the instruction. This can be either a register or an immediate integer. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a3e9ea23c5fe946505d0834e07e4ad0c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_cmp</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">s1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">s2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__x86_8h.html#ab7f1835f5cb49d0d2c0136bcf273d0a1">INSTR_CREATE_cmp</a>(dc, s1, s2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a comparison instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">s1</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit source operand for the instruction. </td></tr>
    <tr><td class="paramname">s2</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit source operand for the instruction. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a193d2b0123b3bdf0b9200f34a54d8002"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_debug_instr</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc</td><td>)</td>
          <td>&#160;&#160;&#160;INSTR_CREATE_brk((dc), <a class="el" href="dr__ir__macros_8h.html#ac2d087cee8f6726f09d76852c156e0cc">OPND_CREATE_INT16</a>(0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a debug trap instruction, automatically supplying any implicit operands. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="af4527eb10daaa1db2680036952f2ccb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_jump</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">t&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#ac5d81be95e4fa77f5540804352b5f4bc">INSTR_CREATE_b</a>((dc), (t))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for an unconditional branch instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">t</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> target operand for the instruction, which can be either a pc (opnd_create_pc)()) or an <a class="el" href="structinstr__t.html">instr_t</a> (<a class="el" href="dr__ir__opnd_8h.html#af0e9e7e3f5a999615b7d5846fb731382">opnd_create_instr()</a>). Be sure to ensure that the limited reach of this short branch will reach the target (a pc operand is not suitable for most uses unless you know precisely where this instruction will be encoded). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="aac63f67b836d81e36c269008f617a5c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_jump_reg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;INSTR_CREATE_br((dc), (r))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for an indirect jump instruction through a register. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">r</td><td>The register opnd holding the target. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a61985a50f11cffbe3ea84daeb2c1e6c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_jump_short</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">t&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#ac5d81be95e4fa77f5540804352b5f4bc">INSTR_CREATE_b</a>((dc), (t))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for an unconditional branch instruction with the smallest available reach. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">t</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> target operand for the instruction, which can be either a pc (opnd_create_pc)()) or an <a class="el" href="structinstr__t.html">instr_t</a> (<a class="el" href="dr__ir__opnd_8h.html#af0e9e7e3f5a999615b7d5846fb731382">opnd_create_instr()</a>). Be sure to ensure that the limited reach of this short branch will reach the target (a pc operand is not suitable for most uses unless you know precisely where this instruction will be encoded). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="aad24f4f2a447e6556931d254afb87e06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_load</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">m&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#a6f30cf38f185da77631098a78a0ceebc">INSTR_CREATE_ldr</a>((dc), (r), (m))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a 4-byte or 8-byte memory load instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">r</td><td>The destination register opnd. </td></tr>
    <tr><td class="paramname">m</td><td>The source memory opnd. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ad432bb80a82d76edae2071473f9b4318"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_load_int</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;INSTR_CREATE_movz((dc), (r), (i), <a class="el" href="dr__ir__macros__arm_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for an immediate integer load instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">r</td><td>The destination register opnd. </td></tr>
    <tr><td class="paramname">i</td><td>The source immediate integer opnd. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a929f24130c787f5a3fb7a04529d7af92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_load_simd</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">m&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#a6f30cf38f185da77631098a78a0ceebc">INSTR_CREATE_ldr</a>((dc), (r), (m))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a multimedia register load instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">r</td><td>The destination register opnd. </td></tr>
    <tr><td class="paramname">m</td><td>The source memory opnd. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ae982a19519caa113cecc717a20d22a33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_move</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">d, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">s&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="dr__ir__opnd_8h.html#a8e4c0d56682446b190ca3a56d4005162">opnd_get_reg</a>(d) == <a class="code" href="dr__ir__opnd_8h.html#a06b4d3a410d453f25bb74309ef935757">DR_REG_XSP</a> || <a class="code" href="dr__ir__opnd_8h.html#a8e4c0d56682446b190ca3a56d4005162">opnd_get_reg</a>(s) == <a class="code" href="dr__ir__opnd_8h.html#a06b4d3a410d453f25bb74309ef935757">DR_REG_XSP</a> || \</div>
<div class="line">    opnd_get_reg(d) == DR_REG_WSP || <a class="code" href="dr__ir__opnd_8h.html#a8e4c0d56682446b190ca3a56d4005162">opnd_get_reg</a>(s) == DR_REG_WSP) ? \</div>
<div class="line">   <a class="code" href="dr__ir__instr_8h.html#a39dacd6683dce94ed6cddd249c0432f6">instr_create_1dst_4src</a>(dc, <a class="code" href="dr__ir__opcodes__aarch64_8h.html#a39fca1837c5ce7715cbf571669660c13a21a776dbbf8d3e63ba27fb4854052d6a">OP_add</a>, d, s, <a class="code" href="dr__ir__macros__aarch64_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(0), \</div>
<div class="line">                          OPND_CREATE_LSL(), <a class="code" href="dr__ir__macros__aarch64_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(0)) : \</div>
<div class="line">   <a class="code" href="dr__ir__instr_8h.html#a39dacd6683dce94ed6cddd249c0432f6">instr_create_1dst_4src</a>(dc, <a class="code" href="dr__ir__opcodes__aarch64_8h.html#a39fca1837c5ce7715cbf571669660c13a1007b292a67372eaf62e130ed8fba2a7">OP_orr</a>, d, <a class="code" href="dr__ir__macros__aarch64_8h.html#a558ba3fb3352b374652c745790db7ce0">OPND_CREATE_ZR</a>(d), s, \</div>
<div class="line">                          OPND_CREATE_LSL(), <a class="code" href="dr__ir__macros__aarch64_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(0)))</div>
<div class="ttc" id="dr__ir__instr_8h_html_a39dacd6683dce94ed6cddd249c0432f6"><div class="ttname"><a href="dr__ir__instr_8h.html#a39dacd6683dce94ed6cddd249c0432f6">instr_create_1dst_4src</a></div><div class="ttdeci">instr_t * instr_create_1dst_4src(void *drcontext, int opcode, opnd_t dst, opnd_t src1, opnd_t src2, opnd_t src3, opnd_t src4)</div></div>
<div class="ttc" id="dr__ir__opcodes__aarch64_8h_html_a39fca1837c5ce7715cbf571669660c13a21a776dbbf8d3e63ba27fb4854052d6a"><div class="ttname"><a href="dr__ir__opcodes__aarch64_8h.html#a39fca1837c5ce7715cbf571669660c13a21a776dbbf8d3e63ba27fb4854052d6a">OP_add</a></div><div class="ttdef"><b>Definition:</b> dr_ir_opcodes_aarch64.h:54</div></div>
<div class="ttc" id="dr__ir__opnd_8h_html_a8e4c0d56682446b190ca3a56d4005162"><div class="ttname"><a href="dr__ir__opnd_8h.html#a8e4c0d56682446b190ca3a56d4005162">opnd_get_reg</a></div><div class="ttdeci">reg_id_t opnd_get_reg(opnd_t opnd)</div></div>
<div class="ttc" id="dr__ir__macros__aarch64_8h_html_aaaaa7dc76fd64fbfe69faa2be5c1c909"><div class="ttname"><a href="dr__ir__macros__aarch64_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a></div><div class="ttdeci">#define OPND_CREATE_INT(val)</div><div class="ttdef"><b>Definition:</b> dr_ir_macros_aarch64.h:54</div></div>
<div class="ttc" id="dr__ir__macros__aarch64_8h_html_a558ba3fb3352b374652c745790db7ce0"><div class="ttname"><a href="dr__ir__macros__aarch64_8h.html#a558ba3fb3352b374652c745790db7ce0">OPND_CREATE_ZR</a></div><div class="ttdeci">#define OPND_CREATE_ZR(reg)</div><div class="ttdef"><b>Definition:</b> dr_ir_macros_aarch64.h:57</div></div>
<div class="ttc" id="dr__ir__opnd_8h_html_a06b4d3a410d453f25bb74309ef935757"><div class="ttname"><a href="dr__ir__opnd_8h.html#a06b4d3a410d453f25bb74309ef935757">DR_REG_XSP</a></div><div class="ttdeci">#define DR_REG_XSP</div><div class="ttdef"><b>Definition:</b> dr_ir_opnd.h:743</div></div>
<div class="ttc" id="dr__ir__opcodes__aarch64_8h_html_a39fca1837c5ce7715cbf571669660c13a1007b292a67372eaf62e130ed8fba2a7"><div class="ttname"><a href="dr__ir__opcodes__aarch64_8h.html#a39fca1837c5ce7715cbf571669660c13a1007b292a67372eaf62e130ed8fba2a7">OP_orr</a></div><div class="ttdef"><b>Definition:</b> dr_ir_opcodes_aarch64.h:260</div></div>
</div><!-- fragment --><p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a register to register move instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">d</td><td>The destination register opnd. </td></tr>
    <tr><td class="paramname">s</td><td>The source register opnd. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a9e2b0349f40143324b0957a5a08c9f03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_nop</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__x86_8h.html#ade0e6cad23627ccc22ecb9b8b87187a8">INSTR_CREATE_nop</a>(dc)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a nop instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a3b18a7fc43ec27f1b495b5b25f73dcab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_return</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__x86_8h.html#a6c173841b7e3ce7650d7f3bca4e8c934">INSTR_CREATE_ret</a>(dc, <a class="el" href="dr__ir__opnd_8h.html#a0714576ebc35cf7efe2855126ad716e1">opnd_create_reg</a>(DR_REG_X30))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a return instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a1e3d6b69547cf435c33abe09e08cc5ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_store</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">m, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="dr__ir__opnd_8h.html#a6b359b6b460bfdaf00985505e54a5be4">opnd_is_base_disp</a>(m) &amp;&amp; \</div>
<div class="line">   opnd_get_disp(m) % <a class="code" href="dr__ir__opnd_8h.html#a2a0043ae12ecd8dbc9957f8152b0d703">opnd_size_in_bytes</a>(<a class="code" href="dr__ir__opnd_8h.html#aafe34146e6477dae4976101656ff414c">opnd_get_size</a>(m)) != 0 ? \</div>
<div class="line">    INSTR_CREATE_stur(dc, m, \</div>
<div class="line">      <a class="code" href="dr__ir__opnd_8h.html#a0714576ebc35cf7efe2855126ad716e1">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#adccf1dfd3ec95b71a8a0b205cf48da7a">reg_resize_to_opsz</a>(<a class="code" href="dr__ir__opnd_8h.html#a8e4c0d56682446b190ca3a56d4005162">opnd_get_reg</a>(r), <a class="code" href="dr__ir__opnd_8h.html#aafe34146e6477dae4976101656ff414c">opnd_get_size</a>(m)))) : \</div>
<div class="line">    INSTR_CREATE_str(dc, m, \</div>
<div class="line">      <a class="code" href="dr__ir__opnd_8h.html#a0714576ebc35cf7efe2855126ad716e1">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#adccf1dfd3ec95b71a8a0b205cf48da7a">reg_resize_to_opsz</a>(<a class="code" href="dr__ir__opnd_8h.html#a8e4c0d56682446b190ca3a56d4005162">opnd_get_reg</a>(r), <a class="code" href="dr__ir__opnd_8h.html#aafe34146e6477dae4976101656ff414c">opnd_get_size</a>(m)))))</div>
<div class="ttc" id="dr__ir__opnd_8h_html_a2a0043ae12ecd8dbc9957f8152b0d703"><div class="ttname"><a href="dr__ir__opnd_8h.html#a2a0043ae12ecd8dbc9957f8152b0d703">opnd_size_in_bytes</a></div><div class="ttdeci">uint opnd_size_in_bytes(opnd_size_t size)</div></div>
<div class="ttc" id="dr__ir__opnd_8h_html_adccf1dfd3ec95b71a8a0b205cf48da7a"><div class="ttname"><a href="dr__ir__opnd_8h.html#adccf1dfd3ec95b71a8a0b205cf48da7a">reg_resize_to_opsz</a></div><div class="ttdeci">reg_id_t reg_resize_to_opsz(reg_id_t reg, opnd_size_t sz)</div></div>
<div class="ttc" id="dr__ir__opnd_8h_html_a0714576ebc35cf7efe2855126ad716e1"><div class="ttname"><a href="dr__ir__opnd_8h.html#a0714576ebc35cf7efe2855126ad716e1">opnd_create_reg</a></div><div class="ttdeci">INSTR_INLINE opnd_t opnd_create_reg(reg_id_t r)</div></div>
<div class="ttc" id="dr__ir__opnd_8h_html_a8e4c0d56682446b190ca3a56d4005162"><div class="ttname"><a href="dr__ir__opnd_8h.html#a8e4c0d56682446b190ca3a56d4005162">opnd_get_reg</a></div><div class="ttdeci">reg_id_t opnd_get_reg(opnd_t opnd)</div></div>
<div class="ttc" id="dr__ir__opnd_8h_html_aafe34146e6477dae4976101656ff414c"><div class="ttname"><a href="dr__ir__opnd_8h.html#aafe34146e6477dae4976101656ff414c">opnd_get_size</a></div><div class="ttdeci">opnd_size_t opnd_get_size(opnd_t opnd)</div></div>
<div class="ttc" id="dr__ir__opnd_8h_html_a6b359b6b460bfdaf00985505e54a5be4"><div class="ttname"><a href="dr__ir__opnd_8h.html#a6b359b6b460bfdaf00985505e54a5be4">opnd_is_base_disp</a></div><div class="ttdeci">bool opnd_is_base_disp(opnd_t opnd)</div></div>
</div><!-- fragment --><p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a 4-byte or 8-byte memory store instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">m</td><td>The destination memory opnd. </td></tr>
    <tr><td class="paramname">r</td><td>The source register opnd. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="af4cbe121b78dfcf93cea1a48f10f937c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_store_1byte</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">m, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="dr__ir__macros__arm_8h.html#a3f771ce1c1f11e427e929aef9ca0e47e">INSTR_CREATE_strb</a>(dc, m, \</div>
<div class="line">   <a class="code" href="dr__ir__opnd_8h.html#a0714576ebc35cf7efe2855126ad716e1">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#adccf1dfd3ec95b71a8a0b205cf48da7a">reg_resize_to_opsz</a>(<a class="code" href="dr__ir__opnd_8h.html#a8e4c0d56682446b190ca3a56d4005162">opnd_get_reg</a>(r), <a class="code" href="dr__ir__opnd_8h.html#a7ff5f2dff38e7639981794c43dc9167ba0ccef0d75b3f473bf275388804c8b85c">OPSZ_4</a>)))</div>
<div class="ttc" id="dr__ir__opnd_8h_html_adccf1dfd3ec95b71a8a0b205cf48da7a"><div class="ttname"><a href="dr__ir__opnd_8h.html#adccf1dfd3ec95b71a8a0b205cf48da7a">reg_resize_to_opsz</a></div><div class="ttdeci">reg_id_t reg_resize_to_opsz(reg_id_t reg, opnd_size_t sz)</div></div>
<div class="ttc" id="dr__ir__opnd_8h_html_a0714576ebc35cf7efe2855126ad716e1"><div class="ttname"><a href="dr__ir__opnd_8h.html#a0714576ebc35cf7efe2855126ad716e1">opnd_create_reg</a></div><div class="ttdeci">INSTR_INLINE opnd_t opnd_create_reg(reg_id_t r)</div></div>
<div class="ttc" id="dr__ir__macros__arm_8h_html_a3f771ce1c1f11e427e929aef9ca0e47e"><div class="ttname"><a href="dr__ir__macros__arm_8h.html#a3f771ce1c1f11e427e929aef9ca0e47e">INSTR_CREATE_strb</a></div><div class="ttdeci">#define INSTR_CREATE_strb(dc, mem, Rt)</div><div class="ttdef"><b>Definition:</b> dr_ir_macros_arm.h:1738</div></div>
<div class="ttc" id="dr__ir__opnd_8h_html_a8e4c0d56682446b190ca3a56d4005162"><div class="ttname"><a href="dr__ir__opnd_8h.html#a8e4c0d56682446b190ca3a56d4005162">opnd_get_reg</a></div><div class="ttdeci">reg_id_t opnd_get_reg(opnd_t opnd)</div></div>
<div class="ttc" id="dr__ir__opnd_8h_html_a7ff5f2dff38e7639981794c43dc9167ba0ccef0d75b3f473bf275388804c8b85c"><div class="ttname"><a href="dr__ir__opnd_8h.html#a7ff5f2dff38e7639981794c43dc9167ba0ccef0d75b3f473bf275388804c8b85c">OPSZ_4</a></div><div class="ttdef"><b>Definition:</b> dr_ir_opnd.h:2421</div></div>
</div><!-- fragment --><p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a 1-byte memory store instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">m</td><td>The destination memory opnd. </td></tr>
    <tr><td class="paramname">r</td><td>The source register opnd. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a53192b93a4055d4700421104b2af3e90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_store_2bytes</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">m, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="dr__ir__macros__arm_8h.html#a604fab5bd80960803b5da7995d18410c">INSTR_CREATE_strh</a>(dc, m, \</div>
<div class="line">  <a class="code" href="dr__ir__opnd_8h.html#a0714576ebc35cf7efe2855126ad716e1">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#adccf1dfd3ec95b71a8a0b205cf48da7a">reg_resize_to_opsz</a>(<a class="code" href="dr__ir__opnd_8h.html#a8e4c0d56682446b190ca3a56d4005162">opnd_get_reg</a>(r), <a class="code" href="dr__ir__opnd_8h.html#a7ff5f2dff38e7639981794c43dc9167ba0ccef0d75b3f473bf275388804c8b85c">OPSZ_4</a>)))</div>
<div class="ttc" id="dr__ir__opnd_8h_html_adccf1dfd3ec95b71a8a0b205cf48da7a"><div class="ttname"><a href="dr__ir__opnd_8h.html#adccf1dfd3ec95b71a8a0b205cf48da7a">reg_resize_to_opsz</a></div><div class="ttdeci">reg_id_t reg_resize_to_opsz(reg_id_t reg, opnd_size_t sz)</div></div>
<div class="ttc" id="dr__ir__opnd_8h_html_a0714576ebc35cf7efe2855126ad716e1"><div class="ttname"><a href="dr__ir__opnd_8h.html#a0714576ebc35cf7efe2855126ad716e1">opnd_create_reg</a></div><div class="ttdeci">INSTR_INLINE opnd_t opnd_create_reg(reg_id_t r)</div></div>
<div class="ttc" id="dr__ir__opnd_8h_html_a8e4c0d56682446b190ca3a56d4005162"><div class="ttname"><a href="dr__ir__opnd_8h.html#a8e4c0d56682446b190ca3a56d4005162">opnd_get_reg</a></div><div class="ttdeci">reg_id_t opnd_get_reg(opnd_t opnd)</div></div>
<div class="ttc" id="dr__ir__opnd_8h_html_a7ff5f2dff38e7639981794c43dc9167ba0ccef0d75b3f473bf275388804c8b85c"><div class="ttname"><a href="dr__ir__opnd_8h.html#a7ff5f2dff38e7639981794c43dc9167ba0ccef0d75b3f473bf275388804c8b85c">OPSZ_4</a></div><div class="ttdef"><b>Definition:</b> dr_ir_opnd.h:2421</div></div>
<div class="ttc" id="dr__ir__macros__arm_8h_html_a604fab5bd80960803b5da7995d18410c"><div class="ttname"><a href="dr__ir__macros__arm_8h.html#a604fab5bd80960803b5da7995d18410c">INSTR_CREATE_strh</a></div><div class="ttdeci">#define INSTR_CREATE_strh(dc, mem, Rt)</div><div class="ttdef"><b>Definition:</b> dr_ir_macros_arm.h:1742</div></div>
</div><!-- fragment --><p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a 2-byte memory store instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">m</td><td>The destination memory opnd. </td></tr>
    <tr><td class="paramname">r</td><td>The source register opnd. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a053c0202c5a4229fbc5575183afb02d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_store_simd</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">m, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__x86_8h.html#af13c5f455cc09398684fe6d78cd95fbf">INSTR_CREATE_str</a>((dc), (m), (r))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a multimedia register store instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">m</td><td>The destination memory opnd. </td></tr>
    <tr><td class="paramname">r</td><td>The source register opnd. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="afdbcfb317d599ecde76215392878da1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_sub</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">d, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">s&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;INSTR_CREATE_sub_shift(dc, d, d, s, <a class="el" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>(), <a class="el" href="dr__ir__macros__arm_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a subtraction instruction that does not affect the status flags. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">d</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit destination operand for the instruction. </td></tr>
    <tr><td class="paramname">s</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit source operand for the instruction. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.10-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_7e8c68b3a1981dda5ab1ff5587b4f0bc.html">include</a></li><li class="navelem"><a class="el" href="dr__ir__macros__aarch64_8h.html">dr_ir_macros_aarch64.h</a></li>
    <li class="footer" style="float:none;text-align:center"><img border=0 src="favicon.png"> &nbsp;  DynamoRIO API version 7.0.0 --- Fri Feb 3 2017 00:37:39 &nbsp; <img border=0 src="favicon.png">
</small></address>
<!--END !GENERATE_TREEVIEW-->
</body>
</html>
