<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml"  lang="en-gb">
<head>
<meta charset="UTF-8" />
<meta name="viewport" content="width=device-width, initial-scale=1"/>

<title>FPGA Sine Lookup Table | Project F - FPGA Development</title>

<meta property='og:title' content='FPGA Sine Lookup Table - Project F - FPGA Development'>
<meta property='og:description' content='In this FPGA recipe, we&rsquo;re going to look at a straightforward method for generating sine and cosine using a lookup table. There are more precise methods, but this one is fast and simple and will suffice for many applications.
This post is part of a series of handy recipes to solve common FPGA development problems. There are also posts on fixed-point numbers, division, and square root.
Updated 2021-06-28. Get in touch with @WillFlux or open an issue on GitHub.'>
<meta property='og:url' content='https://projectf.io/posts/fpga-sine-table/'>
<meta property='og:site_name' content='Project F - FPGA Development'>
<meta property='og:type' content='article'><meta property='og:image' content='https://projectf.io/img/posts/fpga-sine-table/social-card.png'><meta property='article:published_time' content='2021-05-27T00:00:00Z'/><meta property='article:modified_time' content='2021-05-27T00:00:00Z'/><meta name='twitter:card' content='summary_large_image'><meta name='twitter:site' content='@WillFlux'><meta name='twitter:creator' content='@WillFlux'>


<link href="https://projectf.io/index.xml" rel="alternate" type="application/rss+xml" title="Project F - FPGA Development" />

<link rel="stylesheet" href="/css/style.css"/><link rel="apple-touch-icon" sizes="180x180" href="/apple-touch-icon.png">
<link rel="icon" type="image/png" sizes="32x32" href="/favicon-32x32.png">
<link rel="icon" type="image/png" sizes="16x16" href="/favicon-16x16.png">
<link rel="manifest" href="/site.webmanifest">
<link rel="mask-icon" href="/safari-pinned-tab.svg" color="#5bbad5">
<link rel="canonical" href="https://projectf.io/posts/fpga-sine-table/">
<meta name="msapplication-TileColor" content="#da532c">
<meta name="theme-color" content="#ffffff">
<meta name="referrer" content="no-referrer, same-origin">
</head>
<body>
<section class="section">
  <div class="container">
    <nav id="nav-main" class="nav">
      <div id="nav-name" class="nav-left">
        <a id="nav-anchor" class="nav-item" href="https://projectf.io">
          <h1 id="nav-heading" class="title is-4">Project F - FPGA Development</h1>
        </a>
      </div>
      <div class="nav-right">
        <nav id="nav-items" class="nav-item level is-mobile"><a class="level-item" aria-label="github" href='https://github.com/projf/projf-explore'
            target='_blank' rel='noopener'>
            <span class="icon">
              <i class><svg viewbox='0 0 24 24' stroke-linecap='round' stroke-linejoin='round' stroke-width='2' aria-hidden='true'>
    
    <path d="M9 19c-5 1.5-5-2.5-7-3m14 6v-3.87a3.37 3.37 0 0 0-.94-2.61c3.14-.35 6.44-1.54 6.44-7A5.44 5.44 0 0 0 20 4.77 5.07 5.07 0 0 0 19.91 1S18.73.65 16 2.48a13.38 13.38 0 0 0-7 0C6.27.65 5.09 1 5.09 1A5.07 5.07 0 0 0 5 4.77a5.44 5.44 0 0 0-1.5 3.78c0 5.42 3.3 6.61 6.44 7A3.37 3.37 0 0 0 9 18.13V22"/>
    
  </svg></i>
            </span>
          </a><a class="level-item" aria-label="twitter" href='https://twitter.com/WillFlux'
            target='_blank' rel='noopener'>
            <span class="icon">
              <i class><svg viewbox='0 0 24 24' stroke-linecap='round' stroke-linejoin='round' stroke-width='2' aria-hidden='true'>
    
    <path d="M23 3a10.9 10.9 0 0 1-3.14 1.53 4.48 4.48 0 0 0-7.86 3v1A10.66 10.66 0 0 1 3 4s-4 9 5 13a11.64 11.64 0 0 1-7 2c9 5 20 0 20-11.5a4.5 4.5 0 0 0-.08-.83A7.72 7.72 0 0 0 23 3z"/>
    
  </svg></i>
            </span>
          </a><a class="level-item" aria-label="youtube" href='https://youtube.com/channel/UCaT0lvfWo1GStbp0neg8weg'
            target='_blank' rel='noopener'>
            <span class="icon">
              <i class><svg viewbox='0 0 24 24' stroke-linecap='round' stroke-linejoin='round' stroke-width='2' aria-hidden='true'>
    
    <path d="M22.54 6.42a2.78 2.78 0 0 0-1.94-2C18.88 4 12 4 12 4s-6.88 0-8.6.46a2.78 2.78 0 0 0-1.94 2A29 29 0 0 0 1 11.75a29 29 0 0 0 .46 5.33A2.78 2.78 0 0 0 3.4 19c1.72.46 8.6.46 8.6.46s6.88 0 8.6-.46a2.78 2.78 0 0 0 1.94-2 29 29 0 0 0 .46-5.25 29 29 0 0 0-.46-5.33z"/>
    <polygon points="9.75 15.02 15.5 11.75 9.75 8.48 9.75 15.02"/>
    
  </svg></i>
            </span>
          </a><a class="level-item" aria-label="rss" href='/index.xml'
            target='_blank' rel='noopener'>
            <span class="icon">
              <i class><svg viewbox='0 0 24 24' stroke-linecap='round' stroke-linejoin='round' stroke-width='2' aria-hidden='true'>
    
    <path d="M4 11a9 9 0 0 1 9 9"></path><path d="M4 4a16 16 0 0 1 16 16"></path><circle cx="5" cy="19" r="1"></circle>
    
  </svg></i>
            </span>
          </a></nav>
      </div>
    </nav>

    <nav class="nav">
      
      <div class="nav-left"><a class="nav-item" href="/about">
          <h2 class="title is-5">About</h2>
        </a><a class="nav-item" href="/sitemap">
          <h2 class="title is-5">Site Map</h2>
        </a><a class="nav-item" href="/tags/cookbook">
          <h2 class="title is-5">Cookbook</h2>
        </a><a class="nav-item" href="/tags/graphics">
          <h2 class="title is-5">Graphics</h2>
        </a><a class="nav-item" href="/tags/maths">
          <h2 class="title is-5">Maths</h2>
        </a><a class="nav-item" href="/tags/tools">
          <h2 class="title is-5">Tools</h2>
        </a></div>
      

      
    </nav>

  </div>
  <script src="/js/navicon-shift.js"></script>
</section>
<section class="section">
  <div class="container">
    <div class="subtitle tags is-6 is-pulled-right">
      
      
<a class="subtitle is-6" href="/tags/cookbook/">#cookbook</a>



  
  | <a class="subtitle is-6" href="/tags/maths/">#maths</a>
  


      
    </div>
    <h2 class="subtitle is-6">27 May 2021</h2>
    <h1 class="title">FPGA Sine Lookup Table</h1>
    
    <div class="content">
      <p>In this <a href="/tags/cookbook">FPGA recipe</a>, we&rsquo;re going to look at a straightforward method for generating sine and cosine using a lookup table. There are more precise methods, but this one is fast and simple and will suffice for many applications.</p>
<p>This post is part of a series of <a href="/tags/cookbook">handy recipes</a> to solve common FPGA development problems. There are also posts on <a href="/posts/fixed-point-numbers-in-verilog/">fixed-point numbers</a>, <a href="/posts/division-in-verilog/">division</a>, and <a href="/posts/square-root-in-verilog/">square root</a>.</p>
<p><em>Updated 2021-06-28. Get in touch with <a href="https://twitter.com/WillFlux">@WillFlux</a> or open an <a href="https://github.com/projf/projf-explore/issues">issue on GitHub</a>.</em></p>
<h3 id="source">Source</h3>
<p>The SystemVerilog designs featured in this post are available from the <a href="https://github.com/projf/projf-explore/tree/master/lib/maths">Project F Library</a> under the open-source MIT licence: build on them to your heart&rsquo;s content. The rest of the blog content is subject to standard copyright restrictions: don&rsquo;t republish it without permission.</p>
<h2 id="dont-calculate-lookup">Don&rsquo;t Calculate, Lookup!</h2>
<p>A lookup table can produce a result directly without complex calculation for both sine and cosine.</p>
<p><img src="/img/posts/fpga-sine-table/sine-cosine.png" alt="Sine & Cosine"></p>
<p><em>Graph image by <a href="https://commons.wikimedia.org/wiki/File:Sine_cosine_one_period.svg">Geek3</a> in the public domain.</em></p>
<h3 id="sine-quadrants">Sine Quadrants</h3>
<p>Sine has a simple symmetry to it (see diagram above), so our table only needs to cover a quarter of a circle: 0 to 90 degrees. Our Verilog will handle a complete circle using simple adjustment for each of the four quadrants.</p>
<p>The following diagram shows the quadrants and how angles are measured anti-clockwise from the three o&rsquo;clock position on the circle.</p>
<p><img src="/img/posts/fpga-sine-table/sine-quadrants.jpg" alt="Sine Quadrants"></p>
<p>Wikipedia has a summary of <a href="https://en.wikipedia.org/wiki/Sine#Properties_relating_to_the_quadrants">properties relating to the quadrants</a>.</p>
<h2 id="generate-table">Generate Table</h2>
<p>The Project F maths library includes a 64 entry sine table you can use: <strong>[<a href="https://github.com/projf/projf-explore/blob/master/lib/maths/res/sine_table_64x8.mem">sine_table_64x8.mem</a>]</strong>.</p>
<p>If you&rsquo;re happy to use this table, you can skip ahead to <a href="/posts/fpga-sine-table/#sine-table-module">Sine Table Module</a>.</p>
<p>Alternatively, I&rsquo;ve created a short Python script that can generate tables to your specification <strong>[<a href="https://github.com/projf/fpgatools/tree/master/sine2fmem">sine2fmem</a>]</strong>:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-python" data-lang="python"><span style="color:#75715e">#!/usr/bin/env python3</span>

<span style="color:#f92672">from</span> math <span style="color:#f92672">import</span> ceil, sin, pi
<span style="color:#f92672">import</span> sys

<span style="color:#75715e"># math.sin works in radians: 0-90° == π/2 radians</span>

<span style="color:#66d9ef">if</span> (len(sys<span style="color:#f92672">.</span>argv) <span style="color:#f92672">&gt;</span> <span style="color:#ae81ff">1</span>):
    rows <span style="color:#f92672">=</span> int(sys<span style="color:#f92672">.</span>argv[<span style="color:#ae81ff">1</span>])
<span style="color:#66d9ef">else</span>:
    rows <span style="color:#f92672">=</span> <span style="color:#ae81ff">256</span>

<span style="color:#66d9ef">if</span> (len(sys<span style="color:#f92672">.</span>argv) <span style="color:#f92672">&gt;</span> <span style="color:#ae81ff">2</span>):
    width <span style="color:#f92672">=</span> int(sys<span style="color:#f92672">.</span>argv[<span style="color:#ae81ff">2</span>])
<span style="color:#66d9ef">else</span>:
    width <span style="color:#f92672">=</span> <span style="color:#ae81ff">16</span>

print(<span style="color:#e6db74">&#34;// Generated by sine2fmem.py from Project F&#34;</span>)
print(<span style="color:#e6db74">&#34;// Learn more at https://github.com/projf/fpgatools&#34;</span>)

fmt_width <span style="color:#f92672">=</span> str(ceil(width<span style="color:#f92672">/</span><span style="color:#ae81ff">4</span>))  <span style="color:#75715e"># four bits per hex digit</span>
fmt_string <span style="color:#f92672">=</span> <span style="color:#e6db74">&#34;{:0&#34;</span> <span style="color:#f92672">+</span> fmt_width <span style="color:#f92672">+</span> <span style="color:#e6db74">&#34;X}  // </span><span style="color:#e6db74">{:03}</span><span style="color:#e6db74">: sin(</span><span style="color:#e6db74">{:.4f}</span><span style="color:#e6db74">) = </span><span style="color:#e6db74">{:.4f}</span><span style="color:#e6db74">&#34;</span>

<span style="color:#66d9ef">for</span> i <span style="color:#f92672">in</span> range(rows):
    val <span style="color:#f92672">=</span> (pi<span style="color:#f92672">/</span>(<span style="color:#ae81ff">2</span><span style="color:#f92672">*</span>rows)) <span style="color:#f92672">*</span> i
    res <span style="color:#f92672">=</span> sin(val)
    res_scaled <span style="color:#f92672">=</span> round((<span style="color:#ae81ff">2</span><span style="color:#f92672">**</span>width) <span style="color:#f92672">*</span> res)
    <span style="color:#66d9ef">if</span> res_scaled <span style="color:#f92672">==</span> <span style="color:#ae81ff">2</span><span style="color:#f92672">**</span>width:  <span style="color:#75715e"># maximum value uses too many bits</span>
        res_scaled <span style="color:#f92672">-=</span> <span style="color:#ae81ff">1</span>;        <span style="color:#75715e"># accompanying Verilog module handles this</span>
    print(fmt_string<span style="color:#f92672">.</span>format(res_scaled, i, val, res))
</code></pre></div><p>You specify the number <code>rows</code> in your table and their <code>width</code> in bits. I strongly recommend using a power of two for the rows, so the values wrap naturally.</p>
<p>The <a href="https://github.com/projf/fpgatools/tree/master/sine2fmem">sine2fmem README</a> has more details on the workings of the script, including examples.</p>
<h2 id="sine-table-module">Sine Table Module</h2>
<p>I&rsquo;ve created a simple Verilog module that looks up the correct value, adjusting for the quadrant of the circle it falls in <strong>[<a href="https://github.com/projf/projf-explore/blob/master/lib/maths/sine_table.sv">sine_table.sv</a>]</strong>:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog"><span style="color:#66d9ef">module</span> sine_table #(
    <span style="color:#66d9ef">parameter</span> ROM_DEPTH<span style="color:#f92672">=</span><span style="color:#ae81ff">64</span>,  <span style="color:#75715e">// number of entries in sine ROM for 0° to 90°
</span><span style="color:#75715e"></span>    <span style="color:#66d9ef">parameter</span> ROM_WIDTH<span style="color:#f92672">=</span><span style="color:#ae81ff">8</span>,   <span style="color:#75715e">// width of sine ROM data in bits
</span><span style="color:#75715e"></span>    <span style="color:#66d9ef">parameter</span> ROM_FILE<span style="color:#f92672">=</span><span style="color:#e6db74">&#34;&#34;</span>,   <span style="color:#75715e">// sine table file to populate ROM
</span><span style="color:#75715e"></span>    <span style="color:#66d9ef">parameter</span> ADDRW<span style="color:#f92672">=</span>$clog2(<span style="color:#ae81ff">4</span><span style="color:#f92672">*</span>ROM_DEPTH)  <span style="color:#75715e">// full circle is 0° to 360°
</span><span style="color:#75715e"></span>    ) (
    <span style="color:#66d9ef">input</span>  <span style="color:#66d9ef">wire</span> <span style="color:#66d9ef">logic</span> [ADDRW<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] id,  <span style="color:#75715e">// table ID to lookup
</span><span style="color:#75715e"></span>    <span style="color:#66d9ef">output</span>      <span style="color:#66d9ef">logic</span> <span style="color:#66d9ef">signed</span> [<span style="color:#ae81ff">2</span><span style="color:#f92672">*</span>ROM_WIDTH<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] data  <span style="color:#75715e">// answer (fixed-point)
</span><span style="color:#75715e"></span>    );

    <span style="color:#75715e">// sine table ROM: 0°-90°
</span><span style="color:#75715e"></span>    <span style="color:#66d9ef">logic</span> [$clog2(ROM_DEPTH)<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] tab_id;
    <span style="color:#66d9ef">logic</span> [ROM_WIDTH<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] tab_data;
    rom_async #(
        .WIDTH(ROM_WIDTH),
        .DEPTH(ROM_DEPTH),
        .INIT_F(ROM_FILE)
    ) sine_rom (
        .addr(tab_id),
        .data(tab_data)
    );

    <span style="color:#66d9ef">logic</span> [<span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] quad;  <span style="color:#75715e">// quadrant we&#39;re in: I, II, III, IV
</span><span style="color:#75715e"></span>    <span style="color:#66d9ef">always_comb</span> <span style="color:#66d9ef">begin</span>
        quad <span style="color:#f92672">=</span> id[ADDRW<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span>ADDRW<span style="color:#f92672">-</span><span style="color:#ae81ff">2</span>];
        <span style="color:#66d9ef">case</span> (quad)
            <span style="color:#ae81ff">2</span><span style="color:#ae81ff">&#39;b00</span><span style="color:#f92672">:</span> tab_id <span style="color:#f92672">=</span> id[ADDRW<span style="color:#f92672">-</span><span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>];                <span style="color:#75715e">//  I:    0° to  90°
</span><span style="color:#75715e"></span>            <span style="color:#ae81ff">2</span><span style="color:#ae81ff">&#39;b01</span><span style="color:#f92672">:</span> tab_id <span style="color:#f92672">=</span> <span style="color:#ae81ff">2</span><span style="color:#f92672">*</span>ROM_DEPTH <span style="color:#f92672">-</span> id[ADDRW<span style="color:#f92672">-</span><span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>];  <span style="color:#75715e">// II:   90° to 180°
</span><span style="color:#75715e"></span>            <span style="color:#ae81ff">2</span><span style="color:#ae81ff">&#39;b10</span><span style="color:#f92672">:</span> tab_id <span style="color:#f92672">=</span> id[ADDRW<span style="color:#f92672">-</span><span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] <span style="color:#f92672">-</span> <span style="color:#ae81ff">2</span><span style="color:#f92672">*</span>ROM_DEPTH;  <span style="color:#75715e">// III: 180° to 270°
</span><span style="color:#75715e"></span>            <span style="color:#ae81ff">2</span><span style="color:#ae81ff">&#39;b11</span><span style="color:#f92672">:</span> tab_id <span style="color:#f92672">=</span> <span style="color:#ae81ff">4</span><span style="color:#f92672">*</span>ROM_DEPTH <span style="color:#f92672">-</span> id[ADDRW<span style="color:#f92672">-</span><span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>];  <span style="color:#75715e">// IV:  270° to 360°
</span><span style="color:#75715e"></span>        <span style="color:#66d9ef">endcase</span>
    <span style="color:#66d9ef">end</span>

    <span style="color:#66d9ef">always_comb</span> <span style="color:#66d9ef">begin</span>
        <span style="color:#66d9ef">if</span> (id <span style="color:#f92672">==</span> ROM_DEPTH) <span style="color:#66d9ef">begin</span>  <span style="color:#75715e">// sin(90°) = +1.0
</span><span style="color:#75715e"></span>            data <span style="color:#f92672">=</span> {{ROM_WIDTH<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span>{<span style="color:#ae81ff">1</span><span style="color:#ae81ff">&#39;b0</span>}}, <span style="color:#ae81ff">1</span><span style="color:#ae81ff">&#39;b1</span>, {ROM_WIDTH{<span style="color:#ae81ff">1</span><span style="color:#ae81ff">&#39;b0</span>}}};
        <span style="color:#66d9ef">end</span> <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (id <span style="color:#f92672">==</span> <span style="color:#ae81ff">3</span><span style="color:#f92672">*</span>ROM_DEPTH) <span style="color:#66d9ef">begin</span>  <span style="color:#75715e">// sin(270°) = -1.0
</span><span style="color:#75715e"></span>            data <span style="color:#f92672">=</span> {{ROM_WIDTH{<span style="color:#ae81ff">1</span><span style="color:#ae81ff">&#39;b1</span>}}, {ROM_WIDTH{<span style="color:#ae81ff">1</span><span style="color:#ae81ff">&#39;b0</span>}}};
        <span style="color:#66d9ef">end</span> <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">begin</span>
            <span style="color:#66d9ef">if</span> (quad[<span style="color:#ae81ff">1</span>] <span style="color:#f92672">==</span> <span style="color:#ae81ff">0</span>) <span style="color:#66d9ef">begin</span>  <span style="color:#75715e">// positive in quadrant I and II
</span><span style="color:#75715e"></span>                data <span style="color:#f92672">=</span> {{ROM_WIDTH{<span style="color:#ae81ff">1</span><span style="color:#ae81ff">&#39;b0</span>}}, tab_data};
            <span style="color:#66d9ef">end</span> <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">begin</span>
                data <span style="color:#f92672">=</span> {<span style="color:#ae81ff">2</span><span style="color:#f92672">*</span>ROM_WIDTH{<span style="color:#ae81ff">1</span><span style="color:#ae81ff">&#39;b0</span>}} <span style="color:#f92672">-</span> {{ROM_WIDTH{<span style="color:#ae81ff">1</span><span style="color:#ae81ff">&#39;b0</span>}}, tab_data};
            <span style="color:#66d9ef">end</span>
        <span style="color:#66d9ef">end</span>
    <span style="color:#66d9ef">end</span>
<span style="color:#66d9ef">endmodule</span>
</code></pre></div><p><em>NB. This module outputs combinational logic, so you may want to register the results depending on your design and FPGA.
I may change this in future versions if it proves to be too much of a timing headache.</em></p>
<h3 id="test-bench">Test Bench</h3>
<p>There is a Vivado test bench available in the library: <strong>[<a href="https://github.com/projf/projf-explore/blob/master/lib/maths/xc7/sine_table_tb.sv">sine_table_tb.sv</a>]</strong>. A Verilator test example will be added later.</p>
<h3 id="module-usage">Module Usage</h3>
<p>The output is <em>signed</em> fixed-point, with twice the width of the ROM data. For example, if you have an 8-bit table, you&rsquo;ll get a 16-bit signed result with eight integer and eight fractional bits (Q8.8). If you&rsquo;re new to fixed point, check out <a href="/posts/fixed-point-numbers-in-verilog/">Fixed Point Numbers in Verilog</a>.</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">    <span style="color:#66d9ef">localparam</span> ROM_DEPTH<span style="color:#f92672">=</span><span style="color:#ae81ff">64</span>;    <span style="color:#75715e">// number of entries in sine ROM for 0° to 90°
</span><span style="color:#75715e"></span>    <span style="color:#66d9ef">localparam</span> ROM_WIDTH<span style="color:#f92672">=</span><span style="color:#ae81ff">8</span>;     <span style="color:#75715e">// width of sine ROM data
</span><span style="color:#75715e"></span>    <span style="color:#66d9ef">localparam</span> ROM_FILE<span style="color:#f92672">=</span><span style="color:#e6db74">&#34;sine_table_64x8.mem&#34;</span>;  <span style="color:#75715e">// file to populate ROM
</span><span style="color:#75715e"></span>    <span style="color:#66d9ef">localparam</span> ADDRW<span style="color:#f92672">=</span>$clog2(<span style="color:#ae81ff">4</span><span style="color:#f92672">*</span>ROM_DEPTH);  <span style="color:#75715e">// full circle is 0° to 360°
</span><span style="color:#75715e"></span>
    <span style="color:#66d9ef">logic</span> [ADDRW<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] id;  <span style="color:#75715e">// table ID to lookup
</span><span style="color:#75715e"></span>    <span style="color:#66d9ef">logic</span> <span style="color:#66d9ef">signed</span> [<span style="color:#ae81ff">2</span><span style="color:#f92672">*</span>ROM_WIDTH<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] data; <span style="color:#75715e">// answer
</span><span style="color:#75715e"></span>    sine_table #(
        .ROM_DEPTH(ROM_DEPTH),
        .ROM_WIDTH(ROM_WIDTH),
        .ROM_FILE(ROM_FILE)
    ) sine_table_inst (
        .id,
        .data
    );
</code></pre></div><p>Practical usage is straightforward; let&rsquo;s look at some examples.</p>
<h4 id="sine-30">Sine 30°</h4>
<p>First, you find the <code>id</code> that equates to 30 degrees.</p>
<p>Our ROM has 64 entries covering 90°, so we want 30 x 64/90 = <code>21.333</code>, which rounds to <code>21</code>.</p>
<p>For <code>id=21</code> the module returns: <code>00000000.01111110 == 0.492188</code></p>
<p>As you may know, <code>sin(30) = 0.5</code> exactly. Out value isn&rsquo;t quite right, but we can&rsquo;t represent 30 degrees exactly using a power of two. You can increase your accuracy by using a larger table at the cost of more logic. However, for exact values, you&rsquo;re probably better of calculating them in logic, a topic we plan to cover at a later date.</p>
<h4 id="sine--45">Sine -45°</h4>
<p>How about -45°, which is equivalent to 315° (360-45)?</p>
<p>315 x 64/90 = <code>224</code>, an exact value!</p>
<p>For <code>id=224</code> the module returns: <code>11111111.01001011 == -0.707031</code></p>
<p>My HP 35s calculator gives a value of <code>-0.707107</code>. In this case, our accuracy is limited by using only 8-bits for the fractional part of the answer: the smallest value we can represent is <code>1/256 = ~0.004</code>, so we can&rsquo;t expect more than two decimal places of accuracy.</p>
<h4 id="cosine-30">Cosine 30°</h4>
<p>Cosine is offset from sine by 90°. Calculating cosine is as simple as subtracting the angle from 90° before determining the id.</p>
<p>For example, to calculate the cosine of 30°:</p>
<p>Subtract the angle from 90: <code>90-30 = 60</code>, then convert to id: 60 x 64/90 = <code>42.666</code>, which rounds to 43.</p>
<p>For <code>id=43</code> the module returns: <code>00000000.11011111 == 0.871094</code></p>
<p>My HP 35s calculator gives a value of <code>0.8660254</code>.</p>
<h3 id="practical-examples">Practical Examples</h3>
<p>We&rsquo;ll be using this module in our <a href="/posts/fpga-graphics/">FPGA Graphics</a> series over summer 2021.</p>
<h3 id="rom-implementation">ROM Implementation</h3>
<p>The sine table module loads the sine table data into an asynchronous ROM <strong>[<a href="https://github.com/projf/projf-explore/blob/master/lib/memory/rom_async.sv">rom_async.sv</a>]</strong>:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog"><span style="color:#66d9ef">module</span> rom_async #(
    <span style="color:#66d9ef">parameter</span> WIDTH<span style="color:#f92672">=</span><span style="color:#ae81ff">8</span>,
    <span style="color:#66d9ef">parameter</span> DEPTH<span style="color:#f92672">=</span><span style="color:#ae81ff">256</span>,
    <span style="color:#66d9ef">parameter</span> INIT_F<span style="color:#f92672">=</span><span style="color:#e6db74">&#34;&#34;</span>,
    <span style="color:#66d9ef">localparam</span> ADDRW<span style="color:#f92672">=</span>$clog2(DEPTH)
    ) (
    <span style="color:#66d9ef">input</span> <span style="color:#66d9ef">wire</span> <span style="color:#66d9ef">logic</span> [ADDRW<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] addr,
    <span style="color:#66d9ef">output</span>     <span style="color:#66d9ef">logic</span> [WIDTH<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] data
    );

    <span style="color:#66d9ef">logic</span> [WIDTH<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] memory [DEPTH];

    <span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span>
        <span style="color:#66d9ef">if</span> (INIT_F <span style="color:#f92672">!=</span> <span style="color:#ae81ff">0</span>) <span style="color:#66d9ef">begin</span>
            $display(<span style="color:#e6db74">&#34;Creating rom_async from init file &#39;%s&#39;.&#34;</span>, INIT_F);
            $readmemh(INIT_F, memory);
        <span style="color:#66d9ef">end</span>
    <span style="color:#66d9ef">end</span>

    <span style="color:#66d9ef">always_comb</span> data <span style="color:#f92672">=</span> memory[addr];
<span style="color:#66d9ef">endmodule</span>
</code></pre></div><p>Small tables work well with <code>rom_async</code>. For more substantial lookup tables, block ram (BRAM) is a better choice. To use BRAM, substitute <a href="https://github.com/projf/projf-explore/blob/master/lib/memory/rom_sync.sv">rom_sync</a> into the design and add a clock signal. Beware of the additional cycle of latency when using BRAM.</p>
<p>That wraps up this recipe, but you might like to check out other <a href="/tags/cookbook">FPGA recipes</a> for tasty logic goodness.</p>
<p><em>Constructive feedback is always welcome. Get in touch with <a href="https://twitter.com/WillFlux">@WillFlux</a> or open an <a href="https://github.com/projf/projf-explore/issues">issue on GitHub</a>.</em></p>
<blockquote>
<p><strong>Sponsor Project F</strong><br>
If you like what I do, consider <a href="https://github.com/sponsors/WillGreen">sponsoring me</a> on GitHub.<br>
I&rsquo;ll use contributions to spend more time creating open-source FPGA designs and tutorials.</p>
</blockquote>

      
      <div class="related">

<h3>Similar articles:</h3>
<ul>
	
	<li><a href="/posts/square-root-in-verilog/">Square Root in Verilog</a></li>
	
	<li><a href="/posts/division-in-verilog/">Division in Verilog</a></li>
	
	<li><a href="/posts/fixed-point-numbers-in-verilog/">Fixed Point Numbers in Verilog</a></li>
	
	<li><a href="/posts/fpga-memory-types/">FPGA Memory Types</a></li>
	
	<li><a href="/posts/video-timings-vga-720p-1080p/">Video Timings: VGA, SVGA, 720p, 1080p</a></li>
	
</ul>
</div>
      
    </div>
    
  </div>
</section>

    <script src="/js/copycode.js"></script>



<section class="section">
  <div class="container has-text-centered">
    <p>©2021 Will Green, Project F</p>
    
  </div>
</section>


<script src="https://narwhal.projectf.io/script.js" site="EVCGKVDN" defer></script>
</body>
</html>

