!! Unknown ext. calls:
_ZNSt8ios_base4InitC1Ev
_ZNSt8ios_base4InitD1Ev
!! Unknown ext. calls:
_ZNSt8ios_base4InitC1Ev
_ZNSt8ios_base4InitD1Ev
 (in-process)  /usr/local/include  /usr/lib/llvm-11/lib/clang/11.0.1/include  /usr/include/x86_64-linux-gnu  /usr/include  integer ii=0;
reg [16-1:0] reg__const_size_in_1;
assign _const_size_in_1 = reg__const_size_in_1;
always @(*)
begin
  reg__const_size_in_1 = 0;
  for(ii=0; ii<PORTSIZE_in1; ii=ii+1)
  begin
    reg__const_size_in_1 = (in1[(BITSIZE_in1)*ii+:BITSIZE_in1]>=16)?in2[(BITSIZE_in2)*ii+:BITSIZE_in2]:(reg__const_size_in_1^((((BITSIZE_in2>=16?in2[(BITSIZE_in2)*ii+:BITSIZE_in2]:{{(16<BITSIZE_in2 ? 1 : 16-BITSIZE_in2){1'b0}},in2[(BITSIZE_in2)*ii+:BITSIZE_in2]})<<in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8)^reg__const_size_in_1) & (((in1[(BITSIZE_in1)*ii+:BITSIZE_in1]+in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8)>16) ? ((({(16){1'b1}})>>(in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8))<<(in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8)) : ((((({(16){1'b1}})>>(in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8))<<(in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8))<<(16-in1[(BITSIZE_in1)*ii+:BITSIZE_in1]-in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8))>>(16-in1[(BITSIZE_in1)*ii+:BITSIZE_in1]-in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8)))));
  end
end
assign _const_size_in_1_vld = |start_port;
integer ii=0;
reg [16-1:0] reg__const_size_out_1;
assign _const_size_out_1 = reg__const_size_out_1;
always @(*)
begin
  reg__const_size_out_1 = 0;
  for(ii=0; ii<PORTSIZE_in1; ii=ii+1)
  begin
    reg__const_size_out_1 = (in1[(BITSIZE_in1)*ii+:BITSIZE_in1]>=16)?in2[(BITSIZE_in2)*ii+:BITSIZE_in2]:(reg__const_size_out_1^((((BITSIZE_in2>=16?in2[(BITSIZE_in2)*ii+:BITSIZE_in2]:{{(16<BITSIZE_in2 ? 1 : 16-BITSIZE_in2){1'b0}},in2[(BITSIZE_in2)*ii+:BITSIZE_in2]})<<in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8)^reg__const_size_out_1) & (((in1[(BITSIZE_in1)*ii+:BITSIZE_in1]+in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8)>16) ? ((({(16){1'b1}})>>(in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8))<<(in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8)) : ((((({(16){1'b1}})>>(in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8))<<(in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8))<<(16-in1[(BITSIZE_in1)*ii+:BITSIZE_in1]-in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8))>>(16-in1[(BITSIZE_in1)*ii+:BITSIZE_in1]-in3[(BITSIZE_in3)*ii+:BITSIZE_in3]*8)))));
  end
end
assign _const_size_out_1_vld = |start_port;
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:161:27: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
  std::cout << "reg [" << _ports_out[7].type_size << "-1:0] " << _ports_out[7].name << ";\n";
                          ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:161:66: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
  std::cout << "reg [" << _ports_out[7].type_size << "-1:0] " << _ports_out[7].name << ";\n";
                                                                 ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:162:27: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
  std::cout << "reg [" << _ports_out[8].type_size << "-1:0] " << _ports_out[8].name << ";\n";
                          ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:162:66: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
  std::cout << "reg [" << _ports_out[8].type_size << "-1:0] " << _ports_out[8].name << ";\n";
                                                                 ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:236:29: warning: array index 5 is past the end of the array (which contains 5 elements) [-Warray-bounds]
  std::cout << "assign " << _ports_out[5].name << " = (" << _ports_in[2].name << "[0]) & (|(" << _ports_in[3].name << "[(BITSIZE_" << _ports_in[3].name << ")*0+:BITSIZE_" << _ports_in[3].name<<"]));\n";
                            ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:237:29: warning: array index 6 is past the end of the array (which contains 5 elements) [-Warray-bounds]
  std::cout << "assign " << _ports_out[6].name << " = (" << _ports_in[2].name << "[1]) & (|(" << _ports_in[3].name << "[(BITSIZE_" << _ports_in[3].name << ")*1+:BITSIZE_" << _ports_in[3].name<<"]));\n";
                            ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:244:24: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
  std::cout << "  " << _ports_out[7].name << " = 0;\n";
                       ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:245:24: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
  std::cout << "  " << _ports_out[8].name << " = 0;\n";
                       ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:30: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})))));\n";
                             ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:168: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                       ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:309: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                    ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:378: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                         ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:520: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:597: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:865: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:1087: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:1129: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:1351: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:1566: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:1790: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:30: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}}))) : ((((({(" << _ports_out[7].type_size << "){1'b1}})))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                             ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:168: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}}))) : ((((({(" << _ports_out[7].type_size << "){1'b1}})))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                       ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:309: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}}))) : ((((({(" << _ports_out[7].type_size << "){1'b1}})))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                    ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:378: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}}))) : ((((({(" << _ports_out[7].type_size << "){1'b1}})))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                         ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:520: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}}))) : ((((({(" << _ports_out[7].type_size << "){1'b1}})))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:597: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}}))) : ((((({(" << _ports_out[7].type_size << "){1'b1}})))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:783: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}}))) : ((((({(" << _ports_out[7].type_size << "){1'b1}})))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:924: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}}))) : ((((({(" << _ports_out[7].type_size << "){1'b1}})))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:966: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}}))) : ((((({(" << _ports_out[7].type_size << "){1'b1}})))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:1020: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}}))) : ((((({(" << _ports_out[7].type_size << "){1'b1}})))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:1067: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}}))) : ((((({(" << _ports_out[7].type_size << "){1'b1}})))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:1210: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}}))) : ((((({(" << _ports_out[7].type_size << "){1'b1}})))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:30: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})))));\n";
                             ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:168: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                       ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:309: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                    ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:378: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                         ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:520: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:597: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:865: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:1087: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:1129: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:1351: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:1566: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:1790: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:30: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}}))) : ((((({(" << _ports_out[8].type_size << "){1'b1}})))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                             ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:168: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}}))) : ((((({(" << _ports_out[8].type_size << "){1'b1}})))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                       ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:309: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}}))) : ((((({(" << _ports_out[8].type_size << "){1'b1}})))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                    ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:378: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}}))) : ((((({(" << _ports_out[8].type_size << "){1'b1}})))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                         ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:520: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}}))) : ((((({(" << _ports_out[8].type_size << "){1'b1}})))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:597: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}}))) : ((((({(" << _ports_out[8].type_size << "){1'b1}})))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:783: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}}))) : ((((({(" << _ports_out[8].type_size << "){1'b1}})))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:924: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}}))) : ((((({(" << _ports_out[8].type_size << "){1'b1}})))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:966: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}}))) : ((((({(" << _ports_out[8].type_size << "){1'b1}})))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:1020: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}}))) : ((((({(" << _ports_out[8].type_size << "){1'b1}})))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:1067: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}}))) : ((((({(" << _ports_out[8].type_size << "){1'b1}})))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:1210: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}}))) : ((((({(" << _ports_out[8].type_size << "){1'b1}})))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
56 warnings generated.
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:161:27: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
  std::cout << "reg [" << _ports_out[7].type_size << "-1:0] " << _ports_out[7].name << ";\n";
                          ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:161:66: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
  std::cout << "reg [" << _ports_out[7].type_size << "-1:0] " << _ports_out[7].name << ";\n";
                                                                 ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:162:27: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
  std::cout << "reg [" << _ports_out[8].type_size << "-1:0] " << _ports_out[8].name << ";\n";
                          ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:162:66: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
  std::cout << "reg [" << _ports_out[8].type_size << "-1:0] " << _ports_out[8].name << ";\n";
                                                                 ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:236:29: warning: array index 5 is past the end of the array (which contains 5 elements) [-Warray-bounds]
  std::cout << "assign " << _ports_out[5].name << " = (" << _ports_in[2].name << "[0]) & (|(" << _ports_in[3].name << "[(BITSIZE_" << _ports_in[3].name << ")*0+:BITSIZE_" << _ports_in[3].name<<"]));\n";
                            ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:237:29: warning: array index 6 is past the end of the array (which contains 5 elements) [-Warray-bounds]
  std::cout << "assign " << _ports_out[6].name << " = (" << _ports_in[2].name << "[1]) & (|(" << _ports_in[3].name << "[(BITSIZE_" << _ports_in[3].name << ")*1+:BITSIZE_" << _ports_in[3].name<<"]));\n";
                            ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:244:24: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
  std::cout << "  " << _ports_out[7].name << " = 0;\n";
                       ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:245:24: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
  std::cout << "  " << _ports_out[8].name << " = 0;\n";
                       ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:30: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})))));\n";
                             ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:168: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                       ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:309: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                    ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:378: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                         ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:520: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:597: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:865: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:1087: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:1129: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:1351: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:1566: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:248:1790: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[7].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*0+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:30: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}}))) : ((((({(" << _ports_out[7].type_size << "){1'b1}})))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                             ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:168: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}}))) : ((((({(" << _ports_out[7].type_size << "){1'b1}})))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                       ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:309: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}}))) : ((((({(" << _ports_out[7].type_size << "){1'b1}})))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                    ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:378: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}}))) : ((((({(" << _ports_out[7].type_size << "){1'b1}})))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                         ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:520: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}}))) : ((((({(" << _ports_out[7].type_size << "){1'b1}})))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:597: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}}))) : ((((({(" << _ports_out[7].type_size << "){1'b1}})))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:783: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}}))) : ((((({(" << _ports_out[7].type_size << "){1'b1}})))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:924: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}}))) : ((((({(" << _ports_out[7].type_size << "){1'b1}})))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:966: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}}))) : ((((({(" << _ports_out[7].type_size << "){1'b1}})))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:1020: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}}))) : ((((({(" << _ports_out[7].type_size << "){1'b1}})))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:1067: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}}))) : ((((({(" << _ports_out[7].type_size << "){1'b1}})))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:250:1210: warning: array index 7 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[7].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[7].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[7].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[7].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[7].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[7].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*0+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[7].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[7].type_size << ") ? ((({(" << _ports_out[7].type_size << "){1'b1}}))) : ((((({(" << _ports_out[7].type_size << "){1'b1}})))<<(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[7].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*0+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:30: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})))));\n";
                             ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:168: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                       ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:309: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                    ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:378: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                         ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:520: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:597: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:865: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:1087: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:1129: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:1351: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:1566: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:253:1790: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]})<<{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]+{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})) : ((((({(" << _ports_out[8].type_size << "){1'b1}})>>({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<({" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" <<  _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0}))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]-{" << _ports_in[6].name << "_0[" << log2nbyte << "*1+:" << log2nbyte<< "],3'b0})))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:30: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}}))) : ((((({(" << _ports_out[8].type_size << "){1'b1}})))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                             ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:168: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}}))) : ((((({(" << _ports_out[8].type_size << "){1'b1}})))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                       ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:309: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}}))) : ((((({(" << _ports_out[8].type_size << "){1'b1}})))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                    ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:378: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}}))) : ((((({(" << _ports_out[8].type_size << "){1'b1}})))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                         ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:520: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}}))) : ((((({(" << _ports_out[8].type_size << "){1'b1}})))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:597: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}}))) : ((((({(" << _ports_out[8].type_size << "){1'b1}})))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:783: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}}))) : ((((({(" << _ports_out[8].type_size << "){1'b1}})))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:924: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}}))) : ((((({(" << _ports_out[8].type_size << "){1'b1}})))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:966: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}}))) : ((((({(" << _ports_out[8].type_size << "){1'b1}})))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:1020: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}}))) : ((((({(" << _ports_out[8].type_size << "){1'b1}})))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:1067: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}}))) : ((((({(" << _ports_out[8].type_size << "){1'b1}})))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:255:1210: warning: array index 8 is past the end of the array (which contains 5 elements) [-Warray-bounds]
    std::cout << "      " << _ports_out[8].name << " = (" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]>=" << _ports_out[8].type_size << ")?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:(" << _ports_out[8].name << "^((((BITSIZE_" <<  _ports_in[5].name <<">" << _ports_out[8].type_size << "?" <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]:{{(" << _ports_out[8].type_size << "< BITSIZE_" <<  _ports_in[5].name <<" ? 1 : " << _ports_out[8].type_size << "-BITSIZE_" <<  _ports_in[5].name <<"){1'b0}}," <<  _ports_in[5].name <<"[(BITSIZE_" <<  _ports_in[5].name <<")*1+:BITSIZE_" <<  _ports_in[5].name<<"]}))^" << _ports_out[8].name << ") & (((" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].nam//T
integer ii=0;
reg [4-1:0] _dense_1_input_address0;
reg [4-1:0] _dense_1_input_address1;
reg [(PORTSIZE_out1*BITSIZE_out1)+(-1):0] out1;
reg [(PORTSIZE_in1*2)+(-1):0] in4_0;
always @(*)
begin
  for(ii=0; ii<PORTSIZE_in1; ii=ii+1)
    in4_0[2*ii+:2] = in4[(BITSIZE_in4)*ii+:2];
end
reg [(PORTSIZE_in1*2)+(-1):0] in4_reg;
always @(posedge clock 1RESET_EDGE)
  if (1RESET_VALUE)
    in4_reg <= 0;
  else
    for(ii=0; ii<PORTSIZE_in1; ii=ii+1)
      in4_reg[2*ii+:2] <= in4_0[2*ii+:2];
always @(*)
begin
  _dense_1_input_address0 = {4{1'b1}};
  _dense_1_input_address1 = {4{1'b1}};
  if(start_port[0])
  begin
    _dense_1_input_address0 = _dense_1_input_address0 & (in4[(BITSIZE_in4)*0+:6] / 4);
  end
  if(start_port[1])
  begin
    _dense_1_input_address1 = _dense_1_input_address1 & (in4[(BITSIZE_in4)*1+:6] / 4);
  end
end
assign _dense_1_input_ce0 = start_port[0];
assign _dense_1_input_ce1 = start_port[1];
always @(*)
begin
  out1[(BITSIZE_out1)*0+:BITSIZE_out1] = _dense_1_input_q0 >> {in4_reg[2*0+:2],3'b0};
  out1[(BITSIZE_out1)*1+:BITSIZE_out1] = _dense_1_input_q1 >> {in4_reg[2*1+:2],3'b0};
end
/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:230:133: warning: array index 7 is past the end of the array (which contains 7 elements) [-Warray-bounds]
    std::cout << "  " << _ports_out[0].name << "[(BITSIZE_" << _ports_out[0].name <<")*0+:BITSIZE_" << _ports_out[0].name<<"] = "<< _ports_in[7].name <<" >> {"<< _ports_in[6].name << "_reg[" << log2nbyte << "*0+:" << log2nbyte << "],3'b0};" <<std::endl;
                                                                                                                                    ^         ~
/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:46:4: note: array '_ports_in' declared here
   parameter _ports_in[7];
   ^
/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:232:133: warning: array index 7 is past the end of the array (which contains 7 elements) [-Warray-bounds]
    std::cout << "  " << _ports_out[0].name << "[(BITSIZE_" << _ports_out[0].name <<")*0+:BITSIZE_" << _ports_out[0].name<<"] = "<< _ports_in[7].name <<";" <<std::endl;
                                                                                                                                    ^         ~
/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:46:4: note: array '_ports_in' declared here
   parameter _ports_in[7];
   ^
/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:234:133: warning: array index 8 is past the end of the array (which contains 7 elements) [-Warray-bounds]
    std::cout << "  " << _ports_out[0].name << "[(BITSIZE_" << _ports_out[0].name <<")*1+:BITSIZE_" << _ports_out[0].name<<"] = "<< _ports_in[8].name <<" >> {"<< _ports_in[6].name << "_reg[" << log2nbyte << "*1+:" << log2nbyte << "],3'b0};" <<std::endl;
                                                                                                                                    ^         ~
/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:46:4: note: array '_ports_in' declared here
   parameter _ports_in[7];
   ^
/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:236:133: warning: array index 8 is past the end of the array (which contains 7 elements) [-Warray-bounds]
    std::cout << "  " << _ports_out[0].name << "[(BITSIZE_" << _ports_out[0].name <<")*1+:BITSIZE_" << _ports_out[0].name<<"] = "<< _ports_in[8].name <<";" <<std::endl;
                                                                                                                                    ^         ~
/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:46:4: note: array '_ports_in' declared here
   parameter _ports_in[7];
   ^
4 warnings generated.
e<<"])>" << _ports_out[8].type_size << ") ? ((({(" << _ports_out[8].type_size << "){1'b1}}))) : ((((({(" << _ports_out[8].type_size << "){1'b1}})))<<(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"]))>>(" << _ports_out[8].type_size << "-" <<  _ports_in[4].name <<"[(BITSIZE_" <<  _ports_in[4].name <<")*1+:BITSIZE_" <<  _ports_in[4].name<<"])))));\n";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ^          ~
/home/li/bambuhls/HLS_output//module-generation/2temp_verilog_generator.cpp:48:4: note: array '_ports_out' declared here
   parameter _ports_out[5];
   ^
56 warnings generated.
/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:230:133: warning: array index 7 is past the end of the array (which contains 7 elements) [-Warray-bounds]
    std::cout << "  " << _ports_out[0].name << "[(BITSIZE_" << _ports_out[0].name <<")*0+:BITSIZE_" << _ports_out[0].name<<"] = "<< _ports_in[7].name <<" >> {"<< _ports_in[6].name << "_reg[" << log2nbyte << "*0+:" << log2nbyte << "],3'b0};" <<std::endl;
                                                                                                                                    ^         ~
/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:46:4: note: array '_ports_in' declared here
   parameter _ports_in[7];
   ^
/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:232:133: warning: array index 7 is past the end of the array (which contains 7 elements) [-Warray-bounds]
    std::cout << "  " << _ports_out[0].name << "[(BITSIZE_" << _ports_out[0].name <<")*0+:BITSIZE_" << _ports_out[0].name<<"] = "<< _ports_in[7].name <<";" <<std::endl;
                                                                                                                                    ^         ~
/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:46:4: note: array '_ports_in' declared here
   parameter _ports_in[7];
   ^
/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:234:133: warning: array index 8 is past the end of the array (which contains 7 elements) [-Warray-bounds]
    std::cout << "  " << _ports_out[0].name << "[(BITSIZE_" << _ports_out[0].name <<")*1+:BITSIZE_" << _ports_out[0].name<<"] = "<< _ports_in[8].name <<" >> {"<< _ports_in[6].name << "_reg[" << log2nbyte << "*1+:" << log2nbyte << "],3'b0};" <<std::endl;
                                                                                                                                    ^         ~
/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:46:4: note: array '_ports_in' declared here
   parameter _ports_in[7];
   ^
/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:236:133: warning: array index 8 is past the end of the array (which //T
integer ii=0;
reg [2-1:0] _layer2_out_address0;
reg [2-1:0] _layer2_out_address1;
reg [16-1:0] _layer2_out_d0;
reg [16-1:0] _layer2_out_d1;
reg [(PORTSIZE_in1*2)+(-1):0] in4_0;
always @(*)
begin
  for(ii=0; ii<PORTSIZE_in1; ii=ii+1)
    in4_0[2*ii+:2] = in4[(BITSIZE_in4)*ii+:2];
end
always @(*)
begin
  _layer2_out_address0 = {2{1'b1}};
  _layer2_out_address1 = {2{1'b1}};
  if(start_port[0])
  begin
    _layer2_out_address0 = _layer2_out_address0 & (in4[(BITSIZE_in4)*0+:4] / 4);
  end
  if(start_port[1])
  begin
    _layer2_out_address1 = _layer2_out_address1 & (in4[(BITSIZE_in4)*1+:4] / 4);
  end
end
assign _layer2_out_ce0 = start_port[0];
assign _layer2_out_ce1 = start_port[1];
assign _layer2_out_we0 = (start_port[0]) & (|(in1[(BITSIZE_in1)*0+:BITSIZE_in1]));
assign _layer2_out_we1 = (start_port[1]) & (|(in1[(BITSIZE_in1)*1+:BITSIZE_in1]));
always @(*)
begin
  _layer2_out_d0 = 0;
  _layer2_out_d1 = 0;
    if(start_port[0])
      _layer2_out_d0 = (in2[(BITSIZE_in2)*0+:BITSIZE_in2]>=16)?in3[(BITSIZE_in3)*0+:BITSIZE_in3]:(_layer2_out_d0^((((BITSIZE_in3>16?in3[(BITSIZE_in3)*0+:BITSIZE_in3]:{{(16< BITSIZE_in3 ? 1 : 16-BITSIZE_in3){1'b0}},in3[(BITSIZE_in3)*0+:BITSIZE_in3]})<<{in4_0[2*0+:2],3'b0})^_layer2_out_d0) & (((in2[(BITSIZE_in2)*0+:BITSIZE_in2]+{in4_0[2*0+:2],3'b0})>16) ? ((({(16){1'b1}})>>({in4_0[2*0+:2],3'b0}))<<({in4_0[2*0+:2],3'b0})) : ((((({(16){1'b1}})>>({in4_0[2*0+:2],3'b0}))<<({in4_0[2*0+:2],3'b0}))<<(16-in2[(BITSIZE_in2)*0+:BITSIZE_in2]-{in4_0[2*0+:2],3'b0}))>>(16-in2[(BITSIZE_in2)*0+:BITSIZE_in2]-{in4_0[2*0+:2],3'b0})))));
    if(start_port[1])
      _layer2_out_d1 = (in2[(BITSIZE_in2)*1+:BITSIZE_in2]>=16)?in3[(BITSIZE_in3)*1+:BITSIZE_in3]:(_layer2_out_d1^((((BITSIZE_in3>16?in3[(BITSIZE_in3)*1+:BITSIZE_in3]:{{(16< BITSIZE_in3 ? 1 : 16-BITSIZE_in3){1'b0}},in3[(BITSIZE_in3)*1+:BITSIZE_in3]})<<{in4_0[2*1+:2],3'b0})^_layer2_out_d1) & (((in2[(BITSIZE_in2)*1+:BITSIZE_in2]+{in4_0[2*1+:2],3'b0})>16) ? ((({(16){1'b1}})>>({in4_0[2*1+:2],3'b0}))<<({in4_0[2*1+:2],3'b0})) : ((((({(16){1'b1}})>>({in4_0[2*1+:2],3'b0}))<<({in4_0[2*1+:2],3'b0}))<<(16-in2[(BITSIZE_in2)*1+:BITSIZE_in2]-{in4_0[2*1+:2],3'b0}))>>(16-in2[(BITSIZE_in2)*1+:BITSIZE_in2]-{in4_0[2*1+:2],3'b0})))));
end
contains 7 elements) [-Warray-bounds]
    std::cout << "  " << _ports_out[0].name << "[(BITSIZE_" << _ports_out[0].name <<")*1+:BITSIZE_" << _ports_out[0].name<<"] = "<< _ports_in[8].name <<";" <<std::endl;
                                                                                                                                    ^         ~
/home/li/bambuhls/HLS_output//module-generation/3temp_verilog_generator.cpp:46:4: note: array '_ports_in' declared here
   parameter _ports_in[7];
   ^
4 warnings generated.
[0mclang: warning: treating 'c' input as 'c++' when in C++ mode, this behavior is deprecated [-Wdeprecated]
clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]
clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]
clang: warning: treating 'c' input as 'c++' when in C++ mode, this behavior is deprecated [-Wdeprecated]
clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]
clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]
make: Entering directory '/home/li/bambuhls/HLS_output/verilator_beh/verilator_obj'
g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o testbench_myproject_main.o /home/li/bambuhls/HLS_output//simulation/testbench_myproject_main.cpp
g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o verilated.o /usr/share/verilator/include/verilated.cpp
/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vmyproject_tb.cpp > Vmyproject_tb__ALLcls.cpp
/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vmyproject_tb__Syms.cpp > Vmyproject_tb__ALLsup.cpp
g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o Vmyproject_tb__ALLcls.o Vmyproject_tb__ALLcls.cpp
g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o Vmyproject_tb__ALLsup.o Vmyproject_tb__ALLsup.cpp
ar -cr Vmyproject_tb__ALL.a Vmyproject_tb__ALLcls.o Vmyproject_tb__ALLsup.o
ranlib Vmyproject_tb__ALL.a
g++    testbench_myproject_main.o verilated.o Vmyproject_tb__ALL.a   -static  -o Vmyproject_tb -lm -lstdc++ 
make: Leaving directory '/home/li/bambuhls/HLS_output/verilator_beh/verilator_obj'
Start reading vector           1's values from input file.

Value found for input paddrdense_1_input_q0: 01000000000000000000000000000000
Value found for input paddrlayer2_out_d0: 01000000000000000000000100000000
Value found for input paddrconst_size_in_1: 01000000000000000000001000000000
Value found for input paddrconst_size_out_1: 01000000000000000000001100000000
Reading of vector values from input file completed. Simulation started.
Value found for output layer2_out: 1111000001100100
 layer2_out =     0   expected = 61540 

Value found for output layer2_out: 1011010000110010
 layer2_out =     0   expected = 46130 

Value found for output layer2_out: 0000111111001100
 layer2_out =     0   expected =  4044 

Value found for output layer2_out: 1111010001000010
 layer2_out =     0   expected = 62530 

Value found for output const_size_in_1: 0000000000010000
 const_size_in_1 =    16   expected =    16 

Value found for output const_size_out_1: 0000000000000100
 const_size_out_1 =     4   expected =     4 

Simulation ended after                   99 cycles.

Simulation FAILED

- /home/li/bambuhls/HLS_output//simulation/testbench_myproject_tb.v:712: Verilog $finish
Start reading vector           1's values from input file.

Value found for input paddrdense_1_input_q0: 01000000000000000000000000000000
Value found for input paddrlayer2_out_d0: 01000000000000000000000100000000
Value found for input paddrconst_size_in_1: 01000000000000000000001000000000
Value found for input paddrconst_size_out_1: 01000000000000000000001100000000
Reading of vector values from input file completed. Simulation started.
Value found for output layer2_out: 1111000001100100
 layer2_out =     0   expected = 61540 

Value found for output layer2_out: 1011010000110010
 layer2_out =     0   expected = 46130 

Value found for output layer2_out: 0000111111001100
 layer2_out =     0   expected =  4044 

Value found for output layer2_out: 1111010001000010
 layer2_out =     0   expected = 62530 

Value found for output const_size_in_1: 0000000000010000
 const_size_in_1 =    16   expected =    16 

Value found for output const_size_out_1: 0000000000000100
 const_size_out_1 =     4   expected =     4 

Simulation ended after                   99 cycles.

Simulation FAILED

- /home/li/bambuhls/HLS_output//simulation/testbench_myproject_tb.v:712: Verilog $finish
Start reading vector           1's values from input file.

Value found for input paddrdense_1_input_q0: 01000000000000000000000000000000
Value found for input paddrlayer2_out_d0: 01000000000000000000000100000000
Value found for input paddrconst_size_in_1: 01000000000000000000001000000000
Value found for input paddrconst_size_out_1: 01000000000000000000001100000000
Reading of vector values from input file completed. Simulation started.
Value found for output layer2_out: 1111000001100100
 layer2_out =     0   expected = 61540 

Value found for output layer2_out: 1011010000110010
 layer2_out =     0   expected = 46130 

Value found for output layer2_out: 0000111111001100
 layer2_out =     0   expected =  4044 

Value found for output layer2_out: 1111010001000010
 layer2_out =     0   expected = 62530 

Value found for output const_size_in_1: 0000000000010000
 const_size_in_1 =    16   expected =    16 

Value found for output const_size_out_1: 0000000000000100
 const_size_out_1 =     4   expected =     4 

Simulation ended after                   99 cycles.

Simulation FAILED

- /home/li/bambuhls/HLS_output//simulation/testbench_myproject_tb.v:712: Verilog $finish
Please report bugs to <panda-info@polimi.it>

