{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1464375884000 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ADC EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"ADC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1464375884005 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464375884037 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464375884037 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ADC_PLL:sclk_0\|altpll:altpll_component\|ADC_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"ADC_PLL:sclk_0\|altpll:altpll_component\|ADC_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ADC_PLL:sclk_0\|altpll:altpll_component\|ADC_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 25 0 0 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for ADC_PLL:sclk_0\|altpll:altpll_component\|ADC_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/ADC_PLL_altpll.v" "" { Text "/home/enratz/repos/CS-Program/474/Lab_ADC/db/ADC_PLL_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/enratz/repos/CS-Program/474/Lab_ADC/" { { 0 { 0 ""} 0 46 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1464375884072 ""}  } { { "db/ADC_PLL_altpll.v" "" { Text "/home/enratz/repos/CS-Program/474/Lab_ADC/db/ADC_PLL_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/enratz/repos/CS-Program/474/Lab_ADC/" { { 0 { 0 ""} 0 46 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1464375884072 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Display_PLL:display0\|altpll:altpll_component\|Display_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Display_PLL:display0\|altpll:altpll_component\|Display_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Display_PLL:display0\|altpll:altpll_component\|Display_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5000 0 0 " "Implementing clock multiplication of 1, clock division of 5000, and phase shift of 0 degrees (0 ps) for Display_PLL:display0\|altpll:altpll_component\|Display_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/Display_PLL_altpll.v" "" { Text "/home/enratz/repos/CS-Program/474/Lab_ADC/db/Display_PLL_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/enratz/repos/CS-Program/474/Lab_ADC/" { { 0 { 0 ""} 0 93 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1464375884073 ""}  } { { "db/Display_PLL_altpll.v" "" { Text "/home/enratz/repos/CS-Program/474/Lab_ADC/db/Display_PLL_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/enratz/repos/CS-Program/474/Lab_ADC/" { { 0 { 0 ""} 0 93 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1464375884073 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1464375884150 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1464375884154 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464375884189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464375884189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464375884189 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1464375884189 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/enratz/repos/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/enratz/repos/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/enratz/repos/CS-Program/474/Lab_ADC/" { { 0 { 0 ""} 0 583 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1464375884191 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/enratz/repos/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/enratz/repos/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/enratz/repos/CS-Program/474/Lab_ADC/" { { 0 { 0 ""} 0 585 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1464375884191 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/enratz/repos/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/enratz/repos/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/enratz/repos/CS-Program/474/Lab_ADC/" { { 0 { 0 ""} 0 587 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1464375884191 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/enratz/repos/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/enratz/repos/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/enratz/repos/CS-Program/474/Lab_ADC/" { { 0 { 0 ""} 0 589 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1464375884191 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/enratz/repos/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/enratz/repos/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/enratz/repos/CS-Program/474/Lab_ADC/" { { 0 { 0 ""} 0 591 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1464375884191 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1464375884191 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1464375884192 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1464375884200 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 19 " "No exact pin location assignment(s) for 2 pins of 19 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1464375884359 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "Display_PLL:display0\|altpll:altpll_component\|Display_PLL_altpll:auto_generated\|pll1 ADC_PLL:sclk_0\|altpll:altpll_component\|ADC_PLL_altpll:auto_generated\|pll1 " "Successfully merged PLL Display_PLL:display0\|altpll:altpll_component\|Display_PLL_altpll:auto_generated\|pll1 and PLL ADC_PLL:sclk_0\|altpll:altpll_component\|ADC_PLL_altpll:auto_generated\|pll1" {  } { { "db/Display_PLL_altpll.v" "" { Text "/home/enratz/repos/CS-Program/474/Lab_ADC/db/Display_PLL_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/enratz/repos/CS-Program/474/Lab_ADC/" { { 0 { 0 ""} 0 93 10611 11489 0 0 ""}  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1464375884362 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "display_clk Display_PLL:display0\|altpll:altpll_component\|Display_PLL_altpll:auto_generated\|pll1 2.5 V 8mA 0 -0 MHz 250 MHz " "Output pin \"display_clk\" (external output clock of PLL \"Display_PLL:display0\|altpll:altpll_component\|Display_PLL_altpll:auto_generated\|pll1\") uses I/O standard 2.5 V, has current strength 8mA, output load 0pF, and output clock frequency of -0 MHz, but target device can support only maximum output clock frequency of 250 MHz for this combination of I/O standard, current strength and load" {  } { { "ADC.sv" "" { Text "/home/enratz/repos/CS-Program/474/Lab_ADC/ADC.sv" 27 0 0 } } { "db/Display_PLL_altpll.v" "" { Text "/home/enratz/repos/CS-Program/474/Lab_ADC/db/Display_PLL_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/enratz/repos/CS-Program/474/Lab_ADC/" { { 0 { 0 ""} 0 93 10611 11489 0 0 ""} { 0 { 0 ""} 0 31 10611 11489 0 0 ""}  }  } } { "ADC.sv" "" { Text "/home/enratz/repos/CS-Program/474/Lab_ADC/ADC.sv" 12 0 0 } } { "/home/enratz/repos/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/enratz/repos/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { display_clk } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1464375884366 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ADC.sdc " "Synopsys Design Constraints File file not found: 'ADC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1464375884504 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1464375884504 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1464375884505 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1464375884506 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1464375884507 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1464375884507 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1464375884507 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464375884531 ""}  } { { "ADC.sv" "" { Text "/home/enratz/repos/CS-Program/474/Lab_ADC/ADC.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/enratz/repos/CS-Program/474/Lab_ADC/" { { 0 { 0 ""} 0 573 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464375884531 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Display_PLL:display0\|altpll:altpll_component\|Display_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4) " "Automatically promoted node Display_PLL:display0\|altpll:altpll_component\|Display_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464375884531 ""}  } { { "db/Display_PLL_altpll.v" "" { Text "/home/enratz/repos/CS-Program/474/Lab_ADC/db/Display_PLL_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/enratz/repos/CS-Program/474/Lab_ADC/" { { 0 { 0 ""} 0 93 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464375884531 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Display_PLL:display0\|altpll:altpll_component\|Display_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_4) " "Automatically promoted node Display_PLL:display0\|altpll:altpll_component\|Display_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464375884531 ""}  } { { "db/Display_PLL_altpll.v" "" { Text "/home/enratz/repos/CS-Program/474/Lab_ADC/db/Display_PLL_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/enratz/repos/CS-Program/474/Lab_ADC/" { { 0 { 0 ""} 0 93 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464375884531 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1464375884724 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464375884724 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464375884724 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1464375884725 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1464375884725 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1464375884726 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1464375884726 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1464375884726 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1464375884733 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1464375884734 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1464375884734 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1464375884736 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1464375884736 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1464375884736 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1464375884737 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1464375884737 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1464375884737 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 11 9 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1464375884737 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 1 17 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1464375884737 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 2 11 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1464375884737 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 4 20 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1464375884737 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1464375884737 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1464375884737 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1464375884737 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Display_PLL:display0\|altpll:altpll_component\|Display_PLL_altpll:auto_generated\|pll1 clk\[0\] display_clk~output " "PLL \"Display_PLL:display0\|altpll:altpll_component\|Display_PLL_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"display_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/Display_PLL_altpll.v" "" { Text "/home/enratz/repos/CS-Program/474/Lab_ADC/db/Display_PLL_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/enratz/repos/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "Display_PLL.v" "" { Text "/home/enratz/repos/CS-Program/474/Lab_ADC/Display_PLL.v" 104 0 0 } } { "ADC.sv" "" { Text "/home/enratz/repos/CS-Program/474/Lab_ADC/ADC.sv" 27 0 0 } } { "ADC.sv" "" { Text "/home/enratz/repos/CS-Program/474/Lab_ADC/ADC.sv" 12 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1464375884744 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Display_PLL:display0\|altpll:altpll_component\|Display_PLL_altpll:auto_generated\|pll1 clk\[1\] sclk~output " "PLL \"Display_PLL:display0\|altpll:altpll_component\|Display_PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/Display_PLL_altpll.v" "" { Text "/home/enratz/repos/CS-Program/474/Lab_ADC/db/Display_PLL_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/enratz/repos/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "Display_PLL.v" "" { Text "/home/enratz/repos/CS-Program/474/Lab_ADC/Display_PLL.v" 104 0 0 } } { "ADC.sv" "" { Text "/home/enratz/repos/CS-Program/474/Lab_ADC/ADC.sv" 27 0 0 } } { "ADC.sv" "" { Text "/home/enratz/repos/CS-Program/474/Lab_ADC/ADC.sv" 8 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1464375884744 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buttons\[0\] " "Node \"buttons\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/enratz/repos/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/enratz/repos/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "buttons\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1464375884755 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buttons\[1\] " "Node \"buttons\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/enratz/repos/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/enratz/repos/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "buttons\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1464375884755 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buttons\[2\] " "Node \"buttons\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/enratz/repos/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/enratz/repos/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "buttons\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1464375884755 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buttons\[3\] " "Node \"buttons\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/enratz/repos/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/enratz/repos/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "buttons\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1464375884755 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buttons\[4\] " "Node \"buttons\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/enratz/repos/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/enratz/repos/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "buttons\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1464375884755 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buttons\[5\] " "Node \"buttons\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/enratz/repos/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/enratz/repos/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "buttons\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1464375884755 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buttons\[6\] " "Node \"buttons\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/enratz/repos/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/enratz/repos/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "buttons\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1464375884755 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buttons\[7\] " "Node \"buttons\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/enratz/repos/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/enratz/repos/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "buttons\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1464375884755 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "en_n " "Node \"en_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/enratz/repos/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/enratz/repos/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "en_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1464375884755 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "encoder0 " "Node \"encoder0\" is assigned to location or region, but does not exist in design" {  } { { "/home/enratz/repos/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/enratz/repos/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "encoder0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1464375884755 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "encoder1 " "Node \"encoder1\" is assigned to location or region, but does not exist in design" {  } { { "/home/enratz/repos/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/enratz/repos/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "encoder1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1464375884755 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1464375884755 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464375884755 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1464375884757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1464375885393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464375885442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1464375885457 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1464375885593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464375885593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1464375885785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "/home/enratz/repos/CS-Program/474/Lab_ADC/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1464375886469 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1464375886469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1464375886543 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1464375886543 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1464375886543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464375886543 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1464375886555 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1464375886598 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1464375886751 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1464375886788 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1464375887061 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464375887310 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1464375887409 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "d_out 3.3-V LVTTL A9 " "Pin d_out uses I/O standard 3.3-V LVTTL at A9" {  } { { "/home/enratz/repos/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/enratz/repos/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { d_out } } } { "/home/enratz/repos/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/enratz/repos/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "d_out" } } } } { "ADC.sv" "" { Text "/home/enratz/repos/CS-Program/474/Lab_ADC/ADC.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/enratz/repos/CS-Program/474/Lab_ADC/" { { 0 { 0 ""} 0 28 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1464375887412 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1464375887412 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/enratz/repos/CS-Program/474/Lab_ADC/output_files/ADC.fit.smsg " "Generated suppressed messages file /home/enratz/repos/CS-Program/474/Lab_ADC/output_files/ADC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1464375887441 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1330 " "Peak virtual memory: 1330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1464375887604 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 27 12:04:47 2016 " "Processing ended: Fri May 27 12:04:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1464375887604 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1464375887604 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1464375887604 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1464375887604 ""}
