
*** Running vivado
    with args -log Game.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Game.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Game.tcl -notrace
Command: synth_design -top Game -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25372
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1249.789 ; gain = 410.797
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Game' [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Game.vhd:29]
INFO: [Synth 8-3491] module 'vga_controller_640_60' declared at 'C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/vga_controller_640_60.vhd:75' bound to instance 'VM' of component 'vga_controller_640_60' [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Game.vhd:165]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/vga_controller_640_60.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (0#1) [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/vga_controller_640_60.vhd:88]
INFO: [Synth 8-3491] module 'Display' declared at 'C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Display.vhd:7' bound to instance 'DM' of component 'Display' [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Game.vhd:177]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Display.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Display' (0#1) [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Display.vhd:30]
INFO: [Synth 8-3491] module 'Fly' declared at 'C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Fly.vhd:6' bound to instance 'FM' of component 'Fly' [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Game.vhd:193]
INFO: [Synth 8-638] synthesizing module 'Fly' [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Fly.vhd:17]
INFO: [Synth 8-3491] module 'FlyCounter' declared at 'C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/fly_counter.vhd:6' bound to instance 'FC' of component 'FlyCounter' [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Fly.vhd:41]
INFO: [Synth 8-638] synthesizing module 'FlyCounter' [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/fly_counter.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'FlyCounter' (0#1) [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/fly_counter.vhd:12]
WARNING: [Synth 8-614] signal 'btn' is read in the process but is not in the sensitivity list [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Fly.vhd:45]
WARNING: [Synth 8-614] signal 'sensor' is read in the process but is not in the sensitivity list [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Fly.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Fly' (0#1) [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Fly.vhd:17]
INFO: [Synth 8-3491] module 'Pipe' declared at 'C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Pipe.vhd:6' bound to instance 'PM1' of component 'Pipe' [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Game.vhd:206]
INFO: [Synth 8-638] synthesizing module 'Pipe' [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Pipe.vhd:19]
WARNING: [Synth 8-614] signal 'pos_def' is read in the process but is not in the sensitivity list [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Pipe.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Pipe' (0#1) [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Pipe.vhd:19]
INFO: [Synth 8-3491] module 'Pipe' declared at 'C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Pipe.vhd:6' bound to instance 'PM2' of component 'Pipe' [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Game.vhd:218]
INFO: [Synth 8-3491] module 'Collision' declared at 'C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Collision.vhd:8' bound to instance 'CM' of component 'Collision' [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Game.vhd:231]
INFO: [Synth 8-638] synthesizing module 'Collision' [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Collision.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Collision' (0#1) [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Collision.vhd:21]
INFO: [Synth 8-3491] module 'Scoreboard' declared at 'C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/scoreboard.vhd:7' bound to instance 'SB' of component 'Scoreboard' [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Game.vhd:245]
INFO: [Synth 8-638] synthesizing module 'Scoreboard' [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/scoreboard.vhd:19]
WARNING: [Synth 8-5640] Port 'an' is missing in component declaration [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/scoreboard.vhd:22]
INFO: [Synth 8-3491] module 'IntTo7segment_decoder' declared at 'C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/BCD_to_7segment_decoder.vhd:4' bound to instance 'units_7seg' of component 'IntTo7segment_decoder' [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/scoreboard.vhd:35]
INFO: [Synth 8-638] synthesizing module 'IntTo7segment_decoder' [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/BCD_to_7segment_decoder.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'IntTo7segment_decoder' (0#1) [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/BCD_to_7segment_decoder.vhd:11]
INFO: [Synth 8-226] default block is never used [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/scoreboard.vhd:76]
INFO: [Synth 8-226] default block is never used [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/scoreboard.vhd:93]
WARNING: [Synth 8-614] signal 'score_mode' is read in the process but is not in the sensitivity list [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/scoreboard.vhd:73]
WARNING: [Synth 8-614] signal 'current_score' is read in the process but is not in the sensitivity list [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/scoreboard.vhd:73]
WARNING: [Synth 8-614] signal 'high_score' is read in the process but is not in the sensitivity list [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/scoreboard.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'Scoreboard' (0#1) [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/scoreboard.vhd:19]
INFO: [Synth 8-3491] module 'Level' declared at 'C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/Level.vhd:5' bound to instance 'LV' of component 'Level' [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Game.vhd:256]
INFO: [Synth 8-638] synthesizing module 'Level' [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/Level.vhd:14]
WARNING: [Synth 8-614] signal 'started' is read in the process but is not in the sensitivity list [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/Level.vhd:21]
WARNING: [Synth 8-614] signal 'level1' is read in the process but is not in the sensitivity list [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/Level.vhd:21]
WARNING: [Synth 8-614] signal 'level2' is read in the process but is not in the sensitivity list [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/Level.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Level' (0#1) [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/Level.vhd:14]
INFO: [Synth 8-3491] module 'PositionGenerator' declared at 'C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/PositionGenerator.vhd:6' bound to instance 'PG1' of component 'PositionGenerator' [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Game.vhd:264]
INFO: [Synth 8-638] synthesizing module 'PositionGenerator' [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/PositionGenerator.vhd:14]
WARNING: [Synth 8-614] signal 'min_alt_pipe' is read in the process but is not in the sensitivity list [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/PositionGenerator.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'PositionGenerator' (0#1) [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/PositionGenerator.vhd:14]
INFO: [Synth 8-3491] module 'PositionGenerator' declared at 'C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/PositionGenerator.vhd:6' bound to instance 'PG2' of component 'PositionGenerator' [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Game.vhd:274]
INFO: [Synth 8-256] done synthesizing module 'Game' (0#1) [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Game.vhd:29]
WARNING: [Synth 8-3848] Net an in module/entity IntTo7segment_decoder does not have driver. [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/BCD_to_7segment_decoder.vhd:7]
WARNING: [Synth 8-7129] Port an[3] in module IntTo7segment_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[2] in module IntTo7segment_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[1] in module IntTo7segment_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[0] in module IntTo7segment_decoder is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1343.031 ; gain = 504.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1343.031 ; gain = 504.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1343.031 ; gain = 504.039
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1343.031 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1449.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1449.488 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1449.488 ; gain = 610.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1449.488 ; gain = 610.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1449.488 ; gain = 610.496
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'pipe_gap_reg' [C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.srcs/sources_1/new/Level.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1449.488 ; gain = 610.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   2 Input   31 Bit       Adders := 6     
	   2 Input   24 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 17    
	   4 Input    7 Bit       Adders := 1     
	   4 Input    5 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               11 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 6     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 12    
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 13    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port an[3] in module IntTo7segment_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[2] in module IntTo7segment_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[1] in module IntTo7segment_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[0] in module IntTo7segment_decoder is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (LV/pipe_gap_reg[9]) is unused and will be removed from module Game.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1557.992 ; gain = 719.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1557.992 ; gain = 719.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1557.992 ; gain = 719.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1601.516 ; gain = 762.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1614.926 ; gain = 775.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1614.926 ; gain = 775.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1614.926 ; gain = 775.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1614.926 ; gain = 775.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1614.926 ; gain = 775.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1614.926 ; gain = 775.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   697|
|3     |LUT1   |   111|
|4     |LUT2   |   290|
|5     |LUT3   |   746|
|6     |LUT4   |   454|
|7     |LUT5   |   950|
|8     |LUT6   |  1945|
|9     |MUXF7  |    10|
|10    |MUXF8  |     5|
|11    |FDCE   |    37|
|12    |FDPE   |    10|
|13    |FDRE   |   197|
|14    |LDC    |     1|
|15    |LDP    |     1|
|16    |IBUF   |     6|
|17    |OBUF   |    21|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1614.926 ; gain = 775.934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1614.926 ; gain = 669.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1614.926 ; gain = 775.934
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1614.926 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 714 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Game' is not ideal for floorplanning, since the cellview 'Scoreboard' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1614.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDC => LDCE: 1 instance 
  LDP => LDPE: 1 instance 

Synth Design complete | Checksum: a4b66fd3
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1614.926 ; gain = 1176.988
INFO: [Common 17-1381] The checkpoint 'C:/Users/gilst/OneDrive - AP Hogeschool Antwerpen/Prive/Documenten/GitHub/flappy-bird-fpga/flappy_birth.runs/synth_1/Game.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Game_utilization_synth.rpt -pb Game_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 27 14:42:35 2023...
