#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 18 12:27:00 2021
# Process ID: 13752
# Current directory: C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16356 C:\Users\OAkun\Documents\GitHub\Asynchronous-FIFO\VerilogCode\AsysnchronousFIFO\AsysnchronousFIFO.xpr
# Log file: C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/vivado.log
# Journal file: C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 866.414 ; gain = 183.078
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'async_fifo1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj async_fifo1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/fifo1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/fifomem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifomem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/sync_r2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_r2w
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/sync_w2r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_w2r
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/rptr_empty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rptr_empty
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/wptr_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wptr_full
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/SevenSegmentDisplayController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentDisplayController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/PixelClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PixelClock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/AdMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/HexToSevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexToSevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/PixelController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PixelController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/AsynchronousFIFOTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AsynchronousFIFOTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sim_1/new/AsynchronousFIFOTestbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AsynchronousFIFOTestbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.sim/sim_1/behav/xsim'
"xelab -wto 35a181a2d9e249edb66e1d73beedb761 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot async_fifo1_tb_behav xil_defaultlib.async_fifo1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 35a181a2d9e249edb66e1d73beedb761 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot async_fifo1_tb_behav xil_defaultlib.async_fifo1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.async_fifo1_tb in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top AsynchronousFIFOTestbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AsynchronousFIFOTestbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AsynchronousFIFOTestbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.sim/sim_1/behav/xsim'
"xelab -wto 35a181a2d9e249edb66e1d73beedb761 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AsynchronousFIFOTestbench_behav xil_defaultlib.AsynchronousFIFOTestbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 35a181a2d9e249edb66e1d73beedb761 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AsynchronousFIFOTestbench_behav xil_defaultlib.AsynchronousFIFOTestbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 32 for port 'data' [C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/AsynchronousFIFOTop.v:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/fifo1.v" Line 1. Module fifo1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/sync_r2w.v" Line 1. Module sync_r2w doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/sync_w2r.v" Line 1. Module sync_w2r doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/fifomem.v" Line 1. Module fifomem_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/rptr_empty.v" Line 2. Module rptr_empty doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/wptr_full.v" Line 3. Module wptr_full doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PixelClock
Compiling module xil_defaultlib.PixelController
Compiling module xil_defaultlib.AdMux
Compiling module xil_defaultlib.HexToSevenSeg
Compiling module xil_defaultlib.SevenSegmentDisplayController
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.sync_r2w
Compiling module xil_defaultlib.sync_w2r
Compiling module xil_defaultlib.fifomem_default
Compiling module xil_defaultlib.rptr_empty
Compiling module xil_defaultlib.wptr_full
Compiling module xil_defaultlib.fifo1
Compiling module xil_defaultlib.AsynchronousFIFOTop
Compiling module xil_defaultlib.AsynchronousFIFOTestbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot AsynchronousFIFOTestbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AsynchronousFIFOTestbench_behav -key {Behavioral:sim_1:Functional:AsynchronousFIFOTestbench} -tclbatch {AsynchronousFIFOTestbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source AsynchronousFIFOTestbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AsynchronousFIFOTestbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 933.465 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AsynchronousFIFOTestbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AsynchronousFIFOTestbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/fifo1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/fifomem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifomem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/sync_r2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_r2w
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/sync_w2r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_w2r
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/rptr_empty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rptr_empty
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/wptr_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wptr_full
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/SevenSegmentDisplayController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentDisplayController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/PixelClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PixelClock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/AdMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/HexToSevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexToSevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/PixelController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PixelController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/AsynchronousFIFOTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AsynchronousFIFOTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sim_1/new/AsynchronousFIFOTestbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AsynchronousFIFOTestbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.sim/sim_1/behav/xsim'
"xelab -wto 35a181a2d9e249edb66e1d73beedb761 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AsynchronousFIFOTestbench_behav xil_defaultlib.AsynchronousFIFOTestbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 35a181a2d9e249edb66e1d73beedb761 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AsynchronousFIFOTestbench_behav xil_defaultlib.AsynchronousFIFOTestbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 32 for port 'data' [C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/AsynchronousFIFOTop.v:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/fifo1.v" Line 1. Module fifo1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/sync_r2w.v" Line 1. Module sync_r2w doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/sync_w2r.v" Line 1. Module sync_w2r doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/fifomem.v" Line 1. Module fifomem_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/rptr_empty.v" Line 2. Module rptr_empty doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/wptr_full.v" Line 3. Module wptr_full doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PixelClock
Compiling module xil_defaultlib.PixelController
Compiling module xil_defaultlib.AdMux
Compiling module xil_defaultlib.HexToSevenSeg
Compiling module xil_defaultlib.SevenSegmentDisplayController
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.sync_r2w
Compiling module xil_defaultlib.sync_w2r
Compiling module xil_defaultlib.fifomem_default
Compiling module xil_defaultlib.rptr_empty
Compiling module xil_defaultlib.wptr_full
Compiling module xil_defaultlib.fifo1
Compiling module xil_defaultlib.AsynchronousFIFOTop
Compiling module xil_defaultlib.AsynchronousFIFOTestbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot AsynchronousFIFOTestbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AsynchronousFIFOTestbench_behav -key {Behavioral:sim_1:Functional:AsynchronousFIFOTestbench} -tclbatch {AsynchronousFIFOTestbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source AsynchronousFIFOTestbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AsynchronousFIFOTestbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 933.465 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 18 12:32:04 2021...
