
*** Running vivado
    with args -log Lab2_Block_Design_auto_pc_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab2_Block_Design_auto_pc_1.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Lab2_Block_Design_auto_pc_1.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 911.477 ; gain = 159.820
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Education/FPGA_Labs/Lab3/led_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vitis/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Lab2_Block_Design_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 701e905826a2a69a to dir: F:/Education/FPGA_Labs/Lab3/Lab3.runs/Lab2_Block_Design_auto_pc_1_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file f:/Education/FPGA_Labs/Lab3/Lab3.cache/ip/2023.1/7/0/701e905826a2a69a/Lab2_Block_Design_auto_pc_0.dcp to F:/Education/FPGA_Labs/Lab3/Lab3.runs/Lab2_Block_Design_auto_pc_1_synth_1/Lab2_Block_Design_auto_pc_1.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file f:/Education/FPGA_Labs/Lab3/Lab3.cache/ip/2023.1/7/0/701e905826a2a69a/Lab2_Block_Design_auto_pc_0_sim_netlist.v to F:/Education/FPGA_Labs/Lab3/Lab3.runs/Lab2_Block_Design_auto_pc_1_synth_1/Lab2_Block_Design_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file f:/Education/FPGA_Labs/Lab3/Lab3.cache/ip/2023.1/7/0/701e905826a2a69a/Lab2_Block_Design_auto_pc_0_sim_netlist.vhdl to F:/Education/FPGA_Labs/Lab3/Lab3.runs/Lab2_Block_Design_auto_pc_1_synth_1/Lab2_Block_Design_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file f:/Education/FPGA_Labs/Lab3/Lab3.cache/ip/2023.1/7/0/701e905826a2a69a/Lab2_Block_Design_auto_pc_0_stub.v to F:/Education/FPGA_Labs/Lab3/Lab3.runs/Lab2_Block_Design_auto_pc_1_synth_1/Lab2_Block_Design_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file f:/Education/FPGA_Labs/Lab3/Lab3.cache/ip/2023.1/7/0/701e905826a2a69a/Lab2_Block_Design_auto_pc_0_stub.vhdl to F:/Education/FPGA_Labs/Lab3/Lab3.runs/Lab2_Block_Design_auto_pc_1_synth_1/Lab2_Block_Design_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Lab2_Block_Design_auto_pc_1, cache-ID = 701e905826a2a69a.
INFO: [Common 17-206] Exiting Vivado at Sat Oct  5 20:28:52 2024...
