<profile>

<section name = "Vitis HLS Report for 'DebayerRandBatG'" level="0">
<item name = "Date">Thu May  8 10:10:44 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.881 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">11, 2086331, 44.000 ns, 8.345 ms, 11, 2086331, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144">DebayerRandBatG_Pipeline_VITIS_LOOP_836_2, 7, 1927, 28.000 ns, 7.708 us, 7, 1927, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_833_1">10, 2086330, 10 ~ 1930, -, -, 1 ~ 1081, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 125, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 1356, 1842, -</column>
<column name="Memory">8, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 71, -</column>
<column name="Register">-, -, 335, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">2, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144">DebayerRandBatG_Pipeline_VITIS_LOOP_836_2, 0, 0, 1356, 1842, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="lineBuffer_val_V_U">DebayerRandBatG_lineBuffer_val_V_RAM_AUTO_1R1W, 4, 0, 0, 0, 1921, 30, 1, 57630</column>
<column name="lineBuffer_val_V_2_U">DebayerRandBatG_lineBuffer_val_V_RAM_AUTO_1R1W, 4, 0, 0, 0, 1921, 30, 1, 57630</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln833_fu_205_p2">+, 0, 0, 18, 11, 1</column>
<column name="loopHeight_fu_185_p2">+, 0, 0, 18, 11, 1</column>
<column name="out_y_i_fu_305_p2">+, 0, 0, 19, 12, 2</column>
<column name="y_6_fu_228_p2">+, 0, 0, 18, 11, 1</column>
<column name="cmp202_i_fu_294_p2">icmp, 0, 0, 11, 11, 1</column>
<column name="cmp58_i_fu_289_p2">icmp, 0, 0, 11, 11, 11</column>
<column name="icmp_ln833_fu_223_p2">icmp, 0, 0, 11, 11, 11</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="out_y_cast_i_fu_274_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_i_fu_284_p2">xor, 0, 0, 15, 15, 15</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="bayerPhase_c_blk_n">9, 2, 1, 2</column>
<column name="imgRB_read">9, 2, 1, 2</column>
<column name="imgRgb_write">9, 2, 1, 2</column>
<column name="y_fu_66">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln833_reg_415">11, 0, 11, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="cmp202_i_reg_498">1, 0, 1, 0</column>
<column name="cmp58_i_reg_493">1, 0, 1, 0</column>
<column name="grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144_ap_start_reg">1, 0, 1, 0</column>
<column name="loopHeight_reg_400">11, 0, 11, 0</column>
<column name="out_y_i_reg_503">12, 0, 12, 0</column>
<column name="p_0_0_01228_224022422_lcssa2458_i_fu_114">10, 0, 10, 0</column>
<column name="p_0_0_01228_224022422_lcssa2458_i_load_reg_483">10, 0, 10, 0</column>
<column name="p_0_0_01229_224002420_lcssa2456_i_fu_110">10, 0, 10, 0</column>
<column name="p_0_0_01229_224002420_lcssa2456_i_load_reg_478">10, 0, 10, 0</column>
<column name="p_0_0_01230_223982418_lcssa2454_i_fu_106">10, 0, 10, 0</column>
<column name="p_0_0_01230_223982418_lcssa2454_i_load_reg_473">10, 0, 10, 0</column>
<column name="p_0_0_0_0_011942411_lcssa2448_i_fu_94">10, 0, 10, 0</column>
<column name="p_0_0_0_0_011942411_lcssa2448_i_load_reg_458">10, 0, 10, 0</column>
<column name="p_0_0_0_0_01231_12329_lcssa2371_i_fu_70">10, 0, 10, 0</column>
<column name="p_0_0_0_0_01231_12329_lcssa2371_i_load_reg_428">10, 0, 10, 0</column>
<column name="p_0_1_0_0_011952413_lcssa2450_i_fu_98">10, 0, 10, 0</column>
<column name="p_0_1_0_0_011952413_lcssa2450_i_load_reg_463">10, 0, 10, 0</column>
<column name="p_0_1_0_0_01232_12332_lcssa2373_i_fu_74">10, 0, 10, 0</column>
<column name="p_0_1_0_0_01232_12332_lcssa2373_i_load_reg_433">10, 0, 10, 0</column>
<column name="p_0_2_0_0_011962415_lcssa2452_i_fu_102">10, 0, 10, 0</column>
<column name="p_0_2_0_0_011962415_lcssa2452_i_load_reg_468">10, 0, 10, 0</column>
<column name="p_0_2_0_0_01233_12335_lcssa2375_i_fu_78">10, 0, 10, 0</column>
<column name="p_0_2_0_0_01233_12335_lcssa2375_i_load_reg_438">10, 0, 10, 0</column>
<column name="p_lcssa24082442_i_fu_82">10, 0, 10, 0</column>
<column name="p_lcssa24082442_i_load_reg_443">10, 0, 10, 0</column>
<column name="p_lcssa24092444_i_fu_86">10, 0, 10, 0</column>
<column name="p_lcssa24092444_i_load_reg_448">10, 0, 10, 0</column>
<column name="p_lcssa24102446_i_fu_90">10, 0, 10, 0</column>
<column name="p_lcssa24102446_i_load_reg_453">10, 0, 10, 0</column>
<column name="trunc_ln825_1_i_reg_410">15, 0, 15, 0</column>
<column name="x_phase_reg_405">1, 0, 1, 0</column>
<column name="xor_i_reg_488">15, 0, 15, 0</column>
<column name="y_fu_66">11, 0, 11, 0</column>
<column name="zext_ln833_reg_420">11, 0, 12, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, DebayerRandBatG, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, DebayerRandBatG, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, DebayerRandBatG, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, DebayerRandBatG, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, DebayerRandBatG, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, DebayerRandBatG, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, DebayerRandBatG, return value</column>
<column name="imgRB_dout">in, 30, ap_fifo, imgRB, pointer</column>
<column name="imgRB_num_data_valid">in, 2, ap_fifo, imgRB, pointer</column>
<column name="imgRB_fifo_cap">in, 2, ap_fifo, imgRB, pointer</column>
<column name="imgRB_empty_n">in, 1, ap_fifo, imgRB, pointer</column>
<column name="imgRB_read">out, 1, ap_fifo, imgRB, pointer</column>
<column name="imgRgb_din">out, 30, ap_fifo, imgRgb, pointer</column>
<column name="imgRgb_num_data_valid">in, 2, ap_fifo, imgRgb, pointer</column>
<column name="imgRgb_fifo_cap">in, 2, ap_fifo, imgRgb, pointer</column>
<column name="imgRgb_full_n">in, 1, ap_fifo, imgRgb, pointer</column>
<column name="imgRgb_write">out, 1, ap_fifo, imgRgb, pointer</column>
<column name="height">in, 11, ap_stable, height, scalar</column>
<column name="width">in, 11, ap_stable, width, scalar</column>
<column name="bayerPhase_c_dout">in, 16, ap_fifo, bayerPhase_c, pointer</column>
<column name="bayerPhase_c_num_data_valid">in, 2, ap_fifo, bayerPhase_c, pointer</column>
<column name="bayerPhase_c_fifo_cap">in, 2, ap_fifo, bayerPhase_c, pointer</column>
<column name="bayerPhase_c_empty_n">in, 1, ap_fifo, bayerPhase_c, pointer</column>
<column name="bayerPhase_c_read">out, 1, ap_fifo, bayerPhase_c, pointer</column>
</table>
</item>
</section>
</profile>
