// Seed: 3120453730
module module_0 (
    input tri1 id_0
    , id_3 = "",
    output wire void id_1
);
  localparam id_4 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri1  id_1,
    output logic id_2,
    input  wor   id_3,
    output uwire id_4,
    input  wor   id_5
);
  always id_2 <= (id_0);
  generate
    parameter id_7 = -1;
  endgenerate
  assign id_4 = id_3;
  assign id_4 = -1;
  logic id_8 = -1'b0;
  module_0 modCall_1 (
      id_1,
      id_4
  );
  wire id_9;
  wire id_10;
endmodule
