---
title: DigHwTrqSENT_Integration_Manual
linkTitle: DigHwTrqSENT_Integration_Manual
weight: 4
---

<p><a href="#dependencies">1 Dependencies <span>2</span></a></p>
<p><a href="#swcs">1.1 SWCs <span>2</span></a></p>
<p><a href="#global-functionsnon-rte-to-be-provided-to-integration-project">1.2 Functions to be provided to Integration Project <span>2</span></a></p>
<p><a href="#configuration">2 Configuration <span>3</span></a></p>
<p><a href="#build-time-config">2.1 Build Time Config <span>3</span></a></p>
<p><a href="#configuration-files-to-be-provided-by-integration-project">2.2 Configuration Files to be provided by Integration Project <span>3</span></a></p>
<p><a href="#da-vinci-parameter-configuration-changes">2.2.1 Da Vinci Config generation <span>3</span></a></p>
<p><a href="#da-vinci-parameter-configuration-changes">2.2.2 Manual Configuration Changes <span>3</span></a></p>
<p><a href="#integration">3 Integration <span>4</span></a></p>
<p><a href="#required-global-data-inputs">3.1 Required Global Data Inputs <span>4</span></a></p>
<p><a href="#_Toc357692828">3.2 Optional Global Data Inputs <span>4</span></a></p>
<p><a href="#specific-include-path-present">3.3 Specific Include Path present <span>4</span></a></p>
<p><a href="#runnable-scheduling">4 Runnable Scheduling <span>5</span></a></p>
<p><a href="#memory-mapping">5 Memory Mapping <span>6</span></a></p>
<p><a href="#mapping">5.1 Mapping <span>6</span></a></p>
<p><a href="#usage">5.2 Usage <span>6</span></a></p>
<p><a href="#non-rte-nvm-blocks">5.3 NvM Blocks <span>6</span></a></p>
<p><a href="#compiler-settings">6 Compiler Settings <span>6</span></a></p>
<p><a href="#preprocessor-macro">6.1 Preprocessor MACRO <span>6</span></a></p>
<p><a href="#optimization-settings">6.2 Optimization Settings <span>6</span></a></p>
<p><a href="#revision-control-log">7 Revision Control Log <span>7</span></a></p>
<h1 id="dependencies">Dependencies</h1>
<h2 id="swcs">SWCs</h2>
<table>
<colgroup>
<col style="width: 30%" />
<col style="width: 69%" />
</colgroup>
<thead>
<tr class="header">
<th>Module</th>
<th>Required Feature</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>&lt;None&gt;</td>
<td></td>
</tr>
</tbody>
</table>
<p>Note : Referencing the external components should be avoided in most cases. Only in unavoidable circumstance external components should be refered. Developer should track the references.</p>
<h2 id="global-functionsnon-rte-to-be-provided-to-integration-project">Global Functions(Non RTE) to be provided to Integration Project</h2>
<p>&lt; None&gt;</p>
<h1 id="configuration">Configuration</h1>
<h2 id="build-time-config">Build Time Config</h2>
<table>
<colgroup>
<col style="width: 54%" />
<col style="width: 38%" />
<col style="width: 6%" />
</colgroup>
<thead>
<tr class="header">
<th>Modules</th>
<th>Notes</th>
<th></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>BC_DIGHWTRQSENT_FAULTINJECTIONPOINT</td>
<td>Fault injection points</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="configuration-files-to-be-provided-by-integration-project">Configuration Files to be provided by Integration Project</h2>
<h2 class="unnumbered" id="section"></h2>
<p>Sa_DigHwTrqSENT_Cfg.h for checkpoint enables</p>
<h3 id="da-vinci-parameter-configuration-changes">Da Vinci Parameter Configuration Changes</h3>
<table>
<colgroup>
<col style="width: 39%" />
<col style="width: 47%" />
<col style="width: 12%" />
</colgroup>
<thead>
<tr class="header">
<th>Parameter</th>
<th>Notes</th>
<th>SWC</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>&lt;None&gt;</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h3 id="davinci-interrupt-configuration-changes">DaVinci Interrupt Configuration Changes</h3>
<table>
<colgroup>
<col style="width: 16%" />
<col style="width: 9%" />
<col style="width: 38%" />
<col style="width: 34%" />
</colgroup>
<thead>
<tr class="header">
<th>ISR Name</th>
<th>VIM #</th>
<th>Priority Dependency</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>&lt;None&gt;</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h3 id="manual-configuration-changes">Manual Configuration Changes</h3>
<table>
<colgroup>
<col style="width: 39%" />
<col style="width: 47%" />
<col style="width: 12%" />
</colgroup>
<thead>
<tr class="header">
<th>Constant</th>
<th>Notes</th>
<th>SWC</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>&lt;None&gt;</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h1 id="integration">Integration</h1>
<h2 id="required-global-data-inputs">Required Global Data Inputs</h2>
<p>T1_HwNm_f32 from FDD ES-34B</p>
<p>T2_HwNm_f32 from FDD ES-34B</p>
<h2 id="required-global-data-outputs">Required Global Data Outputs</h2>
<p>HwTorque_HwNm_f32</p>
<p>SysCHwTorque_HwNm_f32</p>
<h2 id="specific-include-path-present">Specific Include Path present</h2>
<p>No</p>
<h1 id="runnable-scheduling">Runnable Scheduling </h1>
<p>This section specifies the required runnable scheduling.</p>
<table>
<colgroup>
<col style="width: 24%" />
<col style="width: 53%" />
<col style="width: 21%" />
</colgroup>
<thead>
<tr class="header">
<th>Init</th>
<th>Scheduling Requirements</th>
<th>Trigger</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>DigHwTrqSENT_Init1()</td>
<td>None</td>
<td>Init</td>
</tr>
</tbody>
</table>
<table>
<colgroup>
<col style="width: 36%" />
<col style="width: 45%" />
<col style="width: 18%" />
</colgroup>
<thead>
<tr class="header">
<th>Runnable</th>
<th>Scheduling Requirements</th>
<th>Trigger</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>DigHwTrqSENT_Per1</td>
<td>After update of T1_HwNm_f32 and T2_HwNm_f32</td>
<td>2 ms</td>
</tr>
<tr class="even">
<td>DigHwTrqSENT_Per2</td>
<td>None</td>
<td>4 ms</td>
</tr>
<tr class="odd">
<td>DigHwTrqSENT_Per3</td>
<td>None</td>
<td>100 ms</td>
</tr>
<tr class="even">
<td>DigHwTrqSENT_SCom_ClrTrqTrim</td>
<td>triggered by server invocation for OperationPrototype &lt;ClrTrqTrim&gt; of PortPrototype &lt;DigHwTrqSENT_SCom&gt;</td>
<td>On event</td>
</tr>
<tr class="odd">
<td>DigHwTrqSENT_SCom_SetTrqTrim</td>
<td>triggered by server invocation for OperationPrototype &lt;SetTrqTrim&gt; of PortPrototype &lt;DigHwTrqSENT_SCom&gt;</td>
<td>On event</td>
</tr>
<tr class="even">
<td>DigHwTrqSENT_SCom_TrimData</td>
<td>triggered by server invocation for OperationPrototype &lt;TrimData&gt; of PortPrototype &lt;DigHwTrqSENT_SCom&gt;</td>
<td>On event</td>
</tr>
<tr class="odd">
<td>DigHwTrqSENT_SCom_WriteData</td>
<td>triggered by server invocation for OperationPrototype &lt;WriteData&gt; of PortPrototype &lt;DigHwTrqSENT_SCom&gt;</td>
<td>On event</td>
</tr>
</tbody>
</table>
<p><strong>.</strong></p>
<h1 id="memory-mapping">Memory Mapping</h1>
<h2 id="mapping">Mapping</h2>
<table>
<colgroup>
<col style="width: 66%" />
<col style="width: 16%" />
<col style="width: 16%" />
</colgroup>
<thead>
<tr class="header">
<th>Memory Section</th>
<th>Contents</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>DIGHWTRQSENT_START_SEC_VAR_CLEARED_32</td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td>DIGHWTRQSENT_START_SEC_VAR_CLEARED_UNSPECIFIED</td>
<td></td>
<td></td>
</tr>
<tr class="odd">
<td>DIGHWTRQSENT_START_SEC_VAR_SAVED_ZONEH_32</td>
<td></td>
<td>Zone H EEPROM</td>
</tr>
</tbody>
</table>
<p>* Each …START_SEC… constant is terminated by a …STOP_SEC… constant as specified in the AUTOSAR Memory Mapping requirements.</p>
<h2 id="usage">Usage</h2>
<table>
<colgroup>
<col style="width: 55%" />
<col style="width: 23%" />
<col style="width: 21%" />
</colgroup>
<thead>
<tr class="header">
<th>Feature</th>
<th>RAM</th>
<th>ROM</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>&lt;Memmap usuage info&gt;</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<p>Table 1: ARM Cortex R4 Memory Usage</p>
<h2 id="non-rte-nvm-blocks">Non RTE NvM Blocks</h2>
<table>
<colgroup>
<col style="width: 100%" />
</colgroup>
<thead>
<tr class="header">
<th>Block Name</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>&lt;None &gt;</td>
</tr>
</tbody>
</table>
<p>Note : Size of the NVM block if configured in developer</p>
<h2 id="rte-nvm-blocks"> RTE NvM Blocks</h2>
<table>
<colgroup>
<col style="width: 100%" />
</colgroup>
<thead>
<tr class="header">
<th>Block Name</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>DigHwTrqSENTTrim</td>
</tr>
</tbody>
</table>
<p>Note : Size of the NVM block if configured in developer</p>
<h1 id="compiler-settings">Compiler Settings</h1>
<h2 id="preprocessor-macro"> Preprocessor MACRO</h2>
<p>&lt;Define all the preprocessor Macros needed and conditions when needed&gt;.</p>
<h2 id="optimization-settings">Optimization Settings</h2>
<p>&lt;Define Optimization levels that are needed and conditions when needed&gt;.</p>
<h2 class="unnumbered" id="section-1"></h2>
<h1 id="revision-control-log">Revision Control Log</h1>
<table>
<colgroup>
<col style="width: 7%" />
<col style="width: 71%" />
<col style="width: 12%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Rev #</strong></td>
<td><strong>Change Description</strong></td>
<td><strong>Date</strong></td>
<td><strong>Author</strong></td>
</tr>
<tr class="even">
<td>1</td>
<td>Initial version</td>
<td>01-Jul-13</td>
<td>KMC</td>
</tr>
<tr class="odd">
<td>2</td>
<td>Updated per Design Review CR 11619 – Corrected Runnable Names – Removed “Sa_” from Init, Per functions</td>
<td>03-Mar-14</td>
<td>SB</td>
</tr>
<tr class="even">
<td>3</td>
<td>Turned on track changes and corrected rev 2 changes</td>
<td>01-Apr-14</td>
<td>SB</td>
</tr>
<tr class="odd">
<td>4</td>
<td>Implemented ES04C Rev 006</td>
<td>09-Jun-14</td>
<td>SB</td>
</tr>
<tr class="even">
<td>5</td>
<td>Implemented ES04C Rev 007 and added the function DigHwTrqSENT_Scom_WriteData</td>
<td>08-Aug-14</td>
<td>VS</td>
</tr>
</tbody>
</table>
