## RIP

RIP: **RI**SC-V **P**ipelined CPU

My implementation of pipelined CPU based on RISC-V ISA, also my lab3 of Computer Organization course.

Actually, it's based on my lab2 [RISCU](https://github.com/Jerry-Terrasse/RISCU), which is a single-cycle CPU, from commit 3cbda.

<!-- ![data path](./assets/data_path.png) -->

<!-- <center>data path</center></center> -->

