
F4_MPU6050.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c130  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ec8  0800c2c0  0800c2c0  0001c2c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d188  0800d188  000200ac  2**0
                  CONTENTS
  4 .ARM          00000008  0800d188  0800d188  0001d188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d190  0800d190  000200ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d190  0800d190  0001d190  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d194  0800d194  0001d194  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ac  20000000  0800d198  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001aa0  200000ac  0800d244  000200ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001b4c  0800d244  00021b4c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021c07  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003faa  00000000  00000000  00041ce3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001570  00000000  00000000  00045c90  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013f0  00000000  00000000  00047200  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00027d5f  00000000  00000000  000485f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001519e  00000000  00000000  0007034f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d9697  00000000  00000000  000854ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015eb84  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006540  00000000  00000000  0015ec00  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000ac 	.word	0x200000ac
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c2a8 	.word	0x0800c2a8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000b0 	.word	0x200000b0
 80001cc:	0800c2a8 	.word	0x0800c2a8

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2f>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b80:	bf24      	itt	cs
 8000b82:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b86:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b8a:	d90d      	bls.n	8000ba8 <__aeabi_d2f+0x30>
 8000b8c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b90:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b94:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b98:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b9c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ba0:	bf08      	it	eq
 8000ba2:	f020 0001 	biceq.w	r0, r0, #1
 8000ba6:	4770      	bx	lr
 8000ba8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bac:	d121      	bne.n	8000bf2 <__aeabi_d2f+0x7a>
 8000bae:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bb2:	bfbc      	itt	lt
 8000bb4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	4770      	bxlt	lr
 8000bba:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bbe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bc2:	f1c2 0218 	rsb	r2, r2, #24
 8000bc6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bca:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bce:	fa20 f002 	lsr.w	r0, r0, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	f040 0001 	orrne.w	r0, r0, #1
 8000bd8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bdc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000be0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000be4:	ea40 000c 	orr.w	r0, r0, ip
 8000be8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bf0:	e7cc      	b.n	8000b8c <__aeabi_d2f+0x14>
 8000bf2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bf6:	d107      	bne.n	8000c08 <__aeabi_d2f+0x90>
 8000bf8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bfc:	bf1e      	ittt	ne
 8000bfe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c02:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c06:	4770      	bxne	lr
 8000c08:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c0c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_ldivmod>:
 8000c18:	b97b      	cbnz	r3, 8000c3a <__aeabi_ldivmod+0x22>
 8000c1a:	b972      	cbnz	r2, 8000c3a <__aeabi_ldivmod+0x22>
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	bfbe      	ittt	lt
 8000c20:	2000      	movlt	r0, #0
 8000c22:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c26:	e006      	blt.n	8000c36 <__aeabi_ldivmod+0x1e>
 8000c28:	bf08      	it	eq
 8000c2a:	2800      	cmpeq	r0, #0
 8000c2c:	bf1c      	itt	ne
 8000c2e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000c32:	f04f 30ff 	movne.w	r0, #4294967295
 8000c36:	f000 b9bd 	b.w	8000fb4 <__aeabi_idiv0>
 8000c3a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c3e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c42:	2900      	cmp	r1, #0
 8000c44:	db09      	blt.n	8000c5a <__aeabi_ldivmod+0x42>
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	db1a      	blt.n	8000c80 <__aeabi_ldivmod+0x68>
 8000c4a:	f000 f84d 	bl	8000ce8 <__udivmoddi4>
 8000c4e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c52:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c56:	b004      	add	sp, #16
 8000c58:	4770      	bx	lr
 8000c5a:	4240      	negs	r0, r0
 8000c5c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	db1b      	blt.n	8000c9c <__aeabi_ldivmod+0x84>
 8000c64:	f000 f840 	bl	8000ce8 <__udivmoddi4>
 8000c68:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c70:	b004      	add	sp, #16
 8000c72:	4240      	negs	r0, r0
 8000c74:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c78:	4252      	negs	r2, r2
 8000c7a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c7e:	4770      	bx	lr
 8000c80:	4252      	negs	r2, r2
 8000c82:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c86:	f000 f82f 	bl	8000ce8 <__udivmoddi4>
 8000c8a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c8e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c92:	b004      	add	sp, #16
 8000c94:	4240      	negs	r0, r0
 8000c96:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c9a:	4770      	bx	lr
 8000c9c:	4252      	negs	r2, r2
 8000c9e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ca2:	f000 f821 	bl	8000ce8 <__udivmoddi4>
 8000ca6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000caa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cae:	b004      	add	sp, #16
 8000cb0:	4252      	negs	r2, r2
 8000cb2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b972 	b.w	8000fb4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9e08      	ldr	r6, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14b      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4615      	mov	r5, r2
 8000cfa:	d967      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0720 	rsb	r7, r2, #32
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d0e:	4095      	lsls	r5, r2
 8000d10:	ea47 0803 	orr.w	r8, r7, r3
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d20:	fa1f fc85 	uxth.w	ip, r5
 8000d24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18eb      	adds	r3, r5, r3
 8000d36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d3a:	f080 811b 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8118 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d44:	3f02      	subs	r7, #2
 8000d46:	442b      	add	r3, r5
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	192c      	adds	r4, r5, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8107 	bcs.w	8000f78 <__udivmoddi4+0x290>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	f240 8104 	bls.w	8000f78 <__udivmoddi4+0x290>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d78:	eba4 040c 	sub.w	r4, r4, ip
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	4639      	mov	r1, r7
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0xbe>
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	f000 80eb 	beq.w	8000f6e <__udivmoddi4+0x286>
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d9e:	4638      	mov	r0, r7
 8000da0:	4639      	mov	r1, r7
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f783 	clz	r7, r3
 8000daa:	2f00      	cmp	r7, #0
 8000dac:	d147      	bne.n	8000e3e <__udivmoddi4+0x156>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xd0>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80fa 	bhi.w	8000fac <__udivmoddi4+0x2c4>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0303 	sbc.w	r3, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d0e0      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000dc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dca:	e7dd      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000dcc:	b902      	cbnz	r2, 8000dd0 <__udivmoddi4+0xe8>
 8000dce:	deff      	udf	#255	; 0xff
 8000dd0:	fab2 f282 	clz	r2, r2
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f040 808f 	bne.w	8000ef8 <__udivmoddi4+0x210>
 8000dda:	1b49      	subs	r1, r1, r5
 8000ddc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de0:	fa1f f885 	uxth.w	r8, r5
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dea:	0c23      	lsrs	r3, r4, #16
 8000dec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb08 f10c 	mul.w	r1, r8, ip
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x124>
 8000dfc:	18eb      	adds	r3, r5, r3
 8000dfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x122>
 8000e04:	4299      	cmp	r1, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e0a:	4684      	mov	ip, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	b2a3      	uxth	r3, r4
 8000e10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e1c:	fb08 f800 	mul.w	r8, r8, r0
 8000e20:	45a0      	cmp	r8, r4
 8000e22:	d907      	bls.n	8000e34 <__udivmoddi4+0x14c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x14a>
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	f200 80b6 	bhi.w	8000f9e <__udivmoddi4+0x2b6>
 8000e32:	4618      	mov	r0, r3
 8000e34:	eba4 0408 	sub.w	r4, r4, r8
 8000e38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e3c:	e79f      	b.n	8000d7e <__udivmoddi4+0x96>
 8000e3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e42:	40bb      	lsls	r3, r7
 8000e44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e5c:	4325      	orrs	r5, r4
 8000e5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e62:	0c2c      	lsrs	r4, r5, #16
 8000e64:	fb08 3319 	mls	r3, r8, r9, r3
 8000e68:	fa1f fa8e 	uxth.w	sl, lr
 8000e6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e70:	fb09 f40a 	mul.w	r4, r9, sl
 8000e74:	429c      	cmp	r4, r3
 8000e76:	fa02 f207 	lsl.w	r2, r2, r7
 8000e7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b0>
 8000e80:	eb1e 0303 	adds.w	r3, lr, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	f080 8087 	bcs.w	8000f9a <__udivmoddi4+0x2b2>
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	f240 8084 	bls.w	8000f9a <__udivmoddi4+0x2b2>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4473      	add	r3, lr
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	b2ad      	uxth	r5, r5
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ea4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ea8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eac:	45a2      	cmp	sl, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1da>
 8000eb0:	eb1e 0404 	adds.w	r4, lr, r4
 8000eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb8:	d26b      	bcs.n	8000f92 <__udivmoddi4+0x2aa>
 8000eba:	45a2      	cmp	sl, r4
 8000ebc:	d969      	bls.n	8000f92 <__udivmoddi4+0x2aa>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4474      	add	r4, lr
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	eba4 040a 	sub.w	r4, r4, sl
 8000ece:	454c      	cmp	r4, r9
 8000ed0:	46c2      	mov	sl, r8
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	d354      	bcc.n	8000f80 <__udivmoddi4+0x298>
 8000ed6:	d051      	beq.n	8000f7c <__udivmoddi4+0x294>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2c8>
 8000edc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ee0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ee4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ee8:	40fd      	lsrs	r5, r7
 8000eea:	40fc      	lsrs	r4, r7
 8000eec:	ea4c 0505 	orr.w	r5, ip, r5
 8000ef0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ef4:	2700      	movs	r7, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa20 f703 	lsr.w	r7, r0, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	fa01 f002 	lsl.w	r0, r1, r2
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f0e:	4338      	orrs	r0, r7
 8000f10:	0c01      	lsrs	r1, r0, #16
 8000f12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f16:	fa1f f885 	uxth.w	r8, r5
 8000f1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb07 f308 	mul.w	r3, r7, r8
 8000f26:	428b      	cmp	r3, r1
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x256>
 8000f2e:	1869      	adds	r1, r5, r1
 8000f30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f34:	d22f      	bcs.n	8000f96 <__udivmoddi4+0x2ae>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d92d      	bls.n	8000f96 <__udivmoddi4+0x2ae>
 8000f3a:	3f02      	subs	r7, #2
 8000f3c:	4429      	add	r1, r5
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	b281      	uxth	r1, r0
 8000f42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb00 f308 	mul.w	r3, r0, r8
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x27e>
 8000f56:	1869      	adds	r1, r5, r1
 8000f58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f5c:	d217      	bcs.n	8000f8e <__udivmoddi4+0x2a6>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d915      	bls.n	8000f8e <__udivmoddi4+0x2a6>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4429      	add	r1, r5
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f6c:	e73b      	b.n	8000de6 <__udivmoddi4+0xfe>
 8000f6e:	4637      	mov	r7, r6
 8000f70:	4630      	mov	r0, r6
 8000f72:	e709      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f74:	4607      	mov	r7, r0
 8000f76:	e6e7      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f78:	4618      	mov	r0, r3
 8000f7a:	e6fb      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f7c:	4541      	cmp	r1, r8
 8000f7e:	d2ab      	bcs.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f84:	eb69 020e 	sbc.w	r2, r9, lr
 8000f88:	3801      	subs	r0, #1
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	e7a4      	b.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f8e:	4660      	mov	r0, ip
 8000f90:	e7e9      	b.n	8000f66 <__udivmoddi4+0x27e>
 8000f92:	4618      	mov	r0, r3
 8000f94:	e795      	b.n	8000ec2 <__udivmoddi4+0x1da>
 8000f96:	4667      	mov	r7, ip
 8000f98:	e7d1      	b.n	8000f3e <__udivmoddi4+0x256>
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	e77c      	b.n	8000e98 <__udivmoddi4+0x1b0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	442c      	add	r4, r5
 8000fa2:	e747      	b.n	8000e34 <__udivmoddi4+0x14c>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	442b      	add	r3, r5
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x124>
 8000fac:	4638      	mov	r0, r7
 8000fae:	e708      	b.n	8000dc2 <__udivmoddi4+0xda>
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa0>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <HMI_ReceiveCommand>:
 * 		   1B	1B	  4B
 * 	HMI_UserFunction
 */
HMI_CommandTypeDef revCmd;
uint8_t TransmitAvailableFlag = 0;	//
void HMI_ReceiveCommand(uint8_t Command[6]){
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b082      	sub	sp, #8
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
	//
	if(Command[0] == 0xFE){
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	2bfe      	cmp	r3, #254	; 0xfe
 8000fc6:	d103      	bne.n	8000fd0 <HMI_ReceiveCommand+0x18>
		TransmitAvailableFlag = 1;
 8000fc8:	4b27      	ldr	r3, [pc, #156]	; (8001068 <HMI_ReceiveCommand+0xb0>)
 8000fca:	2201      	movs	r2, #1
 8000fcc:	701a      	strb	r2, [r3, #0]
		revCmd.cmd <<= 8;
		revCmd.cmd |= Command[2];
		//HMI_UserFunction
		HMI_UserFunction(revCmd);
	}
}
 8000fce:	e046      	b.n	800105e <HMI_ReceiveCommand+0xa6>
	else if(Command[0] == 0xFD){
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	2bfd      	cmp	r3, #253	; 0xfd
 8000fd6:	d103      	bne.n	8000fe0 <HMI_ReceiveCommand+0x28>
		TransmitAvailableFlag = 0;
 8000fd8:	4b23      	ldr	r3, [pc, #140]	; (8001068 <HMI_ReceiveCommand+0xb0>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	701a      	strb	r2, [r3, #0]
}
 8000fde:	e03e      	b.n	800105e <HMI_ReceiveCommand+0xa6>
		revCmd.page = Command[0];
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	781a      	ldrb	r2, [r3, #0]
 8000fe4:	4b21      	ldr	r3, [pc, #132]	; (800106c <HMI_ReceiveCommand+0xb4>)
 8000fe6:	701a      	strb	r2, [r3, #0]
		revCmd.label = Command[1];
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	785a      	ldrb	r2, [r3, #1]
 8000fec:	4b1f      	ldr	r3, [pc, #124]	; (800106c <HMI_ReceiveCommand+0xb4>)
 8000fee:	705a      	strb	r2, [r3, #1]
		revCmd.cmd &= 0;
 8000ff0:	4b1e      	ldr	r3, [pc, #120]	; (800106c <HMI_ReceiveCommand+0xb4>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	605a      	str	r2, [r3, #4]
		revCmd.cmd |= Command[5];
 8000ff6:	4b1d      	ldr	r3, [pc, #116]	; (800106c <HMI_ReceiveCommand+0xb4>)
 8000ff8:	685b      	ldr	r3, [r3, #4]
 8000ffa:	687a      	ldr	r2, [r7, #4]
 8000ffc:	3205      	adds	r2, #5
 8000ffe:	7812      	ldrb	r2, [r2, #0]
 8001000:	4313      	orrs	r3, r2
 8001002:	4a1a      	ldr	r2, [pc, #104]	; (800106c <HMI_ReceiveCommand+0xb4>)
 8001004:	6053      	str	r3, [r2, #4]
		revCmd.cmd <<= 8;
 8001006:	4b19      	ldr	r3, [pc, #100]	; (800106c <HMI_ReceiveCommand+0xb4>)
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	021b      	lsls	r3, r3, #8
 800100c:	4a17      	ldr	r2, [pc, #92]	; (800106c <HMI_ReceiveCommand+0xb4>)
 800100e:	6053      	str	r3, [r2, #4]
		revCmd.cmd |= Command[4];
 8001010:	4b16      	ldr	r3, [pc, #88]	; (800106c <HMI_ReceiveCommand+0xb4>)
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	687a      	ldr	r2, [r7, #4]
 8001016:	3204      	adds	r2, #4
 8001018:	7812      	ldrb	r2, [r2, #0]
 800101a:	4313      	orrs	r3, r2
 800101c:	4a13      	ldr	r2, [pc, #76]	; (800106c <HMI_ReceiveCommand+0xb4>)
 800101e:	6053      	str	r3, [r2, #4]
		revCmd.cmd <<= 8;
 8001020:	4b12      	ldr	r3, [pc, #72]	; (800106c <HMI_ReceiveCommand+0xb4>)
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	021b      	lsls	r3, r3, #8
 8001026:	4a11      	ldr	r2, [pc, #68]	; (800106c <HMI_ReceiveCommand+0xb4>)
 8001028:	6053      	str	r3, [r2, #4]
		revCmd.cmd |= Command[3];
 800102a:	4b10      	ldr	r3, [pc, #64]	; (800106c <HMI_ReceiveCommand+0xb4>)
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	687a      	ldr	r2, [r7, #4]
 8001030:	3203      	adds	r2, #3
 8001032:	7812      	ldrb	r2, [r2, #0]
 8001034:	4313      	orrs	r3, r2
 8001036:	4a0d      	ldr	r2, [pc, #52]	; (800106c <HMI_ReceiveCommand+0xb4>)
 8001038:	6053      	str	r3, [r2, #4]
		revCmd.cmd <<= 8;
 800103a:	4b0c      	ldr	r3, [pc, #48]	; (800106c <HMI_ReceiveCommand+0xb4>)
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	021b      	lsls	r3, r3, #8
 8001040:	4a0a      	ldr	r2, [pc, #40]	; (800106c <HMI_ReceiveCommand+0xb4>)
 8001042:	6053      	str	r3, [r2, #4]
		revCmd.cmd |= Command[2];
 8001044:	4b09      	ldr	r3, [pc, #36]	; (800106c <HMI_ReceiveCommand+0xb4>)
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	687a      	ldr	r2, [r7, #4]
 800104a:	3202      	adds	r2, #2
 800104c:	7812      	ldrb	r2, [r2, #0]
 800104e:	4313      	orrs	r3, r2
 8001050:	4a06      	ldr	r2, [pc, #24]	; (800106c <HMI_ReceiveCommand+0xb4>)
 8001052:	6053      	str	r3, [r2, #4]
		HMI_UserFunction(revCmd);
 8001054:	4b05      	ldr	r3, [pc, #20]	; (800106c <HMI_ReceiveCommand+0xb4>)
 8001056:	e893 0003 	ldmia.w	r3, {r0, r1}
 800105a:	f000 f809 	bl	8001070 <HMI_UserFunction>
}
 800105e:	bf00      	nop
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	200000c8 	.word	0x200000c8
 800106c:	2000170c 	.word	0x2000170c

08001070 <HMI_UserFunction>:
/*
 * 	page
 * 	pagepage
 * 	
 */
void HMI_UserFunction(HMI_CommandTypeDef revCmd){
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	463b      	mov	r3, r7
 8001078:	e883 0003 	stmia.w	r3, {r0, r1}
	switch(revCmd.page){
 800107c:	783b      	ldrb	r3, [r7, #0]
 800107e:	2b01      	cmp	r3, #1
 8001080:	d00a      	beq.n	8001098 <HMI_UserFunction+0x28>
 8001082:	2b02      	cmp	r3, #2
 8001084:	d00e      	beq.n	80010a4 <HMI_UserFunction+0x34>
 8001086:	2b00      	cmp	r3, #0
 8001088:	d000      	beq.n	800108c <HMI_UserFunction+0x1c>
	case 0:	PAGE0_Function(revCmd);		break;
	case 1: PAGE1_Function(revCmd);		break;
	case 2: PAGE2_Function(revCmd);		break;
	default:	break;
 800108a:	e011      	b.n	80010b0 <HMI_UserFunction+0x40>
	case 0:	PAGE0_Function(revCmd);		break;
 800108c:	463b      	mov	r3, r7
 800108e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001092:	f000 f811 	bl	80010b8 <PAGE0_Function>
 8001096:	e00b      	b.n	80010b0 <HMI_UserFunction+0x40>
	case 1: PAGE1_Function(revCmd);		break;
 8001098:	463b      	mov	r3, r7
 800109a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800109e:	f000 f827 	bl	80010f0 <PAGE1_Function>
 80010a2:	e005      	b.n	80010b0 <HMI_UserFunction+0x40>
	case 2: PAGE2_Function(revCmd);		break;
 80010a4:	463b      	mov	r3, r7
 80010a6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80010aa:	f000 f837 	bl	800111c <PAGE2_Function>
 80010ae:	bf00      	nop
	}
}
 80010b0:	bf00      	nop
 80010b2:	3708      	adds	r7, #8
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <PAGE0_Function>:
#define b0	1
#define b1 	2
#define sw0	3
#define h0	4
extern System_Status_TypeDef sysStatus;
void PAGE0_Function(HMI_CommandTypeDef revCmd){
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
 80010be:	463b      	mov	r3, r7
 80010c0:	e883 0003 	stmia.w	r3, {r0, r1}
	switch(revCmd.label){
 80010c4:	787b      	ldrb	r3, [r7, #1]
 80010c6:	2b01      	cmp	r3, #1
 80010c8:	d002      	beq.n	80010d0 <PAGE0_Function+0x18>
 80010ca:	2b02      	cmp	r3, #2
 80010cc:	d004      	beq.n	80010d8 <PAGE0_Function+0x20>
	case b0:	sysStatus = MPU6050_MODE;		break;
	case b1:	sysStatus = DSO_MODE;			break;
	default:	break;
 80010ce:	e007      	b.n	80010e0 <PAGE0_Function+0x28>
	case b0:	sysStatus = MPU6050_MODE;		break;
 80010d0:	4b06      	ldr	r3, [pc, #24]	; (80010ec <PAGE0_Function+0x34>)
 80010d2:	2202      	movs	r2, #2
 80010d4:	701a      	strb	r2, [r3, #0]
 80010d6:	e003      	b.n	80010e0 <PAGE0_Function+0x28>
	case b1:	sysStatus = DSO_MODE;			break;
 80010d8:	4b04      	ldr	r3, [pc, #16]	; (80010ec <PAGE0_Function+0x34>)
 80010da:	2203      	movs	r2, #3
 80010dc:	701a      	strb	r2, [r3, #0]
 80010de:	bf00      	nop
	}
}
 80010e0:	bf00      	nop
 80010e2:	370c      	adds	r7, #12
 80010e4:	46bd      	mov	sp, r7
 80010e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ea:	4770      	bx	lr
 80010ec:	20001880 	.word	0x20001880

080010f0 <PAGE1_Function>:

void PAGE1_Function(HMI_CommandTypeDef revCmd){
 80010f0:	b480      	push	{r7}
 80010f2:	b083      	sub	sp, #12
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	463b      	mov	r3, r7
 80010f8:	e883 0003 	stmia.w	r3, {r0, r1}
	switch(revCmd.label){
 80010fc:	787b      	ldrb	r3, [r7, #1]
 80010fe:	2b01      	cmp	r3, #1
 8001100:	d000      	beq.n	8001104 <PAGE1_Function+0x14>
	case b0:	sysStatus = MAIN_MENU;			break;
	default:	break;
 8001102:	e003      	b.n	800110c <PAGE1_Function+0x1c>
	case b0:	sysStatus = MAIN_MENU;			break;
 8001104:	4b04      	ldr	r3, [pc, #16]	; (8001118 <PAGE1_Function+0x28>)
 8001106:	2201      	movs	r2, #1
 8001108:	701a      	strb	r2, [r3, #0]
 800110a:	bf00      	nop
	}
}
 800110c:	bf00      	nop
 800110e:	370c      	adds	r7, #12
 8001110:	46bd      	mov	sp, r7
 8001112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001116:	4770      	bx	lr
 8001118:	20001880 	.word	0x20001880

0800111c <PAGE2_Function>:

void PAGE2_Function(HMI_CommandTypeDef revCmd){
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	463b      	mov	r3, r7
 8001124:	e883 0003 	stmia.w	r3, {r0, r1}
	switch(revCmd.label){
 8001128:	787b      	ldrb	r3, [r7, #1]
 800112a:	2b01      	cmp	r3, #1
 800112c:	d000      	beq.n	8001130 <PAGE2_Function+0x14>
	case b0:	sysStatus = MAIN_MENU;			break;
	default:	break;
 800112e:	e003      	b.n	8001138 <PAGE2_Function+0x1c>
	case b0:	sysStatus = MAIN_MENU;			break;
 8001130:	4b04      	ldr	r3, [pc, #16]	; (8001144 <PAGE2_Function+0x28>)
 8001132:	2201      	movs	r2, #1
 8001134:	701a      	strb	r2, [r3, #0]
 8001136:	bf00      	nop
	}
}
 8001138:	bf00      	nop
 800113a:	370c      	adds	r7, #12
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr
 8001144:	20001880 	.word	0x20001880

08001148 <HMI_ControlInit>:
HMI_UniversalControl 	p1_txt0;
HMI_UnrealFloatControl 	p1_pitch;
HMI_UnrealFloatControl	p1_roll;
HMI_UnrealFloatControl	p1_yaw;

void HMI_ControlInit(void){
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
	/*p1_txt0*/
	strcpy(p1_txt0.objname, "g0");
 800114c:	4b1f      	ldr	r3, [pc, #124]	; (80011cc <HMI_ControlInit+0x84>)
 800114e:	4a20      	ldr	r2, [pc, #128]	; (80011d0 <HMI_ControlInit+0x88>)
 8001150:	6812      	ldr	r2, [r2, #0]
 8001152:	4611      	mov	r1, r2
 8001154:	8019      	strh	r1, [r3, #0]
 8001156:	3302      	adds	r3, #2
 8001158:	0c12      	lsrs	r2, r2, #16
 800115a:	701a      	strb	r2, [r3, #0]
	/*pitch*/
	strcpy(p1_pitch.objname, "x0");
 800115c:	4b1d      	ldr	r3, [pc, #116]	; (80011d4 <HMI_ControlInit+0x8c>)
 800115e:	4a1e      	ldr	r2, [pc, #120]	; (80011d8 <HMI_ControlInit+0x90>)
 8001160:	6812      	ldr	r2, [r2, #0]
 8001162:	4611      	mov	r1, r2
 8001164:	8019      	strh	r1, [r3, #0]
 8001166:	3302      	adds	r3, #2
 8001168:	0c12      	lsrs	r2, r2, #16
 800116a:	701a      	strb	r2, [r3, #0]
	p1_pitch.val = 0;
 800116c:	4b19      	ldr	r3, [pc, #100]	; (80011d4 <HMI_ControlInit+0x8c>)
 800116e:	2200      	movs	r2, #0
 8001170:	609a      	str	r2, [r3, #8]
	p1_pitch.vvs0 = 0;
 8001172:	4b18      	ldr	r3, [pc, #96]	; (80011d4 <HMI_ControlInit+0x8c>)
 8001174:	2200      	movs	r2, #0
 8001176:	731a      	strb	r2, [r3, #12]
	p1_pitch.vvs1 = 1;
 8001178:	4b16      	ldr	r3, [pc, #88]	; (80011d4 <HMI_ControlInit+0x8c>)
 800117a:	2201      	movs	r2, #1
 800117c:	735a      	strb	r2, [r3, #13]
	/*roll*/
	strcpy(p1_roll.objname, "x1");
 800117e:	4b17      	ldr	r3, [pc, #92]	; (80011dc <HMI_ControlInit+0x94>)
 8001180:	4a17      	ldr	r2, [pc, #92]	; (80011e0 <HMI_ControlInit+0x98>)
 8001182:	6812      	ldr	r2, [r2, #0]
 8001184:	4611      	mov	r1, r2
 8001186:	8019      	strh	r1, [r3, #0]
 8001188:	3302      	adds	r3, #2
 800118a:	0c12      	lsrs	r2, r2, #16
 800118c:	701a      	strb	r2, [r3, #0]
	p1_roll.val = 0;
 800118e:	4b13      	ldr	r3, [pc, #76]	; (80011dc <HMI_ControlInit+0x94>)
 8001190:	2200      	movs	r2, #0
 8001192:	609a      	str	r2, [r3, #8]
	p1_roll.vvs0 = 0;
 8001194:	4b11      	ldr	r3, [pc, #68]	; (80011dc <HMI_ControlInit+0x94>)
 8001196:	2200      	movs	r2, #0
 8001198:	731a      	strb	r2, [r3, #12]
	p1_roll.vvs1 = 1;
 800119a:	4b10      	ldr	r3, [pc, #64]	; (80011dc <HMI_ControlInit+0x94>)
 800119c:	2201      	movs	r2, #1
 800119e:	735a      	strb	r2, [r3, #13]
	/*yaw*/
	strcpy(p1_yaw.objname, "x2");
 80011a0:	4b10      	ldr	r3, [pc, #64]	; (80011e4 <HMI_ControlInit+0x9c>)
 80011a2:	4a11      	ldr	r2, [pc, #68]	; (80011e8 <HMI_ControlInit+0xa0>)
 80011a4:	6812      	ldr	r2, [r2, #0]
 80011a6:	4611      	mov	r1, r2
 80011a8:	8019      	strh	r1, [r3, #0]
 80011aa:	3302      	adds	r3, #2
 80011ac:	0c12      	lsrs	r2, r2, #16
 80011ae:	701a      	strb	r2, [r3, #0]
	p1_yaw.val = 0;
 80011b0:	4b0c      	ldr	r3, [pc, #48]	; (80011e4 <HMI_ControlInit+0x9c>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	609a      	str	r2, [r3, #8]
	p1_yaw.vvs0 = 0;
 80011b6:	4b0b      	ldr	r3, [pc, #44]	; (80011e4 <HMI_ControlInit+0x9c>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	731a      	strb	r2, [r3, #12]
	p1_yaw.vvs1 = 1;
 80011bc:	4b09      	ldr	r3, [pc, #36]	; (80011e4 <HMI_ControlInit+0x9c>)
 80011be:	2201      	movs	r2, #1
 80011c0:	735a      	strb	r2, [r3, #13]
}
 80011c2:	bf00      	nop
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr
 80011cc:	20001724 	.word	0x20001724
 80011d0:	0800c2c0 	.word	0x0800c2c0
 80011d4:	20001714 	.word	0x20001714
 80011d8:	0800c2c4 	.word	0x0800c2c4
 80011dc:	200016fc 	.word	0x200016fc
 80011e0:	0800c2c8 	.word	0x0800c2c8
 80011e4:	20001750 	.word	0x20001750
 80011e8:	0800c2cc 	.word	0x0800c2cc

080011ec <HMI_RefreshPage>:
/*
 * 	HMI
 * 		pageID	ID
 * 	    	
 */
void HMI_RefreshPage(uint32_t pageID){
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b086      	sub	sp, #24
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
	char cmd[10];
	sprintf(cmd, "page %d", pageID);
 80011f4:	f107 030c 	add.w	r3, r7, #12
 80011f8:	687a      	ldr	r2, [r7, #4]
 80011fa:	4906      	ldr	r1, [pc, #24]	; (8001214 <HMI_RefreshPage+0x28>)
 80011fc:	4618      	mov	r0, r3
 80011fe:	f009 fa13 	bl	800a628 <siprintf>
	HMI_SendCommand(cmd);
 8001202:	f107 030c 	add.w	r3, r7, #12
 8001206:	4618      	mov	r0, r3
 8001208:	f000 f8bc 	bl	8001384 <HMI_SendCommand>
}
 800120c:	bf00      	nop
 800120e:	3718      	adds	r7, #24
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	0800c2d0 	.word	0x0800c2d0

08001218 <HMI_ModifyControl>:
 * 		Control
 * 			valval0xFFFF
 * 			txttxtNULL
 * 	    	10
 */
uint8_t HMI_ModifyControl(HMI_UniversalControl Control, int32_t val, char txt[32]){
 8001218:	b084      	sub	sp, #16
 800121a:	b580      	push	{r7, lr}
 800121c:	b08e      	sub	sp, #56	; 0x38
 800121e:	af00      	add	r7, sp, #0
 8001220:	f107 0c40 	add.w	ip, r7, #64	; 0x40
 8001224:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	char cmd[50];
	if(val != 0xFFFF){
 8001228:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800122a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800122e:	4293      	cmp	r3, r2
 8001230:	d00a      	beq.n	8001248 <HMI_ModifyControl+0x30>
		sprintf(cmd, "%s.val=%d", Control.objname, val);
 8001232:	1d38      	adds	r0, r7, #4
 8001234:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001236:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800123a:	4910      	ldr	r1, [pc, #64]	; (800127c <HMI_ModifyControl+0x64>)
 800123c:	f009 f9f4 	bl	800a628 <siprintf>
		HMI_SendCommand(cmd);
 8001240:	1d3b      	adds	r3, r7, #4
 8001242:	4618      	mov	r0, r3
 8001244:	f000 f89e 	bl	8001384 <HMI_SendCommand>
	}
	if(strcmp(txt, "NULL")){
 8001248:	490d      	ldr	r1, [pc, #52]	; (8001280 <HMI_ModifyControl+0x68>)
 800124a:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800124c:	f7fe ffc0 	bl	80001d0 <strcmp>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d00a      	beq.n	800126c <HMI_ModifyControl+0x54>
		sprintf(cmd, "%s.txt=\"%s\"", Control.objname, txt);
 8001256:	1d38      	adds	r0, r7, #4
 8001258:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800125a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800125e:	4909      	ldr	r1, [pc, #36]	; (8001284 <HMI_ModifyControl+0x6c>)
 8001260:	f009 f9e2 	bl	800a628 <siprintf>
		HMI_SendCommand(cmd);
 8001264:	1d3b      	adds	r3, r7, #4
 8001266:	4618      	mov	r0, r3
 8001268:	f000 f88c 	bl	8001384 <HMI_SendCommand>
	}
	return 1;
 800126c:	2301      	movs	r3, #1
}
 800126e:	4618      	mov	r0, r3
 8001270:	3738      	adds	r7, #56	; 0x38
 8001272:	46bd      	mov	sp, r7
 8001274:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001278:	b004      	add	sp, #16
 800127a:	4770      	bx	lr
 800127c:	0800c2d8 	.word	0x0800c2d8
 8001280:	0800c2e4 	.word	0x0800c2e4
 8001284:	0800c2ec 	.word	0x0800c2ec

08001288 <HMI_ModifyUnrealFloat>:
 * 			valval0xFFFF
 * 			vss0vss00XFF
 * 			vss1vss10XFF
 * 	    	10
 */
uint8_t HMI_ModifyUnrealFloat(HMI_UnrealFloatControl Control, int32_t val, uint8_t vss0, uint8_t vss1){
 8001288:	b590      	push	{r4, r7, lr}
 800128a:	b093      	sub	sp, #76	; 0x4c
 800128c:	af00      	add	r7, sp, #0
 800128e:	463c      	mov	r4, r7
 8001290:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	char cmd[50];
	if(val != 0xFFFF){
 8001294:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001296:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800129a:	4293      	cmp	r3, r2
 800129c:	d00b      	beq.n	80012b6 <HMI_ModifyUnrealFloat+0x2e>
		sprintf(cmd, "%s.val=%d", Control.objname, val);
 800129e:	463a      	mov	r2, r7
 80012a0:	f107 0014 	add.w	r0, r7, #20
 80012a4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80012a6:	4917      	ldr	r1, [pc, #92]	; (8001304 <HMI_ModifyUnrealFloat+0x7c>)
 80012a8:	f009 f9be 	bl	800a628 <siprintf>
		HMI_SendCommand(cmd);
 80012ac:	f107 0314 	add.w	r3, r7, #20
 80012b0:	4618      	mov	r0, r3
 80012b2:	f000 f867 	bl	8001384 <HMI_SendCommand>
	}
	if(vss0 != 0xFF){
 80012b6:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80012ba:	2bff      	cmp	r3, #255	; 0xff
 80012bc:	d00c      	beq.n	80012d8 <HMI_ModifyUnrealFloat+0x50>
		sprintf(cmd, "%s.vss0=%d", Control.objname, vss0);
 80012be:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80012c2:	463a      	mov	r2, r7
 80012c4:	f107 0014 	add.w	r0, r7, #20
 80012c8:	490f      	ldr	r1, [pc, #60]	; (8001308 <HMI_ModifyUnrealFloat+0x80>)
 80012ca:	f009 f9ad 	bl	800a628 <siprintf>
		HMI_SendCommand(cmd);
 80012ce:	f107 0314 	add.w	r3, r7, #20
 80012d2:	4618      	mov	r0, r3
 80012d4:	f000 f856 	bl	8001384 <HMI_SendCommand>
	}
	if(vss1 != 0xFF){
 80012d8:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 80012dc:	2bff      	cmp	r3, #255	; 0xff
 80012de:	d00c      	beq.n	80012fa <HMI_ModifyUnrealFloat+0x72>
		sprintf(cmd, "%s.vss1=%d", Control.objname, vss1);
 80012e0:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 80012e4:	463a      	mov	r2, r7
 80012e6:	f107 0014 	add.w	r0, r7, #20
 80012ea:	4908      	ldr	r1, [pc, #32]	; (800130c <HMI_ModifyUnrealFloat+0x84>)
 80012ec:	f009 f99c 	bl	800a628 <siprintf>
		HMI_SendCommand(cmd);
 80012f0:	f107 0314 	add.w	r3, r7, #20
 80012f4:	4618      	mov	r0, r3
 80012f6:	f000 f845 	bl	8001384 <HMI_SendCommand>
	}
	return 1;
 80012fa:	2301      	movs	r3, #1
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	374c      	adds	r7, #76	; 0x4c
 8001300:	46bd      	mov	sp, r7
 8001302:	bd90      	pop	{r4, r7, pc}
 8001304:	0800c2d8 	.word	0x0800c2d8
 8001308:	0800c2f8 	.word	0x0800c2f8
 800130c:	0800c304 	.word	0x0800c304

08001310 <HMI_DrawCurve>:

/*
 * 	
 * 	0-2551024Byte
 */
uint8_t HMI_DrawCurve(uint8_t CurveID, uint8_t Channel, uint8_t *Data, uint16_t Quantity){
 8001310:	b580      	push	{r7, lr}
 8001312:	b08a      	sub	sp, #40	; 0x28
 8001314:	af02      	add	r7, sp, #8
 8001316:	603a      	str	r2, [r7, #0]
 8001318:	461a      	mov	r2, r3
 800131a:	4603      	mov	r3, r0
 800131c:	71fb      	strb	r3, [r7, #7]
 800131e:	460b      	mov	r3, r1
 8001320:	71bb      	strb	r3, [r7, #6]
 8001322:	4613      	mov	r3, r2
 8001324:	80bb      	strh	r3, [r7, #4]
	char cmd[20] = {0};
 8001326:	f107 030c 	add.w	r3, r7, #12
 800132a:	2200      	movs	r2, #0
 800132c:	601a      	str	r2, [r3, #0]
 800132e:	605a      	str	r2, [r3, #4]
 8001330:	609a      	str	r2, [r3, #8]
 8001332:	60da      	str	r2, [r3, #12]
 8001334:	611a      	str	r2, [r3, #16]
	sprintf(cmd, "addt %d,%d,%d", CurveID, Channel, Quantity);
 8001336:	79fa      	ldrb	r2, [r7, #7]
 8001338:	79b9      	ldrb	r1, [r7, #6]
 800133a:	88bb      	ldrh	r3, [r7, #4]
 800133c:	f107 000c 	add.w	r0, r7, #12
 8001340:	9300      	str	r3, [sp, #0]
 8001342:	460b      	mov	r3, r1
 8001344:	490c      	ldr	r1, [pc, #48]	; (8001378 <HMI_DrawCurve+0x68>)
 8001346:	f009 f96f 	bl	800a628 <siprintf>
	HMI_SendCommand(cmd);
 800134a:	f107 030c 	add.w	r3, r7, #12
 800134e:	4618      	mov	r0, r3
 8001350:	f000 f818 	bl	8001384 <HMI_SendCommand>
	//
	while(TransmitAvailableFlag == 0);
 8001354:	bf00      	nop
 8001356:	4b09      	ldr	r3, [pc, #36]	; (800137c <HMI_DrawCurve+0x6c>)
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d0fb      	beq.n	8001356 <HMI_DrawCurve+0x46>
	HAL_UART_Transmit(&huart_hmi, Data, Quantity, 0xFFFF);
 800135e:	88ba      	ldrh	r2, [r7, #4]
 8001360:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001364:	6839      	ldr	r1, [r7, #0]
 8001366:	4806      	ldr	r0, [pc, #24]	; (8001380 <HMI_DrawCurve+0x70>)
 8001368:	f008 f879 	bl	800945e <HAL_UART_Transmit>
}
 800136c:	bf00      	nop
 800136e:	4618      	mov	r0, r3
 8001370:	3720      	adds	r7, #32
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	0800c310 	.word	0x0800c310
 800137c:	200000c8 	.word	0x200000c8
 8001380:	20001b04 	.word	0x20001b04

08001384 <HMI_SendCommand>:

/*
 * 	HMI
 * 	
 */
void HMI_SendCommand(char *command){
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
	UartSendString(&huart_hmi, command);
 800138c:	6879      	ldr	r1, [r7, #4]
 800138e:	4805      	ldr	r0, [pc, #20]	; (80013a4 <HMI_SendCommand+0x20>)
 8001390:	f000 f9de 	bl	8001750 <UartSendString>
	UartSendString(&huart_hmi,"\xff\xff\xff");
 8001394:	4904      	ldr	r1, [pc, #16]	; (80013a8 <HMI_SendCommand+0x24>)
 8001396:	4803      	ldr	r0, [pc, #12]	; (80013a4 <HMI_SendCommand+0x20>)
 8001398:	f000 f9da 	bl	8001750 <UartSendString>
}
 800139c:	bf00      	nop
 800139e:	3708      	adds	r7, #8
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	20001b04 	.word	0x20001b04
 80013a8:	0800c320 	.word	0x0800c320

080013ac <SystemStartTask>:

/* Private function prototypes -----------------------------------------------*/


/* Private user code ---------------------------------------------------------*/
void SystemStartTask(void){
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
	//IDLE
	UART2_DMA_IDLE_Start();
 80013b0:	f000 f9ee 	bl	8001790 <UART2_DMA_IDLE_Start>
	UART3_DMA_IDLE_Start();
 80013b4:	f000 fa02 	bl	80017bc <UART3_DMA_IDLE_Start>
	//HMI
	HMI_ControlInit();
 80013b8:	f7ff fec6 	bl	8001148 <HMI_ControlInit>

	//
	HMI_RefreshPage(MAIN_MENU_PAGE);
 80013bc:	2000      	movs	r0, #0
 80013be:	f7ff ff15 	bl	80011ec <HMI_RefreshPage>
	sysStatus = MAIN_MENU;
 80013c2:	4b02      	ldr	r3, [pc, #8]	; (80013cc <SystemStartTask+0x20>)
 80013c4:	2201      	movs	r2, #1
 80013c6:	701a      	strb	r2, [r3, #0]
}
 80013c8:	bf00      	nop
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	20001880 	.word	0x20001880

080013d0 <MainMenuTask>:

/*
 * 	
 */
void MainMenuTask(void){
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
	while(sysStatus == MAIN_MENU);
 80013d4:	bf00      	nop
 80013d6:	4b04      	ldr	r3, [pc, #16]	; (80013e8 <MainMenuTask+0x18>)
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	2b01      	cmp	r3, #1
 80013dc:	d0fb      	beq.n	80013d6 <MainMenuTask+0x6>
}
 80013de:	bf00      	nop
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr
 80013e8:	20001880 	.word	0x20001880

080013ec <MPU6050Task>:
extern HMI_UnrealFloatControl 	p1_pitch;
extern HMI_UnrealFloatControl	p1_roll;
extern HMI_UnrealFloatControl	p1_yaw;

/*	MPU6050 Task	*/
void MPU6050Task(void){
 80013ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013ee:	b097      	sub	sp, #92	; 0x5c
 80013f0:	af0a      	add	r7, sp, #40	; 0x28
	/*	DMP 	*/
	uint8_t dmpInitSta = 0xFF;		//DMP
 80013f2:	23ff      	movs	r3, #255	; 0xff
 80013f4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	char info[40];
	while(dmpInitSta != 0){
 80013f8:	e025      	b.n	8001446 <MPU6050Task+0x5a>
		dmpInitSta = mpu_dmp_init();
 80013fa:	f002 fa85 	bl	8003908 <mpu_dmp_init>
 80013fe:	4603      	mov	r3, r0
 8001400:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		if(dmpInitSta != 0){
 8001404:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001408:	2b00      	cmp	r3, #0
 800140a:	d019      	beq.n	8001440 <MPU6050Task+0x54>
			sprintf(info, "MPU6050 :%d", dmpInitSta);
 800140c:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001410:	1d3b      	adds	r3, r7, #4
 8001412:	494b      	ldr	r1, [pc, #300]	; (8001540 <MPU6050Task+0x154>)
 8001414:	4618      	mov	r0, r3
 8001416:	f009 f907 	bl	800a628 <siprintf>
			HMI_ModifyControl(p1_txt0, 0xFFFF, info);
 800141a:	4e4a      	ldr	r6, [pc, #296]	; (8001544 <MPU6050Task+0x158>)
 800141c:	1d3b      	adds	r3, r7, #4
 800141e:	9308      	str	r3, [sp, #32]
 8001420:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001424:	9307      	str	r3, [sp, #28]
 8001426:	466d      	mov	r5, sp
 8001428:	f106 0410 	add.w	r4, r6, #16
 800142c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800142e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001430:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001434:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001438:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800143c:	f7ff feec 	bl	8001218 <HMI_ModifyControl>
		}
		HAL_Delay(200);
 8001440:	20c8      	movs	r0, #200	; 0xc8
 8001442:	f004 fc9f 	bl	8005d84 <HAL_Delay>
	while(dmpInitSta != 0){
 8001446:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800144a:	2b00      	cmp	r3, #0
 800144c:	d1d5      	bne.n	80013fa <MPU6050Task+0xe>
	}
	HMI_ModifyControl(p1_txt0, 0xFFFF, "MPU6050OK");
 800144e:	4e3d      	ldr	r6, [pc, #244]	; (8001544 <MPU6050Task+0x158>)
 8001450:	4b3d      	ldr	r3, [pc, #244]	; (8001548 <MPU6050Task+0x15c>)
 8001452:	9308      	str	r3, [sp, #32]
 8001454:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001458:	9307      	str	r3, [sp, #28]
 800145a:	466d      	mov	r5, sp
 800145c:	f106 0410 	add.w	r4, r6, #16
 8001460:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001462:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001464:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001468:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800146c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001470:	f7ff fed2 	bl	8001218 <HMI_ModifyControl>
	HAL_Delay(1000);
 8001474:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001478:	f004 fc84 	bl	8005d84 <HAL_Delay>

	/**/
	while(sysStatus == MPU6050_MODE){
 800147c:	e058      	b.n	8001530 <MPU6050Task+0x144>
		if(mpu_dmp_get_data(&pitch,&roll,&yaw)==0){
 800147e:	4a33      	ldr	r2, [pc, #204]	; (800154c <MPU6050Task+0x160>)
 8001480:	4933      	ldr	r1, [pc, #204]	; (8001550 <MPU6050Task+0x164>)
 8001482:	4834      	ldr	r0, [pc, #208]	; (8001554 <MPU6050Task+0x168>)
 8001484:	f002 fab0 	bl	80039e8 <mpu_dmp_get_data>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d150      	bne.n	8001530 <MPU6050Task+0x144>
			/*pitch*/
			pitch_s=pitch*10;
 800148e:	4b31      	ldr	r3, [pc, #196]	; (8001554 <MPU6050Task+0x168>)
 8001490:	edd3 7a00 	vldr	s15, [r3]
 8001494:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001498:	ee67 7a87 	vmul.f32	s15, s15, s14
 800149c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014a0:	ee17 3a90 	vmov	r3, s15
 80014a4:	b21a      	sxth	r2, r3
 80014a6:	4b2c      	ldr	r3, [pc, #176]	; (8001558 <MPU6050Task+0x16c>)
 80014a8:	801a      	strh	r2, [r3, #0]
	  		HMI_ModifyUnrealFloat(p1_pitch, pitch_s, 0xFF, 0xFF);
 80014aa:	4b2b      	ldr	r3, [pc, #172]	; (8001558 <MPU6050Task+0x16c>)
 80014ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014b0:	4619      	mov	r1, r3
 80014b2:	4b2a      	ldr	r3, [pc, #168]	; (800155c <MPU6050Task+0x170>)
 80014b4:	22ff      	movs	r2, #255	; 0xff
 80014b6:	9202      	str	r2, [sp, #8]
 80014b8:	22ff      	movs	r2, #255	; 0xff
 80014ba:	9201      	str	r2, [sp, #4]
 80014bc:	9100      	str	r1, [sp, #0]
 80014be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014c0:	f7ff fee2 	bl	8001288 <HMI_ModifyUnrealFloat>
	  		/*roll*/
	  		roll_s=roll*10;
 80014c4:	4b22      	ldr	r3, [pc, #136]	; (8001550 <MPU6050Task+0x164>)
 80014c6:	edd3 7a00 	vldr	s15, [r3]
 80014ca:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80014ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014d2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014d6:	ee17 3a90 	vmov	r3, s15
 80014da:	b21a      	sxth	r2, r3
 80014dc:	4b20      	ldr	r3, [pc, #128]	; (8001560 <MPU6050Task+0x174>)
 80014de:	801a      	strh	r2, [r3, #0]
	  		HMI_ModifyUnrealFloat(p1_roll, roll_s, 0xFF, 0xFF);
 80014e0:	4b1f      	ldr	r3, [pc, #124]	; (8001560 <MPU6050Task+0x174>)
 80014e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014e6:	4619      	mov	r1, r3
 80014e8:	4b1e      	ldr	r3, [pc, #120]	; (8001564 <MPU6050Task+0x178>)
 80014ea:	22ff      	movs	r2, #255	; 0xff
 80014ec:	9202      	str	r2, [sp, #8]
 80014ee:	22ff      	movs	r2, #255	; 0xff
 80014f0:	9201      	str	r2, [sp, #4]
 80014f2:	9100      	str	r1, [sp, #0]
 80014f4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014f6:	f7ff fec7 	bl	8001288 <HMI_ModifyUnrealFloat>
	  		/*yaw*/
	  		yaw_s=yaw*10;
 80014fa:	4b14      	ldr	r3, [pc, #80]	; (800154c <MPU6050Task+0x160>)
 80014fc:	edd3 7a00 	vldr	s15, [r3]
 8001500:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001504:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001508:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800150c:	ee17 3a90 	vmov	r3, s15
 8001510:	b21a      	sxth	r2, r3
 8001512:	4b15      	ldr	r3, [pc, #84]	; (8001568 <MPU6050Task+0x17c>)
 8001514:	801a      	strh	r2, [r3, #0]
	  		HMI_ModifyUnrealFloat(p1_yaw, yaw_s, 0xFF, 0xFF);
 8001516:	4b14      	ldr	r3, [pc, #80]	; (8001568 <MPU6050Task+0x17c>)
 8001518:	f9b3 3000 	ldrsh.w	r3, [r3]
 800151c:	4619      	mov	r1, r3
 800151e:	4b13      	ldr	r3, [pc, #76]	; (800156c <MPU6050Task+0x180>)
 8001520:	22ff      	movs	r2, #255	; 0xff
 8001522:	9202      	str	r2, [sp, #8]
 8001524:	22ff      	movs	r2, #255	; 0xff
 8001526:	9201      	str	r2, [sp, #4]
 8001528:	9100      	str	r1, [sp, #0]
 800152a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800152c:	f7ff feac 	bl	8001288 <HMI_ModifyUnrealFloat>
	while(sysStatus == MPU6050_MODE){
 8001530:	4b0f      	ldr	r3, [pc, #60]	; (8001570 <MPU6050Task+0x184>)
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	2b02      	cmp	r3, #2
 8001536:	d0a2      	beq.n	800147e <MPU6050Task+0x92>
		}
	}
}
 8001538:	bf00      	nop
 800153a:	3734      	adds	r7, #52	; 0x34
 800153c:	46bd      	mov	sp, r7
 800153e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001540:	0800c324 	.word	0x0800c324
 8001544:	20001724 	.word	0x20001724
 8001548:	0800c340 	.word	0x0800c340
 800154c:	20001770 	.word	0x20001770
 8001550:	20001778 	.word	0x20001778
 8001554:	20001774 	.word	0x20001774
 8001558:	20001768 	.word	0x20001768
 800155c:	20001714 	.word	0x20001714
 8001560:	20001762 	.word	0x20001762
 8001564:	200016fc 	.word	0x200016fc
 8001568:	2000176c 	.word	0x2000176c
 800156c:	20001750 	.word	0x20001750
 8001570:	20001880 	.word	0x20001880

08001574 <DSOTask>:
/*
 * 	DSO
 */
extern uint8_t ADC_Channel1[ADC_SAMPLE_POINT/2], ADC_Channel2[ADC_SAMPLE_POINT/2];

void DSOTask(void){
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim3);
 8001578:	4806      	ldr	r0, [pc, #24]	; (8001594 <DSOTask+0x20>)
 800157a:	f007 fb44 	bl	8008c06 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 800157e:	4806      	ldr	r0, [pc, #24]	; (8001598 <DSOTask+0x24>)
 8001580:	f007 fb41 	bl	8008c06 <HAL_TIM_Base_Start_IT>
	while(sysStatus == DSO_MODE){
 8001584:	bf00      	nop
 8001586:	4b05      	ldr	r3, [pc, #20]	; (800159c <DSOTask+0x28>)
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	2b03      	cmp	r3, #3
 800158c:	d0fb      	beq.n	8001586 <DSOTask+0x12>

	}
}
 800158e:	bf00      	nop
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	20001884 	.word	0x20001884
 8001598:	200018c4 	.word	0x200018c4
 800159c:	20001880 	.word	0x20001880

080015a0 <MPU_Write_Len>:
 * 			@arg *buf	
 * 	    	0
 * 			
 */
uint8_t MPU_Write_Len(uint8_t addr,uint8_t reg,uint8_t len,uint8_t *buf)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b086      	sub	sp, #24
 80015a4:	af04      	add	r7, sp, #16
 80015a6:	603b      	str	r3, [r7, #0]
 80015a8:	4603      	mov	r3, r0
 80015aa:	71fb      	strb	r3, [r7, #7]
 80015ac:	460b      	mov	r3, r1
 80015ae:	71bb      	strb	r3, [r7, #6]
 80015b0:	4613      	mov	r3, r2
 80015b2:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write(&hi2c_mpu, addr, reg, I2C_MEMADD_SIZE_8BIT, buf, len, 0xffff);
 80015b4:	79fb      	ldrb	r3, [r7, #7]
 80015b6:	b299      	uxth	r1, r3
 80015b8:	79bb      	ldrb	r3, [r7, #6]
 80015ba:	b298      	uxth	r0, r3
 80015bc:	797b      	ldrb	r3, [r7, #5]
 80015be:	b29b      	uxth	r3, r3
 80015c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015c4:	9202      	str	r2, [sp, #8]
 80015c6:	9301      	str	r3, [sp, #4]
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	9300      	str	r3, [sp, #0]
 80015cc:	2301      	movs	r3, #1
 80015ce:	4602      	mov	r2, r0
 80015d0:	4805      	ldr	r0, [pc, #20]	; (80015e8 <MPU_Write_Len+0x48>)
 80015d2:	f006 f80f 	bl	80075f4 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 80015d6:	2001      	movs	r0, #1
 80015d8:	f004 fbd4 	bl	8005d84 <HAL_Delay>

	return 0;
 80015dc:	2300      	movs	r3, #0
} 
 80015de:	4618      	mov	r0, r3
 80015e0:	3708      	adds	r7, #8
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	2000182c 	.word	0x2000182c

080015ec <MPU_Read_Len>:
 * 			@arg *buf	
 * 	    	0
 * 			
 */
uint8_t MPU_Read_Len(uint8_t addr, uint8_t reg, uint8_t len, uint8_t *buf)
{ 
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af04      	add	r7, sp, #16
 80015f2:	603b      	str	r3, [r7, #0]
 80015f4:	4603      	mov	r3, r0
 80015f6:	71fb      	strb	r3, [r7, #7]
 80015f8:	460b      	mov	r3, r1
 80015fa:	71bb      	strb	r3, [r7, #6]
 80015fc:	4613      	mov	r3, r2
 80015fe:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Read(&hi2c_mpu, addr, reg, I2C_MEMADD_SIZE_8BIT, buf, len, 0xffff);
 8001600:	79fb      	ldrb	r3, [r7, #7]
 8001602:	b299      	uxth	r1, r3
 8001604:	79bb      	ldrb	r3, [r7, #6]
 8001606:	b298      	uxth	r0, r3
 8001608:	797b      	ldrb	r3, [r7, #5]
 800160a:	b29b      	uxth	r3, r3
 800160c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001610:	9202      	str	r2, [sp, #8]
 8001612:	9301      	str	r3, [sp, #4]
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	9300      	str	r3, [sp, #0]
 8001618:	2301      	movs	r3, #1
 800161a:	4602      	mov	r2, r0
 800161c:	4805      	ldr	r0, [pc, #20]	; (8001634 <MPU_Read_Len+0x48>)
 800161e:	f006 f8e3 	bl	80077e8 <HAL_I2C_Mem_Read>
	HAL_Delay(1);
 8001622:	2001      	movs	r0, #1
 8001624:	f004 fbae 	bl	8005d84 <HAL_Delay>

	return 0;
 8001628:	2300      	movs	r3, #0
}
 800162a:	4618      	mov	r0, r3
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	2000182c 	.word	0x2000182c

08001638 <ADC_GetValueToBuff>:
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)ADC_Value, 2);
	//DMA
	//while(__HAL_DMA_GET_FLAG(&hdma_adc1, DMA_FLAG_TCIF0_4) == RESET);
}

void ADC_GetValueToBuff(uint32_t ADC_Buff[ADC_SAMPLE_POINT]){
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)ADC_Buff, ADC_SAMPLE_POINT);
 8001640:	f44f 7234 	mov.w	r2, #720	; 0x2d0
 8001644:	6879      	ldr	r1, [r7, #4]
 8001646:	4803      	ldr	r0, [pc, #12]	; (8001654 <ADC_GetValueToBuff+0x1c>)
 8001648:	f004 fc02 	bl	8005e50 <HAL_ADC_Start_DMA>
	//DMA
	//while(__HAL_DMA_GET_FLAG(&hdma_adc1, DMA_FLAG_TCIF0_4) == RESET);
}
 800164c:	bf00      	nop
 800164e:	3708      	adds	r7, #8
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	20001784 	.word	0x20001784

08001658 <ADC_ShowTwoChannel>:

void ADC_ShowTwoChannel(uint32_t ADC_Buff[ADC_SAMPLE_POINT]){
 8001658:	b580      	push	{r7, lr}
 800165a:	b084      	sub	sp, #16
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
	int cnt = 0;
 8001660:	2300      	movs	r3, #0
 8001662:	60fb      	str	r3, [r7, #12]
	for(cnt = 0; cnt < ADC_SAMPLE_POINT; cnt++){
 8001664:	2300      	movs	r3, #0
 8001666:	60fb      	str	r3, [r7, #12]
 8001668:	e025      	b.n	80016b6 <ADC_ShowTwoChannel+0x5e>
		if(cnt%2 == 0){
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	f003 0301 	and.w	r3, r3, #1
 8001670:	2b00      	cmp	r3, #0
 8001672:	d10e      	bne.n	8001692 <ADC_ShowTwoChannel+0x3a>
			ADC_Channel1[cnt/2] = ADC_Buff[cnt]/16;
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	009b      	lsls	r3, r3, #2
 8001678:	687a      	ldr	r2, [r7, #4]
 800167a:	4413      	add	r3, r2
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	0919      	lsrs	r1, r3, #4
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	0fda      	lsrs	r2, r3, #31
 8001684:	4413      	add	r3, r2
 8001686:	105b      	asrs	r3, r3, #1
 8001688:	461a      	mov	r2, r3
 800168a:	b2c9      	uxtb	r1, r1
 800168c:	4b16      	ldr	r3, [pc, #88]	; (80016e8 <ADC_ShowTwoChannel+0x90>)
 800168e:	5499      	strb	r1, [r3, r2]
 8001690:	e00e      	b.n	80016b0 <ADC_ShowTwoChannel+0x58>
		}
		else{
			ADC_Channel2[(cnt-1)/2] = ADC_Buff[cnt]/16;
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	009b      	lsls	r3, r3, #2
 8001696:	687a      	ldr	r2, [r7, #4]
 8001698:	4413      	add	r3, r2
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	0919      	lsrs	r1, r3, #4
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	3b01      	subs	r3, #1
 80016a2:	0fda      	lsrs	r2, r3, #31
 80016a4:	4413      	add	r3, r2
 80016a6:	105b      	asrs	r3, r3, #1
 80016a8:	461a      	mov	r2, r3
 80016aa:	b2c9      	uxtb	r1, r1
 80016ac:	4b0f      	ldr	r3, [pc, #60]	; (80016ec <ADC_ShowTwoChannel+0x94>)
 80016ae:	5499      	strb	r1, [r3, r2]
	for(cnt = 0; cnt < ADC_SAMPLE_POINT; cnt++){
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	3301      	adds	r3, #1
 80016b4:	60fb      	str	r3, [r7, #12]
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	f5b3 7f34 	cmp.w	r3, #720	; 0x2d0
 80016bc:	dbd5      	blt.n	800166a <ADC_ShowTwoChannel+0x12>
		}
	}
	HMI_DrawCurve(1, 0, ADC_Channel1, ADC_SAMPLE_POINT/2);
 80016be:	f44f 73b4 	mov.w	r3, #360	; 0x168
 80016c2:	4a09      	ldr	r2, [pc, #36]	; (80016e8 <ADC_ShowTwoChannel+0x90>)
 80016c4:	2100      	movs	r1, #0
 80016c6:	2001      	movs	r0, #1
 80016c8:	f7ff fe22 	bl	8001310 <HMI_DrawCurve>
	HAL_Delay(40);
 80016cc:	2028      	movs	r0, #40	; 0x28
 80016ce:	f004 fb59 	bl	8005d84 <HAL_Delay>
	HMI_DrawCurve(1, 1, ADC_Channel2, ADC_SAMPLE_POINT/2);
 80016d2:	f44f 73b4 	mov.w	r3, #360	; 0x168
 80016d6:	4a05      	ldr	r2, [pc, #20]	; (80016ec <ADC_ShowTwoChannel+0x94>)
 80016d8:	2101      	movs	r1, #1
 80016da:	2001      	movs	r0, #1
 80016dc:	f7ff fe18 	bl	8001310 <HMI_DrawCurve>
}
 80016e0:	bf00      	nop
 80016e2:	3710      	adds	r7, #16
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	200000cc 	.word	0x200000cc
 80016ec:	20000234 	.word	0x20000234

080016f0 <ADC_DSOStart>:


uint32_t ADC_Buff[ADC_SAMPLE_POINT] = {0};
void ADC_DSOStart(void){
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_FLAG(&htim7, TIM_FLAG_UPDATE)){
 80016f4:	4b0b      	ldr	r3, [pc, #44]	; (8001724 <ADC_DSOStart+0x34>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	691b      	ldr	r3, [r3, #16]
 80016fa:	f003 0301 	and.w	r3, r3, #1
 80016fe:	2b01      	cmp	r3, #1
 8001700:	d10d      	bne.n	800171e <ADC_DSOStart+0x2e>
		ADC_GetValueToBuff(ADC_Buff);
 8001702:	4809      	ldr	r0, [pc, #36]	; (8001728 <ADC_DSOStart+0x38>)
 8001704:	f7ff ff98 	bl	8001638 <ADC_GetValueToBuff>
		HAL_Delay(20);
 8001708:	2014      	movs	r0, #20
 800170a:	f004 fb3b 	bl	8005d84 <HAL_Delay>
		ADC_ShowTwoChannel(ADC_Buff);
 800170e:	4806      	ldr	r0, [pc, #24]	; (8001728 <ADC_DSOStart+0x38>)
 8001710:	f7ff ffa2 	bl	8001658 <ADC_ShowTwoChannel>
		__HAL_TIM_CLEAR_FLAG(&htim7, TIM_FLAG_UPDATE);
 8001714:	4b03      	ldr	r3, [pc, #12]	; (8001724 <ADC_DSOStart+0x34>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f06f 0201 	mvn.w	r2, #1
 800171c:	611a      	str	r2, [r3, #16]
	}

}
 800171e:	bf00      	nop
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	200018c4 	.word	0x200018c4
 8001728:	2000039c 	.word	0x2000039c

0800172c <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
    //huart1
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1 , 0xffff);
 8001734:	1d39      	adds	r1, r7, #4
 8001736:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800173a:	2201      	movs	r2, #1
 800173c:	4803      	ldr	r0, [pc, #12]	; (800174c <__io_putchar+0x20>)
 800173e:	f007 fe8e 	bl	800945e <HAL_UART_Transmit>
    return ch;
 8001742:	687b      	ldr	r3, [r7, #4]
}
 8001744:	4618      	mov	r0, r3
 8001746:	3708      	adds	r7, #8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	20001b04 	.word	0x20001b04

08001750 <UartSendString>:

/*
 * Function		: UartSendString
 * Description	: 
 */
void UartSendString(UART_HandleTypeDef *uart, char *string){
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	6039      	str	r1, [r7, #0]
	uint16_t lenth = 0;
 800175a:	2300      	movs	r3, #0
 800175c:	81fb      	strh	r3, [r7, #14]
	lenth = strlen(string);
 800175e:	6838      	ldr	r0, [r7, #0]
 8001760:	f7fe fd40 	bl	80001e4 <strlen>
 8001764:	4603      	mov	r3, r0
 8001766:	81fb      	strh	r3, [r7, #14]
	HAL_UART_Transmit(uart, string, lenth, 1000);
 8001768:	89fa      	ldrh	r2, [r7, #14]
 800176a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800176e:	6839      	ldr	r1, [r7, #0]
 8001770:	6878      	ldr	r0, [r7, #4]
 8001772:	f007 fe74 	bl	800945e <HAL_UART_Transmit>

	while(__HAL_UART_GET_FLAG(uart,	UART_FLAG_TC) == RESET);
 8001776:	bf00      	nop
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001782:	2b40      	cmp	r3, #64	; 0x40
 8001784:	d1f8      	bne.n	8001778 <UartSendString+0x28>
}
 8001786:	bf00      	nop
 8001788:	3710      	adds	r7, #16
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
	...

08001790 <UART2_DMA_IDLE_Start>:
	HAL_UART_Receive_DMA(&huart1, RxDMABuff1, UART_RX_BUF_SIZE);
}
#endif

#if UART2_BUFF_EN == 1
void UART2_DMA_IDLE_Start(void){
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
	__HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);
 8001794:	4b07      	ldr	r3, [pc, #28]	; (80017b4 <UART2_DMA_IDLE_Start+0x24>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	68da      	ldr	r2, [r3, #12]
 800179a:	4b06      	ldr	r3, [pc, #24]	; (80017b4 <UART2_DMA_IDLE_Start+0x24>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f042 0210 	orr.w	r2, r2, #16
 80017a2:	60da      	str	r2, [r3, #12]
	HAL_UART_Receive_DMA(&huart2, RxDMABuff2, UART_RX_BUF_SIZE);
 80017a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017a8:	4903      	ldr	r1, [pc, #12]	; (80017b8 <UART2_DMA_IDLE_Start+0x28>)
 80017aa:	4802      	ldr	r0, [pc, #8]	; (80017b4 <UART2_DMA_IDLE_Start+0x24>)
 80017ac:	f007 fef0 	bl	8009590 <HAL_UART_Receive_DMA>
}
 80017b0:	bf00      	nop
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	20001b04 	.word	0x20001b04
 80017b8:	20000edc 	.word	0x20000edc

080017bc <UART3_DMA_IDLE_Start>:
#endif

#if UART3_BUFF_EN == 1
void UART3_DMA_IDLE_Start(void){
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
	__HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);
 80017c0:	4b07      	ldr	r3, [pc, #28]	; (80017e0 <UART3_DMA_IDLE_Start+0x24>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	68da      	ldr	r2, [r3, #12]
 80017c6:	4b06      	ldr	r3, [pc, #24]	; (80017e0 <UART3_DMA_IDLE_Start+0x24>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f042 0210 	orr.w	r2, r2, #16
 80017ce:	60da      	str	r2, [r3, #12]
	HAL_UART_Receive_DMA(&huart3, RxDMABuff3, UART_RX_BUF_SIZE);
 80017d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017d4:	4903      	ldr	r1, [pc, #12]	; (80017e4 <UART3_DMA_IDLE_Start+0x28>)
 80017d6:	4802      	ldr	r0, [pc, #8]	; (80017e0 <UART3_DMA_IDLE_Start+0x24>)
 80017d8:	f007 feda 	bl	8009590 <HAL_UART_Receive_DMA>
}
 80017dc:	bf00      	nop
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	200019c4 	.word	0x200019c4
 80017e4:	200012dc 	.word	0x200012dc

080017e8 <UART2_rxFunction>:
	HAL_UART_Receive_DMA(&huart1, RxDMABuff1, UART_RX_BUF_SIZE);	//DMA
}
#endif

#if UART2_BUFF_EN == 1
static void UART2_rxFunction(void){
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN 2 */
	HMI_ReceiveCommand(RxDMABuff2);
 80017ec:	4805      	ldr	r0, [pc, #20]	; (8001804 <UART2_rxFunction+0x1c>)
 80017ee:	f7ff fbe3 	bl	8000fb8 <HMI_ReceiveCommand>
	/* USER CODE END 2 */
	HAL_UART_Receive_DMA(&huart2, RxDMABuff2, UART_RX_BUF_SIZE);	//DMA
 80017f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017f6:	4903      	ldr	r1, [pc, #12]	; (8001804 <UART2_rxFunction+0x1c>)
 80017f8:	4803      	ldr	r0, [pc, #12]	; (8001808 <UART2_rxFunction+0x20>)
 80017fa:	f007 fec9 	bl	8009590 <HAL_UART_Receive_DMA>
}
 80017fe:	bf00      	nop
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	20000edc 	.word	0x20000edc
 8001808:	20001b04 	.word	0x20001b04

0800180c <UART3_rxFunction>:
#endif

#if UART3_BUFF_EN == 1
static void UART3_rxFunction(void){
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN 3 */

	/* USER CODE END 3 */
	HAL_UART_Receive_DMA(&huart3, RxDMABuff3, UART_RX_BUF_SIZE);	//DMA
 8001810:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001814:	4902      	ldr	r1, [pc, #8]	; (8001820 <UART3_rxFunction+0x14>)
 8001816:	4803      	ldr	r0, [pc, #12]	; (8001824 <UART3_rxFunction+0x18>)
 8001818:	f007 feba 	bl	8009590 <HAL_UART_Receive_DMA>
}
 800181c:	bf00      	nop
 800181e:	bd80      	pop	{r7, pc}
 8001820:	200012dc 	.word	0x200012dc
 8001824:	200019c4 	.word	0x200019c4

08001828 <UART_UserFunction>:

/*
 * Function		:	UART_UserFunction
 * Description	:	IDLE
 */
static void UART_UserFunction(UART_HandleTypeDef *uart){
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
		UART1_rxFunction();
	}
#endif

#if UART2_BUFF_EN == 1
	if(uart == (&huart2)){
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	4a07      	ldr	r2, [pc, #28]	; (8001850 <UART_UserFunction+0x28>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d101      	bne.n	800183c <UART_UserFunction+0x14>
		UART2_rxFunction();
 8001838:	f7ff ffd6 	bl	80017e8 <UART2_rxFunction>
	}
#endif

#if UART3_BUFF_EN == 1
	if(uart == (&huart3)){
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	4a05      	ldr	r2, [pc, #20]	; (8001854 <UART_UserFunction+0x2c>)
 8001840:	4293      	cmp	r3, r2
 8001842:	d101      	bne.n	8001848 <UART_UserFunction+0x20>
		UART3_rxFunction();
 8001844:	f7ff ffe2 	bl	800180c <UART3_rxFunction>
#if UART7_BUFF_EN == 1
	if(uart == (&huart7)){
		UART7_rxFunction();
	}
#endif
}
 8001848:	bf00      	nop
 800184a:	3708      	adds	r7, #8
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}
 8001850:	20001b04 	.word	0x20001b04
 8001854:	200019c4 	.word	0x200019c4

08001858 <UART_IDLE_Callback>:

	/*
	 * Function		: UART_IDLE_Callback
	 * Description	: UARTstm32f1xx_it.cUSARTx_IRQHandler
	 */
void UART_IDLE_Callback(UART_HandleTypeDef *uart){
 8001858:	b580      	push	{r7, lr}
 800185a:	b086      	sub	sp, #24
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
	uint32_t tmp_flag = 0;
 8001860:	2300      	movs	r3, #0
 8001862:	617b      	str	r3, [r7, #20]
	uint32_t temp;
	tmp_flag = __HAL_UART_GET_FLAG(uart, UART_FLAG_IDLE);	//IDLE
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 0310 	and.w	r3, r3, #16
 800186e:	2b10      	cmp	r3, #16
 8001870:	bf0c      	ite	eq
 8001872:	2301      	moveq	r3, #1
 8001874:	2300      	movne	r3, #0
 8001876:	b2db      	uxtb	r3, r3
 8001878:	617b      	str	r3, [r7, #20]
	if(tmp_flag != RESET){
 800187a:	697b      	ldr	r3, [r7, #20]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d025      	beq.n	80018cc <UART_IDLE_Callback+0x74>
		__HAL_UART_CLEAR_IDLEFLAG(uart);			//IDLE
 8001880:	2300      	movs	r3, #0
 8001882:	60fb      	str	r3, [r7, #12]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	60fb      	str	r3, [r7, #12]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	60fb      	str	r3, [r7, #12]
 8001894:	68fb      	ldr	r3, [r7, #12]
		temp = uart->Instance->SR;					//SRSR
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	613b      	str	r3, [r7, #16]
		temp = uart->Instance->DR;					//DR
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	613b      	str	r3, [r7, #16]
		HAL_UART_DMAStop(uart);						//DMA
 80018a6:	6878      	ldr	r0, [r7, #4]
 80018a8:	f007 fef2 	bl	8009690 <HAL_UART_DMAStop>
		/*  F4NDTR   CNDTR */
		temp = uart->hdmarx->Instance->NDTR;		//DMA
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	613b      	str	r3, [r7, #16]
		rxLenth = UART_RX_BUF_SIZE - temp;			//
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 80018bc:	4a05      	ldr	r2, [pc, #20]	; (80018d4 <UART_IDLE_Callback+0x7c>)
 80018be:	6013      	str	r3, [r2, #0]
		UART_UserFunction(uart);					//
 80018c0:	6878      	ldr	r0, [r7, #4]
 80018c2:	f7ff ffb1 	bl	8001828 <UART_UserFunction>
		rxLenth = 0;
 80018c6:	4b03      	ldr	r3, [pc, #12]	; (80018d4 <UART_IDLE_Callback+0x7c>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	601a      	str	r2, [r3, #0]
	}
}
 80018cc:	bf00      	nop
 80018ce:	3718      	adds	r7, #24
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	200016dc 	.word	0x200016dc

080018d8 <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b084      	sub	sp, #16
 80018dc:	af00      	add	r7, sp, #0
 80018de:	4603      	mov	r3, r0
 80018e0:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
 80018e2:	4b29      	ldr	r3, [pc, #164]	; (8001988 <set_int_enable+0xb0>)
 80018e4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d01c      	beq.n	8001926 <set_int_enable+0x4e>
        if (enable)
 80018ec:	79fb      	ldrb	r3, [r7, #7]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d002      	beq.n	80018f8 <set_int_enable+0x20>
            tmp = BIT_DMP_INT_EN;
 80018f2:	2302      	movs	r3, #2
 80018f4:	73fb      	strb	r3, [r7, #15]
 80018f6:	e001      	b.n	80018fc <set_int_enable+0x24>
        else
            tmp = 0x00;
 80018f8:	2300      	movs	r3, #0
 80018fa:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 80018fc:	4b22      	ldr	r3, [pc, #136]	; (8001988 <set_int_enable+0xb0>)
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	7818      	ldrb	r0, [r3, #0]
 8001902:	4b21      	ldr	r3, [pc, #132]	; (8001988 <set_int_enable+0xb0>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	7bd9      	ldrb	r1, [r3, #15]
 8001908:	f107 030f 	add.w	r3, r7, #15
 800190c:	2201      	movs	r2, #1
 800190e:	f7ff fe47 	bl	80015a0 <MPU_Write_Len>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d002      	beq.n	800191e <set_int_enable+0x46>
            return -1;
 8001918:	f04f 33ff 	mov.w	r3, #4294967295
 800191c:	e030      	b.n	8001980 <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 800191e:	7bfa      	ldrb	r2, [r7, #15]
 8001920:	4b19      	ldr	r3, [pc, #100]	; (8001988 <set_int_enable+0xb0>)
 8001922:	745a      	strb	r2, [r3, #17]
 8001924:	e02b      	b.n	800197e <set_int_enable+0xa6>
    } else {
        if (!st.chip_cfg.sensors)
 8001926:	4b18      	ldr	r3, [pc, #96]	; (8001988 <set_int_enable+0xb0>)
 8001928:	7a9b      	ldrb	r3, [r3, #10]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d102      	bne.n	8001934 <set_int_enable+0x5c>
            return -1;
 800192e:	f04f 33ff 	mov.w	r3, #4294967295
 8001932:	e025      	b.n	8001980 <set_int_enable+0xa8>
        if (enable && st.chip_cfg.int_enable)
 8001934:	79fb      	ldrb	r3, [r7, #7]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d005      	beq.n	8001946 <set_int_enable+0x6e>
 800193a:	4b13      	ldr	r3, [pc, #76]	; (8001988 <set_int_enable+0xb0>)
 800193c:	7c5b      	ldrb	r3, [r3, #17]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <set_int_enable+0x6e>
            return 0;
 8001942:	2300      	movs	r3, #0
 8001944:	e01c      	b.n	8001980 <set_int_enable+0xa8>
        if (enable)
 8001946:	79fb      	ldrb	r3, [r7, #7]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d002      	beq.n	8001952 <set_int_enable+0x7a>
            tmp = BIT_DATA_RDY_EN;
 800194c:	2301      	movs	r3, #1
 800194e:	73fb      	strb	r3, [r7, #15]
 8001950:	e001      	b.n	8001956 <set_int_enable+0x7e>
        else
            tmp = 0x00;
 8001952:	2300      	movs	r3, #0
 8001954:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8001956:	4b0c      	ldr	r3, [pc, #48]	; (8001988 <set_int_enable+0xb0>)
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	7818      	ldrb	r0, [r3, #0]
 800195c:	4b0a      	ldr	r3, [pc, #40]	; (8001988 <set_int_enable+0xb0>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	7bd9      	ldrb	r1, [r3, #15]
 8001962:	f107 030f 	add.w	r3, r7, #15
 8001966:	2201      	movs	r2, #1
 8001968:	f7ff fe1a 	bl	80015a0 <MPU_Write_Len>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d002      	beq.n	8001978 <set_int_enable+0xa0>
            return -1;
 8001972:	f04f 33ff 	mov.w	r3, #4294967295
 8001976:	e003      	b.n	8001980 <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 8001978:	7bfa      	ldrb	r2, [r7, #15]
 800197a:	4b03      	ldr	r3, [pc, #12]	; (8001988 <set_int_enable+0xb0>)
 800197c:	745a      	strb	r2, [r3, #17]
    }
    return 0;
 800197e:	2300      	movs	r3, #0
}
 8001980:	4618      	mov	r0, r3
 8001982:	3710      	adds	r7, #16
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	20000000 	.word	0x20000000

0800198c <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
    unsigned char data[6], rev;

    /* Reset device. */
    data[0] = BIT_RESET;
 8001992:	2380      	movs	r3, #128	; 0x80
 8001994:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8001996:	4b82      	ldr	r3, [pc, #520]	; (8001ba0 <mpu_init+0x214>)
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	7818      	ldrb	r0, [r3, #0]
 800199c:	4b80      	ldr	r3, [pc, #512]	; (8001ba0 <mpu_init+0x214>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	7c99      	ldrb	r1, [r3, #18]
 80019a2:	463b      	mov	r3, r7
 80019a4:	2201      	movs	r2, #1
 80019a6:	f7ff fdfb 	bl	80015a0 <MPU_Write_Len>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d002      	beq.n	80019b6 <mpu_init+0x2a>
        return -1;
 80019b0:	f04f 33ff 	mov.w	r3, #4294967295
 80019b4:	e0ef      	b.n	8001b96 <mpu_init+0x20a>
    delay_ms(100);
 80019b6:	2064      	movs	r0, #100	; 0x64
 80019b8:	f004 f9e4 	bl	8005d84 <HAL_Delay>

    /* Wake up chip. */
    data[0] = 0x00;
 80019bc:	2300      	movs	r3, #0
 80019be:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 80019c0:	4b77      	ldr	r3, [pc, #476]	; (8001ba0 <mpu_init+0x214>)
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	7818      	ldrb	r0, [r3, #0]
 80019c6:	4b76      	ldr	r3, [pc, #472]	; (8001ba0 <mpu_init+0x214>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	7c99      	ldrb	r1, [r3, #18]
 80019cc:	463b      	mov	r3, r7
 80019ce:	2201      	movs	r2, #1
 80019d0:	f7ff fde6 	bl	80015a0 <MPU_Write_Len>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d002      	beq.n	80019e0 <mpu_init+0x54>
        return -1;
 80019da:	f04f 33ff 	mov.w	r3, #4294967295
 80019de:	e0da      	b.n	8001b96 <mpu_init+0x20a>

#if defined MPU6050
    /* Check product revision. */
    if (i2c_read(st.hw->addr, st.reg->accel_offs, 6, data))
 80019e0:	4b6f      	ldr	r3, [pc, #444]	; (8001ba0 <mpu_init+0x214>)
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	7818      	ldrb	r0, [r3, #0]
 80019e6:	4b6e      	ldr	r3, [pc, #440]	; (8001ba0 <mpu_init+0x214>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	7d99      	ldrb	r1, [r3, #22]
 80019ec:	463b      	mov	r3, r7
 80019ee:	2206      	movs	r2, #6
 80019f0:	f7ff fdfc 	bl	80015ec <MPU_Read_Len>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d002      	beq.n	8001a00 <mpu_init+0x74>
        return -1;
 80019fa:	f04f 33ff 	mov.w	r3, #4294967295
 80019fe:	e0ca      	b.n	8001b96 <mpu_init+0x20a>
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 8001a00:	797b      	ldrb	r3, [r7, #5]
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	b25b      	sxtb	r3, r3
 8001a06:	f003 0304 	and.w	r3, r3, #4
 8001a0a:	b25a      	sxtb	r2, r3
 8001a0c:	78fb      	ldrb	r3, [r7, #3]
 8001a0e:	005b      	lsls	r3, r3, #1
 8001a10:	b25b      	sxtb	r3, r3
 8001a12:	f003 0302 	and.w	r3, r3, #2
 8001a16:	b25b      	sxtb	r3, r3
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	b25a      	sxtb	r2, r3
        (data[1] & 0x01);
 8001a1c:	787b      	ldrb	r3, [r7, #1]
 8001a1e:	b25b      	sxtb	r3, r3
 8001a20:	f003 0301 	and.w	r3, r3, #1
 8001a24:	b25b      	sxtb	r3, r3
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 8001a26:	4313      	orrs	r3, r2
 8001a28:	b25b      	sxtb	r3, r3
 8001a2a:	71fb      	strb	r3, [r7, #7]

    if (rev) {
 8001a2c:	79fb      	ldrb	r3, [r7, #7]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d015      	beq.n	8001a5e <mpu_init+0xd2>
        /* Congrats, these parts are better. */
        if (rev == 1)
 8001a32:	79fb      	ldrb	r3, [r7, #7]
 8001a34:	2b01      	cmp	r3, #1
 8001a36:	d103      	bne.n	8001a40 <mpu_init+0xb4>
            st.chip_cfg.accel_half = 1;
 8001a38:	4b59      	ldr	r3, [pc, #356]	; (8001ba0 <mpu_init+0x214>)
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	74da      	strb	r2, [r3, #19]
 8001a3e:	e038      	b.n	8001ab2 <mpu_init+0x126>
        else if (rev == 2)
 8001a40:	79fb      	ldrb	r3, [r7, #7]
 8001a42:	2b02      	cmp	r3, #2
 8001a44:	d103      	bne.n	8001a4e <mpu_init+0xc2>
            st.chip_cfg.accel_half = 0;
 8001a46:	4b56      	ldr	r3, [pc, #344]	; (8001ba0 <mpu_init+0x214>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	74da      	strb	r2, [r3, #19]
 8001a4c:	e031      	b.n	8001ab2 <mpu_init+0x126>
        else {
            log_e("Unsupported software product rev %d.\n", rev);
 8001a4e:	79fb      	ldrb	r3, [r7, #7]
 8001a50:	4619      	mov	r1, r3
 8001a52:	4854      	ldr	r0, [pc, #336]	; (8001ba4 <mpu_init+0x218>)
 8001a54:	f008 fd6c 	bl	800a530 <iprintf>
            return -1;
 8001a58:	f04f 33ff 	mov.w	r3, #4294967295
 8001a5c:	e09b      	b.n	8001b96 <mpu_init+0x20a>
        }
    } else {
        if (i2c_read(st.hw->addr, st.reg->prod_id, 1, data))
 8001a5e:	4b50      	ldr	r3, [pc, #320]	; (8001ba0 <mpu_init+0x214>)
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	7818      	ldrb	r0, [r3, #0]
 8001a64:	4b4e      	ldr	r3, [pc, #312]	; (8001ba0 <mpu_init+0x214>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	78d9      	ldrb	r1, [r3, #3]
 8001a6a:	463b      	mov	r3, r7
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	f7ff fdbd 	bl	80015ec <MPU_Read_Len>
 8001a72:	4603      	mov	r3, r0
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d002      	beq.n	8001a7e <mpu_init+0xf2>
            return -1;
 8001a78:	f04f 33ff 	mov.w	r3, #4294967295
 8001a7c:	e08b      	b.n	8001b96 <mpu_init+0x20a>
        rev = data[0] & 0x0F;
 8001a7e:	783b      	ldrb	r3, [r7, #0]
 8001a80:	f003 030f 	and.w	r3, r3, #15
 8001a84:	71fb      	strb	r3, [r7, #7]
        if (!rev) {
 8001a86:	79fb      	ldrb	r3, [r7, #7]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d105      	bne.n	8001a98 <mpu_init+0x10c>
            log_e("Product ID read as 0 indicates device is either "
 8001a8c:	4846      	ldr	r0, [pc, #280]	; (8001ba8 <mpu_init+0x21c>)
 8001a8e:	f008 fdc3 	bl	800a618 <puts>
                "incompatible or an MPU3050.\n");
            return -1;
 8001a92:	f04f 33ff 	mov.w	r3, #4294967295
 8001a96:	e07e      	b.n	8001b96 <mpu_init+0x20a>
        } else if (rev == 4) {
 8001a98:	79fb      	ldrb	r3, [r7, #7]
 8001a9a:	2b04      	cmp	r3, #4
 8001a9c:	d106      	bne.n	8001aac <mpu_init+0x120>
            log_i("Half sensitivity part found.\n");
 8001a9e:	4843      	ldr	r0, [pc, #268]	; (8001bac <mpu_init+0x220>)
 8001aa0:	f008 fdba 	bl	800a618 <puts>
            st.chip_cfg.accel_half = 1;
 8001aa4:	4b3e      	ldr	r3, [pc, #248]	; (8001ba0 <mpu_init+0x214>)
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	74da      	strb	r2, [r3, #19]
 8001aaa:	e002      	b.n	8001ab2 <mpu_init+0x126>
        } else
            st.chip_cfg.accel_half = 0;
 8001aac:	4b3c      	ldr	r3, [pc, #240]	; (8001ba0 <mpu_init+0x214>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	74da      	strb	r2, [r3, #19]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
 8001ab2:	4b3b      	ldr	r3, [pc, #236]	; (8001ba0 <mpu_init+0x214>)
 8001ab4:	22ff      	movs	r2, #255	; 0xff
 8001ab6:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
 8001ab8:	4b39      	ldr	r3, [pc, #228]	; (8001ba0 <mpu_init+0x214>)
 8001aba:	22ff      	movs	r2, #255	; 0xff
 8001abc:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 8001abe:	4b38      	ldr	r3, [pc, #224]	; (8001ba0 <mpu_init+0x214>)
 8001ac0:	22ff      	movs	r2, #255	; 0xff
 8001ac2:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8001ac4:	4b36      	ldr	r3, [pc, #216]	; (8001ba0 <mpu_init+0x214>)
 8001ac6:	22ff      	movs	r2, #255	; 0xff
 8001ac8:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 8001aca:	4b35      	ldr	r3, [pc, #212]	; (8001ba0 <mpu_init+0x214>)
 8001acc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ad0:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 8001ad2:	4b33      	ldr	r3, [pc, #204]	; (8001ba0 <mpu_init+0x214>)
 8001ad4:	22ff      	movs	r2, #255	; 0xff
 8001ad6:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 8001ad8:	4b31      	ldr	r3, [pc, #196]	; (8001ba0 <mpu_init+0x214>)
 8001ada:	22ff      	movs	r2, #255	; 0xff
 8001adc:	749a      	strb	r2, [r3, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
 8001ade:	4b30      	ldr	r3, [pc, #192]	; (8001ba0 <mpu_init+0x214>)
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	731a      	strb	r2, [r3, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 1;
 8001ae4:	4b2e      	ldr	r3, [pc, #184]	; (8001ba0 <mpu_init+0x214>)
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    st.chip_cfg.latched_int = 0;
 8001aec:	4b2c      	ldr	r3, [pc, #176]	; (8001ba0 <mpu_init+0x214>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    st.chip_cfg.int_motion_only = 0;
 8001af4:	4b2a      	ldr	r3, [pc, #168]	; (8001ba0 <mpu_init+0x214>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	755a      	strb	r2, [r3, #21]
    st.chip_cfg.lp_accel_mode = 0;
 8001afa:	4b29      	ldr	r3, [pc, #164]	; (8001ba0 <mpu_init+0x214>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	751a      	strb	r2, [r3, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 8001b00:	220c      	movs	r2, #12
 8001b02:	2100      	movs	r1, #0
 8001b04:	482a      	ldr	r0, [pc, #168]	; (8001bb0 <mpu_init+0x224>)
 8001b06:	f008 fd0a 	bl	800a51e <memset>
    st.chip_cfg.dmp_on = 0;
 8001b0a:	4b25      	ldr	r3, [pc, #148]	; (8001ba0 <mpu_init+0x214>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    st.chip_cfg.dmp_loaded = 0;
 8001b12:	4b23      	ldr	r3, [pc, #140]	; (8001ba0 <mpu_init+0x214>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    st.chip_cfg.dmp_sample_rate = 0;
 8001b1a:	4b21      	ldr	r3, [pc, #132]	; (8001ba0 <mpu_init+0x214>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	84da      	strh	r2, [r3, #38]	; 0x26

    if (mpu_set_gyro_fsr(2000))
 8001b20:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001b24:	f000 f9fa 	bl	8001f1c <mpu_set_gyro_fsr>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d002      	beq.n	8001b34 <mpu_init+0x1a8>
        return -1;
 8001b2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b32:	e030      	b.n	8001b96 <mpu_init+0x20a>
    if (mpu_set_accel_fsr(2))
 8001b34:	2002      	movs	r0, #2
 8001b36:	f000 fa7d 	bl	8002034 <mpu_set_accel_fsr>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d002      	beq.n	8001b46 <mpu_init+0x1ba>
        return -1;
 8001b40:	f04f 33ff 	mov.w	r3, #4294967295
 8001b44:	e027      	b.n	8001b96 <mpu_init+0x20a>
    if (mpu_set_lpf(42))
 8001b46:	202a      	movs	r0, #42	; 0x2a
 8001b48:	f000 fb1a 	bl	8002180 <mpu_set_lpf>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d002      	beq.n	8001b58 <mpu_init+0x1cc>
        return -1;
 8001b52:	f04f 33ff 	mov.w	r3, #4294967295
 8001b56:	e01e      	b.n	8001b96 <mpu_init+0x20a>
    if (mpu_set_sample_rate(50))
 8001b58:	2032      	movs	r0, #50	; 0x32
 8001b5a:	f000 fb79 	bl	8002250 <mpu_set_sample_rate>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d002      	beq.n	8001b6a <mpu_init+0x1de>
        return -1;
 8001b64:	f04f 33ff 	mov.w	r3, #4294967295
 8001b68:	e015      	b.n	8001b96 <mpu_init+0x20a>
    if (mpu_configure_fifo(0))
 8001b6a:	2000      	movs	r0, #0
 8001b6c:	f000 fc5e 	bl	800242c <mpu_configure_fifo>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d002      	beq.n	8001b7c <mpu_init+0x1f0>
        return -1;
 8001b76:	f04f 33ff 	mov.w	r3, #4294967295
 8001b7a:	e00c      	b.n	8001b96 <mpu_init+0x20a>
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
#else
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
 8001b7c:	2000      	movs	r0, #0
 8001b7e:	f000 fdab 	bl	80026d8 <mpu_set_bypass>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d002      	beq.n	8001b8e <mpu_init+0x202>
        return -1;
 8001b88:	f04f 33ff 	mov.w	r3, #4294967295
 8001b8c:	e003      	b.n	8001b96 <mpu_init+0x20a>
#endif

    mpu_set_sensors(0);
 8001b8e:	2000      	movs	r0, #0
 8001b90:	f000 fc9e 	bl	80024d0 <mpu_set_sensors>
    return 0;
 8001b94:	2300      	movs	r3, #0
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	20000000 	.word	0x20000000
 8001ba4:	0800c360 	.word	0x0800c360
 8001ba8:	0800c388 	.word	0x0800c388
 8001bac:	0800c3d4 	.word	0x0800c3d4
 8001bb0:	20000016 	.word	0x20000016

08001bb4 <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned char rate)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	4603      	mov	r3, r0
 8001bbc:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp[2];

    if (rate > 40)
 8001bbe:	79fb      	ldrb	r3, [r7, #7]
 8001bc0:	2b28      	cmp	r3, #40	; 0x28
 8001bc2:	d902      	bls.n	8001bca <mpu_lp_accel_mode+0x16>
        return -1;
 8001bc4:	f04f 33ff 	mov.w	r3, #4294967295
 8001bc8:	e06a      	b.n	8001ca0 <mpu_lp_accel_mode+0xec>

    if (!rate) {
 8001bca:	79fb      	ldrb	r3, [r7, #7]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d11c      	bne.n	8001c0a <mpu_lp_accel_mode+0x56>
        mpu_set_int_latched(0);
 8001bd0:	2000      	movs	r0, #0
 8001bd2:	f000 fe47 	bl	8002864 <mpu_set_int_latched>
        tmp[0] = 0;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	733b      	strb	r3, [r7, #12]
        tmp[1] = BIT_STBY_XYZG;
 8001bda:	2307      	movs	r3, #7
 8001bdc:	737b      	strb	r3, [r7, #13]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8001bde:	4b32      	ldr	r3, [pc, #200]	; (8001ca8 <mpu_lp_accel_mode+0xf4>)
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	7818      	ldrb	r0, [r3, #0]
 8001be4:	4b30      	ldr	r3, [pc, #192]	; (8001ca8 <mpu_lp_accel_mode+0xf4>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	7c99      	ldrb	r1, [r3, #18]
 8001bea:	f107 030c 	add.w	r3, r7, #12
 8001bee:	2202      	movs	r2, #2
 8001bf0:	f7ff fcd6 	bl	80015a0 <MPU_Write_Len>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d002      	beq.n	8001c00 <mpu_lp_accel_mode+0x4c>
            return -1;
 8001bfa:	f04f 33ff 	mov.w	r3, #4294967295
 8001bfe:	e04f      	b.n	8001ca0 <mpu_lp_accel_mode+0xec>
        st.chip_cfg.lp_accel_mode = 0;
 8001c00:	4b29      	ldr	r3, [pc, #164]	; (8001ca8 <mpu_lp_accel_mode+0xf4>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	751a      	strb	r2, [r3, #20]
        return 0;
 8001c06:	2300      	movs	r3, #0
 8001c08:	e04a      	b.n	8001ca0 <mpu_lp_accel_mode+0xec>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
 8001c0a:	2001      	movs	r0, #1
 8001c0c:	f000 fe2a 	bl	8002864 <mpu_set_int_latched>
#if defined MPU6050
    tmp[0] = BIT_LPA_CYCLE;
 8001c10:	2320      	movs	r3, #32
 8001c12:	733b      	strb	r3, [r7, #12]
    if (rate == 1) {
 8001c14:	79fb      	ldrb	r3, [r7, #7]
 8001c16:	2b01      	cmp	r3, #1
 8001c18:	d105      	bne.n	8001c26 <mpu_lp_accel_mode+0x72>
        tmp[1] = INV_LPA_1_25HZ;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 8001c1e:	2005      	movs	r0, #5
 8001c20:	f000 faae 	bl	8002180 <mpu_set_lpf>
 8001c24:	e016      	b.n	8001c54 <mpu_lp_accel_mode+0xa0>
    } else if (rate <= 5) {
 8001c26:	79fb      	ldrb	r3, [r7, #7]
 8001c28:	2b05      	cmp	r3, #5
 8001c2a:	d805      	bhi.n	8001c38 <mpu_lp_accel_mode+0x84>
        tmp[1] = INV_LPA_5HZ;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 8001c30:	2005      	movs	r0, #5
 8001c32:	f000 faa5 	bl	8002180 <mpu_set_lpf>
 8001c36:	e00d      	b.n	8001c54 <mpu_lp_accel_mode+0xa0>
    } else if (rate <= 20) {
 8001c38:	79fb      	ldrb	r3, [r7, #7]
 8001c3a:	2b14      	cmp	r3, #20
 8001c3c:	d805      	bhi.n	8001c4a <mpu_lp_accel_mode+0x96>
        tmp[1] = INV_LPA_20HZ;
 8001c3e:	2302      	movs	r3, #2
 8001c40:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(10);
 8001c42:	200a      	movs	r0, #10
 8001c44:	f000 fa9c 	bl	8002180 <mpu_set_lpf>
 8001c48:	e004      	b.n	8001c54 <mpu_lp_accel_mode+0xa0>
    } else {
        tmp[1] = INV_LPA_40HZ;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(20);
 8001c4e:	2014      	movs	r0, #20
 8001c50:	f000 fa96 	bl	8002180 <mpu_set_lpf>
    }
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
 8001c54:	7b7b      	ldrb	r3, [r7, #13]
 8001c56:	019b      	lsls	r3, r3, #6
 8001c58:	b25b      	sxtb	r3, r3
 8001c5a:	f043 0307 	orr.w	r3, r3, #7
 8001c5e:	b25b      	sxtb	r3, r3
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	737b      	strb	r3, [r7, #13]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8001c64:	4b10      	ldr	r3, [pc, #64]	; (8001ca8 <mpu_lp_accel_mode+0xf4>)
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	7818      	ldrb	r0, [r3, #0]
 8001c6a:	4b0f      	ldr	r3, [pc, #60]	; (8001ca8 <mpu_lp_accel_mode+0xf4>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	7c99      	ldrb	r1, [r3, #18]
 8001c70:	f107 030c 	add.w	r3, r7, #12
 8001c74:	2202      	movs	r2, #2
 8001c76:	f7ff fc93 	bl	80015a0 <MPU_Write_Len>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d002      	beq.n	8001c86 <mpu_lp_accel_mode+0xd2>
        return -1;
 8001c80:	f04f 33ff 	mov.w	r3, #4294967295
 8001c84:	e00c      	b.n	8001ca0 <mpu_lp_accel_mode+0xec>
        return -1;
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 8001c86:	4b08      	ldr	r3, [pc, #32]	; (8001ca8 <mpu_lp_accel_mode+0xf4>)
 8001c88:	2208      	movs	r2, #8
 8001c8a:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
 8001c8c:	4b06      	ldr	r3, [pc, #24]	; (8001ca8 <mpu_lp_accel_mode+0xf4>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
 8001c92:	4b05      	ldr	r3, [pc, #20]	; (8001ca8 <mpu_lp_accel_mode+0xf4>)
 8001c94:	2201      	movs	r2, #1
 8001c96:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
 8001c98:	2000      	movs	r0, #0
 8001c9a:	f000 fbc7 	bl	800242c <mpu_configure_fifo>

    return 0;
 8001c9e:	2300      	movs	r3, #0
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3710      	adds	r7, #16
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	20000000 	.word	0x20000000

08001cac <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001cb2:	4b7e      	ldr	r3, [pc, #504]	; (8001eac <mpu_reset_fifo+0x200>)
 8001cb4:	7a9b      	ldrb	r3, [r3, #10]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d102      	bne.n	8001cc0 <mpu_reset_fifo+0x14>
        return -1;
 8001cba:	f04f 33ff 	mov.w	r3, #4294967295
 8001cbe:	e0f1      	b.n	8001ea4 <mpu_reset_fifo+0x1f8>

    data = 0;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	71fb      	strb	r3, [r7, #7]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001cc4:	4b79      	ldr	r3, [pc, #484]	; (8001eac <mpu_reset_fifo+0x200>)
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	7818      	ldrb	r0, [r3, #0]
 8001cca:	4b78      	ldr	r3, [pc, #480]	; (8001eac <mpu_reset_fifo+0x200>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	7bd9      	ldrb	r1, [r3, #15]
 8001cd0:	1dfb      	adds	r3, r7, #7
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	f7ff fc64 	bl	80015a0 <MPU_Write_Len>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d002      	beq.n	8001ce4 <mpu_reset_fifo+0x38>
        return -1;
 8001cde:	f04f 33ff 	mov.w	r3, #4294967295
 8001ce2:	e0df      	b.n	8001ea4 <mpu_reset_fifo+0x1f8>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8001ce4:	4b71      	ldr	r3, [pc, #452]	; (8001eac <mpu_reset_fifo+0x200>)
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	7818      	ldrb	r0, [r3, #0]
 8001cea:	4b70      	ldr	r3, [pc, #448]	; (8001eac <mpu_reset_fifo+0x200>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	7959      	ldrb	r1, [r3, #5]
 8001cf0:	1dfb      	adds	r3, r7, #7
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	f7ff fc54 	bl	80015a0 <MPU_Write_Len>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d002      	beq.n	8001d04 <mpu_reset_fifo+0x58>
        return -1;
 8001cfe:	f04f 33ff 	mov.w	r3, #4294967295
 8001d02:	e0cf      	b.n	8001ea4 <mpu_reset_fifo+0x1f8>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001d04:	4b69      	ldr	r3, [pc, #420]	; (8001eac <mpu_reset_fifo+0x200>)
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	7818      	ldrb	r0, [r3, #0]
 8001d0a:	4b68      	ldr	r3, [pc, #416]	; (8001eac <mpu_reset_fifo+0x200>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	7919      	ldrb	r1, [r3, #4]
 8001d10:	1dfb      	adds	r3, r7, #7
 8001d12:	2201      	movs	r2, #1
 8001d14:	f7ff fc44 	bl	80015a0 <MPU_Write_Len>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d002      	beq.n	8001d24 <mpu_reset_fifo+0x78>
        return -1;
 8001d1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d22:	e0bf      	b.n	8001ea4 <mpu_reset_fifo+0x1f8>

    if (st.chip_cfg.dmp_on) {
 8001d24:	4b61      	ldr	r3, [pc, #388]	; (8001eac <mpu_reset_fifo+0x200>)
 8001d26:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d05c      	beq.n	8001de8 <mpu_reset_fifo+0x13c>
        data = BIT_FIFO_RST | BIT_DMP_RST;
 8001d2e:	230c      	movs	r3, #12
 8001d30:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001d32:	4b5e      	ldr	r3, [pc, #376]	; (8001eac <mpu_reset_fifo+0x200>)
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	7818      	ldrb	r0, [r3, #0]
 8001d38:	4b5c      	ldr	r3, [pc, #368]	; (8001eac <mpu_reset_fifo+0x200>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	7919      	ldrb	r1, [r3, #4]
 8001d3e:	1dfb      	adds	r3, r7, #7
 8001d40:	2201      	movs	r2, #1
 8001d42:	f7ff fc2d 	bl	80015a0 <MPU_Write_Len>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d002      	beq.n	8001d52 <mpu_reset_fifo+0xa6>
            return -1;
 8001d4c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d50:	e0a8      	b.n	8001ea4 <mpu_reset_fifo+0x1f8>
        delay_ms(50);
 8001d52:	2032      	movs	r0, #50	; 0x32
 8001d54:	f004 f816 	bl	8005d84 <HAL_Delay>
        data = BIT_DMP_EN | BIT_FIFO_EN;
 8001d58:	23c0      	movs	r3, #192	; 0xc0
 8001d5a:	71fb      	strb	r3, [r7, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8001d5c:	4b53      	ldr	r3, [pc, #332]	; (8001eac <mpu_reset_fifo+0x200>)
 8001d5e:	7a9b      	ldrb	r3, [r3, #10]
 8001d60:	f003 0301 	and.w	r3, r3, #1
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d004      	beq.n	8001d72 <mpu_reset_fifo+0xc6>
            data |= BIT_AUX_IF_EN;
 8001d68:	79fb      	ldrb	r3, [r7, #7]
 8001d6a:	f043 0320 	orr.w	r3, r3, #32
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001d72:	4b4e      	ldr	r3, [pc, #312]	; (8001eac <mpu_reset_fifo+0x200>)
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	7818      	ldrb	r0, [r3, #0]
 8001d78:	4b4c      	ldr	r3, [pc, #304]	; (8001eac <mpu_reset_fifo+0x200>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	7919      	ldrb	r1, [r3, #4]
 8001d7e:	1dfb      	adds	r3, r7, #7
 8001d80:	2201      	movs	r2, #1
 8001d82:	f7ff fc0d 	bl	80015a0 <MPU_Write_Len>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d002      	beq.n	8001d92 <mpu_reset_fifo+0xe6>
            return -1;
 8001d8c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d90:	e088      	b.n	8001ea4 <mpu_reset_fifo+0x1f8>
        if (st.chip_cfg.int_enable)
 8001d92:	4b46      	ldr	r3, [pc, #280]	; (8001eac <mpu_reset_fifo+0x200>)
 8001d94:	7c5b      	ldrb	r3, [r3, #17]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d002      	beq.n	8001da0 <mpu_reset_fifo+0xf4>
            data = BIT_DMP_INT_EN;
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	71fb      	strb	r3, [r7, #7]
 8001d9e:	e001      	b.n	8001da4 <mpu_reset_fifo+0xf8>
        else
            data = 0;
 8001da0:	2300      	movs	r3, #0
 8001da2:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001da4:	4b41      	ldr	r3, [pc, #260]	; (8001eac <mpu_reset_fifo+0x200>)
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	7818      	ldrb	r0, [r3, #0]
 8001daa:	4b40      	ldr	r3, [pc, #256]	; (8001eac <mpu_reset_fifo+0x200>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	7bd9      	ldrb	r1, [r3, #15]
 8001db0:	1dfb      	adds	r3, r7, #7
 8001db2:	2201      	movs	r2, #1
 8001db4:	f7ff fbf4 	bl	80015a0 <MPU_Write_Len>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d002      	beq.n	8001dc4 <mpu_reset_fifo+0x118>
            return -1;
 8001dbe:	f04f 33ff 	mov.w	r3, #4294967295
 8001dc2:	e06f      	b.n	8001ea4 <mpu_reset_fifo+0x1f8>
        data = 0;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8001dc8:	4b38      	ldr	r3, [pc, #224]	; (8001eac <mpu_reset_fifo+0x200>)
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	7818      	ldrb	r0, [r3, #0]
 8001dce:	4b37      	ldr	r3, [pc, #220]	; (8001eac <mpu_reset_fifo+0x200>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	7959      	ldrb	r1, [r3, #5]
 8001dd4:	1dfb      	adds	r3, r7, #7
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	f7ff fbe2 	bl	80015a0 <MPU_Write_Len>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d05f      	beq.n	8001ea2 <mpu_reset_fifo+0x1f6>
            return -1;
 8001de2:	f04f 33ff 	mov.w	r3, #4294967295
 8001de6:	e05d      	b.n	8001ea4 <mpu_reset_fifo+0x1f8>
    } else {
        data = BIT_FIFO_RST;
 8001de8:	2304      	movs	r3, #4
 8001dea:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001dec:	4b2f      	ldr	r3, [pc, #188]	; (8001eac <mpu_reset_fifo+0x200>)
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	7818      	ldrb	r0, [r3, #0]
 8001df2:	4b2e      	ldr	r3, [pc, #184]	; (8001eac <mpu_reset_fifo+0x200>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	7919      	ldrb	r1, [r3, #4]
 8001df8:	1dfb      	adds	r3, r7, #7
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	f7ff fbd0 	bl	80015a0 <MPU_Write_Len>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d002      	beq.n	8001e0c <mpu_reset_fifo+0x160>
            return -1;
 8001e06:	f04f 33ff 	mov.w	r3, #4294967295
 8001e0a:	e04b      	b.n	8001ea4 <mpu_reset_fifo+0x1f8>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 8001e0c:	4b27      	ldr	r3, [pc, #156]	; (8001eac <mpu_reset_fifo+0x200>)
 8001e0e:	7c9b      	ldrb	r3, [r3, #18]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d105      	bne.n	8001e20 <mpu_reset_fifo+0x174>
 8001e14:	4b25      	ldr	r3, [pc, #148]	; (8001eac <mpu_reset_fifo+0x200>)
 8001e16:	7a9b      	ldrb	r3, [r3, #10]
 8001e18:	f003 0301 	and.w	r3, r3, #1
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d102      	bne.n	8001e26 <mpu_reset_fifo+0x17a>
            data = BIT_FIFO_EN;
 8001e20:	2340      	movs	r3, #64	; 0x40
 8001e22:	71fb      	strb	r3, [r7, #7]
 8001e24:	e001      	b.n	8001e2a <mpu_reset_fifo+0x17e>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 8001e26:	2360      	movs	r3, #96	; 0x60
 8001e28:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001e2a:	4b20      	ldr	r3, [pc, #128]	; (8001eac <mpu_reset_fifo+0x200>)
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	7818      	ldrb	r0, [r3, #0]
 8001e30:	4b1e      	ldr	r3, [pc, #120]	; (8001eac <mpu_reset_fifo+0x200>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	7919      	ldrb	r1, [r3, #4]
 8001e36:	1dfb      	adds	r3, r7, #7
 8001e38:	2201      	movs	r2, #1
 8001e3a:	f7ff fbb1 	bl	80015a0 <MPU_Write_Len>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d002      	beq.n	8001e4a <mpu_reset_fifo+0x19e>
            return -1;
 8001e44:	f04f 33ff 	mov.w	r3, #4294967295
 8001e48:	e02c      	b.n	8001ea4 <mpu_reset_fifo+0x1f8>
        delay_ms(50);
 8001e4a:	2032      	movs	r0, #50	; 0x32
 8001e4c:	f003 ff9a 	bl	8005d84 <HAL_Delay>
        if (st.chip_cfg.int_enable)
 8001e50:	4b16      	ldr	r3, [pc, #88]	; (8001eac <mpu_reset_fifo+0x200>)
 8001e52:	7c5b      	ldrb	r3, [r3, #17]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d002      	beq.n	8001e5e <mpu_reset_fifo+0x1b2>
            data = BIT_DATA_RDY_EN;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	71fb      	strb	r3, [r7, #7]
 8001e5c:	e001      	b.n	8001e62 <mpu_reset_fifo+0x1b6>
        else
            data = 0;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001e62:	4b12      	ldr	r3, [pc, #72]	; (8001eac <mpu_reset_fifo+0x200>)
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	7818      	ldrb	r0, [r3, #0]
 8001e68:	4b10      	ldr	r3, [pc, #64]	; (8001eac <mpu_reset_fifo+0x200>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	7bd9      	ldrb	r1, [r3, #15]
 8001e6e:	1dfb      	adds	r3, r7, #7
 8001e70:	2201      	movs	r2, #1
 8001e72:	f7ff fb95 	bl	80015a0 <MPU_Write_Len>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d002      	beq.n	8001e82 <mpu_reset_fifo+0x1d6>
            return -1;
 8001e7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e80:	e010      	b.n	8001ea4 <mpu_reset_fifo+0x1f8>
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 8001e82:	4b0a      	ldr	r3, [pc, #40]	; (8001eac <mpu_reset_fifo+0x200>)
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	7818      	ldrb	r0, [r3, #0]
 8001e88:	4b08      	ldr	r3, [pc, #32]	; (8001eac <mpu_reset_fifo+0x200>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	7959      	ldrb	r1, [r3, #5]
 8001e8e:	4b08      	ldr	r3, [pc, #32]	; (8001eb0 <mpu_reset_fifo+0x204>)
 8001e90:	2201      	movs	r2, #1
 8001e92:	f7ff fb85 	bl	80015a0 <MPU_Write_Len>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d002      	beq.n	8001ea2 <mpu_reset_fifo+0x1f6>
            return -1;
 8001e9c:	f04f 33ff 	mov.w	r3, #4294967295
 8001ea0:	e000      	b.n	8001ea4 <mpu_reset_fifo+0x1f8>
    }
    return 0;
 8001ea2:	2300      	movs	r3, #0
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3708      	adds	r7, #8
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	20000000 	.word	0x20000000
 8001eb0:	20000010 	.word	0x20000010

08001eb4 <mpu_get_gyro_fsr>:
 *  @brief      Get the gyro full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_gyro_fsr(unsigned short *fsr)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8001ebc:	4b16      	ldr	r3, [pc, #88]	; (8001f18 <mpu_get_gyro_fsr+0x64>)
 8001ebe:	7a1b      	ldrb	r3, [r3, #8]
 8001ec0:	2b03      	cmp	r3, #3
 8001ec2:	d81e      	bhi.n	8001f02 <mpu_get_gyro_fsr+0x4e>
 8001ec4:	a201      	add	r2, pc, #4	; (adr r2, 8001ecc <mpu_get_gyro_fsr+0x18>)
 8001ec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eca:	bf00      	nop
 8001ecc:	08001edd 	.word	0x08001edd
 8001ed0:	08001ee5 	.word	0x08001ee5
 8001ed4:	08001eef 	.word	0x08001eef
 8001ed8:	08001ef9 	.word	0x08001ef9
    case INV_FSR_250DPS:
        fsr[0] = 250;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	22fa      	movs	r2, #250	; 0xfa
 8001ee0:	801a      	strh	r2, [r3, #0]
        break;
 8001ee2:	e012      	b.n	8001f0a <mpu_get_gyro_fsr+0x56>
    case INV_FSR_500DPS:
        fsr[0] = 500;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001eea:	801a      	strh	r2, [r3, #0]
        break;
 8001eec:	e00d      	b.n	8001f0a <mpu_get_gyro_fsr+0x56>
    case INV_FSR_1000DPS:
        fsr[0] = 1000;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001ef4:	801a      	strh	r2, [r3, #0]
        break;
 8001ef6:	e008      	b.n	8001f0a <mpu_get_gyro_fsr+0x56>
    case INV_FSR_2000DPS:
        fsr[0] = 2000;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001efe:	801a      	strh	r2, [r3, #0]
        break;
 8001f00:	e003      	b.n	8001f0a <mpu_get_gyro_fsr+0x56>
    default:
        fsr[0] = 0;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2200      	movs	r2, #0
 8001f06:	801a      	strh	r2, [r3, #0]
        break;
 8001f08:	bf00      	nop
    }
    return 0;
 8001f0a:	2300      	movs	r3, #0
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	370c      	adds	r7, #12
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr
 8001f18:	20000000 	.word	0x20000000

08001f1c <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b084      	sub	sp, #16
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	4603      	mov	r3, r0
 8001f24:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001f26:	4b25      	ldr	r3, [pc, #148]	; (8001fbc <mpu_set_gyro_fsr+0xa0>)
 8001f28:	7a9b      	ldrb	r3, [r3, #10]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d102      	bne.n	8001f34 <mpu_set_gyro_fsr+0x18>
        return -1;
 8001f2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f32:	e03f      	b.n	8001fb4 <mpu_set_gyro_fsr+0x98>

    switch (fsr) {
 8001f34:	88fb      	ldrh	r3, [r7, #6]
 8001f36:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001f3a:	d00f      	beq.n	8001f5c <mpu_set_gyro_fsr+0x40>
 8001f3c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001f40:	dc02      	bgt.n	8001f48 <mpu_set_gyro_fsr+0x2c>
 8001f42:	2bfa      	cmp	r3, #250	; 0xfa
 8001f44:	d007      	beq.n	8001f56 <mpu_set_gyro_fsr+0x3a>
 8001f46:	e012      	b.n	8001f6e <mpu_set_gyro_fsr+0x52>
 8001f48:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001f4c:	d009      	beq.n	8001f62 <mpu_set_gyro_fsr+0x46>
 8001f4e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001f52:	d009      	beq.n	8001f68 <mpu_set_gyro_fsr+0x4c>
 8001f54:	e00b      	b.n	8001f6e <mpu_set_gyro_fsr+0x52>
    case 250:
        data = INV_FSR_250DPS << 3;
 8001f56:	2300      	movs	r3, #0
 8001f58:	73fb      	strb	r3, [r7, #15]
        break;
 8001f5a:	e00b      	b.n	8001f74 <mpu_set_gyro_fsr+0x58>
    case 500:
        data = INV_FSR_500DPS << 3;
 8001f5c:	2308      	movs	r3, #8
 8001f5e:	73fb      	strb	r3, [r7, #15]
        break;
 8001f60:	e008      	b.n	8001f74 <mpu_set_gyro_fsr+0x58>
    case 1000:
        data = INV_FSR_1000DPS << 3;
 8001f62:	2310      	movs	r3, #16
 8001f64:	73fb      	strb	r3, [r7, #15]
        break;
 8001f66:	e005      	b.n	8001f74 <mpu_set_gyro_fsr+0x58>
    case 2000:
        data = INV_FSR_2000DPS << 3;
 8001f68:	2318      	movs	r3, #24
 8001f6a:	73fb      	strb	r3, [r7, #15]
        break;
 8001f6c:	e002      	b.n	8001f74 <mpu_set_gyro_fsr+0x58>
    default:
        return -1;
 8001f6e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f72:	e01f      	b.n	8001fb4 <mpu_set_gyro_fsr+0x98>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
 8001f74:	4b11      	ldr	r3, [pc, #68]	; (8001fbc <mpu_set_gyro_fsr+0xa0>)
 8001f76:	7a1a      	ldrb	r2, [r3, #8]
 8001f78:	7bfb      	ldrb	r3, [r7, #15]
 8001f7a:	08db      	lsrs	r3, r3, #3
 8001f7c:	b2db      	uxtb	r3, r3
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	d101      	bne.n	8001f86 <mpu_set_gyro_fsr+0x6a>
        return 0;
 8001f82:	2300      	movs	r3, #0
 8001f84:	e016      	b.n	8001fb4 <mpu_set_gyro_fsr+0x98>
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 8001f86:	4b0d      	ldr	r3, [pc, #52]	; (8001fbc <mpu_set_gyro_fsr+0xa0>)
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	7818      	ldrb	r0, [r3, #0]
 8001f8c:	4b0b      	ldr	r3, [pc, #44]	; (8001fbc <mpu_set_gyro_fsr+0xa0>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	7999      	ldrb	r1, [r3, #6]
 8001f92:	f107 030f 	add.w	r3, r7, #15
 8001f96:	2201      	movs	r2, #1
 8001f98:	f7ff fb02 	bl	80015a0 <MPU_Write_Len>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d002      	beq.n	8001fa8 <mpu_set_gyro_fsr+0x8c>
        return -1;
 8001fa2:	f04f 33ff 	mov.w	r3, #4294967295
 8001fa6:	e005      	b.n	8001fb4 <mpu_set_gyro_fsr+0x98>
    st.chip_cfg.gyro_fsr = data >> 3;
 8001fa8:	7bfb      	ldrb	r3, [r7, #15]
 8001faa:	08db      	lsrs	r3, r3, #3
 8001fac:	b2da      	uxtb	r2, r3
 8001fae:	4b03      	ldr	r3, [pc, #12]	; (8001fbc <mpu_set_gyro_fsr+0xa0>)
 8001fb0:	721a      	strb	r2, [r3, #8]
    return 0;
 8001fb2:	2300      	movs	r3, #0
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3710      	adds	r7, #16
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	20000000 	.word	0x20000000

08001fc0 <mpu_get_accel_fsr>:
 *  @brief      Get the accel full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8001fc8:	4b19      	ldr	r3, [pc, #100]	; (8002030 <mpu_get_accel_fsr+0x70>)
 8001fca:	7a5b      	ldrb	r3, [r3, #9]
 8001fcc:	2b03      	cmp	r3, #3
 8001fce:	d81b      	bhi.n	8002008 <mpu_get_accel_fsr+0x48>
 8001fd0:	a201      	add	r2, pc, #4	; (adr r2, 8001fd8 <mpu_get_accel_fsr+0x18>)
 8001fd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fd6:	bf00      	nop
 8001fd8:	08001fe9 	.word	0x08001fe9
 8001fdc:	08001ff1 	.word	0x08001ff1
 8001fe0:	08001ff9 	.word	0x08001ff9
 8001fe4:	08002001 	.word	0x08002001
    case INV_FSR_2G:
        fsr[0] = 2;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2202      	movs	r2, #2
 8001fec:	701a      	strb	r2, [r3, #0]
        break;
 8001fee:	e00e      	b.n	800200e <mpu_get_accel_fsr+0x4e>
    case INV_FSR_4G:
        fsr[0] = 4;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2204      	movs	r2, #4
 8001ff4:	701a      	strb	r2, [r3, #0]
        break;
 8001ff6:	e00a      	b.n	800200e <mpu_get_accel_fsr+0x4e>
    case INV_FSR_8G:
        fsr[0] = 8;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2208      	movs	r2, #8
 8001ffc:	701a      	strb	r2, [r3, #0]
        break;
 8001ffe:	e006      	b.n	800200e <mpu_get_accel_fsr+0x4e>
    case INV_FSR_16G:
        fsr[0] = 16;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2210      	movs	r2, #16
 8002004:	701a      	strb	r2, [r3, #0]
        break;
 8002006:	e002      	b.n	800200e <mpu_get_accel_fsr+0x4e>
    default:
        return -1;
 8002008:	f04f 33ff 	mov.w	r3, #4294967295
 800200c:	e00a      	b.n	8002024 <mpu_get_accel_fsr+0x64>
    }
    if (st.chip_cfg.accel_half)
 800200e:	4b08      	ldr	r3, [pc, #32]	; (8002030 <mpu_get_accel_fsr+0x70>)
 8002010:	7cdb      	ldrb	r3, [r3, #19]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d005      	beq.n	8002022 <mpu_get_accel_fsr+0x62>
        fsr[0] <<= 1;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	781b      	ldrb	r3, [r3, #0]
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	b2da      	uxtb	r2, r3
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	701a      	strb	r2, [r3, #0]
    return 0;
 8002022:	2300      	movs	r3, #0
}
 8002024:	4618      	mov	r0, r3
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr
 8002030:	20000000 	.word	0x20000000

08002034 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af00      	add	r7, sp, #0
 800203a:	4603      	mov	r3, r0
 800203c:	71fb      	strb	r3, [r7, #7]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800203e:	4b30      	ldr	r3, [pc, #192]	; (8002100 <mpu_set_accel_fsr+0xcc>)
 8002040:	7a9b      	ldrb	r3, [r3, #10]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d102      	bne.n	800204c <mpu_set_accel_fsr+0x18>
        return -1;
 8002046:	f04f 33ff 	mov.w	r3, #4294967295
 800204a:	e054      	b.n	80020f6 <mpu_set_accel_fsr+0xc2>

    switch (fsr) {
 800204c:	79fb      	ldrb	r3, [r7, #7]
 800204e:	3b02      	subs	r3, #2
 8002050:	2b0e      	cmp	r3, #14
 8002052:	d82d      	bhi.n	80020b0 <mpu_set_accel_fsr+0x7c>
 8002054:	a201      	add	r2, pc, #4	; (adr r2, 800205c <mpu_set_accel_fsr+0x28>)
 8002056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800205a:	bf00      	nop
 800205c:	08002099 	.word	0x08002099
 8002060:	080020b1 	.word	0x080020b1
 8002064:	0800209f 	.word	0x0800209f
 8002068:	080020b1 	.word	0x080020b1
 800206c:	080020b1 	.word	0x080020b1
 8002070:	080020b1 	.word	0x080020b1
 8002074:	080020a5 	.word	0x080020a5
 8002078:	080020b1 	.word	0x080020b1
 800207c:	080020b1 	.word	0x080020b1
 8002080:	080020b1 	.word	0x080020b1
 8002084:	080020b1 	.word	0x080020b1
 8002088:	080020b1 	.word	0x080020b1
 800208c:	080020b1 	.word	0x080020b1
 8002090:	080020b1 	.word	0x080020b1
 8002094:	080020ab 	.word	0x080020ab
    case 2:
        data = INV_FSR_2G << 3;
 8002098:	2300      	movs	r3, #0
 800209a:	73fb      	strb	r3, [r7, #15]
        break;
 800209c:	e00b      	b.n	80020b6 <mpu_set_accel_fsr+0x82>
    case 4:
        data = INV_FSR_4G << 3;
 800209e:	2308      	movs	r3, #8
 80020a0:	73fb      	strb	r3, [r7, #15]
        break;
 80020a2:	e008      	b.n	80020b6 <mpu_set_accel_fsr+0x82>
    case 8:
        data = INV_FSR_8G << 3;
 80020a4:	2310      	movs	r3, #16
 80020a6:	73fb      	strb	r3, [r7, #15]
        break;
 80020a8:	e005      	b.n	80020b6 <mpu_set_accel_fsr+0x82>
    case 16:
        data = INV_FSR_16G << 3;
 80020aa:	2318      	movs	r3, #24
 80020ac:	73fb      	strb	r3, [r7, #15]
        break;
 80020ae:	e002      	b.n	80020b6 <mpu_set_accel_fsr+0x82>
    default:
        return -1;
 80020b0:	f04f 33ff 	mov.w	r3, #4294967295
 80020b4:	e01f      	b.n	80020f6 <mpu_set_accel_fsr+0xc2>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
 80020b6:	4b12      	ldr	r3, [pc, #72]	; (8002100 <mpu_set_accel_fsr+0xcc>)
 80020b8:	7a5a      	ldrb	r2, [r3, #9]
 80020ba:	7bfb      	ldrb	r3, [r7, #15]
 80020bc:	08db      	lsrs	r3, r3, #3
 80020be:	b2db      	uxtb	r3, r3
 80020c0:	429a      	cmp	r2, r3
 80020c2:	d101      	bne.n	80020c8 <mpu_set_accel_fsr+0x94>
        return 0;
 80020c4:	2300      	movs	r3, #0
 80020c6:	e016      	b.n	80020f6 <mpu_set_accel_fsr+0xc2>
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 80020c8:	4b0d      	ldr	r3, [pc, #52]	; (8002100 <mpu_set_accel_fsr+0xcc>)
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	7818      	ldrb	r0, [r3, #0]
 80020ce:	4b0c      	ldr	r3, [pc, #48]	; (8002100 <mpu_set_accel_fsr+0xcc>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	79d9      	ldrb	r1, [r3, #7]
 80020d4:	f107 030f 	add.w	r3, r7, #15
 80020d8:	2201      	movs	r2, #1
 80020da:	f7ff fa61 	bl	80015a0 <MPU_Write_Len>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d002      	beq.n	80020ea <mpu_set_accel_fsr+0xb6>
        return -1;
 80020e4:	f04f 33ff 	mov.w	r3, #4294967295
 80020e8:	e005      	b.n	80020f6 <mpu_set_accel_fsr+0xc2>
    st.chip_cfg.accel_fsr = data >> 3;
 80020ea:	7bfb      	ldrb	r3, [r7, #15]
 80020ec:	08db      	lsrs	r3, r3, #3
 80020ee:	b2da      	uxtb	r2, r3
 80020f0:	4b03      	ldr	r3, [pc, #12]	; (8002100 <mpu_set_accel_fsr+0xcc>)
 80020f2:	725a      	strb	r2, [r3, #9]
    return 0;
 80020f4:	2300      	movs	r3, #0
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3710      	adds	r7, #16
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	20000000 	.word	0x20000000

08002104 <mpu_get_lpf>:
 *  @brief      Get the current DLPF setting.
 *  @param[out] lpf Current LPF setting.
 *  0 if successful.
 */
int mpu_get_lpf(unsigned short *lpf)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.lpf) {
 800210c:	4b1b      	ldr	r3, [pc, #108]	; (800217c <mpu_get_lpf+0x78>)
 800210e:	7adb      	ldrb	r3, [r3, #11]
 8002110:	3b01      	subs	r3, #1
 8002112:	2b05      	cmp	r3, #5
 8002114:	d826      	bhi.n	8002164 <mpu_get_lpf+0x60>
 8002116:	a201      	add	r2, pc, #4	; (adr r2, 800211c <mpu_get_lpf+0x18>)
 8002118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800211c:	08002135 	.word	0x08002135
 8002120:	0800213d 	.word	0x0800213d
 8002124:	08002145 	.word	0x08002145
 8002128:	0800214d 	.word	0x0800214d
 800212c:	08002155 	.word	0x08002155
 8002130:	0800215d 	.word	0x0800215d
    case INV_FILTER_188HZ:
        lpf[0] = 188;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	22bc      	movs	r2, #188	; 0xbc
 8002138:	801a      	strh	r2, [r3, #0]
        break;
 800213a:	e017      	b.n	800216c <mpu_get_lpf+0x68>
    case INV_FILTER_98HZ:
        lpf[0] = 98;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2262      	movs	r2, #98	; 0x62
 8002140:	801a      	strh	r2, [r3, #0]
        break;
 8002142:	e013      	b.n	800216c <mpu_get_lpf+0x68>
    case INV_FILTER_42HZ:
        lpf[0] = 42;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	222a      	movs	r2, #42	; 0x2a
 8002148:	801a      	strh	r2, [r3, #0]
        break;
 800214a:	e00f      	b.n	800216c <mpu_get_lpf+0x68>
    case INV_FILTER_20HZ:
        lpf[0] = 20;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2214      	movs	r2, #20
 8002150:	801a      	strh	r2, [r3, #0]
        break;
 8002152:	e00b      	b.n	800216c <mpu_get_lpf+0x68>
    case INV_FILTER_10HZ:
        lpf[0] = 10;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	220a      	movs	r2, #10
 8002158:	801a      	strh	r2, [r3, #0]
        break;
 800215a:	e007      	b.n	800216c <mpu_get_lpf+0x68>
    case INV_FILTER_5HZ:
        lpf[0] = 5;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2205      	movs	r2, #5
 8002160:	801a      	strh	r2, [r3, #0]
        break;
 8002162:	e003      	b.n	800216c <mpu_get_lpf+0x68>
    case INV_FILTER_256HZ_NOLPF2:
    case INV_FILTER_2100HZ_NOLPF:
    default:
        lpf[0] = 0;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	801a      	strh	r2, [r3, #0]
        break;
 800216a:	bf00      	nop
    }
    return 0;
 800216c:	2300      	movs	r3, #0
}
 800216e:	4618      	mov	r0, r3
 8002170:	370c      	adds	r7, #12
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	20000000 	.word	0x20000000

08002180 <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	4603      	mov	r3, r0
 8002188:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800218a:	4b23      	ldr	r3, [pc, #140]	; (8002218 <mpu_set_lpf+0x98>)
 800218c:	7a9b      	ldrb	r3, [r3, #10]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d102      	bne.n	8002198 <mpu_set_lpf+0x18>
        return -1;
 8002192:	f04f 33ff 	mov.w	r3, #4294967295
 8002196:	e03b      	b.n	8002210 <mpu_set_lpf+0x90>

    if (lpf >= 188)
 8002198:	88fb      	ldrh	r3, [r7, #6]
 800219a:	2bbb      	cmp	r3, #187	; 0xbb
 800219c:	d902      	bls.n	80021a4 <mpu_set_lpf+0x24>
        data = INV_FILTER_188HZ;
 800219e:	2301      	movs	r3, #1
 80021a0:	73fb      	strb	r3, [r7, #15]
 80021a2:	e019      	b.n	80021d8 <mpu_set_lpf+0x58>
    else if (lpf >= 98)
 80021a4:	88fb      	ldrh	r3, [r7, #6]
 80021a6:	2b61      	cmp	r3, #97	; 0x61
 80021a8:	d902      	bls.n	80021b0 <mpu_set_lpf+0x30>
        data = INV_FILTER_98HZ;
 80021aa:	2302      	movs	r3, #2
 80021ac:	73fb      	strb	r3, [r7, #15]
 80021ae:	e013      	b.n	80021d8 <mpu_set_lpf+0x58>
    else if (lpf >= 42)
 80021b0:	88fb      	ldrh	r3, [r7, #6]
 80021b2:	2b29      	cmp	r3, #41	; 0x29
 80021b4:	d902      	bls.n	80021bc <mpu_set_lpf+0x3c>
        data = INV_FILTER_42HZ;
 80021b6:	2303      	movs	r3, #3
 80021b8:	73fb      	strb	r3, [r7, #15]
 80021ba:	e00d      	b.n	80021d8 <mpu_set_lpf+0x58>
    else if (lpf >= 20)
 80021bc:	88fb      	ldrh	r3, [r7, #6]
 80021be:	2b13      	cmp	r3, #19
 80021c0:	d902      	bls.n	80021c8 <mpu_set_lpf+0x48>
        data = INV_FILTER_20HZ;
 80021c2:	2304      	movs	r3, #4
 80021c4:	73fb      	strb	r3, [r7, #15]
 80021c6:	e007      	b.n	80021d8 <mpu_set_lpf+0x58>
    else if (lpf >= 10)
 80021c8:	88fb      	ldrh	r3, [r7, #6]
 80021ca:	2b09      	cmp	r3, #9
 80021cc:	d902      	bls.n	80021d4 <mpu_set_lpf+0x54>
        data = INV_FILTER_10HZ;
 80021ce:	2305      	movs	r3, #5
 80021d0:	73fb      	strb	r3, [r7, #15]
 80021d2:	e001      	b.n	80021d8 <mpu_set_lpf+0x58>
    else
        data = INV_FILTER_5HZ;
 80021d4:	2306      	movs	r3, #6
 80021d6:	73fb      	strb	r3, [r7, #15]

    if (st.chip_cfg.lpf == data)
 80021d8:	4b0f      	ldr	r3, [pc, #60]	; (8002218 <mpu_set_lpf+0x98>)
 80021da:	7ada      	ldrb	r2, [r3, #11]
 80021dc:	7bfb      	ldrb	r3, [r7, #15]
 80021de:	429a      	cmp	r2, r3
 80021e0:	d101      	bne.n	80021e6 <mpu_set_lpf+0x66>
        return 0;
 80021e2:	2300      	movs	r3, #0
 80021e4:	e014      	b.n	8002210 <mpu_set_lpf+0x90>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 80021e6:	4b0c      	ldr	r3, [pc, #48]	; (8002218 <mpu_set_lpf+0x98>)
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	7818      	ldrb	r0, [r3, #0]
 80021ec:	4b0a      	ldr	r3, [pc, #40]	; (8002218 <mpu_set_lpf+0x98>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	7899      	ldrb	r1, [r3, #2]
 80021f2:	f107 030f 	add.w	r3, r7, #15
 80021f6:	2201      	movs	r2, #1
 80021f8:	f7ff f9d2 	bl	80015a0 <MPU_Write_Len>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d002      	beq.n	8002208 <mpu_set_lpf+0x88>
        return -1;
 8002202:	f04f 33ff 	mov.w	r3, #4294967295
 8002206:	e003      	b.n	8002210 <mpu_set_lpf+0x90>
    st.chip_cfg.lpf = data;
 8002208:	7bfa      	ldrb	r2, [r7, #15]
 800220a:	4b03      	ldr	r3, [pc, #12]	; (8002218 <mpu_set_lpf+0x98>)
 800220c:	72da      	strb	r2, [r3, #11]
    return 0;
 800220e:	2300      	movs	r3, #0
}
 8002210:	4618      	mov	r0, r3
 8002212:	3710      	adds	r7, #16
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	20000000 	.word	0x20000000

0800221c <mpu_get_sample_rate>:
 *  @brief      Get sampling rate.
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
    if (st.chip_cfg.dmp_on)
 8002224:	4b09      	ldr	r3, [pc, #36]	; (800224c <mpu_get_sample_rate+0x30>)
 8002226:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800222a:	2b00      	cmp	r3, #0
 800222c:	d002      	beq.n	8002234 <mpu_get_sample_rate+0x18>
        return -1;
 800222e:	f04f 33ff 	mov.w	r3, #4294967295
 8002232:	e004      	b.n	800223e <mpu_get_sample_rate+0x22>
    else
        rate[0] = st.chip_cfg.sample_rate;
 8002234:	4b05      	ldr	r3, [pc, #20]	; (800224c <mpu_get_sample_rate+0x30>)
 8002236:	89da      	ldrh	r2, [r3, #14]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	801a      	strh	r2, [r3, #0]
    return 0;
 800223c:	2300      	movs	r3, #0
}
 800223e:	4618      	mov	r0, r3
 8002240:	370c      	adds	r7, #12
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr
 800224a:	bf00      	nop
 800224c:	20000000 	.word	0x20000000

08002250 <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b084      	sub	sp, #16
 8002254:	af00      	add	r7, sp, #0
 8002256:	4603      	mov	r3, r0
 8002258:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800225a:	4b2f      	ldr	r3, [pc, #188]	; (8002318 <mpu_set_sample_rate+0xc8>)
 800225c:	7a9b      	ldrb	r3, [r3, #10]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d102      	bne.n	8002268 <mpu_set_sample_rate+0x18>
        return -1;
 8002262:	f04f 33ff 	mov.w	r3, #4294967295
 8002266:	e053      	b.n	8002310 <mpu_set_sample_rate+0xc0>

    if (st.chip_cfg.dmp_on)
 8002268:	4b2b      	ldr	r3, [pc, #172]	; (8002318 <mpu_set_sample_rate+0xc8>)
 800226a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800226e:	2b00      	cmp	r3, #0
 8002270:	d002      	beq.n	8002278 <mpu_set_sample_rate+0x28>
        return -1;
 8002272:	f04f 33ff 	mov.w	r3, #4294967295
 8002276:	e04b      	b.n	8002310 <mpu_set_sample_rate+0xc0>
    else {
        if (st.chip_cfg.lp_accel_mode) {
 8002278:	4b27      	ldr	r3, [pc, #156]	; (8002318 <mpu_set_sample_rate+0xc8>)
 800227a:	7d1b      	ldrb	r3, [r3, #20]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d00f      	beq.n	80022a0 <mpu_set_sample_rate+0x50>
            if (rate && (rate <= 40)) {
 8002280:	88fb      	ldrh	r3, [r7, #6]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d009      	beq.n	800229a <mpu_set_sample_rate+0x4a>
 8002286:	88fb      	ldrh	r3, [r7, #6]
 8002288:	2b28      	cmp	r3, #40	; 0x28
 800228a:	d806      	bhi.n	800229a <mpu_set_sample_rate+0x4a>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
 800228c:	88fb      	ldrh	r3, [r7, #6]
 800228e:	b2db      	uxtb	r3, r3
 8002290:	4618      	mov	r0, r3
 8002292:	f7ff fc8f 	bl	8001bb4 <mpu_lp_accel_mode>
                return 0;
 8002296:	2300      	movs	r3, #0
 8002298:	e03a      	b.n	8002310 <mpu_set_sample_rate+0xc0>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
 800229a:	2000      	movs	r0, #0
 800229c:	f7ff fc8a 	bl	8001bb4 <mpu_lp_accel_mode>
        }
        if (rate < 4)
 80022a0:	88fb      	ldrh	r3, [r7, #6]
 80022a2:	2b03      	cmp	r3, #3
 80022a4:	d802      	bhi.n	80022ac <mpu_set_sample_rate+0x5c>
            rate = 4;
 80022a6:	2304      	movs	r3, #4
 80022a8:	80fb      	strh	r3, [r7, #6]
 80022aa:	e006      	b.n	80022ba <mpu_set_sample_rate+0x6a>
        else if (rate > 1000)
 80022ac:	88fb      	ldrh	r3, [r7, #6]
 80022ae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80022b2:	d902      	bls.n	80022ba <mpu_set_sample_rate+0x6a>
            rate = 1000;
 80022b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022b8:	80fb      	strh	r3, [r7, #6]

        data = 1000 / rate - 1;
 80022ba:	88fb      	ldrh	r3, [r7, #6]
 80022bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80022c0:	fb92 f3f3 	sdiv	r3, r2, r3
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	3b01      	subs	r3, #1
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 80022cc:	4b12      	ldr	r3, [pc, #72]	; (8002318 <mpu_set_sample_rate+0xc8>)
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	7818      	ldrb	r0, [r3, #0]
 80022d2:	4b11      	ldr	r3, [pc, #68]	; (8002318 <mpu_set_sample_rate+0xc8>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	7859      	ldrb	r1, [r3, #1]
 80022d8:	f107 030f 	add.w	r3, r7, #15
 80022dc:	2201      	movs	r2, #1
 80022de:	f7ff f95f 	bl	80015a0 <MPU_Write_Len>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d002      	beq.n	80022ee <mpu_set_sample_rate+0x9e>
            return -1;
 80022e8:	f04f 33ff 	mov.w	r3, #4294967295
 80022ec:	e010      	b.n	8002310 <mpu_set_sample_rate+0xc0>

        st.chip_cfg.sample_rate = 1000 / (1 + data);
 80022ee:	7bfb      	ldrb	r3, [r7, #15]
 80022f0:	3301      	adds	r3, #1
 80022f2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80022f6:	fb92 f3f3 	sdiv	r3, r2, r3
 80022fa:	b29a      	uxth	r2, r3
 80022fc:	4b06      	ldr	r3, [pc, #24]	; (8002318 <mpu_set_sample_rate+0xc8>)
 80022fe:	81da      	strh	r2, [r3, #14]
#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 8002300:	4b05      	ldr	r3, [pc, #20]	; (8002318 <mpu_set_sample_rate+0xc8>)
 8002302:	89db      	ldrh	r3, [r3, #14]
 8002304:	085b      	lsrs	r3, r3, #1
 8002306:	b29b      	uxth	r3, r3
 8002308:	4618      	mov	r0, r3
 800230a:	f7ff ff39 	bl	8002180 <mpu_set_lpf>
        return 0;
 800230e:	2300      	movs	r3, #0
    }
}
 8002310:	4618      	mov	r0, r3
 8002312:	3710      	adds	r7, #16
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	20000000 	.word	0x20000000

0800231c <mpu_get_gyro_sens>:
 *  @brief      Get gyro sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to dps.
 *  @return     0 if successful.
 */
int mpu_get_gyro_sens(float *sens)
{
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8002324:	4b14      	ldr	r3, [pc, #80]	; (8002378 <mpu_get_gyro_sens+0x5c>)
 8002326:	7a1b      	ldrb	r3, [r3, #8]
 8002328:	2b03      	cmp	r3, #3
 800232a:	d81b      	bhi.n	8002364 <mpu_get_gyro_sens+0x48>
 800232c:	a201      	add	r2, pc, #4	; (adr r2, 8002334 <mpu_get_gyro_sens+0x18>)
 800232e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002332:	bf00      	nop
 8002334:	08002345 	.word	0x08002345
 8002338:	0800234d 	.word	0x0800234d
 800233c:	08002355 	.word	0x08002355
 8002340:	0800235d 	.word	0x0800235d
    case INV_FSR_250DPS:
        sens[0] = 131.f;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	4a0d      	ldr	r2, [pc, #52]	; (800237c <mpu_get_gyro_sens+0x60>)
 8002348:	601a      	str	r2, [r3, #0]
        break;
 800234a:	e00e      	b.n	800236a <mpu_get_gyro_sens+0x4e>
    case INV_FSR_500DPS:
        sens[0] = 65.5f;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	4a0c      	ldr	r2, [pc, #48]	; (8002380 <mpu_get_gyro_sens+0x64>)
 8002350:	601a      	str	r2, [r3, #0]
        break;
 8002352:	e00a      	b.n	800236a <mpu_get_gyro_sens+0x4e>
    case INV_FSR_1000DPS:
        sens[0] = 32.8f;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	4a0b      	ldr	r2, [pc, #44]	; (8002384 <mpu_get_gyro_sens+0x68>)
 8002358:	601a      	str	r2, [r3, #0]
        break;
 800235a:	e006      	b.n	800236a <mpu_get_gyro_sens+0x4e>
    case INV_FSR_2000DPS:
        sens[0] = 16.4f;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	4a0a      	ldr	r2, [pc, #40]	; (8002388 <mpu_get_gyro_sens+0x6c>)
 8002360:	601a      	str	r2, [r3, #0]
        break;
 8002362:	e002      	b.n	800236a <mpu_get_gyro_sens+0x4e>
    default:
        return -1;
 8002364:	f04f 33ff 	mov.w	r3, #4294967295
 8002368:	e000      	b.n	800236c <mpu_get_gyro_sens+0x50>
    }
    return 0;
 800236a:	2300      	movs	r3, #0
}
 800236c:	4618      	mov	r0, r3
 800236e:	370c      	adds	r7, #12
 8002370:	46bd      	mov	sp, r7
 8002372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002376:	4770      	bx	lr
 8002378:	20000000 	.word	0x20000000
 800237c:	43030000 	.word	0x43030000
 8002380:	42830000 	.word	0x42830000
 8002384:	42033333 	.word	0x42033333
 8002388:	41833333 	.word	0x41833333

0800238c <mpu_get_accel_sens>:
 *  @brief      Get accel sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to g's.
 *  @return     0 if successful.
 */
int mpu_get_accel_sens(unsigned short *sens)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8002394:	4b1b      	ldr	r3, [pc, #108]	; (8002404 <mpu_get_accel_sens+0x78>)
 8002396:	7a5b      	ldrb	r3, [r3, #9]
 8002398:	2b03      	cmp	r3, #3
 800239a:	d81f      	bhi.n	80023dc <mpu_get_accel_sens+0x50>
 800239c:	a201      	add	r2, pc, #4	; (adr r2, 80023a4 <mpu_get_accel_sens+0x18>)
 800239e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023a2:	bf00      	nop
 80023a4:	080023b5 	.word	0x080023b5
 80023a8:	080023bf 	.word	0x080023bf
 80023ac:	080023c9 	.word	0x080023c9
 80023b0:	080023d3 	.word	0x080023d3
    case INV_FSR_2G:
        sens[0] = 16384;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80023ba:	801a      	strh	r2, [r3, #0]
        break;
 80023bc:	e011      	b.n	80023e2 <mpu_get_accel_sens+0x56>
    case INV_FSR_4G:
        sens[0] = 8092;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	f641 729c 	movw	r2, #8092	; 0x1f9c
 80023c4:	801a      	strh	r2, [r3, #0]
        break;
 80023c6:	e00c      	b.n	80023e2 <mpu_get_accel_sens+0x56>
    case INV_FSR_8G:
        sens[0] = 4096;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80023ce:	801a      	strh	r2, [r3, #0]
        break;
 80023d0:	e007      	b.n	80023e2 <mpu_get_accel_sens+0x56>
    case INV_FSR_16G:
        sens[0] = 2048;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80023d8:	801a      	strh	r2, [r3, #0]
        break;
 80023da:	e002      	b.n	80023e2 <mpu_get_accel_sens+0x56>
    default:
        return -1;
 80023dc:	f04f 33ff 	mov.w	r3, #4294967295
 80023e0:	e00a      	b.n	80023f8 <mpu_get_accel_sens+0x6c>
    }
    if (st.chip_cfg.accel_half)
 80023e2:	4b08      	ldr	r3, [pc, #32]	; (8002404 <mpu_get_accel_sens+0x78>)
 80023e4:	7cdb      	ldrb	r3, [r3, #19]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d005      	beq.n	80023f6 <mpu_get_accel_sens+0x6a>
        sens[0] >>= 1;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	881b      	ldrh	r3, [r3, #0]
 80023ee:	085b      	lsrs	r3, r3, #1
 80023f0:	b29a      	uxth	r2, r3
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	801a      	strh	r2, [r3, #0]
    return 0;
 80023f6:	2300      	movs	r3, #0
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	370c      	adds	r7, #12
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr
 8002404:	20000000 	.word	0x20000000

08002408 <mpu_get_fifo_config>:
 *  \n INV_XYZ_ACCEL
 *  @param[out] sensors Mask of sensors in FIFO.
 *  @return     0 if successful.
 */
int mpu_get_fifo_config(unsigned char *sensors)
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
    sensors[0] = st.chip_cfg.fifo_enable;
 8002410:	4b05      	ldr	r3, [pc, #20]	; (8002428 <mpu_get_fifo_config+0x20>)
 8002412:	7c1a      	ldrb	r2, [r3, #16]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	701a      	strb	r2, [r3, #0]
    return 0;
 8002418:	2300      	movs	r3, #0
}
 800241a:	4618      	mov	r0, r3
 800241c:	370c      	adds	r7, #12
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
 8002426:	bf00      	nop
 8002428:	20000000 	.word	0x20000000

0800242c <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b084      	sub	sp, #16
 8002430:	af00      	add	r7, sp, #0
 8002432:	4603      	mov	r3, r0
 8002434:	71fb      	strb	r3, [r7, #7]
    unsigned char prev;
    int result = 0;
 8002436:	2300      	movs	r3, #0
 8002438:	60fb      	str	r3, [r7, #12]

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
 800243a:	79fb      	ldrb	r3, [r7, #7]
 800243c:	f023 0301 	bic.w	r3, r3, #1
 8002440:	71fb      	strb	r3, [r7, #7]

    if (st.chip_cfg.dmp_on)
 8002442:	4b22      	ldr	r3, [pc, #136]	; (80024cc <mpu_configure_fifo+0xa0>)
 8002444:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002448:	2b00      	cmp	r3, #0
 800244a:	d001      	beq.n	8002450 <mpu_configure_fifo+0x24>
        return 0;
 800244c:	2300      	movs	r3, #0
 800244e:	e038      	b.n	80024c2 <mpu_configure_fifo+0x96>
    else {
        if (!(st.chip_cfg.sensors))
 8002450:	4b1e      	ldr	r3, [pc, #120]	; (80024cc <mpu_configure_fifo+0xa0>)
 8002452:	7a9b      	ldrb	r3, [r3, #10]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d102      	bne.n	800245e <mpu_configure_fifo+0x32>
            return -1;
 8002458:	f04f 33ff 	mov.w	r3, #4294967295
 800245c:	e031      	b.n	80024c2 <mpu_configure_fifo+0x96>
        prev = st.chip_cfg.fifo_enable;
 800245e:	4b1b      	ldr	r3, [pc, #108]	; (80024cc <mpu_configure_fifo+0xa0>)
 8002460:	7c1b      	ldrb	r3, [r3, #16]
 8002462:	72fb      	strb	r3, [r7, #11]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 8002464:	4b19      	ldr	r3, [pc, #100]	; (80024cc <mpu_configure_fifo+0xa0>)
 8002466:	7a9a      	ldrb	r2, [r3, #10]
 8002468:	79fb      	ldrb	r3, [r7, #7]
 800246a:	4013      	ands	r3, r2
 800246c:	b2da      	uxtb	r2, r3
 800246e:	4b17      	ldr	r3, [pc, #92]	; (80024cc <mpu_configure_fifo+0xa0>)
 8002470:	741a      	strb	r2, [r3, #16]
        if (st.chip_cfg.fifo_enable != sensors)
 8002472:	4b16      	ldr	r3, [pc, #88]	; (80024cc <mpu_configure_fifo+0xa0>)
 8002474:	7c1b      	ldrb	r3, [r3, #16]
 8002476:	79fa      	ldrb	r2, [r7, #7]
 8002478:	429a      	cmp	r2, r3
 800247a:	d003      	beq.n	8002484 <mpu_configure_fifo+0x58>
            /* You're not getting what you asked for. Some sensors are
             * asleep.
             */
            result = -1;
 800247c:	f04f 33ff 	mov.w	r3, #4294967295
 8002480:	60fb      	str	r3, [r7, #12]
 8002482:	e001      	b.n	8002488 <mpu_configure_fifo+0x5c>
        else
            result = 0;
 8002484:	2300      	movs	r3, #0
 8002486:	60fb      	str	r3, [r7, #12]
        if (sensors || st.chip_cfg.lp_accel_mode)
 8002488:	79fb      	ldrb	r3, [r7, #7]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d103      	bne.n	8002496 <mpu_configure_fifo+0x6a>
 800248e:	4b0f      	ldr	r3, [pc, #60]	; (80024cc <mpu_configure_fifo+0xa0>)
 8002490:	7d1b      	ldrb	r3, [r3, #20]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d003      	beq.n	800249e <mpu_configure_fifo+0x72>
            set_int_enable(1);
 8002496:	2001      	movs	r0, #1
 8002498:	f7ff fa1e 	bl	80018d8 <set_int_enable>
 800249c:	e002      	b.n	80024a4 <mpu_configure_fifo+0x78>
        else
            set_int_enable(0);
 800249e:	2000      	movs	r0, #0
 80024a0:	f7ff fa1a 	bl	80018d8 <set_int_enable>
        if (sensors) {
 80024a4:	79fb      	ldrb	r3, [r7, #7]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d00a      	beq.n	80024c0 <mpu_configure_fifo+0x94>
            if (mpu_reset_fifo()) {
 80024aa:	f7ff fbff 	bl	8001cac <mpu_reset_fifo>
 80024ae:	4603      	mov	r3, r0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d005      	beq.n	80024c0 <mpu_configure_fifo+0x94>
                st.chip_cfg.fifo_enable = prev;
 80024b4:	4a05      	ldr	r2, [pc, #20]	; (80024cc <mpu_configure_fifo+0xa0>)
 80024b6:	7afb      	ldrb	r3, [r7, #11]
 80024b8:	7413      	strb	r3, [r2, #16]
                return -1;
 80024ba:	f04f 33ff 	mov.w	r3, #4294967295
 80024be:	e000      	b.n	80024c2 <mpu_configure_fifo+0x96>
            }
        }
    }

    return result;
 80024c0:	68fb      	ldr	r3, [r7, #12]
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3710      	adds	r7, #16
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	20000000 	.word	0x20000000

080024d0 <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b084      	sub	sp, #16
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	4603      	mov	r3, r0
 80024d8:	71fb      	strb	r3, [r7, #7]
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
 80024da:	79fb      	ldrb	r3, [r7, #7]
 80024dc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d002      	beq.n	80024ea <mpu_set_sensors+0x1a>
        data = INV_CLK_PLL;
 80024e4:	2301      	movs	r3, #1
 80024e6:	73fb      	strb	r3, [r7, #15]
 80024e8:	e007      	b.n	80024fa <mpu_set_sensors+0x2a>
    else if (sensors)
 80024ea:	79fb      	ldrb	r3, [r7, #7]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d002      	beq.n	80024f6 <mpu_set_sensors+0x26>
        data = 0;
 80024f0:	2300      	movs	r3, #0
 80024f2:	73fb      	strb	r3, [r7, #15]
 80024f4:	e001      	b.n	80024fa <mpu_set_sensors+0x2a>
    else
        data = BIT_SLEEP;
 80024f6:	2340      	movs	r3, #64	; 0x40
 80024f8:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 80024fa:	4b37      	ldr	r3, [pc, #220]	; (80025d8 <mpu_set_sensors+0x108>)
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	7818      	ldrb	r0, [r3, #0]
 8002500:	4b35      	ldr	r3, [pc, #212]	; (80025d8 <mpu_set_sensors+0x108>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	7c99      	ldrb	r1, [r3, #18]
 8002506:	f107 030f 	add.w	r3, r7, #15
 800250a:	2201      	movs	r2, #1
 800250c:	f7ff f848 	bl	80015a0 <MPU_Write_Len>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d005      	beq.n	8002522 <mpu_set_sensors+0x52>
        st.chip_cfg.sensors = 0;
 8002516:	4b30      	ldr	r3, [pc, #192]	; (80025d8 <mpu_set_sensors+0x108>)
 8002518:	2200      	movs	r2, #0
 800251a:	729a      	strb	r2, [r3, #10]
        return -1;
 800251c:	f04f 33ff 	mov.w	r3, #4294967295
 8002520:	e056      	b.n	80025d0 <mpu_set_sensors+0x100>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 8002522:	7bfb      	ldrb	r3, [r7, #15]
 8002524:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002528:	b2da      	uxtb	r2, r3
 800252a:	4b2b      	ldr	r3, [pc, #172]	; (80025d8 <mpu_set_sensors+0x108>)
 800252c:	731a      	strb	r2, [r3, #12]

    data = 0;
 800252e:	2300      	movs	r3, #0
 8002530:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_X_GYRO))
 8002532:	79fb      	ldrb	r3, [r7, #7]
 8002534:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002538:	2b00      	cmp	r3, #0
 800253a:	d104      	bne.n	8002546 <mpu_set_sensors+0x76>
        data |= BIT_STBY_XG;
 800253c:	7bfb      	ldrb	r3, [r7, #15]
 800253e:	f043 0304 	orr.w	r3, r3, #4
 8002542:	b2db      	uxtb	r3, r3
 8002544:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Y_GYRO))
 8002546:	79fb      	ldrb	r3, [r7, #7]
 8002548:	f003 0320 	and.w	r3, r3, #32
 800254c:	2b00      	cmp	r3, #0
 800254e:	d104      	bne.n	800255a <mpu_set_sensors+0x8a>
        data |= BIT_STBY_YG;
 8002550:	7bfb      	ldrb	r3, [r7, #15]
 8002552:	f043 0302 	orr.w	r3, r3, #2
 8002556:	b2db      	uxtb	r3, r3
 8002558:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Z_GYRO))
 800255a:	79fb      	ldrb	r3, [r7, #7]
 800255c:	f003 0310 	and.w	r3, r3, #16
 8002560:	2b00      	cmp	r3, #0
 8002562:	d104      	bne.n	800256e <mpu_set_sensors+0x9e>
        data |= BIT_STBY_ZG;
 8002564:	7bfb      	ldrb	r3, [r7, #15]
 8002566:	f043 0301 	orr.w	r3, r3, #1
 800256a:	b2db      	uxtb	r3, r3
 800256c:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_XYZ_ACCEL))
 800256e:	79fb      	ldrb	r3, [r7, #7]
 8002570:	f003 0308 	and.w	r3, r3, #8
 8002574:	2b00      	cmp	r3, #0
 8002576:	d104      	bne.n	8002582 <mpu_set_sensors+0xb2>
        data |= BIT_STBY_XYZA;
 8002578:	7bfb      	ldrb	r3, [r7, #15]
 800257a:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 800257e:	b2db      	uxtb	r3, r3
 8002580:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 8002582:	4b15      	ldr	r3, [pc, #84]	; (80025d8 <mpu_set_sensors+0x108>)
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	7818      	ldrb	r0, [r3, #0]
 8002588:	4b13      	ldr	r3, [pc, #76]	; (80025d8 <mpu_set_sensors+0x108>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	7cd9      	ldrb	r1, [r3, #19]
 800258e:	f107 030f 	add.w	r3, r7, #15
 8002592:	2201      	movs	r2, #1
 8002594:	f7ff f804 	bl	80015a0 <MPU_Write_Len>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d005      	beq.n	80025aa <mpu_set_sensors+0xda>
        st.chip_cfg.sensors = 0;
 800259e:	4b0e      	ldr	r3, [pc, #56]	; (80025d8 <mpu_set_sensors+0x108>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	729a      	strb	r2, [r3, #10]
        return -1;
 80025a4:	f04f 33ff 	mov.w	r3, #4294967295
 80025a8:	e012      	b.n	80025d0 <mpu_set_sensors+0x100>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
 80025aa:	79fb      	ldrb	r3, [r7, #7]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d005      	beq.n	80025bc <mpu_set_sensors+0xec>
 80025b0:	79fb      	ldrb	r3, [r7, #7]
 80025b2:	2b08      	cmp	r3, #8
 80025b4:	d002      	beq.n	80025bc <mpu_set_sensors+0xec>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
 80025b6:	2000      	movs	r0, #0
 80025b8:	f000 f954 	bl	8002864 <mpu_set_int_latched>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
 80025bc:	4a06      	ldr	r2, [pc, #24]	; (80025d8 <mpu_set_sensors+0x108>)
 80025be:	79fb      	ldrb	r3, [r7, #7]
 80025c0:	7293      	strb	r3, [r2, #10]
    st.chip_cfg.lp_accel_mode = 0;
 80025c2:	4b05      	ldr	r3, [pc, #20]	; (80025d8 <mpu_set_sensors+0x108>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
 80025c8:	2032      	movs	r0, #50	; 0x32
 80025ca:	f003 fbdb 	bl	8005d84 <HAL_Delay>
    return 0;
 80025ce:	2300      	movs	r3, #0
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3710      	adds	r7, #16
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	20000000 	.word	0x20000000

080025dc <mpu_read_fifo_stream>:
 *  @param[in]  data    FIFO packet.
 *  @param[in]  more    Number of remaining packets.
 */
int mpu_read_fifo_stream(unsigned short length, unsigned char *data,
    unsigned char *more)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b086      	sub	sp, #24
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	4603      	mov	r3, r0
 80025e4:	60b9      	str	r1, [r7, #8]
 80025e6:	607a      	str	r2, [r7, #4]
 80025e8:	81fb      	strh	r3, [r7, #14]
    unsigned char tmp[2];
    unsigned short fifo_count;
    if (!st.chip_cfg.dmp_on)
 80025ea:	4b3a      	ldr	r3, [pc, #232]	; (80026d4 <mpu_read_fifo_stream+0xf8>)
 80025ec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d102      	bne.n	80025fa <mpu_read_fifo_stream+0x1e>
        return -1;
 80025f4:	f04f 33ff 	mov.w	r3, #4294967295
 80025f8:	e068      	b.n	80026cc <mpu_read_fifo_stream+0xf0>
    if (!st.chip_cfg.sensors)
 80025fa:	4b36      	ldr	r3, [pc, #216]	; (80026d4 <mpu_read_fifo_stream+0xf8>)
 80025fc:	7a9b      	ldrb	r3, [r3, #10]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d102      	bne.n	8002608 <mpu_read_fifo_stream+0x2c>
        return -1;
 8002602:	f04f 33ff 	mov.w	r3, #4294967295
 8002606:	e061      	b.n	80026cc <mpu_read_fifo_stream+0xf0>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, tmp))
 8002608:	4b32      	ldr	r3, [pc, #200]	; (80026d4 <mpu_read_fifo_stream+0xf8>)
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	7818      	ldrb	r0, [r3, #0]
 800260e:	4b31      	ldr	r3, [pc, #196]	; (80026d4 <mpu_read_fifo_stream+0xf8>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	7a99      	ldrb	r1, [r3, #10]
 8002614:	f107 0314 	add.w	r3, r7, #20
 8002618:	2202      	movs	r2, #2
 800261a:	f7fe ffe7 	bl	80015ec <MPU_Read_Len>
 800261e:	4603      	mov	r3, r0
 8002620:	2b00      	cmp	r3, #0
 8002622:	d002      	beq.n	800262a <mpu_read_fifo_stream+0x4e>
        return -1;
 8002624:	f04f 33ff 	mov.w	r3, #4294967295
 8002628:	e050      	b.n	80026cc <mpu_read_fifo_stream+0xf0>
    fifo_count = (tmp[0] << 8) | tmp[1];
 800262a:	7d3b      	ldrb	r3, [r7, #20]
 800262c:	021b      	lsls	r3, r3, #8
 800262e:	b21a      	sxth	r2, r3
 8002630:	7d7b      	ldrb	r3, [r7, #21]
 8002632:	b21b      	sxth	r3, r3
 8002634:	4313      	orrs	r3, r2
 8002636:	b21b      	sxth	r3, r3
 8002638:	82fb      	strh	r3, [r7, #22]
    if (fifo_count < length) {
 800263a:	8afa      	ldrh	r2, [r7, #22]
 800263c:	89fb      	ldrh	r3, [r7, #14]
 800263e:	429a      	cmp	r2, r3
 8002640:	d205      	bcs.n	800264e <mpu_read_fifo_stream+0x72>
        more[0] = 0;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	701a      	strb	r2, [r3, #0]
        return -1;
 8002648:	f04f 33ff 	mov.w	r3, #4294967295
 800264c:	e03e      	b.n	80026cc <mpu_read_fifo_stream+0xf0>
    }
    if (fifo_count > (st.hw->max_fifo >> 1)) {
 800264e:	4b21      	ldr	r3, [pc, #132]	; (80026d4 <mpu_read_fifo_stream+0xf8>)
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	885b      	ldrh	r3, [r3, #2]
 8002654:	085b      	lsrs	r3, r3, #1
 8002656:	b29b      	uxth	r3, r3
 8002658:	8afa      	ldrh	r2, [r7, #22]
 800265a:	429a      	cmp	r2, r3
 800265c:	d91a      	bls.n	8002694 <mpu_read_fifo_stream+0xb8>
        /* FIFO is 50% full, better check overflow bit. */
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, tmp))
 800265e:	4b1d      	ldr	r3, [pc, #116]	; (80026d4 <mpu_read_fifo_stream+0xf8>)
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	7818      	ldrb	r0, [r3, #0]
 8002664:	4b1b      	ldr	r3, [pc, #108]	; (80026d4 <mpu_read_fifo_stream+0xf8>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	7c59      	ldrb	r1, [r3, #17]
 800266a:	f107 0314 	add.w	r3, r7, #20
 800266e:	2201      	movs	r2, #1
 8002670:	f7fe ffbc 	bl	80015ec <MPU_Read_Len>
 8002674:	4603      	mov	r3, r0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d002      	beq.n	8002680 <mpu_read_fifo_stream+0xa4>
            return -1;
 800267a:	f04f 33ff 	mov.w	r3, #4294967295
 800267e:	e025      	b.n	80026cc <mpu_read_fifo_stream+0xf0>
        if (tmp[0] & BIT_FIFO_OVERFLOW) {
 8002680:	7d3b      	ldrb	r3, [r7, #20]
 8002682:	f003 0310 	and.w	r3, r3, #16
 8002686:	2b00      	cmp	r3, #0
 8002688:	d004      	beq.n	8002694 <mpu_read_fifo_stream+0xb8>
            mpu_reset_fifo();
 800268a:	f7ff fb0f 	bl	8001cac <mpu_reset_fifo>
            return -2;
 800268e:	f06f 0301 	mvn.w	r3, #1
 8002692:	e01b      	b.n	80026cc <mpu_read_fifo_stream+0xf0>
        }
    }

    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, length, data))
 8002694:	4b0f      	ldr	r3, [pc, #60]	; (80026d4 <mpu_read_fifo_stream+0xf8>)
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	7818      	ldrb	r0, [r3, #0]
 800269a:	4b0e      	ldr	r3, [pc, #56]	; (80026d4 <mpu_read_fifo_stream+0xf8>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	7ad9      	ldrb	r1, [r3, #11]
 80026a0:	89fb      	ldrh	r3, [r7, #14]
 80026a2:	b2da      	uxtb	r2, r3
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	f7fe ffa1 	bl	80015ec <MPU_Read_Len>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d002      	beq.n	80026b6 <mpu_read_fifo_stream+0xda>
        return -1;
 80026b0:	f04f 33ff 	mov.w	r3, #4294967295
 80026b4:	e00a      	b.n	80026cc <mpu_read_fifo_stream+0xf0>
    more[0] = fifo_count / length - 1;
 80026b6:	8afa      	ldrh	r2, [r7, #22]
 80026b8:	89fb      	ldrh	r3, [r7, #14]
 80026ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80026be:	b29b      	uxth	r3, r3
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	3b01      	subs	r3, #1
 80026c4:	b2da      	uxtb	r2, r3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	701a      	strb	r2, [r3, #0]
    return 0;
 80026ca:	2300      	movs	r3, #0
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3718      	adds	r7, #24
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	20000000 	.word	0x20000000

080026d8 <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	4603      	mov	r3, r0
 80026e0:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
 80026e2:	4b5f      	ldr	r3, [pc, #380]	; (8002860 <mpu_set_bypass+0x188>)
 80026e4:	7c9b      	ldrb	r3, [r3, #18]
 80026e6:	79fa      	ldrb	r2, [r7, #7]
 80026e8:	429a      	cmp	r2, r3
 80026ea:	d101      	bne.n	80026f0 <mpu_set_bypass+0x18>
        return 0;
 80026ec:	2300      	movs	r3, #0
 80026ee:	e0b2      	b.n	8002856 <mpu_set_bypass+0x17e>

    if (bypass_on) {
 80026f0:	79fb      	ldrb	r3, [r7, #7]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d050      	beq.n	8002798 <mpu_set_bypass+0xc0>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 80026f6:	4b5a      	ldr	r3, [pc, #360]	; (8002860 <mpu_set_bypass+0x188>)
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	7818      	ldrb	r0, [r3, #0]
 80026fc:	4b58      	ldr	r3, [pc, #352]	; (8002860 <mpu_set_bypass+0x188>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	7919      	ldrb	r1, [r3, #4]
 8002702:	f107 030f 	add.w	r3, r7, #15
 8002706:	2201      	movs	r2, #1
 8002708:	f7fe ff70 	bl	80015ec <MPU_Read_Len>
 800270c:	4603      	mov	r3, r0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d002      	beq.n	8002718 <mpu_set_bypass+0x40>
            return -1;
 8002712:	f04f 33ff 	mov.w	r3, #4294967295
 8002716:	e09e      	b.n	8002856 <mpu_set_bypass+0x17e>
        tmp &= ~BIT_AUX_IF_EN;
 8002718:	7bfb      	ldrb	r3, [r7, #15]
 800271a:	f023 0320 	bic.w	r3, r3, #32
 800271e:	b2db      	uxtb	r3, r3
 8002720:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8002722:	4b4f      	ldr	r3, [pc, #316]	; (8002860 <mpu_set_bypass+0x188>)
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	7818      	ldrb	r0, [r3, #0]
 8002728:	4b4d      	ldr	r3, [pc, #308]	; (8002860 <mpu_set_bypass+0x188>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	7919      	ldrb	r1, [r3, #4]
 800272e:	f107 030f 	add.w	r3, r7, #15
 8002732:	2201      	movs	r2, #1
 8002734:	f7fe ff34 	bl	80015a0 <MPU_Write_Len>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d002      	beq.n	8002744 <mpu_set_bypass+0x6c>
            return -1;
 800273e:	f04f 33ff 	mov.w	r3, #4294967295
 8002742:	e088      	b.n	8002856 <mpu_set_bypass+0x17e>
        delay_ms(3);
 8002744:	2003      	movs	r0, #3
 8002746:	f003 fb1d 	bl	8005d84 <HAL_Delay>
        tmp = BIT_BYPASS_EN;
 800274a:	2302      	movs	r3, #2
 800274c:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.active_low_int)
 800274e:	4b44      	ldr	r3, [pc, #272]	; (8002860 <mpu_set_bypass+0x188>)
 8002750:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8002754:	2b00      	cmp	r3, #0
 8002756:	d004      	beq.n	8002762 <mpu_set_bypass+0x8a>
            tmp |= BIT_ACTL;
 8002758:	7bfb      	ldrb	r3, [r7, #15]
 800275a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800275e:	b2db      	uxtb	r3, r3
 8002760:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 8002762:	4b3f      	ldr	r3, [pc, #252]	; (8002860 <mpu_set_bypass+0x188>)
 8002764:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002768:	2b00      	cmp	r3, #0
 800276a:	d004      	beq.n	8002776 <mpu_set_bypass+0x9e>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 800276c:	7bfb      	ldrb	r3, [r7, #15]
 800276e:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8002772:	b2db      	uxtb	r3, r3
 8002774:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8002776:	4b3a      	ldr	r3, [pc, #232]	; (8002860 <mpu_set_bypass+0x188>)
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	7818      	ldrb	r0, [r3, #0]
 800277c:	4b38      	ldr	r3, [pc, #224]	; (8002860 <mpu_set_bypass+0x188>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	7d19      	ldrb	r1, [r3, #20]
 8002782:	f107 030f 	add.w	r3, r7, #15
 8002786:	2201      	movs	r2, #1
 8002788:	f7fe ff0a 	bl	80015a0 <MPU_Write_Len>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d05d      	beq.n	800284e <mpu_set_bypass+0x176>
            return -1;
 8002792:	f04f 33ff 	mov.w	r3, #4294967295
 8002796:	e05e      	b.n	8002856 <mpu_set_bypass+0x17e>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8002798:	4b31      	ldr	r3, [pc, #196]	; (8002860 <mpu_set_bypass+0x188>)
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	7818      	ldrb	r0, [r3, #0]
 800279e:	4b30      	ldr	r3, [pc, #192]	; (8002860 <mpu_set_bypass+0x188>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	7919      	ldrb	r1, [r3, #4]
 80027a4:	f107 030f 	add.w	r3, r7, #15
 80027a8:	2201      	movs	r2, #1
 80027aa:	f7fe ff1f 	bl	80015ec <MPU_Read_Len>
 80027ae:	4603      	mov	r3, r0
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d002      	beq.n	80027ba <mpu_set_bypass+0xe2>
            return -1;
 80027b4:	f04f 33ff 	mov.w	r3, #4294967295
 80027b8:	e04d      	b.n	8002856 <mpu_set_bypass+0x17e>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 80027ba:	4b29      	ldr	r3, [pc, #164]	; (8002860 <mpu_set_bypass+0x188>)
 80027bc:	7a9b      	ldrb	r3, [r3, #10]
 80027be:	f003 0301 	and.w	r3, r3, #1
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d005      	beq.n	80027d2 <mpu_set_bypass+0xfa>
            tmp |= BIT_AUX_IF_EN;
 80027c6:	7bfb      	ldrb	r3, [r7, #15]
 80027c8:	f043 0320 	orr.w	r3, r3, #32
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	73fb      	strb	r3, [r7, #15]
 80027d0:	e004      	b.n	80027dc <mpu_set_bypass+0x104>
        else
            tmp &= ~BIT_AUX_IF_EN;
 80027d2:	7bfb      	ldrb	r3, [r7, #15]
 80027d4:	f023 0320 	bic.w	r3, r3, #32
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 80027dc:	4b20      	ldr	r3, [pc, #128]	; (8002860 <mpu_set_bypass+0x188>)
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	7818      	ldrb	r0, [r3, #0]
 80027e2:	4b1f      	ldr	r3, [pc, #124]	; (8002860 <mpu_set_bypass+0x188>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	7919      	ldrb	r1, [r3, #4]
 80027e8:	f107 030f 	add.w	r3, r7, #15
 80027ec:	2201      	movs	r2, #1
 80027ee:	f7fe fed7 	bl	80015a0 <MPU_Write_Len>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d002      	beq.n	80027fe <mpu_set_bypass+0x126>
            return -1;
 80027f8:	f04f 33ff 	mov.w	r3, #4294967295
 80027fc:	e02b      	b.n	8002856 <mpu_set_bypass+0x17e>
        delay_ms(3);
 80027fe:	2003      	movs	r0, #3
 8002800:	f003 fac0 	bl	8005d84 <HAL_Delay>
        if (st.chip_cfg.active_low_int)
 8002804:	4b16      	ldr	r3, [pc, #88]	; (8002860 <mpu_set_bypass+0x188>)
 8002806:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800280a:	2b00      	cmp	r3, #0
 800280c:	d002      	beq.n	8002814 <mpu_set_bypass+0x13c>
            tmp = BIT_ACTL;
 800280e:	2380      	movs	r3, #128	; 0x80
 8002810:	73fb      	strb	r3, [r7, #15]
 8002812:	e001      	b.n	8002818 <mpu_set_bypass+0x140>
        else
            tmp = 0;
 8002814:	2300      	movs	r3, #0
 8002816:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 8002818:	4b11      	ldr	r3, [pc, #68]	; (8002860 <mpu_set_bypass+0x188>)
 800281a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800281e:	2b00      	cmp	r3, #0
 8002820:	d004      	beq.n	800282c <mpu_set_bypass+0x154>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8002822:	7bfb      	ldrb	r3, [r7, #15]
 8002824:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8002828:	b2db      	uxtb	r3, r3
 800282a:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 800282c:	4b0c      	ldr	r3, [pc, #48]	; (8002860 <mpu_set_bypass+0x188>)
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	7818      	ldrb	r0, [r3, #0]
 8002832:	4b0b      	ldr	r3, [pc, #44]	; (8002860 <mpu_set_bypass+0x188>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	7d19      	ldrb	r1, [r3, #20]
 8002838:	f107 030f 	add.w	r3, r7, #15
 800283c:	2201      	movs	r2, #1
 800283e:	f7fe feaf 	bl	80015a0 <MPU_Write_Len>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d002      	beq.n	800284e <mpu_set_bypass+0x176>
            return -1;
 8002848:	f04f 33ff 	mov.w	r3, #4294967295
 800284c:	e003      	b.n	8002856 <mpu_set_bypass+0x17e>
    }
    st.chip_cfg.bypass_mode = bypass_on;
 800284e:	4a04      	ldr	r2, [pc, #16]	; (8002860 <mpu_set_bypass+0x188>)
 8002850:	79fb      	ldrb	r3, [r7, #7]
 8002852:	7493      	strb	r3, [r2, #18]
    return 0;
 8002854:	2300      	movs	r3, #0
}
 8002856:	4618      	mov	r0, r3
 8002858:	3710      	adds	r7, #16
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	20000000 	.word	0x20000000

08002864 <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af00      	add	r7, sp, #0
 800286a:	4603      	mov	r3, r0
 800286c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
 800286e:	4b1e      	ldr	r3, [pc, #120]	; (80028e8 <mpu_set_int_latched+0x84>)
 8002870:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002874:	79fa      	ldrb	r2, [r7, #7]
 8002876:	429a      	cmp	r2, r3
 8002878:	d101      	bne.n	800287e <mpu_set_int_latched+0x1a>
        return 0;
 800287a:	2300      	movs	r3, #0
 800287c:	e030      	b.n	80028e0 <mpu_set_int_latched+0x7c>

    if (enable)
 800287e:	79fb      	ldrb	r3, [r7, #7]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d002      	beq.n	800288a <mpu_set_int_latched+0x26>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8002884:	2330      	movs	r3, #48	; 0x30
 8002886:	73fb      	strb	r3, [r7, #15]
 8002888:	e001      	b.n	800288e <mpu_set_int_latched+0x2a>
    else
        tmp = 0;
 800288a:	2300      	movs	r3, #0
 800288c:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.bypass_mode)
 800288e:	4b16      	ldr	r3, [pc, #88]	; (80028e8 <mpu_set_int_latched+0x84>)
 8002890:	7c9b      	ldrb	r3, [r3, #18]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d004      	beq.n	80028a0 <mpu_set_int_latched+0x3c>
        tmp |= BIT_BYPASS_EN;
 8002896:	7bfb      	ldrb	r3, [r7, #15]
 8002898:	f043 0302 	orr.w	r3, r3, #2
 800289c:	b2db      	uxtb	r3, r3
 800289e:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.active_low_int)
 80028a0:	4b11      	ldr	r3, [pc, #68]	; (80028e8 <mpu_set_int_latched+0x84>)
 80028a2:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d004      	beq.n	80028b4 <mpu_set_int_latched+0x50>
        tmp |= BIT_ACTL;
 80028aa:	7bfb      	ldrb	r3, [r7, #15]
 80028ac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 80028b4:	4b0c      	ldr	r3, [pc, #48]	; (80028e8 <mpu_set_int_latched+0x84>)
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	7818      	ldrb	r0, [r3, #0]
 80028ba:	4b0b      	ldr	r3, [pc, #44]	; (80028e8 <mpu_set_int_latched+0x84>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	7d19      	ldrb	r1, [r3, #20]
 80028c0:	f107 030f 	add.w	r3, r7, #15
 80028c4:	2201      	movs	r2, #1
 80028c6:	f7fe fe6b 	bl	80015a0 <MPU_Write_Len>
 80028ca:	4603      	mov	r3, r0
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d002      	beq.n	80028d6 <mpu_set_int_latched+0x72>
        return -1;
 80028d0:	f04f 33ff 	mov.w	r3, #4294967295
 80028d4:	e004      	b.n	80028e0 <mpu_set_int_latched+0x7c>
    st.chip_cfg.latched_int = enable;
 80028d6:	4a04      	ldr	r2, [pc, #16]	; (80028e8 <mpu_set_int_latched+0x84>)
 80028d8:	79fb      	ldrb	r3, [r7, #7]
 80028da:	f882 3023 	strb.w	r3, [r2, #35]	; 0x23
    return 0;
 80028de:	2300      	movs	r3, #0
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3710      	adds	r7, #16
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	20000000 	.word	0x20000000

080028ec <get_accel_prod_shift>:

#ifdef MPU6050
static int get_accel_prod_shift(float *st_shift)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b086      	sub	sp, #24
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
    unsigned char tmp[4], shift_code[3], ii;

    if (i2c_read(st.hw->addr, 0x0D, 4, tmp))
 80028f4:	4b42      	ldr	r3, [pc, #264]	; (8002a00 <get_accel_prod_shift+0x114>)
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	7818      	ldrb	r0, [r3, #0]
 80028fa:	f107 0310 	add.w	r3, r7, #16
 80028fe:	2204      	movs	r2, #4
 8002900:	210d      	movs	r1, #13
 8002902:	f7fe fe73 	bl	80015ec <MPU_Read_Len>
 8002906:	4603      	mov	r3, r0
 8002908:	2b00      	cmp	r3, #0
 800290a:	d001      	beq.n	8002910 <get_accel_prod_shift+0x24>
        return 0x07;
 800290c:	2307      	movs	r3, #7
 800290e:	e073      	b.n	80029f8 <get_accel_prod_shift+0x10c>

    shift_code[0] = ((tmp[0] & 0xE0) >> 3) | ((tmp[3] & 0x30) >> 4);
 8002910:	7c3b      	ldrb	r3, [r7, #16]
 8002912:	10db      	asrs	r3, r3, #3
 8002914:	b25b      	sxtb	r3, r3
 8002916:	f003 031c 	and.w	r3, r3, #28
 800291a:	b25a      	sxtb	r2, r3
 800291c:	7cfb      	ldrb	r3, [r7, #19]
 800291e:	111b      	asrs	r3, r3, #4
 8002920:	b25b      	sxtb	r3, r3
 8002922:	f003 0303 	and.w	r3, r3, #3
 8002926:	b25b      	sxtb	r3, r3
 8002928:	4313      	orrs	r3, r2
 800292a:	b25b      	sxtb	r3, r3
 800292c:	b2db      	uxtb	r3, r3
 800292e:	733b      	strb	r3, [r7, #12]
    shift_code[1] = ((tmp[1] & 0xE0) >> 3) | ((tmp[3] & 0x0C) >> 2);
 8002930:	7c7b      	ldrb	r3, [r7, #17]
 8002932:	10db      	asrs	r3, r3, #3
 8002934:	b25b      	sxtb	r3, r3
 8002936:	f003 031c 	and.w	r3, r3, #28
 800293a:	b25a      	sxtb	r2, r3
 800293c:	7cfb      	ldrb	r3, [r7, #19]
 800293e:	109b      	asrs	r3, r3, #2
 8002940:	b25b      	sxtb	r3, r3
 8002942:	f003 0303 	and.w	r3, r3, #3
 8002946:	b25b      	sxtb	r3, r3
 8002948:	4313      	orrs	r3, r2
 800294a:	b25b      	sxtb	r3, r3
 800294c:	b2db      	uxtb	r3, r3
 800294e:	737b      	strb	r3, [r7, #13]
    shift_code[2] = ((tmp[2] & 0xE0) >> 3) | (tmp[3] & 0x03);
 8002950:	7cbb      	ldrb	r3, [r7, #18]
 8002952:	10db      	asrs	r3, r3, #3
 8002954:	b25b      	sxtb	r3, r3
 8002956:	f003 031c 	and.w	r3, r3, #28
 800295a:	b25a      	sxtb	r2, r3
 800295c:	7cfb      	ldrb	r3, [r7, #19]
 800295e:	b25b      	sxtb	r3, r3
 8002960:	f003 0303 	and.w	r3, r3, #3
 8002964:	b25b      	sxtb	r3, r3
 8002966:	4313      	orrs	r3, r2
 8002968:	b25b      	sxtb	r3, r3
 800296a:	b2db      	uxtb	r3, r3
 800296c:	73bb      	strb	r3, [r7, #14]
    for (ii = 0; ii < 3; ii++) {
 800296e:	2300      	movs	r3, #0
 8002970:	75fb      	strb	r3, [r7, #23]
 8002972:	e03d      	b.n	80029f0 <get_accel_prod_shift+0x104>
        if (!shift_code[ii]) {
 8002974:	7dfb      	ldrb	r3, [r7, #23]
 8002976:	f107 0218 	add.w	r2, r7, #24
 800297a:	4413      	add	r3, r2
 800297c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d107      	bne.n	8002994 <get_accel_prod_shift+0xa8>
            st_shift[ii] = 0.f;
 8002984:	7dfb      	ldrb	r3, [r7, #23]
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	4413      	add	r3, r2
 800298c:	f04f 0200 	mov.w	r2, #0
 8002990:	601a      	str	r2, [r3, #0]
            continue;
 8002992:	e02a      	b.n	80029ea <get_accel_prod_shift+0xfe>
        }
        /* Equivalent to..
         * st_shift[ii] = 0.34f * powf(0.92f/0.34f, (shift_code[ii]-1) / 30.f)
         */
        st_shift[ii] = 0.34f;
 8002994:	7dfb      	ldrb	r3, [r7, #23]
 8002996:	009b      	lsls	r3, r3, #2
 8002998:	687a      	ldr	r2, [r7, #4]
 800299a:	4413      	add	r3, r2
 800299c:	4a19      	ldr	r2, [pc, #100]	; (8002a04 <get_accel_prod_shift+0x118>)
 800299e:	601a      	str	r2, [r3, #0]
        while (--shift_code[ii])
 80029a0:	e00f      	b.n	80029c2 <get_accel_prod_shift+0xd6>
            st_shift[ii] *= 1.034f;
 80029a2:	7dfb      	ldrb	r3, [r7, #23]
 80029a4:	009b      	lsls	r3, r3, #2
 80029a6:	687a      	ldr	r2, [r7, #4]
 80029a8:	4413      	add	r3, r2
 80029aa:	edd3 7a00 	vldr	s15, [r3]
 80029ae:	7dfb      	ldrb	r3, [r7, #23]
 80029b0:	009b      	lsls	r3, r3, #2
 80029b2:	687a      	ldr	r2, [r7, #4]
 80029b4:	4413      	add	r3, r2
 80029b6:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8002a08 <get_accel_prod_shift+0x11c>
 80029ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029be:	edc3 7a00 	vstr	s15, [r3]
        while (--shift_code[ii])
 80029c2:	7dfb      	ldrb	r3, [r7, #23]
 80029c4:	f107 0218 	add.w	r2, r7, #24
 80029c8:	441a      	add	r2, r3
 80029ca:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80029ce:	3a01      	subs	r2, #1
 80029d0:	b2d1      	uxtb	r1, r2
 80029d2:	f107 0218 	add.w	r2, r7, #24
 80029d6:	441a      	add	r2, r3
 80029d8:	f802 1c0c 	strb.w	r1, [r2, #-12]
 80029dc:	f107 0218 	add.w	r2, r7, #24
 80029e0:	4413      	add	r3, r2
 80029e2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d1db      	bne.n	80029a2 <get_accel_prod_shift+0xb6>
    for (ii = 0; ii < 3; ii++) {
 80029ea:	7dfb      	ldrb	r3, [r7, #23]
 80029ec:	3301      	adds	r3, #1
 80029ee:	75fb      	strb	r3, [r7, #23]
 80029f0:	7dfb      	ldrb	r3, [r7, #23]
 80029f2:	2b02      	cmp	r3, #2
 80029f4:	d9be      	bls.n	8002974 <get_accel_prod_shift+0x88>
    }
    return 0;
 80029f6:	2300      	movs	r3, #0
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3718      	adds	r7, #24
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	20000000 	.word	0x20000000
 8002a04:	3eae147b 	.word	0x3eae147b
 8002a08:	3f845a1d 	.word	0x3f845a1d

08002a0c <accel_self_test>:

static int accel_self_test(long *bias_regular, long *bias_st)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b08a      	sub	sp, #40	; 0x28
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
 8002a14:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 8002a16:	2300      	movs	r3, #0
 8002a18:	623b      	str	r3, [r7, #32]
    float st_shift[3], st_shift_cust, st_shift_var;

    get_accel_prod_shift(st_shift);
 8002a1a:	f107 030c 	add.w	r3, r7, #12
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7ff ff64 	bl	80028ec <get_accel_prod_shift>
    for(jj = 0; jj < 3; jj++) {
 8002a24:	2300      	movs	r3, #0
 8002a26:	627b      	str	r3, [r7, #36]	; 0x24
 8002a28:	e065      	b.n	8002af6 <accel_self_test+0xea>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 8002a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a2c:	009b      	lsls	r3, r3, #2
 8002a2e:	687a      	ldr	r2, [r7, #4]
 8002a30:	4413      	add	r3, r2
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a36:	009b      	lsls	r3, r3, #2
 8002a38:	6839      	ldr	r1, [r7, #0]
 8002a3a:	440b      	add	r3, r1
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	1ad3      	subs	r3, r2, r3
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	bfb8      	it	lt
 8002a44:	425b      	neglt	r3, r3
 8002a46:	ee07 3a90 	vmov	s15, r3
 8002a4a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a4e:	eddf 6a2e 	vldr	s13, [pc, #184]	; 8002b08 <accel_self_test+0xfc>
 8002a52:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a56:	edc7 7a07 	vstr	s15, [r7, #28]
        if (st_shift[jj]) {
 8002a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a5c:	009b      	lsls	r3, r3, #2
 8002a5e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002a62:	4413      	add	r3, r2
 8002a64:	3b1c      	subs	r3, #28
 8002a66:	edd3 7a00 	vldr	s15, [r3]
 8002a6a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002a6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a72:	d024      	beq.n	8002abe <accel_self_test+0xb2>
            st_shift_var = st_shift_cust / st_shift[jj] - 1.f;
 8002a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002a7c:	4413      	add	r3, r2
 8002a7e:	3b1c      	subs	r3, #28
 8002a80:	ed93 7a00 	vldr	s14, [r3]
 8002a84:	edd7 6a07 	vldr	s13, [r7, #28]
 8002a88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a8c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002a90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002a94:	edc7 7a06 	vstr	s15, [r7, #24]
            if (fabs(st_shift_var) > test.max_accel_var)
 8002a98:	edd7 7a06 	vldr	s15, [r7, #24]
 8002a9c:	eef0 7ae7 	vabs.f32	s15, s15
 8002aa0:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8002b0c <accel_self_test+0x100>
 8002aa4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002aa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aac:	dd20      	ble.n	8002af0 <accel_self_test+0xe4>
                result |= 1 << jj;
 8002aae:	2201      	movs	r2, #1
 8002ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab6:	6a3a      	ldr	r2, [r7, #32]
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	623b      	str	r3, [r7, #32]
 8002abc:	e018      	b.n	8002af0 <accel_self_test+0xe4>
        } else if ((st_shift_cust < test.min_g) ||
 8002abe:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8002b10 <accel_self_test+0x104>
 8002ac2:	edd7 7a07 	vldr	s15, [r7, #28]
 8002ac6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002aca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ace:	d408      	bmi.n	8002ae2 <accel_self_test+0xd6>
            (st_shift_cust > test.max_g))
 8002ad0:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8002b14 <accel_self_test+0x108>
        } else if ((st_shift_cust < test.min_g) ||
 8002ad4:	edd7 7a07 	vldr	s15, [r7, #28]
 8002ad8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002adc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ae0:	dd06      	ble.n	8002af0 <accel_self_test+0xe4>
            result |= 1 << jj;
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aea:	6a3a      	ldr	r2, [r7, #32]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	623b      	str	r3, [r7, #32]
    for(jj = 0; jj < 3; jj++) {
 8002af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002af2:	3301      	adds	r3, #1
 8002af4:	627b      	str	r3, [r7, #36]	; 0x24
 8002af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002af8:	2b02      	cmp	r3, #2
 8002afa:	dd96      	ble.n	8002a2a <accel_self_test+0x1e>
    }

    return result;
 8002afc:	6a3b      	ldr	r3, [r7, #32]
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3728      	adds	r7, #40	; 0x28
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	47800000 	.word	0x47800000
 8002b0c:	3e0f5c29 	.word	0x3e0f5c29
 8002b10:	3e99999a 	.word	0x3e99999a
 8002b14:	3f733333 	.word	0x3f733333

08002b18 <gyro_self_test>:

static int gyro_self_test(long *bias_regular, long *bias_st)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b088      	sub	sp, #32
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 8002b22:	2300      	movs	r3, #0
 8002b24:	61bb      	str	r3, [r7, #24]
    unsigned char tmp[3];
    float st_shift, st_shift_cust, st_shift_var;

    if (i2c_read(st.hw->addr, 0x0D, 3, tmp))
 8002b26:	4b55      	ldr	r3, [pc, #340]	; (8002c7c <gyro_self_test+0x164>)
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	7818      	ldrb	r0, [r3, #0]
 8002b2c:	f107 0308 	add.w	r3, r7, #8
 8002b30:	2203      	movs	r2, #3
 8002b32:	210d      	movs	r1, #13
 8002b34:	f7fe fd5a 	bl	80015ec <MPU_Read_Len>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d001      	beq.n	8002b42 <gyro_self_test+0x2a>
        return 0x07;
 8002b3e:	2307      	movs	r3, #7
 8002b40:	e097      	b.n	8002c72 <gyro_self_test+0x15a>

    tmp[0] &= 0x1F;
 8002b42:	7a3b      	ldrb	r3, [r7, #8]
 8002b44:	f003 031f 	and.w	r3, r3, #31
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	723b      	strb	r3, [r7, #8]
    tmp[1] &= 0x1F;
 8002b4c:	7a7b      	ldrb	r3, [r7, #9]
 8002b4e:	f003 031f 	and.w	r3, r3, #31
 8002b52:	b2db      	uxtb	r3, r3
 8002b54:	727b      	strb	r3, [r7, #9]
    tmp[2] &= 0x1F;
 8002b56:	7abb      	ldrb	r3, [r7, #10]
 8002b58:	f003 031f 	and.w	r3, r3, #31
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	72bb      	strb	r3, [r7, #10]

    for (jj = 0; jj < 3; jj++) {
 8002b60:	2300      	movs	r3, #0
 8002b62:	61fb      	str	r3, [r7, #28]
 8002b64:	e080      	b.n	8002c68 <gyro_self_test+0x150>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	009b      	lsls	r3, r3, #2
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	4413      	add	r3, r2
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	69fb      	ldr	r3, [r7, #28]
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	6839      	ldr	r1, [r7, #0]
 8002b76:	440b      	add	r3, r1
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	1ad3      	subs	r3, r2, r3
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	bfb8      	it	lt
 8002b80:	425b      	neglt	r3, r3
 8002b82:	ee07 3a90 	vmov	s15, r3
 8002b86:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b8a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8002c80 <gyro_self_test+0x168>
 8002b8e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b92:	edc7 7a04 	vstr	s15, [r7, #16]
        if (tmp[jj]) {
 8002b96:	f107 0208 	add.w	r2, r7, #8
 8002b9a:	69fb      	ldr	r3, [r7, #28]
 8002b9c:	4413      	add	r3, r2
 8002b9e:	781b      	ldrb	r3, [r3, #0]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d045      	beq.n	8002c30 <gyro_self_test+0x118>
            st_shift = 3275.f / test.gyro_sens;
 8002ba4:	eddf 7a37 	vldr	s15, [pc, #220]	; 8002c84 <gyro_self_test+0x16c>
 8002ba8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002bac:	eddf 6a36 	vldr	s13, [pc, #216]	; 8002c88 <gyro_self_test+0x170>
 8002bb0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002bb4:	edc7 7a05 	vstr	s15, [r7, #20]
            while (--tmp[jj])
 8002bb8:	e007      	b.n	8002bca <gyro_self_test+0xb2>
                st_shift *= 1.046f;
 8002bba:	edd7 7a05 	vldr	s15, [r7, #20]
 8002bbe:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8002c8c <gyro_self_test+0x174>
 8002bc2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bc6:	edc7 7a05 	vstr	s15, [r7, #20]
            while (--tmp[jj])
 8002bca:	f107 0208 	add.w	r2, r7, #8
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	4413      	add	r3, r2
 8002bd2:	781b      	ldrb	r3, [r3, #0]
 8002bd4:	3b01      	subs	r3, #1
 8002bd6:	b2d9      	uxtb	r1, r3
 8002bd8:	f107 0208 	add.w	r2, r7, #8
 8002bdc:	69fb      	ldr	r3, [r7, #28]
 8002bde:	4413      	add	r3, r2
 8002be0:	460a      	mov	r2, r1
 8002be2:	701a      	strb	r2, [r3, #0]
 8002be4:	f107 0208 	add.w	r2, r7, #8
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	4413      	add	r3, r2
 8002bec:	781b      	ldrb	r3, [r3, #0]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d1e3      	bne.n	8002bba <gyro_self_test+0xa2>
            st_shift_var = st_shift_cust / st_shift - 1.f;
 8002bf2:	edd7 6a04 	vldr	s13, [r7, #16]
 8002bf6:	ed97 7a05 	vldr	s14, [r7, #20]
 8002bfa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002bfe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002c02:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002c06:	edc7 7a03 	vstr	s15, [r7, #12]
            if (fabs(st_shift_var) > test.max_gyro_var)
 8002c0a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c0e:	eef0 7ae7 	vabs.f32	s15, s15
 8002c12:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8002c90 <gyro_self_test+0x178>
 8002c16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c1e:	dd20      	ble.n	8002c62 <gyro_self_test+0x14a>
                result |= 1 << jj;
 8002c20:	2201      	movs	r2, #1
 8002c22:	69fb      	ldr	r3, [r7, #28]
 8002c24:	fa02 f303 	lsl.w	r3, r2, r3
 8002c28:	69ba      	ldr	r2, [r7, #24]
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	61bb      	str	r3, [r7, #24]
 8002c2e:	e018      	b.n	8002c62 <gyro_self_test+0x14a>
        } else if ((st_shift_cust < test.min_dps) ||
 8002c30:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002c34:	edd7 7a04 	vldr	s15, [r7, #16]
 8002c38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c40:	d408      	bmi.n	8002c54 <gyro_self_test+0x13c>
            (st_shift_cust > test.max_dps))
 8002c42:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8002c94 <gyro_self_test+0x17c>
        } else if ((st_shift_cust < test.min_dps) ||
 8002c46:	edd7 7a04 	vldr	s15, [r7, #16]
 8002c4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c52:	dd06      	ble.n	8002c62 <gyro_self_test+0x14a>
            result |= 1 << jj;
 8002c54:	2201      	movs	r2, #1
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5c:	69ba      	ldr	r2, [r7, #24]
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	61bb      	str	r3, [r7, #24]
    for (jj = 0; jj < 3; jj++) {
 8002c62:	69fb      	ldr	r3, [r7, #28]
 8002c64:	3301      	adds	r3, #1
 8002c66:	61fb      	str	r3, [r7, #28]
 8002c68:	69fb      	ldr	r3, [r7, #28]
 8002c6a:	2b02      	cmp	r3, #2
 8002c6c:	f77f af7b 	ble.w	8002b66 <gyro_self_test+0x4e>
    }
    return result;
 8002c70:	69bb      	ldr	r3, [r7, #24]
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3720      	adds	r7, #32
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	20000000 	.word	0x20000000
 8002c80:	47800000 	.word	0x47800000
 8002c84:	00000083 	.word	0x00000083
 8002c88:	454cb000 	.word	0x454cb000
 8002c8c:	3f85e354 	.word	0x3f85e354
 8002c90:	3e0f5c29 	.word	0x3e0f5c29
 8002c94:	42d20000 	.word	0x42d20000

08002c98 <get_st_biases>:
}
#endif
#endif

static int get_st_biases(long *gyro, long *accel, unsigned char hw_test)
{
 8002c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c9c:	b095      	sub	sp, #84	; 0x54
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	6278      	str	r0, [r7, #36]	; 0x24
 8002ca2:	6239      	str	r1, [r7, #32]
 8002ca4:	4613      	mov	r3, r2
 8002ca6:	77fb      	strb	r3, [r7, #31]
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_count, ii;
    unsigned short fifo_count;

    data[0] = 0x01;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    data[1] = 0;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 8002cb4:	4ba3      	ldr	r3, [pc, #652]	; (8002f44 <get_st_biases+0x2ac>)
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	7818      	ldrb	r0, [r3, #0]
 8002cba:	4ba2      	ldr	r3, [pc, #648]	; (8002f44 <get_st_biases+0x2ac>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	7c99      	ldrb	r1, [r3, #18]
 8002cc0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002cc4:	2202      	movs	r2, #2
 8002cc6:	f7fe fc6b 	bl	80015a0 <MPU_Write_Len>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d002      	beq.n	8002cd6 <get_st_biases+0x3e>
        return -1;
 8002cd0:	f04f 33ff 	mov.w	r3, #4294967295
 8002cd4:	e2f2      	b.n	80032bc <get_st_biases+0x624>
    delay_ms(200);
 8002cd6:	20c8      	movs	r0, #200	; 0xc8
 8002cd8:	f003 f854 	bl	8005d84 <HAL_Delay>
    data[0] = 0;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))
 8002ce2:	4b98      	ldr	r3, [pc, #608]	; (8002f44 <get_st_biases+0x2ac>)
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	7818      	ldrb	r0, [r3, #0]
 8002ce8:	4b96      	ldr	r3, [pc, #600]	; (8002f44 <get_st_biases+0x2ac>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	7bd9      	ldrb	r1, [r3, #15]
 8002cee:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	f7fe fc54 	bl	80015a0 <MPU_Write_Len>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d002      	beq.n	8002d04 <get_st_biases+0x6c>
        return -1;
 8002cfe:	f04f 33ff 	mov.w	r3, #4294967295
 8002d02:	e2db      	b.n	80032bc <get_st_biases+0x624>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002d04:	4b8f      	ldr	r3, [pc, #572]	; (8002f44 <get_st_biases+0x2ac>)
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	7818      	ldrb	r0, [r3, #0]
 8002d0a:	4b8e      	ldr	r3, [pc, #568]	; (8002f44 <get_st_biases+0x2ac>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	7959      	ldrb	r1, [r3, #5]
 8002d10:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002d14:	2201      	movs	r2, #1
 8002d16:	f7fe fc43 	bl	80015a0 <MPU_Write_Len>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d002      	beq.n	8002d26 <get_st_biases+0x8e>
        return -1;
 8002d20:	f04f 33ff 	mov.w	r3, #4294967295
 8002d24:	e2ca      	b.n	80032bc <get_st_biases+0x624>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8002d26:	4b87      	ldr	r3, [pc, #540]	; (8002f44 <get_st_biases+0x2ac>)
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	7818      	ldrb	r0, [r3, #0]
 8002d2c:	4b85      	ldr	r3, [pc, #532]	; (8002f44 <get_st_biases+0x2ac>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	7c99      	ldrb	r1, [r3, #18]
 8002d32:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002d36:	2201      	movs	r2, #1
 8002d38:	f7fe fc32 	bl	80015a0 <MPU_Write_Len>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d002      	beq.n	8002d48 <get_st_biases+0xb0>
        return -1;
 8002d42:	f04f 33ff 	mov.w	r3, #4294967295
 8002d46:	e2b9      	b.n	80032bc <get_st_biases+0x624>
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 8002d48:	4b7e      	ldr	r3, [pc, #504]	; (8002f44 <get_st_biases+0x2ac>)
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	7818      	ldrb	r0, [r3, #0]
 8002d4e:	4b7d      	ldr	r3, [pc, #500]	; (8002f44 <get_st_biases+0x2ac>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	7dd9      	ldrb	r1, [r3, #23]
 8002d54:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002d58:	2201      	movs	r2, #1
 8002d5a:	f7fe fc21 	bl	80015a0 <MPU_Write_Len>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d002      	beq.n	8002d6a <get_st_biases+0xd2>
        return -1;
 8002d64:	f04f 33ff 	mov.w	r3, #4294967295
 8002d68:	e2a8      	b.n	80032bc <get_st_biases+0x624>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002d6a:	4b76      	ldr	r3, [pc, #472]	; (8002f44 <get_st_biases+0x2ac>)
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	7818      	ldrb	r0, [r3, #0]
 8002d70:	4b74      	ldr	r3, [pc, #464]	; (8002f44 <get_st_biases+0x2ac>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	7919      	ldrb	r1, [r3, #4]
 8002d76:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	f7fe fc10 	bl	80015a0 <MPU_Write_Len>
 8002d80:	4603      	mov	r3, r0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d002      	beq.n	8002d8c <get_st_biases+0xf4>
        return -1;
 8002d86:	f04f 33ff 	mov.w	r3, #4294967295
 8002d8a:	e297      	b.n	80032bc <get_st_biases+0x624>
    data[0] = BIT_FIFO_RST | BIT_DMP_RST;
 8002d8c:	230c      	movs	r3, #12
 8002d8e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002d92:	4b6c      	ldr	r3, [pc, #432]	; (8002f44 <get_st_biases+0x2ac>)
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	7818      	ldrb	r0, [r3, #0]
 8002d98:	4b6a      	ldr	r3, [pc, #424]	; (8002f44 <get_st_biases+0x2ac>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	7919      	ldrb	r1, [r3, #4]
 8002d9e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002da2:	2201      	movs	r2, #1
 8002da4:	f7fe fbfc 	bl	80015a0 <MPU_Write_Len>
 8002da8:	4603      	mov	r3, r0
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d002      	beq.n	8002db4 <get_st_biases+0x11c>
        return -1;
 8002dae:	f04f 33ff 	mov.w	r3, #4294967295
 8002db2:	e283      	b.n	80032bc <get_st_biases+0x624>
    delay_ms(15);
 8002db4:	200f      	movs	r0, #15
 8002db6:	f002 ffe5 	bl	8005d84 <HAL_Delay>
    data[0] = st.test->reg_lpf;
 8002dba:	4b62      	ldr	r3, [pc, #392]	; (8002f44 <get_st_biases+0x2ac>)
 8002dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dbe:	7a5b      	ldrb	r3, [r3, #9]
 8002dc0:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 8002dc4:	4b5f      	ldr	r3, [pc, #380]	; (8002f44 <get_st_biases+0x2ac>)
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	7818      	ldrb	r0, [r3, #0]
 8002dca:	4b5e      	ldr	r3, [pc, #376]	; (8002f44 <get_st_biases+0x2ac>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	7899      	ldrb	r1, [r3, #2]
 8002dd0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	f7fe fbe3 	bl	80015a0 <MPU_Write_Len>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d002      	beq.n	8002de6 <get_st_biases+0x14e>
        return -1;
 8002de0:	f04f 33ff 	mov.w	r3, #4294967295
 8002de4:	e26a      	b.n	80032bc <get_st_biases+0x624>
    data[0] = st.test->reg_rate_div;
 8002de6:	4b57      	ldr	r3, [pc, #348]	; (8002f44 <get_st_biases+0x2ac>)
 8002de8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dea:	7a1b      	ldrb	r3, [r3, #8]
 8002dec:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 8002df0:	4b54      	ldr	r3, [pc, #336]	; (8002f44 <get_st_biases+0x2ac>)
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	7818      	ldrb	r0, [r3, #0]
 8002df6:	4b53      	ldr	r3, [pc, #332]	; (8002f44 <get_st_biases+0x2ac>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	7859      	ldrb	r1, [r3, #1]
 8002dfc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002e00:	2201      	movs	r2, #1
 8002e02:	f7fe fbcd 	bl	80015a0 <MPU_Write_Len>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d002      	beq.n	8002e12 <get_st_biases+0x17a>
        return -1;
 8002e0c:	f04f 33ff 	mov.w	r3, #4294967295
 8002e10:	e254      	b.n	80032bc <get_st_biases+0x624>
    if (hw_test)
 8002e12:	7ffb      	ldrb	r3, [r7, #31]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d008      	beq.n	8002e2a <get_st_biases+0x192>
        data[0] = st.test->reg_gyro_fsr | 0xE0;
 8002e18:	4b4a      	ldr	r3, [pc, #296]	; (8002f44 <get_st_biases+0x2ac>)
 8002e1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e1c:	7a9b      	ldrb	r3, [r3, #10]
 8002e1e:	f063 031f 	orn	r3, r3, #31
 8002e22:	b2db      	uxtb	r3, r3
 8002e24:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 8002e28:	e004      	b.n	8002e34 <get_st_biases+0x19c>
    else
        data[0] = st.test->reg_gyro_fsr;
 8002e2a:	4b46      	ldr	r3, [pc, #280]	; (8002f44 <get_st_biases+0x2ac>)
 8002e2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e2e:	7a9b      	ldrb	r3, [r3, #10]
 8002e30:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))
 8002e34:	4b43      	ldr	r3, [pc, #268]	; (8002f44 <get_st_biases+0x2ac>)
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	7818      	ldrb	r0, [r3, #0]
 8002e3a:	4b42      	ldr	r3, [pc, #264]	; (8002f44 <get_st_biases+0x2ac>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	7999      	ldrb	r1, [r3, #6]
 8002e40:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002e44:	2201      	movs	r2, #1
 8002e46:	f7fe fbab 	bl	80015a0 <MPU_Write_Len>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d002      	beq.n	8002e56 <get_st_biases+0x1be>
        return -1;
 8002e50:	f04f 33ff 	mov.w	r3, #4294967295
 8002e54:	e232      	b.n	80032bc <get_st_biases+0x624>

    if (hw_test)
 8002e56:	7ffb      	ldrb	r3, [r7, #31]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d008      	beq.n	8002e6e <get_st_biases+0x1d6>
        data[0] = st.test->reg_accel_fsr | 0xE0;
 8002e5c:	4b39      	ldr	r3, [pc, #228]	; (8002f44 <get_st_biases+0x2ac>)
 8002e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e60:	7adb      	ldrb	r3, [r3, #11]
 8002e62:	f063 031f 	orn	r3, r3, #31
 8002e66:	b2db      	uxtb	r3, r3
 8002e68:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 8002e6c:	e002      	b.n	8002e74 <get_st_biases+0x1dc>
    else
        data[0] = test.reg_accel_fsr;
 8002e6e:	2318      	movs	r3, #24
 8002e70:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))
 8002e74:	4b33      	ldr	r3, [pc, #204]	; (8002f44 <get_st_biases+0x2ac>)
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	7818      	ldrb	r0, [r3, #0]
 8002e7a:	4b32      	ldr	r3, [pc, #200]	; (8002f44 <get_st_biases+0x2ac>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	79d9      	ldrb	r1, [r3, #7]
 8002e80:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002e84:	2201      	movs	r2, #1
 8002e86:	f7fe fb8b 	bl	80015a0 <MPU_Write_Len>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d002      	beq.n	8002e96 <get_st_biases+0x1fe>
        return -1;
 8002e90:	f04f 33ff 	mov.w	r3, #4294967295
 8002e94:	e212      	b.n	80032bc <get_st_biases+0x624>
    if (hw_test)
 8002e96:	7ffb      	ldrb	r3, [r7, #31]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d002      	beq.n	8002ea2 <get_st_biases+0x20a>
        delay_ms(200);
 8002e9c:	20c8      	movs	r0, #200	; 0xc8
 8002e9e:	f002 ff71 	bl	8005d84 <HAL_Delay>

    /* Fill FIFO for test.wait_ms milliseconds. */
    data[0] = BIT_FIFO_EN;
 8002ea2:	2340      	movs	r3, #64	; 0x40
 8002ea4:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002ea8:	4b26      	ldr	r3, [pc, #152]	; (8002f44 <get_st_biases+0x2ac>)
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	7818      	ldrb	r0, [r3, #0]
 8002eae:	4b25      	ldr	r3, [pc, #148]	; (8002f44 <get_st_biases+0x2ac>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	7919      	ldrb	r1, [r3, #4]
 8002eb4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002eb8:	2201      	movs	r2, #1
 8002eba:	f7fe fb71 	bl	80015a0 <MPU_Write_Len>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d002      	beq.n	8002eca <get_st_biases+0x232>
        return -1;
 8002ec4:	f04f 33ff 	mov.w	r3, #4294967295
 8002ec8:	e1f8      	b.n	80032bc <get_st_biases+0x624>

    data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;
 8002eca:	2378      	movs	r3, #120	; 0x78
 8002ecc:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002ed0:	4b1c      	ldr	r3, [pc, #112]	; (8002f44 <get_st_biases+0x2ac>)
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	7818      	ldrb	r0, [r3, #0]
 8002ed6:	4b1b      	ldr	r3, [pc, #108]	; (8002f44 <get_st_biases+0x2ac>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	7959      	ldrb	r1, [r3, #5]
 8002edc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	f7fe fb5d 	bl	80015a0 <MPU_Write_Len>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d002      	beq.n	8002ef2 <get_st_biases+0x25a>
        return -1;
 8002eec:	f04f 33ff 	mov.w	r3, #4294967295
 8002ef0:	e1e4      	b.n	80032bc <get_st_biases+0x624>
    delay_ms(test.wait_ms);
 8002ef2:	2332      	movs	r3, #50	; 0x32
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f002 ff45 	bl	8005d84 <HAL_Delay>
    data[0] = 0;
 8002efa:	2300      	movs	r3, #0
 8002efc:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002f00:	4b10      	ldr	r3, [pc, #64]	; (8002f44 <get_st_biases+0x2ac>)
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	7818      	ldrb	r0, [r3, #0]
 8002f06:	4b0f      	ldr	r3, [pc, #60]	; (8002f44 <get_st_biases+0x2ac>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	7959      	ldrb	r1, [r3, #5]
 8002f0c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002f10:	2201      	movs	r2, #1
 8002f12:	f7fe fb45 	bl	80015a0 <MPU_Write_Len>
 8002f16:	4603      	mov	r3, r0
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d002      	beq.n	8002f22 <get_st_biases+0x28a>
        return -1;
 8002f1c:	f04f 33ff 	mov.w	r3, #4294967295
 8002f20:	e1cc      	b.n	80032bc <get_st_biases+0x624>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
 8002f22:	4b08      	ldr	r3, [pc, #32]	; (8002f44 <get_st_biases+0x2ac>)
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	7818      	ldrb	r0, [r3, #0]
 8002f28:	4b06      	ldr	r3, [pc, #24]	; (8002f44 <get_st_biases+0x2ac>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	7a99      	ldrb	r1, [r3, #10]
 8002f2e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002f32:	2202      	movs	r2, #2
 8002f34:	f7fe fb5a 	bl	80015ec <MPU_Read_Len>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d004      	beq.n	8002f48 <get_st_biases+0x2b0>
        return -1;
 8002f3e:	f04f 33ff 	mov.w	r3, #4294967295
 8002f42:	e1bb      	b.n	80032bc <get_st_biases+0x624>
 8002f44:	20000000 	.word	0x20000000

    fifo_count = (data[0] << 8) | data[1];
 8002f48:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002f4c:	021b      	lsls	r3, r3, #8
 8002f4e:	b21a      	sxth	r2, r3
 8002f50:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8002f54:	b21b      	sxth	r3, r3
 8002f56:	4313      	orrs	r3, r2
 8002f58:	b21b      	sxth	r3, r3
 8002f5a:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
    packet_count = fifo_count / MAX_PACKET_LENGTH;
 8002f5e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002f62:	4a1a      	ldr	r2, [pc, #104]	; (8002fcc <get_st_biases+0x334>)
 8002f64:	fba2 2303 	umull	r2, r3, r2, r3
 8002f68:	08db      	lsrs	r3, r3, #3
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
    gyro[0] = gyro[1] = gyro[2] = 0;
 8002f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f72:	f103 0108 	add.w	r1, r3, #8
 8002f76:	2300      	movs	r3, #0
 8002f78:	600b      	str	r3, [r1, #0]
 8002f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f7c:	1d1a      	adds	r2, r3, #4
 8002f7e:	680b      	ldr	r3, [r1, #0]
 8002f80:	6013      	str	r3, [r2, #0]
 8002f82:	6812      	ldr	r2, [r2, #0]
 8002f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f86:	601a      	str	r2, [r3, #0]
    accel[0] = accel[1] = accel[2] = 0;
 8002f88:	6a3b      	ldr	r3, [r7, #32]
 8002f8a:	f103 0108 	add.w	r1, r3, #8
 8002f8e:	2300      	movs	r3, #0
 8002f90:	600b      	str	r3, [r1, #0]
 8002f92:	6a3b      	ldr	r3, [r7, #32]
 8002f94:	1d1a      	adds	r2, r3, #4
 8002f96:	680b      	ldr	r3, [r1, #0]
 8002f98:	6013      	str	r3, [r2, #0]
 8002f9a:	6812      	ldr	r2, [r2, #0]
 8002f9c:	6a3b      	ldr	r3, [r7, #32]
 8002f9e:	601a      	str	r2, [r3, #0]

    for (ii = 0; ii < packet_count; ii++) {
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8002fa6:	e08e      	b.n	80030c6 <get_st_biases+0x42e>
        short accel_cur[3], gyro_cur[3];
        if (i2c_read(st.hw->addr, st.reg->fifo_r_w, MAX_PACKET_LENGTH, data))
 8002fa8:	4b09      	ldr	r3, [pc, #36]	; (8002fd0 <get_st_biases+0x338>)
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	7818      	ldrb	r0, [r3, #0]
 8002fae:	4b08      	ldr	r3, [pc, #32]	; (8002fd0 <get_st_biases+0x338>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	7ad9      	ldrb	r1, [r3, #11]
 8002fb4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002fb8:	220c      	movs	r2, #12
 8002fba:	f7fe fb17 	bl	80015ec <MPU_Read_Len>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d007      	beq.n	8002fd4 <get_st_biases+0x33c>
            return -1;
 8002fc4:	f04f 33ff 	mov.w	r3, #4294967295
 8002fc8:	e178      	b.n	80032bc <get_st_biases+0x624>
 8002fca:	bf00      	nop
 8002fcc:	aaaaaaab 	.word	0xaaaaaaab
 8002fd0:	20000000 	.word	0x20000000
        accel_cur[0] = ((short)data[0] << 8) | data[1];
 8002fd4:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002fd8:	021b      	lsls	r3, r3, #8
 8002fda:	b21a      	sxth	r2, r3
 8002fdc:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8002fe0:	b21b      	sxth	r3, r3
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	b21b      	sxth	r3, r3
 8002fe6:	86bb      	strh	r3, [r7, #52]	; 0x34
        accel_cur[1] = ((short)data[2] << 8) | data[3];
 8002fe8:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8002fec:	021b      	lsls	r3, r3, #8
 8002fee:	b21a      	sxth	r2, r3
 8002ff0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002ff4:	b21b      	sxth	r3, r3
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	b21b      	sxth	r3, r3
 8002ffa:	86fb      	strh	r3, [r7, #54]	; 0x36
        accel_cur[2] = ((short)data[4] << 8) | data[5];
 8002ffc:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8003000:	021b      	lsls	r3, r3, #8
 8003002:	b21a      	sxth	r2, r3
 8003004:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8003008:	b21b      	sxth	r3, r3
 800300a:	4313      	orrs	r3, r2
 800300c:	b21b      	sxth	r3, r3
 800300e:	873b      	strh	r3, [r7, #56]	; 0x38
        accel[0] += (long)accel_cur[0];
 8003010:	6a3b      	ldr	r3, [r7, #32]
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8003018:	441a      	add	r2, r3
 800301a:	6a3b      	ldr	r3, [r7, #32]
 800301c:	601a      	str	r2, [r3, #0]
        accel[1] += (long)accel_cur[1];
 800301e:	6a3b      	ldr	r3, [r7, #32]
 8003020:	3304      	adds	r3, #4
 8003022:	6819      	ldr	r1, [r3, #0]
 8003024:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8003028:	4618      	mov	r0, r3
 800302a:	6a3b      	ldr	r3, [r7, #32]
 800302c:	1d1a      	adds	r2, r3, #4
 800302e:	180b      	adds	r3, r1, r0
 8003030:	6013      	str	r3, [r2, #0]
        accel[2] += (long)accel_cur[2];
 8003032:	6a3b      	ldr	r3, [r7, #32]
 8003034:	3308      	adds	r3, #8
 8003036:	6819      	ldr	r1, [r3, #0]
 8003038:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 800303c:	4618      	mov	r0, r3
 800303e:	6a3b      	ldr	r3, [r7, #32]
 8003040:	f103 0208 	add.w	r2, r3, #8
 8003044:	180b      	adds	r3, r1, r0
 8003046:	6013      	str	r3, [r2, #0]
        gyro_cur[0] = (((short)data[6] << 8) | data[7]);
 8003048:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 800304c:	021b      	lsls	r3, r3, #8
 800304e:	b21a      	sxth	r2, r3
 8003050:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8003054:	b21b      	sxth	r3, r3
 8003056:	4313      	orrs	r3, r2
 8003058:	b21b      	sxth	r3, r3
 800305a:	85bb      	strh	r3, [r7, #44]	; 0x2c
        gyro_cur[1] = (((short)data[8] << 8) | data[9]);
 800305c:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8003060:	021b      	lsls	r3, r3, #8
 8003062:	b21a      	sxth	r2, r3
 8003064:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8003068:	b21b      	sxth	r3, r3
 800306a:	4313      	orrs	r3, r2
 800306c:	b21b      	sxth	r3, r3
 800306e:	85fb      	strh	r3, [r7, #46]	; 0x2e
        gyro_cur[2] = (((short)data[10] << 8) | data[11]);
 8003070:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003074:	021b      	lsls	r3, r3, #8
 8003076:	b21a      	sxth	r2, r3
 8003078:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800307c:	b21b      	sxth	r3, r3
 800307e:	4313      	orrs	r3, r2
 8003080:	b21b      	sxth	r3, r3
 8003082:	863b      	strh	r3, [r7, #48]	; 0x30
        gyro[0] += (long)gyro_cur[0];
 8003084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800308c:	441a      	add	r2, r3
 800308e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003090:	601a      	str	r2, [r3, #0]
        gyro[1] += (long)gyro_cur[1];
 8003092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003094:	3304      	adds	r3, #4
 8003096:	6819      	ldr	r1, [r3, #0]
 8003098:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800309c:	4618      	mov	r0, r3
 800309e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a0:	1d1a      	adds	r2, r3, #4
 80030a2:	180b      	adds	r3, r1, r0
 80030a4:	6013      	str	r3, [r2, #0]
        gyro[2] += (long)gyro_cur[2];
 80030a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a8:	3308      	adds	r3, #8
 80030aa:	6819      	ldr	r1, [r3, #0]
 80030ac:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 80030b0:	4618      	mov	r0, r3
 80030b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b4:	f103 0208 	add.w	r2, r3, #8
 80030b8:	180b      	adds	r3, r1, r0
 80030ba:	6013      	str	r3, [r2, #0]
    for (ii = 0; ii < packet_count; ii++) {
 80030bc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80030c0:	3301      	adds	r3, #1
 80030c2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 80030c6:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 80030ca:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80030ce:	429a      	cmp	r2, r3
 80030d0:	f4ff af6a 	bcc.w	8002fa8 <get_st_biases+0x310>
            packet_count);
        /* Don't remove gravity! */
        accel[2] -= 65536L;
    }
#else
    gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / packet_count);
 80030d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80030dc:	141e      	asrs	r6, r3, #16
 80030de:	041d      	lsls	r5, r3, #16
 80030e0:	2383      	movs	r3, #131	; 0x83
 80030e2:	f04f 0400 	mov.w	r4, #0
 80030e6:	461a      	mov	r2, r3
 80030e8:	4623      	mov	r3, r4
 80030ea:	4628      	mov	r0, r5
 80030ec:	4631      	mov	r1, r6
 80030ee:	f7fd fd93 	bl	8000c18 <__aeabi_ldivmod>
 80030f2:	4603      	mov	r3, r0
 80030f4:	460c      	mov	r4, r1
 80030f6:	4618      	mov	r0, r3
 80030f8:	4621      	mov	r1, r4
 80030fa:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80030fe:	f04f 0400 	mov.w	r4, #0
 8003102:	461a      	mov	r2, r3
 8003104:	4623      	mov	r3, r4
 8003106:	f7fd fd87 	bl	8000c18 <__aeabi_ldivmod>
 800310a:	4603      	mov	r3, r0
 800310c:	460c      	mov	r4, r1
 800310e:	461a      	mov	r2, r3
 8003110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003112:	601a      	str	r2, [r3, #0]
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_count);
 8003114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003116:	3304      	adds	r3, #4
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800311e:	ea4f 4923 	mov.w	r9, r3, asr #16
 8003122:	ea4f 4803 	mov.w	r8, r3, lsl #16
 8003126:	2383      	movs	r3, #131	; 0x83
 8003128:	f04f 0400 	mov.w	r4, #0
 800312c:	461a      	mov	r2, r3
 800312e:	4623      	mov	r3, r4
 8003130:	4640      	mov	r0, r8
 8003132:	4649      	mov	r1, r9
 8003134:	f7fd fd70 	bl	8000c18 <__aeabi_ldivmod>
 8003138:	4603      	mov	r3, r0
 800313a:	460c      	mov	r4, r1
 800313c:	4618      	mov	r0, r3
 800313e:	4621      	mov	r1, r4
 8003140:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8003144:	f04f 0400 	mov.w	r4, #0
 8003148:	461a      	mov	r2, r3
 800314a:	4623      	mov	r3, r4
 800314c:	f7fd fd64 	bl	8000c18 <__aeabi_ldivmod>
 8003150:	4603      	mov	r3, r0
 8003152:	460c      	mov	r4, r1
 8003154:	4619      	mov	r1, r3
 8003156:	4622      	mov	r2, r4
 8003158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800315a:	3304      	adds	r3, #4
 800315c:	460a      	mov	r2, r1
 800315e:	601a      	str	r2, [r3, #0]
    gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / packet_count);
 8003160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003162:	3308      	adds	r3, #8
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800316a:	141a      	asrs	r2, r3, #16
 800316c:	617a      	str	r2, [r7, #20]
 800316e:	041b      	lsls	r3, r3, #16
 8003170:	613b      	str	r3, [r7, #16]
 8003172:	2383      	movs	r3, #131	; 0x83
 8003174:	f04f 0400 	mov.w	r4, #0
 8003178:	461a      	mov	r2, r3
 800317a:	4623      	mov	r3, r4
 800317c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003180:	f7fd fd4a 	bl	8000c18 <__aeabi_ldivmod>
 8003184:	4603      	mov	r3, r0
 8003186:	460c      	mov	r4, r1
 8003188:	4618      	mov	r0, r3
 800318a:	4621      	mov	r1, r4
 800318c:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8003190:	f04f 0400 	mov.w	r4, #0
 8003194:	461a      	mov	r2, r3
 8003196:	4623      	mov	r3, r4
 8003198:	f7fd fd3e 	bl	8000c18 <__aeabi_ldivmod>
 800319c:	4603      	mov	r3, r0
 800319e:	460c      	mov	r4, r1
 80031a0:	4619      	mov	r1, r3
 80031a2:	4622      	mov	r2, r4
 80031a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031a6:	3308      	adds	r3, #8
 80031a8:	460a      	mov	r2, r1
 80031aa:	601a      	str	r2, [r3, #0]
    accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens /
 80031ac:	6a3b      	ldr	r3, [r7, #32]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80031b4:	141a      	asrs	r2, r3, #16
 80031b6:	60fa      	str	r2, [r7, #12]
 80031b8:	041b      	lsls	r3, r3, #16
 80031ba:	60bb      	str	r3, [r7, #8]
 80031bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80031c0:	f04f 0400 	mov.w	r4, #0
 80031c4:	461a      	mov	r2, r3
 80031c6:	4623      	mov	r3, r4
 80031c8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80031cc:	f7fd fd24 	bl	8000c18 <__aeabi_ldivmod>
 80031d0:	4603      	mov	r3, r0
 80031d2:	460c      	mov	r4, r1
 80031d4:	4618      	mov	r0, r3
 80031d6:	4621      	mov	r1, r4
 80031d8:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80031dc:	f04f 0400 	mov.w	r4, #0
 80031e0:	461a      	mov	r2, r3
 80031e2:	4623      	mov	r3, r4
 80031e4:	f7fd fd18 	bl	8000c18 <__aeabi_ldivmod>
 80031e8:	4603      	mov	r3, r0
 80031ea:	460c      	mov	r4, r1
 80031ec:	461a      	mov	r2, r3
 80031ee:	6a3b      	ldr	r3, [r7, #32]
 80031f0:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /
 80031f2:	6a3b      	ldr	r3, [r7, #32]
 80031f4:	3304      	adds	r3, #4
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80031fc:	141a      	asrs	r2, r3, #16
 80031fe:	607a      	str	r2, [r7, #4]
 8003200:	041b      	lsls	r3, r3, #16
 8003202:	603b      	str	r3, [r7, #0]
 8003204:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003208:	f04f 0400 	mov.w	r4, #0
 800320c:	461a      	mov	r2, r3
 800320e:	4623      	mov	r3, r4
 8003210:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003214:	f7fd fd00 	bl	8000c18 <__aeabi_ldivmod>
 8003218:	4603      	mov	r3, r0
 800321a:	460c      	mov	r4, r1
 800321c:	4618      	mov	r0, r3
 800321e:	4621      	mov	r1, r4
 8003220:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8003224:	f04f 0400 	mov.w	r4, #0
 8003228:	461a      	mov	r2, r3
 800322a:	4623      	mov	r3, r4
 800322c:	f7fd fcf4 	bl	8000c18 <__aeabi_ldivmod>
 8003230:	4603      	mov	r3, r0
 8003232:	460c      	mov	r4, r1
 8003234:	4619      	mov	r1, r3
 8003236:	4622      	mov	r2, r4
 8003238:	6a3b      	ldr	r3, [r7, #32]
 800323a:	3304      	adds	r3, #4
 800323c:	460a      	mov	r2, r1
 800323e:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens /
 8003240:	6a3b      	ldr	r3, [r7, #32]
 8003242:	3308      	adds	r3, #8
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800324a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800324e:	ea4f 4a03 	mov.w	sl, r3, lsl #16
 8003252:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003256:	f04f 0400 	mov.w	r4, #0
 800325a:	461a      	mov	r2, r3
 800325c:	4623      	mov	r3, r4
 800325e:	4650      	mov	r0, sl
 8003260:	4659      	mov	r1, fp
 8003262:	f7fd fcd9 	bl	8000c18 <__aeabi_ldivmod>
 8003266:	4603      	mov	r3, r0
 8003268:	460c      	mov	r4, r1
 800326a:	4618      	mov	r0, r3
 800326c:	4621      	mov	r1, r4
 800326e:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8003272:	f04f 0400 	mov.w	r4, #0
 8003276:	461a      	mov	r2, r3
 8003278:	4623      	mov	r3, r4
 800327a:	f7fd fccd 	bl	8000c18 <__aeabi_ldivmod>
 800327e:	4603      	mov	r3, r0
 8003280:	460c      	mov	r4, r1
 8003282:	4619      	mov	r1, r3
 8003284:	4622      	mov	r2, r4
 8003286:	6a3b      	ldr	r3, [r7, #32]
 8003288:	3308      	adds	r3, #8
 800328a:	460a      	mov	r2, r1
 800328c:	601a      	str	r2, [r3, #0]
        packet_count);
    /* Don't remove gravity! */
    if (accel[2] > 0L)
 800328e:	6a3b      	ldr	r3, [r7, #32]
 8003290:	3308      	adds	r3, #8
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2b00      	cmp	r3, #0
 8003296:	dd08      	ble.n	80032aa <get_st_biases+0x612>
        accel[2] -= 65536L;
 8003298:	6a3b      	ldr	r3, [r7, #32]
 800329a:	3308      	adds	r3, #8
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	6a3b      	ldr	r3, [r7, #32]
 80032a0:	3308      	adds	r3, #8
 80032a2:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 80032a6:	601a      	str	r2, [r3, #0]
 80032a8:	e007      	b.n	80032ba <get_st_biases+0x622>
    else
        accel[2] += 65536L;
 80032aa:	6a3b      	ldr	r3, [r7, #32]
 80032ac:	3308      	adds	r3, #8
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	6a3b      	ldr	r3, [r7, #32]
 80032b2:	3308      	adds	r3, #8
 80032b4:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 80032b8:	601a      	str	r2, [r3, #0]
#endif

    return 0;
 80032ba:	2300      	movs	r3, #0
}
 80032bc:	4618      	mov	r0, r3
 80032be:	3754      	adds	r7, #84	; 0x54
 80032c0:	46bd      	mov	sp, r7
 80032c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80032c6:	bf00      	nop

080032c8 <mpu_run_self_test>:
 *  @param[out] gyro        Gyro biases in q16 format.
 *  @param[out] accel       Accel biases (if applicable) in q16 format.
 *  @return     Result mask (see above).
 */
int mpu_run_self_test(long *gyro, long *accel)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b08e      	sub	sp, #56	; 0x38
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
 80032d0:	6039      	str	r1, [r7, #0]
#ifdef MPU6050
    const unsigned char tries = 2;
 80032d2:	2302      	movs	r3, #2
 80032d4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int result;
    unsigned char accel_fsr, fifo_sensors, sensors_on;
    unsigned short gyro_fsr, sample_rate, lpf;
    unsigned char dmp_was_on;

    if (st.chip_cfg.dmp_on) {
 80032d8:	4b64      	ldr	r3, [pc, #400]	; (800346c <mpu_run_self_test+0x1a4>)
 80032da:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d006      	beq.n	80032f0 <mpu_run_self_test+0x28>
        mpu_set_dmp_state(0);
 80032e2:	2000      	movs	r0, #0
 80032e4:	f000 f9e6 	bl	80036b4 <mpu_set_dmp_state>
        dmp_was_on = 1;
 80032e8:	2301      	movs	r3, #1
 80032ea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80032ee:	e002      	b.n	80032f6 <mpu_run_self_test+0x2e>
    } else
        dmp_was_on = 0;
 80032f0:	2300      	movs	r3, #0
 80032f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Get initial settings. */
    mpu_get_gyro_fsr(&gyro_fsr);
 80032f6:	f107 030c 	add.w	r3, r7, #12
 80032fa:	4618      	mov	r0, r3
 80032fc:	f7fe fdda 	bl	8001eb4 <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 8003300:	f107 030f 	add.w	r3, r7, #15
 8003304:	4618      	mov	r0, r3
 8003306:	f7fe fe5b 	bl	8001fc0 <mpu_get_accel_fsr>
    mpu_get_lpf(&lpf);
 800330a:	f107 0308 	add.w	r3, r7, #8
 800330e:	4618      	mov	r0, r3
 8003310:	f7fe fef8 	bl	8002104 <mpu_get_lpf>
    mpu_get_sample_rate(&sample_rate);
 8003314:	f107 030a 	add.w	r3, r7, #10
 8003318:	4618      	mov	r0, r3
 800331a:	f7fe ff7f 	bl	800221c <mpu_get_sample_rate>
    sensors_on = st.chip_cfg.sensors;
 800331e:	4b53      	ldr	r3, [pc, #332]	; (800346c <mpu_run_self_test+0x1a4>)
 8003320:	7a9b      	ldrb	r3, [r3, #10]
 8003322:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    mpu_get_fifo_config(&fifo_sensors);
 8003326:	f107 030e 	add.w	r3, r7, #14
 800332a:	4618      	mov	r0, r3
 800332c:	f7ff f86c 	bl	8002408 <mpu_get_fifo_config>

    /* For older chips, the self-test will be different. */
#if defined MPU6050
    for (ii = 0; ii < tries; ii++)
 8003330:	2300      	movs	r3, #0
 8003332:	637b      	str	r3, [r7, #52]	; 0x34
 8003334:	e00a      	b.n	800334c <mpu_run_self_test+0x84>
        if (!get_st_biases(gyro, accel, 0))
 8003336:	2200      	movs	r2, #0
 8003338:	6839      	ldr	r1, [r7, #0]
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f7ff fcac 	bl	8002c98 <get_st_biases>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d008      	beq.n	8003358 <mpu_run_self_test+0x90>
    for (ii = 0; ii < tries; ii++)
 8003346:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003348:	3301      	adds	r3, #1
 800334a:	637b      	str	r3, [r7, #52]	; 0x34
 800334c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8003350:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003352:	429a      	cmp	r2, r3
 8003354:	dbef      	blt.n	8003336 <mpu_run_self_test+0x6e>
 8003356:	e000      	b.n	800335a <mpu_run_self_test+0x92>
            break;
 8003358:	bf00      	nop
    if (ii == tries) {
 800335a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800335e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003360:	429a      	cmp	r2, r3
 8003362:	d102      	bne.n	800336a <mpu_run_self_test+0xa2>
        /* If we reach this point, we most likely encountered an I2C error.
         * We'll just report an error for all three sensors.
         */
        result = 0;
 8003364:	2300      	movs	r3, #0
 8003366:	633b      	str	r3, [r7, #48]	; 0x30
        goto restore;
 8003368:	e045      	b.n	80033f6 <mpu_run_self_test+0x12e>
    }
    for (ii = 0; ii < tries; ii++)
 800336a:	2300      	movs	r3, #0
 800336c:	637b      	str	r3, [r7, #52]	; 0x34
 800336e:	e00d      	b.n	800338c <mpu_run_self_test+0xc4>
        if (!get_st_biases(gyro_st, accel_st, 1))
 8003370:	f107 0110 	add.w	r1, r7, #16
 8003374:	f107 031c 	add.w	r3, r7, #28
 8003378:	2201      	movs	r2, #1
 800337a:	4618      	mov	r0, r3
 800337c:	f7ff fc8c 	bl	8002c98 <get_st_biases>
 8003380:	4603      	mov	r3, r0
 8003382:	2b00      	cmp	r3, #0
 8003384:	d008      	beq.n	8003398 <mpu_run_self_test+0xd0>
    for (ii = 0; ii < tries; ii++)
 8003386:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003388:	3301      	adds	r3, #1
 800338a:	637b      	str	r3, [r7, #52]	; 0x34
 800338c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8003390:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003392:	429a      	cmp	r2, r3
 8003394:	dbec      	blt.n	8003370 <mpu_run_self_test+0xa8>
 8003396:	e000      	b.n	800339a <mpu_run_self_test+0xd2>
            break;
 8003398:	bf00      	nop
    if (ii == tries) {
 800339a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800339e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d102      	bne.n	80033aa <mpu_run_self_test+0xe2>
        /* Again, probably an I2C error. */
        result = 0;
 80033a4:	2300      	movs	r3, #0
 80033a6:	633b      	str	r3, [r7, #48]	; 0x30
        goto restore;
 80033a8:	e025      	b.n	80033f6 <mpu_run_self_test+0x12e>
    }
    accel_result = accel_self_test(accel, accel_st);
 80033aa:	f107 0310 	add.w	r3, r7, #16
 80033ae:	4619      	mov	r1, r3
 80033b0:	6838      	ldr	r0, [r7, #0]
 80033b2:	f7ff fb2b 	bl	8002a0c <accel_self_test>
 80033b6:	4603      	mov	r3, r0
 80033b8:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    gyro_result = gyro_self_test(gyro, gyro_st);
 80033bc:	f107 031c 	add.w	r3, r7, #28
 80033c0:	4619      	mov	r1, r3
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	f7ff fba8 	bl	8002b18 <gyro_self_test>
 80033c8:	4603      	mov	r3, r0
 80033ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    result = 0;
 80033ce:	2300      	movs	r3, #0
 80033d0:	633b      	str	r3, [r7, #48]	; 0x30
    if (!gyro_result)
 80033d2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d103      	bne.n	80033e2 <mpu_run_self_test+0x11a>
        result |= 0x01;
 80033da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033dc:	f043 0301 	orr.w	r3, r3, #1
 80033e0:	633b      	str	r3, [r7, #48]	; 0x30
    if (!accel_result)
 80033e2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d104      	bne.n	80033f4 <mpu_run_self_test+0x12c>
        result |= 0x02;
 80033ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033ec:	f043 0302 	orr.w	r3, r3, #2
 80033f0:	633b      	str	r3, [r7, #48]	; 0x30
 80033f2:	e000      	b.n	80033f6 <mpu_run_self_test+0x12e>
#ifdef AK89xx_SECONDARY
    compass_result = compass_self_test();
    if (!compass_result)
        result |= 0x04;
#endif
restore:
 80033f4:	bf00      	nop
     */
    get_st_biases(gyro, accel, 0);
    result = 0x7;
#endif
    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.gyro_fsr = 0xFF;
 80033f6:	4b1d      	ldr	r3, [pc, #116]	; (800346c <mpu_run_self_test+0x1a4>)
 80033f8:	22ff      	movs	r2, #255	; 0xff
 80033fa:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 80033fc:	4b1b      	ldr	r3, [pc, #108]	; (800346c <mpu_run_self_test+0x1a4>)
 80033fe:	22ff      	movs	r2, #255	; 0xff
 8003400:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8003402:	4b1a      	ldr	r3, [pc, #104]	; (800346c <mpu_run_self_test+0x1a4>)
 8003404:	22ff      	movs	r2, #255	; 0xff
 8003406:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 8003408:	4b18      	ldr	r3, [pc, #96]	; (800346c <mpu_run_self_test+0x1a4>)
 800340a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800340e:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.sensors = 0xFF;
 8003410:	4b16      	ldr	r3, [pc, #88]	; (800346c <mpu_run_self_test+0x1a4>)
 8003412:	22ff      	movs	r2, #255	; 0xff
 8003414:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.fifo_enable = 0xFF;
 8003416:	4b15      	ldr	r3, [pc, #84]	; (800346c <mpu_run_self_test+0x1a4>)
 8003418:	22ff      	movs	r2, #255	; 0xff
 800341a:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.clk_src = INV_CLK_PLL;
 800341c:	4b13      	ldr	r3, [pc, #76]	; (800346c <mpu_run_self_test+0x1a4>)
 800341e:	2201      	movs	r2, #1
 8003420:	731a      	strb	r2, [r3, #12]
    mpu_set_gyro_fsr(gyro_fsr);
 8003422:	89bb      	ldrh	r3, [r7, #12]
 8003424:	4618      	mov	r0, r3
 8003426:	f7fe fd79 	bl	8001f1c <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(accel_fsr);
 800342a:	7bfb      	ldrb	r3, [r7, #15]
 800342c:	4618      	mov	r0, r3
 800342e:	f7fe fe01 	bl	8002034 <mpu_set_accel_fsr>
    mpu_set_lpf(lpf);
 8003432:	893b      	ldrh	r3, [r7, #8]
 8003434:	4618      	mov	r0, r3
 8003436:	f7fe fea3 	bl	8002180 <mpu_set_lpf>
    mpu_set_sample_rate(sample_rate);
 800343a:	897b      	ldrh	r3, [r7, #10]
 800343c:	4618      	mov	r0, r3
 800343e:	f7fe ff07 	bl	8002250 <mpu_set_sample_rate>
    mpu_set_sensors(sensors_on);
 8003442:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003446:	4618      	mov	r0, r3
 8003448:	f7ff f842 	bl	80024d0 <mpu_set_sensors>
    mpu_configure_fifo(fifo_sensors);
 800344c:	7bbb      	ldrb	r3, [r7, #14]
 800344e:	4618      	mov	r0, r3
 8003450:	f7fe ffec 	bl	800242c <mpu_configure_fifo>

    if (dmp_was_on)
 8003454:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003458:	2b00      	cmp	r3, #0
 800345a:	d002      	beq.n	8003462 <mpu_run_self_test+0x19a>
        mpu_set_dmp_state(1);
 800345c:	2001      	movs	r0, #1
 800345e:	f000 f929 	bl	80036b4 <mpu_set_dmp_state>

    return result;
 8003462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003464:	4618      	mov	r0, r3
 8003466:	3738      	adds	r7, #56	; 0x38
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}
 800346c:	20000000 	.word	0x20000000

08003470 <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b084      	sub	sp, #16
 8003474:	af00      	add	r7, sp, #0
 8003476:	4603      	mov	r3, r0
 8003478:	603a      	str	r2, [r7, #0]
 800347a:	80fb      	strh	r3, [r7, #6]
 800347c:	460b      	mov	r3, r1
 800347e:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d102      	bne.n	800348c <mpu_write_mem+0x1c>
        return -1;
 8003486:	f04f 33ff 	mov.w	r3, #4294967295
 800348a:	e03d      	b.n	8003508 <mpu_write_mem+0x98>
    if (!st.chip_cfg.sensors)
 800348c:	4b20      	ldr	r3, [pc, #128]	; (8003510 <mpu_write_mem+0xa0>)
 800348e:	7a9b      	ldrb	r3, [r3, #10]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d102      	bne.n	800349a <mpu_write_mem+0x2a>
        return -1;
 8003494:	f04f 33ff 	mov.w	r3, #4294967295
 8003498:	e036      	b.n	8003508 <mpu_write_mem+0x98>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 800349a:	88fb      	ldrh	r3, [r7, #6]
 800349c:	0a1b      	lsrs	r3, r3, #8
 800349e:	b29b      	uxth	r3, r3
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 80034a4:	88fb      	ldrh	r3, [r7, #6]
 80034a6:	b2db      	uxtb	r3, r3
 80034a8:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 80034aa:	7b7b      	ldrb	r3, [r7, #13]
 80034ac:	461a      	mov	r2, r3
 80034ae:	88bb      	ldrh	r3, [r7, #4]
 80034b0:	4413      	add	r3, r2
 80034b2:	4a17      	ldr	r2, [pc, #92]	; (8003510 <mpu_write_mem+0xa0>)
 80034b4:	6852      	ldr	r2, [r2, #4]
 80034b6:	8952      	ldrh	r2, [r2, #10]
 80034b8:	4293      	cmp	r3, r2
 80034ba:	dd02      	ble.n	80034c2 <mpu_write_mem+0x52>
        return -1;
 80034bc:	f04f 33ff 	mov.w	r3, #4294967295
 80034c0:	e022      	b.n	8003508 <mpu_write_mem+0x98>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 80034c2:	4b13      	ldr	r3, [pc, #76]	; (8003510 <mpu_write_mem+0xa0>)
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	7818      	ldrb	r0, [r3, #0]
 80034c8:	4b11      	ldr	r3, [pc, #68]	; (8003510 <mpu_write_mem+0xa0>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	7e19      	ldrb	r1, [r3, #24]
 80034ce:	f107 030c 	add.w	r3, r7, #12
 80034d2:	2202      	movs	r2, #2
 80034d4:	f7fe f864 	bl	80015a0 <MPU_Write_Len>
 80034d8:	4603      	mov	r3, r0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d002      	beq.n	80034e4 <mpu_write_mem+0x74>
        return -1;
 80034de:	f04f 33ff 	mov.w	r3, #4294967295
 80034e2:	e011      	b.n	8003508 <mpu_write_mem+0x98>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 80034e4:	4b0a      	ldr	r3, [pc, #40]	; (8003510 <mpu_write_mem+0xa0>)
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	7818      	ldrb	r0, [r3, #0]
 80034ea:	4b09      	ldr	r3, [pc, #36]	; (8003510 <mpu_write_mem+0xa0>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	7d59      	ldrb	r1, [r3, #21]
 80034f0:	88bb      	ldrh	r3, [r7, #4]
 80034f2:	b2da      	uxtb	r2, r3
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	f7fe f853 	bl	80015a0 <MPU_Write_Len>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d002      	beq.n	8003506 <mpu_write_mem+0x96>
        return -1;
 8003500:	f04f 33ff 	mov.w	r3, #4294967295
 8003504:	e000      	b.n	8003508 <mpu_write_mem+0x98>
    return 0;
 8003506:	2300      	movs	r3, #0
}
 8003508:	4618      	mov	r0, r3
 800350a:	3710      	adds	r7, #16
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}
 8003510:	20000000 	.word	0x20000000

08003514 <mpu_read_mem>:
 *  @param[out] data        Bytes read from memory.
 *  @return     0 if successful.
 */
int mpu_read_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b084      	sub	sp, #16
 8003518:	af00      	add	r7, sp, #0
 800351a:	4603      	mov	r3, r0
 800351c:	603a      	str	r2, [r7, #0]
 800351e:	80fb      	strh	r3, [r7, #6]
 8003520:	460b      	mov	r3, r1
 8003522:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d102      	bne.n	8003530 <mpu_read_mem+0x1c>
        return -1;
 800352a:	f04f 33ff 	mov.w	r3, #4294967295
 800352e:	e03d      	b.n	80035ac <mpu_read_mem+0x98>
    if (!st.chip_cfg.sensors)
 8003530:	4b20      	ldr	r3, [pc, #128]	; (80035b4 <mpu_read_mem+0xa0>)
 8003532:	7a9b      	ldrb	r3, [r3, #10]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d102      	bne.n	800353e <mpu_read_mem+0x2a>
        return -1;
 8003538:	f04f 33ff 	mov.w	r3, #4294967295
 800353c:	e036      	b.n	80035ac <mpu_read_mem+0x98>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 800353e:	88fb      	ldrh	r3, [r7, #6]
 8003540:	0a1b      	lsrs	r3, r3, #8
 8003542:	b29b      	uxth	r3, r3
 8003544:	b2db      	uxtb	r3, r3
 8003546:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8003548:	88fb      	ldrh	r3, [r7, #6]
 800354a:	b2db      	uxtb	r3, r3
 800354c:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 800354e:	7b7b      	ldrb	r3, [r7, #13]
 8003550:	461a      	mov	r2, r3
 8003552:	88bb      	ldrh	r3, [r7, #4]
 8003554:	4413      	add	r3, r2
 8003556:	4a17      	ldr	r2, [pc, #92]	; (80035b4 <mpu_read_mem+0xa0>)
 8003558:	6852      	ldr	r2, [r2, #4]
 800355a:	8952      	ldrh	r2, [r2, #10]
 800355c:	4293      	cmp	r3, r2
 800355e:	dd02      	ble.n	8003566 <mpu_read_mem+0x52>
        return -1;
 8003560:	f04f 33ff 	mov.w	r3, #4294967295
 8003564:	e022      	b.n	80035ac <mpu_read_mem+0x98>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8003566:	4b13      	ldr	r3, [pc, #76]	; (80035b4 <mpu_read_mem+0xa0>)
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	7818      	ldrb	r0, [r3, #0]
 800356c:	4b11      	ldr	r3, [pc, #68]	; (80035b4 <mpu_read_mem+0xa0>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	7e19      	ldrb	r1, [r3, #24]
 8003572:	f107 030c 	add.w	r3, r7, #12
 8003576:	2202      	movs	r2, #2
 8003578:	f7fe f812 	bl	80015a0 <MPU_Write_Len>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d002      	beq.n	8003588 <mpu_read_mem+0x74>
        return -1;
 8003582:	f04f 33ff 	mov.w	r3, #4294967295
 8003586:	e011      	b.n	80035ac <mpu_read_mem+0x98>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 8003588:	4b0a      	ldr	r3, [pc, #40]	; (80035b4 <mpu_read_mem+0xa0>)
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	7818      	ldrb	r0, [r3, #0]
 800358e:	4b09      	ldr	r3, [pc, #36]	; (80035b4 <mpu_read_mem+0xa0>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	7d59      	ldrb	r1, [r3, #21]
 8003594:	88bb      	ldrh	r3, [r7, #4]
 8003596:	b2da      	uxtb	r2, r3
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	f7fe f827 	bl	80015ec <MPU_Read_Len>
 800359e:	4603      	mov	r3, r0
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d002      	beq.n	80035aa <mpu_read_mem+0x96>
        return -1;
 80035a4:	f04f 33ff 	mov.w	r3, #4294967295
 80035a8:	e000      	b.n	80035ac <mpu_read_mem+0x98>
    return 0;
 80035aa:	2300      	movs	r3, #0
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	3710      	adds	r7, #16
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}
 80035b4:	20000000 	.word	0x20000000

080035b8 <mpu_load_firmware>:
 *  @param[in]  sample_rate Fixed sampling rate used when DMP is enabled.
 *  @return     0 if successful.
 */
int mpu_load_firmware(unsigned short length, const unsigned char *firmware,
    unsigned short start_addr, unsigned short sample_rate)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b08a      	sub	sp, #40	; 0x28
 80035bc:	af00      	add	r7, sp, #0
 80035be:	60b9      	str	r1, [r7, #8]
 80035c0:	4611      	mov	r1, r2
 80035c2:	461a      	mov	r2, r3
 80035c4:	4603      	mov	r3, r0
 80035c6:	81fb      	strh	r3, [r7, #14]
 80035c8:	460b      	mov	r3, r1
 80035ca:	81bb      	strh	r3, [r7, #12]
 80035cc:	4613      	mov	r3, r2
 80035ce:	80fb      	strh	r3, [r7, #6]
    unsigned short this_write;
    /* Must divide evenly into st.hw->bank_size to avoid bank crossings. */
#define LOAD_CHUNK  (16)
    unsigned char cur[LOAD_CHUNK], tmp[2];

    if (st.chip_cfg.dmp_loaded)
 80035d0:	4b37      	ldr	r3, [pc, #220]	; (80036b0 <mpu_load_firmware+0xf8>)
 80035d2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d002      	beq.n	80035e0 <mpu_load_firmware+0x28>
        /* DMP should only be loaded once. */
        return -1;
 80035da:	f04f 33ff 	mov.w	r3, #4294967295
 80035de:	e062      	b.n	80036a6 <mpu_load_firmware+0xee>

    if (!firmware)
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d102      	bne.n	80035ec <mpu_load_firmware+0x34>
        return -1;
 80035e6:	f04f 33ff 	mov.w	r3, #4294967295
 80035ea:	e05c      	b.n	80036a6 <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write) {
 80035ec:	2300      	movs	r3, #0
 80035ee:	84fb      	strh	r3, [r7, #38]	; 0x26
 80035f0:	e034      	b.n	800365c <mpu_load_firmware+0xa4>
        this_write = min(LOAD_CHUNK, length - ii);
 80035f2:	89fa      	ldrh	r2, [r7, #14]
 80035f4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	2b10      	cmp	r3, #16
 80035fa:	bfa8      	it	ge
 80035fc:	2310      	movge	r3, #16
 80035fe:	84bb      	strh	r3, [r7, #36]	; 0x24
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 8003600:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003602:	68ba      	ldr	r2, [r7, #8]
 8003604:	441a      	add	r2, r3
 8003606:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8003608:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800360a:	4618      	mov	r0, r3
 800360c:	f7ff ff30 	bl	8003470 <mpu_write_mem>
 8003610:	4603      	mov	r3, r0
 8003612:	2b00      	cmp	r3, #0
 8003614:	d002      	beq.n	800361c <mpu_load_firmware+0x64>
            return -1;
 8003616:	f04f 33ff 	mov.w	r3, #4294967295
 800361a:	e044      	b.n	80036a6 <mpu_load_firmware+0xee>
        if (mpu_read_mem(ii, this_write, cur))
 800361c:	f107 0214 	add.w	r2, r7, #20
 8003620:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8003622:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003624:	4618      	mov	r0, r3
 8003626:	f7ff ff75 	bl	8003514 <mpu_read_mem>
 800362a:	4603      	mov	r3, r0
 800362c:	2b00      	cmp	r3, #0
 800362e:	d002      	beq.n	8003636 <mpu_load_firmware+0x7e>
            return -1;
 8003630:	f04f 33ff 	mov.w	r3, #4294967295
 8003634:	e037      	b.n	80036a6 <mpu_load_firmware+0xee>
        if (memcmp(firmware+ii, cur, this_write))
 8003636:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003638:	68ba      	ldr	r2, [r7, #8]
 800363a:	4413      	add	r3, r2
 800363c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800363e:	f107 0114 	add.w	r1, r7, #20
 8003642:	4618      	mov	r0, r3
 8003644:	f006 ff5c 	bl	800a500 <memcmp>
 8003648:	4603      	mov	r3, r0
 800364a:	2b00      	cmp	r3, #0
 800364c:	d002      	beq.n	8003654 <mpu_load_firmware+0x9c>
            return -2;
 800364e:	f06f 0301 	mvn.w	r3, #1
 8003652:	e028      	b.n	80036a6 <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write) {
 8003654:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003656:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003658:	4413      	add	r3, r2
 800365a:	84fb      	strh	r3, [r7, #38]	; 0x26
 800365c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800365e:	89fb      	ldrh	r3, [r7, #14]
 8003660:	429a      	cmp	r2, r3
 8003662:	d3c6      	bcc.n	80035f2 <mpu_load_firmware+0x3a>
    }

    /* Set program start address. */
    tmp[0] = start_addr >> 8;
 8003664:	89bb      	ldrh	r3, [r7, #12]
 8003666:	0a1b      	lsrs	r3, r3, #8
 8003668:	b29b      	uxth	r3, r3
 800366a:	b2db      	uxtb	r3, r3
 800366c:	743b      	strb	r3, [r7, #16]
    tmp[1] = start_addr & 0xFF;
 800366e:	89bb      	ldrh	r3, [r7, #12]
 8003670:	b2db      	uxtb	r3, r3
 8003672:	747b      	strb	r3, [r7, #17]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 8003674:	4b0e      	ldr	r3, [pc, #56]	; (80036b0 <mpu_load_firmware+0xf8>)
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	7818      	ldrb	r0, [r3, #0]
 800367a:	4b0d      	ldr	r3, [pc, #52]	; (80036b0 <mpu_load_firmware+0xf8>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	7e99      	ldrb	r1, [r3, #26]
 8003680:	f107 0310 	add.w	r3, r7, #16
 8003684:	2202      	movs	r2, #2
 8003686:	f7fd ff8b 	bl	80015a0 <MPU_Write_Len>
 800368a:	4603      	mov	r3, r0
 800368c:	2b00      	cmp	r3, #0
 800368e:	d002      	beq.n	8003696 <mpu_load_firmware+0xde>
        return -1;
 8003690:	f04f 33ff 	mov.w	r3, #4294967295
 8003694:	e007      	b.n	80036a6 <mpu_load_firmware+0xee>

    st.chip_cfg.dmp_loaded = 1;
 8003696:	4b06      	ldr	r3, [pc, #24]	; (80036b0 <mpu_load_firmware+0xf8>)
 8003698:	2201      	movs	r2, #1
 800369a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 800369e:	4a04      	ldr	r2, [pc, #16]	; (80036b0 <mpu_load_firmware+0xf8>)
 80036a0:	88fb      	ldrh	r3, [r7, #6]
 80036a2:	84d3      	strh	r3, [r2, #38]	; 0x26
    return 0;
 80036a4:	2300      	movs	r3, #0
}
 80036a6:	4618      	mov	r0, r3
 80036a8:	3728      	adds	r7, #40	; 0x28
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}
 80036ae:	bf00      	nop
 80036b0:	20000000 	.word	0x20000000

080036b4 <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b084      	sub	sp, #16
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	4603      	mov	r3, r0
 80036bc:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
 80036be:	4b26      	ldr	r3, [pc, #152]	; (8003758 <mpu_set_dmp_state+0xa4>)
 80036c0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80036c4:	79fa      	ldrb	r2, [r7, #7]
 80036c6:	429a      	cmp	r2, r3
 80036c8:	d101      	bne.n	80036ce <mpu_set_dmp_state+0x1a>
        return 0;
 80036ca:	2300      	movs	r3, #0
 80036cc:	e040      	b.n	8003750 <mpu_set_dmp_state+0x9c>

    if (enable) {
 80036ce:	79fb      	ldrb	r3, [r7, #7]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d027      	beq.n	8003724 <mpu_set_dmp_state+0x70>
        if (!st.chip_cfg.dmp_loaded)
 80036d4:	4b20      	ldr	r3, [pc, #128]	; (8003758 <mpu_set_dmp_state+0xa4>)
 80036d6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d102      	bne.n	80036e4 <mpu_set_dmp_state+0x30>
            return -1;
 80036de:	f04f 33ff 	mov.w	r3, #4294967295
 80036e2:	e035      	b.n	8003750 <mpu_set_dmp_state+0x9c>
        /* Disable data ready interrupt. */
        set_int_enable(0);
 80036e4:	2000      	movs	r0, #0
 80036e6:	f7fe f8f7 	bl	80018d8 <set_int_enable>
        /* Disable bypass mode. */
        mpu_set_bypass(0);
 80036ea:	2000      	movs	r0, #0
 80036ec:	f7fe fff4 	bl	80026d8 <mpu_set_bypass>
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 80036f0:	4b19      	ldr	r3, [pc, #100]	; (8003758 <mpu_set_dmp_state+0xa4>)
 80036f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80036f4:	4618      	mov	r0, r3
 80036f6:	f7fe fdab 	bl	8002250 <mpu_set_sample_rate>
        /* Remove FIFO elements. */
        tmp = 0;
 80036fa:	2300      	movs	r3, #0
 80036fc:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 80036fe:	4b16      	ldr	r3, [pc, #88]	; (8003758 <mpu_set_dmp_state+0xa4>)
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	7818      	ldrb	r0, [r3, #0]
 8003704:	f107 030f 	add.w	r3, r7, #15
 8003708:	2201      	movs	r2, #1
 800370a:	2123      	movs	r1, #35	; 0x23
 800370c:	f7fd ff48 	bl	80015a0 <MPU_Write_Len>
        st.chip_cfg.dmp_on = 1;
 8003710:	4b11      	ldr	r3, [pc, #68]	; (8003758 <mpu_set_dmp_state+0xa4>)
 8003712:	2201      	movs	r2, #1
 8003714:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        /* Enable DMP interrupt. */
        set_int_enable(1);
 8003718:	2001      	movs	r0, #1
 800371a:	f7fe f8dd 	bl	80018d8 <set_int_enable>
        mpu_reset_fifo();
 800371e:	f7fe fac5 	bl	8001cac <mpu_reset_fifo>
 8003722:	e014      	b.n	800374e <mpu_set_dmp_state+0x9a>
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
 8003724:	2000      	movs	r0, #0
 8003726:	f7fe f8d7 	bl	80018d8 <set_int_enable>
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
 800372a:	4b0b      	ldr	r3, [pc, #44]	; (8003758 <mpu_set_dmp_state+0xa4>)
 800372c:	7c1b      	ldrb	r3, [r3, #16]
 800372e:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 8003730:	4b09      	ldr	r3, [pc, #36]	; (8003758 <mpu_set_dmp_state+0xa4>)
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	7818      	ldrb	r0, [r3, #0]
 8003736:	f107 030f 	add.w	r3, r7, #15
 800373a:	2201      	movs	r2, #1
 800373c:	2123      	movs	r1, #35	; 0x23
 800373e:	f7fd ff2f 	bl	80015a0 <MPU_Write_Len>
        st.chip_cfg.dmp_on = 0;
 8003742:	4b05      	ldr	r3, [pc, #20]	; (8003758 <mpu_set_dmp_state+0xa4>)
 8003744:	2200      	movs	r2, #0
 8003746:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        mpu_reset_fifo();
 800374a:	f7fe faaf 	bl	8001cac <mpu_reset_fifo>
    }
    return 0;
 800374e:	2300      	movs	r3, #0
}
 8003750:	4618      	mov	r0, r3
 8003752:	3710      	adds	r7, #16
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}
 8003758:	20000000 	.word	0x20000000

0800375c <run_self_test>:
                                           0, 0, 1};
//MPU6050
//:0,
//    ,
uint8_t run_self_test(void)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b08a      	sub	sp, #40	; 0x28
 8003760:	af00      	add	r7, sp, #0
	int result;
	//char test_packet[4] = {0};
	long gyro[3], accel[3]; 
	result = mpu_run_self_test(gyro, accel);
 8003762:	f107 020c 	add.w	r2, r7, #12
 8003766:	f107 0318 	add.w	r3, r7, #24
 800376a:	4611      	mov	r1, r2
 800376c:	4618      	mov	r0, r3
 800376e:	f7ff fdab 	bl	80032c8 <mpu_run_self_test>
 8003772:	6278      	str	r0, [r7, #36]	; 0x24
	if (result == 0x3) 
 8003774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003776:	2b03      	cmp	r3, #3
 8003778:	d14d      	bne.n	8003816 <run_self_test+0xba>
		/* Test passed. We can trust the gyro data here, so let's push it down
		* to the DMP.
		*/
		float sens;
		unsigned short accel_sens;
		mpu_get_gyro_sens(&sens);
 800377a:	f107 0308 	add.w	r3, r7, #8
 800377e:	4618      	mov	r0, r3
 8003780:	f7fe fdcc 	bl	800231c <mpu_get_gyro_sens>
		gyro[0] = (long)(gyro[0] * sens);
 8003784:	69bb      	ldr	r3, [r7, #24]
 8003786:	ee07 3a90 	vmov	s15, r3
 800378a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800378e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003792:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003796:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800379a:	ee17 3a90 	vmov	r3, s15
 800379e:	61bb      	str	r3, [r7, #24]
		gyro[1] = (long)(gyro[1] * sens);
 80037a0:	69fb      	ldr	r3, [r7, #28]
 80037a2:	ee07 3a90 	vmov	s15, r3
 80037a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80037aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80037ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037b2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80037b6:	ee17 3a90 	vmov	r3, s15
 80037ba:	61fb      	str	r3, [r7, #28]
		gyro[2] = (long)(gyro[2] * sens);
 80037bc:	6a3b      	ldr	r3, [r7, #32]
 80037be:	ee07 3a90 	vmov	s15, r3
 80037c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80037c6:	edd7 7a02 	vldr	s15, [r7, #8]
 80037ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80037d2:	ee17 3a90 	vmov	r3, s15
 80037d6:	623b      	str	r3, [r7, #32]
		dmp_set_gyro_bias(gyro);
 80037d8:	f107 0318 	add.w	r3, r7, #24
 80037dc:	4618      	mov	r0, r3
 80037de:	f000 fb3b 	bl	8003e58 <dmp_set_gyro_bias>
		mpu_get_accel_sens(&accel_sens);
 80037e2:	1dbb      	adds	r3, r7, #6
 80037e4:	4618      	mov	r0, r3
 80037e6:	f7fe fdd1 	bl	800238c <mpu_get_accel_sens>
		accel[0] *= accel_sens;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	88fa      	ldrh	r2, [r7, #6]
 80037ee:	fb02 f303 	mul.w	r3, r2, r3
 80037f2:	60fb      	str	r3, [r7, #12]
		accel[1] *= accel_sens;
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	88fa      	ldrh	r2, [r7, #6]
 80037f8:	fb02 f303 	mul.w	r3, r2, r3
 80037fc:	613b      	str	r3, [r7, #16]
		accel[2] *= accel_sens;
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	88fa      	ldrh	r2, [r7, #6]
 8003802:	fb02 f303 	mul.w	r3, r2, r3
 8003806:	617b      	str	r3, [r7, #20]
		dmp_set_accel_bias(accel);
 8003808:	f107 030c 	add.w	r3, r7, #12
 800380c:	4618      	mov	r0, r3
 800380e:	f000 fc07 	bl	8004020 <dmp_set_accel_bias>
		return 0;
 8003812:	2300      	movs	r3, #0
 8003814:	e000      	b.n	8003818 <run_self_test+0xbc>
	}else return 1;
 8003816:	2301      	movs	r3, #1
}
 8003818:	4618      	mov	r0, r3
 800381a:	3728      	adds	r7, #40	; 0x28
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}

08003820 <inv_orientation_matrix_to_scalar>:
//
unsigned short inv_orientation_matrix_to_scalar(
    const signed char *mtx)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b084      	sub	sp, #16
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
       YZX  000_010_001
       ZXY  001_000_010
       ZYX  000_001_010
     */

    scalar = inv_row_2_scale(mtx);
 8003828:	6878      	ldr	r0, [r7, #4]
 800382a:	f000 f821 	bl	8003870 <inv_row_2_scale>
 800382e:	4603      	mov	r3, r0
 8003830:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	3303      	adds	r3, #3
 8003836:	4618      	mov	r0, r3
 8003838:	f000 f81a 	bl	8003870 <inv_row_2_scale>
 800383c:	4603      	mov	r3, r0
 800383e:	00db      	lsls	r3, r3, #3
 8003840:	b21a      	sxth	r2, r3
 8003842:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003846:	4313      	orrs	r3, r2
 8003848:	b21b      	sxth	r3, r3
 800384a:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	3306      	adds	r3, #6
 8003850:	4618      	mov	r0, r3
 8003852:	f000 f80d 	bl	8003870 <inv_row_2_scale>
 8003856:	4603      	mov	r3, r0
 8003858:	019b      	lsls	r3, r3, #6
 800385a:	b21a      	sxth	r2, r3
 800385c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003860:	4313      	orrs	r3, r2
 8003862:	b21b      	sxth	r3, r3
 8003864:	81fb      	strh	r3, [r7, #14]


    return scalar;
 8003866:	89fb      	ldrh	r3, [r7, #14]
}
 8003868:	4618      	mov	r0, r3
 800386a:	3710      	adds	r7, #16
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}

08003870 <inv_row_2_scale>:
//
unsigned short inv_row_2_scale(const signed char *row)
{
 8003870:	b480      	push	{r7}
 8003872:	b085      	sub	sp, #20
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
    unsigned short b;

    if (row[0] > 0)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f993 3000 	ldrsb.w	r3, [r3]
 800387e:	2b00      	cmp	r3, #0
 8003880:	dd02      	ble.n	8003888 <inv_row_2_scale+0x18>
        b = 0;
 8003882:	2300      	movs	r3, #0
 8003884:	81fb      	strh	r3, [r7, #14]
 8003886:	e02d      	b.n	80038e4 <inv_row_2_scale+0x74>
    else if (row[0] < 0)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f993 3000 	ldrsb.w	r3, [r3]
 800388e:	2b00      	cmp	r3, #0
 8003890:	da02      	bge.n	8003898 <inv_row_2_scale+0x28>
        b = 4;
 8003892:	2304      	movs	r3, #4
 8003894:	81fb      	strh	r3, [r7, #14]
 8003896:	e025      	b.n	80038e4 <inv_row_2_scale+0x74>
    else if (row[1] > 0)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	3301      	adds	r3, #1
 800389c:	f993 3000 	ldrsb.w	r3, [r3]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	dd02      	ble.n	80038aa <inv_row_2_scale+0x3a>
        b = 1;
 80038a4:	2301      	movs	r3, #1
 80038a6:	81fb      	strh	r3, [r7, #14]
 80038a8:	e01c      	b.n	80038e4 <inv_row_2_scale+0x74>
    else if (row[1] < 0)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	3301      	adds	r3, #1
 80038ae:	f993 3000 	ldrsb.w	r3, [r3]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	da02      	bge.n	80038bc <inv_row_2_scale+0x4c>
        b = 5;
 80038b6:	2305      	movs	r3, #5
 80038b8:	81fb      	strh	r3, [r7, #14]
 80038ba:	e013      	b.n	80038e4 <inv_row_2_scale+0x74>
    else if (row[2] > 0)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	3302      	adds	r3, #2
 80038c0:	f993 3000 	ldrsb.w	r3, [r3]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	dd02      	ble.n	80038ce <inv_row_2_scale+0x5e>
        b = 2;
 80038c8:	2302      	movs	r3, #2
 80038ca:	81fb      	strh	r3, [r7, #14]
 80038cc:	e00a      	b.n	80038e4 <inv_row_2_scale+0x74>
    else if (row[2] < 0)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	3302      	adds	r3, #2
 80038d2:	f993 3000 	ldrsb.w	r3, [r3]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	da02      	bge.n	80038e0 <inv_row_2_scale+0x70>
        b = 6;
 80038da:	2306      	movs	r3, #6
 80038dc:	81fb      	strh	r3, [r7, #14]
 80038de:	e001      	b.n	80038e4 <inv_row_2_scale+0x74>
    else
        b = 7;      // error
 80038e0:	2307      	movs	r3, #7
 80038e2:	81fb      	strh	r3, [r7, #14]
    return b;
 80038e4:	89fb      	ldrh	r3, [r7, #14]
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3714      	adds	r7, #20
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr

080038f2 <mget_ms>:
//,.
void mget_ms(unsigned long *time)
{
 80038f2:	b480      	push	{r7}
 80038f4:	b083      	sub	sp, #12
 80038f6:	af00      	add	r7, sp, #0
 80038f8:	6078      	str	r0, [r7, #4]

}
 80038fa:	bf00      	nop
 80038fc:	370c      	adds	r7, #12
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr
	...

08003908 <mpu_dmp_init>:
//mpu6050,dmp
//:0,
//    ,
uint8_t mpu_dmp_init(void)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b082      	sub	sp, #8
 800390c:	af00      	add	r7, sp, #0
	uint8_t res=0;
 800390e:	2300      	movs	r3, #0
 8003910:	71fb      	strb	r3, [r7, #7]
	//MPU_IIC_Init(); 	//IIC
	if(mpu_init()==0)	//MPU6050
 8003912:	f7fe f83b 	bl	800198c <mpu_init>
 8003916:	4603      	mov	r3, r0
 8003918:	2b00      	cmp	r3, #0
 800391a:	d15c      	bne.n	80039d6 <mpu_dmp_init+0xce>
	{	 
		res=mpu_set_sensors(INV_XYZ_GYRO|INV_XYZ_ACCEL);//
 800391c:	2078      	movs	r0, #120	; 0x78
 800391e:	f7fe fdd7 	bl	80024d0 <mpu_set_sensors>
 8003922:	4603      	mov	r3, r0
 8003924:	71fb      	strb	r3, [r7, #7]
		if(res)return 1; 
 8003926:	79fb      	ldrb	r3, [r7, #7]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d001      	beq.n	8003930 <mpu_dmp_init+0x28>
 800392c:	2301      	movs	r3, #1
 800392e:	e055      	b.n	80039dc <mpu_dmp_init+0xd4>
		res=mpu_configure_fifo(INV_XYZ_GYRO|INV_XYZ_ACCEL);//FIFO
 8003930:	2078      	movs	r0, #120	; 0x78
 8003932:	f7fe fd7b 	bl	800242c <mpu_configure_fifo>
 8003936:	4603      	mov	r3, r0
 8003938:	71fb      	strb	r3, [r7, #7]
		if(res)return 2; 
 800393a:	79fb      	ldrb	r3, [r7, #7]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d001      	beq.n	8003944 <mpu_dmp_init+0x3c>
 8003940:	2302      	movs	r3, #2
 8003942:	e04b      	b.n	80039dc <mpu_dmp_init+0xd4>
		res=mpu_set_sample_rate(DEFAULT_MPU_HZ);	//
 8003944:	2064      	movs	r0, #100	; 0x64
 8003946:	f7fe fc83 	bl	8002250 <mpu_set_sample_rate>
 800394a:	4603      	mov	r3, r0
 800394c:	71fb      	strb	r3, [r7, #7]
		if(res)return 3; 
 800394e:	79fb      	ldrb	r3, [r7, #7]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d001      	beq.n	8003958 <mpu_dmp_init+0x50>
 8003954:	2303      	movs	r3, #3
 8003956:	e041      	b.n	80039dc <mpu_dmp_init+0xd4>
		res=dmp_load_motion_driver_firmware();		//dmp
 8003958:	f000 f97c 	bl	8003c54 <dmp_load_motion_driver_firmware>
 800395c:	4603      	mov	r3, r0
 800395e:	71fb      	strb	r3, [r7, #7]
		if(res)return 4; 
 8003960:	79fb      	ldrb	r3, [r7, #7]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d001      	beq.n	800396a <mpu_dmp_init+0x62>
 8003966:	2304      	movs	r3, #4
 8003968:	e038      	b.n	80039dc <mpu_dmp_init+0xd4>
		res=dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_orientation));//
 800396a:	481e      	ldr	r0, [pc, #120]	; (80039e4 <mpu_dmp_init+0xdc>)
 800396c:	f7ff ff58 	bl	8003820 <inv_orientation_matrix_to_scalar>
 8003970:	4603      	mov	r3, r0
 8003972:	4618      	mov	r0, r3
 8003974:	f000 f97e 	bl	8003c74 <dmp_set_orientation>
 8003978:	4603      	mov	r3, r0
 800397a:	71fb      	strb	r3, [r7, #7]
		if(res)return 5; 
 800397c:	79fb      	ldrb	r3, [r7, #7]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d001      	beq.n	8003986 <mpu_dmp_init+0x7e>
 8003982:	2305      	movs	r3, #5
 8003984:	e02a      	b.n	80039dc <mpu_dmp_init+0xd4>
		res=dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT|DMP_FEATURE_TAP|	//dmp
 8003986:	f240 1073 	movw	r0, #371	; 0x173
 800398a:	f000 feab 	bl	80046e4 <dmp_enable_feature>
 800398e:	4603      	mov	r3, r0
 8003990:	71fb      	strb	r3, [r7, #7]
		    DMP_FEATURE_ANDROID_ORIENT|DMP_FEATURE_SEND_RAW_ACCEL|DMP_FEATURE_SEND_CAL_GYRO|
		    DMP_FEATURE_GYRO_CAL);
		if(res)return 6; 
 8003992:	79fb      	ldrb	r3, [r7, #7]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d001      	beq.n	800399c <mpu_dmp_init+0x94>
 8003998:	2306      	movs	r3, #6
 800399a:	e01f      	b.n	80039dc <mpu_dmp_init+0xd4>
		res=dmp_set_fifo_rate(DEFAULT_MPU_HZ);	//DMP(200Hz)
 800399c:	2064      	movs	r0, #100	; 0x64
 800399e:	f000 fc17 	bl	80041d0 <dmp_set_fifo_rate>
 80039a2:	4603      	mov	r3, r0
 80039a4:	71fb      	strb	r3, [r7, #7]
		if(res)return 7;   
 80039a6:	79fb      	ldrb	r3, [r7, #7]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d001      	beq.n	80039b0 <mpu_dmp_init+0xa8>
 80039ac:	2307      	movs	r3, #7
 80039ae:	e015      	b.n	80039dc <mpu_dmp_init+0xd4>
		res=run_self_test();		//
 80039b0:	f7ff fed4 	bl	800375c <run_self_test>
 80039b4:	4603      	mov	r3, r0
 80039b6:	71fb      	strb	r3, [r7, #7]
		if(res)return 8;    
 80039b8:	79fb      	ldrb	r3, [r7, #7]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d001      	beq.n	80039c2 <mpu_dmp_init+0xba>
 80039be:	2308      	movs	r3, #8
 80039c0:	e00c      	b.n	80039dc <mpu_dmp_init+0xd4>
		res=mpu_set_dmp_state(1);	//DMP
 80039c2:	2001      	movs	r0, #1
 80039c4:	f7ff fe76 	bl	80036b4 <mpu_set_dmp_state>
 80039c8:	4603      	mov	r3, r0
 80039ca:	71fb      	strb	r3, [r7, #7]
		if(res)return 9;     
 80039cc:	79fb      	ldrb	r3, [r7, #7]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d003      	beq.n	80039da <mpu_dmp_init+0xd2>
 80039d2:	2309      	movs	r3, #9
 80039d4:	e002      	b.n	80039dc <mpu_dmp_init+0xd4>
	}else return 10;
 80039d6:	230a      	movs	r3, #10
 80039d8:	e000      	b.n	80039dc <mpu_dmp_init+0xd4>
	return 0;
 80039da:	2300      	movs	r3, #0
}
 80039dc:	4618      	mov	r0, r3
 80039de:	3708      	adds	r7, #8
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	2000002c 	.word	0x2000002c

080039e8 <mpu_dmp_get_data>:
//roll:  :0.1   :-180.0<---> +180.0
//yaw:   :0.1   :-180.0<---> +180.0
//:0,
//    ,
uint8_t mpu_dmp_get_data(float *pitch,float *roll,float *yaw)
{
 80039e8:	b5b0      	push	{r4, r5, r7, lr}
 80039ea:	b094      	sub	sp, #80	; 0x50
 80039ec:	af02      	add	r7, sp, #8
 80039ee:	60f8      	str	r0, [r7, #12]
 80039f0:	60b9      	str	r1, [r7, #8]
 80039f2:	607a      	str	r2, [r7, #4]
	float q0=1.0f,q1=0.0f,q2=0.0f,q3=0.0f;
 80039f4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80039f8:	647b      	str	r3, [r7, #68]	; 0x44
 80039fa:	f04f 0300 	mov.w	r3, #0
 80039fe:	643b      	str	r3, [r7, #64]	; 0x40
 8003a00:	f04f 0300 	mov.w	r3, #0
 8003a04:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a06:	f04f 0300 	mov.w	r3, #0
 8003a0a:	63bb      	str	r3, [r7, #56]	; 0x38
	unsigned long sensor_timestamp;
	short gyro[3], accel[3], sensors;
	unsigned char more;
	long quat[4]; 
	if(dmp_read_fifo(gyro, accel, quat, &sensor_timestamp, &sensors,&more))return 1;	 
 8003a0c:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8003a10:	f107 0210 	add.w	r2, r7, #16
 8003a14:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8003a18:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8003a1c:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8003a20:	9301      	str	r3, [sp, #4]
 8003a22:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8003a26:	9300      	str	r3, [sp, #0]
 8003a28:	4623      	mov	r3, r4
 8003a2a:	f001 f845 	bl	8004ab8 <dmp_read_fifo>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d001      	beq.n	8003a38 <mpu_dmp_get_data+0x50>
 8003a34:	2301      	movs	r3, #1
 8003a36:	e100      	b.n	8003c3a <mpu_dmp_get_data+0x252>
	if (sensors & INV_XYZ_ACCEL)
	send_packet(PACKET_TYPE_ACCEL, accel); */
	/* Unlike gyro and accel, quaternions are written to the FIFO in the body frame, q30.
	 * The orientation is set by the scalar passed to dmp_set_orientation during initialization. 
	**/
	if(sensors&INV_WXYZ_QUAT) 
 8003a38:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8003a3c:	b29b      	uxth	r3, r3
 8003a3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	f000 80f8 	beq.w	8003c38 <mpu_dmp_get_data+0x250>
	{
		q0 = quat[0] / q30;	//q30
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	ee07 3a90 	vmov	s15, r3
 8003a4e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003a52:	eddf 6a7f 	vldr	s13, [pc, #508]	; 8003c50 <mpu_dmp_get_data+0x268>
 8003a56:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a5a:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
		q1 = quat[1] / q30;
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	ee07 3a90 	vmov	s15, r3
 8003a64:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003a68:	eddf 6a79 	vldr	s13, [pc, #484]	; 8003c50 <mpu_dmp_get_data+0x268>
 8003a6c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a70:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
		q2 = quat[2] / q30;
 8003a74:	69bb      	ldr	r3, [r7, #24]
 8003a76:	ee07 3a90 	vmov	s15, r3
 8003a7a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003a7e:	eddf 6a74 	vldr	s13, [pc, #464]	; 8003c50 <mpu_dmp_get_data+0x268>
 8003a82:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a86:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
		q3 = quat[3] / q30; 
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	ee07 3a90 	vmov	s15, r3
 8003a90:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003a94:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8003c50 <mpu_dmp_get_data+0x268>
 8003a98:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a9c:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		////
		*pitch = asin(-2 * q1 * q3 + 2 * q0* q2)* 57.3;	// pitch
 8003aa0:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8003aa4:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8003aa8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003aac:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003ab0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ab4:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003ab8:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8003abc:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003ac0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003ac4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ac8:	ee17 0a90 	vmov	r0, s15
 8003acc:	f7fc fd4c 	bl	8000568 <__aeabi_f2d>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	460c      	mov	r4, r1
 8003ad4:	ec44 3b10 	vmov	d0, r3, r4
 8003ad8:	f007 fe36 	bl	800b748 <asin>
 8003adc:	ec51 0b10 	vmov	r0, r1, d0
 8003ae0:	a359      	add	r3, pc, #356	; (adr r3, 8003c48 <mpu_dmp_get_data+0x260>)
 8003ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ae6:	f7fc fd97 	bl	8000618 <__aeabi_dmul>
 8003aea:	4603      	mov	r3, r0
 8003aec:	460c      	mov	r4, r1
 8003aee:	4618      	mov	r0, r3
 8003af0:	4621      	mov	r1, r4
 8003af2:	f7fd f841 	bl	8000b78 <__aeabi_d2f>
 8003af6:	4602      	mov	r2, r0
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	601a      	str	r2, [r3, #0]
		*roll  = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2* q2 + 1)* 57.3;	// roll
 8003afc:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003b00:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003b04:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003b08:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003b0c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003b10:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8003b14:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8003b18:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b20:	ee17 0a90 	vmov	r0, s15
 8003b24:	f7fc fd20 	bl	8000568 <__aeabi_f2d>
 8003b28:	4604      	mov	r4, r0
 8003b2a:	460d      	mov	r5, r1
 8003b2c:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8003b30:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8003b34:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003b38:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8003b3c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003b40:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003b44:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8003b48:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003b4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b54:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003b58:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003b5c:	ee17 0a90 	vmov	r0, s15
 8003b60:	f7fc fd02 	bl	8000568 <__aeabi_f2d>
 8003b64:	4602      	mov	r2, r0
 8003b66:	460b      	mov	r3, r1
 8003b68:	ec43 2b11 	vmov	d1, r2, r3
 8003b6c:	ec45 4b10 	vmov	d0, r4, r5
 8003b70:	f007 fe42 	bl	800b7f8 <atan2>
 8003b74:	ec51 0b10 	vmov	r0, r1, d0
 8003b78:	a333      	add	r3, pc, #204	; (adr r3, 8003c48 <mpu_dmp_get_data+0x260>)
 8003b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b7e:	f7fc fd4b 	bl	8000618 <__aeabi_dmul>
 8003b82:	4603      	mov	r3, r0
 8003b84:	460c      	mov	r4, r1
 8003b86:	4618      	mov	r0, r3
 8003b88:	4621      	mov	r1, r4
 8003b8a:	f7fc fff5 	bl	8000b78 <__aeabi_d2f>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	601a      	str	r2, [r3, #0]
		*yaw   = atan2(2*(q1*q2 + q0*q3),q0*q0+q1*q1-q2*q2-q3*q3) * 57.3;	//yaw
 8003b94:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8003b98:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003b9c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ba0:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8003ba4:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003ba8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003bac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bb0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003bb4:	ee17 0a90 	vmov	r0, s15
 8003bb8:	f7fc fcd6 	bl	8000568 <__aeabi_f2d>
 8003bbc:	4604      	mov	r4, r0
 8003bbe:	460d      	mov	r5, r1
 8003bc0:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8003bc4:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003bc8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003bcc:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 8003bd0:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8003bd4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003bd8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003bdc:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8003be0:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003be4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003be8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003bec:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8003bf0:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003bf4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003bf8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003bfc:	ee17 0a90 	vmov	r0, s15
 8003c00:	f7fc fcb2 	bl	8000568 <__aeabi_f2d>
 8003c04:	4602      	mov	r2, r0
 8003c06:	460b      	mov	r3, r1
 8003c08:	ec43 2b11 	vmov	d1, r2, r3
 8003c0c:	ec45 4b10 	vmov	d0, r4, r5
 8003c10:	f007 fdf2 	bl	800b7f8 <atan2>
 8003c14:	ec51 0b10 	vmov	r0, r1, d0
 8003c18:	a30b      	add	r3, pc, #44	; (adr r3, 8003c48 <mpu_dmp_get_data+0x260>)
 8003c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c1e:	f7fc fcfb 	bl	8000618 <__aeabi_dmul>
 8003c22:	4603      	mov	r3, r0
 8003c24:	460c      	mov	r4, r1
 8003c26:	4618      	mov	r0, r3
 8003c28:	4621      	mov	r1, r4
 8003c2a:	f7fc ffa5 	bl	8000b78 <__aeabi_d2f>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	601a      	str	r2, [r3, #0]
	}else return 2;
	return 0;
 8003c34:	2300      	movs	r3, #0
 8003c36:	e000      	b.n	8003c3a <mpu_dmp_get_data+0x252>
	}else return 2;
 8003c38:	2302      	movs	r3, #2
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3748      	adds	r7, #72	; 0x48
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bdb0      	pop	{r4, r5, r7, pc}
 8003c42:	bf00      	nop
 8003c44:	f3af 8000 	nop.w
 8003c48:	66666666 	.word	0x66666666
 8003c4c:	404ca666 	.word	0x404ca666
 8003c50:	4e800000 	.word	0x4e800000

08003c54 <dmp_load_motion_driver_firmware>:
/**
 *  @brief  Load the DMP with this image.
 *  @return 0 if successful.
 */
int dmp_load_motion_driver_firmware(void)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	af00      	add	r7, sp, #0
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress,
 8003c58:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c5c:	23c8      	movs	r3, #200	; 0xc8
 8003c5e:	4904      	ldr	r1, [pc, #16]	; (8003c70 <dmp_load_motion_driver_firmware+0x1c>)
 8003c60:	f640 30f6 	movw	r0, #3062	; 0xbf6
 8003c64:	f7ff fca8 	bl	80035b8 <mpu_load_firmware>
 8003c68:	4603      	mov	r3, r0
        DMP_SAMPLE_RATE);
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	0800c490 	.word	0x0800c490

08003c74 <dmp_set_orientation>:
 *  @e inv_orientation_matrix_to_scalar.
 *  @param[in]  orient  Gyro and accel orientation in body frame.
 *  @return     0 if successful.
 */
int dmp_set_orientation(unsigned short orient)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b088      	sub	sp, #32
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	80fb      	strh	r3, [r7, #6]
    unsigned char gyro_regs[3], accel_regs[3];
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 8003c7e:	4a71      	ldr	r2, [pc, #452]	; (8003e44 <dmp_set_orientation+0x1d0>)
 8003c80:	f107 0314 	add.w	r3, r7, #20
 8003c84:	6812      	ldr	r2, [r2, #0]
 8003c86:	4611      	mov	r1, r2
 8003c88:	8019      	strh	r1, [r3, #0]
 8003c8a:	3302      	adds	r3, #2
 8003c8c:	0c12      	lsrs	r2, r2, #16
 8003c8e:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 8003c90:	4a6d      	ldr	r2, [pc, #436]	; (8003e48 <dmp_set_orientation+0x1d4>)
 8003c92:	f107 0310 	add.w	r3, r7, #16
 8003c96:	6812      	ldr	r2, [r2, #0]
 8003c98:	4611      	mov	r1, r2
 8003c9a:	8019      	strh	r1, [r3, #0]
 8003c9c:	3302      	adds	r3, #2
 8003c9e:	0c12      	lsrs	r2, r2, #16
 8003ca0:	701a      	strb	r2, [r3, #0]
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 8003ca2:	4a6a      	ldr	r2, [pc, #424]	; (8003e4c <dmp_set_orientation+0x1d8>)
 8003ca4:	f107 030c 	add.w	r3, r7, #12
 8003ca8:	6812      	ldr	r2, [r2, #0]
 8003caa:	4611      	mov	r1, r2
 8003cac:	8019      	strh	r1, [r3, #0]
 8003cae:	3302      	adds	r3, #2
 8003cb0:	0c12      	lsrs	r2, r2, #16
 8003cb2:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_sign[3] = {DINA26, DINA46, DINA66};
 8003cb4:	4a66      	ldr	r2, [pc, #408]	; (8003e50 <dmp_set_orientation+0x1dc>)
 8003cb6:	f107 0308 	add.w	r3, r7, #8
 8003cba:	6812      	ldr	r2, [r2, #0]
 8003cbc:	4611      	mov	r1, r2
 8003cbe:	8019      	strh	r1, [r3, #0]
 8003cc0:	3302      	adds	r3, #2
 8003cc2:	0c12      	lsrs	r2, r2, #16
 8003cc4:	701a      	strb	r2, [r3, #0]

    gyro_regs[0] = gyro_axes[orient & 3];
 8003cc6:	88fb      	ldrh	r3, [r7, #6]
 8003cc8:	f003 0303 	and.w	r3, r3, #3
 8003ccc:	f107 0220 	add.w	r2, r7, #32
 8003cd0:	4413      	add	r3, r2
 8003cd2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003cd6:	773b      	strb	r3, [r7, #28]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 8003cd8:	88fb      	ldrh	r3, [r7, #6]
 8003cda:	08db      	lsrs	r3, r3, #3
 8003cdc:	b29b      	uxth	r3, r3
 8003cde:	f003 0303 	and.w	r3, r3, #3
 8003ce2:	f107 0220 	add.w	r2, r7, #32
 8003ce6:	4413      	add	r3, r2
 8003ce8:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003cec:	777b      	strb	r3, [r7, #29]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 8003cee:	88fb      	ldrh	r3, [r7, #6]
 8003cf0:	099b      	lsrs	r3, r3, #6
 8003cf2:	b29b      	uxth	r3, r3
 8003cf4:	f003 0303 	and.w	r3, r3, #3
 8003cf8:	f107 0220 	add.w	r2, r7, #32
 8003cfc:	4413      	add	r3, r2
 8003cfe:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003d02:	77bb      	strb	r3, [r7, #30]
    accel_regs[0] = accel_axes[orient & 3];
 8003d04:	88fb      	ldrh	r3, [r7, #6]
 8003d06:	f003 0303 	and.w	r3, r3, #3
 8003d0a:	f107 0220 	add.w	r2, r7, #32
 8003d0e:	4413      	add	r3, r2
 8003d10:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003d14:	763b      	strb	r3, [r7, #24]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 8003d16:	88fb      	ldrh	r3, [r7, #6]
 8003d18:	08db      	lsrs	r3, r3, #3
 8003d1a:	b29b      	uxth	r3, r3
 8003d1c:	f003 0303 	and.w	r3, r3, #3
 8003d20:	f107 0220 	add.w	r2, r7, #32
 8003d24:	4413      	add	r3, r2
 8003d26:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003d2a:	767b      	strb	r3, [r7, #25]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 8003d2c:	88fb      	ldrh	r3, [r7, #6]
 8003d2e:	099b      	lsrs	r3, r3, #6
 8003d30:	b29b      	uxth	r3, r3
 8003d32:	f003 0303 	and.w	r3, r3, #3
 8003d36:	f107 0220 	add.w	r2, r7, #32
 8003d3a:	4413      	add	r3, r2
 8003d3c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003d40:	76bb      	strb	r3, [r7, #26]

    /* Chip-to-body, axes only. */
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 8003d42:	f107 031c 	add.w	r3, r7, #28
 8003d46:	461a      	mov	r2, r3
 8003d48:	2103      	movs	r1, #3
 8003d4a:	f240 4026 	movw	r0, #1062	; 0x426
 8003d4e:	f7ff fb8f 	bl	8003470 <mpu_write_mem>
 8003d52:	4603      	mov	r3, r0
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d002      	beq.n	8003d5e <dmp_set_orientation+0xea>
        return -1;
 8003d58:	f04f 33ff 	mov.w	r3, #4294967295
 8003d5c:	e06e      	b.n	8003e3c <dmp_set_orientation+0x1c8>
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 8003d5e:	f107 0318 	add.w	r3, r7, #24
 8003d62:	461a      	mov	r2, r3
 8003d64:	2103      	movs	r1, #3
 8003d66:	f240 402a 	movw	r0, #1066	; 0x42a
 8003d6a:	f7ff fb81 	bl	8003470 <mpu_write_mem>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d002      	beq.n	8003d7a <dmp_set_orientation+0x106>
        return -1;
 8003d74:	f04f 33ff 	mov.w	r3, #4294967295
 8003d78:	e060      	b.n	8003e3c <dmp_set_orientation+0x1c8>

    memcpy(gyro_regs, gyro_sign, 3);
 8003d7a:	f107 031c 	add.w	r3, r7, #28
 8003d7e:	f107 020c 	add.w	r2, r7, #12
 8003d82:	6812      	ldr	r2, [r2, #0]
 8003d84:	4611      	mov	r1, r2
 8003d86:	8019      	strh	r1, [r3, #0]
 8003d88:	3302      	adds	r3, #2
 8003d8a:	0c12      	lsrs	r2, r2, #16
 8003d8c:	701a      	strb	r2, [r3, #0]
    memcpy(accel_regs, accel_sign, 3);
 8003d8e:	f107 0318 	add.w	r3, r7, #24
 8003d92:	f107 0208 	add.w	r2, r7, #8
 8003d96:	6812      	ldr	r2, [r2, #0]
 8003d98:	4611      	mov	r1, r2
 8003d9a:	8019      	strh	r1, [r3, #0]
 8003d9c:	3302      	adds	r3, #2
 8003d9e:	0c12      	lsrs	r2, r2, #16
 8003da0:	701a      	strb	r2, [r3, #0]
    if (orient & 4) {
 8003da2:	88fb      	ldrh	r3, [r7, #6]
 8003da4:	f003 0304 	and.w	r3, r3, #4
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d009      	beq.n	8003dc0 <dmp_set_orientation+0x14c>
        gyro_regs[0] |= 1;
 8003dac:	7f3b      	ldrb	r3, [r7, #28]
 8003dae:	f043 0301 	orr.w	r3, r3, #1
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	773b      	strb	r3, [r7, #28]
        accel_regs[0] |= 1;
 8003db6:	7e3b      	ldrb	r3, [r7, #24]
 8003db8:	f043 0301 	orr.w	r3, r3, #1
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	763b      	strb	r3, [r7, #24]
    }
    if (orient & 0x20) {
 8003dc0:	88fb      	ldrh	r3, [r7, #6]
 8003dc2:	f003 0320 	and.w	r3, r3, #32
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d009      	beq.n	8003dde <dmp_set_orientation+0x16a>
        gyro_regs[1] |= 1;
 8003dca:	7f7b      	ldrb	r3, [r7, #29]
 8003dcc:	f043 0301 	orr.w	r3, r3, #1
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	777b      	strb	r3, [r7, #29]
        accel_regs[1] |= 1;
 8003dd4:	7e7b      	ldrb	r3, [r7, #25]
 8003dd6:	f043 0301 	orr.w	r3, r3, #1
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	767b      	strb	r3, [r7, #25]
    }
    if (orient & 0x100) {
 8003dde:	88fb      	ldrh	r3, [r7, #6]
 8003de0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d009      	beq.n	8003dfc <dmp_set_orientation+0x188>
        gyro_regs[2] |= 1;
 8003de8:	7fbb      	ldrb	r3, [r7, #30]
 8003dea:	f043 0301 	orr.w	r3, r3, #1
 8003dee:	b2db      	uxtb	r3, r3
 8003df0:	77bb      	strb	r3, [r7, #30]
        accel_regs[2] |= 1;
 8003df2:	7ebb      	ldrb	r3, [r7, #26]
 8003df4:	f043 0301 	orr.w	r3, r3, #1
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	76bb      	strb	r3, [r7, #26]
    }

    /* Chip-to-body, sign only. */
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 8003dfc:	f107 031c 	add.w	r3, r7, #28
 8003e00:	461a      	mov	r2, r3
 8003e02:	2103      	movs	r1, #3
 8003e04:	f44f 6088 	mov.w	r0, #1088	; 0x440
 8003e08:	f7ff fb32 	bl	8003470 <mpu_write_mem>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d002      	beq.n	8003e18 <dmp_set_orientation+0x1a4>
        return -1;
 8003e12:	f04f 33ff 	mov.w	r3, #4294967295
 8003e16:	e011      	b.n	8003e3c <dmp_set_orientation+0x1c8>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 8003e18:	f107 0318 	add.w	r3, r7, #24
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	2103      	movs	r1, #3
 8003e20:	f240 4031 	movw	r0, #1073	; 0x431
 8003e24:	f7ff fb24 	bl	8003470 <mpu_write_mem>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d002      	beq.n	8003e34 <dmp_set_orientation+0x1c0>
        return -1;
 8003e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8003e32:	e003      	b.n	8003e3c <dmp_set_orientation+0x1c8>
    dmp.orient = orient;
 8003e34:	4a07      	ldr	r2, [pc, #28]	; (8003e54 <dmp_set_orientation+0x1e0>)
 8003e36:	88fb      	ldrh	r3, [r7, #6]
 8003e38:	8113      	strh	r3, [r2, #8]
    return 0;
 8003e3a:	2300      	movs	r3, #0
}
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	3720      	adds	r7, #32
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}
 8003e44:	0800c3f4 	.word	0x0800c3f4
 8003e48:	0800c3f8 	.word	0x0800c3f8
 8003e4c:	0800c3fc 	.word	0x0800c3fc
 8003e50:	0800c400 	.word	0x0800c400
 8003e54:	200016e0 	.word	0x200016e0

08003e58 <dmp_set_gyro_bias>:
 *  overwrite the biases written to this location once a new one is computed.
 *  @param[in]  bias    Gyro biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_gyro_bias(long *bias)
{
 8003e58:	b590      	push	{r4, r7, lr}
 8003e5a:	b087      	sub	sp, #28
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
    long gyro_bias_body[3];
    unsigned char regs[4];

    gyro_bias_body[0] = bias[dmp.orient & 3];
 8003e60:	4b6d      	ldr	r3, [pc, #436]	; (8004018 <dmp_set_gyro_bias+0x1c0>)
 8003e62:	891b      	ldrh	r3, [r3, #8]
 8003e64:	f003 0303 	and.w	r3, r3, #3
 8003e68:	009b      	lsls	r3, r3, #2
 8003e6a:	687a      	ldr	r2, [r7, #4]
 8003e6c:	4413      	add	r3, r2
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	60fb      	str	r3, [r7, #12]
    if (dmp.orient & 4)
 8003e72:	4b69      	ldr	r3, [pc, #420]	; (8004018 <dmp_set_gyro_bias+0x1c0>)
 8003e74:	891b      	ldrh	r3, [r3, #8]
 8003e76:	f003 0304 	and.w	r3, r3, #4
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d002      	beq.n	8003e84 <dmp_set_gyro_bias+0x2c>
        gyro_bias_body[0] *= -1;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	425b      	negs	r3, r3
 8003e82:	60fb      	str	r3, [r7, #12]
    gyro_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8003e84:	4b64      	ldr	r3, [pc, #400]	; (8004018 <dmp_set_gyro_bias+0x1c0>)
 8003e86:	891b      	ldrh	r3, [r3, #8]
 8003e88:	08db      	lsrs	r3, r3, #3
 8003e8a:	b29b      	uxth	r3, r3
 8003e8c:	f003 0303 	and.w	r3, r3, #3
 8003e90:	009b      	lsls	r3, r3, #2
 8003e92:	687a      	ldr	r2, [r7, #4]
 8003e94:	4413      	add	r3, r2
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	613b      	str	r3, [r7, #16]
    if (dmp.orient & 0x20)
 8003e9a:	4b5f      	ldr	r3, [pc, #380]	; (8004018 <dmp_set_gyro_bias+0x1c0>)
 8003e9c:	891b      	ldrh	r3, [r3, #8]
 8003e9e:	f003 0320 	and.w	r3, r3, #32
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d002      	beq.n	8003eac <dmp_set_gyro_bias+0x54>
        gyro_bias_body[1] *= -1;
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	425b      	negs	r3, r3
 8003eaa:	613b      	str	r3, [r7, #16]
    gyro_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8003eac:	4b5a      	ldr	r3, [pc, #360]	; (8004018 <dmp_set_gyro_bias+0x1c0>)
 8003eae:	891b      	ldrh	r3, [r3, #8]
 8003eb0:	099b      	lsrs	r3, r3, #6
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	f003 0303 	and.w	r3, r3, #3
 8003eb8:	009b      	lsls	r3, r3, #2
 8003eba:	687a      	ldr	r2, [r7, #4]
 8003ebc:	4413      	add	r3, r2
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	617b      	str	r3, [r7, #20]
    if (dmp.orient & 0x100)
 8003ec2:	4b55      	ldr	r3, [pc, #340]	; (8004018 <dmp_set_gyro_bias+0x1c0>)
 8003ec4:	891b      	ldrh	r3, [r3, #8]
 8003ec6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d002      	beq.n	8003ed4 <dmp_set_gyro_bias+0x7c>
        gyro_bias_body[2] *= -1;
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	425b      	negs	r3, r3
 8003ed2:	617b      	str	r3, [r7, #20]
#ifdef EMPL_NO_64BIT
    gyro_bias_body[0] = (long)(((float)gyro_bias_body[0] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[1] = (long)(((float)gyro_bias_body[1] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[2] = (long)(((float)gyro_bias_body[2] * GYRO_SF) / 1073741824.f);
#else
    gyro_bias_body[0] = (long)(((long long)gyro_bias_body[0] * GYRO_SF) >> 30);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8003eda:	4a50      	ldr	r2, [pc, #320]	; (800401c <dmp_set_gyro_bias+0x1c4>)
 8003edc:	fb02 f104 	mul.w	r1, r2, r4
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	fb02 f203 	mul.w	r2, r2, r3
 8003ee6:	440a      	add	r2, r1
 8003ee8:	494c      	ldr	r1, [pc, #304]	; (800401c <dmp_set_gyro_bias+0x1c4>)
 8003eea:	fba3 3401 	umull	r3, r4, r3, r1
 8003eee:	4422      	add	r2, r4
 8003ef0:	4614      	mov	r4, r2
 8003ef2:	f04f 0100 	mov.w	r1, #0
 8003ef6:	f04f 0200 	mov.w	r2, #0
 8003efa:	0f99      	lsrs	r1, r3, #30
 8003efc:	ea41 0184 	orr.w	r1, r1, r4, lsl #2
 8003f00:	17a2      	asrs	r2, r4, #30
 8003f02:	460b      	mov	r3, r1
 8003f04:	60fb      	str	r3, [r7, #12]
    gyro_bias_body[1] = (long)(((long long)gyro_bias_body[1] * GYRO_SF) >> 30);
 8003f06:	693b      	ldr	r3, [r7, #16]
 8003f08:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8003f0c:	4a43      	ldr	r2, [pc, #268]	; (800401c <dmp_set_gyro_bias+0x1c4>)
 8003f0e:	fb02 f104 	mul.w	r1, r2, r4
 8003f12:	2200      	movs	r2, #0
 8003f14:	fb02 f203 	mul.w	r2, r2, r3
 8003f18:	440a      	add	r2, r1
 8003f1a:	4940      	ldr	r1, [pc, #256]	; (800401c <dmp_set_gyro_bias+0x1c4>)
 8003f1c:	fba3 3401 	umull	r3, r4, r3, r1
 8003f20:	4422      	add	r2, r4
 8003f22:	4614      	mov	r4, r2
 8003f24:	f04f 0100 	mov.w	r1, #0
 8003f28:	f04f 0200 	mov.w	r2, #0
 8003f2c:	0f99      	lsrs	r1, r3, #30
 8003f2e:	ea41 0184 	orr.w	r1, r1, r4, lsl #2
 8003f32:	17a2      	asrs	r2, r4, #30
 8003f34:	460b      	mov	r3, r1
 8003f36:	613b      	str	r3, [r7, #16]
    gyro_bias_body[2] = (long)(((long long)gyro_bias_body[2] * GYRO_SF) >> 30);
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8003f3e:	4a37      	ldr	r2, [pc, #220]	; (800401c <dmp_set_gyro_bias+0x1c4>)
 8003f40:	fb02 f104 	mul.w	r1, r2, r4
 8003f44:	2200      	movs	r2, #0
 8003f46:	fb02 f203 	mul.w	r2, r2, r3
 8003f4a:	440a      	add	r2, r1
 8003f4c:	4933      	ldr	r1, [pc, #204]	; (800401c <dmp_set_gyro_bias+0x1c4>)
 8003f4e:	fba3 3401 	umull	r3, r4, r3, r1
 8003f52:	4422      	add	r2, r4
 8003f54:	4614      	mov	r4, r2
 8003f56:	f04f 0100 	mov.w	r1, #0
 8003f5a:	f04f 0200 	mov.w	r2, #0
 8003f5e:	0f99      	lsrs	r1, r3, #30
 8003f60:	ea41 0184 	orr.w	r1, r1, r4, lsl #2
 8003f64:	17a2      	asrs	r2, r4, #30
 8003f66:	460b      	mov	r3, r1
 8003f68:	617b      	str	r3, [r7, #20]
#endif

    regs[0] = (unsigned char)((gyro_bias_body[0] >> 24) & 0xFF);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	161b      	asrs	r3, r3, #24
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	723b      	strb	r3, [r7, #8]
    regs[1] = (unsigned char)((gyro_bias_body[0] >> 16) & 0xFF);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	141b      	asrs	r3, r3, #16
 8003f76:	b2db      	uxtb	r3, r3
 8003f78:	727b      	strb	r3, [r7, #9]
    regs[2] = (unsigned char)((gyro_bias_body[0] >> 8) & 0xFF);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	121b      	asrs	r3, r3, #8
 8003f7e:	b2db      	uxtb	r3, r3
 8003f80:	72bb      	strb	r3, [r7, #10]
    regs[3] = (unsigned char)(gyro_bias_body[0] & 0xFF);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	72fb      	strb	r3, [r7, #11]
    if (mpu_write_mem(D_EXT_GYRO_BIAS_X, 4, regs))
 8003f88:	f107 0308 	add.w	r3, r7, #8
 8003f8c:	461a      	mov	r2, r3
 8003f8e:	2104      	movs	r1, #4
 8003f90:	f44f 7074 	mov.w	r0, #976	; 0x3d0
 8003f94:	f7ff fa6c 	bl	8003470 <mpu_write_mem>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d002      	beq.n	8003fa4 <dmp_set_gyro_bias+0x14c>
        return -1;
 8003f9e:	f04f 33ff 	mov.w	r3, #4294967295
 8003fa2:	e034      	b.n	800400e <dmp_set_gyro_bias+0x1b6>

    regs[0] = (unsigned char)((gyro_bias_body[1] >> 24) & 0xFF);
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	161b      	asrs	r3, r3, #24
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	723b      	strb	r3, [r7, #8]
    regs[1] = (unsigned char)((gyro_bias_body[1] >> 16) & 0xFF);
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	141b      	asrs	r3, r3, #16
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	727b      	strb	r3, [r7, #9]
    regs[2] = (unsigned char)((gyro_bias_body[1] >> 8) & 0xFF);
 8003fb4:	693b      	ldr	r3, [r7, #16]
 8003fb6:	121b      	asrs	r3, r3, #8
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	72bb      	strb	r3, [r7, #10]
    regs[3] = (unsigned char)(gyro_bias_body[1] & 0xFF);
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	b2db      	uxtb	r3, r3
 8003fc0:	72fb      	strb	r3, [r7, #11]
    if (mpu_write_mem(D_EXT_GYRO_BIAS_Y, 4, regs))
 8003fc2:	f107 0308 	add.w	r3, r7, #8
 8003fc6:	461a      	mov	r2, r3
 8003fc8:	2104      	movs	r1, #4
 8003fca:	f44f 7075 	mov.w	r0, #980	; 0x3d4
 8003fce:	f7ff fa4f 	bl	8003470 <mpu_write_mem>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d002      	beq.n	8003fde <dmp_set_gyro_bias+0x186>
        return -1;
 8003fd8:	f04f 33ff 	mov.w	r3, #4294967295
 8003fdc:	e017      	b.n	800400e <dmp_set_gyro_bias+0x1b6>

    regs[0] = (unsigned char)((gyro_bias_body[2] >> 24) & 0xFF);
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	161b      	asrs	r3, r3, #24
 8003fe2:	b2db      	uxtb	r3, r3
 8003fe4:	723b      	strb	r3, [r7, #8]
    regs[1] = (unsigned char)((gyro_bias_body[2] >> 16) & 0xFF);
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	141b      	asrs	r3, r3, #16
 8003fea:	b2db      	uxtb	r3, r3
 8003fec:	727b      	strb	r3, [r7, #9]
    regs[2] = (unsigned char)((gyro_bias_body[2] >> 8) & 0xFF);
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	121b      	asrs	r3, r3, #8
 8003ff2:	b2db      	uxtb	r3, r3
 8003ff4:	72bb      	strb	r3, [r7, #10]
    regs[3] = (unsigned char)(gyro_bias_body[2] & 0xFF);
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_EXT_GYRO_BIAS_Z, 4, regs);
 8003ffc:	f107 0308 	add.w	r3, r7, #8
 8004000:	461a      	mov	r2, r3
 8004002:	2104      	movs	r1, #4
 8004004:	f44f 7076 	mov.w	r0, #984	; 0x3d8
 8004008:	f7ff fa32 	bl	8003470 <mpu_write_mem>
 800400c:	4603      	mov	r3, r0
}
 800400e:	4618      	mov	r0, r3
 8004010:	371c      	adds	r7, #28
 8004012:	46bd      	mov	sp, r7
 8004014:	bd90      	pop	{r4, r7, pc}
 8004016:	bf00      	nop
 8004018:	200016e0 	.word	0x200016e0
 800401c:	02cae309 	.word	0x02cae309

08004020 <dmp_set_accel_bias>:
 *  These biases will be removed from the DMP 6-axis quaternion.
 *  @param[in]  bias    Accel biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_accel_bias(long *bias)
{
 8004020:	b590      	push	{r4, r7, lr}
 8004022:	b08d      	sub	sp, #52	; 0x34
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
    long accel_bias_body[3];
    unsigned char regs[12];
    long long accel_sf;
    unsigned short accel_sens;

    mpu_get_accel_sens(&accel_sens);
 8004028:	f107 030e 	add.w	r3, r7, #14
 800402c:	4618      	mov	r0, r3
 800402e:	f7fe f9ad 	bl	800238c <mpu_get_accel_sens>
    accel_sf = (long long)accel_sens << 15;
 8004032:	89fb      	ldrh	r3, [r7, #14]
 8004034:	b299      	uxth	r1, r3
 8004036:	f04f 0200 	mov.w	r2, #0
 800403a:	f04f 0300 	mov.w	r3, #0
 800403e:	f04f 0400 	mov.w	r4, #0
 8004042:	03d4      	lsls	r4, r2, #15
 8004044:	ea44 4451 	orr.w	r4, r4, r1, lsr #17
 8004048:	03cb      	lsls	r3, r1, #15
 800404a:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
    //__no_operation();

    accel_bias_body[0] = bias[dmp.orient & 3];
 800404e:	4b5f      	ldr	r3, [pc, #380]	; (80041cc <dmp_set_accel_bias+0x1ac>)
 8004050:	891b      	ldrh	r3, [r3, #8]
 8004052:	f003 0303 	and.w	r3, r3, #3
 8004056:	009b      	lsls	r3, r3, #2
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	4413      	add	r3, r2
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	61fb      	str	r3, [r7, #28]
    if (dmp.orient & 4)
 8004060:	4b5a      	ldr	r3, [pc, #360]	; (80041cc <dmp_set_accel_bias+0x1ac>)
 8004062:	891b      	ldrh	r3, [r3, #8]
 8004064:	f003 0304 	and.w	r3, r3, #4
 8004068:	2b00      	cmp	r3, #0
 800406a:	d002      	beq.n	8004072 <dmp_set_accel_bias+0x52>
        accel_bias_body[0] *= -1;
 800406c:	69fb      	ldr	r3, [r7, #28]
 800406e:	425b      	negs	r3, r3
 8004070:	61fb      	str	r3, [r7, #28]
    accel_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8004072:	4b56      	ldr	r3, [pc, #344]	; (80041cc <dmp_set_accel_bias+0x1ac>)
 8004074:	891b      	ldrh	r3, [r3, #8]
 8004076:	08db      	lsrs	r3, r3, #3
 8004078:	b29b      	uxth	r3, r3
 800407a:	f003 0303 	and.w	r3, r3, #3
 800407e:	009b      	lsls	r3, r3, #2
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	4413      	add	r3, r2
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	623b      	str	r3, [r7, #32]
    if (dmp.orient & 0x20)
 8004088:	4b50      	ldr	r3, [pc, #320]	; (80041cc <dmp_set_accel_bias+0x1ac>)
 800408a:	891b      	ldrh	r3, [r3, #8]
 800408c:	f003 0320 	and.w	r3, r3, #32
 8004090:	2b00      	cmp	r3, #0
 8004092:	d002      	beq.n	800409a <dmp_set_accel_bias+0x7a>
        accel_bias_body[1] *= -1;
 8004094:	6a3b      	ldr	r3, [r7, #32]
 8004096:	425b      	negs	r3, r3
 8004098:	623b      	str	r3, [r7, #32]
    accel_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 800409a:	4b4c      	ldr	r3, [pc, #304]	; (80041cc <dmp_set_accel_bias+0x1ac>)
 800409c:	891b      	ldrh	r3, [r3, #8]
 800409e:	099b      	lsrs	r3, r3, #6
 80040a0:	b29b      	uxth	r3, r3
 80040a2:	f003 0303 	and.w	r3, r3, #3
 80040a6:	009b      	lsls	r3, r3, #2
 80040a8:	687a      	ldr	r2, [r7, #4]
 80040aa:	4413      	add	r3, r2
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	627b      	str	r3, [r7, #36]	; 0x24
    if (dmp.orient & 0x100)
 80040b0:	4b46      	ldr	r3, [pc, #280]	; (80041cc <dmp_set_accel_bias+0x1ac>)
 80040b2:	891b      	ldrh	r3, [r3, #8]
 80040b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d002      	beq.n	80040c2 <dmp_set_accel_bias+0xa2>
        accel_bias_body[2] *= -1;
 80040bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040be:	425b      	negs	r3, r3
 80040c0:	627b      	str	r3, [r7, #36]	; 0x24
#ifdef EMPL_NO_64BIT
    accel_bias_body[0] = (long)(((float)accel_bias_body[0] * accel_sf) / 1073741824.f);
    accel_bias_body[1] = (long)(((float)accel_bias_body[1] * accel_sf) / 1073741824.f);
    accel_bias_body[2] = (long)(((float)accel_bias_body[2] * accel_sf) / 1073741824.f);
#else
    accel_bias_body[0] = (long)(((long long)accel_bias_body[0] * accel_sf) >> 30);
 80040c2:	69fb      	ldr	r3, [r7, #28]
 80040c4:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80040c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040ca:	fb04 f102 	mul.w	r1, r4, r2
 80040ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80040d0:	fb03 f202 	mul.w	r2, r3, r2
 80040d4:	440a      	add	r2, r1
 80040d6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80040d8:	fba1 3403 	umull	r3, r4, r1, r3
 80040dc:	4422      	add	r2, r4
 80040de:	4614      	mov	r4, r2
 80040e0:	f04f 0100 	mov.w	r1, #0
 80040e4:	f04f 0200 	mov.w	r2, #0
 80040e8:	0f99      	lsrs	r1, r3, #30
 80040ea:	ea41 0184 	orr.w	r1, r1, r4, lsl #2
 80040ee:	17a2      	asrs	r2, r4, #30
 80040f0:	460b      	mov	r3, r1
 80040f2:	61fb      	str	r3, [r7, #28]
    accel_bias_body[1] = (long)(((long long)accel_bias_body[1] * accel_sf) >> 30);
 80040f4:	6a3b      	ldr	r3, [r7, #32]
 80040f6:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80040fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040fc:	fb04 f102 	mul.w	r1, r4, r2
 8004100:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004102:	fb03 f202 	mul.w	r2, r3, r2
 8004106:	440a      	add	r2, r1
 8004108:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800410a:	fba1 3403 	umull	r3, r4, r1, r3
 800410e:	4422      	add	r2, r4
 8004110:	4614      	mov	r4, r2
 8004112:	f04f 0100 	mov.w	r1, #0
 8004116:	f04f 0200 	mov.w	r2, #0
 800411a:	0f99      	lsrs	r1, r3, #30
 800411c:	ea41 0184 	orr.w	r1, r1, r4, lsl #2
 8004120:	17a2      	asrs	r2, r4, #30
 8004122:	460b      	mov	r3, r1
 8004124:	623b      	str	r3, [r7, #32]
    accel_bias_body[2] = (long)(((long long)accel_bias_body[2] * accel_sf) >> 30);
 8004126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004128:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800412c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800412e:	fb04 f102 	mul.w	r1, r4, r2
 8004132:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004134:	fb03 f202 	mul.w	r2, r3, r2
 8004138:	440a      	add	r2, r1
 800413a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800413c:	fba1 3403 	umull	r3, r4, r1, r3
 8004140:	4422      	add	r2, r4
 8004142:	4614      	mov	r4, r2
 8004144:	f04f 0100 	mov.w	r1, #0
 8004148:	f04f 0200 	mov.w	r2, #0
 800414c:	0f99      	lsrs	r1, r3, #30
 800414e:	ea41 0184 	orr.w	r1, r1, r4, lsl #2
 8004152:	17a2      	asrs	r2, r4, #30
 8004154:	460b      	mov	r3, r1
 8004156:	627b      	str	r3, [r7, #36]	; 0x24
#endif

    regs[0] = (unsigned char)((accel_bias_body[0] >> 24) & 0xFF);
 8004158:	69fb      	ldr	r3, [r7, #28]
 800415a:	161b      	asrs	r3, r3, #24
 800415c:	b2db      	uxtb	r3, r3
 800415e:	743b      	strb	r3, [r7, #16]
    regs[1] = (unsigned char)((accel_bias_body[0] >> 16) & 0xFF);
 8004160:	69fb      	ldr	r3, [r7, #28]
 8004162:	141b      	asrs	r3, r3, #16
 8004164:	b2db      	uxtb	r3, r3
 8004166:	747b      	strb	r3, [r7, #17]
    regs[2] = (unsigned char)((accel_bias_body[0] >> 8) & 0xFF);
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	121b      	asrs	r3, r3, #8
 800416c:	b2db      	uxtb	r3, r3
 800416e:	74bb      	strb	r3, [r7, #18]
    regs[3] = (unsigned char)(accel_bias_body[0] & 0xFF);
 8004170:	69fb      	ldr	r3, [r7, #28]
 8004172:	b2db      	uxtb	r3, r3
 8004174:	74fb      	strb	r3, [r7, #19]
    regs[4] = (unsigned char)((accel_bias_body[1] >> 24) & 0xFF);
 8004176:	6a3b      	ldr	r3, [r7, #32]
 8004178:	161b      	asrs	r3, r3, #24
 800417a:	b2db      	uxtb	r3, r3
 800417c:	753b      	strb	r3, [r7, #20]
    regs[5] = (unsigned char)((accel_bias_body[1] >> 16) & 0xFF);
 800417e:	6a3b      	ldr	r3, [r7, #32]
 8004180:	141b      	asrs	r3, r3, #16
 8004182:	b2db      	uxtb	r3, r3
 8004184:	757b      	strb	r3, [r7, #21]
    regs[6] = (unsigned char)((accel_bias_body[1] >> 8) & 0xFF);
 8004186:	6a3b      	ldr	r3, [r7, #32]
 8004188:	121b      	asrs	r3, r3, #8
 800418a:	b2db      	uxtb	r3, r3
 800418c:	75bb      	strb	r3, [r7, #22]
    regs[7] = (unsigned char)(accel_bias_body[1] & 0xFF);
 800418e:	6a3b      	ldr	r3, [r7, #32]
 8004190:	b2db      	uxtb	r3, r3
 8004192:	75fb      	strb	r3, [r7, #23]
    regs[8] = (unsigned char)((accel_bias_body[2] >> 24) & 0xFF);
 8004194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004196:	161b      	asrs	r3, r3, #24
 8004198:	b2db      	uxtb	r3, r3
 800419a:	763b      	strb	r3, [r7, #24]
    regs[9] = (unsigned char)((accel_bias_body[2] >> 16) & 0xFF);
 800419c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800419e:	141b      	asrs	r3, r3, #16
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	767b      	strb	r3, [r7, #25]
    regs[10] = (unsigned char)((accel_bias_body[2] >> 8) & 0xFF);
 80041a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041a6:	121b      	asrs	r3, r3, #8
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	76bb      	strb	r3, [r7, #26]
    regs[11] = (unsigned char)(accel_bias_body[2] & 0xFF);
 80041ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ae:	b2db      	uxtb	r3, r3
 80041b0:	76fb      	strb	r3, [r7, #27]
    return mpu_write_mem(D_ACCEL_BIAS, 12, regs);
 80041b2:	f107 0310 	add.w	r3, r7, #16
 80041b6:	461a      	mov	r2, r3
 80041b8:	210c      	movs	r1, #12
 80041ba:	f44f 7025 	mov.w	r0, #660	; 0x294
 80041be:	f7ff f957 	bl	8003470 <mpu_write_mem>
 80041c2:	4603      	mov	r3, r0
}
 80041c4:	4618      	mov	r0, r3
 80041c6:	3734      	adds	r7, #52	; 0x34
 80041c8:	46bd      	mov	sp, r7
 80041ca:	bd90      	pop	{r4, r7, pc}
 80041cc:	200016e0 	.word	0x200016e0

080041d0 <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b088      	sub	sp, #32
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	4603      	mov	r3, r0
 80041d8:	80fb      	strh	r3, [r7, #6]
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 80041da:	4a1f      	ldr	r2, [pc, #124]	; (8004258 <dmp_set_fifo_rate+0x88>)
 80041dc:	f107 0310 	add.w	r3, r7, #16
 80041e0:	ca07      	ldmia	r2, {r0, r1, r2}
 80041e2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
 80041e6:	88fb      	ldrh	r3, [r7, #6]
 80041e8:	2bc8      	cmp	r3, #200	; 0xc8
 80041ea:	d902      	bls.n	80041f2 <dmp_set_fifo_rate+0x22>
        return -1;
 80041ec:	f04f 33ff 	mov.w	r3, #4294967295
 80041f0:	e02e      	b.n	8004250 <dmp_set_fifo_rate+0x80>
    div = DMP_SAMPLE_RATE / rate - 1;
 80041f2:	88fb      	ldrh	r3, [r7, #6]
 80041f4:	22c8      	movs	r2, #200	; 0xc8
 80041f6:	fb92 f3f3 	sdiv	r3, r2, r3
 80041fa:	b29b      	uxth	r3, r3
 80041fc:	3b01      	subs	r3, #1
 80041fe:	83fb      	strh	r3, [r7, #30]
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 8004200:	8bfb      	ldrh	r3, [r7, #30]
 8004202:	0a1b      	lsrs	r3, r3, #8
 8004204:	b29b      	uxth	r3, r3
 8004206:	b2db      	uxtb	r3, r3
 8004208:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(div & 0xFF);
 800420a:	8bfb      	ldrh	r3, [r7, #30]
 800420c:	b2db      	uxtb	r3, r3
 800420e:	727b      	strb	r3, [r7, #9]
    if (mpu_write_mem(D_0_22, 2, tmp))
 8004210:	f107 0308 	add.w	r3, r7, #8
 8004214:	461a      	mov	r2, r3
 8004216:	2102      	movs	r1, #2
 8004218:	f240 2016 	movw	r0, #534	; 0x216
 800421c:	f7ff f928 	bl	8003470 <mpu_write_mem>
 8004220:	4603      	mov	r3, r0
 8004222:	2b00      	cmp	r3, #0
 8004224:	d002      	beq.n	800422c <dmp_set_fifo_rate+0x5c>
        return -1;
 8004226:	f04f 33ff 	mov.w	r3, #4294967295
 800422a:	e011      	b.n	8004250 <dmp_set_fifo_rate+0x80>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
 800422c:	f107 0310 	add.w	r3, r7, #16
 8004230:	461a      	mov	r2, r3
 8004232:	210c      	movs	r1, #12
 8004234:	f640 20c1 	movw	r0, #2753	; 0xac1
 8004238:	f7ff f91a 	bl	8003470 <mpu_write_mem>
 800423c:	4603      	mov	r3, r0
 800423e:	2b00      	cmp	r3, #0
 8004240:	d002      	beq.n	8004248 <dmp_set_fifo_rate+0x78>
        return -1;
 8004242:	f04f 33ff 	mov.w	r3, #4294967295
 8004246:	e003      	b.n	8004250 <dmp_set_fifo_rate+0x80>

    dmp.fifo_rate = rate;
 8004248:	4a04      	ldr	r2, [pc, #16]	; (800425c <dmp_set_fifo_rate+0x8c>)
 800424a:	88fb      	ldrh	r3, [r7, #6]
 800424c:	8193      	strh	r3, [r2, #12]
    return 0;
 800424e:	2300      	movs	r3, #0
}
 8004250:	4618      	mov	r0, r3
 8004252:	3720      	adds	r7, #32
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}
 8004258:	0800c404 	.word	0x0800c404
 800425c:	200016e0 	.word	0x200016e0

08004260 <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b086      	sub	sp, #24
 8004264:	af00      	add	r7, sp, #0
 8004266:	4603      	mov	r3, r0
 8004268:	460a      	mov	r2, r1
 800426a:	71fb      	strb	r3, [r7, #7]
 800426c:	4613      	mov	r3, r2
 800426e:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
 8004270:	79fb      	ldrb	r3, [r7, #7]
 8004272:	f003 0307 	and.w	r3, r3, #7
 8004276:	2b00      	cmp	r3, #0
 8004278:	d003      	beq.n	8004282 <dmp_set_tap_thresh+0x22>
 800427a:	88bb      	ldrh	r3, [r7, #4]
 800427c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8004280:	d902      	bls.n	8004288 <dmp_set_tap_thresh+0x28>
        return -1;
 8004282:	f04f 33ff 	mov.w	r3, #4294967295
 8004286:	e10b      	b.n	80044a0 <dmp_set_tap_thresh+0x240>

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 8004288:	88bb      	ldrh	r3, [r7, #4]
 800428a:	ee07 3a90 	vmov	s15, r3
 800428e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004292:	eddf 6a85 	vldr	s13, [pc, #532]	; 80044a8 <dmp_set_tap_thresh+0x248>
 8004296:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800429a:	edc7 7a04 	vstr	s15, [r7, #16]

    mpu_get_accel_fsr(&accel_fsr);
 800429e:	f107 030b 	add.w	r3, r7, #11
 80042a2:	4618      	mov	r0, r3
 80042a4:	f7fd fe8c 	bl	8001fc0 <mpu_get_accel_fsr>
    switch (accel_fsr) {
 80042a8:	7afb      	ldrb	r3, [r7, #11]
 80042aa:	3b02      	subs	r3, #2
 80042ac:	2b0e      	cmp	r3, #14
 80042ae:	d87d      	bhi.n	80043ac <dmp_set_tap_thresh+0x14c>
 80042b0:	a201      	add	r2, pc, #4	; (adr r2, 80042b8 <dmp_set_tap_thresh+0x58>)
 80042b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042b6:	bf00      	nop
 80042b8:	080042f5 	.word	0x080042f5
 80042bc:	080043ad 	.word	0x080043ad
 80042c0:	08004323 	.word	0x08004323
 80042c4:	080043ad 	.word	0x080043ad
 80042c8:	080043ad 	.word	0x080043ad
 80042cc:	080043ad 	.word	0x080043ad
 80042d0:	08004351 	.word	0x08004351
 80042d4:	080043ad 	.word	0x080043ad
 80042d8:	080043ad 	.word	0x080043ad
 80042dc:	080043ad 	.word	0x080043ad
 80042e0:	080043ad 	.word	0x080043ad
 80042e4:	080043ad 	.word	0x080043ad
 80042e8:	080043ad 	.word	0x080043ad
 80042ec:	080043ad 	.word	0x080043ad
 80042f0:	0800437f 	.word	0x0800437f
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 80042f4:	edd7 7a04 	vldr	s15, [r7, #16]
 80042f8:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 80044ac <dmp_set_tap_thresh+0x24c>
 80042fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004300:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004304:	ee17 3a90 	vmov	r3, s15
 8004308:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 800430a:	edd7 7a04 	vldr	s15, [r7, #16]
 800430e:	ed9f 7a68 	vldr	s14, [pc, #416]	; 80044b0 <dmp_set_tap_thresh+0x250>
 8004312:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004316:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800431a:	ee17 3a90 	vmov	r3, s15
 800431e:	82bb      	strh	r3, [r7, #20]
        break;
 8004320:	e047      	b.n	80043b2 <dmp_set_tap_thresh+0x152>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 8004322:	edd7 7a04 	vldr	s15, [r7, #16]
 8004326:	ed9f 7a63 	vldr	s14, [pc, #396]	; 80044b4 <dmp_set_tap_thresh+0x254>
 800432a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800432e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004332:	ee17 3a90 	vmov	r3, s15
 8004336:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 8004338:	edd7 7a04 	vldr	s15, [r7, #16]
 800433c:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 80044b8 <dmp_set_tap_thresh+0x258>
 8004340:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004344:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004348:	ee17 3a90 	vmov	r3, s15
 800434c:	82bb      	strh	r3, [r7, #20]
        break;
 800434e:	e030      	b.n	80043b2 <dmp_set_tap_thresh+0x152>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 8004350:	edd7 7a04 	vldr	s15, [r7, #16]
 8004354:	ed9f 7a59 	vldr	s14, [pc, #356]	; 80044bc <dmp_set_tap_thresh+0x25c>
 8004358:	ee67 7a87 	vmul.f32	s15, s15, s14
 800435c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004360:	ee17 3a90 	vmov	r3, s15
 8004364:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 8004366:	edd7 7a04 	vldr	s15, [r7, #16]
 800436a:	ed9f 7a55 	vldr	s14, [pc, #340]	; 80044c0 <dmp_set_tap_thresh+0x260>
 800436e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004372:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004376:	ee17 3a90 	vmov	r3, s15
 800437a:	82bb      	strh	r3, [r7, #20]
        break;
 800437c:	e019      	b.n	80043b2 <dmp_set_tap_thresh+0x152>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 800437e:	edd7 7a04 	vldr	s15, [r7, #16]
 8004382:	ed9f 7a50 	vldr	s14, [pc, #320]	; 80044c4 <dmp_set_tap_thresh+0x264>
 8004386:	ee67 7a87 	vmul.f32	s15, s15, s14
 800438a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800438e:	ee17 3a90 	vmov	r3, s15
 8004392:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 8004394:	edd7 7a04 	vldr	s15, [r7, #16]
 8004398:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80044c8 <dmp_set_tap_thresh+0x268>
 800439c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80043a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043a4:	ee17 3a90 	vmov	r3, s15
 80043a8:	82bb      	strh	r3, [r7, #20]
        break;
 80043aa:	e002      	b.n	80043b2 <dmp_set_tap_thresh+0x152>
    default:
        return -1;
 80043ac:	f04f 33ff 	mov.w	r3, #4294967295
 80043b0:	e076      	b.n	80044a0 <dmp_set_tap_thresh+0x240>
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 80043b2:	8afb      	ldrh	r3, [r7, #22]
 80043b4:	0a1b      	lsrs	r3, r3, #8
 80043b6:	b29b      	uxth	r3, r3
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
 80043bc:	8afb      	ldrh	r3, [r7, #22]
 80043be:	b2db      	uxtb	r3, r3
 80043c0:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 80043c2:	8abb      	ldrh	r3, [r7, #20]
 80043c4:	0a1b      	lsrs	r3, r3, #8
 80043c6:	b29b      	uxth	r3, r3
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
 80043cc:	8abb      	ldrh	r3, [r7, #20]
 80043ce:	b2db      	uxtb	r3, r3
 80043d0:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X) {
 80043d2:	79fb      	ldrb	r3, [r7, #7]
 80043d4:	f003 0301 	and.w	r3, r3, #1
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d01c      	beq.n	8004416 <dmp_set_tap_thresh+0x1b6>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 80043dc:	f107 030c 	add.w	r3, r7, #12
 80043e0:	461a      	mov	r2, r3
 80043e2:	2102      	movs	r1, #2
 80043e4:	f44f 70ea 	mov.w	r0, #468	; 0x1d4
 80043e8:	f7ff f842 	bl	8003470 <mpu_write_mem>
 80043ec:	4603      	mov	r3, r0
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d002      	beq.n	80043f8 <dmp_set_tap_thresh+0x198>
            return -1;
 80043f2:	f04f 33ff 	mov.w	r3, #4294967295
 80043f6:	e053      	b.n	80044a0 <dmp_set_tap_thresh+0x240>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
 80043f8:	f107 030c 	add.w	r3, r7, #12
 80043fc:	3302      	adds	r3, #2
 80043fe:	461a      	mov	r2, r3
 8004400:	2102      	movs	r1, #2
 8004402:	f44f 7092 	mov.w	r0, #292	; 0x124
 8004406:	f7ff f833 	bl	8003470 <mpu_write_mem>
 800440a:	4603      	mov	r3, r0
 800440c:	2b00      	cmp	r3, #0
 800440e:	d002      	beq.n	8004416 <dmp_set_tap_thresh+0x1b6>
            return -1;
 8004410:	f04f 33ff 	mov.w	r3, #4294967295
 8004414:	e044      	b.n	80044a0 <dmp_set_tap_thresh+0x240>
    }
    if (axis & TAP_Y) {
 8004416:	79fb      	ldrb	r3, [r7, #7]
 8004418:	f003 0302 	and.w	r3, r3, #2
 800441c:	2b00      	cmp	r3, #0
 800441e:	d01c      	beq.n	800445a <dmp_set_tap_thresh+0x1fa>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 8004420:	f107 030c 	add.w	r3, r7, #12
 8004424:	461a      	mov	r2, r3
 8004426:	2102      	movs	r1, #2
 8004428:	f44f 70ec 	mov.w	r0, #472	; 0x1d8
 800442c:	f7ff f820 	bl	8003470 <mpu_write_mem>
 8004430:	4603      	mov	r3, r0
 8004432:	2b00      	cmp	r3, #0
 8004434:	d002      	beq.n	800443c <dmp_set_tap_thresh+0x1dc>
            return -1;
 8004436:	f04f 33ff 	mov.w	r3, #4294967295
 800443a:	e031      	b.n	80044a0 <dmp_set_tap_thresh+0x240>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
 800443c:	f107 030c 	add.w	r3, r7, #12
 8004440:	3302      	adds	r3, #2
 8004442:	461a      	mov	r2, r3
 8004444:	2102      	movs	r1, #2
 8004446:	f44f 7094 	mov.w	r0, #296	; 0x128
 800444a:	f7ff f811 	bl	8003470 <mpu_write_mem>
 800444e:	4603      	mov	r3, r0
 8004450:	2b00      	cmp	r3, #0
 8004452:	d002      	beq.n	800445a <dmp_set_tap_thresh+0x1fa>
            return -1;
 8004454:	f04f 33ff 	mov.w	r3, #4294967295
 8004458:	e022      	b.n	80044a0 <dmp_set_tap_thresh+0x240>
    }
    if (axis & TAP_Z) {
 800445a:	79fb      	ldrb	r3, [r7, #7]
 800445c:	f003 0304 	and.w	r3, r3, #4
 8004460:	2b00      	cmp	r3, #0
 8004462:	d01c      	beq.n	800449e <dmp_set_tap_thresh+0x23e>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 8004464:	f107 030c 	add.w	r3, r7, #12
 8004468:	461a      	mov	r2, r3
 800446a:	2102      	movs	r1, #2
 800446c:	f44f 70ee 	mov.w	r0, #476	; 0x1dc
 8004470:	f7fe fffe 	bl	8003470 <mpu_write_mem>
 8004474:	4603      	mov	r3, r0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d002      	beq.n	8004480 <dmp_set_tap_thresh+0x220>
            return -1;
 800447a:	f04f 33ff 	mov.w	r3, #4294967295
 800447e:	e00f      	b.n	80044a0 <dmp_set_tap_thresh+0x240>
        if (mpu_write_mem(D_1_44, 2, tmp+2))
 8004480:	f107 030c 	add.w	r3, r7, #12
 8004484:	3302      	adds	r3, #2
 8004486:	461a      	mov	r2, r3
 8004488:	2102      	movs	r1, #2
 800448a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800448e:	f7fe ffef 	bl	8003470 <mpu_write_mem>
 8004492:	4603      	mov	r3, r0
 8004494:	2b00      	cmp	r3, #0
 8004496:	d002      	beq.n	800449e <dmp_set_tap_thresh+0x23e>
            return -1;
 8004498:	f04f 33ff 	mov.w	r3, #4294967295
 800449c:	e000      	b.n	80044a0 <dmp_set_tap_thresh+0x240>
    }
    return 0;
 800449e:	2300      	movs	r3, #0
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3718      	adds	r7, #24
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	43480000 	.word	0x43480000
 80044ac:	46800000 	.word	0x46800000
 80044b0:	46400000 	.word	0x46400000
 80044b4:	46000000 	.word	0x46000000
 80044b8:	45c00000 	.word	0x45c00000
 80044bc:	45800000 	.word	0x45800000
 80044c0:	45400000 	.word	0x45400000
 80044c4:	45000000 	.word	0x45000000
 80044c8:	44c00000 	.word	0x44c00000

080044cc <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b084      	sub	sp, #16
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	4603      	mov	r3, r0
 80044d4:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp = 0;
 80044d6:	2300      	movs	r3, #0
 80044d8:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X)
 80044da:	79fb      	ldrb	r3, [r7, #7]
 80044dc:	f003 0301 	and.w	r3, r3, #1
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d004      	beq.n	80044ee <dmp_set_tap_axes+0x22>
        tmp |= 0x30;
 80044e4:	7bfb      	ldrb	r3, [r7, #15]
 80044e6:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80044ea:	b2db      	uxtb	r3, r3
 80044ec:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Y)
 80044ee:	79fb      	ldrb	r3, [r7, #7]
 80044f0:	f003 0302 	and.w	r3, r3, #2
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d004      	beq.n	8004502 <dmp_set_tap_axes+0x36>
        tmp |= 0x0C;
 80044f8:	7bfb      	ldrb	r3, [r7, #15]
 80044fa:	f043 030c 	orr.w	r3, r3, #12
 80044fe:	b2db      	uxtb	r3, r3
 8004500:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Z)
 8004502:	79fb      	ldrb	r3, [r7, #7]
 8004504:	f003 0304 	and.w	r3, r3, #4
 8004508:	2b00      	cmp	r3, #0
 800450a:	d004      	beq.n	8004516 <dmp_set_tap_axes+0x4a>
        tmp |= 0x03;
 800450c:	7bfb      	ldrb	r3, [r7, #15]
 800450e:	f043 0303 	orr.w	r3, r3, #3
 8004512:	b2db      	uxtb	r3, r3
 8004514:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_72, 1, &tmp);
 8004516:	f107 030f 	add.w	r3, r7, #15
 800451a:	461a      	mov	r2, r3
 800451c:	2101      	movs	r1, #1
 800451e:	f44f 70a4 	mov.w	r0, #328	; 0x148
 8004522:	f7fe ffa5 	bl	8003470 <mpu_write_mem>
 8004526:	4603      	mov	r3, r0
}
 8004528:	4618      	mov	r0, r3
 800452a:	3710      	adds	r7, #16
 800452c:	46bd      	mov	sp, r7
 800452e:	bd80      	pop	{r7, pc}

08004530 <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b084      	sub	sp, #16
 8004534:	af00      	add	r7, sp, #0
 8004536:	4603      	mov	r3, r0
 8004538:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (min_taps < 1)
 800453a:	79fb      	ldrb	r3, [r7, #7]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d102      	bne.n	8004546 <dmp_set_tap_count+0x16>
        min_taps = 1;
 8004540:	2301      	movs	r3, #1
 8004542:	71fb      	strb	r3, [r7, #7]
 8004544:	e004      	b.n	8004550 <dmp_set_tap_count+0x20>
    else if (min_taps > 4)
 8004546:	79fb      	ldrb	r3, [r7, #7]
 8004548:	2b04      	cmp	r3, #4
 800454a:	d901      	bls.n	8004550 <dmp_set_tap_count+0x20>
        min_taps = 4;
 800454c:	2304      	movs	r3, #4
 800454e:	71fb      	strb	r3, [r7, #7]

    tmp = min_taps - 1;
 8004550:	79fb      	ldrb	r3, [r7, #7]
 8004552:	3b01      	subs	r3, #1
 8004554:	b2db      	uxtb	r3, r3
 8004556:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_79, 1, &tmp);
 8004558:	f107 030f 	add.w	r3, r7, #15
 800455c:	461a      	mov	r2, r3
 800455e:	2101      	movs	r1, #1
 8004560:	f240 104f 	movw	r0, #335	; 0x14f
 8004564:	f7fe ff84 	bl	8003470 <mpu_write_mem>
 8004568:	4603      	mov	r3, r0
}
 800456a:	4618      	mov	r0, r3
 800456c:	3710      	adds	r7, #16
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}
	...

08004574 <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b084      	sub	sp, #16
 8004578:	af00      	add	r7, sp, #0
 800457a:	4603      	mov	r3, r0
 800457c:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 800457e:	88fb      	ldrh	r3, [r7, #6]
 8004580:	4a0c      	ldr	r2, [pc, #48]	; (80045b4 <dmp_set_tap_time+0x40>)
 8004582:	fba2 2303 	umull	r2, r3, r2, r3
 8004586:	089b      	lsrs	r3, r3, #2
 8004588:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 800458a:	89fb      	ldrh	r3, [r7, #14]
 800458c:	0a1b      	lsrs	r3, r3, #8
 800458e:	b29b      	uxth	r3, r3
 8004590:	b2db      	uxtb	r3, r3
 8004592:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8004594:	89fb      	ldrh	r3, [r7, #14]
 8004596:	b2db      	uxtb	r3, r3
 8004598:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 800459a:	f107 030c 	add.w	r3, r7, #12
 800459e:	461a      	mov	r2, r3
 80045a0:	2102      	movs	r1, #2
 80045a2:	f44f 70ef 	mov.w	r0, #478	; 0x1de
 80045a6:	f7fe ff63 	bl	8003470 <mpu_write_mem>
 80045aa:	4603      	mov	r3, r0
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3710      	adds	r7, #16
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}
 80045b4:	cccccccd 	.word	0xcccccccd

080045b8 <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b084      	sub	sp, #16
 80045bc:	af00      	add	r7, sp, #0
 80045be:	4603      	mov	r3, r0
 80045c0:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 80045c2:	88fb      	ldrh	r3, [r7, #6]
 80045c4:	4a0c      	ldr	r2, [pc, #48]	; (80045f8 <dmp_set_tap_time_multi+0x40>)
 80045c6:	fba2 2303 	umull	r2, r3, r2, r3
 80045ca:	089b      	lsrs	r3, r3, #2
 80045cc:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 80045ce:	89fb      	ldrh	r3, [r7, #14]
 80045d0:	0a1b      	lsrs	r3, r3, #8
 80045d2:	b29b      	uxth	r3, r3
 80045d4:	b2db      	uxtb	r3, r3
 80045d6:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 80045d8:	89fb      	ldrh	r3, [r7, #14]
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_218, 2, tmp);
 80045de:	f107 030c 	add.w	r3, r7, #12
 80045e2:	461a      	mov	r2, r3
 80045e4:	2102      	movs	r1, #2
 80045e6:	f44f 70ed 	mov.w	r0, #474	; 0x1da
 80045ea:	f7fe ff41 	bl	8003470 <mpu_write_mem>
 80045ee:	4603      	mov	r3, r0
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3710      	adds	r7, #16
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}
 80045f8:	cccccccd 	.word	0xcccccccd

080045fc <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b084      	sub	sp, #16
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	460b      	mov	r3, r1
 8004606:	807b      	strh	r3, [r7, #2]
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	4a13      	ldr	r2, [pc, #76]	; (8004658 <dmp_set_shake_reject_thresh+0x5c>)
 800460c:	fb82 1203 	smull	r1, r2, r2, r3
 8004610:	1192      	asrs	r2, r2, #6
 8004612:	17db      	asrs	r3, r3, #31
 8004614:	1ad3      	subs	r3, r2, r3
 8004616:	887a      	ldrh	r2, [r7, #2]
 8004618:	fb02 f303 	mul.w	r3, r2, r3
 800461c:	60fb      	str	r3, [r7, #12]
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	161b      	asrs	r3, r3, #24
 8004622:	b2db      	uxtb	r3, r3
 8004624:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	141b      	asrs	r3, r3, #16
 800462a:	b2db      	uxtb	r3, r3
 800462c:	727b      	strb	r3, [r7, #9]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	121b      	asrs	r3, r3, #8
 8004632:	b2db      	uxtb	r3, r3
 8004634:	72bb      	strb	r3, [r7, #10]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	b2db      	uxtb	r3, r3
 800463a:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_1_92, 4, tmp);
 800463c:	f107 0308 	add.w	r3, r7, #8
 8004640:	461a      	mov	r2, r3
 8004642:	2104      	movs	r1, #4
 8004644:	f44f 70ae 	mov.w	r0, #348	; 0x15c
 8004648:	f7fe ff12 	bl	8003470 <mpu_write_mem>
 800464c:	4603      	mov	r3, r0
}
 800464e:	4618      	mov	r0, r3
 8004650:	3710      	adds	r7, #16
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}
 8004656:	bf00      	nop
 8004658:	10624dd3 	.word	0x10624dd3

0800465c <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b084      	sub	sp, #16
 8004660:	af00      	add	r7, sp, #0
 8004662:	4603      	mov	r3, r0
 8004664:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 8004666:	88fb      	ldrh	r3, [r7, #6]
 8004668:	4a0c      	ldr	r2, [pc, #48]	; (800469c <dmp_set_shake_reject_time+0x40>)
 800466a:	fba2 2303 	umull	r2, r3, r2, r3
 800466e:	089b      	lsrs	r3, r3, #2
 8004670:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8004672:	88fb      	ldrh	r3, [r7, #6]
 8004674:	0a1b      	lsrs	r3, r3, #8
 8004676:	b29b      	uxth	r3, r3
 8004678:	b2db      	uxtb	r3, r3
 800467a:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 800467c:	88fb      	ldrh	r3, [r7, #6]
 800467e:	b2db      	uxtb	r3, r3
 8004680:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_90,2,tmp);
 8004682:	f107 030c 	add.w	r3, r7, #12
 8004686:	461a      	mov	r2, r3
 8004688:	2102      	movs	r1, #2
 800468a:	f44f 70ad 	mov.w	r0, #346	; 0x15a
 800468e:	f7fe feef 	bl	8003470 <mpu_write_mem>
 8004692:	4603      	mov	r3, r0
}
 8004694:	4618      	mov	r0, r3
 8004696:	3710      	adds	r7, #16
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}
 800469c:	cccccccd 	.word	0xcccccccd

080046a0 <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b084      	sub	sp, #16
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	4603      	mov	r3, r0
 80046a8:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 80046aa:	88fb      	ldrh	r3, [r7, #6]
 80046ac:	4a0c      	ldr	r2, [pc, #48]	; (80046e0 <dmp_set_shake_reject_timeout+0x40>)
 80046ae:	fba2 2303 	umull	r2, r3, r2, r3
 80046b2:	089b      	lsrs	r3, r3, #2
 80046b4:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 80046b6:	88fb      	ldrh	r3, [r7, #6]
 80046b8:	0a1b      	lsrs	r3, r3, #8
 80046ba:	b29b      	uxth	r3, r3
 80046bc:	b2db      	uxtb	r3, r3
 80046be:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 80046c0:	88fb      	ldrh	r3, [r7, #6]
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_88,2,tmp);
 80046c6:	f107 030c 	add.w	r3, r7, #12
 80046ca:	461a      	mov	r2, r3
 80046cc:	2102      	movs	r1, #2
 80046ce:	f44f 70ac 	mov.w	r0, #344	; 0x158
 80046d2:	f7fe fecd 	bl	8003470 <mpu_write_mem>
 80046d6:	4603      	mov	r3, r0
}
 80046d8:	4618      	mov	r0, r3
 80046da:	3710      	adds	r7, #16
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}
 80046e0:	cccccccd 	.word	0xcccccccd

080046e4 <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b086      	sub	sp, #24
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	4603      	mov	r3, r0
 80046ec:	80fb      	strh	r3, [r7, #6]

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 80046ee:	2302      	movs	r3, #2
 80046f0:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
 80046f2:	23ca      	movs	r3, #202	; 0xca
 80046f4:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 80046f6:	23e3      	movs	r3, #227	; 0xe3
 80046f8:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 80046fa:	2309      	movs	r3, #9
 80046fc:	73fb      	strb	r3, [r7, #15]
    mpu_write_mem(D_0_104, 4, tmp);
 80046fe:	f107 030c 	add.w	r3, r7, #12
 8004702:	461a      	mov	r2, r3
 8004704:	2104      	movs	r1, #4
 8004706:	2068      	movs	r0, #104	; 0x68
 8004708:	f7fe feb2 	bl	8003470 <mpu_write_mem>

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
 800470c:	23a3      	movs	r3, #163	; 0xa3
 800470e:	733b      	strb	r3, [r7, #12]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 8004710:	88fb      	ldrh	r3, [r7, #6]
 8004712:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004716:	2b00      	cmp	r3, #0
 8004718:	d006      	beq.n	8004728 <dmp_enable_feature+0x44>
        tmp[1] = 0xC0;
 800471a:	23c0      	movs	r3, #192	; 0xc0
 800471c:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xC8;
 800471e:	23c8      	movs	r3, #200	; 0xc8
 8004720:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xC2;
 8004722:	23c2      	movs	r3, #194	; 0xc2
 8004724:	73fb      	strb	r3, [r7, #15]
 8004726:	e005      	b.n	8004734 <dmp_enable_feature+0x50>
    } else {
        tmp[1] = 0xA3;
 8004728:	23a3      	movs	r3, #163	; 0xa3
 800472a:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xA3;
 800472c:	23a3      	movs	r3, #163	; 0xa3
 800472e:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xA3;
 8004730:	23a3      	movs	r3, #163	; 0xa3
 8004732:	73fb      	strb	r3, [r7, #15]
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8004734:	88fb      	ldrh	r3, [r7, #6]
 8004736:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800473a:	2b00      	cmp	r3, #0
 800473c:	d006      	beq.n	800474c <dmp_enable_feature+0x68>
        tmp[4] = 0xC4;
 800473e:	23c4      	movs	r3, #196	; 0xc4
 8004740:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xCC;
 8004742:	23cc      	movs	r3, #204	; 0xcc
 8004744:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xC6;
 8004746:	23c6      	movs	r3, #198	; 0xc6
 8004748:	74bb      	strb	r3, [r7, #18]
 800474a:	e005      	b.n	8004758 <dmp_enable_feature+0x74>
    } else {
        tmp[4] = 0xA3;
 800474c:	23a3      	movs	r3, #163	; 0xa3
 800474e:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xA3;
 8004750:	23a3      	movs	r3, #163	; 0xa3
 8004752:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xA3;
 8004754:	23a3      	movs	r3, #163	; 0xa3
 8004756:	74bb      	strb	r3, [r7, #18]
    }
    tmp[7] = 0xA3;
 8004758:	23a3      	movs	r3, #163	; 0xa3
 800475a:	74fb      	strb	r3, [r7, #19]
    tmp[8] = 0xA3;
 800475c:	23a3      	movs	r3, #163	; 0xa3
 800475e:	753b      	strb	r3, [r7, #20]
    tmp[9] = 0xA3;
 8004760:	23a3      	movs	r3, #163	; 0xa3
 8004762:	757b      	strb	r3, [r7, #21]
    mpu_write_mem(CFG_15,10,tmp);
 8004764:	f107 030c 	add.w	r3, r7, #12
 8004768:	461a      	mov	r2, r3
 800476a:	210a      	movs	r1, #10
 800476c:	f640 20a7 	movw	r0, #2727	; 0xaa7
 8004770:	f7fe fe7e 	bl	8003470 <mpu_write_mem>

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8004774:	88fb      	ldrh	r3, [r7, #6]
 8004776:	f003 0303 	and.w	r3, r3, #3
 800477a:	2b00      	cmp	r3, #0
 800477c:	d002      	beq.n	8004784 <dmp_enable_feature+0xa0>
        tmp[0] = DINA20;
 800477e:	2320      	movs	r3, #32
 8004780:	733b      	strb	r3, [r7, #12]
 8004782:	e001      	b.n	8004788 <dmp_enable_feature+0xa4>
    else
        tmp[0] = 0xD8;
 8004784:	23d8      	movs	r3, #216	; 0xd8
 8004786:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_27,1,tmp);
 8004788:	f107 030c 	add.w	r3, r7, #12
 800478c:	461a      	mov	r2, r3
 800478e:	2101      	movs	r1, #1
 8004790:	f640 20b6 	movw	r0, #2742	; 0xab6
 8004794:	f7fe fe6c 	bl	8003470 <mpu_write_mem>

    if (mask & DMP_FEATURE_GYRO_CAL)
 8004798:	88fb      	ldrh	r3, [r7, #6]
 800479a:	f003 0320 	and.w	r3, r3, #32
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d003      	beq.n	80047aa <dmp_enable_feature+0xc6>
        dmp_enable_gyro_cal(1);
 80047a2:	2001      	movs	r0, #1
 80047a4:	f000 f8c6 	bl	8004934 <dmp_enable_gyro_cal>
 80047a8:	e002      	b.n	80047b0 <dmp_enable_feature+0xcc>
    else
        dmp_enable_gyro_cal(0);
 80047aa:	2000      	movs	r0, #0
 80047ac:	f000 f8c2 	bl	8004934 <dmp_enable_gyro_cal>

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 80047b0:	88fb      	ldrh	r3, [r7, #6]
 80047b2:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d01d      	beq.n	80047f6 <dmp_enable_feature+0x112>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
 80047ba:	88fb      	ldrh	r3, [r7, #6]
 80047bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d008      	beq.n	80047d6 <dmp_enable_feature+0xf2>
            tmp[0] = 0xB2;
 80047c4:	23b2      	movs	r3, #178	; 0xb2
 80047c6:	733b      	strb	r3, [r7, #12]
            tmp[1] = 0x8B;
 80047c8:	238b      	movs	r3, #139	; 0x8b
 80047ca:	737b      	strb	r3, [r7, #13]
            tmp[2] = 0xB6;
 80047cc:	23b6      	movs	r3, #182	; 0xb6
 80047ce:	73bb      	strb	r3, [r7, #14]
            tmp[3] = 0x9B;
 80047d0:	239b      	movs	r3, #155	; 0x9b
 80047d2:	73fb      	strb	r3, [r7, #15]
 80047d4:	e007      	b.n	80047e6 <dmp_enable_feature+0x102>
        } else {
            tmp[0] = DINAC0;
 80047d6:	23b0      	movs	r3, #176	; 0xb0
 80047d8:	733b      	strb	r3, [r7, #12]
            tmp[1] = DINA80;
 80047da:	2380      	movs	r3, #128	; 0x80
 80047dc:	737b      	strb	r3, [r7, #13]
            tmp[2] = DINAC2;
 80047de:	23b4      	movs	r3, #180	; 0xb4
 80047e0:	73bb      	strb	r3, [r7, #14]
            tmp[3] = DINA90;
 80047e2:	2390      	movs	r3, #144	; 0x90
 80047e4:	73fb      	strb	r3, [r7, #15]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 80047e6:	f107 030c 	add.w	r3, r7, #12
 80047ea:	461a      	mov	r2, r3
 80047ec:	2104      	movs	r1, #4
 80047ee:	f640 20a2 	movw	r0, #2722	; 0xaa2
 80047f2:	f7fe fe3d 	bl	8003470 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_TAP) {
 80047f6:	88fb      	ldrh	r3, [r7, #6]
 80047f8:	f003 0301 	and.w	r3, r3, #1
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d025      	beq.n	800484c <dmp_enable_feature+0x168>
        /* Enable tap. */
        tmp[0] = 0xF8;
 8004800:	23f8      	movs	r3, #248	; 0xf8
 8004802:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 8004804:	f107 030c 	add.w	r3, r7, #12
 8004808:	461a      	mov	r2, r3
 800480a:	2101      	movs	r1, #1
 800480c:	f44f 600b 	mov.w	r0, #2224	; 0x8b0
 8004810:	f7fe fe2e 	bl	8003470 <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 8004814:	21fa      	movs	r1, #250	; 0xfa
 8004816:	2007      	movs	r0, #7
 8004818:	f7ff fd22 	bl	8004260 <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 800481c:	2007      	movs	r0, #7
 800481e:	f7ff fe55 	bl	80044cc <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 8004822:	2001      	movs	r0, #1
 8004824:	f7ff fe84 	bl	8004530 <dmp_set_tap_count>
        dmp_set_tap_time(100);
 8004828:	2064      	movs	r0, #100	; 0x64
 800482a:	f7ff fea3 	bl	8004574 <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 800482e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004832:	f7ff fec1 	bl	80045b8 <dmp_set_tap_time_multi>

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 8004836:	21c8      	movs	r1, #200	; 0xc8
 8004838:	483c      	ldr	r0, [pc, #240]	; (800492c <dmp_enable_feature+0x248>)
 800483a:	f7ff fedf 	bl	80045fc <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 800483e:	2028      	movs	r0, #40	; 0x28
 8004840:	f7ff ff0c 	bl	800465c <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 8004844:	200a      	movs	r0, #10
 8004846:	f7ff ff2b 	bl	80046a0 <dmp_set_shake_reject_timeout>
 800484a:	e009      	b.n	8004860 <dmp_enable_feature+0x17c>
    } else {
        tmp[0] = 0xD8;
 800484c:	23d8      	movs	r3, #216	; 0xd8
 800484e:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 8004850:	f107 030c 	add.w	r3, r7, #12
 8004854:	461a      	mov	r2, r3
 8004856:	2101      	movs	r1, #1
 8004858:	f44f 600b 	mov.w	r0, #2224	; 0x8b0
 800485c:	f7fe fe08 	bl	8003470 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
 8004860:	88fb      	ldrh	r3, [r7, #6]
 8004862:	f003 0302 	and.w	r3, r3, #2
 8004866:	2b00      	cmp	r3, #0
 8004868:	d002      	beq.n	8004870 <dmp_enable_feature+0x18c>
        tmp[0] = 0xD9;
 800486a:	23d9      	movs	r3, #217	; 0xd9
 800486c:	733b      	strb	r3, [r7, #12]
 800486e:	e001      	b.n	8004874 <dmp_enable_feature+0x190>
    } else
        tmp[0] = 0xD8;
 8004870:	23d8      	movs	r3, #216	; 0xd8
 8004872:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 8004874:	f107 030c 	add.w	r3, r7, #12
 8004878:	461a      	mov	r2, r3
 800487a:	2101      	movs	r1, #1
 800487c:	f240 703d 	movw	r0, #1853	; 0x73d
 8004880:	f7fe fdf6 	bl	8003470 <mpu_write_mem>

    if (mask & DMP_FEATURE_LP_QUAT)
 8004884:	88fb      	ldrh	r3, [r7, #6]
 8004886:	f003 0304 	and.w	r3, r3, #4
 800488a:	2b00      	cmp	r3, #0
 800488c:	d003      	beq.n	8004896 <dmp_enable_feature+0x1b2>
        dmp_enable_lp_quat(1);
 800488e:	2001      	movs	r0, #1
 8004890:	f000 f880 	bl	8004994 <dmp_enable_lp_quat>
 8004894:	e002      	b.n	800489c <dmp_enable_feature+0x1b8>
    else
        dmp_enable_lp_quat(0);
 8004896:	2000      	movs	r0, #0
 8004898:	f000 f87c 	bl	8004994 <dmp_enable_lp_quat>

    if (mask & DMP_FEATURE_6X_LP_QUAT)
 800489c:	88fb      	ldrh	r3, [r7, #6]
 800489e:	f003 0310 	and.w	r3, r3, #16
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d003      	beq.n	80048ae <dmp_enable_feature+0x1ca>
        dmp_enable_6x_lp_quat(1);
 80048a6:	2001      	movs	r0, #1
 80048a8:	f000 f89b 	bl	80049e2 <dmp_enable_6x_lp_quat>
 80048ac:	e002      	b.n	80048b4 <dmp_enable_feature+0x1d0>
    else
        dmp_enable_6x_lp_quat(0);
 80048ae:	2000      	movs	r0, #0
 80048b0:	f000 f897 	bl	80049e2 <dmp_enable_6x_lp_quat>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 80048b4:	88fb      	ldrh	r3, [r7, #6]
 80048b6:	f043 0308 	orr.w	r3, r3, #8
 80048ba:	b29a      	uxth	r2, r3
 80048bc:	4b1c      	ldr	r3, [pc, #112]	; (8004930 <dmp_enable_feature+0x24c>)
 80048be:	815a      	strh	r2, [r3, #10]
    mpu_reset_fifo();
 80048c0:	f7fd f9f4 	bl	8001cac <mpu_reset_fifo>

    dmp.packet_length = 0;
 80048c4:	4b1a      	ldr	r3, [pc, #104]	; (8004930 <dmp_enable_feature+0x24c>)
 80048c6:	2200      	movs	r2, #0
 80048c8:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 80048ca:	88fb      	ldrh	r3, [r7, #6]
 80048cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d005      	beq.n	80048e0 <dmp_enable_feature+0x1fc>
        dmp.packet_length += 6;
 80048d4:	4b16      	ldr	r3, [pc, #88]	; (8004930 <dmp_enable_feature+0x24c>)
 80048d6:	7b9b      	ldrb	r3, [r3, #14]
 80048d8:	3306      	adds	r3, #6
 80048da:	b2da      	uxtb	r2, r3
 80048dc:	4b14      	ldr	r3, [pc, #80]	; (8004930 <dmp_enable_feature+0x24c>)
 80048de:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 80048e0:	88fb      	ldrh	r3, [r7, #6]
 80048e2:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d005      	beq.n	80048f6 <dmp_enable_feature+0x212>
        dmp.packet_length += 6;
 80048ea:	4b11      	ldr	r3, [pc, #68]	; (8004930 <dmp_enable_feature+0x24c>)
 80048ec:	7b9b      	ldrb	r3, [r3, #14]
 80048ee:	3306      	adds	r3, #6
 80048f0:	b2da      	uxtb	r2, r3
 80048f2:	4b0f      	ldr	r3, [pc, #60]	; (8004930 <dmp_enable_feature+0x24c>)
 80048f4:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 80048f6:	88fb      	ldrh	r3, [r7, #6]
 80048f8:	f003 0314 	and.w	r3, r3, #20
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d005      	beq.n	800490c <dmp_enable_feature+0x228>
        dmp.packet_length += 16;
 8004900:	4b0b      	ldr	r3, [pc, #44]	; (8004930 <dmp_enable_feature+0x24c>)
 8004902:	7b9b      	ldrb	r3, [r3, #14]
 8004904:	3310      	adds	r3, #16
 8004906:	b2da      	uxtb	r2, r3
 8004908:	4b09      	ldr	r3, [pc, #36]	; (8004930 <dmp_enable_feature+0x24c>)
 800490a:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 800490c:	88fb      	ldrh	r3, [r7, #6]
 800490e:	f003 0303 	and.w	r3, r3, #3
 8004912:	2b00      	cmp	r3, #0
 8004914:	d005      	beq.n	8004922 <dmp_enable_feature+0x23e>
        dmp.packet_length += 4;
 8004916:	4b06      	ldr	r3, [pc, #24]	; (8004930 <dmp_enable_feature+0x24c>)
 8004918:	7b9b      	ldrb	r3, [r3, #14]
 800491a:	3304      	adds	r3, #4
 800491c:	b2da      	uxtb	r2, r3
 800491e:	4b04      	ldr	r3, [pc, #16]	; (8004930 <dmp_enable_feature+0x24c>)
 8004920:	739a      	strb	r2, [r3, #14]

    return 0;
 8004922:	2300      	movs	r3, #0
}
 8004924:	4618      	mov	r0, r3
 8004926:	3718      	adds	r7, #24
 8004928:	46bd      	mov	sp, r7
 800492a:	bd80      	pop	{r7, pc}
 800492c:	02cae309 	.word	0x02cae309
 8004930:	200016e0 	.word	0x200016e0

08004934 <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b088      	sub	sp, #32
 8004938:	af00      	add	r7, sp, #0
 800493a:	4603      	mov	r3, r0
 800493c:	71fb      	strb	r3, [r7, #7]
    if (enable) {
 800493e:	79fb      	ldrb	r3, [r7, #7]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d00f      	beq.n	8004964 <dmp_enable_gyro_cal+0x30>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 8004944:	4a11      	ldr	r2, [pc, #68]	; (800498c <dmp_enable_gyro_cal+0x58>)
 8004946:	f107 0314 	add.w	r3, r7, #20
 800494a:	ca07      	ldmia	r2, {r0, r1, r2}
 800494c:	c303      	stmia	r3!, {r0, r1}
 800494e:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8004950:	f107 0314 	add.w	r3, r7, #20
 8004954:	461a      	mov	r2, r3
 8004956:	2109      	movs	r1, #9
 8004958:	f44f 6097 	mov.w	r0, #1208	; 0x4b8
 800495c:	f7fe fd88 	bl	8003470 <mpu_write_mem>
 8004960:	4603      	mov	r3, r0
 8004962:	e00e      	b.n	8004982 <dmp_enable_gyro_cal+0x4e>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 8004964:	4a0a      	ldr	r2, [pc, #40]	; (8004990 <dmp_enable_gyro_cal+0x5c>)
 8004966:	f107 0308 	add.w	r3, r7, #8
 800496a:	ca07      	ldmia	r2, {r0, r1, r2}
 800496c:	c303      	stmia	r3!, {r0, r1}
 800496e:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8004970:	f107 0308 	add.w	r3, r7, #8
 8004974:	461a      	mov	r2, r3
 8004976:	2109      	movs	r1, #9
 8004978:	f44f 6097 	mov.w	r0, #1208	; 0x4b8
 800497c:	f7fe fd78 	bl	8003470 <mpu_write_mem>
 8004980:	4603      	mov	r3, r0
    }
}
 8004982:	4618      	mov	r0, r3
 8004984:	3720      	adds	r7, #32
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}
 800498a:	bf00      	nop
 800498c:	0800c410 	.word	0x0800c410
 8004990:	0800c41c 	.word	0x0800c41c

08004994 <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b084      	sub	sp, #16
 8004998:	af00      	add	r7, sp, #0
 800499a:	4603      	mov	r3, r0
 800499c:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 800499e:	79fb      	ldrb	r3, [r7, #7]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d008      	beq.n	80049b6 <dmp_enable_lp_quat+0x22>
        regs[0] = DINBC0;
 80049a4:	23c0      	movs	r3, #192	; 0xc0
 80049a6:	733b      	strb	r3, [r7, #12]
        regs[1] = DINBC2;
 80049a8:	23c2      	movs	r3, #194	; 0xc2
 80049aa:	737b      	strb	r3, [r7, #13]
        regs[2] = DINBC4;
 80049ac:	23c4      	movs	r3, #196	; 0xc4
 80049ae:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINBC6;
 80049b0:	23c6      	movs	r3, #198	; 0xc6
 80049b2:	73fb      	strb	r3, [r7, #15]
 80049b4:	e006      	b.n	80049c4 <dmp_enable_lp_quat+0x30>
    }
    else
        memset(regs, 0x8B, 4);
 80049b6:	f107 030c 	add.w	r3, r7, #12
 80049ba:	2204      	movs	r2, #4
 80049bc:	218b      	movs	r1, #139	; 0x8b
 80049be:	4618      	mov	r0, r3
 80049c0:	f005 fdad 	bl	800a51e <memset>

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 80049c4:	f107 030c 	add.w	r3, r7, #12
 80049c8:	461a      	mov	r2, r3
 80049ca:	2104      	movs	r1, #4
 80049cc:	f640 2098 	movw	r0, #2712	; 0xa98
 80049d0:	f7fe fd4e 	bl	8003470 <mpu_write_mem>

    return mpu_reset_fifo();
 80049d4:	f7fd f96a 	bl	8001cac <mpu_reset_fifo>
 80049d8:	4603      	mov	r3, r0
}
 80049da:	4618      	mov	r0, r3
 80049dc:	3710      	adds	r7, #16
 80049de:	46bd      	mov	sp, r7
 80049e0:	bd80      	pop	{r7, pc}

080049e2 <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 80049e2:	b580      	push	{r7, lr}
 80049e4:	b084      	sub	sp, #16
 80049e6:	af00      	add	r7, sp, #0
 80049e8:	4603      	mov	r3, r0
 80049ea:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 80049ec:	79fb      	ldrb	r3, [r7, #7]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d008      	beq.n	8004a04 <dmp_enable_6x_lp_quat+0x22>
        regs[0] = DINA20;
 80049f2:	2320      	movs	r3, #32
 80049f4:	733b      	strb	r3, [r7, #12]
        regs[1] = DINA28;
 80049f6:	2328      	movs	r3, #40	; 0x28
 80049f8:	737b      	strb	r3, [r7, #13]
        regs[2] = DINA30;
 80049fa:	2330      	movs	r3, #48	; 0x30
 80049fc:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINA38;
 80049fe:	2338      	movs	r3, #56	; 0x38
 8004a00:	73fb      	strb	r3, [r7, #15]
 8004a02:	e006      	b.n	8004a12 <dmp_enable_6x_lp_quat+0x30>
    } else
        memset(regs, 0xA3, 4);
 8004a04:	f107 030c 	add.w	r3, r7, #12
 8004a08:	2204      	movs	r2, #4
 8004a0a:	21a3      	movs	r1, #163	; 0xa3
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f005 fd86 	bl	800a51e <memset>

    mpu_write_mem(CFG_8, 4, regs);
 8004a12:	f107 030c 	add.w	r3, r7, #12
 8004a16:	461a      	mov	r2, r3
 8004a18:	2104      	movs	r1, #4
 8004a1a:	f640 209e 	movw	r0, #2718	; 0xa9e
 8004a1e:	f7fe fd27 	bl	8003470 <mpu_write_mem>

    return mpu_reset_fifo();
 8004a22:	f7fd f943 	bl	8001cac <mpu_reset_fifo>
 8004a26:	4603      	mov	r3, r0
}
 8004a28:	4618      	mov	r0, r3
 8004a2a:	3710      	adds	r7, #16
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}

08004a30 <decode_gesture>:
 *  @brief      Decode the four-byte gesture data and execute any callbacks.
 *  @param[in]  gesture Gesture data from DMP packet.
 *  @return     0 if successful.
 */
static int decode_gesture(unsigned char *gesture)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b084      	sub	sp, #16
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
    unsigned char tap, android_orient;

    android_orient = gesture[3] & 0xC0;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	3303      	adds	r3, #3
 8004a3c:	781b      	ldrb	r3, [r3, #0]
 8004a3e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004a42:	73fb      	strb	r3, [r7, #15]
    tap = 0x3F & gesture[3];
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	3303      	adds	r3, #3
 8004a48:	781b      	ldrb	r3, [r3, #0]
 8004a4a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004a4e:	73bb      	strb	r3, [r7, #14]

    if (gesture[1] & INT_SRC_TAP) {
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	3301      	adds	r3, #1
 8004a54:	781b      	ldrb	r3, [r3, #0]
 8004a56:	f003 0301 	and.w	r3, r3, #1
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d012      	beq.n	8004a84 <decode_gesture+0x54>
        unsigned char direction, count;
        direction = tap >> 3;
 8004a5e:	7bbb      	ldrb	r3, [r7, #14]
 8004a60:	08db      	lsrs	r3, r3, #3
 8004a62:	737b      	strb	r3, [r7, #13]
        count = (tap % 8) + 1;
 8004a64:	7bbb      	ldrb	r3, [r7, #14]
 8004a66:	f003 0307 	and.w	r3, r3, #7
 8004a6a:	b2db      	uxtb	r3, r3
 8004a6c:	3301      	adds	r3, #1
 8004a6e:	733b      	strb	r3, [r7, #12]
        if (dmp.tap_cb)
 8004a70:	4b10      	ldr	r3, [pc, #64]	; (8004ab4 <decode_gesture+0x84>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d005      	beq.n	8004a84 <decode_gesture+0x54>
            dmp.tap_cb(direction, count);
 8004a78:	4b0e      	ldr	r3, [pc, #56]	; (8004ab4 <decode_gesture+0x84>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	7b39      	ldrb	r1, [r7, #12]
 8004a7e:	7b7a      	ldrb	r2, [r7, #13]
 8004a80:	4610      	mov	r0, r2
 8004a82:	4798      	blx	r3
    }

    if (gesture[1] & INT_SRC_ANDROID_ORIENT) {
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	3301      	adds	r3, #1
 8004a88:	781b      	ldrb	r3, [r3, #0]
 8004a8a:	f003 0308 	and.w	r3, r3, #8
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d00a      	beq.n	8004aa8 <decode_gesture+0x78>
        if (dmp.android_orient_cb)
 8004a92:	4b08      	ldr	r3, [pc, #32]	; (8004ab4 <decode_gesture+0x84>)
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d006      	beq.n	8004aa8 <decode_gesture+0x78>
            dmp.android_orient_cb(android_orient >> 6);
 8004a9a:	4b06      	ldr	r3, [pc, #24]	; (8004ab4 <decode_gesture+0x84>)
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	7bfa      	ldrb	r2, [r7, #15]
 8004aa0:	0992      	lsrs	r2, r2, #6
 8004aa2:	b2d2      	uxtb	r2, r2
 8004aa4:	4610      	mov	r0, r2
 8004aa6:	4798      	blx	r3
    }

    return 0;
 8004aa8:	2300      	movs	r3, #0
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3710      	adds	r7, #16
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}
 8004ab2:	bf00      	nop
 8004ab4:	200016e0 	.word	0x200016e0

08004ab8 <dmp_read_fifo>:
 *  @param[out] more        Number of remaining packets.
 *  @return     0 if successful.
 */
int dmp_read_fifo(short *gyro, short *accel, long *quat,
    unsigned long *timestamp, short *sensors, unsigned char *more)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b092      	sub	sp, #72	; 0x48
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	60f8      	str	r0, [r7, #12]
 8004ac0:	60b9      	str	r1, [r7, #8]
 8004ac2:	607a      	str	r2, [r7, #4]
 8004ac4:	603b      	str	r3, [r7, #0]
    unsigned char fifo_data[MAX_PACKET_LENGTH];
    unsigned char ii = 0;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* TODO: sensors[0] only changes when dmp_enable_feature is called. We can
     * cache this value and save some cycles.
     */
    sensors[0] = 0;
 8004acc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ace:	2200      	movs	r2, #0
 8004ad0:	801a      	strh	r2, [r3, #0]

    /* Get a packet. */
    if (mpu_read_fifo_stream(dmp.packet_length, fifo_data, more))
 8004ad2:	4bb4      	ldr	r3, [pc, #720]	; (8004da4 <dmp_read_fifo+0x2ec>)
 8004ad4:	7b9b      	ldrb	r3, [r3, #14]
 8004ad6:	b29b      	uxth	r3, r3
 8004ad8:	f107 0120 	add.w	r1, r7, #32
 8004adc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f7fd fd7c 	bl	80025dc <mpu_read_fifo_stream>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d002      	beq.n	8004af0 <dmp_read_fifo+0x38>
        return -1;
 8004aea:	f04f 33ff 	mov.w	r3, #4294967295
 8004aee:	e154      	b.n	8004d9a <dmp_read_fifo+0x2e2>

    /* Parse DMP packet. */
    if (dmp.feature_mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT)) {
 8004af0:	4bac      	ldr	r3, [pc, #688]	; (8004da4 <dmp_read_fifo+0x2ec>)
 8004af2:	895b      	ldrh	r3, [r3, #10]
 8004af4:	f003 0314 	and.w	r3, r3, #20
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	f000 808a 	beq.w	8004c12 <dmp_read_fifo+0x15a>
#ifdef FIFO_CORRUPTION_CHECK
        long quat_q14[4], quat_mag_sq;
#endif
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 8004afe:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004b02:	061a      	lsls	r2, r3, #24
 8004b04:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8004b08:	041b      	lsls	r3, r3, #16
 8004b0a:	431a      	orrs	r2, r3
            ((long)fifo_data[2] << 8) | fifo_data[3];
 8004b0c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8004b10:	021b      	lsls	r3, r3, #8
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 8004b12:	4313      	orrs	r3, r2
            ((long)fifo_data[2] << 8) | fifo_data[3];
 8004b14:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8004b18:	431a      	orrs	r2, r3
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	601a      	str	r2, [r3, #0]
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8004b1e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004b22:	061a      	lsls	r2, r3, #24
 8004b24:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8004b28:	041b      	lsls	r3, r3, #16
 8004b2a:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 8004b2c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8004b30:	021b      	lsls	r3, r3, #8
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8004b32:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 8004b34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004b38:	4619      	mov	r1, r3
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	3304      	adds	r3, #4
            ((long)fifo_data[6] << 8) | fifo_data[7];
 8004b3e:	430a      	orrs	r2, r1
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8004b40:	601a      	str	r2, [r3, #0]
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8004b42:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004b46:	061a      	lsls	r2, r3, #24
 8004b48:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8004b4c:	041b      	lsls	r3, r3, #16
 8004b4e:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8004b50:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8004b54:	021b      	lsls	r3, r3, #8
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8004b56:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8004b58:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004b5c:	4619      	mov	r1, r3
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	3308      	adds	r3, #8
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8004b62:	430a      	orrs	r2, r1
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8004b64:	601a      	str	r2, [r3, #0]
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8004b66:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004b6a:	061a      	lsls	r2, r3, #24
 8004b6c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004b70:	041b      	lsls	r3, r3, #16
 8004b72:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 8004b74:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8004b78:	021b      	lsls	r3, r3, #8
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8004b7a:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 8004b7c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004b80:	4619      	mov	r1, r3
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	330c      	adds	r3, #12
            ((long)fifo_data[14] << 8) | fifo_data[15];
 8004b86:	430a      	orrs	r2, r1
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8004b88:	601a      	str	r2, [r3, #0]
        ii += 16;
 8004b8a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004b8e:	3310      	adds	r3, #16
 8004b90:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
         * the FIFO reads might become misaligned.
         *
         * Let's start by scaling down the quaternion data to avoid long long
         * math.
         */
        quat_q14[0] = quat[0] >> 16;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	141b      	asrs	r3, r3, #16
 8004b9a:	613b      	str	r3, [r7, #16]
        quat_q14[1] = quat[1] >> 16;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	3304      	adds	r3, #4
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	141b      	asrs	r3, r3, #16
 8004ba4:	617b      	str	r3, [r7, #20]
        quat_q14[2] = quat[2] >> 16;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	3308      	adds	r3, #8
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	141b      	asrs	r3, r3, #16
 8004bae:	61bb      	str	r3, [r7, #24]
        quat_q14[3] = quat[3] >> 16;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	330c      	adds	r3, #12
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	141b      	asrs	r3, r3, #16
 8004bb8:	61fb      	str	r3, [r7, #28]
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	693a      	ldr	r2, [r7, #16]
 8004bbe:	fb02 f203 	mul.w	r2, r2, r3
 8004bc2:	697b      	ldr	r3, [r7, #20]
 8004bc4:	6979      	ldr	r1, [r7, #20]
 8004bc6:	fb01 f303 	mul.w	r3, r1, r3
 8004bca:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 8004bcc:	69bb      	ldr	r3, [r7, #24]
 8004bce:	69b9      	ldr	r1, [r7, #24]
 8004bd0:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8004bd4:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 8004bd6:	69fb      	ldr	r3, [r7, #28]
 8004bd8:	69f9      	ldr	r1, [r7, #28]
 8004bda:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8004bde:	4413      	add	r3, r2
 8004be0:	643b      	str	r3, [r7, #64]	; 0x40
        if ((quat_mag_sq < QUAT_MAG_SQ_MIN) ||
 8004be2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004be4:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8004be8:	db03      	blt.n	8004bf2 <dmp_read_fifo+0x13a>
 8004bea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004bec:	f1b3 5f88 	cmp.w	r3, #285212672	; 0x11000000
 8004bf0:	dd07      	ble.n	8004c02 <dmp_read_fifo+0x14a>
            (quat_mag_sq > QUAT_MAG_SQ_MAX)) {
            /* Quaternion is outside of the acceptable threshold. */
            mpu_reset_fifo();
 8004bf2:	f7fd f85b 	bl	8001cac <mpu_reset_fifo>
            sensors[0] = 0;
 8004bf6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	801a      	strh	r2, [r3, #0]
            return -1;
 8004bfc:	f04f 33ff 	mov.w	r3, #4294967295
 8004c00:	e0cb      	b.n	8004d9a <dmp_read_fifo+0x2e2>
        }
        sensors[0] |= INV_WXYZ_QUAT;
 8004c02:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c0c:	b21a      	sxth	r2, r3
 8004c0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c10:	801a      	strh	r2, [r3, #0]
#endif
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 8004c12:	4b64      	ldr	r3, [pc, #400]	; (8004da4 <dmp_read_fifo+0x2ec>)
 8004c14:	895b      	ldrh	r3, [r3, #10]
 8004c16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d052      	beq.n	8004cc4 <dmp_read_fifo+0x20c>
        accel[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 8004c1e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004c22:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004c26:	4413      	add	r3, r2
 8004c28:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004c2c:	021b      	lsls	r3, r3, #8
 8004c2e:	b21a      	sxth	r2, r3
 8004c30:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004c34:	3301      	adds	r3, #1
 8004c36:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8004c3a:	440b      	add	r3, r1
 8004c3c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004c40:	b21b      	sxth	r3, r3
 8004c42:	4313      	orrs	r3, r2
 8004c44:	b21a      	sxth	r2, r3
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	801a      	strh	r2, [r3, #0]
        accel[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 8004c4a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004c4e:	3302      	adds	r3, #2
 8004c50:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004c54:	4413      	add	r3, r2
 8004c56:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004c5a:	021b      	lsls	r3, r3, #8
 8004c5c:	b219      	sxth	r1, r3
 8004c5e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004c62:	3303      	adds	r3, #3
 8004c64:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004c68:	4413      	add	r3, r2
 8004c6a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004c6e:	b21a      	sxth	r2, r3
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	3302      	adds	r3, #2
 8004c74:	430a      	orrs	r2, r1
 8004c76:	b212      	sxth	r2, r2
 8004c78:	801a      	strh	r2, [r3, #0]
        accel[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 8004c7a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004c7e:	3304      	adds	r3, #4
 8004c80:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004c84:	4413      	add	r3, r2
 8004c86:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004c8a:	021b      	lsls	r3, r3, #8
 8004c8c:	b219      	sxth	r1, r3
 8004c8e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004c92:	3305      	adds	r3, #5
 8004c94:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004c98:	4413      	add	r3, r2
 8004c9a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004c9e:	b21a      	sxth	r2, r3
 8004ca0:	68bb      	ldr	r3, [r7, #8]
 8004ca2:	3304      	adds	r3, #4
 8004ca4:	430a      	orrs	r2, r1
 8004ca6:	b212      	sxth	r2, r2
 8004ca8:	801a      	strh	r2, [r3, #0]
        ii += 6;
 8004caa:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004cae:	3306      	adds	r3, #6
 8004cb0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        sensors[0] |= INV_XYZ_ACCEL;
 8004cb4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004cb6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004cba:	f043 0308 	orr.w	r3, r3, #8
 8004cbe:	b21a      	sxth	r2, r3
 8004cc0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004cc2:	801a      	strh	r2, [r3, #0]
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8004cc4:	4b37      	ldr	r3, [pc, #220]	; (8004da4 <dmp_read_fifo+0x2ec>)
 8004cc6:	895b      	ldrh	r3, [r3, #10]
 8004cc8:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d052      	beq.n	8004d76 <dmp_read_fifo+0x2be>
        gyro[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 8004cd0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004cd4:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004cd8:	4413      	add	r3, r2
 8004cda:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004cde:	021b      	lsls	r3, r3, #8
 8004ce0:	b21a      	sxth	r2, r3
 8004ce2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004ce6:	3301      	adds	r3, #1
 8004ce8:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8004cec:	440b      	add	r3, r1
 8004cee:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004cf2:	b21b      	sxth	r3, r3
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	b21a      	sxth	r2, r3
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	801a      	strh	r2, [r3, #0]
        gyro[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 8004cfc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004d00:	3302      	adds	r3, #2
 8004d02:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004d06:	4413      	add	r3, r2
 8004d08:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004d0c:	021b      	lsls	r3, r3, #8
 8004d0e:	b219      	sxth	r1, r3
 8004d10:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004d14:	3303      	adds	r3, #3
 8004d16:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004d1a:	4413      	add	r3, r2
 8004d1c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004d20:	b21a      	sxth	r2, r3
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	3302      	adds	r3, #2
 8004d26:	430a      	orrs	r2, r1
 8004d28:	b212      	sxth	r2, r2
 8004d2a:	801a      	strh	r2, [r3, #0]
        gyro[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 8004d2c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004d30:	3304      	adds	r3, #4
 8004d32:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004d36:	4413      	add	r3, r2
 8004d38:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004d3c:	021b      	lsls	r3, r3, #8
 8004d3e:	b219      	sxth	r1, r3
 8004d40:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004d44:	3305      	adds	r3, #5
 8004d46:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004d4a:	4413      	add	r3, r2
 8004d4c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004d50:	b21a      	sxth	r2, r3
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	3304      	adds	r3, #4
 8004d56:	430a      	orrs	r2, r1
 8004d58:	b212      	sxth	r2, r2
 8004d5a:	801a      	strh	r2, [r3, #0]
        ii += 6;
 8004d5c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004d60:	3306      	adds	r3, #6
 8004d62:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        sensors[0] |= INV_XYZ_GYRO;
 8004d66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d68:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d6c:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8004d70:	b21a      	sxth	r2, r3
 8004d72:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d74:	801a      	strh	r2, [r3, #0]
    }

    /* Gesture data is at the end of the DMP packet. Parse it and call
     * the gesture callbacks (if registered).
     */
    if (dmp.feature_mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8004d76:	4b0b      	ldr	r3, [pc, #44]	; (8004da4 <dmp_read_fifo+0x2ec>)
 8004d78:	895b      	ldrh	r3, [r3, #10]
 8004d7a:	f003 0303 	and.w	r3, r3, #3
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d007      	beq.n	8004d92 <dmp_read_fifo+0x2da>
        decode_gesture(fifo_data + ii);
 8004d82:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004d86:	f107 0220 	add.w	r2, r7, #32
 8004d8a:	4413      	add	r3, r2
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f7ff fe4f 	bl	8004a30 <decode_gesture>

    get_ms(timestamp);
 8004d92:	6838      	ldr	r0, [r7, #0]
 8004d94:	f7fe fdad 	bl	80038f2 <mget_ms>
    return 0;
 8004d98:	2300      	movs	r3, #0
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3748      	adds	r7, #72	; 0x48
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}
 8004da2:	bf00      	nop
 8004da4:	200016e0 	.word	0x200016e0

08004da8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b084      	sub	sp, #16
 8004dac:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8004dae:	463b      	mov	r3, r7
 8004db0:	2200      	movs	r2, #0
 8004db2:	601a      	str	r2, [r3, #0]
 8004db4:	605a      	str	r2, [r3, #4]
 8004db6:	609a      	str	r2, [r3, #8]
 8004db8:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8004dba:	4b29      	ldr	r3, [pc, #164]	; (8004e60 <MX_ADC1_Init+0xb8>)
 8004dbc:	4a29      	ldr	r2, [pc, #164]	; (8004e64 <MX_ADC1_Init+0xbc>)
 8004dbe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004dc0:	4b27      	ldr	r3, [pc, #156]	; (8004e60 <MX_ADC1_Init+0xb8>)
 8004dc2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004dc6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004dc8:	4b25      	ldr	r3, [pc, #148]	; (8004e60 <MX_ADC1_Init+0xb8>)
 8004dca:	2200      	movs	r2, #0
 8004dcc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8004dce:	4b24      	ldr	r3, [pc, #144]	; (8004e60 <MX_ADC1_Init+0xb8>)
 8004dd0:	2201      	movs	r2, #1
 8004dd2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004dd4:	4b22      	ldr	r3, [pc, #136]	; (8004e60 <MX_ADC1_Init+0xb8>)
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004dda:	4b21      	ldr	r3, [pc, #132]	; (8004e60 <MX_ADC1_Init+0xb8>)
 8004ddc:	2200      	movs	r2, #0
 8004dde:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8004de2:	4b1f      	ldr	r3, [pc, #124]	; (8004e60 <MX_ADC1_Init+0xb8>)
 8004de4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004de8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8004dea:	4b1d      	ldr	r3, [pc, #116]	; (8004e60 <MX_ADC1_Init+0xb8>)
 8004dec:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004df0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004df2:	4b1b      	ldr	r3, [pc, #108]	; (8004e60 <MX_ADC1_Init+0xb8>)
 8004df4:	2200      	movs	r2, #0
 8004df6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8004df8:	4b19      	ldr	r3, [pc, #100]	; (8004e60 <MX_ADC1_Init+0xb8>)
 8004dfa:	2202      	movs	r2, #2
 8004dfc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8004dfe:	4b18      	ldr	r3, [pc, #96]	; (8004e60 <MX_ADC1_Init+0xb8>)
 8004e00:	2201      	movs	r2, #1
 8004e02:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8004e06:	4b16      	ldr	r3, [pc, #88]	; (8004e60 <MX_ADC1_Init+0xb8>)
 8004e08:	2200      	movs	r2, #0
 8004e0a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004e0c:	4814      	ldr	r0, [pc, #80]	; (8004e60 <MX_ADC1_Init+0xb8>)
 8004e0e:	f000 ffdb 	bl	8005dc8 <HAL_ADC_Init>
 8004e12:	4603      	mov	r3, r0
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d001      	beq.n	8004e1c <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8004e18:	f000 fac0 	bl	800539c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8004e1c:	230e      	movs	r3, #14
 8004e1e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8004e20:	2301      	movs	r3, #1
 8004e22:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8004e24:	2301      	movs	r3, #1
 8004e26:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004e28:	463b      	mov	r3, r7
 8004e2a:	4619      	mov	r1, r3
 8004e2c:	480c      	ldr	r0, [pc, #48]	; (8004e60 <MX_ADC1_Init+0xb8>)
 8004e2e:	f001 f91f 	bl	8006070 <HAL_ADC_ConfigChannel>
 8004e32:	4603      	mov	r3, r0
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d001      	beq.n	8004e3c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8004e38:	f000 fab0 	bl	800539c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8004e3c:	230f      	movs	r3, #15
 8004e3e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8004e40:	2302      	movs	r3, #2
 8004e42:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004e44:	463b      	mov	r3, r7
 8004e46:	4619      	mov	r1, r3
 8004e48:	4805      	ldr	r0, [pc, #20]	; (8004e60 <MX_ADC1_Init+0xb8>)
 8004e4a:	f001 f911 	bl	8006070 <HAL_ADC_ConfigChannel>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d001      	beq.n	8004e58 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8004e54:	f000 faa2 	bl	800539c <Error_Handler>
  }

}
 8004e58:	bf00      	nop
 8004e5a:	3710      	adds	r7, #16
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}
 8004e60:	20001784 	.word	0x20001784
 8004e64:	40012000 	.word	0x40012000

08004e68 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b08a      	sub	sp, #40	; 0x28
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e70:	f107 0314 	add.w	r3, r7, #20
 8004e74:	2200      	movs	r2, #0
 8004e76:	601a      	str	r2, [r3, #0]
 8004e78:	605a      	str	r2, [r3, #4]
 8004e7a:	609a      	str	r2, [r3, #8]
 8004e7c:	60da      	str	r2, [r3, #12]
 8004e7e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4a33      	ldr	r2, [pc, #204]	; (8004f54 <HAL_ADC_MspInit+0xec>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d160      	bne.n	8004f4c <HAL_ADC_MspInit+0xe4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	613b      	str	r3, [r7, #16]
 8004e8e:	4b32      	ldr	r3, [pc, #200]	; (8004f58 <HAL_ADC_MspInit+0xf0>)
 8004e90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e92:	4a31      	ldr	r2, [pc, #196]	; (8004f58 <HAL_ADC_MspInit+0xf0>)
 8004e94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e98:	6453      	str	r3, [r2, #68]	; 0x44
 8004e9a:	4b2f      	ldr	r3, [pc, #188]	; (8004f58 <HAL_ADC_MspInit+0xf0>)
 8004e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ea2:	613b      	str	r3, [r7, #16]
 8004ea4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	60fb      	str	r3, [r7, #12]
 8004eaa:	4b2b      	ldr	r3, [pc, #172]	; (8004f58 <HAL_ADC_MspInit+0xf0>)
 8004eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eae:	4a2a      	ldr	r2, [pc, #168]	; (8004f58 <HAL_ADC_MspInit+0xf0>)
 8004eb0:	f043 0304 	orr.w	r3, r3, #4
 8004eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8004eb6:	4b28      	ldr	r3, [pc, #160]	; (8004f58 <HAL_ADC_MspInit+0xf0>)
 8004eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eba:	f003 0304 	and.w	r3, r3, #4
 8004ebe:	60fb      	str	r3, [r7, #12]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8004ec2:	2330      	movs	r3, #48	; 0x30
 8004ec4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004ec6:	2303      	movs	r3, #3
 8004ec8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004eca:	2300      	movs	r3, #0
 8004ecc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004ece:	f107 0314 	add.w	r3, r7, #20
 8004ed2:	4619      	mov	r1, r3
 8004ed4:	4821      	ldr	r0, [pc, #132]	; (8004f5c <HAL_ADC_MspInit+0xf4>)
 8004ed6:	f002 f87d 	bl	8006fd4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8004eda:	4b21      	ldr	r3, [pc, #132]	; (8004f60 <HAL_ADC_MspInit+0xf8>)
 8004edc:	4a21      	ldr	r2, [pc, #132]	; (8004f64 <HAL_ADC_MspInit+0xfc>)
 8004ede:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8004ee0:	4b1f      	ldr	r3, [pc, #124]	; (8004f60 <HAL_ADC_MspInit+0xf8>)
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004ee6:	4b1e      	ldr	r3, [pc, #120]	; (8004f60 <HAL_ADC_MspInit+0xf8>)
 8004ee8:	2200      	movs	r2, #0
 8004eea:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004eec:	4b1c      	ldr	r3, [pc, #112]	; (8004f60 <HAL_ADC_MspInit+0xf8>)
 8004eee:	2200      	movs	r2, #0
 8004ef0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004ef2:	4b1b      	ldr	r3, [pc, #108]	; (8004f60 <HAL_ADC_MspInit+0xf8>)
 8004ef4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004ef8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004efa:	4b19      	ldr	r3, [pc, #100]	; (8004f60 <HAL_ADC_MspInit+0xf8>)
 8004efc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004f00:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004f02:	4b17      	ldr	r3, [pc, #92]	; (8004f60 <HAL_ADC_MspInit+0xf8>)
 8004f04:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004f08:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8004f0a:	4b15      	ldr	r3, [pc, #84]	; (8004f60 <HAL_ADC_MspInit+0xf8>)
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8004f10:	4b13      	ldr	r3, [pc, #76]	; (8004f60 <HAL_ADC_MspInit+0xf8>)
 8004f12:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004f16:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8004f18:	4b11      	ldr	r3, [pc, #68]	; (8004f60 <HAL_ADC_MspInit+0xf8>)
 8004f1a:	2204      	movs	r2, #4
 8004f1c:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8004f1e:	4b10      	ldr	r3, [pc, #64]	; (8004f60 <HAL_ADC_MspInit+0xf8>)
 8004f20:	2203      	movs	r2, #3
 8004f22:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_adc1.Init.MemBurst = DMA_MBURST_SINGLE;
 8004f24:	4b0e      	ldr	r3, [pc, #56]	; (8004f60 <HAL_ADC_MspInit+0xf8>)
 8004f26:	2200      	movs	r2, #0
 8004f28:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8004f2a:	4b0d      	ldr	r3, [pc, #52]	; (8004f60 <HAL_ADC_MspInit+0xf8>)
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004f30:	480b      	ldr	r0, [pc, #44]	; (8004f60 <HAL_ADC_MspInit+0xf8>)
 8004f32:	f001 fc4f 	bl	80067d4 <HAL_DMA_Init>
 8004f36:	4603      	mov	r3, r0
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d001      	beq.n	8004f40 <HAL_ADC_MspInit+0xd8>
    {
      Error_Handler();
 8004f3c:	f000 fa2e 	bl	800539c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	4a07      	ldr	r2, [pc, #28]	; (8004f60 <HAL_ADC_MspInit+0xf8>)
 8004f44:	639a      	str	r2, [r3, #56]	; 0x38
 8004f46:	4a06      	ldr	r2, [pc, #24]	; (8004f60 <HAL_ADC_MspInit+0xf8>)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8004f4c:	bf00      	nop
 8004f4e:	3728      	adds	r7, #40	; 0x28
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}
 8004f54:	40012000 	.word	0x40012000
 8004f58:	40023800 	.word	0x40023800
 8004f5c:	40020800 	.word	0x40020800
 8004f60:	200017cc 	.word	0x200017cc
 8004f64:	40026410 	.word	0x40026410

08004f68 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b082      	sub	sp, #8
 8004f6c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004f6e:	2300      	movs	r3, #0
 8004f70:	607b      	str	r3, [r7, #4]
 8004f72:	4b23      	ldr	r3, [pc, #140]	; (8005000 <MX_DMA_Init+0x98>)
 8004f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f76:	4a22      	ldr	r2, [pc, #136]	; (8005000 <MX_DMA_Init+0x98>)
 8004f78:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004f7c:	6313      	str	r3, [r2, #48]	; 0x30
 8004f7e:	4b20      	ldr	r3, [pc, #128]	; (8005000 <MX_DMA_Init+0x98>)
 8004f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f82:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f86:	607b      	str	r3, [r7, #4]
 8004f88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	603b      	str	r3, [r7, #0]
 8004f8e:	4b1c      	ldr	r3, [pc, #112]	; (8005000 <MX_DMA_Init+0x98>)
 8004f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f92:	4a1b      	ldr	r2, [pc, #108]	; (8005000 <MX_DMA_Init+0x98>)
 8004f94:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004f98:	6313      	str	r3, [r2, #48]	; 0x30
 8004f9a:	4b19      	ldr	r3, [pc, #100]	; (8005000 <MX_DMA_Init+0x98>)
 8004f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004fa2:	603b      	str	r3, [r7, #0]
 8004fa4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	2100      	movs	r1, #0
 8004faa:	200c      	movs	r0, #12
 8004fac:	f001 fbdb 	bl	8006766 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8004fb0:	200c      	movs	r0, #12
 8004fb2:	f001 fbf4 	bl	800679e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	2100      	movs	r1, #0
 8004fba:	200e      	movs	r0, #14
 8004fbc:	f001 fbd3 	bl	8006766 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8004fc0:	200e      	movs	r0, #14
 8004fc2:	f001 fbec 	bl	800679e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	2100      	movs	r1, #0
 8004fca:	2010      	movs	r0, #16
 8004fcc:	f001 fbcb 	bl	8006766 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8004fd0:	2010      	movs	r0, #16
 8004fd2:	f001 fbe4 	bl	800679e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	2100      	movs	r1, #0
 8004fda:	2011      	movs	r0, #17
 8004fdc:	f001 fbc3 	bl	8006766 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8004fe0:	2011      	movs	r0, #17
 8004fe2:	f001 fbdc 	bl	800679e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	2100      	movs	r1, #0
 8004fea:	2038      	movs	r0, #56	; 0x38
 8004fec:	f001 fbbb 	bl	8006766 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8004ff0:	2038      	movs	r0, #56	; 0x38
 8004ff2:	f001 fbd4 	bl	800679e <HAL_NVIC_EnableIRQ>

}
 8004ff6:	bf00      	nop
 8004ff8:	3708      	adds	r7, #8
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}
 8004ffe:	bf00      	nop
 8005000:	40023800 	.word	0x40023800

08005004 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b08a      	sub	sp, #40	; 0x28
 8005008:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800500a:	f107 0314 	add.w	r3, r7, #20
 800500e:	2200      	movs	r2, #0
 8005010:	601a      	str	r2, [r3, #0]
 8005012:	605a      	str	r2, [r3, #4]
 8005014:	609a      	str	r2, [r3, #8]
 8005016:	60da      	str	r2, [r3, #12]
 8005018:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800501a:	2300      	movs	r3, #0
 800501c:	613b      	str	r3, [r7, #16]
 800501e:	4b52      	ldr	r3, [pc, #328]	; (8005168 <MX_GPIO_Init+0x164>)
 8005020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005022:	4a51      	ldr	r2, [pc, #324]	; (8005168 <MX_GPIO_Init+0x164>)
 8005024:	f043 0304 	orr.w	r3, r3, #4
 8005028:	6313      	str	r3, [r2, #48]	; 0x30
 800502a:	4b4f      	ldr	r3, [pc, #316]	; (8005168 <MX_GPIO_Init+0x164>)
 800502c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800502e:	f003 0304 	and.w	r3, r3, #4
 8005032:	613b      	str	r3, [r7, #16]
 8005034:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005036:	2300      	movs	r3, #0
 8005038:	60fb      	str	r3, [r7, #12]
 800503a:	4b4b      	ldr	r3, [pc, #300]	; (8005168 <MX_GPIO_Init+0x164>)
 800503c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800503e:	4a4a      	ldr	r2, [pc, #296]	; (8005168 <MX_GPIO_Init+0x164>)
 8005040:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005044:	6313      	str	r3, [r2, #48]	; 0x30
 8005046:	4b48      	ldr	r3, [pc, #288]	; (8005168 <MX_GPIO_Init+0x164>)
 8005048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800504a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800504e:	60fb      	str	r3, [r7, #12]
 8005050:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005052:	2300      	movs	r3, #0
 8005054:	60bb      	str	r3, [r7, #8]
 8005056:	4b44      	ldr	r3, [pc, #272]	; (8005168 <MX_GPIO_Init+0x164>)
 8005058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800505a:	4a43      	ldr	r2, [pc, #268]	; (8005168 <MX_GPIO_Init+0x164>)
 800505c:	f043 0301 	orr.w	r3, r3, #1
 8005060:	6313      	str	r3, [r2, #48]	; 0x30
 8005062:	4b41      	ldr	r3, [pc, #260]	; (8005168 <MX_GPIO_Init+0x164>)
 8005064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005066:	f003 0301 	and.w	r3, r3, #1
 800506a:	60bb      	str	r3, [r7, #8]
 800506c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800506e:	2300      	movs	r3, #0
 8005070:	607b      	str	r3, [r7, #4]
 8005072:	4b3d      	ldr	r3, [pc, #244]	; (8005168 <MX_GPIO_Init+0x164>)
 8005074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005076:	4a3c      	ldr	r2, [pc, #240]	; (8005168 <MX_GPIO_Init+0x164>)
 8005078:	f043 0302 	orr.w	r3, r3, #2
 800507c:	6313      	str	r3, [r2, #48]	; 0x30
 800507e:	4b3a      	ldr	r3, [pc, #232]	; (8005168 <MX_GPIO_Init+0x164>)
 8005080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005082:	f003 0302 	and.w	r3, r3, #2
 8005086:	607b      	str	r3, [r7, #4]
 8005088:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800508a:	2300      	movs	r3, #0
 800508c:	603b      	str	r3, [r7, #0]
 800508e:	4b36      	ldr	r3, [pc, #216]	; (8005168 <MX_GPIO_Init+0x164>)
 8005090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005092:	4a35      	ldr	r2, [pc, #212]	; (8005168 <MX_GPIO_Init+0x164>)
 8005094:	f043 0308 	orr.w	r3, r3, #8
 8005098:	6313      	str	r3, [r2, #48]	; 0x30
 800509a:	4b33      	ldr	r3, [pc, #204]	; (8005168 <MX_GPIO_Init+0x164>)
 800509c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800509e:	f003 0308 	and.w	r3, r3, #8
 80050a2:	603b      	str	r3, [r7, #0]
 80050a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ESP_RST_Pin|ESP_EN_Pin, GPIO_PIN_RESET);
 80050a6:	2200      	movs	r2, #0
 80050a8:	2130      	movs	r1, #48	; 0x30
 80050aa:	4830      	ldr	r0, [pc, #192]	; (800516c <MX_GPIO_Init+0x168>)
 80050ac:	f002 f92c 	bl	8007308 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|GPIO_PIN_13|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);
 80050b0:	2200      	movs	r2, #0
 80050b2:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80050b6:	482e      	ldr	r0, [pc, #184]	; (8005170 <MX_GPIO_Init+0x16c>)
 80050b8:	f002 f926 	bl	8007308 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80050bc:	2301      	movs	r3, #1
 80050be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80050c0:	4b2c      	ldr	r3, [pc, #176]	; (8005174 <MX_GPIO_Init+0x170>)
 80050c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050c4:	2300      	movs	r3, #0
 80050c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80050c8:	f107 0314 	add.w	r3, r7, #20
 80050cc:	4619      	mov	r1, r3
 80050ce:	4827      	ldr	r0, [pc, #156]	; (800516c <MX_GPIO_Init+0x168>)
 80050d0:	f001 ff80 	bl	8006fd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = ESP_RST_Pin|ESP_EN_Pin;
 80050d4:	2330      	movs	r3, #48	; 0x30
 80050d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80050d8:	2301      	movs	r3, #1
 80050da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050dc:	2300      	movs	r3, #0
 80050de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80050e0:	2300      	movs	r3, #0
 80050e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80050e4:	f107 0314 	add.w	r3, r7, #20
 80050e8:	4619      	mov	r1, r3
 80050ea:	4820      	ldr	r0, [pc, #128]	; (800516c <MX_GPIO_Init+0x168>)
 80050ec:	f001 ff72 	bl	8006fd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80050f0:	2304      	movs	r3, #4
 80050f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80050f4:	2300      	movs	r3, #0
 80050f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050f8:	2300      	movs	r3, #0
 80050fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80050fc:	f107 0314 	add.w	r3, r7, #20
 8005100:	4619      	mov	r1, r3
 8005102:	481d      	ldr	r0, [pc, #116]	; (8005178 <MX_GPIO_Init+0x174>)
 8005104:	f001 ff66 	bl	8006fd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PD13 PDPin PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|GPIO_PIN_13|LD5_Pin|LD6_Pin;
 8005108:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800510c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800510e:	2301      	movs	r3, #1
 8005110:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005112:	2300      	movs	r3, #0
 8005114:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005116:	2300      	movs	r3, #0
 8005118:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800511a:	f107 0314 	add.w	r3, r7, #20
 800511e:	4619      	mov	r1, r3
 8005120:	4813      	ldr	r0, [pc, #76]	; (8005170 <MX_GPIO_Init+0x16c>)
 8005122:	f001 ff57 	bl	8006fd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MPU_INT_Pin;
 8005126:	2320      	movs	r3, #32
 8005128:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800512a:	4b12      	ldr	r3, [pc, #72]	; (8005174 <MX_GPIO_Init+0x170>)
 800512c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800512e:	2300      	movs	r3, #0
 8005130:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MPU_INT_GPIO_Port, &GPIO_InitStruct);
 8005132:	f107 0314 	add.w	r3, r7, #20
 8005136:	4619      	mov	r1, r3
 8005138:	480f      	ldr	r0, [pc, #60]	; (8005178 <MX_GPIO_Init+0x174>)
 800513a:	f001 ff4b 	bl	8006fd4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800513e:	2200      	movs	r2, #0
 8005140:	2100      	movs	r1, #0
 8005142:	2006      	movs	r0, #6
 8005144:	f001 fb0f 	bl	8006766 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8005148:	2006      	movs	r0, #6
 800514a:	f001 fb28 	bl	800679e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800514e:	2200      	movs	r2, #0
 8005150:	2100      	movs	r1, #0
 8005152:	2017      	movs	r0, #23
 8005154:	f001 fb07 	bl	8006766 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8005158:	2017      	movs	r0, #23
 800515a:	f001 fb20 	bl	800679e <HAL_NVIC_EnableIRQ>

}
 800515e:	bf00      	nop
 8005160:	3728      	adds	r7, #40	; 0x28
 8005162:	46bd      	mov	sp, r7
 8005164:	bd80      	pop	{r7, pc}
 8005166:	bf00      	nop
 8005168:	40023800 	.word	0x40023800
 800516c:	40020000 	.word	0x40020000
 8005170:	40020c00 	.word	0x40020c00
 8005174:	10110000 	.word	0x10110000
 8005178:	40020400 	.word	0x40020400

0800517c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8005180:	4b12      	ldr	r3, [pc, #72]	; (80051cc <MX_I2C1_Init+0x50>)
 8005182:	4a13      	ldr	r2, [pc, #76]	; (80051d0 <MX_I2C1_Init+0x54>)
 8005184:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8005186:	4b11      	ldr	r3, [pc, #68]	; (80051cc <MX_I2C1_Init+0x50>)
 8005188:	4a12      	ldr	r2, [pc, #72]	; (80051d4 <MX_I2C1_Init+0x58>)
 800518a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800518c:	4b0f      	ldr	r3, [pc, #60]	; (80051cc <MX_I2C1_Init+0x50>)
 800518e:	2200      	movs	r2, #0
 8005190:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8005192:	4b0e      	ldr	r3, [pc, #56]	; (80051cc <MX_I2C1_Init+0x50>)
 8005194:	2200      	movs	r2, #0
 8005196:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005198:	4b0c      	ldr	r3, [pc, #48]	; (80051cc <MX_I2C1_Init+0x50>)
 800519a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800519e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80051a0:	4b0a      	ldr	r3, [pc, #40]	; (80051cc <MX_I2C1_Init+0x50>)
 80051a2:	2200      	movs	r2, #0
 80051a4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80051a6:	4b09      	ldr	r3, [pc, #36]	; (80051cc <MX_I2C1_Init+0x50>)
 80051a8:	2200      	movs	r2, #0
 80051aa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80051ac:	4b07      	ldr	r3, [pc, #28]	; (80051cc <MX_I2C1_Init+0x50>)
 80051ae:	2200      	movs	r2, #0
 80051b0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80051b2:	4b06      	ldr	r3, [pc, #24]	; (80051cc <MX_I2C1_Init+0x50>)
 80051b4:	2200      	movs	r2, #0
 80051b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80051b8:	4804      	ldr	r0, [pc, #16]	; (80051cc <MX_I2C1_Init+0x50>)
 80051ba:	f002 f8e3 	bl	8007384 <HAL_I2C_Init>
 80051be:	4603      	mov	r3, r0
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d001      	beq.n	80051c8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80051c4:	f000 f8ea 	bl	800539c <Error_Handler>
  }

}
 80051c8:	bf00      	nop
 80051ca:	bd80      	pop	{r7, pc}
 80051cc:	2000182c 	.word	0x2000182c
 80051d0:	40005400 	.word	0x40005400
 80051d4:	000186a0 	.word	0x000186a0

080051d8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b08a      	sub	sp, #40	; 0x28
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051e0:	f107 0314 	add.w	r3, r7, #20
 80051e4:	2200      	movs	r2, #0
 80051e6:	601a      	str	r2, [r3, #0]
 80051e8:	605a      	str	r2, [r3, #4]
 80051ea:	609a      	str	r2, [r3, #8]
 80051ec:	60da      	str	r2, [r3, #12]
 80051ee:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a19      	ldr	r2, [pc, #100]	; (800525c <HAL_I2C_MspInit+0x84>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d12b      	bne.n	8005252 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80051fa:	2300      	movs	r3, #0
 80051fc:	613b      	str	r3, [r7, #16]
 80051fe:	4b18      	ldr	r3, [pc, #96]	; (8005260 <HAL_I2C_MspInit+0x88>)
 8005200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005202:	4a17      	ldr	r2, [pc, #92]	; (8005260 <HAL_I2C_MspInit+0x88>)
 8005204:	f043 0302 	orr.w	r3, r3, #2
 8005208:	6313      	str	r3, [r2, #48]	; 0x30
 800520a:	4b15      	ldr	r3, [pc, #84]	; (8005260 <HAL_I2C_MspInit+0x88>)
 800520c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800520e:	f003 0302 	and.w	r3, r3, #2
 8005212:	613b      	str	r3, [r7, #16]
 8005214:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = MPU_SCL_Pin|MPU_SDA_Pin;
 8005216:	23c0      	movs	r3, #192	; 0xc0
 8005218:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800521a:	2312      	movs	r3, #18
 800521c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800521e:	2301      	movs	r3, #1
 8005220:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005222:	2303      	movs	r3, #3
 8005224:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005226:	2304      	movs	r3, #4
 8005228:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800522a:	f107 0314 	add.w	r3, r7, #20
 800522e:	4619      	mov	r1, r3
 8005230:	480c      	ldr	r0, [pc, #48]	; (8005264 <HAL_I2C_MspInit+0x8c>)
 8005232:	f001 fecf 	bl	8006fd4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005236:	2300      	movs	r3, #0
 8005238:	60fb      	str	r3, [r7, #12]
 800523a:	4b09      	ldr	r3, [pc, #36]	; (8005260 <HAL_I2C_MspInit+0x88>)
 800523c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800523e:	4a08      	ldr	r2, [pc, #32]	; (8005260 <HAL_I2C_MspInit+0x88>)
 8005240:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005244:	6413      	str	r3, [r2, #64]	; 0x40
 8005246:	4b06      	ldr	r3, [pc, #24]	; (8005260 <HAL_I2C_MspInit+0x88>)
 8005248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800524a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800524e:	60fb      	str	r3, [r7, #12]
 8005250:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8005252:	bf00      	nop
 8005254:	3728      	adds	r7, #40	; 0x28
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}
 800525a:	bf00      	nop
 800525c:	40005400 	.word	0x40005400
 8005260:	40023800 	.word	0x40023800
 8005264:	40020400 	.word	0x40020400

08005268 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800526c:	f000 fd18 	bl	8005ca0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005270:	f000 f82a 	bl	80052c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005274:	f7ff fec6 	bl	8005004 <MX_GPIO_Init>
  MX_DMA_Init();
 8005278:	f7ff fe76 	bl	8004f68 <MX_DMA_Init>
  MX_I2C1_Init();
 800527c:	f7ff ff7e 	bl	800517c <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8005280:	f000 fb00 	bl	8005884 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8005284:	f000 fb28 	bl	80058d8 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 8005288:	f000 fad2 	bl	8005830 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800528c:	f7ff fd8c 	bl	8004da8 <MX_ADC1_Init>
  MX_TIM3_Init();
 8005290:	f000 fa04 	bl	800569c <MX_TIM3_Init>
  MX_TIM7_Init();
 8005294:	f000 fa50 	bl	8005738 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  SystemStartTask();
 8005298:	f7fc f888 	bl	80013ac <SystemStartTask>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  switch(sysStatus){
 800529c:	4b09      	ldr	r3, [pc, #36]	; (80052c4 <main+0x5c>)
 800529e:	781b      	ldrb	r3, [r3, #0]
 80052a0:	2b02      	cmp	r3, #2
 80052a2:	d007      	beq.n	80052b4 <main+0x4c>
 80052a4:	2b03      	cmp	r3, #3
 80052a6:	d008      	beq.n	80052ba <main+0x52>
 80052a8:	2b01      	cmp	r3, #1
 80052aa:	d000      	beq.n	80052ae <main+0x46>

	  case MPU6050_MODE	:	MPU6050Task();		break;

	  case DSO_MODE		:	DSOTask();			break;

	  default	:	break;
 80052ac:	e008      	b.n	80052c0 <main+0x58>
	  case MAIN_MENU	:	MainMenuTask();		break;
 80052ae:	f7fc f88f 	bl	80013d0 <MainMenuTask>
 80052b2:	e005      	b.n	80052c0 <main+0x58>
	  case MPU6050_MODE	:	MPU6050Task();		break;
 80052b4:	f7fc f89a 	bl	80013ec <MPU6050Task>
 80052b8:	e002      	b.n	80052c0 <main+0x58>
	  case DSO_MODE		:	DSOTask();			break;
 80052ba:	f7fc f95b 	bl	8001574 <DSOTask>
 80052be:	bf00      	nop
	  switch(sysStatus){
 80052c0:	e7ec      	b.n	800529c <main+0x34>
 80052c2:	bf00      	nop
 80052c4:	20001880 	.word	0x20001880

080052c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b094      	sub	sp, #80	; 0x50
 80052cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80052ce:	f107 0320 	add.w	r3, r7, #32
 80052d2:	2230      	movs	r2, #48	; 0x30
 80052d4:	2100      	movs	r1, #0
 80052d6:	4618      	mov	r0, r3
 80052d8:	f005 f921 	bl	800a51e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80052dc:	f107 030c 	add.w	r3, r7, #12
 80052e0:	2200      	movs	r2, #0
 80052e2:	601a      	str	r2, [r3, #0]
 80052e4:	605a      	str	r2, [r3, #4]
 80052e6:	609a      	str	r2, [r3, #8]
 80052e8:	60da      	str	r2, [r3, #12]
 80052ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80052ec:	2300      	movs	r3, #0
 80052ee:	60bb      	str	r3, [r7, #8]
 80052f0:	4b28      	ldr	r3, [pc, #160]	; (8005394 <SystemClock_Config+0xcc>)
 80052f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052f4:	4a27      	ldr	r2, [pc, #156]	; (8005394 <SystemClock_Config+0xcc>)
 80052f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052fa:	6413      	str	r3, [r2, #64]	; 0x40
 80052fc:	4b25      	ldr	r3, [pc, #148]	; (8005394 <SystemClock_Config+0xcc>)
 80052fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005300:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005304:	60bb      	str	r3, [r7, #8]
 8005306:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005308:	2300      	movs	r3, #0
 800530a:	607b      	str	r3, [r7, #4]
 800530c:	4b22      	ldr	r3, [pc, #136]	; (8005398 <SystemClock_Config+0xd0>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4a21      	ldr	r2, [pc, #132]	; (8005398 <SystemClock_Config+0xd0>)
 8005312:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005316:	6013      	str	r3, [r2, #0]
 8005318:	4b1f      	ldr	r3, [pc, #124]	; (8005398 <SystemClock_Config+0xd0>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005320:	607b      	str	r3, [r7, #4]
 8005322:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005324:	2301      	movs	r3, #1
 8005326:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005328:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800532c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800532e:	2302      	movs	r3, #2
 8005330:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005332:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005336:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8005338:	2308      	movs	r3, #8
 800533a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800533c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8005340:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005342:	2302      	movs	r3, #2
 8005344:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8005346:	2307      	movs	r3, #7
 8005348:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800534a:	f107 0320 	add.w	r3, r7, #32
 800534e:	4618      	mov	r0, r3
 8005350:	f002 ffcc 	bl	80082ec <HAL_RCC_OscConfig>
 8005354:	4603      	mov	r3, r0
 8005356:	2b00      	cmp	r3, #0
 8005358:	d001      	beq.n	800535e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800535a:	f000 f81f 	bl	800539c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800535e:	230f      	movs	r3, #15
 8005360:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005362:	2302      	movs	r3, #2
 8005364:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005366:	2300      	movs	r3, #0
 8005368:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800536a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800536e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8005370:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005374:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8005376:	f107 030c 	add.w	r3, r7, #12
 800537a:	2105      	movs	r1, #5
 800537c:	4618      	mov	r0, r3
 800537e:	f003 fa25 	bl	80087cc <HAL_RCC_ClockConfig>
 8005382:	4603      	mov	r3, r0
 8005384:	2b00      	cmp	r3, #0
 8005386:	d001      	beq.n	800538c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8005388:	f000 f808 	bl	800539c <Error_Handler>
  }
}
 800538c:	bf00      	nop
 800538e:	3750      	adds	r7, #80	; 0x50
 8005390:	46bd      	mov	sp, r7
 8005392:	bd80      	pop	{r7, pc}
 8005394:	40023800 	.word	0x40023800
 8005398:	40007000 	.word	0x40007000

0800539c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800539c:	b480      	push	{r7}
 800539e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80053a0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80053a2:	e7fe      	b.n	80053a2 <Error_Handler+0x6>

080053a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80053a4:	b480      	push	{r7}
 80053a6:	b083      	sub	sp, #12
 80053a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80053aa:	2300      	movs	r3, #0
 80053ac:	607b      	str	r3, [r7, #4]
 80053ae:	4b10      	ldr	r3, [pc, #64]	; (80053f0 <HAL_MspInit+0x4c>)
 80053b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053b2:	4a0f      	ldr	r2, [pc, #60]	; (80053f0 <HAL_MspInit+0x4c>)
 80053b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80053b8:	6453      	str	r3, [r2, #68]	; 0x44
 80053ba:	4b0d      	ldr	r3, [pc, #52]	; (80053f0 <HAL_MspInit+0x4c>)
 80053bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80053c2:	607b      	str	r3, [r7, #4]
 80053c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80053c6:	2300      	movs	r3, #0
 80053c8:	603b      	str	r3, [r7, #0]
 80053ca:	4b09      	ldr	r3, [pc, #36]	; (80053f0 <HAL_MspInit+0x4c>)
 80053cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ce:	4a08      	ldr	r2, [pc, #32]	; (80053f0 <HAL_MspInit+0x4c>)
 80053d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053d4:	6413      	str	r3, [r2, #64]	; 0x40
 80053d6:	4b06      	ldr	r3, [pc, #24]	; (80053f0 <HAL_MspInit+0x4c>)
 80053d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053de:	603b      	str	r3, [r7, #0]
 80053e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80053e2:	bf00      	nop
 80053e4:	370c      	adds	r7, #12
 80053e6:	46bd      	mov	sp, r7
 80053e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ec:	4770      	bx	lr
 80053ee:	bf00      	nop
 80053f0:	40023800 	.word	0x40023800

080053f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80053f4:	b480      	push	{r7}
 80053f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80053f8:	e7fe      	b.n	80053f8 <NMI_Handler+0x4>

080053fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80053fa:	b480      	push	{r7}
 80053fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80053fe:	e7fe      	b.n	80053fe <HardFault_Handler+0x4>

08005400 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005400:	b480      	push	{r7}
 8005402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005404:	e7fe      	b.n	8005404 <MemManage_Handler+0x4>

08005406 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005406:	b480      	push	{r7}
 8005408:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800540a:	e7fe      	b.n	800540a <BusFault_Handler+0x4>

0800540c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800540c:	b480      	push	{r7}
 800540e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005410:	e7fe      	b.n	8005410 <UsageFault_Handler+0x4>

08005412 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005412:	b480      	push	{r7}
 8005414:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005416:	bf00      	nop
 8005418:	46bd      	mov	sp, r7
 800541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541e:	4770      	bx	lr

08005420 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005420:	b480      	push	{r7}
 8005422:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005424:	bf00      	nop
 8005426:	46bd      	mov	sp, r7
 8005428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542c:	4770      	bx	lr

0800542e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800542e:	b480      	push	{r7}
 8005430:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005432:	bf00      	nop
 8005434:	46bd      	mov	sp, r7
 8005436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543a:	4770      	bx	lr

0800543c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005440:	f000 fc80 	bl	8005d44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005444:	bf00      	nop
 8005446:	bd80      	pop	{r7, pc}

08005448 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800544c:	2001      	movs	r0, #1
 800544e:	f001 ff75 	bl	800733c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8005452:	bf00      	nop
 8005454:	bd80      	pop	{r7, pc}
	...

08005458 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800545c:	4802      	ldr	r0, [pc, #8]	; (8005468 <DMA1_Stream1_IRQHandler+0x10>)
 800545e:	f001 fb51 	bl	8006b04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8005462:	bf00      	nop
 8005464:	bd80      	pop	{r7, pc}
 8005466:	bf00      	nop
 8005468:	20001964 	.word	0x20001964

0800546c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8005470:	4802      	ldr	r0, [pc, #8]	; (800547c <DMA1_Stream3_IRQHandler+0x10>)
 8005472:	f001 fb47 	bl	8006b04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8005476:	bf00      	nop
 8005478:	bd80      	pop	{r7, pc}
 800547a:	bf00      	nop
 800547c:	20001a04 	.word	0x20001a04

08005480 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8005484:	4802      	ldr	r0, [pc, #8]	; (8005490 <DMA1_Stream5_IRQHandler+0x10>)
 8005486:	f001 fb3d 	bl	8006b04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800548a:	bf00      	nop
 800548c:	bd80      	pop	{r7, pc}
 800548e:	bf00      	nop
 8005490:	20001904 	.word	0x20001904

08005494 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005498:	4802      	ldr	r0, [pc, #8]	; (80054a4 <DMA1_Stream6_IRQHandler+0x10>)
 800549a:	f001 fb33 	bl	8006b04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800549e:	bf00      	nop
 80054a0:	bd80      	pop	{r7, pc}
 80054a2:	bf00      	nop
 80054a4:	20001a64 	.word	0x20001a64

080054a8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80054ac:	2020      	movs	r0, #32
 80054ae:	f001 ff45 	bl	800733c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80054b2:	bf00      	nop
 80054b4:	bd80      	pop	{r7, pc}
	...

080054b8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80054bc:	4802      	ldr	r0, [pc, #8]	; (80054c8 <TIM3_IRQHandler+0x10>)
 80054be:	f003 fbc6 	bl	8008c4e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80054c2:	bf00      	nop
 80054c4:	bd80      	pop	{r7, pc}
 80054c6:	bf00      	nop
 80054c8:	20001884 	.word	0x20001884

080054cc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	UART_IDLE_Callback(&huart2);
 80054d0:	4803      	ldr	r0, [pc, #12]	; (80054e0 <USART2_IRQHandler+0x14>)
 80054d2:	f7fc f9c1 	bl	8001858 <UART_IDLE_Callback>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80054d6:	4802      	ldr	r0, [pc, #8]	; (80054e0 <USART2_IRQHandler+0x14>)
 80054d8:	f004 f936 	bl	8009748 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80054dc:	bf00      	nop
 80054de:	bd80      	pop	{r7, pc}
 80054e0:	20001b04 	.word	0x20001b04

080054e4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	UART_IDLE_Callback(&huart3);
 80054e8:	4803      	ldr	r0, [pc, #12]	; (80054f8 <USART3_IRQHandler+0x14>)
 80054ea:	f7fc f9b5 	bl	8001858 <UART_IDLE_Callback>
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80054ee:	4802      	ldr	r0, [pc, #8]	; (80054f8 <USART3_IRQHandler+0x14>)
 80054f0:	f004 f92a 	bl	8009748 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80054f4:	bf00      	nop
 80054f6:	bd80      	pop	{r7, pc}
 80054f8:	200019c4 	.word	0x200019c4

080054fc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
	ADC_DSOStart();
 8005500:	f7fc f8f6 	bl	80016f0 <ADC_DSOStart>
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005504:	4802      	ldr	r0, [pc, #8]	; (8005510 <TIM7_IRQHandler+0x14>)
 8005506:	f003 fba2 	bl	8008c4e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800550a:	bf00      	nop
 800550c:	bd80      	pop	{r7, pc}
 800550e:	bf00      	nop
 8005510:	200018c4 	.word	0x200018c4

08005514 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005518:	4802      	ldr	r0, [pc, #8]	; (8005524 <DMA2_Stream0_IRQHandler+0x10>)
 800551a:	f001 faf3 	bl	8006b04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800551e:	bf00      	nop
 8005520:	bd80      	pop	{r7, pc}
 8005522:	bf00      	nop
 8005524:	200017cc 	.word	0x200017cc

08005528 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b086      	sub	sp, #24
 800552c:	af00      	add	r7, sp, #0
 800552e:	60f8      	str	r0, [r7, #12]
 8005530:	60b9      	str	r1, [r7, #8]
 8005532:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005534:	2300      	movs	r3, #0
 8005536:	617b      	str	r3, [r7, #20]
 8005538:	e00a      	b.n	8005550 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800553a:	f3af 8000 	nop.w
 800553e:	4601      	mov	r1, r0
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	1c5a      	adds	r2, r3, #1
 8005544:	60ba      	str	r2, [r7, #8]
 8005546:	b2ca      	uxtb	r2, r1
 8005548:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	3301      	adds	r3, #1
 800554e:	617b      	str	r3, [r7, #20]
 8005550:	697a      	ldr	r2, [r7, #20]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	429a      	cmp	r2, r3
 8005556:	dbf0      	blt.n	800553a <_read+0x12>
	}

return len;
 8005558:	687b      	ldr	r3, [r7, #4]
}
 800555a:	4618      	mov	r0, r3
 800555c:	3718      	adds	r7, #24
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}

08005562 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005562:	b580      	push	{r7, lr}
 8005564:	b086      	sub	sp, #24
 8005566:	af00      	add	r7, sp, #0
 8005568:	60f8      	str	r0, [r7, #12]
 800556a:	60b9      	str	r1, [r7, #8]
 800556c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800556e:	2300      	movs	r3, #0
 8005570:	617b      	str	r3, [r7, #20]
 8005572:	e009      	b.n	8005588 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	1c5a      	adds	r2, r3, #1
 8005578:	60ba      	str	r2, [r7, #8]
 800557a:	781b      	ldrb	r3, [r3, #0]
 800557c:	4618      	mov	r0, r3
 800557e:	f7fc f8d5 	bl	800172c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	3301      	adds	r3, #1
 8005586:	617b      	str	r3, [r7, #20]
 8005588:	697a      	ldr	r2, [r7, #20]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	429a      	cmp	r2, r3
 800558e:	dbf1      	blt.n	8005574 <_write+0x12>
	}
	return len;
 8005590:	687b      	ldr	r3, [r7, #4]
}
 8005592:	4618      	mov	r0, r3
 8005594:	3718      	adds	r7, #24
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}

0800559a <_close>:

int _close(int file)
{
 800559a:	b480      	push	{r7}
 800559c:	b083      	sub	sp, #12
 800559e:	af00      	add	r7, sp, #0
 80055a0:	6078      	str	r0, [r7, #4]
	return -1;
 80055a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	370c      	adds	r7, #12
 80055aa:	46bd      	mov	sp, r7
 80055ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b0:	4770      	bx	lr

080055b2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80055b2:	b480      	push	{r7}
 80055b4:	b083      	sub	sp, #12
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	6078      	str	r0, [r7, #4]
 80055ba:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80055c2:	605a      	str	r2, [r3, #4]
	return 0;
 80055c4:	2300      	movs	r3, #0
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	370c      	adds	r7, #12
 80055ca:	46bd      	mov	sp, r7
 80055cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d0:	4770      	bx	lr

080055d2 <_isatty>:

int _isatty(int file)
{
 80055d2:	b480      	push	{r7}
 80055d4:	b083      	sub	sp, #12
 80055d6:	af00      	add	r7, sp, #0
 80055d8:	6078      	str	r0, [r7, #4]
	return 1;
 80055da:	2301      	movs	r3, #1
}
 80055dc:	4618      	mov	r0, r3
 80055de:	370c      	adds	r7, #12
 80055e0:	46bd      	mov	sp, r7
 80055e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e6:	4770      	bx	lr

080055e8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b085      	sub	sp, #20
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	60f8      	str	r0, [r7, #12]
 80055f0:	60b9      	str	r1, [r7, #8]
 80055f2:	607a      	str	r2, [r7, #4]
	return 0;
 80055f4:	2300      	movs	r3, #0
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3714      	adds	r7, #20
 80055fa:	46bd      	mov	sp, r7
 80055fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005600:	4770      	bx	lr
	...

08005604 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b086      	sub	sp, #24
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800560c:	4a14      	ldr	r2, [pc, #80]	; (8005660 <_sbrk+0x5c>)
 800560e:	4b15      	ldr	r3, [pc, #84]	; (8005664 <_sbrk+0x60>)
 8005610:	1ad3      	subs	r3, r2, r3
 8005612:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005618:	4b13      	ldr	r3, [pc, #76]	; (8005668 <_sbrk+0x64>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d102      	bne.n	8005626 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005620:	4b11      	ldr	r3, [pc, #68]	; (8005668 <_sbrk+0x64>)
 8005622:	4a12      	ldr	r2, [pc, #72]	; (800566c <_sbrk+0x68>)
 8005624:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005626:	4b10      	ldr	r3, [pc, #64]	; (8005668 <_sbrk+0x64>)
 8005628:	681a      	ldr	r2, [r3, #0]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	4413      	add	r3, r2
 800562e:	693a      	ldr	r2, [r7, #16]
 8005630:	429a      	cmp	r2, r3
 8005632:	d207      	bcs.n	8005644 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005634:	f004 ff3a 	bl	800a4ac <__errno>
 8005638:	4602      	mov	r2, r0
 800563a:	230c      	movs	r3, #12
 800563c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800563e:	f04f 33ff 	mov.w	r3, #4294967295
 8005642:	e009      	b.n	8005658 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005644:	4b08      	ldr	r3, [pc, #32]	; (8005668 <_sbrk+0x64>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800564a:	4b07      	ldr	r3, [pc, #28]	; (8005668 <_sbrk+0x64>)
 800564c:	681a      	ldr	r2, [r3, #0]
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	4413      	add	r3, r2
 8005652:	4a05      	ldr	r2, [pc, #20]	; (8005668 <_sbrk+0x64>)
 8005654:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005656:	68fb      	ldr	r3, [r7, #12]
}
 8005658:	4618      	mov	r0, r3
 800565a:	3718      	adds	r7, #24
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}
 8005660:	20020000 	.word	0x20020000
 8005664:	00000400 	.word	0x00000400
 8005668:	200016f0 	.word	0x200016f0
 800566c:	20001b50 	.word	0x20001b50

08005670 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005670:	b480      	push	{r7}
 8005672:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005674:	4b08      	ldr	r3, [pc, #32]	; (8005698 <SystemInit+0x28>)
 8005676:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800567a:	4a07      	ldr	r2, [pc, #28]	; (8005698 <SystemInit+0x28>)
 800567c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005680:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005684:	4b04      	ldr	r3, [pc, #16]	; (8005698 <SystemInit+0x28>)
 8005686:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800568a:	609a      	str	r2, [r3, #8]
#endif
}
 800568c:	bf00      	nop
 800568e:	46bd      	mov	sp, r7
 8005690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005694:	4770      	bx	lr
 8005696:	bf00      	nop
 8005698:	e000ed00 	.word	0xe000ed00

0800569c <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim7;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b086      	sub	sp, #24
 80056a0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80056a2:	f107 0308 	add.w	r3, r7, #8
 80056a6:	2200      	movs	r2, #0
 80056a8:	601a      	str	r2, [r3, #0]
 80056aa:	605a      	str	r2, [r3, #4]
 80056ac:	609a      	str	r2, [r3, #8]
 80056ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80056b0:	463b      	mov	r3, r7
 80056b2:	2200      	movs	r2, #0
 80056b4:	601a      	str	r2, [r3, #0]
 80056b6:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 80056b8:	4b1d      	ldr	r3, [pc, #116]	; (8005730 <MX_TIM3_Init+0x94>)
 80056ba:	4a1e      	ldr	r2, [pc, #120]	; (8005734 <MX_TIM3_Init+0x98>)
 80056bc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80056be:	4b1c      	ldr	r3, [pc, #112]	; (8005730 <MX_TIM3_Init+0x94>)
 80056c0:	2200      	movs	r2, #0
 80056c2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80056c4:	4b1a      	ldr	r3, [pc, #104]	; (8005730 <MX_TIM3_Init+0x94>)
 80056c6:	2200      	movs	r2, #0
 80056c8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4199;
 80056ca:	4b19      	ldr	r3, [pc, #100]	; (8005730 <MX_TIM3_Init+0x94>)
 80056cc:	f241 0267 	movw	r2, #4199	; 0x1067
 80056d0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80056d2:	4b17      	ldr	r3, [pc, #92]	; (8005730 <MX_TIM3_Init+0x94>)
 80056d4:	2200      	movs	r2, #0
 80056d6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80056d8:	4b15      	ldr	r3, [pc, #84]	; (8005730 <MX_TIM3_Init+0x94>)
 80056da:	2280      	movs	r2, #128	; 0x80
 80056dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80056de:	4814      	ldr	r0, [pc, #80]	; (8005730 <MX_TIM3_Init+0x94>)
 80056e0:	f003 fa66 	bl	8008bb0 <HAL_TIM_Base_Init>
 80056e4:	4603      	mov	r3, r0
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d001      	beq.n	80056ee <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80056ea:	f7ff fe57 	bl	800539c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80056ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80056f2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80056f4:	f107 0308 	add.w	r3, r7, #8
 80056f8:	4619      	mov	r1, r3
 80056fa:	480d      	ldr	r0, [pc, #52]	; (8005730 <MX_TIM3_Init+0x94>)
 80056fc:	f003 fbaf 	bl	8008e5e <HAL_TIM_ConfigClockSource>
 8005700:	4603      	mov	r3, r0
 8005702:	2b00      	cmp	r3, #0
 8005704:	d001      	beq.n	800570a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8005706:	f7ff fe49 	bl	800539c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800570a:	2320      	movs	r3, #32
 800570c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800570e:	2300      	movs	r3, #0
 8005710:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005712:	463b      	mov	r3, r7
 8005714:	4619      	mov	r1, r3
 8005716:	4806      	ldr	r0, [pc, #24]	; (8005730 <MX_TIM3_Init+0x94>)
 8005718:	f003 fdc4 	bl	80092a4 <HAL_TIMEx_MasterConfigSynchronization>
 800571c:	4603      	mov	r3, r0
 800571e:	2b00      	cmp	r3, #0
 8005720:	d001      	beq.n	8005726 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8005722:	f7ff fe3b 	bl	800539c <Error_Handler>
  }

}
 8005726:	bf00      	nop
 8005728:	3718      	adds	r7, #24
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
 800572e:	bf00      	nop
 8005730:	20001884 	.word	0x20001884
 8005734:	40000400 	.word	0x40000400

08005738 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b082      	sub	sp, #8
 800573c:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800573e:	463b      	mov	r3, r7
 8005740:	2200      	movs	r2, #0
 8005742:	601a      	str	r2, [r3, #0]
 8005744:	605a      	str	r2, [r3, #4]

  htim7.Instance = TIM7;
 8005746:	4b15      	ldr	r3, [pc, #84]	; (800579c <MX_TIM7_Init+0x64>)
 8005748:	4a15      	ldr	r2, [pc, #84]	; (80057a0 <MX_TIM7_Init+0x68>)
 800574a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 839;
 800574c:	4b13      	ldr	r3, [pc, #76]	; (800579c <MX_TIM7_Init+0x64>)
 800574e:	f240 3247 	movw	r2, #839	; 0x347
 8005752:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005754:	4b11      	ldr	r3, [pc, #68]	; (800579c <MX_TIM7_Init+0x64>)
 8005756:	2200      	movs	r2, #0
 8005758:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 19999;
 800575a:	4b10      	ldr	r3, [pc, #64]	; (800579c <MX_TIM7_Init+0x64>)
 800575c:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8005760:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005762:	4b0e      	ldr	r3, [pc, #56]	; (800579c <MX_TIM7_Init+0x64>)
 8005764:	2280      	movs	r2, #128	; 0x80
 8005766:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005768:	480c      	ldr	r0, [pc, #48]	; (800579c <MX_TIM7_Init+0x64>)
 800576a:	f003 fa21 	bl	8008bb0 <HAL_TIM_Base_Init>
 800576e:	4603      	mov	r3, r0
 8005770:	2b00      	cmp	r3, #0
 8005772:	d001      	beq.n	8005778 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8005774:	f7ff fe12 	bl	800539c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005778:	2300      	movs	r3, #0
 800577a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800577c:	2300      	movs	r3, #0
 800577e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005780:	463b      	mov	r3, r7
 8005782:	4619      	mov	r1, r3
 8005784:	4805      	ldr	r0, [pc, #20]	; (800579c <MX_TIM7_Init+0x64>)
 8005786:	f003 fd8d 	bl	80092a4 <HAL_TIMEx_MasterConfigSynchronization>
 800578a:	4603      	mov	r3, r0
 800578c:	2b00      	cmp	r3, #0
 800578e:	d001      	beq.n	8005794 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8005790:	f7ff fe04 	bl	800539c <Error_Handler>
  }

}
 8005794:	bf00      	nop
 8005796:	3708      	adds	r7, #8
 8005798:	46bd      	mov	sp, r7
 800579a:	bd80      	pop	{r7, pc}
 800579c:	200018c4 	.word	0x200018c4
 80057a0:	40001400 	.word	0x40001400

080057a4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b084      	sub	sp, #16
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a1c      	ldr	r2, [pc, #112]	; (8005824 <HAL_TIM_Base_MspInit+0x80>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d116      	bne.n	80057e4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80057b6:	2300      	movs	r3, #0
 80057b8:	60fb      	str	r3, [r7, #12]
 80057ba:	4b1b      	ldr	r3, [pc, #108]	; (8005828 <HAL_TIM_Base_MspInit+0x84>)
 80057bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057be:	4a1a      	ldr	r2, [pc, #104]	; (8005828 <HAL_TIM_Base_MspInit+0x84>)
 80057c0:	f043 0302 	orr.w	r3, r3, #2
 80057c4:	6413      	str	r3, [r2, #64]	; 0x40
 80057c6:	4b18      	ldr	r3, [pc, #96]	; (8005828 <HAL_TIM_Base_MspInit+0x84>)
 80057c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ca:	f003 0302 	and.w	r3, r3, #2
 80057ce:	60fb      	str	r3, [r7, #12]
 80057d0:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 80057d2:	2200      	movs	r2, #0
 80057d4:	2101      	movs	r1, #1
 80057d6:	201d      	movs	r0, #29
 80057d8:	f000 ffc5 	bl	8006766 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80057dc:	201d      	movs	r0, #29
 80057de:	f000 ffde 	bl	800679e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80057e2:	e01a      	b.n	800581a <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM7)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a10      	ldr	r2, [pc, #64]	; (800582c <HAL_TIM_Base_MspInit+0x88>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d115      	bne.n	800581a <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80057ee:	2300      	movs	r3, #0
 80057f0:	60bb      	str	r3, [r7, #8]
 80057f2:	4b0d      	ldr	r3, [pc, #52]	; (8005828 <HAL_TIM_Base_MspInit+0x84>)
 80057f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057f6:	4a0c      	ldr	r2, [pc, #48]	; (8005828 <HAL_TIM_Base_MspInit+0x84>)
 80057f8:	f043 0320 	orr.w	r3, r3, #32
 80057fc:	6413      	str	r3, [r2, #64]	; 0x40
 80057fe:	4b0a      	ldr	r3, [pc, #40]	; (8005828 <HAL_TIM_Base_MspInit+0x84>)
 8005800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005802:	f003 0320 	and.w	r3, r3, #32
 8005806:	60bb      	str	r3, [r7, #8]
 8005808:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 2, 0);
 800580a:	2200      	movs	r2, #0
 800580c:	2102      	movs	r1, #2
 800580e:	2037      	movs	r0, #55	; 0x37
 8005810:	f000 ffa9 	bl	8006766 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005814:	2037      	movs	r0, #55	; 0x37
 8005816:	f000 ffc2 	bl	800679e <HAL_NVIC_EnableIRQ>
}
 800581a:	bf00      	nop
 800581c:	3710      	adds	r7, #16
 800581e:	46bd      	mov	sp, r7
 8005820:	bd80      	pop	{r7, pc}
 8005822:	bf00      	nop
 8005824:	40000400 	.word	0x40000400
 8005828:	40023800 	.word	0x40023800
 800582c:	40001400 	.word	0x40001400

08005830 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8005834:	4b11      	ldr	r3, [pc, #68]	; (800587c <MX_USART1_UART_Init+0x4c>)
 8005836:	4a12      	ldr	r2, [pc, #72]	; (8005880 <MX_USART1_UART_Init+0x50>)
 8005838:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800583a:	4b10      	ldr	r3, [pc, #64]	; (800587c <MX_USART1_UART_Init+0x4c>)
 800583c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005840:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005842:	4b0e      	ldr	r3, [pc, #56]	; (800587c <MX_USART1_UART_Init+0x4c>)
 8005844:	2200      	movs	r2, #0
 8005846:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005848:	4b0c      	ldr	r3, [pc, #48]	; (800587c <MX_USART1_UART_Init+0x4c>)
 800584a:	2200      	movs	r2, #0
 800584c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800584e:	4b0b      	ldr	r3, [pc, #44]	; (800587c <MX_USART1_UART_Init+0x4c>)
 8005850:	2200      	movs	r2, #0
 8005852:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005854:	4b09      	ldr	r3, [pc, #36]	; (800587c <MX_USART1_UART_Init+0x4c>)
 8005856:	220c      	movs	r2, #12
 8005858:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800585a:	4b08      	ldr	r3, [pc, #32]	; (800587c <MX_USART1_UART_Init+0x4c>)
 800585c:	2200      	movs	r2, #0
 800585e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005860:	4b06      	ldr	r3, [pc, #24]	; (800587c <MX_USART1_UART_Init+0x4c>)
 8005862:	2200      	movs	r2, #0
 8005864:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005866:	4805      	ldr	r0, [pc, #20]	; (800587c <MX_USART1_UART_Init+0x4c>)
 8005868:	f003 fdac 	bl	80093c4 <HAL_UART_Init>
 800586c:	4603      	mov	r3, r0
 800586e:	2b00      	cmp	r3, #0
 8005870:	d001      	beq.n	8005876 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8005872:	f7ff fd93 	bl	800539c <Error_Handler>
  }

}
 8005876:	bf00      	nop
 8005878:	bd80      	pop	{r7, pc}
 800587a:	bf00      	nop
 800587c:	20001ac4 	.word	0x20001ac4
 8005880:	40011000 	.word	0x40011000

08005884 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8005888:	4b11      	ldr	r3, [pc, #68]	; (80058d0 <MX_USART2_UART_Init+0x4c>)
 800588a:	4a12      	ldr	r2, [pc, #72]	; (80058d4 <MX_USART2_UART_Init+0x50>)
 800588c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800588e:	4b10      	ldr	r3, [pc, #64]	; (80058d0 <MX_USART2_UART_Init+0x4c>)
 8005890:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005894:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005896:	4b0e      	ldr	r3, [pc, #56]	; (80058d0 <MX_USART2_UART_Init+0x4c>)
 8005898:	2200      	movs	r2, #0
 800589a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800589c:	4b0c      	ldr	r3, [pc, #48]	; (80058d0 <MX_USART2_UART_Init+0x4c>)
 800589e:	2200      	movs	r2, #0
 80058a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80058a2:	4b0b      	ldr	r3, [pc, #44]	; (80058d0 <MX_USART2_UART_Init+0x4c>)
 80058a4:	2200      	movs	r2, #0
 80058a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80058a8:	4b09      	ldr	r3, [pc, #36]	; (80058d0 <MX_USART2_UART_Init+0x4c>)
 80058aa:	220c      	movs	r2, #12
 80058ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80058ae:	4b08      	ldr	r3, [pc, #32]	; (80058d0 <MX_USART2_UART_Init+0x4c>)
 80058b0:	2200      	movs	r2, #0
 80058b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80058b4:	4b06      	ldr	r3, [pc, #24]	; (80058d0 <MX_USART2_UART_Init+0x4c>)
 80058b6:	2200      	movs	r2, #0
 80058b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80058ba:	4805      	ldr	r0, [pc, #20]	; (80058d0 <MX_USART2_UART_Init+0x4c>)
 80058bc:	f003 fd82 	bl	80093c4 <HAL_UART_Init>
 80058c0:	4603      	mov	r3, r0
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d001      	beq.n	80058ca <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80058c6:	f7ff fd69 	bl	800539c <Error_Handler>
  }

}
 80058ca:	bf00      	nop
 80058cc:	bd80      	pop	{r7, pc}
 80058ce:	bf00      	nop
 80058d0:	20001b04 	.word	0x20001b04
 80058d4:	40004400 	.word	0x40004400

080058d8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80058dc:	4b11      	ldr	r3, [pc, #68]	; (8005924 <MX_USART3_UART_Init+0x4c>)
 80058de:	4a12      	ldr	r2, [pc, #72]	; (8005928 <MX_USART3_UART_Init+0x50>)
 80058e0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80058e2:	4b10      	ldr	r3, [pc, #64]	; (8005924 <MX_USART3_UART_Init+0x4c>)
 80058e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80058e8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80058ea:	4b0e      	ldr	r3, [pc, #56]	; (8005924 <MX_USART3_UART_Init+0x4c>)
 80058ec:	2200      	movs	r2, #0
 80058ee:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80058f0:	4b0c      	ldr	r3, [pc, #48]	; (8005924 <MX_USART3_UART_Init+0x4c>)
 80058f2:	2200      	movs	r2, #0
 80058f4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80058f6:	4b0b      	ldr	r3, [pc, #44]	; (8005924 <MX_USART3_UART_Init+0x4c>)
 80058f8:	2200      	movs	r2, #0
 80058fa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80058fc:	4b09      	ldr	r3, [pc, #36]	; (8005924 <MX_USART3_UART_Init+0x4c>)
 80058fe:	220c      	movs	r2, #12
 8005900:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005902:	4b08      	ldr	r3, [pc, #32]	; (8005924 <MX_USART3_UART_Init+0x4c>)
 8005904:	2200      	movs	r2, #0
 8005906:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005908:	4b06      	ldr	r3, [pc, #24]	; (8005924 <MX_USART3_UART_Init+0x4c>)
 800590a:	2200      	movs	r2, #0
 800590c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800590e:	4805      	ldr	r0, [pc, #20]	; (8005924 <MX_USART3_UART_Init+0x4c>)
 8005910:	f003 fd58 	bl	80093c4 <HAL_UART_Init>
 8005914:	4603      	mov	r3, r0
 8005916:	2b00      	cmp	r3, #0
 8005918:	d001      	beq.n	800591e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800591a:	f7ff fd3f 	bl	800539c <Error_Handler>
  }

}
 800591e:	bf00      	nop
 8005920:	bd80      	pop	{r7, pc}
 8005922:	bf00      	nop
 8005924:	200019c4 	.word	0x200019c4
 8005928:	40004800 	.word	0x40004800

0800592c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b08e      	sub	sp, #56	; 0x38
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005934:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005938:	2200      	movs	r2, #0
 800593a:	601a      	str	r2, [r3, #0]
 800593c:	605a      	str	r2, [r3, #4]
 800593e:	609a      	str	r2, [r3, #8]
 8005940:	60da      	str	r2, [r3, #12]
 8005942:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a63      	ldr	r2, [pc, #396]	; (8005ad8 <HAL_UART_MspInit+0x1ac>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d12d      	bne.n	80059aa <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800594e:	2300      	movs	r3, #0
 8005950:	623b      	str	r3, [r7, #32]
 8005952:	4b62      	ldr	r3, [pc, #392]	; (8005adc <HAL_UART_MspInit+0x1b0>)
 8005954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005956:	4a61      	ldr	r2, [pc, #388]	; (8005adc <HAL_UART_MspInit+0x1b0>)
 8005958:	f043 0310 	orr.w	r3, r3, #16
 800595c:	6453      	str	r3, [r2, #68]	; 0x44
 800595e:	4b5f      	ldr	r3, [pc, #380]	; (8005adc <HAL_UART_MspInit+0x1b0>)
 8005960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005962:	f003 0310 	and.w	r3, r3, #16
 8005966:	623b      	str	r3, [r7, #32]
 8005968:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800596a:	2300      	movs	r3, #0
 800596c:	61fb      	str	r3, [r7, #28]
 800596e:	4b5b      	ldr	r3, [pc, #364]	; (8005adc <HAL_UART_MspInit+0x1b0>)
 8005970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005972:	4a5a      	ldr	r2, [pc, #360]	; (8005adc <HAL_UART_MspInit+0x1b0>)
 8005974:	f043 0301 	orr.w	r3, r3, #1
 8005978:	6313      	str	r3, [r2, #48]	; 0x30
 800597a:	4b58      	ldr	r3, [pc, #352]	; (8005adc <HAL_UART_MspInit+0x1b0>)
 800597c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800597e:	f003 0301 	and.w	r3, r3, #1
 8005982:	61fb      	str	r3, [r7, #28]
 8005984:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005986:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800598a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800598c:	2302      	movs	r3, #2
 800598e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005990:	2300      	movs	r3, #0
 8005992:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005994:	2303      	movs	r3, #3
 8005996:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005998:	2307      	movs	r3, #7
 800599a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800599c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80059a0:	4619      	mov	r1, r3
 80059a2:	484f      	ldr	r0, [pc, #316]	; (8005ae0 <HAL_UART_MspInit+0x1b4>)
 80059a4:	f001 fb16 	bl	8006fd4 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80059a8:	e13d      	b.n	8005c26 <HAL_UART_MspInit+0x2fa>
  else if(uartHandle->Instance==USART2)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4a4d      	ldr	r2, [pc, #308]	; (8005ae4 <HAL_UART_MspInit+0x1b8>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	f040 80a1 	bne.w	8005af8 <HAL_UART_MspInit+0x1cc>
    __HAL_RCC_USART2_CLK_ENABLE();
 80059b6:	2300      	movs	r3, #0
 80059b8:	61bb      	str	r3, [r7, #24]
 80059ba:	4b48      	ldr	r3, [pc, #288]	; (8005adc <HAL_UART_MspInit+0x1b0>)
 80059bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059be:	4a47      	ldr	r2, [pc, #284]	; (8005adc <HAL_UART_MspInit+0x1b0>)
 80059c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80059c4:	6413      	str	r3, [r2, #64]	; 0x40
 80059c6:	4b45      	ldr	r3, [pc, #276]	; (8005adc <HAL_UART_MspInit+0x1b0>)
 80059c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059ce:	61bb      	str	r3, [r7, #24]
 80059d0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80059d2:	2300      	movs	r3, #0
 80059d4:	617b      	str	r3, [r7, #20]
 80059d6:	4b41      	ldr	r3, [pc, #260]	; (8005adc <HAL_UART_MspInit+0x1b0>)
 80059d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059da:	4a40      	ldr	r2, [pc, #256]	; (8005adc <HAL_UART_MspInit+0x1b0>)
 80059dc:	f043 0301 	orr.w	r3, r3, #1
 80059e0:	6313      	str	r3, [r2, #48]	; 0x30
 80059e2:	4b3e      	ldr	r3, [pc, #248]	; (8005adc <HAL_UART_MspInit+0x1b0>)
 80059e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059e6:	f003 0301 	and.w	r3, r3, #1
 80059ea:	617b      	str	r3, [r7, #20]
 80059ec:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ESP_RXD_Pin|ESP_TXD_Pin;
 80059ee:	230c      	movs	r3, #12
 80059f0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059f2:	2302      	movs	r3, #2
 80059f4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059f6:	2300      	movs	r3, #0
 80059f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80059fa:	2303      	movs	r3, #3
 80059fc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80059fe:	2307      	movs	r3, #7
 8005a00:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005a06:	4619      	mov	r1, r3
 8005a08:	4835      	ldr	r0, [pc, #212]	; (8005ae0 <HAL_UART_MspInit+0x1b4>)
 8005a0a:	f001 fae3 	bl	8006fd4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8005a0e:	4b36      	ldr	r3, [pc, #216]	; (8005ae8 <HAL_UART_MspInit+0x1bc>)
 8005a10:	4a36      	ldr	r2, [pc, #216]	; (8005aec <HAL_UART_MspInit+0x1c0>)
 8005a12:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8005a14:	4b34      	ldr	r3, [pc, #208]	; (8005ae8 <HAL_UART_MspInit+0x1bc>)
 8005a16:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005a1a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005a1c:	4b32      	ldr	r3, [pc, #200]	; (8005ae8 <HAL_UART_MspInit+0x1bc>)
 8005a1e:	2200      	movs	r2, #0
 8005a20:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005a22:	4b31      	ldr	r3, [pc, #196]	; (8005ae8 <HAL_UART_MspInit+0x1bc>)
 8005a24:	2200      	movs	r2, #0
 8005a26:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005a28:	4b2f      	ldr	r3, [pc, #188]	; (8005ae8 <HAL_UART_MspInit+0x1bc>)
 8005a2a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005a2e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005a30:	4b2d      	ldr	r3, [pc, #180]	; (8005ae8 <HAL_UART_MspInit+0x1bc>)
 8005a32:	2200      	movs	r2, #0
 8005a34:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005a36:	4b2c      	ldr	r3, [pc, #176]	; (8005ae8 <HAL_UART_MspInit+0x1bc>)
 8005a38:	2200      	movs	r2, #0
 8005a3a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8005a3c:	4b2a      	ldr	r3, [pc, #168]	; (8005ae8 <HAL_UART_MspInit+0x1bc>)
 8005a3e:	2200      	movs	r2, #0
 8005a40:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005a42:	4b29      	ldr	r3, [pc, #164]	; (8005ae8 <HAL_UART_MspInit+0x1bc>)
 8005a44:	2200      	movs	r2, #0
 8005a46:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005a48:	4b27      	ldr	r3, [pc, #156]	; (8005ae8 <HAL_UART_MspInit+0x1bc>)
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8005a4e:	4826      	ldr	r0, [pc, #152]	; (8005ae8 <HAL_UART_MspInit+0x1bc>)
 8005a50:	f000 fec0 	bl	80067d4 <HAL_DMA_Init>
 8005a54:	4603      	mov	r3, r0
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d001      	beq.n	8005a5e <HAL_UART_MspInit+0x132>
      Error_Handler();
 8005a5a:	f7ff fc9f 	bl	800539c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	4a21      	ldr	r2, [pc, #132]	; (8005ae8 <HAL_UART_MspInit+0x1bc>)
 8005a62:	635a      	str	r2, [r3, #52]	; 0x34
 8005a64:	4a20      	ldr	r2, [pc, #128]	; (8005ae8 <HAL_UART_MspInit+0x1bc>)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8005a6a:	4b21      	ldr	r3, [pc, #132]	; (8005af0 <HAL_UART_MspInit+0x1c4>)
 8005a6c:	4a21      	ldr	r2, [pc, #132]	; (8005af4 <HAL_UART_MspInit+0x1c8>)
 8005a6e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8005a70:	4b1f      	ldr	r3, [pc, #124]	; (8005af0 <HAL_UART_MspInit+0x1c4>)
 8005a72:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005a76:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005a78:	4b1d      	ldr	r3, [pc, #116]	; (8005af0 <HAL_UART_MspInit+0x1c4>)
 8005a7a:	2240      	movs	r2, #64	; 0x40
 8005a7c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005a7e:	4b1c      	ldr	r3, [pc, #112]	; (8005af0 <HAL_UART_MspInit+0x1c4>)
 8005a80:	2200      	movs	r2, #0
 8005a82:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005a84:	4b1a      	ldr	r3, [pc, #104]	; (8005af0 <HAL_UART_MspInit+0x1c4>)
 8005a86:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005a8a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005a8c:	4b18      	ldr	r3, [pc, #96]	; (8005af0 <HAL_UART_MspInit+0x1c4>)
 8005a8e:	2200      	movs	r2, #0
 8005a90:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005a92:	4b17      	ldr	r3, [pc, #92]	; (8005af0 <HAL_UART_MspInit+0x1c4>)
 8005a94:	2200      	movs	r2, #0
 8005a96:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8005a98:	4b15      	ldr	r3, [pc, #84]	; (8005af0 <HAL_UART_MspInit+0x1c4>)
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005a9e:	4b14      	ldr	r3, [pc, #80]	; (8005af0 <HAL_UART_MspInit+0x1c4>)
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005aa4:	4b12      	ldr	r3, [pc, #72]	; (8005af0 <HAL_UART_MspInit+0x1c4>)
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005aaa:	4811      	ldr	r0, [pc, #68]	; (8005af0 <HAL_UART_MspInit+0x1c4>)
 8005aac:	f000 fe92 	bl	80067d4 <HAL_DMA_Init>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d001      	beq.n	8005aba <HAL_UART_MspInit+0x18e>
      Error_Handler();
 8005ab6:	f7ff fc71 	bl	800539c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	4a0c      	ldr	r2, [pc, #48]	; (8005af0 <HAL_UART_MspInit+0x1c4>)
 8005abe:	631a      	str	r2, [r3, #48]	; 0x30
 8005ac0:	4a0b      	ldr	r2, [pc, #44]	; (8005af0 <HAL_UART_MspInit+0x1c4>)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	2100      	movs	r1, #0
 8005aca:	2026      	movs	r0, #38	; 0x26
 8005acc:	f000 fe4b 	bl	8006766 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005ad0:	2026      	movs	r0, #38	; 0x26
 8005ad2:	f000 fe64 	bl	800679e <HAL_NVIC_EnableIRQ>
}
 8005ad6:	e0a6      	b.n	8005c26 <HAL_UART_MspInit+0x2fa>
 8005ad8:	40011000 	.word	0x40011000
 8005adc:	40023800 	.word	0x40023800
 8005ae0:	40020000 	.word	0x40020000
 8005ae4:	40004400 	.word	0x40004400
 8005ae8:	20001904 	.word	0x20001904
 8005aec:	40026088 	.word	0x40026088
 8005af0:	20001a64 	.word	0x20001a64
 8005af4:	400260a0 	.word	0x400260a0
  else if(uartHandle->Instance==USART3)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a4c      	ldr	r2, [pc, #304]	; (8005c30 <HAL_UART_MspInit+0x304>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	f040 8091 	bne.w	8005c26 <HAL_UART_MspInit+0x2fa>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005b04:	2300      	movs	r3, #0
 8005b06:	613b      	str	r3, [r7, #16]
 8005b08:	4b4a      	ldr	r3, [pc, #296]	; (8005c34 <HAL_UART_MspInit+0x308>)
 8005b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b0c:	4a49      	ldr	r2, [pc, #292]	; (8005c34 <HAL_UART_MspInit+0x308>)
 8005b0e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005b12:	6413      	str	r3, [r2, #64]	; 0x40
 8005b14:	4b47      	ldr	r3, [pc, #284]	; (8005c34 <HAL_UART_MspInit+0x308>)
 8005b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b18:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005b1c:	613b      	str	r3, [r7, #16]
 8005b1e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005b20:	2300      	movs	r3, #0
 8005b22:	60fb      	str	r3, [r7, #12]
 8005b24:	4b43      	ldr	r3, [pc, #268]	; (8005c34 <HAL_UART_MspInit+0x308>)
 8005b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b28:	4a42      	ldr	r2, [pc, #264]	; (8005c34 <HAL_UART_MspInit+0x308>)
 8005b2a:	f043 0302 	orr.w	r3, r3, #2
 8005b2e:	6313      	str	r3, [r2, #48]	; 0x30
 8005b30:	4b40      	ldr	r3, [pc, #256]	; (8005c34 <HAL_UART_MspInit+0x308>)
 8005b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b34:	f003 0302 	and.w	r3, r3, #2
 8005b38:	60fb      	str	r3, [r7, #12]
 8005b3a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8005b3c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005b40:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b42:	2302      	movs	r3, #2
 8005b44:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b46:	2300      	movs	r3, #0
 8005b48:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b4a:	2303      	movs	r3, #3
 8005b4c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005b4e:	2307      	movs	r3, #7
 8005b50:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005b52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005b56:	4619      	mov	r1, r3
 8005b58:	4837      	ldr	r0, [pc, #220]	; (8005c38 <HAL_UART_MspInit+0x30c>)
 8005b5a:	f001 fa3b 	bl	8006fd4 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8005b5e:	4b37      	ldr	r3, [pc, #220]	; (8005c3c <HAL_UART_MspInit+0x310>)
 8005b60:	4a37      	ldr	r2, [pc, #220]	; (8005c40 <HAL_UART_MspInit+0x314>)
 8005b62:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8005b64:	4b35      	ldr	r3, [pc, #212]	; (8005c3c <HAL_UART_MspInit+0x310>)
 8005b66:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005b6a:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005b6c:	4b33      	ldr	r3, [pc, #204]	; (8005c3c <HAL_UART_MspInit+0x310>)
 8005b6e:	2200      	movs	r2, #0
 8005b70:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b72:	4b32      	ldr	r3, [pc, #200]	; (8005c3c <HAL_UART_MspInit+0x310>)
 8005b74:	2200      	movs	r2, #0
 8005b76:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005b78:	4b30      	ldr	r3, [pc, #192]	; (8005c3c <HAL_UART_MspInit+0x310>)
 8005b7a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005b7e:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005b80:	4b2e      	ldr	r3, [pc, #184]	; (8005c3c <HAL_UART_MspInit+0x310>)
 8005b82:	2200      	movs	r2, #0
 8005b84:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005b86:	4b2d      	ldr	r3, [pc, #180]	; (8005c3c <HAL_UART_MspInit+0x310>)
 8005b88:	2200      	movs	r2, #0
 8005b8a:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8005b8c:	4b2b      	ldr	r3, [pc, #172]	; (8005c3c <HAL_UART_MspInit+0x310>)
 8005b8e:	2200      	movs	r2, #0
 8005b90:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005b92:	4b2a      	ldr	r3, [pc, #168]	; (8005c3c <HAL_UART_MspInit+0x310>)
 8005b94:	2200      	movs	r2, #0
 8005b96:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005b98:	4b28      	ldr	r3, [pc, #160]	; (8005c3c <HAL_UART_MspInit+0x310>)
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8005b9e:	4827      	ldr	r0, [pc, #156]	; (8005c3c <HAL_UART_MspInit+0x310>)
 8005ba0:	f000 fe18 	bl	80067d4 <HAL_DMA_Init>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d001      	beq.n	8005bae <HAL_UART_MspInit+0x282>
      Error_Handler();
 8005baa:	f7ff fbf7 	bl	800539c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	4a22      	ldr	r2, [pc, #136]	; (8005c3c <HAL_UART_MspInit+0x310>)
 8005bb2:	635a      	str	r2, [r3, #52]	; 0x34
 8005bb4:	4a21      	ldr	r2, [pc, #132]	; (8005c3c <HAL_UART_MspInit+0x310>)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8005bba:	4b22      	ldr	r3, [pc, #136]	; (8005c44 <HAL_UART_MspInit+0x318>)
 8005bbc:	4a22      	ldr	r2, [pc, #136]	; (8005c48 <HAL_UART_MspInit+0x31c>)
 8005bbe:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8005bc0:	4b20      	ldr	r3, [pc, #128]	; (8005c44 <HAL_UART_MspInit+0x318>)
 8005bc2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005bc6:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005bc8:	4b1e      	ldr	r3, [pc, #120]	; (8005c44 <HAL_UART_MspInit+0x318>)
 8005bca:	2240      	movs	r2, #64	; 0x40
 8005bcc:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005bce:	4b1d      	ldr	r3, [pc, #116]	; (8005c44 <HAL_UART_MspInit+0x318>)
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005bd4:	4b1b      	ldr	r3, [pc, #108]	; (8005c44 <HAL_UART_MspInit+0x318>)
 8005bd6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005bda:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005bdc:	4b19      	ldr	r3, [pc, #100]	; (8005c44 <HAL_UART_MspInit+0x318>)
 8005bde:	2200      	movs	r2, #0
 8005be0:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005be2:	4b18      	ldr	r3, [pc, #96]	; (8005c44 <HAL_UART_MspInit+0x318>)
 8005be4:	2200      	movs	r2, #0
 8005be6:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8005be8:	4b16      	ldr	r3, [pc, #88]	; (8005c44 <HAL_UART_MspInit+0x318>)
 8005bea:	2200      	movs	r2, #0
 8005bec:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005bee:	4b15      	ldr	r3, [pc, #84]	; (8005c44 <HAL_UART_MspInit+0x318>)
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005bf4:	4b13      	ldr	r3, [pc, #76]	; (8005c44 <HAL_UART_MspInit+0x318>)
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8005bfa:	4812      	ldr	r0, [pc, #72]	; (8005c44 <HAL_UART_MspInit+0x318>)
 8005bfc:	f000 fdea 	bl	80067d4 <HAL_DMA_Init>
 8005c00:	4603      	mov	r3, r0
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d001      	beq.n	8005c0a <HAL_UART_MspInit+0x2de>
      Error_Handler();
 8005c06:	f7ff fbc9 	bl	800539c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	4a0d      	ldr	r2, [pc, #52]	; (8005c44 <HAL_UART_MspInit+0x318>)
 8005c0e:	631a      	str	r2, [r3, #48]	; 0x30
 8005c10:	4a0c      	ldr	r2, [pc, #48]	; (8005c44 <HAL_UART_MspInit+0x318>)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8005c16:	2200      	movs	r2, #0
 8005c18:	2100      	movs	r1, #0
 8005c1a:	2027      	movs	r0, #39	; 0x27
 8005c1c:	f000 fda3 	bl	8006766 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005c20:	2027      	movs	r0, #39	; 0x27
 8005c22:	f000 fdbc 	bl	800679e <HAL_NVIC_EnableIRQ>
}
 8005c26:	bf00      	nop
 8005c28:	3738      	adds	r7, #56	; 0x38
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}
 8005c2e:	bf00      	nop
 8005c30:	40004800 	.word	0x40004800
 8005c34:	40023800 	.word	0x40023800
 8005c38:	40020400 	.word	0x40020400
 8005c3c:	20001964 	.word	0x20001964
 8005c40:	40026028 	.word	0x40026028
 8005c44:	20001a04 	.word	0x20001a04
 8005c48:	40026058 	.word	0x40026058

08005c4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005c4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005c84 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005c50:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005c52:	e003      	b.n	8005c5c <LoopCopyDataInit>

08005c54 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005c54:	4b0c      	ldr	r3, [pc, #48]	; (8005c88 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005c56:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005c58:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005c5a:	3104      	adds	r1, #4

08005c5c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005c5c:	480b      	ldr	r0, [pc, #44]	; (8005c8c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005c5e:	4b0c      	ldr	r3, [pc, #48]	; (8005c90 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005c60:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005c62:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005c64:	d3f6      	bcc.n	8005c54 <CopyDataInit>
  ldr  r2, =_sbss
 8005c66:	4a0b      	ldr	r2, [pc, #44]	; (8005c94 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005c68:	e002      	b.n	8005c70 <LoopFillZerobss>

08005c6a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005c6a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005c6c:	f842 3b04 	str.w	r3, [r2], #4

08005c70 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005c70:	4b09      	ldr	r3, [pc, #36]	; (8005c98 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005c72:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005c74:	d3f9      	bcc.n	8005c6a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005c76:	f7ff fcfb 	bl	8005670 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005c7a:	f004 fc1d 	bl	800a4b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005c7e:	f7ff faf3 	bl	8005268 <main>
  bx  lr    
 8005c82:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005c84:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8005c88:	0800d198 	.word	0x0800d198
  ldr  r0, =_sdata
 8005c8c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005c90:	200000ac 	.word	0x200000ac
  ldr  r2, =_sbss
 8005c94:	200000ac 	.word	0x200000ac
  ldr  r3, = _ebss
 8005c98:	20001b4c 	.word	0x20001b4c

08005c9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005c9c:	e7fe      	b.n	8005c9c <ADC_IRQHandler>
	...

08005ca0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005ca4:	4b0e      	ldr	r3, [pc, #56]	; (8005ce0 <HAL_Init+0x40>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a0d      	ldr	r2, [pc, #52]	; (8005ce0 <HAL_Init+0x40>)
 8005caa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005cae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005cb0:	4b0b      	ldr	r3, [pc, #44]	; (8005ce0 <HAL_Init+0x40>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a0a      	ldr	r2, [pc, #40]	; (8005ce0 <HAL_Init+0x40>)
 8005cb6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005cba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005cbc:	4b08      	ldr	r3, [pc, #32]	; (8005ce0 <HAL_Init+0x40>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a07      	ldr	r2, [pc, #28]	; (8005ce0 <HAL_Init+0x40>)
 8005cc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005cc6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005cc8:	2003      	movs	r0, #3
 8005cca:	f000 fd41 	bl	8006750 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005cce:	2000      	movs	r0, #0
 8005cd0:	f000 f808 	bl	8005ce4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005cd4:	f7ff fb66 	bl	80053a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005cd8:	2300      	movs	r3, #0
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	bd80      	pop	{r7, pc}
 8005cde:	bf00      	nop
 8005ce0:	40023c00 	.word	0x40023c00

08005ce4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b082      	sub	sp, #8
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005cec:	4b12      	ldr	r3, [pc, #72]	; (8005d38 <HAL_InitTick+0x54>)
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	4b12      	ldr	r3, [pc, #72]	; (8005d3c <HAL_InitTick+0x58>)
 8005cf2:	781b      	ldrb	r3, [r3, #0]
 8005cf4:	4619      	mov	r1, r3
 8005cf6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005cfa:	fbb3 f3f1 	udiv	r3, r3, r1
 8005cfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d02:	4618      	mov	r0, r3
 8005d04:	f000 fd59 	bl	80067ba <HAL_SYSTICK_Config>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d001      	beq.n	8005d12 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	e00e      	b.n	8005d30 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2b0f      	cmp	r3, #15
 8005d16:	d80a      	bhi.n	8005d2e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005d18:	2200      	movs	r2, #0
 8005d1a:	6879      	ldr	r1, [r7, #4]
 8005d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8005d20:	f000 fd21 	bl	8006766 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005d24:	4a06      	ldr	r2, [pc, #24]	; (8005d40 <HAL_InitTick+0x5c>)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	e000      	b.n	8005d30 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005d2e:	2301      	movs	r3, #1
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	3708      	adds	r7, #8
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}
 8005d38:	20000038 	.word	0x20000038
 8005d3c:	20000040 	.word	0x20000040
 8005d40:	2000003c 	.word	0x2000003c

08005d44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005d44:	b480      	push	{r7}
 8005d46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005d48:	4b06      	ldr	r3, [pc, #24]	; (8005d64 <HAL_IncTick+0x20>)
 8005d4a:	781b      	ldrb	r3, [r3, #0]
 8005d4c:	461a      	mov	r2, r3
 8005d4e:	4b06      	ldr	r3, [pc, #24]	; (8005d68 <HAL_IncTick+0x24>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4413      	add	r3, r2
 8005d54:	4a04      	ldr	r2, [pc, #16]	; (8005d68 <HAL_IncTick+0x24>)
 8005d56:	6013      	str	r3, [r2, #0]
}
 8005d58:	bf00      	nop
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d60:	4770      	bx	lr
 8005d62:	bf00      	nop
 8005d64:	20000040 	.word	0x20000040
 8005d68:	20001b44 	.word	0x20001b44

08005d6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	af00      	add	r7, sp, #0
  return uwTick;
 8005d70:	4b03      	ldr	r3, [pc, #12]	; (8005d80 <HAL_GetTick+0x14>)
 8005d72:	681b      	ldr	r3, [r3, #0]
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	46bd      	mov	sp, r7
 8005d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7c:	4770      	bx	lr
 8005d7e:	bf00      	nop
 8005d80:	20001b44 	.word	0x20001b44

08005d84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b084      	sub	sp, #16
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005d8c:	f7ff ffee 	bl	8005d6c <HAL_GetTick>
 8005d90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d9c:	d005      	beq.n	8005daa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005d9e:	4b09      	ldr	r3, [pc, #36]	; (8005dc4 <HAL_Delay+0x40>)
 8005da0:	781b      	ldrb	r3, [r3, #0]
 8005da2:	461a      	mov	r2, r3
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	4413      	add	r3, r2
 8005da8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005daa:	bf00      	nop
 8005dac:	f7ff ffde 	bl	8005d6c <HAL_GetTick>
 8005db0:	4602      	mov	r2, r0
 8005db2:	68bb      	ldr	r3, [r7, #8]
 8005db4:	1ad3      	subs	r3, r2, r3
 8005db6:	68fa      	ldr	r2, [r7, #12]
 8005db8:	429a      	cmp	r2, r3
 8005dba:	d8f7      	bhi.n	8005dac <HAL_Delay+0x28>
  {
  }
}
 8005dbc:	bf00      	nop
 8005dbe:	3710      	adds	r7, #16
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bd80      	pop	{r7, pc}
 8005dc4:	20000040 	.word	0x20000040

08005dc8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b084      	sub	sp, #16
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d101      	bne.n	8005dde <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	e033      	b.n	8005e46 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d109      	bne.n	8005dfa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	f7ff f83e 	bl	8004e68 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2200      	movs	r2, #0
 8005df0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2200      	movs	r2, #0
 8005df6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dfe:	f003 0310 	and.w	r3, r3, #16
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d118      	bne.n	8005e38 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e0a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005e0e:	f023 0302 	bic.w	r3, r3, #2
 8005e12:	f043 0202 	orr.w	r2, r3, #2
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f000 fa4a 	bl	80062b4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2200      	movs	r2, #0
 8005e24:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e2a:	f023 0303 	bic.w	r3, r3, #3
 8005e2e:	f043 0201 	orr.w	r2, r3, #1
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	641a      	str	r2, [r3, #64]	; 0x40
 8005e36:	e001      	b.n	8005e3c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005e44:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	3710      	adds	r7, #16
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}
	...

08005e50 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b086      	sub	sp, #24
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	60f8      	str	r0, [r7, #12]
 8005e58:	60b9      	str	r1, [r7, #8]
 8005e5a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e66:	2b01      	cmp	r3, #1
 8005e68:	d101      	bne.n	8005e6e <HAL_ADC_Start_DMA+0x1e>
 8005e6a:	2302      	movs	r3, #2
 8005e6c:	e0cc      	b.n	8006008 <HAL_ADC_Start_DMA+0x1b8>
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	2201      	movs	r2, #1
 8005e72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	689b      	ldr	r3, [r3, #8]
 8005e7c:	f003 0301 	and.w	r3, r3, #1
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	d018      	beq.n	8005eb6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	689a      	ldr	r2, [r3, #8]
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f042 0201 	orr.w	r2, r2, #1
 8005e92:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005e94:	4b5e      	ldr	r3, [pc, #376]	; (8006010 <HAL_ADC_Start_DMA+0x1c0>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4a5e      	ldr	r2, [pc, #376]	; (8006014 <HAL_ADC_Start_DMA+0x1c4>)
 8005e9a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e9e:	0c9a      	lsrs	r2, r3, #18
 8005ea0:	4613      	mov	r3, r2
 8005ea2:	005b      	lsls	r3, r3, #1
 8005ea4:	4413      	add	r3, r2
 8005ea6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8005ea8:	e002      	b.n	8005eb0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	3b01      	subs	r3, #1
 8005eae:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8005eb0:	693b      	ldr	r3, [r7, #16]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d1f9      	bne.n	8005eaa <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	689b      	ldr	r3, [r3, #8]
 8005ebc:	f003 0301 	and.w	r3, r3, #1
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	f040 80a0 	bne.w	8006006 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eca:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005ece:	f023 0301 	bic.w	r3, r3, #1
 8005ed2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d007      	beq.n	8005ef8 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eec:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005ef0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005efc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005f00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f04:	d106      	bne.n	8005f14 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f0a:	f023 0206 	bic.w	r2, r3, #6
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	645a      	str	r2, [r3, #68]	; 0x44
 8005f12:	e002      	b.n	8005f1a <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	2200      	movs	r2, #0
 8005f18:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005f22:	4b3d      	ldr	r3, [pc, #244]	; (8006018 <HAL_ADC_Start_DMA+0x1c8>)
 8005f24:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f2a:	4a3c      	ldr	r2, [pc, #240]	; (800601c <HAL_ADC_Start_DMA+0x1cc>)
 8005f2c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f32:	4a3b      	ldr	r2, [pc, #236]	; (8006020 <HAL_ADC_Start_DMA+0x1d0>)
 8005f34:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f3a:	4a3a      	ldr	r2, [pc, #232]	; (8006024 <HAL_ADC_Start_DMA+0x1d4>)
 8005f3c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8005f46:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	685a      	ldr	r2, [r3, #4]
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8005f56:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	689a      	ldr	r2, [r3, #8]
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f66:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	334c      	adds	r3, #76	; 0x4c
 8005f72:	4619      	mov	r1, r3
 8005f74:	68ba      	ldr	r2, [r7, #8]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	f000 fcda 	bl	8006930 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	685b      	ldr	r3, [r3, #4]
 8005f80:	f003 031f 	and.w	r3, r3, #31
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d12a      	bne.n	8005fde <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a26      	ldr	r2, [pc, #152]	; (8006028 <HAL_ADC_Start_DMA+0x1d8>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d015      	beq.n	8005fbe <HAL_ADC_Start_DMA+0x16e>
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4a25      	ldr	r2, [pc, #148]	; (800602c <HAL_ADC_Start_DMA+0x1dc>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d105      	bne.n	8005fa8 <HAL_ADC_Start_DMA+0x158>
 8005f9c:	4b1e      	ldr	r3, [pc, #120]	; (8006018 <HAL_ADC_Start_DMA+0x1c8>)
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	f003 031f 	and.w	r3, r3, #31
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d00a      	beq.n	8005fbe <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a20      	ldr	r2, [pc, #128]	; (8006030 <HAL_ADC_Start_DMA+0x1e0>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d129      	bne.n	8006006 <HAL_ADC_Start_DMA+0x1b6>
 8005fb2:	4b19      	ldr	r3, [pc, #100]	; (8006018 <HAL_ADC_Start_DMA+0x1c8>)
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	f003 031f 	and.w	r3, r3, #31
 8005fba:	2b0f      	cmp	r3, #15
 8005fbc:	d823      	bhi.n	8006006 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	689b      	ldr	r3, [r3, #8]
 8005fc4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d11c      	bne.n	8006006 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	689a      	ldr	r2, [r3, #8]
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005fda:	609a      	str	r2, [r3, #8]
 8005fdc:	e013      	b.n	8006006 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a11      	ldr	r2, [pc, #68]	; (8006028 <HAL_ADC_Start_DMA+0x1d8>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d10e      	bne.n	8006006 <HAL_ADC_Start_DMA+0x1b6>
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	689b      	ldr	r3, [r3, #8]
 8005fee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d107      	bne.n	8006006 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	689a      	ldr	r2, [r3, #8]
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006004:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8006006:	2300      	movs	r3, #0
}
 8006008:	4618      	mov	r0, r3
 800600a:	3718      	adds	r7, #24
 800600c:	46bd      	mov	sp, r7
 800600e:	bd80      	pop	{r7, pc}
 8006010:	20000038 	.word	0x20000038
 8006014:	431bde83 	.word	0x431bde83
 8006018:	40012300 	.word	0x40012300
 800601c:	080064ad 	.word	0x080064ad
 8006020:	08006567 	.word	0x08006567
 8006024:	08006583 	.word	0x08006583
 8006028:	40012000 	.word	0x40012000
 800602c:	40012100 	.word	0x40012100
 8006030:	40012200 	.word	0x40012200

08006034 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006034:	b480      	push	{r7}
 8006036:	b083      	sub	sp, #12
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800603c:	bf00      	nop
 800603e:	370c      	adds	r7, #12
 8006040:	46bd      	mov	sp, r7
 8006042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006046:	4770      	bx	lr

08006048 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006048:	b480      	push	{r7}
 800604a:	b083      	sub	sp, #12
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8006050:	bf00      	nop
 8006052:	370c      	adds	r7, #12
 8006054:	46bd      	mov	sp, r7
 8006056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605a:	4770      	bx	lr

0800605c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800605c:	b480      	push	{r7}
 800605e:	b083      	sub	sp, #12
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8006064:	bf00      	nop
 8006066:	370c      	adds	r7, #12
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr

08006070 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8006070:	b480      	push	{r7}
 8006072:	b085      	sub	sp, #20
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
 8006078:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800607a:	2300      	movs	r3, #0
 800607c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006084:	2b01      	cmp	r3, #1
 8006086:	d101      	bne.n	800608c <HAL_ADC_ConfigChannel+0x1c>
 8006088:	2302      	movs	r3, #2
 800608a:	e105      	b.n	8006298 <HAL_ADC_ConfigChannel+0x228>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2201      	movs	r2, #1
 8006090:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	2b09      	cmp	r3, #9
 800609a:	d925      	bls.n	80060e8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	68d9      	ldr	r1, [r3, #12]
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	b29b      	uxth	r3, r3
 80060a8:	461a      	mov	r2, r3
 80060aa:	4613      	mov	r3, r2
 80060ac:	005b      	lsls	r3, r3, #1
 80060ae:	4413      	add	r3, r2
 80060b0:	3b1e      	subs	r3, #30
 80060b2:	2207      	movs	r2, #7
 80060b4:	fa02 f303 	lsl.w	r3, r2, r3
 80060b8:	43da      	mvns	r2, r3
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	400a      	ands	r2, r1
 80060c0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	68d9      	ldr	r1, [r3, #12]
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	689a      	ldr	r2, [r3, #8]
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	b29b      	uxth	r3, r3
 80060d2:	4618      	mov	r0, r3
 80060d4:	4603      	mov	r3, r0
 80060d6:	005b      	lsls	r3, r3, #1
 80060d8:	4403      	add	r3, r0
 80060da:	3b1e      	subs	r3, #30
 80060dc:	409a      	lsls	r2, r3
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	430a      	orrs	r2, r1
 80060e4:	60da      	str	r2, [r3, #12]
 80060e6:	e022      	b.n	800612e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	6919      	ldr	r1, [r3, #16]
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	b29b      	uxth	r3, r3
 80060f4:	461a      	mov	r2, r3
 80060f6:	4613      	mov	r3, r2
 80060f8:	005b      	lsls	r3, r3, #1
 80060fa:	4413      	add	r3, r2
 80060fc:	2207      	movs	r2, #7
 80060fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006102:	43da      	mvns	r2, r3
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	400a      	ands	r2, r1
 800610a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	6919      	ldr	r1, [r3, #16]
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	689a      	ldr	r2, [r3, #8]
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	b29b      	uxth	r3, r3
 800611c:	4618      	mov	r0, r3
 800611e:	4603      	mov	r3, r0
 8006120:	005b      	lsls	r3, r3, #1
 8006122:	4403      	add	r3, r0
 8006124:	409a      	lsls	r2, r3
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	430a      	orrs	r2, r1
 800612c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	2b06      	cmp	r3, #6
 8006134:	d824      	bhi.n	8006180 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	685a      	ldr	r2, [r3, #4]
 8006140:	4613      	mov	r3, r2
 8006142:	009b      	lsls	r3, r3, #2
 8006144:	4413      	add	r3, r2
 8006146:	3b05      	subs	r3, #5
 8006148:	221f      	movs	r2, #31
 800614a:	fa02 f303 	lsl.w	r3, r2, r3
 800614e:	43da      	mvns	r2, r3
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	400a      	ands	r2, r1
 8006156:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	b29b      	uxth	r3, r3
 8006164:	4618      	mov	r0, r3
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	685a      	ldr	r2, [r3, #4]
 800616a:	4613      	mov	r3, r2
 800616c:	009b      	lsls	r3, r3, #2
 800616e:	4413      	add	r3, r2
 8006170:	3b05      	subs	r3, #5
 8006172:	fa00 f203 	lsl.w	r2, r0, r3
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	430a      	orrs	r2, r1
 800617c:	635a      	str	r2, [r3, #52]	; 0x34
 800617e:	e04c      	b.n	800621a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	685b      	ldr	r3, [r3, #4]
 8006184:	2b0c      	cmp	r3, #12
 8006186:	d824      	bhi.n	80061d2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	685a      	ldr	r2, [r3, #4]
 8006192:	4613      	mov	r3, r2
 8006194:	009b      	lsls	r3, r3, #2
 8006196:	4413      	add	r3, r2
 8006198:	3b23      	subs	r3, #35	; 0x23
 800619a:	221f      	movs	r2, #31
 800619c:	fa02 f303 	lsl.w	r3, r2, r3
 80061a0:	43da      	mvns	r2, r3
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	400a      	ands	r2, r1
 80061a8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	b29b      	uxth	r3, r3
 80061b6:	4618      	mov	r0, r3
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	685a      	ldr	r2, [r3, #4]
 80061bc:	4613      	mov	r3, r2
 80061be:	009b      	lsls	r3, r3, #2
 80061c0:	4413      	add	r3, r2
 80061c2:	3b23      	subs	r3, #35	; 0x23
 80061c4:	fa00 f203 	lsl.w	r2, r0, r3
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	430a      	orrs	r2, r1
 80061ce:	631a      	str	r2, [r3, #48]	; 0x30
 80061d0:	e023      	b.n	800621a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	685a      	ldr	r2, [r3, #4]
 80061dc:	4613      	mov	r3, r2
 80061de:	009b      	lsls	r3, r3, #2
 80061e0:	4413      	add	r3, r2
 80061e2:	3b41      	subs	r3, #65	; 0x41
 80061e4:	221f      	movs	r2, #31
 80061e6:	fa02 f303 	lsl.w	r3, r2, r3
 80061ea:	43da      	mvns	r2, r3
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	400a      	ands	r2, r1
 80061f2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	b29b      	uxth	r3, r3
 8006200:	4618      	mov	r0, r3
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	685a      	ldr	r2, [r3, #4]
 8006206:	4613      	mov	r3, r2
 8006208:	009b      	lsls	r3, r3, #2
 800620a:	4413      	add	r3, r2
 800620c:	3b41      	subs	r3, #65	; 0x41
 800620e:	fa00 f203 	lsl.w	r2, r0, r3
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	430a      	orrs	r2, r1
 8006218:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800621a:	4b22      	ldr	r3, [pc, #136]	; (80062a4 <HAL_ADC_ConfigChannel+0x234>)
 800621c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	4a21      	ldr	r2, [pc, #132]	; (80062a8 <HAL_ADC_ConfigChannel+0x238>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d109      	bne.n	800623c <HAL_ADC_ConfigChannel+0x1cc>
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	2b12      	cmp	r3, #18
 800622e:	d105      	bne.n	800623c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4a19      	ldr	r2, [pc, #100]	; (80062a8 <HAL_ADC_ConfigChannel+0x238>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d123      	bne.n	800628e <HAL_ADC_ConfigChannel+0x21e>
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	2b10      	cmp	r3, #16
 800624c:	d003      	beq.n	8006256 <HAL_ADC_ConfigChannel+0x1e6>
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	2b11      	cmp	r3, #17
 8006254:	d11b      	bne.n	800628e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	2b10      	cmp	r3, #16
 8006268:	d111      	bne.n	800628e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800626a:	4b10      	ldr	r3, [pc, #64]	; (80062ac <HAL_ADC_ConfigChannel+0x23c>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a10      	ldr	r2, [pc, #64]	; (80062b0 <HAL_ADC_ConfigChannel+0x240>)
 8006270:	fba2 2303 	umull	r2, r3, r2, r3
 8006274:	0c9a      	lsrs	r2, r3, #18
 8006276:	4613      	mov	r3, r2
 8006278:	009b      	lsls	r3, r3, #2
 800627a:	4413      	add	r3, r2
 800627c:	005b      	lsls	r3, r3, #1
 800627e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006280:	e002      	b.n	8006288 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8006282:	68bb      	ldr	r3, [r7, #8]
 8006284:	3b01      	subs	r3, #1
 8006286:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d1f9      	bne.n	8006282 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2200      	movs	r2, #0
 8006292:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8006296:	2300      	movs	r3, #0
}
 8006298:	4618      	mov	r0, r3
 800629a:	3714      	adds	r7, #20
 800629c:	46bd      	mov	sp, r7
 800629e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a2:	4770      	bx	lr
 80062a4:	40012300 	.word	0x40012300
 80062a8:	40012000 	.word	0x40012000
 80062ac:	20000038 	.word	0x20000038
 80062b0:	431bde83 	.word	0x431bde83

080062b4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80062b4:	b480      	push	{r7}
 80062b6:	b085      	sub	sp, #20
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80062bc:	4b79      	ldr	r3, [pc, #484]	; (80064a4 <ADC_Init+0x1f0>)
 80062be:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	685a      	ldr	r2, [r3, #4]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	685b      	ldr	r3, [r3, #4]
 80062d4:	431a      	orrs	r2, r3
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	685a      	ldr	r2, [r3, #4]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80062e8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	6859      	ldr	r1, [r3, #4]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	691b      	ldr	r3, [r3, #16]
 80062f4:	021a      	lsls	r2, r3, #8
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	430a      	orrs	r2, r1
 80062fc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	685a      	ldr	r2, [r3, #4]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800630c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	6859      	ldr	r1, [r3, #4]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	689a      	ldr	r2, [r3, #8]
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	430a      	orrs	r2, r1
 800631e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	689a      	ldr	r2, [r3, #8]
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800632e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	6899      	ldr	r1, [r3, #8]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	68da      	ldr	r2, [r3, #12]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	430a      	orrs	r2, r1
 8006340:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006346:	4a58      	ldr	r2, [pc, #352]	; (80064a8 <ADC_Init+0x1f4>)
 8006348:	4293      	cmp	r3, r2
 800634a:	d022      	beq.n	8006392 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	689a      	ldr	r2, [r3, #8]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800635a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	6899      	ldr	r1, [r3, #8]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	430a      	orrs	r2, r1
 800636c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	689a      	ldr	r2, [r3, #8]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800637c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	6899      	ldr	r1, [r3, #8]
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	430a      	orrs	r2, r1
 800638e:	609a      	str	r2, [r3, #8]
 8006390:	e00f      	b.n	80063b2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	689a      	ldr	r2, [r3, #8]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80063a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	689a      	ldr	r2, [r3, #8]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80063b0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	689a      	ldr	r2, [r3, #8]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f022 0202 	bic.w	r2, r2, #2
 80063c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	6899      	ldr	r1, [r3, #8]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	7e1b      	ldrb	r3, [r3, #24]
 80063cc:	005a      	lsls	r2, r3, #1
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	430a      	orrs	r2, r1
 80063d4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d01b      	beq.n	8006418 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	685a      	ldr	r2, [r3, #4]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80063ee:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	685a      	ldr	r2, [r3, #4]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80063fe:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	6859      	ldr	r1, [r3, #4]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800640a:	3b01      	subs	r3, #1
 800640c:	035a      	lsls	r2, r3, #13
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	430a      	orrs	r2, r1
 8006414:	605a      	str	r2, [r3, #4]
 8006416:	e007      	b.n	8006428 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	685a      	ldr	r2, [r3, #4]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006426:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8006436:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	69db      	ldr	r3, [r3, #28]
 8006442:	3b01      	subs	r3, #1
 8006444:	051a      	lsls	r2, r3, #20
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	430a      	orrs	r2, r1
 800644c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	689a      	ldr	r2, [r3, #8]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800645c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	6899      	ldr	r1, [r3, #8]
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800646a:	025a      	lsls	r2, r3, #9
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	430a      	orrs	r2, r1
 8006472:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	689a      	ldr	r2, [r3, #8]
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006482:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	6899      	ldr	r1, [r3, #8]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	695b      	ldr	r3, [r3, #20]
 800648e:	029a      	lsls	r2, r3, #10
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	430a      	orrs	r2, r1
 8006496:	609a      	str	r2, [r3, #8]
}
 8006498:	bf00      	nop
 800649a:	3714      	adds	r7, #20
 800649c:	46bd      	mov	sp, r7
 800649e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a2:	4770      	bx	lr
 80064a4:	40012300 	.word	0x40012300
 80064a8:	0f000001 	.word	0x0f000001

080064ac <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b084      	sub	sp, #16
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064b8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064be:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d13c      	bne.n	8006540 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ca:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	689b      	ldr	r3, [r3, #8]
 80064d8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d12b      	bne.n	8006538 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d127      	bne.n	8006538 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064ee:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d006      	beq.n	8006504 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	689b      	ldr	r3, [r3, #8]
 80064fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006500:	2b00      	cmp	r3, #0
 8006502:	d119      	bne.n	8006538 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	685a      	ldr	r2, [r3, #4]
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f022 0220 	bic.w	r2, r2, #32
 8006512:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006518:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006524:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006528:	2b00      	cmp	r3, #0
 800652a:	d105      	bne.n	8006538 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006530:	f043 0201 	orr.w	r2, r3, #1
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006538:	68f8      	ldr	r0, [r7, #12]
 800653a:	f7ff fd7b 	bl	8006034 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800653e:	e00e      	b.n	800655e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006544:	f003 0310 	and.w	r3, r3, #16
 8006548:	2b00      	cmp	r3, #0
 800654a:	d003      	beq.n	8006554 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800654c:	68f8      	ldr	r0, [r7, #12]
 800654e:	f7ff fd85 	bl	800605c <HAL_ADC_ErrorCallback>
}
 8006552:	e004      	b.n	800655e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006558:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	4798      	blx	r3
}
 800655e:	bf00      	nop
 8006560:	3710      	adds	r7, #16
 8006562:	46bd      	mov	sp, r7
 8006564:	bd80      	pop	{r7, pc}

08006566 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8006566:	b580      	push	{r7, lr}
 8006568:	b084      	sub	sp, #16
 800656a:	af00      	add	r7, sp, #0
 800656c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006572:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006574:	68f8      	ldr	r0, [r7, #12]
 8006576:	f7ff fd67 	bl	8006048 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800657a:	bf00      	nop
 800657c:	3710      	adds	r7, #16
 800657e:	46bd      	mov	sp, r7
 8006580:	bd80      	pop	{r7, pc}

08006582 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8006582:	b580      	push	{r7, lr}
 8006584:	b084      	sub	sp, #16
 8006586:	af00      	add	r7, sp, #0
 8006588:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800658e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2240      	movs	r2, #64	; 0x40
 8006594:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800659a:	f043 0204 	orr.w	r2, r3, #4
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80065a2:	68f8      	ldr	r0, [r7, #12]
 80065a4:	f7ff fd5a 	bl	800605c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80065a8:	bf00      	nop
 80065aa:	3710      	adds	r7, #16
 80065ac:	46bd      	mov	sp, r7
 80065ae:	bd80      	pop	{r7, pc}

080065b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80065b0:	b480      	push	{r7}
 80065b2:	b085      	sub	sp, #20
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	f003 0307 	and.w	r3, r3, #7
 80065be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80065c0:	4b0c      	ldr	r3, [pc, #48]	; (80065f4 <__NVIC_SetPriorityGrouping+0x44>)
 80065c2:	68db      	ldr	r3, [r3, #12]
 80065c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80065c6:	68ba      	ldr	r2, [r7, #8]
 80065c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80065cc:	4013      	ands	r3, r2
 80065ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80065d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80065dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80065e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80065e2:	4a04      	ldr	r2, [pc, #16]	; (80065f4 <__NVIC_SetPriorityGrouping+0x44>)
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	60d3      	str	r3, [r2, #12]
}
 80065e8:	bf00      	nop
 80065ea:	3714      	adds	r7, #20
 80065ec:	46bd      	mov	sp, r7
 80065ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f2:	4770      	bx	lr
 80065f4:	e000ed00 	.word	0xe000ed00

080065f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80065f8:	b480      	push	{r7}
 80065fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80065fc:	4b04      	ldr	r3, [pc, #16]	; (8006610 <__NVIC_GetPriorityGrouping+0x18>)
 80065fe:	68db      	ldr	r3, [r3, #12]
 8006600:	0a1b      	lsrs	r3, r3, #8
 8006602:	f003 0307 	and.w	r3, r3, #7
}
 8006606:	4618      	mov	r0, r3
 8006608:	46bd      	mov	sp, r7
 800660a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660e:	4770      	bx	lr
 8006610:	e000ed00 	.word	0xe000ed00

08006614 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006614:	b480      	push	{r7}
 8006616:	b083      	sub	sp, #12
 8006618:	af00      	add	r7, sp, #0
 800661a:	4603      	mov	r3, r0
 800661c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800661e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006622:	2b00      	cmp	r3, #0
 8006624:	db0b      	blt.n	800663e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006626:	79fb      	ldrb	r3, [r7, #7]
 8006628:	f003 021f 	and.w	r2, r3, #31
 800662c:	4907      	ldr	r1, [pc, #28]	; (800664c <__NVIC_EnableIRQ+0x38>)
 800662e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006632:	095b      	lsrs	r3, r3, #5
 8006634:	2001      	movs	r0, #1
 8006636:	fa00 f202 	lsl.w	r2, r0, r2
 800663a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800663e:	bf00      	nop
 8006640:	370c      	adds	r7, #12
 8006642:	46bd      	mov	sp, r7
 8006644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006648:	4770      	bx	lr
 800664a:	bf00      	nop
 800664c:	e000e100 	.word	0xe000e100

08006650 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006650:	b480      	push	{r7}
 8006652:	b083      	sub	sp, #12
 8006654:	af00      	add	r7, sp, #0
 8006656:	4603      	mov	r3, r0
 8006658:	6039      	str	r1, [r7, #0]
 800665a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800665c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006660:	2b00      	cmp	r3, #0
 8006662:	db0a      	blt.n	800667a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	b2da      	uxtb	r2, r3
 8006668:	490c      	ldr	r1, [pc, #48]	; (800669c <__NVIC_SetPriority+0x4c>)
 800666a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800666e:	0112      	lsls	r2, r2, #4
 8006670:	b2d2      	uxtb	r2, r2
 8006672:	440b      	add	r3, r1
 8006674:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006678:	e00a      	b.n	8006690 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	b2da      	uxtb	r2, r3
 800667e:	4908      	ldr	r1, [pc, #32]	; (80066a0 <__NVIC_SetPriority+0x50>)
 8006680:	79fb      	ldrb	r3, [r7, #7]
 8006682:	f003 030f 	and.w	r3, r3, #15
 8006686:	3b04      	subs	r3, #4
 8006688:	0112      	lsls	r2, r2, #4
 800668a:	b2d2      	uxtb	r2, r2
 800668c:	440b      	add	r3, r1
 800668e:	761a      	strb	r2, [r3, #24]
}
 8006690:	bf00      	nop
 8006692:	370c      	adds	r7, #12
 8006694:	46bd      	mov	sp, r7
 8006696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669a:	4770      	bx	lr
 800669c:	e000e100 	.word	0xe000e100
 80066a0:	e000ed00 	.word	0xe000ed00

080066a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b089      	sub	sp, #36	; 0x24
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	60f8      	str	r0, [r7, #12]
 80066ac:	60b9      	str	r1, [r7, #8]
 80066ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	f003 0307 	and.w	r3, r3, #7
 80066b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80066b8:	69fb      	ldr	r3, [r7, #28]
 80066ba:	f1c3 0307 	rsb	r3, r3, #7
 80066be:	2b04      	cmp	r3, #4
 80066c0:	bf28      	it	cs
 80066c2:	2304      	movcs	r3, #4
 80066c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80066c6:	69fb      	ldr	r3, [r7, #28]
 80066c8:	3304      	adds	r3, #4
 80066ca:	2b06      	cmp	r3, #6
 80066cc:	d902      	bls.n	80066d4 <NVIC_EncodePriority+0x30>
 80066ce:	69fb      	ldr	r3, [r7, #28]
 80066d0:	3b03      	subs	r3, #3
 80066d2:	e000      	b.n	80066d6 <NVIC_EncodePriority+0x32>
 80066d4:	2300      	movs	r3, #0
 80066d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80066d8:	f04f 32ff 	mov.w	r2, #4294967295
 80066dc:	69bb      	ldr	r3, [r7, #24]
 80066de:	fa02 f303 	lsl.w	r3, r2, r3
 80066e2:	43da      	mvns	r2, r3
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	401a      	ands	r2, r3
 80066e8:	697b      	ldr	r3, [r7, #20]
 80066ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80066ec:	f04f 31ff 	mov.w	r1, #4294967295
 80066f0:	697b      	ldr	r3, [r7, #20]
 80066f2:	fa01 f303 	lsl.w	r3, r1, r3
 80066f6:	43d9      	mvns	r1, r3
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80066fc:	4313      	orrs	r3, r2
         );
}
 80066fe:	4618      	mov	r0, r3
 8006700:	3724      	adds	r7, #36	; 0x24
 8006702:	46bd      	mov	sp, r7
 8006704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006708:	4770      	bx	lr
	...

0800670c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b082      	sub	sp, #8
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	3b01      	subs	r3, #1
 8006718:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800671c:	d301      	bcc.n	8006722 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800671e:	2301      	movs	r3, #1
 8006720:	e00f      	b.n	8006742 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006722:	4a0a      	ldr	r2, [pc, #40]	; (800674c <SysTick_Config+0x40>)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	3b01      	subs	r3, #1
 8006728:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800672a:	210f      	movs	r1, #15
 800672c:	f04f 30ff 	mov.w	r0, #4294967295
 8006730:	f7ff ff8e 	bl	8006650 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006734:	4b05      	ldr	r3, [pc, #20]	; (800674c <SysTick_Config+0x40>)
 8006736:	2200      	movs	r2, #0
 8006738:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800673a:	4b04      	ldr	r3, [pc, #16]	; (800674c <SysTick_Config+0x40>)
 800673c:	2207      	movs	r2, #7
 800673e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006740:	2300      	movs	r3, #0
}
 8006742:	4618      	mov	r0, r3
 8006744:	3708      	adds	r7, #8
 8006746:	46bd      	mov	sp, r7
 8006748:	bd80      	pop	{r7, pc}
 800674a:	bf00      	nop
 800674c:	e000e010 	.word	0xe000e010

08006750 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b082      	sub	sp, #8
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	f7ff ff29 	bl	80065b0 <__NVIC_SetPriorityGrouping>
}
 800675e:	bf00      	nop
 8006760:	3708      	adds	r7, #8
 8006762:	46bd      	mov	sp, r7
 8006764:	bd80      	pop	{r7, pc}

08006766 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006766:	b580      	push	{r7, lr}
 8006768:	b086      	sub	sp, #24
 800676a:	af00      	add	r7, sp, #0
 800676c:	4603      	mov	r3, r0
 800676e:	60b9      	str	r1, [r7, #8]
 8006770:	607a      	str	r2, [r7, #4]
 8006772:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006774:	2300      	movs	r3, #0
 8006776:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006778:	f7ff ff3e 	bl	80065f8 <__NVIC_GetPriorityGrouping>
 800677c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800677e:	687a      	ldr	r2, [r7, #4]
 8006780:	68b9      	ldr	r1, [r7, #8]
 8006782:	6978      	ldr	r0, [r7, #20]
 8006784:	f7ff ff8e 	bl	80066a4 <NVIC_EncodePriority>
 8006788:	4602      	mov	r2, r0
 800678a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800678e:	4611      	mov	r1, r2
 8006790:	4618      	mov	r0, r3
 8006792:	f7ff ff5d 	bl	8006650 <__NVIC_SetPriority>
}
 8006796:	bf00      	nop
 8006798:	3718      	adds	r7, #24
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}

0800679e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800679e:	b580      	push	{r7, lr}
 80067a0:	b082      	sub	sp, #8
 80067a2:	af00      	add	r7, sp, #0
 80067a4:	4603      	mov	r3, r0
 80067a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80067a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067ac:	4618      	mov	r0, r3
 80067ae:	f7ff ff31 	bl	8006614 <__NVIC_EnableIRQ>
}
 80067b2:	bf00      	nop
 80067b4:	3708      	adds	r7, #8
 80067b6:	46bd      	mov	sp, r7
 80067b8:	bd80      	pop	{r7, pc}

080067ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80067ba:	b580      	push	{r7, lr}
 80067bc:	b082      	sub	sp, #8
 80067be:	af00      	add	r7, sp, #0
 80067c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f7ff ffa2 	bl	800670c <SysTick_Config>
 80067c8:	4603      	mov	r3, r0
}
 80067ca:	4618      	mov	r0, r3
 80067cc:	3708      	adds	r7, #8
 80067ce:	46bd      	mov	sp, r7
 80067d0:	bd80      	pop	{r7, pc}
	...

080067d4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b086      	sub	sp, #24
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80067dc:	2300      	movs	r3, #0
 80067de:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80067e0:	f7ff fac4 	bl	8005d6c <HAL_GetTick>
 80067e4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d101      	bne.n	80067f0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80067ec:	2301      	movs	r3, #1
 80067ee:	e099      	b.n	8006924 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2200      	movs	r2, #0
 80067f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2202      	movs	r2, #2
 80067fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	681a      	ldr	r2, [r3, #0]
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f022 0201 	bic.w	r2, r2, #1
 800680e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006810:	e00f      	b.n	8006832 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006812:	f7ff faab 	bl	8005d6c <HAL_GetTick>
 8006816:	4602      	mov	r2, r0
 8006818:	693b      	ldr	r3, [r7, #16]
 800681a:	1ad3      	subs	r3, r2, r3
 800681c:	2b05      	cmp	r3, #5
 800681e:	d908      	bls.n	8006832 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2220      	movs	r2, #32
 8006824:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2203      	movs	r2, #3
 800682a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800682e:	2303      	movs	r3, #3
 8006830:	e078      	b.n	8006924 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f003 0301 	and.w	r3, r3, #1
 800683c:	2b00      	cmp	r3, #0
 800683e:	d1e8      	bne.n	8006812 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006848:	697a      	ldr	r2, [r7, #20]
 800684a:	4b38      	ldr	r3, [pc, #224]	; (800692c <HAL_DMA_Init+0x158>)
 800684c:	4013      	ands	r3, r2
 800684e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	685a      	ldr	r2, [r3, #4]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	689b      	ldr	r3, [r3, #8]
 8006858:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800685e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	691b      	ldr	r3, [r3, #16]
 8006864:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800686a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	699b      	ldr	r3, [r3, #24]
 8006870:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006876:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6a1b      	ldr	r3, [r3, #32]
 800687c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800687e:	697a      	ldr	r2, [r7, #20]
 8006880:	4313      	orrs	r3, r2
 8006882:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006888:	2b04      	cmp	r3, #4
 800688a:	d107      	bne.n	800689c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006894:	4313      	orrs	r3, r2
 8006896:	697a      	ldr	r2, [r7, #20]
 8006898:	4313      	orrs	r3, r2
 800689a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	697a      	ldr	r2, [r7, #20]
 80068a2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	695b      	ldr	r3, [r3, #20]
 80068aa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80068ac:	697b      	ldr	r3, [r7, #20]
 80068ae:	f023 0307 	bic.w	r3, r3, #7
 80068b2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068b8:	697a      	ldr	r2, [r7, #20]
 80068ba:	4313      	orrs	r3, r2
 80068bc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c2:	2b04      	cmp	r3, #4
 80068c4:	d117      	bne.n	80068f6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068ca:	697a      	ldr	r2, [r7, #20]
 80068cc:	4313      	orrs	r3, r2
 80068ce:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d00e      	beq.n	80068f6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80068d8:	6878      	ldr	r0, [r7, #4]
 80068da:	f000 fb01 	bl	8006ee0 <DMA_CheckFifoParam>
 80068de:	4603      	mov	r3, r0
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d008      	beq.n	80068f6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2240      	movs	r2, #64	; 0x40
 80068e8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2201      	movs	r2, #1
 80068ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80068f2:	2301      	movs	r3, #1
 80068f4:	e016      	b.n	8006924 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	697a      	ldr	r2, [r7, #20]
 80068fc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80068fe:	6878      	ldr	r0, [r7, #4]
 8006900:	f000 fab8 	bl	8006e74 <DMA_CalcBaseAndBitshift>
 8006904:	4603      	mov	r3, r0
 8006906:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800690c:	223f      	movs	r2, #63	; 0x3f
 800690e:	409a      	lsls	r2, r3
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2200      	movs	r2, #0
 8006918:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2201      	movs	r2, #1
 800691e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006922:	2300      	movs	r3, #0
}
 8006924:	4618      	mov	r0, r3
 8006926:	3718      	adds	r7, #24
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}
 800692c:	f010803f 	.word	0xf010803f

08006930 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b086      	sub	sp, #24
 8006934:	af00      	add	r7, sp, #0
 8006936:	60f8      	str	r0, [r7, #12]
 8006938:	60b9      	str	r1, [r7, #8]
 800693a:	607a      	str	r2, [r7, #4]
 800693c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800693e:	2300      	movs	r3, #0
 8006940:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006946:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800694e:	2b01      	cmp	r3, #1
 8006950:	d101      	bne.n	8006956 <HAL_DMA_Start_IT+0x26>
 8006952:	2302      	movs	r3, #2
 8006954:	e040      	b.n	80069d8 <HAL_DMA_Start_IT+0xa8>
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	2201      	movs	r2, #1
 800695a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006964:	b2db      	uxtb	r3, r3
 8006966:	2b01      	cmp	r3, #1
 8006968:	d12f      	bne.n	80069ca <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	2202      	movs	r2, #2
 800696e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2200      	movs	r2, #0
 8006976:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	687a      	ldr	r2, [r7, #4]
 800697c:	68b9      	ldr	r1, [r7, #8]
 800697e:	68f8      	ldr	r0, [r7, #12]
 8006980:	f000 fa4a 	bl	8006e18 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006988:	223f      	movs	r2, #63	; 0x3f
 800698a:	409a      	lsls	r2, r3
 800698c:	693b      	ldr	r3, [r7, #16]
 800698e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	681a      	ldr	r2, [r3, #0]
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f042 0216 	orr.w	r2, r2, #22
 800699e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d007      	beq.n	80069b8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	681a      	ldr	r2, [r3, #0]
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f042 0208 	orr.w	r2, r2, #8
 80069b6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	681a      	ldr	r2, [r3, #0]
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f042 0201 	orr.w	r2, r2, #1
 80069c6:	601a      	str	r2, [r3, #0]
 80069c8:	e005      	b.n	80069d6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	2200      	movs	r2, #0
 80069ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80069d2:	2302      	movs	r3, #2
 80069d4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80069d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80069d8:	4618      	mov	r0, r3
 80069da:	3718      	adds	r7, #24
 80069dc:	46bd      	mov	sp, r7
 80069de:	bd80      	pop	{r7, pc}

080069e0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b084      	sub	sp, #16
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069ec:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80069ee:	f7ff f9bd 	bl	8005d6c <HAL_GetTick>
 80069f2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80069fa:	b2db      	uxtb	r3, r3
 80069fc:	2b02      	cmp	r3, #2
 80069fe:	d008      	beq.n	8006a12 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2280      	movs	r2, #128	; 0x80
 8006a04:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2200      	movs	r2, #0
 8006a0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8006a0e:	2301      	movs	r3, #1
 8006a10:	e052      	b.n	8006ab8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	681a      	ldr	r2, [r3, #0]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f022 0216 	bic.w	r2, r2, #22
 8006a20:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	695a      	ldr	r2, [r3, #20]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a30:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d103      	bne.n	8006a42 <HAL_DMA_Abort+0x62>
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d007      	beq.n	8006a52 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	681a      	ldr	r2, [r3, #0]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f022 0208 	bic.w	r2, r2, #8
 8006a50:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	681a      	ldr	r2, [r3, #0]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f022 0201 	bic.w	r2, r2, #1
 8006a60:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006a62:	e013      	b.n	8006a8c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006a64:	f7ff f982 	bl	8005d6c <HAL_GetTick>
 8006a68:	4602      	mov	r2, r0
 8006a6a:	68bb      	ldr	r3, [r7, #8]
 8006a6c:	1ad3      	subs	r3, r2, r3
 8006a6e:	2b05      	cmp	r3, #5
 8006a70:	d90c      	bls.n	8006a8c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2220      	movs	r2, #32
 8006a76:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2203      	movs	r2, #3
 8006a84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8006a88:	2303      	movs	r3, #3
 8006a8a:	e015      	b.n	8006ab8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f003 0301 	and.w	r3, r3, #1
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d1e4      	bne.n	8006a64 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a9e:	223f      	movs	r2, #63	; 0x3f
 8006aa0:	409a      	lsls	r2, r3
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2201      	movs	r2, #1
 8006ab2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8006ab6:	2300      	movs	r3, #0
}
 8006ab8:	4618      	mov	r0, r3
 8006aba:	3710      	adds	r7, #16
 8006abc:	46bd      	mov	sp, r7
 8006abe:	bd80      	pop	{r7, pc}

08006ac0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	b083      	sub	sp, #12
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006ace:	b2db      	uxtb	r3, r3
 8006ad0:	2b02      	cmp	r3, #2
 8006ad2:	d004      	beq.n	8006ade <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2280      	movs	r2, #128	; 0x80
 8006ad8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006ada:	2301      	movs	r3, #1
 8006adc:	e00c      	b.n	8006af8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2205      	movs	r2, #5
 8006ae2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	681a      	ldr	r2, [r3, #0]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f022 0201 	bic.w	r2, r2, #1
 8006af4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006af6:	2300      	movs	r3, #0
}
 8006af8:	4618      	mov	r0, r3
 8006afa:	370c      	adds	r7, #12
 8006afc:	46bd      	mov	sp, r7
 8006afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b02:	4770      	bx	lr

08006b04 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b086      	sub	sp, #24
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006b10:	4b92      	ldr	r3, [pc, #584]	; (8006d5c <HAL_DMA_IRQHandler+0x258>)
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4a92      	ldr	r2, [pc, #584]	; (8006d60 <HAL_DMA_IRQHandler+0x25c>)
 8006b16:	fba2 2303 	umull	r2, r3, r2, r3
 8006b1a:	0a9b      	lsrs	r3, r3, #10
 8006b1c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b22:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006b24:	693b      	ldr	r3, [r7, #16]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b2e:	2208      	movs	r2, #8
 8006b30:	409a      	lsls	r2, r3
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	4013      	ands	r3, r2
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d01a      	beq.n	8006b70 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f003 0304 	and.w	r3, r3, #4
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d013      	beq.n	8006b70 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f022 0204 	bic.w	r2, r2, #4
 8006b56:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b5c:	2208      	movs	r2, #8
 8006b5e:	409a      	lsls	r2, r3
 8006b60:	693b      	ldr	r3, [r7, #16]
 8006b62:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b68:	f043 0201 	orr.w	r2, r3, #1
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b74:	2201      	movs	r2, #1
 8006b76:	409a      	lsls	r2, r3
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	4013      	ands	r3, r2
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d012      	beq.n	8006ba6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	695b      	ldr	r3, [r3, #20]
 8006b86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d00b      	beq.n	8006ba6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b92:	2201      	movs	r2, #1
 8006b94:	409a      	lsls	r2, r3
 8006b96:	693b      	ldr	r3, [r7, #16]
 8006b98:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b9e:	f043 0202 	orr.w	r2, r3, #2
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006baa:	2204      	movs	r2, #4
 8006bac:	409a      	lsls	r2, r3
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	4013      	ands	r3, r2
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d012      	beq.n	8006bdc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f003 0302 	and.w	r3, r3, #2
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d00b      	beq.n	8006bdc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006bc8:	2204      	movs	r2, #4
 8006bca:	409a      	lsls	r2, r3
 8006bcc:	693b      	ldr	r3, [r7, #16]
 8006bce:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bd4:	f043 0204 	orr.w	r2, r3, #4
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006be0:	2210      	movs	r2, #16
 8006be2:	409a      	lsls	r2, r3
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	4013      	ands	r3, r2
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d043      	beq.n	8006c74 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f003 0308 	and.w	r3, r3, #8
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d03c      	beq.n	8006c74 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006bfe:	2210      	movs	r2, #16
 8006c00:	409a      	lsls	r2, r3
 8006c02:	693b      	ldr	r3, [r7, #16]
 8006c04:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d018      	beq.n	8006c46 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d108      	bne.n	8006c34 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d024      	beq.n	8006c74 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c2e:	6878      	ldr	r0, [r7, #4]
 8006c30:	4798      	blx	r3
 8006c32:	e01f      	b.n	8006c74 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d01b      	beq.n	8006c74 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c40:	6878      	ldr	r0, [r7, #4]
 8006c42:	4798      	blx	r3
 8006c44:	e016      	b.n	8006c74 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d107      	bne.n	8006c64 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	681a      	ldr	r2, [r3, #0]
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f022 0208 	bic.w	r2, r2, #8
 8006c62:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d003      	beq.n	8006c74 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c78:	2220      	movs	r2, #32
 8006c7a:	409a      	lsls	r2, r3
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	4013      	ands	r3, r2
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	f000 808e 	beq.w	8006da2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f003 0310 	and.w	r3, r3, #16
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	f000 8086 	beq.w	8006da2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c9a:	2220      	movs	r2, #32
 8006c9c:	409a      	lsls	r2, r3
 8006c9e:	693b      	ldr	r3, [r7, #16]
 8006ca0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006ca8:	b2db      	uxtb	r3, r3
 8006caa:	2b05      	cmp	r3, #5
 8006cac:	d136      	bne.n	8006d1c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	681a      	ldr	r2, [r3, #0]
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f022 0216 	bic.w	r2, r2, #22
 8006cbc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	695a      	ldr	r2, [r3, #20]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006ccc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d103      	bne.n	8006cde <HAL_DMA_IRQHandler+0x1da>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d007      	beq.n	8006cee <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	681a      	ldr	r2, [r3, #0]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f022 0208 	bic.w	r2, r2, #8
 8006cec:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006cf2:	223f      	movs	r2, #63	; 0x3f
 8006cf4:	409a      	lsls	r2, r3
 8006cf6:	693b      	ldr	r3, [r7, #16]
 8006cf8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2201      	movs	r2, #1
 8006d06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d07d      	beq.n	8006e0e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d16:	6878      	ldr	r0, [r7, #4]
 8006d18:	4798      	blx	r3
        }
        return;
 8006d1a:	e078      	b.n	8006e0e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d01c      	beq.n	8006d64 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d108      	bne.n	8006d4a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d030      	beq.n	8006da2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d44:	6878      	ldr	r0, [r7, #4]
 8006d46:	4798      	blx	r3
 8006d48:	e02b      	b.n	8006da2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d027      	beq.n	8006da2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	4798      	blx	r3
 8006d5a:	e022      	b.n	8006da2 <HAL_DMA_IRQHandler+0x29e>
 8006d5c:	20000038 	.word	0x20000038
 8006d60:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d10f      	bne.n	8006d92 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	681a      	ldr	r2, [r3, #0]
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f022 0210 	bic.w	r2, r2, #16
 8006d80:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2200      	movs	r2, #0
 8006d86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2201      	movs	r2, #1
 8006d8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d003      	beq.n	8006da2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d9e:	6878      	ldr	r0, [r7, #4]
 8006da0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d032      	beq.n	8006e10 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dae:	f003 0301 	and.w	r3, r3, #1
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d022      	beq.n	8006dfc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2205      	movs	r2, #5
 8006dba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	681a      	ldr	r2, [r3, #0]
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f022 0201 	bic.w	r2, r2, #1
 8006dcc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	3301      	adds	r3, #1
 8006dd2:	60bb      	str	r3, [r7, #8]
 8006dd4:	697a      	ldr	r2, [r7, #20]
 8006dd6:	429a      	cmp	r2, r3
 8006dd8:	d307      	bcc.n	8006dea <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f003 0301 	and.w	r3, r3, #1
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d1f2      	bne.n	8006dce <HAL_DMA_IRQHandler+0x2ca>
 8006de8:	e000      	b.n	8006dec <HAL_DMA_IRQHandler+0x2e8>
          break;
 8006dea:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2200      	movs	r2, #0
 8006df0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2201      	movs	r2, #1
 8006df8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d005      	beq.n	8006e10 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e08:	6878      	ldr	r0, [r7, #4]
 8006e0a:	4798      	blx	r3
 8006e0c:	e000      	b.n	8006e10 <HAL_DMA_IRQHandler+0x30c>
        return;
 8006e0e:	bf00      	nop
    }
  }
}
 8006e10:	3718      	adds	r7, #24
 8006e12:	46bd      	mov	sp, r7
 8006e14:	bd80      	pop	{r7, pc}
 8006e16:	bf00      	nop

08006e18 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b085      	sub	sp, #20
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	60f8      	str	r0, [r7, #12]
 8006e20:	60b9      	str	r1, [r7, #8]
 8006e22:	607a      	str	r2, [r7, #4]
 8006e24:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	681a      	ldr	r2, [r3, #0]
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006e34:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	683a      	ldr	r2, [r7, #0]
 8006e3c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	689b      	ldr	r3, [r3, #8]
 8006e42:	2b40      	cmp	r3, #64	; 0x40
 8006e44:	d108      	bne.n	8006e58 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	687a      	ldr	r2, [r7, #4]
 8006e4c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	68ba      	ldr	r2, [r7, #8]
 8006e54:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006e56:	e007      	b.n	8006e68 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	68ba      	ldr	r2, [r7, #8]
 8006e5e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	687a      	ldr	r2, [r7, #4]
 8006e66:	60da      	str	r2, [r3, #12]
}
 8006e68:	bf00      	nop
 8006e6a:	3714      	adds	r7, #20
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e72:	4770      	bx	lr

08006e74 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006e74:	b480      	push	{r7}
 8006e76:	b085      	sub	sp, #20
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	b2db      	uxtb	r3, r3
 8006e82:	3b10      	subs	r3, #16
 8006e84:	4a14      	ldr	r2, [pc, #80]	; (8006ed8 <DMA_CalcBaseAndBitshift+0x64>)
 8006e86:	fba2 2303 	umull	r2, r3, r2, r3
 8006e8a:	091b      	lsrs	r3, r3, #4
 8006e8c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006e8e:	4a13      	ldr	r2, [pc, #76]	; (8006edc <DMA_CalcBaseAndBitshift+0x68>)
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	4413      	add	r3, r2
 8006e94:	781b      	ldrb	r3, [r3, #0]
 8006e96:	461a      	mov	r2, r3
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	2b03      	cmp	r3, #3
 8006ea0:	d909      	bls.n	8006eb6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006eaa:	f023 0303 	bic.w	r3, r3, #3
 8006eae:	1d1a      	adds	r2, r3, #4
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	659a      	str	r2, [r3, #88]	; 0x58
 8006eb4:	e007      	b.n	8006ec6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006ebe:	f023 0303 	bic.w	r3, r3, #3
 8006ec2:	687a      	ldr	r2, [r7, #4]
 8006ec4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006eca:	4618      	mov	r0, r3
 8006ecc:	3714      	adds	r7, #20
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed4:	4770      	bx	lr
 8006ed6:	bf00      	nop
 8006ed8:	aaaaaaab 	.word	0xaaaaaaab
 8006edc:	0800d0a0 	.word	0x0800d0a0

08006ee0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b085      	sub	sp, #20
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006ee8:	2300      	movs	r3, #0
 8006eea:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ef0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	699b      	ldr	r3, [r3, #24]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d11f      	bne.n	8006f3a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	2b03      	cmp	r3, #3
 8006efe:	d855      	bhi.n	8006fac <DMA_CheckFifoParam+0xcc>
 8006f00:	a201      	add	r2, pc, #4	; (adr r2, 8006f08 <DMA_CheckFifoParam+0x28>)
 8006f02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f06:	bf00      	nop
 8006f08:	08006f19 	.word	0x08006f19
 8006f0c:	08006f2b 	.word	0x08006f2b
 8006f10:	08006f19 	.word	0x08006f19
 8006f14:	08006fad 	.word	0x08006fad
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f1c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d045      	beq.n	8006fb0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8006f24:	2301      	movs	r3, #1
 8006f26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f28:	e042      	b.n	8006fb0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f2e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006f32:	d13f      	bne.n	8006fb4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8006f34:	2301      	movs	r3, #1
 8006f36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f38:	e03c      	b.n	8006fb4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	699b      	ldr	r3, [r3, #24]
 8006f3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f42:	d121      	bne.n	8006f88 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006f44:	68bb      	ldr	r3, [r7, #8]
 8006f46:	2b03      	cmp	r3, #3
 8006f48:	d836      	bhi.n	8006fb8 <DMA_CheckFifoParam+0xd8>
 8006f4a:	a201      	add	r2, pc, #4	; (adr r2, 8006f50 <DMA_CheckFifoParam+0x70>)
 8006f4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f50:	08006f61 	.word	0x08006f61
 8006f54:	08006f67 	.word	0x08006f67
 8006f58:	08006f61 	.word	0x08006f61
 8006f5c:	08006f79 	.word	0x08006f79
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006f60:	2301      	movs	r3, #1
 8006f62:	73fb      	strb	r3, [r7, #15]
      break;
 8006f64:	e02f      	b.n	8006fc6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d024      	beq.n	8006fbc <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8006f72:	2301      	movs	r3, #1
 8006f74:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f76:	e021      	b.n	8006fbc <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f7c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006f80:	d11e      	bne.n	8006fc0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8006f82:	2301      	movs	r3, #1
 8006f84:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006f86:	e01b      	b.n	8006fc0 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	2b02      	cmp	r3, #2
 8006f8c:	d902      	bls.n	8006f94 <DMA_CheckFifoParam+0xb4>
 8006f8e:	2b03      	cmp	r3, #3
 8006f90:	d003      	beq.n	8006f9a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006f92:	e018      	b.n	8006fc6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8006f94:	2301      	movs	r3, #1
 8006f96:	73fb      	strb	r3, [r7, #15]
      break;
 8006f98:	e015      	b.n	8006fc6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f9e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d00e      	beq.n	8006fc4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	73fb      	strb	r3, [r7, #15]
      break;
 8006faa:	e00b      	b.n	8006fc4 <DMA_CheckFifoParam+0xe4>
      break;
 8006fac:	bf00      	nop
 8006fae:	e00a      	b.n	8006fc6 <DMA_CheckFifoParam+0xe6>
      break;
 8006fb0:	bf00      	nop
 8006fb2:	e008      	b.n	8006fc6 <DMA_CheckFifoParam+0xe6>
      break;
 8006fb4:	bf00      	nop
 8006fb6:	e006      	b.n	8006fc6 <DMA_CheckFifoParam+0xe6>
      break;
 8006fb8:	bf00      	nop
 8006fba:	e004      	b.n	8006fc6 <DMA_CheckFifoParam+0xe6>
      break;
 8006fbc:	bf00      	nop
 8006fbe:	e002      	b.n	8006fc6 <DMA_CheckFifoParam+0xe6>
      break;   
 8006fc0:	bf00      	nop
 8006fc2:	e000      	b.n	8006fc6 <DMA_CheckFifoParam+0xe6>
      break;
 8006fc4:	bf00      	nop
    }
  } 
  
  return status; 
 8006fc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	3714      	adds	r7, #20
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd2:	4770      	bx	lr

08006fd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006fd4:	b480      	push	{r7}
 8006fd6:	b089      	sub	sp, #36	; 0x24
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
 8006fdc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006fde:	2300      	movs	r3, #0
 8006fe0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006fea:	2300      	movs	r3, #0
 8006fec:	61fb      	str	r3, [r7, #28]
 8006fee:	e16b      	b.n	80072c8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006ff0:	2201      	movs	r2, #1
 8006ff2:	69fb      	ldr	r3, [r7, #28]
 8006ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ff8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	697a      	ldr	r2, [r7, #20]
 8007000:	4013      	ands	r3, r2
 8007002:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007004:	693a      	ldr	r2, [r7, #16]
 8007006:	697b      	ldr	r3, [r7, #20]
 8007008:	429a      	cmp	r2, r3
 800700a:	f040 815a 	bne.w	80072c2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	685b      	ldr	r3, [r3, #4]
 8007012:	2b01      	cmp	r3, #1
 8007014:	d00b      	beq.n	800702e <HAL_GPIO_Init+0x5a>
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	2b02      	cmp	r3, #2
 800701c:	d007      	beq.n	800702e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007022:	2b11      	cmp	r3, #17
 8007024:	d003      	beq.n	800702e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	685b      	ldr	r3, [r3, #4]
 800702a:	2b12      	cmp	r3, #18
 800702c:	d130      	bne.n	8007090 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	689b      	ldr	r3, [r3, #8]
 8007032:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007034:	69fb      	ldr	r3, [r7, #28]
 8007036:	005b      	lsls	r3, r3, #1
 8007038:	2203      	movs	r2, #3
 800703a:	fa02 f303 	lsl.w	r3, r2, r3
 800703e:	43db      	mvns	r3, r3
 8007040:	69ba      	ldr	r2, [r7, #24]
 8007042:	4013      	ands	r3, r2
 8007044:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	68da      	ldr	r2, [r3, #12]
 800704a:	69fb      	ldr	r3, [r7, #28]
 800704c:	005b      	lsls	r3, r3, #1
 800704e:	fa02 f303 	lsl.w	r3, r2, r3
 8007052:	69ba      	ldr	r2, [r7, #24]
 8007054:	4313      	orrs	r3, r2
 8007056:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	69ba      	ldr	r2, [r7, #24]
 800705c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007064:	2201      	movs	r2, #1
 8007066:	69fb      	ldr	r3, [r7, #28]
 8007068:	fa02 f303 	lsl.w	r3, r2, r3
 800706c:	43db      	mvns	r3, r3
 800706e:	69ba      	ldr	r2, [r7, #24]
 8007070:	4013      	ands	r3, r2
 8007072:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	685b      	ldr	r3, [r3, #4]
 8007078:	091b      	lsrs	r3, r3, #4
 800707a:	f003 0201 	and.w	r2, r3, #1
 800707e:	69fb      	ldr	r3, [r7, #28]
 8007080:	fa02 f303 	lsl.w	r3, r2, r3
 8007084:	69ba      	ldr	r2, [r7, #24]
 8007086:	4313      	orrs	r3, r2
 8007088:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	69ba      	ldr	r2, [r7, #24]
 800708e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	68db      	ldr	r3, [r3, #12]
 8007094:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007096:	69fb      	ldr	r3, [r7, #28]
 8007098:	005b      	lsls	r3, r3, #1
 800709a:	2203      	movs	r2, #3
 800709c:	fa02 f303 	lsl.w	r3, r2, r3
 80070a0:	43db      	mvns	r3, r3
 80070a2:	69ba      	ldr	r2, [r7, #24]
 80070a4:	4013      	ands	r3, r2
 80070a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	689a      	ldr	r2, [r3, #8]
 80070ac:	69fb      	ldr	r3, [r7, #28]
 80070ae:	005b      	lsls	r3, r3, #1
 80070b0:	fa02 f303 	lsl.w	r3, r2, r3
 80070b4:	69ba      	ldr	r2, [r7, #24]
 80070b6:	4313      	orrs	r3, r2
 80070b8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	69ba      	ldr	r2, [r7, #24]
 80070be:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	685b      	ldr	r3, [r3, #4]
 80070c4:	2b02      	cmp	r3, #2
 80070c6:	d003      	beq.n	80070d0 <HAL_GPIO_Init+0xfc>
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	685b      	ldr	r3, [r3, #4]
 80070cc:	2b12      	cmp	r3, #18
 80070ce:	d123      	bne.n	8007118 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80070d0:	69fb      	ldr	r3, [r7, #28]
 80070d2:	08da      	lsrs	r2, r3, #3
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	3208      	adds	r2, #8
 80070d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80070de:	69fb      	ldr	r3, [r7, #28]
 80070e0:	f003 0307 	and.w	r3, r3, #7
 80070e4:	009b      	lsls	r3, r3, #2
 80070e6:	220f      	movs	r2, #15
 80070e8:	fa02 f303 	lsl.w	r3, r2, r3
 80070ec:	43db      	mvns	r3, r3
 80070ee:	69ba      	ldr	r2, [r7, #24]
 80070f0:	4013      	ands	r3, r2
 80070f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	691a      	ldr	r2, [r3, #16]
 80070f8:	69fb      	ldr	r3, [r7, #28]
 80070fa:	f003 0307 	and.w	r3, r3, #7
 80070fe:	009b      	lsls	r3, r3, #2
 8007100:	fa02 f303 	lsl.w	r3, r2, r3
 8007104:	69ba      	ldr	r2, [r7, #24]
 8007106:	4313      	orrs	r3, r2
 8007108:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800710a:	69fb      	ldr	r3, [r7, #28]
 800710c:	08da      	lsrs	r2, r3, #3
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	3208      	adds	r2, #8
 8007112:	69b9      	ldr	r1, [r7, #24]
 8007114:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800711e:	69fb      	ldr	r3, [r7, #28]
 8007120:	005b      	lsls	r3, r3, #1
 8007122:	2203      	movs	r2, #3
 8007124:	fa02 f303 	lsl.w	r3, r2, r3
 8007128:	43db      	mvns	r3, r3
 800712a:	69ba      	ldr	r2, [r7, #24]
 800712c:	4013      	ands	r3, r2
 800712e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	685b      	ldr	r3, [r3, #4]
 8007134:	f003 0203 	and.w	r2, r3, #3
 8007138:	69fb      	ldr	r3, [r7, #28]
 800713a:	005b      	lsls	r3, r3, #1
 800713c:	fa02 f303 	lsl.w	r3, r2, r3
 8007140:	69ba      	ldr	r2, [r7, #24]
 8007142:	4313      	orrs	r3, r2
 8007144:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	69ba      	ldr	r2, [r7, #24]
 800714a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	685b      	ldr	r3, [r3, #4]
 8007150:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007154:	2b00      	cmp	r3, #0
 8007156:	f000 80b4 	beq.w	80072c2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800715a:	2300      	movs	r3, #0
 800715c:	60fb      	str	r3, [r7, #12]
 800715e:	4b5f      	ldr	r3, [pc, #380]	; (80072dc <HAL_GPIO_Init+0x308>)
 8007160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007162:	4a5e      	ldr	r2, [pc, #376]	; (80072dc <HAL_GPIO_Init+0x308>)
 8007164:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007168:	6453      	str	r3, [r2, #68]	; 0x44
 800716a:	4b5c      	ldr	r3, [pc, #368]	; (80072dc <HAL_GPIO_Init+0x308>)
 800716c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800716e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007172:	60fb      	str	r3, [r7, #12]
 8007174:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007176:	4a5a      	ldr	r2, [pc, #360]	; (80072e0 <HAL_GPIO_Init+0x30c>)
 8007178:	69fb      	ldr	r3, [r7, #28]
 800717a:	089b      	lsrs	r3, r3, #2
 800717c:	3302      	adds	r3, #2
 800717e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007182:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007184:	69fb      	ldr	r3, [r7, #28]
 8007186:	f003 0303 	and.w	r3, r3, #3
 800718a:	009b      	lsls	r3, r3, #2
 800718c:	220f      	movs	r2, #15
 800718e:	fa02 f303 	lsl.w	r3, r2, r3
 8007192:	43db      	mvns	r3, r3
 8007194:	69ba      	ldr	r2, [r7, #24]
 8007196:	4013      	ands	r3, r2
 8007198:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	4a51      	ldr	r2, [pc, #324]	; (80072e4 <HAL_GPIO_Init+0x310>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d02b      	beq.n	80071fa <HAL_GPIO_Init+0x226>
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	4a50      	ldr	r2, [pc, #320]	; (80072e8 <HAL_GPIO_Init+0x314>)
 80071a6:	4293      	cmp	r3, r2
 80071a8:	d025      	beq.n	80071f6 <HAL_GPIO_Init+0x222>
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	4a4f      	ldr	r2, [pc, #316]	; (80072ec <HAL_GPIO_Init+0x318>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d01f      	beq.n	80071f2 <HAL_GPIO_Init+0x21e>
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	4a4e      	ldr	r2, [pc, #312]	; (80072f0 <HAL_GPIO_Init+0x31c>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d019      	beq.n	80071ee <HAL_GPIO_Init+0x21a>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	4a4d      	ldr	r2, [pc, #308]	; (80072f4 <HAL_GPIO_Init+0x320>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d013      	beq.n	80071ea <HAL_GPIO_Init+0x216>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	4a4c      	ldr	r2, [pc, #304]	; (80072f8 <HAL_GPIO_Init+0x324>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d00d      	beq.n	80071e6 <HAL_GPIO_Init+0x212>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	4a4b      	ldr	r2, [pc, #300]	; (80072fc <HAL_GPIO_Init+0x328>)
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d007      	beq.n	80071e2 <HAL_GPIO_Init+0x20e>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	4a4a      	ldr	r2, [pc, #296]	; (8007300 <HAL_GPIO_Init+0x32c>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d101      	bne.n	80071de <HAL_GPIO_Init+0x20a>
 80071da:	2307      	movs	r3, #7
 80071dc:	e00e      	b.n	80071fc <HAL_GPIO_Init+0x228>
 80071de:	2308      	movs	r3, #8
 80071e0:	e00c      	b.n	80071fc <HAL_GPIO_Init+0x228>
 80071e2:	2306      	movs	r3, #6
 80071e4:	e00a      	b.n	80071fc <HAL_GPIO_Init+0x228>
 80071e6:	2305      	movs	r3, #5
 80071e8:	e008      	b.n	80071fc <HAL_GPIO_Init+0x228>
 80071ea:	2304      	movs	r3, #4
 80071ec:	e006      	b.n	80071fc <HAL_GPIO_Init+0x228>
 80071ee:	2303      	movs	r3, #3
 80071f0:	e004      	b.n	80071fc <HAL_GPIO_Init+0x228>
 80071f2:	2302      	movs	r3, #2
 80071f4:	e002      	b.n	80071fc <HAL_GPIO_Init+0x228>
 80071f6:	2301      	movs	r3, #1
 80071f8:	e000      	b.n	80071fc <HAL_GPIO_Init+0x228>
 80071fa:	2300      	movs	r3, #0
 80071fc:	69fa      	ldr	r2, [r7, #28]
 80071fe:	f002 0203 	and.w	r2, r2, #3
 8007202:	0092      	lsls	r2, r2, #2
 8007204:	4093      	lsls	r3, r2
 8007206:	69ba      	ldr	r2, [r7, #24]
 8007208:	4313      	orrs	r3, r2
 800720a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800720c:	4934      	ldr	r1, [pc, #208]	; (80072e0 <HAL_GPIO_Init+0x30c>)
 800720e:	69fb      	ldr	r3, [r7, #28]
 8007210:	089b      	lsrs	r3, r3, #2
 8007212:	3302      	adds	r3, #2
 8007214:	69ba      	ldr	r2, [r7, #24]
 8007216:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800721a:	4b3a      	ldr	r3, [pc, #232]	; (8007304 <HAL_GPIO_Init+0x330>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	43db      	mvns	r3, r3
 8007224:	69ba      	ldr	r2, [r7, #24]
 8007226:	4013      	ands	r3, r2
 8007228:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007232:	2b00      	cmp	r3, #0
 8007234:	d003      	beq.n	800723e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8007236:	69ba      	ldr	r2, [r7, #24]
 8007238:	693b      	ldr	r3, [r7, #16]
 800723a:	4313      	orrs	r3, r2
 800723c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800723e:	4a31      	ldr	r2, [pc, #196]	; (8007304 <HAL_GPIO_Init+0x330>)
 8007240:	69bb      	ldr	r3, [r7, #24]
 8007242:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8007244:	4b2f      	ldr	r3, [pc, #188]	; (8007304 <HAL_GPIO_Init+0x330>)
 8007246:	685b      	ldr	r3, [r3, #4]
 8007248:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	43db      	mvns	r3, r3
 800724e:	69ba      	ldr	r2, [r7, #24]
 8007250:	4013      	ands	r3, r2
 8007252:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	685b      	ldr	r3, [r3, #4]
 8007258:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800725c:	2b00      	cmp	r3, #0
 800725e:	d003      	beq.n	8007268 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8007260:	69ba      	ldr	r2, [r7, #24]
 8007262:	693b      	ldr	r3, [r7, #16]
 8007264:	4313      	orrs	r3, r2
 8007266:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007268:	4a26      	ldr	r2, [pc, #152]	; (8007304 <HAL_GPIO_Init+0x330>)
 800726a:	69bb      	ldr	r3, [r7, #24]
 800726c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800726e:	4b25      	ldr	r3, [pc, #148]	; (8007304 <HAL_GPIO_Init+0x330>)
 8007270:	689b      	ldr	r3, [r3, #8]
 8007272:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007274:	693b      	ldr	r3, [r7, #16]
 8007276:	43db      	mvns	r3, r3
 8007278:	69ba      	ldr	r2, [r7, #24]
 800727a:	4013      	ands	r3, r2
 800727c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	685b      	ldr	r3, [r3, #4]
 8007282:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007286:	2b00      	cmp	r3, #0
 8007288:	d003      	beq.n	8007292 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800728a:	69ba      	ldr	r2, [r7, #24]
 800728c:	693b      	ldr	r3, [r7, #16]
 800728e:	4313      	orrs	r3, r2
 8007290:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007292:	4a1c      	ldr	r2, [pc, #112]	; (8007304 <HAL_GPIO_Init+0x330>)
 8007294:	69bb      	ldr	r3, [r7, #24]
 8007296:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007298:	4b1a      	ldr	r3, [pc, #104]	; (8007304 <HAL_GPIO_Init+0x330>)
 800729a:	68db      	ldr	r3, [r3, #12]
 800729c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800729e:	693b      	ldr	r3, [r7, #16]
 80072a0:	43db      	mvns	r3, r3
 80072a2:	69ba      	ldr	r2, [r7, #24]
 80072a4:	4013      	ands	r3, r2
 80072a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	685b      	ldr	r3, [r3, #4]
 80072ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d003      	beq.n	80072bc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80072b4:	69ba      	ldr	r2, [r7, #24]
 80072b6:	693b      	ldr	r3, [r7, #16]
 80072b8:	4313      	orrs	r3, r2
 80072ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80072bc:	4a11      	ldr	r2, [pc, #68]	; (8007304 <HAL_GPIO_Init+0x330>)
 80072be:	69bb      	ldr	r3, [r7, #24]
 80072c0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80072c2:	69fb      	ldr	r3, [r7, #28]
 80072c4:	3301      	adds	r3, #1
 80072c6:	61fb      	str	r3, [r7, #28]
 80072c8:	69fb      	ldr	r3, [r7, #28]
 80072ca:	2b0f      	cmp	r3, #15
 80072cc:	f67f ae90 	bls.w	8006ff0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80072d0:	bf00      	nop
 80072d2:	3724      	adds	r7, #36	; 0x24
 80072d4:	46bd      	mov	sp, r7
 80072d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072da:	4770      	bx	lr
 80072dc:	40023800 	.word	0x40023800
 80072e0:	40013800 	.word	0x40013800
 80072e4:	40020000 	.word	0x40020000
 80072e8:	40020400 	.word	0x40020400
 80072ec:	40020800 	.word	0x40020800
 80072f0:	40020c00 	.word	0x40020c00
 80072f4:	40021000 	.word	0x40021000
 80072f8:	40021400 	.word	0x40021400
 80072fc:	40021800 	.word	0x40021800
 8007300:	40021c00 	.word	0x40021c00
 8007304:	40013c00 	.word	0x40013c00

08007308 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007308:	b480      	push	{r7}
 800730a:	b083      	sub	sp, #12
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
 8007310:	460b      	mov	r3, r1
 8007312:	807b      	strh	r3, [r7, #2]
 8007314:	4613      	mov	r3, r2
 8007316:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007318:	787b      	ldrb	r3, [r7, #1]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d003      	beq.n	8007326 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800731e:	887a      	ldrh	r2, [r7, #2]
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007324:	e003      	b.n	800732e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007326:	887b      	ldrh	r3, [r7, #2]
 8007328:	041a      	lsls	r2, r3, #16
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	619a      	str	r2, [r3, #24]
}
 800732e:	bf00      	nop
 8007330:	370c      	adds	r7, #12
 8007332:	46bd      	mov	sp, r7
 8007334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007338:	4770      	bx	lr
	...

0800733c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800733c:	b580      	push	{r7, lr}
 800733e:	b082      	sub	sp, #8
 8007340:	af00      	add	r7, sp, #0
 8007342:	4603      	mov	r3, r0
 8007344:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8007346:	4b08      	ldr	r3, [pc, #32]	; (8007368 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007348:	695a      	ldr	r2, [r3, #20]
 800734a:	88fb      	ldrh	r3, [r7, #6]
 800734c:	4013      	ands	r3, r2
 800734e:	2b00      	cmp	r3, #0
 8007350:	d006      	beq.n	8007360 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007352:	4a05      	ldr	r2, [pc, #20]	; (8007368 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007354:	88fb      	ldrh	r3, [r7, #6]
 8007356:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007358:	88fb      	ldrh	r3, [r7, #6]
 800735a:	4618      	mov	r0, r3
 800735c:	f000 f806 	bl	800736c <HAL_GPIO_EXTI_Callback>
  }
}
 8007360:	bf00      	nop
 8007362:	3708      	adds	r7, #8
 8007364:	46bd      	mov	sp, r7
 8007366:	bd80      	pop	{r7, pc}
 8007368:	40013c00 	.word	0x40013c00

0800736c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800736c:	b480      	push	{r7}
 800736e:	b083      	sub	sp, #12
 8007370:	af00      	add	r7, sp, #0
 8007372:	4603      	mov	r3, r0
 8007374:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8007376:	bf00      	nop
 8007378:	370c      	adds	r7, #12
 800737a:	46bd      	mov	sp, r7
 800737c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007380:	4770      	bx	lr
	...

08007384 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b084      	sub	sp, #16
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d101      	bne.n	8007396 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007392:	2301      	movs	r3, #1
 8007394:	e11f      	b.n	80075d6 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800739c:	b2db      	uxtb	r3, r3
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d106      	bne.n	80073b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2200      	movs	r2, #0
 80073a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f7fd ff14 	bl	80051d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2224      	movs	r2, #36	; 0x24
 80073b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	681a      	ldr	r2, [r3, #0]
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f022 0201 	bic.w	r2, r2, #1
 80073c6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	681a      	ldr	r2, [r3, #0]
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80073d6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	681a      	ldr	r2, [r3, #0]
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80073e6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80073e8:	f001 fbba 	bl	8008b60 <HAL_RCC_GetPCLK1Freq>
 80073ec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	685b      	ldr	r3, [r3, #4]
 80073f2:	4a7b      	ldr	r2, [pc, #492]	; (80075e0 <HAL_I2C_Init+0x25c>)
 80073f4:	4293      	cmp	r3, r2
 80073f6:	d807      	bhi.n	8007408 <HAL_I2C_Init+0x84>
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	4a7a      	ldr	r2, [pc, #488]	; (80075e4 <HAL_I2C_Init+0x260>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	bf94      	ite	ls
 8007400:	2301      	movls	r3, #1
 8007402:	2300      	movhi	r3, #0
 8007404:	b2db      	uxtb	r3, r3
 8007406:	e006      	b.n	8007416 <HAL_I2C_Init+0x92>
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	4a77      	ldr	r2, [pc, #476]	; (80075e8 <HAL_I2C_Init+0x264>)
 800740c:	4293      	cmp	r3, r2
 800740e:	bf94      	ite	ls
 8007410:	2301      	movls	r3, #1
 8007412:	2300      	movhi	r3, #0
 8007414:	b2db      	uxtb	r3, r3
 8007416:	2b00      	cmp	r3, #0
 8007418:	d001      	beq.n	800741e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800741a:	2301      	movs	r3, #1
 800741c:	e0db      	b.n	80075d6 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	4a72      	ldr	r2, [pc, #456]	; (80075ec <HAL_I2C_Init+0x268>)
 8007422:	fba2 2303 	umull	r2, r3, r2, r3
 8007426:	0c9b      	lsrs	r3, r3, #18
 8007428:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	685b      	ldr	r3, [r3, #4]
 8007430:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	68ba      	ldr	r2, [r7, #8]
 800743a:	430a      	orrs	r2, r1
 800743c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	6a1b      	ldr	r3, [r3, #32]
 8007444:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	685b      	ldr	r3, [r3, #4]
 800744c:	4a64      	ldr	r2, [pc, #400]	; (80075e0 <HAL_I2C_Init+0x25c>)
 800744e:	4293      	cmp	r3, r2
 8007450:	d802      	bhi.n	8007458 <HAL_I2C_Init+0xd4>
 8007452:	68bb      	ldr	r3, [r7, #8]
 8007454:	3301      	adds	r3, #1
 8007456:	e009      	b.n	800746c <HAL_I2C_Init+0xe8>
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800745e:	fb02 f303 	mul.w	r3, r2, r3
 8007462:	4a63      	ldr	r2, [pc, #396]	; (80075f0 <HAL_I2C_Init+0x26c>)
 8007464:	fba2 2303 	umull	r2, r3, r2, r3
 8007468:	099b      	lsrs	r3, r3, #6
 800746a:	3301      	adds	r3, #1
 800746c:	687a      	ldr	r2, [r7, #4]
 800746e:	6812      	ldr	r2, [r2, #0]
 8007470:	430b      	orrs	r3, r1
 8007472:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	69db      	ldr	r3, [r3, #28]
 800747a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800747e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	685b      	ldr	r3, [r3, #4]
 8007486:	4956      	ldr	r1, [pc, #344]	; (80075e0 <HAL_I2C_Init+0x25c>)
 8007488:	428b      	cmp	r3, r1
 800748a:	d80d      	bhi.n	80074a8 <HAL_I2C_Init+0x124>
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	1e59      	subs	r1, r3, #1
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	005b      	lsls	r3, r3, #1
 8007496:	fbb1 f3f3 	udiv	r3, r1, r3
 800749a:	3301      	adds	r3, #1
 800749c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80074a0:	2b04      	cmp	r3, #4
 80074a2:	bf38      	it	cc
 80074a4:	2304      	movcc	r3, #4
 80074a6:	e04f      	b.n	8007548 <HAL_I2C_Init+0x1c4>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	689b      	ldr	r3, [r3, #8]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d111      	bne.n	80074d4 <HAL_I2C_Init+0x150>
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	1e58      	subs	r0, r3, #1
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6859      	ldr	r1, [r3, #4]
 80074b8:	460b      	mov	r3, r1
 80074ba:	005b      	lsls	r3, r3, #1
 80074bc:	440b      	add	r3, r1
 80074be:	fbb0 f3f3 	udiv	r3, r0, r3
 80074c2:	3301      	adds	r3, #1
 80074c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	bf0c      	ite	eq
 80074cc:	2301      	moveq	r3, #1
 80074ce:	2300      	movne	r3, #0
 80074d0:	b2db      	uxtb	r3, r3
 80074d2:	e012      	b.n	80074fa <HAL_I2C_Init+0x176>
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	1e58      	subs	r0, r3, #1
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6859      	ldr	r1, [r3, #4]
 80074dc:	460b      	mov	r3, r1
 80074de:	009b      	lsls	r3, r3, #2
 80074e0:	440b      	add	r3, r1
 80074e2:	0099      	lsls	r1, r3, #2
 80074e4:	440b      	add	r3, r1
 80074e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80074ea:	3301      	adds	r3, #1
 80074ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	bf0c      	ite	eq
 80074f4:	2301      	moveq	r3, #1
 80074f6:	2300      	movne	r3, #0
 80074f8:	b2db      	uxtb	r3, r3
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d001      	beq.n	8007502 <HAL_I2C_Init+0x17e>
 80074fe:	2301      	movs	r3, #1
 8007500:	e022      	b.n	8007548 <HAL_I2C_Init+0x1c4>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	689b      	ldr	r3, [r3, #8]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d10e      	bne.n	8007528 <HAL_I2C_Init+0x1a4>
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	1e58      	subs	r0, r3, #1
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6859      	ldr	r1, [r3, #4]
 8007512:	460b      	mov	r3, r1
 8007514:	005b      	lsls	r3, r3, #1
 8007516:	440b      	add	r3, r1
 8007518:	fbb0 f3f3 	udiv	r3, r0, r3
 800751c:	3301      	adds	r3, #1
 800751e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007522:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007526:	e00f      	b.n	8007548 <HAL_I2C_Init+0x1c4>
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	1e58      	subs	r0, r3, #1
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6859      	ldr	r1, [r3, #4]
 8007530:	460b      	mov	r3, r1
 8007532:	009b      	lsls	r3, r3, #2
 8007534:	440b      	add	r3, r1
 8007536:	0099      	lsls	r1, r3, #2
 8007538:	440b      	add	r3, r1
 800753a:	fbb0 f3f3 	udiv	r3, r0, r3
 800753e:	3301      	adds	r3, #1
 8007540:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007544:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007548:	6879      	ldr	r1, [r7, #4]
 800754a:	6809      	ldr	r1, [r1, #0]
 800754c:	4313      	orrs	r3, r2
 800754e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	69da      	ldr	r2, [r3, #28]
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	6a1b      	ldr	r3, [r3, #32]
 8007562:	431a      	orrs	r2, r3
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	430a      	orrs	r2, r1
 800756a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	689b      	ldr	r3, [r3, #8]
 8007572:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8007576:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800757a:	687a      	ldr	r2, [r7, #4]
 800757c:	6911      	ldr	r1, [r2, #16]
 800757e:	687a      	ldr	r2, [r7, #4]
 8007580:	68d2      	ldr	r2, [r2, #12]
 8007582:	4311      	orrs	r1, r2
 8007584:	687a      	ldr	r2, [r7, #4]
 8007586:	6812      	ldr	r2, [r2, #0]
 8007588:	430b      	orrs	r3, r1
 800758a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	68db      	ldr	r3, [r3, #12]
 8007592:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	695a      	ldr	r2, [r3, #20]
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	699b      	ldr	r3, [r3, #24]
 800759e:	431a      	orrs	r2, r3
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	430a      	orrs	r2, r1
 80075a6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	681a      	ldr	r2, [r3, #0]
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f042 0201 	orr.w	r2, r2, #1
 80075b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2200      	movs	r2, #0
 80075bc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2220      	movs	r2, #32
 80075c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2200      	movs	r2, #0
 80075ca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2200      	movs	r2, #0
 80075d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80075d4:	2300      	movs	r3, #0
}
 80075d6:	4618      	mov	r0, r3
 80075d8:	3710      	adds	r7, #16
 80075da:	46bd      	mov	sp, r7
 80075dc:	bd80      	pop	{r7, pc}
 80075de:	bf00      	nop
 80075e0:	000186a0 	.word	0x000186a0
 80075e4:	001e847f 	.word	0x001e847f
 80075e8:	003d08ff 	.word	0x003d08ff
 80075ec:	431bde83 	.word	0x431bde83
 80075f0:	10624dd3 	.word	0x10624dd3

080075f4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b088      	sub	sp, #32
 80075f8:	af02      	add	r7, sp, #8
 80075fa:	60f8      	str	r0, [r7, #12]
 80075fc:	4608      	mov	r0, r1
 80075fe:	4611      	mov	r1, r2
 8007600:	461a      	mov	r2, r3
 8007602:	4603      	mov	r3, r0
 8007604:	817b      	strh	r3, [r7, #10]
 8007606:	460b      	mov	r3, r1
 8007608:	813b      	strh	r3, [r7, #8]
 800760a:	4613      	mov	r3, r2
 800760c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800760e:	f7fe fbad 	bl	8005d6c <HAL_GetTick>
 8007612:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800761a:	b2db      	uxtb	r3, r3
 800761c:	2b20      	cmp	r3, #32
 800761e:	f040 80d9 	bne.w	80077d4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007622:	697b      	ldr	r3, [r7, #20]
 8007624:	9300      	str	r3, [sp, #0]
 8007626:	2319      	movs	r3, #25
 8007628:	2201      	movs	r2, #1
 800762a:	496d      	ldr	r1, [pc, #436]	; (80077e0 <HAL_I2C_Mem_Write+0x1ec>)
 800762c:	68f8      	ldr	r0, [r7, #12]
 800762e:	f000 fc7f 	bl	8007f30 <I2C_WaitOnFlagUntilTimeout>
 8007632:	4603      	mov	r3, r0
 8007634:	2b00      	cmp	r3, #0
 8007636:	d001      	beq.n	800763c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007638:	2302      	movs	r3, #2
 800763a:	e0cc      	b.n	80077d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007642:	2b01      	cmp	r3, #1
 8007644:	d101      	bne.n	800764a <HAL_I2C_Mem_Write+0x56>
 8007646:	2302      	movs	r3, #2
 8007648:	e0c5      	b.n	80077d6 <HAL_I2C_Mem_Write+0x1e2>
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	2201      	movs	r2, #1
 800764e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f003 0301 	and.w	r3, r3, #1
 800765c:	2b01      	cmp	r3, #1
 800765e:	d007      	beq.n	8007670 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	681a      	ldr	r2, [r3, #0]
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f042 0201 	orr.w	r2, r2, #1
 800766e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	681a      	ldr	r2, [r3, #0]
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800767e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	2221      	movs	r2, #33	; 0x21
 8007684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	2240      	movs	r2, #64	; 0x40
 800768c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2200      	movs	r2, #0
 8007694:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	6a3a      	ldr	r2, [r7, #32]
 800769a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80076a0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076a6:	b29a      	uxth	r2, r3
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	4a4d      	ldr	r2, [pc, #308]	; (80077e4 <HAL_I2C_Mem_Write+0x1f0>)
 80076b0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80076b2:	88f8      	ldrh	r0, [r7, #6]
 80076b4:	893a      	ldrh	r2, [r7, #8]
 80076b6:	8979      	ldrh	r1, [r7, #10]
 80076b8:	697b      	ldr	r3, [r7, #20]
 80076ba:	9301      	str	r3, [sp, #4]
 80076bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076be:	9300      	str	r3, [sp, #0]
 80076c0:	4603      	mov	r3, r0
 80076c2:	68f8      	ldr	r0, [r7, #12]
 80076c4:	f000 fab6 	bl	8007c34 <I2C_RequestMemoryWrite>
 80076c8:	4603      	mov	r3, r0
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d052      	beq.n	8007774 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80076ce:	2301      	movs	r3, #1
 80076d0:	e081      	b.n	80077d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80076d2:	697a      	ldr	r2, [r7, #20]
 80076d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80076d6:	68f8      	ldr	r0, [r7, #12]
 80076d8:	f000 fd00 	bl	80080dc <I2C_WaitOnTXEFlagUntilTimeout>
 80076dc:	4603      	mov	r3, r0
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d00d      	beq.n	80076fe <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076e6:	2b04      	cmp	r3, #4
 80076e8:	d107      	bne.n	80076fa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	681a      	ldr	r2, [r3, #0]
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80076f8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80076fa:	2301      	movs	r3, #1
 80076fc:	e06b      	b.n	80077d6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007702:	781a      	ldrb	r2, [r3, #0]
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800770e:	1c5a      	adds	r2, r3, #1
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007718:	3b01      	subs	r3, #1
 800771a:	b29a      	uxth	r2, r3
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007724:	b29b      	uxth	r3, r3
 8007726:	3b01      	subs	r3, #1
 8007728:	b29a      	uxth	r2, r3
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	695b      	ldr	r3, [r3, #20]
 8007734:	f003 0304 	and.w	r3, r3, #4
 8007738:	2b04      	cmp	r3, #4
 800773a:	d11b      	bne.n	8007774 <HAL_I2C_Mem_Write+0x180>
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007740:	2b00      	cmp	r3, #0
 8007742:	d017      	beq.n	8007774 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007748:	781a      	ldrb	r2, [r3, #0]
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007754:	1c5a      	adds	r2, r3, #1
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800775e:	3b01      	subs	r3, #1
 8007760:	b29a      	uxth	r2, r3
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800776a:	b29b      	uxth	r3, r3
 800776c:	3b01      	subs	r3, #1
 800776e:	b29a      	uxth	r2, r3
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007778:	2b00      	cmp	r3, #0
 800777a:	d1aa      	bne.n	80076d2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800777c:	697a      	ldr	r2, [r7, #20]
 800777e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007780:	68f8      	ldr	r0, [r7, #12]
 8007782:	f000 fcec 	bl	800815e <I2C_WaitOnBTFFlagUntilTimeout>
 8007786:	4603      	mov	r3, r0
 8007788:	2b00      	cmp	r3, #0
 800778a:	d00d      	beq.n	80077a8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007790:	2b04      	cmp	r3, #4
 8007792:	d107      	bne.n	80077a4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	681a      	ldr	r2, [r3, #0]
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80077a2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80077a4:	2301      	movs	r3, #1
 80077a6:	e016      	b.n	80077d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	681a      	ldr	r2, [r3, #0]
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80077b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	2220      	movs	r2, #32
 80077bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	2200      	movs	r2, #0
 80077c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	2200      	movs	r2, #0
 80077cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80077d0:	2300      	movs	r3, #0
 80077d2:	e000      	b.n	80077d6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80077d4:	2302      	movs	r3, #2
  }
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	3718      	adds	r7, #24
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}
 80077de:	bf00      	nop
 80077e0:	00100002 	.word	0x00100002
 80077e4:	ffff0000 	.word	0xffff0000

080077e8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b08c      	sub	sp, #48	; 0x30
 80077ec:	af02      	add	r7, sp, #8
 80077ee:	60f8      	str	r0, [r7, #12]
 80077f0:	4608      	mov	r0, r1
 80077f2:	4611      	mov	r1, r2
 80077f4:	461a      	mov	r2, r3
 80077f6:	4603      	mov	r3, r0
 80077f8:	817b      	strh	r3, [r7, #10]
 80077fa:	460b      	mov	r3, r1
 80077fc:	813b      	strh	r3, [r7, #8]
 80077fe:	4613      	mov	r3, r2
 8007800:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007802:	f7fe fab3 	bl	8005d6c <HAL_GetTick>
 8007806:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800780e:	b2db      	uxtb	r3, r3
 8007810:	2b20      	cmp	r3, #32
 8007812:	f040 8208 	bne.w	8007c26 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007818:	9300      	str	r3, [sp, #0]
 800781a:	2319      	movs	r3, #25
 800781c:	2201      	movs	r2, #1
 800781e:	497b      	ldr	r1, [pc, #492]	; (8007a0c <HAL_I2C_Mem_Read+0x224>)
 8007820:	68f8      	ldr	r0, [r7, #12]
 8007822:	f000 fb85 	bl	8007f30 <I2C_WaitOnFlagUntilTimeout>
 8007826:	4603      	mov	r3, r0
 8007828:	2b00      	cmp	r3, #0
 800782a:	d001      	beq.n	8007830 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800782c:	2302      	movs	r3, #2
 800782e:	e1fb      	b.n	8007c28 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007836:	2b01      	cmp	r3, #1
 8007838:	d101      	bne.n	800783e <HAL_I2C_Mem_Read+0x56>
 800783a:	2302      	movs	r3, #2
 800783c:	e1f4      	b.n	8007c28 <HAL_I2C_Mem_Read+0x440>
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	2201      	movs	r2, #1
 8007842:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f003 0301 	and.w	r3, r3, #1
 8007850:	2b01      	cmp	r3, #1
 8007852:	d007      	beq.n	8007864 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	681a      	ldr	r2, [r3, #0]
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f042 0201 	orr.w	r2, r2, #1
 8007862:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	681a      	ldr	r2, [r3, #0]
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007872:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	2222      	movs	r2, #34	; 0x22
 8007878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	2240      	movs	r2, #64	; 0x40
 8007880:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	2200      	movs	r2, #0
 8007888:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800788e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8007894:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800789a:	b29a      	uxth	r2, r3
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	4a5b      	ldr	r2, [pc, #364]	; (8007a10 <HAL_I2C_Mem_Read+0x228>)
 80078a4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80078a6:	88f8      	ldrh	r0, [r7, #6]
 80078a8:	893a      	ldrh	r2, [r7, #8]
 80078aa:	8979      	ldrh	r1, [r7, #10]
 80078ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ae:	9301      	str	r3, [sp, #4]
 80078b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078b2:	9300      	str	r3, [sp, #0]
 80078b4:	4603      	mov	r3, r0
 80078b6:	68f8      	ldr	r0, [r7, #12]
 80078b8:	f000 fa52 	bl	8007d60 <I2C_RequestMemoryRead>
 80078bc:	4603      	mov	r3, r0
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d001      	beq.n	80078c6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80078c2:	2301      	movs	r3, #1
 80078c4:	e1b0      	b.n	8007c28 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d113      	bne.n	80078f6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078ce:	2300      	movs	r3, #0
 80078d0:	623b      	str	r3, [r7, #32]
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	695b      	ldr	r3, [r3, #20]
 80078d8:	623b      	str	r3, [r7, #32]
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	699b      	ldr	r3, [r3, #24]
 80078e0:	623b      	str	r3, [r7, #32]
 80078e2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	681a      	ldr	r2, [r3, #0]
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80078f2:	601a      	str	r2, [r3, #0]
 80078f4:	e184      	b.n	8007c00 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078fa:	2b01      	cmp	r3, #1
 80078fc:	d11b      	bne.n	8007936 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	681a      	ldr	r2, [r3, #0]
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800790c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800790e:	2300      	movs	r3, #0
 8007910:	61fb      	str	r3, [r7, #28]
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	695b      	ldr	r3, [r3, #20]
 8007918:	61fb      	str	r3, [r7, #28]
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	699b      	ldr	r3, [r3, #24]
 8007920:	61fb      	str	r3, [r7, #28]
 8007922:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	681a      	ldr	r2, [r3, #0]
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007932:	601a      	str	r2, [r3, #0]
 8007934:	e164      	b.n	8007c00 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800793a:	2b02      	cmp	r3, #2
 800793c:	d11b      	bne.n	8007976 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	681a      	ldr	r2, [r3, #0]
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800794c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	681a      	ldr	r2, [r3, #0]
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800795c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800795e:	2300      	movs	r3, #0
 8007960:	61bb      	str	r3, [r7, #24]
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	695b      	ldr	r3, [r3, #20]
 8007968:	61bb      	str	r3, [r7, #24]
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	699b      	ldr	r3, [r3, #24]
 8007970:	61bb      	str	r3, [r7, #24]
 8007972:	69bb      	ldr	r3, [r7, #24]
 8007974:	e144      	b.n	8007c00 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007976:	2300      	movs	r3, #0
 8007978:	617b      	str	r3, [r7, #20]
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	695b      	ldr	r3, [r3, #20]
 8007980:	617b      	str	r3, [r7, #20]
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	699b      	ldr	r3, [r3, #24]
 8007988:	617b      	str	r3, [r7, #20]
 800798a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800798c:	e138      	b.n	8007c00 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007992:	2b03      	cmp	r3, #3
 8007994:	f200 80f1 	bhi.w	8007b7a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800799c:	2b01      	cmp	r3, #1
 800799e:	d123      	bne.n	80079e8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80079a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079a2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80079a4:	68f8      	ldr	r0, [r7, #12]
 80079a6:	f000 fc1b 	bl	80081e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80079aa:	4603      	mov	r3, r0
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d001      	beq.n	80079b4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80079b0:	2301      	movs	r3, #1
 80079b2:	e139      	b.n	8007c28 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	691a      	ldr	r2, [r3, #16]
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079be:	b2d2      	uxtb	r2, r2
 80079c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079c6:	1c5a      	adds	r2, r3, #1
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80079d0:	3b01      	subs	r3, #1
 80079d2:	b29a      	uxth	r2, r3
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079dc:	b29b      	uxth	r3, r3
 80079de:	3b01      	subs	r3, #1
 80079e0:	b29a      	uxth	r2, r3
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80079e6:	e10b      	b.n	8007c00 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80079ec:	2b02      	cmp	r3, #2
 80079ee:	d14e      	bne.n	8007a8e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80079f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079f2:	9300      	str	r3, [sp, #0]
 80079f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079f6:	2200      	movs	r2, #0
 80079f8:	4906      	ldr	r1, [pc, #24]	; (8007a14 <HAL_I2C_Mem_Read+0x22c>)
 80079fa:	68f8      	ldr	r0, [r7, #12]
 80079fc:	f000 fa98 	bl	8007f30 <I2C_WaitOnFlagUntilTimeout>
 8007a00:	4603      	mov	r3, r0
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d008      	beq.n	8007a18 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8007a06:	2301      	movs	r3, #1
 8007a08:	e10e      	b.n	8007c28 <HAL_I2C_Mem_Read+0x440>
 8007a0a:	bf00      	nop
 8007a0c:	00100002 	.word	0x00100002
 8007a10:	ffff0000 	.word	0xffff0000
 8007a14:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	681a      	ldr	r2, [r3, #0]
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007a26:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	691a      	ldr	r2, [r3, #16]
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a32:	b2d2      	uxtb	r2, r2
 8007a34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a3a:	1c5a      	adds	r2, r3, #1
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a44:	3b01      	subs	r3, #1
 8007a46:	b29a      	uxth	r2, r3
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a50:	b29b      	uxth	r3, r3
 8007a52:	3b01      	subs	r3, #1
 8007a54:	b29a      	uxth	r2, r3
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	691a      	ldr	r2, [r3, #16]
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a64:	b2d2      	uxtb	r2, r2
 8007a66:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a6c:	1c5a      	adds	r2, r3, #1
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a76:	3b01      	subs	r3, #1
 8007a78:	b29a      	uxth	r2, r3
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a82:	b29b      	uxth	r3, r3
 8007a84:	3b01      	subs	r3, #1
 8007a86:	b29a      	uxth	r2, r3
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007a8c:	e0b8      	b.n	8007c00 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a90:	9300      	str	r3, [sp, #0]
 8007a92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a94:	2200      	movs	r2, #0
 8007a96:	4966      	ldr	r1, [pc, #408]	; (8007c30 <HAL_I2C_Mem_Read+0x448>)
 8007a98:	68f8      	ldr	r0, [r7, #12]
 8007a9a:	f000 fa49 	bl	8007f30 <I2C_WaitOnFlagUntilTimeout>
 8007a9e:	4603      	mov	r3, r0
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d001      	beq.n	8007aa8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	e0bf      	b.n	8007c28 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	681a      	ldr	r2, [r3, #0]
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007ab6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	691a      	ldr	r2, [r3, #16]
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ac2:	b2d2      	uxtb	r2, r2
 8007ac4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aca:	1c5a      	adds	r2, r3, #1
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ad4:	3b01      	subs	r3, #1
 8007ad6:	b29a      	uxth	r2, r3
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ae0:	b29b      	uxth	r3, r3
 8007ae2:	3b01      	subs	r3, #1
 8007ae4:	b29a      	uxth	r2, r3
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aec:	9300      	str	r3, [sp, #0]
 8007aee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007af0:	2200      	movs	r2, #0
 8007af2:	494f      	ldr	r1, [pc, #316]	; (8007c30 <HAL_I2C_Mem_Read+0x448>)
 8007af4:	68f8      	ldr	r0, [r7, #12]
 8007af6:	f000 fa1b 	bl	8007f30 <I2C_WaitOnFlagUntilTimeout>
 8007afa:	4603      	mov	r3, r0
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d001      	beq.n	8007b04 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8007b00:	2301      	movs	r3, #1
 8007b02:	e091      	b.n	8007c28 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	681a      	ldr	r2, [r3, #0]
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b12:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	691a      	ldr	r2, [r3, #16]
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b1e:	b2d2      	uxtb	r2, r2
 8007b20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b26:	1c5a      	adds	r2, r3, #1
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b30:	3b01      	subs	r3, #1
 8007b32:	b29a      	uxth	r2, r3
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b3c:	b29b      	uxth	r3, r3
 8007b3e:	3b01      	subs	r3, #1
 8007b40:	b29a      	uxth	r2, r3
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	691a      	ldr	r2, [r3, #16]
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b50:	b2d2      	uxtb	r2, r2
 8007b52:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b58:	1c5a      	adds	r2, r3, #1
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b62:	3b01      	subs	r3, #1
 8007b64:	b29a      	uxth	r2, r3
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b6e:	b29b      	uxth	r3, r3
 8007b70:	3b01      	subs	r3, #1
 8007b72:	b29a      	uxth	r2, r3
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007b78:	e042      	b.n	8007c00 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007b7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b7c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007b7e:	68f8      	ldr	r0, [r7, #12]
 8007b80:	f000 fb2e 	bl	80081e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007b84:	4603      	mov	r3, r0
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d001      	beq.n	8007b8e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8007b8a:	2301      	movs	r3, #1
 8007b8c:	e04c      	b.n	8007c28 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	691a      	ldr	r2, [r3, #16]
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b98:	b2d2      	uxtb	r2, r2
 8007b9a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ba0:	1c5a      	adds	r2, r3, #1
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007baa:	3b01      	subs	r3, #1
 8007bac:	b29a      	uxth	r2, r3
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bb6:	b29b      	uxth	r3, r3
 8007bb8:	3b01      	subs	r3, #1
 8007bba:	b29a      	uxth	r2, r3
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	695b      	ldr	r3, [r3, #20]
 8007bc6:	f003 0304 	and.w	r3, r3, #4
 8007bca:	2b04      	cmp	r3, #4
 8007bcc:	d118      	bne.n	8007c00 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	691a      	ldr	r2, [r3, #16]
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bd8:	b2d2      	uxtb	r2, r2
 8007bda:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007be0:	1c5a      	adds	r2, r3, #1
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007bea:	3b01      	subs	r3, #1
 8007bec:	b29a      	uxth	r2, r3
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bf6:	b29b      	uxth	r3, r3
 8007bf8:	3b01      	subs	r3, #1
 8007bfa:	b29a      	uxth	r2, r3
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	f47f aec2 	bne.w	800798e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	2220      	movs	r2, #32
 8007c0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	2200      	movs	r2, #0
 8007c16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007c22:	2300      	movs	r3, #0
 8007c24:	e000      	b.n	8007c28 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8007c26:	2302      	movs	r3, #2
  }
}
 8007c28:	4618      	mov	r0, r3
 8007c2a:	3728      	adds	r7, #40	; 0x28
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	bd80      	pop	{r7, pc}
 8007c30:	00010004 	.word	0x00010004

08007c34 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b088      	sub	sp, #32
 8007c38:	af02      	add	r7, sp, #8
 8007c3a:	60f8      	str	r0, [r7, #12]
 8007c3c:	4608      	mov	r0, r1
 8007c3e:	4611      	mov	r1, r2
 8007c40:	461a      	mov	r2, r3
 8007c42:	4603      	mov	r3, r0
 8007c44:	817b      	strh	r3, [r7, #10]
 8007c46:	460b      	mov	r3, r1
 8007c48:	813b      	strh	r3, [r7, #8]
 8007c4a:	4613      	mov	r3, r2
 8007c4c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	681a      	ldr	r2, [r3, #0]
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c5c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c60:	9300      	str	r3, [sp, #0]
 8007c62:	6a3b      	ldr	r3, [r7, #32]
 8007c64:	2200      	movs	r2, #0
 8007c66:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007c6a:	68f8      	ldr	r0, [r7, #12]
 8007c6c:	f000 f960 	bl	8007f30 <I2C_WaitOnFlagUntilTimeout>
 8007c70:	4603      	mov	r3, r0
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d00d      	beq.n	8007c92 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c84:	d103      	bne.n	8007c8e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007c8c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007c8e:	2303      	movs	r3, #3
 8007c90:	e05f      	b.n	8007d52 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007c92:	897b      	ldrh	r3, [r7, #10]
 8007c94:	b2db      	uxtb	r3, r3
 8007c96:	461a      	mov	r2, r3
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007ca0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ca4:	6a3a      	ldr	r2, [r7, #32]
 8007ca6:	492d      	ldr	r1, [pc, #180]	; (8007d5c <I2C_RequestMemoryWrite+0x128>)
 8007ca8:	68f8      	ldr	r0, [r7, #12]
 8007caa:	f000 f998 	bl	8007fde <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007cae:	4603      	mov	r3, r0
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d001      	beq.n	8007cb8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007cb4:	2301      	movs	r3, #1
 8007cb6:	e04c      	b.n	8007d52 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007cb8:	2300      	movs	r3, #0
 8007cba:	617b      	str	r3, [r7, #20]
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	695b      	ldr	r3, [r3, #20]
 8007cc2:	617b      	str	r3, [r7, #20]
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	699b      	ldr	r3, [r3, #24]
 8007cca:	617b      	str	r3, [r7, #20]
 8007ccc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007cce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007cd0:	6a39      	ldr	r1, [r7, #32]
 8007cd2:	68f8      	ldr	r0, [r7, #12]
 8007cd4:	f000 fa02 	bl	80080dc <I2C_WaitOnTXEFlagUntilTimeout>
 8007cd8:	4603      	mov	r3, r0
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d00d      	beq.n	8007cfa <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ce2:	2b04      	cmp	r3, #4
 8007ce4:	d107      	bne.n	8007cf6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	681a      	ldr	r2, [r3, #0]
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007cf4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007cf6:	2301      	movs	r3, #1
 8007cf8:	e02b      	b.n	8007d52 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007cfa:	88fb      	ldrh	r3, [r7, #6]
 8007cfc:	2b01      	cmp	r3, #1
 8007cfe:	d105      	bne.n	8007d0c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007d00:	893b      	ldrh	r3, [r7, #8]
 8007d02:	b2da      	uxtb	r2, r3
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	611a      	str	r2, [r3, #16]
 8007d0a:	e021      	b.n	8007d50 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007d0c:	893b      	ldrh	r3, [r7, #8]
 8007d0e:	0a1b      	lsrs	r3, r3, #8
 8007d10:	b29b      	uxth	r3, r3
 8007d12:	b2da      	uxtb	r2, r3
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d1c:	6a39      	ldr	r1, [r7, #32]
 8007d1e:	68f8      	ldr	r0, [r7, #12]
 8007d20:	f000 f9dc 	bl	80080dc <I2C_WaitOnTXEFlagUntilTimeout>
 8007d24:	4603      	mov	r3, r0
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d00d      	beq.n	8007d46 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d2e:	2b04      	cmp	r3, #4
 8007d30:	d107      	bne.n	8007d42 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	681a      	ldr	r2, [r3, #0]
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007d40:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007d42:	2301      	movs	r3, #1
 8007d44:	e005      	b.n	8007d52 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007d46:	893b      	ldrh	r3, [r7, #8]
 8007d48:	b2da      	uxtb	r2, r3
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007d50:	2300      	movs	r3, #0
}
 8007d52:	4618      	mov	r0, r3
 8007d54:	3718      	adds	r7, #24
 8007d56:	46bd      	mov	sp, r7
 8007d58:	bd80      	pop	{r7, pc}
 8007d5a:	bf00      	nop
 8007d5c:	00010002 	.word	0x00010002

08007d60 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b088      	sub	sp, #32
 8007d64:	af02      	add	r7, sp, #8
 8007d66:	60f8      	str	r0, [r7, #12]
 8007d68:	4608      	mov	r0, r1
 8007d6a:	4611      	mov	r1, r2
 8007d6c:	461a      	mov	r2, r3
 8007d6e:	4603      	mov	r3, r0
 8007d70:	817b      	strh	r3, [r7, #10]
 8007d72:	460b      	mov	r3, r1
 8007d74:	813b      	strh	r3, [r7, #8]
 8007d76:	4613      	mov	r3, r2
 8007d78:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	681a      	ldr	r2, [r3, #0]
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007d88:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	681a      	ldr	r2, [r3, #0]
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007d98:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d9c:	9300      	str	r3, [sp, #0]
 8007d9e:	6a3b      	ldr	r3, [r7, #32]
 8007da0:	2200      	movs	r2, #0
 8007da2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007da6:	68f8      	ldr	r0, [r7, #12]
 8007da8:	f000 f8c2 	bl	8007f30 <I2C_WaitOnFlagUntilTimeout>
 8007dac:	4603      	mov	r3, r0
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d00d      	beq.n	8007dce <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007dbc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007dc0:	d103      	bne.n	8007dca <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007dc8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007dca:	2303      	movs	r3, #3
 8007dcc:	e0aa      	b.n	8007f24 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007dce:	897b      	ldrh	r3, [r7, #10]
 8007dd0:	b2db      	uxtb	r3, r3
 8007dd2:	461a      	mov	r2, r3
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007ddc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007de0:	6a3a      	ldr	r2, [r7, #32]
 8007de2:	4952      	ldr	r1, [pc, #328]	; (8007f2c <I2C_RequestMemoryRead+0x1cc>)
 8007de4:	68f8      	ldr	r0, [r7, #12]
 8007de6:	f000 f8fa 	bl	8007fde <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007dea:	4603      	mov	r3, r0
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d001      	beq.n	8007df4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007df0:	2301      	movs	r3, #1
 8007df2:	e097      	b.n	8007f24 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007df4:	2300      	movs	r3, #0
 8007df6:	617b      	str	r3, [r7, #20]
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	695b      	ldr	r3, [r3, #20]
 8007dfe:	617b      	str	r3, [r7, #20]
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	699b      	ldr	r3, [r3, #24]
 8007e06:	617b      	str	r3, [r7, #20]
 8007e08:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e0c:	6a39      	ldr	r1, [r7, #32]
 8007e0e:	68f8      	ldr	r0, [r7, #12]
 8007e10:	f000 f964 	bl	80080dc <I2C_WaitOnTXEFlagUntilTimeout>
 8007e14:	4603      	mov	r3, r0
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d00d      	beq.n	8007e36 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e1e:	2b04      	cmp	r3, #4
 8007e20:	d107      	bne.n	8007e32 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	681a      	ldr	r2, [r3, #0]
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e30:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007e32:	2301      	movs	r3, #1
 8007e34:	e076      	b.n	8007f24 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007e36:	88fb      	ldrh	r3, [r7, #6]
 8007e38:	2b01      	cmp	r3, #1
 8007e3a:	d105      	bne.n	8007e48 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007e3c:	893b      	ldrh	r3, [r7, #8]
 8007e3e:	b2da      	uxtb	r2, r3
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	611a      	str	r2, [r3, #16]
 8007e46:	e021      	b.n	8007e8c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007e48:	893b      	ldrh	r3, [r7, #8]
 8007e4a:	0a1b      	lsrs	r3, r3, #8
 8007e4c:	b29b      	uxth	r3, r3
 8007e4e:	b2da      	uxtb	r2, r3
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e58:	6a39      	ldr	r1, [r7, #32]
 8007e5a:	68f8      	ldr	r0, [r7, #12]
 8007e5c:	f000 f93e 	bl	80080dc <I2C_WaitOnTXEFlagUntilTimeout>
 8007e60:	4603      	mov	r3, r0
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d00d      	beq.n	8007e82 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e6a:	2b04      	cmp	r3, #4
 8007e6c:	d107      	bne.n	8007e7e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	681a      	ldr	r2, [r3, #0]
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e7c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007e7e:	2301      	movs	r3, #1
 8007e80:	e050      	b.n	8007f24 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007e82:	893b      	ldrh	r3, [r7, #8]
 8007e84:	b2da      	uxtb	r2, r3
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e8e:	6a39      	ldr	r1, [r7, #32]
 8007e90:	68f8      	ldr	r0, [r7, #12]
 8007e92:	f000 f923 	bl	80080dc <I2C_WaitOnTXEFlagUntilTimeout>
 8007e96:	4603      	mov	r3, r0
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d00d      	beq.n	8007eb8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ea0:	2b04      	cmp	r3, #4
 8007ea2:	d107      	bne.n	8007eb4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	681a      	ldr	r2, [r3, #0]
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007eb2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	e035      	b.n	8007f24 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	681a      	ldr	r2, [r3, #0]
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007ec6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eca:	9300      	str	r3, [sp, #0]
 8007ecc:	6a3b      	ldr	r3, [r7, #32]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007ed4:	68f8      	ldr	r0, [r7, #12]
 8007ed6:	f000 f82b 	bl	8007f30 <I2C_WaitOnFlagUntilTimeout>
 8007eda:	4603      	mov	r3, r0
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d00d      	beq.n	8007efc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007eea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007eee:	d103      	bne.n	8007ef8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007ef6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007ef8:	2303      	movs	r3, #3
 8007efa:	e013      	b.n	8007f24 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007efc:	897b      	ldrh	r3, [r7, #10]
 8007efe:	b2db      	uxtb	r3, r3
 8007f00:	f043 0301 	orr.w	r3, r3, #1
 8007f04:	b2da      	uxtb	r2, r3
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f0e:	6a3a      	ldr	r2, [r7, #32]
 8007f10:	4906      	ldr	r1, [pc, #24]	; (8007f2c <I2C_RequestMemoryRead+0x1cc>)
 8007f12:	68f8      	ldr	r0, [r7, #12]
 8007f14:	f000 f863 	bl	8007fde <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007f18:	4603      	mov	r3, r0
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d001      	beq.n	8007f22 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007f1e:	2301      	movs	r3, #1
 8007f20:	e000      	b.n	8007f24 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007f22:	2300      	movs	r3, #0
}
 8007f24:	4618      	mov	r0, r3
 8007f26:	3718      	adds	r7, #24
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	bd80      	pop	{r7, pc}
 8007f2c:	00010002 	.word	0x00010002

08007f30 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b084      	sub	sp, #16
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	60f8      	str	r0, [r7, #12]
 8007f38:	60b9      	str	r1, [r7, #8]
 8007f3a:	603b      	str	r3, [r7, #0]
 8007f3c:	4613      	mov	r3, r2
 8007f3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007f40:	e025      	b.n	8007f8e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f48:	d021      	beq.n	8007f8e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f4a:	f7fd ff0f 	bl	8005d6c <HAL_GetTick>
 8007f4e:	4602      	mov	r2, r0
 8007f50:	69bb      	ldr	r3, [r7, #24]
 8007f52:	1ad3      	subs	r3, r2, r3
 8007f54:	683a      	ldr	r2, [r7, #0]
 8007f56:	429a      	cmp	r2, r3
 8007f58:	d302      	bcc.n	8007f60 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d116      	bne.n	8007f8e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	2200      	movs	r2, #0
 8007f64:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	2220      	movs	r2, #32
 8007f6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	2200      	movs	r2, #0
 8007f72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f7a:	f043 0220 	orr.w	r2, r3, #32
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	2200      	movs	r2, #0
 8007f86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007f8a:	2301      	movs	r3, #1
 8007f8c:	e023      	b.n	8007fd6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	0c1b      	lsrs	r3, r3, #16
 8007f92:	b2db      	uxtb	r3, r3
 8007f94:	2b01      	cmp	r3, #1
 8007f96:	d10d      	bne.n	8007fb4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	695b      	ldr	r3, [r3, #20]
 8007f9e:	43da      	mvns	r2, r3
 8007fa0:	68bb      	ldr	r3, [r7, #8]
 8007fa2:	4013      	ands	r3, r2
 8007fa4:	b29b      	uxth	r3, r3
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	bf0c      	ite	eq
 8007faa:	2301      	moveq	r3, #1
 8007fac:	2300      	movne	r3, #0
 8007fae:	b2db      	uxtb	r3, r3
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	e00c      	b.n	8007fce <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	699b      	ldr	r3, [r3, #24]
 8007fba:	43da      	mvns	r2, r3
 8007fbc:	68bb      	ldr	r3, [r7, #8]
 8007fbe:	4013      	ands	r3, r2
 8007fc0:	b29b      	uxth	r3, r3
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	bf0c      	ite	eq
 8007fc6:	2301      	moveq	r3, #1
 8007fc8:	2300      	movne	r3, #0
 8007fca:	b2db      	uxtb	r3, r3
 8007fcc:	461a      	mov	r2, r3
 8007fce:	79fb      	ldrb	r3, [r7, #7]
 8007fd0:	429a      	cmp	r2, r3
 8007fd2:	d0b6      	beq.n	8007f42 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007fd4:	2300      	movs	r3, #0
}
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	3710      	adds	r7, #16
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	bd80      	pop	{r7, pc}

08007fde <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007fde:	b580      	push	{r7, lr}
 8007fe0:	b084      	sub	sp, #16
 8007fe2:	af00      	add	r7, sp, #0
 8007fe4:	60f8      	str	r0, [r7, #12]
 8007fe6:	60b9      	str	r1, [r7, #8]
 8007fe8:	607a      	str	r2, [r7, #4]
 8007fea:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007fec:	e051      	b.n	8008092 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	695b      	ldr	r3, [r3, #20]
 8007ff4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ff8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ffc:	d123      	bne.n	8008046 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	681a      	ldr	r2, [r3, #0]
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800800c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008016:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	2200      	movs	r2, #0
 800801c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	2220      	movs	r2, #32
 8008022:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	2200      	movs	r2, #0
 800802a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008032:	f043 0204 	orr.w	r2, r3, #4
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	2200      	movs	r2, #0
 800803e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008042:	2301      	movs	r3, #1
 8008044:	e046      	b.n	80080d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	f1b3 3fff 	cmp.w	r3, #4294967295
 800804c:	d021      	beq.n	8008092 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800804e:	f7fd fe8d 	bl	8005d6c <HAL_GetTick>
 8008052:	4602      	mov	r2, r0
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	1ad3      	subs	r3, r2, r3
 8008058:	687a      	ldr	r2, [r7, #4]
 800805a:	429a      	cmp	r2, r3
 800805c:	d302      	bcc.n	8008064 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d116      	bne.n	8008092 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	2200      	movs	r2, #0
 8008068:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	2220      	movs	r2, #32
 800806e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	2200      	movs	r2, #0
 8008076:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800807e:	f043 0220 	orr.w	r2, r3, #32
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	2200      	movs	r2, #0
 800808a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800808e:	2301      	movs	r3, #1
 8008090:	e020      	b.n	80080d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	0c1b      	lsrs	r3, r3, #16
 8008096:	b2db      	uxtb	r3, r3
 8008098:	2b01      	cmp	r3, #1
 800809a:	d10c      	bne.n	80080b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	695b      	ldr	r3, [r3, #20]
 80080a2:	43da      	mvns	r2, r3
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	4013      	ands	r3, r2
 80080a8:	b29b      	uxth	r3, r3
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	bf14      	ite	ne
 80080ae:	2301      	movne	r3, #1
 80080b0:	2300      	moveq	r3, #0
 80080b2:	b2db      	uxtb	r3, r3
 80080b4:	e00b      	b.n	80080ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	699b      	ldr	r3, [r3, #24]
 80080bc:	43da      	mvns	r2, r3
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	4013      	ands	r3, r2
 80080c2:	b29b      	uxth	r3, r3
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	bf14      	ite	ne
 80080c8:	2301      	movne	r3, #1
 80080ca:	2300      	moveq	r3, #0
 80080cc:	b2db      	uxtb	r3, r3
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d18d      	bne.n	8007fee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80080d2:	2300      	movs	r3, #0
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	3710      	adds	r7, #16
 80080d8:	46bd      	mov	sp, r7
 80080da:	bd80      	pop	{r7, pc}

080080dc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	b084      	sub	sp, #16
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	60f8      	str	r0, [r7, #12]
 80080e4:	60b9      	str	r1, [r7, #8]
 80080e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80080e8:	e02d      	b.n	8008146 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80080ea:	68f8      	ldr	r0, [r7, #12]
 80080ec:	f000 f8ce 	bl	800828c <I2C_IsAcknowledgeFailed>
 80080f0:	4603      	mov	r3, r0
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d001      	beq.n	80080fa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80080f6:	2301      	movs	r3, #1
 80080f8:	e02d      	b.n	8008156 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80080fa:	68bb      	ldr	r3, [r7, #8]
 80080fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008100:	d021      	beq.n	8008146 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008102:	f7fd fe33 	bl	8005d6c <HAL_GetTick>
 8008106:	4602      	mov	r2, r0
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	1ad3      	subs	r3, r2, r3
 800810c:	68ba      	ldr	r2, [r7, #8]
 800810e:	429a      	cmp	r2, r3
 8008110:	d302      	bcc.n	8008118 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d116      	bne.n	8008146 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	2200      	movs	r2, #0
 800811c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	2220      	movs	r2, #32
 8008122:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	2200      	movs	r2, #0
 800812a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008132:	f043 0220 	orr.w	r2, r3, #32
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	2200      	movs	r2, #0
 800813e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008142:	2301      	movs	r3, #1
 8008144:	e007      	b.n	8008156 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	695b      	ldr	r3, [r3, #20]
 800814c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008150:	2b80      	cmp	r3, #128	; 0x80
 8008152:	d1ca      	bne.n	80080ea <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008154:	2300      	movs	r3, #0
}
 8008156:	4618      	mov	r0, r3
 8008158:	3710      	adds	r7, #16
 800815a:	46bd      	mov	sp, r7
 800815c:	bd80      	pop	{r7, pc}

0800815e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800815e:	b580      	push	{r7, lr}
 8008160:	b084      	sub	sp, #16
 8008162:	af00      	add	r7, sp, #0
 8008164:	60f8      	str	r0, [r7, #12]
 8008166:	60b9      	str	r1, [r7, #8]
 8008168:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800816a:	e02d      	b.n	80081c8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800816c:	68f8      	ldr	r0, [r7, #12]
 800816e:	f000 f88d 	bl	800828c <I2C_IsAcknowledgeFailed>
 8008172:	4603      	mov	r3, r0
 8008174:	2b00      	cmp	r3, #0
 8008176:	d001      	beq.n	800817c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008178:	2301      	movs	r3, #1
 800817a:	e02d      	b.n	80081d8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008182:	d021      	beq.n	80081c8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008184:	f7fd fdf2 	bl	8005d6c <HAL_GetTick>
 8008188:	4602      	mov	r2, r0
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	1ad3      	subs	r3, r2, r3
 800818e:	68ba      	ldr	r2, [r7, #8]
 8008190:	429a      	cmp	r2, r3
 8008192:	d302      	bcc.n	800819a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008194:	68bb      	ldr	r3, [r7, #8]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d116      	bne.n	80081c8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	2200      	movs	r2, #0
 800819e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	2220      	movs	r2, #32
 80081a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	2200      	movs	r2, #0
 80081ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081b4:	f043 0220 	orr.w	r2, r3, #32
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	2200      	movs	r2, #0
 80081c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80081c4:	2301      	movs	r3, #1
 80081c6:	e007      	b.n	80081d8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	695b      	ldr	r3, [r3, #20]
 80081ce:	f003 0304 	and.w	r3, r3, #4
 80081d2:	2b04      	cmp	r3, #4
 80081d4:	d1ca      	bne.n	800816c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80081d6:	2300      	movs	r3, #0
}
 80081d8:	4618      	mov	r0, r3
 80081da:	3710      	adds	r7, #16
 80081dc:	46bd      	mov	sp, r7
 80081de:	bd80      	pop	{r7, pc}

080081e0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	b084      	sub	sp, #16
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	60f8      	str	r0, [r7, #12]
 80081e8:	60b9      	str	r1, [r7, #8]
 80081ea:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80081ec:	e042      	b.n	8008274 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	695b      	ldr	r3, [r3, #20]
 80081f4:	f003 0310 	and.w	r3, r3, #16
 80081f8:	2b10      	cmp	r3, #16
 80081fa:	d119      	bne.n	8008230 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f06f 0210 	mvn.w	r2, #16
 8008204:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	2200      	movs	r2, #0
 800820a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	2220      	movs	r2, #32
 8008210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	2200      	movs	r2, #0
 8008218:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	2200      	movs	r2, #0
 8008228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800822c:	2301      	movs	r3, #1
 800822e:	e029      	b.n	8008284 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008230:	f7fd fd9c 	bl	8005d6c <HAL_GetTick>
 8008234:	4602      	mov	r2, r0
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	1ad3      	subs	r3, r2, r3
 800823a:	68ba      	ldr	r2, [r7, #8]
 800823c:	429a      	cmp	r2, r3
 800823e:	d302      	bcc.n	8008246 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008240:	68bb      	ldr	r3, [r7, #8]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d116      	bne.n	8008274 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	2200      	movs	r2, #0
 800824a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	2220      	movs	r2, #32
 8008250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	2200      	movs	r2, #0
 8008258:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008260:	f043 0220 	orr.w	r2, r3, #32
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	2200      	movs	r2, #0
 800826c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008270:	2301      	movs	r3, #1
 8008272:	e007      	b.n	8008284 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	695b      	ldr	r3, [r3, #20]
 800827a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800827e:	2b40      	cmp	r3, #64	; 0x40
 8008280:	d1b5      	bne.n	80081ee <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8008282:	2300      	movs	r3, #0
}
 8008284:	4618      	mov	r0, r3
 8008286:	3710      	adds	r7, #16
 8008288:	46bd      	mov	sp, r7
 800828a:	bd80      	pop	{r7, pc}

0800828c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800828c:	b480      	push	{r7}
 800828e:	b083      	sub	sp, #12
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	695b      	ldr	r3, [r3, #20]
 800829a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800829e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80082a2:	d11b      	bne.n	80082dc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80082ac:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2200      	movs	r2, #0
 80082b2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2220      	movs	r2, #32
 80082b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2200      	movs	r2, #0
 80082c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082c8:	f043 0204 	orr.w	r2, r3, #4
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2200      	movs	r2, #0
 80082d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80082d8:	2301      	movs	r3, #1
 80082da:	e000      	b.n	80082de <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80082dc:	2300      	movs	r3, #0
}
 80082de:	4618      	mov	r0, r3
 80082e0:	370c      	adds	r7, #12
 80082e2:	46bd      	mov	sp, r7
 80082e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e8:	4770      	bx	lr
	...

080082ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b086      	sub	sp, #24
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d101      	bne.n	80082fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80082fa:	2301      	movs	r3, #1
 80082fc:	e25b      	b.n	80087b6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f003 0301 	and.w	r3, r3, #1
 8008306:	2b00      	cmp	r3, #0
 8008308:	d075      	beq.n	80083f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800830a:	4ba3      	ldr	r3, [pc, #652]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 800830c:	689b      	ldr	r3, [r3, #8]
 800830e:	f003 030c 	and.w	r3, r3, #12
 8008312:	2b04      	cmp	r3, #4
 8008314:	d00c      	beq.n	8008330 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008316:	4ba0      	ldr	r3, [pc, #640]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 8008318:	689b      	ldr	r3, [r3, #8]
 800831a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800831e:	2b08      	cmp	r3, #8
 8008320:	d112      	bne.n	8008348 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008322:	4b9d      	ldr	r3, [pc, #628]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 8008324:	685b      	ldr	r3, [r3, #4]
 8008326:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800832a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800832e:	d10b      	bne.n	8008348 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008330:	4b99      	ldr	r3, [pc, #612]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008338:	2b00      	cmp	r3, #0
 800833a:	d05b      	beq.n	80083f4 <HAL_RCC_OscConfig+0x108>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	685b      	ldr	r3, [r3, #4]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d157      	bne.n	80083f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008344:	2301      	movs	r3, #1
 8008346:	e236      	b.n	80087b6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	685b      	ldr	r3, [r3, #4]
 800834c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008350:	d106      	bne.n	8008360 <HAL_RCC_OscConfig+0x74>
 8008352:	4b91      	ldr	r3, [pc, #580]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	4a90      	ldr	r2, [pc, #576]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 8008358:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800835c:	6013      	str	r3, [r2, #0]
 800835e:	e01d      	b.n	800839c <HAL_RCC_OscConfig+0xb0>
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	685b      	ldr	r3, [r3, #4]
 8008364:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008368:	d10c      	bne.n	8008384 <HAL_RCC_OscConfig+0x98>
 800836a:	4b8b      	ldr	r3, [pc, #556]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	4a8a      	ldr	r2, [pc, #552]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 8008370:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008374:	6013      	str	r3, [r2, #0]
 8008376:	4b88      	ldr	r3, [pc, #544]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	4a87      	ldr	r2, [pc, #540]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 800837c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008380:	6013      	str	r3, [r2, #0]
 8008382:	e00b      	b.n	800839c <HAL_RCC_OscConfig+0xb0>
 8008384:	4b84      	ldr	r3, [pc, #528]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	4a83      	ldr	r2, [pc, #524]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 800838a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800838e:	6013      	str	r3, [r2, #0]
 8008390:	4b81      	ldr	r3, [pc, #516]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	4a80      	ldr	r2, [pc, #512]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 8008396:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800839a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	685b      	ldr	r3, [r3, #4]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d013      	beq.n	80083cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80083a4:	f7fd fce2 	bl	8005d6c <HAL_GetTick>
 80083a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80083aa:	e008      	b.n	80083be <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80083ac:	f7fd fcde 	bl	8005d6c <HAL_GetTick>
 80083b0:	4602      	mov	r2, r0
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	1ad3      	subs	r3, r2, r3
 80083b6:	2b64      	cmp	r3, #100	; 0x64
 80083b8:	d901      	bls.n	80083be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80083ba:	2303      	movs	r3, #3
 80083bc:	e1fb      	b.n	80087b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80083be:	4b76      	ldr	r3, [pc, #472]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d0f0      	beq.n	80083ac <HAL_RCC_OscConfig+0xc0>
 80083ca:	e014      	b.n	80083f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80083cc:	f7fd fcce 	bl	8005d6c <HAL_GetTick>
 80083d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80083d2:	e008      	b.n	80083e6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80083d4:	f7fd fcca 	bl	8005d6c <HAL_GetTick>
 80083d8:	4602      	mov	r2, r0
 80083da:	693b      	ldr	r3, [r7, #16]
 80083dc:	1ad3      	subs	r3, r2, r3
 80083de:	2b64      	cmp	r3, #100	; 0x64
 80083e0:	d901      	bls.n	80083e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80083e2:	2303      	movs	r3, #3
 80083e4:	e1e7      	b.n	80087b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80083e6:	4b6c      	ldr	r3, [pc, #432]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d1f0      	bne.n	80083d4 <HAL_RCC_OscConfig+0xe8>
 80083f2:	e000      	b.n	80083f6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80083f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f003 0302 	and.w	r3, r3, #2
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d063      	beq.n	80084ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008402:	4b65      	ldr	r3, [pc, #404]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 8008404:	689b      	ldr	r3, [r3, #8]
 8008406:	f003 030c 	and.w	r3, r3, #12
 800840a:	2b00      	cmp	r3, #0
 800840c:	d00b      	beq.n	8008426 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800840e:	4b62      	ldr	r3, [pc, #392]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 8008410:	689b      	ldr	r3, [r3, #8]
 8008412:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008416:	2b08      	cmp	r3, #8
 8008418:	d11c      	bne.n	8008454 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800841a:	4b5f      	ldr	r3, [pc, #380]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 800841c:	685b      	ldr	r3, [r3, #4]
 800841e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008422:	2b00      	cmp	r3, #0
 8008424:	d116      	bne.n	8008454 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008426:	4b5c      	ldr	r3, [pc, #368]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f003 0302 	and.w	r3, r3, #2
 800842e:	2b00      	cmp	r3, #0
 8008430:	d005      	beq.n	800843e <HAL_RCC_OscConfig+0x152>
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	68db      	ldr	r3, [r3, #12]
 8008436:	2b01      	cmp	r3, #1
 8008438:	d001      	beq.n	800843e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800843a:	2301      	movs	r3, #1
 800843c:	e1bb      	b.n	80087b6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800843e:	4b56      	ldr	r3, [pc, #344]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	691b      	ldr	r3, [r3, #16]
 800844a:	00db      	lsls	r3, r3, #3
 800844c:	4952      	ldr	r1, [pc, #328]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 800844e:	4313      	orrs	r3, r2
 8008450:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008452:	e03a      	b.n	80084ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	68db      	ldr	r3, [r3, #12]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d020      	beq.n	800849e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800845c:	4b4f      	ldr	r3, [pc, #316]	; (800859c <HAL_RCC_OscConfig+0x2b0>)
 800845e:	2201      	movs	r2, #1
 8008460:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008462:	f7fd fc83 	bl	8005d6c <HAL_GetTick>
 8008466:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008468:	e008      	b.n	800847c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800846a:	f7fd fc7f 	bl	8005d6c <HAL_GetTick>
 800846e:	4602      	mov	r2, r0
 8008470:	693b      	ldr	r3, [r7, #16]
 8008472:	1ad3      	subs	r3, r2, r3
 8008474:	2b02      	cmp	r3, #2
 8008476:	d901      	bls.n	800847c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008478:	2303      	movs	r3, #3
 800847a:	e19c      	b.n	80087b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800847c:	4b46      	ldr	r3, [pc, #280]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f003 0302 	and.w	r3, r3, #2
 8008484:	2b00      	cmp	r3, #0
 8008486:	d0f0      	beq.n	800846a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008488:	4b43      	ldr	r3, [pc, #268]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	691b      	ldr	r3, [r3, #16]
 8008494:	00db      	lsls	r3, r3, #3
 8008496:	4940      	ldr	r1, [pc, #256]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 8008498:	4313      	orrs	r3, r2
 800849a:	600b      	str	r3, [r1, #0]
 800849c:	e015      	b.n	80084ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800849e:	4b3f      	ldr	r3, [pc, #252]	; (800859c <HAL_RCC_OscConfig+0x2b0>)
 80084a0:	2200      	movs	r2, #0
 80084a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084a4:	f7fd fc62 	bl	8005d6c <HAL_GetTick>
 80084a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80084aa:	e008      	b.n	80084be <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80084ac:	f7fd fc5e 	bl	8005d6c <HAL_GetTick>
 80084b0:	4602      	mov	r2, r0
 80084b2:	693b      	ldr	r3, [r7, #16]
 80084b4:	1ad3      	subs	r3, r2, r3
 80084b6:	2b02      	cmp	r3, #2
 80084b8:	d901      	bls.n	80084be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80084ba:	2303      	movs	r3, #3
 80084bc:	e17b      	b.n	80087b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80084be:	4b36      	ldr	r3, [pc, #216]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f003 0302 	and.w	r3, r3, #2
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d1f0      	bne.n	80084ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	f003 0308 	and.w	r3, r3, #8
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d030      	beq.n	8008538 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	695b      	ldr	r3, [r3, #20]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d016      	beq.n	800850c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80084de:	4b30      	ldr	r3, [pc, #192]	; (80085a0 <HAL_RCC_OscConfig+0x2b4>)
 80084e0:	2201      	movs	r2, #1
 80084e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084e4:	f7fd fc42 	bl	8005d6c <HAL_GetTick>
 80084e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80084ea:	e008      	b.n	80084fe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80084ec:	f7fd fc3e 	bl	8005d6c <HAL_GetTick>
 80084f0:	4602      	mov	r2, r0
 80084f2:	693b      	ldr	r3, [r7, #16]
 80084f4:	1ad3      	subs	r3, r2, r3
 80084f6:	2b02      	cmp	r3, #2
 80084f8:	d901      	bls.n	80084fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80084fa:	2303      	movs	r3, #3
 80084fc:	e15b      	b.n	80087b6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80084fe:	4b26      	ldr	r3, [pc, #152]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 8008500:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008502:	f003 0302 	and.w	r3, r3, #2
 8008506:	2b00      	cmp	r3, #0
 8008508:	d0f0      	beq.n	80084ec <HAL_RCC_OscConfig+0x200>
 800850a:	e015      	b.n	8008538 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800850c:	4b24      	ldr	r3, [pc, #144]	; (80085a0 <HAL_RCC_OscConfig+0x2b4>)
 800850e:	2200      	movs	r2, #0
 8008510:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008512:	f7fd fc2b 	bl	8005d6c <HAL_GetTick>
 8008516:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008518:	e008      	b.n	800852c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800851a:	f7fd fc27 	bl	8005d6c <HAL_GetTick>
 800851e:	4602      	mov	r2, r0
 8008520:	693b      	ldr	r3, [r7, #16]
 8008522:	1ad3      	subs	r3, r2, r3
 8008524:	2b02      	cmp	r3, #2
 8008526:	d901      	bls.n	800852c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008528:	2303      	movs	r3, #3
 800852a:	e144      	b.n	80087b6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800852c:	4b1a      	ldr	r3, [pc, #104]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 800852e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008530:	f003 0302 	and.w	r3, r3, #2
 8008534:	2b00      	cmp	r3, #0
 8008536:	d1f0      	bne.n	800851a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f003 0304 	and.w	r3, r3, #4
 8008540:	2b00      	cmp	r3, #0
 8008542:	f000 80a0 	beq.w	8008686 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008546:	2300      	movs	r3, #0
 8008548:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800854a:	4b13      	ldr	r3, [pc, #76]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 800854c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800854e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008552:	2b00      	cmp	r3, #0
 8008554:	d10f      	bne.n	8008576 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008556:	2300      	movs	r3, #0
 8008558:	60bb      	str	r3, [r7, #8]
 800855a:	4b0f      	ldr	r3, [pc, #60]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 800855c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800855e:	4a0e      	ldr	r2, [pc, #56]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 8008560:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008564:	6413      	str	r3, [r2, #64]	; 0x40
 8008566:	4b0c      	ldr	r3, [pc, #48]	; (8008598 <HAL_RCC_OscConfig+0x2ac>)
 8008568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800856a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800856e:	60bb      	str	r3, [r7, #8]
 8008570:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008572:	2301      	movs	r3, #1
 8008574:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008576:	4b0b      	ldr	r3, [pc, #44]	; (80085a4 <HAL_RCC_OscConfig+0x2b8>)
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800857e:	2b00      	cmp	r3, #0
 8008580:	d121      	bne.n	80085c6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008582:	4b08      	ldr	r3, [pc, #32]	; (80085a4 <HAL_RCC_OscConfig+0x2b8>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	4a07      	ldr	r2, [pc, #28]	; (80085a4 <HAL_RCC_OscConfig+0x2b8>)
 8008588:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800858c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800858e:	f7fd fbed 	bl	8005d6c <HAL_GetTick>
 8008592:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008594:	e011      	b.n	80085ba <HAL_RCC_OscConfig+0x2ce>
 8008596:	bf00      	nop
 8008598:	40023800 	.word	0x40023800
 800859c:	42470000 	.word	0x42470000
 80085a0:	42470e80 	.word	0x42470e80
 80085a4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80085a8:	f7fd fbe0 	bl	8005d6c <HAL_GetTick>
 80085ac:	4602      	mov	r2, r0
 80085ae:	693b      	ldr	r3, [r7, #16]
 80085b0:	1ad3      	subs	r3, r2, r3
 80085b2:	2b02      	cmp	r3, #2
 80085b4:	d901      	bls.n	80085ba <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80085b6:	2303      	movs	r3, #3
 80085b8:	e0fd      	b.n	80087b6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80085ba:	4b81      	ldr	r3, [pc, #516]	; (80087c0 <HAL_RCC_OscConfig+0x4d4>)
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d0f0      	beq.n	80085a8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	689b      	ldr	r3, [r3, #8]
 80085ca:	2b01      	cmp	r3, #1
 80085cc:	d106      	bne.n	80085dc <HAL_RCC_OscConfig+0x2f0>
 80085ce:	4b7d      	ldr	r3, [pc, #500]	; (80087c4 <HAL_RCC_OscConfig+0x4d8>)
 80085d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085d2:	4a7c      	ldr	r2, [pc, #496]	; (80087c4 <HAL_RCC_OscConfig+0x4d8>)
 80085d4:	f043 0301 	orr.w	r3, r3, #1
 80085d8:	6713      	str	r3, [r2, #112]	; 0x70
 80085da:	e01c      	b.n	8008616 <HAL_RCC_OscConfig+0x32a>
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	689b      	ldr	r3, [r3, #8]
 80085e0:	2b05      	cmp	r3, #5
 80085e2:	d10c      	bne.n	80085fe <HAL_RCC_OscConfig+0x312>
 80085e4:	4b77      	ldr	r3, [pc, #476]	; (80087c4 <HAL_RCC_OscConfig+0x4d8>)
 80085e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085e8:	4a76      	ldr	r2, [pc, #472]	; (80087c4 <HAL_RCC_OscConfig+0x4d8>)
 80085ea:	f043 0304 	orr.w	r3, r3, #4
 80085ee:	6713      	str	r3, [r2, #112]	; 0x70
 80085f0:	4b74      	ldr	r3, [pc, #464]	; (80087c4 <HAL_RCC_OscConfig+0x4d8>)
 80085f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085f4:	4a73      	ldr	r2, [pc, #460]	; (80087c4 <HAL_RCC_OscConfig+0x4d8>)
 80085f6:	f043 0301 	orr.w	r3, r3, #1
 80085fa:	6713      	str	r3, [r2, #112]	; 0x70
 80085fc:	e00b      	b.n	8008616 <HAL_RCC_OscConfig+0x32a>
 80085fe:	4b71      	ldr	r3, [pc, #452]	; (80087c4 <HAL_RCC_OscConfig+0x4d8>)
 8008600:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008602:	4a70      	ldr	r2, [pc, #448]	; (80087c4 <HAL_RCC_OscConfig+0x4d8>)
 8008604:	f023 0301 	bic.w	r3, r3, #1
 8008608:	6713      	str	r3, [r2, #112]	; 0x70
 800860a:	4b6e      	ldr	r3, [pc, #440]	; (80087c4 <HAL_RCC_OscConfig+0x4d8>)
 800860c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800860e:	4a6d      	ldr	r2, [pc, #436]	; (80087c4 <HAL_RCC_OscConfig+0x4d8>)
 8008610:	f023 0304 	bic.w	r3, r3, #4
 8008614:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	689b      	ldr	r3, [r3, #8]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d015      	beq.n	800864a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800861e:	f7fd fba5 	bl	8005d6c <HAL_GetTick>
 8008622:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008624:	e00a      	b.n	800863c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008626:	f7fd fba1 	bl	8005d6c <HAL_GetTick>
 800862a:	4602      	mov	r2, r0
 800862c:	693b      	ldr	r3, [r7, #16]
 800862e:	1ad3      	subs	r3, r2, r3
 8008630:	f241 3288 	movw	r2, #5000	; 0x1388
 8008634:	4293      	cmp	r3, r2
 8008636:	d901      	bls.n	800863c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8008638:	2303      	movs	r3, #3
 800863a:	e0bc      	b.n	80087b6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800863c:	4b61      	ldr	r3, [pc, #388]	; (80087c4 <HAL_RCC_OscConfig+0x4d8>)
 800863e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008640:	f003 0302 	and.w	r3, r3, #2
 8008644:	2b00      	cmp	r3, #0
 8008646:	d0ee      	beq.n	8008626 <HAL_RCC_OscConfig+0x33a>
 8008648:	e014      	b.n	8008674 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800864a:	f7fd fb8f 	bl	8005d6c <HAL_GetTick>
 800864e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008650:	e00a      	b.n	8008668 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008652:	f7fd fb8b 	bl	8005d6c <HAL_GetTick>
 8008656:	4602      	mov	r2, r0
 8008658:	693b      	ldr	r3, [r7, #16]
 800865a:	1ad3      	subs	r3, r2, r3
 800865c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008660:	4293      	cmp	r3, r2
 8008662:	d901      	bls.n	8008668 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8008664:	2303      	movs	r3, #3
 8008666:	e0a6      	b.n	80087b6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008668:	4b56      	ldr	r3, [pc, #344]	; (80087c4 <HAL_RCC_OscConfig+0x4d8>)
 800866a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800866c:	f003 0302 	and.w	r3, r3, #2
 8008670:	2b00      	cmp	r3, #0
 8008672:	d1ee      	bne.n	8008652 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008674:	7dfb      	ldrb	r3, [r7, #23]
 8008676:	2b01      	cmp	r3, #1
 8008678:	d105      	bne.n	8008686 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800867a:	4b52      	ldr	r3, [pc, #328]	; (80087c4 <HAL_RCC_OscConfig+0x4d8>)
 800867c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800867e:	4a51      	ldr	r2, [pc, #324]	; (80087c4 <HAL_RCC_OscConfig+0x4d8>)
 8008680:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008684:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	699b      	ldr	r3, [r3, #24]
 800868a:	2b00      	cmp	r3, #0
 800868c:	f000 8092 	beq.w	80087b4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008690:	4b4c      	ldr	r3, [pc, #304]	; (80087c4 <HAL_RCC_OscConfig+0x4d8>)
 8008692:	689b      	ldr	r3, [r3, #8]
 8008694:	f003 030c 	and.w	r3, r3, #12
 8008698:	2b08      	cmp	r3, #8
 800869a:	d05c      	beq.n	8008756 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	699b      	ldr	r3, [r3, #24]
 80086a0:	2b02      	cmp	r3, #2
 80086a2:	d141      	bne.n	8008728 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80086a4:	4b48      	ldr	r3, [pc, #288]	; (80087c8 <HAL_RCC_OscConfig+0x4dc>)
 80086a6:	2200      	movs	r2, #0
 80086a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80086aa:	f7fd fb5f 	bl	8005d6c <HAL_GetTick>
 80086ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80086b0:	e008      	b.n	80086c4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80086b2:	f7fd fb5b 	bl	8005d6c <HAL_GetTick>
 80086b6:	4602      	mov	r2, r0
 80086b8:	693b      	ldr	r3, [r7, #16]
 80086ba:	1ad3      	subs	r3, r2, r3
 80086bc:	2b02      	cmp	r3, #2
 80086be:	d901      	bls.n	80086c4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80086c0:	2303      	movs	r3, #3
 80086c2:	e078      	b.n	80087b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80086c4:	4b3f      	ldr	r3, [pc, #252]	; (80087c4 <HAL_RCC_OscConfig+0x4d8>)
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d1f0      	bne.n	80086b2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	69da      	ldr	r2, [r3, #28]
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6a1b      	ldr	r3, [r3, #32]
 80086d8:	431a      	orrs	r2, r3
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086de:	019b      	lsls	r3, r3, #6
 80086e0:	431a      	orrs	r2, r3
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086e6:	085b      	lsrs	r3, r3, #1
 80086e8:	3b01      	subs	r3, #1
 80086ea:	041b      	lsls	r3, r3, #16
 80086ec:	431a      	orrs	r2, r3
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086f2:	061b      	lsls	r3, r3, #24
 80086f4:	4933      	ldr	r1, [pc, #204]	; (80087c4 <HAL_RCC_OscConfig+0x4d8>)
 80086f6:	4313      	orrs	r3, r2
 80086f8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80086fa:	4b33      	ldr	r3, [pc, #204]	; (80087c8 <HAL_RCC_OscConfig+0x4dc>)
 80086fc:	2201      	movs	r2, #1
 80086fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008700:	f7fd fb34 	bl	8005d6c <HAL_GetTick>
 8008704:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008706:	e008      	b.n	800871a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008708:	f7fd fb30 	bl	8005d6c <HAL_GetTick>
 800870c:	4602      	mov	r2, r0
 800870e:	693b      	ldr	r3, [r7, #16]
 8008710:	1ad3      	subs	r3, r2, r3
 8008712:	2b02      	cmp	r3, #2
 8008714:	d901      	bls.n	800871a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8008716:	2303      	movs	r3, #3
 8008718:	e04d      	b.n	80087b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800871a:	4b2a      	ldr	r3, [pc, #168]	; (80087c4 <HAL_RCC_OscConfig+0x4d8>)
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008722:	2b00      	cmp	r3, #0
 8008724:	d0f0      	beq.n	8008708 <HAL_RCC_OscConfig+0x41c>
 8008726:	e045      	b.n	80087b4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008728:	4b27      	ldr	r3, [pc, #156]	; (80087c8 <HAL_RCC_OscConfig+0x4dc>)
 800872a:	2200      	movs	r2, #0
 800872c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800872e:	f7fd fb1d 	bl	8005d6c <HAL_GetTick>
 8008732:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008734:	e008      	b.n	8008748 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008736:	f7fd fb19 	bl	8005d6c <HAL_GetTick>
 800873a:	4602      	mov	r2, r0
 800873c:	693b      	ldr	r3, [r7, #16]
 800873e:	1ad3      	subs	r3, r2, r3
 8008740:	2b02      	cmp	r3, #2
 8008742:	d901      	bls.n	8008748 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8008744:	2303      	movs	r3, #3
 8008746:	e036      	b.n	80087b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008748:	4b1e      	ldr	r3, [pc, #120]	; (80087c4 <HAL_RCC_OscConfig+0x4d8>)
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008750:	2b00      	cmp	r3, #0
 8008752:	d1f0      	bne.n	8008736 <HAL_RCC_OscConfig+0x44a>
 8008754:	e02e      	b.n	80087b4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	699b      	ldr	r3, [r3, #24]
 800875a:	2b01      	cmp	r3, #1
 800875c:	d101      	bne.n	8008762 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800875e:	2301      	movs	r3, #1
 8008760:	e029      	b.n	80087b6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008762:	4b18      	ldr	r3, [pc, #96]	; (80087c4 <HAL_RCC_OscConfig+0x4d8>)
 8008764:	685b      	ldr	r3, [r3, #4]
 8008766:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	69db      	ldr	r3, [r3, #28]
 8008772:	429a      	cmp	r2, r3
 8008774:	d11c      	bne.n	80087b0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008780:	429a      	cmp	r2, r3
 8008782:	d115      	bne.n	80087b0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8008784:	68fa      	ldr	r2, [r7, #12]
 8008786:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800878a:	4013      	ands	r3, r2
 800878c:	687a      	ldr	r2, [r7, #4]
 800878e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008790:	4293      	cmp	r3, r2
 8008792:	d10d      	bne.n	80087b0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800879e:	429a      	cmp	r2, r3
 80087a0:	d106      	bne.n	80087b0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80087ac:	429a      	cmp	r2, r3
 80087ae:	d001      	beq.n	80087b4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80087b0:	2301      	movs	r3, #1
 80087b2:	e000      	b.n	80087b6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80087b4:	2300      	movs	r3, #0
}
 80087b6:	4618      	mov	r0, r3
 80087b8:	3718      	adds	r7, #24
 80087ba:	46bd      	mov	sp, r7
 80087bc:	bd80      	pop	{r7, pc}
 80087be:	bf00      	nop
 80087c0:	40007000 	.word	0x40007000
 80087c4:	40023800 	.word	0x40023800
 80087c8:	42470060 	.word	0x42470060

080087cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b084      	sub	sp, #16
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
 80087d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d101      	bne.n	80087e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80087dc:	2301      	movs	r3, #1
 80087de:	e0cc      	b.n	800897a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80087e0:	4b68      	ldr	r3, [pc, #416]	; (8008984 <HAL_RCC_ClockConfig+0x1b8>)
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f003 030f 	and.w	r3, r3, #15
 80087e8:	683a      	ldr	r2, [r7, #0]
 80087ea:	429a      	cmp	r2, r3
 80087ec:	d90c      	bls.n	8008808 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80087ee:	4b65      	ldr	r3, [pc, #404]	; (8008984 <HAL_RCC_ClockConfig+0x1b8>)
 80087f0:	683a      	ldr	r2, [r7, #0]
 80087f2:	b2d2      	uxtb	r2, r2
 80087f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80087f6:	4b63      	ldr	r3, [pc, #396]	; (8008984 <HAL_RCC_ClockConfig+0x1b8>)
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	f003 030f 	and.w	r3, r3, #15
 80087fe:	683a      	ldr	r2, [r7, #0]
 8008800:	429a      	cmp	r2, r3
 8008802:	d001      	beq.n	8008808 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008804:	2301      	movs	r3, #1
 8008806:	e0b8      	b.n	800897a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f003 0302 	and.w	r3, r3, #2
 8008810:	2b00      	cmp	r3, #0
 8008812:	d020      	beq.n	8008856 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	f003 0304 	and.w	r3, r3, #4
 800881c:	2b00      	cmp	r3, #0
 800881e:	d005      	beq.n	800882c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008820:	4b59      	ldr	r3, [pc, #356]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 8008822:	689b      	ldr	r3, [r3, #8]
 8008824:	4a58      	ldr	r2, [pc, #352]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 8008826:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800882a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	f003 0308 	and.w	r3, r3, #8
 8008834:	2b00      	cmp	r3, #0
 8008836:	d005      	beq.n	8008844 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008838:	4b53      	ldr	r3, [pc, #332]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 800883a:	689b      	ldr	r3, [r3, #8]
 800883c:	4a52      	ldr	r2, [pc, #328]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 800883e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008842:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008844:	4b50      	ldr	r3, [pc, #320]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 8008846:	689b      	ldr	r3, [r3, #8]
 8008848:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	689b      	ldr	r3, [r3, #8]
 8008850:	494d      	ldr	r1, [pc, #308]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 8008852:	4313      	orrs	r3, r2
 8008854:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f003 0301 	and.w	r3, r3, #1
 800885e:	2b00      	cmp	r3, #0
 8008860:	d044      	beq.n	80088ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	685b      	ldr	r3, [r3, #4]
 8008866:	2b01      	cmp	r3, #1
 8008868:	d107      	bne.n	800887a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800886a:	4b47      	ldr	r3, [pc, #284]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008872:	2b00      	cmp	r3, #0
 8008874:	d119      	bne.n	80088aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008876:	2301      	movs	r3, #1
 8008878:	e07f      	b.n	800897a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	685b      	ldr	r3, [r3, #4]
 800887e:	2b02      	cmp	r3, #2
 8008880:	d003      	beq.n	800888a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008886:	2b03      	cmp	r3, #3
 8008888:	d107      	bne.n	800889a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800888a:	4b3f      	ldr	r3, [pc, #252]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008892:	2b00      	cmp	r3, #0
 8008894:	d109      	bne.n	80088aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008896:	2301      	movs	r3, #1
 8008898:	e06f      	b.n	800897a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800889a:	4b3b      	ldr	r3, [pc, #236]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	f003 0302 	and.w	r3, r3, #2
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d101      	bne.n	80088aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80088a6:	2301      	movs	r3, #1
 80088a8:	e067      	b.n	800897a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80088aa:	4b37      	ldr	r3, [pc, #220]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 80088ac:	689b      	ldr	r3, [r3, #8]
 80088ae:	f023 0203 	bic.w	r2, r3, #3
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	685b      	ldr	r3, [r3, #4]
 80088b6:	4934      	ldr	r1, [pc, #208]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 80088b8:	4313      	orrs	r3, r2
 80088ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80088bc:	f7fd fa56 	bl	8005d6c <HAL_GetTick>
 80088c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80088c2:	e00a      	b.n	80088da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80088c4:	f7fd fa52 	bl	8005d6c <HAL_GetTick>
 80088c8:	4602      	mov	r2, r0
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	1ad3      	subs	r3, r2, r3
 80088ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d901      	bls.n	80088da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80088d6:	2303      	movs	r3, #3
 80088d8:	e04f      	b.n	800897a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80088da:	4b2b      	ldr	r3, [pc, #172]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 80088dc:	689b      	ldr	r3, [r3, #8]
 80088de:	f003 020c 	and.w	r2, r3, #12
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	685b      	ldr	r3, [r3, #4]
 80088e6:	009b      	lsls	r3, r3, #2
 80088e8:	429a      	cmp	r2, r3
 80088ea:	d1eb      	bne.n	80088c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80088ec:	4b25      	ldr	r3, [pc, #148]	; (8008984 <HAL_RCC_ClockConfig+0x1b8>)
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	f003 030f 	and.w	r3, r3, #15
 80088f4:	683a      	ldr	r2, [r7, #0]
 80088f6:	429a      	cmp	r2, r3
 80088f8:	d20c      	bcs.n	8008914 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80088fa:	4b22      	ldr	r3, [pc, #136]	; (8008984 <HAL_RCC_ClockConfig+0x1b8>)
 80088fc:	683a      	ldr	r2, [r7, #0]
 80088fe:	b2d2      	uxtb	r2, r2
 8008900:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008902:	4b20      	ldr	r3, [pc, #128]	; (8008984 <HAL_RCC_ClockConfig+0x1b8>)
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f003 030f 	and.w	r3, r3, #15
 800890a:	683a      	ldr	r2, [r7, #0]
 800890c:	429a      	cmp	r2, r3
 800890e:	d001      	beq.n	8008914 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008910:	2301      	movs	r3, #1
 8008912:	e032      	b.n	800897a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f003 0304 	and.w	r3, r3, #4
 800891c:	2b00      	cmp	r3, #0
 800891e:	d008      	beq.n	8008932 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008920:	4b19      	ldr	r3, [pc, #100]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 8008922:	689b      	ldr	r3, [r3, #8]
 8008924:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	68db      	ldr	r3, [r3, #12]
 800892c:	4916      	ldr	r1, [pc, #88]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 800892e:	4313      	orrs	r3, r2
 8008930:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	f003 0308 	and.w	r3, r3, #8
 800893a:	2b00      	cmp	r3, #0
 800893c:	d009      	beq.n	8008952 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800893e:	4b12      	ldr	r3, [pc, #72]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 8008940:	689b      	ldr	r3, [r3, #8]
 8008942:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	691b      	ldr	r3, [r3, #16]
 800894a:	00db      	lsls	r3, r3, #3
 800894c:	490e      	ldr	r1, [pc, #56]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 800894e:	4313      	orrs	r3, r2
 8008950:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008952:	f000 f821 	bl	8008998 <HAL_RCC_GetSysClockFreq>
 8008956:	4601      	mov	r1, r0
 8008958:	4b0b      	ldr	r3, [pc, #44]	; (8008988 <HAL_RCC_ClockConfig+0x1bc>)
 800895a:	689b      	ldr	r3, [r3, #8]
 800895c:	091b      	lsrs	r3, r3, #4
 800895e:	f003 030f 	and.w	r3, r3, #15
 8008962:	4a0a      	ldr	r2, [pc, #40]	; (800898c <HAL_RCC_ClockConfig+0x1c0>)
 8008964:	5cd3      	ldrb	r3, [r2, r3]
 8008966:	fa21 f303 	lsr.w	r3, r1, r3
 800896a:	4a09      	ldr	r2, [pc, #36]	; (8008990 <HAL_RCC_ClockConfig+0x1c4>)
 800896c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800896e:	4b09      	ldr	r3, [pc, #36]	; (8008994 <HAL_RCC_ClockConfig+0x1c8>)
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	4618      	mov	r0, r3
 8008974:	f7fd f9b6 	bl	8005ce4 <HAL_InitTick>

  return HAL_OK;
 8008978:	2300      	movs	r3, #0
}
 800897a:	4618      	mov	r0, r3
 800897c:	3710      	adds	r7, #16
 800897e:	46bd      	mov	sp, r7
 8008980:	bd80      	pop	{r7, pc}
 8008982:	bf00      	nop
 8008984:	40023c00 	.word	0x40023c00
 8008988:	40023800 	.word	0x40023800
 800898c:	0800d088 	.word	0x0800d088
 8008990:	20000038 	.word	0x20000038
 8008994:	2000003c 	.word	0x2000003c

08008998 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008998:	b5f0      	push	{r4, r5, r6, r7, lr}
 800899a:	b085      	sub	sp, #20
 800899c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800899e:	2300      	movs	r3, #0
 80089a0:	607b      	str	r3, [r7, #4]
 80089a2:	2300      	movs	r3, #0
 80089a4:	60fb      	str	r3, [r7, #12]
 80089a6:	2300      	movs	r3, #0
 80089a8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80089aa:	2300      	movs	r3, #0
 80089ac:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80089ae:	4b63      	ldr	r3, [pc, #396]	; (8008b3c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80089b0:	689b      	ldr	r3, [r3, #8]
 80089b2:	f003 030c 	and.w	r3, r3, #12
 80089b6:	2b04      	cmp	r3, #4
 80089b8:	d007      	beq.n	80089ca <HAL_RCC_GetSysClockFreq+0x32>
 80089ba:	2b08      	cmp	r3, #8
 80089bc:	d008      	beq.n	80089d0 <HAL_RCC_GetSysClockFreq+0x38>
 80089be:	2b00      	cmp	r3, #0
 80089c0:	f040 80b4 	bne.w	8008b2c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80089c4:	4b5e      	ldr	r3, [pc, #376]	; (8008b40 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80089c6:	60bb      	str	r3, [r7, #8]
       break;
 80089c8:	e0b3      	b.n	8008b32 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80089ca:	4b5e      	ldr	r3, [pc, #376]	; (8008b44 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80089cc:	60bb      	str	r3, [r7, #8]
      break;
 80089ce:	e0b0      	b.n	8008b32 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80089d0:	4b5a      	ldr	r3, [pc, #360]	; (8008b3c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80089d2:	685b      	ldr	r3, [r3, #4]
 80089d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80089d8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80089da:	4b58      	ldr	r3, [pc, #352]	; (8008b3c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80089dc:	685b      	ldr	r3, [r3, #4]
 80089de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d04a      	beq.n	8008a7c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80089e6:	4b55      	ldr	r3, [pc, #340]	; (8008b3c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80089e8:	685b      	ldr	r3, [r3, #4]
 80089ea:	099b      	lsrs	r3, r3, #6
 80089ec:	f04f 0400 	mov.w	r4, #0
 80089f0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80089f4:	f04f 0200 	mov.w	r2, #0
 80089f8:	ea03 0501 	and.w	r5, r3, r1
 80089fc:	ea04 0602 	and.w	r6, r4, r2
 8008a00:	4629      	mov	r1, r5
 8008a02:	4632      	mov	r2, r6
 8008a04:	f04f 0300 	mov.w	r3, #0
 8008a08:	f04f 0400 	mov.w	r4, #0
 8008a0c:	0154      	lsls	r4, r2, #5
 8008a0e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8008a12:	014b      	lsls	r3, r1, #5
 8008a14:	4619      	mov	r1, r3
 8008a16:	4622      	mov	r2, r4
 8008a18:	1b49      	subs	r1, r1, r5
 8008a1a:	eb62 0206 	sbc.w	r2, r2, r6
 8008a1e:	f04f 0300 	mov.w	r3, #0
 8008a22:	f04f 0400 	mov.w	r4, #0
 8008a26:	0194      	lsls	r4, r2, #6
 8008a28:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8008a2c:	018b      	lsls	r3, r1, #6
 8008a2e:	1a5b      	subs	r3, r3, r1
 8008a30:	eb64 0402 	sbc.w	r4, r4, r2
 8008a34:	f04f 0100 	mov.w	r1, #0
 8008a38:	f04f 0200 	mov.w	r2, #0
 8008a3c:	00e2      	lsls	r2, r4, #3
 8008a3e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8008a42:	00d9      	lsls	r1, r3, #3
 8008a44:	460b      	mov	r3, r1
 8008a46:	4614      	mov	r4, r2
 8008a48:	195b      	adds	r3, r3, r5
 8008a4a:	eb44 0406 	adc.w	r4, r4, r6
 8008a4e:	f04f 0100 	mov.w	r1, #0
 8008a52:	f04f 0200 	mov.w	r2, #0
 8008a56:	0262      	lsls	r2, r4, #9
 8008a58:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8008a5c:	0259      	lsls	r1, r3, #9
 8008a5e:	460b      	mov	r3, r1
 8008a60:	4614      	mov	r4, r2
 8008a62:	4618      	mov	r0, r3
 8008a64:	4621      	mov	r1, r4
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	f04f 0400 	mov.w	r4, #0
 8008a6c:	461a      	mov	r2, r3
 8008a6e:	4623      	mov	r3, r4
 8008a70:	f7f8 f922 	bl	8000cb8 <__aeabi_uldivmod>
 8008a74:	4603      	mov	r3, r0
 8008a76:	460c      	mov	r4, r1
 8008a78:	60fb      	str	r3, [r7, #12]
 8008a7a:	e049      	b.n	8008b10 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008a7c:	4b2f      	ldr	r3, [pc, #188]	; (8008b3c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008a7e:	685b      	ldr	r3, [r3, #4]
 8008a80:	099b      	lsrs	r3, r3, #6
 8008a82:	f04f 0400 	mov.w	r4, #0
 8008a86:	f240 11ff 	movw	r1, #511	; 0x1ff
 8008a8a:	f04f 0200 	mov.w	r2, #0
 8008a8e:	ea03 0501 	and.w	r5, r3, r1
 8008a92:	ea04 0602 	and.w	r6, r4, r2
 8008a96:	4629      	mov	r1, r5
 8008a98:	4632      	mov	r2, r6
 8008a9a:	f04f 0300 	mov.w	r3, #0
 8008a9e:	f04f 0400 	mov.w	r4, #0
 8008aa2:	0154      	lsls	r4, r2, #5
 8008aa4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8008aa8:	014b      	lsls	r3, r1, #5
 8008aaa:	4619      	mov	r1, r3
 8008aac:	4622      	mov	r2, r4
 8008aae:	1b49      	subs	r1, r1, r5
 8008ab0:	eb62 0206 	sbc.w	r2, r2, r6
 8008ab4:	f04f 0300 	mov.w	r3, #0
 8008ab8:	f04f 0400 	mov.w	r4, #0
 8008abc:	0194      	lsls	r4, r2, #6
 8008abe:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8008ac2:	018b      	lsls	r3, r1, #6
 8008ac4:	1a5b      	subs	r3, r3, r1
 8008ac6:	eb64 0402 	sbc.w	r4, r4, r2
 8008aca:	f04f 0100 	mov.w	r1, #0
 8008ace:	f04f 0200 	mov.w	r2, #0
 8008ad2:	00e2      	lsls	r2, r4, #3
 8008ad4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8008ad8:	00d9      	lsls	r1, r3, #3
 8008ada:	460b      	mov	r3, r1
 8008adc:	4614      	mov	r4, r2
 8008ade:	195b      	adds	r3, r3, r5
 8008ae0:	eb44 0406 	adc.w	r4, r4, r6
 8008ae4:	f04f 0100 	mov.w	r1, #0
 8008ae8:	f04f 0200 	mov.w	r2, #0
 8008aec:	02a2      	lsls	r2, r4, #10
 8008aee:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8008af2:	0299      	lsls	r1, r3, #10
 8008af4:	460b      	mov	r3, r1
 8008af6:	4614      	mov	r4, r2
 8008af8:	4618      	mov	r0, r3
 8008afa:	4621      	mov	r1, r4
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	f04f 0400 	mov.w	r4, #0
 8008b02:	461a      	mov	r2, r3
 8008b04:	4623      	mov	r3, r4
 8008b06:	f7f8 f8d7 	bl	8000cb8 <__aeabi_uldivmod>
 8008b0a:	4603      	mov	r3, r0
 8008b0c:	460c      	mov	r4, r1
 8008b0e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008b10:	4b0a      	ldr	r3, [pc, #40]	; (8008b3c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008b12:	685b      	ldr	r3, [r3, #4]
 8008b14:	0c1b      	lsrs	r3, r3, #16
 8008b16:	f003 0303 	and.w	r3, r3, #3
 8008b1a:	3301      	adds	r3, #1
 8008b1c:	005b      	lsls	r3, r3, #1
 8008b1e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8008b20:	68fa      	ldr	r2, [r7, #12]
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b28:	60bb      	str	r3, [r7, #8]
      break;
 8008b2a:	e002      	b.n	8008b32 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008b2c:	4b04      	ldr	r3, [pc, #16]	; (8008b40 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8008b2e:	60bb      	str	r3, [r7, #8]
      break;
 8008b30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008b32:	68bb      	ldr	r3, [r7, #8]
}
 8008b34:	4618      	mov	r0, r3
 8008b36:	3714      	adds	r7, #20
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b3c:	40023800 	.word	0x40023800
 8008b40:	00f42400 	.word	0x00f42400
 8008b44:	007a1200 	.word	0x007a1200

08008b48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008b48:	b480      	push	{r7}
 8008b4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008b4c:	4b03      	ldr	r3, [pc, #12]	; (8008b5c <HAL_RCC_GetHCLKFreq+0x14>)
 8008b4e:	681b      	ldr	r3, [r3, #0]
}
 8008b50:	4618      	mov	r0, r3
 8008b52:	46bd      	mov	sp, r7
 8008b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b58:	4770      	bx	lr
 8008b5a:	bf00      	nop
 8008b5c:	20000038 	.word	0x20000038

08008b60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008b64:	f7ff fff0 	bl	8008b48 <HAL_RCC_GetHCLKFreq>
 8008b68:	4601      	mov	r1, r0
 8008b6a:	4b05      	ldr	r3, [pc, #20]	; (8008b80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008b6c:	689b      	ldr	r3, [r3, #8]
 8008b6e:	0a9b      	lsrs	r3, r3, #10
 8008b70:	f003 0307 	and.w	r3, r3, #7
 8008b74:	4a03      	ldr	r2, [pc, #12]	; (8008b84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008b76:	5cd3      	ldrb	r3, [r2, r3]
 8008b78:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	bd80      	pop	{r7, pc}
 8008b80:	40023800 	.word	0x40023800
 8008b84:	0800d098 	.word	0x0800d098

08008b88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008b8c:	f7ff ffdc 	bl	8008b48 <HAL_RCC_GetHCLKFreq>
 8008b90:	4601      	mov	r1, r0
 8008b92:	4b05      	ldr	r3, [pc, #20]	; (8008ba8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008b94:	689b      	ldr	r3, [r3, #8]
 8008b96:	0b5b      	lsrs	r3, r3, #13
 8008b98:	f003 0307 	and.w	r3, r3, #7
 8008b9c:	4a03      	ldr	r2, [pc, #12]	; (8008bac <HAL_RCC_GetPCLK2Freq+0x24>)
 8008b9e:	5cd3      	ldrb	r3, [r2, r3]
 8008ba0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	bd80      	pop	{r7, pc}
 8008ba8:	40023800 	.word	0x40023800
 8008bac:	0800d098 	.word	0x0800d098

08008bb0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b082      	sub	sp, #8
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d101      	bne.n	8008bc2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008bbe:	2301      	movs	r3, #1
 8008bc0:	e01d      	b.n	8008bfe <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008bc8:	b2db      	uxtb	r3, r3
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d106      	bne.n	8008bdc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	2200      	movs	r2, #0
 8008bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008bd6:	6878      	ldr	r0, [r7, #4]
 8008bd8:	f7fc fde4 	bl	80057a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	2202      	movs	r2, #2
 8008be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681a      	ldr	r2, [r3, #0]
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	3304      	adds	r3, #4
 8008bec:	4619      	mov	r1, r3
 8008bee:	4610      	mov	r0, r2
 8008bf0:	f000 fa1e 	bl	8009030 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2201      	movs	r2, #1
 8008bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008bfc:	2300      	movs	r3, #0
}
 8008bfe:	4618      	mov	r0, r3
 8008c00:	3708      	adds	r7, #8
 8008c02:	46bd      	mov	sp, r7
 8008c04:	bd80      	pop	{r7, pc}

08008c06 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008c06:	b480      	push	{r7}
 8008c08:	b085      	sub	sp, #20
 8008c0a:	af00      	add	r7, sp, #0
 8008c0c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	68da      	ldr	r2, [r3, #12]
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	f042 0201 	orr.w	r2, r2, #1
 8008c1c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	689b      	ldr	r3, [r3, #8]
 8008c24:	f003 0307 	and.w	r3, r3, #7
 8008c28:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	2b06      	cmp	r3, #6
 8008c2e:	d007      	beq.n	8008c40 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	681a      	ldr	r2, [r3, #0]
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	f042 0201 	orr.w	r2, r2, #1
 8008c3e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008c40:	2300      	movs	r3, #0
}
 8008c42:	4618      	mov	r0, r3
 8008c44:	3714      	adds	r7, #20
 8008c46:	46bd      	mov	sp, r7
 8008c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4c:	4770      	bx	lr

08008c4e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008c4e:	b580      	push	{r7, lr}
 8008c50:	b082      	sub	sp, #8
 8008c52:	af00      	add	r7, sp, #0
 8008c54:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	691b      	ldr	r3, [r3, #16]
 8008c5c:	f003 0302 	and.w	r3, r3, #2
 8008c60:	2b02      	cmp	r3, #2
 8008c62:	d122      	bne.n	8008caa <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	68db      	ldr	r3, [r3, #12]
 8008c6a:	f003 0302 	and.w	r3, r3, #2
 8008c6e:	2b02      	cmp	r3, #2
 8008c70:	d11b      	bne.n	8008caa <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f06f 0202 	mvn.w	r2, #2
 8008c7a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2201      	movs	r2, #1
 8008c80:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	699b      	ldr	r3, [r3, #24]
 8008c88:	f003 0303 	and.w	r3, r3, #3
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d003      	beq.n	8008c98 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008c90:	6878      	ldr	r0, [r7, #4]
 8008c92:	f000 f9af 	bl	8008ff4 <HAL_TIM_IC_CaptureCallback>
 8008c96:	e005      	b.n	8008ca4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c98:	6878      	ldr	r0, [r7, #4]
 8008c9a:	f000 f9a1 	bl	8008fe0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f000 f9b2 	bl	8009008 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	691b      	ldr	r3, [r3, #16]
 8008cb0:	f003 0304 	and.w	r3, r3, #4
 8008cb4:	2b04      	cmp	r3, #4
 8008cb6:	d122      	bne.n	8008cfe <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	68db      	ldr	r3, [r3, #12]
 8008cbe:	f003 0304 	and.w	r3, r3, #4
 8008cc2:	2b04      	cmp	r3, #4
 8008cc4:	d11b      	bne.n	8008cfe <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	f06f 0204 	mvn.w	r2, #4
 8008cce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	2202      	movs	r2, #2
 8008cd4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	699b      	ldr	r3, [r3, #24]
 8008cdc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d003      	beq.n	8008cec <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	f000 f985 	bl	8008ff4 <HAL_TIM_IC_CaptureCallback>
 8008cea:	e005      	b.n	8008cf8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008cec:	6878      	ldr	r0, [r7, #4]
 8008cee:	f000 f977 	bl	8008fe0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f000 f988 	bl	8009008 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	691b      	ldr	r3, [r3, #16]
 8008d04:	f003 0308 	and.w	r3, r3, #8
 8008d08:	2b08      	cmp	r3, #8
 8008d0a:	d122      	bne.n	8008d52 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	68db      	ldr	r3, [r3, #12]
 8008d12:	f003 0308 	and.w	r3, r3, #8
 8008d16:	2b08      	cmp	r3, #8
 8008d18:	d11b      	bne.n	8008d52 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f06f 0208 	mvn.w	r2, #8
 8008d22:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2204      	movs	r2, #4
 8008d28:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	69db      	ldr	r3, [r3, #28]
 8008d30:	f003 0303 	and.w	r3, r3, #3
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d003      	beq.n	8008d40 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d38:	6878      	ldr	r0, [r7, #4]
 8008d3a:	f000 f95b 	bl	8008ff4 <HAL_TIM_IC_CaptureCallback>
 8008d3e:	e005      	b.n	8008d4c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d40:	6878      	ldr	r0, [r7, #4]
 8008d42:	f000 f94d 	bl	8008fe0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d46:	6878      	ldr	r0, [r7, #4]
 8008d48:	f000 f95e 	bl	8009008 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2200      	movs	r2, #0
 8008d50:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	691b      	ldr	r3, [r3, #16]
 8008d58:	f003 0310 	and.w	r3, r3, #16
 8008d5c:	2b10      	cmp	r3, #16
 8008d5e:	d122      	bne.n	8008da6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	68db      	ldr	r3, [r3, #12]
 8008d66:	f003 0310 	and.w	r3, r3, #16
 8008d6a:	2b10      	cmp	r3, #16
 8008d6c:	d11b      	bne.n	8008da6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	f06f 0210 	mvn.w	r2, #16
 8008d76:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2208      	movs	r2, #8
 8008d7c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	69db      	ldr	r3, [r3, #28]
 8008d84:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d003      	beq.n	8008d94 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d8c:	6878      	ldr	r0, [r7, #4]
 8008d8e:	f000 f931 	bl	8008ff4 <HAL_TIM_IC_CaptureCallback>
 8008d92:	e005      	b.n	8008da0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d94:	6878      	ldr	r0, [r7, #4]
 8008d96:	f000 f923 	bl	8008fe0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d9a:	6878      	ldr	r0, [r7, #4]
 8008d9c:	f000 f934 	bl	8009008 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2200      	movs	r2, #0
 8008da4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	691b      	ldr	r3, [r3, #16]
 8008dac:	f003 0301 	and.w	r3, r3, #1
 8008db0:	2b01      	cmp	r3, #1
 8008db2:	d10e      	bne.n	8008dd2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	68db      	ldr	r3, [r3, #12]
 8008dba:	f003 0301 	and.w	r3, r3, #1
 8008dbe:	2b01      	cmp	r3, #1
 8008dc0:	d107      	bne.n	8008dd2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	f06f 0201 	mvn.w	r2, #1
 8008dca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008dcc:	6878      	ldr	r0, [r7, #4]
 8008dce:	f000 f8fd 	bl	8008fcc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	691b      	ldr	r3, [r3, #16]
 8008dd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ddc:	2b80      	cmp	r3, #128	; 0x80
 8008dde:	d10e      	bne.n	8008dfe <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	68db      	ldr	r3, [r3, #12]
 8008de6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008dea:	2b80      	cmp	r3, #128	; 0x80
 8008dec:	d107      	bne.n	8008dfe <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008df6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f000 fad9 	bl	80093b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	691b      	ldr	r3, [r3, #16]
 8008e04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e08:	2b40      	cmp	r3, #64	; 0x40
 8008e0a:	d10e      	bne.n	8008e2a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	68db      	ldr	r3, [r3, #12]
 8008e12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e16:	2b40      	cmp	r3, #64	; 0x40
 8008e18:	d107      	bne.n	8008e2a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008e22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008e24:	6878      	ldr	r0, [r7, #4]
 8008e26:	f000 f8f9 	bl	800901c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	691b      	ldr	r3, [r3, #16]
 8008e30:	f003 0320 	and.w	r3, r3, #32
 8008e34:	2b20      	cmp	r3, #32
 8008e36:	d10e      	bne.n	8008e56 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	68db      	ldr	r3, [r3, #12]
 8008e3e:	f003 0320 	and.w	r3, r3, #32
 8008e42:	2b20      	cmp	r3, #32
 8008e44:	d107      	bne.n	8008e56 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f06f 0220 	mvn.w	r2, #32
 8008e4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008e50:	6878      	ldr	r0, [r7, #4]
 8008e52:	f000 faa3 	bl	800939c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008e56:	bf00      	nop
 8008e58:	3708      	adds	r7, #8
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	bd80      	pop	{r7, pc}

08008e5e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008e5e:	b580      	push	{r7, lr}
 8008e60:	b084      	sub	sp, #16
 8008e62:	af00      	add	r7, sp, #0
 8008e64:	6078      	str	r0, [r7, #4]
 8008e66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e6e:	2b01      	cmp	r3, #1
 8008e70:	d101      	bne.n	8008e76 <HAL_TIM_ConfigClockSource+0x18>
 8008e72:	2302      	movs	r3, #2
 8008e74:	e0a6      	b.n	8008fc4 <HAL_TIM_ConfigClockSource+0x166>
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	2201      	movs	r2, #1
 8008e7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	2202      	movs	r2, #2
 8008e82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	689b      	ldr	r3, [r3, #8]
 8008e8c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008e94:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008e9c:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	68fa      	ldr	r2, [r7, #12]
 8008ea4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008ea6:	683b      	ldr	r3, [r7, #0]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	2b40      	cmp	r3, #64	; 0x40
 8008eac:	d067      	beq.n	8008f7e <HAL_TIM_ConfigClockSource+0x120>
 8008eae:	2b40      	cmp	r3, #64	; 0x40
 8008eb0:	d80b      	bhi.n	8008eca <HAL_TIM_ConfigClockSource+0x6c>
 8008eb2:	2b10      	cmp	r3, #16
 8008eb4:	d073      	beq.n	8008f9e <HAL_TIM_ConfigClockSource+0x140>
 8008eb6:	2b10      	cmp	r3, #16
 8008eb8:	d802      	bhi.n	8008ec0 <HAL_TIM_ConfigClockSource+0x62>
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d06f      	beq.n	8008f9e <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8008ebe:	e078      	b.n	8008fb2 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008ec0:	2b20      	cmp	r3, #32
 8008ec2:	d06c      	beq.n	8008f9e <HAL_TIM_ConfigClockSource+0x140>
 8008ec4:	2b30      	cmp	r3, #48	; 0x30
 8008ec6:	d06a      	beq.n	8008f9e <HAL_TIM_ConfigClockSource+0x140>
      break;
 8008ec8:	e073      	b.n	8008fb2 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008eca:	2b70      	cmp	r3, #112	; 0x70
 8008ecc:	d00d      	beq.n	8008eea <HAL_TIM_ConfigClockSource+0x8c>
 8008ece:	2b70      	cmp	r3, #112	; 0x70
 8008ed0:	d804      	bhi.n	8008edc <HAL_TIM_ConfigClockSource+0x7e>
 8008ed2:	2b50      	cmp	r3, #80	; 0x50
 8008ed4:	d033      	beq.n	8008f3e <HAL_TIM_ConfigClockSource+0xe0>
 8008ed6:	2b60      	cmp	r3, #96	; 0x60
 8008ed8:	d041      	beq.n	8008f5e <HAL_TIM_ConfigClockSource+0x100>
      break;
 8008eda:	e06a      	b.n	8008fb2 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008edc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ee0:	d066      	beq.n	8008fb0 <HAL_TIM_ConfigClockSource+0x152>
 8008ee2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008ee6:	d017      	beq.n	8008f18 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8008ee8:	e063      	b.n	8008fb2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	6818      	ldr	r0, [r3, #0]
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	6899      	ldr	r1, [r3, #8]
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	685a      	ldr	r2, [r3, #4]
 8008ef6:	683b      	ldr	r3, [r7, #0]
 8008ef8:	68db      	ldr	r3, [r3, #12]
 8008efa:	f000 f9b3 	bl	8009264 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	689b      	ldr	r3, [r3, #8]
 8008f04:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008f0c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	68fa      	ldr	r2, [r7, #12]
 8008f14:	609a      	str	r2, [r3, #8]
      break;
 8008f16:	e04c      	b.n	8008fb2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	6818      	ldr	r0, [r3, #0]
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	6899      	ldr	r1, [r3, #8]
 8008f20:	683b      	ldr	r3, [r7, #0]
 8008f22:	685a      	ldr	r2, [r3, #4]
 8008f24:	683b      	ldr	r3, [r7, #0]
 8008f26:	68db      	ldr	r3, [r3, #12]
 8008f28:	f000 f99c 	bl	8009264 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	689a      	ldr	r2, [r3, #8]
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008f3a:	609a      	str	r2, [r3, #8]
      break;
 8008f3c:	e039      	b.n	8008fb2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	6818      	ldr	r0, [r3, #0]
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	6859      	ldr	r1, [r3, #4]
 8008f46:	683b      	ldr	r3, [r7, #0]
 8008f48:	68db      	ldr	r3, [r3, #12]
 8008f4a:	461a      	mov	r2, r3
 8008f4c:	f000 f910 	bl	8009170 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	2150      	movs	r1, #80	; 0x50
 8008f56:	4618      	mov	r0, r3
 8008f58:	f000 f969 	bl	800922e <TIM_ITRx_SetConfig>
      break;
 8008f5c:	e029      	b.n	8008fb2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	6818      	ldr	r0, [r3, #0]
 8008f62:	683b      	ldr	r3, [r7, #0]
 8008f64:	6859      	ldr	r1, [r3, #4]
 8008f66:	683b      	ldr	r3, [r7, #0]
 8008f68:	68db      	ldr	r3, [r3, #12]
 8008f6a:	461a      	mov	r2, r3
 8008f6c:	f000 f92f 	bl	80091ce <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	2160      	movs	r1, #96	; 0x60
 8008f76:	4618      	mov	r0, r3
 8008f78:	f000 f959 	bl	800922e <TIM_ITRx_SetConfig>
      break;
 8008f7c:	e019      	b.n	8008fb2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6818      	ldr	r0, [r3, #0]
 8008f82:	683b      	ldr	r3, [r7, #0]
 8008f84:	6859      	ldr	r1, [r3, #4]
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	68db      	ldr	r3, [r3, #12]
 8008f8a:	461a      	mov	r2, r3
 8008f8c:	f000 f8f0 	bl	8009170 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	2140      	movs	r1, #64	; 0x40
 8008f96:	4618      	mov	r0, r3
 8008f98:	f000 f949 	bl	800922e <TIM_ITRx_SetConfig>
      break;
 8008f9c:	e009      	b.n	8008fb2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681a      	ldr	r2, [r3, #0]
 8008fa2:	683b      	ldr	r3, [r7, #0]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	4619      	mov	r1, r3
 8008fa8:	4610      	mov	r0, r2
 8008faa:	f000 f940 	bl	800922e <TIM_ITRx_SetConfig>
      break;
 8008fae:	e000      	b.n	8008fb2 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8008fb0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	2201      	movs	r2, #1
 8008fb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008fc2:	2300      	movs	r3, #0
}
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	3710      	adds	r7, #16
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	bd80      	pop	{r7, pc}

08008fcc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008fcc:	b480      	push	{r7}
 8008fce:	b083      	sub	sp, #12
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008fd4:	bf00      	nop
 8008fd6:	370c      	adds	r7, #12
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fde:	4770      	bx	lr

08008fe0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008fe0:	b480      	push	{r7}
 8008fe2:	b083      	sub	sp, #12
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008fe8:	bf00      	nop
 8008fea:	370c      	adds	r7, #12
 8008fec:	46bd      	mov	sp, r7
 8008fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff2:	4770      	bx	lr

08008ff4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008ff4:	b480      	push	{r7}
 8008ff6:	b083      	sub	sp, #12
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008ffc:	bf00      	nop
 8008ffe:	370c      	adds	r7, #12
 8009000:	46bd      	mov	sp, r7
 8009002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009006:	4770      	bx	lr

08009008 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009008:	b480      	push	{r7}
 800900a:	b083      	sub	sp, #12
 800900c:	af00      	add	r7, sp, #0
 800900e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009010:	bf00      	nop
 8009012:	370c      	adds	r7, #12
 8009014:	46bd      	mov	sp, r7
 8009016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901a:	4770      	bx	lr

0800901c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800901c:	b480      	push	{r7}
 800901e:	b083      	sub	sp, #12
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009024:	bf00      	nop
 8009026:	370c      	adds	r7, #12
 8009028:	46bd      	mov	sp, r7
 800902a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902e:	4770      	bx	lr

08009030 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009030:	b480      	push	{r7}
 8009032:	b085      	sub	sp, #20
 8009034:	af00      	add	r7, sp, #0
 8009036:	6078      	str	r0, [r7, #4]
 8009038:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	4a40      	ldr	r2, [pc, #256]	; (8009144 <TIM_Base_SetConfig+0x114>)
 8009044:	4293      	cmp	r3, r2
 8009046:	d013      	beq.n	8009070 <TIM_Base_SetConfig+0x40>
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800904e:	d00f      	beq.n	8009070 <TIM_Base_SetConfig+0x40>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	4a3d      	ldr	r2, [pc, #244]	; (8009148 <TIM_Base_SetConfig+0x118>)
 8009054:	4293      	cmp	r3, r2
 8009056:	d00b      	beq.n	8009070 <TIM_Base_SetConfig+0x40>
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	4a3c      	ldr	r2, [pc, #240]	; (800914c <TIM_Base_SetConfig+0x11c>)
 800905c:	4293      	cmp	r3, r2
 800905e:	d007      	beq.n	8009070 <TIM_Base_SetConfig+0x40>
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	4a3b      	ldr	r2, [pc, #236]	; (8009150 <TIM_Base_SetConfig+0x120>)
 8009064:	4293      	cmp	r3, r2
 8009066:	d003      	beq.n	8009070 <TIM_Base_SetConfig+0x40>
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	4a3a      	ldr	r2, [pc, #232]	; (8009154 <TIM_Base_SetConfig+0x124>)
 800906c:	4293      	cmp	r3, r2
 800906e:	d108      	bne.n	8009082 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009076:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	685b      	ldr	r3, [r3, #4]
 800907c:	68fa      	ldr	r2, [r7, #12]
 800907e:	4313      	orrs	r3, r2
 8009080:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	4a2f      	ldr	r2, [pc, #188]	; (8009144 <TIM_Base_SetConfig+0x114>)
 8009086:	4293      	cmp	r3, r2
 8009088:	d02b      	beq.n	80090e2 <TIM_Base_SetConfig+0xb2>
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009090:	d027      	beq.n	80090e2 <TIM_Base_SetConfig+0xb2>
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	4a2c      	ldr	r2, [pc, #176]	; (8009148 <TIM_Base_SetConfig+0x118>)
 8009096:	4293      	cmp	r3, r2
 8009098:	d023      	beq.n	80090e2 <TIM_Base_SetConfig+0xb2>
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	4a2b      	ldr	r2, [pc, #172]	; (800914c <TIM_Base_SetConfig+0x11c>)
 800909e:	4293      	cmp	r3, r2
 80090a0:	d01f      	beq.n	80090e2 <TIM_Base_SetConfig+0xb2>
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	4a2a      	ldr	r2, [pc, #168]	; (8009150 <TIM_Base_SetConfig+0x120>)
 80090a6:	4293      	cmp	r3, r2
 80090a8:	d01b      	beq.n	80090e2 <TIM_Base_SetConfig+0xb2>
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	4a29      	ldr	r2, [pc, #164]	; (8009154 <TIM_Base_SetConfig+0x124>)
 80090ae:	4293      	cmp	r3, r2
 80090b0:	d017      	beq.n	80090e2 <TIM_Base_SetConfig+0xb2>
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	4a28      	ldr	r2, [pc, #160]	; (8009158 <TIM_Base_SetConfig+0x128>)
 80090b6:	4293      	cmp	r3, r2
 80090b8:	d013      	beq.n	80090e2 <TIM_Base_SetConfig+0xb2>
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	4a27      	ldr	r2, [pc, #156]	; (800915c <TIM_Base_SetConfig+0x12c>)
 80090be:	4293      	cmp	r3, r2
 80090c0:	d00f      	beq.n	80090e2 <TIM_Base_SetConfig+0xb2>
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	4a26      	ldr	r2, [pc, #152]	; (8009160 <TIM_Base_SetConfig+0x130>)
 80090c6:	4293      	cmp	r3, r2
 80090c8:	d00b      	beq.n	80090e2 <TIM_Base_SetConfig+0xb2>
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	4a25      	ldr	r2, [pc, #148]	; (8009164 <TIM_Base_SetConfig+0x134>)
 80090ce:	4293      	cmp	r3, r2
 80090d0:	d007      	beq.n	80090e2 <TIM_Base_SetConfig+0xb2>
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	4a24      	ldr	r2, [pc, #144]	; (8009168 <TIM_Base_SetConfig+0x138>)
 80090d6:	4293      	cmp	r3, r2
 80090d8:	d003      	beq.n	80090e2 <TIM_Base_SetConfig+0xb2>
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	4a23      	ldr	r2, [pc, #140]	; (800916c <TIM_Base_SetConfig+0x13c>)
 80090de:	4293      	cmp	r3, r2
 80090e0:	d108      	bne.n	80090f4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80090e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	68db      	ldr	r3, [r3, #12]
 80090ee:	68fa      	ldr	r2, [r7, #12]
 80090f0:	4313      	orrs	r3, r2
 80090f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	695b      	ldr	r3, [r3, #20]
 80090fe:	4313      	orrs	r3, r2
 8009100:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	68fa      	ldr	r2, [r7, #12]
 8009106:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	689a      	ldr	r2, [r3, #8]
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	681a      	ldr	r2, [r3, #0]
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	4a0a      	ldr	r2, [pc, #40]	; (8009144 <TIM_Base_SetConfig+0x114>)
 800911c:	4293      	cmp	r3, r2
 800911e:	d003      	beq.n	8009128 <TIM_Base_SetConfig+0xf8>
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	4a0c      	ldr	r2, [pc, #48]	; (8009154 <TIM_Base_SetConfig+0x124>)
 8009124:	4293      	cmp	r3, r2
 8009126:	d103      	bne.n	8009130 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	691a      	ldr	r2, [r3, #16]
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2201      	movs	r2, #1
 8009134:	615a      	str	r2, [r3, #20]
}
 8009136:	bf00      	nop
 8009138:	3714      	adds	r7, #20
 800913a:	46bd      	mov	sp, r7
 800913c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009140:	4770      	bx	lr
 8009142:	bf00      	nop
 8009144:	40010000 	.word	0x40010000
 8009148:	40000400 	.word	0x40000400
 800914c:	40000800 	.word	0x40000800
 8009150:	40000c00 	.word	0x40000c00
 8009154:	40010400 	.word	0x40010400
 8009158:	40014000 	.word	0x40014000
 800915c:	40014400 	.word	0x40014400
 8009160:	40014800 	.word	0x40014800
 8009164:	40001800 	.word	0x40001800
 8009168:	40001c00 	.word	0x40001c00
 800916c:	40002000 	.word	0x40002000

08009170 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009170:	b480      	push	{r7}
 8009172:	b087      	sub	sp, #28
 8009174:	af00      	add	r7, sp, #0
 8009176:	60f8      	str	r0, [r7, #12]
 8009178:	60b9      	str	r1, [r7, #8]
 800917a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	6a1b      	ldr	r3, [r3, #32]
 8009180:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	6a1b      	ldr	r3, [r3, #32]
 8009186:	f023 0201 	bic.w	r2, r3, #1
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	699b      	ldr	r3, [r3, #24]
 8009192:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009194:	693b      	ldr	r3, [r7, #16]
 8009196:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800919a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	011b      	lsls	r3, r3, #4
 80091a0:	693a      	ldr	r2, [r7, #16]
 80091a2:	4313      	orrs	r3, r2
 80091a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80091a6:	697b      	ldr	r3, [r7, #20]
 80091a8:	f023 030a 	bic.w	r3, r3, #10
 80091ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80091ae:	697a      	ldr	r2, [r7, #20]
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	4313      	orrs	r3, r2
 80091b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	693a      	ldr	r2, [r7, #16]
 80091ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	697a      	ldr	r2, [r7, #20]
 80091c0:	621a      	str	r2, [r3, #32]
}
 80091c2:	bf00      	nop
 80091c4:	371c      	adds	r7, #28
 80091c6:	46bd      	mov	sp, r7
 80091c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091cc:	4770      	bx	lr

080091ce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80091ce:	b480      	push	{r7}
 80091d0:	b087      	sub	sp, #28
 80091d2:	af00      	add	r7, sp, #0
 80091d4:	60f8      	str	r0, [r7, #12]
 80091d6:	60b9      	str	r1, [r7, #8]
 80091d8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	6a1b      	ldr	r3, [r3, #32]
 80091de:	f023 0210 	bic.w	r2, r3, #16
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	699b      	ldr	r3, [r3, #24]
 80091ea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	6a1b      	ldr	r3, [r3, #32]
 80091f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80091f2:	697b      	ldr	r3, [r7, #20]
 80091f4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80091f8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	031b      	lsls	r3, r3, #12
 80091fe:	697a      	ldr	r2, [r7, #20]
 8009200:	4313      	orrs	r3, r2
 8009202:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009204:	693b      	ldr	r3, [r7, #16]
 8009206:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800920a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800920c:	68bb      	ldr	r3, [r7, #8]
 800920e:	011b      	lsls	r3, r3, #4
 8009210:	693a      	ldr	r2, [r7, #16]
 8009212:	4313      	orrs	r3, r2
 8009214:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	697a      	ldr	r2, [r7, #20]
 800921a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	693a      	ldr	r2, [r7, #16]
 8009220:	621a      	str	r2, [r3, #32]
}
 8009222:	bf00      	nop
 8009224:	371c      	adds	r7, #28
 8009226:	46bd      	mov	sp, r7
 8009228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922c:	4770      	bx	lr

0800922e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800922e:	b480      	push	{r7}
 8009230:	b085      	sub	sp, #20
 8009232:	af00      	add	r7, sp, #0
 8009234:	6078      	str	r0, [r7, #4]
 8009236:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	689b      	ldr	r3, [r3, #8]
 800923c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009244:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009246:	683a      	ldr	r2, [r7, #0]
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	4313      	orrs	r3, r2
 800924c:	f043 0307 	orr.w	r3, r3, #7
 8009250:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	68fa      	ldr	r2, [r7, #12]
 8009256:	609a      	str	r2, [r3, #8]
}
 8009258:	bf00      	nop
 800925a:	3714      	adds	r7, #20
 800925c:	46bd      	mov	sp, r7
 800925e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009262:	4770      	bx	lr

08009264 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009264:	b480      	push	{r7}
 8009266:	b087      	sub	sp, #28
 8009268:	af00      	add	r7, sp, #0
 800926a:	60f8      	str	r0, [r7, #12]
 800926c:	60b9      	str	r1, [r7, #8]
 800926e:	607a      	str	r2, [r7, #4]
 8009270:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	689b      	ldr	r3, [r3, #8]
 8009276:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009278:	697b      	ldr	r3, [r7, #20]
 800927a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800927e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	021a      	lsls	r2, r3, #8
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	431a      	orrs	r2, r3
 8009288:	68bb      	ldr	r3, [r7, #8]
 800928a:	4313      	orrs	r3, r2
 800928c:	697a      	ldr	r2, [r7, #20]
 800928e:	4313      	orrs	r3, r2
 8009290:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	697a      	ldr	r2, [r7, #20]
 8009296:	609a      	str	r2, [r3, #8]
}
 8009298:	bf00      	nop
 800929a:	371c      	adds	r7, #28
 800929c:	46bd      	mov	sp, r7
 800929e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a2:	4770      	bx	lr

080092a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80092a4:	b480      	push	{r7}
 80092a6:	b085      	sub	sp, #20
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]
 80092ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80092b4:	2b01      	cmp	r3, #1
 80092b6:	d101      	bne.n	80092bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80092b8:	2302      	movs	r3, #2
 80092ba:	e05a      	b.n	8009372 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	2201      	movs	r2, #1
 80092c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	2202      	movs	r2, #2
 80092c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	685b      	ldr	r3, [r3, #4]
 80092d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	689b      	ldr	r3, [r3, #8]
 80092da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80092e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80092e4:	683b      	ldr	r3, [r7, #0]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	68fa      	ldr	r2, [r7, #12]
 80092ea:	4313      	orrs	r3, r2
 80092ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	68fa      	ldr	r2, [r7, #12]
 80092f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	4a21      	ldr	r2, [pc, #132]	; (8009380 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80092fc:	4293      	cmp	r3, r2
 80092fe:	d022      	beq.n	8009346 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009308:	d01d      	beq.n	8009346 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	4a1d      	ldr	r2, [pc, #116]	; (8009384 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009310:	4293      	cmp	r3, r2
 8009312:	d018      	beq.n	8009346 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	4a1b      	ldr	r2, [pc, #108]	; (8009388 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800931a:	4293      	cmp	r3, r2
 800931c:	d013      	beq.n	8009346 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	4a1a      	ldr	r2, [pc, #104]	; (800938c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009324:	4293      	cmp	r3, r2
 8009326:	d00e      	beq.n	8009346 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	4a18      	ldr	r2, [pc, #96]	; (8009390 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800932e:	4293      	cmp	r3, r2
 8009330:	d009      	beq.n	8009346 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	4a17      	ldr	r2, [pc, #92]	; (8009394 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009338:	4293      	cmp	r3, r2
 800933a:	d004      	beq.n	8009346 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	4a15      	ldr	r2, [pc, #84]	; (8009398 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009342:	4293      	cmp	r3, r2
 8009344:	d10c      	bne.n	8009360 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009346:	68bb      	ldr	r3, [r7, #8]
 8009348:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800934c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800934e:	683b      	ldr	r3, [r7, #0]
 8009350:	685b      	ldr	r3, [r3, #4]
 8009352:	68ba      	ldr	r2, [r7, #8]
 8009354:	4313      	orrs	r3, r2
 8009356:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	68ba      	ldr	r2, [r7, #8]
 800935e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	2201      	movs	r2, #1
 8009364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	2200      	movs	r2, #0
 800936c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009370:	2300      	movs	r3, #0
}
 8009372:	4618      	mov	r0, r3
 8009374:	3714      	adds	r7, #20
 8009376:	46bd      	mov	sp, r7
 8009378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937c:	4770      	bx	lr
 800937e:	bf00      	nop
 8009380:	40010000 	.word	0x40010000
 8009384:	40000400 	.word	0x40000400
 8009388:	40000800 	.word	0x40000800
 800938c:	40000c00 	.word	0x40000c00
 8009390:	40010400 	.word	0x40010400
 8009394:	40014000 	.word	0x40014000
 8009398:	40001800 	.word	0x40001800

0800939c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800939c:	b480      	push	{r7}
 800939e:	b083      	sub	sp, #12
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80093a4:	bf00      	nop
 80093a6:	370c      	adds	r7, #12
 80093a8:	46bd      	mov	sp, r7
 80093aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ae:	4770      	bx	lr

080093b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80093b0:	b480      	push	{r7}
 80093b2:	b083      	sub	sp, #12
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80093b8:	bf00      	nop
 80093ba:	370c      	adds	r7, #12
 80093bc:	46bd      	mov	sp, r7
 80093be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c2:	4770      	bx	lr

080093c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b082      	sub	sp, #8
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d101      	bne.n	80093d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80093d2:	2301      	movs	r3, #1
 80093d4:	e03f      	b.n	8009456 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80093dc:	b2db      	uxtb	r3, r3
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d106      	bne.n	80093f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	2200      	movs	r2, #0
 80093e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80093ea:	6878      	ldr	r0, [r7, #4]
 80093ec:	f7fc fa9e 	bl	800592c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	2224      	movs	r2, #36	; 0x24
 80093f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	68da      	ldr	r2, [r3, #12]
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009406:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009408:	6878      	ldr	r0, [r7, #4]
 800940a:	f000 fcd3 	bl	8009db4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	691a      	ldr	r2, [r3, #16]
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800941c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	695a      	ldr	r2, [r3, #20]
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800942c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	68da      	ldr	r2, [r3, #12]
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800943c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	2200      	movs	r2, #0
 8009442:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2220      	movs	r2, #32
 8009448:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2220      	movs	r2, #32
 8009450:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8009454:	2300      	movs	r3, #0
}
 8009456:	4618      	mov	r0, r3
 8009458:	3708      	adds	r7, #8
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}

0800945e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800945e:	b580      	push	{r7, lr}
 8009460:	b088      	sub	sp, #32
 8009462:	af02      	add	r7, sp, #8
 8009464:	60f8      	str	r0, [r7, #12]
 8009466:	60b9      	str	r1, [r7, #8]
 8009468:	603b      	str	r3, [r7, #0]
 800946a:	4613      	mov	r3, r2
 800946c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800946e:	2300      	movs	r3, #0
 8009470:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009478:	b2db      	uxtb	r3, r3
 800947a:	2b20      	cmp	r3, #32
 800947c:	f040 8083 	bne.w	8009586 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8009480:	68bb      	ldr	r3, [r7, #8]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d002      	beq.n	800948c <HAL_UART_Transmit+0x2e>
 8009486:	88fb      	ldrh	r3, [r7, #6]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d101      	bne.n	8009490 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800948c:	2301      	movs	r3, #1
 800948e:	e07b      	b.n	8009588 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009496:	2b01      	cmp	r3, #1
 8009498:	d101      	bne.n	800949e <HAL_UART_Transmit+0x40>
 800949a:	2302      	movs	r3, #2
 800949c:	e074      	b.n	8009588 <HAL_UART_Transmit+0x12a>
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	2201      	movs	r2, #1
 80094a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	2200      	movs	r2, #0
 80094aa:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	2221      	movs	r2, #33	; 0x21
 80094b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80094b4:	f7fc fc5a 	bl	8005d6c <HAL_GetTick>
 80094b8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	88fa      	ldrh	r2, [r7, #6]
 80094be:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	88fa      	ldrh	r2, [r7, #6]
 80094c4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	2200      	movs	r2, #0
 80094ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80094ce:	e042      	b.n	8009556 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80094d4:	b29b      	uxth	r3, r3
 80094d6:	3b01      	subs	r3, #1
 80094d8:	b29a      	uxth	r2, r3
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	689b      	ldr	r3, [r3, #8]
 80094e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80094e6:	d122      	bne.n	800952e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	9300      	str	r3, [sp, #0]
 80094ec:	697b      	ldr	r3, [r7, #20]
 80094ee:	2200      	movs	r2, #0
 80094f0:	2180      	movs	r1, #128	; 0x80
 80094f2:	68f8      	ldr	r0, [r7, #12]
 80094f4:	f000 fadc 	bl	8009ab0 <UART_WaitOnFlagUntilTimeout>
 80094f8:	4603      	mov	r3, r0
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d001      	beq.n	8009502 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80094fe:	2303      	movs	r3, #3
 8009500:	e042      	b.n	8009588 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8009502:	68bb      	ldr	r3, [r7, #8]
 8009504:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8009506:	693b      	ldr	r3, [r7, #16]
 8009508:	881b      	ldrh	r3, [r3, #0]
 800950a:	461a      	mov	r2, r3
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009514:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	691b      	ldr	r3, [r3, #16]
 800951a:	2b00      	cmp	r3, #0
 800951c:	d103      	bne.n	8009526 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800951e:	68bb      	ldr	r3, [r7, #8]
 8009520:	3302      	adds	r3, #2
 8009522:	60bb      	str	r3, [r7, #8]
 8009524:	e017      	b.n	8009556 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8009526:	68bb      	ldr	r3, [r7, #8]
 8009528:	3301      	adds	r3, #1
 800952a:	60bb      	str	r3, [r7, #8]
 800952c:	e013      	b.n	8009556 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800952e:	683b      	ldr	r3, [r7, #0]
 8009530:	9300      	str	r3, [sp, #0]
 8009532:	697b      	ldr	r3, [r7, #20]
 8009534:	2200      	movs	r2, #0
 8009536:	2180      	movs	r1, #128	; 0x80
 8009538:	68f8      	ldr	r0, [r7, #12]
 800953a:	f000 fab9 	bl	8009ab0 <UART_WaitOnFlagUntilTimeout>
 800953e:	4603      	mov	r3, r0
 8009540:	2b00      	cmp	r3, #0
 8009542:	d001      	beq.n	8009548 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8009544:	2303      	movs	r3, #3
 8009546:	e01f      	b.n	8009588 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8009548:	68bb      	ldr	r3, [r7, #8]
 800954a:	1c5a      	adds	r2, r3, #1
 800954c:	60ba      	str	r2, [r7, #8]
 800954e:	781a      	ldrb	r2, [r3, #0]
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800955a:	b29b      	uxth	r3, r3
 800955c:	2b00      	cmp	r3, #0
 800955e:	d1b7      	bne.n	80094d0 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	9300      	str	r3, [sp, #0]
 8009564:	697b      	ldr	r3, [r7, #20]
 8009566:	2200      	movs	r2, #0
 8009568:	2140      	movs	r1, #64	; 0x40
 800956a:	68f8      	ldr	r0, [r7, #12]
 800956c:	f000 faa0 	bl	8009ab0 <UART_WaitOnFlagUntilTimeout>
 8009570:	4603      	mov	r3, r0
 8009572:	2b00      	cmp	r3, #0
 8009574:	d001      	beq.n	800957a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8009576:	2303      	movs	r3, #3
 8009578:	e006      	b.n	8009588 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	2220      	movs	r2, #32
 800957e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8009582:	2300      	movs	r3, #0
 8009584:	e000      	b.n	8009588 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8009586:	2302      	movs	r3, #2
  }
}
 8009588:	4618      	mov	r0, r3
 800958a:	3718      	adds	r7, #24
 800958c:	46bd      	mov	sp, r7
 800958e:	bd80      	pop	{r7, pc}

08009590 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009590:	b580      	push	{r7, lr}
 8009592:	b086      	sub	sp, #24
 8009594:	af00      	add	r7, sp, #0
 8009596:	60f8      	str	r0, [r7, #12]
 8009598:	60b9      	str	r1, [r7, #8]
 800959a:	4613      	mov	r3, r2
 800959c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80095a4:	b2db      	uxtb	r3, r3
 80095a6:	2b20      	cmp	r3, #32
 80095a8:	d166      	bne.n	8009678 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80095aa:	68bb      	ldr	r3, [r7, #8]
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d002      	beq.n	80095b6 <HAL_UART_Receive_DMA+0x26>
 80095b0:	88fb      	ldrh	r3, [r7, #6]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d101      	bne.n	80095ba <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80095b6:	2301      	movs	r3, #1
 80095b8:	e05f      	b.n	800967a <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80095c0:	2b01      	cmp	r3, #1
 80095c2:	d101      	bne.n	80095c8 <HAL_UART_Receive_DMA+0x38>
 80095c4:	2302      	movs	r3, #2
 80095c6:	e058      	b.n	800967a <HAL_UART_Receive_DMA+0xea>
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	2201      	movs	r2, #1
 80095cc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80095d0:	68ba      	ldr	r2, [r7, #8]
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	88fa      	ldrh	r2, [r7, #6]
 80095da:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	2200      	movs	r2, #0
 80095e0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	2222      	movs	r2, #34	; 0x22
 80095e6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095ee:	4a25      	ldr	r2, [pc, #148]	; (8009684 <HAL_UART_Receive_DMA+0xf4>)
 80095f0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095f6:	4a24      	ldr	r2, [pc, #144]	; (8009688 <HAL_UART_Receive_DMA+0xf8>)
 80095f8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095fe:	4a23      	ldr	r2, [pc, #140]	; (800968c <HAL_UART_Receive_DMA+0xfc>)
 8009600:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009606:	2200      	movs	r2, #0
 8009608:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 800960a:	f107 0308 	add.w	r3, r7, #8
 800960e:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	3304      	adds	r3, #4
 800961a:	4619      	mov	r1, r3
 800961c:	697b      	ldr	r3, [r7, #20]
 800961e:	681a      	ldr	r2, [r3, #0]
 8009620:	88fb      	ldrh	r3, [r7, #6]
 8009622:	f7fd f985 	bl	8006930 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8009626:	2300      	movs	r3, #0
 8009628:	613b      	str	r3, [r7, #16]
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	613b      	str	r3, [r7, #16]
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	685b      	ldr	r3, [r3, #4]
 8009638:	613b      	str	r3, [r7, #16]
 800963a:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	2200      	movs	r2, #0
 8009640:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	68da      	ldr	r2, [r3, #12]
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009652:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	695a      	ldr	r2, [r3, #20]
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	f042 0201 	orr.w	r2, r2, #1
 8009662:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	695a      	ldr	r2, [r3, #20]
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009672:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8009674:	2300      	movs	r3, #0
 8009676:	e000      	b.n	800967a <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8009678:	2302      	movs	r3, #2
  }
}
 800967a:	4618      	mov	r0, r3
 800967c:	3718      	adds	r7, #24
 800967e:	46bd      	mov	sp, r7
 8009680:	bd80      	pop	{r7, pc}
 8009682:	bf00      	nop
 8009684:	08009999 	.word	0x08009999
 8009688:	08009a01 	.word	0x08009a01
 800968c:	08009a1d 	.word	0x08009a1d

08009690 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b084      	sub	sp, #16
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009698:	2300      	movs	r3, #0
 800969a:	60fb      	str	r3, [r7, #12]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	695b      	ldr	r3, [r3, #20]
 80096a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80096a6:	2b80      	cmp	r3, #128	; 0x80
 80096a8:	bf0c      	ite	eq
 80096aa:	2301      	moveq	r3, #1
 80096ac:	2300      	movne	r3, #0
 80096ae:	b2db      	uxtb	r3, r3
 80096b0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80096b8:	b2db      	uxtb	r3, r3
 80096ba:	2b21      	cmp	r3, #33	; 0x21
 80096bc:	d116      	bne.n	80096ec <HAL_UART_DMAStop+0x5c>
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d013      	beq.n	80096ec <HAL_UART_DMAStop+0x5c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	695a      	ldr	r2, [r3, #20]
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80096d2:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d004      	beq.n	80096e6 <HAL_UART_DMAStop+0x56>
    {
      HAL_DMA_Abort(huart->hdmatx);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096e0:	4618      	mov	r0, r3
 80096e2:	f7fd f97d 	bl	80069e0 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 80096e6:	6878      	ldr	r0, [r7, #4]
 80096e8:	f000 fa2c 	bl	8009b44 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	695b      	ldr	r3, [r3, #20]
 80096f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096f6:	2b40      	cmp	r3, #64	; 0x40
 80096f8:	bf0c      	ite	eq
 80096fa:	2301      	moveq	r3, #1
 80096fc:	2300      	movne	r3, #0
 80096fe:	b2db      	uxtb	r3, r3
 8009700:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009708:	b2db      	uxtb	r3, r3
 800970a:	2b22      	cmp	r3, #34	; 0x22
 800970c:	d116      	bne.n	800973c <HAL_UART_DMAStop+0xac>
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	2b00      	cmp	r3, #0
 8009712:	d013      	beq.n	800973c <HAL_UART_DMAStop+0xac>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	695a      	ldr	r2, [r3, #20]
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009722:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009728:	2b00      	cmp	r3, #0
 800972a:	d004      	beq.n	8009736 <HAL_UART_DMAStop+0xa6>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009730:	4618      	mov	r0, r3
 8009732:	f7fd f955 	bl	80069e0 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8009736:	6878      	ldr	r0, [r7, #4]
 8009738:	f000 fa1a 	bl	8009b70 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800973c:	2300      	movs	r3, #0
}
 800973e:	4618      	mov	r0, r3
 8009740:	3710      	adds	r7, #16
 8009742:	46bd      	mov	sp, r7
 8009744:	bd80      	pop	{r7, pc}
	...

08009748 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b088      	sub	sp, #32
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	68db      	ldr	r3, [r3, #12]
 800975e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	695b      	ldr	r3, [r3, #20]
 8009766:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8009768:	2300      	movs	r3, #0
 800976a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800976c:	2300      	movs	r3, #0
 800976e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009770:	69fb      	ldr	r3, [r7, #28]
 8009772:	f003 030f 	and.w	r3, r3, #15
 8009776:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8009778:	693b      	ldr	r3, [r7, #16]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d10d      	bne.n	800979a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800977e:	69fb      	ldr	r3, [r7, #28]
 8009780:	f003 0320 	and.w	r3, r3, #32
 8009784:	2b00      	cmp	r3, #0
 8009786:	d008      	beq.n	800979a <HAL_UART_IRQHandler+0x52>
 8009788:	69bb      	ldr	r3, [r7, #24]
 800978a:	f003 0320 	and.w	r3, r3, #32
 800978e:	2b00      	cmp	r3, #0
 8009790:	d003      	beq.n	800979a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8009792:	6878      	ldr	r0, [r7, #4]
 8009794:	f000 fa8c 	bl	8009cb0 <UART_Receive_IT>
      return;
 8009798:	e0d1      	b.n	800993e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800979a:	693b      	ldr	r3, [r7, #16]
 800979c:	2b00      	cmp	r3, #0
 800979e:	f000 80b0 	beq.w	8009902 <HAL_UART_IRQHandler+0x1ba>
 80097a2:	697b      	ldr	r3, [r7, #20]
 80097a4:	f003 0301 	and.w	r3, r3, #1
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d105      	bne.n	80097b8 <HAL_UART_IRQHandler+0x70>
 80097ac:	69bb      	ldr	r3, [r7, #24]
 80097ae:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	f000 80a5 	beq.w	8009902 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80097b8:	69fb      	ldr	r3, [r7, #28]
 80097ba:	f003 0301 	and.w	r3, r3, #1
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d00a      	beq.n	80097d8 <HAL_UART_IRQHandler+0x90>
 80097c2:	69bb      	ldr	r3, [r7, #24]
 80097c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d005      	beq.n	80097d8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80097d0:	f043 0201 	orr.w	r2, r3, #1
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80097d8:	69fb      	ldr	r3, [r7, #28]
 80097da:	f003 0304 	and.w	r3, r3, #4
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d00a      	beq.n	80097f8 <HAL_UART_IRQHandler+0xb0>
 80097e2:	697b      	ldr	r3, [r7, #20]
 80097e4:	f003 0301 	and.w	r3, r3, #1
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d005      	beq.n	80097f8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80097f0:	f043 0202 	orr.w	r2, r3, #2
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80097f8:	69fb      	ldr	r3, [r7, #28]
 80097fa:	f003 0302 	and.w	r3, r3, #2
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d00a      	beq.n	8009818 <HAL_UART_IRQHandler+0xd0>
 8009802:	697b      	ldr	r3, [r7, #20]
 8009804:	f003 0301 	and.w	r3, r3, #1
 8009808:	2b00      	cmp	r3, #0
 800980a:	d005      	beq.n	8009818 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009810:	f043 0204 	orr.w	r2, r3, #4
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8009818:	69fb      	ldr	r3, [r7, #28]
 800981a:	f003 0308 	and.w	r3, r3, #8
 800981e:	2b00      	cmp	r3, #0
 8009820:	d00f      	beq.n	8009842 <HAL_UART_IRQHandler+0xfa>
 8009822:	69bb      	ldr	r3, [r7, #24]
 8009824:	f003 0320 	and.w	r3, r3, #32
 8009828:	2b00      	cmp	r3, #0
 800982a:	d104      	bne.n	8009836 <HAL_UART_IRQHandler+0xee>
 800982c:	697b      	ldr	r3, [r7, #20]
 800982e:	f003 0301 	and.w	r3, r3, #1
 8009832:	2b00      	cmp	r3, #0
 8009834:	d005      	beq.n	8009842 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800983a:	f043 0208 	orr.w	r2, r3, #8
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009846:	2b00      	cmp	r3, #0
 8009848:	d078      	beq.n	800993c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800984a:	69fb      	ldr	r3, [r7, #28]
 800984c:	f003 0320 	and.w	r3, r3, #32
 8009850:	2b00      	cmp	r3, #0
 8009852:	d007      	beq.n	8009864 <HAL_UART_IRQHandler+0x11c>
 8009854:	69bb      	ldr	r3, [r7, #24]
 8009856:	f003 0320 	and.w	r3, r3, #32
 800985a:	2b00      	cmp	r3, #0
 800985c:	d002      	beq.n	8009864 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800985e:	6878      	ldr	r0, [r7, #4]
 8009860:	f000 fa26 	bl	8009cb0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	695b      	ldr	r3, [r3, #20]
 800986a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800986e:	2b40      	cmp	r3, #64	; 0x40
 8009870:	bf0c      	ite	eq
 8009872:	2301      	moveq	r3, #1
 8009874:	2300      	movne	r3, #0
 8009876:	b2db      	uxtb	r3, r3
 8009878:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800987e:	f003 0308 	and.w	r3, r3, #8
 8009882:	2b00      	cmp	r3, #0
 8009884:	d102      	bne.n	800988c <HAL_UART_IRQHandler+0x144>
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d031      	beq.n	80098f0 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800988c:	6878      	ldr	r0, [r7, #4]
 800988e:	f000 f96f 	bl	8009b70 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	695b      	ldr	r3, [r3, #20]
 8009898:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800989c:	2b40      	cmp	r3, #64	; 0x40
 800989e:	d123      	bne.n	80098e8 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	695a      	ldr	r2, [r3, #20]
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80098ae:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d013      	beq.n	80098e0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098bc:	4a21      	ldr	r2, [pc, #132]	; (8009944 <HAL_UART_IRQHandler+0x1fc>)
 80098be:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098c4:	4618      	mov	r0, r3
 80098c6:	f7fd f8fb 	bl	8006ac0 <HAL_DMA_Abort_IT>
 80098ca:	4603      	mov	r3, r0
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d016      	beq.n	80098fe <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80098d6:	687a      	ldr	r2, [r7, #4]
 80098d8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80098da:	4610      	mov	r0, r2
 80098dc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80098de:	e00e      	b.n	80098fe <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80098e0:	6878      	ldr	r0, [r7, #4]
 80098e2:	f000 f84f 	bl	8009984 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80098e6:	e00a      	b.n	80098fe <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80098e8:	6878      	ldr	r0, [r7, #4]
 80098ea:	f000 f84b 	bl	8009984 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80098ee:	e006      	b.n	80098fe <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80098f0:	6878      	ldr	r0, [r7, #4]
 80098f2:	f000 f847 	bl	8009984 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	2200      	movs	r2, #0
 80098fa:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80098fc:	e01e      	b.n	800993c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80098fe:	bf00      	nop
    return;
 8009900:	e01c      	b.n	800993c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009902:	69fb      	ldr	r3, [r7, #28]
 8009904:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009908:	2b00      	cmp	r3, #0
 800990a:	d008      	beq.n	800991e <HAL_UART_IRQHandler+0x1d6>
 800990c:	69bb      	ldr	r3, [r7, #24]
 800990e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009912:	2b00      	cmp	r3, #0
 8009914:	d003      	beq.n	800991e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8009916:	6878      	ldr	r0, [r7, #4]
 8009918:	f000 f95c 	bl	8009bd4 <UART_Transmit_IT>
    return;
 800991c:	e00f      	b.n	800993e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800991e:	69fb      	ldr	r3, [r7, #28]
 8009920:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009924:	2b00      	cmp	r3, #0
 8009926:	d00a      	beq.n	800993e <HAL_UART_IRQHandler+0x1f6>
 8009928:	69bb      	ldr	r3, [r7, #24]
 800992a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800992e:	2b00      	cmp	r3, #0
 8009930:	d005      	beq.n	800993e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8009932:	6878      	ldr	r0, [r7, #4]
 8009934:	f000 f9a4 	bl	8009c80 <UART_EndTransmit_IT>
    return;
 8009938:	bf00      	nop
 800993a:	e000      	b.n	800993e <HAL_UART_IRQHandler+0x1f6>
    return;
 800993c:	bf00      	nop
  }
}
 800993e:	3720      	adds	r7, #32
 8009940:	46bd      	mov	sp, r7
 8009942:	bd80      	pop	{r7, pc}
 8009944:	08009bad 	.word	0x08009bad

08009948 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009948:	b480      	push	{r7}
 800994a:	b083      	sub	sp, #12
 800994c:	af00      	add	r7, sp, #0
 800994e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009950:	bf00      	nop
 8009952:	370c      	adds	r7, #12
 8009954:	46bd      	mov	sp, r7
 8009956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995a:	4770      	bx	lr

0800995c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800995c:	b480      	push	{r7}
 800995e:	b083      	sub	sp, #12
 8009960:	af00      	add	r7, sp, #0
 8009962:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009964:	bf00      	nop
 8009966:	370c      	adds	r7, #12
 8009968:	46bd      	mov	sp, r7
 800996a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996e:	4770      	bx	lr

08009970 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009970:	b480      	push	{r7}
 8009972:	b083      	sub	sp, #12
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009978:	bf00      	nop
 800997a:	370c      	adds	r7, #12
 800997c:	46bd      	mov	sp, r7
 800997e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009982:	4770      	bx	lr

08009984 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009984:	b480      	push	{r7}
 8009986:	b083      	sub	sp, #12
 8009988:	af00      	add	r7, sp, #0
 800998a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800998c:	bf00      	nop
 800998e:	370c      	adds	r7, #12
 8009990:	46bd      	mov	sp, r7
 8009992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009996:	4770      	bx	lr

08009998 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009998:	b580      	push	{r7, lr}
 800999a:	b084      	sub	sp, #16
 800999c:	af00      	add	r7, sp, #0
 800999e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099a4:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d11e      	bne.n	80099f2 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	2200      	movs	r2, #0
 80099b8:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	68da      	ldr	r2, [r3, #12]
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80099c8:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	695a      	ldr	r2, [r3, #20]
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	f022 0201 	bic.w	r2, r2, #1
 80099d8:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	695a      	ldr	r2, [r3, #20]
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80099e8:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	2220      	movs	r2, #32
 80099ee:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80099f2:	68f8      	ldr	r0, [r7, #12]
 80099f4:	f7ff ffb2 	bl	800995c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80099f8:	bf00      	nop
 80099fa:	3710      	adds	r7, #16
 80099fc:	46bd      	mov	sp, r7
 80099fe:	bd80      	pop	{r7, pc}

08009a00 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009a00:	b580      	push	{r7, lr}
 8009a02:	b084      	sub	sp, #16
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a0c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8009a0e:	68f8      	ldr	r0, [r7, #12]
 8009a10:	f7ff ffae 	bl	8009970 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009a14:	bf00      	nop
 8009a16:	3710      	adds	r7, #16
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	bd80      	pop	{r7, pc}

08009a1c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	b084      	sub	sp, #16
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009a24:	2300      	movs	r3, #0
 8009a26:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a2c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009a2e:	68bb      	ldr	r3, [r7, #8]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	695b      	ldr	r3, [r3, #20]
 8009a34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a38:	2b80      	cmp	r3, #128	; 0x80
 8009a3a:	bf0c      	ite	eq
 8009a3c:	2301      	moveq	r3, #1
 8009a3e:	2300      	movne	r3, #0
 8009a40:	b2db      	uxtb	r3, r3
 8009a42:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009a44:	68bb      	ldr	r3, [r7, #8]
 8009a46:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009a4a:	b2db      	uxtb	r3, r3
 8009a4c:	2b21      	cmp	r3, #33	; 0x21
 8009a4e:	d108      	bne.n	8009a62 <UART_DMAError+0x46>
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d005      	beq.n	8009a62 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009a56:	68bb      	ldr	r3, [r7, #8]
 8009a58:	2200      	movs	r2, #0
 8009a5a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8009a5c:	68b8      	ldr	r0, [r7, #8]
 8009a5e:	f000 f871 	bl	8009b44 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009a62:	68bb      	ldr	r3, [r7, #8]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	695b      	ldr	r3, [r3, #20]
 8009a68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a6c:	2b40      	cmp	r3, #64	; 0x40
 8009a6e:	bf0c      	ite	eq
 8009a70:	2301      	moveq	r3, #1
 8009a72:	2300      	movne	r3, #0
 8009a74:	b2db      	uxtb	r3, r3
 8009a76:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009a78:	68bb      	ldr	r3, [r7, #8]
 8009a7a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009a7e:	b2db      	uxtb	r3, r3
 8009a80:	2b22      	cmp	r3, #34	; 0x22
 8009a82:	d108      	bne.n	8009a96 <UART_DMAError+0x7a>
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d005      	beq.n	8009a96 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009a8a:	68bb      	ldr	r3, [r7, #8]
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8009a90:	68b8      	ldr	r0, [r7, #8]
 8009a92:	f000 f86d 	bl	8009b70 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009a96:	68bb      	ldr	r3, [r7, #8]
 8009a98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a9a:	f043 0210 	orr.w	r2, r3, #16
 8009a9e:	68bb      	ldr	r3, [r7, #8]
 8009aa0:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009aa2:	68b8      	ldr	r0, [r7, #8]
 8009aa4:	f7ff ff6e 	bl	8009984 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009aa8:	bf00      	nop
 8009aaa:	3710      	adds	r7, #16
 8009aac:	46bd      	mov	sp, r7
 8009aae:	bd80      	pop	{r7, pc}

08009ab0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b084      	sub	sp, #16
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	60f8      	str	r0, [r7, #12]
 8009ab8:	60b9      	str	r1, [r7, #8]
 8009aba:	603b      	str	r3, [r7, #0]
 8009abc:	4613      	mov	r3, r2
 8009abe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009ac0:	e02c      	b.n	8009b1c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009ac2:	69bb      	ldr	r3, [r7, #24]
 8009ac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ac8:	d028      	beq.n	8009b1c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009aca:	69bb      	ldr	r3, [r7, #24]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d007      	beq.n	8009ae0 <UART_WaitOnFlagUntilTimeout+0x30>
 8009ad0:	f7fc f94c 	bl	8005d6c <HAL_GetTick>
 8009ad4:	4602      	mov	r2, r0
 8009ad6:	683b      	ldr	r3, [r7, #0]
 8009ad8:	1ad3      	subs	r3, r2, r3
 8009ada:	69ba      	ldr	r2, [r7, #24]
 8009adc:	429a      	cmp	r2, r3
 8009ade:	d21d      	bcs.n	8009b1c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	68da      	ldr	r2, [r3, #12]
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009aee:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	695a      	ldr	r2, [r3, #20]
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	f022 0201 	bic.w	r2, r2, #1
 8009afe:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	2220      	movs	r2, #32
 8009b04:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	2220      	movs	r2, #32
 8009b0c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	2200      	movs	r2, #0
 8009b14:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8009b18:	2303      	movs	r3, #3
 8009b1a:	e00f      	b.n	8009b3c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	681a      	ldr	r2, [r3, #0]
 8009b22:	68bb      	ldr	r3, [r7, #8]
 8009b24:	4013      	ands	r3, r2
 8009b26:	68ba      	ldr	r2, [r7, #8]
 8009b28:	429a      	cmp	r2, r3
 8009b2a:	bf0c      	ite	eq
 8009b2c:	2301      	moveq	r3, #1
 8009b2e:	2300      	movne	r3, #0
 8009b30:	b2db      	uxtb	r3, r3
 8009b32:	461a      	mov	r2, r3
 8009b34:	79fb      	ldrb	r3, [r7, #7]
 8009b36:	429a      	cmp	r2, r3
 8009b38:	d0c3      	beq.n	8009ac2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009b3a:	2300      	movs	r3, #0
}
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	3710      	adds	r7, #16
 8009b40:	46bd      	mov	sp, r7
 8009b42:	bd80      	pop	{r7, pc}

08009b44 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009b44:	b480      	push	{r7}
 8009b46:	b083      	sub	sp, #12
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	68da      	ldr	r2, [r3, #12]
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8009b5a:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	2220      	movs	r2, #32
 8009b60:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8009b64:	bf00      	nop
 8009b66:	370c      	adds	r7, #12
 8009b68:	46bd      	mov	sp, r7
 8009b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b6e:	4770      	bx	lr

08009b70 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009b70:	b480      	push	{r7}
 8009b72:	b083      	sub	sp, #12
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	68da      	ldr	r2, [r3, #12]
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009b86:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	695a      	ldr	r2, [r3, #20]
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	f022 0201 	bic.w	r2, r2, #1
 8009b96:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	2220      	movs	r2, #32
 8009b9c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8009ba0:	bf00      	nop
 8009ba2:	370c      	adds	r7, #12
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009baa:	4770      	bx	lr

08009bac <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009bac:	b580      	push	{r7, lr}
 8009bae:	b084      	sub	sp, #16
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bb8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	2200      	movs	r2, #0
 8009bc4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009bc6:	68f8      	ldr	r0, [r7, #12]
 8009bc8:	f7ff fedc 	bl	8009984 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009bcc:	bf00      	nop
 8009bce:	3710      	adds	r7, #16
 8009bd0:	46bd      	mov	sp, r7
 8009bd2:	bd80      	pop	{r7, pc}

08009bd4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009bd4:	b480      	push	{r7}
 8009bd6:	b085      	sub	sp, #20
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009be2:	b2db      	uxtb	r3, r3
 8009be4:	2b21      	cmp	r3, #33	; 0x21
 8009be6:	d144      	bne.n	8009c72 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	689b      	ldr	r3, [r3, #8]
 8009bec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009bf0:	d11a      	bne.n	8009c28 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	6a1b      	ldr	r3, [r3, #32]
 8009bf6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	881b      	ldrh	r3, [r3, #0]
 8009bfc:	461a      	mov	r2, r3
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009c06:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	691b      	ldr	r3, [r3, #16]
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d105      	bne.n	8009c1c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	6a1b      	ldr	r3, [r3, #32]
 8009c14:	1c9a      	adds	r2, r3, #2
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	621a      	str	r2, [r3, #32]
 8009c1a:	e00e      	b.n	8009c3a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	6a1b      	ldr	r3, [r3, #32]
 8009c20:	1c5a      	adds	r2, r3, #1
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	621a      	str	r2, [r3, #32]
 8009c26:	e008      	b.n	8009c3a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	6a1b      	ldr	r3, [r3, #32]
 8009c2c:	1c59      	adds	r1, r3, #1
 8009c2e:	687a      	ldr	r2, [r7, #4]
 8009c30:	6211      	str	r1, [r2, #32]
 8009c32:	781a      	ldrb	r2, [r3, #0]
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009c3e:	b29b      	uxth	r3, r3
 8009c40:	3b01      	subs	r3, #1
 8009c42:	b29b      	uxth	r3, r3
 8009c44:	687a      	ldr	r2, [r7, #4]
 8009c46:	4619      	mov	r1, r3
 8009c48:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d10f      	bne.n	8009c6e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	68da      	ldr	r2, [r3, #12]
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009c5c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	68da      	ldr	r2, [r3, #12]
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009c6c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009c6e:	2300      	movs	r3, #0
 8009c70:	e000      	b.n	8009c74 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8009c72:	2302      	movs	r3, #2
  }
}
 8009c74:	4618      	mov	r0, r3
 8009c76:	3714      	adds	r7, #20
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7e:	4770      	bx	lr

08009c80 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b082      	sub	sp, #8
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	68da      	ldr	r2, [r3, #12]
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009c96:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2220      	movs	r2, #32
 8009c9c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009ca0:	6878      	ldr	r0, [r7, #4]
 8009ca2:	f7ff fe51 	bl	8009948 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009ca6:	2300      	movs	r3, #0
}
 8009ca8:	4618      	mov	r0, r3
 8009caa:	3708      	adds	r7, #8
 8009cac:	46bd      	mov	sp, r7
 8009cae:	bd80      	pop	{r7, pc}

08009cb0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009cb0:	b580      	push	{r7, lr}
 8009cb2:	b084      	sub	sp, #16
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009cbe:	b2db      	uxtb	r3, r3
 8009cc0:	2b22      	cmp	r3, #34	; 0x22
 8009cc2:	d171      	bne.n	8009da8 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	689b      	ldr	r3, [r3, #8]
 8009cc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009ccc:	d123      	bne.n	8009d16 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cd2:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	691b      	ldr	r3, [r3, #16]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d10e      	bne.n	8009cfa <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	685b      	ldr	r3, [r3, #4]
 8009ce2:	b29b      	uxth	r3, r3
 8009ce4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ce8:	b29a      	uxth	r2, r3
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cf2:	1c9a      	adds	r2, r3, #2
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	629a      	str	r2, [r3, #40]	; 0x28
 8009cf8:	e029      	b.n	8009d4e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	685b      	ldr	r3, [r3, #4]
 8009d00:	b29b      	uxth	r3, r3
 8009d02:	b2db      	uxtb	r3, r3
 8009d04:	b29a      	uxth	r2, r3
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d0e:	1c5a      	adds	r2, r3, #1
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	629a      	str	r2, [r3, #40]	; 0x28
 8009d14:	e01b      	b.n	8009d4e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	691b      	ldr	r3, [r3, #16]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d10a      	bne.n	8009d34 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	6858      	ldr	r0, [r3, #4]
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d28:	1c59      	adds	r1, r3, #1
 8009d2a:	687a      	ldr	r2, [r7, #4]
 8009d2c:	6291      	str	r1, [r2, #40]	; 0x28
 8009d2e:	b2c2      	uxtb	r2, r0
 8009d30:	701a      	strb	r2, [r3, #0]
 8009d32:	e00c      	b.n	8009d4e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	685b      	ldr	r3, [r3, #4]
 8009d3a:	b2da      	uxtb	r2, r3
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d40:	1c58      	adds	r0, r3, #1
 8009d42:	6879      	ldr	r1, [r7, #4]
 8009d44:	6288      	str	r0, [r1, #40]	; 0x28
 8009d46:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009d4a:	b2d2      	uxtb	r2, r2
 8009d4c:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009d52:	b29b      	uxth	r3, r3
 8009d54:	3b01      	subs	r3, #1
 8009d56:	b29b      	uxth	r3, r3
 8009d58:	687a      	ldr	r2, [r7, #4]
 8009d5a:	4619      	mov	r1, r3
 8009d5c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d120      	bne.n	8009da4 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	68da      	ldr	r2, [r3, #12]
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	f022 0220 	bic.w	r2, r2, #32
 8009d70:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	68da      	ldr	r2, [r3, #12]
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009d80:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	695a      	ldr	r2, [r3, #20]
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	f022 0201 	bic.w	r2, r2, #1
 8009d90:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	2220      	movs	r2, #32
 8009d96:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8009d9a:	6878      	ldr	r0, [r7, #4]
 8009d9c:	f7ff fdde 	bl	800995c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8009da0:	2300      	movs	r3, #0
 8009da2:	e002      	b.n	8009daa <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8009da4:	2300      	movs	r3, #0
 8009da6:	e000      	b.n	8009daa <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8009da8:	2302      	movs	r3, #2
  }
}
 8009daa:	4618      	mov	r0, r3
 8009dac:	3710      	adds	r7, #16
 8009dae:	46bd      	mov	sp, r7
 8009db0:	bd80      	pop	{r7, pc}
	...

08009db4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009db4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009db8:	b085      	sub	sp, #20
 8009dba:	af00      	add	r7, sp, #0
 8009dbc:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	691b      	ldr	r3, [r3, #16]
 8009dc4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	68da      	ldr	r2, [r3, #12]
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	430a      	orrs	r2, r1
 8009dd2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	689a      	ldr	r2, [r3, #8]
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	691b      	ldr	r3, [r3, #16]
 8009ddc:	431a      	orrs	r2, r3
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	695b      	ldr	r3, [r3, #20]
 8009de2:	431a      	orrs	r2, r3
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	69db      	ldr	r3, [r3, #28]
 8009de8:	4313      	orrs	r3, r2
 8009dea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	68db      	ldr	r3, [r3, #12]
 8009df2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8009df6:	f023 030c 	bic.w	r3, r3, #12
 8009dfa:	687a      	ldr	r2, [r7, #4]
 8009dfc:	6812      	ldr	r2, [r2, #0]
 8009dfe:	68f9      	ldr	r1, [r7, #12]
 8009e00:	430b      	orrs	r3, r1
 8009e02:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	695b      	ldr	r3, [r3, #20]
 8009e0a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	699a      	ldr	r2, [r3, #24]
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	430a      	orrs	r2, r1
 8009e18:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	69db      	ldr	r3, [r3, #28]
 8009e1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009e22:	f040 818b 	bne.w	800a13c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	4ac1      	ldr	r2, [pc, #772]	; (800a130 <UART_SetConfig+0x37c>)
 8009e2c:	4293      	cmp	r3, r2
 8009e2e:	d005      	beq.n	8009e3c <UART_SetConfig+0x88>
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	4abf      	ldr	r2, [pc, #764]	; (800a134 <UART_SetConfig+0x380>)
 8009e36:	4293      	cmp	r3, r2
 8009e38:	f040 80bd 	bne.w	8009fb6 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009e3c:	f7fe fea4 	bl	8008b88 <HAL_RCC_GetPCLK2Freq>
 8009e40:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009e42:	68bb      	ldr	r3, [r7, #8]
 8009e44:	461d      	mov	r5, r3
 8009e46:	f04f 0600 	mov.w	r6, #0
 8009e4a:	46a8      	mov	r8, r5
 8009e4c:	46b1      	mov	r9, r6
 8009e4e:	eb18 0308 	adds.w	r3, r8, r8
 8009e52:	eb49 0409 	adc.w	r4, r9, r9
 8009e56:	4698      	mov	r8, r3
 8009e58:	46a1      	mov	r9, r4
 8009e5a:	eb18 0805 	adds.w	r8, r8, r5
 8009e5e:	eb49 0906 	adc.w	r9, r9, r6
 8009e62:	f04f 0100 	mov.w	r1, #0
 8009e66:	f04f 0200 	mov.w	r2, #0
 8009e6a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8009e6e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009e72:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009e76:	4688      	mov	r8, r1
 8009e78:	4691      	mov	r9, r2
 8009e7a:	eb18 0005 	adds.w	r0, r8, r5
 8009e7e:	eb49 0106 	adc.w	r1, r9, r6
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	685b      	ldr	r3, [r3, #4]
 8009e86:	461d      	mov	r5, r3
 8009e88:	f04f 0600 	mov.w	r6, #0
 8009e8c:	196b      	adds	r3, r5, r5
 8009e8e:	eb46 0406 	adc.w	r4, r6, r6
 8009e92:	461a      	mov	r2, r3
 8009e94:	4623      	mov	r3, r4
 8009e96:	f7f6 ff0f 	bl	8000cb8 <__aeabi_uldivmod>
 8009e9a:	4603      	mov	r3, r0
 8009e9c:	460c      	mov	r4, r1
 8009e9e:	461a      	mov	r2, r3
 8009ea0:	4ba5      	ldr	r3, [pc, #660]	; (800a138 <UART_SetConfig+0x384>)
 8009ea2:	fba3 2302 	umull	r2, r3, r3, r2
 8009ea6:	095b      	lsrs	r3, r3, #5
 8009ea8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009eac:	68bb      	ldr	r3, [r7, #8]
 8009eae:	461d      	mov	r5, r3
 8009eb0:	f04f 0600 	mov.w	r6, #0
 8009eb4:	46a9      	mov	r9, r5
 8009eb6:	46b2      	mov	sl, r6
 8009eb8:	eb19 0309 	adds.w	r3, r9, r9
 8009ebc:	eb4a 040a 	adc.w	r4, sl, sl
 8009ec0:	4699      	mov	r9, r3
 8009ec2:	46a2      	mov	sl, r4
 8009ec4:	eb19 0905 	adds.w	r9, r9, r5
 8009ec8:	eb4a 0a06 	adc.w	sl, sl, r6
 8009ecc:	f04f 0100 	mov.w	r1, #0
 8009ed0:	f04f 0200 	mov.w	r2, #0
 8009ed4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009ed8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009edc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009ee0:	4689      	mov	r9, r1
 8009ee2:	4692      	mov	sl, r2
 8009ee4:	eb19 0005 	adds.w	r0, r9, r5
 8009ee8:	eb4a 0106 	adc.w	r1, sl, r6
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	685b      	ldr	r3, [r3, #4]
 8009ef0:	461d      	mov	r5, r3
 8009ef2:	f04f 0600 	mov.w	r6, #0
 8009ef6:	196b      	adds	r3, r5, r5
 8009ef8:	eb46 0406 	adc.w	r4, r6, r6
 8009efc:	461a      	mov	r2, r3
 8009efe:	4623      	mov	r3, r4
 8009f00:	f7f6 feda 	bl	8000cb8 <__aeabi_uldivmod>
 8009f04:	4603      	mov	r3, r0
 8009f06:	460c      	mov	r4, r1
 8009f08:	461a      	mov	r2, r3
 8009f0a:	4b8b      	ldr	r3, [pc, #556]	; (800a138 <UART_SetConfig+0x384>)
 8009f0c:	fba3 1302 	umull	r1, r3, r3, r2
 8009f10:	095b      	lsrs	r3, r3, #5
 8009f12:	2164      	movs	r1, #100	; 0x64
 8009f14:	fb01 f303 	mul.w	r3, r1, r3
 8009f18:	1ad3      	subs	r3, r2, r3
 8009f1a:	00db      	lsls	r3, r3, #3
 8009f1c:	3332      	adds	r3, #50	; 0x32
 8009f1e:	4a86      	ldr	r2, [pc, #536]	; (800a138 <UART_SetConfig+0x384>)
 8009f20:	fba2 2303 	umull	r2, r3, r2, r3
 8009f24:	095b      	lsrs	r3, r3, #5
 8009f26:	005b      	lsls	r3, r3, #1
 8009f28:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009f2c:	4498      	add	r8, r3
 8009f2e:	68bb      	ldr	r3, [r7, #8]
 8009f30:	461d      	mov	r5, r3
 8009f32:	f04f 0600 	mov.w	r6, #0
 8009f36:	46a9      	mov	r9, r5
 8009f38:	46b2      	mov	sl, r6
 8009f3a:	eb19 0309 	adds.w	r3, r9, r9
 8009f3e:	eb4a 040a 	adc.w	r4, sl, sl
 8009f42:	4699      	mov	r9, r3
 8009f44:	46a2      	mov	sl, r4
 8009f46:	eb19 0905 	adds.w	r9, r9, r5
 8009f4a:	eb4a 0a06 	adc.w	sl, sl, r6
 8009f4e:	f04f 0100 	mov.w	r1, #0
 8009f52:	f04f 0200 	mov.w	r2, #0
 8009f56:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009f5a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009f5e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009f62:	4689      	mov	r9, r1
 8009f64:	4692      	mov	sl, r2
 8009f66:	eb19 0005 	adds.w	r0, r9, r5
 8009f6a:	eb4a 0106 	adc.w	r1, sl, r6
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	685b      	ldr	r3, [r3, #4]
 8009f72:	461d      	mov	r5, r3
 8009f74:	f04f 0600 	mov.w	r6, #0
 8009f78:	196b      	adds	r3, r5, r5
 8009f7a:	eb46 0406 	adc.w	r4, r6, r6
 8009f7e:	461a      	mov	r2, r3
 8009f80:	4623      	mov	r3, r4
 8009f82:	f7f6 fe99 	bl	8000cb8 <__aeabi_uldivmod>
 8009f86:	4603      	mov	r3, r0
 8009f88:	460c      	mov	r4, r1
 8009f8a:	461a      	mov	r2, r3
 8009f8c:	4b6a      	ldr	r3, [pc, #424]	; (800a138 <UART_SetConfig+0x384>)
 8009f8e:	fba3 1302 	umull	r1, r3, r3, r2
 8009f92:	095b      	lsrs	r3, r3, #5
 8009f94:	2164      	movs	r1, #100	; 0x64
 8009f96:	fb01 f303 	mul.w	r3, r1, r3
 8009f9a:	1ad3      	subs	r3, r2, r3
 8009f9c:	00db      	lsls	r3, r3, #3
 8009f9e:	3332      	adds	r3, #50	; 0x32
 8009fa0:	4a65      	ldr	r2, [pc, #404]	; (800a138 <UART_SetConfig+0x384>)
 8009fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8009fa6:	095b      	lsrs	r3, r3, #5
 8009fa8:	f003 0207 	and.w	r2, r3, #7
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	4442      	add	r2, r8
 8009fb2:	609a      	str	r2, [r3, #8]
 8009fb4:	e26f      	b.n	800a496 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009fb6:	f7fe fdd3 	bl	8008b60 <HAL_RCC_GetPCLK1Freq>
 8009fba:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009fbc:	68bb      	ldr	r3, [r7, #8]
 8009fbe:	461d      	mov	r5, r3
 8009fc0:	f04f 0600 	mov.w	r6, #0
 8009fc4:	46a8      	mov	r8, r5
 8009fc6:	46b1      	mov	r9, r6
 8009fc8:	eb18 0308 	adds.w	r3, r8, r8
 8009fcc:	eb49 0409 	adc.w	r4, r9, r9
 8009fd0:	4698      	mov	r8, r3
 8009fd2:	46a1      	mov	r9, r4
 8009fd4:	eb18 0805 	adds.w	r8, r8, r5
 8009fd8:	eb49 0906 	adc.w	r9, r9, r6
 8009fdc:	f04f 0100 	mov.w	r1, #0
 8009fe0:	f04f 0200 	mov.w	r2, #0
 8009fe4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8009fe8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009fec:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009ff0:	4688      	mov	r8, r1
 8009ff2:	4691      	mov	r9, r2
 8009ff4:	eb18 0005 	adds.w	r0, r8, r5
 8009ff8:	eb49 0106 	adc.w	r1, r9, r6
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	685b      	ldr	r3, [r3, #4]
 800a000:	461d      	mov	r5, r3
 800a002:	f04f 0600 	mov.w	r6, #0
 800a006:	196b      	adds	r3, r5, r5
 800a008:	eb46 0406 	adc.w	r4, r6, r6
 800a00c:	461a      	mov	r2, r3
 800a00e:	4623      	mov	r3, r4
 800a010:	f7f6 fe52 	bl	8000cb8 <__aeabi_uldivmod>
 800a014:	4603      	mov	r3, r0
 800a016:	460c      	mov	r4, r1
 800a018:	461a      	mov	r2, r3
 800a01a:	4b47      	ldr	r3, [pc, #284]	; (800a138 <UART_SetConfig+0x384>)
 800a01c:	fba3 2302 	umull	r2, r3, r3, r2
 800a020:	095b      	lsrs	r3, r3, #5
 800a022:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a026:	68bb      	ldr	r3, [r7, #8]
 800a028:	461d      	mov	r5, r3
 800a02a:	f04f 0600 	mov.w	r6, #0
 800a02e:	46a9      	mov	r9, r5
 800a030:	46b2      	mov	sl, r6
 800a032:	eb19 0309 	adds.w	r3, r9, r9
 800a036:	eb4a 040a 	adc.w	r4, sl, sl
 800a03a:	4699      	mov	r9, r3
 800a03c:	46a2      	mov	sl, r4
 800a03e:	eb19 0905 	adds.w	r9, r9, r5
 800a042:	eb4a 0a06 	adc.w	sl, sl, r6
 800a046:	f04f 0100 	mov.w	r1, #0
 800a04a:	f04f 0200 	mov.w	r2, #0
 800a04e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a052:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a056:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a05a:	4689      	mov	r9, r1
 800a05c:	4692      	mov	sl, r2
 800a05e:	eb19 0005 	adds.w	r0, r9, r5
 800a062:	eb4a 0106 	adc.w	r1, sl, r6
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	685b      	ldr	r3, [r3, #4]
 800a06a:	461d      	mov	r5, r3
 800a06c:	f04f 0600 	mov.w	r6, #0
 800a070:	196b      	adds	r3, r5, r5
 800a072:	eb46 0406 	adc.w	r4, r6, r6
 800a076:	461a      	mov	r2, r3
 800a078:	4623      	mov	r3, r4
 800a07a:	f7f6 fe1d 	bl	8000cb8 <__aeabi_uldivmod>
 800a07e:	4603      	mov	r3, r0
 800a080:	460c      	mov	r4, r1
 800a082:	461a      	mov	r2, r3
 800a084:	4b2c      	ldr	r3, [pc, #176]	; (800a138 <UART_SetConfig+0x384>)
 800a086:	fba3 1302 	umull	r1, r3, r3, r2
 800a08a:	095b      	lsrs	r3, r3, #5
 800a08c:	2164      	movs	r1, #100	; 0x64
 800a08e:	fb01 f303 	mul.w	r3, r1, r3
 800a092:	1ad3      	subs	r3, r2, r3
 800a094:	00db      	lsls	r3, r3, #3
 800a096:	3332      	adds	r3, #50	; 0x32
 800a098:	4a27      	ldr	r2, [pc, #156]	; (800a138 <UART_SetConfig+0x384>)
 800a09a:	fba2 2303 	umull	r2, r3, r2, r3
 800a09e:	095b      	lsrs	r3, r3, #5
 800a0a0:	005b      	lsls	r3, r3, #1
 800a0a2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a0a6:	4498      	add	r8, r3
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	461d      	mov	r5, r3
 800a0ac:	f04f 0600 	mov.w	r6, #0
 800a0b0:	46a9      	mov	r9, r5
 800a0b2:	46b2      	mov	sl, r6
 800a0b4:	eb19 0309 	adds.w	r3, r9, r9
 800a0b8:	eb4a 040a 	adc.w	r4, sl, sl
 800a0bc:	4699      	mov	r9, r3
 800a0be:	46a2      	mov	sl, r4
 800a0c0:	eb19 0905 	adds.w	r9, r9, r5
 800a0c4:	eb4a 0a06 	adc.w	sl, sl, r6
 800a0c8:	f04f 0100 	mov.w	r1, #0
 800a0cc:	f04f 0200 	mov.w	r2, #0
 800a0d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a0d4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a0d8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a0dc:	4689      	mov	r9, r1
 800a0de:	4692      	mov	sl, r2
 800a0e0:	eb19 0005 	adds.w	r0, r9, r5
 800a0e4:	eb4a 0106 	adc.w	r1, sl, r6
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	685b      	ldr	r3, [r3, #4]
 800a0ec:	461d      	mov	r5, r3
 800a0ee:	f04f 0600 	mov.w	r6, #0
 800a0f2:	196b      	adds	r3, r5, r5
 800a0f4:	eb46 0406 	adc.w	r4, r6, r6
 800a0f8:	461a      	mov	r2, r3
 800a0fa:	4623      	mov	r3, r4
 800a0fc:	f7f6 fddc 	bl	8000cb8 <__aeabi_uldivmod>
 800a100:	4603      	mov	r3, r0
 800a102:	460c      	mov	r4, r1
 800a104:	461a      	mov	r2, r3
 800a106:	4b0c      	ldr	r3, [pc, #48]	; (800a138 <UART_SetConfig+0x384>)
 800a108:	fba3 1302 	umull	r1, r3, r3, r2
 800a10c:	095b      	lsrs	r3, r3, #5
 800a10e:	2164      	movs	r1, #100	; 0x64
 800a110:	fb01 f303 	mul.w	r3, r1, r3
 800a114:	1ad3      	subs	r3, r2, r3
 800a116:	00db      	lsls	r3, r3, #3
 800a118:	3332      	adds	r3, #50	; 0x32
 800a11a:	4a07      	ldr	r2, [pc, #28]	; (800a138 <UART_SetConfig+0x384>)
 800a11c:	fba2 2303 	umull	r2, r3, r2, r3
 800a120:	095b      	lsrs	r3, r3, #5
 800a122:	f003 0207 	and.w	r2, r3, #7
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	4442      	add	r2, r8
 800a12c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800a12e:	e1b2      	b.n	800a496 <UART_SetConfig+0x6e2>
 800a130:	40011000 	.word	0x40011000
 800a134:	40011400 	.word	0x40011400
 800a138:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	4ad7      	ldr	r2, [pc, #860]	; (800a4a0 <UART_SetConfig+0x6ec>)
 800a142:	4293      	cmp	r3, r2
 800a144:	d005      	beq.n	800a152 <UART_SetConfig+0x39e>
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	4ad6      	ldr	r2, [pc, #856]	; (800a4a4 <UART_SetConfig+0x6f0>)
 800a14c:	4293      	cmp	r3, r2
 800a14e:	f040 80d1 	bne.w	800a2f4 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800a152:	f7fe fd19 	bl	8008b88 <HAL_RCC_GetPCLK2Freq>
 800a156:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a158:	68bb      	ldr	r3, [r7, #8]
 800a15a:	469a      	mov	sl, r3
 800a15c:	f04f 0b00 	mov.w	fp, #0
 800a160:	46d0      	mov	r8, sl
 800a162:	46d9      	mov	r9, fp
 800a164:	eb18 0308 	adds.w	r3, r8, r8
 800a168:	eb49 0409 	adc.w	r4, r9, r9
 800a16c:	4698      	mov	r8, r3
 800a16e:	46a1      	mov	r9, r4
 800a170:	eb18 080a 	adds.w	r8, r8, sl
 800a174:	eb49 090b 	adc.w	r9, r9, fp
 800a178:	f04f 0100 	mov.w	r1, #0
 800a17c:	f04f 0200 	mov.w	r2, #0
 800a180:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a184:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a188:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a18c:	4688      	mov	r8, r1
 800a18e:	4691      	mov	r9, r2
 800a190:	eb1a 0508 	adds.w	r5, sl, r8
 800a194:	eb4b 0609 	adc.w	r6, fp, r9
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	685b      	ldr	r3, [r3, #4]
 800a19c:	4619      	mov	r1, r3
 800a19e:	f04f 0200 	mov.w	r2, #0
 800a1a2:	f04f 0300 	mov.w	r3, #0
 800a1a6:	f04f 0400 	mov.w	r4, #0
 800a1aa:	0094      	lsls	r4, r2, #2
 800a1ac:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a1b0:	008b      	lsls	r3, r1, #2
 800a1b2:	461a      	mov	r2, r3
 800a1b4:	4623      	mov	r3, r4
 800a1b6:	4628      	mov	r0, r5
 800a1b8:	4631      	mov	r1, r6
 800a1ba:	f7f6 fd7d 	bl	8000cb8 <__aeabi_uldivmod>
 800a1be:	4603      	mov	r3, r0
 800a1c0:	460c      	mov	r4, r1
 800a1c2:	461a      	mov	r2, r3
 800a1c4:	4bb8      	ldr	r3, [pc, #736]	; (800a4a8 <UART_SetConfig+0x6f4>)
 800a1c6:	fba3 2302 	umull	r2, r3, r3, r2
 800a1ca:	095b      	lsrs	r3, r3, #5
 800a1cc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a1d0:	68bb      	ldr	r3, [r7, #8]
 800a1d2:	469b      	mov	fp, r3
 800a1d4:	f04f 0c00 	mov.w	ip, #0
 800a1d8:	46d9      	mov	r9, fp
 800a1da:	46e2      	mov	sl, ip
 800a1dc:	eb19 0309 	adds.w	r3, r9, r9
 800a1e0:	eb4a 040a 	adc.w	r4, sl, sl
 800a1e4:	4699      	mov	r9, r3
 800a1e6:	46a2      	mov	sl, r4
 800a1e8:	eb19 090b 	adds.w	r9, r9, fp
 800a1ec:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a1f0:	f04f 0100 	mov.w	r1, #0
 800a1f4:	f04f 0200 	mov.w	r2, #0
 800a1f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a1fc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a200:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a204:	4689      	mov	r9, r1
 800a206:	4692      	mov	sl, r2
 800a208:	eb1b 0509 	adds.w	r5, fp, r9
 800a20c:	eb4c 060a 	adc.w	r6, ip, sl
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	685b      	ldr	r3, [r3, #4]
 800a214:	4619      	mov	r1, r3
 800a216:	f04f 0200 	mov.w	r2, #0
 800a21a:	f04f 0300 	mov.w	r3, #0
 800a21e:	f04f 0400 	mov.w	r4, #0
 800a222:	0094      	lsls	r4, r2, #2
 800a224:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a228:	008b      	lsls	r3, r1, #2
 800a22a:	461a      	mov	r2, r3
 800a22c:	4623      	mov	r3, r4
 800a22e:	4628      	mov	r0, r5
 800a230:	4631      	mov	r1, r6
 800a232:	f7f6 fd41 	bl	8000cb8 <__aeabi_uldivmod>
 800a236:	4603      	mov	r3, r0
 800a238:	460c      	mov	r4, r1
 800a23a:	461a      	mov	r2, r3
 800a23c:	4b9a      	ldr	r3, [pc, #616]	; (800a4a8 <UART_SetConfig+0x6f4>)
 800a23e:	fba3 1302 	umull	r1, r3, r3, r2
 800a242:	095b      	lsrs	r3, r3, #5
 800a244:	2164      	movs	r1, #100	; 0x64
 800a246:	fb01 f303 	mul.w	r3, r1, r3
 800a24a:	1ad3      	subs	r3, r2, r3
 800a24c:	011b      	lsls	r3, r3, #4
 800a24e:	3332      	adds	r3, #50	; 0x32
 800a250:	4a95      	ldr	r2, [pc, #596]	; (800a4a8 <UART_SetConfig+0x6f4>)
 800a252:	fba2 2303 	umull	r2, r3, r2, r3
 800a256:	095b      	lsrs	r3, r3, #5
 800a258:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a25c:	4498      	add	r8, r3
 800a25e:	68bb      	ldr	r3, [r7, #8]
 800a260:	469b      	mov	fp, r3
 800a262:	f04f 0c00 	mov.w	ip, #0
 800a266:	46d9      	mov	r9, fp
 800a268:	46e2      	mov	sl, ip
 800a26a:	eb19 0309 	adds.w	r3, r9, r9
 800a26e:	eb4a 040a 	adc.w	r4, sl, sl
 800a272:	4699      	mov	r9, r3
 800a274:	46a2      	mov	sl, r4
 800a276:	eb19 090b 	adds.w	r9, r9, fp
 800a27a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a27e:	f04f 0100 	mov.w	r1, #0
 800a282:	f04f 0200 	mov.w	r2, #0
 800a286:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a28a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a28e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a292:	4689      	mov	r9, r1
 800a294:	4692      	mov	sl, r2
 800a296:	eb1b 0509 	adds.w	r5, fp, r9
 800a29a:	eb4c 060a 	adc.w	r6, ip, sl
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	685b      	ldr	r3, [r3, #4]
 800a2a2:	4619      	mov	r1, r3
 800a2a4:	f04f 0200 	mov.w	r2, #0
 800a2a8:	f04f 0300 	mov.w	r3, #0
 800a2ac:	f04f 0400 	mov.w	r4, #0
 800a2b0:	0094      	lsls	r4, r2, #2
 800a2b2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a2b6:	008b      	lsls	r3, r1, #2
 800a2b8:	461a      	mov	r2, r3
 800a2ba:	4623      	mov	r3, r4
 800a2bc:	4628      	mov	r0, r5
 800a2be:	4631      	mov	r1, r6
 800a2c0:	f7f6 fcfa 	bl	8000cb8 <__aeabi_uldivmod>
 800a2c4:	4603      	mov	r3, r0
 800a2c6:	460c      	mov	r4, r1
 800a2c8:	461a      	mov	r2, r3
 800a2ca:	4b77      	ldr	r3, [pc, #476]	; (800a4a8 <UART_SetConfig+0x6f4>)
 800a2cc:	fba3 1302 	umull	r1, r3, r3, r2
 800a2d0:	095b      	lsrs	r3, r3, #5
 800a2d2:	2164      	movs	r1, #100	; 0x64
 800a2d4:	fb01 f303 	mul.w	r3, r1, r3
 800a2d8:	1ad3      	subs	r3, r2, r3
 800a2da:	011b      	lsls	r3, r3, #4
 800a2dc:	3332      	adds	r3, #50	; 0x32
 800a2de:	4a72      	ldr	r2, [pc, #456]	; (800a4a8 <UART_SetConfig+0x6f4>)
 800a2e0:	fba2 2303 	umull	r2, r3, r2, r3
 800a2e4:	095b      	lsrs	r3, r3, #5
 800a2e6:	f003 020f 	and.w	r2, r3, #15
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	4442      	add	r2, r8
 800a2f0:	609a      	str	r2, [r3, #8]
 800a2f2:	e0d0      	b.n	800a496 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800a2f4:	f7fe fc34 	bl	8008b60 <HAL_RCC_GetPCLK1Freq>
 800a2f8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a2fa:	68bb      	ldr	r3, [r7, #8]
 800a2fc:	469a      	mov	sl, r3
 800a2fe:	f04f 0b00 	mov.w	fp, #0
 800a302:	46d0      	mov	r8, sl
 800a304:	46d9      	mov	r9, fp
 800a306:	eb18 0308 	adds.w	r3, r8, r8
 800a30a:	eb49 0409 	adc.w	r4, r9, r9
 800a30e:	4698      	mov	r8, r3
 800a310:	46a1      	mov	r9, r4
 800a312:	eb18 080a 	adds.w	r8, r8, sl
 800a316:	eb49 090b 	adc.w	r9, r9, fp
 800a31a:	f04f 0100 	mov.w	r1, #0
 800a31e:	f04f 0200 	mov.w	r2, #0
 800a322:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a326:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a32a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a32e:	4688      	mov	r8, r1
 800a330:	4691      	mov	r9, r2
 800a332:	eb1a 0508 	adds.w	r5, sl, r8
 800a336:	eb4b 0609 	adc.w	r6, fp, r9
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	685b      	ldr	r3, [r3, #4]
 800a33e:	4619      	mov	r1, r3
 800a340:	f04f 0200 	mov.w	r2, #0
 800a344:	f04f 0300 	mov.w	r3, #0
 800a348:	f04f 0400 	mov.w	r4, #0
 800a34c:	0094      	lsls	r4, r2, #2
 800a34e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a352:	008b      	lsls	r3, r1, #2
 800a354:	461a      	mov	r2, r3
 800a356:	4623      	mov	r3, r4
 800a358:	4628      	mov	r0, r5
 800a35a:	4631      	mov	r1, r6
 800a35c:	f7f6 fcac 	bl	8000cb8 <__aeabi_uldivmod>
 800a360:	4603      	mov	r3, r0
 800a362:	460c      	mov	r4, r1
 800a364:	461a      	mov	r2, r3
 800a366:	4b50      	ldr	r3, [pc, #320]	; (800a4a8 <UART_SetConfig+0x6f4>)
 800a368:	fba3 2302 	umull	r2, r3, r3, r2
 800a36c:	095b      	lsrs	r3, r3, #5
 800a36e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a372:	68bb      	ldr	r3, [r7, #8]
 800a374:	469b      	mov	fp, r3
 800a376:	f04f 0c00 	mov.w	ip, #0
 800a37a:	46d9      	mov	r9, fp
 800a37c:	46e2      	mov	sl, ip
 800a37e:	eb19 0309 	adds.w	r3, r9, r9
 800a382:	eb4a 040a 	adc.w	r4, sl, sl
 800a386:	4699      	mov	r9, r3
 800a388:	46a2      	mov	sl, r4
 800a38a:	eb19 090b 	adds.w	r9, r9, fp
 800a38e:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a392:	f04f 0100 	mov.w	r1, #0
 800a396:	f04f 0200 	mov.w	r2, #0
 800a39a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a39e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a3a2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a3a6:	4689      	mov	r9, r1
 800a3a8:	4692      	mov	sl, r2
 800a3aa:	eb1b 0509 	adds.w	r5, fp, r9
 800a3ae:	eb4c 060a 	adc.w	r6, ip, sl
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	685b      	ldr	r3, [r3, #4]
 800a3b6:	4619      	mov	r1, r3
 800a3b8:	f04f 0200 	mov.w	r2, #0
 800a3bc:	f04f 0300 	mov.w	r3, #0
 800a3c0:	f04f 0400 	mov.w	r4, #0
 800a3c4:	0094      	lsls	r4, r2, #2
 800a3c6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a3ca:	008b      	lsls	r3, r1, #2
 800a3cc:	461a      	mov	r2, r3
 800a3ce:	4623      	mov	r3, r4
 800a3d0:	4628      	mov	r0, r5
 800a3d2:	4631      	mov	r1, r6
 800a3d4:	f7f6 fc70 	bl	8000cb8 <__aeabi_uldivmod>
 800a3d8:	4603      	mov	r3, r0
 800a3da:	460c      	mov	r4, r1
 800a3dc:	461a      	mov	r2, r3
 800a3de:	4b32      	ldr	r3, [pc, #200]	; (800a4a8 <UART_SetConfig+0x6f4>)
 800a3e0:	fba3 1302 	umull	r1, r3, r3, r2
 800a3e4:	095b      	lsrs	r3, r3, #5
 800a3e6:	2164      	movs	r1, #100	; 0x64
 800a3e8:	fb01 f303 	mul.w	r3, r1, r3
 800a3ec:	1ad3      	subs	r3, r2, r3
 800a3ee:	011b      	lsls	r3, r3, #4
 800a3f0:	3332      	adds	r3, #50	; 0x32
 800a3f2:	4a2d      	ldr	r2, [pc, #180]	; (800a4a8 <UART_SetConfig+0x6f4>)
 800a3f4:	fba2 2303 	umull	r2, r3, r2, r3
 800a3f8:	095b      	lsrs	r3, r3, #5
 800a3fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a3fe:	4498      	add	r8, r3
 800a400:	68bb      	ldr	r3, [r7, #8]
 800a402:	469b      	mov	fp, r3
 800a404:	f04f 0c00 	mov.w	ip, #0
 800a408:	46d9      	mov	r9, fp
 800a40a:	46e2      	mov	sl, ip
 800a40c:	eb19 0309 	adds.w	r3, r9, r9
 800a410:	eb4a 040a 	adc.w	r4, sl, sl
 800a414:	4699      	mov	r9, r3
 800a416:	46a2      	mov	sl, r4
 800a418:	eb19 090b 	adds.w	r9, r9, fp
 800a41c:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a420:	f04f 0100 	mov.w	r1, #0
 800a424:	f04f 0200 	mov.w	r2, #0
 800a428:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a42c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a430:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a434:	4689      	mov	r9, r1
 800a436:	4692      	mov	sl, r2
 800a438:	eb1b 0509 	adds.w	r5, fp, r9
 800a43c:	eb4c 060a 	adc.w	r6, ip, sl
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	685b      	ldr	r3, [r3, #4]
 800a444:	4619      	mov	r1, r3
 800a446:	f04f 0200 	mov.w	r2, #0
 800a44a:	f04f 0300 	mov.w	r3, #0
 800a44e:	f04f 0400 	mov.w	r4, #0
 800a452:	0094      	lsls	r4, r2, #2
 800a454:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a458:	008b      	lsls	r3, r1, #2
 800a45a:	461a      	mov	r2, r3
 800a45c:	4623      	mov	r3, r4
 800a45e:	4628      	mov	r0, r5
 800a460:	4631      	mov	r1, r6
 800a462:	f7f6 fc29 	bl	8000cb8 <__aeabi_uldivmod>
 800a466:	4603      	mov	r3, r0
 800a468:	460c      	mov	r4, r1
 800a46a:	461a      	mov	r2, r3
 800a46c:	4b0e      	ldr	r3, [pc, #56]	; (800a4a8 <UART_SetConfig+0x6f4>)
 800a46e:	fba3 1302 	umull	r1, r3, r3, r2
 800a472:	095b      	lsrs	r3, r3, #5
 800a474:	2164      	movs	r1, #100	; 0x64
 800a476:	fb01 f303 	mul.w	r3, r1, r3
 800a47a:	1ad3      	subs	r3, r2, r3
 800a47c:	011b      	lsls	r3, r3, #4
 800a47e:	3332      	adds	r3, #50	; 0x32
 800a480:	4a09      	ldr	r2, [pc, #36]	; (800a4a8 <UART_SetConfig+0x6f4>)
 800a482:	fba2 2303 	umull	r2, r3, r2, r3
 800a486:	095b      	lsrs	r3, r3, #5
 800a488:	f003 020f 	and.w	r2, r3, #15
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	4442      	add	r2, r8
 800a492:	609a      	str	r2, [r3, #8]
}
 800a494:	e7ff      	b.n	800a496 <UART_SetConfig+0x6e2>
 800a496:	bf00      	nop
 800a498:	3714      	adds	r7, #20
 800a49a:	46bd      	mov	sp, r7
 800a49c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4a0:	40011000 	.word	0x40011000
 800a4a4:	40011400 	.word	0x40011400
 800a4a8:	51eb851f 	.word	0x51eb851f

0800a4ac <__errno>:
 800a4ac:	4b01      	ldr	r3, [pc, #4]	; (800a4b4 <__errno+0x8>)
 800a4ae:	6818      	ldr	r0, [r3, #0]
 800a4b0:	4770      	bx	lr
 800a4b2:	bf00      	nop
 800a4b4:	20000044 	.word	0x20000044

0800a4b8 <__libc_init_array>:
 800a4b8:	b570      	push	{r4, r5, r6, lr}
 800a4ba:	4e0d      	ldr	r6, [pc, #52]	; (800a4f0 <__libc_init_array+0x38>)
 800a4bc:	4c0d      	ldr	r4, [pc, #52]	; (800a4f4 <__libc_init_array+0x3c>)
 800a4be:	1ba4      	subs	r4, r4, r6
 800a4c0:	10a4      	asrs	r4, r4, #2
 800a4c2:	2500      	movs	r5, #0
 800a4c4:	42a5      	cmp	r5, r4
 800a4c6:	d109      	bne.n	800a4dc <__libc_init_array+0x24>
 800a4c8:	4e0b      	ldr	r6, [pc, #44]	; (800a4f8 <__libc_init_array+0x40>)
 800a4ca:	4c0c      	ldr	r4, [pc, #48]	; (800a4fc <__libc_init_array+0x44>)
 800a4cc:	f001 feec 	bl	800c2a8 <_init>
 800a4d0:	1ba4      	subs	r4, r4, r6
 800a4d2:	10a4      	asrs	r4, r4, #2
 800a4d4:	2500      	movs	r5, #0
 800a4d6:	42a5      	cmp	r5, r4
 800a4d8:	d105      	bne.n	800a4e6 <__libc_init_array+0x2e>
 800a4da:	bd70      	pop	{r4, r5, r6, pc}
 800a4dc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a4e0:	4798      	blx	r3
 800a4e2:	3501      	adds	r5, #1
 800a4e4:	e7ee      	b.n	800a4c4 <__libc_init_array+0xc>
 800a4e6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a4ea:	4798      	blx	r3
 800a4ec:	3501      	adds	r5, #1
 800a4ee:	e7f2      	b.n	800a4d6 <__libc_init_array+0x1e>
 800a4f0:	0800d190 	.word	0x0800d190
 800a4f4:	0800d190 	.word	0x0800d190
 800a4f8:	0800d190 	.word	0x0800d190
 800a4fc:	0800d194 	.word	0x0800d194

0800a500 <memcmp>:
 800a500:	b530      	push	{r4, r5, lr}
 800a502:	2400      	movs	r4, #0
 800a504:	42a2      	cmp	r2, r4
 800a506:	d101      	bne.n	800a50c <memcmp+0xc>
 800a508:	2000      	movs	r0, #0
 800a50a:	e007      	b.n	800a51c <memcmp+0x1c>
 800a50c:	5d03      	ldrb	r3, [r0, r4]
 800a50e:	3401      	adds	r4, #1
 800a510:	190d      	adds	r5, r1, r4
 800a512:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 800a516:	42ab      	cmp	r3, r5
 800a518:	d0f4      	beq.n	800a504 <memcmp+0x4>
 800a51a:	1b58      	subs	r0, r3, r5
 800a51c:	bd30      	pop	{r4, r5, pc}

0800a51e <memset>:
 800a51e:	4402      	add	r2, r0
 800a520:	4603      	mov	r3, r0
 800a522:	4293      	cmp	r3, r2
 800a524:	d100      	bne.n	800a528 <memset+0xa>
 800a526:	4770      	bx	lr
 800a528:	f803 1b01 	strb.w	r1, [r3], #1
 800a52c:	e7f9      	b.n	800a522 <memset+0x4>
	...

0800a530 <iprintf>:
 800a530:	b40f      	push	{r0, r1, r2, r3}
 800a532:	4b0a      	ldr	r3, [pc, #40]	; (800a55c <iprintf+0x2c>)
 800a534:	b513      	push	{r0, r1, r4, lr}
 800a536:	681c      	ldr	r4, [r3, #0]
 800a538:	b124      	cbz	r4, 800a544 <iprintf+0x14>
 800a53a:	69a3      	ldr	r3, [r4, #24]
 800a53c:	b913      	cbnz	r3, 800a544 <iprintf+0x14>
 800a53e:	4620      	mov	r0, r4
 800a540:	f000 fa42 	bl	800a9c8 <__sinit>
 800a544:	ab05      	add	r3, sp, #20
 800a546:	9a04      	ldr	r2, [sp, #16]
 800a548:	68a1      	ldr	r1, [r4, #8]
 800a54a:	9301      	str	r3, [sp, #4]
 800a54c:	4620      	mov	r0, r4
 800a54e:	f000 fd4d 	bl	800afec <_vfiprintf_r>
 800a552:	b002      	add	sp, #8
 800a554:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a558:	b004      	add	sp, #16
 800a55a:	4770      	bx	lr
 800a55c:	20000044 	.word	0x20000044

0800a560 <_puts_r>:
 800a560:	b570      	push	{r4, r5, r6, lr}
 800a562:	460e      	mov	r6, r1
 800a564:	4605      	mov	r5, r0
 800a566:	b118      	cbz	r0, 800a570 <_puts_r+0x10>
 800a568:	6983      	ldr	r3, [r0, #24]
 800a56a:	b90b      	cbnz	r3, 800a570 <_puts_r+0x10>
 800a56c:	f000 fa2c 	bl	800a9c8 <__sinit>
 800a570:	69ab      	ldr	r3, [r5, #24]
 800a572:	68ac      	ldr	r4, [r5, #8]
 800a574:	b913      	cbnz	r3, 800a57c <_puts_r+0x1c>
 800a576:	4628      	mov	r0, r5
 800a578:	f000 fa26 	bl	800a9c8 <__sinit>
 800a57c:	4b23      	ldr	r3, [pc, #140]	; (800a60c <_puts_r+0xac>)
 800a57e:	429c      	cmp	r4, r3
 800a580:	d117      	bne.n	800a5b2 <_puts_r+0x52>
 800a582:	686c      	ldr	r4, [r5, #4]
 800a584:	89a3      	ldrh	r3, [r4, #12]
 800a586:	071b      	lsls	r3, r3, #28
 800a588:	d51d      	bpl.n	800a5c6 <_puts_r+0x66>
 800a58a:	6923      	ldr	r3, [r4, #16]
 800a58c:	b1db      	cbz	r3, 800a5c6 <_puts_r+0x66>
 800a58e:	3e01      	subs	r6, #1
 800a590:	68a3      	ldr	r3, [r4, #8]
 800a592:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a596:	3b01      	subs	r3, #1
 800a598:	60a3      	str	r3, [r4, #8]
 800a59a:	b9e9      	cbnz	r1, 800a5d8 <_puts_r+0x78>
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	da2e      	bge.n	800a5fe <_puts_r+0x9e>
 800a5a0:	4622      	mov	r2, r4
 800a5a2:	210a      	movs	r1, #10
 800a5a4:	4628      	mov	r0, r5
 800a5a6:	f000 f85f 	bl	800a668 <__swbuf_r>
 800a5aa:	3001      	adds	r0, #1
 800a5ac:	d011      	beq.n	800a5d2 <_puts_r+0x72>
 800a5ae:	200a      	movs	r0, #10
 800a5b0:	e011      	b.n	800a5d6 <_puts_r+0x76>
 800a5b2:	4b17      	ldr	r3, [pc, #92]	; (800a610 <_puts_r+0xb0>)
 800a5b4:	429c      	cmp	r4, r3
 800a5b6:	d101      	bne.n	800a5bc <_puts_r+0x5c>
 800a5b8:	68ac      	ldr	r4, [r5, #8]
 800a5ba:	e7e3      	b.n	800a584 <_puts_r+0x24>
 800a5bc:	4b15      	ldr	r3, [pc, #84]	; (800a614 <_puts_r+0xb4>)
 800a5be:	429c      	cmp	r4, r3
 800a5c0:	bf08      	it	eq
 800a5c2:	68ec      	ldreq	r4, [r5, #12]
 800a5c4:	e7de      	b.n	800a584 <_puts_r+0x24>
 800a5c6:	4621      	mov	r1, r4
 800a5c8:	4628      	mov	r0, r5
 800a5ca:	f000 f89f 	bl	800a70c <__swsetup_r>
 800a5ce:	2800      	cmp	r0, #0
 800a5d0:	d0dd      	beq.n	800a58e <_puts_r+0x2e>
 800a5d2:	f04f 30ff 	mov.w	r0, #4294967295
 800a5d6:	bd70      	pop	{r4, r5, r6, pc}
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	da04      	bge.n	800a5e6 <_puts_r+0x86>
 800a5dc:	69a2      	ldr	r2, [r4, #24]
 800a5de:	429a      	cmp	r2, r3
 800a5e0:	dc06      	bgt.n	800a5f0 <_puts_r+0x90>
 800a5e2:	290a      	cmp	r1, #10
 800a5e4:	d004      	beq.n	800a5f0 <_puts_r+0x90>
 800a5e6:	6823      	ldr	r3, [r4, #0]
 800a5e8:	1c5a      	adds	r2, r3, #1
 800a5ea:	6022      	str	r2, [r4, #0]
 800a5ec:	7019      	strb	r1, [r3, #0]
 800a5ee:	e7cf      	b.n	800a590 <_puts_r+0x30>
 800a5f0:	4622      	mov	r2, r4
 800a5f2:	4628      	mov	r0, r5
 800a5f4:	f000 f838 	bl	800a668 <__swbuf_r>
 800a5f8:	3001      	adds	r0, #1
 800a5fa:	d1c9      	bne.n	800a590 <_puts_r+0x30>
 800a5fc:	e7e9      	b.n	800a5d2 <_puts_r+0x72>
 800a5fe:	6823      	ldr	r3, [r4, #0]
 800a600:	200a      	movs	r0, #10
 800a602:	1c5a      	adds	r2, r3, #1
 800a604:	6022      	str	r2, [r4, #0]
 800a606:	7018      	strb	r0, [r3, #0]
 800a608:	e7e5      	b.n	800a5d6 <_puts_r+0x76>
 800a60a:	bf00      	nop
 800a60c:	0800d0cc 	.word	0x0800d0cc
 800a610:	0800d0ec 	.word	0x0800d0ec
 800a614:	0800d0ac 	.word	0x0800d0ac

0800a618 <puts>:
 800a618:	4b02      	ldr	r3, [pc, #8]	; (800a624 <puts+0xc>)
 800a61a:	4601      	mov	r1, r0
 800a61c:	6818      	ldr	r0, [r3, #0]
 800a61e:	f7ff bf9f 	b.w	800a560 <_puts_r>
 800a622:	bf00      	nop
 800a624:	20000044 	.word	0x20000044

0800a628 <siprintf>:
 800a628:	b40e      	push	{r1, r2, r3}
 800a62a:	b500      	push	{lr}
 800a62c:	b09c      	sub	sp, #112	; 0x70
 800a62e:	ab1d      	add	r3, sp, #116	; 0x74
 800a630:	9002      	str	r0, [sp, #8]
 800a632:	9006      	str	r0, [sp, #24]
 800a634:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a638:	4809      	ldr	r0, [pc, #36]	; (800a660 <siprintf+0x38>)
 800a63a:	9107      	str	r1, [sp, #28]
 800a63c:	9104      	str	r1, [sp, #16]
 800a63e:	4909      	ldr	r1, [pc, #36]	; (800a664 <siprintf+0x3c>)
 800a640:	f853 2b04 	ldr.w	r2, [r3], #4
 800a644:	9105      	str	r1, [sp, #20]
 800a646:	6800      	ldr	r0, [r0, #0]
 800a648:	9301      	str	r3, [sp, #4]
 800a64a:	a902      	add	r1, sp, #8
 800a64c:	f000 fbac 	bl	800ada8 <_svfiprintf_r>
 800a650:	9b02      	ldr	r3, [sp, #8]
 800a652:	2200      	movs	r2, #0
 800a654:	701a      	strb	r2, [r3, #0]
 800a656:	b01c      	add	sp, #112	; 0x70
 800a658:	f85d eb04 	ldr.w	lr, [sp], #4
 800a65c:	b003      	add	sp, #12
 800a65e:	4770      	bx	lr
 800a660:	20000044 	.word	0x20000044
 800a664:	ffff0208 	.word	0xffff0208

0800a668 <__swbuf_r>:
 800a668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a66a:	460e      	mov	r6, r1
 800a66c:	4614      	mov	r4, r2
 800a66e:	4605      	mov	r5, r0
 800a670:	b118      	cbz	r0, 800a67a <__swbuf_r+0x12>
 800a672:	6983      	ldr	r3, [r0, #24]
 800a674:	b90b      	cbnz	r3, 800a67a <__swbuf_r+0x12>
 800a676:	f000 f9a7 	bl	800a9c8 <__sinit>
 800a67a:	4b21      	ldr	r3, [pc, #132]	; (800a700 <__swbuf_r+0x98>)
 800a67c:	429c      	cmp	r4, r3
 800a67e:	d12a      	bne.n	800a6d6 <__swbuf_r+0x6e>
 800a680:	686c      	ldr	r4, [r5, #4]
 800a682:	69a3      	ldr	r3, [r4, #24]
 800a684:	60a3      	str	r3, [r4, #8]
 800a686:	89a3      	ldrh	r3, [r4, #12]
 800a688:	071a      	lsls	r2, r3, #28
 800a68a:	d52e      	bpl.n	800a6ea <__swbuf_r+0x82>
 800a68c:	6923      	ldr	r3, [r4, #16]
 800a68e:	b363      	cbz	r3, 800a6ea <__swbuf_r+0x82>
 800a690:	6923      	ldr	r3, [r4, #16]
 800a692:	6820      	ldr	r0, [r4, #0]
 800a694:	1ac0      	subs	r0, r0, r3
 800a696:	6963      	ldr	r3, [r4, #20]
 800a698:	b2f6      	uxtb	r6, r6
 800a69a:	4283      	cmp	r3, r0
 800a69c:	4637      	mov	r7, r6
 800a69e:	dc04      	bgt.n	800a6aa <__swbuf_r+0x42>
 800a6a0:	4621      	mov	r1, r4
 800a6a2:	4628      	mov	r0, r5
 800a6a4:	f000 f926 	bl	800a8f4 <_fflush_r>
 800a6a8:	bb28      	cbnz	r0, 800a6f6 <__swbuf_r+0x8e>
 800a6aa:	68a3      	ldr	r3, [r4, #8]
 800a6ac:	3b01      	subs	r3, #1
 800a6ae:	60a3      	str	r3, [r4, #8]
 800a6b0:	6823      	ldr	r3, [r4, #0]
 800a6b2:	1c5a      	adds	r2, r3, #1
 800a6b4:	6022      	str	r2, [r4, #0]
 800a6b6:	701e      	strb	r6, [r3, #0]
 800a6b8:	6963      	ldr	r3, [r4, #20]
 800a6ba:	3001      	adds	r0, #1
 800a6bc:	4283      	cmp	r3, r0
 800a6be:	d004      	beq.n	800a6ca <__swbuf_r+0x62>
 800a6c0:	89a3      	ldrh	r3, [r4, #12]
 800a6c2:	07db      	lsls	r3, r3, #31
 800a6c4:	d519      	bpl.n	800a6fa <__swbuf_r+0x92>
 800a6c6:	2e0a      	cmp	r6, #10
 800a6c8:	d117      	bne.n	800a6fa <__swbuf_r+0x92>
 800a6ca:	4621      	mov	r1, r4
 800a6cc:	4628      	mov	r0, r5
 800a6ce:	f000 f911 	bl	800a8f4 <_fflush_r>
 800a6d2:	b190      	cbz	r0, 800a6fa <__swbuf_r+0x92>
 800a6d4:	e00f      	b.n	800a6f6 <__swbuf_r+0x8e>
 800a6d6:	4b0b      	ldr	r3, [pc, #44]	; (800a704 <__swbuf_r+0x9c>)
 800a6d8:	429c      	cmp	r4, r3
 800a6da:	d101      	bne.n	800a6e0 <__swbuf_r+0x78>
 800a6dc:	68ac      	ldr	r4, [r5, #8]
 800a6de:	e7d0      	b.n	800a682 <__swbuf_r+0x1a>
 800a6e0:	4b09      	ldr	r3, [pc, #36]	; (800a708 <__swbuf_r+0xa0>)
 800a6e2:	429c      	cmp	r4, r3
 800a6e4:	bf08      	it	eq
 800a6e6:	68ec      	ldreq	r4, [r5, #12]
 800a6e8:	e7cb      	b.n	800a682 <__swbuf_r+0x1a>
 800a6ea:	4621      	mov	r1, r4
 800a6ec:	4628      	mov	r0, r5
 800a6ee:	f000 f80d 	bl	800a70c <__swsetup_r>
 800a6f2:	2800      	cmp	r0, #0
 800a6f4:	d0cc      	beq.n	800a690 <__swbuf_r+0x28>
 800a6f6:	f04f 37ff 	mov.w	r7, #4294967295
 800a6fa:	4638      	mov	r0, r7
 800a6fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a6fe:	bf00      	nop
 800a700:	0800d0cc 	.word	0x0800d0cc
 800a704:	0800d0ec 	.word	0x0800d0ec
 800a708:	0800d0ac 	.word	0x0800d0ac

0800a70c <__swsetup_r>:
 800a70c:	4b32      	ldr	r3, [pc, #200]	; (800a7d8 <__swsetup_r+0xcc>)
 800a70e:	b570      	push	{r4, r5, r6, lr}
 800a710:	681d      	ldr	r5, [r3, #0]
 800a712:	4606      	mov	r6, r0
 800a714:	460c      	mov	r4, r1
 800a716:	b125      	cbz	r5, 800a722 <__swsetup_r+0x16>
 800a718:	69ab      	ldr	r3, [r5, #24]
 800a71a:	b913      	cbnz	r3, 800a722 <__swsetup_r+0x16>
 800a71c:	4628      	mov	r0, r5
 800a71e:	f000 f953 	bl	800a9c8 <__sinit>
 800a722:	4b2e      	ldr	r3, [pc, #184]	; (800a7dc <__swsetup_r+0xd0>)
 800a724:	429c      	cmp	r4, r3
 800a726:	d10f      	bne.n	800a748 <__swsetup_r+0x3c>
 800a728:	686c      	ldr	r4, [r5, #4]
 800a72a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a72e:	b29a      	uxth	r2, r3
 800a730:	0715      	lsls	r5, r2, #28
 800a732:	d42c      	bmi.n	800a78e <__swsetup_r+0x82>
 800a734:	06d0      	lsls	r0, r2, #27
 800a736:	d411      	bmi.n	800a75c <__swsetup_r+0x50>
 800a738:	2209      	movs	r2, #9
 800a73a:	6032      	str	r2, [r6, #0]
 800a73c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a740:	81a3      	strh	r3, [r4, #12]
 800a742:	f04f 30ff 	mov.w	r0, #4294967295
 800a746:	e03e      	b.n	800a7c6 <__swsetup_r+0xba>
 800a748:	4b25      	ldr	r3, [pc, #148]	; (800a7e0 <__swsetup_r+0xd4>)
 800a74a:	429c      	cmp	r4, r3
 800a74c:	d101      	bne.n	800a752 <__swsetup_r+0x46>
 800a74e:	68ac      	ldr	r4, [r5, #8]
 800a750:	e7eb      	b.n	800a72a <__swsetup_r+0x1e>
 800a752:	4b24      	ldr	r3, [pc, #144]	; (800a7e4 <__swsetup_r+0xd8>)
 800a754:	429c      	cmp	r4, r3
 800a756:	bf08      	it	eq
 800a758:	68ec      	ldreq	r4, [r5, #12]
 800a75a:	e7e6      	b.n	800a72a <__swsetup_r+0x1e>
 800a75c:	0751      	lsls	r1, r2, #29
 800a75e:	d512      	bpl.n	800a786 <__swsetup_r+0x7a>
 800a760:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a762:	b141      	cbz	r1, 800a776 <__swsetup_r+0x6a>
 800a764:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a768:	4299      	cmp	r1, r3
 800a76a:	d002      	beq.n	800a772 <__swsetup_r+0x66>
 800a76c:	4630      	mov	r0, r6
 800a76e:	f000 fa19 	bl	800aba4 <_free_r>
 800a772:	2300      	movs	r3, #0
 800a774:	6363      	str	r3, [r4, #52]	; 0x34
 800a776:	89a3      	ldrh	r3, [r4, #12]
 800a778:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a77c:	81a3      	strh	r3, [r4, #12]
 800a77e:	2300      	movs	r3, #0
 800a780:	6063      	str	r3, [r4, #4]
 800a782:	6923      	ldr	r3, [r4, #16]
 800a784:	6023      	str	r3, [r4, #0]
 800a786:	89a3      	ldrh	r3, [r4, #12]
 800a788:	f043 0308 	orr.w	r3, r3, #8
 800a78c:	81a3      	strh	r3, [r4, #12]
 800a78e:	6923      	ldr	r3, [r4, #16]
 800a790:	b94b      	cbnz	r3, 800a7a6 <__swsetup_r+0x9a>
 800a792:	89a3      	ldrh	r3, [r4, #12]
 800a794:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a798:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a79c:	d003      	beq.n	800a7a6 <__swsetup_r+0x9a>
 800a79e:	4621      	mov	r1, r4
 800a7a0:	4630      	mov	r0, r6
 800a7a2:	f000 f9bf 	bl	800ab24 <__smakebuf_r>
 800a7a6:	89a2      	ldrh	r2, [r4, #12]
 800a7a8:	f012 0301 	ands.w	r3, r2, #1
 800a7ac:	d00c      	beq.n	800a7c8 <__swsetup_r+0xbc>
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	60a3      	str	r3, [r4, #8]
 800a7b2:	6963      	ldr	r3, [r4, #20]
 800a7b4:	425b      	negs	r3, r3
 800a7b6:	61a3      	str	r3, [r4, #24]
 800a7b8:	6923      	ldr	r3, [r4, #16]
 800a7ba:	b953      	cbnz	r3, 800a7d2 <__swsetup_r+0xc6>
 800a7bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7c0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800a7c4:	d1ba      	bne.n	800a73c <__swsetup_r+0x30>
 800a7c6:	bd70      	pop	{r4, r5, r6, pc}
 800a7c8:	0792      	lsls	r2, r2, #30
 800a7ca:	bf58      	it	pl
 800a7cc:	6963      	ldrpl	r3, [r4, #20]
 800a7ce:	60a3      	str	r3, [r4, #8]
 800a7d0:	e7f2      	b.n	800a7b8 <__swsetup_r+0xac>
 800a7d2:	2000      	movs	r0, #0
 800a7d4:	e7f7      	b.n	800a7c6 <__swsetup_r+0xba>
 800a7d6:	bf00      	nop
 800a7d8:	20000044 	.word	0x20000044
 800a7dc:	0800d0cc 	.word	0x0800d0cc
 800a7e0:	0800d0ec 	.word	0x0800d0ec
 800a7e4:	0800d0ac 	.word	0x0800d0ac

0800a7e8 <__sflush_r>:
 800a7e8:	898a      	ldrh	r2, [r1, #12]
 800a7ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7ee:	4605      	mov	r5, r0
 800a7f0:	0710      	lsls	r0, r2, #28
 800a7f2:	460c      	mov	r4, r1
 800a7f4:	d458      	bmi.n	800a8a8 <__sflush_r+0xc0>
 800a7f6:	684b      	ldr	r3, [r1, #4]
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	dc05      	bgt.n	800a808 <__sflush_r+0x20>
 800a7fc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	dc02      	bgt.n	800a808 <__sflush_r+0x20>
 800a802:	2000      	movs	r0, #0
 800a804:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a808:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a80a:	2e00      	cmp	r6, #0
 800a80c:	d0f9      	beq.n	800a802 <__sflush_r+0x1a>
 800a80e:	2300      	movs	r3, #0
 800a810:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a814:	682f      	ldr	r7, [r5, #0]
 800a816:	6a21      	ldr	r1, [r4, #32]
 800a818:	602b      	str	r3, [r5, #0]
 800a81a:	d032      	beq.n	800a882 <__sflush_r+0x9a>
 800a81c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a81e:	89a3      	ldrh	r3, [r4, #12]
 800a820:	075a      	lsls	r2, r3, #29
 800a822:	d505      	bpl.n	800a830 <__sflush_r+0x48>
 800a824:	6863      	ldr	r3, [r4, #4]
 800a826:	1ac0      	subs	r0, r0, r3
 800a828:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a82a:	b10b      	cbz	r3, 800a830 <__sflush_r+0x48>
 800a82c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a82e:	1ac0      	subs	r0, r0, r3
 800a830:	2300      	movs	r3, #0
 800a832:	4602      	mov	r2, r0
 800a834:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a836:	6a21      	ldr	r1, [r4, #32]
 800a838:	4628      	mov	r0, r5
 800a83a:	47b0      	blx	r6
 800a83c:	1c43      	adds	r3, r0, #1
 800a83e:	89a3      	ldrh	r3, [r4, #12]
 800a840:	d106      	bne.n	800a850 <__sflush_r+0x68>
 800a842:	6829      	ldr	r1, [r5, #0]
 800a844:	291d      	cmp	r1, #29
 800a846:	d848      	bhi.n	800a8da <__sflush_r+0xf2>
 800a848:	4a29      	ldr	r2, [pc, #164]	; (800a8f0 <__sflush_r+0x108>)
 800a84a:	40ca      	lsrs	r2, r1
 800a84c:	07d6      	lsls	r6, r2, #31
 800a84e:	d544      	bpl.n	800a8da <__sflush_r+0xf2>
 800a850:	2200      	movs	r2, #0
 800a852:	6062      	str	r2, [r4, #4]
 800a854:	04d9      	lsls	r1, r3, #19
 800a856:	6922      	ldr	r2, [r4, #16]
 800a858:	6022      	str	r2, [r4, #0]
 800a85a:	d504      	bpl.n	800a866 <__sflush_r+0x7e>
 800a85c:	1c42      	adds	r2, r0, #1
 800a85e:	d101      	bne.n	800a864 <__sflush_r+0x7c>
 800a860:	682b      	ldr	r3, [r5, #0]
 800a862:	b903      	cbnz	r3, 800a866 <__sflush_r+0x7e>
 800a864:	6560      	str	r0, [r4, #84]	; 0x54
 800a866:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a868:	602f      	str	r7, [r5, #0]
 800a86a:	2900      	cmp	r1, #0
 800a86c:	d0c9      	beq.n	800a802 <__sflush_r+0x1a>
 800a86e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a872:	4299      	cmp	r1, r3
 800a874:	d002      	beq.n	800a87c <__sflush_r+0x94>
 800a876:	4628      	mov	r0, r5
 800a878:	f000 f994 	bl	800aba4 <_free_r>
 800a87c:	2000      	movs	r0, #0
 800a87e:	6360      	str	r0, [r4, #52]	; 0x34
 800a880:	e7c0      	b.n	800a804 <__sflush_r+0x1c>
 800a882:	2301      	movs	r3, #1
 800a884:	4628      	mov	r0, r5
 800a886:	47b0      	blx	r6
 800a888:	1c41      	adds	r1, r0, #1
 800a88a:	d1c8      	bne.n	800a81e <__sflush_r+0x36>
 800a88c:	682b      	ldr	r3, [r5, #0]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d0c5      	beq.n	800a81e <__sflush_r+0x36>
 800a892:	2b1d      	cmp	r3, #29
 800a894:	d001      	beq.n	800a89a <__sflush_r+0xb2>
 800a896:	2b16      	cmp	r3, #22
 800a898:	d101      	bne.n	800a89e <__sflush_r+0xb6>
 800a89a:	602f      	str	r7, [r5, #0]
 800a89c:	e7b1      	b.n	800a802 <__sflush_r+0x1a>
 800a89e:	89a3      	ldrh	r3, [r4, #12]
 800a8a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a8a4:	81a3      	strh	r3, [r4, #12]
 800a8a6:	e7ad      	b.n	800a804 <__sflush_r+0x1c>
 800a8a8:	690f      	ldr	r7, [r1, #16]
 800a8aa:	2f00      	cmp	r7, #0
 800a8ac:	d0a9      	beq.n	800a802 <__sflush_r+0x1a>
 800a8ae:	0793      	lsls	r3, r2, #30
 800a8b0:	680e      	ldr	r6, [r1, #0]
 800a8b2:	bf08      	it	eq
 800a8b4:	694b      	ldreq	r3, [r1, #20]
 800a8b6:	600f      	str	r7, [r1, #0]
 800a8b8:	bf18      	it	ne
 800a8ba:	2300      	movne	r3, #0
 800a8bc:	eba6 0807 	sub.w	r8, r6, r7
 800a8c0:	608b      	str	r3, [r1, #8]
 800a8c2:	f1b8 0f00 	cmp.w	r8, #0
 800a8c6:	dd9c      	ble.n	800a802 <__sflush_r+0x1a>
 800a8c8:	4643      	mov	r3, r8
 800a8ca:	463a      	mov	r2, r7
 800a8cc:	6a21      	ldr	r1, [r4, #32]
 800a8ce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a8d0:	4628      	mov	r0, r5
 800a8d2:	47b0      	blx	r6
 800a8d4:	2800      	cmp	r0, #0
 800a8d6:	dc06      	bgt.n	800a8e6 <__sflush_r+0xfe>
 800a8d8:	89a3      	ldrh	r3, [r4, #12]
 800a8da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a8de:	81a3      	strh	r3, [r4, #12]
 800a8e0:	f04f 30ff 	mov.w	r0, #4294967295
 800a8e4:	e78e      	b.n	800a804 <__sflush_r+0x1c>
 800a8e6:	4407      	add	r7, r0
 800a8e8:	eba8 0800 	sub.w	r8, r8, r0
 800a8ec:	e7e9      	b.n	800a8c2 <__sflush_r+0xda>
 800a8ee:	bf00      	nop
 800a8f0:	20400001 	.word	0x20400001

0800a8f4 <_fflush_r>:
 800a8f4:	b538      	push	{r3, r4, r5, lr}
 800a8f6:	690b      	ldr	r3, [r1, #16]
 800a8f8:	4605      	mov	r5, r0
 800a8fa:	460c      	mov	r4, r1
 800a8fc:	b1db      	cbz	r3, 800a936 <_fflush_r+0x42>
 800a8fe:	b118      	cbz	r0, 800a908 <_fflush_r+0x14>
 800a900:	6983      	ldr	r3, [r0, #24]
 800a902:	b90b      	cbnz	r3, 800a908 <_fflush_r+0x14>
 800a904:	f000 f860 	bl	800a9c8 <__sinit>
 800a908:	4b0c      	ldr	r3, [pc, #48]	; (800a93c <_fflush_r+0x48>)
 800a90a:	429c      	cmp	r4, r3
 800a90c:	d109      	bne.n	800a922 <_fflush_r+0x2e>
 800a90e:	686c      	ldr	r4, [r5, #4]
 800a910:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a914:	b17b      	cbz	r3, 800a936 <_fflush_r+0x42>
 800a916:	4621      	mov	r1, r4
 800a918:	4628      	mov	r0, r5
 800a91a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a91e:	f7ff bf63 	b.w	800a7e8 <__sflush_r>
 800a922:	4b07      	ldr	r3, [pc, #28]	; (800a940 <_fflush_r+0x4c>)
 800a924:	429c      	cmp	r4, r3
 800a926:	d101      	bne.n	800a92c <_fflush_r+0x38>
 800a928:	68ac      	ldr	r4, [r5, #8]
 800a92a:	e7f1      	b.n	800a910 <_fflush_r+0x1c>
 800a92c:	4b05      	ldr	r3, [pc, #20]	; (800a944 <_fflush_r+0x50>)
 800a92e:	429c      	cmp	r4, r3
 800a930:	bf08      	it	eq
 800a932:	68ec      	ldreq	r4, [r5, #12]
 800a934:	e7ec      	b.n	800a910 <_fflush_r+0x1c>
 800a936:	2000      	movs	r0, #0
 800a938:	bd38      	pop	{r3, r4, r5, pc}
 800a93a:	bf00      	nop
 800a93c:	0800d0cc 	.word	0x0800d0cc
 800a940:	0800d0ec 	.word	0x0800d0ec
 800a944:	0800d0ac 	.word	0x0800d0ac

0800a948 <std>:
 800a948:	2300      	movs	r3, #0
 800a94a:	b510      	push	{r4, lr}
 800a94c:	4604      	mov	r4, r0
 800a94e:	e9c0 3300 	strd	r3, r3, [r0]
 800a952:	6083      	str	r3, [r0, #8]
 800a954:	8181      	strh	r1, [r0, #12]
 800a956:	6643      	str	r3, [r0, #100]	; 0x64
 800a958:	81c2      	strh	r2, [r0, #14]
 800a95a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a95e:	6183      	str	r3, [r0, #24]
 800a960:	4619      	mov	r1, r3
 800a962:	2208      	movs	r2, #8
 800a964:	305c      	adds	r0, #92	; 0x5c
 800a966:	f7ff fdda 	bl	800a51e <memset>
 800a96a:	4b05      	ldr	r3, [pc, #20]	; (800a980 <std+0x38>)
 800a96c:	6263      	str	r3, [r4, #36]	; 0x24
 800a96e:	4b05      	ldr	r3, [pc, #20]	; (800a984 <std+0x3c>)
 800a970:	62a3      	str	r3, [r4, #40]	; 0x28
 800a972:	4b05      	ldr	r3, [pc, #20]	; (800a988 <std+0x40>)
 800a974:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a976:	4b05      	ldr	r3, [pc, #20]	; (800a98c <std+0x44>)
 800a978:	6224      	str	r4, [r4, #32]
 800a97a:	6323      	str	r3, [r4, #48]	; 0x30
 800a97c:	bd10      	pop	{r4, pc}
 800a97e:	bf00      	nop
 800a980:	0800b549 	.word	0x0800b549
 800a984:	0800b56b 	.word	0x0800b56b
 800a988:	0800b5a3 	.word	0x0800b5a3
 800a98c:	0800b5c7 	.word	0x0800b5c7

0800a990 <_cleanup_r>:
 800a990:	4901      	ldr	r1, [pc, #4]	; (800a998 <_cleanup_r+0x8>)
 800a992:	f000 b885 	b.w	800aaa0 <_fwalk_reent>
 800a996:	bf00      	nop
 800a998:	0800a8f5 	.word	0x0800a8f5

0800a99c <__sfmoreglue>:
 800a99c:	b570      	push	{r4, r5, r6, lr}
 800a99e:	1e4a      	subs	r2, r1, #1
 800a9a0:	2568      	movs	r5, #104	; 0x68
 800a9a2:	4355      	muls	r5, r2
 800a9a4:	460e      	mov	r6, r1
 800a9a6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a9aa:	f000 f949 	bl	800ac40 <_malloc_r>
 800a9ae:	4604      	mov	r4, r0
 800a9b0:	b140      	cbz	r0, 800a9c4 <__sfmoreglue+0x28>
 800a9b2:	2100      	movs	r1, #0
 800a9b4:	e9c0 1600 	strd	r1, r6, [r0]
 800a9b8:	300c      	adds	r0, #12
 800a9ba:	60a0      	str	r0, [r4, #8]
 800a9bc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a9c0:	f7ff fdad 	bl	800a51e <memset>
 800a9c4:	4620      	mov	r0, r4
 800a9c6:	bd70      	pop	{r4, r5, r6, pc}

0800a9c8 <__sinit>:
 800a9c8:	6983      	ldr	r3, [r0, #24]
 800a9ca:	b510      	push	{r4, lr}
 800a9cc:	4604      	mov	r4, r0
 800a9ce:	bb33      	cbnz	r3, 800aa1e <__sinit+0x56>
 800a9d0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800a9d4:	6503      	str	r3, [r0, #80]	; 0x50
 800a9d6:	4b12      	ldr	r3, [pc, #72]	; (800aa20 <__sinit+0x58>)
 800a9d8:	4a12      	ldr	r2, [pc, #72]	; (800aa24 <__sinit+0x5c>)
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	6282      	str	r2, [r0, #40]	; 0x28
 800a9de:	4298      	cmp	r0, r3
 800a9e0:	bf04      	itt	eq
 800a9e2:	2301      	moveq	r3, #1
 800a9e4:	6183      	streq	r3, [r0, #24]
 800a9e6:	f000 f81f 	bl	800aa28 <__sfp>
 800a9ea:	6060      	str	r0, [r4, #4]
 800a9ec:	4620      	mov	r0, r4
 800a9ee:	f000 f81b 	bl	800aa28 <__sfp>
 800a9f2:	60a0      	str	r0, [r4, #8]
 800a9f4:	4620      	mov	r0, r4
 800a9f6:	f000 f817 	bl	800aa28 <__sfp>
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	60e0      	str	r0, [r4, #12]
 800a9fe:	2104      	movs	r1, #4
 800aa00:	6860      	ldr	r0, [r4, #4]
 800aa02:	f7ff ffa1 	bl	800a948 <std>
 800aa06:	2201      	movs	r2, #1
 800aa08:	2109      	movs	r1, #9
 800aa0a:	68a0      	ldr	r0, [r4, #8]
 800aa0c:	f7ff ff9c 	bl	800a948 <std>
 800aa10:	2202      	movs	r2, #2
 800aa12:	2112      	movs	r1, #18
 800aa14:	68e0      	ldr	r0, [r4, #12]
 800aa16:	f7ff ff97 	bl	800a948 <std>
 800aa1a:	2301      	movs	r3, #1
 800aa1c:	61a3      	str	r3, [r4, #24]
 800aa1e:	bd10      	pop	{r4, pc}
 800aa20:	0800d0a8 	.word	0x0800d0a8
 800aa24:	0800a991 	.word	0x0800a991

0800aa28 <__sfp>:
 800aa28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa2a:	4b1b      	ldr	r3, [pc, #108]	; (800aa98 <__sfp+0x70>)
 800aa2c:	681e      	ldr	r6, [r3, #0]
 800aa2e:	69b3      	ldr	r3, [r6, #24]
 800aa30:	4607      	mov	r7, r0
 800aa32:	b913      	cbnz	r3, 800aa3a <__sfp+0x12>
 800aa34:	4630      	mov	r0, r6
 800aa36:	f7ff ffc7 	bl	800a9c8 <__sinit>
 800aa3a:	3648      	adds	r6, #72	; 0x48
 800aa3c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800aa40:	3b01      	subs	r3, #1
 800aa42:	d503      	bpl.n	800aa4c <__sfp+0x24>
 800aa44:	6833      	ldr	r3, [r6, #0]
 800aa46:	b133      	cbz	r3, 800aa56 <__sfp+0x2e>
 800aa48:	6836      	ldr	r6, [r6, #0]
 800aa4a:	e7f7      	b.n	800aa3c <__sfp+0x14>
 800aa4c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800aa50:	b16d      	cbz	r5, 800aa6e <__sfp+0x46>
 800aa52:	3468      	adds	r4, #104	; 0x68
 800aa54:	e7f4      	b.n	800aa40 <__sfp+0x18>
 800aa56:	2104      	movs	r1, #4
 800aa58:	4638      	mov	r0, r7
 800aa5a:	f7ff ff9f 	bl	800a99c <__sfmoreglue>
 800aa5e:	6030      	str	r0, [r6, #0]
 800aa60:	2800      	cmp	r0, #0
 800aa62:	d1f1      	bne.n	800aa48 <__sfp+0x20>
 800aa64:	230c      	movs	r3, #12
 800aa66:	603b      	str	r3, [r7, #0]
 800aa68:	4604      	mov	r4, r0
 800aa6a:	4620      	mov	r0, r4
 800aa6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa6e:	4b0b      	ldr	r3, [pc, #44]	; (800aa9c <__sfp+0x74>)
 800aa70:	6665      	str	r5, [r4, #100]	; 0x64
 800aa72:	e9c4 5500 	strd	r5, r5, [r4]
 800aa76:	60a5      	str	r5, [r4, #8]
 800aa78:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800aa7c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800aa80:	2208      	movs	r2, #8
 800aa82:	4629      	mov	r1, r5
 800aa84:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800aa88:	f7ff fd49 	bl	800a51e <memset>
 800aa8c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800aa90:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800aa94:	e7e9      	b.n	800aa6a <__sfp+0x42>
 800aa96:	bf00      	nop
 800aa98:	0800d0a8 	.word	0x0800d0a8
 800aa9c:	ffff0001 	.word	0xffff0001

0800aaa0 <_fwalk_reent>:
 800aaa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aaa4:	4680      	mov	r8, r0
 800aaa6:	4689      	mov	r9, r1
 800aaa8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800aaac:	2600      	movs	r6, #0
 800aaae:	b914      	cbnz	r4, 800aab6 <_fwalk_reent+0x16>
 800aab0:	4630      	mov	r0, r6
 800aab2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aab6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800aaba:	3f01      	subs	r7, #1
 800aabc:	d501      	bpl.n	800aac2 <_fwalk_reent+0x22>
 800aabe:	6824      	ldr	r4, [r4, #0]
 800aac0:	e7f5      	b.n	800aaae <_fwalk_reent+0xe>
 800aac2:	89ab      	ldrh	r3, [r5, #12]
 800aac4:	2b01      	cmp	r3, #1
 800aac6:	d907      	bls.n	800aad8 <_fwalk_reent+0x38>
 800aac8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aacc:	3301      	adds	r3, #1
 800aace:	d003      	beq.n	800aad8 <_fwalk_reent+0x38>
 800aad0:	4629      	mov	r1, r5
 800aad2:	4640      	mov	r0, r8
 800aad4:	47c8      	blx	r9
 800aad6:	4306      	orrs	r6, r0
 800aad8:	3568      	adds	r5, #104	; 0x68
 800aada:	e7ee      	b.n	800aaba <_fwalk_reent+0x1a>

0800aadc <__swhatbuf_r>:
 800aadc:	b570      	push	{r4, r5, r6, lr}
 800aade:	460e      	mov	r6, r1
 800aae0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aae4:	2900      	cmp	r1, #0
 800aae6:	b096      	sub	sp, #88	; 0x58
 800aae8:	4614      	mov	r4, r2
 800aaea:	461d      	mov	r5, r3
 800aaec:	da07      	bge.n	800aafe <__swhatbuf_r+0x22>
 800aaee:	2300      	movs	r3, #0
 800aaf0:	602b      	str	r3, [r5, #0]
 800aaf2:	89b3      	ldrh	r3, [r6, #12]
 800aaf4:	061a      	lsls	r2, r3, #24
 800aaf6:	d410      	bmi.n	800ab1a <__swhatbuf_r+0x3e>
 800aaf8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aafc:	e00e      	b.n	800ab1c <__swhatbuf_r+0x40>
 800aafe:	466a      	mov	r2, sp
 800ab00:	f000 fd88 	bl	800b614 <_fstat_r>
 800ab04:	2800      	cmp	r0, #0
 800ab06:	dbf2      	blt.n	800aaee <__swhatbuf_r+0x12>
 800ab08:	9a01      	ldr	r2, [sp, #4]
 800ab0a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ab0e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ab12:	425a      	negs	r2, r3
 800ab14:	415a      	adcs	r2, r3
 800ab16:	602a      	str	r2, [r5, #0]
 800ab18:	e7ee      	b.n	800aaf8 <__swhatbuf_r+0x1c>
 800ab1a:	2340      	movs	r3, #64	; 0x40
 800ab1c:	2000      	movs	r0, #0
 800ab1e:	6023      	str	r3, [r4, #0]
 800ab20:	b016      	add	sp, #88	; 0x58
 800ab22:	bd70      	pop	{r4, r5, r6, pc}

0800ab24 <__smakebuf_r>:
 800ab24:	898b      	ldrh	r3, [r1, #12]
 800ab26:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ab28:	079d      	lsls	r5, r3, #30
 800ab2a:	4606      	mov	r6, r0
 800ab2c:	460c      	mov	r4, r1
 800ab2e:	d507      	bpl.n	800ab40 <__smakebuf_r+0x1c>
 800ab30:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ab34:	6023      	str	r3, [r4, #0]
 800ab36:	6123      	str	r3, [r4, #16]
 800ab38:	2301      	movs	r3, #1
 800ab3a:	6163      	str	r3, [r4, #20]
 800ab3c:	b002      	add	sp, #8
 800ab3e:	bd70      	pop	{r4, r5, r6, pc}
 800ab40:	ab01      	add	r3, sp, #4
 800ab42:	466a      	mov	r2, sp
 800ab44:	f7ff ffca 	bl	800aadc <__swhatbuf_r>
 800ab48:	9900      	ldr	r1, [sp, #0]
 800ab4a:	4605      	mov	r5, r0
 800ab4c:	4630      	mov	r0, r6
 800ab4e:	f000 f877 	bl	800ac40 <_malloc_r>
 800ab52:	b948      	cbnz	r0, 800ab68 <__smakebuf_r+0x44>
 800ab54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab58:	059a      	lsls	r2, r3, #22
 800ab5a:	d4ef      	bmi.n	800ab3c <__smakebuf_r+0x18>
 800ab5c:	f023 0303 	bic.w	r3, r3, #3
 800ab60:	f043 0302 	orr.w	r3, r3, #2
 800ab64:	81a3      	strh	r3, [r4, #12]
 800ab66:	e7e3      	b.n	800ab30 <__smakebuf_r+0xc>
 800ab68:	4b0d      	ldr	r3, [pc, #52]	; (800aba0 <__smakebuf_r+0x7c>)
 800ab6a:	62b3      	str	r3, [r6, #40]	; 0x28
 800ab6c:	89a3      	ldrh	r3, [r4, #12]
 800ab6e:	6020      	str	r0, [r4, #0]
 800ab70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ab74:	81a3      	strh	r3, [r4, #12]
 800ab76:	9b00      	ldr	r3, [sp, #0]
 800ab78:	6163      	str	r3, [r4, #20]
 800ab7a:	9b01      	ldr	r3, [sp, #4]
 800ab7c:	6120      	str	r0, [r4, #16]
 800ab7e:	b15b      	cbz	r3, 800ab98 <__smakebuf_r+0x74>
 800ab80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab84:	4630      	mov	r0, r6
 800ab86:	f000 fd57 	bl	800b638 <_isatty_r>
 800ab8a:	b128      	cbz	r0, 800ab98 <__smakebuf_r+0x74>
 800ab8c:	89a3      	ldrh	r3, [r4, #12]
 800ab8e:	f023 0303 	bic.w	r3, r3, #3
 800ab92:	f043 0301 	orr.w	r3, r3, #1
 800ab96:	81a3      	strh	r3, [r4, #12]
 800ab98:	89a3      	ldrh	r3, [r4, #12]
 800ab9a:	431d      	orrs	r5, r3
 800ab9c:	81a5      	strh	r5, [r4, #12]
 800ab9e:	e7cd      	b.n	800ab3c <__smakebuf_r+0x18>
 800aba0:	0800a991 	.word	0x0800a991

0800aba4 <_free_r>:
 800aba4:	b538      	push	{r3, r4, r5, lr}
 800aba6:	4605      	mov	r5, r0
 800aba8:	2900      	cmp	r1, #0
 800abaa:	d045      	beq.n	800ac38 <_free_r+0x94>
 800abac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800abb0:	1f0c      	subs	r4, r1, #4
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	bfb8      	it	lt
 800abb6:	18e4      	addlt	r4, r4, r3
 800abb8:	f000 fd84 	bl	800b6c4 <__malloc_lock>
 800abbc:	4a1f      	ldr	r2, [pc, #124]	; (800ac3c <_free_r+0x98>)
 800abbe:	6813      	ldr	r3, [r2, #0]
 800abc0:	4610      	mov	r0, r2
 800abc2:	b933      	cbnz	r3, 800abd2 <_free_r+0x2e>
 800abc4:	6063      	str	r3, [r4, #4]
 800abc6:	6014      	str	r4, [r2, #0]
 800abc8:	4628      	mov	r0, r5
 800abca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800abce:	f000 bd7a 	b.w	800b6c6 <__malloc_unlock>
 800abd2:	42a3      	cmp	r3, r4
 800abd4:	d90c      	bls.n	800abf0 <_free_r+0x4c>
 800abd6:	6821      	ldr	r1, [r4, #0]
 800abd8:	1862      	adds	r2, r4, r1
 800abda:	4293      	cmp	r3, r2
 800abdc:	bf04      	itt	eq
 800abde:	681a      	ldreq	r2, [r3, #0]
 800abe0:	685b      	ldreq	r3, [r3, #4]
 800abe2:	6063      	str	r3, [r4, #4]
 800abe4:	bf04      	itt	eq
 800abe6:	1852      	addeq	r2, r2, r1
 800abe8:	6022      	streq	r2, [r4, #0]
 800abea:	6004      	str	r4, [r0, #0]
 800abec:	e7ec      	b.n	800abc8 <_free_r+0x24>
 800abee:	4613      	mov	r3, r2
 800abf0:	685a      	ldr	r2, [r3, #4]
 800abf2:	b10a      	cbz	r2, 800abf8 <_free_r+0x54>
 800abf4:	42a2      	cmp	r2, r4
 800abf6:	d9fa      	bls.n	800abee <_free_r+0x4a>
 800abf8:	6819      	ldr	r1, [r3, #0]
 800abfa:	1858      	adds	r0, r3, r1
 800abfc:	42a0      	cmp	r0, r4
 800abfe:	d10b      	bne.n	800ac18 <_free_r+0x74>
 800ac00:	6820      	ldr	r0, [r4, #0]
 800ac02:	4401      	add	r1, r0
 800ac04:	1858      	adds	r0, r3, r1
 800ac06:	4282      	cmp	r2, r0
 800ac08:	6019      	str	r1, [r3, #0]
 800ac0a:	d1dd      	bne.n	800abc8 <_free_r+0x24>
 800ac0c:	6810      	ldr	r0, [r2, #0]
 800ac0e:	6852      	ldr	r2, [r2, #4]
 800ac10:	605a      	str	r2, [r3, #4]
 800ac12:	4401      	add	r1, r0
 800ac14:	6019      	str	r1, [r3, #0]
 800ac16:	e7d7      	b.n	800abc8 <_free_r+0x24>
 800ac18:	d902      	bls.n	800ac20 <_free_r+0x7c>
 800ac1a:	230c      	movs	r3, #12
 800ac1c:	602b      	str	r3, [r5, #0]
 800ac1e:	e7d3      	b.n	800abc8 <_free_r+0x24>
 800ac20:	6820      	ldr	r0, [r4, #0]
 800ac22:	1821      	adds	r1, r4, r0
 800ac24:	428a      	cmp	r2, r1
 800ac26:	bf04      	itt	eq
 800ac28:	6811      	ldreq	r1, [r2, #0]
 800ac2a:	6852      	ldreq	r2, [r2, #4]
 800ac2c:	6062      	str	r2, [r4, #4]
 800ac2e:	bf04      	itt	eq
 800ac30:	1809      	addeq	r1, r1, r0
 800ac32:	6021      	streq	r1, [r4, #0]
 800ac34:	605c      	str	r4, [r3, #4]
 800ac36:	e7c7      	b.n	800abc8 <_free_r+0x24>
 800ac38:	bd38      	pop	{r3, r4, r5, pc}
 800ac3a:	bf00      	nop
 800ac3c:	200016f4 	.word	0x200016f4

0800ac40 <_malloc_r>:
 800ac40:	b570      	push	{r4, r5, r6, lr}
 800ac42:	1ccd      	adds	r5, r1, #3
 800ac44:	f025 0503 	bic.w	r5, r5, #3
 800ac48:	3508      	adds	r5, #8
 800ac4a:	2d0c      	cmp	r5, #12
 800ac4c:	bf38      	it	cc
 800ac4e:	250c      	movcc	r5, #12
 800ac50:	2d00      	cmp	r5, #0
 800ac52:	4606      	mov	r6, r0
 800ac54:	db01      	blt.n	800ac5a <_malloc_r+0x1a>
 800ac56:	42a9      	cmp	r1, r5
 800ac58:	d903      	bls.n	800ac62 <_malloc_r+0x22>
 800ac5a:	230c      	movs	r3, #12
 800ac5c:	6033      	str	r3, [r6, #0]
 800ac5e:	2000      	movs	r0, #0
 800ac60:	bd70      	pop	{r4, r5, r6, pc}
 800ac62:	f000 fd2f 	bl	800b6c4 <__malloc_lock>
 800ac66:	4a21      	ldr	r2, [pc, #132]	; (800acec <_malloc_r+0xac>)
 800ac68:	6814      	ldr	r4, [r2, #0]
 800ac6a:	4621      	mov	r1, r4
 800ac6c:	b991      	cbnz	r1, 800ac94 <_malloc_r+0x54>
 800ac6e:	4c20      	ldr	r4, [pc, #128]	; (800acf0 <_malloc_r+0xb0>)
 800ac70:	6823      	ldr	r3, [r4, #0]
 800ac72:	b91b      	cbnz	r3, 800ac7c <_malloc_r+0x3c>
 800ac74:	4630      	mov	r0, r6
 800ac76:	f000 fc57 	bl	800b528 <_sbrk_r>
 800ac7a:	6020      	str	r0, [r4, #0]
 800ac7c:	4629      	mov	r1, r5
 800ac7e:	4630      	mov	r0, r6
 800ac80:	f000 fc52 	bl	800b528 <_sbrk_r>
 800ac84:	1c43      	adds	r3, r0, #1
 800ac86:	d124      	bne.n	800acd2 <_malloc_r+0x92>
 800ac88:	230c      	movs	r3, #12
 800ac8a:	6033      	str	r3, [r6, #0]
 800ac8c:	4630      	mov	r0, r6
 800ac8e:	f000 fd1a 	bl	800b6c6 <__malloc_unlock>
 800ac92:	e7e4      	b.n	800ac5e <_malloc_r+0x1e>
 800ac94:	680b      	ldr	r3, [r1, #0]
 800ac96:	1b5b      	subs	r3, r3, r5
 800ac98:	d418      	bmi.n	800accc <_malloc_r+0x8c>
 800ac9a:	2b0b      	cmp	r3, #11
 800ac9c:	d90f      	bls.n	800acbe <_malloc_r+0x7e>
 800ac9e:	600b      	str	r3, [r1, #0]
 800aca0:	50cd      	str	r5, [r1, r3]
 800aca2:	18cc      	adds	r4, r1, r3
 800aca4:	4630      	mov	r0, r6
 800aca6:	f000 fd0e 	bl	800b6c6 <__malloc_unlock>
 800acaa:	f104 000b 	add.w	r0, r4, #11
 800acae:	1d23      	adds	r3, r4, #4
 800acb0:	f020 0007 	bic.w	r0, r0, #7
 800acb4:	1ac3      	subs	r3, r0, r3
 800acb6:	d0d3      	beq.n	800ac60 <_malloc_r+0x20>
 800acb8:	425a      	negs	r2, r3
 800acba:	50e2      	str	r2, [r4, r3]
 800acbc:	e7d0      	b.n	800ac60 <_malloc_r+0x20>
 800acbe:	428c      	cmp	r4, r1
 800acc0:	684b      	ldr	r3, [r1, #4]
 800acc2:	bf16      	itet	ne
 800acc4:	6063      	strne	r3, [r4, #4]
 800acc6:	6013      	streq	r3, [r2, #0]
 800acc8:	460c      	movne	r4, r1
 800acca:	e7eb      	b.n	800aca4 <_malloc_r+0x64>
 800accc:	460c      	mov	r4, r1
 800acce:	6849      	ldr	r1, [r1, #4]
 800acd0:	e7cc      	b.n	800ac6c <_malloc_r+0x2c>
 800acd2:	1cc4      	adds	r4, r0, #3
 800acd4:	f024 0403 	bic.w	r4, r4, #3
 800acd8:	42a0      	cmp	r0, r4
 800acda:	d005      	beq.n	800ace8 <_malloc_r+0xa8>
 800acdc:	1a21      	subs	r1, r4, r0
 800acde:	4630      	mov	r0, r6
 800ace0:	f000 fc22 	bl	800b528 <_sbrk_r>
 800ace4:	3001      	adds	r0, #1
 800ace6:	d0cf      	beq.n	800ac88 <_malloc_r+0x48>
 800ace8:	6025      	str	r5, [r4, #0]
 800acea:	e7db      	b.n	800aca4 <_malloc_r+0x64>
 800acec:	200016f4 	.word	0x200016f4
 800acf0:	200016f8 	.word	0x200016f8

0800acf4 <__ssputs_r>:
 800acf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800acf8:	688e      	ldr	r6, [r1, #8]
 800acfa:	429e      	cmp	r6, r3
 800acfc:	4682      	mov	sl, r0
 800acfe:	460c      	mov	r4, r1
 800ad00:	4690      	mov	r8, r2
 800ad02:	4699      	mov	r9, r3
 800ad04:	d837      	bhi.n	800ad76 <__ssputs_r+0x82>
 800ad06:	898a      	ldrh	r2, [r1, #12]
 800ad08:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ad0c:	d031      	beq.n	800ad72 <__ssputs_r+0x7e>
 800ad0e:	6825      	ldr	r5, [r4, #0]
 800ad10:	6909      	ldr	r1, [r1, #16]
 800ad12:	1a6f      	subs	r7, r5, r1
 800ad14:	6965      	ldr	r5, [r4, #20]
 800ad16:	2302      	movs	r3, #2
 800ad18:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ad1c:	fb95 f5f3 	sdiv	r5, r5, r3
 800ad20:	f109 0301 	add.w	r3, r9, #1
 800ad24:	443b      	add	r3, r7
 800ad26:	429d      	cmp	r5, r3
 800ad28:	bf38      	it	cc
 800ad2a:	461d      	movcc	r5, r3
 800ad2c:	0553      	lsls	r3, r2, #21
 800ad2e:	d530      	bpl.n	800ad92 <__ssputs_r+0x9e>
 800ad30:	4629      	mov	r1, r5
 800ad32:	f7ff ff85 	bl	800ac40 <_malloc_r>
 800ad36:	4606      	mov	r6, r0
 800ad38:	b950      	cbnz	r0, 800ad50 <__ssputs_r+0x5c>
 800ad3a:	230c      	movs	r3, #12
 800ad3c:	f8ca 3000 	str.w	r3, [sl]
 800ad40:	89a3      	ldrh	r3, [r4, #12]
 800ad42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad46:	81a3      	strh	r3, [r4, #12]
 800ad48:	f04f 30ff 	mov.w	r0, #4294967295
 800ad4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad50:	463a      	mov	r2, r7
 800ad52:	6921      	ldr	r1, [r4, #16]
 800ad54:	f000 fc92 	bl	800b67c <memcpy>
 800ad58:	89a3      	ldrh	r3, [r4, #12]
 800ad5a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ad5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad62:	81a3      	strh	r3, [r4, #12]
 800ad64:	6126      	str	r6, [r4, #16]
 800ad66:	6165      	str	r5, [r4, #20]
 800ad68:	443e      	add	r6, r7
 800ad6a:	1bed      	subs	r5, r5, r7
 800ad6c:	6026      	str	r6, [r4, #0]
 800ad6e:	60a5      	str	r5, [r4, #8]
 800ad70:	464e      	mov	r6, r9
 800ad72:	454e      	cmp	r6, r9
 800ad74:	d900      	bls.n	800ad78 <__ssputs_r+0x84>
 800ad76:	464e      	mov	r6, r9
 800ad78:	4632      	mov	r2, r6
 800ad7a:	4641      	mov	r1, r8
 800ad7c:	6820      	ldr	r0, [r4, #0]
 800ad7e:	f000 fc88 	bl	800b692 <memmove>
 800ad82:	68a3      	ldr	r3, [r4, #8]
 800ad84:	1b9b      	subs	r3, r3, r6
 800ad86:	60a3      	str	r3, [r4, #8]
 800ad88:	6823      	ldr	r3, [r4, #0]
 800ad8a:	441e      	add	r6, r3
 800ad8c:	6026      	str	r6, [r4, #0]
 800ad8e:	2000      	movs	r0, #0
 800ad90:	e7dc      	b.n	800ad4c <__ssputs_r+0x58>
 800ad92:	462a      	mov	r2, r5
 800ad94:	f000 fc98 	bl	800b6c8 <_realloc_r>
 800ad98:	4606      	mov	r6, r0
 800ad9a:	2800      	cmp	r0, #0
 800ad9c:	d1e2      	bne.n	800ad64 <__ssputs_r+0x70>
 800ad9e:	6921      	ldr	r1, [r4, #16]
 800ada0:	4650      	mov	r0, sl
 800ada2:	f7ff feff 	bl	800aba4 <_free_r>
 800ada6:	e7c8      	b.n	800ad3a <__ssputs_r+0x46>

0800ada8 <_svfiprintf_r>:
 800ada8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adac:	461d      	mov	r5, r3
 800adae:	898b      	ldrh	r3, [r1, #12]
 800adb0:	061f      	lsls	r7, r3, #24
 800adb2:	b09d      	sub	sp, #116	; 0x74
 800adb4:	4680      	mov	r8, r0
 800adb6:	460c      	mov	r4, r1
 800adb8:	4616      	mov	r6, r2
 800adba:	d50f      	bpl.n	800addc <_svfiprintf_r+0x34>
 800adbc:	690b      	ldr	r3, [r1, #16]
 800adbe:	b96b      	cbnz	r3, 800addc <_svfiprintf_r+0x34>
 800adc0:	2140      	movs	r1, #64	; 0x40
 800adc2:	f7ff ff3d 	bl	800ac40 <_malloc_r>
 800adc6:	6020      	str	r0, [r4, #0]
 800adc8:	6120      	str	r0, [r4, #16]
 800adca:	b928      	cbnz	r0, 800add8 <_svfiprintf_r+0x30>
 800adcc:	230c      	movs	r3, #12
 800adce:	f8c8 3000 	str.w	r3, [r8]
 800add2:	f04f 30ff 	mov.w	r0, #4294967295
 800add6:	e0c8      	b.n	800af6a <_svfiprintf_r+0x1c2>
 800add8:	2340      	movs	r3, #64	; 0x40
 800adda:	6163      	str	r3, [r4, #20]
 800addc:	2300      	movs	r3, #0
 800adde:	9309      	str	r3, [sp, #36]	; 0x24
 800ade0:	2320      	movs	r3, #32
 800ade2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ade6:	2330      	movs	r3, #48	; 0x30
 800ade8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800adec:	9503      	str	r5, [sp, #12]
 800adee:	f04f 0b01 	mov.w	fp, #1
 800adf2:	4637      	mov	r7, r6
 800adf4:	463d      	mov	r5, r7
 800adf6:	f815 3b01 	ldrb.w	r3, [r5], #1
 800adfa:	b10b      	cbz	r3, 800ae00 <_svfiprintf_r+0x58>
 800adfc:	2b25      	cmp	r3, #37	; 0x25
 800adfe:	d13e      	bne.n	800ae7e <_svfiprintf_r+0xd6>
 800ae00:	ebb7 0a06 	subs.w	sl, r7, r6
 800ae04:	d00b      	beq.n	800ae1e <_svfiprintf_r+0x76>
 800ae06:	4653      	mov	r3, sl
 800ae08:	4632      	mov	r2, r6
 800ae0a:	4621      	mov	r1, r4
 800ae0c:	4640      	mov	r0, r8
 800ae0e:	f7ff ff71 	bl	800acf4 <__ssputs_r>
 800ae12:	3001      	adds	r0, #1
 800ae14:	f000 80a4 	beq.w	800af60 <_svfiprintf_r+0x1b8>
 800ae18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae1a:	4453      	add	r3, sl
 800ae1c:	9309      	str	r3, [sp, #36]	; 0x24
 800ae1e:	783b      	ldrb	r3, [r7, #0]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	f000 809d 	beq.w	800af60 <_svfiprintf_r+0x1b8>
 800ae26:	2300      	movs	r3, #0
 800ae28:	f04f 32ff 	mov.w	r2, #4294967295
 800ae2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ae30:	9304      	str	r3, [sp, #16]
 800ae32:	9307      	str	r3, [sp, #28]
 800ae34:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ae38:	931a      	str	r3, [sp, #104]	; 0x68
 800ae3a:	462f      	mov	r7, r5
 800ae3c:	2205      	movs	r2, #5
 800ae3e:	f817 1b01 	ldrb.w	r1, [r7], #1
 800ae42:	4850      	ldr	r0, [pc, #320]	; (800af84 <_svfiprintf_r+0x1dc>)
 800ae44:	f7f5 f9dc 	bl	8000200 <memchr>
 800ae48:	9b04      	ldr	r3, [sp, #16]
 800ae4a:	b9d0      	cbnz	r0, 800ae82 <_svfiprintf_r+0xda>
 800ae4c:	06d9      	lsls	r1, r3, #27
 800ae4e:	bf44      	itt	mi
 800ae50:	2220      	movmi	r2, #32
 800ae52:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ae56:	071a      	lsls	r2, r3, #28
 800ae58:	bf44      	itt	mi
 800ae5a:	222b      	movmi	r2, #43	; 0x2b
 800ae5c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ae60:	782a      	ldrb	r2, [r5, #0]
 800ae62:	2a2a      	cmp	r2, #42	; 0x2a
 800ae64:	d015      	beq.n	800ae92 <_svfiprintf_r+0xea>
 800ae66:	9a07      	ldr	r2, [sp, #28]
 800ae68:	462f      	mov	r7, r5
 800ae6a:	2000      	movs	r0, #0
 800ae6c:	250a      	movs	r5, #10
 800ae6e:	4639      	mov	r1, r7
 800ae70:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae74:	3b30      	subs	r3, #48	; 0x30
 800ae76:	2b09      	cmp	r3, #9
 800ae78:	d94d      	bls.n	800af16 <_svfiprintf_r+0x16e>
 800ae7a:	b1b8      	cbz	r0, 800aeac <_svfiprintf_r+0x104>
 800ae7c:	e00f      	b.n	800ae9e <_svfiprintf_r+0xf6>
 800ae7e:	462f      	mov	r7, r5
 800ae80:	e7b8      	b.n	800adf4 <_svfiprintf_r+0x4c>
 800ae82:	4a40      	ldr	r2, [pc, #256]	; (800af84 <_svfiprintf_r+0x1dc>)
 800ae84:	1a80      	subs	r0, r0, r2
 800ae86:	fa0b f000 	lsl.w	r0, fp, r0
 800ae8a:	4318      	orrs	r0, r3
 800ae8c:	9004      	str	r0, [sp, #16]
 800ae8e:	463d      	mov	r5, r7
 800ae90:	e7d3      	b.n	800ae3a <_svfiprintf_r+0x92>
 800ae92:	9a03      	ldr	r2, [sp, #12]
 800ae94:	1d11      	adds	r1, r2, #4
 800ae96:	6812      	ldr	r2, [r2, #0]
 800ae98:	9103      	str	r1, [sp, #12]
 800ae9a:	2a00      	cmp	r2, #0
 800ae9c:	db01      	blt.n	800aea2 <_svfiprintf_r+0xfa>
 800ae9e:	9207      	str	r2, [sp, #28]
 800aea0:	e004      	b.n	800aeac <_svfiprintf_r+0x104>
 800aea2:	4252      	negs	r2, r2
 800aea4:	f043 0302 	orr.w	r3, r3, #2
 800aea8:	9207      	str	r2, [sp, #28]
 800aeaa:	9304      	str	r3, [sp, #16]
 800aeac:	783b      	ldrb	r3, [r7, #0]
 800aeae:	2b2e      	cmp	r3, #46	; 0x2e
 800aeb0:	d10c      	bne.n	800aecc <_svfiprintf_r+0x124>
 800aeb2:	787b      	ldrb	r3, [r7, #1]
 800aeb4:	2b2a      	cmp	r3, #42	; 0x2a
 800aeb6:	d133      	bne.n	800af20 <_svfiprintf_r+0x178>
 800aeb8:	9b03      	ldr	r3, [sp, #12]
 800aeba:	1d1a      	adds	r2, r3, #4
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	9203      	str	r2, [sp, #12]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	bfb8      	it	lt
 800aec4:	f04f 33ff 	movlt.w	r3, #4294967295
 800aec8:	3702      	adds	r7, #2
 800aeca:	9305      	str	r3, [sp, #20]
 800aecc:	4d2e      	ldr	r5, [pc, #184]	; (800af88 <_svfiprintf_r+0x1e0>)
 800aece:	7839      	ldrb	r1, [r7, #0]
 800aed0:	2203      	movs	r2, #3
 800aed2:	4628      	mov	r0, r5
 800aed4:	f7f5 f994 	bl	8000200 <memchr>
 800aed8:	b138      	cbz	r0, 800aeea <_svfiprintf_r+0x142>
 800aeda:	2340      	movs	r3, #64	; 0x40
 800aedc:	1b40      	subs	r0, r0, r5
 800aede:	fa03 f000 	lsl.w	r0, r3, r0
 800aee2:	9b04      	ldr	r3, [sp, #16]
 800aee4:	4303      	orrs	r3, r0
 800aee6:	3701      	adds	r7, #1
 800aee8:	9304      	str	r3, [sp, #16]
 800aeea:	7839      	ldrb	r1, [r7, #0]
 800aeec:	4827      	ldr	r0, [pc, #156]	; (800af8c <_svfiprintf_r+0x1e4>)
 800aeee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aef2:	2206      	movs	r2, #6
 800aef4:	1c7e      	adds	r6, r7, #1
 800aef6:	f7f5 f983 	bl	8000200 <memchr>
 800aefa:	2800      	cmp	r0, #0
 800aefc:	d038      	beq.n	800af70 <_svfiprintf_r+0x1c8>
 800aefe:	4b24      	ldr	r3, [pc, #144]	; (800af90 <_svfiprintf_r+0x1e8>)
 800af00:	bb13      	cbnz	r3, 800af48 <_svfiprintf_r+0x1a0>
 800af02:	9b03      	ldr	r3, [sp, #12]
 800af04:	3307      	adds	r3, #7
 800af06:	f023 0307 	bic.w	r3, r3, #7
 800af0a:	3308      	adds	r3, #8
 800af0c:	9303      	str	r3, [sp, #12]
 800af0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af10:	444b      	add	r3, r9
 800af12:	9309      	str	r3, [sp, #36]	; 0x24
 800af14:	e76d      	b.n	800adf2 <_svfiprintf_r+0x4a>
 800af16:	fb05 3202 	mla	r2, r5, r2, r3
 800af1a:	2001      	movs	r0, #1
 800af1c:	460f      	mov	r7, r1
 800af1e:	e7a6      	b.n	800ae6e <_svfiprintf_r+0xc6>
 800af20:	2300      	movs	r3, #0
 800af22:	3701      	adds	r7, #1
 800af24:	9305      	str	r3, [sp, #20]
 800af26:	4619      	mov	r1, r3
 800af28:	250a      	movs	r5, #10
 800af2a:	4638      	mov	r0, r7
 800af2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af30:	3a30      	subs	r2, #48	; 0x30
 800af32:	2a09      	cmp	r2, #9
 800af34:	d903      	bls.n	800af3e <_svfiprintf_r+0x196>
 800af36:	2b00      	cmp	r3, #0
 800af38:	d0c8      	beq.n	800aecc <_svfiprintf_r+0x124>
 800af3a:	9105      	str	r1, [sp, #20]
 800af3c:	e7c6      	b.n	800aecc <_svfiprintf_r+0x124>
 800af3e:	fb05 2101 	mla	r1, r5, r1, r2
 800af42:	2301      	movs	r3, #1
 800af44:	4607      	mov	r7, r0
 800af46:	e7f0      	b.n	800af2a <_svfiprintf_r+0x182>
 800af48:	ab03      	add	r3, sp, #12
 800af4a:	9300      	str	r3, [sp, #0]
 800af4c:	4622      	mov	r2, r4
 800af4e:	4b11      	ldr	r3, [pc, #68]	; (800af94 <_svfiprintf_r+0x1ec>)
 800af50:	a904      	add	r1, sp, #16
 800af52:	4640      	mov	r0, r8
 800af54:	f3af 8000 	nop.w
 800af58:	f1b0 3fff 	cmp.w	r0, #4294967295
 800af5c:	4681      	mov	r9, r0
 800af5e:	d1d6      	bne.n	800af0e <_svfiprintf_r+0x166>
 800af60:	89a3      	ldrh	r3, [r4, #12]
 800af62:	065b      	lsls	r3, r3, #25
 800af64:	f53f af35 	bmi.w	800add2 <_svfiprintf_r+0x2a>
 800af68:	9809      	ldr	r0, [sp, #36]	; 0x24
 800af6a:	b01d      	add	sp, #116	; 0x74
 800af6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af70:	ab03      	add	r3, sp, #12
 800af72:	9300      	str	r3, [sp, #0]
 800af74:	4622      	mov	r2, r4
 800af76:	4b07      	ldr	r3, [pc, #28]	; (800af94 <_svfiprintf_r+0x1ec>)
 800af78:	a904      	add	r1, sp, #16
 800af7a:	4640      	mov	r0, r8
 800af7c:	f000 f9c2 	bl	800b304 <_printf_i>
 800af80:	e7ea      	b.n	800af58 <_svfiprintf_r+0x1b0>
 800af82:	bf00      	nop
 800af84:	0800d10c 	.word	0x0800d10c
 800af88:	0800d112 	.word	0x0800d112
 800af8c:	0800d116 	.word	0x0800d116
 800af90:	00000000 	.word	0x00000000
 800af94:	0800acf5 	.word	0x0800acf5

0800af98 <__sfputc_r>:
 800af98:	6893      	ldr	r3, [r2, #8]
 800af9a:	3b01      	subs	r3, #1
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	b410      	push	{r4}
 800afa0:	6093      	str	r3, [r2, #8]
 800afa2:	da08      	bge.n	800afb6 <__sfputc_r+0x1e>
 800afa4:	6994      	ldr	r4, [r2, #24]
 800afa6:	42a3      	cmp	r3, r4
 800afa8:	db01      	blt.n	800afae <__sfputc_r+0x16>
 800afaa:	290a      	cmp	r1, #10
 800afac:	d103      	bne.n	800afb6 <__sfputc_r+0x1e>
 800afae:	f85d 4b04 	ldr.w	r4, [sp], #4
 800afb2:	f7ff bb59 	b.w	800a668 <__swbuf_r>
 800afb6:	6813      	ldr	r3, [r2, #0]
 800afb8:	1c58      	adds	r0, r3, #1
 800afba:	6010      	str	r0, [r2, #0]
 800afbc:	7019      	strb	r1, [r3, #0]
 800afbe:	4608      	mov	r0, r1
 800afc0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800afc4:	4770      	bx	lr

0800afc6 <__sfputs_r>:
 800afc6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afc8:	4606      	mov	r6, r0
 800afca:	460f      	mov	r7, r1
 800afcc:	4614      	mov	r4, r2
 800afce:	18d5      	adds	r5, r2, r3
 800afd0:	42ac      	cmp	r4, r5
 800afd2:	d101      	bne.n	800afd8 <__sfputs_r+0x12>
 800afd4:	2000      	movs	r0, #0
 800afd6:	e007      	b.n	800afe8 <__sfputs_r+0x22>
 800afd8:	463a      	mov	r2, r7
 800afda:	f814 1b01 	ldrb.w	r1, [r4], #1
 800afde:	4630      	mov	r0, r6
 800afe0:	f7ff ffda 	bl	800af98 <__sfputc_r>
 800afe4:	1c43      	adds	r3, r0, #1
 800afe6:	d1f3      	bne.n	800afd0 <__sfputs_r+0xa>
 800afe8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800afec <_vfiprintf_r>:
 800afec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aff0:	460c      	mov	r4, r1
 800aff2:	b09d      	sub	sp, #116	; 0x74
 800aff4:	4617      	mov	r7, r2
 800aff6:	461d      	mov	r5, r3
 800aff8:	4606      	mov	r6, r0
 800affa:	b118      	cbz	r0, 800b004 <_vfiprintf_r+0x18>
 800affc:	6983      	ldr	r3, [r0, #24]
 800affe:	b90b      	cbnz	r3, 800b004 <_vfiprintf_r+0x18>
 800b000:	f7ff fce2 	bl	800a9c8 <__sinit>
 800b004:	4b7c      	ldr	r3, [pc, #496]	; (800b1f8 <_vfiprintf_r+0x20c>)
 800b006:	429c      	cmp	r4, r3
 800b008:	d158      	bne.n	800b0bc <_vfiprintf_r+0xd0>
 800b00a:	6874      	ldr	r4, [r6, #4]
 800b00c:	89a3      	ldrh	r3, [r4, #12]
 800b00e:	0718      	lsls	r0, r3, #28
 800b010:	d55e      	bpl.n	800b0d0 <_vfiprintf_r+0xe4>
 800b012:	6923      	ldr	r3, [r4, #16]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d05b      	beq.n	800b0d0 <_vfiprintf_r+0xe4>
 800b018:	2300      	movs	r3, #0
 800b01a:	9309      	str	r3, [sp, #36]	; 0x24
 800b01c:	2320      	movs	r3, #32
 800b01e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b022:	2330      	movs	r3, #48	; 0x30
 800b024:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b028:	9503      	str	r5, [sp, #12]
 800b02a:	f04f 0b01 	mov.w	fp, #1
 800b02e:	46b8      	mov	r8, r7
 800b030:	4645      	mov	r5, r8
 800b032:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b036:	b10b      	cbz	r3, 800b03c <_vfiprintf_r+0x50>
 800b038:	2b25      	cmp	r3, #37	; 0x25
 800b03a:	d154      	bne.n	800b0e6 <_vfiprintf_r+0xfa>
 800b03c:	ebb8 0a07 	subs.w	sl, r8, r7
 800b040:	d00b      	beq.n	800b05a <_vfiprintf_r+0x6e>
 800b042:	4653      	mov	r3, sl
 800b044:	463a      	mov	r2, r7
 800b046:	4621      	mov	r1, r4
 800b048:	4630      	mov	r0, r6
 800b04a:	f7ff ffbc 	bl	800afc6 <__sfputs_r>
 800b04e:	3001      	adds	r0, #1
 800b050:	f000 80c2 	beq.w	800b1d8 <_vfiprintf_r+0x1ec>
 800b054:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b056:	4453      	add	r3, sl
 800b058:	9309      	str	r3, [sp, #36]	; 0x24
 800b05a:	f898 3000 	ldrb.w	r3, [r8]
 800b05e:	2b00      	cmp	r3, #0
 800b060:	f000 80ba 	beq.w	800b1d8 <_vfiprintf_r+0x1ec>
 800b064:	2300      	movs	r3, #0
 800b066:	f04f 32ff 	mov.w	r2, #4294967295
 800b06a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b06e:	9304      	str	r3, [sp, #16]
 800b070:	9307      	str	r3, [sp, #28]
 800b072:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b076:	931a      	str	r3, [sp, #104]	; 0x68
 800b078:	46a8      	mov	r8, r5
 800b07a:	2205      	movs	r2, #5
 800b07c:	f818 1b01 	ldrb.w	r1, [r8], #1
 800b080:	485e      	ldr	r0, [pc, #376]	; (800b1fc <_vfiprintf_r+0x210>)
 800b082:	f7f5 f8bd 	bl	8000200 <memchr>
 800b086:	9b04      	ldr	r3, [sp, #16]
 800b088:	bb78      	cbnz	r0, 800b0ea <_vfiprintf_r+0xfe>
 800b08a:	06d9      	lsls	r1, r3, #27
 800b08c:	bf44      	itt	mi
 800b08e:	2220      	movmi	r2, #32
 800b090:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b094:	071a      	lsls	r2, r3, #28
 800b096:	bf44      	itt	mi
 800b098:	222b      	movmi	r2, #43	; 0x2b
 800b09a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b09e:	782a      	ldrb	r2, [r5, #0]
 800b0a0:	2a2a      	cmp	r2, #42	; 0x2a
 800b0a2:	d02a      	beq.n	800b0fa <_vfiprintf_r+0x10e>
 800b0a4:	9a07      	ldr	r2, [sp, #28]
 800b0a6:	46a8      	mov	r8, r5
 800b0a8:	2000      	movs	r0, #0
 800b0aa:	250a      	movs	r5, #10
 800b0ac:	4641      	mov	r1, r8
 800b0ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b0b2:	3b30      	subs	r3, #48	; 0x30
 800b0b4:	2b09      	cmp	r3, #9
 800b0b6:	d969      	bls.n	800b18c <_vfiprintf_r+0x1a0>
 800b0b8:	b360      	cbz	r0, 800b114 <_vfiprintf_r+0x128>
 800b0ba:	e024      	b.n	800b106 <_vfiprintf_r+0x11a>
 800b0bc:	4b50      	ldr	r3, [pc, #320]	; (800b200 <_vfiprintf_r+0x214>)
 800b0be:	429c      	cmp	r4, r3
 800b0c0:	d101      	bne.n	800b0c6 <_vfiprintf_r+0xda>
 800b0c2:	68b4      	ldr	r4, [r6, #8]
 800b0c4:	e7a2      	b.n	800b00c <_vfiprintf_r+0x20>
 800b0c6:	4b4f      	ldr	r3, [pc, #316]	; (800b204 <_vfiprintf_r+0x218>)
 800b0c8:	429c      	cmp	r4, r3
 800b0ca:	bf08      	it	eq
 800b0cc:	68f4      	ldreq	r4, [r6, #12]
 800b0ce:	e79d      	b.n	800b00c <_vfiprintf_r+0x20>
 800b0d0:	4621      	mov	r1, r4
 800b0d2:	4630      	mov	r0, r6
 800b0d4:	f7ff fb1a 	bl	800a70c <__swsetup_r>
 800b0d8:	2800      	cmp	r0, #0
 800b0da:	d09d      	beq.n	800b018 <_vfiprintf_r+0x2c>
 800b0dc:	f04f 30ff 	mov.w	r0, #4294967295
 800b0e0:	b01d      	add	sp, #116	; 0x74
 800b0e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0e6:	46a8      	mov	r8, r5
 800b0e8:	e7a2      	b.n	800b030 <_vfiprintf_r+0x44>
 800b0ea:	4a44      	ldr	r2, [pc, #272]	; (800b1fc <_vfiprintf_r+0x210>)
 800b0ec:	1a80      	subs	r0, r0, r2
 800b0ee:	fa0b f000 	lsl.w	r0, fp, r0
 800b0f2:	4318      	orrs	r0, r3
 800b0f4:	9004      	str	r0, [sp, #16]
 800b0f6:	4645      	mov	r5, r8
 800b0f8:	e7be      	b.n	800b078 <_vfiprintf_r+0x8c>
 800b0fa:	9a03      	ldr	r2, [sp, #12]
 800b0fc:	1d11      	adds	r1, r2, #4
 800b0fe:	6812      	ldr	r2, [r2, #0]
 800b100:	9103      	str	r1, [sp, #12]
 800b102:	2a00      	cmp	r2, #0
 800b104:	db01      	blt.n	800b10a <_vfiprintf_r+0x11e>
 800b106:	9207      	str	r2, [sp, #28]
 800b108:	e004      	b.n	800b114 <_vfiprintf_r+0x128>
 800b10a:	4252      	negs	r2, r2
 800b10c:	f043 0302 	orr.w	r3, r3, #2
 800b110:	9207      	str	r2, [sp, #28]
 800b112:	9304      	str	r3, [sp, #16]
 800b114:	f898 3000 	ldrb.w	r3, [r8]
 800b118:	2b2e      	cmp	r3, #46	; 0x2e
 800b11a:	d10e      	bne.n	800b13a <_vfiprintf_r+0x14e>
 800b11c:	f898 3001 	ldrb.w	r3, [r8, #1]
 800b120:	2b2a      	cmp	r3, #42	; 0x2a
 800b122:	d138      	bne.n	800b196 <_vfiprintf_r+0x1aa>
 800b124:	9b03      	ldr	r3, [sp, #12]
 800b126:	1d1a      	adds	r2, r3, #4
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	9203      	str	r2, [sp, #12]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	bfb8      	it	lt
 800b130:	f04f 33ff 	movlt.w	r3, #4294967295
 800b134:	f108 0802 	add.w	r8, r8, #2
 800b138:	9305      	str	r3, [sp, #20]
 800b13a:	4d33      	ldr	r5, [pc, #204]	; (800b208 <_vfiprintf_r+0x21c>)
 800b13c:	f898 1000 	ldrb.w	r1, [r8]
 800b140:	2203      	movs	r2, #3
 800b142:	4628      	mov	r0, r5
 800b144:	f7f5 f85c 	bl	8000200 <memchr>
 800b148:	b140      	cbz	r0, 800b15c <_vfiprintf_r+0x170>
 800b14a:	2340      	movs	r3, #64	; 0x40
 800b14c:	1b40      	subs	r0, r0, r5
 800b14e:	fa03 f000 	lsl.w	r0, r3, r0
 800b152:	9b04      	ldr	r3, [sp, #16]
 800b154:	4303      	orrs	r3, r0
 800b156:	f108 0801 	add.w	r8, r8, #1
 800b15a:	9304      	str	r3, [sp, #16]
 800b15c:	f898 1000 	ldrb.w	r1, [r8]
 800b160:	482a      	ldr	r0, [pc, #168]	; (800b20c <_vfiprintf_r+0x220>)
 800b162:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b166:	2206      	movs	r2, #6
 800b168:	f108 0701 	add.w	r7, r8, #1
 800b16c:	f7f5 f848 	bl	8000200 <memchr>
 800b170:	2800      	cmp	r0, #0
 800b172:	d037      	beq.n	800b1e4 <_vfiprintf_r+0x1f8>
 800b174:	4b26      	ldr	r3, [pc, #152]	; (800b210 <_vfiprintf_r+0x224>)
 800b176:	bb1b      	cbnz	r3, 800b1c0 <_vfiprintf_r+0x1d4>
 800b178:	9b03      	ldr	r3, [sp, #12]
 800b17a:	3307      	adds	r3, #7
 800b17c:	f023 0307 	bic.w	r3, r3, #7
 800b180:	3308      	adds	r3, #8
 800b182:	9303      	str	r3, [sp, #12]
 800b184:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b186:	444b      	add	r3, r9
 800b188:	9309      	str	r3, [sp, #36]	; 0x24
 800b18a:	e750      	b.n	800b02e <_vfiprintf_r+0x42>
 800b18c:	fb05 3202 	mla	r2, r5, r2, r3
 800b190:	2001      	movs	r0, #1
 800b192:	4688      	mov	r8, r1
 800b194:	e78a      	b.n	800b0ac <_vfiprintf_r+0xc0>
 800b196:	2300      	movs	r3, #0
 800b198:	f108 0801 	add.w	r8, r8, #1
 800b19c:	9305      	str	r3, [sp, #20]
 800b19e:	4619      	mov	r1, r3
 800b1a0:	250a      	movs	r5, #10
 800b1a2:	4640      	mov	r0, r8
 800b1a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b1a8:	3a30      	subs	r2, #48	; 0x30
 800b1aa:	2a09      	cmp	r2, #9
 800b1ac:	d903      	bls.n	800b1b6 <_vfiprintf_r+0x1ca>
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d0c3      	beq.n	800b13a <_vfiprintf_r+0x14e>
 800b1b2:	9105      	str	r1, [sp, #20]
 800b1b4:	e7c1      	b.n	800b13a <_vfiprintf_r+0x14e>
 800b1b6:	fb05 2101 	mla	r1, r5, r1, r2
 800b1ba:	2301      	movs	r3, #1
 800b1bc:	4680      	mov	r8, r0
 800b1be:	e7f0      	b.n	800b1a2 <_vfiprintf_r+0x1b6>
 800b1c0:	ab03      	add	r3, sp, #12
 800b1c2:	9300      	str	r3, [sp, #0]
 800b1c4:	4622      	mov	r2, r4
 800b1c6:	4b13      	ldr	r3, [pc, #76]	; (800b214 <_vfiprintf_r+0x228>)
 800b1c8:	a904      	add	r1, sp, #16
 800b1ca:	4630      	mov	r0, r6
 800b1cc:	f3af 8000 	nop.w
 800b1d0:	f1b0 3fff 	cmp.w	r0, #4294967295
 800b1d4:	4681      	mov	r9, r0
 800b1d6:	d1d5      	bne.n	800b184 <_vfiprintf_r+0x198>
 800b1d8:	89a3      	ldrh	r3, [r4, #12]
 800b1da:	065b      	lsls	r3, r3, #25
 800b1dc:	f53f af7e 	bmi.w	800b0dc <_vfiprintf_r+0xf0>
 800b1e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b1e2:	e77d      	b.n	800b0e0 <_vfiprintf_r+0xf4>
 800b1e4:	ab03      	add	r3, sp, #12
 800b1e6:	9300      	str	r3, [sp, #0]
 800b1e8:	4622      	mov	r2, r4
 800b1ea:	4b0a      	ldr	r3, [pc, #40]	; (800b214 <_vfiprintf_r+0x228>)
 800b1ec:	a904      	add	r1, sp, #16
 800b1ee:	4630      	mov	r0, r6
 800b1f0:	f000 f888 	bl	800b304 <_printf_i>
 800b1f4:	e7ec      	b.n	800b1d0 <_vfiprintf_r+0x1e4>
 800b1f6:	bf00      	nop
 800b1f8:	0800d0cc 	.word	0x0800d0cc
 800b1fc:	0800d10c 	.word	0x0800d10c
 800b200:	0800d0ec 	.word	0x0800d0ec
 800b204:	0800d0ac 	.word	0x0800d0ac
 800b208:	0800d112 	.word	0x0800d112
 800b20c:	0800d116 	.word	0x0800d116
 800b210:	00000000 	.word	0x00000000
 800b214:	0800afc7 	.word	0x0800afc7

0800b218 <_printf_common>:
 800b218:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b21c:	4691      	mov	r9, r2
 800b21e:	461f      	mov	r7, r3
 800b220:	688a      	ldr	r2, [r1, #8]
 800b222:	690b      	ldr	r3, [r1, #16]
 800b224:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b228:	4293      	cmp	r3, r2
 800b22a:	bfb8      	it	lt
 800b22c:	4613      	movlt	r3, r2
 800b22e:	f8c9 3000 	str.w	r3, [r9]
 800b232:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b236:	4606      	mov	r6, r0
 800b238:	460c      	mov	r4, r1
 800b23a:	b112      	cbz	r2, 800b242 <_printf_common+0x2a>
 800b23c:	3301      	adds	r3, #1
 800b23e:	f8c9 3000 	str.w	r3, [r9]
 800b242:	6823      	ldr	r3, [r4, #0]
 800b244:	0699      	lsls	r1, r3, #26
 800b246:	bf42      	ittt	mi
 800b248:	f8d9 3000 	ldrmi.w	r3, [r9]
 800b24c:	3302      	addmi	r3, #2
 800b24e:	f8c9 3000 	strmi.w	r3, [r9]
 800b252:	6825      	ldr	r5, [r4, #0]
 800b254:	f015 0506 	ands.w	r5, r5, #6
 800b258:	d107      	bne.n	800b26a <_printf_common+0x52>
 800b25a:	f104 0a19 	add.w	sl, r4, #25
 800b25e:	68e3      	ldr	r3, [r4, #12]
 800b260:	f8d9 2000 	ldr.w	r2, [r9]
 800b264:	1a9b      	subs	r3, r3, r2
 800b266:	42ab      	cmp	r3, r5
 800b268:	dc28      	bgt.n	800b2bc <_printf_common+0xa4>
 800b26a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800b26e:	6822      	ldr	r2, [r4, #0]
 800b270:	3300      	adds	r3, #0
 800b272:	bf18      	it	ne
 800b274:	2301      	movne	r3, #1
 800b276:	0692      	lsls	r2, r2, #26
 800b278:	d42d      	bmi.n	800b2d6 <_printf_common+0xbe>
 800b27a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b27e:	4639      	mov	r1, r7
 800b280:	4630      	mov	r0, r6
 800b282:	47c0      	blx	r8
 800b284:	3001      	adds	r0, #1
 800b286:	d020      	beq.n	800b2ca <_printf_common+0xb2>
 800b288:	6823      	ldr	r3, [r4, #0]
 800b28a:	68e5      	ldr	r5, [r4, #12]
 800b28c:	f8d9 2000 	ldr.w	r2, [r9]
 800b290:	f003 0306 	and.w	r3, r3, #6
 800b294:	2b04      	cmp	r3, #4
 800b296:	bf08      	it	eq
 800b298:	1aad      	subeq	r5, r5, r2
 800b29a:	68a3      	ldr	r3, [r4, #8]
 800b29c:	6922      	ldr	r2, [r4, #16]
 800b29e:	bf0c      	ite	eq
 800b2a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b2a4:	2500      	movne	r5, #0
 800b2a6:	4293      	cmp	r3, r2
 800b2a8:	bfc4      	itt	gt
 800b2aa:	1a9b      	subgt	r3, r3, r2
 800b2ac:	18ed      	addgt	r5, r5, r3
 800b2ae:	f04f 0900 	mov.w	r9, #0
 800b2b2:	341a      	adds	r4, #26
 800b2b4:	454d      	cmp	r5, r9
 800b2b6:	d11a      	bne.n	800b2ee <_printf_common+0xd6>
 800b2b8:	2000      	movs	r0, #0
 800b2ba:	e008      	b.n	800b2ce <_printf_common+0xb6>
 800b2bc:	2301      	movs	r3, #1
 800b2be:	4652      	mov	r2, sl
 800b2c0:	4639      	mov	r1, r7
 800b2c2:	4630      	mov	r0, r6
 800b2c4:	47c0      	blx	r8
 800b2c6:	3001      	adds	r0, #1
 800b2c8:	d103      	bne.n	800b2d2 <_printf_common+0xba>
 800b2ca:	f04f 30ff 	mov.w	r0, #4294967295
 800b2ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2d2:	3501      	adds	r5, #1
 800b2d4:	e7c3      	b.n	800b25e <_printf_common+0x46>
 800b2d6:	18e1      	adds	r1, r4, r3
 800b2d8:	1c5a      	adds	r2, r3, #1
 800b2da:	2030      	movs	r0, #48	; 0x30
 800b2dc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b2e0:	4422      	add	r2, r4
 800b2e2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b2e6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b2ea:	3302      	adds	r3, #2
 800b2ec:	e7c5      	b.n	800b27a <_printf_common+0x62>
 800b2ee:	2301      	movs	r3, #1
 800b2f0:	4622      	mov	r2, r4
 800b2f2:	4639      	mov	r1, r7
 800b2f4:	4630      	mov	r0, r6
 800b2f6:	47c0      	blx	r8
 800b2f8:	3001      	adds	r0, #1
 800b2fa:	d0e6      	beq.n	800b2ca <_printf_common+0xb2>
 800b2fc:	f109 0901 	add.w	r9, r9, #1
 800b300:	e7d8      	b.n	800b2b4 <_printf_common+0x9c>
	...

0800b304 <_printf_i>:
 800b304:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b308:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800b30c:	460c      	mov	r4, r1
 800b30e:	7e09      	ldrb	r1, [r1, #24]
 800b310:	b085      	sub	sp, #20
 800b312:	296e      	cmp	r1, #110	; 0x6e
 800b314:	4617      	mov	r7, r2
 800b316:	4606      	mov	r6, r0
 800b318:	4698      	mov	r8, r3
 800b31a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b31c:	f000 80b3 	beq.w	800b486 <_printf_i+0x182>
 800b320:	d822      	bhi.n	800b368 <_printf_i+0x64>
 800b322:	2963      	cmp	r1, #99	; 0x63
 800b324:	d036      	beq.n	800b394 <_printf_i+0x90>
 800b326:	d80a      	bhi.n	800b33e <_printf_i+0x3a>
 800b328:	2900      	cmp	r1, #0
 800b32a:	f000 80b9 	beq.w	800b4a0 <_printf_i+0x19c>
 800b32e:	2958      	cmp	r1, #88	; 0x58
 800b330:	f000 8083 	beq.w	800b43a <_printf_i+0x136>
 800b334:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b338:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800b33c:	e032      	b.n	800b3a4 <_printf_i+0xa0>
 800b33e:	2964      	cmp	r1, #100	; 0x64
 800b340:	d001      	beq.n	800b346 <_printf_i+0x42>
 800b342:	2969      	cmp	r1, #105	; 0x69
 800b344:	d1f6      	bne.n	800b334 <_printf_i+0x30>
 800b346:	6820      	ldr	r0, [r4, #0]
 800b348:	6813      	ldr	r3, [r2, #0]
 800b34a:	0605      	lsls	r5, r0, #24
 800b34c:	f103 0104 	add.w	r1, r3, #4
 800b350:	d52a      	bpl.n	800b3a8 <_printf_i+0xa4>
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	6011      	str	r1, [r2, #0]
 800b356:	2b00      	cmp	r3, #0
 800b358:	da03      	bge.n	800b362 <_printf_i+0x5e>
 800b35a:	222d      	movs	r2, #45	; 0x2d
 800b35c:	425b      	negs	r3, r3
 800b35e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800b362:	486f      	ldr	r0, [pc, #444]	; (800b520 <_printf_i+0x21c>)
 800b364:	220a      	movs	r2, #10
 800b366:	e039      	b.n	800b3dc <_printf_i+0xd8>
 800b368:	2973      	cmp	r1, #115	; 0x73
 800b36a:	f000 809d 	beq.w	800b4a8 <_printf_i+0x1a4>
 800b36e:	d808      	bhi.n	800b382 <_printf_i+0x7e>
 800b370:	296f      	cmp	r1, #111	; 0x6f
 800b372:	d020      	beq.n	800b3b6 <_printf_i+0xb2>
 800b374:	2970      	cmp	r1, #112	; 0x70
 800b376:	d1dd      	bne.n	800b334 <_printf_i+0x30>
 800b378:	6823      	ldr	r3, [r4, #0]
 800b37a:	f043 0320 	orr.w	r3, r3, #32
 800b37e:	6023      	str	r3, [r4, #0]
 800b380:	e003      	b.n	800b38a <_printf_i+0x86>
 800b382:	2975      	cmp	r1, #117	; 0x75
 800b384:	d017      	beq.n	800b3b6 <_printf_i+0xb2>
 800b386:	2978      	cmp	r1, #120	; 0x78
 800b388:	d1d4      	bne.n	800b334 <_printf_i+0x30>
 800b38a:	2378      	movs	r3, #120	; 0x78
 800b38c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b390:	4864      	ldr	r0, [pc, #400]	; (800b524 <_printf_i+0x220>)
 800b392:	e055      	b.n	800b440 <_printf_i+0x13c>
 800b394:	6813      	ldr	r3, [r2, #0]
 800b396:	1d19      	adds	r1, r3, #4
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	6011      	str	r1, [r2, #0]
 800b39c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b3a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b3a4:	2301      	movs	r3, #1
 800b3a6:	e08c      	b.n	800b4c2 <_printf_i+0x1be>
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	6011      	str	r1, [r2, #0]
 800b3ac:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b3b0:	bf18      	it	ne
 800b3b2:	b21b      	sxthne	r3, r3
 800b3b4:	e7cf      	b.n	800b356 <_printf_i+0x52>
 800b3b6:	6813      	ldr	r3, [r2, #0]
 800b3b8:	6825      	ldr	r5, [r4, #0]
 800b3ba:	1d18      	adds	r0, r3, #4
 800b3bc:	6010      	str	r0, [r2, #0]
 800b3be:	0628      	lsls	r0, r5, #24
 800b3c0:	d501      	bpl.n	800b3c6 <_printf_i+0xc2>
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	e002      	b.n	800b3cc <_printf_i+0xc8>
 800b3c6:	0668      	lsls	r0, r5, #25
 800b3c8:	d5fb      	bpl.n	800b3c2 <_printf_i+0xbe>
 800b3ca:	881b      	ldrh	r3, [r3, #0]
 800b3cc:	4854      	ldr	r0, [pc, #336]	; (800b520 <_printf_i+0x21c>)
 800b3ce:	296f      	cmp	r1, #111	; 0x6f
 800b3d0:	bf14      	ite	ne
 800b3d2:	220a      	movne	r2, #10
 800b3d4:	2208      	moveq	r2, #8
 800b3d6:	2100      	movs	r1, #0
 800b3d8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b3dc:	6865      	ldr	r5, [r4, #4]
 800b3de:	60a5      	str	r5, [r4, #8]
 800b3e0:	2d00      	cmp	r5, #0
 800b3e2:	f2c0 8095 	blt.w	800b510 <_printf_i+0x20c>
 800b3e6:	6821      	ldr	r1, [r4, #0]
 800b3e8:	f021 0104 	bic.w	r1, r1, #4
 800b3ec:	6021      	str	r1, [r4, #0]
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d13d      	bne.n	800b46e <_printf_i+0x16a>
 800b3f2:	2d00      	cmp	r5, #0
 800b3f4:	f040 808e 	bne.w	800b514 <_printf_i+0x210>
 800b3f8:	4665      	mov	r5, ip
 800b3fa:	2a08      	cmp	r2, #8
 800b3fc:	d10b      	bne.n	800b416 <_printf_i+0x112>
 800b3fe:	6823      	ldr	r3, [r4, #0]
 800b400:	07db      	lsls	r3, r3, #31
 800b402:	d508      	bpl.n	800b416 <_printf_i+0x112>
 800b404:	6923      	ldr	r3, [r4, #16]
 800b406:	6862      	ldr	r2, [r4, #4]
 800b408:	429a      	cmp	r2, r3
 800b40a:	bfde      	ittt	le
 800b40c:	2330      	movle	r3, #48	; 0x30
 800b40e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b412:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b416:	ebac 0305 	sub.w	r3, ip, r5
 800b41a:	6123      	str	r3, [r4, #16]
 800b41c:	f8cd 8000 	str.w	r8, [sp]
 800b420:	463b      	mov	r3, r7
 800b422:	aa03      	add	r2, sp, #12
 800b424:	4621      	mov	r1, r4
 800b426:	4630      	mov	r0, r6
 800b428:	f7ff fef6 	bl	800b218 <_printf_common>
 800b42c:	3001      	adds	r0, #1
 800b42e:	d14d      	bne.n	800b4cc <_printf_i+0x1c8>
 800b430:	f04f 30ff 	mov.w	r0, #4294967295
 800b434:	b005      	add	sp, #20
 800b436:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b43a:	4839      	ldr	r0, [pc, #228]	; (800b520 <_printf_i+0x21c>)
 800b43c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800b440:	6813      	ldr	r3, [r2, #0]
 800b442:	6821      	ldr	r1, [r4, #0]
 800b444:	1d1d      	adds	r5, r3, #4
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	6015      	str	r5, [r2, #0]
 800b44a:	060a      	lsls	r2, r1, #24
 800b44c:	d50b      	bpl.n	800b466 <_printf_i+0x162>
 800b44e:	07ca      	lsls	r2, r1, #31
 800b450:	bf44      	itt	mi
 800b452:	f041 0120 	orrmi.w	r1, r1, #32
 800b456:	6021      	strmi	r1, [r4, #0]
 800b458:	b91b      	cbnz	r3, 800b462 <_printf_i+0x15e>
 800b45a:	6822      	ldr	r2, [r4, #0]
 800b45c:	f022 0220 	bic.w	r2, r2, #32
 800b460:	6022      	str	r2, [r4, #0]
 800b462:	2210      	movs	r2, #16
 800b464:	e7b7      	b.n	800b3d6 <_printf_i+0xd2>
 800b466:	064d      	lsls	r5, r1, #25
 800b468:	bf48      	it	mi
 800b46a:	b29b      	uxthmi	r3, r3
 800b46c:	e7ef      	b.n	800b44e <_printf_i+0x14a>
 800b46e:	4665      	mov	r5, ip
 800b470:	fbb3 f1f2 	udiv	r1, r3, r2
 800b474:	fb02 3311 	mls	r3, r2, r1, r3
 800b478:	5cc3      	ldrb	r3, [r0, r3]
 800b47a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800b47e:	460b      	mov	r3, r1
 800b480:	2900      	cmp	r1, #0
 800b482:	d1f5      	bne.n	800b470 <_printf_i+0x16c>
 800b484:	e7b9      	b.n	800b3fa <_printf_i+0xf6>
 800b486:	6813      	ldr	r3, [r2, #0]
 800b488:	6825      	ldr	r5, [r4, #0]
 800b48a:	6961      	ldr	r1, [r4, #20]
 800b48c:	1d18      	adds	r0, r3, #4
 800b48e:	6010      	str	r0, [r2, #0]
 800b490:	0628      	lsls	r0, r5, #24
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	d501      	bpl.n	800b49a <_printf_i+0x196>
 800b496:	6019      	str	r1, [r3, #0]
 800b498:	e002      	b.n	800b4a0 <_printf_i+0x19c>
 800b49a:	066a      	lsls	r2, r5, #25
 800b49c:	d5fb      	bpl.n	800b496 <_printf_i+0x192>
 800b49e:	8019      	strh	r1, [r3, #0]
 800b4a0:	2300      	movs	r3, #0
 800b4a2:	6123      	str	r3, [r4, #16]
 800b4a4:	4665      	mov	r5, ip
 800b4a6:	e7b9      	b.n	800b41c <_printf_i+0x118>
 800b4a8:	6813      	ldr	r3, [r2, #0]
 800b4aa:	1d19      	adds	r1, r3, #4
 800b4ac:	6011      	str	r1, [r2, #0]
 800b4ae:	681d      	ldr	r5, [r3, #0]
 800b4b0:	6862      	ldr	r2, [r4, #4]
 800b4b2:	2100      	movs	r1, #0
 800b4b4:	4628      	mov	r0, r5
 800b4b6:	f7f4 fea3 	bl	8000200 <memchr>
 800b4ba:	b108      	cbz	r0, 800b4c0 <_printf_i+0x1bc>
 800b4bc:	1b40      	subs	r0, r0, r5
 800b4be:	6060      	str	r0, [r4, #4]
 800b4c0:	6863      	ldr	r3, [r4, #4]
 800b4c2:	6123      	str	r3, [r4, #16]
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b4ca:	e7a7      	b.n	800b41c <_printf_i+0x118>
 800b4cc:	6923      	ldr	r3, [r4, #16]
 800b4ce:	462a      	mov	r2, r5
 800b4d0:	4639      	mov	r1, r7
 800b4d2:	4630      	mov	r0, r6
 800b4d4:	47c0      	blx	r8
 800b4d6:	3001      	adds	r0, #1
 800b4d8:	d0aa      	beq.n	800b430 <_printf_i+0x12c>
 800b4da:	6823      	ldr	r3, [r4, #0]
 800b4dc:	079b      	lsls	r3, r3, #30
 800b4de:	d413      	bmi.n	800b508 <_printf_i+0x204>
 800b4e0:	68e0      	ldr	r0, [r4, #12]
 800b4e2:	9b03      	ldr	r3, [sp, #12]
 800b4e4:	4298      	cmp	r0, r3
 800b4e6:	bfb8      	it	lt
 800b4e8:	4618      	movlt	r0, r3
 800b4ea:	e7a3      	b.n	800b434 <_printf_i+0x130>
 800b4ec:	2301      	movs	r3, #1
 800b4ee:	464a      	mov	r2, r9
 800b4f0:	4639      	mov	r1, r7
 800b4f2:	4630      	mov	r0, r6
 800b4f4:	47c0      	blx	r8
 800b4f6:	3001      	adds	r0, #1
 800b4f8:	d09a      	beq.n	800b430 <_printf_i+0x12c>
 800b4fa:	3501      	adds	r5, #1
 800b4fc:	68e3      	ldr	r3, [r4, #12]
 800b4fe:	9a03      	ldr	r2, [sp, #12]
 800b500:	1a9b      	subs	r3, r3, r2
 800b502:	42ab      	cmp	r3, r5
 800b504:	dcf2      	bgt.n	800b4ec <_printf_i+0x1e8>
 800b506:	e7eb      	b.n	800b4e0 <_printf_i+0x1dc>
 800b508:	2500      	movs	r5, #0
 800b50a:	f104 0919 	add.w	r9, r4, #25
 800b50e:	e7f5      	b.n	800b4fc <_printf_i+0x1f8>
 800b510:	2b00      	cmp	r3, #0
 800b512:	d1ac      	bne.n	800b46e <_printf_i+0x16a>
 800b514:	7803      	ldrb	r3, [r0, #0]
 800b516:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b51a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b51e:	e76c      	b.n	800b3fa <_printf_i+0xf6>
 800b520:	0800d11d 	.word	0x0800d11d
 800b524:	0800d12e 	.word	0x0800d12e

0800b528 <_sbrk_r>:
 800b528:	b538      	push	{r3, r4, r5, lr}
 800b52a:	4c06      	ldr	r4, [pc, #24]	; (800b544 <_sbrk_r+0x1c>)
 800b52c:	2300      	movs	r3, #0
 800b52e:	4605      	mov	r5, r0
 800b530:	4608      	mov	r0, r1
 800b532:	6023      	str	r3, [r4, #0]
 800b534:	f7fa f866 	bl	8005604 <_sbrk>
 800b538:	1c43      	adds	r3, r0, #1
 800b53a:	d102      	bne.n	800b542 <_sbrk_r+0x1a>
 800b53c:	6823      	ldr	r3, [r4, #0]
 800b53e:	b103      	cbz	r3, 800b542 <_sbrk_r+0x1a>
 800b540:	602b      	str	r3, [r5, #0]
 800b542:	bd38      	pop	{r3, r4, r5, pc}
 800b544:	20001b48 	.word	0x20001b48

0800b548 <__sread>:
 800b548:	b510      	push	{r4, lr}
 800b54a:	460c      	mov	r4, r1
 800b54c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b550:	f000 f8e0 	bl	800b714 <_read_r>
 800b554:	2800      	cmp	r0, #0
 800b556:	bfab      	itete	ge
 800b558:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b55a:	89a3      	ldrhlt	r3, [r4, #12]
 800b55c:	181b      	addge	r3, r3, r0
 800b55e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b562:	bfac      	ite	ge
 800b564:	6563      	strge	r3, [r4, #84]	; 0x54
 800b566:	81a3      	strhlt	r3, [r4, #12]
 800b568:	bd10      	pop	{r4, pc}

0800b56a <__swrite>:
 800b56a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b56e:	461f      	mov	r7, r3
 800b570:	898b      	ldrh	r3, [r1, #12]
 800b572:	05db      	lsls	r3, r3, #23
 800b574:	4605      	mov	r5, r0
 800b576:	460c      	mov	r4, r1
 800b578:	4616      	mov	r6, r2
 800b57a:	d505      	bpl.n	800b588 <__swrite+0x1e>
 800b57c:	2302      	movs	r3, #2
 800b57e:	2200      	movs	r2, #0
 800b580:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b584:	f000 f868 	bl	800b658 <_lseek_r>
 800b588:	89a3      	ldrh	r3, [r4, #12]
 800b58a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b58e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b592:	81a3      	strh	r3, [r4, #12]
 800b594:	4632      	mov	r2, r6
 800b596:	463b      	mov	r3, r7
 800b598:	4628      	mov	r0, r5
 800b59a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b59e:	f000 b817 	b.w	800b5d0 <_write_r>

0800b5a2 <__sseek>:
 800b5a2:	b510      	push	{r4, lr}
 800b5a4:	460c      	mov	r4, r1
 800b5a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5aa:	f000 f855 	bl	800b658 <_lseek_r>
 800b5ae:	1c43      	adds	r3, r0, #1
 800b5b0:	89a3      	ldrh	r3, [r4, #12]
 800b5b2:	bf15      	itete	ne
 800b5b4:	6560      	strne	r0, [r4, #84]	; 0x54
 800b5b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b5ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b5be:	81a3      	strheq	r3, [r4, #12]
 800b5c0:	bf18      	it	ne
 800b5c2:	81a3      	strhne	r3, [r4, #12]
 800b5c4:	bd10      	pop	{r4, pc}

0800b5c6 <__sclose>:
 800b5c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5ca:	f000 b813 	b.w	800b5f4 <_close_r>
	...

0800b5d0 <_write_r>:
 800b5d0:	b538      	push	{r3, r4, r5, lr}
 800b5d2:	4c07      	ldr	r4, [pc, #28]	; (800b5f0 <_write_r+0x20>)
 800b5d4:	4605      	mov	r5, r0
 800b5d6:	4608      	mov	r0, r1
 800b5d8:	4611      	mov	r1, r2
 800b5da:	2200      	movs	r2, #0
 800b5dc:	6022      	str	r2, [r4, #0]
 800b5de:	461a      	mov	r2, r3
 800b5e0:	f7f9 ffbf 	bl	8005562 <_write>
 800b5e4:	1c43      	adds	r3, r0, #1
 800b5e6:	d102      	bne.n	800b5ee <_write_r+0x1e>
 800b5e8:	6823      	ldr	r3, [r4, #0]
 800b5ea:	b103      	cbz	r3, 800b5ee <_write_r+0x1e>
 800b5ec:	602b      	str	r3, [r5, #0]
 800b5ee:	bd38      	pop	{r3, r4, r5, pc}
 800b5f0:	20001b48 	.word	0x20001b48

0800b5f4 <_close_r>:
 800b5f4:	b538      	push	{r3, r4, r5, lr}
 800b5f6:	4c06      	ldr	r4, [pc, #24]	; (800b610 <_close_r+0x1c>)
 800b5f8:	2300      	movs	r3, #0
 800b5fa:	4605      	mov	r5, r0
 800b5fc:	4608      	mov	r0, r1
 800b5fe:	6023      	str	r3, [r4, #0]
 800b600:	f7f9 ffcb 	bl	800559a <_close>
 800b604:	1c43      	adds	r3, r0, #1
 800b606:	d102      	bne.n	800b60e <_close_r+0x1a>
 800b608:	6823      	ldr	r3, [r4, #0]
 800b60a:	b103      	cbz	r3, 800b60e <_close_r+0x1a>
 800b60c:	602b      	str	r3, [r5, #0]
 800b60e:	bd38      	pop	{r3, r4, r5, pc}
 800b610:	20001b48 	.word	0x20001b48

0800b614 <_fstat_r>:
 800b614:	b538      	push	{r3, r4, r5, lr}
 800b616:	4c07      	ldr	r4, [pc, #28]	; (800b634 <_fstat_r+0x20>)
 800b618:	2300      	movs	r3, #0
 800b61a:	4605      	mov	r5, r0
 800b61c:	4608      	mov	r0, r1
 800b61e:	4611      	mov	r1, r2
 800b620:	6023      	str	r3, [r4, #0]
 800b622:	f7f9 ffc6 	bl	80055b2 <_fstat>
 800b626:	1c43      	adds	r3, r0, #1
 800b628:	d102      	bne.n	800b630 <_fstat_r+0x1c>
 800b62a:	6823      	ldr	r3, [r4, #0]
 800b62c:	b103      	cbz	r3, 800b630 <_fstat_r+0x1c>
 800b62e:	602b      	str	r3, [r5, #0]
 800b630:	bd38      	pop	{r3, r4, r5, pc}
 800b632:	bf00      	nop
 800b634:	20001b48 	.word	0x20001b48

0800b638 <_isatty_r>:
 800b638:	b538      	push	{r3, r4, r5, lr}
 800b63a:	4c06      	ldr	r4, [pc, #24]	; (800b654 <_isatty_r+0x1c>)
 800b63c:	2300      	movs	r3, #0
 800b63e:	4605      	mov	r5, r0
 800b640:	4608      	mov	r0, r1
 800b642:	6023      	str	r3, [r4, #0]
 800b644:	f7f9 ffc5 	bl	80055d2 <_isatty>
 800b648:	1c43      	adds	r3, r0, #1
 800b64a:	d102      	bne.n	800b652 <_isatty_r+0x1a>
 800b64c:	6823      	ldr	r3, [r4, #0]
 800b64e:	b103      	cbz	r3, 800b652 <_isatty_r+0x1a>
 800b650:	602b      	str	r3, [r5, #0]
 800b652:	bd38      	pop	{r3, r4, r5, pc}
 800b654:	20001b48 	.word	0x20001b48

0800b658 <_lseek_r>:
 800b658:	b538      	push	{r3, r4, r5, lr}
 800b65a:	4c07      	ldr	r4, [pc, #28]	; (800b678 <_lseek_r+0x20>)
 800b65c:	4605      	mov	r5, r0
 800b65e:	4608      	mov	r0, r1
 800b660:	4611      	mov	r1, r2
 800b662:	2200      	movs	r2, #0
 800b664:	6022      	str	r2, [r4, #0]
 800b666:	461a      	mov	r2, r3
 800b668:	f7f9 ffbe 	bl	80055e8 <_lseek>
 800b66c:	1c43      	adds	r3, r0, #1
 800b66e:	d102      	bne.n	800b676 <_lseek_r+0x1e>
 800b670:	6823      	ldr	r3, [r4, #0]
 800b672:	b103      	cbz	r3, 800b676 <_lseek_r+0x1e>
 800b674:	602b      	str	r3, [r5, #0]
 800b676:	bd38      	pop	{r3, r4, r5, pc}
 800b678:	20001b48 	.word	0x20001b48

0800b67c <memcpy>:
 800b67c:	b510      	push	{r4, lr}
 800b67e:	1e43      	subs	r3, r0, #1
 800b680:	440a      	add	r2, r1
 800b682:	4291      	cmp	r1, r2
 800b684:	d100      	bne.n	800b688 <memcpy+0xc>
 800b686:	bd10      	pop	{r4, pc}
 800b688:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b68c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b690:	e7f7      	b.n	800b682 <memcpy+0x6>

0800b692 <memmove>:
 800b692:	4288      	cmp	r0, r1
 800b694:	b510      	push	{r4, lr}
 800b696:	eb01 0302 	add.w	r3, r1, r2
 800b69a:	d807      	bhi.n	800b6ac <memmove+0x1a>
 800b69c:	1e42      	subs	r2, r0, #1
 800b69e:	4299      	cmp	r1, r3
 800b6a0:	d00a      	beq.n	800b6b8 <memmove+0x26>
 800b6a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b6a6:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b6aa:	e7f8      	b.n	800b69e <memmove+0xc>
 800b6ac:	4283      	cmp	r3, r0
 800b6ae:	d9f5      	bls.n	800b69c <memmove+0xa>
 800b6b0:	1881      	adds	r1, r0, r2
 800b6b2:	1ad2      	subs	r2, r2, r3
 800b6b4:	42d3      	cmn	r3, r2
 800b6b6:	d100      	bne.n	800b6ba <memmove+0x28>
 800b6b8:	bd10      	pop	{r4, pc}
 800b6ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b6be:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b6c2:	e7f7      	b.n	800b6b4 <memmove+0x22>

0800b6c4 <__malloc_lock>:
 800b6c4:	4770      	bx	lr

0800b6c6 <__malloc_unlock>:
 800b6c6:	4770      	bx	lr

0800b6c8 <_realloc_r>:
 800b6c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6ca:	4607      	mov	r7, r0
 800b6cc:	4614      	mov	r4, r2
 800b6ce:	460e      	mov	r6, r1
 800b6d0:	b921      	cbnz	r1, 800b6dc <_realloc_r+0x14>
 800b6d2:	4611      	mov	r1, r2
 800b6d4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b6d8:	f7ff bab2 	b.w	800ac40 <_malloc_r>
 800b6dc:	b922      	cbnz	r2, 800b6e8 <_realloc_r+0x20>
 800b6de:	f7ff fa61 	bl	800aba4 <_free_r>
 800b6e2:	4625      	mov	r5, r4
 800b6e4:	4628      	mov	r0, r5
 800b6e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b6e8:	f000 f826 	bl	800b738 <_malloc_usable_size_r>
 800b6ec:	42a0      	cmp	r0, r4
 800b6ee:	d20f      	bcs.n	800b710 <_realloc_r+0x48>
 800b6f0:	4621      	mov	r1, r4
 800b6f2:	4638      	mov	r0, r7
 800b6f4:	f7ff faa4 	bl	800ac40 <_malloc_r>
 800b6f8:	4605      	mov	r5, r0
 800b6fa:	2800      	cmp	r0, #0
 800b6fc:	d0f2      	beq.n	800b6e4 <_realloc_r+0x1c>
 800b6fe:	4631      	mov	r1, r6
 800b700:	4622      	mov	r2, r4
 800b702:	f7ff ffbb 	bl	800b67c <memcpy>
 800b706:	4631      	mov	r1, r6
 800b708:	4638      	mov	r0, r7
 800b70a:	f7ff fa4b 	bl	800aba4 <_free_r>
 800b70e:	e7e9      	b.n	800b6e4 <_realloc_r+0x1c>
 800b710:	4635      	mov	r5, r6
 800b712:	e7e7      	b.n	800b6e4 <_realloc_r+0x1c>

0800b714 <_read_r>:
 800b714:	b538      	push	{r3, r4, r5, lr}
 800b716:	4c07      	ldr	r4, [pc, #28]	; (800b734 <_read_r+0x20>)
 800b718:	4605      	mov	r5, r0
 800b71a:	4608      	mov	r0, r1
 800b71c:	4611      	mov	r1, r2
 800b71e:	2200      	movs	r2, #0
 800b720:	6022      	str	r2, [r4, #0]
 800b722:	461a      	mov	r2, r3
 800b724:	f7f9 ff00 	bl	8005528 <_read>
 800b728:	1c43      	adds	r3, r0, #1
 800b72a:	d102      	bne.n	800b732 <_read_r+0x1e>
 800b72c:	6823      	ldr	r3, [r4, #0]
 800b72e:	b103      	cbz	r3, 800b732 <_read_r+0x1e>
 800b730:	602b      	str	r3, [r5, #0]
 800b732:	bd38      	pop	{r3, r4, r5, pc}
 800b734:	20001b48 	.word	0x20001b48

0800b738 <_malloc_usable_size_r>:
 800b738:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b73c:	1f18      	subs	r0, r3, #4
 800b73e:	2b00      	cmp	r3, #0
 800b740:	bfbc      	itt	lt
 800b742:	580b      	ldrlt	r3, [r1, r0]
 800b744:	18c0      	addlt	r0, r0, r3
 800b746:	4770      	bx	lr

0800b748 <asin>:
 800b748:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b74a:	ed2d 8b02 	vpush	{d8}
 800b74e:	4e26      	ldr	r6, [pc, #152]	; (800b7e8 <asin+0xa0>)
 800b750:	b08b      	sub	sp, #44	; 0x2c
 800b752:	ec55 4b10 	vmov	r4, r5, d0
 800b756:	f000 f853 	bl	800b800 <__ieee754_asin>
 800b75a:	f996 3000 	ldrsb.w	r3, [r6]
 800b75e:	eeb0 8a40 	vmov.f32	s16, s0
 800b762:	eef0 8a60 	vmov.f32	s17, s1
 800b766:	3301      	adds	r3, #1
 800b768:	d036      	beq.n	800b7d8 <asin+0x90>
 800b76a:	4622      	mov	r2, r4
 800b76c:	462b      	mov	r3, r5
 800b76e:	4620      	mov	r0, r4
 800b770:	4629      	mov	r1, r5
 800b772:	f7f5 f9eb 	bl	8000b4c <__aeabi_dcmpun>
 800b776:	4607      	mov	r7, r0
 800b778:	bb70      	cbnz	r0, 800b7d8 <asin+0x90>
 800b77a:	ec45 4b10 	vmov	d0, r4, r5
 800b77e:	f000 fd7f 	bl	800c280 <fabs>
 800b782:	2200      	movs	r2, #0
 800b784:	4b19      	ldr	r3, [pc, #100]	; (800b7ec <asin+0xa4>)
 800b786:	ec51 0b10 	vmov	r0, r1, d0
 800b78a:	f7f5 f9d5 	bl	8000b38 <__aeabi_dcmpgt>
 800b78e:	b318      	cbz	r0, 800b7d8 <asin+0x90>
 800b790:	2301      	movs	r3, #1
 800b792:	9300      	str	r3, [sp, #0]
 800b794:	4816      	ldr	r0, [pc, #88]	; (800b7f0 <asin+0xa8>)
 800b796:	4b17      	ldr	r3, [pc, #92]	; (800b7f4 <asin+0xac>)
 800b798:	9301      	str	r3, [sp, #4]
 800b79a:	9708      	str	r7, [sp, #32]
 800b79c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800b7a0:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800b7a4:	f000 fd78 	bl	800c298 <nan>
 800b7a8:	f996 3000 	ldrsb.w	r3, [r6]
 800b7ac:	2b02      	cmp	r3, #2
 800b7ae:	ed8d 0b06 	vstr	d0, [sp, #24]
 800b7b2:	d104      	bne.n	800b7be <asin+0x76>
 800b7b4:	f7fe fe7a 	bl	800a4ac <__errno>
 800b7b8:	2321      	movs	r3, #33	; 0x21
 800b7ba:	6003      	str	r3, [r0, #0]
 800b7bc:	e004      	b.n	800b7c8 <asin+0x80>
 800b7be:	4668      	mov	r0, sp
 800b7c0:	f000 fd67 	bl	800c292 <matherr>
 800b7c4:	2800      	cmp	r0, #0
 800b7c6:	d0f5      	beq.n	800b7b4 <asin+0x6c>
 800b7c8:	9b08      	ldr	r3, [sp, #32]
 800b7ca:	b11b      	cbz	r3, 800b7d4 <asin+0x8c>
 800b7cc:	f7fe fe6e 	bl	800a4ac <__errno>
 800b7d0:	9b08      	ldr	r3, [sp, #32]
 800b7d2:	6003      	str	r3, [r0, #0]
 800b7d4:	ed9d 8b06 	vldr	d8, [sp, #24]
 800b7d8:	eeb0 0a48 	vmov.f32	s0, s16
 800b7dc:	eef0 0a68 	vmov.f32	s1, s17
 800b7e0:	b00b      	add	sp, #44	; 0x2c
 800b7e2:	ecbd 8b02 	vpop	{d8}
 800b7e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b7e8:	200000a8 	.word	0x200000a8
 800b7ec:	3ff00000 	.word	0x3ff00000
 800b7f0:	0800d111 	.word	0x0800d111
 800b7f4:	0800d13f 	.word	0x0800d13f

0800b7f8 <atan2>:
 800b7f8:	f000 ba12 	b.w	800bc20 <__ieee754_atan2>
 800b7fc:	0000      	movs	r0, r0
	...

0800b800 <__ieee754_asin>:
 800b800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b804:	ec55 4b10 	vmov	r4, r5, d0
 800b808:	4bcb      	ldr	r3, [pc, #812]	; (800bb38 <__ieee754_asin+0x338>)
 800b80a:	b087      	sub	sp, #28
 800b80c:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 800b810:	429f      	cmp	r7, r3
 800b812:	9501      	str	r5, [sp, #4]
 800b814:	dd31      	ble.n	800b87a <__ieee754_asin+0x7a>
 800b816:	f107 4740 	add.w	r7, r7, #3221225472	; 0xc0000000
 800b81a:	ee10 3a10 	vmov	r3, s0
 800b81e:	f507 1780 	add.w	r7, r7, #1048576	; 0x100000
 800b822:	433b      	orrs	r3, r7
 800b824:	d117      	bne.n	800b856 <__ieee754_asin+0x56>
 800b826:	a3aa      	add	r3, pc, #680	; (adr r3, 800bad0 <__ieee754_asin+0x2d0>)
 800b828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b82c:	ee10 0a10 	vmov	r0, s0
 800b830:	4629      	mov	r1, r5
 800b832:	f7f4 fef1 	bl	8000618 <__aeabi_dmul>
 800b836:	a3a8      	add	r3, pc, #672	; (adr r3, 800bad8 <__ieee754_asin+0x2d8>)
 800b838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b83c:	4606      	mov	r6, r0
 800b83e:	460f      	mov	r7, r1
 800b840:	4620      	mov	r0, r4
 800b842:	4629      	mov	r1, r5
 800b844:	f7f4 fee8 	bl	8000618 <__aeabi_dmul>
 800b848:	4602      	mov	r2, r0
 800b84a:	460b      	mov	r3, r1
 800b84c:	4630      	mov	r0, r6
 800b84e:	4639      	mov	r1, r7
 800b850:	f7f4 fd2c 	bl	80002ac <__adddf3>
 800b854:	e00a      	b.n	800b86c <__ieee754_asin+0x6c>
 800b856:	ee10 2a10 	vmov	r2, s0
 800b85a:	462b      	mov	r3, r5
 800b85c:	4620      	mov	r0, r4
 800b85e:	4629      	mov	r1, r5
 800b860:	f7f4 fd22 	bl	80002a8 <__aeabi_dsub>
 800b864:	4602      	mov	r2, r0
 800b866:	460b      	mov	r3, r1
 800b868:	f7f5 f800 	bl	800086c <__aeabi_ddiv>
 800b86c:	4604      	mov	r4, r0
 800b86e:	460d      	mov	r5, r1
 800b870:	ec45 4b10 	vmov	d0, r4, r5
 800b874:	b007      	add	sp, #28
 800b876:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b87a:	4bb0      	ldr	r3, [pc, #704]	; (800bb3c <__ieee754_asin+0x33c>)
 800b87c:	429f      	cmp	r7, r3
 800b87e:	dc11      	bgt.n	800b8a4 <__ieee754_asin+0xa4>
 800b880:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 800b884:	f280 80ae 	bge.w	800b9e4 <__ieee754_asin+0x1e4>
 800b888:	a395      	add	r3, pc, #596	; (adr r3, 800bae0 <__ieee754_asin+0x2e0>)
 800b88a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b88e:	ee10 0a10 	vmov	r0, s0
 800b892:	4629      	mov	r1, r5
 800b894:	f7f4 fd0a 	bl	80002ac <__adddf3>
 800b898:	2200      	movs	r2, #0
 800b89a:	4ba9      	ldr	r3, [pc, #676]	; (800bb40 <__ieee754_asin+0x340>)
 800b89c:	f7f5 f94c 	bl	8000b38 <__aeabi_dcmpgt>
 800b8a0:	2800      	cmp	r0, #0
 800b8a2:	d1e5      	bne.n	800b870 <__ieee754_asin+0x70>
 800b8a4:	ec45 4b10 	vmov	d0, r4, r5
 800b8a8:	f000 fcea 	bl	800c280 <fabs>
 800b8ac:	2000      	movs	r0, #0
 800b8ae:	ec53 2b10 	vmov	r2, r3, d0
 800b8b2:	49a3      	ldr	r1, [pc, #652]	; (800bb40 <__ieee754_asin+0x340>)
 800b8b4:	f7f4 fcf8 	bl	80002a8 <__aeabi_dsub>
 800b8b8:	2200      	movs	r2, #0
 800b8ba:	4ba2      	ldr	r3, [pc, #648]	; (800bb44 <__ieee754_asin+0x344>)
 800b8bc:	f7f4 feac 	bl	8000618 <__aeabi_dmul>
 800b8c0:	a389      	add	r3, pc, #548	; (adr r3, 800bae8 <__ieee754_asin+0x2e8>)
 800b8c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8c6:	4604      	mov	r4, r0
 800b8c8:	460d      	mov	r5, r1
 800b8ca:	f7f4 fea5 	bl	8000618 <__aeabi_dmul>
 800b8ce:	a388      	add	r3, pc, #544	; (adr r3, 800baf0 <__ieee754_asin+0x2f0>)
 800b8d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8d4:	f7f4 fcea 	bl	80002ac <__adddf3>
 800b8d8:	4622      	mov	r2, r4
 800b8da:	462b      	mov	r3, r5
 800b8dc:	f7f4 fe9c 	bl	8000618 <__aeabi_dmul>
 800b8e0:	a385      	add	r3, pc, #532	; (adr r3, 800baf8 <__ieee754_asin+0x2f8>)
 800b8e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8e6:	f7f4 fcdf 	bl	80002a8 <__aeabi_dsub>
 800b8ea:	4622      	mov	r2, r4
 800b8ec:	462b      	mov	r3, r5
 800b8ee:	f7f4 fe93 	bl	8000618 <__aeabi_dmul>
 800b8f2:	a383      	add	r3, pc, #524	; (adr r3, 800bb00 <__ieee754_asin+0x300>)
 800b8f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8f8:	f7f4 fcd8 	bl	80002ac <__adddf3>
 800b8fc:	4622      	mov	r2, r4
 800b8fe:	462b      	mov	r3, r5
 800b900:	f7f4 fe8a 	bl	8000618 <__aeabi_dmul>
 800b904:	a380      	add	r3, pc, #512	; (adr r3, 800bb08 <__ieee754_asin+0x308>)
 800b906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b90a:	f7f4 fccd 	bl	80002a8 <__aeabi_dsub>
 800b90e:	4622      	mov	r2, r4
 800b910:	462b      	mov	r3, r5
 800b912:	f7f4 fe81 	bl	8000618 <__aeabi_dmul>
 800b916:	a37e      	add	r3, pc, #504	; (adr r3, 800bb10 <__ieee754_asin+0x310>)
 800b918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b91c:	f7f4 fcc6 	bl	80002ac <__adddf3>
 800b920:	4622      	mov	r2, r4
 800b922:	462b      	mov	r3, r5
 800b924:	f7f4 fe78 	bl	8000618 <__aeabi_dmul>
 800b928:	a37b      	add	r3, pc, #492	; (adr r3, 800bb18 <__ieee754_asin+0x318>)
 800b92a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b92e:	4680      	mov	r8, r0
 800b930:	4689      	mov	r9, r1
 800b932:	4620      	mov	r0, r4
 800b934:	4629      	mov	r1, r5
 800b936:	f7f4 fe6f 	bl	8000618 <__aeabi_dmul>
 800b93a:	a379      	add	r3, pc, #484	; (adr r3, 800bb20 <__ieee754_asin+0x320>)
 800b93c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b940:	f7f4 fcb2 	bl	80002a8 <__aeabi_dsub>
 800b944:	4622      	mov	r2, r4
 800b946:	462b      	mov	r3, r5
 800b948:	f7f4 fe66 	bl	8000618 <__aeabi_dmul>
 800b94c:	a376      	add	r3, pc, #472	; (adr r3, 800bb28 <__ieee754_asin+0x328>)
 800b94e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b952:	f7f4 fcab 	bl	80002ac <__adddf3>
 800b956:	4622      	mov	r2, r4
 800b958:	462b      	mov	r3, r5
 800b95a:	f7f4 fe5d 	bl	8000618 <__aeabi_dmul>
 800b95e:	a374      	add	r3, pc, #464	; (adr r3, 800bb30 <__ieee754_asin+0x330>)
 800b960:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b964:	f7f4 fca0 	bl	80002a8 <__aeabi_dsub>
 800b968:	4622      	mov	r2, r4
 800b96a:	462b      	mov	r3, r5
 800b96c:	f7f4 fe54 	bl	8000618 <__aeabi_dmul>
 800b970:	4b73      	ldr	r3, [pc, #460]	; (800bb40 <__ieee754_asin+0x340>)
 800b972:	2200      	movs	r2, #0
 800b974:	f7f4 fc9a 	bl	80002ac <__adddf3>
 800b978:	ec45 4b10 	vmov	d0, r4, r5
 800b97c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b980:	f000 fa2c 	bl	800bddc <__ieee754_sqrt>
 800b984:	4b70      	ldr	r3, [pc, #448]	; (800bb48 <__ieee754_asin+0x348>)
 800b986:	429f      	cmp	r7, r3
 800b988:	ec5b ab10 	vmov	sl, fp, d0
 800b98c:	f340 80de 	ble.w	800bb4c <__ieee754_asin+0x34c>
 800b990:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b994:	4640      	mov	r0, r8
 800b996:	4649      	mov	r1, r9
 800b998:	f7f4 ff68 	bl	800086c <__aeabi_ddiv>
 800b99c:	4652      	mov	r2, sl
 800b99e:	465b      	mov	r3, fp
 800b9a0:	f7f4 fe3a 	bl	8000618 <__aeabi_dmul>
 800b9a4:	4652      	mov	r2, sl
 800b9a6:	465b      	mov	r3, fp
 800b9a8:	f7f4 fc80 	bl	80002ac <__adddf3>
 800b9ac:	4602      	mov	r2, r0
 800b9ae:	460b      	mov	r3, r1
 800b9b0:	f7f4 fc7c 	bl	80002ac <__adddf3>
 800b9b4:	a348      	add	r3, pc, #288	; (adr r3, 800bad8 <__ieee754_asin+0x2d8>)
 800b9b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9ba:	f7f4 fc75 	bl	80002a8 <__aeabi_dsub>
 800b9be:	4602      	mov	r2, r0
 800b9c0:	460b      	mov	r3, r1
 800b9c2:	a143      	add	r1, pc, #268	; (adr r1, 800bad0 <__ieee754_asin+0x2d0>)
 800b9c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b9c8:	f7f4 fc6e 	bl	80002a8 <__aeabi_dsub>
 800b9cc:	9b01      	ldr	r3, [sp, #4]
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	bfdc      	itt	le
 800b9d2:	4602      	movle	r2, r0
 800b9d4:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 800b9d8:	4604      	mov	r4, r0
 800b9da:	460d      	mov	r5, r1
 800b9dc:	bfdc      	itt	le
 800b9de:	4614      	movle	r4, r2
 800b9e0:	461d      	movle	r5, r3
 800b9e2:	e745      	b.n	800b870 <__ieee754_asin+0x70>
 800b9e4:	ee10 2a10 	vmov	r2, s0
 800b9e8:	ee10 0a10 	vmov	r0, s0
 800b9ec:	462b      	mov	r3, r5
 800b9ee:	4629      	mov	r1, r5
 800b9f0:	f7f4 fe12 	bl	8000618 <__aeabi_dmul>
 800b9f4:	a33c      	add	r3, pc, #240	; (adr r3, 800bae8 <__ieee754_asin+0x2e8>)
 800b9f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9fa:	4606      	mov	r6, r0
 800b9fc:	460f      	mov	r7, r1
 800b9fe:	f7f4 fe0b 	bl	8000618 <__aeabi_dmul>
 800ba02:	a33b      	add	r3, pc, #236	; (adr r3, 800baf0 <__ieee754_asin+0x2f0>)
 800ba04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba08:	f7f4 fc50 	bl	80002ac <__adddf3>
 800ba0c:	4632      	mov	r2, r6
 800ba0e:	463b      	mov	r3, r7
 800ba10:	f7f4 fe02 	bl	8000618 <__aeabi_dmul>
 800ba14:	a338      	add	r3, pc, #224	; (adr r3, 800baf8 <__ieee754_asin+0x2f8>)
 800ba16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba1a:	f7f4 fc45 	bl	80002a8 <__aeabi_dsub>
 800ba1e:	4632      	mov	r2, r6
 800ba20:	463b      	mov	r3, r7
 800ba22:	f7f4 fdf9 	bl	8000618 <__aeabi_dmul>
 800ba26:	a336      	add	r3, pc, #216	; (adr r3, 800bb00 <__ieee754_asin+0x300>)
 800ba28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba2c:	f7f4 fc3e 	bl	80002ac <__adddf3>
 800ba30:	4632      	mov	r2, r6
 800ba32:	463b      	mov	r3, r7
 800ba34:	f7f4 fdf0 	bl	8000618 <__aeabi_dmul>
 800ba38:	a333      	add	r3, pc, #204	; (adr r3, 800bb08 <__ieee754_asin+0x308>)
 800ba3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba3e:	f7f4 fc33 	bl	80002a8 <__aeabi_dsub>
 800ba42:	4632      	mov	r2, r6
 800ba44:	463b      	mov	r3, r7
 800ba46:	f7f4 fde7 	bl	8000618 <__aeabi_dmul>
 800ba4a:	a331      	add	r3, pc, #196	; (adr r3, 800bb10 <__ieee754_asin+0x310>)
 800ba4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba50:	f7f4 fc2c 	bl	80002ac <__adddf3>
 800ba54:	4632      	mov	r2, r6
 800ba56:	463b      	mov	r3, r7
 800ba58:	f7f4 fdde 	bl	8000618 <__aeabi_dmul>
 800ba5c:	a32e      	add	r3, pc, #184	; (adr r3, 800bb18 <__ieee754_asin+0x318>)
 800ba5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba62:	4680      	mov	r8, r0
 800ba64:	4689      	mov	r9, r1
 800ba66:	4630      	mov	r0, r6
 800ba68:	4639      	mov	r1, r7
 800ba6a:	f7f4 fdd5 	bl	8000618 <__aeabi_dmul>
 800ba6e:	a32c      	add	r3, pc, #176	; (adr r3, 800bb20 <__ieee754_asin+0x320>)
 800ba70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba74:	f7f4 fc18 	bl	80002a8 <__aeabi_dsub>
 800ba78:	4632      	mov	r2, r6
 800ba7a:	463b      	mov	r3, r7
 800ba7c:	f7f4 fdcc 	bl	8000618 <__aeabi_dmul>
 800ba80:	a329      	add	r3, pc, #164	; (adr r3, 800bb28 <__ieee754_asin+0x328>)
 800ba82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba86:	f7f4 fc11 	bl	80002ac <__adddf3>
 800ba8a:	4632      	mov	r2, r6
 800ba8c:	463b      	mov	r3, r7
 800ba8e:	f7f4 fdc3 	bl	8000618 <__aeabi_dmul>
 800ba92:	a327      	add	r3, pc, #156	; (adr r3, 800bb30 <__ieee754_asin+0x330>)
 800ba94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba98:	f7f4 fc06 	bl	80002a8 <__aeabi_dsub>
 800ba9c:	4632      	mov	r2, r6
 800ba9e:	463b      	mov	r3, r7
 800baa0:	f7f4 fdba 	bl	8000618 <__aeabi_dmul>
 800baa4:	2200      	movs	r2, #0
 800baa6:	4b26      	ldr	r3, [pc, #152]	; (800bb40 <__ieee754_asin+0x340>)
 800baa8:	f7f4 fc00 	bl	80002ac <__adddf3>
 800baac:	4602      	mov	r2, r0
 800baae:	460b      	mov	r3, r1
 800bab0:	4640      	mov	r0, r8
 800bab2:	4649      	mov	r1, r9
 800bab4:	f7f4 feda 	bl	800086c <__aeabi_ddiv>
 800bab8:	4622      	mov	r2, r4
 800baba:	462b      	mov	r3, r5
 800babc:	f7f4 fdac 	bl	8000618 <__aeabi_dmul>
 800bac0:	4602      	mov	r2, r0
 800bac2:	460b      	mov	r3, r1
 800bac4:	4620      	mov	r0, r4
 800bac6:	4629      	mov	r1, r5
 800bac8:	e6c2      	b.n	800b850 <__ieee754_asin+0x50>
 800baca:	bf00      	nop
 800bacc:	f3af 8000 	nop.w
 800bad0:	54442d18 	.word	0x54442d18
 800bad4:	3ff921fb 	.word	0x3ff921fb
 800bad8:	33145c07 	.word	0x33145c07
 800badc:	3c91a626 	.word	0x3c91a626
 800bae0:	8800759c 	.word	0x8800759c
 800bae4:	7e37e43c 	.word	0x7e37e43c
 800bae8:	0dfdf709 	.word	0x0dfdf709
 800baec:	3f023de1 	.word	0x3f023de1
 800baf0:	7501b288 	.word	0x7501b288
 800baf4:	3f49efe0 	.word	0x3f49efe0
 800baf8:	b5688f3b 	.word	0xb5688f3b
 800bafc:	3fa48228 	.word	0x3fa48228
 800bb00:	0e884455 	.word	0x0e884455
 800bb04:	3fc9c155 	.word	0x3fc9c155
 800bb08:	03eb6f7d 	.word	0x03eb6f7d
 800bb0c:	3fd4d612 	.word	0x3fd4d612
 800bb10:	55555555 	.word	0x55555555
 800bb14:	3fc55555 	.word	0x3fc55555
 800bb18:	b12e9282 	.word	0xb12e9282
 800bb1c:	3fb3b8c5 	.word	0x3fb3b8c5
 800bb20:	1b8d0159 	.word	0x1b8d0159
 800bb24:	3fe6066c 	.word	0x3fe6066c
 800bb28:	9c598ac8 	.word	0x9c598ac8
 800bb2c:	40002ae5 	.word	0x40002ae5
 800bb30:	1c8a2d4b 	.word	0x1c8a2d4b
 800bb34:	40033a27 	.word	0x40033a27
 800bb38:	3fefffff 	.word	0x3fefffff
 800bb3c:	3fdfffff 	.word	0x3fdfffff
 800bb40:	3ff00000 	.word	0x3ff00000
 800bb44:	3fe00000 	.word	0x3fe00000
 800bb48:	3fef3332 	.word	0x3fef3332
 800bb4c:	ee10 2a10 	vmov	r2, s0
 800bb50:	ee10 0a10 	vmov	r0, s0
 800bb54:	465b      	mov	r3, fp
 800bb56:	4659      	mov	r1, fp
 800bb58:	f7f4 fba8 	bl	80002ac <__adddf3>
 800bb5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bb60:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bb64:	4640      	mov	r0, r8
 800bb66:	4649      	mov	r1, r9
 800bb68:	f7f4 fe80 	bl	800086c <__aeabi_ddiv>
 800bb6c:	4602      	mov	r2, r0
 800bb6e:	460b      	mov	r3, r1
 800bb70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bb74:	f7f4 fd50 	bl	8000618 <__aeabi_dmul>
 800bb78:	2600      	movs	r6, #0
 800bb7a:	4680      	mov	r8, r0
 800bb7c:	4689      	mov	r9, r1
 800bb7e:	4632      	mov	r2, r6
 800bb80:	465b      	mov	r3, fp
 800bb82:	4630      	mov	r0, r6
 800bb84:	4659      	mov	r1, fp
 800bb86:	f7f4 fd47 	bl	8000618 <__aeabi_dmul>
 800bb8a:	4602      	mov	r2, r0
 800bb8c:	460b      	mov	r3, r1
 800bb8e:	4620      	mov	r0, r4
 800bb90:	4629      	mov	r1, r5
 800bb92:	f7f4 fb89 	bl	80002a8 <__aeabi_dsub>
 800bb96:	4632      	mov	r2, r6
 800bb98:	4604      	mov	r4, r0
 800bb9a:	460d      	mov	r5, r1
 800bb9c:	465b      	mov	r3, fp
 800bb9e:	4650      	mov	r0, sl
 800bba0:	4659      	mov	r1, fp
 800bba2:	f7f4 fb83 	bl	80002ac <__adddf3>
 800bba6:	4602      	mov	r2, r0
 800bba8:	460b      	mov	r3, r1
 800bbaa:	4620      	mov	r0, r4
 800bbac:	4629      	mov	r1, r5
 800bbae:	f7f4 fe5d 	bl	800086c <__aeabi_ddiv>
 800bbb2:	4602      	mov	r2, r0
 800bbb4:	460b      	mov	r3, r1
 800bbb6:	f7f4 fb79 	bl	80002ac <__adddf3>
 800bbba:	4602      	mov	r2, r0
 800bbbc:	460b      	mov	r3, r1
 800bbbe:	a114      	add	r1, pc, #80	; (adr r1, 800bc10 <__ieee754_asin+0x410>)
 800bbc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bbc4:	f7f4 fb70 	bl	80002a8 <__aeabi_dsub>
 800bbc8:	4602      	mov	r2, r0
 800bbca:	460b      	mov	r3, r1
 800bbcc:	4640      	mov	r0, r8
 800bbce:	4649      	mov	r1, r9
 800bbd0:	f7f4 fb6a 	bl	80002a8 <__aeabi_dsub>
 800bbd4:	465f      	mov	r7, fp
 800bbd6:	4604      	mov	r4, r0
 800bbd8:	460d      	mov	r5, r1
 800bbda:	4632      	mov	r2, r6
 800bbdc:	465b      	mov	r3, fp
 800bbde:	4630      	mov	r0, r6
 800bbe0:	4639      	mov	r1, r7
 800bbe2:	f7f4 fb63 	bl	80002ac <__adddf3>
 800bbe6:	4602      	mov	r2, r0
 800bbe8:	460b      	mov	r3, r1
 800bbea:	a10b      	add	r1, pc, #44	; (adr r1, 800bc18 <__ieee754_asin+0x418>)
 800bbec:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bbf0:	f7f4 fb5a 	bl	80002a8 <__aeabi_dsub>
 800bbf4:	4602      	mov	r2, r0
 800bbf6:	460b      	mov	r3, r1
 800bbf8:	4620      	mov	r0, r4
 800bbfa:	4629      	mov	r1, r5
 800bbfc:	f7f4 fb54 	bl	80002a8 <__aeabi_dsub>
 800bc00:	4602      	mov	r2, r0
 800bc02:	460b      	mov	r3, r1
 800bc04:	a104      	add	r1, pc, #16	; (adr r1, 800bc18 <__ieee754_asin+0x418>)
 800bc06:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc0a:	e6dd      	b.n	800b9c8 <__ieee754_asin+0x1c8>
 800bc0c:	f3af 8000 	nop.w
 800bc10:	33145c07 	.word	0x33145c07
 800bc14:	3c91a626 	.word	0x3c91a626
 800bc18:	54442d18 	.word	0x54442d18
 800bc1c:	3fe921fb 	.word	0x3fe921fb

0800bc20 <__ieee754_atan2>:
 800bc20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc24:	ec57 6b11 	vmov	r6, r7, d1
 800bc28:	4273      	negs	r3, r6
 800bc2a:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800bc2e:	4333      	orrs	r3, r6
 800bc30:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 800bdd8 <__ieee754_atan2+0x1b8>
 800bc34:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800bc38:	4573      	cmp	r3, lr
 800bc3a:	ec51 0b10 	vmov	r0, r1, d0
 800bc3e:	ee11 8a10 	vmov	r8, s2
 800bc42:	d80a      	bhi.n	800bc5a <__ieee754_atan2+0x3a>
 800bc44:	4244      	negs	r4, r0
 800bc46:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800bc4a:	4304      	orrs	r4, r0
 800bc4c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800bc50:	4574      	cmp	r4, lr
 800bc52:	468c      	mov	ip, r1
 800bc54:	ee10 9a10 	vmov	r9, s0
 800bc58:	d907      	bls.n	800bc6a <__ieee754_atan2+0x4a>
 800bc5a:	4632      	mov	r2, r6
 800bc5c:	463b      	mov	r3, r7
 800bc5e:	f7f4 fb25 	bl	80002ac <__adddf3>
 800bc62:	ec41 0b10 	vmov	d0, r0, r1
 800bc66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc6a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800bc6e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800bc72:	4334      	orrs	r4, r6
 800bc74:	d103      	bne.n	800bc7e <__ieee754_atan2+0x5e>
 800bc76:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc7a:	f000 b961 	b.w	800bf40 <atan>
 800bc7e:	17bc      	asrs	r4, r7, #30
 800bc80:	f004 0402 	and.w	r4, r4, #2
 800bc84:	ea53 0909 	orrs.w	r9, r3, r9
 800bc88:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800bc8c:	d107      	bne.n	800bc9e <__ieee754_atan2+0x7e>
 800bc8e:	2c02      	cmp	r4, #2
 800bc90:	d073      	beq.n	800bd7a <__ieee754_atan2+0x15a>
 800bc92:	2c03      	cmp	r4, #3
 800bc94:	d1e5      	bne.n	800bc62 <__ieee754_atan2+0x42>
 800bc96:	a13e      	add	r1, pc, #248	; (adr r1, 800bd90 <__ieee754_atan2+0x170>)
 800bc98:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc9c:	e7e1      	b.n	800bc62 <__ieee754_atan2+0x42>
 800bc9e:	ea52 0808 	orrs.w	r8, r2, r8
 800bca2:	d106      	bne.n	800bcb2 <__ieee754_atan2+0x92>
 800bca4:	f1bc 0f00 	cmp.w	ip, #0
 800bca8:	da6b      	bge.n	800bd82 <__ieee754_atan2+0x162>
 800bcaa:	a13b      	add	r1, pc, #236	; (adr r1, 800bd98 <__ieee754_atan2+0x178>)
 800bcac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bcb0:	e7d7      	b.n	800bc62 <__ieee754_atan2+0x42>
 800bcb2:	4572      	cmp	r2, lr
 800bcb4:	d120      	bne.n	800bcf8 <__ieee754_atan2+0xd8>
 800bcb6:	4293      	cmp	r3, r2
 800bcb8:	d111      	bne.n	800bcde <__ieee754_atan2+0xbe>
 800bcba:	2c02      	cmp	r4, #2
 800bcbc:	d007      	beq.n	800bcce <__ieee754_atan2+0xae>
 800bcbe:	2c03      	cmp	r4, #3
 800bcc0:	d009      	beq.n	800bcd6 <__ieee754_atan2+0xb6>
 800bcc2:	2c01      	cmp	r4, #1
 800bcc4:	d155      	bne.n	800bd72 <__ieee754_atan2+0x152>
 800bcc6:	a136      	add	r1, pc, #216	; (adr r1, 800bda0 <__ieee754_atan2+0x180>)
 800bcc8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bccc:	e7c9      	b.n	800bc62 <__ieee754_atan2+0x42>
 800bcce:	a136      	add	r1, pc, #216	; (adr r1, 800bda8 <__ieee754_atan2+0x188>)
 800bcd0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bcd4:	e7c5      	b.n	800bc62 <__ieee754_atan2+0x42>
 800bcd6:	a136      	add	r1, pc, #216	; (adr r1, 800bdb0 <__ieee754_atan2+0x190>)
 800bcd8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bcdc:	e7c1      	b.n	800bc62 <__ieee754_atan2+0x42>
 800bcde:	2c02      	cmp	r4, #2
 800bce0:	d04b      	beq.n	800bd7a <__ieee754_atan2+0x15a>
 800bce2:	2c03      	cmp	r4, #3
 800bce4:	d0d7      	beq.n	800bc96 <__ieee754_atan2+0x76>
 800bce6:	2c01      	cmp	r4, #1
 800bce8:	f04f 0000 	mov.w	r0, #0
 800bcec:	d102      	bne.n	800bcf4 <__ieee754_atan2+0xd4>
 800bcee:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800bcf2:	e7b6      	b.n	800bc62 <__ieee754_atan2+0x42>
 800bcf4:	2100      	movs	r1, #0
 800bcf6:	e7b4      	b.n	800bc62 <__ieee754_atan2+0x42>
 800bcf8:	4573      	cmp	r3, lr
 800bcfa:	d0d3      	beq.n	800bca4 <__ieee754_atan2+0x84>
 800bcfc:	1a9b      	subs	r3, r3, r2
 800bcfe:	151b      	asrs	r3, r3, #20
 800bd00:	2b3c      	cmp	r3, #60	; 0x3c
 800bd02:	dc1e      	bgt.n	800bd42 <__ieee754_atan2+0x122>
 800bd04:	2f00      	cmp	r7, #0
 800bd06:	da01      	bge.n	800bd0c <__ieee754_atan2+0xec>
 800bd08:	333c      	adds	r3, #60	; 0x3c
 800bd0a:	db1e      	blt.n	800bd4a <__ieee754_atan2+0x12a>
 800bd0c:	4632      	mov	r2, r6
 800bd0e:	463b      	mov	r3, r7
 800bd10:	f7f4 fdac 	bl	800086c <__aeabi_ddiv>
 800bd14:	ec41 0b10 	vmov	d0, r0, r1
 800bd18:	f000 fab2 	bl	800c280 <fabs>
 800bd1c:	f000 f910 	bl	800bf40 <atan>
 800bd20:	ec51 0b10 	vmov	r0, r1, d0
 800bd24:	2c01      	cmp	r4, #1
 800bd26:	d013      	beq.n	800bd50 <__ieee754_atan2+0x130>
 800bd28:	2c02      	cmp	r4, #2
 800bd2a:	d015      	beq.n	800bd58 <__ieee754_atan2+0x138>
 800bd2c:	2c00      	cmp	r4, #0
 800bd2e:	d098      	beq.n	800bc62 <__ieee754_atan2+0x42>
 800bd30:	a321      	add	r3, pc, #132	; (adr r3, 800bdb8 <__ieee754_atan2+0x198>)
 800bd32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd36:	f7f4 fab7 	bl	80002a8 <__aeabi_dsub>
 800bd3a:	a321      	add	r3, pc, #132	; (adr r3, 800bdc0 <__ieee754_atan2+0x1a0>)
 800bd3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd40:	e014      	b.n	800bd6c <__ieee754_atan2+0x14c>
 800bd42:	a121      	add	r1, pc, #132	; (adr r1, 800bdc8 <__ieee754_atan2+0x1a8>)
 800bd44:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd48:	e7ec      	b.n	800bd24 <__ieee754_atan2+0x104>
 800bd4a:	2000      	movs	r0, #0
 800bd4c:	2100      	movs	r1, #0
 800bd4e:	e7e9      	b.n	800bd24 <__ieee754_atan2+0x104>
 800bd50:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bd54:	4619      	mov	r1, r3
 800bd56:	e784      	b.n	800bc62 <__ieee754_atan2+0x42>
 800bd58:	a317      	add	r3, pc, #92	; (adr r3, 800bdb8 <__ieee754_atan2+0x198>)
 800bd5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd5e:	f7f4 faa3 	bl	80002a8 <__aeabi_dsub>
 800bd62:	4602      	mov	r2, r0
 800bd64:	460b      	mov	r3, r1
 800bd66:	a116      	add	r1, pc, #88	; (adr r1, 800bdc0 <__ieee754_atan2+0x1a0>)
 800bd68:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd6c:	f7f4 fa9c 	bl	80002a8 <__aeabi_dsub>
 800bd70:	e777      	b.n	800bc62 <__ieee754_atan2+0x42>
 800bd72:	a117      	add	r1, pc, #92	; (adr r1, 800bdd0 <__ieee754_atan2+0x1b0>)
 800bd74:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd78:	e773      	b.n	800bc62 <__ieee754_atan2+0x42>
 800bd7a:	a111      	add	r1, pc, #68	; (adr r1, 800bdc0 <__ieee754_atan2+0x1a0>)
 800bd7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd80:	e76f      	b.n	800bc62 <__ieee754_atan2+0x42>
 800bd82:	a111      	add	r1, pc, #68	; (adr r1, 800bdc8 <__ieee754_atan2+0x1a8>)
 800bd84:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd88:	e76b      	b.n	800bc62 <__ieee754_atan2+0x42>
 800bd8a:	bf00      	nop
 800bd8c:	f3af 8000 	nop.w
 800bd90:	54442d18 	.word	0x54442d18
 800bd94:	c00921fb 	.word	0xc00921fb
 800bd98:	54442d18 	.word	0x54442d18
 800bd9c:	bff921fb 	.word	0xbff921fb
 800bda0:	54442d18 	.word	0x54442d18
 800bda4:	bfe921fb 	.word	0xbfe921fb
 800bda8:	7f3321d2 	.word	0x7f3321d2
 800bdac:	4002d97c 	.word	0x4002d97c
 800bdb0:	7f3321d2 	.word	0x7f3321d2
 800bdb4:	c002d97c 	.word	0xc002d97c
 800bdb8:	33145c07 	.word	0x33145c07
 800bdbc:	3ca1a626 	.word	0x3ca1a626
 800bdc0:	54442d18 	.word	0x54442d18
 800bdc4:	400921fb 	.word	0x400921fb
 800bdc8:	54442d18 	.word	0x54442d18
 800bdcc:	3ff921fb 	.word	0x3ff921fb
 800bdd0:	54442d18 	.word	0x54442d18
 800bdd4:	3fe921fb 	.word	0x3fe921fb
 800bdd8:	7ff00000 	.word	0x7ff00000

0800bddc <__ieee754_sqrt>:
 800bddc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bde0:	4955      	ldr	r1, [pc, #340]	; (800bf38 <__ieee754_sqrt+0x15c>)
 800bde2:	ec55 4b10 	vmov	r4, r5, d0
 800bde6:	43a9      	bics	r1, r5
 800bde8:	462b      	mov	r3, r5
 800bdea:	462a      	mov	r2, r5
 800bdec:	d112      	bne.n	800be14 <__ieee754_sqrt+0x38>
 800bdee:	ee10 2a10 	vmov	r2, s0
 800bdf2:	ee10 0a10 	vmov	r0, s0
 800bdf6:	4629      	mov	r1, r5
 800bdf8:	f7f4 fc0e 	bl	8000618 <__aeabi_dmul>
 800bdfc:	4602      	mov	r2, r0
 800bdfe:	460b      	mov	r3, r1
 800be00:	4620      	mov	r0, r4
 800be02:	4629      	mov	r1, r5
 800be04:	f7f4 fa52 	bl	80002ac <__adddf3>
 800be08:	4604      	mov	r4, r0
 800be0a:	460d      	mov	r5, r1
 800be0c:	ec45 4b10 	vmov	d0, r4, r5
 800be10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be14:	2d00      	cmp	r5, #0
 800be16:	ee10 0a10 	vmov	r0, s0
 800be1a:	4621      	mov	r1, r4
 800be1c:	dc0f      	bgt.n	800be3e <__ieee754_sqrt+0x62>
 800be1e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800be22:	4330      	orrs	r0, r6
 800be24:	d0f2      	beq.n	800be0c <__ieee754_sqrt+0x30>
 800be26:	b155      	cbz	r5, 800be3e <__ieee754_sqrt+0x62>
 800be28:	ee10 2a10 	vmov	r2, s0
 800be2c:	4620      	mov	r0, r4
 800be2e:	4629      	mov	r1, r5
 800be30:	f7f4 fa3a 	bl	80002a8 <__aeabi_dsub>
 800be34:	4602      	mov	r2, r0
 800be36:	460b      	mov	r3, r1
 800be38:	f7f4 fd18 	bl	800086c <__aeabi_ddiv>
 800be3c:	e7e4      	b.n	800be08 <__ieee754_sqrt+0x2c>
 800be3e:	151b      	asrs	r3, r3, #20
 800be40:	d073      	beq.n	800bf2a <__ieee754_sqrt+0x14e>
 800be42:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800be46:	07dd      	lsls	r5, r3, #31
 800be48:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800be4c:	bf48      	it	mi
 800be4e:	0fc8      	lsrmi	r0, r1, #31
 800be50:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800be54:	bf44      	itt	mi
 800be56:	0049      	lslmi	r1, r1, #1
 800be58:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800be5c:	2500      	movs	r5, #0
 800be5e:	1058      	asrs	r0, r3, #1
 800be60:	0fcb      	lsrs	r3, r1, #31
 800be62:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800be66:	0049      	lsls	r1, r1, #1
 800be68:	2316      	movs	r3, #22
 800be6a:	462c      	mov	r4, r5
 800be6c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800be70:	19a7      	adds	r7, r4, r6
 800be72:	4297      	cmp	r7, r2
 800be74:	bfde      	ittt	le
 800be76:	19bc      	addle	r4, r7, r6
 800be78:	1bd2      	suble	r2, r2, r7
 800be7a:	19ad      	addle	r5, r5, r6
 800be7c:	0fcf      	lsrs	r7, r1, #31
 800be7e:	3b01      	subs	r3, #1
 800be80:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800be84:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800be88:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800be8c:	d1f0      	bne.n	800be70 <__ieee754_sqrt+0x94>
 800be8e:	f04f 0c20 	mov.w	ip, #32
 800be92:	469e      	mov	lr, r3
 800be94:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800be98:	42a2      	cmp	r2, r4
 800be9a:	eb06 070e 	add.w	r7, r6, lr
 800be9e:	dc02      	bgt.n	800bea6 <__ieee754_sqrt+0xca>
 800bea0:	d112      	bne.n	800bec8 <__ieee754_sqrt+0xec>
 800bea2:	428f      	cmp	r7, r1
 800bea4:	d810      	bhi.n	800bec8 <__ieee754_sqrt+0xec>
 800bea6:	2f00      	cmp	r7, #0
 800bea8:	eb07 0e06 	add.w	lr, r7, r6
 800beac:	da42      	bge.n	800bf34 <__ieee754_sqrt+0x158>
 800beae:	f1be 0f00 	cmp.w	lr, #0
 800beb2:	db3f      	blt.n	800bf34 <__ieee754_sqrt+0x158>
 800beb4:	f104 0801 	add.w	r8, r4, #1
 800beb8:	1b12      	subs	r2, r2, r4
 800beba:	428f      	cmp	r7, r1
 800bebc:	bf88      	it	hi
 800bebe:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800bec2:	1bc9      	subs	r1, r1, r7
 800bec4:	4433      	add	r3, r6
 800bec6:	4644      	mov	r4, r8
 800bec8:	0052      	lsls	r2, r2, #1
 800beca:	f1bc 0c01 	subs.w	ip, ip, #1
 800bece:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800bed2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800bed6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800beda:	d1dd      	bne.n	800be98 <__ieee754_sqrt+0xbc>
 800bedc:	430a      	orrs	r2, r1
 800bede:	d006      	beq.n	800beee <__ieee754_sqrt+0x112>
 800bee0:	1c5c      	adds	r4, r3, #1
 800bee2:	bf13      	iteet	ne
 800bee4:	3301      	addne	r3, #1
 800bee6:	3501      	addeq	r5, #1
 800bee8:	4663      	moveq	r3, ip
 800beea:	f023 0301 	bicne.w	r3, r3, #1
 800beee:	106a      	asrs	r2, r5, #1
 800bef0:	085b      	lsrs	r3, r3, #1
 800bef2:	07e9      	lsls	r1, r5, #31
 800bef4:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800bef8:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800befc:	bf48      	it	mi
 800befe:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800bf02:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800bf06:	461c      	mov	r4, r3
 800bf08:	e780      	b.n	800be0c <__ieee754_sqrt+0x30>
 800bf0a:	0aca      	lsrs	r2, r1, #11
 800bf0c:	3815      	subs	r0, #21
 800bf0e:	0549      	lsls	r1, r1, #21
 800bf10:	2a00      	cmp	r2, #0
 800bf12:	d0fa      	beq.n	800bf0a <__ieee754_sqrt+0x12e>
 800bf14:	02d6      	lsls	r6, r2, #11
 800bf16:	d50a      	bpl.n	800bf2e <__ieee754_sqrt+0x152>
 800bf18:	f1c3 0420 	rsb	r4, r3, #32
 800bf1c:	fa21 f404 	lsr.w	r4, r1, r4
 800bf20:	1e5d      	subs	r5, r3, #1
 800bf22:	4099      	lsls	r1, r3
 800bf24:	4322      	orrs	r2, r4
 800bf26:	1b43      	subs	r3, r0, r5
 800bf28:	e78b      	b.n	800be42 <__ieee754_sqrt+0x66>
 800bf2a:	4618      	mov	r0, r3
 800bf2c:	e7f0      	b.n	800bf10 <__ieee754_sqrt+0x134>
 800bf2e:	0052      	lsls	r2, r2, #1
 800bf30:	3301      	adds	r3, #1
 800bf32:	e7ef      	b.n	800bf14 <__ieee754_sqrt+0x138>
 800bf34:	46a0      	mov	r8, r4
 800bf36:	e7bf      	b.n	800beb8 <__ieee754_sqrt+0xdc>
 800bf38:	7ff00000 	.word	0x7ff00000
 800bf3c:	00000000 	.word	0x00000000

0800bf40 <atan>:
 800bf40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf44:	ec55 4b10 	vmov	r4, r5, d0
 800bf48:	4bc3      	ldr	r3, [pc, #780]	; (800c258 <atan+0x318>)
 800bf4a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800bf4e:	429e      	cmp	r6, r3
 800bf50:	46ab      	mov	fp, r5
 800bf52:	dd18      	ble.n	800bf86 <atan+0x46>
 800bf54:	4bc1      	ldr	r3, [pc, #772]	; (800c25c <atan+0x31c>)
 800bf56:	429e      	cmp	r6, r3
 800bf58:	dc01      	bgt.n	800bf5e <atan+0x1e>
 800bf5a:	d109      	bne.n	800bf70 <atan+0x30>
 800bf5c:	b144      	cbz	r4, 800bf70 <atan+0x30>
 800bf5e:	4622      	mov	r2, r4
 800bf60:	462b      	mov	r3, r5
 800bf62:	4620      	mov	r0, r4
 800bf64:	4629      	mov	r1, r5
 800bf66:	f7f4 f9a1 	bl	80002ac <__adddf3>
 800bf6a:	4604      	mov	r4, r0
 800bf6c:	460d      	mov	r5, r1
 800bf6e:	e006      	b.n	800bf7e <atan+0x3e>
 800bf70:	f1bb 0f00 	cmp.w	fp, #0
 800bf74:	f340 8131 	ble.w	800c1da <atan+0x29a>
 800bf78:	a59b      	add	r5, pc, #620	; (adr r5, 800c1e8 <atan+0x2a8>)
 800bf7a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bf7e:	ec45 4b10 	vmov	d0, r4, r5
 800bf82:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf86:	4bb6      	ldr	r3, [pc, #728]	; (800c260 <atan+0x320>)
 800bf88:	429e      	cmp	r6, r3
 800bf8a:	dc14      	bgt.n	800bfb6 <atan+0x76>
 800bf8c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800bf90:	429e      	cmp	r6, r3
 800bf92:	dc0d      	bgt.n	800bfb0 <atan+0x70>
 800bf94:	a396      	add	r3, pc, #600	; (adr r3, 800c1f0 <atan+0x2b0>)
 800bf96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf9a:	ee10 0a10 	vmov	r0, s0
 800bf9e:	4629      	mov	r1, r5
 800bfa0:	f7f4 f984 	bl	80002ac <__adddf3>
 800bfa4:	2200      	movs	r2, #0
 800bfa6:	4baf      	ldr	r3, [pc, #700]	; (800c264 <atan+0x324>)
 800bfa8:	f7f4 fdc6 	bl	8000b38 <__aeabi_dcmpgt>
 800bfac:	2800      	cmp	r0, #0
 800bfae:	d1e6      	bne.n	800bf7e <atan+0x3e>
 800bfb0:	f04f 3aff 	mov.w	sl, #4294967295
 800bfb4:	e02b      	b.n	800c00e <atan+0xce>
 800bfb6:	f000 f963 	bl	800c280 <fabs>
 800bfba:	4bab      	ldr	r3, [pc, #684]	; (800c268 <atan+0x328>)
 800bfbc:	429e      	cmp	r6, r3
 800bfbe:	ec55 4b10 	vmov	r4, r5, d0
 800bfc2:	f300 80bf 	bgt.w	800c144 <atan+0x204>
 800bfc6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800bfca:	429e      	cmp	r6, r3
 800bfcc:	f300 80a0 	bgt.w	800c110 <atan+0x1d0>
 800bfd0:	ee10 2a10 	vmov	r2, s0
 800bfd4:	ee10 0a10 	vmov	r0, s0
 800bfd8:	462b      	mov	r3, r5
 800bfda:	4629      	mov	r1, r5
 800bfdc:	f7f4 f966 	bl	80002ac <__adddf3>
 800bfe0:	2200      	movs	r2, #0
 800bfe2:	4ba0      	ldr	r3, [pc, #640]	; (800c264 <atan+0x324>)
 800bfe4:	f7f4 f960 	bl	80002a8 <__aeabi_dsub>
 800bfe8:	2200      	movs	r2, #0
 800bfea:	4606      	mov	r6, r0
 800bfec:	460f      	mov	r7, r1
 800bfee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bff2:	4620      	mov	r0, r4
 800bff4:	4629      	mov	r1, r5
 800bff6:	f7f4 f959 	bl	80002ac <__adddf3>
 800bffa:	4602      	mov	r2, r0
 800bffc:	460b      	mov	r3, r1
 800bffe:	4630      	mov	r0, r6
 800c000:	4639      	mov	r1, r7
 800c002:	f7f4 fc33 	bl	800086c <__aeabi_ddiv>
 800c006:	f04f 0a00 	mov.w	sl, #0
 800c00a:	4604      	mov	r4, r0
 800c00c:	460d      	mov	r5, r1
 800c00e:	4622      	mov	r2, r4
 800c010:	462b      	mov	r3, r5
 800c012:	4620      	mov	r0, r4
 800c014:	4629      	mov	r1, r5
 800c016:	f7f4 faff 	bl	8000618 <__aeabi_dmul>
 800c01a:	4602      	mov	r2, r0
 800c01c:	460b      	mov	r3, r1
 800c01e:	4680      	mov	r8, r0
 800c020:	4689      	mov	r9, r1
 800c022:	f7f4 faf9 	bl	8000618 <__aeabi_dmul>
 800c026:	a374      	add	r3, pc, #464	; (adr r3, 800c1f8 <atan+0x2b8>)
 800c028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c02c:	4606      	mov	r6, r0
 800c02e:	460f      	mov	r7, r1
 800c030:	f7f4 faf2 	bl	8000618 <__aeabi_dmul>
 800c034:	a372      	add	r3, pc, #456	; (adr r3, 800c200 <atan+0x2c0>)
 800c036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c03a:	f7f4 f937 	bl	80002ac <__adddf3>
 800c03e:	4632      	mov	r2, r6
 800c040:	463b      	mov	r3, r7
 800c042:	f7f4 fae9 	bl	8000618 <__aeabi_dmul>
 800c046:	a370      	add	r3, pc, #448	; (adr r3, 800c208 <atan+0x2c8>)
 800c048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c04c:	f7f4 f92e 	bl	80002ac <__adddf3>
 800c050:	4632      	mov	r2, r6
 800c052:	463b      	mov	r3, r7
 800c054:	f7f4 fae0 	bl	8000618 <__aeabi_dmul>
 800c058:	a36d      	add	r3, pc, #436	; (adr r3, 800c210 <atan+0x2d0>)
 800c05a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c05e:	f7f4 f925 	bl	80002ac <__adddf3>
 800c062:	4632      	mov	r2, r6
 800c064:	463b      	mov	r3, r7
 800c066:	f7f4 fad7 	bl	8000618 <__aeabi_dmul>
 800c06a:	a36b      	add	r3, pc, #428	; (adr r3, 800c218 <atan+0x2d8>)
 800c06c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c070:	f7f4 f91c 	bl	80002ac <__adddf3>
 800c074:	4632      	mov	r2, r6
 800c076:	463b      	mov	r3, r7
 800c078:	f7f4 face 	bl	8000618 <__aeabi_dmul>
 800c07c:	a368      	add	r3, pc, #416	; (adr r3, 800c220 <atan+0x2e0>)
 800c07e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c082:	f7f4 f913 	bl	80002ac <__adddf3>
 800c086:	4642      	mov	r2, r8
 800c088:	464b      	mov	r3, r9
 800c08a:	f7f4 fac5 	bl	8000618 <__aeabi_dmul>
 800c08e:	a366      	add	r3, pc, #408	; (adr r3, 800c228 <atan+0x2e8>)
 800c090:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c094:	4680      	mov	r8, r0
 800c096:	4689      	mov	r9, r1
 800c098:	4630      	mov	r0, r6
 800c09a:	4639      	mov	r1, r7
 800c09c:	f7f4 fabc 	bl	8000618 <__aeabi_dmul>
 800c0a0:	a363      	add	r3, pc, #396	; (adr r3, 800c230 <atan+0x2f0>)
 800c0a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0a6:	f7f4 f8ff 	bl	80002a8 <__aeabi_dsub>
 800c0aa:	4632      	mov	r2, r6
 800c0ac:	463b      	mov	r3, r7
 800c0ae:	f7f4 fab3 	bl	8000618 <__aeabi_dmul>
 800c0b2:	a361      	add	r3, pc, #388	; (adr r3, 800c238 <atan+0x2f8>)
 800c0b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0b8:	f7f4 f8f6 	bl	80002a8 <__aeabi_dsub>
 800c0bc:	4632      	mov	r2, r6
 800c0be:	463b      	mov	r3, r7
 800c0c0:	f7f4 faaa 	bl	8000618 <__aeabi_dmul>
 800c0c4:	a35e      	add	r3, pc, #376	; (adr r3, 800c240 <atan+0x300>)
 800c0c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0ca:	f7f4 f8ed 	bl	80002a8 <__aeabi_dsub>
 800c0ce:	4632      	mov	r2, r6
 800c0d0:	463b      	mov	r3, r7
 800c0d2:	f7f4 faa1 	bl	8000618 <__aeabi_dmul>
 800c0d6:	a35c      	add	r3, pc, #368	; (adr r3, 800c248 <atan+0x308>)
 800c0d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0dc:	f7f4 f8e4 	bl	80002a8 <__aeabi_dsub>
 800c0e0:	4632      	mov	r2, r6
 800c0e2:	463b      	mov	r3, r7
 800c0e4:	f7f4 fa98 	bl	8000618 <__aeabi_dmul>
 800c0e8:	4602      	mov	r2, r0
 800c0ea:	460b      	mov	r3, r1
 800c0ec:	4640      	mov	r0, r8
 800c0ee:	4649      	mov	r1, r9
 800c0f0:	f7f4 f8dc 	bl	80002ac <__adddf3>
 800c0f4:	4622      	mov	r2, r4
 800c0f6:	462b      	mov	r3, r5
 800c0f8:	f7f4 fa8e 	bl	8000618 <__aeabi_dmul>
 800c0fc:	f1ba 3fff 	cmp.w	sl, #4294967295
 800c100:	4602      	mov	r2, r0
 800c102:	460b      	mov	r3, r1
 800c104:	d14b      	bne.n	800c19e <atan+0x25e>
 800c106:	4620      	mov	r0, r4
 800c108:	4629      	mov	r1, r5
 800c10a:	f7f4 f8cd 	bl	80002a8 <__aeabi_dsub>
 800c10e:	e72c      	b.n	800bf6a <atan+0x2a>
 800c110:	ee10 0a10 	vmov	r0, s0
 800c114:	2200      	movs	r2, #0
 800c116:	4b53      	ldr	r3, [pc, #332]	; (800c264 <atan+0x324>)
 800c118:	4629      	mov	r1, r5
 800c11a:	f7f4 f8c5 	bl	80002a8 <__aeabi_dsub>
 800c11e:	2200      	movs	r2, #0
 800c120:	4606      	mov	r6, r0
 800c122:	460f      	mov	r7, r1
 800c124:	4b4f      	ldr	r3, [pc, #316]	; (800c264 <atan+0x324>)
 800c126:	4620      	mov	r0, r4
 800c128:	4629      	mov	r1, r5
 800c12a:	f7f4 f8bf 	bl	80002ac <__adddf3>
 800c12e:	4602      	mov	r2, r0
 800c130:	460b      	mov	r3, r1
 800c132:	4630      	mov	r0, r6
 800c134:	4639      	mov	r1, r7
 800c136:	f7f4 fb99 	bl	800086c <__aeabi_ddiv>
 800c13a:	f04f 0a01 	mov.w	sl, #1
 800c13e:	4604      	mov	r4, r0
 800c140:	460d      	mov	r5, r1
 800c142:	e764      	b.n	800c00e <atan+0xce>
 800c144:	4b49      	ldr	r3, [pc, #292]	; (800c26c <atan+0x32c>)
 800c146:	429e      	cmp	r6, r3
 800c148:	dc1d      	bgt.n	800c186 <atan+0x246>
 800c14a:	ee10 0a10 	vmov	r0, s0
 800c14e:	2200      	movs	r2, #0
 800c150:	4b47      	ldr	r3, [pc, #284]	; (800c270 <atan+0x330>)
 800c152:	4629      	mov	r1, r5
 800c154:	f7f4 f8a8 	bl	80002a8 <__aeabi_dsub>
 800c158:	2200      	movs	r2, #0
 800c15a:	4606      	mov	r6, r0
 800c15c:	460f      	mov	r7, r1
 800c15e:	4b44      	ldr	r3, [pc, #272]	; (800c270 <atan+0x330>)
 800c160:	4620      	mov	r0, r4
 800c162:	4629      	mov	r1, r5
 800c164:	f7f4 fa58 	bl	8000618 <__aeabi_dmul>
 800c168:	2200      	movs	r2, #0
 800c16a:	4b3e      	ldr	r3, [pc, #248]	; (800c264 <atan+0x324>)
 800c16c:	f7f4 f89e 	bl	80002ac <__adddf3>
 800c170:	4602      	mov	r2, r0
 800c172:	460b      	mov	r3, r1
 800c174:	4630      	mov	r0, r6
 800c176:	4639      	mov	r1, r7
 800c178:	f7f4 fb78 	bl	800086c <__aeabi_ddiv>
 800c17c:	f04f 0a02 	mov.w	sl, #2
 800c180:	4604      	mov	r4, r0
 800c182:	460d      	mov	r5, r1
 800c184:	e743      	b.n	800c00e <atan+0xce>
 800c186:	462b      	mov	r3, r5
 800c188:	ee10 2a10 	vmov	r2, s0
 800c18c:	2000      	movs	r0, #0
 800c18e:	4939      	ldr	r1, [pc, #228]	; (800c274 <atan+0x334>)
 800c190:	f7f4 fb6c 	bl	800086c <__aeabi_ddiv>
 800c194:	f04f 0a03 	mov.w	sl, #3
 800c198:	4604      	mov	r4, r0
 800c19a:	460d      	mov	r5, r1
 800c19c:	e737      	b.n	800c00e <atan+0xce>
 800c19e:	4b36      	ldr	r3, [pc, #216]	; (800c278 <atan+0x338>)
 800c1a0:	4e36      	ldr	r6, [pc, #216]	; (800c27c <atan+0x33c>)
 800c1a2:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800c1a6:	4456      	add	r6, sl
 800c1a8:	449a      	add	sl, r3
 800c1aa:	e9da 2300 	ldrd	r2, r3, [sl]
 800c1ae:	f7f4 f87b 	bl	80002a8 <__aeabi_dsub>
 800c1b2:	4622      	mov	r2, r4
 800c1b4:	462b      	mov	r3, r5
 800c1b6:	f7f4 f877 	bl	80002a8 <__aeabi_dsub>
 800c1ba:	4602      	mov	r2, r0
 800c1bc:	460b      	mov	r3, r1
 800c1be:	e9d6 0100 	ldrd	r0, r1, [r6]
 800c1c2:	f7f4 f871 	bl	80002a8 <__aeabi_dsub>
 800c1c6:	f1bb 0f00 	cmp.w	fp, #0
 800c1ca:	4604      	mov	r4, r0
 800c1cc:	460d      	mov	r5, r1
 800c1ce:	f6bf aed6 	bge.w	800bf7e <atan+0x3e>
 800c1d2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c1d6:	461d      	mov	r5, r3
 800c1d8:	e6d1      	b.n	800bf7e <atan+0x3e>
 800c1da:	a51d      	add	r5, pc, #116	; (adr r5, 800c250 <atan+0x310>)
 800c1dc:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c1e0:	e6cd      	b.n	800bf7e <atan+0x3e>
 800c1e2:	bf00      	nop
 800c1e4:	f3af 8000 	nop.w
 800c1e8:	54442d18 	.word	0x54442d18
 800c1ec:	3ff921fb 	.word	0x3ff921fb
 800c1f0:	8800759c 	.word	0x8800759c
 800c1f4:	7e37e43c 	.word	0x7e37e43c
 800c1f8:	e322da11 	.word	0xe322da11
 800c1fc:	3f90ad3a 	.word	0x3f90ad3a
 800c200:	24760deb 	.word	0x24760deb
 800c204:	3fa97b4b 	.word	0x3fa97b4b
 800c208:	a0d03d51 	.word	0xa0d03d51
 800c20c:	3fb10d66 	.word	0x3fb10d66
 800c210:	c54c206e 	.word	0xc54c206e
 800c214:	3fb745cd 	.word	0x3fb745cd
 800c218:	920083ff 	.word	0x920083ff
 800c21c:	3fc24924 	.word	0x3fc24924
 800c220:	5555550d 	.word	0x5555550d
 800c224:	3fd55555 	.word	0x3fd55555
 800c228:	2c6a6c2f 	.word	0x2c6a6c2f
 800c22c:	bfa2b444 	.word	0xbfa2b444
 800c230:	52defd9a 	.word	0x52defd9a
 800c234:	3fadde2d 	.word	0x3fadde2d
 800c238:	af749a6d 	.word	0xaf749a6d
 800c23c:	3fb3b0f2 	.word	0x3fb3b0f2
 800c240:	fe231671 	.word	0xfe231671
 800c244:	3fbc71c6 	.word	0x3fbc71c6
 800c248:	9998ebc4 	.word	0x9998ebc4
 800c24c:	3fc99999 	.word	0x3fc99999
 800c250:	54442d18 	.word	0x54442d18
 800c254:	bff921fb 	.word	0xbff921fb
 800c258:	440fffff 	.word	0x440fffff
 800c25c:	7ff00000 	.word	0x7ff00000
 800c260:	3fdbffff 	.word	0x3fdbffff
 800c264:	3ff00000 	.word	0x3ff00000
 800c268:	3ff2ffff 	.word	0x3ff2ffff
 800c26c:	40037fff 	.word	0x40037fff
 800c270:	3ff80000 	.word	0x3ff80000
 800c274:	bff00000 	.word	0xbff00000
 800c278:	0800d168 	.word	0x0800d168
 800c27c:	0800d148 	.word	0x0800d148

0800c280 <fabs>:
 800c280:	ec51 0b10 	vmov	r0, r1, d0
 800c284:	ee10 2a10 	vmov	r2, s0
 800c288:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c28c:	ec43 2b10 	vmov	d0, r2, r3
 800c290:	4770      	bx	lr

0800c292 <matherr>:
 800c292:	2000      	movs	r0, #0
 800c294:	4770      	bx	lr
	...

0800c298 <nan>:
 800c298:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c2a0 <nan+0x8>
 800c29c:	4770      	bx	lr
 800c29e:	bf00      	nop
 800c2a0:	00000000 	.word	0x00000000
 800c2a4:	7ff80000 	.word	0x7ff80000

0800c2a8 <_init>:
 800c2a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2aa:	bf00      	nop
 800c2ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2ae:	bc08      	pop	{r3}
 800c2b0:	469e      	mov	lr, r3
 800c2b2:	4770      	bx	lr

0800c2b4 <_fini>:
 800c2b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2b6:	bf00      	nop
 800c2b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2ba:	bc08      	pop	{r3}
 800c2bc:	469e      	mov	lr, r3
 800c2be:	4770      	bx	lr
