// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

// DATE "02/18/2016 07:32:26"

// 
// Device: Altera EP4CE10E22I7 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module freq_count (
	hsync,
	clk,
	freq_in,
	vsync,
	blue,
	green,
	red);
output 	hsync;
input 	clk;
input 	freq_in;
output 	vsync;
output 	[3:0] blue;
output 	[3:0] green;
output 	[3:0] red;

// Design Ports Information
// hsync	=>  Location: PIN_1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[3]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[2]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[1]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[0]	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[3]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[2]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[1]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[0]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[3]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[2]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[1]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[0]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_in	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("freq_count_7_1200mv_100c_v_slow.sdo");
// synopsys translate_on

wire \clk~input_o ;
wire \inst2|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst|char_count[0]~12_combout ;
wire \inst|char_count[9]~31 ;
wire \inst|char_count[10]~32_combout ;
wire \inst|char_count[10]~33 ;
wire \inst|char_count[11]~34_combout ;
wire \inst|LessThan3~0_combout ;
wire \inst|LessThan3~1_combout ;
wire \inst|char_count[0]~13 ;
wire \inst|char_count[1]~14_combout ;
wire \inst|char_count[1]~15 ;
wire \inst|char_count[2]~16_combout ;
wire \inst|char_count[2]~17 ;
wire \inst|char_count[3]~18_combout ;
wire \inst|char_count[3]~19 ;
wire \inst|char_count[4]~20_combout ;
wire \inst|char_count[4]~21 ;
wire \inst|char_count[5]~22_combout ;
wire \inst|char_count[5]~23 ;
wire \inst|char_count[6]~24_combout ;
wire \inst|char_count[6]~25 ;
wire \inst|char_count[7]~26_combout ;
wire \inst|char_count[7]~27 ;
wire \inst|char_count[8]~28_combout ;
wire \inst|char_count[8]~29 ;
wire \inst|char_count[9]~30_combout ;
wire \inst|pixel_state.10~0_combout ;
wire \inst|pixel_state.10~1_combout ;
wire \inst|pixel_state.10~2_combout ;
wire \inst|hsync~q ;
wire \inst|line_count[0]~12_combout ;
wire \inst|LessThan7~6_combout ;
wire \inst|LessThan7~7_combout ;
wire \inst|LessThan7~5_combout ;
wire \inst|LessThan7~8_combout ;
wire \inst|line_count[0]~13 ;
wire \inst|line_count[1]~14_combout ;
wire \inst|line_count[1]~15 ;
wire \inst|line_count[2]~16_combout ;
wire \inst|line_count[2]~17 ;
wire \inst|line_count[3]~18_combout ;
wire \inst|line_count[3]~19 ;
wire \inst|line_count[4]~20_combout ;
wire \inst|line_count[4]~21 ;
wire \inst|line_count[5]~22_combout ;
wire \inst|line_count[5]~23 ;
wire \inst|line_count[6]~24_combout ;
wire \inst|line_count[6]~25 ;
wire \inst|line_count[7]~26_combout ;
wire \inst|line_count[7]~27 ;
wire \inst|line_count[8]~28_combout ;
wire \inst|line_count[8]~29 ;
wire \inst|line_count[9]~30_combout ;
wire \inst|line_count[9]~31 ;
wire \inst|line_count[10]~32_combout ;
wire \inst|line_count[10]~33 ;
wire \inst|line_count[11]~34_combout ;
wire \inst|LessThan7~4_combout ;
wire \inst|line_state.10~0_combout ;
wire \inst|line_state.10~1_combout ;
wire \inst|line_state.10~2_combout ;
wire \inst|vsync~q ;
wire \inst|line_count_[5]~feeder_combout ;
wire \inst|line_count_[4]~feeder_combout ;
wire \inst|line_count_[1]~feeder_combout ;
wire \inst|line_count_[0]~feeder_combout ;
wire \inst7|Add7~1 ;
wire \inst7|Add7~3 ;
wire \inst7|Add7~5 ;
wire \inst7|Add7~7 ;
wire \inst7|Add7~9 ;
wire \inst7|Add7~10_combout ;
wire \inst7|Add7~8_combout ;
wire \inst7|Add7~6_combout ;
wire \inst7|Add7~4_combout ;
wire \inst7|Add7~2_combout ;
wire \inst7|Add7~0_combout ;
wire \clk~inputclkctrl_outclk ;
wire \inst6|Add0~0_combout ;
wire \inst6|Add0~1 ;
wire \inst6|Add0~2_combout ;
wire \inst6|Equal0~2_combout ;
wire \inst6|Add0~45 ;
wire \inst6|Add0~46_combout ;
wire \inst6|cnt~1_combout ;
wire \inst6|Add0~47 ;
wire \inst6|Add0~48_combout ;
wire \inst6|Equal0~0_combout ;
wire \inst6|Equal0~1_combout ;
wire \inst6|Equal0~3_combout ;
wire \inst6|Equal0~5_combout ;
wire \inst6|Equal0~6_combout ;
wire \inst6|Equal0~7_combout ;
wire \inst6|Equal0~9_combout ;
wire \inst6|cnt~12_combout ;
wire \inst6|Add0~3 ;
wire \inst6|Add0~4_combout ;
wire \inst6|cnt~13_combout ;
wire \inst6|Add0~5 ;
wire \inst6|Add0~6_combout ;
wire \inst6|Add0~7 ;
wire \inst6|Add0~8_combout ;
wire \inst6|Add0~9 ;
wire \inst6|Add0~10_combout ;
wire \inst6|Add0~11 ;
wire \inst6|Add0~12_combout ;
wire \inst6|Add0~13 ;
wire \inst6|Add0~14_combout ;
wire \inst6|cnt~11_combout ;
wire \inst6|Add0~15 ;
wire \inst6|Add0~16_combout ;
wire \inst6|Add0~17 ;
wire \inst6|Add0~18_combout ;
wire \inst6|Add0~19 ;
wire \inst6|Add0~20_combout ;
wire \inst6|Add0~21 ;
wire \inst6|Add0~22_combout ;
wire \inst6|Add0~23 ;
wire \inst6|Add0~24_combout ;
wire \inst6|cnt~10_combout ;
wire \inst6|Add0~25 ;
wire \inst6|Add0~26_combout ;
wire \inst6|cnt~9_combout ;
wire \inst6|Add0~27 ;
wire \inst6|Add0~28_combout ;
wire \inst6|cnt~8_combout ;
wire \inst6|Add0~29 ;
wire \inst6|Add0~30_combout ;
wire \inst6|cnt~7_combout ;
wire \inst6|Add0~31 ;
wire \inst6|Add0~32_combout ;
wire \inst6|Add0~33 ;
wire \inst6|Add0~34_combout ;
wire \inst6|cnt~6_combout ;
wire \inst6|Add0~35 ;
wire \inst6|Add0~36_combout ;
wire \inst6|Add0~37 ;
wire \inst6|Add0~38_combout ;
wire \inst6|cnt~5_combout ;
wire \inst6|Add0~39 ;
wire \inst6|Add0~40_combout ;
wire \inst6|cnt~4_combout ;
wire \inst6|Add0~41 ;
wire \inst6|Add0~42_combout ;
wire \inst6|cnt~3_combout ;
wire \inst6|Add0~43 ;
wire \inst6|Add0~44_combout ;
wire \inst6|cnt~2_combout ;
wire \inst6|Add0~49 ;
wire \inst6|Add0~50_combout ;
wire \inst6|cnt~0_combout ;
wire \inst6|Equal0~4_combout ;
wire \inst6|Equal0~8_combout ;
wire \inst6|WideNor0~1_combout ;
wire \inst6|Equal1~3_combout ;
wire \inst6|Equal1~0_combout ;
wire \inst6|Equal1~1_combout ;
wire \inst6|Equal1~2_combout ;
wire \inst6|Equal1~4_combout ;
wire \inst6|WideNor0~2_combout ;
wire \inst6|WideNor0~0_combout ;
wire \inst6|Equal5~0_combout ;
wire \inst6|Selector2~0_combout ;
wire \inst6|STROBE~feeder_combout ;
wire \inst6|STROBE~q ;
wire \inst6|STROBE~clkctrl_outclk ;
wire \freq_in~input_o ;
wire \inst1|cnt8~4_combout ;
wire \inst1|cnt8[2]~feeder_combout ;
wire \inst6|Equal1~5_combout ;
wire \inst6|Equal4~2_combout ;
wire \inst6|Equal3~0_combout ;
wire \inst6|Selector0~0_combout ;
wire \inst6|Selector0~1_combout ;
wire \inst6|RESET~feeder_combout ;
wire \inst6|RESET~q ;
wire \inst1|cnt6~3_combout ;
wire \inst1|cnt6[1]~feeder_combout ;
wire \inst1|cnt5~4_combout ;
wire \inst1|cnt5[0]~feeder_combout ;
wire \inst1|cnt2~2_combout ;
wire \inst6|Selector1~3_combout ;
wire \inst6|Selector1~2_combout ;
wire \inst6|ENABLE~feeder_combout ;
wire \inst6|ENABLE~q ;
wire \inst1|cnt1~3_combout ;
wire \inst1|cnt1[0]~feeder_combout ;
wire \inst1|cnt1~2_combout ;
wire \inst1|cnt1[1]~feeder_combout ;
wire \inst1|cnt1~0_combout ;
wire \inst1|cnt1[3]~feeder_combout ;
wire \inst1|cnt1~1_combout ;
wire \inst1|cnt1[2]~feeder_combout ;
wire \inst1|LessThan0~0_combout ;
wire \inst1|cnt2[0]~0_combout ;
wire \inst1|cnt2~1_combout ;
wire \inst1|cnt2[3]~feeder_combout ;
wire \inst1|cnt2~4_combout ;
wire \inst1|cnt2[0]~feeder_combout ;
wire \inst1|cnt2~3_combout ;
wire \inst1|cnt2[1]~feeder_combout ;
wire \inst1|LessThan1~0_combout ;
wire \inst1|cnt4~2_combout ;
wire \inst1|cnt3~2_combout ;
wire \inst1|cnt3[0]~1_combout ;
wire \inst1|cnt3~0_combout ;
wire \inst1|cnt3~3_combout ;
wire \inst1|cnt3[1]~feeder_combout ;
wire \inst1|cnt3~4_combout ;
wire \inst1|LessThan2~0_combout ;
wire \inst1|cnt4[0]~0_combout ;
wire \inst1|cnt4~1_combout ;
wire \inst1|cnt4[3]~feeder_combout ;
wire \inst1|cnt4~4_combout ;
wire \inst1|cnt4[0]~feeder_combout ;
wire \inst1|cnt4~3_combout ;
wire \inst1|cnt4[1]~feeder_combout ;
wire \inst1|LessThan3~0_combout ;
wire \inst1|cnt5[0]~1_combout ;
wire \inst1|cnt5~2_combout ;
wire \inst1|cnt5[2]~feeder_combout ;
wire \inst1|cnt5~0_combout ;
wire \inst1|cnt5[3]~feeder_combout ;
wire \inst1|cnt5~3_combout ;
wire \inst1|cnt5[1]~feeder_combout ;
wire \inst1|LessThan4~0_combout ;
wire \inst1|cnt6[0]~1_combout ;
wire \inst1|cnt6~2_combout ;
wire \inst1|cnt6[2]~feeder_combout ;
wire \inst1|cnt6~4_combout ;
wire \inst1|cnt6[0]~feeder_combout ;
wire \inst1|cnt6~0_combout ;
wire \inst1|cnt6[3]~feeder_combout ;
wire \inst1|LessThan5~0_combout ;
wire \inst1|cnt7~2_combout ;
wire \inst1|cnt7[0]~1_combout ;
wire \inst1|cnt7~0_combout ;
wire \inst1|cnt7[3]~feeder_combout ;
wire \inst1|cnt7~3_combout ;
wire \inst1|cnt7[1]~feeder_combout ;
wire \inst1|cnt7~4_combout ;
wire \inst1|cnt7[0]~feeder_combout ;
wire \inst1|cnt8[0]~1_combout ;
wire \inst1|cnt8[0]~2_combout ;
wire \inst1|cnt8[0]~3_combout ;
wire \inst1|cnt8~6_combout ;
wire \inst1|cnt8[0]~feeder_combout ;
wire \inst1|cnt8~5_combout ;
wire \inst1|cnt8[1]~feeder_combout ;
wire \inst1|cnt8~0_combout ;
wire \inst1|cnt8[3]~feeder_combout ;
wire \inst7|loc_cnt[31]~feeder_combout ;
wire \inst7|loc_cnt[30]~feeder_combout ;
wire \inst7|loc_cnt[29]~feeder_combout ;
wire \inst7|bmp_adress[6]~10 ;
wire \inst7|bmp_adress[7]~12 ;
wire \inst7|bmp_adress[8]~14 ;
wire \inst7|bmp_adress[9]~16 ;
wire \inst7|bmp_adress[10]~18 ;
wire \inst7|bmp_adress[11]~20 ;
wire \inst7|bmp_adress[12]~22 ;
wire \inst7|bmp_adress[13]~23_combout ;
wire \inst7|Add2~1 ;
wire \inst7|Add2~3 ;
wire \inst7|Add2~5 ;
wire \inst7|Add2~7 ;
wire \inst7|Add2~9 ;
wire \inst7|Add2~11 ;
wire \inst7|Add2~13 ;
wire \inst7|Add2~14_combout ;
wire \inst|char_count_[0]~12_combout ;
wire \inst|char_count_[5]~30_combout ;
wire \inst|char_count_[0]~13 ;
wire \inst|char_count_[1]~14_combout ;
wire \inst|char_count_[1]~15 ;
wire \inst|char_count_[2]~16_combout ;
wire \inst|char_count_[2]~17 ;
wire \inst|char_count_[3]~18_combout ;
wire \inst|char_count_[3]~19 ;
wire \inst|char_count_[4]~20_combout ;
wire \inst|char_count_[4]~21 ;
wire \inst|char_count_[5]~22_combout ;
wire \inst|char_count_[5]~23 ;
wire \inst|char_count_[6]~24_combout ;
wire \inst|char_count_[6]~25 ;
wire \inst|char_count_[7]~26_combout ;
wire \inst|char_count_[7]~27 ;
wire \inst|char_count_[8]~28_combout ;
wire \inst|char_count_[8]~29 ;
wire \inst|char_count_[9]~31_combout ;
wire \inst|char_count_[9]~32 ;
wire \inst|char_count_[10]~33_combout ;
wire \inst|char_count_[10]~34 ;
wire \inst|char_count_[11]~35_combout ;
wire \inst7|bmp_adress[11]~8_combout ;
wire \inst7|bmp_adress[11]~25_combout ;
wire \inst7|bmp_adress[11]~26_combout ;
wire \inst7|Add3~1 ;
wire \inst7|Add3~3 ;
wire \inst7|Add3~5 ;
wire \inst7|Add3~7 ;
wire \inst7|Add3~9 ;
wire \inst7|Add3~11 ;
wire \inst7|Add3~13 ;
wire \inst7|Add3~14_combout ;
wire \inst7|Add1~1 ;
wire \inst7|Add1~3 ;
wire \inst7|Add1~5 ;
wire \inst7|Add1~7 ;
wire \inst7|Add1~9 ;
wire \inst7|Add1~11 ;
wire \inst7|Add1~13 ;
wire \inst7|Add1~14_combout ;
wire \inst7|bmp_adress~27_combout ;
wire \inst7|Add5~1 ;
wire \inst7|Add5~3 ;
wire \inst7|Add5~5 ;
wire \inst7|Add5~7 ;
wire \inst7|Add5~9 ;
wire \inst7|Add5~11 ;
wire \inst7|Add5~13 ;
wire \inst7|Add5~14_combout ;
wire \inst7|bmp_adress[11]~28_combout ;
wire \inst7|Add9~1 ;
wire \inst7|Add9~3 ;
wire \inst7|Add9~5 ;
wire \inst7|Add9~7 ;
wire \inst7|Add9~9 ;
wire \inst7|Add9~11 ;
wire \inst7|Add9~13 ;
wire \inst7|Add9~14_combout ;
wire \inst7|Add4~1 ;
wire \inst7|Add4~3 ;
wire \inst7|Add4~5 ;
wire \inst7|Add4~7 ;
wire \inst7|Add4~9 ;
wire \inst7|Add4~11 ;
wire \inst7|Add4~13 ;
wire \inst7|Add4~14_combout ;
wire \inst7|bmp_adress[11]~29_combout ;
wire \inst7|Add6~1 ;
wire \inst7|Add6~3 ;
wire \inst7|Add6~5 ;
wire \inst7|Add6~7 ;
wire \inst7|Add6~9 ;
wire \inst7|Add6~11 ;
wire \inst7|Add6~13 ;
wire \inst7|Add6~14_combout ;
wire \inst7|bmp_adress~30_combout ;
wire \inst7|bmp_adress~31_combout ;
wire \inst7|bmp_adress~32_combout ;
wire \inst7|LessThan1~0_combout ;
wire \inst7|dx[0]~feeder_combout ;
wire \inst7|bmp_adress[0]~feeder_combout ;
wire \inst7|bmp_adress[1]~feeder_combout ;
wire \inst7|dx[2]~feeder_combout ;
wire \inst7|bmp_adress[2]~feeder_combout ;
wire \inst7|dx[3]~feeder_combout ;
wire \inst7|bmp_adress[3]~feeder_combout ;
wire \inst7|dx[4]~feeder_combout ;
wire \inst7|loc_cnt[28]~feeder_combout ;
wire \inst7|loc_cnt[16]~feeder_combout ;
wire \inst7|loc_cnt[20]~feeder_combout ;
wire \inst7|bmp_adress~33_combout ;
wire \inst7|loc_cnt[8]~feeder_combout ;
wire \inst7|bmp_adress~34_combout ;
wire \inst7|bmp_adress~35_combout ;
wire \inst7|bmp_adress~36_combout ;
wire \inst7|bmp_adress~37_combout ;
wire \inst7|bmp_adress[6]~9_combout ;
wire \inst7|Add1~0_combout ;
wire \inst7|Add3~0_combout ;
wire \inst7|bmp_adress~38_combout ;
wire \inst7|Add2~0_combout ;
wire \inst7|Add9~0_combout ;
wire \inst7|Add4~0_combout ;
wire \inst7|Add6~0_combout ;
wire \inst7|bmp_adress~39_combout ;
wire \inst7|Add5~0_combout ;
wire \inst7|bmp_adress~40_combout ;
wire \inst7|bmp_adress~41_combout ;
wire \inst7|bmp_adress[7]~11_combout ;
wire \inst7|Add3~2_combout ;
wire \inst7|Add6~2_combout ;
wire \inst7|Add9~2_combout ;
wire \inst7|Add5~2_combout ;
wire \inst7|Add4~2_combout ;
wire \inst7|bmp_adress~43_combout ;
wire \inst7|bmp_adress~44_combout ;
wire \inst7|Add1~2_combout ;
wire \inst7|Add2~2_combout ;
wire \inst7|bmp_adress~42_combout ;
wire \inst7|bmp_adress~45_combout ;
wire \inst7|bmp_adress[8]~13_combout ;
wire \inst7|Add2~4_combout ;
wire \inst7|Add3~4_combout ;
wire \inst7|Add1~4_combout ;
wire \inst7|bmp_adress~46_combout ;
wire \inst7|Add5~4_combout ;
wire \inst7|Add4~4_combout ;
wire \inst7|Add6~4_combout ;
wire \inst7|bmp_adress~47_combout ;
wire \inst7|Add9~4_combout ;
wire \inst7|bmp_adress~48_combout ;
wire \inst7|bmp_adress~49_combout ;
wire \inst7|bmp_adress[9]~15_combout ;
wire \inst7|Add3~6_combout ;
wire \inst7|Add6~6_combout ;
wire \inst7|Add9~6_combout ;
wire \inst7|Add4~6_combout ;
wire \inst7|Add5~6_combout ;
wire \inst7|bmp_adress~51_combout ;
wire \inst7|bmp_adress~52_combout ;
wire \inst7|Add1~6_combout ;
wire \inst7|Add2~6_combout ;
wire \inst7|bmp_adress~50_combout ;
wire \inst7|bmp_adress~53_combout ;
wire \inst7|bmp_adress[10]~17_combout ;
wire \inst7|Add2~8_combout ;
wire \inst7|Add3~8_combout ;
wire \inst7|Add1~8_combout ;
wire \inst7|bmp_adress~54_combout ;
wire \inst7|Add5~8_combout ;
wire \inst7|Add9~8_combout ;
wire \inst7|Add6~8_combout ;
wire \inst7|Add4~8_combout ;
wire \inst7|bmp_adress~55_combout ;
wire \inst7|bmp_adress~56_combout ;
wire \inst7|bmp_adress~57_combout ;
wire \inst7|bmp_adress[11]~19_combout ;
wire \inst7|Add3~10_combout ;
wire \inst7|Add2~10_combout ;
wire \inst7|Add1~10_combout ;
wire \inst7|bmp_adress~58_combout ;
wire \inst7|Add6~10_combout ;
wire \inst7|Add9~10_combout ;
wire \inst7|Add5~10_combout ;
wire \inst7|Add4~10_combout ;
wire \inst7|bmp_adress~59_combout ;
wire \inst7|bmp_adress~60_combout ;
wire \inst7|bmp_adress~61_combout ;
wire \inst7|bmp_adress[12]~21_combout ;
wire \inst7|Add2~12_combout ;
wire \inst7|Add1~12_combout ;
wire \inst7|Add3~12_combout ;
wire \inst7|bmp_adress~62_combout ;
wire \inst7|Add5~12_combout ;
wire \inst7|Add9~12_combout ;
wire \inst7|Add6~12_combout ;
wire \inst7|Add4~12_combout ;
wire \inst7|bmp_adress~63_combout ;
wire \inst7|bmp_adress~64_combout ;
wire \inst7|bmp_adress~65_combout ;
wire \inst5|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \inst5|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \inst5|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \inst5|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \inst7|blue_out[3]~0_combout ;
wire \inst|blank~0_combout ;
wire \inst|blank~q ;
wire \inst7|blue_out[3]~5_combout ;
wire \inst7|blue_out[3]~4_combout ;
wire \inst7|blue_out[3]~6_combout ;
wire \inst5|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \inst5|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \inst7|blue_out[2]~1_combout ;
wire \inst5|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \inst5|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \inst7|blue_out[1]~2_combout ;
wire \inst5|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \inst5|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \inst7|blue_out[0]~3_combout ;
wire \inst5|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \inst5|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \inst7|green_out[3]~0_combout ;
wire \inst5|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \inst5|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \inst7|green_out[2]~1_combout ;
wire \inst5|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \inst5|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \inst7|green_out[1]~2_combout ;
wire \inst5|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \inst5|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \inst7|green_out[0]~3_combout ;
wire \inst5|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst5|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \inst7|red_out[3]~0_combout ;
wire \inst5|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst5|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \inst7|red_out[2]~1_combout ;
wire \inst5|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst5|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \inst7|red_out[1]~2_combout ;
wire \inst5|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \inst5|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst7|red_out[0]~3_combout ;
wire [3:0] \inst7|blue_out ;
wire [11:0] \inst|char_count ;
wire [3:0] \inst7|green_out ;
wire [11:0] \inst|line_count ;
wire [3:0] \inst7|red_out ;
wire [4:0] \inst2|altpll_component|auto_generated|wire_pll1_clk ;
wire [0:0] \inst5|altsyncram_component|auto_generated|out_address_reg_a ;
wire [11:0] \inst|char_count_ ;
wire [13:0] \inst7|bmp_adress ;
wire [11:0] \inst|line_count_ ;
wire [0:0] \inst5|altsyncram_component|auto_generated|address_reg_a ;
wire [31:0] \inst7|loc_cnt ;
wire [11:0] \inst7|dx ;
wire [3:0] \inst1|cnt8 ;
wire [3:0] \inst1|cnt6 ;
wire [3:0] \inst1|cnt5 ;
wire [3:0] \inst1|cnt7 ;
wire [3:0] \inst1|cnt3 ;
wire [3:0] \inst1|cnt2 ;
wire [3:0] \inst1|cnt4 ;
wire [3:0] \inst1|cnt1 ;
wire [25:0] \inst6|cnt ;

wire [4:0] \inst2|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \inst5|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst5|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \inst5|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst5|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \inst5|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst5|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \inst5|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst5|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst5|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst5|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst5|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst5|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst5|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst5|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst5|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst5|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;

assign \inst2|altpll_component|auto_generated|wire_pll1_clk [0] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [1] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [2] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [3] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [4] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \inst5|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \inst5|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst5|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \inst5|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \inst5|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \inst5|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst5|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \inst5|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \inst5|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \inst5|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst5|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \inst5|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \inst5|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \inst5|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst5|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \inst5|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \inst5|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst5|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \inst5|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \inst5|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst5|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \inst5|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \inst5|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst5|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \inst5|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \inst5|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst5|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \inst5|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \inst5|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst5|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \inst5|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst5|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst5|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \inst5|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst5|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst5|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \inst5|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst5|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst5|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \inst5|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \hsync~output (
	.i(\inst|hsync~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \vsync~output (
	.i(\inst|vsync~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \blue[3]~output (
	.i(\inst7|blue_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[3]),
	.obar());
// synopsys translate_off
defparam \blue[3]~output .bus_hold = "false";
defparam \blue[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \blue[2]~output (
	.i(\inst7|blue_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[2]),
	.obar());
// synopsys translate_off
defparam \blue[2]~output .bus_hold = "false";
defparam \blue[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \blue[1]~output (
	.i(\inst7|blue_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[1]),
	.obar());
// synopsys translate_off
defparam \blue[1]~output .bus_hold = "false";
defparam \blue[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \blue[0]~output (
	.i(\inst7|blue_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[0]),
	.obar());
// synopsys translate_off
defparam \blue[0]~output .bus_hold = "false";
defparam \blue[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \green[3]~output (
	.i(\inst7|green_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[3]),
	.obar());
// synopsys translate_off
defparam \green[3]~output .bus_hold = "false";
defparam \green[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \green[2]~output (
	.i(\inst7|green_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[2]),
	.obar());
// synopsys translate_off
defparam \green[2]~output .bus_hold = "false";
defparam \green[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \green[1]~output (
	.i(\inst7|green_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[1]),
	.obar());
// synopsys translate_off
defparam \green[1]~output .bus_hold = "false";
defparam \green[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \green[0]~output (
	.i(\inst7|green_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[0]),
	.obar());
// synopsys translate_off
defparam \green[0]~output .bus_hold = "false";
defparam \green[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \red[3]~output (
	.i(\inst7|red_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[3]),
	.obar());
// synopsys translate_off
defparam \red[3]~output .bus_hold = "false";
defparam \red[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \red[2]~output (
	.i(\inst7|red_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[2]),
	.obar());
// synopsys translate_off
defparam \red[2]~output .bus_hold = "false";
defparam \red[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \red[1]~output (
	.i(\inst7|red_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[1]),
	.obar());
// synopsys translate_off
defparam \red[1]~output .bus_hold = "false";
defparam \red[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \red[0]~output (
	.i(\inst7|red_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[0]),
	.obar());
// synopsys translate_off
defparam \red[0]~output .bus_hold = "false";
defparam \red[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \inst2|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\inst2|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst2|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst2|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst2|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst2|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst2|altpll_component|auto_generated|pll1 .c0_high = 5;
defparam \inst2|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .c0_low = 5;
defparam \inst2|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst2|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_divide_by = 10;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_multiply_by = 13;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst2|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst2|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \inst2|altpll_component|auto_generated|pll1 .m = 13;
defparam \inst2|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst2|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst2|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst2|altpll_component|auto_generated|pll1 .pll_compensation_delay = 6213;
defparam \inst2|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \inst2|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst2|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst2|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 192;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst2|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
cycloneive_lcell_comb \inst|char_count[0]~12 (
// Equation(s):
// \inst|char_count[0]~12_combout  = \inst|char_count [0] $ (VCC)
// \inst|char_count[0]~13  = CARRY(\inst|char_count [0])

	.dataa(gnd),
	.datab(\inst|char_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|char_count[0]~12_combout ),
	.cout(\inst|char_count[0]~13 ));
// synopsys translate_off
defparam \inst|char_count[0]~12 .lut_mask = 16'h33CC;
defparam \inst|char_count[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cycloneive_lcell_comb \inst|char_count[9]~30 (
// Equation(s):
// \inst|char_count[9]~30_combout  = (\inst|char_count [9] & (!\inst|char_count[8]~29 )) # (!\inst|char_count [9] & ((\inst|char_count[8]~29 ) # (GND)))
// \inst|char_count[9]~31  = CARRY((!\inst|char_count[8]~29 ) # (!\inst|char_count [9]))

	.dataa(\inst|char_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|char_count[8]~29 ),
	.combout(\inst|char_count[9]~30_combout ),
	.cout(\inst|char_count[9]~31 ));
// synopsys translate_off
defparam \inst|char_count[9]~30 .lut_mask = 16'h5A5F;
defparam \inst|char_count[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneive_lcell_comb \inst|char_count[10]~32 (
// Equation(s):
// \inst|char_count[10]~32_combout  = (\inst|char_count [10] & (\inst|char_count[9]~31  $ (GND))) # (!\inst|char_count [10] & (!\inst|char_count[9]~31  & VCC))
// \inst|char_count[10]~33  = CARRY((\inst|char_count [10] & !\inst|char_count[9]~31 ))

	.dataa(gnd),
	.datab(\inst|char_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|char_count[9]~31 ),
	.combout(\inst|char_count[10]~32_combout ),
	.cout(\inst|char_count[10]~33 ));
// synopsys translate_off
defparam \inst|char_count[10]~32 .lut_mask = 16'hC30C;
defparam \inst|char_count[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N25
dffeas \inst|char_count[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|char_count[10]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|char_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|char_count[10] .is_wysiwyg = "true";
defparam \inst|char_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cycloneive_lcell_comb \inst|char_count[11]~34 (
// Equation(s):
// \inst|char_count[11]~34_combout  = \inst|char_count [11] $ (\inst|char_count[10]~33 )

	.dataa(\inst|char_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|char_count[10]~33 ),
	.combout(\inst|char_count[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|char_count[11]~34 .lut_mask = 16'h5A5A;
defparam \inst|char_count[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N27
dffeas \inst|char_count[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|char_count[11]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|char_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|char_count[11] .is_wysiwyg = "true";
defparam \inst|char_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
cycloneive_lcell_comb \inst|LessThan3~0 (
// Equation(s):
// \inst|LessThan3~0_combout  = (!\inst|char_count [9] & (((!\inst|char_count [7] & !\inst|char_count [6])) # (!\inst|char_count [8])))

	.dataa(\inst|char_count [7]),
	.datab(\inst|char_count [6]),
	.datac(\inst|char_count [9]),
	.datad(\inst|char_count [8]),
	.cin(gnd),
	.combout(\inst|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan3~0 .lut_mask = 16'h010F;
defparam \inst|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cycloneive_lcell_comb \inst|LessThan3~1 (
// Equation(s):
// \inst|LessThan3~1_combout  = (\inst|char_count [11]) # ((\inst|char_count [10] & !\inst|LessThan3~0_combout ))

	.dataa(gnd),
	.datab(\inst|char_count [10]),
	.datac(\inst|char_count [11]),
	.datad(\inst|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan3~1 .lut_mask = 16'hF0FC;
defparam \inst|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N5
dffeas \inst|char_count[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|char_count[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|char_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|char_count[0] .is_wysiwyg = "true";
defparam \inst|char_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cycloneive_lcell_comb \inst|char_count[1]~14 (
// Equation(s):
// \inst|char_count[1]~14_combout  = (\inst|char_count [1] & (!\inst|char_count[0]~13 )) # (!\inst|char_count [1] & ((\inst|char_count[0]~13 ) # (GND)))
// \inst|char_count[1]~15  = CARRY((!\inst|char_count[0]~13 ) # (!\inst|char_count [1]))

	.dataa(\inst|char_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|char_count[0]~13 ),
	.combout(\inst|char_count[1]~14_combout ),
	.cout(\inst|char_count[1]~15 ));
// synopsys translate_off
defparam \inst|char_count[1]~14 .lut_mask = 16'h5A5F;
defparam \inst|char_count[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N7
dffeas \inst|char_count[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|char_count[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|char_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|char_count[1] .is_wysiwyg = "true";
defparam \inst|char_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
cycloneive_lcell_comb \inst|char_count[2]~16 (
// Equation(s):
// \inst|char_count[2]~16_combout  = (\inst|char_count [2] & (\inst|char_count[1]~15  $ (GND))) # (!\inst|char_count [2] & (!\inst|char_count[1]~15  & VCC))
// \inst|char_count[2]~17  = CARRY((\inst|char_count [2] & !\inst|char_count[1]~15 ))

	.dataa(gnd),
	.datab(\inst|char_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|char_count[1]~15 ),
	.combout(\inst|char_count[2]~16_combout ),
	.cout(\inst|char_count[2]~17 ));
// synopsys translate_off
defparam \inst|char_count[2]~16 .lut_mask = 16'hC30C;
defparam \inst|char_count[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N9
dffeas \inst|char_count[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|char_count[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|char_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|char_count[2] .is_wysiwyg = "true";
defparam \inst|char_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneive_lcell_comb \inst|char_count[3]~18 (
// Equation(s):
// \inst|char_count[3]~18_combout  = (\inst|char_count [3] & (!\inst|char_count[2]~17 )) # (!\inst|char_count [3] & ((\inst|char_count[2]~17 ) # (GND)))
// \inst|char_count[3]~19  = CARRY((!\inst|char_count[2]~17 ) # (!\inst|char_count [3]))

	.dataa(\inst|char_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|char_count[2]~17 ),
	.combout(\inst|char_count[3]~18_combout ),
	.cout(\inst|char_count[3]~19 ));
// synopsys translate_off
defparam \inst|char_count[3]~18 .lut_mask = 16'h5A5F;
defparam \inst|char_count[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N11
dffeas \inst|char_count[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|char_count[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|char_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|char_count[3] .is_wysiwyg = "true";
defparam \inst|char_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cycloneive_lcell_comb \inst|char_count[4]~20 (
// Equation(s):
// \inst|char_count[4]~20_combout  = (\inst|char_count [4] & (\inst|char_count[3]~19  $ (GND))) # (!\inst|char_count [4] & (!\inst|char_count[3]~19  & VCC))
// \inst|char_count[4]~21  = CARRY((\inst|char_count [4] & !\inst|char_count[3]~19 ))

	.dataa(\inst|char_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|char_count[3]~19 ),
	.combout(\inst|char_count[4]~20_combout ),
	.cout(\inst|char_count[4]~21 ));
// synopsys translate_off
defparam \inst|char_count[4]~20 .lut_mask = 16'hA50A;
defparam \inst|char_count[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N13
dffeas \inst|char_count[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|char_count[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|char_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|char_count[4] .is_wysiwyg = "true";
defparam \inst|char_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneive_lcell_comb \inst|char_count[5]~22 (
// Equation(s):
// \inst|char_count[5]~22_combout  = (\inst|char_count [5] & (!\inst|char_count[4]~21 )) # (!\inst|char_count [5] & ((\inst|char_count[4]~21 ) # (GND)))
// \inst|char_count[5]~23  = CARRY((!\inst|char_count[4]~21 ) # (!\inst|char_count [5]))

	.dataa(gnd),
	.datab(\inst|char_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|char_count[4]~21 ),
	.combout(\inst|char_count[5]~22_combout ),
	.cout(\inst|char_count[5]~23 ));
// synopsys translate_off
defparam \inst|char_count[5]~22 .lut_mask = 16'h3C3F;
defparam \inst|char_count[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N15
dffeas \inst|char_count[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|char_count[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|char_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|char_count[5] .is_wysiwyg = "true";
defparam \inst|char_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
cycloneive_lcell_comb \inst|char_count[6]~24 (
// Equation(s):
// \inst|char_count[6]~24_combout  = (\inst|char_count [6] & (\inst|char_count[5]~23  $ (GND))) # (!\inst|char_count [6] & (!\inst|char_count[5]~23  & VCC))
// \inst|char_count[6]~25  = CARRY((\inst|char_count [6] & !\inst|char_count[5]~23 ))

	.dataa(gnd),
	.datab(\inst|char_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|char_count[5]~23 ),
	.combout(\inst|char_count[6]~24_combout ),
	.cout(\inst|char_count[6]~25 ));
// synopsys translate_off
defparam \inst|char_count[6]~24 .lut_mask = 16'hC30C;
defparam \inst|char_count[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N17
dffeas \inst|char_count[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|char_count[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|char_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|char_count[6] .is_wysiwyg = "true";
defparam \inst|char_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cycloneive_lcell_comb \inst|char_count[7]~26 (
// Equation(s):
// \inst|char_count[7]~26_combout  = (\inst|char_count [7] & (!\inst|char_count[6]~25 )) # (!\inst|char_count [7] & ((\inst|char_count[6]~25 ) # (GND)))
// \inst|char_count[7]~27  = CARRY((!\inst|char_count[6]~25 ) # (!\inst|char_count [7]))

	.dataa(gnd),
	.datab(\inst|char_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|char_count[6]~25 ),
	.combout(\inst|char_count[7]~26_combout ),
	.cout(\inst|char_count[7]~27 ));
// synopsys translate_off
defparam \inst|char_count[7]~26 .lut_mask = 16'h3C3F;
defparam \inst|char_count[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N19
dffeas \inst|char_count[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|char_count[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|char_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|char_count[7] .is_wysiwyg = "true";
defparam \inst|char_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cycloneive_lcell_comb \inst|char_count[8]~28 (
// Equation(s):
// \inst|char_count[8]~28_combout  = (\inst|char_count [8] & (\inst|char_count[7]~27  $ (GND))) # (!\inst|char_count [8] & (!\inst|char_count[7]~27  & VCC))
// \inst|char_count[8]~29  = CARRY((\inst|char_count [8] & !\inst|char_count[7]~27 ))

	.dataa(gnd),
	.datab(\inst|char_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|char_count[7]~27 ),
	.combout(\inst|char_count[8]~28_combout ),
	.cout(\inst|char_count[8]~29 ));
// synopsys translate_off
defparam \inst|char_count[8]~28 .lut_mask = 16'hC30C;
defparam \inst|char_count[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N21
dffeas \inst|char_count[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|char_count[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|char_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|char_count[8] .is_wysiwyg = "true";
defparam \inst|char_count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N23
dffeas \inst|char_count[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|char_count[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|char_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|char_count[9] .is_wysiwyg = "true";
defparam \inst|char_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
cycloneive_lcell_comb \inst|pixel_state.10~0 (
// Equation(s):
// \inst|pixel_state.10~0_combout  = (!\inst|char_count [9] & (!\inst|char_count [8] & (!\inst|char_count [11] & \inst|char_count [10])))

	.dataa(\inst|char_count [9]),
	.datab(\inst|char_count [8]),
	.datac(\inst|char_count [11]),
	.datad(\inst|char_count [10]),
	.cin(gnd),
	.combout(\inst|pixel_state.10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|pixel_state.10~0 .lut_mask = 16'h0100;
defparam \inst|pixel_state.10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cycloneive_lcell_comb \inst|pixel_state.10~1 (
// Equation(s):
// \inst|pixel_state.10~1_combout  = (\inst|char_count [6]) # ((\inst|char_count [3] & (!\inst|char_count [7] & \inst|char_count [4])))

	.dataa(\inst|char_count [3]),
	.datab(\inst|char_count [6]),
	.datac(\inst|char_count [7]),
	.datad(\inst|char_count [4]),
	.cin(gnd),
	.combout(\inst|pixel_state.10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|pixel_state.10~1 .lut_mask = 16'hCECC;
defparam \inst|pixel_state.10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cycloneive_lcell_comb \inst|pixel_state.10~2 (
// Equation(s):
// \inst|pixel_state.10~2_combout  = (\inst|char_count [7] $ (((!\inst|char_count [5] & !\inst|pixel_state.10~1_combout )))) # (!\inst|pixel_state.10~0_combout )

	.dataa(\inst|pixel_state.10~0_combout ),
	.datab(\inst|char_count [7]),
	.datac(\inst|char_count [5]),
	.datad(\inst|pixel_state.10~1_combout ),
	.cin(gnd),
	.combout(\inst|pixel_state.10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|pixel_state.10~2 .lut_mask = 16'hDDD7;
defparam \inst|pixel_state.10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N29
dffeas \inst|hsync (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|pixel_state.10~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|hsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|hsync .is_wysiwyg = "true";
defparam \inst|hsync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N0
cycloneive_lcell_comb \inst|line_count[0]~12 (
// Equation(s):
// \inst|line_count[0]~12_combout  = \inst|line_count [0] $ (VCC)
// \inst|line_count[0]~13  = CARRY(\inst|line_count [0])

	.dataa(gnd),
	.datab(\inst|line_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|line_count[0]~12_combout ),
	.cout(\inst|line_count[0]~13 ));
// synopsys translate_off
defparam \inst|line_count[0]~12 .lut_mask = 16'h33CC;
defparam \inst|line_count[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneive_lcell_comb \inst|LessThan7~6 (
// Equation(s):
// \inst|LessThan7~6_combout  = (!\inst|line_count [4] & (!\inst|line_count [3] & ((!\inst|line_count [1]) # (!\inst|line_count [2]))))

	.dataa(\inst|line_count [4]),
	.datab(\inst|line_count [3]),
	.datac(\inst|line_count [2]),
	.datad(\inst|line_count [1]),
	.cin(gnd),
	.combout(\inst|LessThan7~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan7~6 .lut_mask = 16'h0111;
defparam \inst|LessThan7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N28
cycloneive_lcell_comb \inst|LessThan7~7 (
// Equation(s):
// \inst|LessThan7~7_combout  = (!\inst|line_count [7] & (!\inst|line_count [6] & ((\inst|LessThan7~6_combout ) # (!\inst|line_count [5]))))

	.dataa(\inst|line_count [5]),
	.datab(\inst|LessThan7~6_combout ),
	.datac(\inst|line_count [7]),
	.datad(\inst|line_count [6]),
	.cin(gnd),
	.combout(\inst|LessThan7~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan7~7 .lut_mask = 16'h000D;
defparam \inst|LessThan7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneive_lcell_comb \inst|LessThan7~5 (
// Equation(s):
// \inst|LessThan7~5_combout  = (\inst|line_count [8] & \inst|line_count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|line_count [8]),
	.datad(\inst|line_count [9]),
	.cin(gnd),
	.combout(\inst|LessThan7~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan7~5 .lut_mask = 16'hF000;
defparam \inst|LessThan7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N30
cycloneive_lcell_comb \inst|LessThan7~8 (
// Equation(s):
// \inst|LessThan7~8_combout  = (\inst|line_count [10]) # ((\inst|line_count [11]) # ((!\inst|LessThan7~7_combout  & \inst|LessThan7~5_combout )))

	.dataa(\inst|LessThan7~7_combout ),
	.datab(\inst|line_count [10]),
	.datac(\inst|line_count [11]),
	.datad(\inst|LessThan7~5_combout ),
	.cin(gnd),
	.combout(\inst|LessThan7~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan7~8 .lut_mask = 16'hFDFC;
defparam \inst|LessThan7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N1
dffeas \inst|line_count[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|line_count[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan7~8_combout ),
	.sload(gnd),
	.ena(\inst|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|line_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|line_count[0] .is_wysiwyg = "true";
defparam \inst|line_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
cycloneive_lcell_comb \inst|line_count[1]~14 (
// Equation(s):
// \inst|line_count[1]~14_combout  = (\inst|line_count [1] & (!\inst|line_count[0]~13 )) # (!\inst|line_count [1] & ((\inst|line_count[0]~13 ) # (GND)))
// \inst|line_count[1]~15  = CARRY((!\inst|line_count[0]~13 ) # (!\inst|line_count [1]))

	.dataa(gnd),
	.datab(\inst|line_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|line_count[0]~13 ),
	.combout(\inst|line_count[1]~14_combout ),
	.cout(\inst|line_count[1]~15 ));
// synopsys translate_off
defparam \inst|line_count[1]~14 .lut_mask = 16'h3C3F;
defparam \inst|line_count[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N3
dffeas \inst|line_count[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|line_count[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan7~8_combout ),
	.sload(gnd),
	.ena(\inst|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|line_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|line_count[1] .is_wysiwyg = "true";
defparam \inst|line_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N4
cycloneive_lcell_comb \inst|line_count[2]~16 (
// Equation(s):
// \inst|line_count[2]~16_combout  = (\inst|line_count [2] & (\inst|line_count[1]~15  $ (GND))) # (!\inst|line_count [2] & (!\inst|line_count[1]~15  & VCC))
// \inst|line_count[2]~17  = CARRY((\inst|line_count [2] & !\inst|line_count[1]~15 ))

	.dataa(gnd),
	.datab(\inst|line_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|line_count[1]~15 ),
	.combout(\inst|line_count[2]~16_combout ),
	.cout(\inst|line_count[2]~17 ));
// synopsys translate_off
defparam \inst|line_count[2]~16 .lut_mask = 16'hC30C;
defparam \inst|line_count[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N5
dffeas \inst|line_count[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|line_count[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan7~8_combout ),
	.sload(gnd),
	.ena(\inst|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|line_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|line_count[2] .is_wysiwyg = "true";
defparam \inst|line_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N6
cycloneive_lcell_comb \inst|line_count[3]~18 (
// Equation(s):
// \inst|line_count[3]~18_combout  = (\inst|line_count [3] & (!\inst|line_count[2]~17 )) # (!\inst|line_count [3] & ((\inst|line_count[2]~17 ) # (GND)))
// \inst|line_count[3]~19  = CARRY((!\inst|line_count[2]~17 ) # (!\inst|line_count [3]))

	.dataa(\inst|line_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|line_count[2]~17 ),
	.combout(\inst|line_count[3]~18_combout ),
	.cout(\inst|line_count[3]~19 ));
// synopsys translate_off
defparam \inst|line_count[3]~18 .lut_mask = 16'h5A5F;
defparam \inst|line_count[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N7
dffeas \inst|line_count[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|line_count[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan7~8_combout ),
	.sload(gnd),
	.ena(\inst|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|line_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|line_count[3] .is_wysiwyg = "true";
defparam \inst|line_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N8
cycloneive_lcell_comb \inst|line_count[4]~20 (
// Equation(s):
// \inst|line_count[4]~20_combout  = (\inst|line_count [4] & (\inst|line_count[3]~19  $ (GND))) # (!\inst|line_count [4] & (!\inst|line_count[3]~19  & VCC))
// \inst|line_count[4]~21  = CARRY((\inst|line_count [4] & !\inst|line_count[3]~19 ))

	.dataa(gnd),
	.datab(\inst|line_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|line_count[3]~19 ),
	.combout(\inst|line_count[4]~20_combout ),
	.cout(\inst|line_count[4]~21 ));
// synopsys translate_off
defparam \inst|line_count[4]~20 .lut_mask = 16'hC30C;
defparam \inst|line_count[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N9
dffeas \inst|line_count[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|line_count[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan7~8_combout ),
	.sload(gnd),
	.ena(\inst|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|line_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|line_count[4] .is_wysiwyg = "true";
defparam \inst|line_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N10
cycloneive_lcell_comb \inst|line_count[5]~22 (
// Equation(s):
// \inst|line_count[5]~22_combout  = (\inst|line_count [5] & (!\inst|line_count[4]~21 )) # (!\inst|line_count [5] & ((\inst|line_count[4]~21 ) # (GND)))
// \inst|line_count[5]~23  = CARRY((!\inst|line_count[4]~21 ) # (!\inst|line_count [5]))

	.dataa(\inst|line_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|line_count[4]~21 ),
	.combout(\inst|line_count[5]~22_combout ),
	.cout(\inst|line_count[5]~23 ));
// synopsys translate_off
defparam \inst|line_count[5]~22 .lut_mask = 16'h5A5F;
defparam \inst|line_count[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N11
dffeas \inst|line_count[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|line_count[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan7~8_combout ),
	.sload(gnd),
	.ena(\inst|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|line_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|line_count[5] .is_wysiwyg = "true";
defparam \inst|line_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneive_lcell_comb \inst|line_count[6]~24 (
// Equation(s):
// \inst|line_count[6]~24_combout  = (\inst|line_count [6] & (\inst|line_count[5]~23  $ (GND))) # (!\inst|line_count [6] & (!\inst|line_count[5]~23  & VCC))
// \inst|line_count[6]~25  = CARRY((\inst|line_count [6] & !\inst|line_count[5]~23 ))

	.dataa(\inst|line_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|line_count[5]~23 ),
	.combout(\inst|line_count[6]~24_combout ),
	.cout(\inst|line_count[6]~25 ));
// synopsys translate_off
defparam \inst|line_count[6]~24 .lut_mask = 16'hA50A;
defparam \inst|line_count[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N13
dffeas \inst|line_count[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|line_count[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan7~8_combout ),
	.sload(gnd),
	.ena(\inst|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|line_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|line_count[6] .is_wysiwyg = "true";
defparam \inst|line_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
cycloneive_lcell_comb \inst|line_count[7]~26 (
// Equation(s):
// \inst|line_count[7]~26_combout  = (\inst|line_count [7] & (!\inst|line_count[6]~25 )) # (!\inst|line_count [7] & ((\inst|line_count[6]~25 ) # (GND)))
// \inst|line_count[7]~27  = CARRY((!\inst|line_count[6]~25 ) # (!\inst|line_count [7]))

	.dataa(gnd),
	.datab(\inst|line_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|line_count[6]~25 ),
	.combout(\inst|line_count[7]~26_combout ),
	.cout(\inst|line_count[7]~27 ));
// synopsys translate_off
defparam \inst|line_count[7]~26 .lut_mask = 16'h3C3F;
defparam \inst|line_count[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N15
dffeas \inst|line_count[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|line_count[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan7~8_combout ),
	.sload(gnd),
	.ena(\inst|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|line_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|line_count[7] .is_wysiwyg = "true";
defparam \inst|line_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cycloneive_lcell_comb \inst|line_count[8]~28 (
// Equation(s):
// \inst|line_count[8]~28_combout  = (\inst|line_count [8] & (\inst|line_count[7]~27  $ (GND))) # (!\inst|line_count [8] & (!\inst|line_count[7]~27  & VCC))
// \inst|line_count[8]~29  = CARRY((\inst|line_count [8] & !\inst|line_count[7]~27 ))

	.dataa(gnd),
	.datab(\inst|line_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|line_count[7]~27 ),
	.combout(\inst|line_count[8]~28_combout ),
	.cout(\inst|line_count[8]~29 ));
// synopsys translate_off
defparam \inst|line_count[8]~28 .lut_mask = 16'hC30C;
defparam \inst|line_count[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N17
dffeas \inst|line_count[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|line_count[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan7~8_combout ),
	.sload(gnd),
	.ena(\inst|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|line_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|line_count[8] .is_wysiwyg = "true";
defparam \inst|line_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N18
cycloneive_lcell_comb \inst|line_count[9]~30 (
// Equation(s):
// \inst|line_count[9]~30_combout  = (\inst|line_count [9] & (!\inst|line_count[8]~29 )) # (!\inst|line_count [9] & ((\inst|line_count[8]~29 ) # (GND)))
// \inst|line_count[9]~31  = CARRY((!\inst|line_count[8]~29 ) # (!\inst|line_count [9]))

	.dataa(gnd),
	.datab(\inst|line_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|line_count[8]~29 ),
	.combout(\inst|line_count[9]~30_combout ),
	.cout(\inst|line_count[9]~31 ));
// synopsys translate_off
defparam \inst|line_count[9]~30 .lut_mask = 16'h3C3F;
defparam \inst|line_count[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N19
dffeas \inst|line_count[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|line_count[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan7~8_combout ),
	.sload(gnd),
	.ena(\inst|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|line_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|line_count[9] .is_wysiwyg = "true";
defparam \inst|line_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cycloneive_lcell_comb \inst|line_count[10]~32 (
// Equation(s):
// \inst|line_count[10]~32_combout  = (\inst|line_count [10] & (\inst|line_count[9]~31  $ (GND))) # (!\inst|line_count [10] & (!\inst|line_count[9]~31  & VCC))
// \inst|line_count[10]~33  = CARRY((\inst|line_count [10] & !\inst|line_count[9]~31 ))

	.dataa(gnd),
	.datab(\inst|line_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|line_count[9]~31 ),
	.combout(\inst|line_count[10]~32_combout ),
	.cout(\inst|line_count[10]~33 ));
// synopsys translate_off
defparam \inst|line_count[10]~32 .lut_mask = 16'hC30C;
defparam \inst|line_count[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N21
dffeas \inst|line_count[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|line_count[10]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan7~8_combout ),
	.sload(gnd),
	.ena(\inst|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|line_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|line_count[10] .is_wysiwyg = "true";
defparam \inst|line_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N22
cycloneive_lcell_comb \inst|line_count[11]~34 (
// Equation(s):
// \inst|line_count[11]~34_combout  = \inst|line_count [11] $ (\inst|line_count[10]~33 )

	.dataa(\inst|line_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|line_count[10]~33 ),
	.combout(\inst|line_count[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|line_count[11]~34 .lut_mask = 16'h5A5A;
defparam \inst|line_count[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N23
dffeas \inst|line_count[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|line_count[11]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan7~8_combout ),
	.sload(gnd),
	.ena(\inst|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|line_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|line_count[11] .is_wysiwyg = "true";
defparam \inst|line_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneive_lcell_comb \inst|LessThan7~4 (
// Equation(s):
// \inst|LessThan7~4_combout  = (!\inst|line_count [11] & !\inst|line_count [10])

	.dataa(gnd),
	.datab(\inst|line_count [11]),
	.datac(gnd),
	.datad(\inst|line_count [10]),
	.cin(gnd),
	.combout(\inst|LessThan7~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan7~4 .lut_mask = 16'h0033;
defparam \inst|LessThan7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N26
cycloneive_lcell_comb \inst|line_state.10~0 (
// Equation(s):
// \inst|line_state.10~0_combout  = (\inst|line_count [3] & ((\inst|line_count [0]) # ((\inst|line_count [2]) # (\inst|line_count [1])))) # (!\inst|line_count [3] & (!\inst|line_count [2] & ((!\inst|line_count [1]) # (!\inst|line_count [0]))))

	.dataa(\inst|line_count [3]),
	.datab(\inst|line_count [0]),
	.datac(\inst|line_count [2]),
	.datad(\inst|line_count [1]),
	.cin(gnd),
	.combout(\inst|line_state.10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|line_state.10~0 .lut_mask = 16'hABAD;
defparam \inst|line_state.10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneive_lcell_comb \inst|line_state.10~1 (
// Equation(s):
// \inst|line_state.10~1_combout  = (\inst|line_count [5]) # ((\inst|line_count [6]) # ((\inst|line_count [7]) # (\inst|line_count [4])))

	.dataa(\inst|line_count [5]),
	.datab(\inst|line_count [6]),
	.datac(\inst|line_count [7]),
	.datad(\inst|line_count [4]),
	.cin(gnd),
	.combout(\inst|line_state.10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|line_state.10~1 .lut_mask = 16'hFFFE;
defparam \inst|line_state.10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cycloneive_lcell_comb \inst|line_state.10~2 (
// Equation(s):
// \inst|line_state.10~2_combout  = (((\inst|line_state.10~0_combout ) # (\inst|line_state.10~1_combout )) # (!\inst|LessThan7~5_combout )) # (!\inst|LessThan7~4_combout )

	.dataa(\inst|LessThan7~4_combout ),
	.datab(\inst|LessThan7~5_combout ),
	.datac(\inst|line_state.10~0_combout ),
	.datad(\inst|line_state.10~1_combout ),
	.cin(gnd),
	.combout(\inst|line_state.10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|line_state.10~2 .lut_mask = 16'hFFF7;
defparam \inst|line_state.10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N25
dffeas \inst|vsync (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|line_state.10~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|vsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|vsync .is_wysiwyg = "true";
defparam \inst|vsync .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N19
dffeas \inst|line_count_[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|line_count [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|line_count_ [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|line_count_[7] .is_wysiwyg = "true";
defparam \inst|line_count_[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
cycloneive_lcell_comb \inst|line_count_[5]~feeder (
// Equation(s):
// \inst|line_count_[5]~feeder_combout  = \inst|line_count [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|line_count [5]),
	.cin(gnd),
	.combout(\inst|line_count_[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|line_count_[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|line_count_[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N3
dffeas \inst|line_count_[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|line_count_[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|line_count_ [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|line_count_[5] .is_wysiwyg = "true";
defparam \inst|line_count_[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N27
dffeas \inst|line_count_[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|line_count [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|line_count_ [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|line_count_[6] .is_wysiwyg = "true";
defparam \inst|line_count_[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneive_lcell_comb \inst|line_count_[4]~feeder (
// Equation(s):
// \inst|line_count_[4]~feeder_combout  = \inst|line_count [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|line_count [4]),
	.cin(gnd),
	.combout(\inst|line_count_[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|line_count_[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|line_count_[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N1
dffeas \inst|line_count_[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|line_count_[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|line_count_ [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|line_count_[4] .is_wysiwyg = "true";
defparam \inst|line_count_[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N25
dffeas \inst|line_count_[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|line_count [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|line_count_ [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|line_count_[3] .is_wysiwyg = "true";
defparam \inst|line_count_[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N23
dffeas \inst|line_count_[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|line_count [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|line_count_ [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|line_count_[2] .is_wysiwyg = "true";
defparam \inst|line_count_[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cycloneive_lcell_comb \inst|line_count_[1]~feeder (
// Equation(s):
// \inst|line_count_[1]~feeder_combout  = \inst|line_count [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|line_count [1]),
	.cin(gnd),
	.combout(\inst|line_count_[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|line_count_[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|line_count_[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N7
dffeas \inst|line_count_[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|line_count_[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|line_count_ [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|line_count_[1] .is_wysiwyg = "true";
defparam \inst|line_count_[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N4
cycloneive_lcell_comb \inst|line_count_[0]~feeder (
// Equation(s):
// \inst|line_count_[0]~feeder_combout  = \inst|line_count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|line_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|line_count_[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|line_count_[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst|line_count_[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N5
dffeas \inst|line_count_[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|line_count_[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|line_count_ [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|line_count_[0] .is_wysiwyg = "true";
defparam \inst|line_count_[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneive_lcell_comb \inst7|Add7~0 (
// Equation(s):
// \inst7|Add7~0_combout  = (\inst|line_count_ [2] & (\inst|line_count_ [0] $ (VCC))) # (!\inst|line_count_ [2] & (\inst|line_count_ [0] & VCC))
// \inst7|Add7~1  = CARRY((\inst|line_count_ [2] & \inst|line_count_ [0]))

	.dataa(\inst|line_count_ [2]),
	.datab(\inst|line_count_ [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|Add7~0_combout ),
	.cout(\inst7|Add7~1 ));
// synopsys translate_off
defparam \inst7|Add7~0 .lut_mask = 16'h6688;
defparam \inst7|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneive_lcell_comb \inst7|Add7~2 (
// Equation(s):
// \inst7|Add7~2_combout  = (\inst|line_count_ [1] & ((\inst|line_count_ [3] & (\inst7|Add7~1  & VCC)) # (!\inst|line_count_ [3] & (!\inst7|Add7~1 )))) # (!\inst|line_count_ [1] & ((\inst|line_count_ [3] & (!\inst7|Add7~1 )) # (!\inst|line_count_ [3] & 
// ((\inst7|Add7~1 ) # (GND)))))
// \inst7|Add7~3  = CARRY((\inst|line_count_ [1] & (!\inst|line_count_ [3] & !\inst7|Add7~1 )) # (!\inst|line_count_ [1] & ((!\inst7|Add7~1 ) # (!\inst|line_count_ [3]))))

	.dataa(\inst|line_count_ [1]),
	.datab(\inst|line_count_ [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add7~1 ),
	.combout(\inst7|Add7~2_combout ),
	.cout(\inst7|Add7~3 ));
// synopsys translate_off
defparam \inst7|Add7~2 .lut_mask = 16'h9617;
defparam \inst7|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneive_lcell_comb \inst7|Add7~4 (
// Equation(s):
// \inst7|Add7~4_combout  = ((\inst|line_count_ [2] $ (\inst|line_count_ [4] $ (!\inst7|Add7~3 )))) # (GND)
// \inst7|Add7~5  = CARRY((\inst|line_count_ [2] & ((\inst|line_count_ [4]) # (!\inst7|Add7~3 ))) # (!\inst|line_count_ [2] & (\inst|line_count_ [4] & !\inst7|Add7~3 )))

	.dataa(\inst|line_count_ [2]),
	.datab(\inst|line_count_ [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add7~3 ),
	.combout(\inst7|Add7~4_combout ),
	.cout(\inst7|Add7~5 ));
// synopsys translate_off
defparam \inst7|Add7~4 .lut_mask = 16'h698E;
defparam \inst7|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneive_lcell_comb \inst7|Add7~6 (
// Equation(s):
// \inst7|Add7~6_combout  = (\inst|line_count_ [5] & ((\inst|line_count_ [3] & (\inst7|Add7~5  & VCC)) # (!\inst|line_count_ [3] & (!\inst7|Add7~5 )))) # (!\inst|line_count_ [5] & ((\inst|line_count_ [3] & (!\inst7|Add7~5 )) # (!\inst|line_count_ [3] & 
// ((\inst7|Add7~5 ) # (GND)))))
// \inst7|Add7~7  = CARRY((\inst|line_count_ [5] & (!\inst|line_count_ [3] & !\inst7|Add7~5 )) # (!\inst|line_count_ [5] & ((!\inst7|Add7~5 ) # (!\inst|line_count_ [3]))))

	.dataa(\inst|line_count_ [5]),
	.datab(\inst|line_count_ [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add7~5 ),
	.combout(\inst7|Add7~6_combout ),
	.cout(\inst7|Add7~7 ));
// synopsys translate_off
defparam \inst7|Add7~6 .lut_mask = 16'h9617;
defparam \inst7|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneive_lcell_comb \inst7|Add7~8 (
// Equation(s):
// \inst7|Add7~8_combout  = ((\inst|line_count_ [6] $ (\inst|line_count_ [4] $ (!\inst7|Add7~7 )))) # (GND)
// \inst7|Add7~9  = CARRY((\inst|line_count_ [6] & ((\inst|line_count_ [4]) # (!\inst7|Add7~7 ))) # (!\inst|line_count_ [6] & (\inst|line_count_ [4] & !\inst7|Add7~7 )))

	.dataa(\inst|line_count_ [6]),
	.datab(\inst|line_count_ [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add7~7 ),
	.combout(\inst7|Add7~8_combout ),
	.cout(\inst7|Add7~9 ));
// synopsys translate_off
defparam \inst7|Add7~8 .lut_mask = 16'h698E;
defparam \inst7|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneive_lcell_comb \inst7|Add7~10 (
// Equation(s):
// \inst7|Add7~10_combout  = \inst|line_count_ [7] $ (\inst7|Add7~9  $ (\inst|line_count_ [5]))

	.dataa(gnd),
	.datab(\inst|line_count_ [7]),
	.datac(gnd),
	.datad(\inst|line_count_ [5]),
	.cin(\inst7|Add7~9 ),
	.combout(\inst7|Add7~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Add7~10 .lut_mask = 16'hC33C;
defparam \inst7|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N6
cycloneive_lcell_comb \inst6|Add0~0 (
// Equation(s):
// \inst6|Add0~0_combout  = \inst6|cnt [0] $ (VCC)
// \inst6|Add0~1  = CARRY(\inst6|cnt [0])

	.dataa(\inst6|cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst6|Add0~0_combout ),
	.cout(\inst6|Add0~1 ));
// synopsys translate_off
defparam \inst6|Add0~0 .lut_mask = 16'h55AA;
defparam \inst6|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N7
dffeas \inst6|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|cnt[0] .is_wysiwyg = "true";
defparam \inst6|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N8
cycloneive_lcell_comb \inst6|Add0~2 (
// Equation(s):
// \inst6|Add0~2_combout  = (\inst6|cnt [1] & (!\inst6|Add0~1 )) # (!\inst6|cnt [1] & ((\inst6|Add0~1 ) # (GND)))
// \inst6|Add0~3  = CARRY((!\inst6|Add0~1 ) # (!\inst6|cnt [1]))

	.dataa(gnd),
	.datab(\inst6|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~1 ),
	.combout(\inst6|Add0~2_combout ),
	.cout(\inst6|Add0~3 ));
// synopsys translate_off
defparam \inst6|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst6|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N2
cycloneive_lcell_comb \inst6|Equal0~2 (
// Equation(s):
// \inst6|Equal0~2_combout  = (!\inst6|cnt [5] & (!\inst6|cnt [4] & !\inst6|cnt [3]))

	.dataa(gnd),
	.datab(\inst6|cnt [5]),
	.datac(\inst6|cnt [4]),
	.datad(\inst6|cnt [3]),
	.cin(gnd),
	.combout(\inst6|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~2 .lut_mask = 16'h0003;
defparam \inst6|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cycloneive_lcell_comb \inst6|Add0~44 (
// Equation(s):
// \inst6|Add0~44_combout  = (\inst6|cnt [22] & (\inst6|Add0~43  $ (GND))) # (!\inst6|cnt [22] & (!\inst6|Add0~43  & VCC))
// \inst6|Add0~45  = CARRY((\inst6|cnt [22] & !\inst6|Add0~43 ))

	.dataa(gnd),
	.datab(\inst6|cnt [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~43 ),
	.combout(\inst6|Add0~44_combout ),
	.cout(\inst6|Add0~45 ));
// synopsys translate_off
defparam \inst6|Add0~44 .lut_mask = 16'hC30C;
defparam \inst6|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneive_lcell_comb \inst6|Add0~46 (
// Equation(s):
// \inst6|Add0~46_combout  = (\inst6|cnt [23] & (!\inst6|Add0~45 )) # (!\inst6|cnt [23] & ((\inst6|Add0~45 ) # (GND)))
// \inst6|Add0~47  = CARRY((!\inst6|Add0~45 ) # (!\inst6|cnt [23]))

	.dataa(gnd),
	.datab(\inst6|cnt [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~45 ),
	.combout(\inst6|Add0~46_combout ),
	.cout(\inst6|Add0~47 ));
// synopsys translate_off
defparam \inst6|Add0~46 .lut_mask = 16'h3C3F;
defparam \inst6|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \inst6|cnt~1 (
// Equation(s):
// \inst6|cnt~1_combout  = (\inst6|Add0~46_combout  & !\inst6|Equal0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|Add0~46_combout ),
	.datad(\inst6|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst6|cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|cnt~1 .lut_mask = 16'h00F0;
defparam \inst6|cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N29
dffeas \inst6|cnt[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|cnt[23] .is_wysiwyg = "true";
defparam \inst6|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneive_lcell_comb \inst6|Add0~48 (
// Equation(s):
// \inst6|Add0~48_combout  = (\inst6|cnt [24] & (\inst6|Add0~47  $ (GND))) # (!\inst6|cnt [24] & (!\inst6|Add0~47  & VCC))
// \inst6|Add0~49  = CARRY((\inst6|cnt [24] & !\inst6|Add0~47 ))

	.dataa(\inst6|cnt [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~47 ),
	.combout(\inst6|Add0~48_combout ),
	.cout(\inst6|Add0~49 ));
// synopsys translate_off
defparam \inst6|Add0~48 .lut_mask = 16'hA50A;
defparam \inst6|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N23
dffeas \inst6|cnt[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|cnt[24] .is_wysiwyg = "true";
defparam \inst6|cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneive_lcell_comb \inst6|Equal0~0 (
// Equation(s):
// \inst6|Equal0~0_combout  = (!\inst6|cnt [18] & (!\inst6|cnt [11] & (!\inst6|cnt [24] & !\inst6|cnt [16])))

	.dataa(\inst6|cnt [18]),
	.datab(\inst6|cnt [11]),
	.datac(\inst6|cnt [24]),
	.datad(\inst6|cnt [16]),
	.cin(gnd),
	.combout(\inst6|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~0 .lut_mask = 16'h0001;
defparam \inst6|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N0
cycloneive_lcell_comb \inst6|Equal0~1 (
// Equation(s):
// \inst6|Equal0~1_combout  = (!\inst6|cnt [10] & (!\inst6|cnt [9] & (!\inst6|cnt [8] & !\inst6|cnt [6])))

	.dataa(\inst6|cnt [10]),
	.datab(\inst6|cnt [9]),
	.datac(\inst6|cnt [8]),
	.datad(\inst6|cnt [6]),
	.cin(gnd),
	.combout(\inst6|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~1 .lut_mask = 16'h0001;
defparam \inst6|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \inst6|Equal0~3 (
// Equation(s):
// \inst6|Equal0~3_combout  = (\inst6|Equal0~2_combout  & (\inst6|Equal0~0_combout  & \inst6|Equal0~1_combout ))

	.dataa(gnd),
	.datab(\inst6|Equal0~2_combout ),
	.datac(\inst6|Equal0~0_combout ),
	.datad(\inst6|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst6|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~3 .lut_mask = 16'hC000;
defparam \inst6|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N30
cycloneive_lcell_comb \inst6|Equal0~5 (
// Equation(s):
// \inst6|Equal0~5_combout  = (\inst6|cnt [19] & (\inst6|cnt [17] & (\inst6|cnt [15] & \inst6|cnt [20])))

	.dataa(\inst6|cnt [19]),
	.datab(\inst6|cnt [17]),
	.datac(\inst6|cnt [15]),
	.datad(\inst6|cnt [20]),
	.cin(gnd),
	.combout(\inst6|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~5 .lut_mask = 16'h8000;
defparam \inst6|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N4
cycloneive_lcell_comb \inst6|Equal0~6 (
// Equation(s):
// \inst6|Equal0~6_combout  = (\inst6|cnt [14] & (\inst6|cnt [7] & (\inst6|cnt [13] & \inst6|cnt [12])))

	.dataa(\inst6|cnt [14]),
	.datab(\inst6|cnt [7]),
	.datac(\inst6|cnt [13]),
	.datad(\inst6|cnt [12]),
	.cin(gnd),
	.combout(\inst6|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~6 .lut_mask = 16'h8000;
defparam \inst6|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N30
cycloneive_lcell_comb \inst6|Equal0~7 (
// Equation(s):
// \inst6|Equal0~7_combout  = (\inst6|Equal0~4_combout  & (\inst6|Equal0~3_combout  & (\inst6|Equal0~5_combout  & \inst6|Equal0~6_combout )))

	.dataa(\inst6|Equal0~4_combout ),
	.datab(\inst6|Equal0~3_combout ),
	.datac(\inst6|Equal0~5_combout ),
	.datad(\inst6|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst6|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~7 .lut_mask = 16'h8000;
defparam \inst6|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N0
cycloneive_lcell_comb \inst6|Equal0~9 (
// Equation(s):
// \inst6|Equal0~9_combout  = (\inst6|cnt [0] & (!\inst6|cnt [1] & (\inst6|Equal0~7_combout  & \inst6|cnt [2])))

	.dataa(\inst6|cnt [0]),
	.datab(\inst6|cnt [1]),
	.datac(\inst6|Equal0~7_combout ),
	.datad(\inst6|cnt [2]),
	.cin(gnd),
	.combout(\inst6|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~9 .lut_mask = 16'h2000;
defparam \inst6|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N24
cycloneive_lcell_comb \inst6|cnt~12 (
// Equation(s):
// \inst6|cnt~12_combout  = (\inst6|Add0~2_combout  & !\inst6|Equal0~9_combout )

	.dataa(gnd),
	.datab(\inst6|Add0~2_combout ),
	.datac(gnd),
	.datad(\inst6|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst6|cnt~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|cnt~12 .lut_mask = 16'h00CC;
defparam \inst6|cnt~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N25
dffeas \inst6|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|cnt~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|cnt[1] .is_wysiwyg = "true";
defparam \inst6|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N10
cycloneive_lcell_comb \inst6|Add0~4 (
// Equation(s):
// \inst6|Add0~4_combout  = (\inst6|cnt [2] & (\inst6|Add0~3  $ (GND))) # (!\inst6|cnt [2] & (!\inst6|Add0~3  & VCC))
// \inst6|Add0~5  = CARRY((\inst6|cnt [2] & !\inst6|Add0~3 ))

	.dataa(gnd),
	.datab(\inst6|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~3 ),
	.combout(\inst6|Add0~4_combout ),
	.cout(\inst6|Add0~5 ));
// synopsys translate_off
defparam \inst6|Add0~4 .lut_mask = 16'hC30C;
defparam \inst6|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
cycloneive_lcell_comb \inst6|cnt~13 (
// Equation(s):
// \inst6|cnt~13_combout  = (\inst6|Add0~4_combout  & !\inst6|Equal0~9_combout )

	.dataa(\inst6|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst6|cnt~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|cnt~13 .lut_mask = 16'h00AA;
defparam \inst6|cnt~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N5
dffeas \inst6|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|cnt~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|cnt[2] .is_wysiwyg = "true";
defparam \inst6|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
cycloneive_lcell_comb \inst6|Add0~6 (
// Equation(s):
// \inst6|Add0~6_combout  = (\inst6|cnt [3] & (!\inst6|Add0~5 )) # (!\inst6|cnt [3] & ((\inst6|Add0~5 ) # (GND)))
// \inst6|Add0~7  = CARRY((!\inst6|Add0~5 ) # (!\inst6|cnt [3]))

	.dataa(\inst6|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~5 ),
	.combout(\inst6|Add0~6_combout ),
	.cout(\inst6|Add0~7 ));
// synopsys translate_off
defparam \inst6|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst6|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y12_N13
dffeas \inst6|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|cnt[3] .is_wysiwyg = "true";
defparam \inst6|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N14
cycloneive_lcell_comb \inst6|Add0~8 (
// Equation(s):
// \inst6|Add0~8_combout  = (\inst6|cnt [4] & (\inst6|Add0~7  $ (GND))) # (!\inst6|cnt [4] & (!\inst6|Add0~7  & VCC))
// \inst6|Add0~9  = CARRY((\inst6|cnt [4] & !\inst6|Add0~7 ))

	.dataa(gnd),
	.datab(\inst6|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~7 ),
	.combout(\inst6|Add0~8_combout ),
	.cout(\inst6|Add0~9 ));
// synopsys translate_off
defparam \inst6|Add0~8 .lut_mask = 16'hC30C;
defparam \inst6|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y12_N15
dffeas \inst6|cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|cnt[4] .is_wysiwyg = "true";
defparam \inst6|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
cycloneive_lcell_comb \inst6|Add0~10 (
// Equation(s):
// \inst6|Add0~10_combout  = (\inst6|cnt [5] & (!\inst6|Add0~9 )) # (!\inst6|cnt [5] & ((\inst6|Add0~9 ) # (GND)))
// \inst6|Add0~11  = CARRY((!\inst6|Add0~9 ) # (!\inst6|cnt [5]))

	.dataa(gnd),
	.datab(\inst6|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~9 ),
	.combout(\inst6|Add0~10_combout ),
	.cout(\inst6|Add0~11 ));
// synopsys translate_off
defparam \inst6|Add0~10 .lut_mask = 16'h3C3F;
defparam \inst6|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y12_N17
dffeas \inst6|cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|cnt[5] .is_wysiwyg = "true";
defparam \inst6|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N18
cycloneive_lcell_comb \inst6|Add0~12 (
// Equation(s):
// \inst6|Add0~12_combout  = (\inst6|cnt [6] & (\inst6|Add0~11  $ (GND))) # (!\inst6|cnt [6] & (!\inst6|Add0~11  & VCC))
// \inst6|Add0~13  = CARRY((\inst6|cnt [6] & !\inst6|Add0~11 ))

	.dataa(gnd),
	.datab(\inst6|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~11 ),
	.combout(\inst6|Add0~12_combout ),
	.cout(\inst6|Add0~13 ));
// synopsys translate_off
defparam \inst6|Add0~12 .lut_mask = 16'hC30C;
defparam \inst6|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y12_N19
dffeas \inst6|cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|cnt[6] .is_wysiwyg = "true";
defparam \inst6|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
cycloneive_lcell_comb \inst6|Add0~14 (
// Equation(s):
// \inst6|Add0~14_combout  = (\inst6|cnt [7] & (!\inst6|Add0~13 )) # (!\inst6|cnt [7] & ((\inst6|Add0~13 ) # (GND)))
// \inst6|Add0~15  = CARRY((!\inst6|Add0~13 ) # (!\inst6|cnt [7]))

	.dataa(gnd),
	.datab(\inst6|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~13 ),
	.combout(\inst6|Add0~14_combout ),
	.cout(\inst6|Add0~15 ));
// synopsys translate_off
defparam \inst6|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst6|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N18
cycloneive_lcell_comb \inst6|cnt~11 (
// Equation(s):
// \inst6|cnt~11_combout  = (\inst6|Add0~14_combout  & !\inst6|Equal0~9_combout )

	.dataa(gnd),
	.datab(\inst6|Add0~14_combout ),
	.datac(gnd),
	.datad(\inst6|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst6|cnt~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|cnt~11 .lut_mask = 16'h00CC;
defparam \inst6|cnt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N19
dffeas \inst6|cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|cnt~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|cnt[7] .is_wysiwyg = "true";
defparam \inst6|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N22
cycloneive_lcell_comb \inst6|Add0~16 (
// Equation(s):
// \inst6|Add0~16_combout  = (\inst6|cnt [8] & (\inst6|Add0~15  $ (GND))) # (!\inst6|cnt [8] & (!\inst6|Add0~15  & VCC))
// \inst6|Add0~17  = CARRY((\inst6|cnt [8] & !\inst6|Add0~15 ))

	.dataa(\inst6|cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~15 ),
	.combout(\inst6|Add0~16_combout ),
	.cout(\inst6|Add0~17 ));
// synopsys translate_off
defparam \inst6|Add0~16 .lut_mask = 16'hA50A;
defparam \inst6|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y12_N23
dffeas \inst6|cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|cnt[8] .is_wysiwyg = "true";
defparam \inst6|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
cycloneive_lcell_comb \inst6|Add0~18 (
// Equation(s):
// \inst6|Add0~18_combout  = (\inst6|cnt [9] & (!\inst6|Add0~17 )) # (!\inst6|cnt [9] & ((\inst6|Add0~17 ) # (GND)))
// \inst6|Add0~19  = CARRY((!\inst6|Add0~17 ) # (!\inst6|cnt [9]))

	.dataa(gnd),
	.datab(\inst6|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~17 ),
	.combout(\inst6|Add0~18_combout ),
	.cout(\inst6|Add0~19 ));
// synopsys translate_off
defparam \inst6|Add0~18 .lut_mask = 16'h3C3F;
defparam \inst6|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y12_N25
dffeas \inst6|cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|cnt[9] .is_wysiwyg = "true";
defparam \inst6|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N26
cycloneive_lcell_comb \inst6|Add0~20 (
// Equation(s):
// \inst6|Add0~20_combout  = (\inst6|cnt [10] & (\inst6|Add0~19  $ (GND))) # (!\inst6|cnt [10] & (!\inst6|Add0~19  & VCC))
// \inst6|Add0~21  = CARRY((\inst6|cnt [10] & !\inst6|Add0~19 ))

	.dataa(\inst6|cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~19 ),
	.combout(\inst6|Add0~20_combout ),
	.cout(\inst6|Add0~21 ));
// synopsys translate_off
defparam \inst6|Add0~20 .lut_mask = 16'hA50A;
defparam \inst6|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y12_N27
dffeas \inst6|cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|cnt[10] .is_wysiwyg = "true";
defparam \inst6|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N28
cycloneive_lcell_comb \inst6|Add0~22 (
// Equation(s):
// \inst6|Add0~22_combout  = (\inst6|cnt [11] & (!\inst6|Add0~21 )) # (!\inst6|cnt [11] & ((\inst6|Add0~21 ) # (GND)))
// \inst6|Add0~23  = CARRY((!\inst6|Add0~21 ) # (!\inst6|cnt [11]))

	.dataa(gnd),
	.datab(\inst6|cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~21 ),
	.combout(\inst6|Add0~22_combout ),
	.cout(\inst6|Add0~23 ));
// synopsys translate_off
defparam \inst6|Add0~22 .lut_mask = 16'h3C3F;
defparam \inst6|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y12_N29
dffeas \inst6|cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|cnt[11] .is_wysiwyg = "true";
defparam \inst6|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N30
cycloneive_lcell_comb \inst6|Add0~24 (
// Equation(s):
// \inst6|Add0~24_combout  = (\inst6|cnt [12] & (\inst6|Add0~23  $ (GND))) # (!\inst6|cnt [12] & (!\inst6|Add0~23  & VCC))
// \inst6|Add0~25  = CARRY((\inst6|cnt [12] & !\inst6|Add0~23 ))

	.dataa(gnd),
	.datab(\inst6|cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~23 ),
	.combout(\inst6|Add0~24_combout ),
	.cout(\inst6|Add0~25 ));
// synopsys translate_off
defparam \inst6|Add0~24 .lut_mask = 16'hC30C;
defparam \inst6|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N8
cycloneive_lcell_comb \inst6|cnt~10 (
// Equation(s):
// \inst6|cnt~10_combout  = (\inst6|Add0~24_combout  & !\inst6|Equal0~9_combout )

	.dataa(gnd),
	.datab(\inst6|Add0~24_combout ),
	.datac(gnd),
	.datad(\inst6|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst6|cnt~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|cnt~10 .lut_mask = 16'h00CC;
defparam \inst6|cnt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N9
dffeas \inst6|cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|cnt~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|cnt[12] .is_wysiwyg = "true";
defparam \inst6|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneive_lcell_comb \inst6|Add0~26 (
// Equation(s):
// \inst6|Add0~26_combout  = (\inst6|cnt [13] & (!\inst6|Add0~25 )) # (!\inst6|cnt [13] & ((\inst6|Add0~25 ) # (GND)))
// \inst6|Add0~27  = CARRY((!\inst6|Add0~25 ) # (!\inst6|cnt [13]))

	.dataa(\inst6|cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~25 ),
	.combout(\inst6|Add0~26_combout ),
	.cout(\inst6|Add0~27 ));
// synopsys translate_off
defparam \inst6|Add0~26 .lut_mask = 16'h5A5F;
defparam \inst6|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneive_lcell_comb \inst6|cnt~9 (
// Equation(s):
// \inst6|cnt~9_combout  = (\inst6|Add0~26_combout  & !\inst6|Equal0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|Add0~26_combout ),
	.datad(\inst6|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst6|cnt~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|cnt~9 .lut_mask = 16'h00F0;
defparam \inst6|cnt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N27
dffeas \inst6|cnt[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|cnt~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|cnt[13] .is_wysiwyg = "true";
defparam \inst6|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneive_lcell_comb \inst6|Add0~28 (
// Equation(s):
// \inst6|Add0~28_combout  = (\inst6|cnt [14] & (\inst6|Add0~27  $ (GND))) # (!\inst6|cnt [14] & (!\inst6|Add0~27  & VCC))
// \inst6|Add0~29  = CARRY((\inst6|cnt [14] & !\inst6|Add0~27 ))

	.dataa(gnd),
	.datab(\inst6|cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~27 ),
	.combout(\inst6|Add0~28_combout ),
	.cout(\inst6|Add0~29 ));
// synopsys translate_off
defparam \inst6|Add0~28 .lut_mask = 16'hC30C;
defparam \inst6|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N0
cycloneive_lcell_comb \inst6|cnt~8 (
// Equation(s):
// \inst6|cnt~8_combout  = (\inst6|Add0~28_combout  & !\inst6|Equal0~9_combout )

	.dataa(\inst6|Add0~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst6|cnt~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|cnt~8 .lut_mask = 16'h00AA;
defparam \inst6|cnt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N1
dffeas \inst6|cnt[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|cnt~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|cnt[14] .is_wysiwyg = "true";
defparam \inst6|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneive_lcell_comb \inst6|Add0~30 (
// Equation(s):
// \inst6|Add0~30_combout  = (\inst6|cnt [15] & (!\inst6|Add0~29 )) # (!\inst6|cnt [15] & ((\inst6|Add0~29 ) # (GND)))
// \inst6|Add0~31  = CARRY((!\inst6|Add0~29 ) # (!\inst6|cnt [15]))

	.dataa(gnd),
	.datab(\inst6|cnt [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~29 ),
	.combout(\inst6|Add0~30_combout ),
	.cout(\inst6|Add0~31 ));
// synopsys translate_off
defparam \inst6|Add0~30 .lut_mask = 16'h3C3F;
defparam \inst6|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N16
cycloneive_lcell_comb \inst6|cnt~7 (
// Equation(s):
// \inst6|cnt~7_combout  = (\inst6|Add0~30_combout  & !\inst6|Equal0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|Add0~30_combout ),
	.datad(\inst6|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst6|cnt~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|cnt~7 .lut_mask = 16'h00F0;
defparam \inst6|cnt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N17
dffeas \inst6|cnt[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|cnt~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|cnt[15] .is_wysiwyg = "true";
defparam \inst6|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
cycloneive_lcell_comb \inst6|Add0~32 (
// Equation(s):
// \inst6|Add0~32_combout  = (\inst6|cnt [16] & (\inst6|Add0~31  $ (GND))) # (!\inst6|cnt [16] & (!\inst6|Add0~31  & VCC))
// \inst6|Add0~33  = CARRY((\inst6|cnt [16] & !\inst6|Add0~31 ))

	.dataa(\inst6|cnt [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~31 ),
	.combout(\inst6|Add0~32_combout ),
	.cout(\inst6|Add0~33 ));
// synopsys translate_off
defparam \inst6|Add0~32 .lut_mask = 16'hA50A;
defparam \inst6|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N7
dffeas \inst6|cnt[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|cnt[16] .is_wysiwyg = "true";
defparam \inst6|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneive_lcell_comb \inst6|Add0~34 (
// Equation(s):
// \inst6|Add0~34_combout  = (\inst6|cnt [17] & (!\inst6|Add0~33 )) # (!\inst6|cnt [17] & ((\inst6|Add0~33 ) # (GND)))
// \inst6|Add0~35  = CARRY((!\inst6|Add0~33 ) # (!\inst6|cnt [17]))

	.dataa(\inst6|cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~33 ),
	.combout(\inst6|Add0~34_combout ),
	.cout(\inst6|Add0~35 ));
// synopsys translate_off
defparam \inst6|Add0~34 .lut_mask = 16'h5A5F;
defparam \inst6|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N2
cycloneive_lcell_comb \inst6|cnt~6 (
// Equation(s):
// \inst6|cnt~6_combout  = (\inst6|Add0~34_combout  & !\inst6|Equal0~9_combout )

	.dataa(\inst6|Add0~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst6|cnt~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|cnt~6 .lut_mask = 16'h00AA;
defparam \inst6|cnt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N3
dffeas \inst6|cnt[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|cnt~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|cnt[17] .is_wysiwyg = "true";
defparam \inst6|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneive_lcell_comb \inst6|Add0~36 (
// Equation(s):
// \inst6|Add0~36_combout  = (\inst6|cnt [18] & (\inst6|Add0~35  $ (GND))) # (!\inst6|cnt [18] & (!\inst6|Add0~35  & VCC))
// \inst6|Add0~37  = CARRY((\inst6|cnt [18] & !\inst6|Add0~35 ))

	.dataa(\inst6|cnt [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~35 ),
	.combout(\inst6|Add0~36_combout ),
	.cout(\inst6|Add0~37 ));
// synopsys translate_off
defparam \inst6|Add0~36 .lut_mask = 16'hA50A;
defparam \inst6|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N11
dffeas \inst6|cnt[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|cnt[18] .is_wysiwyg = "true";
defparam \inst6|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneive_lcell_comb \inst6|Add0~38 (
// Equation(s):
// \inst6|Add0~38_combout  = (\inst6|cnt [19] & (!\inst6|Add0~37 )) # (!\inst6|cnt [19] & ((\inst6|Add0~37 ) # (GND)))
// \inst6|Add0~39  = CARRY((!\inst6|Add0~37 ) # (!\inst6|cnt [19]))

	.dataa(gnd),
	.datab(\inst6|cnt [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~37 ),
	.combout(\inst6|Add0~38_combout ),
	.cout(\inst6|Add0~39 ));
// synopsys translate_off
defparam \inst6|Add0~38 .lut_mask = 16'h3C3F;
defparam \inst6|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N12
cycloneive_lcell_comb \inst6|cnt~5 (
// Equation(s):
// \inst6|cnt~5_combout  = (\inst6|Add0~38_combout  & !\inst6|Equal0~9_combout )

	.dataa(\inst6|Add0~38_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst6|cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|cnt~5 .lut_mask = 16'h00AA;
defparam \inst6|cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N13
dffeas \inst6|cnt[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|cnt~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|cnt[19] .is_wysiwyg = "true";
defparam \inst6|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cycloneive_lcell_comb \inst6|Add0~40 (
// Equation(s):
// \inst6|Add0~40_combout  = (\inst6|cnt [20] & (\inst6|Add0~39  $ (GND))) # (!\inst6|cnt [20] & (!\inst6|Add0~39  & VCC))
// \inst6|Add0~41  = CARRY((\inst6|cnt [20] & !\inst6|Add0~39 ))

	.dataa(gnd),
	.datab(\inst6|cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~39 ),
	.combout(\inst6|Add0~40_combout ),
	.cout(\inst6|Add0~41 ));
// synopsys translate_off
defparam \inst6|Add0~40 .lut_mask = 16'hC30C;
defparam \inst6|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneive_lcell_comb \inst6|cnt~4 (
// Equation(s):
// \inst6|cnt~4_combout  = (\inst6|Add0~40_combout  & !\inst6|Equal0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|Add0~40_combout ),
	.datad(\inst6|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst6|cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|cnt~4 .lut_mask = 16'h00F0;
defparam \inst6|cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N29
dffeas \inst6|cnt[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|cnt~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|cnt[20] .is_wysiwyg = "true";
defparam \inst6|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneive_lcell_comb \inst6|Add0~42 (
// Equation(s):
// \inst6|Add0~42_combout  = (\inst6|cnt [21] & (!\inst6|Add0~41 )) # (!\inst6|cnt [21] & ((\inst6|Add0~41 ) # (GND)))
// \inst6|Add0~43  = CARRY((!\inst6|Add0~41 ) # (!\inst6|cnt [21]))

	.dataa(\inst6|cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~41 ),
	.combout(\inst6|Add0~42_combout ),
	.cout(\inst6|Add0~43 ));
// synopsys translate_off
defparam \inst6|Add0~42 .lut_mask = 16'h5A5F;
defparam \inst6|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \inst6|cnt~3 (
// Equation(s):
// \inst6|cnt~3_combout  = (\inst6|Add0~42_combout  & !\inst6|Equal0~9_combout )

	.dataa(gnd),
	.datab(\inst6|Add0~42_combout ),
	.datac(gnd),
	.datad(\inst6|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst6|cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|cnt~3 .lut_mask = 16'h00CC;
defparam \inst6|cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N17
dffeas \inst6|cnt[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|cnt[21] .is_wysiwyg = "true";
defparam \inst6|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneive_lcell_comb \inst6|cnt~2 (
// Equation(s):
// \inst6|cnt~2_combout  = (\inst6|Add0~44_combout  & !\inst6|Equal0~9_combout )

	.dataa(gnd),
	.datab(\inst6|Add0~44_combout ),
	.datac(gnd),
	.datad(\inst6|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst6|cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|cnt~2 .lut_mask = 16'h00CC;
defparam \inst6|cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N7
dffeas \inst6|cnt[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|cnt[22] .is_wysiwyg = "true";
defparam \inst6|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneive_lcell_comb \inst6|Add0~50 (
// Equation(s):
// \inst6|Add0~50_combout  = \inst6|Add0~49  $ (\inst6|cnt [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|cnt [25]),
	.cin(\inst6|Add0~49 ),
	.combout(\inst6|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~50 .lut_mask = 16'h0FF0;
defparam \inst6|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneive_lcell_comb \inst6|cnt~0 (
// Equation(s):
// \inst6|cnt~0_combout  = (\inst6|Add0~50_combout  & !\inst6|Equal0~9_combout )

	.dataa(gnd),
	.datab(\inst6|Add0~50_combout ),
	.datac(gnd),
	.datad(\inst6|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst6|cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|cnt~0 .lut_mask = 16'h00CC;
defparam \inst6|cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N15
dffeas \inst6|cnt[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|cnt[25] .is_wysiwyg = "true";
defparam \inst6|cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneive_lcell_comb \inst6|Equal0~4 (
// Equation(s):
// \inst6|Equal0~4_combout  = (\inst6|cnt [22] & (\inst6|cnt [23] & (\inst6|cnt [25] & \inst6|cnt [21])))

	.dataa(\inst6|cnt [22]),
	.datab(\inst6|cnt [23]),
	.datac(\inst6|cnt [25]),
	.datad(\inst6|cnt [21]),
	.cin(gnd),
	.combout(\inst6|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~4 .lut_mask = 16'h8000;
defparam \inst6|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N14
cycloneive_lcell_comb \inst6|Equal0~8 (
// Equation(s):
// \inst6|Equal0~8_combout  = (\inst6|Equal0~5_combout  & \inst6|Equal0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|Equal0~5_combout ),
	.datad(\inst6|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst6|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~8 .lut_mask = 16'hF000;
defparam \inst6|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N16
cycloneive_lcell_comb \inst6|WideNor0~1 (
// Equation(s):
// \inst6|WideNor0~1_combout  = (((\inst6|cnt [2]) # (!\inst6|Equal0~3_combout )) # (!\inst6|Equal0~8_combout )) # (!\inst6|Equal0~4_combout )

	.dataa(\inst6|Equal0~4_combout ),
	.datab(\inst6|Equal0~8_combout ),
	.datac(\inst6|Equal0~3_combout ),
	.datad(\inst6|cnt [2]),
	.cin(gnd),
	.combout(\inst6|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|WideNor0~1 .lut_mask = 16'hFF7F;
defparam \inst6|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N28
cycloneive_lcell_comb \inst6|Equal1~3 (
// Equation(s):
// \inst6|Equal1~3_combout  = (!\inst6|cnt [14] & (!\inst6|cnt [7] & (!\inst6|cnt [13] & !\inst6|cnt [12])))

	.dataa(\inst6|cnt [14]),
	.datab(\inst6|cnt [7]),
	.datac(\inst6|cnt [13]),
	.datad(\inst6|cnt [12]),
	.cin(gnd),
	.combout(\inst6|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal1~3 .lut_mask = 16'h0001;
defparam \inst6|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneive_lcell_comb \inst6|Equal1~0 (
// Equation(s):
// \inst6|Equal1~0_combout  = (!\inst6|cnt [22] & (!\inst6|cnt [23] & (!\inst6|cnt [25] & !\inst6|cnt [21])))

	.dataa(\inst6|cnt [22]),
	.datab(\inst6|cnt [23]),
	.datac(\inst6|cnt [25]),
	.datad(\inst6|cnt [21]),
	.cin(gnd),
	.combout(\inst6|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal1~0 .lut_mask = 16'h0001;
defparam \inst6|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneive_lcell_comb \inst6|Equal1~1 (
// Equation(s):
// \inst6|Equal1~1_combout  = (\inst6|Equal1~0_combout  & (\inst6|Equal0~1_combout  & (\inst6|Equal0~0_combout  & \inst6|Equal0~2_combout )))

	.dataa(\inst6|Equal1~0_combout ),
	.datab(\inst6|Equal0~1_combout ),
	.datac(\inst6|Equal0~0_combout ),
	.datad(\inst6|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst6|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal1~1 .lut_mask = 16'h8000;
defparam \inst6|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N10
cycloneive_lcell_comb \inst6|Equal1~2 (
// Equation(s):
// \inst6|Equal1~2_combout  = (!\inst6|cnt [19] & (!\inst6|cnt [17] & (!\inst6|cnt [15] & !\inst6|cnt [20])))

	.dataa(\inst6|cnt [19]),
	.datab(\inst6|cnt [17]),
	.datac(\inst6|cnt [15]),
	.datad(\inst6|cnt [20]),
	.cin(gnd),
	.combout(\inst6|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal1~2 .lut_mask = 16'h0001;
defparam \inst6|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N22
cycloneive_lcell_comb \inst6|Equal1~4 (
// Equation(s):
// \inst6|Equal1~4_combout  = (!\inst6|cnt [2] & (\inst6|Equal1~3_combout  & (\inst6|Equal1~1_combout  & \inst6|Equal1~2_combout )))

	.dataa(\inst6|cnt [2]),
	.datab(\inst6|Equal1~3_combout ),
	.datac(\inst6|Equal1~1_combout ),
	.datad(\inst6|Equal1~2_combout ),
	.cin(gnd),
	.combout(\inst6|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal1~4 .lut_mask = 16'h4000;
defparam \inst6|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N10
cycloneive_lcell_comb \inst6|WideNor0~2 (
// Equation(s):
// \inst6|WideNor0~2_combout  = (\inst6|cnt [1] & ((\inst6|cnt [0]) # ((\inst6|WideNor0~1_combout  & !\inst6|Equal1~4_combout )))) # (!\inst6|cnt [1] & (((!\inst6|Equal1~4_combout ))))

	.dataa(\inst6|cnt [0]),
	.datab(\inst6|WideNor0~1_combout ),
	.datac(\inst6|Equal1~4_combout ),
	.datad(\inst6|cnt [1]),
	.cin(gnd),
	.combout(\inst6|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|WideNor0~2 .lut_mask = 16'hAE0F;
defparam \inst6|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N20
cycloneive_lcell_comb \inst6|WideNor0~0 (
// Equation(s):
// \inst6|WideNor0~0_combout  = ((\inst6|cnt [0] & ((\inst6|cnt [2]) # (!\inst6|cnt [1]))) # (!\inst6|cnt [0] & ((\inst6|cnt [1]) # (!\inst6|cnt [2])))) # (!\inst6|Equal0~7_combout )

	.dataa(\inst6|cnt [0]),
	.datab(\inst6|cnt [1]),
	.datac(\inst6|Equal0~7_combout ),
	.datad(\inst6|cnt [2]),
	.cin(gnd),
	.combout(\inst6|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|WideNor0~0 .lut_mask = 16'hEF7F;
defparam \inst6|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N18
cycloneive_lcell_comb \inst6|Equal5~0 (
// Equation(s):
// \inst6|Equal5~0_combout  = (\inst6|cnt [0] & (\inst6|cnt [1] & (\inst6|Equal0~7_combout  & !\inst6|cnt [2])))

	.dataa(\inst6|cnt [0]),
	.datab(\inst6|cnt [1]),
	.datac(\inst6|Equal0~7_combout ),
	.datad(\inst6|cnt [2]),
	.cin(gnd),
	.combout(\inst6|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal5~0 .lut_mask = 16'h0080;
defparam \inst6|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N2
cycloneive_lcell_comb \inst6|Selector2~0 (
// Equation(s):
// \inst6|Selector2~0_combout  = (\inst6|Equal5~0_combout ) # ((\inst6|STROBE~q  & ((\inst6|WideNor0~0_combout ) # (!\inst6|WideNor0~2_combout ))))

	.dataa(\inst6|WideNor0~2_combout ),
	.datab(\inst6|WideNor0~0_combout ),
	.datac(\inst6|STROBE~q ),
	.datad(\inst6|Equal5~0_combout ),
	.cin(gnd),
	.combout(\inst6|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Selector2~0 .lut_mask = 16'hFFD0;
defparam \inst6|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N4
cycloneive_lcell_comb \inst6|STROBE~feeder (
// Equation(s):
// \inst6|STROBE~feeder_combout  = \inst6|Selector2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|Selector2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|STROBE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|STROBE~feeder .lut_mask = 16'hF0F0;
defparam \inst6|STROBE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N5
dffeas \inst6|STROBE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|STROBE~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|STROBE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|STROBE .is_wysiwyg = "true";
defparam \inst6|STROBE .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \inst6|STROBE~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst6|STROBE~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst6|STROBE~clkctrl_outclk ));
// synopsys translate_off
defparam \inst6|STROBE~clkctrl .clock_type = "global clock";
defparam \inst6|STROBE~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N22
cycloneive_io_ibuf \freq_in~input (
	.i(freq_in),
	.ibar(gnd),
	.o(\freq_in~input_o ));
// synopsys translate_off
defparam \freq_in~input .bus_hold = "false";
defparam \freq_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \inst1|cnt8~4 (
// Equation(s):
// \inst1|cnt8~4_combout  = (!\inst1|cnt8 [3] & (\inst1|cnt8 [2] $ (((\inst1|cnt8 [1] & \inst1|cnt8 [0])))))

	.dataa(\inst1|cnt8 [1]),
	.datab(\inst1|cnt8 [0]),
	.datac(\inst1|cnt8 [3]),
	.datad(\inst1|cnt8 [2]),
	.cin(gnd),
	.combout(\inst1|cnt8~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt8~4 .lut_mask = 16'h0708;
defparam \inst1|cnt8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \inst1|cnt8[2]~feeder (
// Equation(s):
// \inst1|cnt8[2]~feeder_combout  = \inst1|cnt8~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|cnt8~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|cnt8[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt8[2]~feeder .lut_mask = 16'hF0F0;
defparam \inst1|cnt8[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N6
cycloneive_lcell_comb \inst6|Equal1~5 (
// Equation(s):
// \inst6|Equal1~5_combout  = (\inst6|Equal1~4_combout  & !\inst6|cnt [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|Equal1~4_combout ),
	.datad(\inst6|cnt [1]),
	.cin(gnd),
	.combout(\inst6|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal1~5 .lut_mask = 16'h00F0;
defparam \inst6|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N22
cycloneive_lcell_comb \inst6|Equal4~2 (
// Equation(s):
// \inst6|Equal4~2_combout  = (!\inst6|cnt [0] & (\inst6|cnt [1] & (\inst6|Equal0~7_combout  & !\inst6|cnt [2])))

	.dataa(\inst6|cnt [0]),
	.datab(\inst6|cnt [1]),
	.datac(\inst6|Equal0~7_combout ),
	.datad(\inst6|cnt [2]),
	.cin(gnd),
	.combout(\inst6|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal4~2 .lut_mask = 16'h0040;
defparam \inst6|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N8
cycloneive_lcell_comb \inst6|Equal3~0 (
// Equation(s):
// \inst6|Equal3~0_combout  = (!\inst6|cnt [0] & (\inst6|Equal1~4_combout  & \inst6|cnt [1]))

	.dataa(\inst6|cnt [0]),
	.datab(gnd),
	.datac(\inst6|Equal1~4_combout ),
	.datad(\inst6|cnt [1]),
	.cin(gnd),
	.combout(\inst6|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal3~0 .lut_mask = 16'h5000;
defparam \inst6|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N12
cycloneive_lcell_comb \inst6|Selector0~0 (
// Equation(s):
// \inst6|Selector0~0_combout  = (\inst6|WideNor0~2_combout ) # (((\inst6|Equal4~2_combout ) # (\inst6|Equal3~0_combout )) # (!\inst6|WideNor0~0_combout ))

	.dataa(\inst6|WideNor0~2_combout ),
	.datab(\inst6|WideNor0~0_combout ),
	.datac(\inst6|Equal4~2_combout ),
	.datad(\inst6|Equal3~0_combout ),
	.cin(gnd),
	.combout(\inst6|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Selector0~0 .lut_mask = 16'hFFFB;
defparam \inst6|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N26
cycloneive_lcell_comb \inst6|Selector0~1 (
// Equation(s):
// \inst6|Selector0~1_combout  = (\inst6|Equal1~5_combout  & (((\inst6|RESET~q  & \inst6|Selector0~0_combout )) # (!\inst6|cnt [0]))) # (!\inst6|Equal1~5_combout  & (\inst6|RESET~q  & ((\inst6|Selector0~0_combout ))))

	.dataa(\inst6|Equal1~5_combout ),
	.datab(\inst6|RESET~q ),
	.datac(\inst6|cnt [0]),
	.datad(\inst6|Selector0~0_combout ),
	.cin(gnd),
	.combout(\inst6|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Selector0~1 .lut_mask = 16'hCE0A;
defparam \inst6|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_lcell_comb \inst6|RESET~feeder (
// Equation(s):
// \inst6|RESET~feeder_combout  = \inst6|Selector0~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|Selector0~1_combout ),
	.cin(gnd),
	.combout(\inst6|RESET~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|RESET~feeder .lut_mask = 16'hFF00;
defparam \inst6|RESET~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N1
dffeas \inst6|RESET (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|RESET~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|RESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|RESET .is_wysiwyg = "true";
defparam \inst6|RESET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N6
cycloneive_lcell_comb \inst1|cnt6~3 (
// Equation(s):
// \inst1|cnt6~3_combout  = (!\inst1|cnt6 [3] & (\inst1|cnt6 [0] $ (\inst1|cnt6 [1])))

	.dataa(\inst1|cnt6 [0]),
	.datab(\inst1|cnt6 [3]),
	.datac(gnd),
	.datad(\inst1|cnt6 [1]),
	.cin(gnd),
	.combout(\inst1|cnt6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt6~3 .lut_mask = 16'h1122;
defparam \inst1|cnt6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N30
cycloneive_lcell_comb \inst1|cnt6[1]~feeder (
// Equation(s):
// \inst1|cnt6[1]~feeder_combout  = \inst1|cnt6~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|cnt6~3_combout ),
	.cin(gnd),
	.combout(\inst1|cnt6[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt6[1]~feeder .lut_mask = 16'hFF00;
defparam \inst1|cnt6[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \inst1|cnt5~4 (
// Equation(s):
// \inst1|cnt5~4_combout  = (!\inst1|cnt5 [0] & (((!\inst1|cnt5 [1] & !\inst1|cnt5 [2])) # (!\inst1|cnt5 [3])))

	.dataa(\inst1|cnt5 [3]),
	.datab(\inst1|cnt5 [1]),
	.datac(\inst1|cnt5 [2]),
	.datad(\inst1|cnt5 [0]),
	.cin(gnd),
	.combout(\inst1|cnt5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt5~4 .lut_mask = 16'h0057;
defparam \inst1|cnt5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneive_lcell_comb \inst1|cnt5[0]~feeder (
// Equation(s):
// \inst1|cnt5[0]~feeder_combout  = \inst1|cnt5~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|cnt5~4_combout ),
	.cin(gnd),
	.combout(\inst1|cnt5[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt5[0]~feeder .lut_mask = 16'hFF00;
defparam \inst1|cnt5[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneive_lcell_comb \inst1|cnt2~2 (
// Equation(s):
// \inst1|cnt2~2_combout  = (!\inst1|cnt2 [3] & (\inst1|cnt2 [2] $ (((\inst1|cnt2 [0] & \inst1|cnt2 [1])))))

	.dataa(\inst1|cnt2 [2]),
	.datab(\inst1|cnt2 [3]),
	.datac(\inst1|cnt2 [0]),
	.datad(\inst1|cnt2 [1]),
	.cin(gnd),
	.combout(\inst1|cnt2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt2~2 .lut_mask = 16'h1222;
defparam \inst1|cnt2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N28
cycloneive_lcell_comb \inst6|Selector1~3 (
// Equation(s):
// \inst6|Selector1~3_combout  = (\inst6|WideNor0~2_combout ) # (((\inst6|Equal1~4_combout  & !\inst6|cnt [1])) # (!\inst6|WideNor0~0_combout ))

	.dataa(\inst6|WideNor0~2_combout ),
	.datab(\inst6|WideNor0~0_combout ),
	.datac(\inst6|Equal1~4_combout ),
	.datad(\inst6|cnt [1]),
	.cin(gnd),
	.combout(\inst6|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Selector1~3 .lut_mask = 16'hBBFB;
defparam \inst6|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N0
cycloneive_lcell_comb \inst6|Selector1~2 (
// Equation(s):
// \inst6|Selector1~2_combout  = (\inst6|Equal3~0_combout ) # ((\inst6|ENABLE~q  & \inst6|Selector1~3_combout ))

	.dataa(\inst6|ENABLE~q ),
	.datab(gnd),
	.datac(\inst6|Equal3~0_combout ),
	.datad(\inst6|Selector1~3_combout ),
	.cin(gnd),
	.combout(\inst6|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Selector1~2 .lut_mask = 16'hFAF0;
defparam \inst6|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \inst6|ENABLE~feeder (
// Equation(s):
// \inst6|ENABLE~feeder_combout  = \inst6|Selector1~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|Selector1~2_combout ),
	.cin(gnd),
	.combout(\inst6|ENABLE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|ENABLE~feeder .lut_mask = 16'hFF00;
defparam \inst6|ENABLE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N21
dffeas \inst6|ENABLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|ENABLE~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|ENABLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|ENABLE .is_wysiwyg = "true";
defparam \inst6|ENABLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneive_lcell_comb \inst1|cnt1~3 (
// Equation(s):
// \inst1|cnt1~3_combout  = (!\inst1|cnt1 [0] & (((!\inst1|cnt1 [2] & !\inst1|cnt1 [1])) # (!\inst1|cnt1 [3])))

	.dataa(\inst1|cnt1 [3]),
	.datab(\inst1|cnt1 [2]),
	.datac(\inst1|cnt1 [0]),
	.datad(\inst1|cnt1 [1]),
	.cin(gnd),
	.combout(\inst1|cnt1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt1~3 .lut_mask = 16'h0507;
defparam \inst1|cnt1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneive_lcell_comb \inst1|cnt1[0]~feeder (
// Equation(s):
// \inst1|cnt1[0]~feeder_combout  = \inst1|cnt1~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|cnt1~3_combout ),
	.cin(gnd),
	.combout(\inst1|cnt1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt1[0]~feeder .lut_mask = 16'hFF00;
defparam \inst1|cnt1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N27
dffeas \inst1|cnt1[0] (
	.clk(\freq_in~input_o ),
	.d(\inst1|cnt1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|ENABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt1[0] .is_wysiwyg = "true";
defparam \inst1|cnt1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneive_lcell_comb \inst1|cnt1~2 (
// Equation(s):
// \inst1|cnt1~2_combout  = (!\inst1|cnt1 [3] & (\inst1|cnt1 [1] $ (\inst1|cnt1 [0])))

	.dataa(\inst1|cnt1 [3]),
	.datab(\inst1|cnt1 [1]),
	.datac(gnd),
	.datad(\inst1|cnt1 [0]),
	.cin(gnd),
	.combout(\inst1|cnt1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt1~2 .lut_mask = 16'h1144;
defparam \inst1|cnt1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \inst1|cnt1[1]~feeder (
// Equation(s):
// \inst1|cnt1[1]~feeder_combout  = \inst1|cnt1~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|cnt1~2_combout ),
	.cin(gnd),
	.combout(\inst1|cnt1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt1[1]~feeder .lut_mask = 16'hFF00;
defparam \inst1|cnt1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N23
dffeas \inst1|cnt1[1] (
	.clk(\freq_in~input_o ),
	.d(\inst1|cnt1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|ENABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt1[1] .is_wysiwyg = "true";
defparam \inst1|cnt1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_lcell_comb \inst1|cnt1~0 (
// Equation(s):
// \inst1|cnt1~0_combout  = (\inst1|cnt1 [1] & (!\inst1|cnt1 [3] & (\inst1|cnt1 [2] & \inst1|cnt1 [0]))) # (!\inst1|cnt1 [1] & (\inst1|cnt1 [3] & (!\inst1|cnt1 [2] & !\inst1|cnt1 [0])))

	.dataa(\inst1|cnt1 [1]),
	.datab(\inst1|cnt1 [3]),
	.datac(\inst1|cnt1 [2]),
	.datad(\inst1|cnt1 [0]),
	.cin(gnd),
	.combout(\inst1|cnt1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt1~0 .lut_mask = 16'h2004;
defparam \inst1|cnt1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneive_lcell_comb \inst1|cnt1[3]~feeder (
// Equation(s):
// \inst1|cnt1[3]~feeder_combout  = \inst1|cnt1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|cnt1~0_combout ),
	.cin(gnd),
	.combout(\inst1|cnt1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt1[3]~feeder .lut_mask = 16'hFF00;
defparam \inst1|cnt1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N5
dffeas \inst1|cnt1[3] (
	.clk(\freq_in~input_o ),
	.d(\inst1|cnt1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|ENABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt1[3] .is_wysiwyg = "true";
defparam \inst1|cnt1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneive_lcell_comb \inst1|cnt1~1 (
// Equation(s):
// \inst1|cnt1~1_combout  = (!\inst1|cnt1 [3] & (\inst1|cnt1 [2] $ (((\inst1|cnt1 [1] & \inst1|cnt1 [0])))))

	.dataa(\inst1|cnt1 [3]),
	.datab(\inst1|cnt1 [1]),
	.datac(\inst1|cnt1 [0]),
	.datad(\inst1|cnt1 [2]),
	.cin(gnd),
	.combout(\inst1|cnt1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt1~1 .lut_mask = 16'h1540;
defparam \inst1|cnt1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneive_lcell_comb \inst1|cnt1[2]~feeder (
// Equation(s):
// \inst1|cnt1[2]~feeder_combout  = \inst1|cnt1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|cnt1~1_combout ),
	.cin(gnd),
	.combout(\inst1|cnt1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt1[2]~feeder .lut_mask = 16'hFF00;
defparam \inst1|cnt1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N31
dffeas \inst1|cnt1[2] (
	.clk(\freq_in~input_o ),
	.d(\inst1|cnt1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|ENABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt1[2] .is_wysiwyg = "true";
defparam \inst1|cnt1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \inst1|LessThan0~0 (
// Equation(s):
// \inst1|LessThan0~0_combout  = ((!\inst1|cnt1 [2] & (!\inst1|cnt1 [1] & !\inst1|cnt1 [0]))) # (!\inst1|cnt1 [3])

	.dataa(\inst1|cnt1 [2]),
	.datab(\inst1|cnt1 [1]),
	.datac(\inst1|cnt1 [0]),
	.datad(\inst1|cnt1 [3]),
	.cin(gnd),
	.combout(\inst1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan0~0 .lut_mask = 16'h01FF;
defparam \inst1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \inst1|cnt2[0]~0 (
// Equation(s):
// \inst1|cnt2[0]~0_combout  = (\inst6|ENABLE~q  & !\inst1|LessThan0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|ENABLE~q ),
	.datad(\inst1|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst1|cnt2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt2[0]~0 .lut_mask = 16'h00F0;
defparam \inst1|cnt2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N23
dffeas \inst1|cnt2[2] (
	.clk(\freq_in~input_o ),
	.d(gnd),
	.asdata(\inst1|cnt2~2_combout ),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|cnt2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt2[2] .is_wysiwyg = "true";
defparam \inst1|cnt2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \inst1|cnt2~1 (
// Equation(s):
// \inst1|cnt2~1_combout  = (\inst1|cnt2 [0] & (!\inst1|cnt2 [3] & (\inst1|cnt2 [2] & \inst1|cnt2 [1]))) # (!\inst1|cnt2 [0] & (\inst1|cnt2 [3] & (!\inst1|cnt2 [2] & !\inst1|cnt2 [1])))

	.dataa(\inst1|cnt2 [0]),
	.datab(\inst1|cnt2 [3]),
	.datac(\inst1|cnt2 [2]),
	.datad(\inst1|cnt2 [1]),
	.cin(gnd),
	.combout(\inst1|cnt2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt2~1 .lut_mask = 16'h2004;
defparam \inst1|cnt2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneive_lcell_comb \inst1|cnt2[3]~feeder (
// Equation(s):
// \inst1|cnt2[3]~feeder_combout  = \inst1|cnt2~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|cnt2~1_combout ),
	.cin(gnd),
	.combout(\inst1|cnt2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt2[3]~feeder .lut_mask = 16'hFF00;
defparam \inst1|cnt2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N27
dffeas \inst1|cnt2[3] (
	.clk(\freq_in~input_o ),
	.d(\inst1|cnt2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|cnt2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt2[3] .is_wysiwyg = "true";
defparam \inst1|cnt2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \inst1|cnt2~4 (
// Equation(s):
// \inst1|cnt2~4_combout  = (!\inst1|cnt2 [0] & (((!\inst1|cnt2 [2] & !\inst1|cnt2 [1])) # (!\inst1|cnt2 [3])))

	.dataa(\inst1|cnt2 [0]),
	.datab(\inst1|cnt2 [3]),
	.datac(\inst1|cnt2 [2]),
	.datad(\inst1|cnt2 [1]),
	.cin(gnd),
	.combout(\inst1|cnt2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt2~4 .lut_mask = 16'h1115;
defparam \inst1|cnt2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \inst1|cnt2[0]~feeder (
// Equation(s):
// \inst1|cnt2[0]~feeder_combout  = \inst1|cnt2~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|cnt2~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|cnt2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt2[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst1|cnt2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N29
dffeas \inst1|cnt2[0] (
	.clk(\freq_in~input_o ),
	.d(\inst1|cnt2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|cnt2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt2[0] .is_wysiwyg = "true";
defparam \inst1|cnt2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneive_lcell_comb \inst1|cnt2~3 (
// Equation(s):
// \inst1|cnt2~3_combout  = (!\inst1|cnt2 [3] & (\inst1|cnt2 [0] $ (\inst1|cnt2 [1])))

	.dataa(\inst1|cnt2 [0]),
	.datab(\inst1|cnt2 [3]),
	.datac(gnd),
	.datad(\inst1|cnt2 [1]),
	.cin(gnd),
	.combout(\inst1|cnt2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt2~3 .lut_mask = 16'h1122;
defparam \inst1|cnt2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
cycloneive_lcell_comb \inst1|cnt2[1]~feeder (
// Equation(s):
// \inst1|cnt2[1]~feeder_combout  = \inst1|cnt2~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|cnt2~3_combout ),
	.cin(gnd),
	.combout(\inst1|cnt2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt2[1]~feeder .lut_mask = 16'hFF00;
defparam \inst1|cnt2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N31
dffeas \inst1|cnt2[1] (
	.clk(\freq_in~input_o ),
	.d(\inst1|cnt2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|cnt2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt2[1] .is_wysiwyg = "true";
defparam \inst1|cnt2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneive_lcell_comb \inst1|LessThan1~0 (
// Equation(s):
// \inst1|LessThan1~0_combout  = ((!\inst1|cnt2 [1] & (!\inst1|cnt2 [2] & !\inst1|cnt2 [0]))) # (!\inst1|cnt2 [3])

	.dataa(\inst1|cnt2 [1]),
	.datab(\inst1|cnt2 [3]),
	.datac(\inst1|cnt2 [2]),
	.datad(\inst1|cnt2 [0]),
	.cin(gnd),
	.combout(\inst1|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan1~0 .lut_mask = 16'h3337;
defparam \inst1|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \inst1|cnt4~2 (
// Equation(s):
// \inst1|cnt4~2_combout  = (!\inst1|cnt4 [3] & (\inst1|cnt4 [2] $ (((\inst1|cnt4 [0] & \inst1|cnt4 [1])))))

	.dataa(\inst1|cnt4 [3]),
	.datab(\inst1|cnt4 [2]),
	.datac(\inst1|cnt4 [0]),
	.datad(\inst1|cnt4 [1]),
	.cin(gnd),
	.combout(\inst1|cnt4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt4~2 .lut_mask = 16'h1444;
defparam \inst1|cnt4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \inst1|cnt3~2 (
// Equation(s):
// \inst1|cnt3~2_combout  = (!\inst1|cnt3 [3] & (\inst1|cnt3 [2] $ (((\inst1|cnt3 [1] & \inst1|cnt3 [0])))))

	.dataa(\inst1|cnt3 [3]),
	.datab(\inst1|cnt3 [1]),
	.datac(\inst1|cnt3 [2]),
	.datad(\inst1|cnt3 [0]),
	.cin(gnd),
	.combout(\inst1|cnt3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt3~2 .lut_mask = 16'h1450;
defparam \inst1|cnt3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \inst1|cnt3[0]~1 (
// Equation(s):
// \inst1|cnt3[0]~1_combout  = (!\inst1|LessThan0~0_combout  & (!\inst1|LessThan1~0_combout  & \inst6|ENABLE~q ))

	.dataa(\inst1|LessThan0~0_combout ),
	.datab(\inst1|LessThan1~0_combout ),
	.datac(gnd),
	.datad(\inst6|ENABLE~q ),
	.cin(gnd),
	.combout(\inst1|cnt3[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt3[0]~1 .lut_mask = 16'h1100;
defparam \inst1|cnt3[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N5
dffeas \inst1|cnt3[2] (
	.clk(\freq_in~input_o ),
	.d(gnd),
	.asdata(\inst1|cnt3~2_combout ),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|cnt3[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt3[2] .is_wysiwyg = "true";
defparam \inst1|cnt3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneive_lcell_comb \inst1|cnt3~0 (
// Equation(s):
// \inst1|cnt3~0_combout  = (\inst1|cnt3 [2] & (\inst1|cnt3 [0] & (\inst1|cnt3 [1] & !\inst1|cnt3 [3]))) # (!\inst1|cnt3 [2] & (!\inst1|cnt3 [0] & (!\inst1|cnt3 [1] & \inst1|cnt3 [3])))

	.dataa(\inst1|cnt3 [2]),
	.datab(\inst1|cnt3 [0]),
	.datac(\inst1|cnt3 [1]),
	.datad(\inst1|cnt3 [3]),
	.cin(gnd),
	.combout(\inst1|cnt3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt3~0 .lut_mask = 16'h0180;
defparam \inst1|cnt3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N31
dffeas \inst1|cnt3[3] (
	.clk(\freq_in~input_o ),
	.d(gnd),
	.asdata(\inst1|cnt3~0_combout ),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|cnt3[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt3[3] .is_wysiwyg = "true";
defparam \inst1|cnt3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \inst1|cnt3~3 (
// Equation(s):
// \inst1|cnt3~3_combout  = (!\inst1|cnt3 [3] & (\inst1|cnt3 [1] $ (\inst1|cnt3 [0])))

	.dataa(\inst1|cnt3 [3]),
	.datab(\inst1|cnt3 [1]),
	.datac(gnd),
	.datad(\inst1|cnt3 [0]),
	.cin(gnd),
	.combout(\inst1|cnt3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt3~3 .lut_mask = 16'h1144;
defparam \inst1|cnt3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \inst1|cnt3[1]~feeder (
// Equation(s):
// \inst1|cnt3[1]~feeder_combout  = \inst1|cnt3~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|cnt3~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|cnt3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt3[1]~feeder .lut_mask = 16'hF0F0;
defparam \inst1|cnt3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N27
dffeas \inst1|cnt3[1] (
	.clk(\freq_in~input_o ),
	.d(\inst1|cnt3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|cnt3[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt3[1] .is_wysiwyg = "true";
defparam \inst1|cnt3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \inst1|cnt3~4 (
// Equation(s):
// \inst1|cnt3~4_combout  = (!\inst1|cnt3 [0] & (((!\inst1|cnt3 [1] & !\inst1|cnt3 [2])) # (!\inst1|cnt3 [3])))

	.dataa(\inst1|cnt3 [0]),
	.datab(\inst1|cnt3 [1]),
	.datac(\inst1|cnt3 [2]),
	.datad(\inst1|cnt3 [3]),
	.cin(gnd),
	.combout(\inst1|cnt3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt3~4 .lut_mask = 16'h0155;
defparam \inst1|cnt3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N23
dffeas \inst1|cnt3[0] (
	.clk(\freq_in~input_o ),
	.d(gnd),
	.asdata(\inst1|cnt3~4_combout ),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|cnt3[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt3[0] .is_wysiwyg = "true";
defparam \inst1|cnt3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \inst1|LessThan2~0 (
// Equation(s):
// \inst1|LessThan2~0_combout  = ((!\inst1|cnt3 [0] & (!\inst1|cnt3 [2] & !\inst1|cnt3 [1]))) # (!\inst1|cnt3 [3])

	.dataa(\inst1|cnt3 [0]),
	.datab(\inst1|cnt3 [3]),
	.datac(\inst1|cnt3 [2]),
	.datad(\inst1|cnt3 [1]),
	.cin(gnd),
	.combout(\inst1|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan2~0 .lut_mask = 16'h3337;
defparam \inst1|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \inst1|cnt4[0]~0 (
// Equation(s):
// \inst1|cnt4[0]~0_combout  = (\inst6|ENABLE~q  & (!\inst1|LessThan0~0_combout  & (!\inst1|LessThan1~0_combout  & !\inst1|LessThan2~0_combout )))

	.dataa(\inst6|ENABLE~q ),
	.datab(\inst1|LessThan0~0_combout ),
	.datac(\inst1|LessThan1~0_combout ),
	.datad(\inst1|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\inst1|cnt4[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt4[0]~0 .lut_mask = 16'h0002;
defparam \inst1|cnt4[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N5
dffeas \inst1|cnt4[2] (
	.clk(\freq_in~input_o ),
	.d(gnd),
	.asdata(\inst1|cnt4~2_combout ),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|cnt4[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt4[2] .is_wysiwyg = "true";
defparam \inst1|cnt4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \inst1|cnt4~1 (
// Equation(s):
// \inst1|cnt4~1_combout  = (\inst1|cnt4 [3] & (!\inst1|cnt4 [0] & (!\inst1|cnt4 [2] & !\inst1|cnt4 [1]))) # (!\inst1|cnt4 [3] & (\inst1|cnt4 [0] & (\inst1|cnt4 [2] & \inst1|cnt4 [1])))

	.dataa(\inst1|cnt4 [3]),
	.datab(\inst1|cnt4 [0]),
	.datac(\inst1|cnt4 [2]),
	.datad(\inst1|cnt4 [1]),
	.cin(gnd),
	.combout(\inst1|cnt4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt4~1 .lut_mask = 16'h4002;
defparam \inst1|cnt4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneive_lcell_comb \inst1|cnt4[3]~feeder (
// Equation(s):
// \inst1|cnt4[3]~feeder_combout  = \inst1|cnt4~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|cnt4~1_combout ),
	.cin(gnd),
	.combout(\inst1|cnt4[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt4[3]~feeder .lut_mask = 16'hFF00;
defparam \inst1|cnt4[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N31
dffeas \inst1|cnt4[3] (
	.clk(\freq_in~input_o ),
	.d(\inst1|cnt4[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|cnt4[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt4[3] .is_wysiwyg = "true";
defparam \inst1|cnt4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \inst1|cnt4~4 (
// Equation(s):
// \inst1|cnt4~4_combout  = (!\inst1|cnt4 [0] & (((!\inst1|cnt4 [2] & !\inst1|cnt4 [1])) # (!\inst1|cnt4 [3])))

	.dataa(\inst1|cnt4 [3]),
	.datab(\inst1|cnt4 [0]),
	.datac(\inst1|cnt4 [2]),
	.datad(\inst1|cnt4 [1]),
	.cin(gnd),
	.combout(\inst1|cnt4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt4~4 .lut_mask = 16'h1113;
defparam \inst1|cnt4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \inst1|cnt4[0]~feeder (
// Equation(s):
// \inst1|cnt4[0]~feeder_combout  = \inst1|cnt4~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|cnt4~4_combout ),
	.cin(gnd),
	.combout(\inst1|cnt4[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt4[0]~feeder .lut_mask = 16'hFF00;
defparam \inst1|cnt4[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N29
dffeas \inst1|cnt4[0] (
	.clk(\freq_in~input_o ),
	.d(\inst1|cnt4[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|cnt4[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt4[0] .is_wysiwyg = "true";
defparam \inst1|cnt4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneive_lcell_comb \inst1|cnt4~3 (
// Equation(s):
// \inst1|cnt4~3_combout  = (!\inst1|cnt4 [3] & (\inst1|cnt4 [0] $ (\inst1|cnt4 [1])))

	.dataa(\inst1|cnt4 [0]),
	.datab(\inst1|cnt4 [1]),
	.datac(gnd),
	.datad(\inst1|cnt4 [3]),
	.cin(gnd),
	.combout(\inst1|cnt4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt4~3 .lut_mask = 16'h0066;
defparam \inst1|cnt4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \inst1|cnt4[1]~feeder (
// Equation(s):
// \inst1|cnt4[1]~feeder_combout  = \inst1|cnt4~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|cnt4~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|cnt4[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt4[1]~feeder .lut_mask = 16'hF0F0;
defparam \inst1|cnt4[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N27
dffeas \inst1|cnt4[1] (
	.clk(\freq_in~input_o ),
	.d(\inst1|cnt4[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|cnt4[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt4[1] .is_wysiwyg = "true";
defparam \inst1|cnt4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \inst1|LessThan3~0 (
// Equation(s):
// \inst1|LessThan3~0_combout  = ((!\inst1|cnt4 [1] & (!\inst1|cnt4 [2] & !\inst1|cnt4 [0]))) # (!\inst1|cnt4 [3])

	.dataa(\inst1|cnt4 [1]),
	.datab(\inst1|cnt4 [2]),
	.datac(\inst1|cnt4 [0]),
	.datad(\inst1|cnt4 [3]),
	.cin(gnd),
	.combout(\inst1|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan3~0 .lut_mask = 16'h01FF;
defparam \inst1|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \inst1|cnt5[0]~1 (
// Equation(s):
// \inst1|cnt5[0]~1_combout  = (!\inst1|LessThan1~0_combout  & (!\inst1|LessThan3~0_combout  & (\inst1|cnt2[0]~0_combout  & !\inst1|LessThan2~0_combout )))

	.dataa(\inst1|LessThan1~0_combout ),
	.datab(\inst1|LessThan3~0_combout ),
	.datac(\inst1|cnt2[0]~0_combout ),
	.datad(\inst1|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\inst1|cnt5[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt5[0]~1 .lut_mask = 16'h0010;
defparam \inst1|cnt5[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N19
dffeas \inst1|cnt5[0] (
	.clk(\freq_in~input_o ),
	.d(\inst1|cnt5[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|cnt5[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt5[0] .is_wysiwyg = "true";
defparam \inst1|cnt5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \inst1|cnt5~2 (
// Equation(s):
// \inst1|cnt5~2_combout  = (!\inst1|cnt5 [3] & (\inst1|cnt5 [2] $ (((\inst1|cnt5 [1] & \inst1|cnt5 [0])))))

	.dataa(\inst1|cnt5 [1]),
	.datab(\inst1|cnt5 [3]),
	.datac(\inst1|cnt5 [2]),
	.datad(\inst1|cnt5 [0]),
	.cin(gnd),
	.combout(\inst1|cnt5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt5~2 .lut_mask = 16'h1230;
defparam \inst1|cnt5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \inst1|cnt5[2]~feeder (
// Equation(s):
// \inst1|cnt5[2]~feeder_combout  = \inst1|cnt5~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|cnt5~2_combout ),
	.cin(gnd),
	.combout(\inst1|cnt5[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt5[2]~feeder .lut_mask = 16'hFF00;
defparam \inst1|cnt5[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N5
dffeas \inst1|cnt5[2] (
	.clk(\freq_in~input_o ),
	.d(\inst1|cnt5[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|cnt5[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt5[2] .is_wysiwyg = "true";
defparam \inst1|cnt5[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \inst1|cnt5~0 (
// Equation(s):
// \inst1|cnt5~0_combout  = (\inst1|cnt5 [1] & (!\inst1|cnt5 [3] & (\inst1|cnt5 [2] & \inst1|cnt5 [0]))) # (!\inst1|cnt5 [1] & (\inst1|cnt5 [3] & (!\inst1|cnt5 [2] & !\inst1|cnt5 [0])))

	.dataa(\inst1|cnt5 [1]),
	.datab(\inst1|cnt5 [3]),
	.datac(\inst1|cnt5 [2]),
	.datad(\inst1|cnt5 [0]),
	.cin(gnd),
	.combout(\inst1|cnt5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt5~0 .lut_mask = 16'h2004;
defparam \inst1|cnt5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneive_lcell_comb \inst1|cnt5[3]~feeder (
// Equation(s):
// \inst1|cnt5[3]~feeder_combout  = \inst1|cnt5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|cnt5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|cnt5[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt5[3]~feeder .lut_mask = 16'hF0F0;
defparam \inst1|cnt5[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N23
dffeas \inst1|cnt5[3] (
	.clk(\freq_in~input_o ),
	.d(\inst1|cnt5[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|cnt5[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt5[3] .is_wysiwyg = "true";
defparam \inst1|cnt5[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \inst1|cnt5~3 (
// Equation(s):
// \inst1|cnt5~3_combout  = (!\inst1|cnt5 [3] & (\inst1|cnt5 [1] $ (\inst1|cnt5 [0])))

	.dataa(\inst1|cnt5 [3]),
	.datab(\inst1|cnt5 [1]),
	.datac(gnd),
	.datad(\inst1|cnt5 [0]),
	.cin(gnd),
	.combout(\inst1|cnt5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt5~3 .lut_mask = 16'h1144;
defparam \inst1|cnt5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneive_lcell_comb \inst1|cnt5[1]~feeder (
// Equation(s):
// \inst1|cnt5[1]~feeder_combout  = \inst1|cnt5~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|cnt5~3_combout ),
	.cin(gnd),
	.combout(\inst1|cnt5[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt5[1]~feeder .lut_mask = 16'hFF00;
defparam \inst1|cnt5[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N31
dffeas \inst1|cnt5[1] (
	.clk(\freq_in~input_o ),
	.d(\inst1|cnt5[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|cnt5[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt5[1] .is_wysiwyg = "true";
defparam \inst1|cnt5[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \inst1|LessThan4~0 (
// Equation(s):
// \inst1|LessThan4~0_combout  = ((!\inst1|cnt5 [1] & (!\inst1|cnt5 [2] & !\inst1|cnt5 [0]))) # (!\inst1|cnt5 [3])

	.dataa(\inst1|cnt5 [1]),
	.datab(\inst1|cnt5 [3]),
	.datac(\inst1|cnt5 [2]),
	.datad(\inst1|cnt5 [0]),
	.cin(gnd),
	.combout(\inst1|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan4~0 .lut_mask = 16'h3337;
defparam \inst1|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \inst1|cnt6[0]~1 (
// Equation(s):
// \inst1|cnt6[0]~1_combout  = (!\inst1|LessThan4~0_combout  & (!\inst1|LessThan3~0_combout  & \inst1|cnt4[0]~0_combout ))

	.dataa(gnd),
	.datab(\inst1|LessThan4~0_combout ),
	.datac(\inst1|LessThan3~0_combout ),
	.datad(\inst1|cnt4[0]~0_combout ),
	.cin(gnd),
	.combout(\inst1|cnt6[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt6[0]~1 .lut_mask = 16'h0300;
defparam \inst1|cnt6[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N31
dffeas \inst1|cnt6[1] (
	.clk(\freq_in~input_o ),
	.d(\inst1|cnt6[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|cnt6[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt6[1] .is_wysiwyg = "true";
defparam \inst1|cnt6[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N10
cycloneive_lcell_comb \inst1|cnt6~2 (
// Equation(s):
// \inst1|cnt6~2_combout  = (!\inst1|cnt6 [3] & (\inst1|cnt6 [2] $ (((\inst1|cnt6 [0] & \inst1|cnt6 [1])))))

	.dataa(\inst1|cnt6 [0]),
	.datab(\inst1|cnt6 [1]),
	.datac(\inst1|cnt6 [3]),
	.datad(\inst1|cnt6 [2]),
	.cin(gnd),
	.combout(\inst1|cnt6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt6~2 .lut_mask = 16'h0708;
defparam \inst1|cnt6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N8
cycloneive_lcell_comb \inst1|cnt6[2]~feeder (
// Equation(s):
// \inst1|cnt6[2]~feeder_combout  = \inst1|cnt6~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|cnt6~2_combout ),
	.cin(gnd),
	.combout(\inst1|cnt6[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt6[2]~feeder .lut_mask = 16'hFF00;
defparam \inst1|cnt6[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N9
dffeas \inst1|cnt6[2] (
	.clk(\freq_in~input_o ),
	.d(\inst1|cnt6[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|cnt6[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt6 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt6[2] .is_wysiwyg = "true";
defparam \inst1|cnt6[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cycloneive_lcell_comb \inst1|cnt6~4 (
// Equation(s):
// \inst1|cnt6~4_combout  = (!\inst1|cnt6 [0] & (((!\inst1|cnt6 [2] & !\inst1|cnt6 [1])) # (!\inst1|cnt6 [3])))

	.dataa(\inst1|cnt6 [3]),
	.datab(\inst1|cnt6 [2]),
	.datac(\inst1|cnt6 [1]),
	.datad(\inst1|cnt6 [0]),
	.cin(gnd),
	.combout(\inst1|cnt6~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt6~4 .lut_mask = 16'h0057;
defparam \inst1|cnt6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N30
cycloneive_lcell_comb \inst1|cnt6[0]~feeder (
// Equation(s):
// \inst1|cnt6[0]~feeder_combout  = \inst1|cnt6~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|cnt6~4_combout ),
	.cin(gnd),
	.combout(\inst1|cnt6[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt6[0]~feeder .lut_mask = 16'hFF00;
defparam \inst1|cnt6[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N31
dffeas \inst1|cnt6[0] (
	.clk(\freq_in~input_o ),
	.d(\inst1|cnt6[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|cnt6[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt6[0] .is_wysiwyg = "true";
defparam \inst1|cnt6[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N28
cycloneive_lcell_comb \inst1|cnt6~0 (
// Equation(s):
// \inst1|cnt6~0_combout  = (\inst1|cnt6 [0] & (\inst1|cnt6 [1] & (!\inst1|cnt6 [3] & \inst1|cnt6 [2]))) # (!\inst1|cnt6 [0] & (!\inst1|cnt6 [1] & (\inst1|cnt6 [3] & !\inst1|cnt6 [2])))

	.dataa(\inst1|cnt6 [0]),
	.datab(\inst1|cnt6 [1]),
	.datac(\inst1|cnt6 [3]),
	.datad(\inst1|cnt6 [2]),
	.cin(gnd),
	.combout(\inst1|cnt6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt6~0 .lut_mask = 16'h0810;
defparam \inst1|cnt6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N4
cycloneive_lcell_comb \inst1|cnt6[3]~feeder (
// Equation(s):
// \inst1|cnt6[3]~feeder_combout  = \inst1|cnt6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|cnt6~0_combout ),
	.cin(gnd),
	.combout(\inst1|cnt6[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt6[3]~feeder .lut_mask = 16'hFF00;
defparam \inst1|cnt6[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N5
dffeas \inst1|cnt6[3] (
	.clk(\freq_in~input_o ),
	.d(\inst1|cnt6[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|cnt6[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt6[3] .is_wysiwyg = "true";
defparam \inst1|cnt6[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneive_lcell_comb \inst1|LessThan5~0 (
// Equation(s):
// \inst1|LessThan5~0_combout  = ((!\inst1|cnt6 [2] & (!\inst1|cnt6 [1] & !\inst1|cnt6 [0]))) # (!\inst1|cnt6 [3])

	.dataa(\inst1|cnt6 [3]),
	.datab(\inst1|cnt6 [2]),
	.datac(\inst1|cnt6 [1]),
	.datad(\inst1|cnt6 [0]),
	.cin(gnd),
	.combout(\inst1|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan5~0 .lut_mask = 16'h5557;
defparam \inst1|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \inst1|cnt7~2 (
// Equation(s):
// \inst1|cnt7~2_combout  = (!\inst1|cnt7 [3] & (\inst1|cnt7 [2] $ (((\inst1|cnt7 [0] & \inst1|cnt7 [1])))))

	.dataa(\inst1|cnt7 [3]),
	.datab(\inst1|cnt7 [0]),
	.datac(\inst1|cnt7 [1]),
	.datad(\inst1|cnt7 [2]),
	.cin(gnd),
	.combout(\inst1|cnt7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt7~2 .lut_mask = 16'h1540;
defparam \inst1|cnt7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \inst1|cnt7[0]~1 (
// Equation(s):
// \inst1|cnt7[0]~1_combout  = (!\inst1|LessThan3~0_combout  & (!\inst1|LessThan4~0_combout  & (!\inst1|LessThan5~0_combout  & \inst1|cnt4[0]~0_combout )))

	.dataa(\inst1|LessThan3~0_combout ),
	.datab(\inst1|LessThan4~0_combout ),
	.datac(\inst1|LessThan5~0_combout ),
	.datad(\inst1|cnt4[0]~0_combout ),
	.cin(gnd),
	.combout(\inst1|cnt7[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt7[0]~1 .lut_mask = 16'h0100;
defparam \inst1|cnt7[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N5
dffeas \inst1|cnt7[2] (
	.clk(\freq_in~input_o ),
	.d(gnd),
	.asdata(\inst1|cnt7~2_combout ),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|cnt7[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt7 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt7[2] .is_wysiwyg = "true";
defparam \inst1|cnt7[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb \inst1|cnt7~0 (
// Equation(s):
// \inst1|cnt7~0_combout  = (\inst1|cnt7 [1] & (\inst1|cnt7 [2] & (\inst1|cnt7 [0] & !\inst1|cnt7 [3]))) # (!\inst1|cnt7 [1] & (!\inst1|cnt7 [2] & (!\inst1|cnt7 [0] & \inst1|cnt7 [3])))

	.dataa(\inst1|cnt7 [1]),
	.datab(\inst1|cnt7 [2]),
	.datac(\inst1|cnt7 [0]),
	.datad(\inst1|cnt7 [3]),
	.cin(gnd),
	.combout(\inst1|cnt7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt7~0 .lut_mask = 16'h0180;
defparam \inst1|cnt7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \inst1|cnt7[3]~feeder (
// Equation(s):
// \inst1|cnt7[3]~feeder_combout  = \inst1|cnt7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|cnt7~0_combout ),
	.cin(gnd),
	.combout(\inst1|cnt7[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt7[3]~feeder .lut_mask = 16'hFF00;
defparam \inst1|cnt7[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N9
dffeas \inst1|cnt7[3] (
	.clk(\freq_in~input_o ),
	.d(\inst1|cnt7[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|cnt7[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt7 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt7[3] .is_wysiwyg = "true";
defparam \inst1|cnt7[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \inst1|cnt7~3 (
// Equation(s):
// \inst1|cnt7~3_combout  = (!\inst1|cnt7 [3] & (\inst1|cnt7 [1] $ (\inst1|cnt7 [0])))

	.dataa(\inst1|cnt7 [1]),
	.datab(\inst1|cnt7 [0]),
	.datac(gnd),
	.datad(\inst1|cnt7 [3]),
	.cin(gnd),
	.combout(\inst1|cnt7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt7~3 .lut_mask = 16'h0066;
defparam \inst1|cnt7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \inst1|cnt7[1]~feeder (
// Equation(s):
// \inst1|cnt7[1]~feeder_combout  = \inst1|cnt7~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|cnt7~3_combout ),
	.cin(gnd),
	.combout(\inst1|cnt7[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt7[1]~feeder .lut_mask = 16'hFF00;
defparam \inst1|cnt7[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N31
dffeas \inst1|cnt7[1] (
	.clk(\freq_in~input_o ),
	.d(\inst1|cnt7[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|cnt7[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt7 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt7[1] .is_wysiwyg = "true";
defparam \inst1|cnt7[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \inst1|cnt7~4 (
// Equation(s):
// \inst1|cnt7~4_combout  = (!\inst1|cnt7 [0] & (((!\inst1|cnt7 [1] & !\inst1|cnt7 [2])) # (!\inst1|cnt7 [3])))

	.dataa(\inst1|cnt7 [1]),
	.datab(\inst1|cnt7 [0]),
	.datac(\inst1|cnt7 [2]),
	.datad(\inst1|cnt7 [3]),
	.cin(gnd),
	.combout(\inst1|cnt7~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt7~4 .lut_mask = 16'h0133;
defparam \inst1|cnt7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb \inst1|cnt7[0]~feeder (
// Equation(s):
// \inst1|cnt7[0]~feeder_combout  = \inst1|cnt7~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|cnt7~4_combout ),
	.cin(gnd),
	.combout(\inst1|cnt7[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt7[0]~feeder .lut_mask = 16'hFF00;
defparam \inst1|cnt7[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N7
dffeas \inst1|cnt7[0] (
	.clk(\freq_in~input_o ),
	.d(\inst1|cnt7[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|cnt7[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt7[0] .is_wysiwyg = "true";
defparam \inst1|cnt7[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \inst1|cnt8[0]~1 (
// Equation(s):
// \inst1|cnt8[0]~1_combout  = (\inst1|cnt7 [3] & ((\inst1|cnt7 [0]) # ((\inst1|cnt7 [1]) # (\inst1|cnt7 [2]))))

	.dataa(\inst1|cnt7 [0]),
	.datab(\inst1|cnt7 [1]),
	.datac(\inst1|cnt7 [2]),
	.datad(\inst1|cnt7 [3]),
	.cin(gnd),
	.combout(\inst1|cnt8[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt8[0]~1 .lut_mask = 16'hFE00;
defparam \inst1|cnt8[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneive_lcell_comb \inst1|cnt8[0]~2 (
// Equation(s):
// \inst1|cnt8[0]~2_combout  = (\inst1|cnt8[0]~1_combout  & (!\inst1|LessThan3~0_combout  & (!\inst1|LessThan1~0_combout  & !\inst1|LessThan2~0_combout )))

	.dataa(\inst1|cnt8[0]~1_combout ),
	.datab(\inst1|LessThan3~0_combout ),
	.datac(\inst1|LessThan1~0_combout ),
	.datad(\inst1|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\inst1|cnt8[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt8[0]~2 .lut_mask = 16'h0002;
defparam \inst1|cnt8[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \inst1|cnt8[0]~3 (
// Equation(s):
// \inst1|cnt8[0]~3_combout  = (!\inst1|LessThan5~0_combout  & (!\inst1|LessThan4~0_combout  & (\inst1|cnt2[0]~0_combout  & \inst1|cnt8[0]~2_combout )))

	.dataa(\inst1|LessThan5~0_combout ),
	.datab(\inst1|LessThan4~0_combout ),
	.datac(\inst1|cnt2[0]~0_combout ),
	.datad(\inst1|cnt8[0]~2_combout ),
	.cin(gnd),
	.combout(\inst1|cnt8[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt8[0]~3 .lut_mask = 16'h1000;
defparam \inst1|cnt8[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N7
dffeas \inst1|cnt8[2] (
	.clk(\freq_in~input_o ),
	.d(\inst1|cnt8[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|cnt8[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt8 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt8[2] .is_wysiwyg = "true";
defparam \inst1|cnt8[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \inst1|cnt8~6 (
// Equation(s):
// \inst1|cnt8~6_combout  = (!\inst1|cnt8 [0] & (((!\inst1|cnt8 [1] & !\inst1|cnt8 [2])) # (!\inst1|cnt8 [3])))

	.dataa(\inst1|cnt8 [1]),
	.datab(\inst1|cnt8 [0]),
	.datac(\inst1|cnt8 [3]),
	.datad(\inst1|cnt8 [2]),
	.cin(gnd),
	.combout(\inst1|cnt8~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt8~6 .lut_mask = 16'h0313;
defparam \inst1|cnt8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneive_lcell_comb \inst1|cnt8[0]~feeder (
// Equation(s):
// \inst1|cnt8[0]~feeder_combout  = \inst1|cnt8~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|cnt8~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|cnt8[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt8[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst1|cnt8[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N3
dffeas \inst1|cnt8[0] (
	.clk(\freq_in~input_o ),
	.d(\inst1|cnt8[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|cnt8[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt8 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt8[0] .is_wysiwyg = "true";
defparam \inst1|cnt8[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \inst1|cnt8~5 (
// Equation(s):
// \inst1|cnt8~5_combout  = (!\inst1|cnt8 [3] & (\inst1|cnt8 [1] $ (\inst1|cnt8 [0])))

	.dataa(\inst1|cnt8 [1]),
	.datab(\inst1|cnt8 [0]),
	.datac(\inst1|cnt8 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|cnt8~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt8~5 .lut_mask = 16'h0606;
defparam \inst1|cnt8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb \inst1|cnt8[1]~feeder (
// Equation(s):
// \inst1|cnt8[1]~feeder_combout  = \inst1|cnt8~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|cnt8~5_combout ),
	.cin(gnd),
	.combout(\inst1|cnt8[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt8[1]~feeder .lut_mask = 16'hFF00;
defparam \inst1|cnt8[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N21
dffeas \inst1|cnt8[1] (
	.clk(\freq_in~input_o ),
	.d(\inst1|cnt8[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|cnt8[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt8 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt8[1] .is_wysiwyg = "true";
defparam \inst1|cnt8[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneive_lcell_comb \inst1|cnt8~0 (
// Equation(s):
// \inst1|cnt8~0_combout  = (\inst1|cnt8 [1] & (\inst1|cnt8 [0] & (!\inst1|cnt8 [3] & \inst1|cnt8 [2]))) # (!\inst1|cnt8 [1] & (!\inst1|cnt8 [0] & (\inst1|cnt8 [3] & !\inst1|cnt8 [2])))

	.dataa(\inst1|cnt8 [1]),
	.datab(\inst1|cnt8 [0]),
	.datac(\inst1|cnt8 [3]),
	.datad(\inst1|cnt8 [2]),
	.cin(gnd),
	.combout(\inst1|cnt8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt8~0 .lut_mask = 16'h0810;
defparam \inst1|cnt8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \inst1|cnt8[3]~feeder (
// Equation(s):
// \inst1|cnt8[3]~feeder_combout  = \inst1|cnt8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|cnt8~0_combout ),
	.cin(gnd),
	.combout(\inst1|cnt8[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cnt8[3]~feeder .lut_mask = 16'hFF00;
defparam \inst1|cnt8[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N25
dffeas \inst1|cnt8[3] (
	.clk(\freq_in~input_o ),
	.d(\inst1|cnt8[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|RESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|cnt8[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cnt8 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cnt8[3] .is_wysiwyg = "true";
defparam \inst1|cnt8[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb \inst7|loc_cnt[31]~feeder (
// Equation(s):
// \inst7|loc_cnt[31]~feeder_combout  = \inst1|cnt8 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|cnt8 [3]),
	.cin(gnd),
	.combout(\inst7|loc_cnt[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|loc_cnt[31]~feeder .lut_mask = 16'hFF00;
defparam \inst7|loc_cnt[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N1
dffeas \inst7|loc_cnt[31] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(\inst7|loc_cnt[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[31] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneive_lcell_comb \inst7|loc_cnt[30]~feeder (
// Equation(s):
// \inst7|loc_cnt[30]~feeder_combout  = \inst1|cnt8 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|cnt8 [2]),
	.cin(gnd),
	.combout(\inst7|loc_cnt[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|loc_cnt[30]~feeder .lut_mask = 16'hFF00;
defparam \inst7|loc_cnt[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N11
dffeas \inst7|loc_cnt[30] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(\inst7|loc_cnt[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[30] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \inst7|loc_cnt[29]~feeder (
// Equation(s):
// \inst7|loc_cnt[29]~feeder_combout  = \inst1|cnt8 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|cnt8 [1]),
	.cin(gnd),
	.combout(\inst7|loc_cnt[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|loc_cnt[29]~feeder .lut_mask = 16'hFF00;
defparam \inst7|loc_cnt[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N5
dffeas \inst7|loc_cnt[29] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(\inst7|loc_cnt[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[29] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \inst7|bmp_adress[6]~9 (
// Equation(s):
// \inst7|bmp_adress[6]~9_combout  = (\inst|line_count_ [0] & (\inst7|loc_cnt [29] $ (VCC))) # (!\inst|line_count_ [0] & (\inst7|loc_cnt [29] & VCC))
// \inst7|bmp_adress[6]~10  = CARRY((\inst|line_count_ [0] & \inst7|loc_cnt [29]))

	.dataa(\inst|line_count_ [0]),
	.datab(\inst7|loc_cnt [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|bmp_adress[6]~9_combout ),
	.cout(\inst7|bmp_adress[6]~10 ));
// synopsys translate_off
defparam \inst7|bmp_adress[6]~9 .lut_mask = 16'h6688;
defparam \inst7|bmp_adress[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \inst7|bmp_adress[7]~11 (
// Equation(s):
// \inst7|bmp_adress[7]~11_combout  = (\inst|line_count_ [1] & ((\inst7|loc_cnt [30] & (\inst7|bmp_adress[6]~10  & VCC)) # (!\inst7|loc_cnt [30] & (!\inst7|bmp_adress[6]~10 )))) # (!\inst|line_count_ [1] & ((\inst7|loc_cnt [30] & (!\inst7|bmp_adress[6]~10 )) 
// # (!\inst7|loc_cnt [30] & ((\inst7|bmp_adress[6]~10 ) # (GND)))))
// \inst7|bmp_adress[7]~12  = CARRY((\inst|line_count_ [1] & (!\inst7|loc_cnt [30] & !\inst7|bmp_adress[6]~10 )) # (!\inst|line_count_ [1] & ((!\inst7|bmp_adress[6]~10 ) # (!\inst7|loc_cnt [30]))))

	.dataa(\inst|line_count_ [1]),
	.datab(\inst7|loc_cnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|bmp_adress[6]~10 ),
	.combout(\inst7|bmp_adress[7]~11_combout ),
	.cout(\inst7|bmp_adress[7]~12 ));
// synopsys translate_off
defparam \inst7|bmp_adress[7]~11 .lut_mask = 16'h9617;
defparam \inst7|bmp_adress[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \inst7|bmp_adress[8]~13 (
// Equation(s):
// \inst7|bmp_adress[8]~13_combout  = ((\inst7|Add7~0_combout  $ (\inst7|loc_cnt [31] $ (!\inst7|bmp_adress[7]~12 )))) # (GND)
// \inst7|bmp_adress[8]~14  = CARRY((\inst7|Add7~0_combout  & ((\inst7|loc_cnt [31]) # (!\inst7|bmp_adress[7]~12 ))) # (!\inst7|Add7~0_combout  & (\inst7|loc_cnt [31] & !\inst7|bmp_adress[7]~12 )))

	.dataa(\inst7|Add7~0_combout ),
	.datab(\inst7|loc_cnt [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|bmp_adress[7]~12 ),
	.combout(\inst7|bmp_adress[8]~13_combout ),
	.cout(\inst7|bmp_adress[8]~14 ));
// synopsys translate_off
defparam \inst7|bmp_adress[8]~13 .lut_mask = 16'h698E;
defparam \inst7|bmp_adress[8]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \inst7|bmp_adress[9]~15 (
// Equation(s):
// \inst7|bmp_adress[9]~15_combout  = (\inst7|Add7~2_combout  & (!\inst7|bmp_adress[8]~14 )) # (!\inst7|Add7~2_combout  & ((\inst7|bmp_adress[8]~14 ) # (GND)))
// \inst7|bmp_adress[9]~16  = CARRY((!\inst7|bmp_adress[8]~14 ) # (!\inst7|Add7~2_combout ))

	.dataa(gnd),
	.datab(\inst7|Add7~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|bmp_adress[8]~14 ),
	.combout(\inst7|bmp_adress[9]~15_combout ),
	.cout(\inst7|bmp_adress[9]~16 ));
// synopsys translate_off
defparam \inst7|bmp_adress[9]~15 .lut_mask = 16'h3C3F;
defparam \inst7|bmp_adress[9]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \inst7|bmp_adress[10]~17 (
// Equation(s):
// \inst7|bmp_adress[10]~17_combout  = (\inst7|Add7~4_combout  & (\inst7|bmp_adress[9]~16  $ (GND))) # (!\inst7|Add7~4_combout  & (!\inst7|bmp_adress[9]~16  & VCC))
// \inst7|bmp_adress[10]~18  = CARRY((\inst7|Add7~4_combout  & !\inst7|bmp_adress[9]~16 ))

	.dataa(gnd),
	.datab(\inst7|Add7~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|bmp_adress[9]~16 ),
	.combout(\inst7|bmp_adress[10]~17_combout ),
	.cout(\inst7|bmp_adress[10]~18 ));
// synopsys translate_off
defparam \inst7|bmp_adress[10]~17 .lut_mask = 16'hC30C;
defparam \inst7|bmp_adress[10]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \inst7|bmp_adress[11]~19 (
// Equation(s):
// \inst7|bmp_adress[11]~19_combout  = (\inst7|Add7~6_combout  & (!\inst7|bmp_adress[10]~18 )) # (!\inst7|Add7~6_combout  & ((\inst7|bmp_adress[10]~18 ) # (GND)))
// \inst7|bmp_adress[11]~20  = CARRY((!\inst7|bmp_adress[10]~18 ) # (!\inst7|Add7~6_combout ))

	.dataa(gnd),
	.datab(\inst7|Add7~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|bmp_adress[10]~18 ),
	.combout(\inst7|bmp_adress[11]~19_combout ),
	.cout(\inst7|bmp_adress[11]~20 ));
// synopsys translate_off
defparam \inst7|bmp_adress[11]~19 .lut_mask = 16'h3C3F;
defparam \inst7|bmp_adress[11]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \inst7|bmp_adress[12]~21 (
// Equation(s):
// \inst7|bmp_adress[12]~21_combout  = (\inst7|Add7~8_combout  & (\inst7|bmp_adress[11]~20  $ (GND))) # (!\inst7|Add7~8_combout  & (!\inst7|bmp_adress[11]~20  & VCC))
// \inst7|bmp_adress[12]~22  = CARRY((\inst7|Add7~8_combout  & !\inst7|bmp_adress[11]~20 ))

	.dataa(\inst7|Add7~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|bmp_adress[11]~20 ),
	.combout(\inst7|bmp_adress[12]~21_combout ),
	.cout(\inst7|bmp_adress[12]~22 ));
// synopsys translate_off
defparam \inst7|bmp_adress[12]~21 .lut_mask = 16'hA50A;
defparam \inst7|bmp_adress[12]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \inst7|bmp_adress[13]~23 (
// Equation(s):
// \inst7|bmp_adress[13]~23_combout  = \inst7|Add7~10_combout  $ (\inst7|bmp_adress[12]~22 )

	.dataa(gnd),
	.datab(\inst7|Add7~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst7|bmp_adress[12]~22 ),
	.combout(\inst7|bmp_adress[13]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress[13]~23 .lut_mask = 16'h3C3C;
defparam \inst7|bmp_adress[13]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y10_N17
dffeas \inst7|loc_cnt[23] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|cnt6 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[23] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N15
dffeas \inst7|loc_cnt[22] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|cnt6 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[22] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N13
dffeas \inst7|loc_cnt[21] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|cnt6 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[21] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N12
cycloneive_lcell_comb \inst7|Add2~0 (
// Equation(s):
// \inst7|Add2~0_combout  = (\inst7|loc_cnt [21] & (\inst|line_count_ [0] $ (VCC))) # (!\inst7|loc_cnt [21] & (\inst|line_count_ [0] & VCC))
// \inst7|Add2~1  = CARRY((\inst7|loc_cnt [21] & \inst|line_count_ [0]))

	.dataa(\inst7|loc_cnt [21]),
	.datab(\inst|line_count_ [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|Add2~0_combout ),
	.cout(\inst7|Add2~1 ));
// synopsys translate_off
defparam \inst7|Add2~0 .lut_mask = 16'h6688;
defparam \inst7|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N14
cycloneive_lcell_comb \inst7|Add2~2 (
// Equation(s):
// \inst7|Add2~2_combout  = (\inst|line_count_ [1] & ((\inst7|loc_cnt [22] & (\inst7|Add2~1  & VCC)) # (!\inst7|loc_cnt [22] & (!\inst7|Add2~1 )))) # (!\inst|line_count_ [1] & ((\inst7|loc_cnt [22] & (!\inst7|Add2~1 )) # (!\inst7|loc_cnt [22] & 
// ((\inst7|Add2~1 ) # (GND)))))
// \inst7|Add2~3  = CARRY((\inst|line_count_ [1] & (!\inst7|loc_cnt [22] & !\inst7|Add2~1 )) # (!\inst|line_count_ [1] & ((!\inst7|Add2~1 ) # (!\inst7|loc_cnt [22]))))

	.dataa(\inst|line_count_ [1]),
	.datab(\inst7|loc_cnt [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add2~1 ),
	.combout(\inst7|Add2~2_combout ),
	.cout(\inst7|Add2~3 ));
// synopsys translate_off
defparam \inst7|Add2~2 .lut_mask = 16'h9617;
defparam \inst7|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N16
cycloneive_lcell_comb \inst7|Add2~4 (
// Equation(s):
// \inst7|Add2~4_combout  = ((\inst7|Add7~0_combout  $ (\inst7|loc_cnt [23] $ (!\inst7|Add2~3 )))) # (GND)
// \inst7|Add2~5  = CARRY((\inst7|Add7~0_combout  & ((\inst7|loc_cnt [23]) # (!\inst7|Add2~3 ))) # (!\inst7|Add7~0_combout  & (\inst7|loc_cnt [23] & !\inst7|Add2~3 )))

	.dataa(\inst7|Add7~0_combout ),
	.datab(\inst7|loc_cnt [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add2~3 ),
	.combout(\inst7|Add2~4_combout ),
	.cout(\inst7|Add2~5 ));
// synopsys translate_off
defparam \inst7|Add2~4 .lut_mask = 16'h698E;
defparam \inst7|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N18
cycloneive_lcell_comb \inst7|Add2~6 (
// Equation(s):
// \inst7|Add2~6_combout  = (\inst7|Add7~2_combout  & (!\inst7|Add2~5 )) # (!\inst7|Add7~2_combout  & ((\inst7|Add2~5 ) # (GND)))
// \inst7|Add2~7  = CARRY((!\inst7|Add2~5 ) # (!\inst7|Add7~2_combout ))

	.dataa(gnd),
	.datab(\inst7|Add7~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add2~5 ),
	.combout(\inst7|Add2~6_combout ),
	.cout(\inst7|Add2~7 ));
// synopsys translate_off
defparam \inst7|Add2~6 .lut_mask = 16'h3C3F;
defparam \inst7|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N20
cycloneive_lcell_comb \inst7|Add2~8 (
// Equation(s):
// \inst7|Add2~8_combout  = (\inst7|Add7~4_combout  & (\inst7|Add2~7  $ (GND))) # (!\inst7|Add7~4_combout  & (!\inst7|Add2~7  & VCC))
// \inst7|Add2~9  = CARRY((\inst7|Add7~4_combout  & !\inst7|Add2~7 ))

	.dataa(gnd),
	.datab(\inst7|Add7~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add2~7 ),
	.combout(\inst7|Add2~8_combout ),
	.cout(\inst7|Add2~9 ));
// synopsys translate_off
defparam \inst7|Add2~8 .lut_mask = 16'hC30C;
defparam \inst7|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N22
cycloneive_lcell_comb \inst7|Add2~10 (
// Equation(s):
// \inst7|Add2~10_combout  = (\inst7|Add7~6_combout  & (!\inst7|Add2~9 )) # (!\inst7|Add7~6_combout  & ((\inst7|Add2~9 ) # (GND)))
// \inst7|Add2~11  = CARRY((!\inst7|Add2~9 ) # (!\inst7|Add7~6_combout ))

	.dataa(gnd),
	.datab(\inst7|Add7~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add2~9 ),
	.combout(\inst7|Add2~10_combout ),
	.cout(\inst7|Add2~11 ));
// synopsys translate_off
defparam \inst7|Add2~10 .lut_mask = 16'h3C3F;
defparam \inst7|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N24
cycloneive_lcell_comb \inst7|Add2~12 (
// Equation(s):
// \inst7|Add2~12_combout  = (\inst7|Add7~8_combout  & (\inst7|Add2~11  $ (GND))) # (!\inst7|Add7~8_combout  & (!\inst7|Add2~11  & VCC))
// \inst7|Add2~13  = CARRY((\inst7|Add7~8_combout  & !\inst7|Add2~11 ))

	.dataa(gnd),
	.datab(\inst7|Add7~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add2~11 ),
	.combout(\inst7|Add2~12_combout ),
	.cout(\inst7|Add2~13 ));
// synopsys translate_off
defparam \inst7|Add2~12 .lut_mask = 16'hC30C;
defparam \inst7|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N26
cycloneive_lcell_comb \inst7|Add2~14 (
// Equation(s):
// \inst7|Add2~14_combout  = \inst7|Add2~13  $ (\inst7|Add7~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst7|Add7~10_combout ),
	.cin(\inst7|Add2~13 ),
	.combout(\inst7|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Add2~14 .lut_mask = 16'h0FF0;
defparam \inst7|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneive_lcell_comb \inst|char_count_[0]~12 (
// Equation(s):
// \inst|char_count_[0]~12_combout  = \inst|char_count_ [0] $ (VCC)
// \inst|char_count_[0]~13  = CARRY(\inst|char_count_ [0])

	.dataa(gnd),
	.datab(\inst|char_count_ [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|char_count_[0]~12_combout ),
	.cout(\inst|char_count_[0]~13 ));
// synopsys translate_off
defparam \inst|char_count_[0]~12 .lut_mask = 16'h33CC;
defparam \inst|char_count_[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N0
cycloneive_lcell_comb \inst|char_count_[5]~30 (
// Equation(s):
// \inst|char_count_[5]~30_combout  = ((\inst|char_count [11]) # (!\inst|LessThan3~0_combout )) # (!\inst|char_count [10])

	.dataa(gnd),
	.datab(\inst|char_count [10]),
	.datac(\inst|char_count [11]),
	.datad(\inst|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst|char_count_[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|char_count_[5]~30 .lut_mask = 16'hF3FF;
defparam \inst|char_count_[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N3
dffeas \inst|char_count_[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|char_count_[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan3~1_combout ),
	.sload(gnd),
	.ena(\inst|char_count_[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|char_count_ [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|char_count_[0] .is_wysiwyg = "true";
defparam \inst|char_count_[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneive_lcell_comb \inst|char_count_[1]~14 (
// Equation(s):
// \inst|char_count_[1]~14_combout  = (\inst|char_count_ [1] & (!\inst|char_count_[0]~13 )) # (!\inst|char_count_ [1] & ((\inst|char_count_[0]~13 ) # (GND)))
// \inst|char_count_[1]~15  = CARRY((!\inst|char_count_[0]~13 ) # (!\inst|char_count_ [1]))

	.dataa(gnd),
	.datab(\inst|char_count_ [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|char_count_[0]~13 ),
	.combout(\inst|char_count_[1]~14_combout ),
	.cout(\inst|char_count_[1]~15 ));
// synopsys translate_off
defparam \inst|char_count_[1]~14 .lut_mask = 16'h3C3F;
defparam \inst|char_count_[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N5
dffeas \inst|char_count_[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|char_count_[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan3~1_combout ),
	.sload(gnd),
	.ena(\inst|char_count_[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|char_count_ [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|char_count_[1] .is_wysiwyg = "true";
defparam \inst|char_count_[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneive_lcell_comb \inst|char_count_[2]~16 (
// Equation(s):
// \inst|char_count_[2]~16_combout  = (\inst|char_count_ [2] & (\inst|char_count_[1]~15  $ (GND))) # (!\inst|char_count_ [2] & (!\inst|char_count_[1]~15  & VCC))
// \inst|char_count_[2]~17  = CARRY((\inst|char_count_ [2] & !\inst|char_count_[1]~15 ))

	.dataa(\inst|char_count_ [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|char_count_[1]~15 ),
	.combout(\inst|char_count_[2]~16_combout ),
	.cout(\inst|char_count_[2]~17 ));
// synopsys translate_off
defparam \inst|char_count_[2]~16 .lut_mask = 16'hA50A;
defparam \inst|char_count_[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N7
dffeas \inst|char_count_[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|char_count_[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan3~1_combout ),
	.sload(gnd),
	.ena(\inst|char_count_[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|char_count_ [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|char_count_[2] .is_wysiwyg = "true";
defparam \inst|char_count_[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cycloneive_lcell_comb \inst|char_count_[3]~18 (
// Equation(s):
// \inst|char_count_[3]~18_combout  = (\inst|char_count_ [3] & (!\inst|char_count_[2]~17 )) # (!\inst|char_count_ [3] & ((\inst|char_count_[2]~17 ) # (GND)))
// \inst|char_count_[3]~19  = CARRY((!\inst|char_count_[2]~17 ) # (!\inst|char_count_ [3]))

	.dataa(gnd),
	.datab(\inst|char_count_ [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|char_count_[2]~17 ),
	.combout(\inst|char_count_[3]~18_combout ),
	.cout(\inst|char_count_[3]~19 ));
// synopsys translate_off
defparam \inst|char_count_[3]~18 .lut_mask = 16'h3C3F;
defparam \inst|char_count_[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N9
dffeas \inst|char_count_[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|char_count_[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan3~1_combout ),
	.sload(gnd),
	.ena(\inst|char_count_[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|char_count_ [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|char_count_[3] .is_wysiwyg = "true";
defparam \inst|char_count_[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneive_lcell_comb \inst|char_count_[4]~20 (
// Equation(s):
// \inst|char_count_[4]~20_combout  = (\inst|char_count_ [4] & (\inst|char_count_[3]~19  $ (GND))) # (!\inst|char_count_ [4] & (!\inst|char_count_[3]~19  & VCC))
// \inst|char_count_[4]~21  = CARRY((\inst|char_count_ [4] & !\inst|char_count_[3]~19 ))

	.dataa(\inst|char_count_ [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|char_count_[3]~19 ),
	.combout(\inst|char_count_[4]~20_combout ),
	.cout(\inst|char_count_[4]~21 ));
// synopsys translate_off
defparam \inst|char_count_[4]~20 .lut_mask = 16'hA50A;
defparam \inst|char_count_[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N11
dffeas \inst|char_count_[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|char_count_[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan3~1_combout ),
	.sload(gnd),
	.ena(\inst|char_count_[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|char_count_ [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|char_count_[4] .is_wysiwyg = "true";
defparam \inst|char_count_[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneive_lcell_comb \inst|char_count_[5]~22 (
// Equation(s):
// \inst|char_count_[5]~22_combout  = (\inst|char_count_ [5] & (!\inst|char_count_[4]~21 )) # (!\inst|char_count_ [5] & ((\inst|char_count_[4]~21 ) # (GND)))
// \inst|char_count_[5]~23  = CARRY((!\inst|char_count_[4]~21 ) # (!\inst|char_count_ [5]))

	.dataa(\inst|char_count_ [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|char_count_[4]~21 ),
	.combout(\inst|char_count_[5]~22_combout ),
	.cout(\inst|char_count_[5]~23 ));
// synopsys translate_off
defparam \inst|char_count_[5]~22 .lut_mask = 16'h5A5F;
defparam \inst|char_count_[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N13
dffeas \inst|char_count_[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|char_count_[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan3~1_combout ),
	.sload(gnd),
	.ena(\inst|char_count_[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|char_count_ [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|char_count_[5] .is_wysiwyg = "true";
defparam \inst|char_count_[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cycloneive_lcell_comb \inst|char_count_[6]~24 (
// Equation(s):
// \inst|char_count_[6]~24_combout  = (\inst|char_count_ [6] & (\inst|char_count_[5]~23  $ (GND))) # (!\inst|char_count_ [6] & (!\inst|char_count_[5]~23  & VCC))
// \inst|char_count_[6]~25  = CARRY((\inst|char_count_ [6] & !\inst|char_count_[5]~23 ))

	.dataa(gnd),
	.datab(\inst|char_count_ [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|char_count_[5]~23 ),
	.combout(\inst|char_count_[6]~24_combout ),
	.cout(\inst|char_count_[6]~25 ));
// synopsys translate_off
defparam \inst|char_count_[6]~24 .lut_mask = 16'hC30C;
defparam \inst|char_count_[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N15
dffeas \inst|char_count_[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|char_count_[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan3~1_combout ),
	.sload(gnd),
	.ena(\inst|char_count_[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|char_count_ [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|char_count_[6] .is_wysiwyg = "true";
defparam \inst|char_count_[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cycloneive_lcell_comb \inst|char_count_[7]~26 (
// Equation(s):
// \inst|char_count_[7]~26_combout  = (\inst|char_count_ [7] & (!\inst|char_count_[6]~25 )) # (!\inst|char_count_ [7] & ((\inst|char_count_[6]~25 ) # (GND)))
// \inst|char_count_[7]~27  = CARRY((!\inst|char_count_[6]~25 ) # (!\inst|char_count_ [7]))

	.dataa(gnd),
	.datab(\inst|char_count_ [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|char_count_[6]~25 ),
	.combout(\inst|char_count_[7]~26_combout ),
	.cout(\inst|char_count_[7]~27 ));
// synopsys translate_off
defparam \inst|char_count_[7]~26 .lut_mask = 16'h3C3F;
defparam \inst|char_count_[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N17
dffeas \inst|char_count_[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|char_count_[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan3~1_combout ),
	.sload(gnd),
	.ena(\inst|char_count_[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|char_count_ [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|char_count_[7] .is_wysiwyg = "true";
defparam \inst|char_count_[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N18
cycloneive_lcell_comb \inst|char_count_[8]~28 (
// Equation(s):
// \inst|char_count_[8]~28_combout  = (\inst|char_count_ [8] & (\inst|char_count_[7]~27  $ (GND))) # (!\inst|char_count_ [8] & (!\inst|char_count_[7]~27  & VCC))
// \inst|char_count_[8]~29  = CARRY((\inst|char_count_ [8] & !\inst|char_count_[7]~27 ))

	.dataa(gnd),
	.datab(\inst|char_count_ [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|char_count_[7]~27 ),
	.combout(\inst|char_count_[8]~28_combout ),
	.cout(\inst|char_count_[8]~29 ));
// synopsys translate_off
defparam \inst|char_count_[8]~28 .lut_mask = 16'hC30C;
defparam \inst|char_count_[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N19
dffeas \inst|char_count_[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|char_count_[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan3~1_combout ),
	.sload(gnd),
	.ena(\inst|char_count_[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|char_count_ [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|char_count_[8] .is_wysiwyg = "true";
defparam \inst|char_count_[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N20
cycloneive_lcell_comb \inst|char_count_[9]~31 (
// Equation(s):
// \inst|char_count_[9]~31_combout  = (\inst|char_count_ [9] & (!\inst|char_count_[8]~29 )) # (!\inst|char_count_ [9] & ((\inst|char_count_[8]~29 ) # (GND)))
// \inst|char_count_[9]~32  = CARRY((!\inst|char_count_[8]~29 ) # (!\inst|char_count_ [9]))

	.dataa(gnd),
	.datab(\inst|char_count_ [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|char_count_[8]~29 ),
	.combout(\inst|char_count_[9]~31_combout ),
	.cout(\inst|char_count_[9]~32 ));
// synopsys translate_off
defparam \inst|char_count_[9]~31 .lut_mask = 16'h3C3F;
defparam \inst|char_count_[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N21
dffeas \inst|char_count_[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|char_count_[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan3~1_combout ),
	.sload(gnd),
	.ena(\inst|char_count_[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|char_count_ [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|char_count_[9] .is_wysiwyg = "true";
defparam \inst|char_count_[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneive_lcell_comb \inst|char_count_[10]~33 (
// Equation(s):
// \inst|char_count_[10]~33_combout  = (\inst|char_count_ [10] & (\inst|char_count_[9]~32  $ (GND))) # (!\inst|char_count_ [10] & (!\inst|char_count_[9]~32  & VCC))
// \inst|char_count_[10]~34  = CARRY((\inst|char_count_ [10] & !\inst|char_count_[9]~32 ))

	.dataa(\inst|char_count_ [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|char_count_[9]~32 ),
	.combout(\inst|char_count_[10]~33_combout ),
	.cout(\inst|char_count_[10]~34 ));
// synopsys translate_off
defparam \inst|char_count_[10]~33 .lut_mask = 16'hA50A;
defparam \inst|char_count_[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N23
dffeas \inst|char_count_[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|char_count_[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan3~1_combout ),
	.sload(gnd),
	.ena(\inst|char_count_[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|char_count_ [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|char_count_[10] .is_wysiwyg = "true";
defparam \inst|char_count_[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N24
cycloneive_lcell_comb \inst|char_count_[11]~35 (
// Equation(s):
// \inst|char_count_[11]~35_combout  = \inst|char_count_ [11] $ (\inst|char_count_[10]~34 )

	.dataa(gnd),
	.datab(\inst|char_count_ [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|char_count_[10]~34 ),
	.combout(\inst|char_count_[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|char_count_[11]~35 .lut_mask = 16'h3C3C;
defparam \inst|char_count_[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y10_N25
dffeas \inst|char_count_[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|char_count_[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan3~1_combout ),
	.sload(gnd),
	.ena(\inst|char_count_[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|char_count_ [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|char_count_[11] .is_wysiwyg = "true";
defparam \inst|char_count_[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneive_lcell_comb \inst7|bmp_adress[11]~8 (
// Equation(s):
// \inst7|bmp_adress[11]~8_combout  = (!\inst|char_count_ [9] & (!\inst|char_count_ [11] & (!\inst|char_count_ [10] & !\inst|char_count_ [8])))

	.dataa(\inst|char_count_ [9]),
	.datab(\inst|char_count_ [11]),
	.datac(\inst|char_count_ [10]),
	.datad(\inst|char_count_ [8]),
	.cin(gnd),
	.combout(\inst7|bmp_adress[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress[11]~8 .lut_mask = 16'h0001;
defparam \inst7|bmp_adress[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \inst7|bmp_adress[11]~25 (
// Equation(s):
// \inst7|bmp_adress[11]~25_combout  = (\inst|char_count_ [7]) # ((!\inst|char_count_ [5]) # (!\inst7|bmp_adress[11]~8_combout ))

	.dataa(\inst|char_count_ [7]),
	.datab(gnd),
	.datac(\inst7|bmp_adress[11]~8_combout ),
	.datad(\inst|char_count_ [5]),
	.cin(gnd),
	.combout(\inst7|bmp_adress[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress[11]~25 .lut_mask = 16'hAFFF;
defparam \inst7|bmp_adress[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \inst7|bmp_adress[11]~26 (
// Equation(s):
// \inst7|bmp_adress[11]~26_combout  = (!\inst|char_count_ [7] & (\inst7|bmp_adress[11]~8_combout  & (\inst|char_count_ [6] $ (\inst|char_count_ [5]))))

	.dataa(\inst|char_count_ [7]),
	.datab(\inst|char_count_ [6]),
	.datac(\inst7|bmp_adress[11]~8_combout ),
	.datad(\inst|char_count_ [5]),
	.cin(gnd),
	.combout(\inst7|bmp_adress[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress[11]~26 .lut_mask = 16'h1040;
defparam \inst7|bmp_adress[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N11
dffeas \inst7|loc_cnt[19] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|cnt5 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[19] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N9
dffeas \inst7|loc_cnt[18] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|cnt5 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[18] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N7
dffeas \inst7|loc_cnt[17] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|cnt5 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[17] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \inst7|Add3~0 (
// Equation(s):
// \inst7|Add3~0_combout  = (\inst7|loc_cnt [17] & (\inst|line_count_ [0] $ (VCC))) # (!\inst7|loc_cnt [17] & (\inst|line_count_ [0] & VCC))
// \inst7|Add3~1  = CARRY((\inst7|loc_cnt [17] & \inst|line_count_ [0]))

	.dataa(\inst7|loc_cnt [17]),
	.datab(\inst|line_count_ [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|Add3~0_combout ),
	.cout(\inst7|Add3~1 ));
// synopsys translate_off
defparam \inst7|Add3~0 .lut_mask = 16'h6688;
defparam \inst7|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneive_lcell_comb \inst7|Add3~2 (
// Equation(s):
// \inst7|Add3~2_combout  = (\inst|line_count_ [1] & ((\inst7|loc_cnt [18] & (\inst7|Add3~1  & VCC)) # (!\inst7|loc_cnt [18] & (!\inst7|Add3~1 )))) # (!\inst|line_count_ [1] & ((\inst7|loc_cnt [18] & (!\inst7|Add3~1 )) # (!\inst7|loc_cnt [18] & 
// ((\inst7|Add3~1 ) # (GND)))))
// \inst7|Add3~3  = CARRY((\inst|line_count_ [1] & (!\inst7|loc_cnt [18] & !\inst7|Add3~1 )) # (!\inst|line_count_ [1] & ((!\inst7|Add3~1 ) # (!\inst7|loc_cnt [18]))))

	.dataa(\inst|line_count_ [1]),
	.datab(\inst7|loc_cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add3~1 ),
	.combout(\inst7|Add3~2_combout ),
	.cout(\inst7|Add3~3 ));
// synopsys translate_off
defparam \inst7|Add3~2 .lut_mask = 16'h9617;
defparam \inst7|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \inst7|Add3~4 (
// Equation(s):
// \inst7|Add3~4_combout  = ((\inst7|loc_cnt [19] $ (\inst7|Add7~0_combout  $ (!\inst7|Add3~3 )))) # (GND)
// \inst7|Add3~5  = CARRY((\inst7|loc_cnt [19] & ((\inst7|Add7~0_combout ) # (!\inst7|Add3~3 ))) # (!\inst7|loc_cnt [19] & (\inst7|Add7~0_combout  & !\inst7|Add3~3 )))

	.dataa(\inst7|loc_cnt [19]),
	.datab(\inst7|Add7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add3~3 ),
	.combout(\inst7|Add3~4_combout ),
	.cout(\inst7|Add3~5 ));
// synopsys translate_off
defparam \inst7|Add3~4 .lut_mask = 16'h698E;
defparam \inst7|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \inst7|Add3~6 (
// Equation(s):
// \inst7|Add3~6_combout  = (\inst7|Add7~2_combout  & (!\inst7|Add3~5 )) # (!\inst7|Add7~2_combout  & ((\inst7|Add3~5 ) # (GND)))
// \inst7|Add3~7  = CARRY((!\inst7|Add3~5 ) # (!\inst7|Add7~2_combout ))

	.dataa(gnd),
	.datab(\inst7|Add7~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add3~5 ),
	.combout(\inst7|Add3~6_combout ),
	.cout(\inst7|Add3~7 ));
// synopsys translate_off
defparam \inst7|Add3~6 .lut_mask = 16'h3C3F;
defparam \inst7|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneive_lcell_comb \inst7|Add3~8 (
// Equation(s):
// \inst7|Add3~8_combout  = (\inst7|Add7~4_combout  & (\inst7|Add3~7  $ (GND))) # (!\inst7|Add7~4_combout  & (!\inst7|Add3~7  & VCC))
// \inst7|Add3~9  = CARRY((\inst7|Add7~4_combout  & !\inst7|Add3~7 ))

	.dataa(\inst7|Add7~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add3~7 ),
	.combout(\inst7|Add3~8_combout ),
	.cout(\inst7|Add3~9 ));
// synopsys translate_off
defparam \inst7|Add3~8 .lut_mask = 16'hA50A;
defparam \inst7|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneive_lcell_comb \inst7|Add3~10 (
// Equation(s):
// \inst7|Add3~10_combout  = (\inst7|Add7~6_combout  & (!\inst7|Add3~9 )) # (!\inst7|Add7~6_combout  & ((\inst7|Add3~9 ) # (GND)))
// \inst7|Add3~11  = CARRY((!\inst7|Add3~9 ) # (!\inst7|Add7~6_combout ))

	.dataa(\inst7|Add7~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add3~9 ),
	.combout(\inst7|Add3~10_combout ),
	.cout(\inst7|Add3~11 ));
// synopsys translate_off
defparam \inst7|Add3~10 .lut_mask = 16'h5A5F;
defparam \inst7|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \inst7|Add3~12 (
// Equation(s):
// \inst7|Add3~12_combout  = (\inst7|Add7~8_combout  & (\inst7|Add3~11  $ (GND))) # (!\inst7|Add7~8_combout  & (!\inst7|Add3~11  & VCC))
// \inst7|Add3~13  = CARRY((\inst7|Add7~8_combout  & !\inst7|Add3~11 ))

	.dataa(\inst7|Add7~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add3~11 ),
	.combout(\inst7|Add3~12_combout ),
	.cout(\inst7|Add3~13 ));
// synopsys translate_off
defparam \inst7|Add3~12 .lut_mask = 16'hA50A;
defparam \inst7|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \inst7|Add3~14 (
// Equation(s):
// \inst7|Add3~14_combout  = \inst7|Add7~10_combout  $ (\inst7|Add3~13 )

	.dataa(gnd),
	.datab(\inst7|Add7~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst7|Add3~13 ),
	.combout(\inst7|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Add3~14 .lut_mask = 16'h3C3C;
defparam \inst7|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y11_N17
dffeas \inst7|loc_cnt[27] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|cnt7 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[27] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N15
dffeas \inst7|loc_cnt[26] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|cnt7 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[26] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N13
dffeas \inst7|loc_cnt[25] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|cnt7 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[25] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \inst7|Add1~0 (
// Equation(s):
// \inst7|Add1~0_combout  = (\inst7|loc_cnt [25] & (\inst|line_count_ [0] $ (VCC))) # (!\inst7|loc_cnt [25] & (\inst|line_count_ [0] & VCC))
// \inst7|Add1~1  = CARRY((\inst7|loc_cnt [25] & \inst|line_count_ [0]))

	.dataa(\inst7|loc_cnt [25]),
	.datab(\inst|line_count_ [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|Add1~0_combout ),
	.cout(\inst7|Add1~1 ));
// synopsys translate_off
defparam \inst7|Add1~0 .lut_mask = 16'h6688;
defparam \inst7|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \inst7|Add1~2 (
// Equation(s):
// \inst7|Add1~2_combout  = (\inst|line_count_ [1] & ((\inst7|loc_cnt [26] & (\inst7|Add1~1  & VCC)) # (!\inst7|loc_cnt [26] & (!\inst7|Add1~1 )))) # (!\inst|line_count_ [1] & ((\inst7|loc_cnt [26] & (!\inst7|Add1~1 )) # (!\inst7|loc_cnt [26] & 
// ((\inst7|Add1~1 ) # (GND)))))
// \inst7|Add1~3  = CARRY((\inst|line_count_ [1] & (!\inst7|loc_cnt [26] & !\inst7|Add1~1 )) # (!\inst|line_count_ [1] & ((!\inst7|Add1~1 ) # (!\inst7|loc_cnt [26]))))

	.dataa(\inst|line_count_ [1]),
	.datab(\inst7|loc_cnt [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add1~1 ),
	.combout(\inst7|Add1~2_combout ),
	.cout(\inst7|Add1~3 ));
// synopsys translate_off
defparam \inst7|Add1~2 .lut_mask = 16'h9617;
defparam \inst7|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \inst7|Add1~4 (
// Equation(s):
// \inst7|Add1~4_combout  = ((\inst7|Add7~0_combout  $ (\inst7|loc_cnt [27] $ (!\inst7|Add1~3 )))) # (GND)
// \inst7|Add1~5  = CARRY((\inst7|Add7~0_combout  & ((\inst7|loc_cnt [27]) # (!\inst7|Add1~3 ))) # (!\inst7|Add7~0_combout  & (\inst7|loc_cnt [27] & !\inst7|Add1~3 )))

	.dataa(\inst7|Add7~0_combout ),
	.datab(\inst7|loc_cnt [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add1~3 ),
	.combout(\inst7|Add1~4_combout ),
	.cout(\inst7|Add1~5 ));
// synopsys translate_off
defparam \inst7|Add1~4 .lut_mask = 16'h698E;
defparam \inst7|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \inst7|Add1~6 (
// Equation(s):
// \inst7|Add1~6_combout  = (\inst7|Add7~2_combout  & (!\inst7|Add1~5 )) # (!\inst7|Add7~2_combout  & ((\inst7|Add1~5 ) # (GND)))
// \inst7|Add1~7  = CARRY((!\inst7|Add1~5 ) # (!\inst7|Add7~2_combout ))

	.dataa(\inst7|Add7~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add1~5 ),
	.combout(\inst7|Add1~6_combout ),
	.cout(\inst7|Add1~7 ));
// synopsys translate_off
defparam \inst7|Add1~6 .lut_mask = 16'h5A5F;
defparam \inst7|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \inst7|Add1~8 (
// Equation(s):
// \inst7|Add1~8_combout  = (\inst7|Add7~4_combout  & (\inst7|Add1~7  $ (GND))) # (!\inst7|Add7~4_combout  & (!\inst7|Add1~7  & VCC))
// \inst7|Add1~9  = CARRY((\inst7|Add7~4_combout  & !\inst7|Add1~7 ))

	.dataa(gnd),
	.datab(\inst7|Add7~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add1~7 ),
	.combout(\inst7|Add1~8_combout ),
	.cout(\inst7|Add1~9 ));
// synopsys translate_off
defparam \inst7|Add1~8 .lut_mask = 16'hC30C;
defparam \inst7|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \inst7|Add1~10 (
// Equation(s):
// \inst7|Add1~10_combout  = (\inst7|Add7~6_combout  & (!\inst7|Add1~9 )) # (!\inst7|Add7~6_combout  & ((\inst7|Add1~9 ) # (GND)))
// \inst7|Add1~11  = CARRY((!\inst7|Add1~9 ) # (!\inst7|Add7~6_combout ))

	.dataa(gnd),
	.datab(\inst7|Add7~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add1~9 ),
	.combout(\inst7|Add1~10_combout ),
	.cout(\inst7|Add1~11 ));
// synopsys translate_off
defparam \inst7|Add1~10 .lut_mask = 16'h3C3F;
defparam \inst7|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \inst7|Add1~12 (
// Equation(s):
// \inst7|Add1~12_combout  = (\inst7|Add7~8_combout  & (\inst7|Add1~11  $ (GND))) # (!\inst7|Add7~8_combout  & (!\inst7|Add1~11  & VCC))
// \inst7|Add1~13  = CARRY((\inst7|Add7~8_combout  & !\inst7|Add1~11 ))

	.dataa(gnd),
	.datab(\inst7|Add7~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add1~11 ),
	.combout(\inst7|Add1~12_combout ),
	.cout(\inst7|Add1~13 ));
// synopsys translate_off
defparam \inst7|Add1~12 .lut_mask = 16'hC30C;
defparam \inst7|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \inst7|Add1~14 (
// Equation(s):
// \inst7|Add1~14_combout  = \inst7|Add1~13  $ (\inst7|Add7~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst7|Add7~10_combout ),
	.cin(\inst7|Add1~13 ),
	.combout(\inst7|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Add1~14 .lut_mask = 16'h0FF0;
defparam \inst7|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \inst7|bmp_adress~27 (
// Equation(s):
// \inst7|bmp_adress~27_combout  = (\inst7|bmp_adress[11]~25_combout  & (!\inst7|bmp_adress[11]~26_combout )) # (!\inst7|bmp_adress[11]~25_combout  & ((\inst7|bmp_adress[11]~26_combout  & ((\inst7|Add1~14_combout ))) # (!\inst7|bmp_adress[11]~26_combout  & 
// (\inst7|Add3~14_combout ))))

	.dataa(\inst7|bmp_adress[11]~25_combout ),
	.datab(\inst7|bmp_adress[11]~26_combout ),
	.datac(\inst7|Add3~14_combout ),
	.datad(\inst7|Add1~14_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~27 .lut_mask = 16'h7632;
defparam \inst7|bmp_adress~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N13
dffeas \inst7|loc_cnt[11] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|cnt3 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[11] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N11
dffeas \inst7|loc_cnt[10] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|cnt3 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[10] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N9
dffeas \inst7|loc_cnt[9] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|cnt3 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[9] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \inst7|Add5~0 (
// Equation(s):
// \inst7|Add5~0_combout  = (\inst|line_count_ [0] & (\inst7|loc_cnt [9] $ (VCC))) # (!\inst|line_count_ [0] & (\inst7|loc_cnt [9] & VCC))
// \inst7|Add5~1  = CARRY((\inst|line_count_ [0] & \inst7|loc_cnt [9]))

	.dataa(\inst|line_count_ [0]),
	.datab(\inst7|loc_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|Add5~0_combout ),
	.cout(\inst7|Add5~1 ));
// synopsys translate_off
defparam \inst7|Add5~0 .lut_mask = 16'h6688;
defparam \inst7|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \inst7|Add5~2 (
// Equation(s):
// \inst7|Add5~2_combout  = (\inst7|loc_cnt [10] & ((\inst|line_count_ [1] & (\inst7|Add5~1  & VCC)) # (!\inst|line_count_ [1] & (!\inst7|Add5~1 )))) # (!\inst7|loc_cnt [10] & ((\inst|line_count_ [1] & (!\inst7|Add5~1 )) # (!\inst|line_count_ [1] & 
// ((\inst7|Add5~1 ) # (GND)))))
// \inst7|Add5~3  = CARRY((\inst7|loc_cnt [10] & (!\inst|line_count_ [1] & !\inst7|Add5~1 )) # (!\inst7|loc_cnt [10] & ((!\inst7|Add5~1 ) # (!\inst|line_count_ [1]))))

	.dataa(\inst7|loc_cnt [10]),
	.datab(\inst|line_count_ [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add5~1 ),
	.combout(\inst7|Add5~2_combout ),
	.cout(\inst7|Add5~3 ));
// synopsys translate_off
defparam \inst7|Add5~2 .lut_mask = 16'h9617;
defparam \inst7|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \inst7|Add5~4 (
// Equation(s):
// \inst7|Add5~4_combout  = ((\inst7|loc_cnt [11] $ (\inst7|Add7~0_combout  $ (!\inst7|Add5~3 )))) # (GND)
// \inst7|Add5~5  = CARRY((\inst7|loc_cnt [11] & ((\inst7|Add7~0_combout ) # (!\inst7|Add5~3 ))) # (!\inst7|loc_cnt [11] & (\inst7|Add7~0_combout  & !\inst7|Add5~3 )))

	.dataa(\inst7|loc_cnt [11]),
	.datab(\inst7|Add7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add5~3 ),
	.combout(\inst7|Add5~4_combout ),
	.cout(\inst7|Add5~5 ));
// synopsys translate_off
defparam \inst7|Add5~4 .lut_mask = 16'h698E;
defparam \inst7|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \inst7|Add5~6 (
// Equation(s):
// \inst7|Add5~6_combout  = (\inst7|Add7~2_combout  & (!\inst7|Add5~5 )) # (!\inst7|Add7~2_combout  & ((\inst7|Add5~5 ) # (GND)))
// \inst7|Add5~7  = CARRY((!\inst7|Add5~5 ) # (!\inst7|Add7~2_combout ))

	.dataa(\inst7|Add7~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add5~5 ),
	.combout(\inst7|Add5~6_combout ),
	.cout(\inst7|Add5~7 ));
// synopsys translate_off
defparam \inst7|Add5~6 .lut_mask = 16'h5A5F;
defparam \inst7|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \inst7|Add5~8 (
// Equation(s):
// \inst7|Add5~8_combout  = (\inst7|Add7~4_combout  & (\inst7|Add5~7  $ (GND))) # (!\inst7|Add7~4_combout  & (!\inst7|Add5~7  & VCC))
// \inst7|Add5~9  = CARRY((\inst7|Add7~4_combout  & !\inst7|Add5~7 ))

	.dataa(gnd),
	.datab(\inst7|Add7~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add5~7 ),
	.combout(\inst7|Add5~8_combout ),
	.cout(\inst7|Add5~9 ));
// synopsys translate_off
defparam \inst7|Add5~8 .lut_mask = 16'hC30C;
defparam \inst7|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \inst7|Add5~10 (
// Equation(s):
// \inst7|Add5~10_combout  = (\inst7|Add7~6_combout  & (!\inst7|Add5~9 )) # (!\inst7|Add7~6_combout  & ((\inst7|Add5~9 ) # (GND)))
// \inst7|Add5~11  = CARRY((!\inst7|Add5~9 ) # (!\inst7|Add7~6_combout ))

	.dataa(\inst7|Add7~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add5~9 ),
	.combout(\inst7|Add5~10_combout ),
	.cout(\inst7|Add5~11 ));
// synopsys translate_off
defparam \inst7|Add5~10 .lut_mask = 16'h5A5F;
defparam \inst7|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \inst7|Add5~12 (
// Equation(s):
// \inst7|Add5~12_combout  = (\inst7|Add7~8_combout  & (\inst7|Add5~11  $ (GND))) # (!\inst7|Add7~8_combout  & (!\inst7|Add5~11  & VCC))
// \inst7|Add5~13  = CARRY((\inst7|Add7~8_combout  & !\inst7|Add5~11 ))

	.dataa(\inst7|Add7~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add5~11 ),
	.combout(\inst7|Add5~12_combout ),
	.cout(\inst7|Add5~13 ));
// synopsys translate_off
defparam \inst7|Add5~12 .lut_mask = 16'hA50A;
defparam \inst7|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \inst7|Add5~14 (
// Equation(s):
// \inst7|Add5~14_combout  = \inst7|Add5~13  $ (\inst7|Add7~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst7|Add7~10_combout ),
	.cin(\inst7|Add5~13 ),
	.combout(\inst7|Add5~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Add5~14 .lut_mask = 16'h0FF0;
defparam \inst7|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \inst7|bmp_adress[11]~28 (
// Equation(s):
// \inst7|bmp_adress[11]~28_combout  = ((\inst|char_count_ [5]) # (!\inst7|bmp_adress[11]~8_combout )) # (!\inst|char_count_ [7])

	.dataa(\inst|char_count_ [7]),
	.datab(gnd),
	.datac(\inst7|bmp_adress[11]~8_combout ),
	.datad(\inst|char_count_ [5]),
	.cin(gnd),
	.combout(\inst7|bmp_adress[11]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress[11]~28 .lut_mask = 16'hFF5F;
defparam \inst7|bmp_adress[11]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N11
dffeas \inst7|loc_cnt[3] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|cnt1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[3] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N9
dffeas \inst7|loc_cnt[2] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|cnt1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[2] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N7
dffeas \inst7|loc_cnt[1] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|cnt1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[1] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneive_lcell_comb \inst7|Add9~0 (
// Equation(s):
// \inst7|Add9~0_combout  = (\inst7|loc_cnt [1] & (\inst|line_count_ [0] $ (VCC))) # (!\inst7|loc_cnt [1] & (\inst|line_count_ [0] & VCC))
// \inst7|Add9~1  = CARRY((\inst7|loc_cnt [1] & \inst|line_count_ [0]))

	.dataa(\inst7|loc_cnt [1]),
	.datab(\inst|line_count_ [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|Add9~0_combout ),
	.cout(\inst7|Add9~1 ));
// synopsys translate_off
defparam \inst7|Add9~0 .lut_mask = 16'h6688;
defparam \inst7|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \inst7|Add9~2 (
// Equation(s):
// \inst7|Add9~2_combout  = (\inst|line_count_ [1] & ((\inst7|loc_cnt [2] & (\inst7|Add9~1  & VCC)) # (!\inst7|loc_cnt [2] & (!\inst7|Add9~1 )))) # (!\inst|line_count_ [1] & ((\inst7|loc_cnt [2] & (!\inst7|Add9~1 )) # (!\inst7|loc_cnt [2] & ((\inst7|Add9~1 ) 
// # (GND)))))
// \inst7|Add9~3  = CARRY((\inst|line_count_ [1] & (!\inst7|loc_cnt [2] & !\inst7|Add9~1 )) # (!\inst|line_count_ [1] & ((!\inst7|Add9~1 ) # (!\inst7|loc_cnt [2]))))

	.dataa(\inst|line_count_ [1]),
	.datab(\inst7|loc_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add9~1 ),
	.combout(\inst7|Add9~2_combout ),
	.cout(\inst7|Add9~3 ));
// synopsys translate_off
defparam \inst7|Add9~2 .lut_mask = 16'h9617;
defparam \inst7|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \inst7|Add9~4 (
// Equation(s):
// \inst7|Add9~4_combout  = ((\inst7|loc_cnt [3] $ (\inst7|Add7~0_combout  $ (!\inst7|Add9~3 )))) # (GND)
// \inst7|Add9~5  = CARRY((\inst7|loc_cnt [3] & ((\inst7|Add7~0_combout ) # (!\inst7|Add9~3 ))) # (!\inst7|loc_cnt [3] & (\inst7|Add7~0_combout  & !\inst7|Add9~3 )))

	.dataa(\inst7|loc_cnt [3]),
	.datab(\inst7|Add7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add9~3 ),
	.combout(\inst7|Add9~4_combout ),
	.cout(\inst7|Add9~5 ));
// synopsys translate_off
defparam \inst7|Add9~4 .lut_mask = 16'h698E;
defparam \inst7|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \inst7|Add9~6 (
// Equation(s):
// \inst7|Add9~6_combout  = (\inst7|Add7~2_combout  & (!\inst7|Add9~5 )) # (!\inst7|Add7~2_combout  & ((\inst7|Add9~5 ) # (GND)))
// \inst7|Add9~7  = CARRY((!\inst7|Add9~5 ) # (!\inst7|Add7~2_combout ))

	.dataa(\inst7|Add7~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add9~5 ),
	.combout(\inst7|Add9~6_combout ),
	.cout(\inst7|Add9~7 ));
// synopsys translate_off
defparam \inst7|Add9~6 .lut_mask = 16'h5A5F;
defparam \inst7|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneive_lcell_comb \inst7|Add9~8 (
// Equation(s):
// \inst7|Add9~8_combout  = (\inst7|Add7~4_combout  & (\inst7|Add9~7  $ (GND))) # (!\inst7|Add7~4_combout  & (!\inst7|Add9~7  & VCC))
// \inst7|Add9~9  = CARRY((\inst7|Add7~4_combout  & !\inst7|Add9~7 ))

	.dataa(gnd),
	.datab(\inst7|Add7~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add9~7 ),
	.combout(\inst7|Add9~8_combout ),
	.cout(\inst7|Add9~9 ));
// synopsys translate_off
defparam \inst7|Add9~8 .lut_mask = 16'hC30C;
defparam \inst7|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneive_lcell_comb \inst7|Add9~10 (
// Equation(s):
// \inst7|Add9~10_combout  = (\inst7|Add7~6_combout  & (!\inst7|Add9~9 )) # (!\inst7|Add7~6_combout  & ((\inst7|Add9~9 ) # (GND)))
// \inst7|Add9~11  = CARRY((!\inst7|Add9~9 ) # (!\inst7|Add7~6_combout ))

	.dataa(gnd),
	.datab(\inst7|Add7~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add9~9 ),
	.combout(\inst7|Add9~10_combout ),
	.cout(\inst7|Add9~11 ));
// synopsys translate_off
defparam \inst7|Add9~10 .lut_mask = 16'h3C3F;
defparam \inst7|Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneive_lcell_comb \inst7|Add9~12 (
// Equation(s):
// \inst7|Add9~12_combout  = (\inst7|Add7~8_combout  & (\inst7|Add9~11  $ (GND))) # (!\inst7|Add7~8_combout  & (!\inst7|Add9~11  & VCC))
// \inst7|Add9~13  = CARRY((\inst7|Add7~8_combout  & !\inst7|Add9~11 ))

	.dataa(gnd),
	.datab(\inst7|Add7~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add9~11 ),
	.combout(\inst7|Add9~12_combout ),
	.cout(\inst7|Add9~13 ));
// synopsys translate_off
defparam \inst7|Add9~12 .lut_mask = 16'hC30C;
defparam \inst7|Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \inst7|Add9~14 (
// Equation(s):
// \inst7|Add9~14_combout  = \inst7|Add9~13  $ (\inst7|Add7~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst7|Add7~10_combout ),
	.cin(\inst7|Add9~13 ),
	.combout(\inst7|Add9~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Add9~14 .lut_mask = 16'h0FF0;
defparam \inst7|Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N13
dffeas \inst7|loc_cnt[15] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|cnt4 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[15] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N11
dffeas \inst7|loc_cnt[14] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|cnt4 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[14] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N9
dffeas \inst7|loc_cnt[13] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|cnt4 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[13] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \inst7|Add4~0 (
// Equation(s):
// \inst7|Add4~0_combout  = (\inst|line_count_ [0] & (\inst7|loc_cnt [13] $ (VCC))) # (!\inst|line_count_ [0] & (\inst7|loc_cnt [13] & VCC))
// \inst7|Add4~1  = CARRY((\inst|line_count_ [0] & \inst7|loc_cnt [13]))

	.dataa(\inst|line_count_ [0]),
	.datab(\inst7|loc_cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|Add4~0_combout ),
	.cout(\inst7|Add4~1 ));
// synopsys translate_off
defparam \inst7|Add4~0 .lut_mask = 16'h6688;
defparam \inst7|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \inst7|Add4~2 (
// Equation(s):
// \inst7|Add4~2_combout  = (\inst7|loc_cnt [14] & ((\inst|line_count_ [1] & (\inst7|Add4~1  & VCC)) # (!\inst|line_count_ [1] & (!\inst7|Add4~1 )))) # (!\inst7|loc_cnt [14] & ((\inst|line_count_ [1] & (!\inst7|Add4~1 )) # (!\inst|line_count_ [1] & 
// ((\inst7|Add4~1 ) # (GND)))))
// \inst7|Add4~3  = CARRY((\inst7|loc_cnt [14] & (!\inst|line_count_ [1] & !\inst7|Add4~1 )) # (!\inst7|loc_cnt [14] & ((!\inst7|Add4~1 ) # (!\inst|line_count_ [1]))))

	.dataa(\inst7|loc_cnt [14]),
	.datab(\inst|line_count_ [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add4~1 ),
	.combout(\inst7|Add4~2_combout ),
	.cout(\inst7|Add4~3 ));
// synopsys translate_off
defparam \inst7|Add4~2 .lut_mask = 16'h9617;
defparam \inst7|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \inst7|Add4~4 (
// Equation(s):
// \inst7|Add4~4_combout  = ((\inst7|loc_cnt [15] $ (\inst7|Add7~0_combout  $ (!\inst7|Add4~3 )))) # (GND)
// \inst7|Add4~5  = CARRY((\inst7|loc_cnt [15] & ((\inst7|Add7~0_combout ) # (!\inst7|Add4~3 ))) # (!\inst7|loc_cnt [15] & (\inst7|Add7~0_combout  & !\inst7|Add4~3 )))

	.dataa(\inst7|loc_cnt [15]),
	.datab(\inst7|Add7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add4~3 ),
	.combout(\inst7|Add4~4_combout ),
	.cout(\inst7|Add4~5 ));
// synopsys translate_off
defparam \inst7|Add4~4 .lut_mask = 16'h698E;
defparam \inst7|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \inst7|Add4~6 (
// Equation(s):
// \inst7|Add4~6_combout  = (\inst7|Add7~2_combout  & (!\inst7|Add4~5 )) # (!\inst7|Add7~2_combout  & ((\inst7|Add4~5 ) # (GND)))
// \inst7|Add4~7  = CARRY((!\inst7|Add4~5 ) # (!\inst7|Add7~2_combout ))

	.dataa(gnd),
	.datab(\inst7|Add7~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add4~5 ),
	.combout(\inst7|Add4~6_combout ),
	.cout(\inst7|Add4~7 ));
// synopsys translate_off
defparam \inst7|Add4~6 .lut_mask = 16'h3C3F;
defparam \inst7|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \inst7|Add4~8 (
// Equation(s):
// \inst7|Add4~8_combout  = (\inst7|Add7~4_combout  & (\inst7|Add4~7  $ (GND))) # (!\inst7|Add7~4_combout  & (!\inst7|Add4~7  & VCC))
// \inst7|Add4~9  = CARRY((\inst7|Add7~4_combout  & !\inst7|Add4~7 ))

	.dataa(gnd),
	.datab(\inst7|Add7~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add4~7 ),
	.combout(\inst7|Add4~8_combout ),
	.cout(\inst7|Add4~9 ));
// synopsys translate_off
defparam \inst7|Add4~8 .lut_mask = 16'hC30C;
defparam \inst7|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \inst7|Add4~10 (
// Equation(s):
// \inst7|Add4~10_combout  = (\inst7|Add7~6_combout  & (!\inst7|Add4~9 )) # (!\inst7|Add7~6_combout  & ((\inst7|Add4~9 ) # (GND)))
// \inst7|Add4~11  = CARRY((!\inst7|Add4~9 ) # (!\inst7|Add7~6_combout ))

	.dataa(gnd),
	.datab(\inst7|Add7~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add4~9 ),
	.combout(\inst7|Add4~10_combout ),
	.cout(\inst7|Add4~11 ));
// synopsys translate_off
defparam \inst7|Add4~10 .lut_mask = 16'h3C3F;
defparam \inst7|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \inst7|Add4~12 (
// Equation(s):
// \inst7|Add4~12_combout  = (\inst7|Add7~8_combout  & (\inst7|Add4~11  $ (GND))) # (!\inst7|Add7~8_combout  & (!\inst7|Add4~11  & VCC))
// \inst7|Add4~13  = CARRY((\inst7|Add7~8_combout  & !\inst7|Add4~11 ))

	.dataa(gnd),
	.datab(\inst7|Add7~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add4~11 ),
	.combout(\inst7|Add4~12_combout ),
	.cout(\inst7|Add4~13 ));
// synopsys translate_off
defparam \inst7|Add4~12 .lut_mask = 16'hC30C;
defparam \inst7|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \inst7|Add4~14 (
// Equation(s):
// \inst7|Add4~14_combout  = \inst7|Add7~10_combout  $ (\inst7|Add4~13 )

	.dataa(\inst7|Add7~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst7|Add4~13 ),
	.combout(\inst7|Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Add4~14 .lut_mask = 16'h5A5A;
defparam \inst7|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \inst7|bmp_adress[11]~29 (
// Equation(s):
// \inst7|bmp_adress[11]~29_combout  = (\inst|char_count_ [7] & (!\inst|char_count_ [6] & \inst7|bmp_adress[11]~8_combout ))

	.dataa(\inst|char_count_ [7]),
	.datab(\inst|char_count_ [6]),
	.datac(\inst7|bmp_adress[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst7|bmp_adress[11]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress[11]~29 .lut_mask = 16'h2020;
defparam \inst7|bmp_adress[11]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N5
dffeas \inst7|loc_cnt[7] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|cnt2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[7] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N3
dffeas \inst7|loc_cnt[6] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|cnt2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[6] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N1
dffeas \inst7|loc_cnt[5] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|cnt2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[5] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \inst7|Add6~0 (
// Equation(s):
// \inst7|Add6~0_combout  = (\inst|line_count_ [0] & (\inst7|loc_cnt [5] $ (VCC))) # (!\inst|line_count_ [0] & (\inst7|loc_cnt [5] & VCC))
// \inst7|Add6~1  = CARRY((\inst|line_count_ [0] & \inst7|loc_cnt [5]))

	.dataa(\inst|line_count_ [0]),
	.datab(\inst7|loc_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|Add6~0_combout ),
	.cout(\inst7|Add6~1 ));
// synopsys translate_off
defparam \inst7|Add6~0 .lut_mask = 16'h6688;
defparam \inst7|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneive_lcell_comb \inst7|Add6~2 (
// Equation(s):
// \inst7|Add6~2_combout  = (\inst|line_count_ [1] & ((\inst7|loc_cnt [6] & (\inst7|Add6~1  & VCC)) # (!\inst7|loc_cnt [6] & (!\inst7|Add6~1 )))) # (!\inst|line_count_ [1] & ((\inst7|loc_cnt [6] & (!\inst7|Add6~1 )) # (!\inst7|loc_cnt [6] & ((\inst7|Add6~1 ) 
// # (GND)))))
// \inst7|Add6~3  = CARRY((\inst|line_count_ [1] & (!\inst7|loc_cnt [6] & !\inst7|Add6~1 )) # (!\inst|line_count_ [1] & ((!\inst7|Add6~1 ) # (!\inst7|loc_cnt [6]))))

	.dataa(\inst|line_count_ [1]),
	.datab(\inst7|loc_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add6~1 ),
	.combout(\inst7|Add6~2_combout ),
	.cout(\inst7|Add6~3 ));
// synopsys translate_off
defparam \inst7|Add6~2 .lut_mask = 16'h9617;
defparam \inst7|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \inst7|Add6~4 (
// Equation(s):
// \inst7|Add6~4_combout  = ((\inst7|Add7~0_combout  $ (\inst7|loc_cnt [7] $ (!\inst7|Add6~3 )))) # (GND)
// \inst7|Add6~5  = CARRY((\inst7|Add7~0_combout  & ((\inst7|loc_cnt [7]) # (!\inst7|Add6~3 ))) # (!\inst7|Add7~0_combout  & (\inst7|loc_cnt [7] & !\inst7|Add6~3 )))

	.dataa(\inst7|Add7~0_combout ),
	.datab(\inst7|loc_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add6~3 ),
	.combout(\inst7|Add6~4_combout ),
	.cout(\inst7|Add6~5 ));
// synopsys translate_off
defparam \inst7|Add6~4 .lut_mask = 16'h698E;
defparam \inst7|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneive_lcell_comb \inst7|Add6~6 (
// Equation(s):
// \inst7|Add6~6_combout  = (\inst7|Add7~2_combout  & (!\inst7|Add6~5 )) # (!\inst7|Add7~2_combout  & ((\inst7|Add6~5 ) # (GND)))
// \inst7|Add6~7  = CARRY((!\inst7|Add6~5 ) # (!\inst7|Add7~2_combout ))

	.dataa(gnd),
	.datab(\inst7|Add7~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add6~5 ),
	.combout(\inst7|Add6~6_combout ),
	.cout(\inst7|Add6~7 ));
// synopsys translate_off
defparam \inst7|Add6~6 .lut_mask = 16'h3C3F;
defparam \inst7|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneive_lcell_comb \inst7|Add6~8 (
// Equation(s):
// \inst7|Add6~8_combout  = (\inst7|Add7~4_combout  & (\inst7|Add6~7  $ (GND))) # (!\inst7|Add7~4_combout  & (!\inst7|Add6~7  & VCC))
// \inst7|Add6~9  = CARRY((\inst7|Add7~4_combout  & !\inst7|Add6~7 ))

	.dataa(gnd),
	.datab(\inst7|Add7~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add6~7 ),
	.combout(\inst7|Add6~8_combout ),
	.cout(\inst7|Add6~9 ));
// synopsys translate_off
defparam \inst7|Add6~8 .lut_mask = 16'hC30C;
defparam \inst7|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneive_lcell_comb \inst7|Add6~10 (
// Equation(s):
// \inst7|Add6~10_combout  = (\inst7|Add7~6_combout  & (!\inst7|Add6~9 )) # (!\inst7|Add7~6_combout  & ((\inst7|Add6~9 ) # (GND)))
// \inst7|Add6~11  = CARRY((!\inst7|Add6~9 ) # (!\inst7|Add7~6_combout ))

	.dataa(gnd),
	.datab(\inst7|Add7~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add6~9 ),
	.combout(\inst7|Add6~10_combout ),
	.cout(\inst7|Add6~11 ));
// synopsys translate_off
defparam \inst7|Add6~10 .lut_mask = 16'h3C3F;
defparam \inst7|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneive_lcell_comb \inst7|Add6~12 (
// Equation(s):
// \inst7|Add6~12_combout  = (\inst7|Add7~8_combout  & (\inst7|Add6~11  $ (GND))) # (!\inst7|Add7~8_combout  & (!\inst7|Add6~11  & VCC))
// \inst7|Add6~13  = CARRY((\inst7|Add7~8_combout  & !\inst7|Add6~11 ))

	.dataa(\inst7|Add7~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|Add6~11 ),
	.combout(\inst7|Add6~12_combout ),
	.cout(\inst7|Add6~13 ));
// synopsys translate_off
defparam \inst7|Add6~12 .lut_mask = 16'hA50A;
defparam \inst7|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cycloneive_lcell_comb \inst7|Add6~14 (
// Equation(s):
// \inst7|Add6~14_combout  = \inst7|Add6~13  $ (\inst7|Add7~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst7|Add7~10_combout ),
	.cin(\inst7|Add6~13 ),
	.combout(\inst7|Add6~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Add6~14 .lut_mask = 16'h0FF0;
defparam \inst7|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \inst7|bmp_adress~30 (
// Equation(s):
// \inst7|bmp_adress~30_combout  = (\inst7|bmp_adress[11]~28_combout  & (((!\inst7|bmp_adress[11]~29_combout )))) # (!\inst7|bmp_adress[11]~28_combout  & ((\inst7|bmp_adress[11]~29_combout  & (\inst7|Add4~14_combout )) # (!\inst7|bmp_adress[11]~29_combout  & 
// ((\inst7|Add6~14_combout )))))

	.dataa(\inst7|bmp_adress[11]~28_combout ),
	.datab(\inst7|Add4~14_combout ),
	.datac(\inst7|bmp_adress[11]~29_combout ),
	.datad(\inst7|Add6~14_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~30 .lut_mask = 16'h4F4A;
defparam \inst7|bmp_adress~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \inst7|bmp_adress~31 (
// Equation(s):
// \inst7|bmp_adress~31_combout  = (\inst7|bmp_adress[11]~28_combout  & ((\inst7|bmp_adress~30_combout  & ((\inst7|Add9~14_combout ))) # (!\inst7|bmp_adress~30_combout  & (\inst7|Add5~14_combout )))) # (!\inst7|bmp_adress[11]~28_combout  & 
// (((\inst7|bmp_adress~30_combout ))))

	.dataa(\inst7|Add5~14_combout ),
	.datab(\inst7|bmp_adress[11]~28_combout ),
	.datac(\inst7|Add9~14_combout ),
	.datad(\inst7|bmp_adress~30_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~31 .lut_mask = 16'hF388;
defparam \inst7|bmp_adress~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \inst7|bmp_adress~32 (
// Equation(s):
// \inst7|bmp_adress~32_combout  = (\inst7|bmp_adress[11]~25_combout  & ((\inst7|bmp_adress~27_combout  & ((\inst7|bmp_adress~31_combout ))) # (!\inst7|bmp_adress~27_combout  & (\inst7|Add2~14_combout )))) # (!\inst7|bmp_adress[11]~25_combout  & 
// (((\inst7|bmp_adress~27_combout ))))

	.dataa(\inst7|Add2~14_combout ),
	.datab(\inst7|bmp_adress[11]~25_combout ),
	.datac(\inst7|bmp_adress~27_combout ),
	.datad(\inst7|bmp_adress~31_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~32 .lut_mask = 16'hF838;
defparam \inst7|bmp_adress~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \inst7|LessThan1~0 (
// Equation(s):
// \inst7|LessThan1~0_combout  = (\inst|char_count_ [7]) # ((\inst|char_count_ [6]) # ((\inst|char_count_ [5]) # (!\inst7|bmp_adress[11]~8_combout )))

	.dataa(\inst|char_count_ [7]),
	.datab(\inst|char_count_ [6]),
	.datac(\inst7|bmp_adress[11]~8_combout ),
	.datad(\inst|char_count_ [5]),
	.cin(gnd),
	.combout(\inst7|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|LessThan1~0 .lut_mask = 16'hFFEF;
defparam \inst7|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N23
dffeas \inst7|bmp_adress[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|bmp_adress[13]~23_combout ),
	.asdata(\inst7|bmp_adress~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|LessThan1~0_combout ),
	.ena(\inst7|bmp_adress[11]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bmp_adress [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bmp_adress[13] .is_wysiwyg = "true";
defparam \inst7|bmp_adress[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cycloneive_lcell_comb \inst7|dx[0]~feeder (
// Equation(s):
// \inst7|dx[0]~feeder_combout  = \inst|char_count_ [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|char_count_ [0]),
	.cin(gnd),
	.combout(\inst7|dx[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dx[0]~feeder .lut_mask = 16'hFF00;
defparam \inst7|dx[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N31
dffeas \inst7|dx[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|dx[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|dx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|dx[0] .is_wysiwyg = "true";
defparam \inst7|dx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneive_lcell_comb \inst7|bmp_adress[0]~feeder (
// Equation(s):
// \inst7|bmp_adress[0]~feeder_combout  = \inst7|dx [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst7|dx [0]),
	.cin(gnd),
	.combout(\inst7|bmp_adress[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress[0]~feeder .lut_mask = 16'hFF00;
defparam \inst7|bmp_adress[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N13
dffeas \inst7|bmp_adress[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|bmp_adress[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|bmp_adress[11]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bmp_adress [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bmp_adress[0] .is_wysiwyg = "true";
defparam \inst7|bmp_adress[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N3
dffeas \inst7|dx[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|char_count_ [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|dx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|dx[1] .is_wysiwyg = "true";
defparam \inst7|dx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cycloneive_lcell_comb \inst7|bmp_adress[1]~feeder (
// Equation(s):
// \inst7|bmp_adress[1]~feeder_combout  = \inst7|dx [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst7|dx [1]),
	.cin(gnd),
	.combout(\inst7|bmp_adress[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress[1]~feeder .lut_mask = 16'hFF00;
defparam \inst7|bmp_adress[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N19
dffeas \inst7|bmp_adress[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|bmp_adress[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|bmp_adress[11]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bmp_adress [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bmp_adress[1] .is_wysiwyg = "true";
defparam \inst7|bmp_adress[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneive_lcell_comb \inst7|dx[2]~feeder (
// Equation(s):
// \inst7|dx[2]~feeder_combout  = \inst|char_count_ [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|char_count_ [2]),
	.cin(gnd),
	.combout(\inst7|dx[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dx[2]~feeder .lut_mask = 16'hFF00;
defparam \inst7|dx[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N29
dffeas \inst7|dx[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|dx[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|dx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|dx[2] .is_wysiwyg = "true";
defparam \inst7|dx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneive_lcell_comb \inst7|bmp_adress[2]~feeder (
// Equation(s):
// \inst7|bmp_adress[2]~feeder_combout  = \inst7|dx [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst7|dx [2]),
	.cin(gnd),
	.combout(\inst7|bmp_adress[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress[2]~feeder .lut_mask = 16'hFF00;
defparam \inst7|bmp_adress[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N21
dffeas \inst7|bmp_adress[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|bmp_adress[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|bmp_adress[11]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bmp_adress [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bmp_adress[2] .is_wysiwyg = "true";
defparam \inst7|bmp_adress[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneive_lcell_comb \inst7|dx[3]~feeder (
// Equation(s):
// \inst7|dx[3]~feeder_combout  = \inst|char_count_ [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|char_count_ [3]),
	.cin(gnd),
	.combout(\inst7|dx[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dx[3]~feeder .lut_mask = 16'hFF00;
defparam \inst7|dx[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N29
dffeas \inst7|dx[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|dx[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|dx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|dx[3] .is_wysiwyg = "true";
defparam \inst7|dx[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneive_lcell_comb \inst7|bmp_adress[3]~feeder (
// Equation(s):
// \inst7|bmp_adress[3]~feeder_combout  = \inst7|dx [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst7|dx [3]),
	.cin(gnd),
	.combout(\inst7|bmp_adress[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress[3]~feeder .lut_mask = 16'hFF00;
defparam \inst7|bmp_adress[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N11
dffeas \inst7|bmp_adress[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|bmp_adress[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|bmp_adress[11]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bmp_adress [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bmp_adress[3] .is_wysiwyg = "true";
defparam \inst7|bmp_adress[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneive_lcell_comb \inst7|dx[4]~feeder (
// Equation(s):
// \inst7|dx[4]~feeder_combout  = \inst|char_count_ [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|char_count_ [4]),
	.cin(gnd),
	.combout(\inst7|dx[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dx[4]~feeder .lut_mask = 16'hFF00;
defparam \inst7|dx[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N27
dffeas \inst7|dx[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|dx[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|dx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|dx[4] .is_wysiwyg = "true";
defparam \inst7|dx[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N17
dffeas \inst7|bmp_adress[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst7|dx [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|bmp_adress[11]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bmp_adress [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bmp_adress[4] .is_wysiwyg = "true";
defparam \inst7|bmp_adress[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneive_lcell_comb \inst7|loc_cnt[28]~feeder (
// Equation(s):
// \inst7|loc_cnt[28]~feeder_combout  = \inst1|cnt8 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|cnt8 [0]),
	.cin(gnd),
	.combout(\inst7|loc_cnt[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|loc_cnt[28]~feeder .lut_mask = 16'hFF00;
defparam \inst7|loc_cnt[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N31
dffeas \inst7|loc_cnt[28] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(\inst7|loc_cnt[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[28] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneive_lcell_comb \inst7|loc_cnt[16]~feeder (
// Equation(s):
// \inst7|loc_cnt[16]~feeder_combout  = \inst1|cnt5 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|cnt5 [0]),
	.cin(gnd),
	.combout(\inst7|loc_cnt[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|loc_cnt[16]~feeder .lut_mask = 16'hFF00;
defparam \inst7|loc_cnt[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N29
dffeas \inst7|loc_cnt[16] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(\inst7|loc_cnt[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[16] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
cycloneive_lcell_comb \inst7|loc_cnt[20]~feeder (
// Equation(s):
// \inst7|loc_cnt[20]~feeder_combout  = \inst1|cnt6 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|cnt6 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst7|loc_cnt[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|loc_cnt[20]~feeder .lut_mask = 16'hF0F0;
defparam \inst7|loc_cnt[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N25
dffeas \inst7|loc_cnt[20] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(\inst7|loc_cnt[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[20] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N3
dffeas \inst7|loc_cnt[24] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|cnt7 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[24] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \inst7|bmp_adress~33 (
// Equation(s):
// \inst7|bmp_adress~33_combout  = (\inst7|bmp_adress[11]~25_combout  & (((\inst7|loc_cnt [20])) # (!\inst7|bmp_adress[11]~26_combout ))) # (!\inst7|bmp_adress[11]~25_combout  & (\inst7|bmp_adress[11]~26_combout  & ((\inst7|loc_cnt [24]))))

	.dataa(\inst7|bmp_adress[11]~25_combout ),
	.datab(\inst7|bmp_adress[11]~26_combout ),
	.datac(\inst7|loc_cnt [20]),
	.datad(\inst7|loc_cnt [24]),
	.cin(gnd),
	.combout(\inst7|bmp_adress~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~33 .lut_mask = 16'hE6A2;
defparam \inst7|bmp_adress~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N21
dffeas \inst7|loc_cnt[4] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|cnt2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[4] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N1
dffeas \inst7|loc_cnt[0] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|cnt1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[0] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N3
dffeas \inst7|loc_cnt[12] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|cnt4 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[12] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \inst7|loc_cnt[8]~feeder (
// Equation(s):
// \inst7|loc_cnt[8]~feeder_combout  = \inst1|cnt3 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|cnt3 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst7|loc_cnt[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|loc_cnt[8]~feeder .lut_mask = 16'hF0F0;
defparam \inst7|loc_cnt[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N25
dffeas \inst7|loc_cnt[8] (
	.clk(\inst6|STROBE~clkctrl_outclk ),
	.d(\inst7|loc_cnt[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|loc_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|loc_cnt[8] .is_wysiwyg = "true";
defparam \inst7|loc_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \inst7|bmp_adress~34 (
// Equation(s):
// \inst7|bmp_adress~34_combout  = (\inst7|bmp_adress[11]~28_combout  & (((\inst7|loc_cnt [8])) # (!\inst7|bmp_adress[11]~29_combout ))) # (!\inst7|bmp_adress[11]~28_combout  & (\inst7|bmp_adress[11]~29_combout  & (\inst7|loc_cnt [12])))

	.dataa(\inst7|bmp_adress[11]~28_combout ),
	.datab(\inst7|bmp_adress[11]~29_combout ),
	.datac(\inst7|loc_cnt [12]),
	.datad(\inst7|loc_cnt [8]),
	.cin(gnd),
	.combout(\inst7|bmp_adress~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~34 .lut_mask = 16'hEA62;
defparam \inst7|bmp_adress~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \inst7|bmp_adress~35 (
// Equation(s):
// \inst7|bmp_adress~35_combout  = (\inst7|bmp_adress[11]~29_combout  & (((\inst7|bmp_adress~34_combout )))) # (!\inst7|bmp_adress[11]~29_combout  & ((\inst7|bmp_adress~34_combout  & ((\inst7|loc_cnt [0]))) # (!\inst7|bmp_adress~34_combout  & (\inst7|loc_cnt 
// [4]))))

	.dataa(\inst7|loc_cnt [4]),
	.datab(\inst7|bmp_adress[11]~29_combout ),
	.datac(\inst7|loc_cnt [0]),
	.datad(\inst7|bmp_adress~34_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~35 .lut_mask = 16'hFC22;
defparam \inst7|bmp_adress~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \inst7|bmp_adress~36 (
// Equation(s):
// \inst7|bmp_adress~36_combout  = (\inst7|bmp_adress[11]~26_combout  & (((\inst7|bmp_adress~33_combout )))) # (!\inst7|bmp_adress[11]~26_combout  & ((\inst7|bmp_adress~33_combout  & ((\inst7|bmp_adress~35_combout ))) # (!\inst7|bmp_adress~33_combout  & 
// (\inst7|loc_cnt [16]))))

	.dataa(\inst7|loc_cnt [16]),
	.datab(\inst7|bmp_adress[11]~26_combout ),
	.datac(\inst7|bmp_adress~33_combout ),
	.datad(\inst7|bmp_adress~35_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~36 .lut_mask = 16'hF2C2;
defparam \inst7|bmp_adress~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \inst7|bmp_adress~37 (
// Equation(s):
// \inst7|bmp_adress~37_combout  = (\inst7|LessThan1~0_combout  & ((\inst7|bmp_adress~36_combout ))) # (!\inst7|LessThan1~0_combout  & (\inst7|loc_cnt [28]))

	.dataa(\inst7|LessThan1~0_combout ),
	.datab(\inst7|loc_cnt [28]),
	.datac(gnd),
	.datad(\inst7|bmp_adress~36_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~37 .lut_mask = 16'hEE44;
defparam \inst7|bmp_adress~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N29
dffeas \inst7|bmp_adress[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|bmp_adress~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|bmp_adress[11]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bmp_adress [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bmp_adress[5] .is_wysiwyg = "true";
defparam \inst7|bmp_adress[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \inst7|bmp_adress~38 (
// Equation(s):
// \inst7|bmp_adress~38_combout  = (\inst7|bmp_adress[11]~25_combout  & (!\inst7|bmp_adress[11]~26_combout )) # (!\inst7|bmp_adress[11]~25_combout  & ((\inst7|bmp_adress[11]~26_combout  & (\inst7|Add1~0_combout )) # (!\inst7|bmp_adress[11]~26_combout  & 
// ((\inst7|Add3~0_combout )))))

	.dataa(\inst7|bmp_adress[11]~25_combout ),
	.datab(\inst7|bmp_adress[11]~26_combout ),
	.datac(\inst7|Add1~0_combout ),
	.datad(\inst7|Add3~0_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~38 .lut_mask = 16'h7362;
defparam \inst7|bmp_adress~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \inst7|bmp_adress~39 (
// Equation(s):
// \inst7|bmp_adress~39_combout  = (\inst7|bmp_adress[11]~29_combout  & (\inst7|Add4~0_combout  & ((!\inst7|bmp_adress[11]~28_combout )))) # (!\inst7|bmp_adress[11]~29_combout  & (((\inst7|Add6~0_combout ) # (\inst7|bmp_adress[11]~28_combout ))))

	.dataa(\inst7|bmp_adress[11]~29_combout ),
	.datab(\inst7|Add4~0_combout ),
	.datac(\inst7|Add6~0_combout ),
	.datad(\inst7|bmp_adress[11]~28_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~39 .lut_mask = 16'h55D8;
defparam \inst7|bmp_adress~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \inst7|bmp_adress~40 (
// Equation(s):
// \inst7|bmp_adress~40_combout  = (\inst7|bmp_adress[11]~28_combout  & ((\inst7|bmp_adress~39_combout  & (\inst7|Add9~0_combout )) # (!\inst7|bmp_adress~39_combout  & ((\inst7|Add5~0_combout ))))) # (!\inst7|bmp_adress[11]~28_combout  & 
// (((\inst7|bmp_adress~39_combout ))))

	.dataa(\inst7|Add9~0_combout ),
	.datab(\inst7|bmp_adress[11]~28_combout ),
	.datac(\inst7|bmp_adress~39_combout ),
	.datad(\inst7|Add5~0_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~40 .lut_mask = 16'hBCB0;
defparam \inst7|bmp_adress~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \inst7|bmp_adress~41 (
// Equation(s):
// \inst7|bmp_adress~41_combout  = (\inst7|bmp_adress[11]~25_combout  & ((\inst7|bmp_adress~38_combout  & ((\inst7|bmp_adress~40_combout ))) # (!\inst7|bmp_adress~38_combout  & (\inst7|Add2~0_combout )))) # (!\inst7|bmp_adress[11]~25_combout  & 
// (\inst7|bmp_adress~38_combout ))

	.dataa(\inst7|bmp_adress[11]~25_combout ),
	.datab(\inst7|bmp_adress~38_combout ),
	.datac(\inst7|Add2~0_combout ),
	.datad(\inst7|bmp_adress~40_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~41 .lut_mask = 16'hEC64;
defparam \inst7|bmp_adress~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N9
dffeas \inst7|bmp_adress[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|bmp_adress[6]~9_combout ),
	.asdata(\inst7|bmp_adress~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|LessThan1~0_combout ),
	.ena(\inst7|bmp_adress[11]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bmp_adress [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bmp_adress[6] .is_wysiwyg = "true";
defparam \inst7|bmp_adress[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \inst7|bmp_adress~43 (
// Equation(s):
// \inst7|bmp_adress~43_combout  = (\inst7|bmp_adress[11]~29_combout  & ((\inst7|bmp_adress[11]~28_combout  & (\inst7|Add5~2_combout )) # (!\inst7|bmp_adress[11]~28_combout  & ((\inst7|Add4~2_combout ))))) # (!\inst7|bmp_adress[11]~29_combout  & 
// (\inst7|bmp_adress[11]~28_combout ))

	.dataa(\inst7|bmp_adress[11]~29_combout ),
	.datab(\inst7|bmp_adress[11]~28_combout ),
	.datac(\inst7|Add5~2_combout ),
	.datad(\inst7|Add4~2_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~43 .lut_mask = 16'hE6C4;
defparam \inst7|bmp_adress~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \inst7|bmp_adress~44 (
// Equation(s):
// \inst7|bmp_adress~44_combout  = (\inst7|bmp_adress[11]~29_combout  & (((\inst7|bmp_adress~43_combout )))) # (!\inst7|bmp_adress[11]~29_combout  & ((\inst7|bmp_adress~43_combout  & ((\inst7|Add9~2_combout ))) # (!\inst7|bmp_adress~43_combout  & 
// (\inst7|Add6~2_combout ))))

	.dataa(\inst7|Add6~2_combout ),
	.datab(\inst7|bmp_adress[11]~29_combout ),
	.datac(\inst7|Add9~2_combout ),
	.datad(\inst7|bmp_adress~43_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~44 .lut_mask = 16'hFC22;
defparam \inst7|bmp_adress~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \inst7|bmp_adress~42 (
// Equation(s):
// \inst7|bmp_adress~42_combout  = (\inst7|bmp_adress[11]~25_combout  & (((\inst7|Add2~2_combout )) # (!\inst7|bmp_adress[11]~26_combout ))) # (!\inst7|bmp_adress[11]~25_combout  & (\inst7|bmp_adress[11]~26_combout  & (\inst7|Add1~2_combout )))

	.dataa(\inst7|bmp_adress[11]~25_combout ),
	.datab(\inst7|bmp_adress[11]~26_combout ),
	.datac(\inst7|Add1~2_combout ),
	.datad(\inst7|Add2~2_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~42 .lut_mask = 16'hEA62;
defparam \inst7|bmp_adress~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \inst7|bmp_adress~45 (
// Equation(s):
// \inst7|bmp_adress~45_combout  = (\inst7|bmp_adress[11]~26_combout  & (((\inst7|bmp_adress~42_combout )))) # (!\inst7|bmp_adress[11]~26_combout  & ((\inst7|bmp_adress~42_combout  & ((\inst7|bmp_adress~44_combout ))) # (!\inst7|bmp_adress~42_combout  & 
// (\inst7|Add3~2_combout ))))

	.dataa(\inst7|Add3~2_combout ),
	.datab(\inst7|bmp_adress[11]~26_combout ),
	.datac(\inst7|bmp_adress~44_combout ),
	.datad(\inst7|bmp_adress~42_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~45 .lut_mask = 16'hFC22;
defparam \inst7|bmp_adress~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N11
dffeas \inst7|bmp_adress[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|bmp_adress[7]~11_combout ),
	.asdata(\inst7|bmp_adress~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|LessThan1~0_combout ),
	.ena(\inst7|bmp_adress[11]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bmp_adress [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bmp_adress[7] .is_wysiwyg = "true";
defparam \inst7|bmp_adress[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \inst7|bmp_adress~46 (
// Equation(s):
// \inst7|bmp_adress~46_combout  = (\inst7|bmp_adress[11]~25_combout  & (!\inst7|bmp_adress[11]~26_combout )) # (!\inst7|bmp_adress[11]~25_combout  & ((\inst7|bmp_adress[11]~26_combout  & ((\inst7|Add1~4_combout ))) # (!\inst7|bmp_adress[11]~26_combout  & 
// (\inst7|Add3~4_combout ))))

	.dataa(\inst7|bmp_adress[11]~25_combout ),
	.datab(\inst7|bmp_adress[11]~26_combout ),
	.datac(\inst7|Add3~4_combout ),
	.datad(\inst7|Add1~4_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~46 .lut_mask = 16'h7632;
defparam \inst7|bmp_adress~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \inst7|bmp_adress~47 (
// Equation(s):
// \inst7|bmp_adress~47_combout  = (\inst7|bmp_adress[11]~29_combout  & (!\inst7|bmp_adress[11]~28_combout  & (\inst7|Add4~4_combout ))) # (!\inst7|bmp_adress[11]~29_combout  & ((\inst7|bmp_adress[11]~28_combout ) # ((\inst7|Add6~4_combout ))))

	.dataa(\inst7|bmp_adress[11]~29_combout ),
	.datab(\inst7|bmp_adress[11]~28_combout ),
	.datac(\inst7|Add4~4_combout ),
	.datad(\inst7|Add6~4_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~47 .lut_mask = 16'h7564;
defparam \inst7|bmp_adress~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \inst7|bmp_adress~48 (
// Equation(s):
// \inst7|bmp_adress~48_combout  = (\inst7|bmp_adress[11]~28_combout  & ((\inst7|bmp_adress~47_combout  & ((\inst7|Add9~4_combout ))) # (!\inst7|bmp_adress~47_combout  & (\inst7|Add5~4_combout )))) # (!\inst7|bmp_adress[11]~28_combout  & 
// (((\inst7|bmp_adress~47_combout ))))

	.dataa(\inst7|Add5~4_combout ),
	.datab(\inst7|bmp_adress[11]~28_combout ),
	.datac(\inst7|bmp_adress~47_combout ),
	.datad(\inst7|Add9~4_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~48 .lut_mask = 16'hF838;
defparam \inst7|bmp_adress~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \inst7|bmp_adress~49 (
// Equation(s):
// \inst7|bmp_adress~49_combout  = (\inst7|bmp_adress[11]~25_combout  & ((\inst7|bmp_adress~46_combout  & ((\inst7|bmp_adress~48_combout ))) # (!\inst7|bmp_adress~46_combout  & (\inst7|Add2~4_combout )))) # (!\inst7|bmp_adress[11]~25_combout  & 
// (((\inst7|bmp_adress~46_combout ))))

	.dataa(\inst7|bmp_adress[11]~25_combout ),
	.datab(\inst7|Add2~4_combout ),
	.datac(\inst7|bmp_adress~46_combout ),
	.datad(\inst7|bmp_adress~48_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~49 .lut_mask = 16'hF858;
defparam \inst7|bmp_adress~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N13
dffeas \inst7|bmp_adress[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|bmp_adress[8]~13_combout ),
	.asdata(\inst7|bmp_adress~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|LessThan1~0_combout ),
	.ena(\inst7|bmp_adress[11]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bmp_adress [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bmp_adress[8] .is_wysiwyg = "true";
defparam \inst7|bmp_adress[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \inst7|bmp_adress~51 (
// Equation(s):
// \inst7|bmp_adress~51_combout  = (\inst7|bmp_adress[11]~28_combout  & (((\inst7|Add5~6_combout )) # (!\inst7|bmp_adress[11]~29_combout ))) # (!\inst7|bmp_adress[11]~28_combout  & (\inst7|bmp_adress[11]~29_combout  & (\inst7|Add4~6_combout )))

	.dataa(\inst7|bmp_adress[11]~28_combout ),
	.datab(\inst7|bmp_adress[11]~29_combout ),
	.datac(\inst7|Add4~6_combout ),
	.datad(\inst7|Add5~6_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~51 .lut_mask = 16'hEA62;
defparam \inst7|bmp_adress~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \inst7|bmp_adress~52 (
// Equation(s):
// \inst7|bmp_adress~52_combout  = (\inst7|bmp_adress[11]~29_combout  & (((\inst7|bmp_adress~51_combout )))) # (!\inst7|bmp_adress[11]~29_combout  & ((\inst7|bmp_adress~51_combout  & ((\inst7|Add9~6_combout ))) # (!\inst7|bmp_adress~51_combout  & 
// (\inst7|Add6~6_combout ))))

	.dataa(\inst7|Add6~6_combout ),
	.datab(\inst7|bmp_adress[11]~29_combout ),
	.datac(\inst7|Add9~6_combout ),
	.datad(\inst7|bmp_adress~51_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~52 .lut_mask = 16'hFC22;
defparam \inst7|bmp_adress~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \inst7|bmp_adress~50 (
// Equation(s):
// \inst7|bmp_adress~50_combout  = (\inst7|bmp_adress[11]~25_combout  & (((\inst7|Add2~6_combout ) # (!\inst7|bmp_adress[11]~26_combout )))) # (!\inst7|bmp_adress[11]~25_combout  & (\inst7|Add1~6_combout  & ((\inst7|bmp_adress[11]~26_combout ))))

	.dataa(\inst7|bmp_adress[11]~25_combout ),
	.datab(\inst7|Add1~6_combout ),
	.datac(\inst7|Add2~6_combout ),
	.datad(\inst7|bmp_adress[11]~26_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~50 .lut_mask = 16'hE4AA;
defparam \inst7|bmp_adress~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \inst7|bmp_adress~53 (
// Equation(s):
// \inst7|bmp_adress~53_combout  = (\inst7|bmp_adress[11]~26_combout  & (((\inst7|bmp_adress~50_combout )))) # (!\inst7|bmp_adress[11]~26_combout  & ((\inst7|bmp_adress~50_combout  & ((\inst7|bmp_adress~52_combout ))) # (!\inst7|bmp_adress~50_combout  & 
// (\inst7|Add3~6_combout ))))

	.dataa(\inst7|Add3~6_combout ),
	.datab(\inst7|bmp_adress[11]~26_combout ),
	.datac(\inst7|bmp_adress~52_combout ),
	.datad(\inst7|bmp_adress~50_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~53 .lut_mask = 16'hFC22;
defparam \inst7|bmp_adress~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N15
dffeas \inst7|bmp_adress[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|bmp_adress[9]~15_combout ),
	.asdata(\inst7|bmp_adress~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|LessThan1~0_combout ),
	.ena(\inst7|bmp_adress[11]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bmp_adress [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bmp_adress[9] .is_wysiwyg = "true";
defparam \inst7|bmp_adress[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \inst7|bmp_adress~54 (
// Equation(s):
// \inst7|bmp_adress~54_combout  = (\inst7|bmp_adress[11]~26_combout  & (((!\inst7|bmp_adress[11]~25_combout  & \inst7|Add1~8_combout )))) # (!\inst7|bmp_adress[11]~26_combout  & ((\inst7|Add3~8_combout ) # ((\inst7|bmp_adress[11]~25_combout ))))

	.dataa(\inst7|Add3~8_combout ),
	.datab(\inst7|bmp_adress[11]~26_combout ),
	.datac(\inst7|bmp_adress[11]~25_combout ),
	.datad(\inst7|Add1~8_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~54 .lut_mask = 16'h3E32;
defparam \inst7|bmp_adress~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \inst7|bmp_adress~55 (
// Equation(s):
// \inst7|bmp_adress~55_combout  = (\inst7|bmp_adress[11]~29_combout  & (!\inst7|bmp_adress[11]~28_combout  & ((\inst7|Add4~8_combout )))) # (!\inst7|bmp_adress[11]~29_combout  & ((\inst7|bmp_adress[11]~28_combout ) # ((\inst7|Add6~8_combout ))))

	.dataa(\inst7|bmp_adress[11]~29_combout ),
	.datab(\inst7|bmp_adress[11]~28_combout ),
	.datac(\inst7|Add6~8_combout ),
	.datad(\inst7|Add4~8_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~55 .lut_mask = 16'h7654;
defparam \inst7|bmp_adress~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \inst7|bmp_adress~56 (
// Equation(s):
// \inst7|bmp_adress~56_combout  = (\inst7|bmp_adress[11]~28_combout  & ((\inst7|bmp_adress~55_combout  & ((\inst7|Add9~8_combout ))) # (!\inst7|bmp_adress~55_combout  & (\inst7|Add5~8_combout )))) # (!\inst7|bmp_adress[11]~28_combout  & 
// (((\inst7|bmp_adress~55_combout ))))

	.dataa(\inst7|Add5~8_combout ),
	.datab(\inst7|bmp_adress[11]~28_combout ),
	.datac(\inst7|Add9~8_combout ),
	.datad(\inst7|bmp_adress~55_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~56 .lut_mask = 16'hF388;
defparam \inst7|bmp_adress~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \inst7|bmp_adress~57 (
// Equation(s):
// \inst7|bmp_adress~57_combout  = (\inst7|bmp_adress~54_combout  & (((\inst7|bmp_adress~56_combout ) # (!\inst7|bmp_adress[11]~25_combout )))) # (!\inst7|bmp_adress~54_combout  & (\inst7|Add2~8_combout  & (\inst7|bmp_adress[11]~25_combout )))

	.dataa(\inst7|Add2~8_combout ),
	.datab(\inst7|bmp_adress~54_combout ),
	.datac(\inst7|bmp_adress[11]~25_combout ),
	.datad(\inst7|bmp_adress~56_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~57 .lut_mask = 16'hEC2C;
defparam \inst7|bmp_adress~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N17
dffeas \inst7|bmp_adress[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|bmp_adress[10]~17_combout ),
	.asdata(\inst7|bmp_adress~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|LessThan1~0_combout ),
	.ena(\inst7|bmp_adress[11]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bmp_adress [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bmp_adress[10] .is_wysiwyg = "true";
defparam \inst7|bmp_adress[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \inst7|bmp_adress~58 (
// Equation(s):
// \inst7|bmp_adress~58_combout  = (\inst7|bmp_adress[11]~25_combout  & (((\inst7|Add2~10_combout )) # (!\inst7|bmp_adress[11]~26_combout ))) # (!\inst7|bmp_adress[11]~25_combout  & (\inst7|bmp_adress[11]~26_combout  & ((\inst7|Add1~10_combout ))))

	.dataa(\inst7|bmp_adress[11]~25_combout ),
	.datab(\inst7|bmp_adress[11]~26_combout ),
	.datac(\inst7|Add2~10_combout ),
	.datad(\inst7|Add1~10_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~58 .lut_mask = 16'hE6A2;
defparam \inst7|bmp_adress~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \inst7|bmp_adress~59 (
// Equation(s):
// \inst7|bmp_adress~59_combout  = (\inst7|bmp_adress[11]~28_combout  & ((\inst7|Add5~10_combout ) # ((!\inst7|bmp_adress[11]~29_combout )))) # (!\inst7|bmp_adress[11]~28_combout  & (((\inst7|bmp_adress[11]~29_combout  & \inst7|Add4~10_combout ))))

	.dataa(\inst7|bmp_adress[11]~28_combout ),
	.datab(\inst7|Add5~10_combout ),
	.datac(\inst7|bmp_adress[11]~29_combout ),
	.datad(\inst7|Add4~10_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~59 .lut_mask = 16'hDA8A;
defparam \inst7|bmp_adress~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \inst7|bmp_adress~60 (
// Equation(s):
// \inst7|bmp_adress~60_combout  = (\inst7|bmp_adress[11]~29_combout  & (((\inst7|bmp_adress~59_combout )))) # (!\inst7|bmp_adress[11]~29_combout  & ((\inst7|bmp_adress~59_combout  & ((\inst7|Add9~10_combout ))) # (!\inst7|bmp_adress~59_combout  & 
// (\inst7|Add6~10_combout ))))

	.dataa(\inst7|bmp_adress[11]~29_combout ),
	.datab(\inst7|Add6~10_combout ),
	.datac(\inst7|Add9~10_combout ),
	.datad(\inst7|bmp_adress~59_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~60 .lut_mask = 16'hFA44;
defparam \inst7|bmp_adress~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \inst7|bmp_adress~61 (
// Equation(s):
// \inst7|bmp_adress~61_combout  = (\inst7|bmp_adress[11]~26_combout  & (((\inst7|bmp_adress~58_combout )))) # (!\inst7|bmp_adress[11]~26_combout  & ((\inst7|bmp_adress~58_combout  & ((\inst7|bmp_adress~60_combout ))) # (!\inst7|bmp_adress~58_combout  & 
// (\inst7|Add3~10_combout ))))

	.dataa(\inst7|Add3~10_combout ),
	.datab(\inst7|bmp_adress[11]~26_combout ),
	.datac(\inst7|bmp_adress~58_combout ),
	.datad(\inst7|bmp_adress~60_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~61 .lut_mask = 16'hF2C2;
defparam \inst7|bmp_adress~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N19
dffeas \inst7|bmp_adress[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|bmp_adress[11]~19_combout ),
	.asdata(\inst7|bmp_adress~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|LessThan1~0_combout ),
	.ena(\inst7|bmp_adress[11]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bmp_adress [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bmp_adress[11] .is_wysiwyg = "true";
defparam \inst7|bmp_adress[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \inst7|bmp_adress~62 (
// Equation(s):
// \inst7|bmp_adress~62_combout  = (\inst7|bmp_adress[11]~26_combout  & (\inst7|Add1~12_combout  & (!\inst7|bmp_adress[11]~25_combout ))) # (!\inst7|bmp_adress[11]~26_combout  & (((\inst7|bmp_adress[11]~25_combout ) # (\inst7|Add3~12_combout ))))

	.dataa(\inst7|Add1~12_combout ),
	.datab(\inst7|bmp_adress[11]~26_combout ),
	.datac(\inst7|bmp_adress[11]~25_combout ),
	.datad(\inst7|Add3~12_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~62 .lut_mask = 16'h3B38;
defparam \inst7|bmp_adress~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \inst7|bmp_adress~63 (
// Equation(s):
// \inst7|bmp_adress~63_combout  = (\inst7|bmp_adress[11]~29_combout  & (!\inst7|bmp_adress[11]~28_combout  & ((\inst7|Add4~12_combout )))) # (!\inst7|bmp_adress[11]~29_combout  & ((\inst7|bmp_adress[11]~28_combout ) # ((\inst7|Add6~12_combout ))))

	.dataa(\inst7|bmp_adress[11]~29_combout ),
	.datab(\inst7|bmp_adress[11]~28_combout ),
	.datac(\inst7|Add6~12_combout ),
	.datad(\inst7|Add4~12_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~63 .lut_mask = 16'h7654;
defparam \inst7|bmp_adress~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \inst7|bmp_adress~64 (
// Equation(s):
// \inst7|bmp_adress~64_combout  = (\inst7|bmp_adress[11]~28_combout  & ((\inst7|bmp_adress~63_combout  & ((\inst7|Add9~12_combout ))) # (!\inst7|bmp_adress~63_combout  & (\inst7|Add5~12_combout )))) # (!\inst7|bmp_adress[11]~28_combout  & 
// (((\inst7|bmp_adress~63_combout ))))

	.dataa(\inst7|Add5~12_combout ),
	.datab(\inst7|bmp_adress[11]~28_combout ),
	.datac(\inst7|Add9~12_combout ),
	.datad(\inst7|bmp_adress~63_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~64 .lut_mask = 16'hF388;
defparam \inst7|bmp_adress~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \inst7|bmp_adress~65 (
// Equation(s):
// \inst7|bmp_adress~65_combout  = (\inst7|bmp_adress[11]~25_combout  & ((\inst7|bmp_adress~62_combout  & ((\inst7|bmp_adress~64_combout ))) # (!\inst7|bmp_adress~62_combout  & (\inst7|Add2~12_combout )))) # (!\inst7|bmp_adress[11]~25_combout  & 
// (((\inst7|bmp_adress~62_combout ))))

	.dataa(\inst7|bmp_adress[11]~25_combout ),
	.datab(\inst7|Add2~12_combout ),
	.datac(\inst7|bmp_adress~62_combout ),
	.datad(\inst7|bmp_adress~64_combout ),
	.cin(gnd),
	.combout(\inst7|bmp_adress~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bmp_adress~65 .lut_mask = 16'hF858;
defparam \inst7|bmp_adress~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N21
dffeas \inst7|bmp_adress[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|bmp_adress[12]~21_combout ),
	.asdata(\inst7|bmp_adress~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|LessThan1~0_combout ),
	.ena(\inst7|bmp_adress[11]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bmp_adress [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bmp_adress[12] .is_wysiwyg = "true";
defparam \inst7|bmp_adress[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y6_N0
cycloneive_ram_block \inst5|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst7|bmp_adress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst7|bmp_adress [12],\inst7|bmp_adress [11],\inst7|bmp_adress [10],\inst7|bmp_adress [9],\inst7|bmp_adress [8],\inst7|bmp_adress [7],\inst7|bmp_adress [6],\inst7|bmp_adress [5],\inst7|bmp_adress [4],\inst7|bmp_adress [3],\inst7|bmp_adress [2],\inst7|bmp_adress [1],\inst7|bmp_adress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a47 .init_file = "./files/digit3.mif";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "digit:inst5|altsyncram:altsyncram_component|altsyncram_71a1:auto_generated|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 23;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 24;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFE01FFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFF80FFFFF838FFFFFFFFFFFFFFFFFFFFFF003FFFFC027FFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFE001FFFF0001FFFFFFFFFFFFFF01FFFFE001FFFF800BFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFC000FFFF0001FFFFFFFFFFFFFE807FFFC002FFFF0007FFFFFFFFFFFF8001FFFFFFFFFFFFFF7FFFFF80007FFF0003FFFFFFFFFFFFFC003FFFC000FFFE8005FFFFFFFFFFFF8005FF;
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \inst5|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst7|bmp_adress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst7|bmp_adress [12],\inst7|bmp_adress [11],\inst7|bmp_adress [10],\inst7|bmp_adress [9],\inst7|bmp_adress [8],\inst7|bmp_adress [7],\inst7|bmp_adress [6],\inst7|bmp_adress [5],\inst7|bmp_adress [4],\inst7|bmp_adress [3],\inst7|bmp_adress [2],\inst7|bmp_adress [1],\inst7|bmp_adress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a23 .init_file = "./files/digit3.mif";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "digit:inst5|altsyncram:altsyncram_component|altsyncram_71a1:auto_generated|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFF80007FFF4001FFFFFFFFFFFFFA003FFF8000FFFE0001FFFFFFFFFFFF4000FFFFFFFFFFFFFFFFFFFF80007FFF9801FFFFFFFFFFFFF4001FFF81C2FFFE0301FFFFFFFFFFFF0180FFFFFFFFFFFFFFFFFFFF41C07FFFE005FFFFFFFFFFFFF4001FFF81C1FFFE0781FFFFFFFFFFFF0180FFFFFFFFFFFFFFFFFFFF41C07FFFFF07FFFFFFFFFFFFF0101FFF01E3FFFE0781FFFFFFFFFFFF03C0FFFFFFFFFFFFFFFFFFFF41E17FFFFE0BFFFFFFFFFFFFF0381FFF000FFFFE0781FFFFFFFFFFFF03C0FFFFFFFFFFFFFFFFFFFF41E2FFFFFC07FFFFFFFFFFFFF8380FFF0003FFFE8781FFFFFFFFFFFF03C0FFFFFFFFFFFFFFFF7FFF81F1FFFFFC17FF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'hFFFFFFFFFFF8380FFF0001FFFF0783FFFFFFFFFFFF03C0FFFFFFFFFFFFFF7EFFFF80FFFFFFF80FFFFFFFFFFFFFF8380FFF0002FFFF0303FFFFFFFFFFFF43C0FFFFFFFFFFFFFFFFFFFFE00FFFFFF00FFFFFFFFFFFFFF0380FFF0000FFFF8007FFFFFFFFFFFF4180FFFFFFFFFFFFFFFFFFFFC017FFFFE01FFFFFFFFFFFFFF0380FFF0000FFFF8003FFFFFFFFFFFF8000FFFFFFFFFFFFEFFFFFFFC007FFFFD03FFFFFFFFFFFFFF0380FFF0180FFFF0003FFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFC017FFFF807FFFFFFFFFFFFFF0380FFF01C1FFFF0005FFFFFFFFFFFFC000FFFFFFFFFFFFFFBFFFFF800FFFFFA0FFFFFFFFFFFFFFF0380FFF41C1FFFE8001FF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'hFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFF800FFFFF40E1FFFFFFFFFFFFF0382FFF41C0FFFE8301FFFFFFFFFFFFE000FFFFFFFFFFFFFFFBFFFF80F0FFFF41C0FFFFFFFFFFFFF0382FFF41C0FFFE8301FFFFFFFFFFFFF002FFFFFFFFFFFFFFFBFFFF81E07FFF0180FFFFFFFFFFFFF0383FFFC1C0FFFE8301FFFFFFFFFFFF84C2FFFFFFFFFFFFFFFFFFFF81C17FFF0382FFFFFFFFFFFFF0383FFF81C0FFFF8305FFFFFFFFFFFF03C3FFFFFFFFFFFFFFFFFFFF81C17FFF0383FFFFFFFFFFFFF0381FFF81C2FFFF0307FFFFFFFFFFFF4381FFFFFFFFFFFFFFFFFFFFE1C0FFFF0381FFFFFFFFFFFFF0385FFFA001FFFF4003FFFFFFFFFFFF8005FFFFFFFFFFFFFFDFFF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'hFFC000FFFF0005FFFFFFFFFFFFF8385FFFC001FFFF800BFFFFFFFFFFFFA003FFFFFFFFFFFFFFFFFFFFD002FFFFC007FFFFFFFFFFFFF8003FFFC003FFFF8007FFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFE001FFFF800BFFFFFFFFFFFFF8003FFFE003FFFFC00FFFFFFFFFFFFFD007FFFFFFFFFFFFFFFFFFFFE003FFFFC017FFFFFFFFFFFFFC00FFFFF007FFFFE01FFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFF003FFFFE02FFFFFFFFFFFFFFE017FFFF81FFFFFF03FFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFF807FFFFF01FFFFFFFFFFFFFFE02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FF;
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N10
cycloneive_lcell_comb \inst5|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \inst5|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \inst7|bmp_adress [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst7|bmp_adress [13]),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \inst5|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N11
dffeas \inst5|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst5|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N16
cycloneive_lcell_comb \inst5|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \inst5|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \inst5|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \inst5|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N17
dffeas \inst5|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \inst5|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N20
cycloneive_lcell_comb \inst7|blue_out[3]~0 (
// Equation(s):
// \inst7|blue_out[3]~0_combout  = (\inst5|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst5|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # (!\inst5|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst5|altsyncram_component|auto_generated|ram_block1a23~portadataout )))

	.dataa(\inst5|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datab(\inst5|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(gnd),
	.datad(\inst5|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst7|blue_out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|blue_out[3]~0 .lut_mask = 16'hAACC;
defparam \inst7|blue_out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneive_lcell_comb \inst|blank~0 (
// Equation(s):
// \inst|blank~0_combout  = (!\inst|LessThan7~5_combout  & (!\inst|char_count [10] & (!\inst|char_count [11] & \inst|LessThan7~4_combout )))

	.dataa(\inst|LessThan7~5_combout ),
	.datab(\inst|char_count [10]),
	.datac(\inst|char_count [11]),
	.datad(\inst|LessThan7~4_combout ),
	.cin(gnd),
	.combout(\inst|blank~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|blank~0 .lut_mask = 16'h0100;
defparam \inst|blank~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N17
dffeas \inst|blank (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|blank~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|blank~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|blank .is_wysiwyg = "true";
defparam \inst|blank .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N29
dffeas \inst|line_count_[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|line_count [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|line_count_ [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|line_count_[10] .is_wysiwyg = "true";
defparam \inst|line_count_[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N15
dffeas \inst|line_count_[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|line_count [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|line_count_ [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|line_count_[11] .is_wysiwyg = "true";
defparam \inst|line_count_[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N21
dffeas \inst|line_count_[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|line_count [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|line_count_ [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|line_count_[9] .is_wysiwyg = "true";
defparam \inst|line_count_[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cycloneive_lcell_comb \inst7|blue_out[3]~5 (
// Equation(s):
// \inst7|blue_out[3]~5_combout  = ((\inst|line_count_ [10]) # ((\inst|line_count_ [11]) # (\inst|line_count_ [9]))) # (!\inst|blank~q )

	.dataa(\inst|blank~q ),
	.datab(\inst|line_count_ [10]),
	.datac(\inst|line_count_ [11]),
	.datad(\inst|line_count_ [9]),
	.cin(gnd),
	.combout(\inst7|blue_out[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|blue_out[3]~5 .lut_mask = 16'hFFFD;
defparam \inst7|blue_out[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N13
dffeas \inst|line_count_[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|line_count [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|line_count_ [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|line_count_[8] .is_wysiwyg = "true";
defparam \inst|line_count_[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneive_lcell_comb \inst7|blue_out[3]~4 (
// Equation(s):
// \inst7|blue_out[3]~4_combout  = (\inst|line_count_ [6]) # ((\inst|line_count_ [7]) # ((\inst|line_count_ [8]) # (\inst|line_count_ [5])))

	.dataa(\inst|line_count_ [6]),
	.datab(\inst|line_count_ [7]),
	.datac(\inst|line_count_ [8]),
	.datad(\inst|line_count_ [5]),
	.cin(gnd),
	.combout(\inst7|blue_out[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|blue_out[3]~4 .lut_mask = 16'hFFFE;
defparam \inst7|blue_out[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneive_lcell_comb \inst7|blue_out[3]~6 (
// Equation(s):
// \inst7|blue_out[3]~6_combout  = ((\inst7|blue_out[3]~5_combout ) # (\inst7|blue_out[3]~4_combout )) # (!\inst7|bmp_adress[11]~8_combout )

	.dataa(gnd),
	.datab(\inst7|bmp_adress[11]~8_combout ),
	.datac(\inst7|blue_out[3]~5_combout ),
	.datad(\inst7|blue_out[3]~4_combout ),
	.cin(gnd),
	.combout(\inst7|blue_out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|blue_out[3]~6 .lut_mask = 16'hFFF3;
defparam \inst7|blue_out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N21
dffeas \inst7|blue_out[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|blue_out[3]~0_combout ),
	.asdata(\inst|blank~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|blue_out[3]~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|blue_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|blue_out[3] .is_wysiwyg = "true";
defparam \inst7|blue_out[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y5_N0
cycloneive_ram_block \inst5|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst7|bmp_adress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst7|bmp_adress [12],\inst7|bmp_adress [11],\inst7|bmp_adress [10],\inst7|bmp_adress [9],\inst7|bmp_adress [8],\inst7|bmp_adress [7],\inst7|bmp_adress [6],\inst7|bmp_adress [5],\inst7|bmp_adress [4],\inst7|bmp_adress [3],\inst7|bmp_adress [2],\inst7|bmp_adress [1],\inst7|bmp_adress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a46 .init_file = "./files/digit3.mif";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "digit:inst5|altsyncram:altsyncram_component|altsyncram_71a1:auto_generated|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 22;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 24;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFF01FFFFFFFFFFFFFF83FFFFFFFFFFFFFF1FFFFFFFC07FFFF8C77FFFFFFFFFFFFFFFFFFFFF003FFFF8007FFFFFFFFFFFFF007FFFFFFFFFFFFE0FFFFFFF003FFFF0003FFFFFFFFFFFFFF83FFFFC005FFFF000BFFFFFFFFFFFFC01BFFFFFFFFFFFFE07FFFFFC000FFFF0003FFFFFFFFFFFFFC40FFFFC003FFFF0003FFFFFFFFFFFF800BFFFFFFFFFFFFE0FFFFFFE001FFFF0002FFFFFFFFFFFFFB007FFFC002FFFE8001FFFFFFFFFFFF8005FF;
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \inst5|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst7|bmp_adress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst7|bmp_adress [12],\inst7|bmp_adress [11],\inst7|bmp_adress [10],\inst7|bmp_adress [9],\inst7|bmp_adress [8],\inst7|bmp_adress [7],\inst7|bmp_adress [6],\inst7|bmp_adress [5],\inst7|bmp_adress [4],\inst7|bmp_adress [3],\inst7|bmp_adress [2],\inst7|bmp_adress [1],\inst7|bmp_adress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./files/digit3.mif";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "digit:inst5|altsyncram:altsyncram_component|altsyncram_71a1:auto_generated|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'hFFFFFFFFFFC07FFFFF80017FFF4003FFFFFFFFFFFFF8003FFF8002FFFE8001FFFFFFFFFFFF0001FFFFFFFFFFFF00003FFF40007FFF9C01FFFFFFFFFFFFF8001FFF80C1FFFE0301FFFFFFFFFFFF4000FFFFFFFFFFFF40003FFFC0C07FFFF005FFFFFFFFFFFFF4001FFF81C1FFFE0381FFFFFFFFFFFF03C0FFFFFFFFFFFFC0003FFF41E17FFFFF03FFFFFFFFFFFFF4381FFF81C7FFFE0781FFFFFFFFFFFF01C0FFFFFFFFFFFF80003FFF41E07FFFFE0BFFFFFFFFFFFFF8380FFF8317FFFE8781FFFFFFFFFFFF01C0FFFFFFFFFFFFE0003FFFC1E0FFFFFE0BFFFFFFFFFFFFF0381FFF8003FFFE8381FFFFEFFFFFFF01C0FFFFFFFFFFFFE000FFFFC1F3FFFFFC17FF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'hFFFFFFFFFFF0380FFF0001FFFF0383FFFFFFFFFFFF41C0FFFFFFFFFFFFE0C17FFF807FFFFFF80FFFFFFFFFFFFFF03C0FFF4001FFFF0383FFFFFFFFFFFF01C0FFFFFFFFFFFFE0C17FFF800FFFFFF03FFFFFFFFFFFFFF83C0FFF4001FFFF8007FFFFFFFFFFFFC1C0FFFFFFFFFFFFE0C0FFFFC007FFFFE01FFFFFFFFFFFFFF83C0FFF4000FFFF0007FFFFFFFFFFFF8081FFFFFFFFFFFFF0C2FFFFE007FFFFC03FFFFFFFFFFFFFF03C0FFF41C1FFFF0003FFFFFFFFFFFFA000FFFFFFFFFFFFE0C3FFFFC007FFFFA07FFFFFFFFFFFFFF03C2FFF43C0FFFE0003FFFFFFFFFFFF8000FFFFFFFFFFFFE0C1FFFFC017FFFF807FFFFFFFFFFFFFF03C2FFF03C0FFFE0005FF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'hFFFFFFFFFFC000FFFFFFFFFFFFE085FFFF801FFFFFC0F1FFFFFFFFFFFFF03C0FFFC3C3FFFE0305FFFFFFFFFFFFE002FFFFFFFFFFFFE007FFFF80F0FFFF01C1FFFFFFFFFFFFF03C1FFFC3C1FFFE8305FFFFFFFFFFFFF000FFFFFFFFFFFFE00FFFFF80E0FFFF41C2FFFFFFFFFFFFF03C0FFF43C0FFFF8305FFFFFFFFFFFF0642FFFFFFFFFFFFE00FFFFF81E07FFF8383FFFFFFFFFFFFF03C0FFFA3C2FFFF0307FFFFFFFFFFFF4380FFFFFFFFFFFFE017FFFFA1C0FFFF8380FFFFFFFFFFFFF03C3FFFE1C1FFFF0307FFFFFFFFFFFFC181FFFFFFFFFFFFE017FFFFA1C17FFF0183FFFFFFFFFFFFF0381FFFC003FFFF0003FFFFFFFFFFFFC101FFFFFFFFFFFFE02FFF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'hFFE000FFFF0001FFFFFFFFFFFFF0185FFFE005FFFFC00BFFFFFFFFFFFF8005FFFFFFFFFFFFE02FFFFFC002FFFF8005FFFFFFFFFFFFF8005FFFD001FFFFA017FFFFFFFFFFFFA003FFFFFFFFFFFFE01FFFFFC001FFFFC00BFFFFFFFFFFFFF800BFFFE007FFFFC00FFFFFFFFFFFFFC007FFFFFFFFFFFFE05FFFFFF005FFFFC017FFFFFFFFFFFFFC003FFFF007FFFFE00FFFFFFFFFFFFFE00FFFFFFFFFFFFFE03FFFFFF01FFFFFC02FFFFFFFFFFFFFFC007FFFFC0FFFFFF01FFFFFFFFFFFFFF00FFFFFFFFFFFFFF17FFFFFFC4FFFFFF0DFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFCFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFF01FF;
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N18
cycloneive_lcell_comb \inst7|blue_out[2]~1 (
// Equation(s):
// \inst7|blue_out[2]~1_combout  = (\inst5|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst5|altsyncram_component|auto_generated|ram_block1a46~portadataout )) # (!\inst5|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst5|altsyncram_component|auto_generated|ram_block1a22~portadataout )))

	.dataa(\inst5|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datab(\inst5|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(\inst5|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\inst7|blue_out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|blue_out[2]~1 .lut_mask = 16'hBB88;
defparam \inst7|blue_out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N19
dffeas \inst7|blue_out[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|blue_out[2]~1_combout ),
	.asdata(\inst|blank~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|blue_out[3]~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|blue_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|blue_out[2] .is_wysiwyg = "true";
defparam \inst7|blue_out[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \inst5|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst7|bmp_adress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst7|bmp_adress [12],\inst7|bmp_adress [11],\inst7|bmp_adress [10],\inst7|bmp_adress [9],\inst7|bmp_adress [8],\inst7|bmp_adress [7],\inst7|bmp_adress [6],\inst7|bmp_adress [5],\inst7|bmp_adress [4],\inst7|bmp_adress [3],\inst7|bmp_adress [2],\inst7|bmp_adress [1],\inst7|bmp_adress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a21 .init_file = "./files/digit3.mif";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "digit:inst5|altsyncram:altsyncram_component|altsyncram_71a1:auto_generated|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'hFEFFFFFFFFA07FFFFF80017FFFFFFFFFFFFFFFFFFFFA001FFFFFFDFFFE0007FFFFFFBFFFFFC003FFFF7FFFFFFF40003FFFC0017FFFE3FFFFFFFFFFFFFFF8003FFFFEBCFFFF8381FFFFF31FFFFF4401FFFFFEFBFFFF40003FFF0081FFFFFFFBFFFFFFFFFFFFF8001FFF7FFFFFFF8300FFFFFFFFFFFF41C0FFFFFFFDFFFF00003FFF81E17FFFFFFBFFFFFFFFFFFFF8080FFFFFFFFFFF8381FFFFFFFFFFFF4180FFFFFFF7FFFF80003FFF03E1FFFFFFF7FFFFFFFFFFFFF2380FFF7CEFFFFE0381FFFFFFFFFFFFC1C0FFFFFFFFFFFFE0003FFF01E2FFFFFDFFFFFFFFFFFFFFF4380FFF7FFDFFFF0783FFFFFF3FFFFF43C0FFFFFFFFFFFFE000FFFF01F5FFFFFBEFFF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'hFFFFFFFFFFF07C1FFFFFFFFFFF4305FFFFEFFFFFFF41C0FFFEFFFFFFFFE0C17FFFE19FFFFFFFFFFFFFFFFFFFFFE2781FFFBFFDFFFF8703FFFFFFFFFFFFC180FFFEFFFFFFFFE0C1FFFF800FFFFFFFDFFFFFFFFFFFFFE8780FFFBFFEFFFFC343FFFFEFFFFFFF83C1FFFFFFFFFFFFE0C0FFFFD007FFFFFFFFFFFFFFFFFFFFE0780FFFBFFFFFFF8003FFFFDF7FFFFFE100FFFEFF7FFFFFF0C0FFFFE01FFFFFEFFFFFFFFFFFFFFFE8782FFFBEFFFFFF0007FFFFFFFFFFFFA001FFFFFFFFFFFFE0C0FFFFC017FFFFDFFFFFFFFFFFFFFFE0780FFFFDFEFFFF8003FFFFFFFFFFFFC001FFFF7FFFFFFFE0C5FFFF8027FFFFDF7FFFFFFFFFFFFFE0783FFFBDFEFFFF8007FF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'hFFBFF8FFFFE001FFFFFFFFFFFFF085FFFF801DFFFF3FEFFFFFFFEFFFFFF0781FFF3DFDFFFF8503FFFFFEE97FFFE000FFFFFFFFFFFFE007FFFF81787FFFBFFEFFFFFFFFFFFFF0782FFFFDFEFFFF0787FFFFFFF77FFFF802FFFFFFFFFFFFE00FFFFF80E17FFFBFFDFFFFFFFEFFFFF0782FFFBDFFFFFE07C7FFFFFFFF7FFF0B81FFFFFFFFFFFFE00FFFFF81E0FFFF7FFCFFFFFFFFFFFFF0F83FFFDDFDFFFE8787FFFF7FDFFFFFC381FFFFFFFFFFFFE007FFFFE1C07FFF7FFCFFFFFFFFFFFFF4788FFF9F9EFFFFB383FFFF7DDDFFFF03C7FFFF5FF7FFFFE017FFFF80C1FFFFFFFDFFFFFFFFFFFFF83E1FFFFFFDFFFFC04BFFFFFC7CFFFF6101FFFFFFFFFFFFE02FFF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'hFFC082FFFFFFF3FFFFFFFFFFFFF2323FFFDFFBFFFF6007FFFFBDFEFFFFE003FFFFFFFFFFFFE02FFFFFC001FFFF7FFFFFFFFFFFFFFFF8107FFFEFFFFFFF8017FFFF5FFFFFFFA00BFFFFBFFFFFFFE01FFFFFC007FFFFBFF7FFFFFFFFFFFFFC00FFFFEFFBFFFFC027FFFFB7FBFFFFE003FFFFFFFFFFFFE05FFFFFF001FFFFBFCFFFFFFFFFFFFFFC08BFFFEFFFFFFFD00FFFFFDFFBFFFFE00FFFFFFFFFFFFFE0FFFFFFF813FFFFFFD7FFFFFFFFFFFFFC05FFFFFBAFFFFFEA3FFFFFEFF7FFFFF00FFFFFFFFFFFFFF07FFFFFF8AFFFFFEF1FFFFFFFFFFFFFFE06FFFFFFFFFFFFFDFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFDFFFFFFFE5FFFFFFFFFFFFFFFFFFFFFFF0FFF;
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneive_ram_block \inst5|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst7|bmp_adress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst7|bmp_adress [12],\inst7|bmp_adress [11],\inst7|bmp_adress [10],\inst7|bmp_adress [9],\inst7|bmp_adress [8],\inst7|bmp_adress [7],\inst7|bmp_adress [6],\inst7|bmp_adress [5],\inst7|bmp_adress [4],\inst7|bmp_adress [3],\inst7|bmp_adress [2],\inst7|bmp_adress [1],\inst7|bmp_adress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a45 .init_file = "./files/digit3.mif";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "digit:inst5|altsyncram:altsyncram_component|altsyncram_71a1:auto_generated|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 21;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 24;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFF35FFFFFF7BFFFFFF0FFFFFFFE17FFFFF07FFFFFFFDFFFFFFFFFFFFFEFFDFFFFC21FFFFFFE7FFFFFE00FFFFFFFFFFFFFE07FFFFFE003FFFFFFFDFFFFFBFFFFFFFF80FFFFFFFBFFFF0017FFFFFFBFFFFFE013FFFFFFFFFFFFE07FFFFFE002FFFFFFFCFFFFFFFFFFFFFE647FFFFFFCFFFF400BFFFFF99FFFFFC001FFFFFFFFFFFFE0FFFFFFE0017FFFFFFCFFFFFFFFFFFFFC003FFFBFFDFFFF4003FFFFFBFFFFFFC005FF;
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N12
cycloneive_lcell_comb \inst7|blue_out[1]~2 (
// Equation(s):
// \inst7|blue_out[1]~2_combout  = (\inst5|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst5|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) # (!\inst5|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst5|altsyncram_component|auto_generated|ram_block1a21~portadataout ))

	.dataa(\inst5|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datab(\inst5|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datac(gnd),
	.datad(\inst5|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst7|blue_out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|blue_out[1]~2 .lut_mask = 16'hCCAA;
defparam \inst7|blue_out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N13
dffeas \inst7|blue_out[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|blue_out[1]~2_combout ),
	.asdata(\inst|blank~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|blue_out[3]~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|blue_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|blue_out[1] .is_wysiwyg = "true";
defparam \inst7|blue_out[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \inst5|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst7|bmp_adress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst7|bmp_adress [12],\inst7|bmp_adress [11],\inst7|bmp_adress [10],\inst7|bmp_adress [9],\inst7|bmp_adress [8],\inst7|bmp_adress [7],\inst7|bmp_adress [6],\inst7|bmp_adress [5],\inst7|bmp_adress [4],\inst7|bmp_adress [3],\inst7|bmp_adress [2],\inst7|bmp_adress [1],\inst7|bmp_adress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./files/digit3.mif";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "digit:inst5|altsyncram:altsyncram_component|altsyncram_71a1:auto_generated|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'hFFFFFFFFFF807FFFFF71EBBFFF0018FFFFFDEFFFFFFDFFDFFFD760FFFFFFF9FFFFF85FFFFEB7747FFDFFF9FFFFD7007FFF72A0BFFFFC05FFFFFDEFFFFFFFFFFFFF40C2FFFE7F7EFFFFF4EFFFFFC0AAFFFEFDFDFFFF5800FFFF5D643FFFCD8FFFFFFDEFFFFFF5FFFFFF83E1FFFF77BCFFFFF0BFFFFFDDD9FFFEFDFFFFFF8807BFFF5778FFFFFFBDFFFFFDEFFFFFF5FFFFFFBBFBFFFE737EFFFFF03FFFFF9DF8FFFEFFFBFFFF8027BFFFE9D5FFFFFE43FFFFFDEFFFFFE1CFFFFF87E7FFFF7B7DFFFFF01FFFFF1FC1FFFFFF8FFFFFF0DFBFFFCBF17FFFFD13FFFFFDEFFFFFE1FFFFFF0007FFFF7F7FFFFFE0BFFFFFFDC0FFFEFFFFFFFFE7DCFFFFD2E9FFFFFC1FFF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'hFFFDEFFFFFEFBFFFFFC402FFFFBFB9FFFFF07FFFFFBFE0FFFDFFFFFFFFF7DF7FFF1A7FFFFFF45FFFFFFDEFFFFFF9FBEFFF3803FFFFFF7FFFFFF07FFFFF23C1FFFF7FB7FFFFF4DF7FFF8677FFFFE87FFFFFFDEFFFFFEFBBFFFF8002FFFFBDBBFFFFD0FFFFFF43C1FFFDFEFBFFFFE6FCFFFFE66FFFFFF23FFFFFFDEFFFFFEFBFFFFF80FFFFFF7DFBFFFFC0FFFFFF9562FFFFFBFBFFFFF2FDFFFFC027FFFFC03FFFFFFDEFFFFFE7BFDFFFC5807FFDFFFDFFFFD8FFFFFFE001FFFFFCFFFFFFEC8BFFFF8827FFFFE0BFFFFFFDEFFFFFFFFDFFFFC1807FFE7FFDFFFFC0FFFFFFE802FFFFDFFFFFFFFEFFFFFF93E7FFFF80FFFFFFFDEFFFFFFFFFEFFFDBC17FFF7FF9FF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'hFFC0F8FFFFF00CFFFFFFFFFFFFEEBFFFFFC0ABFFFF80EAFFFFFDEFFFFFEFFFFFFF47C17FFFFBFDFFFF81E6FFFFE663FFFFBFFFFFFFFFE7FFFFD8617FFF03C8FFFFFDEFFFFFFFFF7FFF87CF7FFF7BB9FFFF86ECFFFF91C1FFFFCFFBFFFFF80FFFFFDAF97FFF03C3FFFFFDFFFFFFFFBB6FFF87DDFFFEFFBFFFFF81E1FFFFAEFFFFFFF7FBFFFFFFFFFFFFF6C37FFE61C0FFFFFFFFFFFFFF3BCFFFC180FFFE5B79FFFF0381FFFF07F6FFFFFFFBFFFFF7A7FFFF86E3FFFEA783FFFFFFFDFFFFFBBB4FFFABE1FFFF0579FFFF81E2FFFFAB95FFFFBFFFFFFFF95FFFFFB4C37FFE8399FFFFFFFEFFFFFFF91FFFF120FFFF5FBDFFFF02A2FFFF549FFFFFFFFFFFFFE76FFF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'hFF98C2FFFF8109FFFFFFFFFFFFF5CDFFFF9003FFFF9FF7FFFE42437FFF2005FFFFFFFFFFFFF0AFFFFFE82BFFFF0093FFFFFBFFFFFFF7EF3FFFD015FFFFBFE7FFFE68077FFF881EFFFFFFD7FFFFE0FFFFFFF847FFFF8213FFFFFFFFFFFFFFFF3FFFF8E7FFFFAFE7FFFFF801FFFFE09DFFFEBFFFFFFFF0DFFFFFC61BFFFF807BFFFFFFBFFFFFF9F7BFFFF9EFFFFFCFDFFFFF30077FFFF807FFFFF9BFFFFFE83FFFFFF96FFFFFC8F7FFFFFFB7FFFFFDFB7FFFF27FFFFFF17FFFFFFB0FFFFFFC3FFFFFF7BFFFFFE23FFFFFDD7FFFFFE93FFFFFFD7FFFFFFE793FFFFF7FFFFFFE7FFFFFFE7FFFFFFD7FFFFFFFFFFFFFFBFFFFFFFC3FFFFFFE3FFFFFFFFFFFFFFF39FF;
// synopsys translate_on

// Location: M9K_X15_Y4_N0
cycloneive_ram_block \inst5|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst7|bmp_adress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst7|bmp_adress [12],\inst7|bmp_adress [11],\inst7|bmp_adress [10],\inst7|bmp_adress [9],\inst7|bmp_adress [8],\inst7|bmp_adress [7],\inst7|bmp_adress [6],\inst7|bmp_adress [5],\inst7|bmp_adress [4],\inst7|bmp_adress [3],\inst7|bmp_adress [2],\inst7|bmp_adress [1],\inst7|bmp_adress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a44 .init_file = "./files/digit3.mif";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "digit:inst5|altsyncram:altsyncram_component|altsyncram_71a1:auto_generated|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 20;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 24;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE1FFFFFE7CFFFFFFFFFFFFFFEBFFFFFF87FFFFFF8FFFFFFF0EFFFFF740FFFFFFFFFFFFFFF6FFFFFF907FFFF95E5FFFFFE5FFFFFE757FFFFDFFFFFFFF1FFFFFFC117FFFE8401FFFFFBFFFFFFFF65FFFFE807FFFF7FEBFFFFFE5FFFFFC707FFFFFFFBFFFFEF7FFFFFC005FFFFC00AFFFFF9EFFFFFFD997FFFE400FFFFBFF1FFFFFF3FFFFF3407FFFFBFFFFFFFE6FFFFFF8800FFFF8009FFFFFDEFFFFFFAFFBFFF8800FFFF3FFBFFFFFD9FFFFFA800FF;
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N2
cycloneive_lcell_comb \inst7|blue_out[0]~3 (
// Equation(s):
// \inst7|blue_out[0]~3_combout  = (\inst5|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst5|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) # (!\inst5|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst5|altsyncram_component|auto_generated|ram_block1a20~portadataout ))

	.dataa(\inst5|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datab(\inst5|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datac(gnd),
	.datad(\inst5|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst7|blue_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|blue_out[0]~3 .lut_mask = 16'hCCAA;
defparam \inst7|blue_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N3
dffeas \inst7|blue_out[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|blue_out[0]~3_combout ),
	.asdata(\inst|blank~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|blue_out[3]~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|blue_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|blue_out[0] .is_wysiwyg = "true";
defparam \inst7|blue_out[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \inst5|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst7|bmp_adress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst7|bmp_adress [12],\inst7|bmp_adress [11],\inst7|bmp_adress [10],\inst7|bmp_adress [9],\inst7|bmp_adress [8],\inst7|bmp_adress [7],\inst7|bmp_adress [6],\inst7|bmp_adress [5],\inst7|bmp_adress [4],\inst7|bmp_adress [3],\inst7|bmp_adress [2],\inst7|bmp_adress [1],\inst7|bmp_adress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./files/digit3.mif";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "digit:inst5|altsyncram:altsyncram_component|altsyncram_71a1:auto_generated|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'hFF8007FFFFC07FFFFFC001FFFF4001FFFFF81FFFFFFFFFFFFF8000FFFFFFFFFFFFF81FFFFFE001FFFE0005FFFF00003FFFC0007FFF9801FFFFF81FFFFFFFFFFFFF81C2FFFFFFFFFFFFF01FFFFF4182FFFE0005FFFF40003FFFC1C1FFFFE005FFFFF81FFFFFFFFFFFFF81C1FFFFFFFFFFFFF03FFFFF43C0FFFF0785FFFFC0003FFF41E1FFFFFF07FFFFF81FFFFFFFFFFFFF81E3FFFFFFFFFFFFF03FFFFF03E1FFFF0783FFFF80003FFF41E7FFFFFE0BFFFFF81FFFFFFFFFFFFF000FFFFFFFFFFFFFF03FFFFF43DFFFFF0787FFFFE0003FFFC1E2FFFFFC07FFFFF81FFFFFFFFFFFFF0003FFFFFFFFFFFFE03FFFFF43DFFFFF07FFFFFFE0007FFFC1FFFFFFFC17FF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'hFFF81FFFFFFFFFFFFF0001FFFFFFFFFFFFE07FFFFF43FFFFFE07FFFFFFE0407FFFF3FFFFFFF80FFFFFF81FFFFFFFFFFFFF0003FFFFFFFFFFFFE07FFFFFDBFFFFFE0787FFFFE0C17FFFE7FFFFFFF00FFFFFFA1FFFFFFFFFFFFF0000FFFFFFFFFFFFC07FFFFFDFFFFFFE878BFFFFE0C0FFFFD7FFFFFFE01FFFFFFA1FFFFFFFFFFFFF0000FFFFFFFFFFFFC07FFFFFFFFFFFFF8747FFFFE0C2FFFFFFEFFFFFC03FFFFFFA3FFFFFFFFFFFFF0181FFFFFFFFFFFFC0FFFFFFBFFFFFFF027FFFFFE0C3FFFFFFFFFFFF807FFFFFFEFFFFFFFFFFFFFF41C1FFFFFFFFFFFFC0FFFFFFFFFFFFFF23FFFFFFE085FFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFF41C1FFFFFFFFFF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'hFF80F8FFFFFFFFFFFFAFFFFFFFE085FFFFFFFFFFFF40E1FFFFFFFFFFFFFFFFFFFF41C1FFFFFFFFFFFF80E07FFFF7FFFFFFFFFFFFFFE003FFFFFFFFFFFF41C0FFFFFFFFFFFFFFFFFFFFC3C0FFFFFFFFFFFF81E07FFFFFFFFFFFEFFFFFFFE00BFFFFFFFFFFFF0180FFFFFFFFFFFFFFFFFFFFC1C0FFFFFFFFFFFF81E17FFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFF0382FFFFFFFFFFFFFFFFFFFF81C0FFFFFFFFFFFF01C1FFFFFFFFFFFFFFFFFFFFE017FFFFFFFFFFFF0383FFFFFFFFFFFFFFFFFFFF81C3FFFFFFFFFFFF01C0FFFFFFFFFFFFFFFFFFFFE017FFFFFFFFFFFF0381FFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFE00FFF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFF0002FFFFFFFFFFFFFFFFFFFFE02FFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFD003FFFFFFFFFFFF4003FFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFF800BFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFA001FFFFFFFFFFFFFFFFFFFFE05FFFFFFFFFFFFFC017FFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFF9003FFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFE02FFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \inst5|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst7|bmp_adress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst7|bmp_adress [12],\inst7|bmp_adress [11],\inst7|bmp_adress [10],\inst7|bmp_adress [9],\inst7|bmp_adress [8],\inst7|bmp_adress [7],\inst7|bmp_adress [6],\inst7|bmp_adress [5],\inst7|bmp_adress [4],\inst7|bmp_adress [3],\inst7|bmp_adress [2],\inst7|bmp_adress [1],\inst7|bmp_adress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a39 .init_file = "./files/digit3.mif";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "digit:inst5|altsyncram:altsyncram_component|altsyncram_71a1:auto_generated|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFE7FFFFFFFEFFFFFFE0FFFFFE0FFFFFFFFE3FFFF0001FFFFFE1FFFFFFFFFFFFFE001FFFFFFFFFFFFFC1FFFFFFE1FFFFFE007FFFFE07FFFFFFE02FFFF0001FFFFF81FFFFFFFFFFFFFC002FFFFFFFFFFFFF81FFFFFF80BFFFF8003FFFFE07FFFFFF801FFFF0002FFFFF80FFFFFFFFFFFFFC000FFFFFFFFFFFFF81FFFFF9005FF;
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N0
cycloneive_lcell_comb \inst7|green_out[3]~0 (
// Equation(s):
// \inst7|green_out[3]~0_combout  = (\inst5|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst5|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) # (!\inst5|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst5|altsyncram_component|auto_generated|ram_block1a15~portadataout ))

	.dataa(\inst5|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(\inst5|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datac(gnd),
	.datad(\inst5|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst7|green_out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|green_out[3]~0 .lut_mask = 16'hCCAA;
defparam \inst7|green_out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N1
dffeas \inst7|green_out[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|green_out[3]~0_combout ),
	.asdata(\inst|blank~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|blue_out[3]~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|green_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|green_out[3] .is_wysiwyg = "true";
defparam \inst7|green_out[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y3_N0
cycloneive_ram_block \inst5|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst7|bmp_adress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst7|bmp_adress [12],\inst7|bmp_adress [11],\inst7|bmp_adress [10],\inst7|bmp_adress [9],\inst7|bmp_adress [8],\inst7|bmp_adress [7],\inst7|bmp_adress [6],\inst7|bmp_adress [5],\inst7|bmp_adress [4],\inst7|bmp_adress [3],\inst7|bmp_adress [2],\inst7|bmp_adress [1],\inst7|bmp_adress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./files/digit3.mif";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "digit:inst5|altsyncram:altsyncram_component|altsyncram_71a1:auto_generated|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'hFEFFFDFFFFA8FFFFFFBFFE7FFF4003FFFFFFEFFFFFFA003FFFE07FFFFE0001FFFFF83FFFFF5FFEFFFFFFFBFFFFE0007FFFBFFFFFFF9801FFFFFFEFFFFFFC001FFF82FDFFFE0301FFFFF81FFFFFBF7DFFFFFFFBFFFFC0003FFF7FFE7FFFF005FFFFFFEFFFFFF4001FFFBFFFFFFE0781FFFFF01FFFFFBDBFFFFEFF7FFFFF37C43FFFFFDE7FFFFF03FFFFFFEFFFFFF0181FFF7FFFFFFE0781FFFFF03FFFFFFFDEFFFEFFFFFFFFE0243FFFFFF97FFFFE03FFFFFFEFFFFFF0381FFFFFF7FFFE0781FFFFF03FFFFFBFE0FFFEFFFBFFFFE8A0FFFF7FFFFFFFFC0BFFFFFFEFFFFFF8381FFFFFFFFFFE8781FFFFF07FFFFFBFE0FFFEFFFFFFFFE8C57FFFBFF1FFFFFC17FF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'hFFFFEFFFFFF8380FFFFFFFFFFF0783FFFFE07FFFFFBFC0FFFFFFFFFFFFE866FFFF8CFFFFFFF80FFFFFFFEFFFFFF83C0FFFFFFCFFFF0303FFFFE07FFFFF67C0FFFFFFFFFFFFECFFFFFFB80FFFFFF03FFFFFFDEFFFFFF8380FFFFFFFFFFF8007FFFFE07FFFFF6180FFFF7FF7FFFFEDE1FFFFE807FFFFE01FFFFFFDEFFFFFF83C0FFFFFFFFFFF8003FFFFC0FFFFFF8000FFFEFBBBFFFFF9E1FFFFC017FFFFD03FFFFFFDCFFFFFF03C2FFFFFFEFFFF0003FFFFC07FFFFFE000FFFFFD83FFFFF4D8FFFFC017FFFFA07FFFFFF90FFFFFF03C3FFFBFFEFFFF003FFFFFC0FFFFFFC000FFFFDC03FFFFF7C3FFFF8007FFFFA0FFFFFFF80FFFFFF03C7FFFBFFEFFFE8FFFFF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hFFC0FFFFFFC000FFFFD003FFFFF687FFFF800FFFFFC0E1FFFFF80FFFFFF03CFFFFFFFEFFFE8FFBFFFF81F0FFFFE800FFFF8003FFFFF807FFFF80F0FFFF01C0FFFFF80FFFFFF03FBFFF7DFFFFFEBB7FFFFF80E0FFFFF002FFFFD003FFFFF1FFFFFF81E07FFF01C2FFFFF800FFFFF07FFFFFFFFFFFFEFFFFFFFF81E0FFFF84C2FFFFF003FFFFF11FFFFF81C17FFF0380FFFFF800FFFFF17FFFFFFFFFFFFFFB7FFFFF81E07FFF43C3FFFFFF83FFFFF80FFFFFA1C17FFF8380FFFFF800FFFFFBFFFFFFFFFEFFFF3FFFFFFF03E1FFFF4381FFFF1F83FFFFF91FFFFFE1C1FFFF0181FFFFF802FFFFFFFFFFFFBFFFFFFFFFFFFFFF01C3FFFF8005FFFF000BFFFFE04FFF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFC000FFFF0005FFFFF805FFFFFBFFFFFFFFFFFFFFFFFFFFFF4001FFFFA003FFFF800BFFFFE03FFFFFD002FFFF0005FFFFF80BFFFFFFFFFFFFEFFFFFFFFFFFFFFFE002FFFFE003FFFF0007FFFFE0FFFFFFE001FFFF8003FFFFFC17FFFFFFFFFFFFFFFBFFFFFFFFFFFFA005FFFFD007FFFF8017FFFFF0FFFFFFE003FFFFC017FFFFFC2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00FFFFFE007FFFFC00FFFFFF6FFFFFFF013FFFFC02FFFFFFC1FFFFFFFFFFFFFFFEFFFFFFFFFFFFFE80BFFFFF01FFFFFF03FFFFFF7FFFFFFF84FFFFFF09FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFE7FFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y7_N0
cycloneive_ram_block \inst5|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst7|bmp_adress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst7|bmp_adress [12],\inst7|bmp_adress [11],\inst7|bmp_adress [10],\inst7|bmp_adress [9],\inst7|bmp_adress [8],\inst7|bmp_adress [7],\inst7|bmp_adress [6],\inst7|bmp_adress [5],\inst7|bmp_adress [4],\inst7|bmp_adress [3],\inst7|bmp_adress [2],\inst7|bmp_adress [1],\inst7|bmp_adress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a38 .init_file = "./files/digit3.mif";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "digit:inst5|altsyncram:altsyncram_component|altsyncram_71a1:auto_generated|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 14;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 24;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFBFFFFFFFF1FFFFFFFFFFFFFFC1FFFFFF03FFFFFFEFFFFFFF80FFFFF87F7FFFFFC1FFFFFFFFFFFFFFFFBFFFFFC27FFFFFFFFFFFFE017FFFFC1FFFFFFF47FFFFFE01DFFFF0001FFFFF9FFFFFFFFF5FFFFFFE5FFFFC00BFFFFFC7FFFFFC1E3FFFF9FFBFFFFFBFFFFFFC1FDFFFF0001FFFFFFEFFFFFFFE07FFFFF03FFFF0007FFFFFC5FFFFF87F5FFFF7FFFFFFFE87FFFFFA7FE7FFF0003FFFFFFFFFFFFFF003FFFF8FFFFFE8005FFFFF83FFFFFEFFFFF;
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N30
cycloneive_lcell_comb \inst7|green_out[2]~1 (
// Equation(s):
// \inst7|green_out[2]~1_combout  = (\inst5|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst5|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (!\inst5|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst5|altsyncram_component|auto_generated|ram_block1a14~portadataout ))

	.dataa(\inst5|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(\inst5|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datac(gnd),
	.datad(\inst5|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst7|green_out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|green_out[2]~1 .lut_mask = 16'hCCAA;
defparam \inst7|green_out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N31
dffeas \inst7|green_out[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|green_out[2]~1_combout ),
	.asdata(\inst|blank~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|blue_out[3]~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|green_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|green_out[2] .is_wysiwyg = "true";
defparam \inst7|green_out[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \inst5|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst7|bmp_adress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst7|bmp_adress [12],\inst7|bmp_adress [11],\inst7|bmp_adress [10],\inst7|bmp_adress [9],\inst7|bmp_adress [8],\inst7|bmp_adress [7],\inst7|bmp_adress [6],\inst7|bmp_adress [5],\inst7|bmp_adress [4],\inst7|bmp_adress [3],\inst7|bmp_adress [2],\inst7|bmp_adress [1],\inst7|bmp_adress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./files/digit3.mif";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "digit:inst5|altsyncram:altsyncram_component|altsyncram_71a1:auto_generated|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'hFE701FFFFFF77FFFFFBFFF7FFF4000FFFFF80FFFFFFDFFFFFF9F80FFFFFFFFFFFFFFDFFFFF1FFFFFFF81FBFFFFDFFFBFFF7FFFFFFF8401FFFFFEEFFFFFF7FFFFFFFCC2FFFEFFFFFFFFFFFFFFFFFEFDFFFF07FBFFFF3FFFFFFF7EFE7FFFE001FFFFFFEFFFFFFFFFFFFF41C1FFFFFFFFFFFFFFFFFFFFBDFFFFFE9FFFFFFF083BFFFFFFFF7FFFFF03FFFFFFEFFFFFFFF7FFFF01C7FFFEFFFFFFFFFFFFFFFFFDDEFFFFFFFFFFFF9FDBFFFFFFF97FFFFE0BFFFFFFEFFFFFFFFFEFFF030FFFFFFFFFFFFFFFFFFFFFBDE0FFFFFFFFFFFFF75F3FFF7FFFFFFFFE07FFFFFFEFFFFFF7FFEFFF0003FFFEFFFFFFFFEFBFFFFFBDE0FFFEFFFFFFFFF73AFFFFBFF1FFFFF807FF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'hFFFFEFFFFFFFFFFFFF0001FFFFFBFFFFFFFFBFFFFFFDC0FFFFFFCFFFFFF7D97FFF8C7FFFFFF80FFFFFFFEFFFFFFFFBFFFF4003FFFFFFFFFFFFFFFFFFFF25C0FFFFFFFFFFFFF3C0FFFFD80FFFFFF01FFFFFFDEFFFFFF7FFFFFF4000FFFFFFFFFFFFFFFFFFFFE1C0FFFFFFF7FFFFF2DEFFFFE817FFFFE01FFFFFFDEFFFFFF7FBFFFF0000FFFFFFFFFFFFFF7FFFFF8000FFFE7BBBFFFFE6DEFFFFE017FFFFF03FFFFFFDCFFFFFFFFBDFFF41E2FFFFFFFFFFFFFF7FFFFFC000FFFFFD83FFFFEBA7FFFFC007FFFFC0BFFFFFF90FFFFFFFFBCFFF01C1FFFFFFC5FFFFBFFFFFFF8000FFFFDC03FFFFF8B9FFFF800FFFFFA0FFFFFFF80FFFFFFFFBAFFF47DFFFFFF001FF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'hFFBFF0FFFFC000FFFFD003FFFFF9FDFFFF801FFFFF00F3FFFFF80FFFFFFFFB2FFFC3FEFFFFF305FFFFFEFFFFFFE802FFFF8003FFFFF7FBFFFF80F0FFFF01D1FFFFF80FFFFFFFF86FFF41FFFFFFC781FFFFFEFF7FFFF002FFFFD003FFFFFE03FFFF80E17FFF03C9FFFFF800FFFFFFB82FFF47FFFFFF8305FFFF7FDE7FFF0642FFFFF003FFFFEEEBFFFF81E07FFF81C3FFFFF800FFFFFEB83FFFFFFFFFFF8785FFFFFFDEFFFF0382FFFFFF83FFFFE7E7FFFF81C1FFFF0784FFFFF801FFFFF4381FFFFFFCFFFFC307FFFFFDDFFFFFC181FFFF1F83FFFFE6EFFFFFA1C0FFFF839BFFFFF803FFFFF0381FFFAFFFFFFF4003FFFFFE3CFFFFC125FFFE000BFFFFFFBFFF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'hFFC000FFFF8157FFFFF80DFFFFFC385FFFFFFFFFFF800BFFFFBFFCFFFF8007FFFE000BFFFFFFCFFFFFC003FFFFC3F3FFFFF80BFFFFF8007FFFEFFDFFFFA007FFFF5FFEFFFF8003FFFF005BFFFFFF3FFFFFE007FFFFFEFFFFFFF87FFFFFF8003FFFFFFBFFFFC00FFFFFDFFBFFFFC007FFFF70BFFFFFEF1FFFFFF005FFFF9F6FFFFFFDFFFFFFFC00FFFFFFFFFFFFE01FFFFFEFF5FFFFE00FFFFF8FFFFFFFE9BFFFFFF80FFFFFEFD7FFFFFFBFFFFFFE017FFFFFFFFFFFF03FFFFFD7F7FFFFF00FFFFFE19FFFFFE93FFFFFFC27FFFFEB7FFFFFFFFFFFFFFE02FFFFFFFFFFFFFFFFFFFFFE1FFFFFFDFFFFFFFFFFFFFFFEFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFF01FF;
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \inst5|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst7|bmp_adress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst7|bmp_adress [12],\inst7|bmp_adress [11],\inst7|bmp_adress [10],\inst7|bmp_adress [9],\inst7|bmp_adress [8],\inst7|bmp_adress [7],\inst7|bmp_adress [6],\inst7|bmp_adress [5],\inst7|bmp_adress [4],\inst7|bmp_adress [3],\inst7|bmp_adress [2],\inst7|bmp_adress [1],\inst7|bmp_adress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a37 .init_file = "./files/digit3.mif";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "digit:inst5|altsyncram:altsyncram_component|altsyncram_71a1:auto_generated|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 24;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB8FFFFFE0FFFFFFFFFFFFFFFA3FFFFFF83FFFFFF9FFFFFFFC07FFFF9B8FFFFFFC1FFFFFFFFFFFFFFE07FFFFC3EFFFFFFFFFFFFFF017FFFFC1FFFFFFFBFFFFFFF01FFFFF8001FFFFF9FFFFFFFF0BFFFFD81FFFFFBFEBFFFFFF9FFFFFC1F3FFFF1F83FFFFEC7FFFFFC1FDFFFF8002FFFFFF8FFFFFFE9FFFFFC0FFFFFFFFF3FFFFFBFFFFFF87F5FFFF7C03FFFFF7FFFFFFC7FF7FFF0001FFFFFE1FFFFFFCFFFFFF8700FFFFFFFBFFFFFFDFFFFFEFFFFF;
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N24
cycloneive_lcell_comb \inst7|green_out[1]~2 (
// Equation(s):
// \inst7|green_out[1]~2_combout  = (\inst5|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst5|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) # (!\inst5|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst5|altsyncram_component|auto_generated|ram_block1a13~portadataout ))

	.dataa(\inst5|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(\inst5|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datac(gnd),
	.datad(\inst5|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst7|green_out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|green_out[1]~2 .lut_mask = 16'hCCAA;
defparam \inst7|green_out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N25
dffeas \inst7|green_out[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|green_out[1]~2_combout ),
	.asdata(\inst|blank~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|blue_out[3]~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|green_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|green_out[1] .is_wysiwyg = "true";
defparam \inst7|green_out[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y3_N0
cycloneive_ram_block \inst5|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst7|bmp_adress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst7|bmp_adress [12],\inst7|bmp_adress [11],\inst7|bmp_adress [10],\inst7|bmp_adress [9],\inst7|bmp_adress [8],\inst7|bmp_adress [7],\inst7|bmp_adress [6],\inst7|bmp_adress [5],\inst7|bmp_adress [4],\inst7|bmp_adress [3],\inst7|bmp_adress [2],\inst7|bmp_adress [1],\inst7|bmp_adress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a36 .init_file = "./files/digit3.mif";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "digit:inst5|altsyncram:altsyncram_component|altsyncram_71a1:auto_generated|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 12;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 24;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFF0DFFFFFFFFFFFFFFDFFFFFFF43FFFFFF0FFFFFFFB07FFFF6913FFFFFF3FFFFFFFFFFFFFE9C5FFFFC3B7FFFFFF7FFFFFEC17FFFFB1CFFFFFEBFFFFFFE81DFFFF7C03FFFFFFDFFFFFFF8BFFFFC61FFFFF3C1FFFFFFF9FFFFFE1E3FFFF9C7FFFFFE47FFFFFE1FFFFFF6006FFFFFE6FFFFFFEDB7FFFF8FCFFFF300FFFFFFFBFFFFFA7F7FFFF73FFFFFFFFFFFFFF87FEFFFF8001FFFFF9FFFFFFF8E07FFF8700FFFEC003FFFFFFDFFFFFEFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \inst5|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst7|bmp_adress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst7|bmp_adress [12],\inst7|bmp_adress [11],\inst7|bmp_adress [10],\inst7|bmp_adress [9],\inst7|bmp_adress [8],\inst7|bmp_adress [7],\inst7|bmp_adress [6],\inst7|bmp_adress [5],\inst7|bmp_adress [4],\inst7|bmp_adress [3],\inst7|bmp_adress [2],\inst7|bmp_adress [1],\inst7|bmp_adress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./files/digit3.mif";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "digit:inst5|altsyncram:altsyncram_component|altsyncram_71a1:auto_generated|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'hFE8FE7FFFFB7FDFFFFBFFE7FFF4001FFFFFFEFFFFFFF003FFF9F81FFFE8001FFFFFFDFFFFF5FFEFFFEFE05FFFF1FFFBFFFFFFFFFFFB601FFFFF90FFFFFFA003FFFFD83FFFF0341FFFFFFFFFFFFFEFDFFFEFA03FFFFFFFFFFFFBFFE7FFFD90BFFFFF80FFFFFFC001FFFC1C9FFFE039FFFFFFFFFFFFF3FFFFFFF6387FFFFC83BFFFFFFFF7FFFFE03FFFFFA0FFFFFF03C7FFF01C7FFFF07BFFFFFFFFFFFFFFD9EFFFF078FFFFFBFDBFFFFFFF87FFFFF8FFFFFFA0FFFFFFC3AFFFF809FFFFE8FFFFFFFEFFFFFFFBFE0FFFF07DFFFFFD75FBFFFFDFDFFFFFE5BFFFFFA6FFFFFF83FEFFF0069FFFFAFFDFFFFEFFFFFFFBFE0FFFF07FFFFFFF73ABFFF7FF3FFFFFD3FFF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hFFFBFFFFFFF23FFFFF415DFFFF7FFFFFFFFFFFFFFFBFC0FFFF07DFFFFFF7D97FFF8CFFFFFFF4FFFFFFFFEFFFFFF1FBFFFF03FEFFFF7BFFFFFFFFFFFFFF65C0FFFE3FFFFFFFF3C07FFFD80FFFFFF7CFFFFFFDFFFFFFFBFFFFFF9FFFFFFFFEFFFFFFFFFFFFFF21C0FFFEFF77FFFFF2DEFFFFF817FFFFFB9FFFFFFDFFFFFFF7FBFFFFFFFFFFFF7FFFFFFFFF7FFFFF8181FFFEFFBBFFFFE6DCFFFFE017FFFFCFFFFFFFFDDFFFFFFFFBDFFF3EDCFFFFFFFFFFFFFFFFFFFFE001FFFFBD83FFFFFBA4FFFFC007FFFF9F7FFFFFF91FFFFFFFFFEFFFBFDE7FFEFFC1FFFFFFFFFFFFC000FFFFDC03FFFFE8B9FFFFC03FFFFF9FFFFFFFF81FFFFFFFFF8FFFB9E17FFEF001FF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'hFFFFF9FFFFC000FFFFD003FFFFF97BFFFF800FFFFF3FECFFFFF80FFFFFFFFF2FFF3FC1FFFFF305FFFFFEEFFFFFE900FFFFC003FFFFF7FBFFFF80F5FFFFBEEFFFFFF80FFFFFFFF86FFF7DC1FFFFC781FFFFFEFF7FFFD900FFFFD00BFFFFEE03FFFF81FBFFFFFDB4FFFFF85EFFFFFFB83FFF3BC2FFFF8301FFFFFEDFFFFF1FE3FFFFE07FFFFFFEE7FFFFC3FFFFFEFFBFFFFFF8FFFFFFFEB81FFF81C2FFFF8787FFFF7FFFFFFF178DFFFFFFFFFFFFE7F7FFFFC3FE7FFF7BFBFFFFFFFEFFFFF4381FFF81C0FFFFC307FFFFFDDFFFFF43DDFFFF3FF7FFFFE6F7FFFFA8FC7FFFFFE4FFFFFFFCFFFFF0387FFFF102FFFF0083FFFFFE3CFFFFE29BFFFEDFF7FFFFFFBFFF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFEFDFFFFF7EADFFFFFFF3FFFFF4185FFFC007FFFFC00BFFFFBD7EFFFFFFF1FFFE7FFFFFFFFFDFFFFFEFFEFFFFBC0FFFFFFFF7FFFFF800BFFFC015FFFF8037FFFF1FFDFFFF97FFFFFFFFA7FFFFFF0FFFFFDFF9FFFF8109FFFFFF93FFFFF800BFFFE0FFFFFFC1CFFFFF7FFBFFFFFFFFFFFFAF57FFFFEF1FFFFFFFE9FFFFA083FFFFFE0FFFFFFE11BFFFF9FFFFFFF6FFFFFFBFFFFFFFFFFFFFFFF02FFFFFE9DFFFFFF7EFFFFFD047FFFFFEDFFFFFFC0B7FFFFD3FFFFFF7FFFFFFF7F3FFFFFBFFFFFFFE5FFFFFE93FFFFFFB97FFFFEC5FFFFFFE7FFFFFFEBFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFCBFFFFFFFFFFFFFFCFFFFFFFE7FFFFFFEFFFFFFFFFFFFFFFFFBFF;
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N14
cycloneive_lcell_comb \inst7|green_out[0]~3 (
// Equation(s):
// \inst7|green_out[0]~3_combout  = (\inst5|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst5|altsyncram_component|auto_generated|ram_block1a36~portadataout )) # (!\inst5|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst5|altsyncram_component|auto_generated|ram_block1a12~portadataout )))

	.dataa(\inst5|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datab(\inst5|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(gnd),
	.datad(\inst5|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst7|green_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|green_out[0]~3 .lut_mask = 16'hAACC;
defparam \inst7|green_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N15
dffeas \inst7|green_out[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|green_out[0]~3_combout ),
	.asdata(\inst|blank~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|blue_out[3]~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|green_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|green_out[0] .is_wysiwyg = "true";
defparam \inst7|green_out[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \inst5|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst7|bmp_adress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst7|bmp_adress [12],\inst7|bmp_adress [11],\inst7|bmp_adress [10],\inst7|bmp_adress [9],\inst7|bmp_adress [8],\inst7|bmp_adress [7],\inst7|bmp_adress [6],\inst7|bmp_adress [5],\inst7|bmp_adress [4],\inst7|bmp_adress [3],\inst7|bmp_adress [2],\inst7|bmp_adress [1],\inst7|bmp_adress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./files/digit3.mif";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "digit:inst5|altsyncram:altsyncram_component|altsyncram_71a1:auto_generated|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'hFE8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFE8001FFFFFFBFFFFFFFFFFFFE0005FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFE0301FFFFFFDFFFFFFFFFFFFE0005FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFE0781FFFFF7FFFFFFFFFFFFFF0785FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFE0781FFFFFFFFFFFFFFFFFFFF0783FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFE8781FFFFFFFFFFFFFFFFFFFF0787FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFE8781FFFFEFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFF80FFFFFFFFFFFFFFFFFFFFF0783FFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFF0383FFFFFFFFFFFFFFFFFFFE0787FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFE8783FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFE8703FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFE8005FF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFE8305FFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFE8305FFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFF8787FFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFF8307FFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFF0307FFFFFFFFFFFFFFFFFFFF1F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF802FFFFFFFFFFFFFFFFFFFF410FFFFFFFFFFFFFFFFFFFFF000BFFFFFFFFFF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFF805FFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFF800BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80BFFFFFFFFFFFFFFFFFFFFA037FFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC17FFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFA017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC2FFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \inst5|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst7|bmp_adress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst7|bmp_adress [12],\inst7|bmp_adress [11],\inst7|bmp_adress [10],\inst7|bmp_adress [9],\inst7|bmp_adress [8],\inst7|bmp_adress [7],\inst7|bmp_adress [6],\inst7|bmp_adress [5],\inst7|bmp_adress [4],\inst7|bmp_adress [3],\inst7|bmp_adress [2],\inst7|bmp_adress [1],\inst7|bmp_adress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a31 .init_file = "./files/digit3.mif";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "digit:inst5|altsyncram:altsyncram_component|altsyncram_71a1:auto_generated|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 24;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFE27FFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFE00BFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFF0007FFFFFFDFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFF8007FFFFFF9FFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N8
cycloneive_lcell_comb \inst7|red_out[3]~0 (
// Equation(s):
// \inst7|red_out[3]~0_combout  = (\inst5|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst5|altsyncram_component|auto_generated|ram_block1a31~portadataout ))) # (!\inst5|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst5|altsyncram_component|auto_generated|ram_block1a7~portadataout ))

	.dataa(\inst5|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(\inst5|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datac(gnd),
	.datad(\inst5|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst7|red_out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|red_out[3]~0 .lut_mask = 16'hCCAA;
defparam \inst7|red_out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N9
dffeas \inst7|red_out[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|red_out[3]~0_combout ),
	.asdata(\inst|blank~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|blue_out[3]~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|red_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|red_out[3] .is_wysiwyg = "true";
defparam \inst7|red_out[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \inst5|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst7|bmp_adress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst7|bmp_adress [12],\inst7|bmp_adress [11],\inst7|bmp_adress [10],\inst7|bmp_adress [9],\inst7|bmp_adress [8],\inst7|bmp_adress [7],\inst7|bmp_adress [6],\inst7|bmp_adress [5],\inst7|bmp_adress [4],\inst7|bmp_adress [3],\inst7|bmp_adress [2],\inst7|bmp_adress [1],\inst7|bmp_adress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./files/digit3.mif";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "digit:inst5|altsyncram:altsyncram_component|altsyncram_71a1:auto_generated|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFF7FFDFFFFC07FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF85FFFFFFFFFFFFFFFFBFFFF40003FFFFFFFFFFF9DFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFBFFFF40003FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF83FFFFFFFFFFFFEFF7FFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFEFFFFFFFF80003FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF03FFFFFFFFFFFFEFFFBFFFFE000BFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFEFFFFFFFFE0E07FFFFFFFFFFFFFFFFF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFCFFFFFE0427FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFE07FFFFFFFFFFFFFFFFFFFFFE0C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFF7FFFFFFFE0DEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFC07FFFFFFFFFFFFF7BFFFFFFE4FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFE8EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFC0FFFFFFFFFFFFFFFFFFFFFFE0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFF80F8FFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF80E07FFFFFFFFFFFFFFFFFFFEFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF80E07FFFFFFFFFFFFFFFFFFFEFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFB79FFFF81E17FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF01C1FFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01C0FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFEF3FFFF0000FFFFFFFFFFFEFFFFFFFFFFDFFF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFEBFFFF0002FFFFFFFFFFFE7FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFCFFFFF4003FFFFFFFFFFFFFFFBFFFFFFDFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFDFEFFFFFA001FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE1FFFFF9003FFFFFFFFFFFFBFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BFFFFFE007FFFFFFFFFFFFEFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \inst5|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst7|bmp_adress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst7|bmp_adress [12],\inst7|bmp_adress [11],\inst7|bmp_adress [10],\inst7|bmp_adress [9],\inst7|bmp_adress [8],\inst7|bmp_adress [7],\inst7|bmp_adress [6],\inst7|bmp_adress [5],\inst7|bmp_adress [4],\inst7|bmp_adress [3],\inst7|bmp_adress [2],\inst7|bmp_adress [1],\inst7|bmp_adress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a30 .init_file = "./files/digit3.mif";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "digit:inst5|altsyncram:altsyncram_component|altsyncram_71a1:auto_generated|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFC1FFFFFFFFFFFFF7FFBFFFFF07FFFFFFFFFFFFFFFFBFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF83FFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF9FFFFF87FFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N26
cycloneive_lcell_comb \inst7|red_out[2]~1 (
// Equation(s):
// \inst7|red_out[2]~1_combout  = (\inst5|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst5|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) # (!\inst5|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst5|altsyncram_component|auto_generated|ram_block1a6~portadataout ))

	.dataa(\inst5|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(\inst5|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(\inst5|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\inst7|red_out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|red_out[2]~1 .lut_mask = 16'hEE22;
defparam \inst7|red_out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N27
dffeas \inst7|red_out[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|red_out[2]~1_combout ),
	.asdata(\inst|blank~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|blue_out[3]~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|red_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|red_out[2] .is_wysiwyg = "true";
defparam \inst7|red_out[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \inst5|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst7|bmp_adress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst7|bmp_adress [12],\inst7|bmp_adress [11],\inst7|bmp_adress [10],\inst7|bmp_adress [9],\inst7|bmp_adress [8],\inst7|bmp_adress [7],\inst7|bmp_adress [6],\inst7|bmp_adress [5],\inst7|bmp_adress [4],\inst7|bmp_adress [3],\inst7|bmp_adress [2],\inst7|bmp_adress [1],\inst7|bmp_adress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./files/digit3.mif";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "digit:inst5|altsyncram:altsyncram_component|altsyncram_71a1:auto_generated|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hFF8007FFFFBF7FFFFFFFFFFFFF6001FFFFF81FFFFFFFFFFFFFBFFFFFFF7FFFFFFFF85FFFFF7FFDFFFE8001FFFFBFFFFFFFFFFFFFFFFE05FFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFF0201FFFFFFFFFFFFFFFFFFFFE805FFFFF81FFFFFFFFFFFFFFFFFFFFFFFFEFFFFF81FFFFFFFFFFFFE0387FFFF5FFFFFFFFFFFFFFFFF8FFFFFFA1FFFFFFFFFFFFFFFFBFFFFFBFFFFFFF03FFFFFFFFFFFFF078BFFFFFFFFFFFFFFFFFFFFFF0BFFFFF81FFFFFFFFFFFFFFEFFFFFF7FFFFFFFF03FFFFFFFFFFFFF0787FFFFFFFF7FFFFDFFFFFFFF2FFFFFF81FFFFFFFFFFFFFFFFFFFFF7FFFFFFFF03FFFFFFFFFFFFE07FFFFFFFF1FFFFFFFFFFFFFFE57FF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFA1FFFFFFFFFFFFFFFFFFFFFFBFFFFFFE07FFFFFFFFFFFFF07FFFFFFFFFDFFFFFFFFFFFFF8CFFFFFFA1FFFFFFFFFFFFFFFFFFFFFFF7FFFFFE07FFFFFFFFFFFFE8787FFFFFFFF7FFFFFFFFFFFFDAFFFFFFA1FFFFFFFFFFFFFFFFFFFFFFFFBFFFFE07FFFFFFFFFFFFE0703FFFFFFE1FFFFFFFFFFFFEFDFFFFFFA1FFFFFFFFFFFFFBFFFFFFF7FFBFFFFC07FFFFFFFFFFFFF8303FFFFFBC2FFFFFFFFFFFFF7BFFFFFFA1FFFFFFFFFFFFFBFFEFFFFFFFFFFFFC07FFFFFFFFFFFFF0003FFFFF7D7FFFFFFFFFFFF9EFFFFFFFA1FFFFFFFFFFFFFFFFFFFFEFFFDFFFFC0FFFFFFFFFFFFFF0003FFFFFFC1FFFFFFFFFFFFBFFFFFFFFA1FFFFFFFFFFFFFFFFFFFFF7FFFFF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hFF80F8FFFFFFFFFFFF8003FFFFFE85FFFFFFFFFFFF5EEFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFBFFFF80FAFFFFFFFFFFFFC003FFFFF00FFFFFFFFFFFFFBFDEFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFBFFFFC3E57FFFF7FFFFFFE003FFFFF01FFFFFFFFFFFFF7DFFFFFFF801FFFFFFFFFFFFFFFFFFFEFB7DFFFF81F5FFFFFFFFFFFFE003FFFFF00FFFFFFFFFFFFF7FBEFFFFF800FFFFFFFFFFFFBFFFFFFE7FFFFFFF83D5FFFFFFFFFFFFFF83FFFFF817FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFF7DDFFFFFFFFFFFFFAF8BFFFFE01FFFFFFFFFFFFF7FFFFFFFF803FFFFFFFFFFFFFFFDFFFFBEF3FFFF383CFFFFFFFFFFFF0003FFFFE02FFF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFFFFFF3EFDFFFFF801FFFFFFFFFFFFDFFFFFFFFFEBFFFF3BBDFFFFFFFFFFFF000BFFFFE03FFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFDFCFFFFF7FFEFFFFFFFFFFFF500FFFFFE03FFFFFFFFFFFFFFFFBFFFFF807FFFFFFFFFFFFFFFFFFFFDFE7FFFFB7FDFFFFFFFFFFFF4007FFFFE05FFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFF7FFFFEE0FFFFFDFFFFFFFFFFFFFFFC03FFFFFF03FFFFFFFFFFFFFFFFFFFFFFE5FFFFFFFFFFFFFFBFFFFFFF79FFFFFEFFFFFFFFFFFFFFFF83FFFFFF17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y4_N0
cycloneive_ram_block \inst5|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst7|bmp_adress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst7|bmp_adress [12],\inst7|bmp_adress [11],\inst7|bmp_adress [10],\inst7|bmp_adress [9],\inst7|bmp_adress [8],\inst7|bmp_adress [7],\inst7|bmp_adress [6],\inst7|bmp_adress [5],\inst7|bmp_adress [4],\inst7|bmp_adress [3],\inst7|bmp_adress [2],\inst7|bmp_adress [1],\inst7|bmp_adress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a29 .init_file = "./files/digit3.mif";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "digit:inst5|altsyncram:altsyncram_component|altsyncram_71a1:auto_generated|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFEFFFFFF07FFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFE38FFFFFF83FFFFFFFFFFFFFFFFFFFFF81DFFFFFFF7FFFFFFFFFFFFF800FFFFFE0FFFFFFFFFFFFFFFC07FFFFFE1FFFFFFFFFFFFFFFFDFFFF1FFFFFFFFF9FFFFFFFFFFFFF8003FFFFEFFFFFFFFFFEFFFF4005FFFFF80FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFA7FFFFFFFF7FFFF0003FFFFFFFFFFFFBFFFFFFF0002FFFFF81FFFFFFFFFFFFFFFFDFFFE7FFDFFFFF87FFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N28
cycloneive_lcell_comb \inst7|red_out[1]~2 (
// Equation(s):
// \inst7|red_out[1]~2_combout  = (\inst5|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst5|altsyncram_component|auto_generated|ram_block1a29~portadataout ))) # (!\inst5|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst5|altsyncram_component|auto_generated|ram_block1a5~portadataout ))

	.dataa(\inst5|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(\inst5|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(\inst5|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\inst7|red_out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|red_out[1]~2 .lut_mask = 16'hEE22;
defparam \inst7|red_out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N29
dffeas \inst7|red_out[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|red_out[1]~2_combout ),
	.asdata(\inst|blank~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|blue_out[3]~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|red_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|red_out[1] .is_wysiwyg = "true";
defparam \inst7|red_out[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y5_N0
cycloneive_ram_block \inst5|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst7|bmp_adress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst7|bmp_adress [12],\inst7|bmp_adress [11],\inst7|bmp_adress [10],\inst7|bmp_adress [9],\inst7|bmp_adress [8],\inst7|bmp_adress [7],\inst7|bmp_adress [6],\inst7|bmp_adress [5],\inst7|bmp_adress [4],\inst7|bmp_adress [3],\inst7|bmp_adress [2],\inst7|bmp_adress [1],\inst7|bmp_adress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a28 .init_file = "./files/digit3.mif";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "digit:inst5|altsyncram:altsyncram_component|altsyncram_71a1:auto_generated|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 24;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFF9F7FFFFFC7FFFFFFFFFFFFFFC3BFFFFEB1FFFFFFEFFFFFFF9EFFFFFBF7DFFFFFE7FFFFFFFFFFFFFF7EFFFFFE1CFFFFFFEFFFFFFEFF7FFFFAE1FFFFFE07FFFFFEFFFFFFF83FFFFFFFCCFFFFFFFFDFFFFFFFFFFFF1C03FFFFFC5FFFFFFFFFFFFF9107FFFFEF7FFFFFFFFFFFFFBC7DFFFFFA2FFFFFFFFF7FFFDFFFFFFFE005FFFFFCBFFFFFFFF9FFFFA68BFFFFF77FFFFFFFFF7FFFFC7FFFFFFA3FFFFFFEFFBFFFFFFDFFFEC001FFFFF97FFFFFDFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y6_N0
cycloneive_ram_block \inst5|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst7|bmp_adress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst7|bmp_adress [12],\inst7|bmp_adress [11],\inst7|bmp_adress [10],\inst7|bmp_adress [9],\inst7|bmp_adress [8],\inst7|bmp_adress [7],\inst7|bmp_adress [6],\inst7|bmp_adress [5],\inst7|bmp_adress [4],\inst7|bmp_adress [3],\inst7|bmp_adress [2],\inst7|bmp_adress [1],\inst7|bmp_adress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./files/digit3.mif";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "digit:inst5|altsyncram:altsyncram_component|altsyncram_71a1:auto_generated|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFEE71BFFFFF7FFFFFFFFFFFFFD7FFFFFFFFA3FFFFFFFFFFFFFFFFCFFFF8005FFFFFC5FFFFFFFFFFFFE8007FFFFD7FFBFFFFFFE7FFFDAFDFFFFFA1FFFFFFFFFDFFFFFFEFFFE0300FFFFF83FFFFFFBFFFFFE75B3FFFF7FFFFFFF7FFF7FFFEFFDFFFFFE5FFFFFFDFFFFFFFFF7FFFE0701FFFFF83FFFFFBFFFFFFFFF89FFFFBFFFFFFFFFFFFFFFFF73FFFFFC1FFFFFFBFFFFFF7DEFFFFE0784FFFFF03FFFFFBFFFFFFEBFC7FFFF8FFFFFFFFDFFFFFFFFF9FFFFFB3FFFFFF3FFFFFF7D0BFFFE0383FFFFF03FFFFF3FFFFFFEB7CBFFFFF7FF7FFF7FFFFFFFFED7FFFFFB7FFFFFFFFFFFFF3F9FFFFF8383FFFFF0FFFFFF3FFFFFFE97FFFFFFFF1F7FFFBFFF7FFFFDB7FF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFD3FFFFFFFFFEFFF3FEFFFFF030DFFFFE0FFFFFFFFFFFFFE9FFFFFFFFF7C7FFFDFFFFFFFFF1FFFFFFD5FFFFFFFFBFFFFFFFEFFFF8747FFFFF7FFFFFFFFFFFFFF5FD7FFFFFFFF7FFFFFFFFFFFD27FFFFFFD5FFFFFFFBFFFFF3FFDFFFFC3AFFFFFEF7FFFFFFDFFFFFFF3B7FFFFEFE0FFFFCFFBFFFFF03FFFFFFD1FFFFFFFBFFFFF3FFEFFFFACFBFFFFDFFFFFFF9E7FFFFEF387FFFFEBC1FFFFFFE7FFFFF87FFFFFF81FFFFFFFBFFFFFFDBFFFFF07FFFFFFFF7FFFFFBFFEFFFF9FFFFFFFE7D5FFFFFFEFFFFFA16FFFFFFC1FFFFFFFBFEFFF3BFFFFFEFFFFFFFFDFFFFFFFFFFEFFFF94DBFFFFFF87FFFFBFFFFFFFC0FFFFFFFC5FFFFFFFBFFFFF79FFFFFFFFFBFF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFAFFFFDFFEFFFF4F9BFFFFFE8DFFFFBFFFFFFFE0E5FFFFFFCFFFFFFFBFFFFF7DFEFFFF7FFBFFFFFFE5FFFFEFFDFFFFFFF7FFFFF00FFFFFFFFEFFFF41E1FFFFFE31FFFFFFBBFFFFFDFCFFFF7FFFFFFFBDFAFFFFFFFEFFFFE27BFFFFF01BFFFFFFFF7FFF80E6FFFFFE20FFFFFFFBFFFFFDFCFFFE7B7DFFFFFFEB7FFFF5FEFFFFF297FFFFF00FFFFFDFDF7FFF83C7FFFFFEF8FFFFFFFBDFFFFDFCFFFF7FFDFFFF7DCAFFFFFFFFFFFFFFF7FFFFF807FFFF9FFF7FFF039AFFFFFF13FFFFFFFBDFFFCFFEFFFFFDFBFFFF83E1FFFF7EBFFFFFD743FFFFE01FFFFFFFFEFFFF03B5FFFFF976FFFFF7FF9FFFFD7FFFFFBEF3FFFFC6C3FFFF9F5F7FFE470BFFFFE0AFFF;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFCF3CFFFF27B7FFFFFFC5FFFFFFFFFFFFEFFFFFFF3FE3FFFFC440FFFFFFFBFFFE2FA7FFFFE0B7FFFFFFFEFFFFDEFFFFFFFCD7FFFFFFEFFFFFDFFFFFFFFFDFFFFFC002FFFFFFF7FFFF8627FFFFE83FFFFFFFFF7FFFDD7FFFFFFC2FFFFFFBFF7FFFF7FFFFFFDFEFFFFFF80B7FFFFFFFFFFFA0DFFFFFE8DFFFFFFFF3FFFFE7F7FFFFFFB7FFFFFFFFFFFFFF7FFFFFCE0FFFFFB00FFFFFFFF7FFFFE64FFFFFF0FFFFFFF7EFFFFFFDFFFFFFFEBFFFFFFFFF7FFFFBDFFFFFF7BFFFFFF003FFFFF7FFFFFFE5DFFFFFF85FFFFFFBDEFFFFF5BFFFFFFFBFFFFFFEFBFFFFFFFFFFFFFDFFFFFFFD7FFFFFF6FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N22
cycloneive_lcell_comb \inst7|red_out[0]~3 (
// Equation(s):
// \inst7|red_out[0]~3_combout  = (\inst5|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst5|altsyncram_component|auto_generated|ram_block1a28~portadataout )) # (!\inst5|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst5|altsyncram_component|auto_generated|ram_block1a4~portadataout )))

	.dataa(\inst5|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datab(\inst5|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(\inst5|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\inst7|red_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|red_out[0]~3 .lut_mask = 16'hBB88;
defparam \inst7|red_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N23
dffeas \inst7|red_out[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|red_out[0]~3_combout ),
	.asdata(\inst|blank~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|blue_out[3]~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|red_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|red_out[0] .is_wysiwyg = "true";
defparam \inst7|red_out[0] .power_up = "low";
// synopsys translate_on

endmodule
