// Seed: 3005564246
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_11 = 1 == id_11;
  always_comb @(*) begin
    id_14 <= 1'h0;
  end
  id_15 :
  assert property (@(posedge id_8) id_5 & 1 - id_2)
  else $display(1'b0);
  wire id_16;
  xor (id_1, id_11, id_13, id_14, id_15, id_16, id_2, id_3, id_4, id_5, id_8);
  module_0();
endmodule
