set ::env(PROJECT_NAME) rgb2ycrcb
set ::env(DESIGN_TOP) top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/rgb2ycrcb/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/rgb2ycrcb/rtl/rgb2ycrcb.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
