/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [3:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  reg [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[50] ? in_data[50] : in_data[7];
  assign celloutsig_1_5z = celloutsig_1_1z ? celloutsig_1_2z : celloutsig_1_4z;
  assign celloutsig_1_7z = in_data[154] ? celloutsig_1_2z : in_data[103];
  assign celloutsig_1_8z = in_data[135] ? in_data[128] : celloutsig_1_3z;
  assign celloutsig_1_9z = celloutsig_1_2z ? celloutsig_1_5z : celloutsig_1_3z;
  assign celloutsig_1_11z = celloutsig_1_3z ? celloutsig_1_10z[0] : celloutsig_1_8z;
  assign celloutsig_1_13z = celloutsig_1_3z ? celloutsig_1_5z : celloutsig_1_4z;
  assign celloutsig_1_15z = celloutsig_1_4z ? celloutsig_1_12z[0] : celloutsig_1_11z;
  assign celloutsig_1_17z = celloutsig_1_13z ? celloutsig_1_15z : celloutsig_1_5z;
  assign celloutsig_1_18z = celloutsig_1_8z ? celloutsig_1_17z : in_data[132];
  assign celloutsig_1_19z = celloutsig_1_11z ? celloutsig_1_18z : celloutsig_1_13z;
  assign celloutsig_0_5z = celloutsig_0_0z ? in_data[64] : celloutsig_0_0z;
  assign celloutsig_0_7z = celloutsig_0_0z ? celloutsig_0_0z : in_data[13];
  assign celloutsig_0_9z = celloutsig_0_5z ? celloutsig_0_0z : celloutsig_0_7z;
  assign celloutsig_0_10z = celloutsig_0_0z ? celloutsig_0_7z : celloutsig_0_0z;
  assign celloutsig_0_11z = celloutsig_0_5z ? in_data[12] : celloutsig_0_1z[2];
  assign celloutsig_0_14z = celloutsig_0_7z ? celloutsig_0_9z : celloutsig_0_2z;
  assign celloutsig_0_15z = in_data[57] ? celloutsig_0_1z[2] : celloutsig_0_7z;
  assign celloutsig_0_18z = celloutsig_0_11z ? celloutsig_0_15z : celloutsig_0_14z;
  assign celloutsig_0_19z = celloutsig_0_5z ? in_data[91] : celloutsig_0_10z;
  assign celloutsig_1_0z = in_data[141] ? in_data[167] : in_data[134];
  assign celloutsig_1_1z = in_data[160] ? celloutsig_1_0z : in_data[166];
  assign celloutsig_1_2z = celloutsig_1_1z ? in_data[183] : celloutsig_1_0z;
  assign celloutsig_0_2z = in_data[64] ? in_data[14] : in_data[77];
  assign celloutsig_1_3z = in_data[171] ? celloutsig_1_2z : celloutsig_1_0z;
  assign celloutsig_1_4z = in_data[104] ? celloutsig_1_3z : celloutsig_1_1z;
  always_latch
    if (!clkin_data[96]) celloutsig_1_10z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_10z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_1z };
  always_latch
    if (clkin_data[128]) celloutsig_1_12z = 7'h00;
    else if (clkin_data[64]) celloutsig_1_12z = { in_data[183], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_7z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_1z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_1z = { in_data[86:85], celloutsig_0_0z, celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
