#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffd157b540 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7fffd159aa40 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7fffd159aa80 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7fffd159aac0 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7fffd159ab00 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000010000000000000>;
P_0x7fffd159ab40 .param/str "REPLACEMENT" 0 2 32, "LRU";
P_0x7fffd159ab80 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000001000>;
P_0x7fffd159abc0 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010100>;
P_0x7fffd159ac00 .param/str "TRACE_FILE" 0 2 37, "helloc++.mem";
P_0x7fffd159ac40 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x7fffd15f5380_0 .var/i "address_file", 31 0;
v0x7fffd15f5480_0 .var "address_in", 31 0;
v0x7fffd15f5570_0 .var "clk", 0 0;
v0x7fffd15f5640_0 .var "data_in", 31 0;
v0x7fffd15f56e0_0 .net "data_out", 31 0, v0x7fffd15f47b0_0;  1 drivers
v0x7fffd15f5780_0 .var "enable", 0 0;
v0x7fffd15f5870_0 .net "hit", 0 0, L_0x7fffd15f7110;  1 drivers
v0x7fffd15f5910_0 .var/i "miss_count", 31 0;
v0x7fffd15f59b0_0 .var "rst", 0 0;
v0x7fffd15f5ae0_0 .var/i "scan_file", 31 0;
v0x7fffd15f5bc0_0 .var/i "total_count", 31 0;
E_0x7fffd15957c0 .event negedge, v0x7fffd15f0230_0;
S_0x7fffd15c5660 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7fffd157b540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7fffd15af8a0 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7fffd15af8e0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x7fffd15af920 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7fffd15af960 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7fffd15af9a0 .param/str "REPLACEMENT" 0 3 32, "LRU";
P_0x7fffd15af9e0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000001000>;
P_0x7fffd15afa20 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010100>;
P_0x7fffd15afa60 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x7fffd15f42c0_0 .net *"_ivl_5", 8 0, L_0x7fffd15f7250;  1 drivers
v0x7fffd15f43a0_0 .net "address_in", 31 0, v0x7fffd15f5480_0;  1 drivers
v0x7fffd15f4480_0 .net "clk", 0 0, v0x7fffd15f5570_0;  1 drivers
v0x7fffd15f4550 .array "data", 0 1;
v0x7fffd15f4550_0 .net v0x7fffd15f4550 0, 31 0, L_0x7fffd15cc840; 1 drivers
v0x7fffd15f4550_1 .net v0x7fffd15f4550 1, 31 0, L_0x7fffd15f6f10; 1 drivers
v0x7fffd15f4670_0 .net "data_in", 31 0, v0x7fffd15f5640_0;  1 drivers
v0x7fffd15f47b0_0 .var "data_out", 31 0;
v0x7fffd15f4870_0 .net "enable", 0 0, v0x7fffd15f5780_0;  1 drivers
v0x7fffd15f4910_0 .var "enables", 1 0;
v0x7fffd15f49d0_0 .net "hit_out", 0 0, L_0x7fffd15f7110;  alias, 1 drivers
v0x7fffd15f4a90_0 .var "hits", 1 0;
v0x7fffd15f4b50_0 .net "match", 1 0, v0x7fffd15f4190_0;  1 drivers
v0x7fffd15f4bf0_0 .net "rst", 0 0, v0x7fffd15f59b0_0;  1 drivers
v0x7fffd15f4c90_0 .net "set_idx", 7 0, L_0x7fffd15f7340;  1 drivers
v0x7fffd15f4d50_0 .net "tag", 19 0, L_0x7fffd15f7430;  1 drivers
v0x7fffd15f4e60 .array "tags", 0 1;
v0x7fffd15f4e60_0 .net v0x7fffd15f4e60 0, 19 0, L_0x7fffd15d4c20; 1 drivers
v0x7fffd15f4e60_1 .net v0x7fffd15f4e60 1, 19 0, L_0x7fffd15c3690; 1 drivers
v0x7fffd15f4f40 .array "valids", 0 1;
v0x7fffd15f4f40_0 .net v0x7fffd15f4f40 0, 0 0, L_0x7fffd15d3920; 1 drivers
v0x7fffd15f4f40_1 .net v0x7fffd15f4f40 1, 0 0, L_0x7fffd15c85f0; 1 drivers
v0x7fffd15f5040_0 .var/i "w", 31 0;
v0x7fffd15f51f0_0 .net "way", 1 0, L_0x7fffd15f5ca0;  1 drivers
E_0x7fffd1593990 .event edge, v0x7fffd15f0150_0, v0x7fffd15d4d80_0;
E_0x7fffd158eb70 .event edge, v0x7fffd15f02f0_0, v0x7fffd15f1db0_0;
L_0x7fffd15f65c0 .part v0x7fffd15f4910_0, 0, 1;
L_0x7fffd15f7020 .part v0x7fffd15f4910_0, 1, 1;
L_0x7fffd15f7110 .reduce/or v0x7fffd15f4a90_0;
L_0x7fffd15f7250 .part v0x7fffd15f5480_0, 4, 9;
L_0x7fffd15f7340 .part L_0x7fffd15f7250, 0, 8;
L_0x7fffd15f7430 .part v0x7fffd15f5480_0, 12, 20;
S_0x7fffd15c6330 .scope generate, "genblk3" "genblk3" 3 71, 3 71 0, S_0x7fffd15c5660;
 .timescale -9 -12;
S_0x7fffd15c7090 .scope module, "replacement" "lru_replacement" 3 76, 4 24 0, S_0x7fffd15c6330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x7fffd1555620 .param/l "ASSOCIATIVITY" 0 4 27, +C4<00000000000000000000000000000010>;
P_0x7fffd1555660 .param/l "SET_SIZE" 0 4 26, +C4<0000000000000000000000000000001000>;
P_0x7fffd15556a0 .param/l "WAY_SIZE" 0 4 25, +C4<000000000000000000000000000000010>;
v0x7fffd15a8710_0 .net "clk", 0 0, v0x7fffd15f5570_0;  alias, 1 drivers
v0x7fffd15d2fd0 .array/i "counts", 511 0, 31 0;
v0x7fffd15d4d80_0 .net "enable", 0 0, v0x7fffd15f5780_0;  alias, 1 drivers
v0x7fffd15cc9e0_0 .var/i "i", 31 0;
v0x7fffd15c78f0_0 .var/i "j", 31 0;
v0x7fffd15c2990_0 .var "min_idx", 7 0;
v0x7fffd15f0070_0 .var "new_idx", 7 0;
v0x7fffd15f0150_0 .net "next_out", 1 0, L_0x7fffd15f5ca0;  alias, 1 drivers
v0x7fffd15f0230_0 .net "rst", 0 0, v0x7fffd15f59b0_0;  alias, 1 drivers
v0x7fffd15f02f0_0 .net "set_in", 7 0, L_0x7fffd15f7340;  alias, 1 drivers
v0x7fffd15f03d0_0 .var/i "tick", 31 0;
v0x7fffd15f04b0_0 .net "way_in", 1 0, v0x7fffd15f4190_0;  alias, 1 drivers
E_0x7fffd15d4cf0 .event edge, v0x7fffd15d4d80_0, v0x7fffd15f04b0_0, v0x7fffd15f02f0_0;
E_0x7fffd15c4510 .event posedge, v0x7fffd15a8710_0;
L_0x7fffd15f5ca0 .part v0x7fffd15f0070_0, 0, 2;
S_0x7fffd15f0650 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7fffd15c5660;
 .timescale -9 -12;
P_0x7fffd15f0820 .param/l "i" 0 3 90, +C4<00>;
S_0x7fffd15f08e0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffd15f0650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "index_in";
    .port_info 4 /INPUT 20 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 20 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffd15f0ac0 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffd15f0b00 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000001000>;
P_0x7fffd15f0b40 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010100>;
L_0x7fffd15d3920 .functor BUFZ 1, L_0x7fffd15f5d40, C4<0>, C4<0>, C4<0>;
L_0x7fffd15d4c20 .functor BUFZ 20, L_0x7fffd15f6050, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x7fffd15cc840 .functor BUFZ 32, L_0x7fffd15f6300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffd15f0cb0_0 .net *"_ivl_0", 0 0, L_0x7fffd15f5d40;  1 drivers
v0x7fffd15f0f50_0 .net *"_ivl_10", 9 0, L_0x7fffd15f60f0;  1 drivers
L_0x7fa807e60060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd15f1030_0 .net *"_ivl_13", 1 0, L_0x7fa807e60060;  1 drivers
v0x7fffd15f1120_0 .net *"_ivl_16", 31 0, L_0x7fffd15f6300;  1 drivers
v0x7fffd15f1200_0 .net *"_ivl_18", 9 0, L_0x7fffd15f63a0;  1 drivers
v0x7fffd15f1330_0 .net *"_ivl_2", 9 0, L_0x7fffd15f5e60;  1 drivers
L_0x7fa807e600a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd15f1410_0 .net *"_ivl_21", 1 0, L_0x7fa807e600a8;  1 drivers
L_0x7fa807e60018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd15f14f0_0 .net *"_ivl_5", 1 0, L_0x7fa807e60018;  1 drivers
v0x7fffd15f15d0_0 .net *"_ivl_8", 19 0, L_0x7fffd15f6050;  1 drivers
v0x7fffd15f16b0_0 .var/i "block", 31 0;
v0x7fffd15f1790_0 .net "clk", 0 0, v0x7fffd15f5570_0;  alias, 1 drivers
v0x7fffd15f1830 .array "data", 0 255, 31 0;
v0x7fffd15f18d0_0 .net "data_in", 31 0, v0x7fffd15f5640_0;  alias, 1 drivers
v0x7fffd15f19b0_0 .net "data_out", 31 0, L_0x7fffd15cc840;  alias, 1 drivers
v0x7fffd15f1a90_0 .net "enable", 0 0, L_0x7fffd15f65c0;  1 drivers
v0x7fffd15f1b50_0 .net "index_in", 7 0, L_0x7fffd15f7340;  alias, 1 drivers
v0x7fffd15f1c40_0 .net "rst", 0 0, v0x7fffd15f59b0_0;  alias, 1 drivers
v0x7fffd15f1d10 .array "tag", 0 255, 19 0;
v0x7fffd15f1db0_0 .net "tag_in", 19 0, L_0x7fffd15f7430;  alias, 1 drivers
v0x7fffd15f1e70_0 .net "tag_out", 19 0, L_0x7fffd15d4c20;  alias, 1 drivers
v0x7fffd15f1f50 .array "valid", 0 255, 0 0;
v0x7fffd15f1ff0_0 .net "valid_out", 0 0, L_0x7fffd15d3920;  alias, 1 drivers
E_0x7fffd1577b80 .event posedge, v0x7fffd15f1a90_0;
L_0x7fffd15f5d40 .array/port v0x7fffd15f1f50, L_0x7fffd15f5e60;
L_0x7fffd15f5e60 .concat [ 8 2 0 0], L_0x7fffd15f7340, L_0x7fa807e60018;
L_0x7fffd15f6050 .array/port v0x7fffd15f1d10, L_0x7fffd15f60f0;
L_0x7fffd15f60f0 .concat [ 8 2 0 0], L_0x7fffd15f7340, L_0x7fa807e60060;
L_0x7fffd15f6300 .array/port v0x7fffd15f1830, L_0x7fffd15f63a0;
L_0x7fffd15f63a0 .concat [ 8 2 0 0], L_0x7fffd15f7340, L_0x7fa807e600a8;
S_0x7fffd15f21d0 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7fffd15c5660;
 .timescale -9 -12;
P_0x7fffd15f23b0 .param/l "i" 0 3 90, +C4<01>;
S_0x7fffd15f2470 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffd15f21d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "index_in";
    .port_info 4 /INPUT 20 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 20 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffd15f2650 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffd15f2690 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000001000>;
P_0x7fffd15f26d0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010100>;
L_0x7fffd15c85f0 .functor BUFZ 1, L_0x7fffd15f6660, C4<0>, C4<0>, C4<0>;
L_0x7fffd15c3690 .functor BUFZ 20, L_0x7fffd15f68e0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x7fffd15f6f10 .functor BUFZ 32, L_0x7fffd15f6cf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffd15f2870_0 .net *"_ivl_0", 0 0, L_0x7fffd15f6660;  1 drivers
v0x7fffd15f2b10_0 .net *"_ivl_10", 9 0, L_0x7fffd15f6980;  1 drivers
L_0x7fa807e60138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd15f2bf0_0 .net *"_ivl_13", 1 0, L_0x7fa807e60138;  1 drivers
v0x7fffd15f2ce0_0 .net *"_ivl_16", 31 0, L_0x7fffd15f6cf0;  1 drivers
v0x7fffd15f2dc0_0 .net *"_ivl_18", 9 0, L_0x7fffd15f6d90;  1 drivers
v0x7fffd15f2ef0_0 .net *"_ivl_2", 9 0, L_0x7fffd15f6700;  1 drivers
L_0x7fa807e60180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd15f2fd0_0 .net *"_ivl_21", 1 0, L_0x7fa807e60180;  1 drivers
L_0x7fa807e600f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd15f30b0_0 .net *"_ivl_5", 1 0, L_0x7fa807e600f0;  1 drivers
v0x7fffd15f3190_0 .net *"_ivl_8", 19 0, L_0x7fffd15f68e0;  1 drivers
v0x7fffd15f3270_0 .var/i "block", 31 0;
v0x7fffd15f3350_0 .net "clk", 0 0, v0x7fffd15f5570_0;  alias, 1 drivers
v0x7fffd15f33f0 .array "data", 0 255, 31 0;
v0x7fffd15f34b0_0 .net "data_in", 31 0, v0x7fffd15f5640_0;  alias, 1 drivers
v0x7fffd15f3570_0 .net "data_out", 31 0, L_0x7fffd15f6f10;  alias, 1 drivers
v0x7fffd15f3630_0 .net "enable", 0 0, L_0x7fffd15f7020;  1 drivers
v0x7fffd15f36f0_0 .net "index_in", 7 0, L_0x7fffd15f7340;  alias, 1 drivers
v0x7fffd15f3800_0 .net "rst", 0 0, v0x7fffd15f59b0_0;  alias, 1 drivers
v0x7fffd15f38f0 .array "tag", 0 255, 19 0;
v0x7fffd15f39b0_0 .net "tag_in", 19 0, L_0x7fffd15f7430;  alias, 1 drivers
v0x7fffd15f3a70_0 .net "tag_out", 19 0, L_0x7fffd15c3690;  alias, 1 drivers
v0x7fffd15f3b30 .array "valid", 0 255, 0 0;
v0x7fffd15f3bd0_0 .net "valid_out", 0 0, L_0x7fffd15c85f0;  alias, 1 drivers
E_0x7fffd159e3c0 .event posedge, v0x7fffd15f3630_0;
L_0x7fffd15f6660 .array/port v0x7fffd15f3b30, L_0x7fffd15f6700;
L_0x7fffd15f6700 .concat [ 8 2 0 0], L_0x7fffd15f7340, L_0x7fa807e600f0;
L_0x7fffd15f68e0 .array/port v0x7fffd15f38f0, L_0x7fffd15f6980;
L_0x7fffd15f6980 .concat [ 8 2 0 0], L_0x7fffd15f7340, L_0x7fa807e60138;
L_0x7fffd15f6cf0 .array/port v0x7fffd15f33f0, L_0x7fffd15f6d90;
L_0x7fffd15f6d90 .concat [ 8 2 0 0], L_0x7fffd15f7340, L_0x7fa807e60180;
S_0x7fffd15f3e00 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7fffd15c5660;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x7fffd15d3ed0 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x7fffd15d3f10 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x7fffd15f4090_0 .net "in", 1 0, v0x7fffd15f4a90_0;  1 drivers
v0x7fffd15f4190_0 .var "out", 1 0;
E_0x7fffd1586f40 .event edge, v0x7fffd15f4090_0;
    .scope S_0x7fffd15c7090;
T_0 ;
    %wait E_0x7fffd15c4510;
    %load/vec4 v0x7fffd15f0230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd15f03d0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffd15f0070_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd15cc9e0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffd15cc9e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd15c78f0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x7fffd15c78f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffd15cc9e0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fffd15c78f0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fffd15d2fd0, 4, 0;
    %load/vec4 v0x7fffd15c78f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd15c78f0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x7fffd15cc9e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd15cc9e0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffd15f03d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd15f03d0_0, 0, 32;
    %load/vec4 v0x7fffd15f04b0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0x7fffd15f03d0_0;
    %load/vec4 v0x7fffd15f02f0_0;
    %pad/u 12;
    %pad/u 13;
    %muli 2, 0, 13;
    %pad/u 14;
    %load/vec4 v0x7fffd15f04b0_0;
    %pad/u 3;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x7fffd15d2fd0, 4, 0;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffd15c7090;
T_1 ;
    %wait E_0x7fffd15d4cf0;
    %load/vec4 v0x7fffd15d4d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffd15f04b0_0;
    %pad/u 8;
    %store/vec4 v0x7fffd15f0070_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffd15c2990_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd15cc9e0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fffd15cc9e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7fffd15f02f0_0;
    %pad/u 12;
    %pad/u 13;
    %muli 2, 0, 13;
    %pad/u 14;
    %load/vec4 v0x7fffd15cc9e0_0;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffd15d2fd0, 4;
    %load/vec4 v0x7fffd15f02f0_0;
    %pad/u 12;
    %pad/u 13;
    %muli 2, 0, 13;
    %pad/u 14;
    %load/vec4 v0x7fffd15c2990_0;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffd15d2fd0, 4;
    %cmp/s;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x7fffd15cc9e0_0;
    %pad/s 8;
    %store/vec4 v0x7fffd15c2990_0, 0, 8;
T_1.4 ;
    %load/vec4 v0x7fffd15cc9e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd15cc9e0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x7fffd15f03d0_0;
    %load/vec4 v0x7fffd15f02f0_0;
    %pad/u 12;
    %pad/u 13;
    %muli 2, 0, 13;
    %pad/u 14;
    %load/vec4 v0x7fffd15c2990_0;
    %pad/u 14;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd15d2fd0, 0, 4;
    %load/vec4 v0x7fffd15c2990_0;
    %assign/vec4 v0x7fffd15f0070_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffd15f08e0;
T_2 ;
    %wait E_0x7fffd15c4510;
    %load/vec4 v0x7fffd15f1c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd15f16b0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffd15f16b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffd15f16b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd15f1f50, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x7fffd15f16b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd15f1d10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffd15f16b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd15f1830, 0, 4;
    %load/vec4 v0x7fffd15f16b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd15f16b0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffd15f08e0;
T_3 ;
    %wait E_0x7fffd1577b80;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffd15f1b50_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd15f1f50, 0, 4;
    %load/vec4 v0x7fffd15f1db0_0;
    %load/vec4 v0x7fffd15f1b50_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd15f1d10, 0, 4;
    %load/vec4 v0x7fffd15f18d0_0;
    %load/vec4 v0x7fffd15f1b50_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd15f1830, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffd15f2470;
T_4 ;
    %wait E_0x7fffd15c4510;
    %load/vec4 v0x7fffd15f3800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd15f3270_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffd15f3270_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffd15f3270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd15f3b30, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x7fffd15f3270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd15f38f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffd15f3270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd15f33f0, 0, 4;
    %load/vec4 v0x7fffd15f3270_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd15f3270_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffd15f2470;
T_5 ;
    %wait E_0x7fffd159e3c0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffd15f36f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd15f3b30, 0, 4;
    %load/vec4 v0x7fffd15f39b0_0;
    %load/vec4 v0x7fffd15f36f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd15f38f0, 0, 4;
    %load/vec4 v0x7fffd15f34b0_0;
    %load/vec4 v0x7fffd15f36f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd15f33f0, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffd15f3e00;
T_6 ;
    %wait E_0x7fffd1586f40;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd15f4190_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x7fffd15f4190_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffd15f4090_0;
    %load/vec4 v0x7fffd15f4190_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x7fffd15f4190_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7fffd15f4190_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffd15c5660;
T_7 ;
    %wait E_0x7fffd15c4510;
    %load/vec4 v0x7fffd15f4bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffd15f4a90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffd15f4910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd15f47b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffd15f4870_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffd15f51f0_0;
    %shiftl 4;
    %assign/vec4 v0x7fffd15f4910_0, 0;
    %load/vec4 v0x7fffd15f4870_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7fffd15f51f0_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fffd15f4b50_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fffd15f4550, 4;
    %assign/vec4 v0x7fffd15f47b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd15f5040_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7fffd15f5040_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7fffd15f4d50_0;
    %ix/getv/s 4, v0x7fffd15f5040_0;
    %load/vec4a v0x7fffd15f4e60, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffd15f5040_0;
    %load/vec4a v0x7fffd15f4f40, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffd15f5040_0;
    %store/vec4 v0x7fffd15f4a90_0, 4, 1;
    %load/vec4 v0x7fffd15f5040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd15f5040_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffd15c5660;
T_8 ;
    %wait E_0x7fffd158eb70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd15f5040_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fffd15f5040_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x7fffd15f4d50_0;
    %ix/getv/s 4, v0x7fffd15f5040_0;
    %load/vec4a v0x7fffd15f4e60, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffd15f5040_0;
    %load/vec4a v0x7fffd15f4f40, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffd15f5040_0;
    %store/vec4 v0x7fffd15f4a90_0, 4, 1;
    %load/vec4 v0x7fffd15f5040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd15f5040_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffd15c5660;
T_9 ;
    %wait E_0x7fffd1593990;
    %load/vec4 v0x7fffd15f4870_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffd15f51f0_0;
    %shiftl 4;
    %assign/vec4 v0x7fffd15f4910_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffd157b540;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd15f5910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd15f5bc0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fffd157b540;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffd15c5660 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffd157b540;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd15f5570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd15f59b0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd15f5570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd15f59b0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd15f5570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd15f59b0_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffd15f5570_0;
    %inv;
    %store/vec4 v0x7fffd15f5570_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7fffd157b540;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7fffd159ac00, "r" {0 0 0};
    %store/vec4 v0x7fffd15f5380_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7fffd15f5380_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7fffd15f5380_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fffd157b540;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd15f5780_0, 0;
    %wait E_0x7fffd15957c0;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7fffd15f5380_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7fffd15f5910_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7fffd15f5bc0_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7fffd15f5910_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7fffd15f5bc0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7fffd15afa60 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7fffd15af9e0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7fffd15afa20 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7fffd159aa80 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000010000000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7fffd159ab40 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7fffd15f5380_0, "%x\012", v0x7fffd15f5480_0 {0 0 0};
    %store/vec4 v0x7fffd15f5ae0_0, 0, 32;
    %wait E_0x7fffd15c4510;
    %load/vec4 v0x7fffd15f5bc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffd15f5bc0_0, 0;
    %load/vec4 v0x7fffd15f5870_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x7fffd15f5910_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffd15f5910_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7fffd15f5640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd15f5780_0, 0;
T_14.3 ;
    %wait E_0x7fffd15c4510;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd15f5780_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "lru_replacement.v";
    "set.v";
    "encoder.v";
