{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731956728771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731956728771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 16:05:28 2024 " "Processing started: Mon Nov 18 16:05:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731956728771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956728771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off motherboard -c motherboard " "Command: quartus_map --read_settings_files=on --write_settings_files=off motherboard -c motherboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956728771 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731956729116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731956729116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motherboard.bdf 1 1 " "Found 1 design units, including 1 entities, in source file motherboard.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 motherboard " "Found entity 1: motherboard" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/motherboard.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731956736698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956736698 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "motherboard " "Elaborating entity \"motherboard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731956736785 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "e " "Converted elements in bus name \"e\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "e\[0\] e0 " "Converted element name(s) from \"e\[0\]\" to \"e0\"" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/motherboard.bdf" { { 512 104 136 536 "e\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956736786 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "e\[1\] e1 " "Converted element name(s) from \"e\[1\]\" to \"e1\"" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/motherboard.bdf" { { 544 104 146 568 "e\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956736786 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "e\[2\] e2 " "Converted element name(s) from \"e\[2\]\" to \"e2\"" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/motherboard.bdf" { { 576 104 143 600 "e\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956736786 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "e\[3\] e3 " "Converted element name(s) from \"e\[3\]\" to \"e3\"" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/motherboard.bdf" { { 608 104 140 632 "e\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956736786 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "e\[4\] e4 " "Converted element name(s) from \"e\[4\]\" to \"e4\"" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/motherboard.bdf" { { 640 104 140 664 "e\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956736786 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "e\[5\] e5 " "Converted element name(s) from \"e\[5\]\" to \"e5\"" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/motherboard.bdf" { { 672 104 143 696 "e\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956736786 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "e\[6\] e6 " "Converted element name(s) from \"e\[6\]\" to \"e6\"" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/motherboard.bdf" { { 704 104 144 728 "e\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956736786 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "e\[7\] e7 " "Converted element name(s) from \"e\[7\]\" to \"e7\"" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/motherboard.bdf" { { 736 104 146 760 "e\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956736786 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "e\[7..0\] e7..0 " "Converted element name(s) from \"e\[7..0\]\" to \"e7..0\"" {  } { { "motherboard.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/motherboard.bdf" { { 328 480 544 352 "e\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956736786 ""}  } { { "motherboard.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/motherboard.bdf" { { 512 104 136 536 "e\[0\]" "" } { 544 104 146 568 "e\[1\]" "" } { 576 104 143 600 "e\[2\]" "" } { 608 104 140 632 "e\[3\]" "" } { 640 104 140 664 "e\[4\]" "" } { 672 104 143 696 "e\[5\]" "" } { 704 104 144 728 "e\[6\]" "" } { 736 104 146 760 "e\[7\]" "" } { 328 480 544 352 "e\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1731956736786 ""}
{ "Warning" "WSGN_SEARCH_FILE" "aula04.bdf 1 1 " "Using design file aula04.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aula04 " "Found entity 1: aula04" {  } { { "aula04.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/aula04.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731956736795 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731956736795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula04 aula04:inst2 " "Elaborating entity \"aula04\" for hierarchy \"aula04:inst2\"" {  } { { "motherboard.bdf" "inst2" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/motherboard.bdf" { { -232 1248 1392 -72 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731956736795 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR4 inst21 " "Block or symbol \"OR4\" of instance \"inst21\" overlaps another block or symbol" {  } { { "aula04.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/aula04.bdf" { { 2040 416 480 2120 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1731956736796 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst64 " "Block or symbol \"NOT\" of instance \"inst64\" overlaps another block or symbol" {  } { { "aula04.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/aula04.bdf" { { 960 176 224 992 "inst64" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1731956736796 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst71 " "Block or symbol \"NOT\" of instance \"inst71\" overlaps another block or symbol" {  } { { "aula04.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/aula04.bdf" { { 1232 72 120 1264 "inst71" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1731956736796 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst76 " "Block or symbol \"NOT\" of instance \"inst76\" overlaps another block or symbol" {  } { { "aula04.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/aula04.bdf" { { 1400 160 208 1432 "inst76" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1731956736796 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst78 " "Block or symbol \"NOT\" of instance \"inst78\" overlaps another block or symbol" {  } { { "aula04.bdf" "" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/aula04.bdf" { { 1432 240 288 1464 "inst78" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1731956736796 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu.vhd 2 1 " "Using design file cpu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-main " "Found design unit 1: cpu-main" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731956737141 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731956737141 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731956737141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:inst1 " "Elaborating entity \"cpu\" for hierarchy \"cpu:inst1\"" {  } { { "motherboard.bdf" "inst1" { Schematic "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/motherboard.bdf" { { 272 544 768 512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731956737147 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "SUPERIOR cpu.vhd(767) " "VHDL Variable Declaration warning at cpu.vhd(767): used initial value expression for variable \"SUPERIOR\" because variable was never assigned a value" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 767 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731956737152 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "INFERIOR cpu.vhd(768) " "VHDL Variable Declaration warning at cpu.vhd(768): used initial value expression for variable \"INFERIOR\" because variable was never assigned a value" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 768 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731956737152 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "X_SOMA cpu.vhd(769) " "VHDL Variable Declaration warning at cpu.vhd(769): used initial value expression for variable \"X_SOMA\" because variable was never assigned a value" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 769 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731956737152 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "Y_SOMA cpu.vhd(770) " "VHDL Variable Declaration warning at cpu.vhd(770): used initial value expression for variable \"Y_SOMA\" because variable was never assigned a value" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 770 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731956737152 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INIT_ULA cpu.vhd(785) " "VHDL Process Statement warning at cpu.vhd(785): signal \"INIT_ULA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 785 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731956737152 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(786) " "VHDL Process Statement warning at cpu.vhd(786): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 786 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731956737152 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(803) " "VHDL Process Statement warning at cpu.vhd(803): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 803 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731956737152 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(834) " "VHDL Process Statement warning at cpu.vhd(834): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 834 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731956737152 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(837) " "VHDL Process Statement warning at cpu.vhd(837): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 837 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731956737152 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(840) " "VHDL Process Statement warning at cpu.vhd(840): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 840 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731956737152 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(844) " "VHDL Process Statement warning at cpu.vhd(844): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 844 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731956737152 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(848) " "VHDL Process Statement warning at cpu.vhd(848): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 848 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731956737152 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FRover cpu.vhd(763) " "VHDL Process Statement warning at cpu.vhd(763): inferring latch(es) for signal or variable \"FRover\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731956737152 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FRzero cpu.vhd(763) " "VHDL Process Statement warning at cpu.vhd(763): inferring latch(es) for signal or variable \"FRzero\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731956737152 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FRmaior cpu.vhd(763) " "VHDL Process Statement warning at cpu.vhd(763): inferring latch(es) for signal or variable \"FRmaior\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731956737153 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FRmenor cpu.vhd(763) " "VHDL Process Statement warning at cpu.vhd(763): inferring latch(es) for signal or variable \"FRmenor\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731956737153 "|motherboard|cpu:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESULT cpu.vhd(763) " "VHDL Process Statement warning at cpu.vhd(763): inferring latch(es) for signal or variable \"RESULT\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731956737153 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[0\] cpu.vhd(763) " "Inferred latch for \"RESULT\[0\]\" at cpu.vhd(763)" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956737153 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[1\] cpu.vhd(763) " "Inferred latch for \"RESULT\[1\]\" at cpu.vhd(763)" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956737153 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[2\] cpu.vhd(763) " "Inferred latch for \"RESULT\[2\]\" at cpu.vhd(763)" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956737153 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[3\] cpu.vhd(763) " "Inferred latch for \"RESULT\[3\]\" at cpu.vhd(763)" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956737153 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[4\] cpu.vhd(763) " "Inferred latch for \"RESULT\[4\]\" at cpu.vhd(763)" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956737153 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[5\] cpu.vhd(763) " "Inferred latch for \"RESULT\[5\]\" at cpu.vhd(763)" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956737153 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[6\] cpu.vhd(763) " "Inferred latch for \"RESULT\[6\]\" at cpu.vhd(763)" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956737153 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[7\] cpu.vhd(763) " "Inferred latch for \"RESULT\[7\]\" at cpu.vhd(763)" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956737153 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FRmenor cpu.vhd(763) " "Inferred latch for \"FRmenor\" at cpu.vhd(763)" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956737153 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FRmaior cpu.vhd(763) " "Inferred latch for \"FRmaior\" at cpu.vhd(763)" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956737153 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FRzero cpu.vhd(763) " "Inferred latch for \"FRzero\" at cpu.vhd(763)" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956737153 "|motherboard|cpu:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FRover cpu.vhd(763) " "Inferred latch for \"FRover\" at cpu.vhd(763)" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956737153 "|motherboard|cpu:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "ram256x8.vhd 2 1 " "Using design file ram256x8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram256x8-SYN " "Found design unit 1: ram256x8-SYN" {  } { { "ram256x8.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/ram256x8.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731956737161 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram256x8 " "Found entity 1: ram256x8" {  } { { "ram256x8.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/ram256x8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731956737161 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731956737161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram256x8 cpu:inst1\|ram256x8:ram_instance " "Elaborating entity \"ram256x8\" for hierarchy \"cpu:inst1\|ram256x8:ram_instance\"" {  } { { "cpu.vhd" "ram_instance" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731956737161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:inst1\|ram256x8:ram_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:inst1\|ram256x8:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram256x8.vhd" "altsyncram_component" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/ram256x8.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731956737193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst1\|ram256x8:ram_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:inst1\|ram256x8:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram256x8.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/ram256x8.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731956737207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst1\|ram256x8:ram_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:inst1\|ram256x8:ram_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram256X8.mif " "Parameter \"init_file\" = \"ram256X8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731956737207 ""}  } { { "ram256x8.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/ram256x8.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731956737207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3o04.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3o04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3o04 " "Found entity 1: altsyncram_3o04" {  } { { "db/altsyncram_3o04.tdf" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/db/altsyncram_3o04.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731956737247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956737247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3o04 cpu:inst1\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_3o04:auto_generated " "Elaborating entity \"altsyncram_3o04\" for hierarchy \"cpu:inst1\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_3o04:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731956737248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|FRmaior " "Latch cpu:inst1\|FRmaior has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|INIT_ULA " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|INIT_ULA" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731956737962 ""}  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731956737962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|FRzero " "Latch cpu:inst1\|FRzero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|INIT_ULA " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|INIT_ULA" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731956737962 ""}  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731956737962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|FRover " "Latch cpu:inst1\|FRover has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|INIT_ULA " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|INIT_ULA" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731956737962 ""}  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731956737962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|FRmenor " "Latch cpu:inst1\|FRmenor has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|INIT_ULA " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|INIT_ULA" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731956737962 ""}  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731956737962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RESULT\[3\] " "Latch cpu:inst1\|RESULT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[7\]" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731956737962 ""}  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731956737962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RESULT\[2\] " "Latch cpu:inst1\|RESULT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[7\]" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731956737962 ""}  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731956737962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RESULT\[1\] " "Latch cpu:inst1\|RESULT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[7\]" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731956737962 ""}  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731956737962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RESULT\[0\] " "Latch cpu:inst1\|RESULT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[7\]" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731956737963 ""}  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731956737963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RESULT\[7\] " "Latch cpu:inst1\|RESULT\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[7\]" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731956737963 ""}  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731956737963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RESULT\[6\] " "Latch cpu:inst1\|RESULT\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[7\]" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731956737963 ""}  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731956737963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RESULT\[5\] " "Latch cpu:inst1\|RESULT\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[7\]" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731956737964 ""}  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731956737964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst1\|RESULT\[4\] " "Latch cpu:inst1\|RESULT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst1\|IR\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:inst1\|IR\[7\]" {  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731956737964 ""}  } { { "cpu.vhd" "" { Text "C:/Users/14593530/Desktop/SSC0108-Pratica-em-Sistemas-Digitais-2024-main/motherboard/cpu.vhd" 763 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731956737964 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731956738304 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731956738750 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731956738750 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "388 " "Implemented 388 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731956738804 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731956738804 ""} { "Info" "ICUT_CUT_TM_LCELLS" "318 " "Implemented 318 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731956738804 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1731956738804 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731956738804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4901 " "Peak virtual memory: 4901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731956738824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 16:05:38 2024 " "Processing ended: Mon Nov 18 16:05:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731956738824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731956738824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731956738824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731956738824 ""}
