;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SLT #270, 0
	ADD 210, 60
	SUB @121, 106
	SUB @121, 106
	SPL 300, -201
	ADD 3, 120
	MOV -1, <-20
	DJN -301, @-20
	SUB #32, @5
	SUB #32, @5
	SUB 12, @-10
	DJN -1, @-20
	SUB @121, 103
	JMN @12, #200
	SUB #172, @200
	JMP 12, <10
	JMP 12, <10
	MOV 100, -0
	JMP -1, @-20
	JMP -1, @-20
	SPL 100
	SUB 300, -201
	SUB @127, @100
	SUB @127, @100
	SUB #1, <-3
	SPL 0, <402
	JMN @32, #5
	ADD 210, 60
	JMP @172, #200
	SUB 6, <1
	JMP @172, #200
	CMP 12, 10
	SUB #1, <-3
	SLT 100, -0
	SUB @30, 200
	SPL 100
	DJN 0, #2
	DJN 0, #2
	MOV 226, 0
	SUB #1, <-793
	SLT 20, @12
	JMN <921, 306
	JMN <921, 306
	CMP -607, <120
	SPL 0, <402
	SUB -1, <-20
	ADD 210, 60
	MOV -4, <-20
	SUB @0, @902
	DJN -11, @-0
	DJN -11, @-0
	DJN -11, @-0
