/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue May 12 15:31:57 2015
 *                 Full Compile MD5 Checksum  654f5b1025c3f32e1ac79a0158cb9296
 *                     (minus title and desc)
 *                 MD5 Checksum               f5dfcaebcf2741b1de57e2e58f246be2
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     16053
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_LEAP_CPU_AUX_REGS_H__
#define BCHP_LEAP_CPU_AUX_REGS_H__

/***************************************************************************
 *LEAP_CPU_AUX_REGS - CPU Auxiliary Registers
 ***************************************************************************/
#define BCHP_LEAP_CPU_AUX_REGS_STATUS            0x000e0000 /* [RO] Auxiliary Register STATUS */
#define BCHP_LEAP_CPU_AUX_REGS_SEMAPHORE         0x000e0004 /* [RW] Inter-process/Host semaphore register */
#define BCHP_LEAP_CPU_AUX_REGS_LP_START          0x000e0008 /* [RW] Loop start address (32-bit) */
#define BCHP_LEAP_CPU_AUX_REGS_LP_END            0x000e000c /* [RW] Loop end address (32-bit) */
#define BCHP_LEAP_CPU_AUX_REGS_IDENTITY          0x000e0010 /* [RO] Processor Identification register */
#define BCHP_LEAP_CPU_AUX_REGS_DEBUG             0x000e0014 /* [RW] Debug register */
#define BCHP_LEAP_CPU_AUX_REGS_PC                0x000e0018 /* [RO] Program Counter register (32-bit) */
#define BCHP_LEAP_CPU_AUX_REGS_STATUS32          0x000e0028 /* [RO] Status register (32-bit) */
#define BCHP_LEAP_CPU_AUX_REGS_STATUS32_L1       0x000e002c /* [RW] Status register save for level 1 interrupts */
#define BCHP_LEAP_CPU_AUX_REGS_STATUS32_L2       0x000e0030 /* [RW] Status register save for level 2 interrupts */
#define BCHP_LEAP_CPU_AUX_REGS_IC_IVIC           0x000e0040 /* [WO] Invalidate cache */
#define BCHP_LEAP_CPU_AUX_REGS_IC_CTRL           0x000e0044 /* [RW] Cache Control Register */
#define BCHP_LEAP_CPU_AUX_REGS_IC_LIL            0x000e004c /* [WO] Lock instruction line */
#define BCHP_LEAP_CPU_AUX_REGS_AUX_DCCM          0x000e0060 /* [WO] Address of Local RAM */
#define BCHP_LEAP_CPU_AUX_REGS_IC_IVIL           0x000e0064 /* [WO] Invalidate instruction line */
#define BCHP_LEAP_CPU_AUX_REGS_TIMER0_COUNT      0x000e0084 /* [RW] Processor Timer0 Control value */
#define BCHP_LEAP_CPU_AUX_REGS_TIMER0_CONTROL    0x000e0088 /* [RW] Processor Timer0 Count value */
#define BCHP_LEAP_CPU_AUX_REGS_TIMER0_LIMIT      0x000e008c /* [RW] Processor Timer0 Limit value */
#define BCHP_LEAP_CPU_AUX_REGS_INT_VEC_BASE      0x000e0094 /* [RW] Interrupt Vector Base address */
#define BCHP_LEAP_CPU_AUX_REGS_AUX_IRQ_LV12      0x000e010c /* [RW] Interrupt Level Status */
#define BCHP_LEAP_CPU_AUX_REGS_DC_IVDC           0x000e011c /* [WO] Invalidate cache */
#define BCHP_LEAP_CPU_AUX_REGS_DC_CTRL           0x000e0120 /* [RW] Cache Control register */
#define BCHP_LEAP_CPU_AUX_REGS_DC_LDL            0x000e0124 /* [RW] Lock data line at this address */
#define BCHP_LEAP_CPU_AUX_REGS_DC_IVDL           0x000e0128 /* [RW] Invalidate data line */
#define BCHP_LEAP_CPU_AUX_REGS_DC_FLSH           0x000e012c /* [RW] Flush data cache */
#define BCHP_LEAP_CPU_AUX_REGS_DC_FLDL           0x000e0130 /* [RW] Flush data line */
#define BCHP_LEAP_CPU_AUX_REGS_DC_RAM_ADDR       0x000e0160 /* [RW] External Address RAM address */
#define BCHP_LEAP_CPU_AUX_REGS_DC_TAG            0x000e0164 /* [RW] Tag Access */
#define BCHP_LEAP_CPU_AUX_REGS_DC_WP             0x000e0168 /* [RW] Way Pointer Access */
#define BCHP_LEAP_CPU_AUX_REGS_DC_DATA           0x000e016c /* [RW] Data Accesse */
#define BCHP_LEAP_CPU_AUX_REGS_CRC_BUILD_BCR     0x000e0188 /* [RO] Build configuration register for CRC instruction. */
#define BCHP_LEAP_CPU_AUX_REGS_DVBF_BUILD        0x000e0190 /* [RO] Build configuration register for dual viterbi butterfly instruction. */
#define BCHP_LEAP_CPU_AUX_REGS_EXT_ARITH_BUILD   0x000e0194 /* [RO] Build configuration register to specify that the processor has the extended arithmetic instructions. */
#define BCHP_LEAP_CPU_AUX_REGS_DATASPACE         0x000e0198 /* [RO] Build configuration register for dataspace. */
#define BCHP_LEAP_CPU_AUX_REGS_MEMSUBSYS         0x000e019c /* [RO] Build configuration register for memory subsytem. */
#define BCHP_LEAP_CPU_AUX_REGS_VECBASE_AC_BUILD  0x000e01a0 /* [RO] Build configuration register for ARC600 interrupt vector base address. */
#define BCHP_LEAP_CPU_AUX_REGS_P_BASE_ADDR       0x000e01a4 /* [RO] Build configuration register for peripheral base address. */
#define BCHP_LEAP_CPU_AUX_REGS_MPU_BUILD         0x000e01b4 /* [RO] Build configuration register for memory protection unit. */
#define BCHP_LEAP_CPU_AUX_REGS_RF_BUILD          0x000e01b8 /* [RO] Build configuration register for register file. */
#define BCHP_LEAP_CPU_AUX_REGS_D_CACHE_BUILD     0x000e01c8 /* [RO] Build configuration register for data cache. */
#define BCHP_LEAP_CPU_AUX_REGS_MADI_BUILD        0x000e01cc /* [RO] Build configuration register for multiple ARC debug interface. */
#define BCHP_LEAP_CPU_AUX_REGS_DCCM_BUILD        0x000e01d0 /* [RO] Build configuration register for data closely coupled memory. */
#define BCHP_LEAP_CPU_AUX_REGS_TIMER_BUILD       0x000e01d4 /* [RO] Build configuration register for timers. */
#define BCHP_LEAP_CPU_AUX_REGS_AP_BUILD          0x000e01d8 /* [RO] Build configuration register for actionpoints. */
#define BCHP_LEAP_CPU_AUX_REGS_I_CACHE_BUILD     0x000e01dc /* [RO] Build configuration register for instruction cache. */
#define BCHP_LEAP_CPU_AUX_REGS_ICCM_BUILD        0x000e01e0 /* [RO] Build configuration register for instruction closely coupled memory. */
#define BCHP_LEAP_CPU_AUX_REGS_DSPRAM_BUILD      0x000e01e4 /* [RO] Build configuration register for XY memory. */
#define BCHP_LEAP_CPU_AUX_REGS_MAC_BUILD         0x000e01e8 /* [RO] Build configuration register for Xmac. */
#define BCHP_LEAP_CPU_AUX_REGS_MULTIPLY_BUILD    0x000e01ec /* [RO] Build configuration register for instruction closely coupled memory. */
#define BCHP_LEAP_CPU_AUX_REGS_SWAP_BUILD        0x000e01f0 /* [RO] Build configuration register for swap instruction. */
#define BCHP_LEAP_CPU_AUX_REGS_NORM_BUILD        0x000e01f4 /* [RO] Build configuration register for normalise instruction. */
#define BCHP_LEAP_CPU_AUX_REGS_MINMAX_BUILD      0x000e01f8 /* [RO] Build configuration register for min/max instruction. */
#define BCHP_LEAP_CPU_AUX_REGS_BARREL_BUILD      0x000e01fc /* [RO] Build configuration register for barrel shifter. */
#define BCHP_LEAP_CPU_AUX_REGS_ARC600_BUILD      0x000e0304 /* [RO] Build configuration register for ARC 600. */
#define BCHP_LEAP_CPU_AUX_REGS_AUX_SYSTEM_BUILD  0x000e0308 /* [RW] Build configuration register for AS221BD. */
#define BCHP_LEAP_CPU_AUX_REGS_MCD_BCR           0x000e0310 /* [RO] MCD configuration register for AS221BD. */
#define BCHP_LEAP_CPU_AUX_REGS_IFETCHQUEUE_BUILD 0x000e03f8 /* [RO] Build configuration register for the InstructionFetchQueue component. */
#define BCHP_LEAP_CPU_AUX_REGS_TIMER1_COUNT      0x000e0400 /* [RW] Processor Timer 1 Control value */
#define BCHP_LEAP_CPU_AUX_REGS_TIMER1_CONTROL    0x000e0404 /* [RW] Processor Timer 1 Count value */
#define BCHP_LEAP_CPU_AUX_REGS_TIMER1_LIMIT      0x000e0408 /* [RW] Processor Timer 1 Limit value */
#define BCHP_LEAP_CPU_AUX_REGS_AUX_IRQ_LEV       0x000e0800 /* [RW] Interrupt Level Programming */
#define BCHP_LEAP_CPU_AUX_REGS_AUX_IRQ_HINT      0x000e0804 /* [RW] Software Triggered Interrupt */
#define BCHP_LEAP_CPU_AUX_REGS_AUX_ALIGN_CTRL    0x000e0808 /* [RW] Memory Alignment Detection Control */
#define BCHP_LEAP_CPU_AUX_REGS_AUX_ALIGN_ADDR    0x000e080c /* [RO] Memory Alignment Detected Address */
#define BCHP_LEAP_CPU_AUX_REGS_AUX_ALIGN_SIZE    0x000e0810 /* [RO] Memory Alignment Detected Size */
#define BCHP_LEAP_CPU_AUX_REGS_AUX_INTER_CORE_INTERRUPT 0x000e0a00 /* [RO] Inter-core Interrupt Register */
#define BCHP_LEAP_CPU_AUX_REGS_AX_IPC_SEM_N      0x000e0a04 /* [RO] Inter-core Sempahore Register */
#define BCHP_LEAP_CPU_AUX_REGS_AUX_INTER_CORE_ACK 0x000e0a08 /* [RO] Inter-core Interrupt Acknowledge Register */
#define BCHP_LEAP_CPU_AUX_REGS_MPUEN             0x000e1024 /* [RW] MPU Enable */
#define BCHP_LEAP_CPU_AUX_REGS_MPUIC             0x000e1080 /* [RO] MPU Interrupt Cause */
#define BCHP_LEAP_CPU_AUX_REGS_MPUFA             0x000e1084 /* [RO] MPU Fault Address */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDB0           0x000e1088 /* [RW] MPU Region Descriptor Base 0 */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDP0           0x000e108c /* [RW] MPU Region Descriptor Permissions 0 */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDB1           0x000e1090 /* [RW] MPU Region Descriptor Base 1 */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDP1           0x000e1094 /* [RW] MPU Region Descriptor Permissions 1 */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDB2           0x000e1098 /* [RW] MPU Region Descriptor Base 2 */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDP2           0x000e109c /* [RW] MPU Region Descriptor Permissions 2 */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDB3           0x000e10a0 /* [RW] MPU Region Descriptor Base 3 */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDP3           0x000e10a4 /* [RW] MPU Region Descriptor Permissions 3 */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDB4           0x000e10a8 /* [RW] MPU Region Descriptor Base 4 */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDP4           0x000e10ac /* [RW] MPU Region Descriptor Permissions 4 */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDB5           0x000e10b0 /* [RW] MPU Region Descriptor Base 5 */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDP5           0x000e10b4 /* [RW] MPU Region Descriptor Permissions 5 */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDB6           0x000e10b8 /* [RW] MPU Region Descriptor Base 6 */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDP6           0x000e10bc /* [RW] MPU Region Descriptor Permissions 6 */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDB7           0x000e10c0 /* [RW] MPU Region Descriptor Base 7 */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDP7           0x000e10c4 /* [RW] MPU Region Descriptor Permissions 7 */

/***************************************************************************
 *STATUS - Auxiliary Register STATUS
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: STATUS :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_STATUS_WORD_MASK                    0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_STATUS_WORD_SHIFT                   0

/***************************************************************************
 *SEMAPHORE - Inter-process/Host semaphore register
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: SEMAPHORE :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_SEMAPHORE_WORD_MASK                 0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_SEMAPHORE_WORD_SHIFT                0

/***************************************************************************
 *LP_START - Loop start address (32-bit)
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: LP_START :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_LP_START_WORD_MASK                  0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_LP_START_WORD_SHIFT                 0

/***************************************************************************
 *LP_END - Loop end address (32-bit)
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: LP_END :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_LP_END_WORD_MASK                    0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_LP_END_WORD_SHIFT                   0

/***************************************************************************
 *IDENTITY - Processor Identification register
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: IDENTITY :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_IDENTITY_WORD_MASK                  0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_IDENTITY_WORD_SHIFT                 0

/***************************************************************************
 *DEBUG - Debug register
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: DEBUG :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_DEBUG_WORD_MASK                     0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_DEBUG_WORD_SHIFT                    0

/***************************************************************************
 *PC - Program Counter register (32-bit)
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: PC :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_PC_WORD_MASK                        0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_PC_WORD_SHIFT                       0

/***************************************************************************
 *STATUS32 - Status register (32-bit)
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: STATUS32 :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_STATUS32_WORD_MASK                  0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_STATUS32_WORD_SHIFT                 0

/***************************************************************************
 *STATUS32_L1 - Status register save for level 1 interrupts
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: STATUS32_L1 :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_STATUS32_L1_WORD_MASK               0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_STATUS32_L1_WORD_SHIFT              0

/***************************************************************************
 *STATUS32_L2 - Status register save for level 2 interrupts
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: STATUS32_L2 :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_STATUS32_L2_WORD_MASK               0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_STATUS32_L2_WORD_SHIFT              0

/***************************************************************************
 *IC_IVIC - Invalidate cache
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: IC_IVIC :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_IC_IVIC_WORD_MASK                   0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_IC_IVIC_WORD_SHIFT                  0

/***************************************************************************
 *IC_CTRL - Cache Control Register
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: IC_CTRL :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_IC_CTRL_WORD_MASK                   0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_IC_CTRL_WORD_SHIFT                  0

/***************************************************************************
 *IC_LIL - Lock instruction line
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: IC_LIL :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_IC_LIL_WORD_MASK                    0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_IC_LIL_WORD_SHIFT                   0

/***************************************************************************
 *AUX_DCCM - Address of Local RAM
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: AUX_DCCM :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_AUX_DCCM_WORD_MASK                  0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_AUX_DCCM_WORD_SHIFT                 0

/***************************************************************************
 *IC_IVIL - Invalidate instruction line
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: IC_IVIL :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_IC_IVIL_WORD_MASK                   0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_IC_IVIL_WORD_SHIFT                  0

/***************************************************************************
 *TIMER0_COUNT - Processor Timer0 Control value
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: TIMER0_COUNT :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_TIMER0_COUNT_WORD_MASK              0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_TIMER0_COUNT_WORD_SHIFT             0

/***************************************************************************
 *TIMER0_CONTROL - Processor Timer0 Count value
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: TIMER0_CONTROL :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_TIMER0_CONTROL_WORD_MASK            0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_TIMER0_CONTROL_WORD_SHIFT           0

/***************************************************************************
 *TIMER0_LIMIT - Processor Timer0 Limit value
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: TIMER0_LIMIT :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_TIMER0_LIMIT_WORD_MASK              0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_TIMER0_LIMIT_WORD_SHIFT             0

/***************************************************************************
 *INT_VEC_BASE - Interrupt Vector Base address
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: INT_VEC_BASE :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_INT_VEC_BASE_WORD_MASK              0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_INT_VEC_BASE_WORD_SHIFT             0

/***************************************************************************
 *AUX_IRQ_LV12 - Interrupt Level Status
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: AUX_IRQ_LV12 :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_AUX_IRQ_LV12_WORD_MASK              0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_AUX_IRQ_LV12_WORD_SHIFT             0

/***************************************************************************
 *DC_IVDC - Invalidate cache
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: DC_IVDC :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_DC_IVDC_WORD_MASK                   0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_DC_IVDC_WORD_SHIFT                  0

/***************************************************************************
 *DC_CTRL - Cache Control register
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: DC_CTRL :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_DC_CTRL_WORD_MASK                   0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_DC_CTRL_WORD_SHIFT                  0

/***************************************************************************
 *DC_LDL - Lock data line at this address
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: DC_LDL :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_DC_LDL_WORD_MASK                    0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_DC_LDL_WORD_SHIFT                   0

/***************************************************************************
 *DC_IVDL - Invalidate data line
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: DC_IVDL :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_DC_IVDL_WORD_MASK                   0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_DC_IVDL_WORD_SHIFT                  0

/***************************************************************************
 *DC_FLSH - Flush data cache
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: DC_FLSH :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_DC_FLSH_WORD_MASK                   0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_DC_FLSH_WORD_SHIFT                  0

/***************************************************************************
 *DC_FLDL - Flush data line
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: DC_FLDL :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_DC_FLDL_WORD_MASK                   0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_DC_FLDL_WORD_SHIFT                  0

/***************************************************************************
 *DC_RAM_ADDR - External Address RAM address
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: DC_RAM_ADDR :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_DC_RAM_ADDR_WORD_MASK               0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_DC_RAM_ADDR_WORD_SHIFT              0

/***************************************************************************
 *DC_TAG - Tag Access
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: DC_TAG :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_DC_TAG_WORD_MASK                    0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_DC_TAG_WORD_SHIFT                   0

/***************************************************************************
 *DC_WP - Way Pointer Access
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: DC_WP :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_DC_WP_WORD_MASK                     0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_DC_WP_WORD_SHIFT                    0

/***************************************************************************
 *DC_DATA - Data Accesse
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: DC_DATA :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_DC_DATA_WORD_MASK                   0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_DC_DATA_WORD_SHIFT                  0

/***************************************************************************
 *CRC_BUILD_BCR - Build configuration register for CRC instruction.
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: CRC_BUILD_BCR :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_CRC_BUILD_BCR_WORD_MASK             0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_CRC_BUILD_BCR_WORD_SHIFT            0

/***************************************************************************
 *DVBF_BUILD - Build configuration register for dual viterbi butterfly instruction.
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: DVBF_BUILD :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_DVBF_BUILD_WORD_MASK                0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_DVBF_BUILD_WORD_SHIFT               0

/***************************************************************************
 *EXT_ARITH_BUILD - Build configuration register to specify that the processor has the extended arithmetic instructions.
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: EXT_ARITH_BUILD :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_EXT_ARITH_BUILD_WORD_MASK           0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_EXT_ARITH_BUILD_WORD_SHIFT          0

/***************************************************************************
 *DATASPACE - Build configuration register for dataspace.
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: DATASPACE :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_DATASPACE_WORD_MASK                 0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_DATASPACE_WORD_SHIFT                0

/***************************************************************************
 *MEMSUBSYS - Build configuration register for memory subsytem.
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: MEMSUBSYS :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_MEMSUBSYS_WORD_MASK                 0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_MEMSUBSYS_WORD_SHIFT                0

/***************************************************************************
 *VECBASE_AC_BUILD - Build configuration register for ARC600 interrupt vector base address.
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: VECBASE_AC_BUILD :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_VECBASE_AC_BUILD_WORD_MASK          0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_VECBASE_AC_BUILD_WORD_SHIFT         0

/***************************************************************************
 *P_BASE_ADDR - Build configuration register for peripheral base address.
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: P_BASE_ADDR :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_P_BASE_ADDR_WORD_MASK               0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_P_BASE_ADDR_WORD_SHIFT              0

/***************************************************************************
 *MPU_BUILD - Build configuration register for memory protection unit.
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: MPU_BUILD :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_MPU_BUILD_WORD_MASK                 0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_MPU_BUILD_WORD_SHIFT                0

/***************************************************************************
 *RF_BUILD - Build configuration register for register file.
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: RF_BUILD :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_RF_BUILD_WORD_MASK                  0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_RF_BUILD_WORD_SHIFT                 0

/***************************************************************************
 *D_CACHE_BUILD - Build configuration register for data cache.
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: D_CACHE_BUILD :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_D_CACHE_BUILD_WORD_MASK             0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_D_CACHE_BUILD_WORD_SHIFT            0

/***************************************************************************
 *MADI_BUILD - Build configuration register for multiple ARC debug interface.
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: MADI_BUILD :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_MADI_BUILD_WORD_MASK                0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_MADI_BUILD_WORD_SHIFT               0

/***************************************************************************
 *DCCM_BUILD - Build configuration register for data closely coupled memory.
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: DCCM_BUILD :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_DCCM_BUILD_WORD_MASK                0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_DCCM_BUILD_WORD_SHIFT               0

/***************************************************************************
 *TIMER_BUILD - Build configuration register for timers.
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: TIMER_BUILD :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_TIMER_BUILD_WORD_MASK               0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_TIMER_BUILD_WORD_SHIFT              0

/***************************************************************************
 *AP_BUILD - Build configuration register for actionpoints.
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: AP_BUILD :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_AP_BUILD_WORD_MASK                  0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_AP_BUILD_WORD_SHIFT                 0

/***************************************************************************
 *I_CACHE_BUILD - Build configuration register for instruction cache.
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: I_CACHE_BUILD :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_I_CACHE_BUILD_WORD_MASK             0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_I_CACHE_BUILD_WORD_SHIFT            0

/***************************************************************************
 *ICCM_BUILD - Build configuration register for instruction closely coupled memory.
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: ICCM_BUILD :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_ICCM_BUILD_WORD_MASK                0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_ICCM_BUILD_WORD_SHIFT               0

/***************************************************************************
 *DSPRAM_BUILD - Build configuration register for XY memory.
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: DSPRAM_BUILD :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_DSPRAM_BUILD_WORD_MASK              0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_DSPRAM_BUILD_WORD_SHIFT             0

/***************************************************************************
 *MAC_BUILD - Build configuration register for Xmac.
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: MAC_BUILD :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_MAC_BUILD_WORD_MASK                 0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_MAC_BUILD_WORD_SHIFT                0

/***************************************************************************
 *MULTIPLY_BUILD - Build configuration register for instruction closely coupled memory.
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: MULTIPLY_BUILD :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_MULTIPLY_BUILD_WORD_MASK            0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_MULTIPLY_BUILD_WORD_SHIFT           0

/***************************************************************************
 *SWAP_BUILD - Build configuration register for swap instruction.
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: SWAP_BUILD :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_SWAP_BUILD_WORD_MASK                0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_SWAP_BUILD_WORD_SHIFT               0

/***************************************************************************
 *NORM_BUILD - Build configuration register for normalise instruction.
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: NORM_BUILD :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_NORM_BUILD_WORD_MASK                0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_NORM_BUILD_WORD_SHIFT               0

/***************************************************************************
 *MINMAX_BUILD - Build configuration register for min/max instruction.
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: MINMAX_BUILD :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_MINMAX_BUILD_WORD_MASK              0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_MINMAX_BUILD_WORD_SHIFT             0

/***************************************************************************
 *BARREL_BUILD - Build configuration register for barrel shifter.
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: BARREL_BUILD :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_BARREL_BUILD_WORD_MASK              0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_BARREL_BUILD_WORD_SHIFT             0

/***************************************************************************
 *ARC600_BUILD - Build configuration register for ARC 600.
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: ARC600_BUILD :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_ARC600_BUILD_WORD_MASK              0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_ARC600_BUILD_WORD_SHIFT             0

/***************************************************************************
 *AUX_SYSTEM_BUILD - Build configuration register for AS221BD.
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: AUX_SYSTEM_BUILD :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_AUX_SYSTEM_BUILD_WORD_MASK          0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_AUX_SYSTEM_BUILD_WORD_SHIFT         0

/***************************************************************************
 *MCD_BCR - MCD configuration register for AS221BD.
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: MCD_BCR :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_MCD_BCR_WORD_MASK                   0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_MCD_BCR_WORD_SHIFT                  0

/***************************************************************************
 *IFETCHQUEUE_BUILD - Build configuration register for the InstructionFetchQueue component.
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: IFETCHQUEUE_BUILD :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_IFETCHQUEUE_BUILD_WORD_MASK         0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_IFETCHQUEUE_BUILD_WORD_SHIFT        0

/***************************************************************************
 *TIMER1_COUNT - Processor Timer 1 Control value
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: TIMER1_COUNT :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_TIMER1_COUNT_WORD_MASK              0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_TIMER1_COUNT_WORD_SHIFT             0

/***************************************************************************
 *TIMER1_CONTROL - Processor Timer 1 Count value
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: TIMER1_CONTROL :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_TIMER1_CONTROL_WORD_MASK            0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_TIMER1_CONTROL_WORD_SHIFT           0

/***************************************************************************
 *TIMER1_LIMIT - Processor Timer 1 Limit value
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: TIMER1_LIMIT :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_TIMER1_LIMIT_WORD_MASK              0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_TIMER1_LIMIT_WORD_SHIFT             0

/***************************************************************************
 *AUX_IRQ_LEV - Interrupt Level Programming
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: AUX_IRQ_LEV :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_AUX_IRQ_LEV_WORD_MASK               0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_AUX_IRQ_LEV_WORD_SHIFT              0

/***************************************************************************
 *AUX_IRQ_HINT - Software Triggered Interrupt
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: AUX_IRQ_HINT :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_AUX_IRQ_HINT_WORD_MASK              0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_AUX_IRQ_HINT_WORD_SHIFT             0

/***************************************************************************
 *AUX_ALIGN_CTRL - Memory Alignment Detection Control
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: AUX_ALIGN_CTRL :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_AUX_ALIGN_CTRL_WORD_MASK            0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_AUX_ALIGN_CTRL_WORD_SHIFT           0

/***************************************************************************
 *AUX_ALIGN_ADDR - Memory Alignment Detected Address
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: AUX_ALIGN_ADDR :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_AUX_ALIGN_ADDR_WORD_MASK            0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_AUX_ALIGN_ADDR_WORD_SHIFT           0

/***************************************************************************
 *AUX_ALIGN_SIZE - Memory Alignment Detected Size
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: AUX_ALIGN_SIZE :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_AUX_ALIGN_SIZE_WORD_MASK            0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_AUX_ALIGN_SIZE_WORD_SHIFT           0

/***************************************************************************
 *AUX_INTER_CORE_INTERRUPT - Inter-core Interrupt Register
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: AUX_INTER_CORE_INTERRUPT :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_AUX_INTER_CORE_INTERRUPT_WORD_MASK  0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_AUX_INTER_CORE_INTERRUPT_WORD_SHIFT 0

/***************************************************************************
 *AX_IPC_SEM_N - Inter-core Sempahore Register
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: AX_IPC_SEM_N :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_AX_IPC_SEM_N_WORD_MASK              0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_AX_IPC_SEM_N_WORD_SHIFT             0

/***************************************************************************
 *AUX_INTER_CORE_ACK - Inter-core Interrupt Acknowledge Register
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: AUX_INTER_CORE_ACK :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_AUX_INTER_CORE_ACK_WORD_MASK        0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_AUX_INTER_CORE_ACK_WORD_SHIFT       0

/***************************************************************************
 *MPUEN - MPU Enable
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: MPUEN :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_MPUEN_WORD_MASK                     0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_MPUEN_WORD_SHIFT                    0

/***************************************************************************
 *MPUIC - MPU Interrupt Cause
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: MPUIC :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_MPUIC_WORD_MASK                     0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_MPUIC_WORD_SHIFT                    0

/***************************************************************************
 *MPUFA - MPU Fault Address
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: MPUFA :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_MPUFA_WORD_MASK                     0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_MPUFA_WORD_SHIFT                    0

/***************************************************************************
 *MPURDB0 - MPU Region Descriptor Base 0
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: MPURDB0 :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDB0_WORD_MASK                   0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_MPURDB0_WORD_SHIFT                  0

/***************************************************************************
 *MPURDP0 - MPU Region Descriptor Permissions 0
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: MPURDP0 :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDP0_WORD_MASK                   0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_MPURDP0_WORD_SHIFT                  0

/***************************************************************************
 *MPURDB1 - MPU Region Descriptor Base 1
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: MPURDB1 :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDB1_WORD_MASK                   0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_MPURDB1_WORD_SHIFT                  0

/***************************************************************************
 *MPURDP1 - MPU Region Descriptor Permissions 1
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: MPURDP1 :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDP1_WORD_MASK                   0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_MPURDP1_WORD_SHIFT                  0

/***************************************************************************
 *MPURDB2 - MPU Region Descriptor Base 2
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: MPURDB2 :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDB2_WORD_MASK                   0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_MPURDB2_WORD_SHIFT                  0

/***************************************************************************
 *MPURDP2 - MPU Region Descriptor Permissions 2
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: MPURDP2 :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDP2_WORD_MASK                   0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_MPURDP2_WORD_SHIFT                  0

/***************************************************************************
 *MPURDB3 - MPU Region Descriptor Base 3
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: MPURDB3 :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDB3_WORD_MASK                   0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_MPURDB3_WORD_SHIFT                  0

/***************************************************************************
 *MPURDP3 - MPU Region Descriptor Permissions 3
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: MPURDP3 :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDP3_WORD_MASK                   0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_MPURDP3_WORD_SHIFT                  0

/***************************************************************************
 *MPURDB4 - MPU Region Descriptor Base 4
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: MPURDB4 :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDB4_WORD_MASK                   0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_MPURDB4_WORD_SHIFT                  0

/***************************************************************************
 *MPURDP4 - MPU Region Descriptor Permissions 4
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: MPURDP4 :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDP4_WORD_MASK                   0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_MPURDP4_WORD_SHIFT                  0

/***************************************************************************
 *MPURDB5 - MPU Region Descriptor Base 5
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: MPURDB5 :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDB5_WORD_MASK                   0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_MPURDB5_WORD_SHIFT                  0

/***************************************************************************
 *MPURDP5 - MPU Region Descriptor Permissions 5
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: MPURDP5 :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDP5_WORD_MASK                   0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_MPURDP5_WORD_SHIFT                  0

/***************************************************************************
 *MPURDB6 - MPU Region Descriptor Base 6
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: MPURDB6 :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDB6_WORD_MASK                   0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_MPURDB6_WORD_SHIFT                  0

/***************************************************************************
 *MPURDP6 - MPU Region Descriptor Permissions 6
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: MPURDP6 :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDP6_WORD_MASK                   0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_MPURDP6_WORD_SHIFT                  0

/***************************************************************************
 *MPURDB7 - MPU Region Descriptor Base 7
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: MPURDB7 :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDB7_WORD_MASK                   0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_MPURDB7_WORD_SHIFT                  0

/***************************************************************************
 *MPURDP7 - MPU Region Descriptor Permissions 7
 ***************************************************************************/
/* LEAP_CPU_AUX_REGS :: MPURDP7 :: WORD [31:00] */
#define BCHP_LEAP_CPU_AUX_REGS_MPURDP7_WORD_MASK                   0xffffffff
#define BCHP_LEAP_CPU_AUX_REGS_MPURDP7_WORD_SHIFT                  0

#endif /* #ifndef BCHP_LEAP_CPU_AUX_REGS_H__ */

/* End of File */
