$date
	Wed May 21 19:34:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux_tb $end
$var wire 1 ! out_tb $end
$var reg 1 " A_tb $end
$var reg 1 # B_tb $end
$var reg 1 $ sel_tb $end
$scope module dut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ sel $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1#
#20
1!
1$
#30
0!
0#
1"
#40
1!
0$
#50
0!
0"
#60
