{"vcs1":{"timestamp_begin":1699293910.498727001, "rt":0.77, "ut":0.42, "st":0.28}}
{"vcselab":{"timestamp_begin":1699293911.360795313, "rt":0.83, "ut":0.54, "st":0.25}}
{"link":{"timestamp_begin":1699293912.247517980, "rt":0.55, "ut":0.18, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699293909.662926097}
{"VCS_COMP_START_TIME": 1699293909.662926097}
{"VCS_COMP_END_TIME": 1699293912.895103031}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 338060}}
{"stitch_vcselab": {"peak_mem": 222604}}
