<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SmartSnippets DA1470x SDK: UART3_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SmartSnippets DA1470x SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">UART3_Type Struct Reference<div class="ingroups"><a class="el" href="group___p_l_a_t_f_o_r_m___d_e_v_i_c_e.html">Platform/Device</a> &raquo; <a class="el" href="group___p_l_a___b_s_p.html">BSP (Board Support Package)</a> &raquo; <a class="el" href="group___p_l_a___b_s_p___r_e_g_i_s_t_e_r_s.html">Register Description</a> &raquo; <a class="el" href="group___d_a1470x.html">DA1470x</a> &raquo; <a class="el" href="group___device___peripheral__peripherals.html">Device_Peripheral_peripherals</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>UART3 registers (UART3)  
 <a href="struct_u_a_r_t3___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_d_a1470x-00_8h_source.html">DA1470x-00.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab23d1610abd5b060dcda4c515af63749"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#ab23d1610abd5b060dcda4c515af63749">UART3_RBR_THR_DLL_REG</a></td></tr>
<tr class="separator:ab23d1610abd5b060dcda4c515af63749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f6e64fec0766f020213eec2a831fac4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a8f6e64fec0766f020213eec2a831fac4">UART3_IER_DLH_REG</a></td></tr>
<tr class="separator:a8f6e64fec0766f020213eec2a831fac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c0f4123691772ee5f2878351e9572b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a7c0f4123691772ee5f2878351e9572b8">UART3_IIR_FCR_REG</a></td></tr>
<tr class="separator:a7c0f4123691772ee5f2878351e9572b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a534edc56d75f2cf7fa2223fcf1970026"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a534edc56d75f2cf7fa2223fcf1970026">UART3_LCR_REG</a></td></tr>
<tr class="separator:a534edc56d75f2cf7fa2223fcf1970026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af19990b99c13fa806a30b2129bb19057"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#af19990b99c13fa806a30b2129bb19057">UART3_MCR_REG</a></td></tr>
<tr class="separator:af19990b99c13fa806a30b2129bb19057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a615e4c393cd61c7d95eff77f3fa9e1aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a615e4c393cd61c7d95eff77f3fa9e1aa">UART3_LSR_REG</a></td></tr>
<tr class="separator:a615e4c393cd61c7d95eff77f3fa9e1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8820d8044e742507635f7f11c7d10c42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a8820d8044e742507635f7f11c7d10c42">UART3_MSR_REG</a></td></tr>
<tr class="separator:a8820d8044e742507635f7f11c7d10c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c1bb9cf783310473f0d259abaf0db5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a58c1bb9cf783310473f0d259abaf0db5">UART3_CONFIG_REG</a></td></tr>
<tr class="separator:a58c1bb9cf783310473f0d259abaf0db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a213552779fa615cd77e65bf39b363473"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a213552779fa615cd77e65bf39b363473">UART3_SRBR_STHR0_REG</a></td></tr>
<tr class="separator:a213552779fa615cd77e65bf39b363473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe007ddb0e0a28186905c518221c92d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#abe007ddb0e0a28186905c518221c92d6">UART3_SRBR_STHR1_REG</a></td></tr>
<tr class="separator:abe007ddb0e0a28186905c518221c92d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40c62eb4c27c541f12584d000626d001"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a40c62eb4c27c541f12584d000626d001">UART3_SRBR_STHR2_REG</a></td></tr>
<tr class="separator:a40c62eb4c27c541f12584d000626d001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e146d301f7a58f499c6d51c7b6a468f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a7e146d301f7a58f499c6d51c7b6a468f">UART3_SRBR_STHR3_REG</a></td></tr>
<tr class="separator:a7e146d301f7a58f499c6d51c7b6a468f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa90143eb19a9149d0dfef45c1f1929b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#aaa90143eb19a9149d0dfef45c1f1929b">UART3_SRBR_STHR4_REG</a></td></tr>
<tr class="separator:aaa90143eb19a9149d0dfef45c1f1929b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac60b2256b07e890e880f41319bb800ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#ac60b2256b07e890e880f41319bb800ca">UART3_SRBR_STHR5_REG</a></td></tr>
<tr class="separator:ac60b2256b07e890e880f41319bb800ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1816bdb4776b689157047f206778cf8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a1816bdb4776b689157047f206778cf8b">UART3_SRBR_STHR6_REG</a></td></tr>
<tr class="separator:a1816bdb4776b689157047f206778cf8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac00ed75eaed3a62af92ba1dd7ff26c29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#ac00ed75eaed3a62af92ba1dd7ff26c29">UART3_SRBR_STHR7_REG</a></td></tr>
<tr class="separator:ac00ed75eaed3a62af92ba1dd7ff26c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebc2c31ff948536d9269d302a5d5a357"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#aebc2c31ff948536d9269d302a5d5a357">UART3_SRBR_STHR8_REG</a></td></tr>
<tr class="separator:aebc2c31ff948536d9269d302a5d5a357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c6dc4237aed5be24ae2211cc1913547"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a5c6dc4237aed5be24ae2211cc1913547">UART3_SRBR_STHR9_REG</a></td></tr>
<tr class="separator:a5c6dc4237aed5be24ae2211cc1913547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05bc7f263e8a7d84f7be45e53d0ace3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a05bc7f263e8a7d84f7be45e53d0ace3d">UART3_SRBR_STHR10_REG</a></td></tr>
<tr class="separator:a05bc7f263e8a7d84f7be45e53d0ace3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60e4c959a76cbc1a9ce45460919ceb6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a60e4c959a76cbc1a9ce45460919ceb6a">UART3_SRBR_STHR11_REG</a></td></tr>
<tr class="separator:a60e4c959a76cbc1a9ce45460919ceb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab44023cbc7a9d3885976d15d6a175b0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#ab44023cbc7a9d3885976d15d6a175b0e">UART3_SRBR_STHR12_REG</a></td></tr>
<tr class="separator:ab44023cbc7a9d3885976d15d6a175b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a931a2a6c91bd6d838e63b6964f2682d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a931a2a6c91bd6d838e63b6964f2682d7">UART3_SRBR_STHR13_REG</a></td></tr>
<tr class="separator:a931a2a6c91bd6d838e63b6964f2682d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c399fc071a79ae9fb3b36ed365af0d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a6c399fc071a79ae9fb3b36ed365af0d0">UART3_SRBR_STHR14_REG</a></td></tr>
<tr class="separator:a6c399fc071a79ae9fb3b36ed365af0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30d26668595cd178c0d0fb82bc0ec7b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a30d26668595cd178c0d0fb82bc0ec7b3">UART3_SRBR_STHR15_REG</a></td></tr>
<tr class="separator:a30d26668595cd178c0d0fb82bc0ec7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a3c825758ba606a7a181caa8e7bec3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a8a3c825758ba606a7a181caa8e7bec3c">UART3_USR_REG</a></td></tr>
<tr class="separator:a8a3c825758ba606a7a181caa8e7bec3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cdf150a251f1e3fbdd281df705b5c22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a7cdf150a251f1e3fbdd281df705b5c22">UART3_TFL_REG</a></td></tr>
<tr class="separator:a7cdf150a251f1e3fbdd281df705b5c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31fdb3ff7ddaf4dcd1eff965f40f2ccd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a31fdb3ff7ddaf4dcd1eff965f40f2ccd">UART3_RFL_REG</a></td></tr>
<tr class="separator:a31fdb3ff7ddaf4dcd1eff965f40f2ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e71b90d2f8b1e92220beb89808cd957"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a4e71b90d2f8b1e92220beb89808cd957">UART3_SRR_REG</a></td></tr>
<tr class="separator:a4e71b90d2f8b1e92220beb89808cd957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b3fdc2dcba41fefc2501965d4f6729"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#ab2b3fdc2dcba41fefc2501965d4f6729">UART3_SRTS_REG</a></td></tr>
<tr class="separator:ab2b3fdc2dcba41fefc2501965d4f6729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6da9e7e14e87884cc2b9ce247b77039"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#ac6da9e7e14e87884cc2b9ce247b77039">UART3_SBCR_REG</a></td></tr>
<tr class="separator:ac6da9e7e14e87884cc2b9ce247b77039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae78bc2b72eb6a1fdb1ed5e52ce5a39e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#ae78bc2b72eb6a1fdb1ed5e52ce5a39e6">UART3_SDMAM_REG</a></td></tr>
<tr class="separator:ae78bc2b72eb6a1fdb1ed5e52ce5a39e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64d6bd68b82f66dd77bcd5ffc8603320"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a64d6bd68b82f66dd77bcd5ffc8603320">UART3_SFE_REG</a></td></tr>
<tr class="separator:a64d6bd68b82f66dd77bcd5ffc8603320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8707ad84e253c13218607962f3612d36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a8707ad84e253c13218607962f3612d36">UART3_SRT_REG</a></td></tr>
<tr class="separator:a8707ad84e253c13218607962f3612d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab71a98ba3d8249ab0a7dd82be332f8c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#ab71a98ba3d8249ab0a7dd82be332f8c3">UART3_STET_REG</a></td></tr>
<tr class="separator:ab71a98ba3d8249ab0a7dd82be332f8c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4250d3693ae2d22537f4c17da1ed9aa3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a4250d3693ae2d22537f4c17da1ed9aa3">UART3_HTX_REG</a></td></tr>
<tr class="separator:a4250d3693ae2d22537f4c17da1ed9aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78afd56e25f8587ac8aa06643667aa4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a78afd56e25f8587ac8aa06643667aa4a">UART3_DMASA_REG</a></td></tr>
<tr class="separator:a78afd56e25f8587ac8aa06643667aa4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3e02ddb7887cc4418c261f15e90d731"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#aa3e02ddb7887cc4418c261f15e90d731">UART3_DLF_REG</a></td></tr>
<tr class="separator:aa3e02ddb7887cc4418c261f15e90d731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a863a3e02e3a41fa7a2006b96e01343ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a863a3e02e3a41fa7a2006b96e01343ec">UART3_RAR_REG</a></td></tr>
<tr class="separator:a863a3e02e3a41fa7a2006b96e01343ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63aa084d478da2de3bbc7b1f7bcaac04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a63aa084d478da2de3bbc7b1f7bcaac04">UART3_TAR_REG</a></td></tr>
<tr class="separator:a63aa084d478da2de3bbc7b1f7bcaac04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4ad169313a5cc3adb963de45eca5e81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#af4ad169313a5cc3adb963de45eca5e81">UART3_LCR_EXT</a></td></tr>
<tr class="separator:af4ad169313a5cc3adb963de45eca5e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af34b6cf57b1821483841776886724be4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#af34b6cf57b1821483841776886724be4">UART3_CTRL_REG</a></td></tr>
<tr class="separator:af34b6cf57b1821483841776886724be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5125fd8b75c33c83b105418dc1c61e23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a5125fd8b75c33c83b105418dc1c61e23">UART3_TIMER_REG</a></td></tr>
<tr class="separator:a5125fd8b75c33c83b105418dc1c61e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59ff746e3bf4fbdfc44686c11a788947"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a59ff746e3bf4fbdfc44686c11a788947">UART3_ERR_CTRL_REG</a></td></tr>
<tr class="separator:a59ff746e3bf4fbdfc44686c11a788947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe9dd2ffcfb574d4cdd2c86713bbc4a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#abe9dd2ffcfb574d4cdd2c86713bbc4a3">UART3_IRQ_STATUS_REG</a></td></tr>
<tr class="separator:abe9dd2ffcfb574d4cdd2c86713bbc4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2829c8504860028f2bb10e27de835ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#af2829c8504860028f2bb10e27de835ca">UART3_UCV_REG</a></td></tr>
<tr class="separator:af2829c8504860028f2bb10e27de835ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d743da4a1c649015ee1a4dc01ca0c08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3___type.html#a7d743da4a1c649015ee1a4dc01ca0c08">UART3_CTR_REG</a></td></tr>
<tr class="separator:a7d743da4a1c649015ee1a4dc01ca0c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>UART3 registers (UART3) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a58c1bb9cf783310473f0d259abaf0db5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58c1bb9cf783310473f0d259abaf0db5">&#9670;&nbsp;</a></span>UART3_CONFIG_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_CONFIG_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000001C) ISO7816 Config Register <br  />
 </p>

</div>
</div>
<a id="a7d743da4a1c649015ee1a4dc01ca0c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d743da4a1c649015ee1a4dc01ca0c08">&#9670;&nbsp;</a></span>UART3_CTR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_CTR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000FC) Component Type Register <br  />
 </p>

</div>
</div>
<a id="af34b6cf57b1821483841776886724be4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af34b6cf57b1821483841776886724be4">&#9670;&nbsp;</a></span>UART3_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000E0) ISO7816 Control Register <br  />
 </p>

</div>
</div>
<a id="aa3e02ddb7887cc4418c261f15e90d731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3e02ddb7887cc4418c261f15e90d731">&#9670;&nbsp;</a></span>UART3_DLF_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_DLF_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000C0) Divisor Latch Fraction Register <br  />
 </p>

</div>
</div>
<a id="a78afd56e25f8587ac8aa06643667aa4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78afd56e25f8587ac8aa06643667aa4a">&#9670;&nbsp;</a></span>UART3_DMASA_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_DMASA_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000A8) DMA Software Acknowledge <br  />
 </p>

</div>
</div>
<a id="a59ff746e3bf4fbdfc44686c11a788947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59ff746e3bf4fbdfc44686c11a788947">&#9670;&nbsp;</a></span>UART3_ERR_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_ERR_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000E8) ISO7816 Error Signal Control Register <br  />
 </p>

</div>
</div>
<a id="a4250d3693ae2d22537f4c17da1ed9aa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4250d3693ae2d22537f4c17da1ed9aa3">&#9670;&nbsp;</a></span>UART3_HTX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_HTX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000A4) Halt TX <br  />
 </p>

</div>
</div>
<a id="a8f6e64fec0766f020213eec2a831fac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f6e64fec0766f020213eec2a831fac4">&#9670;&nbsp;</a></span>UART3_IER_DLH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_IER_DLH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000004) Interrupt Enable Register <br  />
 </p>

</div>
</div>
<a id="a7c0f4123691772ee5f2878351e9572b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c0f4123691772ee5f2878351e9572b8">&#9670;&nbsp;</a></span>UART3_IIR_FCR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_IIR_FCR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000008) Interrupt Identification Register/FIFO Control Register <br  />
 </p>

</div>
</div>
<a id="abe9dd2ffcfb574d4cdd2c86713bbc4a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe9dd2ffcfb574d4cdd2c86713bbc4a3">&#9670;&nbsp;</a></span>UART3_IRQ_STATUS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_IRQ_STATUS_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000EC) ISO7816 Interrupt Status Register <br  />
 </p>

</div>
</div>
<a id="af4ad169313a5cc3adb963de45eca5e81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4ad169313a5cc3adb963de45eca5e81">&#9670;&nbsp;</a></span>UART3_LCR_EXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_LCR_EXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000CC) Line Extended Control Register <br  />
 </p>

</div>
</div>
<a id="a534edc56d75f2cf7fa2223fcf1970026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a534edc56d75f2cf7fa2223fcf1970026">&#9670;&nbsp;</a></span>UART3_LCR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_LCR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000000C) Line Control Register <br  />
 </p>

</div>
</div>
<a id="a615e4c393cd61c7d95eff77f3fa9e1aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a615e4c393cd61c7d95eff77f3fa9e1aa">&#9670;&nbsp;</a></span>UART3_LSR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_LSR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000014) Line Status Register <br  />
 </p>

</div>
</div>
<a id="af19990b99c13fa806a30b2129bb19057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af19990b99c13fa806a30b2129bb19057">&#9670;&nbsp;</a></span>UART3_MCR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_MCR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000010) Modem Control Register <br  />
 </p>

</div>
</div>
<a id="a8820d8044e742507635f7f11c7d10c42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8820d8044e742507635f7f11c7d10c42">&#9670;&nbsp;</a></span>UART3_MSR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_MSR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000018) Modem Status Register <br  />
 </p>

</div>
</div>
<a id="a863a3e02e3a41fa7a2006b96e01343ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a863a3e02e3a41fa7a2006b96e01343ec">&#9670;&nbsp;</a></span>UART3_RAR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_RAR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000C4) Receive Address Register <br  />
 </p>

</div>
</div>
<a id="ab23d1610abd5b060dcda4c515af63749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab23d1610abd5b060dcda4c515af63749">&#9670;&nbsp;</a></span>UART3_RBR_THR_DLL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_RBR_THR_DLL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x50020200) UART3 Structure <br  />
 (@ 0x00000000) Receive Buffer Register <br  />
 </p>

</div>
</div>
<a id="a31fdb3ff7ddaf4dcd1eff965f40f2ccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31fdb3ff7ddaf4dcd1eff965f40f2ccd">&#9670;&nbsp;</a></span>UART3_RFL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_RFL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000084) Receive FIFO Level. <br  />
 </p>

</div>
</div>
<a id="ac6da9e7e14e87884cc2b9ce247b77039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6da9e7e14e87884cc2b9ce247b77039">&#9670;&nbsp;</a></span>UART3_SBCR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_SBCR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000090) Shadow Break Control Register <br  />
 </p>

</div>
</div>
<a id="ae78bc2b72eb6a1fdb1ed5e52ce5a39e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae78bc2b72eb6a1fdb1ed5e52ce5a39e6">&#9670;&nbsp;</a></span>UART3_SDMAM_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_SDMAM_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000094) Shadow DMA Mode <br  />
 </p>

</div>
</div>
<a id="a64d6bd68b82f66dd77bcd5ffc8603320"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64d6bd68b82f66dd77bcd5ffc8603320">&#9670;&nbsp;</a></span>UART3_SFE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_SFE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000098) Shadow FIFO Enable <br  />
 </p>

</div>
</div>
<a id="a213552779fa615cd77e65bf39b363473"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a213552779fa615cd77e65bf39b363473">&#9670;&nbsp;</a></span>UART3_SRBR_STHR0_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_SRBR_STHR0_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000030) Shadow Receive/Transmit Buffer Register <br  />
 </p>

</div>
</div>
<a id="a05bc7f263e8a7d84f7be45e53d0ace3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05bc7f263e8a7d84f7be45e53d0ace3d">&#9670;&nbsp;</a></span>UART3_SRBR_STHR10_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_SRBR_STHR10_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000058) Shadow Receive/Transmit Buffer Register <br  />
 </p>

</div>
</div>
<a id="a60e4c959a76cbc1a9ce45460919ceb6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60e4c959a76cbc1a9ce45460919ceb6a">&#9670;&nbsp;</a></span>UART3_SRBR_STHR11_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_SRBR_STHR11_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000005C) Shadow Receive/Transmit Buffer Register <br  />
 </p>

</div>
</div>
<a id="ab44023cbc7a9d3885976d15d6a175b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab44023cbc7a9d3885976d15d6a175b0e">&#9670;&nbsp;</a></span>UART3_SRBR_STHR12_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_SRBR_STHR12_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000060) Shadow Receive/Transmit Buffer Register <br  />
 </p>

</div>
</div>
<a id="a931a2a6c91bd6d838e63b6964f2682d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a931a2a6c91bd6d838e63b6964f2682d7">&#9670;&nbsp;</a></span>UART3_SRBR_STHR13_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_SRBR_STHR13_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000064) Shadow Receive/Transmit Buffer Register <br  />
 </p>

</div>
</div>
<a id="a6c399fc071a79ae9fb3b36ed365af0d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c399fc071a79ae9fb3b36ed365af0d0">&#9670;&nbsp;</a></span>UART3_SRBR_STHR14_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_SRBR_STHR14_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000068) Shadow Receive/Transmit Buffer Register <br  />
 </p>

</div>
</div>
<a id="a30d26668595cd178c0d0fb82bc0ec7b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30d26668595cd178c0d0fb82bc0ec7b3">&#9670;&nbsp;</a></span>UART3_SRBR_STHR15_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_SRBR_STHR15_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000006C) Shadow Receive/Transmit Buffer Register <br  />
 </p>

</div>
</div>
<a id="abe007ddb0e0a28186905c518221c92d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe007ddb0e0a28186905c518221c92d6">&#9670;&nbsp;</a></span>UART3_SRBR_STHR1_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_SRBR_STHR1_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000034) Shadow Receive/Transmit Buffer Register <br  />
 </p>

</div>
</div>
<a id="a40c62eb4c27c541f12584d000626d001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40c62eb4c27c541f12584d000626d001">&#9670;&nbsp;</a></span>UART3_SRBR_STHR2_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_SRBR_STHR2_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000038) Shadow Receive/Transmit Buffer Register <br  />
 </p>

</div>
</div>
<a id="a7e146d301f7a58f499c6d51c7b6a468f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e146d301f7a58f499c6d51c7b6a468f">&#9670;&nbsp;</a></span>UART3_SRBR_STHR3_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_SRBR_STHR3_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000003C) Shadow Receive/Transmit Buffer Register <br  />
 </p>

</div>
</div>
<a id="aaa90143eb19a9149d0dfef45c1f1929b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa90143eb19a9149d0dfef45c1f1929b">&#9670;&nbsp;</a></span>UART3_SRBR_STHR4_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_SRBR_STHR4_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000040) Shadow Receive/Transmit Buffer Register <br  />
 </p>

</div>
</div>
<a id="ac60b2256b07e890e880f41319bb800ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac60b2256b07e890e880f41319bb800ca">&#9670;&nbsp;</a></span>UART3_SRBR_STHR5_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_SRBR_STHR5_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000044) Shadow Receive/Transmit Buffer Register <br  />
 </p>

</div>
</div>
<a id="a1816bdb4776b689157047f206778cf8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1816bdb4776b689157047f206778cf8b">&#9670;&nbsp;</a></span>UART3_SRBR_STHR6_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_SRBR_STHR6_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000048) Shadow Receive/Transmit Buffer Register <br  />
 </p>

</div>
</div>
<a id="ac00ed75eaed3a62af92ba1dd7ff26c29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac00ed75eaed3a62af92ba1dd7ff26c29">&#9670;&nbsp;</a></span>UART3_SRBR_STHR7_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_SRBR_STHR7_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000004C) Shadow Receive/Transmit Buffer Register <br  />
 </p>

</div>
</div>
<a id="aebc2c31ff948536d9269d302a5d5a357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebc2c31ff948536d9269d302a5d5a357">&#9670;&nbsp;</a></span>UART3_SRBR_STHR8_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_SRBR_STHR8_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000050) Shadow Receive/Transmit Buffer Register <br  />
 </p>

</div>
</div>
<a id="a5c6dc4237aed5be24ae2211cc1913547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c6dc4237aed5be24ae2211cc1913547">&#9670;&nbsp;</a></span>UART3_SRBR_STHR9_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_SRBR_STHR9_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000054) Shadow Receive/Transmit Buffer Register <br  />
 </p>

</div>
</div>
<a id="a4e71b90d2f8b1e92220beb89808cd957"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e71b90d2f8b1e92220beb89808cd957">&#9670;&nbsp;</a></span>UART3_SRR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_SRR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000088) Software Reset Register. <br  />
 </p>

</div>
</div>
<a id="a8707ad84e253c13218607962f3612d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8707ad84e253c13218607962f3612d36">&#9670;&nbsp;</a></span>UART3_SRT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_SRT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000009C) Shadow RCVR Trigger <br  />
 </p>

</div>
</div>
<a id="ab2b3fdc2dcba41fefc2501965d4f6729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2b3fdc2dcba41fefc2501965d4f6729">&#9670;&nbsp;</a></span>UART3_SRTS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_SRTS_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000008C) Shadow Request to Send <br  />
 </p>

</div>
</div>
<a id="ab71a98ba3d8249ab0a7dd82be332f8c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab71a98ba3d8249ab0a7dd82be332f8c3">&#9670;&nbsp;</a></span>UART3_STET_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_STET_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000A0) Shadow TX Empty Trigger <br  />
 </p>

</div>
</div>
<a id="a63aa084d478da2de3bbc7b1f7bcaac04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63aa084d478da2de3bbc7b1f7bcaac04">&#9670;&nbsp;</a></span>UART3_TAR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_TAR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000C8) Transmit Address Register <br  />
 </p>

</div>
</div>
<a id="a7cdf150a251f1e3fbdd281df705b5c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cdf150a251f1e3fbdd281df705b5c22">&#9670;&nbsp;</a></span>UART3_TFL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_TFL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000080) Transmit FIFO Level <br  />
 </p>

</div>
</div>
<a id="a5125fd8b75c33c83b105418dc1c61e23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5125fd8b75c33c83b105418dc1c61e23">&#9670;&nbsp;</a></span>UART3_TIMER_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_TIMER_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000E4) ISO7816 Timer Register <br  />
 </p>

</div>
</div>
<a id="af2829c8504860028f2bb10e27de835ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2829c8504860028f2bb10e27de835ca">&#9670;&nbsp;</a></span>UART3_UCV_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_UCV_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000F8) Component Version <br  />
 </p>

</div>
</div>
<a id="a8a3c825758ba606a7a181caa8e7bec3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a3c825758ba606a7a181caa8e7bec3c">&#9670;&nbsp;</a></span>UART3_USR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UART3_Type::UART3_USR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000007C) UART Status register. <br  />
 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>sdk/bsp/include/<a class="el" href="_d_a1470x-00_8h_source.html">DA1470x-00.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Dec 9 2022 13:50:42 for SmartSnippets DA1470x SDK by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
