[ START MERGED ]
rstn_c_i rstn_c
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/reset_n_i counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/reset_n_i counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/jshift_d2.CN jtaghub16_jtck
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/jrstn_i jtaghub16_jrstn
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/reset_n_i counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/r_w.CN jtaghub16_jtck
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jrstn_i jtaghub16_jrstn
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/reset_n_i counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/reset_n_i counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/jtck_i jtaghub16_jtck
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/jrstn_i jtaghub16_jrstn
sa5phub/cdn.CN jtaghub16_jtck
sa5phub/jrstn_i jtaghub16_jrstn
sa5phub/jtdo2_int_bm_RNO_2 sa5phub/ip_enable[5]
[ END MERGED ]
[ START CLIPPED ]
sa5phub/ip_enable[14]
sa5phub/ip_enable[13]
sa5phub/ip_enable[12]
sa5phub/jtdo2_int_m5_bm
sa5phub/VCC
sa5phub/jtdo2_int_m0
sa5phub/jtdo2_int_m1
sa5phub/jtdo2_int_m4
sa5phub/jtdo2_int_m7
sa5phub/jtdo2_int_bm_RNO_1
VCC
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/VCC
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/scuba_vlo
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/VCC
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/VCC
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/rd_dout_te[1]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/scuba_vlo
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/VCC
sa5phub/rom_rd_addr_cry_0_S0[0]
sa5phub/N_1
sa5phub/bit_count_cry_0_COUT[3]
sa5phub/bit_count_cry_0_S0[0]
sa5phub/N_2
sa5phub/er2_tdo[15]
sa5phub/er2_tdo[14]
sa5phub/er2_tdo[13]
sa5phub/er2_tdo[12]
sa5phub/er2_tdo[10]
sa5phub/er2_tdo[9]
sa5phub/er2_tdo[7]
sa5phub/er2_tdo[6]
sa5phub/er2_tdo[1]
sa5phub/er2_tdo[11]
sa5phub/er2_tdo[4]
sa5phub/er2_tdo[3]
sa5phub/er2_tdo[5]
sa5phub/er2_tdo[2]
sa5phub/er2_tdo[8]
sa5phub/ip_enable[15]
sa5phub/genblk8.un1_jtagg_u
sa5phub/genblk8.un1_jtagg_u_1
sa5phub/tdoa
sa5phub/tdia
sa5phub/tmsa
sa5phub/tcka
sa5phub/cdn
sa5phub/rom_rd_addr_s_0_S1[7]
sa5phub/rom_rd_addr_s_0_COUT[7]
GND
un3_cnt_cry_0_0_S1
un3_cnt_cry_0_0_S0
N_1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/GND
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/VCC
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/rd_dout_tm[11]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_s_0_S1[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_s_0_COUT[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_S0[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s_0_S1[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s_0_COUT[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry_0_S0[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_2
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_s_0_S1[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_s_0_COUT[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_cry_0_S0[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_3
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_s_0_S1[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_s_0_COUT[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_S0[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_4
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/scuba_vhi
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/ren_jtck
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_s_0_S1[5]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_s_0_COUT[5]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_cry_0_S0[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/N_1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/GND
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/VCC
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/rd_dout_tcnt[4]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_s_0_S1[15]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_s_0_COUT[15]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry_0_S0[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/N_1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/scuba_vhi
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/rd_dout_tu[6]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_5_0_S0
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_5_0_COUT
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_3_0_S1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_3_0_S0
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_1_0_S1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_1_0_S0
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0_0_S1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0_0_S0
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/N_1
un3_cnt_s_31_0_S1
un3_cnt_s_31_0_COUT
[ END CLIPPED ]
[ START OSC ]
clk1
[ END OSC ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.8.0.115.3 -- WARNING: Map write only section -- Tue May 02 15:30:21 2017

SYSCONFIG SLAVE_SPI_PORT=DISABLE MASTER_SPI_PORT=DISABLE SLAVE_PARALLEL_PORT=DISABLE BACKGROUND_RECONFIG=OFF DONE_EX=OFF DONE_OD=ON DONE_PULL=ON MCCLK_FREQ=2.4 TRANSFR=OFF CONFIG_IOVOLTAGE=2.5 CONFIG_SECURE=OFF WAKE_UP=21 COMPRESS_CONFIG=OFF CONFIG_MODE=JTAG ;
FREQUENCY NET "clk1" 77.500000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
