{
  "cveId": "CVE-2020-0574",
  "eventName": "CVE Modified",
  "cveChangeId": "29E27FD1-5479-4F87-B285-C38ADC375DD5",
  "sourceIdentifier": "secure@intel.com",
  "created": "2020-03-18T13:15:12.340",
  "details": [
    {
      "action": "Changed",
      "type": "Description",
      "oldValue": "Improper configuration in block design for Intel(R) MAX(R) 10 FPGA all versions may allow an authenticated user to potentially enable information disclosure via physical access.",
      "newValue": "Improper configuration in block design for Intel(R) MAX(R) 10 FPGA all versions may allow an authenticated user to potentially enable escalation of privilege and information disclosure via physical access."
    }
  ]
}