LIBRARY IEEE;
use ieee.std_logic_1164.all;

entity flipflop is
	port( clock: in std_logic;
		  D: in std_logic;
		  reset: in std_logic;
	      Q: out std_logic
	    );
end flipflop;

architecture RTL of flipflop is
begin

		Q <= '0' when reset='1' else
				D when clock'event and clock='1';

end RTL;