V 000045 55 5973          1504452963482 arch
(_unit VHDL (accumulator 0 29(arch 0 80))
	(_version vd0)
	(_time 1504452963483 2017.09.03 08:36:03)
	(_source (\./../src/accumulator.vhd\))
	(_parameters tan)
	(_code 336334363364642435647768673560353234373565)
	(_ent
		(_time 1504452963478)
	)
	(_object
		(_gen (_int g_product_width -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen (_int g_conv_width -1 0 32 \16\ (_ent gms((i 16)))))
		(_port (_int i_clk -2 0 35(_ent(_in))))
		(_port (_int i_reset_n -2 0 36(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~12 0 38(_array -2 ((_dto c 0 i 0)))))
		(_port (_int i_product0_red 0 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~122 0 39(_array -2 ((_dto c 1 i 0)))))
		(_port (_int i_product1_red 1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~124 0 40(_array -2 ((_dto c 2 i 0)))))
		(_port (_int i_product2_red 2 0 40(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~126 0 41(_array -2 ((_dto c 3 i 0)))))
		(_port (_int i_product3_red 3 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~128 0 42(_array -2 ((_dto c 4 i 0)))))
		(_port (_int i_product4_red 4 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1210 0 43(_array -2 ((_dto c 5 i 0)))))
		(_port (_int i_product5_red 5 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1212 0 44(_array -2 ((_dto c 6 i 0)))))
		(_port (_int i_product6_red 6 0 44(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1214 0 45(_array -2 ((_dto c 7 i 0)))))
		(_port (_int i_product7_red 7 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1216 0 46(_array -2 ((_dto c 8 i 0)))))
		(_port (_int i_product8_red 8 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1218 0 47(_array -2 ((_dto c 9 i 0)))))
		(_port (_int i_product9_red 9 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1220 0 48(_array -2 ((_dto c 10 i 0)))))
		(_port (_int i_product10_red 10 0 48(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1222 0 50(_array -2 ((_dto c 11 i 0)))))
		(_port (_int i_product0_green 11 0 50(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1224 0 51(_array -2 ((_dto c 12 i 0)))))
		(_port (_int i_product1_green 12 0 51(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1226 0 52(_array -2 ((_dto c 13 i 0)))))
		(_port (_int i_product2_green 13 0 52(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1228 0 53(_array -2 ((_dto c 14 i 0)))))
		(_port (_int i_product3_green 14 0 53(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1230 0 54(_array -2 ((_dto c 15 i 0)))))
		(_port (_int i_product4_green 15 0 54(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1232 0 55(_array -2 ((_dto c 16 i 0)))))
		(_port (_int i_product5_green 16 0 55(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1234 0 56(_array -2 ((_dto c 17 i 0)))))
		(_port (_int i_product6_green 17 0 56(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1236 0 57(_array -2 ((_dto c 18 i 0)))))
		(_port (_int i_product7_green 18 0 57(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1238 0 58(_array -2 ((_dto c 19 i 0)))))
		(_port (_int i_product8_green 19 0 58(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1240 0 59(_array -2 ((_dto c 20 i 0)))))
		(_port (_int i_product9_green 20 0 59(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1242 0 60(_array -2 ((_dto c 21 i 0)))))
		(_port (_int i_product10_green 21 0 60(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1244 0 62(_array -2 ((_dto c 22 i 0)))))
		(_port (_int i_product0_blue 22 0 62(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1246 0 63(_array -2 ((_dto c 23 i 0)))))
		(_port (_int i_product1_blue 23 0 63(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1248 0 64(_array -2 ((_dto c 24 i 0)))))
		(_port (_int i_product2_blue 24 0 64(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1250 0 65(_array -2 ((_dto c 25 i 0)))))
		(_port (_int i_product3_blue 25 0 65(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1252 0 66(_array -2 ((_dto c 26 i 0)))))
		(_port (_int i_product4_blue 26 0 66(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1254 0 67(_array -2 ((_dto c 27 i 0)))))
		(_port (_int i_product5_blue 27 0 67(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1256 0 68(_array -2 ((_dto c 28 i 0)))))
		(_port (_int i_product6_blue 28 0 68(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1258 0 69(_array -2 ((_dto c 29 i 0)))))
		(_port (_int i_product7_blue 29 0 69(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1260 0 70(_array -2 ((_dto c 30 i 0)))))
		(_port (_int i_product8_blue 30 0 70(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1262 0 71(_array -2 ((_dto c 31 i 0)))))
		(_port (_int i_product9_blue 31 0 71(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1264 0 72(_array -2 ((_dto c 32 i 0)))))
		(_port (_int i_product10_blue 32 0 72(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_conv_width-1~downto~0}~12 0 74(_array -2 ((_dto c 33 i 0)))))
		(_port (_int o_conv_out 33 0 74(_ent(_out))))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch 34 -1)
)
V 000060 55 16789         1502582610663 conv_input_buffer_a
(_unit VHDL (conv_input_buffer 0 43(conv_input_buffer_a 0 64))
	(_version vd0)
	(_time 1502582610664 2017.08.12 17:03:30)
	(_source (\./../src/conv_input_buffer.vhd\))
	(_parameters tan)
	(_code 949a959bc6c395839290c2c38dce9093949391939091c2)
	(_ent
		(_time 1502582610573)
	)
	(_comp
		(wrapped_conv_input_buffer
			(_object
				(_port (_int rst -1 0 68(_ent (_in))))
				(_port (_int wr_clk -1 0 69(_ent (_in))))
				(_port (_int rd_clk -1 0 70(_ent (_in))))
				(_port (_int din 2 0 71(_ent (_in))))
				(_port (_int wr_en -1 0 72(_ent (_in))))
				(_port (_int rd_en -1 0 73(_ent (_in))))
				(_port (_int prog_empty_thresh 3 0 74(_ent (_in))))
				(_port (_int prog_full_thresh 3 0 75(_ent (_in))))
				(_port (_int dout 2 0 76(_ent (_out))))
				(_port (_int full -1 0 77(_ent (_out))))
				(_port (_int almost_full -1 0 78(_ent (_out))))
				(_port (_int empty -1 0 79(_ent (_out))))
				(_port (_int almost_empty -1 0 80(_ent (_out))))
				(_port (_int valid -1 0 81(_ent (_out))))
				(_port (_int prog_full -1 0 82(_ent (_out))))
				(_port (_int prog_empty -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U0 0 283(_comp wrapped_conv_input_buffer)
		(_port
			((rst)(rst))
			((wr_clk)(wr_clk))
			((rd_clk)(rd_clk))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
			((valid)(valid))
			((prog_full)(prog_full))
			((prog_empty)(prog_empty))
		)
		(_use (_ent xilinxcorelib fifo_generator_v9_3 behavioral)
			(_gen
				((C_COMMON_CLOCK)((i 0)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 10)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 16)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 16)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"artix7"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 1)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 2)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 2)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 0)))
				((C_PRELOAD_REGS)((i 1)))
				((C_PRIM_FIFO_TYPE)(_string \"1kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 4)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 5)))
				((C_PROG_EMPTY_TYPE)((i 3)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 1023)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 1022)))
				((C_PROG_FULL_TYPE)((i 3)))
				((C_RD_DATA_COUNT_WIDTH)((i 10)))
				((C_RD_DEPTH)((i 1024)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 10)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 10)))
				((C_WR_DEPTH)((i 1024)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 10)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(_open))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(wr_clk))
				((WR_RST)(_open))
				((RD_CLK)(rd_clk))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(prog_empty_thresh))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(prog_full_thresh))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(valid))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(prog_full))
				((PROG_EMPTY)(prog_empty))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_int rst -1 0 45(_ent(_in))))
		(_port (_int wr_clk -1 0 46(_ent(_in))))
		(_port (_int rd_clk -1 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 48(_array -1 ((_dto i 15 i 0)))))
		(_port (_int din 0 0 48(_ent(_in))))
		(_port (_int wr_en -1 0 49(_ent(_in))))
		(_port (_int rd_en -1 0 50(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 51(_array -1 ((_dto i 9 i 0)))))
		(_port (_int prog_empty_thresh 1 0 51(_ent(_in))))
		(_port (_int prog_full_thresh 1 0 52(_ent(_in))))
		(_port (_int dout 0 0 53(_ent(_out))))
		(_port (_int full -1 0 54(_ent(_out))))
		(_port (_int almost_full -1 0 55(_ent(_out))))
		(_port (_int empty -1 0 56(_ent(_out))))
		(_port (_int almost_empty -1 0 57(_ent(_out))))
		(_port (_int valid -1 0 58(_ent(_out))))
		(_port (_int prog_full -1 0 59(_ent(_out))))
		(_port (_int prog_empty -1 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 74(_array -1 ((_dto i 9 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
V 000058 55 2100          1502689016556 conv_multiplier_a
(_unit VHDL (conv_multiplier 0 43(conv_multiplier_a 0 52))
	(_version vd0)
	(_time 1502689016557 2017.08.13 22:36:56)
	(_source (\./../src/conv_multiplier.vhd\))
	(_parameters tan)
	(_code 2b2d7e2f2f7c2a3c2e7a6d712e2c2e2d782c2f2d22)
	(_ent
		(_time 1502689016424)
	)
	(_comp
		(wrapped_conv_multiplier
			(_object
				(_port (_int clk -1 0 56(_ent (_in))))
				(_port (_int a 2 0 57(_ent (_in))))
				(_port (_int b 2 0 58(_ent (_in))))
				(_port (_int p 3 0 59(_ent (_out))))
			)
		)
	)
	(_inst U0 0 90(_comp wrapped_conv_multiplier)
		(_port
			((clk)(clk))
			((a)(a))
			((b)(b))
			((p)(p))
		)
		(_use (_ent xilinxcorelib mult_gen_v11_2 behavioral)
			(_gen
				((C_VERBOSITY)((i 0)))
				((C_MODEL_TYPE)((i 0)))
				((C_XDEVICEFAMILY)(_string \"artix7"\))
				((C_A_WIDTH)((i 16)))
				((C_A_TYPE)((i 0)))
				((C_B_WIDTH)((i 16)))
				((C_B_TYPE)((i 0)))
				((C_OUT_HIGH)((i 31)))
				((C_OUT_LOW)((i 0)))
				((C_MULT_TYPE)((i 1)))
				((C_OPTIMIZE_GOAL)((i 0)))
				((C_HAS_CE)((i 0)))
				((C_HAS_SCLR)((i 0)))
				((C_CE_OVERRIDES_SCLR)((i 0)))
				((C_LATENCY)((i 1)))
				((C_CCM_IMP)((i 0)))
				((C_B_VALUE)(_string \"10000001"\))
				((C_HAS_ZERO_DETECT)((i 0)))
				((C_ROUND_OUTPUT)((i 0)))
				((C_ROUND_PT)((i 0)))
			)
			(_port
				((CLK)(clk))
				((A)(a))
				((B)(b))
				((CE)(_open))
				((SCLR)(_open))
				((ZERO_DETECT)(_open))
				((P)(p))
				((PCASC)(_open))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1 ((_dto i 15 i 0)))))
		(_port (_int a 0 0 46(_ent(_in))))
		(_port (_int b 0 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 48(_array -1 ((_dto i 31 i 0)))))
		(_port (_int p 1 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59(_array -1 ((_dto i 31 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
V 000061 55 16794         1502606023265 conv_output_buffer_a
(_unit VHDL (conv_output_buffer 0 43(conv_output_buffer_a 0 64))
	(_version vd0)
	(_time 1502606023266 2017.08.12 23:33:43)
	(_source (\./../src/conv_output_buffer.vhd\))
	(_parameters tan)
	(_code 0b5e0a0d0f5c0a1c0d0f5d5c4d505f0c0f0c0b0c0e0c0f)
	(_ent
		(_time 1502606023255)
	)
	(_comp
		(wrapped_conv_output_buffer
			(_object
				(_port (_int rst -1 0 68(_ent (_in))))
				(_port (_int wr_clk -1 0 69(_ent (_in))))
				(_port (_int rd_clk -1 0 70(_ent (_in))))
				(_port (_int din 2 0 71(_ent (_in))))
				(_port (_int wr_en -1 0 72(_ent (_in))))
				(_port (_int rd_en -1 0 73(_ent (_in))))
				(_port (_int prog_empty_thresh 3 0 74(_ent (_in))))
				(_port (_int prog_full_thresh 3 0 75(_ent (_in))))
				(_port (_int dout 2 0 76(_ent (_out))))
				(_port (_int full -1 0 77(_ent (_out))))
				(_port (_int almost_full -1 0 78(_ent (_out))))
				(_port (_int empty -1 0 79(_ent (_out))))
				(_port (_int almost_empty -1 0 80(_ent (_out))))
				(_port (_int valid -1 0 81(_ent (_out))))
				(_port (_int prog_full -1 0 82(_ent (_out))))
				(_port (_int prog_empty -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U0 0 283(_comp wrapped_conv_output_buffer)
		(_port
			((rst)(rst))
			((wr_clk)(wr_clk))
			((rd_clk)(rd_clk))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
			((valid)(valid))
			((prog_full)(prog_full))
			((prog_empty)(prog_empty))
		)
		(_use (_ent xilinxcorelib fifo_generator_v9_3 behavioral)
			(_gen
				((C_COMMON_CLOCK)((i 0)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 10)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 16)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 16)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"artix7"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 1)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 2)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 2)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 0)))
				((C_PRELOAD_REGS)((i 1)))
				((C_PRIM_FIFO_TYPE)(_string \"1kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 4)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 5)))
				((C_PROG_EMPTY_TYPE)((i 3)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 1023)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 1022)))
				((C_PROG_FULL_TYPE)((i 3)))
				((C_RD_DATA_COUNT_WIDTH)((i 10)))
				((C_RD_DEPTH)((i 1024)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 10)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 10)))
				((C_WR_DEPTH)((i 1024)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 10)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(_open))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(wr_clk))
				((WR_RST)(_open))
				((RD_CLK)(rd_clk))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(prog_empty_thresh))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(prog_full_thresh))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(valid))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(prog_full))
				((PROG_EMPTY)(prog_empty))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_int rst -1 0 45(_ent(_in))))
		(_port (_int wr_clk -1 0 46(_ent(_in))))
		(_port (_int rd_clk -1 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 48(_array -1 ((_dto i 15 i 0)))))
		(_port (_int din 0 0 48(_ent(_in))))
		(_port (_int wr_en -1 0 49(_ent(_in))))
		(_port (_int rd_en -1 0 50(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 51(_array -1 ((_dto i 9 i 0)))))
		(_port (_int prog_empty_thresh 1 0 51(_ent(_in))))
		(_port (_int prog_full_thresh 1 0 52(_ent(_in))))
		(_port (_int dout 0 0 53(_ent(_out))))
		(_port (_int full -1 0 54(_ent(_out))))
		(_port (_int almost_full -1 0 55(_ent(_out))))
		(_port (_int empty -1 0 56(_ent(_out))))
		(_port (_int almost_empty -1 0 57(_ent(_out))))
		(_port (_int valid -1 0 58(_ent(_out))))
		(_port (_int prog_full -1 0 59(_ent(_out))))
		(_port (_int prog_empty -1 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 74(_array -1 ((_dto i 9 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000045 55 6824          1504462591576 arch
(_unit VHDL (convolution_controller 0 28(arch 0 96))
	(_version vd0)
	(_time 1504462591577 2017.09.03 11:16:31)
	(_source (\./../src/Convolution_Controller.vhd\))
	(_parameters tan)
	(_code f8aaada8a6aff9effbafbea2fafffdfffcfef1feae)
	(_ent
		(_time 1504462591571)
	)
	(_object
		(_gen (_int g_axi_bus_width -1 0 30 \32\ (_ent gms((i 32)))))
		(_gen (_int g_relu_width -1 0 31 \16\ (_ent gms((i 16)))))
		(_gen (_int g_data_width -1 0 32 \16\ (_ent gms((i 16)))))
		(_port (_int i_slave_clk -2 0 35(_ent(_in))))
		(_port (_int i_master_clk -2 0 36(_ent(_in))))
		(_port (_int i_ext_reset_n -2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~12 0 40(_array -2 ((_dto c 13 i 0)))))
		(_port (_int i_start_reg 0 0 40(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~122 0 41(_array -2 ((_dto c 14 i 0)))))
		(_port (_int i_clear_reg 1 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~124 0 42(_array -2 ((_dto c 15 i 0)))))
		(_port (_int i_status_reg 2 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~126 0 43(_array -2 ((_dto c 16 i 0)))))
		(_port (_int i_repeat_reg 3 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~128 0 44(_array -2 ((_dto c 17 i 0)))))
		(_port (_int i_relu_control_reg 4 0 44(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1210 0 45(_array -2 ((_dto c 18 i 0)))))
		(_port (_int i_conv_parameters_reg 5 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1212 0 46(_array -2 ((_dto c 19 i 0)))))
		(_port (_int i_input_data_addr_reg 6 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1214 0 47(_array -2 ((_dto c 20 i 0)))))
		(_port (_int i_input_data_reg 7 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1216 0 48(_array -2 ((_dto c 21 i 0)))))
		(_port (_int i_output_data_addr_reg 8 0 48(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1218 0 49(_array -2 ((_dto c 22 i 0)))))
		(_port (_int i_output_data_reg 9 0 49(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1220 0 50(_array -2 ((_dto c 23 i 0)))))
		(_port (_int i_filter_data_addr_reg 10 0 50(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1222 0 51(_array -2 ((_dto c 24 i 0)))))
		(_port (_int i_filter_data_reg 11 0 51(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1224 0 52(_array -2 ((_dto c 25 i 0)))))
		(_port (_int i_filter_control_reg 12 0 52(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1226 0 55(_array -2 ((_dto c 26 i 0)))))
		(_port (_int o_start_reg 13 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1228 0 56(_array -2 ((_dto c 27 i 0)))))
		(_port (_int o_clear_reg 14 0 56(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1230 0 57(_array -2 ((_dto c 28 i 0)))))
		(_port (_int o_status_reg 15 0 57(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1232 0 58(_array -2 ((_dto c 29 i 0)))))
		(_port (_int o_repeat_reg 16 0 58(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1234 0 59(_array -2 ((_dto c 30 i 0)))))
		(_port (_int o_relu_control_reg 17 0 59(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1236 0 60(_array -2 ((_dto c 31 i 0)))))
		(_port (_int o_conv_parameters_reg 18 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1238 0 61(_array -2 ((_dto c 32 i 0)))))
		(_port (_int o_input_data_addr_reg 19 0 61(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1240 0 62(_array -2 ((_dto c 33 i 0)))))
		(_port (_int o_input_data_reg 20 0 62(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1242 0 63(_array -2 ((_dto c 34 i 0)))))
		(_port (_int o_output_data_addr_reg 21 0 63(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1244 0 64(_array -2 ((_dto c 35 i 0)))))
		(_port (_int o_output_data_reg 22 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1246 0 65(_array -2 ((_dto c 36 i 0)))))
		(_port (_int o_filter_data_addr_reg 23 0 65(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1248 0 66(_array -2 ((_dto c 37 i 0)))))
		(_port (_int o_filter_data_reg 24 0 66(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1250 0 67(_array -2 ((_dto c 38 i 0)))))
		(_port (_int o_filter_control_reg 25 0 67(_ent(_out))))
		(_port (_int i_inbuff_full -2 0 71(_ent(_in))))
		(_port (_int i_inbuff_almost_full -2 0 72(_ent(_in))))
		(_port (_int i_inbuff_prog_full -2 0 73(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_relu_width-1~downto~0}~12 0 75(_array -2 ((_dto c 39 i 0)))))
		(_port (_int i_conv_relu_output 26 0 75(_ent(_in))))
		(_port (_int i_outbuff_valid -2 0 76(_ent(_in))))
		(_port (_int i_outbuff_empty -2 0 77(_ent(_in))))
		(_port (_int i_outbuff_almost_empty -2 0 78(_ent(_in))))
		(_port (_int i_outbuff_prog_empty -2 0 79(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~12 0 84(_array -2 ((_dto c 40 i 0)))))
		(_port (_int o_image_data 27 0 84(_ent(_out))))
		(_port (_int o_inbuff_wr_en -2 0 85(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 86(_array -2 ((_dto i 9 i 0)))))
		(_port (_int o_inbuff_prog_full_thresh 28 0 86(_ent(_out))))
		(_port (_int o_outbuff_rd_en -2 0 88(_ent(_out))))
		(_port (_int o_outbuff_prog_empty_thresh 28 0 89(_ent(_out))))
		(_prcs
			(line__101(_arch 0 0 101(_assignment (_trgt(16))(_sens(3)))))
			(line__102(_arch 1 0 102(_assignment (_trgt(17))(_sens(4)))))
			(line__103(_arch 2 0 103(_assignment (_trgt(18))(_sens(5)))))
			(line__104(_arch 3 0 104(_assignment (_trgt(19))(_sens(6)))))
			(line__105(_arch 4 0 105(_assignment (_trgt(20))(_sens(7)))))
			(line__106(_arch 5 0 106(_assignment (_trgt(21))(_sens(8)))))
			(line__107(_arch 6 0 107(_assignment (_trgt(22))(_sens(9)))))
			(line__108(_arch 7 0 108(_assignment (_trgt(23))(_sens(10)))))
			(line__109(_arch 8 0 109(_assignment (_trgt(24))(_sens(11)))))
			(line__110(_arch 9 0 110(_assignment (_trgt(25))(_sens(12)))))
			(line__111(_arch 10 0 111(_assignment (_trgt(26))(_sens(13)))))
			(line__112(_arch 11 0 112(_assignment (_trgt(27))(_sens(14)))))
			(line__113(_arch 12 0 113(_assignment (_trgt(28))(_sens(15)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . arch 41 -1)
)
I 000045 55 23033         1504457813187 arch
(_unit VHDL (convolution_layer_top 0 28(arch 0 74))
	(_version vd0)
	(_time 1504457813188 2017.09.03 09:56:53)
	(_source (\./../compile/Convolution_Layer_Top.vhd\))
	(_parameters tan)
	(_code 6333666336346274656433312038376467656a65356536)
	(_ent
		(_time 1504457726073)
	)
	(_comp
		(filter_top
			(_object
				(_gen (_int g_data_width -1 0 170(_ent((i 16)))))
				(_gen (_int g_red_bits -1 0 171(_ent((i 4)))))
				(_gen (_int g_green_bits -1 0 172(_ent((i 4)))))
				(_gen (_int g_blue_bits -1 0 173(_ent((i 4)))))
				(_gen (_int g_weight_width -1 0 174(_ent((i 16)))))
				(_gen (_int g_multiplier_width -1 0 175(_ent((i 16)))))
				(_gen (_int g_product_width -1 0 176(_ent((i 32)))))
				(_gen (_int g_conv_width -1 0 177(_ent((i 16)))))
				(_port (_int i_clk -2 0 180(_ent (_in))))
				(_port (_int i_inbuff_almost_empty -2 0 181(_ent (_in))))
				(_port (_int i_inbuff_dout 6 0 182(_ent (_in))))
				(_port (_int i_inbuff_empty -2 0 183(_ent (_in))))
				(_port (_int i_inbuff_prog_empty -2 0 184(_ent (_in))))
				(_port (_int i_inbuff_valid -2 0 185(_ent (_in))))
				(_port (_int i_reset_n -2 0 186(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_conv_width-1~downto~0}~13 0 187(_array -2 ((_dto c 0 i 0)))))
				(_port (_int o_conv_out 12 0 187(_ent (_out))))
				(_port (_int o_inbuff_prog_empty_thresh 7 0 188(_ent (_out))))
				(_port (_int o_inbuff_rd_en -2 0 189(_ent (_out))))
			)
		)
		(conv_input_buffer
			(_object
				(_port (_int din 2 0 130(_ent (_in))))
				(_port (_int prog_empty_thresh 3 0 131(_ent (_in))))
				(_port (_int prog_full_thresh 3 0 132(_ent (_in))))
				(_port (_int rd_clk -2 0 133(_ent (_in))))
				(_port (_int rd_en -2 0 134(_ent (_in))))
				(_port (_int rst -2 0 135(_ent (_in))))
				(_port (_int wr_clk -2 0 136(_ent (_in))))
				(_port (_int wr_en -2 0 137(_ent (_in))))
				(_port (_int almost_empty -2 0 138(_ent (_out))))
				(_port (_int almost_full -2 0 139(_ent (_out))))
				(_port (_int dout 2 0 140(_ent (_out))))
				(_port (_int empty -2 0 141(_ent (_out))))
				(_port (_int full -2 0 142(_ent (_out))))
				(_port (_int prog_empty -2 0 143(_ent (_out))))
				(_port (_int prog_full -2 0 144(_ent (_out))))
				(_port (_int valid -2 0 145(_ent (_out))))
			)
		)
		(conv_output_buffer
			(_object
				(_port (_int din 4 0 150(_ent (_in))))
				(_port (_int prog_empty_thresh 5 0 151(_ent (_in))))
				(_port (_int prog_full_thresh 5 0 152(_ent (_in))))
				(_port (_int rd_clk -2 0 153(_ent (_in))))
				(_port (_int rd_en -2 0 154(_ent (_in))))
				(_port (_int rst -2 0 155(_ent (_in))))
				(_port (_int wr_clk -2 0 156(_ent (_in))))
				(_port (_int wr_en -2 0 157(_ent (_in))))
				(_port (_int almost_empty -2 0 158(_ent (_out))))
				(_port (_int almost_full -2 0 159(_ent (_out))))
				(_port (_int dout 4 0 160(_ent (_out))))
				(_port (_int empty -2 0 161(_ent (_out))))
				(_port (_int full -2 0 162(_ent (_out))))
				(_port (_int prog_empty -2 0 163(_ent (_out))))
				(_port (_int prog_full -2 0 164(_ent (_out))))
				(_port (_int valid -2 0 165(_ent (_out))))
			)
		)
		(relu_unit
			(_object
				(_gen (_int g_conv_width -1 0 194(_ent((i 16)))))
				(_gen (_int g_relu_width -1 0 195(_ent((i 16)))))
				(_port (_int i_clk -2 0 198(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_conv_width-1~downto~0}~1362 0 199(_array -2 ((_dto c 1 i 0)))))
				(_port (_int i_conv_out 12 0 199(_ent (_in))))
				(_port (_int i_fifo_almost_full -2 0 200(_ent (_in))))
				(_port (_int i_fifo_full -2 0 201(_ent (_in))))
				(_port (_int i_fifo_prog_full -2 0 202(_ent (_in))))
				(_port (_int i_reset_n -2 0 203(_ent (_in))))
				(_port (_int o_fifo_prog_full_thresh 8 0 204(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_relu_width-1~downto~0}~1366 0 205(_array -2 ((_dto c 2 i 0)))))
				(_port (_int o_relu_out 13 0 205(_ent (_out))))
				(_port (_int o_wr_en -2 0 206(_ent (_out))))
			)
		)
		(Convolution_Controller
			(_object
				(_gen (_int g_axi_bus_width -1 0 80(_ent((i 32)))))
				(_gen (_int g_relu_width -1 0 81(_ent((i 16)))))
				(_gen (_int g_data_width -1 0 82(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~13 0 85(_array -2 ((_dto c 3 i 0)))))
				(_port (_int i_clear_reg 12 0 85(_ent (_in))))
				(_port (_int i_clk -2 0 86(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~132 0 87(_array -2 ((_dto c 4 i 0)))))
				(_port (_int i_conv_parameters_reg 13 0 87(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_relu_width-1~downto~0}~13 0 88(_array -2 ((_dto c 5 i 0)))))
				(_port (_int i_conv_relu_output 14 0 88(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~134 0 89(_array -2 ((_dto c 6 i 0)))))
				(_port (_int i_filter_control_reg 15 0 89(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~136 0 90(_array -2 ((_dto c 7 i 0)))))
				(_port (_int i_filter_data_addr_reg 16 0 90(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~138 0 91(_array -2 ((_dto c 8 i 0)))))
				(_port (_int i_filter_data_reg 17 0 91(_ent (_in))))
				(_port (_int i_inbuff_almost_full -2 0 92(_ent (_in))))
				(_port (_int i_inbuff_full -2 0 93(_ent (_in))))
				(_port (_int i_inbuff_prog_full -2 0 94(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1310 0 95(_array -2 ((_dto c 9 i 0)))))
				(_port (_int i_input_data_addr_reg 18 0 95(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1312 0 96(_array -2 ((_dto c 10 i 0)))))
				(_port (_int i_input_data_reg 19 0 96(_ent (_in))))
				(_port (_int i_outbuff_almost_empty -2 0 97(_ent (_in))))
				(_port (_int i_outbuff_empty -2 0 98(_ent (_in))))
				(_port (_int i_outbuff_prog_empty -2 0 99(_ent (_in))))
				(_port (_int i_outbuff_valid -2 0 100(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1314 0 101(_array -2 ((_dto c 11 i 0)))))
				(_port (_int i_output_data_addr_reg 20 0 101(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1316 0 102(_array -2 ((_dto c 12 i 0)))))
				(_port (_int i_output_data_reg 21 0 102(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1318 0 103(_array -2 ((_dto c 13 i 0)))))
				(_port (_int i_relu_control_reg 22 0 103(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1320 0 104(_array -2 ((_dto c 14 i 0)))))
				(_port (_int i_repeat_reg 23 0 104(_ent (_in))))
				(_port (_int i_reset_n -2 0 105(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1322 0 106(_array -2 ((_dto c 15 i 0)))))
				(_port (_int i_start_reg 24 0 106(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1324 0 107(_array -2 ((_dto c 16 i 0)))))
				(_port (_int i_status_reg 25 0 107(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1326 0 108(_array -2 ((_dto c 17 i 0)))))
				(_port (_int o_clear_reg 26 0 108(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1328 0 109(_array -2 ((_dto c 18 i 0)))))
				(_port (_int o_conv_parameters_reg 27 0 109(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1330 0 110(_array -2 ((_dto c 19 i 0)))))
				(_port (_int o_filter_control_reg 28 0 110(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1332 0 111(_array -2 ((_dto c 20 i 0)))))
				(_port (_int o_filter_data_addr_reg 29 0 111(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1334 0 112(_array -2 ((_dto c 21 i 0)))))
				(_port (_int o_filter_data_reg 30 0 112(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~13 0 113(_array -2 ((_dto c 22 i 0)))))
				(_port (_int o_image_data 31 0 113(_ent (_out))))
				(_port (_int o_inbuff_prog_full_thresh 1 0 114(_ent (_out))))
				(_port (_int o_inbuff_wr_en -2 0 115(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1336 0 116(_array -2 ((_dto c 23 i 0)))))
				(_port (_int o_input_data_addr_reg 32 0 116(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1338 0 117(_array -2 ((_dto c 24 i 0)))))
				(_port (_int o_input_data_reg 33 0 117(_ent (_out))))
				(_port (_int o_outbuff_prog_empty_thresh 1 0 118(_ent (_out))))
				(_port (_int o_outbuff_rd_en -2 0 119(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1340 0 120(_array -2 ((_dto c 25 i 0)))))
				(_port (_int o_output_data_addr_reg 34 0 120(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1342 0 121(_array -2 ((_dto c 26 i 0)))))
				(_port (_int o_output_data_reg 35 0 121(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1344 0 122(_array -2 ((_dto c 27 i 0)))))
				(_port (_int o_relu_control_reg 36 0 122(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1346 0 123(_array -2 ((_dto c 28 i 0)))))
				(_port (_int o_repeat_reg 37 0 123(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1348 0 124(_array -2 ((_dto c 29 i 0)))))
				(_port (_int o_start_reg 38 0 124(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1350 0 125(_array -2 ((_dto c 30 i 0)))))
				(_port (_int o_status_reg 39 0 125(_ent (_out))))
			)
		)
	)
	(_inst CONVOLUTION 0 254(_comp filter_top)
		(_gen
			((g_data_width)(_code 31))
			((g_red_bits)(_code 32))
			((g_green_bits)(_code 33))
			((g_blue_bits)(_code 34))
			((g_weight_width)(_code 35))
			((g_multiplier_width)(_code 36))
			((g_product_width)(_code 37))
			((g_conv_width)(_code 38))
		)
		(_port
			((i_clk)(NET614))
			((i_inbuff_almost_empty)(almost_empty))
			((i_inbuff_dout)(dout))
			((i_inbuff_empty)(empty))
			((i_inbuff_prog_empty)(prog_empty))
			((i_inbuff_valid)(valid))
			((i_reset_n)(NET610))
			((o_conv_out)(BUS575(d_7_0)))
			((o_inbuff_prog_empty_thresh)(prog_empty_thresh))
			((o_inbuff_rd_en)(rd_en))
		)
		(_use (_ent . filter_top)
			(_gen
				((g_data_width)(_code 39))
				((g_red_bits)(_code 40))
				((g_green_bits)(_code 41))
				((g_blue_bits)(_code 42))
				((g_weight_width)(_code 43))
				((g_multiplier_width)(_code 44))
				((g_product_width)(_code 45))
				((g_conv_width)(_code 46))
			)
			(_port
				((i_clk)(i_clk))
				((i_inbuff_almost_empty)(i_inbuff_almost_empty))
				((i_inbuff_empty)(i_inbuff_empty))
				((i_inbuff_prog_empty)(i_inbuff_prog_empty))
				((i_inbuff_valid)(i_inbuff_valid))
				((i_reset_n)(i_reset_n))
				((i_inbuff_dout)(i_inbuff_dout))
				((o_inbuff_rd_en)(o_inbuff_rd_en))
				((o_conv_out)(o_conv_out))
				((o_inbuff_prog_empty_thresh)(o_inbuff_prog_empty_thresh))
			)
		)
	)
	(_inst INPUT_BUFFER 0 278(_comp conv_input_buffer)
		(_port
			((din)(din))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(aclk))
			((rd_en)(rd_en))
			((rst)(reset))
			((wr_clk)(aclk))
			((wr_en)(wr_en))
			((almost_empty)(almost_empty))
			((almost_full)(almost_full))
			((dout)(dout))
			((empty)(empty))
			((full)(full))
			((prog_empty)(prog_empty))
			((prog_full)(prog_full))
			((valid)(valid))
		)
		(_use (_ent . conv_input_buffer)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst OUTPUT_BUFFER 0 298(_comp conv_output_buffer)
		(_port
			((din)(BUS599))
			((prog_empty_thresh)(BUS885))
			((prog_full_thresh)(BUS603))
			((rd_clk)(NET634))
			((rd_en)(NET865))
			((rst)(NET618))
			((wr_clk)(NET622))
			((wr_en)(NET583))
			((almost_empty)(NET873))
			((almost_full)(NET591))
			((dout)(BUS881))
			((empty)(NET869))
			((full)(NET587))
			((prog_empty)(NET877))
			((prog_full)(NET595))
			((valid)(NET861))
		)
		(_use (_ent . conv_output_buffer)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst RELU 0 318(_comp relu_unit)
		(_gen
			((g_conv_width)(_code 47))
			((g_relu_width)(_code 48))
		)
		(_port
			((i_clk)(NET626))
			((i_conv_out)(BUS575(d_7_0)))
			((i_fifo_almost_full)(NET591))
			((i_fifo_full)(NET587))
			((i_fifo_prog_full)(NET595))
			((i_reset_n)(NET630))
			((o_fifo_prog_full_thresh)(BUS603))
			((o_relu_out)(BUS599(d_15_0)))
			((o_wr_en)(NET583))
		)
		(_use (_ent . relu_unit)
			(_gen
				((g_conv_width)(_code 49))
				((g_relu_width)(_code 50))
			)
			(_port
				((i_clk)(i_clk))
				((i_reset_n)(i_reset_n))
				((i_conv_out)(i_conv_out))
				((i_fifo_full)(i_fifo_full))
				((i_fifo_almost_full)(i_fifo_almost_full))
				((i_fifo_prog_full)(i_fifo_prog_full))
				((o_relu_out)(o_relu_out))
				((o_wr_en)(o_wr_en))
				((o_fifo_prog_full_thresh)(o_fifo_prog_full_thresh))
			)
		)
	)
	(_inst ROUTER 0 335(_comp Convolution_Controller)
		(_gen
			((g_axi_bus_width)(_code 51))
			((g_relu_width)(_code 52))
			((g_data_width)(_code 53))
		)
		(_port
			((i_clear_reg)(i_clear_reg(d_31_0)))
			((i_clk)(i_clk))
			((i_conv_parameters_reg)(i_conv_parameters_reg(d_31_0)))
			((i_conv_relu_output)(BUS881(d_15_0)))
			((i_filter_control_reg)(i_filter_control_reg(d_31_0)))
			((i_filter_data_addr_reg)(i_filter_data_addr_reg(d_31_0)))
			((i_filter_data_reg)(i_filter_data_reg(d_31_0)))
			((i_inbuff_almost_full)(almost_full))
			((i_inbuff_full)(full))
			((i_inbuff_prog_full)(prog_full))
			((i_input_data_addr_reg)(i_input_data_addr_reg(d_31_0)))
			((i_input_data_reg)(i_input_data_reg(d_31_0)))
			((i_outbuff_almost_empty)(NET873))
			((i_outbuff_empty)(NET869))
			((i_outbuff_prog_empty)(NET877))
			((i_outbuff_valid)(NET861))
			((i_output_data_addr_reg)(i_output_data_addr_reg(d_31_0)))
			((i_output_data_reg)(i_output_data_reg(d_31_0)))
			((i_relu_control_reg)(i_relu_control_reg(d_31_0)))
			((i_repeat_reg)(i_repeat_reg(d_31_0)))
			((i_reset_n)(i_reset_n))
			((i_start_reg)(i_start_reg(d_31_0)))
			((i_status_reg)(i_status_reg(d_31_0)))
			((o_clear_reg)(o_clear_reg(d_31_0)))
			((o_conv_parameters_reg)(o_conv_parameters_reg(d_31_0)))
			((o_filter_control_reg)(o_filter_contro_reg(d_31_0)))
			((o_filter_data_addr_reg)(o_filter_data_addr_reg(d_31_0)))
			((o_filter_data_reg)(o_filter_data_reg(d_31_0)))
			((o_image_data)(din(d_15_0)))
			((o_inbuff_prog_full_thresh)(prog_full_thresh))
			((o_inbuff_wr_en)(wr_en))
			((o_input_data_addr_reg)(o_input_data_addr_reg(d_31_0)))
			((o_input_data_reg)(o_input_data_reg(d_31_0)))
			((o_outbuff_prog_empty_thresh)(BUS885))
			((o_outbuff_rd_en)(NET865))
			((o_output_data_addr_reg)(o_output_data_addr_reg(d_31_0)))
			((o_output_data_reg)(o_output_data_reg(d_31_0)))
			((o_relu_control_reg)(o_relu_control_reg(d_31_0)))
			((o_repeat_reg)(o_repeat_reg(d_31_0)))
			((o_start_reg)(o_start_reg(d_31_0)))
			((o_status_reg)(o_status_reg(d_31_0)))
		)
		(_use (_ent . Convolution_Controller)
			(_gen
				((g_axi_bus_width)(_code 54))
				((g_relu_width)(_code 55))
				((g_data_width)(_code 56))
			)
			(_port
				((i_clk)(i_clk))
				((i_reset_n)(i_reset_n))
				((i_start_reg)(i_start_reg))
				((i_clear_reg)(i_clear_reg))
				((i_status_reg)(i_status_reg))
				((i_repeat_reg)(i_repeat_reg))
				((i_relu_control_reg)(i_relu_control_reg))
				((i_conv_parameters_reg)(i_conv_parameters_reg))
				((i_input_data_addr_reg)(i_input_data_addr_reg))
				((i_input_data_reg)(i_input_data_reg))
				((i_output_data_addr_reg)(i_output_data_addr_reg))
				((i_output_data_reg)(i_output_data_reg))
				((i_filter_data_addr_reg)(i_filter_data_addr_reg))
				((i_filter_data_reg)(i_filter_data_reg))
				((i_filter_control_reg)(i_filter_control_reg))
				((o_start_reg)(o_start_reg))
				((o_clear_reg)(o_clear_reg))
				((o_status_reg)(o_status_reg))
				((o_repeat_reg)(o_repeat_reg))
				((o_relu_control_reg)(o_relu_control_reg))
				((o_conv_parameters_reg)(o_conv_parameters_reg))
				((o_input_data_addr_reg)(o_input_data_addr_reg))
				((o_input_data_reg)(o_input_data_reg))
				((o_output_data_addr_reg)(o_output_data_addr_reg))
				((o_output_data_reg)(o_output_data_reg))
				((o_filter_data_addr_reg)(o_filter_data_addr_reg))
				((o_filter_data_reg)(o_filter_data_reg))
				((o_filter_control_reg)(o_filter_control_reg))
				((i_inbuff_full)(i_inbuff_full))
				((i_inbuff_almost_full)(i_inbuff_almost_full))
				((i_inbuff_prog_full)(i_inbuff_prog_full))
				((i_conv_relu_output)(i_conv_relu_output))
				((i_outbuff_valid)(i_outbuff_valid))
				((i_outbuff_empty)(i_outbuff_empty))
				((i_outbuff_almost_empty)(i_outbuff_almost_empty))
				((i_outbuff_prog_empty)(i_outbuff_prog_empty))
				((o_image_data)(o_image_data))
				((o_inbuff_wr_en)(o_inbuff_wr_en))
				((o_inbuff_prog_full_thresh)(o_inbuff_prog_full_thresh))
				((o_outbuff_rd_en)(o_outbuff_rd_en))
				((o_outbuff_prog_empty_thresh)(o_outbuff_prog_empty_thresh))
			)
		)
	)
	(_object
		(_gen (_int g_axi_bus_width -1 0 31 \16\ (_ent((i 16)))))
		(_gen (_int g_data_width -1 0 32 \16\ (_ent((i 16)))))
		(_gen (_int g_red_bits -1 0 33 \4\ (_ent((i 4)))))
		(_gen (_int g_green_bits -1 0 34 \4\ (_ent((i 4)))))
		(_gen (_int g_blue_bits -1 0 35 \4\ (_ent((i 4)))))
		(_gen (_int g_weight_width -1 0 36 \16\ (_ent((i 16)))))
		(_gen (_int g_multiplier_width -1 0 37 \16\ (_ent((i 16)))))
		(_gen (_int g_product_width -1 0 38 \32\ (_ent((i 32)))))
		(_gen (_int g_conv_width -1 0 39 \16\ (_ent((i 16)))))
		(_gen (_int g_relu_width -1 0 40 \16\ (_ent((i 16)))))
		(_port (_int i_clk -2 0 43(_ent(_in))))
		(_port (_int i_reset_n -2 0 44(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 45(_array -2 ((_dto i 31 i 0)))))
		(_port (_int i_clear_reg 0 0 45(_ent(_in))))
		(_port (_int i_conv_parameters_reg 0 0 46(_ent(_in))))
		(_port (_int i_filter_control_reg 0 0 47(_ent(_in))))
		(_port (_int i_filter_data_addr_reg 0 0 48(_ent(_in))))
		(_port (_int i_filter_data_reg 0 0 49(_ent(_in))))
		(_port (_int i_input_data_addr_reg 0 0 50(_ent(_in))))
		(_port (_int i_input_data_reg 0 0 51(_ent(_in))))
		(_port (_int i_output_data_addr_reg 0 0 52(_ent(_in))))
		(_port (_int i_output_data_reg 0 0 53(_ent(_in))))
		(_port (_int i_relu_control_reg 0 0 54(_ent(_in))))
		(_port (_int i_repeat_reg 0 0 55(_ent(_in))))
		(_port (_int i_start_reg 0 0 56(_ent(_in))))
		(_port (_int i_status_reg 0 0 57(_ent(_in))))
		(_port (_int o_clear_reg 0 0 58(_ent(_out))))
		(_port (_int o_conv_parameters_reg 0 0 59(_ent(_out))))
		(_port (_int o_filter_contro_reg 0 0 60(_ent(_out))))
		(_port (_int o_filter_data_addr_reg 0 0 61(_ent(_out))))
		(_port (_int o_filter_data_reg 0 0 62(_ent(_out))))
		(_port (_int o_input_data_addr_reg 0 0 63(_ent(_out))))
		(_port (_int o_input_data_reg 0 0 64(_ent(_out))))
		(_port (_int o_output_data_addr_reg 0 0 65(_ent(_out))))
		(_port (_int o_output_data_reg 0 0 66(_ent(_out))))
		(_port (_int o_relu_control_reg 0 0 67(_ent(_out))))
		(_port (_int o_repeat_reg 0 0 68(_ent(_out))))
		(_port (_int o_start_reg 0 0 69(_ent(_out))))
		(_port (_int o_status_reg 0 0 70(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 130(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1352 0 131(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 150(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1356 0 151(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 182(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1360 0 188(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1364 0 204(_array -2 ((_dto i 9 i 0)))))
		(_sig (_int aclk -2 0 212(_arch(_uni))))
		(_sig (_int almost_empty -2 0 213(_arch(_uni))))
		(_sig (_int almost_full -2 0 214(_arch(_uni))))
		(_sig (_int empty -2 0 215(_arch(_uni))))
		(_sig (_int full -2 0 216(_arch(_uni))))
		(_sig (_int NET1194 -2 0 217(_arch(_uni))))
		(_sig (_int NET583 -2 0 218(_arch(_uni))))
		(_sig (_int NET587 -2 0 219(_arch(_uni))))
		(_sig (_int NET591 -2 0 220(_arch(_uni))))
		(_sig (_int NET595 -2 0 221(_arch(_uni))))
		(_sig (_int NET610 -2 0 222(_arch(_uni))))
		(_sig (_int NET614 -2 0 223(_arch(_uni))))
		(_sig (_int NET618 -2 0 224(_arch(_uni))))
		(_sig (_int NET622 -2 0 225(_arch(_uni))))
		(_sig (_int NET626 -2 0 226(_arch(_uni))))
		(_sig (_int NET630 -2 0 227(_arch(_uni))))
		(_sig (_int NET634 -2 0 228(_arch(_uni))))
		(_sig (_int NET861 -2 0 229(_arch(_uni))))
		(_sig (_int NET865 -2 0 230(_arch(_uni))))
		(_sig (_int NET869 -2 0 231(_arch(_uni))))
		(_sig (_int NET873 -2 0 232(_arch(_uni))))
		(_sig (_int NET877 -2 0 233(_arch(_uni))))
		(_sig (_int prog_empty -2 0 234(_arch(_uni))))
		(_sig (_int prog_full -2 0 235(_arch(_uni))))
		(_sig (_int rd_en -2 0 236(_arch(_uni))))
		(_sig (_int reset -2 0 237(_arch(_uni))))
		(_sig (_int valid -2 0 238(_arch(_uni))))
		(_sig (_int wr_en -2 0 239(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 240(_array -2 ((_dto i 7 i 0)))))
		(_sig (_int BUS575 9 0 240(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1368 0 241(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int BUS599 10 0 241(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1370 0 242(_array -2 ((_dto i 9 i 0)))))
		(_sig (_int BUS603 11 0 242(_arch(_uni))))
		(_sig (_int BUS881 10 0 243(_arch(_uni))))
		(_sig (_int BUS885 11 0 244(_arch(_uni))))
		(_sig (_int din 10 0 245(_arch(_uni))))
		(_sig (_int dout 10 0 246(_arch(_uni))))
		(_sig (_int prog_empty_thresh 11 0 247(_arch(_uni))))
		(_sig (_int prog_full_thresh 11 0 248(_arch(_uni))))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 57 -1)
)
V 000045 55 51464         1504456075851 arch
(_unit VHDL (filter_top 0 28(arch 0 54))
	(_version vd0)
	(_time 1504456075852 2017.09.03 09:27:55)
	(_source (\./../compile/filter_top.vhd\))
	(_parameters tan)
	(_code ebeaeeb8b0bcecfcefefe7e8f9b2ececefedbdecebeded)
	(_ent
		(_time 1504454284331)
	)
	(_comp
		(multiplier_bank
			(_object
				(_gen (_int g_multiplier_width -1 0 60(_ent((i 16)))))
				(_gen (_int g_product_width -1 0 61(_ent((i 32)))))
				(_port (_int i_clk -2 0 64(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~13 0 65(_array -2 ((_dto c 1 i 0)))))
				(_port (_int i_data0 13 0 65(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~132 0 66(_array -2 ((_dto c 2 i 0)))))
				(_port (_int i_data1 14 0 66(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~134 0 67(_array -2 ((_dto c 3 i 0)))))
				(_port (_int i_data10 15 0 67(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~136 0 68(_array -2 ((_dto c 4 i 0)))))
				(_port (_int i_data2 16 0 68(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~138 0 69(_array -2 ((_dto c 5 i 0)))))
				(_port (_int i_data3 17 0 69(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1310 0 70(_array -2 ((_dto c 6 i 0)))))
				(_port (_int i_data4 18 0 70(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1312 0 71(_array -2 ((_dto c 7 i 0)))))
				(_port (_int i_data5 19 0 71(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1314 0 72(_array -2 ((_dto c 8 i 0)))))
				(_port (_int i_data6 20 0 72(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1316 0 73(_array -2 ((_dto c 9 i 0)))))
				(_port (_int i_data7 21 0 73(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1318 0 74(_array -2 ((_dto c 10 i 0)))))
				(_port (_int i_data8 22 0 74(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1320 0 75(_array -2 ((_dto c 11 i 0)))))
				(_port (_int i_data9 23 0 75(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1322 0 76(_array -2 ((_dto c 12 i 0)))))
				(_port (_int i_w0 24 0 76(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1324 0 77(_array -2 ((_dto c 13 i 0)))))
				(_port (_int i_w1 25 0 77(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1326 0 78(_array -2 ((_dto c 14 i 0)))))
				(_port (_int i_w10 26 0 78(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1328 0 79(_array -2 ((_dto c 15 i 0)))))
				(_port (_int i_w2 27 0 79(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1330 0 80(_array -2 ((_dto c 16 i 0)))))
				(_port (_int i_w3 28 0 80(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1332 0 81(_array -2 ((_dto c 17 i 0)))))
				(_port (_int i_w4 29 0 81(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1334 0 82(_array -2 ((_dto c 18 i 0)))))
				(_port (_int i_w5 30 0 82(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1336 0 83(_array -2 ((_dto c 19 i 0)))))
				(_port (_int i_w6 31 0 83(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1338 0 84(_array -2 ((_dto c 20 i 0)))))
				(_port (_int i_w7 32 0 84(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1340 0 85(_array -2 ((_dto c 21 i 0)))))
				(_port (_int i_w8 33 0 85(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1342 0 86(_array -2 ((_dto c 22 i 0)))))
				(_port (_int i_w9 34 0 86(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~13 0 87(_array -2 ((_dto c 23 i 0)))))
				(_port (_int o_product0 35 0 87(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1344 0 88(_array -2 ((_dto c 24 i 0)))))
				(_port (_int o_product1 36 0 88(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1346 0 89(_array -2 ((_dto c 25 i 0)))))
				(_port (_int o_product10 37 0 89(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1348 0 90(_array -2 ((_dto c 26 i 0)))))
				(_port (_int o_product2 38 0 90(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1350 0 91(_array -2 ((_dto c 27 i 0)))))
				(_port (_int o_product3 39 0 91(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1352 0 92(_array -2 ((_dto c 28 i 0)))))
				(_port (_int o_product4 40 0 92(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1354 0 93(_array -2 ((_dto c 29 i 0)))))
				(_port (_int o_product5 41 0 93(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1356 0 94(_array -2 ((_dto c 30 i 0)))))
				(_port (_int o_product6 42 0 94(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1358 0 95(_array -2 ((_dto c 31 i 0)))))
				(_port (_int o_product7 43 0 95(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1360 0 96(_array -2 ((_dto c 32 i 0)))))
				(_port (_int o_product8 44 0 96(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1362 0 97(_array -2 ((_dto c 33 i 0)))))
				(_port (_int o_product9 45 0 97(_ent (_out))))
			)
		)
		(input_fifo_network
			(_object
				(_gen (_int g_data_width -1 0 146(_ent((i 16)))))
				(_gen (_int g_red_bits -1 0 147(_ent((i 4)))))
				(_gen (_int g_green_bits -1 0 148(_ent((i 4)))))
				(_gen (_int g_blue_bits -1 0 149(_ent((i 4)))))
				(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~13 0 152(_array -2 ((_dto c 34 i 0)))))
				(_port (_int din 13 0 152(_ent (_in))))
				(_port (_int i_rd_clk -2 0 153(_ent (_in))))
				(_port (_int i_reset_n -2 0 154(_ent (_in))))
				(_port (_int i_wr_clk -2 0 155(_ent (_in))))
				(_port (_int prog_empty_thresh 3 0 156(_ent (_in))))
				(_port (_int prog_full_thresh 3 0 157(_ent (_in))))
				(_port (_int rd_en 4 0 158(_ent (_in))))
				(_port (_int wr_en 4 0 159(_ent (_in))))
				(_port (_int almost_empty 4 0 160(_ent (_out))))
				(_port (_int almost_full 4 0 161(_ent (_out))))
				(_port (_int empty 4 0 162(_ent (_out))))
				(_port (_int full 4 0 163(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~13 0 164(_array -2 ((_dto c 35 i 0)))))
				(_port (_int o_dout0_blue 14 0 164(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~13 0 165(_array -2 ((_dto c 36 i 0)))))
				(_port (_int o_dout0_green 15 0 165(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~13 0 166(_array -2 ((_dto c 37 i 0)))))
				(_port (_int o_dout0_red 16 0 166(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~13130 0 167(_array -2 ((_dto c 38 i 0)))))
				(_port (_int o_dout10_blue 17 0 167(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~13132 0 168(_array -2 ((_dto c 39 i 0)))))
				(_port (_int o_dout10_green 18 0 168(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~13134 0 169(_array -2 ((_dto c 40 i 0)))))
				(_port (_int o_dout10_red 19 0 169(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~13136 0 170(_array -2 ((_dto c 41 i 0)))))
				(_port (_int o_dout1_blue 20 0 170(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~13138 0 171(_array -2 ((_dto c 42 i 0)))))
				(_port (_int o_dout1_green 21 0 171(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~13140 0 172(_array -2 ((_dto c 43 i 0)))))
				(_port (_int o_dout1_red 22 0 172(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~13142 0 173(_array -2 ((_dto c 44 i 0)))))
				(_port (_int o_dout2_blue 23 0 173(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~13144 0 174(_array -2 ((_dto c 45 i 0)))))
				(_port (_int o_dout2_green 24 0 174(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~13146 0 175(_array -2 ((_dto c 46 i 0)))))
				(_port (_int o_dout2_red 25 0 175(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~13148 0 176(_array -2 ((_dto c 47 i 0)))))
				(_port (_int o_dout3_blue 26 0 176(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~13150 0 177(_array -2 ((_dto c 48 i 0)))))
				(_port (_int o_dout3_green 27 0 177(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~13152 0 178(_array -2 ((_dto c 49 i 0)))))
				(_port (_int o_dout3_red 28 0 178(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~13154 0 179(_array -2 ((_dto c 50 i 0)))))
				(_port (_int o_dout4_blue 29 0 179(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~13156 0 180(_array -2 ((_dto c 51 i 0)))))
				(_port (_int o_dout4_green 30 0 180(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~13158 0 181(_array -2 ((_dto c 52 i 0)))))
				(_port (_int o_dout4_red 31 0 181(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~13160 0 182(_array -2 ((_dto c 53 i 0)))))
				(_port (_int o_dout5_blue 32 0 182(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~13162 0 183(_array -2 ((_dto c 54 i 0)))))
				(_port (_int o_dout5_green 33 0 183(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~13164 0 184(_array -2 ((_dto c 55 i 0)))))
				(_port (_int o_dout5_red 34 0 184(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~13166 0 185(_array -2 ((_dto c 56 i 0)))))
				(_port (_int o_dout6_blue 35 0 185(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~13168 0 186(_array -2 ((_dto c 57 i 0)))))
				(_port (_int o_dout6_green 36 0 186(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~13170 0 187(_array -2 ((_dto c 58 i 0)))))
				(_port (_int o_dout6_red 37 0 187(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~13172 0 188(_array -2 ((_dto c 59 i 0)))))
				(_port (_int o_dout7_blue 38 0 188(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~13174 0 189(_array -2 ((_dto c 60 i 0)))))
				(_port (_int o_dout7_green 39 0 189(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~13176 0 190(_array -2 ((_dto c 61 i 0)))))
				(_port (_int o_dout7_red 40 0 190(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~13178 0 191(_array -2 ((_dto c 62 i 0)))))
				(_port (_int o_dout8_blue 41 0 191(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~13180 0 192(_array -2 ((_dto c 63 i 0)))))
				(_port (_int o_dout8_green 42 0 192(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~13182 0 193(_array -2 ((_dto c 64 i 0)))))
				(_port (_int o_dout8_red 43 0 193(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~13184 0 194(_array -2 ((_dto c 65 i 0)))))
				(_port (_int o_dout9_blue 44 0 194(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~13186 0 195(_array -2 ((_dto c 66 i 0)))))
				(_port (_int o_dout9_green 45 0 195(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~13188 0 196(_array -2 ((_dto c 67 i 0)))))
				(_port (_int o_dout9_red 46 0 196(_ent (_out))))
				(_port (_int prog_empty 4 0 197(_ent (_out))))
				(_port (_int prog_full 4 0 198(_ent (_out))))
				(_port (_int valid 4 0 199(_ent (_out))))
			)
		)
		(input_fifo_net_controller
			(_object
				(_gen (_int g_weight_width -1 0 204(_ent((i 16)))))
				(_gen (_int g_data_width -1 0 205(_ent((i 16)))))
				(_port (_int i_almost_empty 5 0 208(_ent (_in))))
				(_port (_int i_almost_full 5 0 209(_ent (_in))))
				(_port (_int i_clk -2 0 210(_ent (_in))))
				(_port (_int i_empty 5 0 211(_ent (_in))))
				(_port (_int i_full 5 0 212(_ent (_in))))
				(_port (_int i_inbuff_almost_empty -2 0 213(_ent (_in))))
				(_port (_int i_inbuff_dout 6 0 214(_ent (_in))))
				(_port (_int i_inbuff_empty -2 0 215(_ent (_in))))
				(_port (_int i_inbuff_prog_empty -2 0 216(_ent (_in))))
				(_port (_int i_inbuff_valid -2 0 217(_ent (_in))))
				(_port (_int i_prog_empty 5 0 218(_ent (_in))))
				(_port (_int i_prog_full 5 0 219(_ent (_in))))
				(_port (_int i_reset_n -2 0 220(_ent (_in))))
				(_port (_int i_valid 5 0 221(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~13192 0 222(_array -2 ((_dto c 68 i 0)))))
				(_port (_int o_fifo_net_din 13 0 222(_ent (_out))))
				(_port (_int o_inbuff_prog_empty_thresh 7 0 223(_ent (_out))))
				(_port (_int o_inbuff_rd_en -2 0 224(_ent (_out))))
				(_port (_int o_prog_empty_thresh 7 0 225(_ent (_out))))
				(_port (_int o_prog_full_thresh 7 0 226(_ent (_out))))
				(_port (_int o_rd_en 5 0 227(_ent (_out))))
				(_port (_int o_wr_en 5 0 228(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13 0 229(_array -2 ((_dto c 69 i 0)))))
				(_port (_int w0_blue 14 0 229(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13196 0 230(_array -2 ((_dto c 70 i 0)))))
				(_port (_int w0_green 15 0 230(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13198 0 231(_array -2 ((_dto c 71 i 0)))))
				(_port (_int w0_red 16 0 231(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13200 0 232(_array -2 ((_dto c 72 i 0)))))
				(_port (_int w10_blue 17 0 232(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13202 0 233(_array -2 ((_dto c 73 i 0)))))
				(_port (_int w10_green 18 0 233(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13204 0 234(_array -2 ((_dto c 74 i 0)))))
				(_port (_int w10_red 19 0 234(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13206 0 235(_array -2 ((_dto c 75 i 0)))))
				(_port (_int w1_blue 20 0 235(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13208 0 236(_array -2 ((_dto c 76 i 0)))))
				(_port (_int w1_green 21 0 236(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13210 0 237(_array -2 ((_dto c 77 i 0)))))
				(_port (_int w1_red 22 0 237(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13212 0 238(_array -2 ((_dto c 78 i 0)))))
				(_port (_int w2_blue 23 0 238(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13214 0 239(_array -2 ((_dto c 79 i 0)))))
				(_port (_int w2_green 24 0 239(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13216 0 240(_array -2 ((_dto c 80 i 0)))))
				(_port (_int w2_red 25 0 240(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13218 0 241(_array -2 ((_dto c 81 i 0)))))
				(_port (_int w3_blue 26 0 241(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13220 0 242(_array -2 ((_dto c 82 i 0)))))
				(_port (_int w3_green 27 0 242(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13222 0 243(_array -2 ((_dto c 83 i 0)))))
				(_port (_int w3_red 28 0 243(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13224 0 244(_array -2 ((_dto c 84 i 0)))))
				(_port (_int w4_blue 29 0 244(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13226 0 245(_array -2 ((_dto c 85 i 0)))))
				(_port (_int w4_green 30 0 245(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13228 0 246(_array -2 ((_dto c 86 i 0)))))
				(_port (_int w4_red 31 0 246(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13230 0 247(_array -2 ((_dto c 87 i 0)))))
				(_port (_int w5_blue 32 0 247(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13232 0 248(_array -2 ((_dto c 88 i 0)))))
				(_port (_int w5_green 33 0 248(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13234 0 249(_array -2 ((_dto c 89 i 0)))))
				(_port (_int w5_red 34 0 249(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13236 0 250(_array -2 ((_dto c 90 i 0)))))
				(_port (_int w6_blue 35 0 250(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13238 0 251(_array -2 ((_dto c 91 i 0)))))
				(_port (_int w6_green 36 0 251(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13240 0 252(_array -2 ((_dto c 92 i 0)))))
				(_port (_int w6_red 37 0 252(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13242 0 253(_array -2 ((_dto c 93 i 0)))))
				(_port (_int w7_blue 38 0 253(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13244 0 254(_array -2 ((_dto c 94 i 0)))))
				(_port (_int w7_green 39 0 254(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13246 0 255(_array -2 ((_dto c 95 i 0)))))
				(_port (_int w7_red 40 0 255(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13248 0 256(_array -2 ((_dto c 96 i 0)))))
				(_port (_int w8_blue 41 0 256(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13250 0 257(_array -2 ((_dto c 97 i 0)))))
				(_port (_int w8_green 42 0 257(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13252 0 258(_array -2 ((_dto c 98 i 0)))))
				(_port (_int w8_red 43 0 258(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13254 0 259(_array -2 ((_dto c 99 i 0)))))
				(_port (_int w9_blue 44 0 259(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13256 0 260(_array -2 ((_dto c 100 i 0)))))
				(_port (_int w9_green 45 0 260(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~13258 0 261(_array -2 ((_dto c 101 i 0)))))
				(_port (_int w9_red 46 0 261(_ent (_out))))
			)
		)
		(accumulator
			(_object
				(_gen (_int g_product_width -1 0 102(_ent((i 32)))))
				(_gen (_int g_conv_width -1 0 103(_ent((i 16)))))
				(_port (_int i_clk -2 0 106(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1364 0 107(_array -2 ((_dto c 102 i 0)))))
				(_port (_int i_product0_blue 13 0 107(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1366 0 108(_array -2 ((_dto c 103 i 0)))))
				(_port (_int i_product0_green 14 0 108(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1368 0 109(_array -2 ((_dto c 104 i 0)))))
				(_port (_int i_product0_red 15 0 109(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1370 0 110(_array -2 ((_dto c 105 i 0)))))
				(_port (_int i_product10_blue 16 0 110(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1372 0 111(_array -2 ((_dto c 106 i 0)))))
				(_port (_int i_product10_green 17 0 111(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1374 0 112(_array -2 ((_dto c 107 i 0)))))
				(_port (_int i_product10_red 18 0 112(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1376 0 113(_array -2 ((_dto c 108 i 0)))))
				(_port (_int i_product1_blue 19 0 113(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1378 0 114(_array -2 ((_dto c 109 i 0)))))
				(_port (_int i_product1_green 20 0 114(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1380 0 115(_array -2 ((_dto c 110 i 0)))))
				(_port (_int i_product1_red 21 0 115(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1382 0 116(_array -2 ((_dto c 111 i 0)))))
				(_port (_int i_product2_blue 22 0 116(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1384 0 117(_array -2 ((_dto c 112 i 0)))))
				(_port (_int i_product2_green 23 0 117(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1386 0 118(_array -2 ((_dto c 113 i 0)))))
				(_port (_int i_product2_red 24 0 118(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1388 0 119(_array -2 ((_dto c 114 i 0)))))
				(_port (_int i_product3_blue 25 0 119(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1390 0 120(_array -2 ((_dto c 115 i 0)))))
				(_port (_int i_product3_green 26 0 120(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1392 0 121(_array -2 ((_dto c 116 i 0)))))
				(_port (_int i_product3_red 27 0 121(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1394 0 122(_array -2 ((_dto c 117 i 0)))))
				(_port (_int i_product4_blue 28 0 122(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1396 0 123(_array -2 ((_dto c 118 i 0)))))
				(_port (_int i_product4_green 29 0 123(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1398 0 124(_array -2 ((_dto c 119 i 0)))))
				(_port (_int i_product4_red 30 0 124(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~13100 0 125(_array -2 ((_dto c 120 i 0)))))
				(_port (_int i_product5_blue 31 0 125(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~13102 0 126(_array -2 ((_dto c 121 i 0)))))
				(_port (_int i_product5_green 32 0 126(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~13104 0 127(_array -2 ((_dto c 122 i 0)))))
				(_port (_int i_product5_red 33 0 127(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~13106 0 128(_array -2 ((_dto c 123 i 0)))))
				(_port (_int i_product6_blue 34 0 128(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~13108 0 129(_array -2 ((_dto c 124 i 0)))))
				(_port (_int i_product6_green 35 0 129(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~13110 0 130(_array -2 ((_dto c 125 i 0)))))
				(_port (_int i_product6_red 36 0 130(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~13112 0 131(_array -2 ((_dto c 126 i 0)))))
				(_port (_int i_product7_blue 37 0 131(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~13114 0 132(_array -2 ((_dto c 127 i 0)))))
				(_port (_int i_product7_green 38 0 132(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~13116 0 133(_array -2 ((_dto c 128 i 0)))))
				(_port (_int i_product7_red 39 0 133(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~13118 0 134(_array -2 ((_dto c 129 i 0)))))
				(_port (_int i_product8_blue 40 0 134(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~13120 0 135(_array -2 ((_dto c 130 i 0)))))
				(_port (_int i_product8_green 41 0 135(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~13122 0 136(_array -2 ((_dto c 131 i 0)))))
				(_port (_int i_product8_red 42 0 136(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~13124 0 137(_array -2 ((_dto c 132 i 0)))))
				(_port (_int i_product9_blue 43 0 137(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~13126 0 138(_array -2 ((_dto c 133 i 0)))))
				(_port (_int i_product9_green 44 0 138(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~13128 0 139(_array -2 ((_dto c 134 i 0)))))
				(_port (_int i_product9_red 45 0 139(_ent (_in))))
				(_port (_int i_reset_n -2 0 140(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_conv_width-1~downto~0}~13 0 141(_array -2 ((_dto c 135 i 0)))))
				(_port (_int o_conv_out 46 0 141(_ent (_out))))
			)
		)
	)
	(_inst BLUE 0 384(_comp multiplier_bank)
		(_gen
			((g_multiplier_width)(_code 136))
			((g_product_width)(_code 137))
		)
		(_port
			((i_clk)(i_clk))
			((i_data0)(data0_blue(_range 138)))
			((i_data1)(data1_blue(_range 139)))
			((i_data10)(data10_blue(_range 140)))
			((i_data2)(data2_blue(_range 141)))
			((i_data3)(data3_blue(_range 142)))
			((i_data4)(data4_blue(_range 143)))
			((i_data5)(data5_blue(_range 144)))
			((i_data6)(data6_blue(_range 145)))
			((i_data7)(data7_blue(_range 146)))
			((i_data8)(data8_blue(_range 147)))
			((i_data9)(data9_blue(_range 148)))
			((i_w0)(w0_blue(_range 149)))
			((i_w1)(w1_blue(_range 150)))
			((i_w10)(w10_blue(_range 151)))
			((i_w2)(w2_blue(_range 152)))
			((i_w3)(w3_blue(_range 153)))
			((i_w4)(w4_blue(_range 154)))
			((i_w5)(w5_blue(_range 155)))
			((i_w6)(w6_blue(_range 156)))
			((i_w7)(w7_blue(_range 157)))
			((i_w8)(w8_blue(_range 158)))
			((i_w9)(w9_blue(_range 159)))
			((o_product0)(product0_blue(_range 160)))
			((o_product1)(product1_blue(_range 161)))
			((o_product10)(product10_blue(_range 162)))
			((o_product2)(product2_blue(_range 163)))
			((o_product3)(product3_blue(_range 164)))
			((o_product4)(product4_blue(_range 165)))
			((o_product5)(product5_blue(_range 166)))
			((o_product6)(product6_blue(_range 167)))
			((o_product7)(product7_blue(_range 168)))
			((o_product8)(product8_blue(_range 169)))
			((o_product9)(product9_blue(_range 170)))
		)
		(_use (_ent . multiplier_bank)
			(_gen
				((g_multiplier_width)(_code 171))
				((g_product_width)(_code 172))
			)
			(_port
				((i_clk)(i_clk))
				((i_data0)(i_data0))
				((i_data1)(i_data1))
				((i_data10)(i_data10))
				((i_data2)(i_data2))
				((i_data3)(i_data3))
				((i_data4)(i_data4))
				((i_data5)(i_data5))
				((i_data6)(i_data6))
				((i_data7)(i_data7))
				((i_data8)(i_data8))
				((i_data9)(i_data9))
				((i_w0)(i_w0))
				((i_w1)(i_w1))
				((i_w10)(i_w10))
				((i_w2)(i_w2))
				((i_w3)(i_w3))
				((i_w4)(i_w4))
				((i_w5)(i_w5))
				((i_w6)(i_w6))
				((i_w7)(i_w7))
				((i_w8)(i_w8))
				((i_w9)(i_w9))
				((o_product0)(o_product0))
				((o_product1)(o_product1))
				((o_product10)(o_product10))
				((o_product2)(o_product2))
				((o_product3)(o_product3))
				((o_product4)(o_product4))
				((o_product5)(o_product5))
				((o_product6)(o_product6))
				((o_product7)(o_product7))
				((o_product8)(o_product8))
				((o_product9)(o_product9))
			)
		)
	)
	(_inst GREEN 0 426(_comp multiplier_bank)
		(_gen
			((g_multiplier_width)(_code 173))
			((g_product_width)(_code 174))
		)
		(_port
			((i_clk)(i_clk))
			((i_data0)(data0_green(_range 175)))
			((i_data1)(data1_green(_range 176)))
			((i_data10)(data10_green(_range 177)))
			((i_data2)(data2_green(_range 178)))
			((i_data3)(data3_green(_range 179)))
			((i_data4)(data4_green(_range 180)))
			((i_data5)(data5_green(_range 181)))
			((i_data6)(data6_green(_range 182)))
			((i_data7)(data7_green(_range 183)))
			((i_data8)(data8_green(_range 184)))
			((i_data9)(data9_green(_range 185)))
			((i_w0)(w0_green(_range 186)))
			((i_w1)(w1_green(_range 187)))
			((i_w10)(w10_green(_range 188)))
			((i_w2)(w2_green(_range 189)))
			((i_w3)(w3_green(_range 190)))
			((i_w4)(w4_green(_range 191)))
			((i_w5)(w5_green(_range 192)))
			((i_w6)(w6_green(_range 193)))
			((i_w7)(w7_green(_range 194)))
			((i_w8)(w8_green(_range 195)))
			((i_w9)(w9_green(_range 196)))
			((o_product0)(product0_green(_range 197)))
			((o_product1)(product1_green(_range 198)))
			((o_product10)(product10_green(_range 199)))
			((o_product2)(product2_green(_range 200)))
			((o_product3)(product3_green(_range 201)))
			((o_product4)(product4_green(_range 202)))
			((o_product5)(product5_green(_range 203)))
			((o_product6)(product6_green(_range 204)))
			((o_product7)(product7_green(_range 205)))
			((o_product8)(product8_green(_range 206)))
			((o_product9)(product9_green(_range 207)))
		)
		(_use (_ent . multiplier_bank)
			(_gen
				((g_multiplier_width)(_code 208))
				((g_product_width)(_code 209))
			)
			(_port
				((i_clk)(i_clk))
				((i_data0)(i_data0))
				((i_data1)(i_data1))
				((i_data10)(i_data10))
				((i_data2)(i_data2))
				((i_data3)(i_data3))
				((i_data4)(i_data4))
				((i_data5)(i_data5))
				((i_data6)(i_data6))
				((i_data7)(i_data7))
				((i_data8)(i_data8))
				((i_data9)(i_data9))
				((i_w0)(i_w0))
				((i_w1)(i_w1))
				((i_w10)(i_w10))
				((i_w2)(i_w2))
				((i_w3)(i_w3))
				((i_w4)(i_w4))
				((i_w5)(i_w5))
				((i_w6)(i_w6))
				((i_w7)(i_w7))
				((i_w8)(i_w8))
				((i_w9)(i_w9))
				((o_product0)(o_product0))
				((o_product1)(o_product1))
				((o_product10)(o_product10))
				((o_product2)(o_product2))
				((o_product3)(o_product3))
				((o_product4)(o_product4))
				((o_product5)(o_product5))
				((o_product6)(o_product6))
				((o_product7)(o_product7))
				((o_product8)(o_product8))
				((o_product9)(o_product9))
			)
		)
	)
	(_inst RED 0 468(_comp multiplier_bank)
		(_gen
			((g_multiplier_width)(_code 210))
			((g_product_width)(_code 211))
		)
		(_port
			((i_clk)(i_clk))
			((i_data0)(data0_red(_range 212)))
			((i_data1)(data1_red(_range 213)))
			((i_data10)(data10_red(_range 214)))
			((i_data2)(data2_red(_range 215)))
			((i_data3)(data3_red(_range 216)))
			((i_data4)(data4_red(_range 217)))
			((i_data5)(data5_red(_range 218)))
			((i_data6)(data6_red(_range 219)))
			((i_data7)(data7_red(_range 220)))
			((i_data8)(data8_red(_range 221)))
			((i_data9)(data9_red(_range 222)))
			((i_w0)(w0_red(_range 223)))
			((i_w1)(w1_red(_range 224)))
			((i_w10)(w10_red(_range 225)))
			((i_w2)(w2_red(_range 226)))
			((i_w3)(w3_red(_range 227)))
			((i_w4)(w4_red(_range 228)))
			((i_w5)(w5_red(_range 229)))
			((i_w6)(w6_red(_range 230)))
			((i_w7)(w7_red(_range 231)))
			((i_w8)(w8_red(_range 232)))
			((i_w9)(w9_red(_range 233)))
			((o_product0)(product0_red(_range 234)))
			((o_product1)(product1_red(_range 235)))
			((o_product10)(product10_red(_range 236)))
			((o_product2)(product2_red(_range 237)))
			((o_product3)(product3_red(_range 238)))
			((o_product4)(product4_red(_range 239)))
			((o_product5)(product5_red(_range 240)))
			((o_product6)(product6_red(_range 241)))
			((o_product7)(product7_red(_range 242)))
			((o_product8)(product8_red(_range 243)))
			((o_product9)(product9_red(_range 244)))
		)
		(_use (_ent . multiplier_bank)
			(_gen
				((g_multiplier_width)(_code 245))
				((g_product_width)(_code 246))
			)
			(_port
				((i_clk)(i_clk))
				((i_data0)(i_data0))
				((i_data1)(i_data1))
				((i_data10)(i_data10))
				((i_data2)(i_data2))
				((i_data3)(i_data3))
				((i_data4)(i_data4))
				((i_data5)(i_data5))
				((i_data6)(i_data6))
				((i_data7)(i_data7))
				((i_data8)(i_data8))
				((i_data9)(i_data9))
				((i_w0)(i_w0))
				((i_w1)(i_w1))
				((i_w10)(i_w10))
				((i_w2)(i_w2))
				((i_w3)(i_w3))
				((i_w4)(i_w4))
				((i_w5)(i_w5))
				((i_w6)(i_w6))
				((i_w7)(i_w7))
				((i_w8)(i_w8))
				((i_w9)(i_w9))
				((o_product0)(o_product0))
				((o_product1)(o_product1))
				((o_product10)(o_product10))
				((o_product2)(o_product2))
				((o_product3)(o_product3))
				((o_product4)(o_product4))
				((o_product5)(o_product5))
				((o_product6)(o_product6))
				((o_product7)(o_product7))
				((o_product8)(o_product8))
				((o_product9)(o_product9))
			)
		)
	)
	(_inst U1 0 510(_comp input_fifo_network)
		(_gen
			((g_data_width)(_code 247))
			((g_red_bits)(_code 248))
			((g_green_bits)(_code 249))
			((g_blue_bits)(_code 250))
		)
		(_port
			((din)(din(_range 251)))
			((i_rd_clk)(i_rd_clk))
			((i_reset_n)(i_reset_n))
			((i_wr_clk)(i_rd_clk))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_en)(rd_en))
			((wr_en)(wr_en))
			((almost_empty)(almost_empty))
			((almost_full)(almost_full))
			((empty)(empty))
			((full)(full))
			((o_dout0_blue)(data0_blue(_range 252)))
			((o_dout0_green)(data0_green(_range 253)))
			((o_dout0_red)(data0_red(_range 254)))
			((o_dout10_blue)(data10_blue(_range 255)))
			((o_dout10_green)(data10_green(_range 256)))
			((o_dout10_red)(data10_red(_range 257)))
			((o_dout1_blue)(data1_blue(_range 258)))
			((o_dout1_green)(data1_green(_range 259)))
			((o_dout1_red)(data1_red(_range 260)))
			((o_dout2_blue)(data2_blue(_range 261)))
			((o_dout2_green)(data2_green(_range 262)))
			((o_dout2_red)(data2_red(_range 263)))
			((o_dout3_blue)(data3_blue(_range 264)))
			((o_dout3_green)(data3_green(_range 265)))
			((o_dout3_red)(data3_red(_range 266)))
			((o_dout4_blue)(data4_blue(_range 267)))
			((o_dout4_green)(data4_green(_range 268)))
			((o_dout4_red)(data4_red(_range 269)))
			((o_dout5_blue)(data5_blue(_range 270)))
			((o_dout5_green)(data5_green(_range 271)))
			((o_dout5_red)(data5_red(_range 272)))
			((o_dout6_blue)(data6_blue(_range 273)))
			((o_dout6_green)(data6_green(_range 274)))
			((o_dout6_red)(data6_red(_range 275)))
			((o_dout7_blue)(data7_blue(_range 276)))
			((o_dout7_green)(data7_green(_range 277)))
			((o_dout7_red)(data7_red(_range 278)))
			((o_dout8_blue)(data8_blue(_range 279)))
			((o_dout8_green)(data8_green(_range 280)))
			((o_dout8_red)(data8_red(_range 281)))
			((o_dout9_blue)(data9_blue(_range 282)))
			((o_dout9_green)(data9_green(_range 283)))
			((o_dout9_red)(data9_red(_range 284)))
			((prog_empty)(prog_empty))
			((prog_full)(prog_full))
			((valid)(valid))
		)
		(_use (_ent . input_fifo_network)
			(_gen
				((g_data_width)(_code 285))
				((g_red_bits)(_code 286))
				((g_green_bits)(_code 287))
				((g_blue_bits)(_code 288))
			)
			(_port
				((i_rd_clk)(i_rd_clk))
				((i_reset_n)(i_reset_n))
				((i_wr_clk)(i_wr_clk))
				((din)(din))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((rd_en)(rd_en))
				((wr_en)(wr_en))
				((almost_empty)(almost_empty))
				((almost_full)(almost_full))
				((empty)(empty))
				((full)(full))
				((o_dout0_blue)(o_dout0_blue))
				((o_dout0_green)(o_dout0_green))
				((o_dout0_red)(o_dout0_red))
				((o_dout10_blue)(o_dout10_blue))
				((o_dout10_green)(o_dout10_green))
				((o_dout10_red)(o_dout10_red))
				((o_dout1_blue)(o_dout1_blue))
				((o_dout1_green)(o_dout1_green))
				((o_dout1_red)(o_dout1_red))
				((o_dout2_blue)(o_dout2_blue))
				((o_dout2_green)(o_dout2_green))
				((o_dout2_red)(o_dout2_red))
				((o_dout3_blue)(o_dout3_blue))
				((o_dout3_green)(o_dout3_green))
				((o_dout3_red)(o_dout3_red))
				((o_dout4_blue)(o_dout4_blue))
				((o_dout4_green)(o_dout4_green))
				((o_dout4_red)(o_dout4_red))
				((o_dout5_blue)(o_dout5_blue))
				((o_dout5_green)(o_dout5_green))
				((o_dout5_red)(o_dout5_red))
				((o_dout6_blue)(o_dout6_blue))
				((o_dout6_green)(o_dout6_green))
				((o_dout6_red)(o_dout6_red))
				((o_dout7_blue)(o_dout7_blue))
				((o_dout7_green)(o_dout7_green))
				((o_dout7_red)(o_dout7_red))
				((o_dout8_blue)(o_dout8_blue))
				((o_dout8_green)(o_dout8_green))
				((o_dout8_red)(o_dout8_red))
				((o_dout9_blue)(o_dout9_blue))
				((o_dout9_green)(o_dout9_green))
				((o_dout9_red)(o_dout9_red))
				((prog_empty)(prog_empty))
				((prog_full)(prog_full))
				((valid)(valid))
			)
		)
	)
	(_inst U13 0 568(_comp input_fifo_net_controller)
		(_gen
			((g_weight_width)(_code 289))
			((g_data_width)(_code 290))
		)
		(_port
			((i_almost_empty)(almost_empty))
			((i_almost_full)(almost_full))
			((i_clk)(i_rd_clk))
			((i_empty)(empty))
			((i_full)(full))
			((i_inbuff_almost_empty)(i_inbuff_almost_empty))
			((i_inbuff_dout)(i_inbuff_dout))
			((i_inbuff_empty)(i_inbuff_empty))
			((i_inbuff_prog_empty)(i_inbuff_prog_empty))
			((i_inbuff_valid)(i_inbuff_valid))
			((i_prog_empty)(prog_empty))
			((i_prog_full)(prog_full))
			((i_reset_n)(i_reset_n))
			((i_valid)(valid))
			((o_fifo_net_din)(din(_range 291)))
			((o_inbuff_prog_empty_thresh)(o_inbuff_prog_empty_thresh))
			((o_inbuff_rd_en)(o_inbuff_rd_en))
			((o_prog_empty_thresh)(prog_empty_thresh))
			((o_prog_full_thresh)(prog_full_thresh))
			((o_rd_en)(rd_en))
			((o_wr_en)(wr_en))
			((w0_blue)(w0_blue(_range 292)))
			((w0_green)(w0_green(_range 293)))
			((w0_red)(w0_red(_range 294)))
			((w10_blue)(w10_blue(_range 295)))
			((w10_green)(w10_green(_range 296)))
			((w10_red)(w10_red(_range 297)))
			((w1_blue)(w1_blue(_range 298)))
			((w1_green)(w1_green(_range 299)))
			((w1_red)(w1_red(_range 300)))
			((w2_blue)(w2_blue(_range 301)))
			((w2_green)(w2_green(_range 302)))
			((w2_red)(w2_red(_range 303)))
			((w3_blue)(w3_blue(_range 304)))
			((w3_green)(w3_green(_range 305)))
			((w3_red)(w3_red(_range 306)))
			((w4_blue)(w4_blue(_range 307)))
			((w4_green)(w4_green(_range 308)))
			((w4_red)(w4_red(_range 309)))
			((w5_blue)(w5_blue(_range 310)))
			((w5_green)(w5_green(_range 311)))
			((w5_red)(w5_red(_range 312)))
			((w6_blue)(w6_blue(_range 313)))
			((w6_green)(w6_green(_range 314)))
			((w6_red)(w6_red(_range 315)))
			((w7_blue)(w7_blue(_range 316)))
			((w7_green)(w7_green(_range 317)))
			((w7_red)(w7_red(_range 318)))
			((w8_blue)(w8_blue(_range 319)))
			((w8_green)(w8_green(_range 320)))
			((w8_red)(w8_red(_range 321)))
			((w9_blue)(w9_blue(_range 322)))
			((w9_green)(w9_green(_range 323)))
			((w9_red)(w9_red(_range 324)))
		)
		(_use (_ent . input_fifo_net_controller)
			(_gen
				((g_weight_width)(_code 325))
				((g_data_width)(_code 326))
			)
			(_port
				((i_clk)(i_clk))
				((i_reset_n)(i_reset_n))
				((i_inbuff_valid)(i_inbuff_valid))
				((i_inbuff_dout)(i_inbuff_dout))
				((o_inbuff_rd_en)(o_inbuff_rd_en))
				((i_inbuff_empty)(i_inbuff_empty))
				((i_inbuff_almost_empty)(i_inbuff_almost_empty))
				((i_inbuff_prog_empty)(i_inbuff_prog_empty))
				((o_inbuff_prog_empty_thresh)(o_inbuff_prog_empty_thresh))
				((o_fifo_net_din)(o_fifo_net_din))
				((o_wr_en)(o_wr_en))
				((i_full)(i_full))
				((i_almost_full)(i_almost_full))
				((i_prog_full)(i_prog_full))
				((o_prog_full_thresh)(o_prog_full_thresh))
				((i_valid)(i_valid))
				((o_rd_en)(o_rd_en))
				((i_empty)(i_empty))
				((i_almost_empty)(i_almost_empty))
				((i_prog_empty)(i_prog_empty))
				((o_prog_empty_thresh)(o_prog_empty_thresh))
				((w0_red)(w0_red))
				((w1_red)(w1_red))
				((w2_red)(w2_red))
				((w3_red)(w3_red))
				((w4_red)(w4_red))
				((w5_red)(w5_red))
				((w6_red)(w6_red))
				((w7_red)(w7_red))
				((w8_red)(w8_red))
				((w9_red)(w9_red))
				((w10_red)(w10_red))
				((w0_green)(w0_green))
				((w1_green)(w1_green))
				((w2_green)(w2_green))
				((w3_green)(w3_green))
				((w4_green)(w4_green))
				((w5_green)(w5_green))
				((w6_green)(w6_green))
				((w7_green)(w7_green))
				((w8_green)(w8_green))
				((w9_green)(w9_green))
				((w10_green)(w10_green))
				((w0_blue)(w0_blue))
				((w1_blue)(w1_blue))
				((w2_blue)(w2_blue))
				((w3_blue)(w3_blue))
				((w4_blue)(w4_blue))
				((w5_blue)(w5_blue))
				((w6_blue)(w6_blue))
				((w7_blue)(w7_blue))
				((w8_blue)(w8_blue))
				((w9_blue)(w9_blue))
				((w10_blue)(w10_blue))
			)
		)
	)
	(_inst U2 0 630(_comp accumulator)
		(_gen
			((g_product_width)(_code 327))
			((g_conv_width)(_code 328))
		)
		(_port
			((i_clk)(i_clk))
			((i_product0_blue)(product0_blue(_range 329)))
			((i_product0_green)(product0_green(_range 330)))
			((i_product0_red)(product0_red(_range 331)))
			((i_product10_blue)(product10_blue(_range 332)))
			((i_product10_green)(product10_green(_range 333)))
			((i_product10_red)(product10_red(_range 334)))
			((i_product1_blue)(product1_blue(_range 335)))
			((i_product1_green)(product1_green(_range 336)))
			((i_product1_red)(product1_red(_range 337)))
			((i_product2_blue)(product2_blue(_range 338)))
			((i_product2_green)(product2_green(_range 339)))
			((i_product2_red)(product2_red(_range 340)))
			((i_product3_blue)(product3_blue(_range 341)))
			((i_product3_green)(product3_green(_range 342)))
			((i_product3_red)(product3_red(_range 343)))
			((i_product4_blue)(product4_blue(_range 344)))
			((i_product4_green)(product4_green(_range 345)))
			((i_product4_red)(product4_red(_range 346)))
			((i_product5_blue)(product5_blue(_range 347)))
			((i_product5_green)(product5_green(_range 348)))
			((i_product5_red)(product5_red(_range 349)))
			((i_product6_blue)(product6_blue(_range 350)))
			((i_product6_green)(product6_green(_range 351)))
			((i_product6_red)(product6_red(_range 352)))
			((i_product7_blue)(product7_blue(_range 353)))
			((i_product7_green)(product7_green(_range 354)))
			((i_product7_red)(product7_red(_range 355)))
			((i_product8_blue)(product8_blue(_range 356)))
			((i_product8_green)(product8_green(_range 357)))
			((i_product8_red)(product8_red(_range 358)))
			((i_product9_blue)(product9_blue(_range 359)))
			((i_product9_green)(product9_green(_range 360)))
			((i_product9_red)(product9_red(_range 361)))
			((i_reset_n)(i_reset_n))
			((o_conv_out)(o_conv_out(_range 362)))
		)
		(_use (_ent . accumulator)
			(_gen
				((g_product_width)(_code 363))
				((g_conv_width)(_code 364))
			)
			(_port
				((i_clk)(i_clk))
				((i_reset_n)(i_reset_n))
				((i_product0_red)(i_product0_red))
				((i_product1_red)(i_product1_red))
				((i_product2_red)(i_product2_red))
				((i_product3_red)(i_product3_red))
				((i_product4_red)(i_product4_red))
				((i_product5_red)(i_product5_red))
				((i_product6_red)(i_product6_red))
				((i_product7_red)(i_product7_red))
				((i_product8_red)(i_product8_red))
				((i_product9_red)(i_product9_red))
				((i_product10_red)(i_product10_red))
				((i_product0_green)(i_product0_green))
				((i_product1_green)(i_product1_green))
				((i_product2_green)(i_product2_green))
				((i_product3_green)(i_product3_green))
				((i_product4_green)(i_product4_green))
				((i_product5_green)(i_product5_green))
				((i_product6_green)(i_product6_green))
				((i_product7_green)(i_product7_green))
				((i_product8_green)(i_product8_green))
				((i_product9_green)(i_product9_green))
				((i_product10_green)(i_product10_green))
				((i_product0_blue)(i_product0_blue))
				((i_product1_blue)(i_product1_blue))
				((i_product2_blue)(i_product2_blue))
				((i_product3_blue)(i_product3_blue))
				((i_product4_blue)(i_product4_blue))
				((i_product5_blue)(i_product5_blue))
				((i_product6_blue)(i_product6_blue))
				((i_product7_blue)(i_product7_blue))
				((i_product8_blue)(i_product8_blue))
				((i_product9_blue)(i_product9_blue))
				((i_product10_blue)(i_product10_blue))
				((o_conv_out)(o_conv_out))
			)
		)
	)
	(_object
		(_gen (_int g_data_width -1 0 31 \16\ (_ent gms((i 16)))))
		(_gen (_int g_red_bits -1 0 32 \4\ (_ent((i 4)))))
		(_gen (_int g_green_bits -1 0 33 \4\ (_ent((i 4)))))
		(_gen (_int g_blue_bits -1 0 34 \4\ (_ent((i 4)))))
		(_gen (_int g_weight_width -1 0 35 \16\ (_ent((i 16)))))
		(_gen (_int g_multiplier_width -1 0 36 \16\ (_ent gms((i 16)))))
		(_gen (_int g_product_width -1 0 37 \32\ (_ent gms((i 32)))))
		(_gen (_int g_conv_width -1 0 38 \16\ (_ent gms((i 16)))))
		(_port (_int i_clk -2 0 41(_ent(_in))))
		(_port (_int i_inbuff_almost_empty -2 0 42(_ent(_in))))
		(_port (_int i_inbuff_empty -2 0 43(_ent(_in))))
		(_port (_int i_inbuff_prog_empty -2 0 44(_ent(_in))))
		(_port (_int i_inbuff_valid -2 0 45(_ent(_in))))
		(_port (_int i_reset_n -2 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 47(_array -2 ((_dto i 15 i 0)))))
		(_port (_int i_inbuff_dout 0 0 47(_ent(_in))))
		(_port (_int o_inbuff_rd_en -2 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_conv_width-1~downto~0}~12 0 49(_array -2 ((_dto c 365 i 0)))))
		(_port (_int o_conv_out 1 0 49(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 50(_array -2 ((_dto i 9 i 0)))))
		(_port (_int o_inbuff_prog_empty_thresh 2 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 156(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 158(_array -2 ((_dto i 10 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~13190 0 208(_array -2 ((_dto i 10 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 214(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13194 0 223(_array -2 ((_dto i 9 i 0)))))
		(_sig (_int i_rd_clk -2 0 267(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~13260 0 268(_array -2 ((_dto i 10 i 0)))))
		(_sig (_int almost_empty 8 0 268(_arch(_uni))))
		(_sig (_int almost_full 8 0 269(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~13262 0 270(_array -2 ((_dto c 366 i 0)))))
		(_sig (_int data0_blue 9 0 270(_arch(_uni))))
		(_sig (_int data0_green 9 0 271(_arch(_uni))))
		(_sig (_int data0_red 9 0 272(_arch(_uni))))
		(_sig (_int data10_blue 9 0 273(_arch(_uni))))
		(_sig (_int data10_green 9 0 274(_arch(_uni))))
		(_sig (_int data10_red 9 0 275(_arch(_uni))))
		(_sig (_int data1_blue 9 0 276(_arch(_uni))))
		(_sig (_int data1_green 9 0 277(_arch(_uni))))
		(_sig (_int data1_red 9 0 278(_arch(_uni))))
		(_sig (_int data2_blue 9 0 279(_arch(_uni))))
		(_sig (_int data2_green 9 0 280(_arch(_uni))))
		(_sig (_int data2_red 9 0 281(_arch(_uni))))
		(_sig (_int data3_blue 9 0 282(_arch(_uni))))
		(_sig (_int data3_green 9 0 283(_arch(_uni))))
		(_sig (_int data3_red 9 0 284(_arch(_uni))))
		(_sig (_int data4_blue 9 0 285(_arch(_uni))))
		(_sig (_int data4_green 9 0 286(_arch(_uni))))
		(_sig (_int data4_red 9 0 287(_arch(_uni))))
		(_sig (_int data5_blue 9 0 288(_arch(_uni))))
		(_sig (_int data5_green 9 0 289(_arch(_uni))))
		(_sig (_int data5_red 9 0 290(_arch(_uni))))
		(_sig (_int data6_blue 9 0 291(_arch(_uni))))
		(_sig (_int data6_green 9 0 292(_arch(_uni))))
		(_sig (_int data6_red 9 0 293(_arch(_uni))))
		(_sig (_int data7_blue 9 0 294(_arch(_uni))))
		(_sig (_int data7_green 9 0 295(_arch(_uni))))
		(_sig (_int data7_red 9 0 296(_arch(_uni))))
		(_sig (_int data8_blue 9 0 297(_arch(_uni))))
		(_sig (_int data8_green 9 0 298(_arch(_uni))))
		(_sig (_int data8_red 9 0 299(_arch(_uni))))
		(_sig (_int data9_blue 9 0 300(_arch(_uni))))
		(_sig (_int data9_green 9 0 301(_arch(_uni))))
		(_sig (_int data9_red 9 0 302(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~13264 0 303(_array -2 ((_dto c 367 i 0)))))
		(_sig (_int din 10 0 303(_arch(_uni))))
		(_sig (_int empty 8 0 304(_arch(_uni))))
		(_sig (_int full 8 0 305(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~13266 0 306(_array -2 ((_dto c 368 i 0)))))
		(_sig (_int product0_blue 11 0 306(_arch(_uni))))
		(_sig (_int product0_green 11 0 307(_arch(_uni))))
		(_sig (_int product0_red 11 0 308(_arch(_uni))))
		(_sig (_int product10_blue 11 0 309(_arch(_uni))))
		(_sig (_int product10_green 11 0 310(_arch(_uni))))
		(_sig (_int product10_red 11 0 311(_arch(_uni))))
		(_sig (_int product1_blue 11 0 312(_arch(_uni))))
		(_sig (_int product1_green 11 0 313(_arch(_uni))))
		(_sig (_int product1_red 11 0 314(_arch(_uni))))
		(_sig (_int product2_blue 11 0 315(_arch(_uni))))
		(_sig (_int product2_green 11 0 316(_arch(_uni))))
		(_sig (_int product2_red 11 0 317(_arch(_uni))))
		(_sig (_int product3_blue 11 0 318(_arch(_uni))))
		(_sig (_int product3_green 11 0 319(_arch(_uni))))
		(_sig (_int product3_red 11 0 320(_arch(_uni))))
		(_sig (_int product4_blue 11 0 321(_arch(_uni))))
		(_sig (_int product4_green 11 0 322(_arch(_uni))))
		(_sig (_int product4_red 11 0 323(_arch(_uni))))
		(_sig (_int product5_blue 11 0 324(_arch(_uni))))
		(_sig (_int product5_green 11 0 325(_arch(_uni))))
		(_sig (_int product5_red 11 0 326(_arch(_uni))))
		(_sig (_int product6_blue 11 0 327(_arch(_uni))))
		(_sig (_int product6_green 11 0 328(_arch(_uni))))
		(_sig (_int product6_red 11 0 329(_arch(_uni))))
		(_sig (_int product7_blue 11 0 330(_arch(_uni))))
		(_sig (_int product7_green 11 0 331(_arch(_uni))))
		(_sig (_int product7_red 11 0 332(_arch(_uni))))
		(_sig (_int product8_blue 11 0 333(_arch(_uni))))
		(_sig (_int product8_green 11 0 334(_arch(_uni))))
		(_sig (_int product8_red 11 0 335(_arch(_uni))))
		(_sig (_int product9_blue 11 0 336(_arch(_uni))))
		(_sig (_int product9_green 11 0 337(_arch(_uni))))
		(_sig (_int product9_red 11 0 338(_arch(_uni))))
		(_sig (_int prog_empty 8 0 339(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13268 0 340(_array -2 ((_dto i 9 i 0)))))
		(_sig (_int prog_empty_thresh 12 0 340(_arch(_uni))))
		(_sig (_int prog_full 8 0 341(_arch(_uni))))
		(_sig (_int prog_full_thresh 12 0 342(_arch(_uni))))
		(_sig (_int rd_en 8 0 343(_arch(_uni))))
		(_sig (_int valid 8 0 344(_arch(_uni))))
		(_sig (_int w0_blue 9 0 345(_arch(_uni))))
		(_sig (_int w0_green 9 0 346(_arch(_uni))))
		(_sig (_int w0_red 9 0 347(_arch(_uni))))
		(_sig (_int w10_blue 9 0 348(_arch(_uni))))
		(_sig (_int w10_green 9 0 349(_arch(_uni))))
		(_sig (_int w10_red 9 0 350(_arch(_uni))))
		(_sig (_int w1_blue 9 0 351(_arch(_uni))))
		(_sig (_int w1_green 9 0 352(_arch(_uni))))
		(_sig (_int w1_red 9 0 353(_arch(_uni))))
		(_sig (_int w2_blue 9 0 354(_arch(_uni))))
		(_sig (_int w2_green 9 0 355(_arch(_uni))))
		(_sig (_int w2_red 9 0 356(_arch(_uni))))
		(_sig (_int w3_blue 9 0 357(_arch(_uni))))
		(_sig (_int w3_green 9 0 358(_arch(_uni))))
		(_sig (_int w3_red 9 0 359(_arch(_uni))))
		(_sig (_int w4_blue 9 0 360(_arch(_uni))))
		(_sig (_int w4_green 9 0 361(_arch(_uni))))
		(_sig (_int w4_red 9 0 362(_arch(_uni))))
		(_sig (_int w5_blue 9 0 363(_arch(_uni))))
		(_sig (_int w5_green 9 0 364(_arch(_uni))))
		(_sig (_int w5_red 9 0 365(_arch(_uni))))
		(_sig (_int w6_blue 9 0 366(_arch(_uni))))
		(_sig (_int w6_green 9 0 367(_arch(_uni))))
		(_sig (_int w6_red 9 0 368(_arch(_uni))))
		(_sig (_int w7_blue 9 0 369(_arch(_uni))))
		(_sig (_int w7_green 9 0 370(_arch(_uni))))
		(_sig (_int w7_red 9 0 371(_arch(_uni))))
		(_sig (_int w8_blue 9 0 372(_arch(_uni))))
		(_sig (_int w8_green 9 0 373(_arch(_uni))))
		(_sig (_int w8_red 9 0 374(_arch(_uni))))
		(_sig (_int w9_blue 9 0 375(_arch(_uni))))
		(_sig (_int w9_green 9 0 376(_arch(_uni))))
		(_sig (_int w9_red 9 0 377(_arch(_uni))))
		(_sig (_int wr_en 8 0 378(_arch(_uni))))
		(_prcs
			(line__678(_arch 0 0 678(_assignment (_alias((i_rd_clk)(i_clk)))(_simpleassign BUF)(_trgt(10))(_sens(0)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 369 -1)
)
V 000045 55 6900          1504454213343 arch
(_unit VHDL (input_fifo_net_controller 0 28(arch 0 101))
	(_version vd0)
	(_time 1504454213344 2017.09.03 08:56:53)
	(_source (\./../src/input_fifo_net_controller.vhd\))
	(_parameters tan)
	(_code 7b7d7a7a7c2d2f6c7a2a6f227c7d7d7d727d7d7d2d)
	(_ent
		(_time 1504454213338)
	)
	(_object
		(_gen (_int g_weight_width -1 0 30 \16\ (_ent gms((i 16)))))
		(_gen (_int g_data_width -1 0 31 \16\ (_ent gms((i 16)))))
		(_port (_int i_clk -2 0 34(_ent(_in))))
		(_port (_int i_reset_n -2 0 35(_ent(_in))))
		(_port (_int i_inbuff_valid -2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 38(_array -2 ((_dto i 15 i 0)))))
		(_port (_int i_inbuff_dout 0 0 38(_ent(_in))))
		(_port (_int o_inbuff_rd_en -2 0 39(_ent(_out))))
		(_port (_int i_inbuff_empty -2 0 40(_ent(_in))))
		(_port (_int i_inbuff_almost_empty -2 0 41(_ent(_in))))
		(_port (_int i_inbuff_prog_empty -2 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 44(_array -2 ((_dto i 9 i 0)))))
		(_port (_int o_inbuff_prog_empty_thresh 1 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~12 0 46(_array -2 ((_dto c 0 i 0)))))
		(_port (_int o_fifo_net_din 2 0 46(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 47(_array -2 ((_dto i 10 i 0)))))
		(_port (_int o_wr_en 3 0 47(_ent(_out))))
		(_port (_int i_full 3 0 48(_ent(_in))))
		(_port (_int i_almost_full 3 0 49(_ent(_in))))
		(_port (_int i_prog_full 3 0 50(_ent(_in))))
		(_port (_int o_prog_full_thresh 1 0 51(_ent(_out))))
		(_port (_int i_valid 3 0 53(_ent(_in))))
		(_port (_int o_rd_en 3 0 54(_ent(_out))))
		(_port (_int i_empty 3 0 55(_ent(_in))))
		(_port (_int i_almost_empty 3 0 56(_ent(_in))))
		(_port (_int i_prog_empty 3 0 57(_ent(_in))))
		(_port (_int o_prog_empty_thresh 1 0 58(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~12 0 60(_array -2 ((_dto c 1 i 0)))))
		(_port (_int w0_red 4 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~122 0 61(_array -2 ((_dto c 2 i 0)))))
		(_port (_int w1_red 5 0 61(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~124 0 62(_array -2 ((_dto c 3 i 0)))))
		(_port (_int w2_red 6 0 62(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~126 0 63(_array -2 ((_dto c 4 i 0)))))
		(_port (_int w3_red 7 0 63(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~128 0 64(_array -2 ((_dto c 5 i 0)))))
		(_port (_int w4_red 8 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1210 0 65(_array -2 ((_dto c 6 i 0)))))
		(_port (_int w5_red 9 0 65(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1212 0 66(_array -2 ((_dto c 7 i 0)))))
		(_port (_int w6_red 10 0 66(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1214 0 67(_array -2 ((_dto c 8 i 0)))))
		(_port (_int w7_red 11 0 67(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1216 0 68(_array -2 ((_dto c 9 i 0)))))
		(_port (_int w8_red 12 0 68(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1218 0 69(_array -2 ((_dto c 10 i 0)))))
		(_port (_int w9_red 13 0 69(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1220 0 70(_array -2 ((_dto c 11 i 0)))))
		(_port (_int w10_red 14 0 70(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1222 0 72(_array -2 ((_dto c 12 i 0)))))
		(_port (_int w0_green 15 0 72(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1224 0 73(_array -2 ((_dto c 13 i 0)))))
		(_port (_int w1_green 16 0 73(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1226 0 74(_array -2 ((_dto c 14 i 0)))))
		(_port (_int w2_green 17 0 74(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1228 0 75(_array -2 ((_dto c 15 i 0)))))
		(_port (_int w3_green 18 0 75(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1230 0 76(_array -2 ((_dto c 16 i 0)))))
		(_port (_int w4_green 19 0 76(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1232 0 77(_array -2 ((_dto c 17 i 0)))))
		(_port (_int w5_green 20 0 77(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1234 0 78(_array -2 ((_dto c 18 i 0)))))
		(_port (_int w6_green 21 0 78(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1236 0 79(_array -2 ((_dto c 19 i 0)))))
		(_port (_int w7_green 22 0 79(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1238 0 80(_array -2 ((_dto c 20 i 0)))))
		(_port (_int w8_green 23 0 80(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1240 0 81(_array -2 ((_dto c 21 i 0)))))
		(_port (_int w9_green 24 0 81(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1242 0 82(_array -2 ((_dto c 22 i 0)))))
		(_port (_int w10_green 25 0 82(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1244 0 84(_array -2 ((_dto c 23 i 0)))))
		(_port (_int w0_blue 26 0 84(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1246 0 85(_array -2 ((_dto c 24 i 0)))))
		(_port (_int w1_blue 27 0 85(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1248 0 86(_array -2 ((_dto c 25 i 0)))))
		(_port (_int w2_blue 28 0 86(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1250 0 87(_array -2 ((_dto c 26 i 0)))))
		(_port (_int w3_blue 29 0 87(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1252 0 88(_array -2 ((_dto c 27 i 0)))))
		(_port (_int w4_blue 30 0 88(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1254 0 89(_array -2 ((_dto c 28 i 0)))))
		(_port (_int w5_blue 31 0 89(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1256 0 90(_array -2 ((_dto c 29 i 0)))))
		(_port (_int w6_blue 32 0 90(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1258 0 91(_array -2 ((_dto c 30 i 0)))))
		(_port (_int w7_blue 33 0 91(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1260 0 92(_array -2 ((_dto c 31 i 0)))))
		(_port (_int w8_blue 34 0 92(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1262 0 93(_array -2 ((_dto c 32 i 0)))))
		(_port (_int w9_blue 35 0 93(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_weight_width-1~downto~0}~1264 0 94(_array -2 ((_dto c 33 i 0)))))
		(_port (_int w10_blue 36 0 94(_ent(_out))))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . arch 34 -1)
)
V 000045 55 31278         1504417219887 arch
(_unit VHDL (input_fifo_network 0 28(arch 0 88))
	(_version vd0)
	(_time 1504417219888 2017.09.02 22:40:19)
	(_source (\./../compile/input_fifo_network.vhd\))
	(_parameters tan)
	(_code 9acdc0959eccce8d9f9ccdcedcc0cd9c939c9c9ccc9fcc)
	(_ent
		(_time 1504410401070)
	)
	(_comp
		(input_network_fifo
			(_object
				(_port (_int din 36 0 150(_ent (_in))))
				(_port (_int prog_empty_thresh 37 0 151(_ent (_in))))
				(_port (_int prog_full_thresh 37 0 152(_ent (_in))))
				(_port (_int rd_clk -2 0 153(_ent (_in))))
				(_port (_int rd_en -2 0 154(_ent (_in))))
				(_port (_int rst -2 0 155(_ent (_in))))
				(_port (_int wr_clk -2 0 156(_ent (_in))))
				(_port (_int wr_en -2 0 157(_ent (_in))))
				(_port (_int almost_empty -2 0 158(_ent (_out))))
				(_port (_int almost_full -2 0 159(_ent (_out))))
				(_port (_int dout 36 0 160(_ent (_out))))
				(_port (_int empty -2 0 161(_ent (_out))))
				(_port (_int full -2 0 162(_ent (_out))))
				(_port (_int prog_empty -2 0 163(_ent (_out))))
				(_port (_int prog_full -2 0 164(_ent (_out))))
				(_port (_int valid -2 0 165(_ent (_out))))
			)
		)
		(input_network_colors
			(_object
				(_gen (_int g_data_width -1 0 94(_ent((i 16)))))
				(_gen (_int g_red_bits -1 0 95(_ent((i 4)))))
				(_gen (_int g_green_bits -1 0 96(_ent((i 4)))))
				(_gen (_int g_blue_bits -1 0 97(_ent((i 4)))))
				(_port (_int i_clk -2 0 100(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~13 0 101(_array -2 ((_dto c 0 i 0)))))
				(_port (_int i_dout0 39 0 101(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~132 0 102(_array -2 ((_dto c 1 i 0)))))
				(_port (_int i_dout1 40 0 102(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~134 0 103(_array -2 ((_dto c 2 i 0)))))
				(_port (_int i_dout10 41 0 103(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~136 0 104(_array -2 ((_dto c 3 i 0)))))
				(_port (_int i_dout2 42 0 104(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~138 0 105(_array -2 ((_dto c 4 i 0)))))
				(_port (_int i_dout3 43 0 105(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1310 0 106(_array -2 ((_dto c 5 i 0)))))
				(_port (_int i_dout4 44 0 106(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1312 0 107(_array -2 ((_dto c 6 i 0)))))
				(_port (_int i_dout5 45 0 107(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1314 0 108(_array -2 ((_dto c 7 i 0)))))
				(_port (_int i_dout6 46 0 108(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1316 0 109(_array -2 ((_dto c 8 i 0)))))
				(_port (_int i_dout7 47 0 109(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1318 0 110(_array -2 ((_dto c 9 i 0)))))
				(_port (_int i_dout8 48 0 110(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1320 0 111(_array -2 ((_dto c 10 i 0)))))
				(_port (_int i_dout9 49 0 111(_ent (_in))))
				(_port (_int i_reset_n -2 0 112(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~13 0 113(_array -2 ((_dto c 11 i 0)))))
				(_port (_int o_dout0_blue 50 0 113(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~13 0 114(_array -2 ((_dto c 12 i 0)))))
				(_port (_int o_dout0_green 51 0 114(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~13 0 115(_array -2 ((_dto c 13 i 0)))))
				(_port (_int o_dout0_red 52 0 115(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1322 0 116(_array -2 ((_dto c 14 i 0)))))
				(_port (_int o_dout10_blue 53 0 116(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1324 0 117(_array -2 ((_dto c 15 i 0)))))
				(_port (_int o_dout10_green 54 0 117(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1326 0 118(_array -2 ((_dto c 16 i 0)))))
				(_port (_int o_dout10_red 55 0 118(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1328 0 119(_array -2 ((_dto c 17 i 0)))))
				(_port (_int o_dout1_blue 56 0 119(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1330 0 120(_array -2 ((_dto c 18 i 0)))))
				(_port (_int o_dout1_green 57 0 120(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1332 0 121(_array -2 ((_dto c 19 i 0)))))
				(_port (_int o_dout1_red 58 0 121(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1334 0 122(_array -2 ((_dto c 20 i 0)))))
				(_port (_int o_dout2_blue 59 0 122(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1336 0 123(_array -2 ((_dto c 21 i 0)))))
				(_port (_int o_dout2_green 60 0 123(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1338 0 124(_array -2 ((_dto c 22 i 0)))))
				(_port (_int o_dout2_red 61 0 124(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1340 0 125(_array -2 ((_dto c 23 i 0)))))
				(_port (_int o_dout3_blue 62 0 125(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1342 0 126(_array -2 ((_dto c 24 i 0)))))
				(_port (_int o_dout3_green 63 0 126(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1344 0 127(_array -2 ((_dto c 25 i 0)))))
				(_port (_int o_dout3_red 64 0 127(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1346 0 128(_array -2 ((_dto c 26 i 0)))))
				(_port (_int o_dout4_blue 65 0 128(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1348 0 129(_array -2 ((_dto c 27 i 0)))))
				(_port (_int o_dout4_green 66 0 129(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1350 0 130(_array -2 ((_dto c 28 i 0)))))
				(_port (_int o_dout4_red 67 0 130(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1352 0 131(_array -2 ((_dto c 29 i 0)))))
				(_port (_int o_dout5_blue 68 0 131(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1354 0 132(_array -2 ((_dto c 30 i 0)))))
				(_port (_int o_dout5_green 69 0 132(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1356 0 133(_array -2 ((_dto c 31 i 0)))))
				(_port (_int o_dout5_red 70 0 133(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1358 0 134(_array -2 ((_dto c 32 i 0)))))
				(_port (_int o_dout6_blue 71 0 134(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1360 0 135(_array -2 ((_dto c 33 i 0)))))
				(_port (_int o_dout6_green 72 0 135(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1362 0 136(_array -2 ((_dto c 34 i 0)))))
				(_port (_int o_dout6_red 73 0 136(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1364 0 137(_array -2 ((_dto c 35 i 0)))))
				(_port (_int o_dout7_blue 74 0 137(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1366 0 138(_array -2 ((_dto c 36 i 0)))))
				(_port (_int o_dout7_green 75 0 138(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1368 0 139(_array -2 ((_dto c 37 i 0)))))
				(_port (_int o_dout7_red 76 0 139(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1370 0 140(_array -2 ((_dto c 38 i 0)))))
				(_port (_int o_dout8_blue 77 0 140(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1372 0 141(_array -2 ((_dto c 39 i 0)))))
				(_port (_int o_dout8_green 78 0 141(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1374 0 142(_array -2 ((_dto c 40 i 0)))))
				(_port (_int o_dout8_red 79 0 142(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1376 0 143(_array -2 ((_dto c 41 i 0)))))
				(_port (_int o_dout9_blue 80 0 143(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1378 0 144(_array -2 ((_dto c 42 i 0)))))
				(_port (_int o_dout9_green 81 0 144(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1380 0 145(_array -2 ((_dto c 43 i 0)))))
				(_port (_int o_dout9_red 82 0 145(_ent (_out))))
			)
		)
	)
	(_inst U0 0 187(_comp input_network_fifo)
		(_port
			((din)(din(_range 44)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(0)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(0)))
			((almost_empty)(almost_empty(0)))
			((almost_full)(almost_full(0)))
			((dout)(dout0(_range 45)))
			((empty)(empty(0)))
			((full)(full(0)))
			((prog_empty)(prog_empty(0)))
			((prog_full)(prog_full(0)))
			((valid)(valid(0)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U10 0 207(_comp input_network_fifo)
		(_port
			((din)(dout7(_range 46)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(8)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(8)))
			((almost_empty)(almost_empty(8)))
			((almost_full)(almost_full(8)))
			((dout)(dout8(_range 47)))
			((empty)(empty(8)))
			((full)(full(8)))
			((prog_empty)(prog_empty(8)))
			((prog_full)(prog_full(8)))
			((valid)(valid(8)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U11 0 227(_comp input_network_fifo)
		(_port
			((din)(dout8(_range 48)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(9)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(9)))
			((almost_empty)(almost_empty(9)))
			((almost_full)(almost_full(9)))
			((dout)(dout9(_range 49)))
			((empty)(empty(9)))
			((full)(full(9)))
			((prog_empty)(prog_empty(9)))
			((prog_full)(prog_full(9)))
			((valid)(valid(9)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U12 0 247(_comp input_network_fifo)
		(_port
			((din)(dout9(_range 50)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(10)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(10)))
			((almost_empty)(almost_empty(10)))
			((almost_full)(almost_full(10)))
			((dout(15))(dout10(15)))
			((dout(14))(dout10(14)))
			((dout(13))(dout10(13)))
			((dout(12))(dout10(12)))
			((dout(11))(dout10(11)))
			((dout(10))(dout10(10)))
			((dout(9))(dout10(9)))
			((dout(8))(dout10(8)))
			((dout(7))(dout10(7)))
			((dout(6))(dout10(6)))
			((dout(5))(dout10(5)))
			((dout(4))(dout10(4)))
			((dout(3))(dout10(3)))
			((dout(2))(dout10(2)))
			((dout(1))(dout10(1)))
			((dout(0))(dout10(0)))
			((empty)(empty(10)))
			((full)(full(10)))
			((prog_empty)(prog_empty(10)))
			((prog_full)(prog_full(10)))
			((valid)(valid(10)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U2 0 282(_comp input_network_colors)
		(_gen
			((g_data_width)(_code 51))
			((g_red_bits)(_code 52))
			((g_green_bits)(_code 53))
			((g_blue_bits)(_code 54))
		)
		(_port
			((i_clk)(i_wr_clk))
			((i_dout0)(dout0(_range 55)))
			((i_dout1)(dout1(_range 56)))
			((i_dout10)(dout10(_range 57)))
			((i_dout2)(dout2(_range 58)))
			((i_dout3)(dout3(_range 59)))
			((i_dout4)(dout4(_range 60)))
			((i_dout5)(dout5(_range 61)))
			((i_dout6)(dout6(_range 62)))
			((i_dout7)(dout7(_range 63)))
			((i_dout8)(dout8(_range 64)))
			((i_dout9)(dout9(_range 65)))
			((i_reset_n)(i_reset_n))
			((o_dout0_blue)(o_dout0_blue(_range 66)))
			((o_dout0_green)(o_dout0_green(_range 67)))
			((o_dout0_red)(o_dout0_red(_range 68)))
			((o_dout10_blue)(o_dout10_blue(_range 69)))
			((o_dout10_green)(o_dout10_green(_range 70)))
			((o_dout10_red)(o_dout10_red(_range 71)))
			((o_dout1_blue)(o_dout1_blue(_range 72)))
			((o_dout1_green)(o_dout1_green(_range 73)))
			((o_dout1_red)(o_dout1_red(_range 74)))
			((o_dout2_blue)(o_dout2_blue(_range 75)))
			((o_dout2_green)(o_dout2_green(_range 76)))
			((o_dout2_red)(o_dout2_red(_range 77)))
			((o_dout3_blue)(o_dout3_blue(_range 78)))
			((o_dout3_green)(o_dout3_green(_range 79)))
			((o_dout3_red)(o_dout3_red(_range 80)))
			((o_dout4_blue)(o_dout4_blue(_range 81)))
			((o_dout4_green)(o_dout4_green(_range 82)))
			((o_dout4_red)(o_dout4_red(_range 83)))
			((o_dout5_blue)(o_dout5_blue(_range 84)))
			((o_dout5_green)(o_dout5_green(_range 85)))
			((o_dout5_red)(o_dout5_red(_range 86)))
			((o_dout6_blue)(o_dout6_blue(_range 87)))
			((o_dout6_green)(o_dout6_green(_range 88)))
			((o_dout6_red)(o_dout6_red(_range 89)))
			((o_dout7_blue)(o_dout7_blue(_range 90)))
			((o_dout7_green)(o_dout7_green(_range 91)))
			((o_dout7_red)(o_dout7_red(_range 92)))
			((o_dout8_blue)(o_dout8_blue(_range 93)))
			((o_dout8_green)(o_dout8_green(_range 94)))
			((o_dout8_red)(o_dout8_red(_range 95)))
			((o_dout9_blue)(o_dout9_blue(_range 96)))
			((o_dout9_green)(o_dout9_green(_range 97)))
			((o_dout9_red)(o_dout9_red(_range 98)))
		)
		(_use (_ent . input_network_colors)
			(_gen
				((g_data_width)(_code 99))
				((g_red_bits)(_code 100))
				((g_green_bits)(_code 101))
				((g_blue_bits)(_code 102))
			)
			(_port
				((i_clk)(i_clk))
				((i_reset_n)(i_reset_n))
				((i_dout0)(i_dout0))
				((i_dout1)(i_dout1))
				((i_dout2)(i_dout2))
				((i_dout3)(i_dout3))
				((i_dout4)(i_dout4))
				((i_dout5)(i_dout5))
				((i_dout6)(i_dout6))
				((i_dout7)(i_dout7))
				((i_dout8)(i_dout8))
				((i_dout9)(i_dout9))
				((i_dout10)(i_dout10))
				((o_dout0_red)(o_dout0_red))
				((o_dout1_red)(o_dout1_red))
				((o_dout2_red)(o_dout2_red))
				((o_dout3_red)(o_dout3_red))
				((o_dout4_red)(o_dout4_red))
				((o_dout5_red)(o_dout5_red))
				((o_dout6_red)(o_dout6_red))
				((o_dout7_red)(o_dout7_red))
				((o_dout8_red)(o_dout8_red))
				((o_dout9_red)(o_dout9_red))
				((o_dout10_red)(o_dout10_red))
				((o_dout0_green)(o_dout0_green))
				((o_dout1_green)(o_dout1_green))
				((o_dout2_green)(o_dout2_green))
				((o_dout3_green)(o_dout3_green))
				((o_dout4_green)(o_dout4_green))
				((o_dout5_green)(o_dout5_green))
				((o_dout6_green)(o_dout6_green))
				((o_dout7_green)(o_dout7_green))
				((o_dout8_green)(o_dout8_green))
				((o_dout9_green)(o_dout9_green))
				((o_dout10_green)(o_dout10_green))
				((o_dout0_blue)(o_dout0_blue))
				((o_dout1_blue)(o_dout1_blue))
				((o_dout2_blue)(o_dout2_blue))
				((o_dout3_blue)(o_dout3_blue))
				((o_dout4_blue)(o_dout4_blue))
				((o_dout5_blue)(o_dout5_blue))
				((o_dout6_blue)(o_dout6_blue))
				((o_dout7_blue)(o_dout7_blue))
				((o_dout8_blue)(o_dout8_blue))
				((o_dout9_blue)(o_dout9_blue))
				((o_dout10_blue)(o_dout10_blue))
			)
		)
	)
	(_inst U3 0 338(_comp input_network_fifo)
		(_port
			((din)(dout0(_range 103)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(1)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(1)))
			((almost_empty)(almost_empty(1)))
			((almost_full)(almost_full(1)))
			((dout)(dout1(_range 104)))
			((empty)(empty(1)))
			((full)(full(1)))
			((prog_empty)(prog_empty(1)))
			((prog_full)(prog_full(1)))
			((valid)(valid(1)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U4 0 358(_comp input_network_fifo)
		(_port
			((din)(dout1(_range 105)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(2)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(2)))
			((almost_empty)(almost_empty(2)))
			((almost_full)(almost_full(2)))
			((dout)(dout2(_range 106)))
			((empty)(empty(2)))
			((full)(full(2)))
			((prog_empty)(prog_empty(2)))
			((prog_full)(prog_full(2)))
			((valid)(valid(2)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U5 0 378(_comp input_network_fifo)
		(_port
			((din)(dout2(_range 107)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(3)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(3)))
			((almost_empty)(almost_empty(3)))
			((almost_full)(almost_full(3)))
			((dout)(dout3(_range 108)))
			((empty)(empty(3)))
			((full)(full(3)))
			((prog_empty)(prog_empty(3)))
			((prog_full)(prog_full(3)))
			((valid)(valid(3)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U6 0 398(_comp input_network_fifo)
		(_port
			((din)(dout3(_range 109)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(4)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(4)))
			((almost_empty)(almost_empty(4)))
			((almost_full)(almost_full(4)))
			((dout)(dout4(_range 110)))
			((empty)(empty(4)))
			((full)(full(4)))
			((prog_empty)(prog_empty(4)))
			((prog_full)(prog_full(4)))
			((valid)(valid(4)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U7 0 418(_comp input_network_fifo)
		(_port
			((din)(dout4(_range 111)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(5)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(5)))
			((almost_empty)(almost_empty(5)))
			((almost_full)(almost_full(5)))
			((dout)(dout5(_range 112)))
			((empty)(empty(5)))
			((full)(full(5)))
			((prog_empty)(prog_empty(5)))
			((prog_full)(prog_full(5)))
			((valid)(valid(5)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U8 0 438(_comp input_network_fifo)
		(_port
			((din)(dout5(_range 113)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(6)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(6)))
			((almost_empty)(almost_empty(6)))
			((almost_full)(almost_full(6)))
			((dout)(dout6(_range 114)))
			((empty)(empty(6)))
			((full)(full(6)))
			((prog_empty)(prog_empty(6)))
			((prog_full)(prog_full(6)))
			((valid)(valid(6)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst U9 0 458(_comp input_network_fifo)
		(_port
			((din)(dout6(_range 115)))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((rd_clk)(i_rd_clk))
			((rd_en)(rd_en(7)))
			((rst)(i_reset_n))
			((wr_clk)(i_wr_clk))
			((wr_en)(wr_en(7)))
			((almost_empty)(almost_empty(7)))
			((almost_full)(almost_full(7)))
			((dout)(dout7(_range 116)))
			((empty)(empty(7)))
			((full)(full(7)))
			((prog_empty)(prog_empty(7)))
			((prog_full)(prog_full(7)))
			((valid)(valid(7)))
		)
		(_use (_ent . input_network_fifo)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_object
		(_gen (_int g_data_width -1 0 31 \16\ (_ent gms((i 16)))))
		(_gen (_int g_red_bits -1 0 32 \4\ (_ent gms((i 4)))))
		(_gen (_int g_green_bits -1 0 33 \4\ (_ent gms((i 4)))))
		(_gen (_int g_blue_bits -1 0 34 \4\ (_ent gms((i 4)))))
		(_port (_int i_rd_clk -2 0 37(_ent(_in))))
		(_port (_int i_reset_n -2 0 38(_ent(_in))))
		(_port (_int i_wr_clk -2 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~12 0 40(_array -2 ((_dto c 117 i 0)))))
		(_port (_int din 0 0 40(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 41(_array -2 ((_dto i 9 i 0)))))
		(_port (_int prog_empty_thresh 1 0 41(_ent(_in))))
		(_port (_int prog_full_thresh 1 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 43(_array -2 ((_dto i 10 i 0)))))
		(_port (_int rd_en 2 0 43(_ent(_in))))
		(_port (_int wr_en 2 0 44(_ent(_in))))
		(_port (_int almost_empty 2 0 45(_ent(_out))))
		(_port (_int almost_full 2 0 46(_ent(_out))))
		(_port (_int empty 2 0 47(_ent(_out))))
		(_port (_int full 2 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~12 0 49(_array -2 ((_dto c 118 i 0)))))
		(_port (_int o_dout0_blue 3 0 49(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~12 0 50(_array -2 ((_dto c 119 i 0)))))
		(_port (_int o_dout0_green 4 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~12 0 51(_array -2 ((_dto c 120 i 0)))))
		(_port (_int o_dout0_red 5 0 51(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~122 0 52(_array -2 ((_dto c 121 i 0)))))
		(_port (_int o_dout10_blue 6 0 52(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~124 0 53(_array -2 ((_dto c 122 i 0)))))
		(_port (_int o_dout10_green 7 0 53(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~126 0 54(_array -2 ((_dto c 123 i 0)))))
		(_port (_int o_dout10_red 8 0 54(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~128 0 55(_array -2 ((_dto c 124 i 0)))))
		(_port (_int o_dout1_blue 9 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1210 0 56(_array -2 ((_dto c 125 i 0)))))
		(_port (_int o_dout1_green 10 0 56(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1212 0 57(_array -2 ((_dto c 126 i 0)))))
		(_port (_int o_dout1_red 11 0 57(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1214 0 58(_array -2 ((_dto c 127 i 0)))))
		(_port (_int o_dout2_blue 12 0 58(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1216 0 59(_array -2 ((_dto c 128 i 0)))))
		(_port (_int o_dout2_green 13 0 59(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1218 0 60(_array -2 ((_dto c 129 i 0)))))
		(_port (_int o_dout2_red 14 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1220 0 61(_array -2 ((_dto c 130 i 0)))))
		(_port (_int o_dout3_blue 15 0 61(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1222 0 62(_array -2 ((_dto c 131 i 0)))))
		(_port (_int o_dout3_green 16 0 62(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1224 0 63(_array -2 ((_dto c 132 i 0)))))
		(_port (_int o_dout3_red 17 0 63(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1226 0 64(_array -2 ((_dto c 133 i 0)))))
		(_port (_int o_dout4_blue 18 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1228 0 65(_array -2 ((_dto c 134 i 0)))))
		(_port (_int o_dout4_green 19 0 65(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1230 0 66(_array -2 ((_dto c 135 i 0)))))
		(_port (_int o_dout4_red 20 0 66(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1232 0 67(_array -2 ((_dto c 136 i 0)))))
		(_port (_int o_dout5_blue 21 0 67(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1234 0 68(_array -2 ((_dto c 137 i 0)))))
		(_port (_int o_dout5_green 22 0 68(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1236 0 69(_array -2 ((_dto c 138 i 0)))))
		(_port (_int o_dout5_red 23 0 69(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1238 0 70(_array -2 ((_dto c 139 i 0)))))
		(_port (_int o_dout6_blue 24 0 70(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1240 0 71(_array -2 ((_dto c 140 i 0)))))
		(_port (_int o_dout6_green 25 0 71(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1242 0 72(_array -2 ((_dto c 141 i 0)))))
		(_port (_int o_dout6_red 26 0 72(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1244 0 73(_array -2 ((_dto c 142 i 0)))))
		(_port (_int o_dout7_blue 27 0 73(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1246 0 74(_array -2 ((_dto c 143 i 0)))))
		(_port (_int o_dout7_green 28 0 74(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1248 0 75(_array -2 ((_dto c 144 i 0)))))
		(_port (_int o_dout7_red 29 0 75(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1250 0 76(_array -2 ((_dto c 145 i 0)))))
		(_port (_int o_dout8_blue 30 0 76(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1252 0 77(_array -2 ((_dto c 146 i 0)))))
		(_port (_int o_dout8_green 31 0 77(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1254 0 78(_array -2 ((_dto c 147 i 0)))))
		(_port (_int o_dout8_red 32 0 78(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1256 0 79(_array -2 ((_dto c 148 i 0)))))
		(_port (_int o_dout9_blue 33 0 79(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1258 0 80(_array -2 ((_dto c 149 i 0)))))
		(_port (_int o_dout9_green 34 0 80(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1260 0 81(_array -2 ((_dto c 150 i 0)))))
		(_port (_int o_dout9_red 35 0 81(_ent(_out))))
		(_port (_int prog_empty 2 0 82(_ent(_out))))
		(_port (_int prog_full 2 0 83(_ent(_out))))
		(_port (_int valid 2 0 84(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 150(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 151(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1382 0 171(_array -2 ((_dto c 151 i 0)))))
		(_sig (_int dout0 38 0 171(_arch(_uni))))
		(_sig (_int dout1 38 0 172(_arch(_uni))))
		(_sig (_int dout10 38 0 173(_arch(_uni))))
		(_sig (_int dout2 38 0 174(_arch(_uni))))
		(_sig (_int dout3 38 0 175(_arch(_uni))))
		(_sig (_int dout4 38 0 176(_arch(_uni))))
		(_sig (_int dout5 38 0 177(_arch(_uni))))
		(_sig (_int dout6 38 0 178(_arch(_uni))))
		(_sig (_int dout7 38 0 179(_arch(_uni))))
		(_sig (_int dout8 38 0 180(_arch(_uni))))
		(_sig (_int dout9 38 0 181(_arch(_uni))))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 152 -1)
)
V 000045 55 7348          1504410320074 arch
(_unit VHDL (input_network_colors 0 29(arch 0 94))
	(_version vd0)
	(_time 1504410320075 2017.09.02 20:45:20)
	(_source (\./../src/input_network_colors.vhd\))
	(_parameters tan)
	(_code 33333e3665656724323c276a343566353634373434)
	(_ent
		(_time 1504410320072)
	)
	(_object
		(_gen (_int g_data_width -1 0 31 \16\ (_ent gms((i 16)))))
		(_gen (_int g_red_bits -1 0 32 \4\ (_ent gms((i 4)))))
		(_gen (_int g_green_bits -1 0 33 \4\ (_ent gms((i 4)))))
		(_gen (_int g_blue_bits -1 0 34 \4\ (_ent gms((i 4)))))
		(_port (_int i_clk -2 0 38(_ent(_in))))
		(_port (_int i_reset_n -2 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~12 0 41(_array -2 ((_dto c 0 i 0)))))
		(_port (_int i_dout0 0 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~122 0 42(_array -2 ((_dto c 1 i 0)))))
		(_port (_int i_dout1 1 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~124 0 43(_array -2 ((_dto c 2 i 0)))))
		(_port (_int i_dout2 2 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~126 0 44(_array -2 ((_dto c 3 i 0)))))
		(_port (_int i_dout3 3 0 44(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~128 0 45(_array -2 ((_dto c 4 i 0)))))
		(_port (_int i_dout4 4 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1210 0 46(_array -2 ((_dto c 5 i 0)))))
		(_port (_int i_dout5 5 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1212 0 47(_array -2 ((_dto c 6 i 0)))))
		(_port (_int i_dout6 6 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1214 0 48(_array -2 ((_dto c 7 i 0)))))
		(_port (_int i_dout7 7 0 48(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1216 0 49(_array -2 ((_dto c 8 i 0)))))
		(_port (_int i_dout8 8 0 49(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1218 0 50(_array -2 ((_dto c 9 i 0)))))
		(_port (_int i_dout9 9 0 50(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1220 0 51(_array -2 ((_dto c 10 i 0)))))
		(_port (_int i_dout10 10 0 51(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~12 0 53(_array -2 ((_dto c 11 i 0)))))
		(_port (_int o_dout0_red 11 0 53(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1222 0 54(_array -2 ((_dto c 12 i 0)))))
		(_port (_int o_dout1_red 12 0 54(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1224 0 55(_array -2 ((_dto c 13 i 0)))))
		(_port (_int o_dout2_red 13 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1226 0 56(_array -2 ((_dto c 14 i 0)))))
		(_port (_int o_dout3_red 14 0 56(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1228 0 57(_array -2 ((_dto c 15 i 0)))))
		(_port (_int o_dout4_red 15 0 57(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1230 0 58(_array -2 ((_dto c 16 i 0)))))
		(_port (_int o_dout5_red 16 0 58(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1232 0 59(_array -2 ((_dto c 17 i 0)))))
		(_port (_int o_dout6_red 17 0 59(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1234 0 60(_array -2 ((_dto c 18 i 0)))))
		(_port (_int o_dout7_red 18 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1236 0 61(_array -2 ((_dto c 19 i 0)))))
		(_port (_int o_dout8_red 19 0 61(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1238 0 62(_array -2 ((_dto c 20 i 0)))))
		(_port (_int o_dout9_red 20 0 62(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_red_bits-1~downto~0}~1240 0 63(_array -2 ((_dto c 21 i 0)))))
		(_port (_int o_dout10_red 21 0 63(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~12 0 65(_array -2 ((_dto c 22 i 0)))))
		(_port (_int o_dout0_green 22 0 65(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1242 0 66(_array -2 ((_dto c 23 i 0)))))
		(_port (_int o_dout1_green 23 0 66(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1244 0 67(_array -2 ((_dto c 24 i 0)))))
		(_port (_int o_dout2_green 24 0 67(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1246 0 68(_array -2 ((_dto c 25 i 0)))))
		(_port (_int o_dout3_green 25 0 68(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1248 0 69(_array -2 ((_dto c 26 i 0)))))
		(_port (_int o_dout4_green 26 0 69(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1250 0 70(_array -2 ((_dto c 27 i 0)))))
		(_port (_int o_dout5_green 27 0 70(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1252 0 71(_array -2 ((_dto c 28 i 0)))))
		(_port (_int o_dout6_green 28 0 71(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1254 0 72(_array -2 ((_dto c 29 i 0)))))
		(_port (_int o_dout7_green 29 0 72(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1256 0 73(_array -2 ((_dto c 30 i 0)))))
		(_port (_int o_dout8_green 30 0 73(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1258 0 74(_array -2 ((_dto c 31 i 0)))))
		(_port (_int o_dout9_green 31 0 74(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_green_bits-1~downto~0}~1260 0 75(_array -2 ((_dto c 32 i 0)))))
		(_port (_int o_dout10_green 32 0 75(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~12 0 77(_array -2 ((_dto c 33 i 0)))))
		(_port (_int o_dout0_blue 33 0 77(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1262 0 78(_array -2 ((_dto c 34 i 0)))))
		(_port (_int o_dout1_blue 34 0 78(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1264 0 79(_array -2 ((_dto c 35 i 0)))))
		(_port (_int o_dout2_blue 35 0 79(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1266 0 80(_array -2 ((_dto c 36 i 0)))))
		(_port (_int o_dout3_blue 36 0 80(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1268 0 81(_array -2 ((_dto c 37 i 0)))))
		(_port (_int o_dout4_blue 37 0 81(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1270 0 82(_array -2 ((_dto c 38 i 0)))))
		(_port (_int o_dout5_blue 38 0 82(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1272 0 83(_array -2 ((_dto c 39 i 0)))))
		(_port (_int o_dout6_blue 39 0 83(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1274 0 84(_array -2 ((_dto c 40 i 0)))))
		(_port (_int o_dout7_blue 40 0 84(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1276 0 85(_array -2 ((_dto c 41 i 0)))))
		(_port (_int o_dout8_blue 41 0 85(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1278 0 86(_array -2 ((_dto c 42 i 0)))))
		(_port (_int o_dout9_blue 42 0 86(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_blue_bits-1~downto~0}~1280 0 87(_array -2 ((_dto c 43 i 0)))))
		(_port (_int o_dout10_blue 43 0 87(_ent(_out))))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch 44 -1)
)
V 000061 55 16794         1502607833380 input_network_fifo_a
(_unit VHDL (input_network_fifo 0 43(input_network_fifo_a 0 64))
	(_version vd0)
	(_time 1502607833381 2017.08.13 00:03:53)
	(_source (\./../src/input_network_fifo.vhd\))
	(_parameters tan)
	(_code c9c9c09c959f9ddecccfcd9d8f93cdcfcccecdcececf9f)
	(_ent
		(_time 1502607833374)
	)
	(_comp
		(wrapped_input_network_fifo
			(_object
				(_port (_int rst -1 0 68(_ent (_in))))
				(_port (_int wr_clk -1 0 69(_ent (_in))))
				(_port (_int rd_clk -1 0 70(_ent (_in))))
				(_port (_int din 2 0 71(_ent (_in))))
				(_port (_int wr_en -1 0 72(_ent (_in))))
				(_port (_int rd_en -1 0 73(_ent (_in))))
				(_port (_int prog_empty_thresh 3 0 74(_ent (_in))))
				(_port (_int prog_full_thresh 3 0 75(_ent (_in))))
				(_port (_int dout 2 0 76(_ent (_out))))
				(_port (_int full -1 0 77(_ent (_out))))
				(_port (_int almost_full -1 0 78(_ent (_out))))
				(_port (_int empty -1 0 79(_ent (_out))))
				(_port (_int almost_empty -1 0 80(_ent (_out))))
				(_port (_int valid -1 0 81(_ent (_out))))
				(_port (_int prog_full -1 0 82(_ent (_out))))
				(_port (_int prog_empty -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U0 0 283(_comp wrapped_input_network_fifo)
		(_port
			((rst)(rst))
			((wr_clk)(wr_clk))
			((rd_clk)(rd_clk))
			((din)(din))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((prog_empty_thresh)(prog_empty_thresh))
			((prog_full_thresh)(prog_full_thresh))
			((dout)(dout))
			((full)(full))
			((almost_full)(almost_full))
			((empty)(empty))
			((almost_empty)(almost_empty))
			((valid)(valid))
			((prog_full)(prog_full))
			((prog_empty)(prog_empty))
		)
		(_use (_ent xilinxcorelib fifo_generator_v9_3 behavioral)
			(_gen
				((C_COMMON_CLOCK)((i 0)))
				((C_COUNT_TYPE)((i 0)))
				((C_DATA_COUNT_WIDTH)((i 10)))
				((C_DEFAULT_VALUE)(_string \"BlankString"\))
				((C_DIN_WIDTH)((i 16)))
				((C_DOUT_RST_VAL)(_string \"0"\))
				((C_DOUT_WIDTH)((i 16)))
				((C_ENABLE_RLOCS)((i 0)))
				((C_FAMILY)(_string \"artix7"\))
				((C_FULL_FLAGS_RST_VAL)((i 1)))
				((C_HAS_ALMOST_EMPTY)((i 1)))
				((C_HAS_ALMOST_FULL)((i 1)))
				((C_HAS_BACKUP)((i 0)))
				((C_HAS_DATA_COUNT)((i 0)))
				((C_HAS_INT_CLK)((i 0)))
				((C_HAS_MEMINIT_FILE)((i 0)))
				((C_HAS_OVERFLOW)((i 0)))
				((C_HAS_RD_DATA_COUNT)((i 0)))
				((C_HAS_RD_RST)((i 0)))
				((C_HAS_RST)((i 1)))
				((C_HAS_SRST)((i 0)))
				((C_HAS_UNDERFLOW)((i 0)))
				((C_HAS_VALID)((i 1)))
				((C_HAS_WR_ACK)((i 0)))
				((C_HAS_WR_DATA_COUNT)((i 0)))
				((C_HAS_WR_RST)((i 0)))
				((C_IMPLEMENTATION_TYPE)((i 2)))
				((C_INIT_WR_PNTR_VAL)((i 0)))
				((C_MEMORY_TYPE)((i 2)))
				((C_MIF_FILE_NAME)(_string \"BlankString"\))
				((C_OPTIMIZATION_MODE)((i 0)))
				((C_OVERFLOW_LOW)((i 0)))
				((C_PRELOAD_LATENCY)((i 0)))
				((C_PRELOAD_REGS)((i 1)))
				((C_PRIM_FIFO_TYPE)(_string \"1kx18"\))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL)((i 4)))
				((C_PROG_EMPTY_THRESH_NEGATE_VAL)((i 5)))
				((C_PROG_EMPTY_TYPE)((i 3)))
				((C_PROG_FULL_THRESH_ASSERT_VAL)((i 1023)))
				((C_PROG_FULL_THRESH_NEGATE_VAL)((i 1022)))
				((C_PROG_FULL_TYPE)((i 3)))
				((C_RD_DATA_COUNT_WIDTH)((i 10)))
				((C_RD_DEPTH)((i 1024)))
				((C_RD_FREQ)((i 1)))
				((C_RD_PNTR_WIDTH)((i 10)))
				((C_UNDERFLOW_LOW)((i 0)))
				((C_USE_DOUT_RST)((i 1)))
				((C_USE_ECC)((i 0)))
				((C_USE_EMBEDDED_REG)((i 0)))
				((C_USE_FIFO16_FLAGS)((i 0)))
				((C_USE_FWFT_DATA_COUNT)((i 0)))
				((C_VALID_LOW)((i 0)))
				((C_WR_ACK_LOW)((i 0)))
				((C_WR_DATA_COUNT_WIDTH)((i 10)))
				((C_WR_DEPTH)((i 1024)))
				((C_WR_FREQ)((i 1)))
				((C_WR_PNTR_WIDTH)((i 10)))
				((C_WR_RESPONSE_LATENCY)((i 1)))
				((C_MSGON_VAL)((i 1)))
				((C_ENABLE_RST_SYNC)((i 1)))
				((C_ERROR_INJECTION_TYPE)((i 0)))
				((C_SYNCHRONIZER_STAGE)((i 2)))
				((C_INTERFACE_TYPE)((i 0)))
				((C_AXI_TYPE)((i 0)))
				((C_HAS_AXI_WR_CHANNEL)((i 0)))
				((C_HAS_AXI_RD_CHANNEL)((i 0)))
				((C_HAS_SLAVE_CE)((i 0)))
				((C_HAS_MASTER_CE)((i 0)))
				((C_ADD_NGC_CONSTRAINT)((i 0)))
				((C_USE_COMMON_OVERFLOW)((i 0)))
				((C_USE_COMMON_UNDERFLOW)((i 0)))
				((C_USE_DEFAULT_SETTINGS)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_AXI_ADDR_WIDTH)((i 32)))
				((C_AXI_DATA_WIDTH)((i 64)))
				((C_HAS_AXI_AWUSER)((i 0)))
				((C_HAS_AXI_WUSER)((i 0)))
				((C_HAS_AXI_BUSER)((i 0)))
				((C_HAS_AXI_ARUSER)((i 0)))
				((C_HAS_AXI_RUSER)((i 0)))
				((C_AXI_ARUSER_WIDTH)((i 1)))
				((C_AXI_AWUSER_WIDTH)((i 1)))
				((C_AXI_WUSER_WIDTH)((i 1)))
				((C_AXI_BUSER_WIDTH)((i 1)))
				((C_AXI_RUSER_WIDTH)((i 1)))
				((C_HAS_AXIS_TDATA)((i 0)))
				((C_HAS_AXIS_TID)((i 0)))
				((C_HAS_AXIS_TDEST)((i 0)))
				((C_HAS_AXIS_TUSER)((i 0)))
				((C_HAS_AXIS_TREADY)((i 1)))
				((C_HAS_AXIS_TLAST)((i 0)))
				((C_HAS_AXIS_TSTRB)((i 0)))
				((C_HAS_AXIS_TKEEP)((i 0)))
				((C_AXIS_TDATA_WIDTH)((i 64)))
				((C_AXIS_TID_WIDTH)((i 8)))
				((C_AXIS_TDEST_WIDTH)((i 4)))
				((C_AXIS_TUSER_WIDTH)((i 4)))
				((C_AXIS_TSTRB_WIDTH)((i 4)))
				((C_AXIS_TKEEP_WIDTH)((i 4)))
				((C_WACH_TYPE)((i 0)))
				((C_WDCH_TYPE)((i 0)))
				((C_WRCH_TYPE)((i 0)))
				((C_RACH_TYPE)((i 0)))
				((C_RDCH_TYPE)((i 0)))
				((C_AXIS_TYPE)((i 0)))
				((C_IMPLEMENTATION_TYPE_WACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_WRCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RACH)((i 1)))
				((C_IMPLEMENTATION_TYPE_RDCH)((i 1)))
				((C_IMPLEMENTATION_TYPE_AXIS)((i 1)))
				((C_APPLICATION_TYPE_WACH)((i 0)))
				((C_APPLICATION_TYPE_WDCH)((i 0)))
				((C_APPLICATION_TYPE_WRCH)((i 0)))
				((C_APPLICATION_TYPE_RACH)((i 0)))
				((C_APPLICATION_TYPE_RDCH)((i 0)))
				((C_APPLICATION_TYPE_AXIS)((i 0)))
				((C_USE_ECC_WACH)((i 0)))
				((C_USE_ECC_WDCH)((i 0)))
				((C_USE_ECC_WRCH)((i 0)))
				((C_USE_ECC_RACH)((i 0)))
				((C_USE_ECC_RDCH)((i 0)))
				((C_USE_ECC_AXIS)((i 0)))
				((C_ERROR_INJECTION_TYPE_WACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_WRCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RACH)((i 0)))
				((C_ERROR_INJECTION_TYPE_RDCH)((i 0)))
				((C_ERROR_INJECTION_TYPE_AXIS)((i 0)))
				((C_DIN_WIDTH_WACH)((i 32)))
				((C_DIN_WIDTH_WDCH)((i 64)))
				((C_DIN_WIDTH_WRCH)((i 2)))
				((C_DIN_WIDTH_RACH)((i 32)))
				((C_DIN_WIDTH_RDCH)((i 64)))
				((C_DIN_WIDTH_AXIS)((i 1)))
				((C_WR_DEPTH_WACH)((i 16)))
				((C_WR_DEPTH_WDCH)((i 1024)))
				((C_WR_DEPTH_WRCH)((i 16)))
				((C_WR_DEPTH_RACH)((i 16)))
				((C_WR_DEPTH_RDCH)((i 1024)))
				((C_WR_DEPTH_AXIS)((i 1024)))
				((C_WR_PNTR_WIDTH_WACH)((i 4)))
				((C_WR_PNTR_WIDTH_WDCH)((i 10)))
				((C_WR_PNTR_WIDTH_WRCH)((i 4)))
				((C_WR_PNTR_WIDTH_RACH)((i 4)))
				((C_WR_PNTR_WIDTH_RDCH)((i 10)))
				((C_WR_PNTR_WIDTH_AXIS)((i 10)))
				((C_HAS_DATA_COUNTS_WACH)((i 0)))
				((C_HAS_DATA_COUNTS_WDCH)((i 0)))
				((C_HAS_DATA_COUNTS_WRCH)((i 0)))
				((C_HAS_DATA_COUNTS_RACH)((i 0)))
				((C_HAS_DATA_COUNTS_RDCH)((i 0)))
				((C_HAS_DATA_COUNTS_AXIS)((i 0)))
				((C_HAS_PROG_FLAGS_WACH)((i 0)))
				((C_HAS_PROG_FLAGS_WDCH)((i 0)))
				((C_HAS_PROG_FLAGS_WRCH)((i 0)))
				((C_HAS_PROG_FLAGS_RACH)((i 0)))
				((C_HAS_PROG_FLAGS_RDCH)((i 0)))
				((C_HAS_PROG_FLAGS_AXIS)((i 0)))
				((C_PROG_FULL_TYPE_WACH)((i 0)))
				((C_PROG_FULL_TYPE_WDCH)((i 0)))
				((C_PROG_FULL_TYPE_WRCH)((i 0)))
				((C_PROG_FULL_TYPE_RACH)((i 0)))
				((C_PROG_FULL_TYPE_RDCH)((i 0)))
				((C_PROG_FULL_TYPE_AXIS)((i 0)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)((i 1023)))
				((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)((i 1023)))
				((C_PROG_EMPTY_TYPE_WACH)((i 0)))
				((C_PROG_EMPTY_TYPE_WDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_WRCH)((i 0)))
				((C_PROG_EMPTY_TYPE_RACH)((i 0)))
				((C_PROG_EMPTY_TYPE_RDCH)((i 0)))
				((C_PROG_EMPTY_TYPE_AXIS)((i 0)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)((i 1022)))
				((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)((i 1022)))
				((C_REG_SLICE_MODE_WACH)((i 0)))
				((C_REG_SLICE_MODE_WDCH)((i 0)))
				((C_REG_SLICE_MODE_WRCH)((i 0)))
				((C_REG_SLICE_MODE_RACH)((i 0)))
				((C_REG_SLICE_MODE_RDCH)((i 0)))
				((C_REG_SLICE_MODE_AXIS)((i 0)))
			)
			(_port
				((BACKUP)(_open))
				((BACKUP_MARKER)(_open))
				((CLK)(_open))
				((RST)(rst))
				((SRST)(_open))
				((WR_CLK)(wr_clk))
				((WR_RST)(_open))
				((RD_CLK)(rd_clk))
				((RD_RST)(_open))
				((DIN)(din))
				((WR_EN)(wr_en))
				((RD_EN)(rd_en))
				((PROG_EMPTY_THRESH)(prog_empty_thresh))
				((PROG_EMPTY_THRESH_ASSERT)(_open))
				((PROG_EMPTY_THRESH_NEGATE)(_open))
				((PROG_FULL_THRESH)(prog_full_thresh))
				((PROG_FULL_THRESH_ASSERT)(_open))
				((PROG_FULL_THRESH_NEGATE)(_open))
				((INT_CLK)(_open))
				((INJECTDBITERR)(_open))
				((INJECTSBITERR)(_open))
				((DOUT)(dout))
				((FULL)(full))
				((ALMOST_FULL)(almost_full))
				((WR_ACK)(_open))
				((OVERFLOW)(_open))
				((EMPTY)(empty))
				((ALMOST_EMPTY)(almost_empty))
				((VALID)(valid))
				((UNDERFLOW)(_open))
				((DATA_COUNT)(_open))
				((RD_DATA_COUNT)(_open))
				((WR_DATA_COUNT)(_open))
				((PROG_FULL)(prog_full))
				((PROG_EMPTY)(prog_empty))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((M_ACLK)(_open))
				((S_ACLK)(_open))
				((S_ARESETN)(_open))
				((M_ACLK_EN)(_open))
				((S_ACLK_EN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWLOCK)(_open))
				((S_AXI_AWCACHE)(_open))
				((S_AXI_AWPROT)(_open))
				((S_AXI_AWQOS)(_open))
				((S_AXI_AWREGION)(_open))
				((S_AXI_AWUSER)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WID)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WUSER)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BUSER)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((M_AXI_AWID)(_open))
				((M_AXI_AWADDR)(_open))
				((M_AXI_AWLEN)(_open))
				((M_AXI_AWSIZE)(_open))
				((M_AXI_AWBURST)(_open))
				((M_AXI_AWLOCK)(_open))
				((M_AXI_AWCACHE)(_open))
				((M_AXI_AWPROT)(_open))
				((M_AXI_AWQOS)(_open))
				((M_AXI_AWREGION)(_open))
				((M_AXI_AWUSER)(_open))
				((M_AXI_AWVALID)(_open))
				((M_AXI_AWREADY)(_open))
				((M_AXI_WID)(_open))
				((M_AXI_WDATA)(_open))
				((M_AXI_WSTRB)(_open))
				((M_AXI_WLAST)(_open))
				((M_AXI_WUSER)(_open))
				((M_AXI_WVALID)(_open))
				((M_AXI_WREADY)(_open))
				((M_AXI_BID)(_open))
				((M_AXI_BRESP)(_open))
				((M_AXI_BUSER)(_open))
				((M_AXI_BVALID)(_open))
				((M_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARLOCK)(_open))
				((S_AXI_ARCACHE)(_open))
				((S_AXI_ARPROT)(_open))
				((S_AXI_ARQOS)(_open))
				((S_AXI_ARREGION)(_open))
				((S_AXI_ARUSER)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RUSER)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((M_AXI_ARID)(_open))
				((M_AXI_ARADDR)(_open))
				((M_AXI_ARLEN)(_open))
				((M_AXI_ARSIZE)(_open))
				((M_AXI_ARBURST)(_open))
				((M_AXI_ARLOCK)(_open))
				((M_AXI_ARCACHE)(_open))
				((M_AXI_ARPROT)(_open))
				((M_AXI_ARQOS)(_open))
				((M_AXI_ARREGION)(_open))
				((M_AXI_ARUSER)(_open))
				((M_AXI_ARVALID)(_open))
				((M_AXI_ARREADY)(_open))
				((M_AXI_RID)(_open))
				((M_AXI_RDATA)(_open))
				((M_AXI_RRESP)(_open))
				((M_AXI_RLAST)(_open))
				((M_AXI_RUSER)(_open))
				((M_AXI_RVALID)(_open))
				((M_AXI_RREADY)(_open))
				((S_AXIS_TVALID)(_open))
				((S_AXIS_TREADY)(_open))
				((S_AXIS_TDATA)(_open))
				((S_AXIS_TSTRB)(_open))
				((S_AXIS_TKEEP)(_open))
				((S_AXIS_TLAST)(_open))
				((S_AXIS_TID)(_open))
				((S_AXIS_TDEST)(_open))
				((S_AXIS_TUSER)(_open))
				((M_AXIS_TVALID)(_open))
				((M_AXIS_TREADY)(_open))
				((M_AXIS_TDATA)(_open))
				((M_AXIS_TSTRB)(_open))
				((M_AXIS_TKEEP)(_open))
				((M_AXIS_TLAST)(_open))
				((M_AXIS_TID)(_open))
				((M_AXIS_TDEST)(_open))
				((M_AXIS_TUSER)(_open))
				((AXI_AW_INJECTSBITERR)(_open))
				((AXI_AW_INJECTDBITERR)(_open))
				((AXI_AW_PROG_FULL_THRESH)(_open))
				((AXI_AW_PROG_EMPTY_THRESH)(_open))
				((AXI_AW_DATA_COUNT)(_open))
				((AXI_AW_WR_DATA_COUNT)(_open))
				((AXI_AW_RD_DATA_COUNT)(_open))
				((AXI_AW_SBITERR)(_open))
				((AXI_AW_DBITERR)(_open))
				((AXI_AW_OVERFLOW)(_open))
				((AXI_AW_UNDERFLOW)(_open))
				((AXI_AW_PROG_FULL)(_open))
				((AXI_AW_PROG_EMPTY)(_open))
				((AXI_W_INJECTSBITERR)(_open))
				((AXI_W_INJECTDBITERR)(_open))
				((AXI_W_PROG_FULL_THRESH)(_open))
				((AXI_W_PROG_EMPTY_THRESH)(_open))
				((AXI_W_DATA_COUNT)(_open))
				((AXI_W_WR_DATA_COUNT)(_open))
				((AXI_W_RD_DATA_COUNT)(_open))
				((AXI_W_SBITERR)(_open))
				((AXI_W_DBITERR)(_open))
				((AXI_W_OVERFLOW)(_open))
				((AXI_W_UNDERFLOW)(_open))
				((AXI_W_PROG_FULL)(_open))
				((AXI_W_PROG_EMPTY)(_open))
				((AXI_B_INJECTSBITERR)(_open))
				((AXI_B_INJECTDBITERR)(_open))
				((AXI_B_PROG_FULL_THRESH)(_open))
				((AXI_B_PROG_EMPTY_THRESH)(_open))
				((AXI_B_DATA_COUNT)(_open))
				((AXI_B_WR_DATA_COUNT)(_open))
				((AXI_B_RD_DATA_COUNT)(_open))
				((AXI_B_SBITERR)(_open))
				((AXI_B_DBITERR)(_open))
				((AXI_B_OVERFLOW)(_open))
				((AXI_B_UNDERFLOW)(_open))
				((AXI_B_PROG_FULL)(_open))
				((AXI_B_PROG_EMPTY)(_open))
				((AXI_AR_INJECTSBITERR)(_open))
				((AXI_AR_INJECTDBITERR)(_open))
				((AXI_AR_PROG_FULL_THRESH)(_open))
				((AXI_AR_PROG_EMPTY_THRESH)(_open))
				((AXI_AR_DATA_COUNT)(_open))
				((AXI_AR_WR_DATA_COUNT)(_open))
				((AXI_AR_RD_DATA_COUNT)(_open))
				((AXI_AR_SBITERR)(_open))
				((AXI_AR_DBITERR)(_open))
				((AXI_AR_OVERFLOW)(_open))
				((AXI_AR_UNDERFLOW)(_open))
				((AXI_AR_PROG_FULL)(_open))
				((AXI_AR_PROG_EMPTY)(_open))
				((AXI_R_INJECTSBITERR)(_open))
				((AXI_R_INJECTDBITERR)(_open))
				((AXI_R_PROG_FULL_THRESH)(_open))
				((AXI_R_PROG_EMPTY_THRESH)(_open))
				((AXI_R_DATA_COUNT)(_open))
				((AXI_R_WR_DATA_COUNT)(_open))
				((AXI_R_RD_DATA_COUNT)(_open))
				((AXI_R_SBITERR)(_open))
				((AXI_R_DBITERR)(_open))
				((AXI_R_OVERFLOW)(_open))
				((AXI_R_UNDERFLOW)(_open))
				((AXI_R_PROG_FULL)(_open))
				((AXI_R_PROG_EMPTY)(_open))
				((AXIS_INJECTSBITERR)(_open))
				((AXIS_INJECTDBITERR)(_open))
				((AXIS_PROG_FULL_THRESH)(_open))
				((AXIS_PROG_EMPTY_THRESH)(_open))
				((AXIS_DATA_COUNT)(_open))
				((AXIS_WR_DATA_COUNT)(_open))
				((AXIS_RD_DATA_COUNT)(_open))
				((AXIS_SBITERR)(_open))
				((AXIS_DBITERR)(_open))
				((AXIS_OVERFLOW)(_open))
				((AXIS_UNDERFLOW)(_open))
				((AXIS_PROG_FULL)(_open))
				((AXIS_PROG_EMPTY)(_open))
			)
		)
	)
	(_object
		(_port (_int rst -1 0 45(_ent(_in))))
		(_port (_int wr_clk -1 0 46(_ent(_in))))
		(_port (_int rd_clk -1 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 48(_array -1 ((_dto i 15 i 0)))))
		(_port (_int din 0 0 48(_ent(_in))))
		(_port (_int wr_en -1 0 49(_ent(_in))))
		(_port (_int rd_en -1 0 50(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 51(_array -1 ((_dto i 9 i 0)))))
		(_port (_int prog_empty_thresh 1 0 51(_ent(_in))))
		(_port (_int prog_full_thresh 1 0 52(_ent(_in))))
		(_port (_int dout 0 0 53(_ent(_out))))
		(_port (_int full -1 0 54(_ent(_out))))
		(_port (_int almost_full -1 0 55(_ent(_out))))
		(_port (_int empty -1 0 56(_ent(_out))))
		(_port (_int almost_empty -1 0 57(_ent(_out))))
		(_port (_int valid -1 0 58(_ent(_out))))
		(_port (_int prog_full -1 0 59(_ent(_out))))
		(_port (_int prog_empty -1 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 74(_array -1 ((_dto i 9 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
V 000045 55 11428         1504457733284 arch
(_unit VHDL (multiplier_bank 0 28(arch 0 72))
	(_version vd0)
	(_time 1504457733285 2017.09.03 09:55:33)
	(_source (\./../compile/multiplier_bank.vhd\))
	(_parameters tan)
	(_code 431742404514445414445a18124510454a45464441)
	(_ent
		(_time 1504412363148)
	)
	(_comp
		(conv_multiplier
			(_object
				(_port (_int a 33 0 78(_ent (_in))))
				(_port (_int b 33 0 79(_ent (_in))))
				(_port (_int clk -2 0 80(_ent (_in))))
				(_port (_int p 34 0 81(_ent (_out))))
			)
		)
	)
	(_inst R0 0 105(_comp conv_multiplier)
		(_port
			((a)(i_data0(_range 13)))
			((b)(i_w0(_range 14)))
			((clk)(i_clk))
			((p)(o_product0_red(_range 15)))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst R1 0 113(_comp conv_multiplier)
		(_port
			((a)(i_data1(_range 16)))
			((b)(i_w1(_range 17)))
			((clk)(i_clk))
			((p)(o_product1_red(_range 18)))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst R10 0 121(_comp conv_multiplier)
		(_port
			((a)(i_data10(_range 19)))
			((b)(i_w10(_range 20)))
			((clk)(i_clk))
			((p)(o_product10_red(_range 21)))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst R2 0 129(_comp conv_multiplier)
		(_port
			((a)(i_data2(_range 22)))
			((b)(i_w2_red(_range 23)))
			((clk)(i_clk))
			((p)(o_product2_red(_range 24)))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst R3 0 137(_comp conv_multiplier)
		(_port
			((a)(i_data3(_range 25)))
			((b)(i_w3(_range 26)))
			((clk)(i_clk))
			((p)(o_product3_red(_range 27)))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst R4 0 145(_comp conv_multiplier)
		(_port
			((a)(i_data4(_range 28)))
			((b)(i_w4(_range 29)))
			((clk)(i_clk))
			((p)(o_product4_red(_range 30)))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst R5 0 153(_comp conv_multiplier)
		(_port
			((a)(i_data5(_range 31)))
			((b)(i_w5(_range 32)))
			((clk)(i_clk))
			((p)(o_product5_red(_range 33)))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst R6 0 161(_comp conv_multiplier)
		(_port
			((a)(i_data6(_range 34)))
			((b)(i_w6(_range 35)))
			((clk)(i_clk))
			((p)(o_product6_red(_range 36)))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst R7 0 169(_comp conv_multiplier)
		(_port
			((a)(i_data7_red(_range 37)))
			((b)(i_w7(_range 38)))
			((clk)(i_clk))
			((p)(o_product7_red(_range 39)))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst R8 0 177(_comp conv_multiplier)
		(_port
			((a)(i_data8(_range 40)))
			((b)(i_w8(_range 41)))
			((clk)(i_clk))
			((p)(o_product8_red(_range 42)))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_inst R9 0 185(_comp conv_multiplier)
		(_port
			((a)(i_data9(_range 43)))
			((b)(i_w9(_range 44)))
			((clk)(i_clk))
			((p)(o_product9_red(_range 45)))
		)
		(_use (_ent . conv_multiplier)
			(_port
				((clk)(clk))
				((a)(a))
				((b)(b))
				((p)(p))
			)
		)
	)
	(_object
		(_gen (_int g_multiplier_width -1 0 31 \16\ (_ent gms((i 16)))))
		(_gen (_int g_product_width -1 0 32 \32\ (_ent gms((i 32)))))
		(_port (_int i_clk -2 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~12 0 36(_array -2 ((_dto c 46 i 0)))))
		(_port (_int i_data0 0 0 36(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~122 0 37(_array -2 ((_dto c 47 i 0)))))
		(_port (_int i_data1 1 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~124 0 38(_array -2 ((_dto c 48 i 0)))))
		(_port (_int i_data10 2 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~126 0 39(_array -2 ((_dto c 49 i 0)))))
		(_port (_int i_data2 3 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~128 0 40(_array -2 ((_dto c 50 i 0)))))
		(_port (_int i_data3 4 0 40(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1210 0 41(_array -2 ((_dto c 51 i 0)))))
		(_port (_int i_data4 5 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1212 0 42(_array -2 ((_dto c 52 i 0)))))
		(_port (_int i_data5 6 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1214 0 43(_array -2 ((_dto c 53 i 0)))))
		(_port (_int i_data6 7 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1216 0 44(_array -2 ((_dto c 54 i 0)))))
		(_port (_int i_data7 8 0 44(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1218 0 45(_array -2 ((_dto c 55 i 0)))))
		(_port (_int i_data8 9 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1220 0 46(_array -2 ((_dto c 56 i 0)))))
		(_port (_int i_data9 10 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1222 0 47(_array -2 ((_dto c 57 i 0)))))
		(_port (_int i_w0 11 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1224 0 48(_array -2 ((_dto c 58 i 0)))))
		(_port (_int i_w1 12 0 48(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1226 0 49(_array -2 ((_dto c 59 i 0)))))
		(_port (_int i_w10 13 0 49(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1228 0 50(_array -2 ((_dto c 60 i 0)))))
		(_port (_int i_w2 14 0 50(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1230 0 51(_array -2 ((_dto c 61 i 0)))))
		(_port (_int i_w3 15 0 51(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1232 0 52(_array -2 ((_dto c 62 i 0)))))
		(_port (_int i_w4 16 0 52(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1234 0 53(_array -2 ((_dto c 63 i 0)))))
		(_port (_int i_w5 17 0 53(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1236 0 54(_array -2 ((_dto c 64 i 0)))))
		(_port (_int i_w6 18 0 54(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1238 0 55(_array -2 ((_dto c 65 i 0)))))
		(_port (_int i_w7 19 0 55(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1240 0 56(_array -2 ((_dto c 66 i 0)))))
		(_port (_int i_w8 20 0 56(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~1242 0 57(_array -2 ((_dto c 67 i 0)))))
		(_port (_int i_w9 21 0 57(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~12 0 58(_array -2 ((_dto c 68 i 0)))))
		(_port (_int o_product0 22 0 58(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1244 0 59(_array -2 ((_dto c 69 i 0)))))
		(_port (_int o_product1 23 0 59(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1246 0 60(_array -2 ((_dto c 70 i 0)))))
		(_port (_int o_product10 24 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1248 0 61(_array -2 ((_dto c 71 i 0)))))
		(_port (_int o_product2 25 0 61(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1250 0 62(_array -2 ((_dto c 72 i 0)))))
		(_port (_int o_product3 26 0 62(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1252 0 63(_array -2 ((_dto c 73 i 0)))))
		(_port (_int o_product4 27 0 63(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1254 0 64(_array -2 ((_dto c 74 i 0)))))
		(_port (_int o_product5 28 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1256 0 65(_array -2 ((_dto c 75 i 0)))))
		(_port (_int o_product6 29 0 65(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1258 0 66(_array -2 ((_dto c 76 i 0)))))
		(_port (_int o_product7 30 0 66(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1260 0 67(_array -2 ((_dto c 77 i 0)))))
		(_port (_int o_product8 31 0 67(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~1262 0 68(_array -2 ((_dto c 78 i 0)))))
		(_port (_int o_product9 32 0 68(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 78(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 81(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{g_multiplier_width-1~downto~0}~13 0 87(_array -2 ((_dto c 79 i 0)))))
		(_sig (_int i_data7_red 35 0 87(_arch(_uni))))
		(_sig (_int i_w2_red 35 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{g_product_width-1~downto~0}~13 0 89(_array -2 ((_dto c 80 i 0)))))
		(_sig (_int o_product0_red 36 0 89(_arch(_uni))))
		(_sig (_int o_product10_red 36 0 90(_arch(_uni))))
		(_sig (_int o_product1_red 36 0 91(_arch(_uni))))
		(_sig (_int o_product2_red 36 0 92(_arch(_uni))))
		(_sig (_int o_product3_red 36 0 93(_arch(_uni))))
		(_sig (_int o_product4_red 36 0 94(_arch(_uni))))
		(_sig (_int o_product5_red 36 0 95(_arch(_uni))))
		(_sig (_int o_product6_red 36 0 96(_arch(_uni))))
		(_sig (_int o_product7_red 36 0 97(_arch(_uni))))
		(_sig (_int o_product8_red 36 0 98(_arch(_uni))))
		(_sig (_int o_product9_red 36 0 99(_arch(_uni))))
		(_prcs
			(line__197(_arch 0 0 197(_assignment (_trgt(34(_range 81)))(_sens(9)))))
			(line__198(_arch 1 0 198(_assignment (_trgt(35(_range 82)))(_sens(15)))))
			(line__201(_arch 2 0 201(_assignment (_trgt(23))(_sens(36(_range 83)))(_read(36(_range 84))))))
			(line__202(_arch 3 0 202(_assignment (_trgt(24))(_sens(38(_range 85)))(_read(38(_range 86))))))
			(line__203(_arch 4 0 203(_assignment (_trgt(25))(_sens(37(_range 87)))(_read(37(_range 88))))))
			(line__204(_arch 5 0 204(_assignment (_trgt(26))(_sens(39(_range 89)))(_read(39(_range 90))))))
			(line__205(_arch 6 0 205(_assignment (_trgt(27))(_sens(40(_range 91)))(_read(40(_range 92))))))
			(line__206(_arch 7 0 206(_assignment (_trgt(28))(_sens(41(_range 93)))(_read(41(_range 94))))))
			(line__207(_arch 8 0 207(_assignment (_trgt(29))(_sens(42(_range 95)))(_read(42(_range 96))))))
			(line__208(_arch 9 0 208(_assignment (_trgt(30))(_sens(43(_range 97)))(_read(43(_range 98))))))
			(line__209(_arch 10 0 209(_assignment (_trgt(31))(_sens(44(_range 99)))(_read(44(_range 100))))))
			(line__210(_arch 11 0 210(_assignment (_trgt(32))(_sens(45(_range 101)))(_read(45(_range 102))))))
			(line__211(_arch 12 0 211(_assignment (_trgt(33))(_sens(46(_range 103)))(_read(46(_range 104))))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 105 -1)
)
V 000045 55 1332          1504454048022 arch
(_unit VHDL (relu_unit 0 30(arch 0 52))
	(_version vd0)
	(_time 1504454048023 2017.09.03 08:54:08)
	(_source (\./../src/relu_unit.vhd\))
	(_parameters tan)
	(_code b9b6b9edb5eebeaebde9ffe2edbfecbfb0bebdbebb)
	(_ent
		(_time 1504454048018)
	)
	(_object
		(_gen (_int g_conv_width -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen (_int g_relu_width -1 0 33 \16\ (_ent gms((i 16)))))
		(_port (_int i_clk -2 0 36(_ent(_in))))
		(_port (_int i_reset_n -2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_conv_width-1~downto~0}~12 0 38(_array -2 ((_dto c 0 i 0)))))
		(_port (_int i_conv_out 0 0 38(_ent(_in))))
		(_port (_int i_fifo_full -2 0 39(_ent(_in))))
		(_port (_int i_fifo_almost_full -2 0 40(_ent(_in))))
		(_port (_int i_fifo_prog_full -2 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_relu_width-1~downto~0}~12 0 43(_array -2 ((_dto c 1 i 0)))))
		(_port (_int o_relu_out 1 0 43(_ent(_out))))
		(_port (_int o_wr_en -2 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 45(_array -2 ((_dto i 9 i 0)))))
		(_port (_int o_fifo_prog_full_thresh 2 0 45(_ent(_out))))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch 2 -1)
)
I 000045 55 23655         1504464516326 arch
(_unit VHDL (convolution_layer_top 0 28(arch 0 75))
	(_version vd0)
	(_time 1504464516327 2017.09.03 11:48:36)
	(_source (\./../compile/Convolution_Layer_Top.vhd\))
	(_parameters tan)
	(_code 7c792a7d792b7d6b7a7b2c7d3f27287b787a757a2a7a29)
	(_ent
		(_time 1504464516243)
	)
	(_comp
		(filter_top
			(_object
				(_gen (_int g_data_width -1 0 172(_ent((i 16)))))
				(_gen (_int g_red_bits -1 0 173(_ent((i 4)))))
				(_gen (_int g_green_bits -1 0 174(_ent((i 4)))))
				(_gen (_int g_blue_bits -1 0 175(_ent((i 4)))))
				(_gen (_int g_weight_width -1 0 176(_ent((i 16)))))
				(_gen (_int g_multiplier_width -1 0 177(_ent((i 16)))))
				(_gen (_int g_product_width -1 0 178(_ent((i 32)))))
				(_gen (_int g_conv_width -1 0 179(_ent((i 16)))))
				(_port (_int i_clk -2 0 182(_ent (_in))))
				(_port (_int i_inbuff_almost_empty -2 0 183(_ent (_in))))
				(_port (_int i_inbuff_dout 6 0 184(_ent (_in))))
				(_port (_int i_inbuff_empty -2 0 185(_ent (_in))))
				(_port (_int i_inbuff_prog_empty -2 0 186(_ent (_in))))
				(_port (_int i_inbuff_valid -2 0 187(_ent (_in))))
				(_port (_int i_reset_n -2 0 188(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_conv_width-1~downto~0}~13 0 189(_array -2 ((_dto c 0 i 0)))))
				(_port (_int o_conv_out 12 0 189(_ent (_out))))
				(_port (_int o_inbuff_prog_empty_thresh 7 0 190(_ent (_out))))
				(_port (_int o_inbuff_rd_en -2 0 191(_ent (_out))))
			)
		)
		(conv_input_buffer
			(_object
				(_port (_int din 2 0 132(_ent (_in))))
				(_port (_int prog_empty_thresh 3 0 133(_ent (_in))))
				(_port (_int prog_full_thresh 3 0 134(_ent (_in))))
				(_port (_int rd_clk -2 0 135(_ent (_in))))
				(_port (_int rd_en -2 0 136(_ent (_in))))
				(_port (_int rst -2 0 137(_ent (_in))))
				(_port (_int wr_clk -2 0 138(_ent (_in))))
				(_port (_int wr_en -2 0 139(_ent (_in))))
				(_port (_int almost_empty -2 0 140(_ent (_out))))
				(_port (_int almost_full -2 0 141(_ent (_out))))
				(_port (_int dout 2 0 142(_ent (_out))))
				(_port (_int empty -2 0 143(_ent (_out))))
				(_port (_int full -2 0 144(_ent (_out))))
				(_port (_int prog_empty -2 0 145(_ent (_out))))
				(_port (_int prog_full -2 0 146(_ent (_out))))
				(_port (_int valid -2 0 147(_ent (_out))))
			)
		)
		(conv_output_buffer
			(_object
				(_port (_int din 4 0 152(_ent (_in))))
				(_port (_int prog_empty_thresh 5 0 153(_ent (_in))))
				(_port (_int prog_full_thresh 5 0 154(_ent (_in))))
				(_port (_int rd_clk -2 0 155(_ent (_in))))
				(_port (_int rd_en -2 0 156(_ent (_in))))
				(_port (_int rst -2 0 157(_ent (_in))))
				(_port (_int wr_clk -2 0 158(_ent (_in))))
				(_port (_int wr_en -2 0 159(_ent (_in))))
				(_port (_int almost_empty -2 0 160(_ent (_out))))
				(_port (_int almost_full -2 0 161(_ent (_out))))
				(_port (_int dout 4 0 162(_ent (_out))))
				(_port (_int empty -2 0 163(_ent (_out))))
				(_port (_int full -2 0 164(_ent (_out))))
				(_port (_int prog_empty -2 0 165(_ent (_out))))
				(_port (_int prog_full -2 0 166(_ent (_out))))
				(_port (_int valid -2 0 167(_ent (_out))))
			)
		)
		(relu_unit
			(_object
				(_gen (_int g_conv_width -1 0 196(_ent((i 16)))))
				(_gen (_int g_relu_width -1 0 197(_ent((i 16)))))
				(_port (_int i_clk -2 0 200(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_conv_width-1~downto~0}~1362 0 201(_array -2 ((_dto c 1 i 0)))))
				(_port (_int i_conv_out 12 0 201(_ent (_in))))
				(_port (_int i_fifo_almost_full -2 0 202(_ent (_in))))
				(_port (_int i_fifo_full -2 0 203(_ent (_in))))
				(_port (_int i_fifo_prog_full -2 0 204(_ent (_in))))
				(_port (_int i_reset_n -2 0 205(_ent (_in))))
				(_port (_int o_fifo_prog_full_thresh 8 0 206(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_relu_width-1~downto~0}~1366 0 207(_array -2 ((_dto c 2 i 0)))))
				(_port (_int o_relu_out 13 0 207(_ent (_out))))
				(_port (_int o_wr_en -2 0 208(_ent (_out))))
			)
		)
		(Convolution_Controller
			(_object
				(_gen (_int g_axi_bus_width -1 0 81(_ent((i 32)))))
				(_gen (_int g_relu_width -1 0 82(_ent((i 16)))))
				(_gen (_int g_data_width -1 0 83(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~13 0 86(_array -2 ((_dto c 3 i 0)))))
				(_port (_int i_clear_reg 12 0 86(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~132 0 87(_array -2 ((_dto c 4 i 0)))))
				(_port (_int i_conv_parameters_reg 13 0 87(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_relu_width-1~downto~0}~13 0 88(_array -2 ((_dto c 5 i 0)))))
				(_port (_int i_conv_relu_output 14 0 88(_ent (_in))))
				(_port (_int i_ext_reset_n -2 0 89(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~134 0 90(_array -2 ((_dto c 6 i 0)))))
				(_port (_int i_filter_control_reg 15 0 90(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~136 0 91(_array -2 ((_dto c 7 i 0)))))
				(_port (_int i_filter_data_addr_reg 16 0 91(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~138 0 92(_array -2 ((_dto c 8 i 0)))))
				(_port (_int i_filter_data_reg 17 0 92(_ent (_in))))
				(_port (_int i_inbuff_almost_full -2 0 93(_ent (_in))))
				(_port (_int i_inbuff_full -2 0 94(_ent (_in))))
				(_port (_int i_inbuff_prog_full -2 0 95(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1310 0 96(_array -2 ((_dto c 9 i 0)))))
				(_port (_int i_input_data_addr_reg 18 0 96(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1312 0 97(_array -2 ((_dto c 10 i 0)))))
				(_port (_int i_input_data_reg 19 0 97(_ent (_in))))
				(_port (_int i_master_clk -2 0 98(_ent (_in))))
				(_port (_int i_outbuff_almost_empty -2 0 99(_ent (_in))))
				(_port (_int i_outbuff_empty -2 0 100(_ent (_in))))
				(_port (_int i_outbuff_prog_empty -2 0 101(_ent (_in))))
				(_port (_int i_outbuff_valid -2 0 102(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1314 0 103(_array -2 ((_dto c 11 i 0)))))
				(_port (_int i_output_data_addr_reg 20 0 103(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1316 0 104(_array -2 ((_dto c 12 i 0)))))
				(_port (_int i_output_data_reg 21 0 104(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1318 0 105(_array -2 ((_dto c 13 i 0)))))
				(_port (_int i_relu_control_reg 22 0 105(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1320 0 106(_array -2 ((_dto c 14 i 0)))))
				(_port (_int i_repeat_reg 23 0 106(_ent (_in))))
				(_port (_int i_slave_clk -2 0 107(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1322 0 108(_array -2 ((_dto c 15 i 0)))))
				(_port (_int i_start_reg 24 0 108(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1324 0 109(_array -2 ((_dto c 16 i 0)))))
				(_port (_int i_status_reg 25 0 109(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1326 0 110(_array -2 ((_dto c 17 i 0)))))
				(_port (_int o_clear_reg 26 0 110(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1328 0 111(_array -2 ((_dto c 18 i 0)))))
				(_port (_int o_conv_parameters_reg 27 0 111(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1330 0 112(_array -2 ((_dto c 19 i 0)))))
				(_port (_int o_filter_control_reg 28 0 112(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1332 0 113(_array -2 ((_dto c 20 i 0)))))
				(_port (_int o_filter_data_addr_reg 29 0 113(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1334 0 114(_array -2 ((_dto c 21 i 0)))))
				(_port (_int o_filter_data_reg 30 0 114(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~13 0 115(_array -2 ((_dto c 22 i 0)))))
				(_port (_int o_image_data 31 0 115(_ent (_out))))
				(_port (_int o_inbuff_prog_full_thresh 1 0 116(_ent (_out))))
				(_port (_int o_inbuff_wr_en -2 0 117(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1336 0 118(_array -2 ((_dto c 23 i 0)))))
				(_port (_int o_input_data_addr_reg 32 0 118(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1338 0 119(_array -2 ((_dto c 24 i 0)))))
				(_port (_int o_input_data_reg 33 0 119(_ent (_out))))
				(_port (_int o_outbuff_prog_empty_thresh 1 0 120(_ent (_out))))
				(_port (_int o_outbuff_rd_en -2 0 121(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1340 0 122(_array -2 ((_dto c 25 i 0)))))
				(_port (_int o_output_data_addr_reg 34 0 122(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1342 0 123(_array -2 ((_dto c 26 i 0)))))
				(_port (_int o_output_data_reg 35 0 123(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1344 0 124(_array -2 ((_dto c 27 i 0)))))
				(_port (_int o_relu_control_reg 36 0 124(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1346 0 125(_array -2 ((_dto c 28 i 0)))))
				(_port (_int o_repeat_reg 37 0 125(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1348 0 126(_array -2 ((_dto c 29 i 0)))))
				(_port (_int o_start_reg 38 0 126(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1350 0 127(_array -2 ((_dto c 30 i 0)))))
				(_port (_int o_status_reg 39 0 127(_ent (_out))))
			)
		)
	)
	(_inst CONVOLUTION 0 247(_comp filter_top)
		(_gen
			((g_data_width)(_code 31))
			((g_red_bits)(_code 32))
			((g_green_bits)(_code 33))
			((g_blue_bits)(_code 34))
			((g_weight_width)(_code 35))
			((g_multiplier_width)(_code 36))
			((g_product_width)(_code 37))
			((g_conv_width)(_code 38))
		)
		(_port
			((i_clk)(i_master_clk))
			((i_inbuff_almost_empty)(inbuff_almost_empty))
			((i_inbuff_dout)(inbuff_dout(_range 39)))
			((i_inbuff_empty)(inbuff_empty))
			((i_inbuff_prog_empty)(inbuff_prog_empty))
			((i_inbuff_valid)(inbuff_valid))
			((i_reset_n)(i_ext_reset_n))
			((o_conv_out)(BUS575(d_7_0)))
			((o_inbuff_prog_empty_thresh)(inbuff_prog_empty_thresh))
			((o_inbuff_rd_en)(inbuff_rd_en))
		)
		(_use (_ent . filter_top)
			(_gen
				((g_data_width)(_code 40))
				((g_red_bits)(_code 41))
				((g_green_bits)(_code 42))
				((g_blue_bits)(_code 43))
				((g_weight_width)(_code 44))
				((g_multiplier_width)(_code 45))
				((g_product_width)(_code 46))
				((g_conv_width)(_code 47))
			)
			(_port
				((i_clk)(i_clk))
				((i_inbuff_almost_empty)(i_inbuff_almost_empty))
				((i_inbuff_empty)(i_inbuff_empty))
				((i_inbuff_prog_empty)(i_inbuff_prog_empty))
				((i_inbuff_valid)(i_inbuff_valid))
				((i_reset_n)(i_reset_n))
				((i_inbuff_dout)(i_inbuff_dout))
				((o_inbuff_rd_en)(o_inbuff_rd_en))
				((o_conv_out)(o_conv_out))
				((o_inbuff_prog_empty_thresh)(o_inbuff_prog_empty_thresh))
			)
		)
	)
	(_inst INPUT_BUFFER 0 271(_comp conv_input_buffer)
		(_port
			((din)(inbuff_din(_range 48)))
			((prog_empty_thresh)(inbuff_prog_empty_thresh))
			((prog_full_thresh)(inbuff_prog_full_thresh))
			((rd_clk)(i_master_clk))
			((rd_en)(inbuff_rd_en))
			((rst)(i_ext_reset_n))
			((wr_clk)(i_master_clk))
			((wr_en)(inbuff_wr_en))
			((almost_empty)(inbuff_almost_empty))
			((almost_full)(inbuff_almost_full))
			((dout)(inbuff_dout(_range 49)))
			((empty)(inbuff_empty))
			((full)(inbuff_full))
			((prog_empty)(inbuff_prog_empty))
			((prog_full)(inbuff_prog_full))
			((valid)(inbuff_valid))
		)
		(_use (_ent . conv_input_buffer)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst OUTPUT_BUFFER 0 291(_comp conv_output_buffer)
		(_port
			((din)(outbuff_din(_range 50)))
			((prog_empty_thresh)(outbuff_prog_empty_thresh))
			((prog_full_thresh)(outbuff_prog_full_thresh))
			((rd_clk)(i_master_clk))
			((rd_en)(outbuff_rd_en))
			((rst)(i_ext_reset_n))
			((wr_clk)(i_master_clk))
			((wr_en)(outbuff_wr_en))
			((almost_empty)(outbuff_almost_empty))
			((almost_full)(outbuff_almost_full))
			((dout)(outbuff_dout(_range 51)))
			((empty)(outbuff_empty))
			((full)(outbuff_full))
			((prog_empty)(outbuff_prog_empty))
			((prog_full)(outbuff_prog_full))
			((valid)(NET861))
		)
		(_use (_ent . conv_output_buffer)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst RELU 0 311(_comp relu_unit)
		(_gen
			((g_conv_width)(_code 52))
			((g_relu_width)(_code 53))
		)
		(_port
			((i_clk)(i_master_clk))
			((i_conv_out)(BUS575(d_7_0)))
			((i_fifo_almost_full)(outbuff_almost_full))
			((i_fifo_full)(outbuff_full))
			((i_fifo_prog_full)(outbuff_prog_full))
			((i_reset_n)(i_ext_reset_n))
			((o_fifo_prog_full_thresh)(outbuff_prog_full_thresh))
			((o_relu_out)(outbuff_din(_range 54)))
			((o_wr_en)(outbuff_wr_en))
		)
		(_use (_ent . relu_unit)
			(_gen
				((g_conv_width)(_code 55))
				((g_relu_width)(_code 56))
			)
			(_port
				((i_clk)(i_clk))
				((i_reset_n)(i_reset_n))
				((i_conv_out)(i_conv_out))
				((i_fifo_full)(i_fifo_full))
				((i_fifo_almost_full)(i_fifo_almost_full))
				((i_fifo_prog_full)(i_fifo_prog_full))
				((o_relu_out)(o_relu_out))
				((o_wr_en)(o_wr_en))
				((o_fifo_prog_full_thresh)(o_fifo_prog_full_thresh))
			)
		)
	)
	(_inst ROUTER 0 328(_comp Convolution_Controller)
		(_gen
			((g_axi_bus_width)(_code 57))
			((g_relu_width)(_code 58))
			((g_data_width)(_code 59))
		)
		(_port
			((i_clear_reg)(i_clear_reg(d_31_0)))
			((i_conv_parameters_reg)(i_conv_parameters_reg(d_31_0)))
			((i_conv_relu_output)(outbuff_dout(_range 60)))
			((i_ext_reset_n)(i_ext_reset_n))
			((i_filter_control_reg)(i_filter_control_reg(d_31_0)))
			((i_filter_data_addr_reg)(i_filter_data_addr_reg(d_31_0)))
			((i_filter_data_reg)(i_filter_data_reg(d_31_0)))
			((i_inbuff_almost_full)(inbuff_almost_full))
			((i_inbuff_full)(inbuff_full))
			((i_inbuff_prog_full)(inbuff_prog_full))
			((i_input_data_addr_reg)(i_input_data_addr_reg(d_31_0)))
			((i_input_data_reg)(i_input_data_reg(d_31_0)))
			((i_master_clk)(i_master_clk))
			((i_outbuff_almost_empty)(outbuff_almost_empty))
			((i_outbuff_empty)(outbuff_empty))
			((i_outbuff_prog_empty)(outbuff_prog_empty))
			((i_outbuff_valid)(NET861))
			((i_output_data_addr_reg)(i_output_data_addr_reg(d_31_0)))
			((i_output_data_reg)(i_output_data_reg(d_31_0)))
			((i_relu_control_reg)(i_relu_control_reg(d_31_0)))
			((i_repeat_reg)(i_repeat_reg(d_31_0)))
			((i_slave_clk)(i_slave_clk))
			((i_start_reg)(i_start_reg(d_31_0)))
			((i_status_reg)(i_status_reg(d_31_0)))
			((o_clear_reg)(o_clear_reg(d_31_0)))
			((o_conv_parameters_reg)(o_conv_parameters_reg(d_31_0)))
			((o_filter_control_reg)(o_filter_contro_reg(d_31_0)))
			((o_filter_data_addr_reg)(o_filter_data_addr_reg(d_31_0)))
			((o_filter_data_reg)(o_filter_data_reg(d_31_0)))
			((o_image_data)(inbuff_din(_range 61)))
			((o_inbuff_prog_full_thresh)(inbuff_prog_full_thresh))
			((o_inbuff_wr_en)(inbuff_wr_en))
			((o_input_data_addr_reg)(o_input_data_addr_reg(d_31_0)))
			((o_input_data_reg)(o_input_data_reg(d_31_0)))
			((o_outbuff_prog_empty_thresh)(outbuff_prog_empty_thresh))
			((o_outbuff_rd_en)(outbuff_rd_en))
			((o_output_data_addr_reg)(o_output_data_addr_reg(d_31_0)))
			((o_output_data_reg)(o_output_data_reg(d_31_0)))
			((o_relu_control_reg)(o_relu_control_reg(d_31_0)))
			((o_repeat_reg)(o_repeat_reg(d_31_0)))
			((o_start_reg)(o_start_reg(d_31_0)))
			((o_status_reg)(o_status_reg(d_31_0)))
		)
		(_use (_ent . Convolution_Controller)
			(_gen
				((g_axi_bus_width)(_code 62))
				((g_relu_width)(_code 63))
				((g_data_width)(_code 64))
			)
			(_port
				((i_slave_clk)(i_slave_clk))
				((i_master_clk)(i_master_clk))
				((i_ext_reset_n)(i_ext_reset_n))
				((i_start_reg)(i_start_reg))
				((i_clear_reg)(i_clear_reg))
				((i_status_reg)(i_status_reg))
				((i_repeat_reg)(i_repeat_reg))
				((i_relu_control_reg)(i_relu_control_reg))
				((i_conv_parameters_reg)(i_conv_parameters_reg))
				((i_input_data_addr_reg)(i_input_data_addr_reg))
				((i_input_data_reg)(i_input_data_reg))
				((i_output_data_addr_reg)(i_output_data_addr_reg))
				((i_output_data_reg)(i_output_data_reg))
				((i_filter_data_addr_reg)(i_filter_data_addr_reg))
				((i_filter_data_reg)(i_filter_data_reg))
				((i_filter_control_reg)(i_filter_control_reg))
				((o_start_reg)(o_start_reg))
				((o_clear_reg)(o_clear_reg))
				((o_status_reg)(o_status_reg))
				((o_repeat_reg)(o_repeat_reg))
				((o_relu_control_reg)(o_relu_control_reg))
				((o_conv_parameters_reg)(o_conv_parameters_reg))
				((o_input_data_addr_reg)(o_input_data_addr_reg))
				((o_input_data_reg)(o_input_data_reg))
				((o_output_data_addr_reg)(o_output_data_addr_reg))
				((o_output_data_reg)(o_output_data_reg))
				((o_filter_data_addr_reg)(o_filter_data_addr_reg))
				((o_filter_data_reg)(o_filter_data_reg))
				((o_filter_control_reg)(o_filter_control_reg))
				((i_inbuff_full)(i_inbuff_full))
				((i_inbuff_almost_full)(i_inbuff_almost_full))
				((i_inbuff_prog_full)(i_inbuff_prog_full))
				((i_conv_relu_output)(i_conv_relu_output))
				((i_outbuff_valid)(i_outbuff_valid))
				((i_outbuff_empty)(i_outbuff_empty))
				((i_outbuff_almost_empty)(i_outbuff_almost_empty))
				((i_outbuff_prog_empty)(i_outbuff_prog_empty))
				((o_image_data)(o_image_data))
				((o_inbuff_wr_en)(o_inbuff_wr_en))
				((o_inbuff_prog_full_thresh)(o_inbuff_prog_full_thresh))
				((o_outbuff_rd_en)(o_outbuff_rd_en))
				((o_outbuff_prog_empty_thresh)(o_outbuff_prog_empty_thresh))
			)
		)
	)
	(_object
		(_gen (_int g_axi_bus_width -1 0 31 \16\ (_ent((i 16)))))
		(_gen (_int g_data_width -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen (_int g_red_bits -1 0 33 \4\ (_ent((i 4)))))
		(_gen (_int g_green_bits -1 0 34 \4\ (_ent((i 4)))))
		(_gen (_int g_blue_bits -1 0 35 \4\ (_ent((i 4)))))
		(_gen (_int g_weight_width -1 0 36 \16\ (_ent((i 16)))))
		(_gen (_int g_multiplier_width -1 0 37 \16\ (_ent((i 16)))))
		(_gen (_int g_product_width -1 0 38 \32\ (_ent((i 32)))))
		(_gen (_int g_conv_width -1 0 39 \16\ (_ent((i 16)))))
		(_gen (_int g_relu_width -1 0 40 \16\ (_ent((i 16)))))
		(_port (_int i_ext_reset_n -2 0 43(_ent(_in))))
		(_port (_int i_master_clk -2 0 44(_ent(_in))))
		(_port (_int i_slave_clk -2 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 46(_array -2 ((_dto i 31 i 0)))))
		(_port (_int i_clear_reg 0 0 46(_ent(_in))))
		(_port (_int i_conv_parameters_reg 0 0 47(_ent(_in))))
		(_port (_int i_filter_control_reg 0 0 48(_ent(_in))))
		(_port (_int i_filter_data_addr_reg 0 0 49(_ent(_in))))
		(_port (_int i_filter_data_reg 0 0 50(_ent(_in))))
		(_port (_int i_input_data_addr_reg 0 0 51(_ent(_in))))
		(_port (_int i_input_data_reg 0 0 52(_ent(_in))))
		(_port (_int i_output_data_addr_reg 0 0 53(_ent(_in))))
		(_port (_int i_output_data_reg 0 0 54(_ent(_in))))
		(_port (_int i_relu_control_reg 0 0 55(_ent(_in))))
		(_port (_int i_repeat_reg 0 0 56(_ent(_in))))
		(_port (_int i_start_reg 0 0 57(_ent(_in))))
		(_port (_int i_status_reg 0 0 58(_ent(_in))))
		(_port (_int o_clear_reg 0 0 59(_ent(_out))))
		(_port (_int o_conv_parameters_reg 0 0 60(_ent(_out))))
		(_port (_int o_filter_contro_reg 0 0 61(_ent(_out))))
		(_port (_int o_filter_data_addr_reg 0 0 62(_ent(_out))))
		(_port (_int o_filter_data_reg 0 0 63(_ent(_out))))
		(_port (_int o_input_data_addr_reg 0 0 64(_ent(_out))))
		(_port (_int o_input_data_reg 0 0 65(_ent(_out))))
		(_port (_int o_output_data_addr_reg 0 0 66(_ent(_out))))
		(_port (_int o_output_data_reg 0 0 67(_ent(_out))))
		(_port (_int o_relu_control_reg 0 0 68(_ent(_out))))
		(_port (_int o_repeat_reg 0 0 69(_ent(_out))))
		(_port (_int o_start_reg 0 0 70(_ent(_out))))
		(_port (_int o_status_reg 0 0 71(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 116(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 132(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1352 0 133(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1354 0 152(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1356 0 153(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1358 0 184(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1360 0 190(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1364 0 206(_array -2 ((_dto i 9 i 0)))))
		(_sig (_int inbuff_almost_empty -2 0 214(_arch(_uni))))
		(_sig (_int inbuff_almost_full -2 0 215(_arch(_uni))))
		(_sig (_int inbuff_empty -2 0 216(_arch(_uni))))
		(_sig (_int inbuff_full -2 0 217(_arch(_uni))))
		(_sig (_int inbuff_prog_empty -2 0 218(_arch(_uni))))
		(_sig (_int inbuff_prog_full -2 0 219(_arch(_uni))))
		(_sig (_int inbuff_rd_en -2 0 220(_arch(_uni))))
		(_sig (_int inbuff_valid -2 0 221(_arch(_uni))))
		(_sig (_int inbuff_wr_en -2 0 222(_arch(_uni))))
		(_sig (_int NET1194 -2 0 223(_arch(_uni))))
		(_sig (_int NET861 -2 0 224(_arch(_uni))))
		(_sig (_int outbuff_almost_empty -2 0 225(_arch(_uni))))
		(_sig (_int outbuff_almost_full -2 0 226(_arch(_uni))))
		(_sig (_int outbuff_empty -2 0 227(_arch(_uni))))
		(_sig (_int outbuff_full -2 0 228(_arch(_uni))))
		(_sig (_int outbuff_prog_empty -2 0 229(_arch(_uni))))
		(_sig (_int outbuff_prog_full -2 0 230(_arch(_uni))))
		(_sig (_int outbuff_rd_en -2 0 231(_arch(_uni))))
		(_sig (_int outbuff_wr_en -2 0 232(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 233(_array -2 ((_dto i 7 i 0)))))
		(_sig (_int BUS575 9 0 233(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1368 0 234(_array -2 ((_dto c 65 i 0)))))
		(_sig (_int inbuff_din 10 0 234(_arch(_uni))))
		(_sig (_int inbuff_dout 10 0 235(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1370 0 236(_array -2 ((_dto i 9 i 0)))))
		(_sig (_int inbuff_prog_empty_thresh 11 0 236(_arch(_uni))))
		(_sig (_int inbuff_prog_full_thresh 11 0 237(_arch(_uni))))
		(_sig (_int outbuff_din 10 0 238(_arch(_uni))))
		(_sig (_int outbuff_dout 10 0 239(_arch(_uni))))
		(_sig (_int outbuff_prog_empty_thresh 11 0 240(_arch(_uni))))
		(_sig (_int outbuff_prog_full_thresh 11 0 241(_arch(_uni))))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 66 -1)
)
V 000045 55 10108         1504467017468 arch
(_unit VHDL (convolution_controller 0 29(arch 0 106))
	(_version vd0)
	(_time 1504467017469 2017.09.03 12:30:17)
	(_source (\./../src/Convolution_Controller.vhd\))
	(_parameters tan)
	(_code 98989397c6cf998f979cdec29a9f9d9f9c9e919ece)
	(_ent
		(_time 1504466986084)
	)
	(_object
		(_gen (_int g_axi_bus_width -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen (_int g_relu_width -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen (_int g_data_width -1 0 33 \16\ (_ent gms((i 16)))))
		(_port (_int i_slave_clk -2 0 36(_ent(_in))))
		(_port (_int i_master_clk -2 0 37(_ent(_in))))
		(_port (_int i_ext_reset_n -2 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~12 0 41(_array -2 ((_dto c 40 i 0)))))
		(_port (_int i_control_reg 0 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~122 0 42(_array -2 ((_dto c 41 i 0)))))
		(_port (_int i_status_reg 1 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~124 0 43(_array -2 ((_dto c 42 i 0)))))
		(_port (_int i_input_data_addr_reg 2 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~126 0 44(_array -2 ((_dto c 43 i 0)))))
		(_port (_int i_output_data_addr_reg 3 0 44(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~128 0 45(_array -2 ((_dto c 44 i 0)))))
		(_port (_int i_filter_weights_addr_reg 4 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1210 0 46(_array -2 ((_dto c 45 i 0)))))
		(_port (_int i_input_image_params_reg 5 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1212 0 47(_array -2 ((_dto c 46 i 0)))))
		(_port (_int i_output_image_params_reg 6 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1214 0 48(_array -2 ((_dto c 47 i 0)))))
		(_port (_int i_conv_params_reg 7 0 48(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1216 0 51(_array -2 ((_dto c 48 i 0)))))
		(_port (_int o_control_reg 8 0 51(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1218 0 52(_array -2 ((_dto c 49 i 0)))))
		(_port (_int o_status_reg 9 0 52(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1220 0 53(_array -2 ((_dto c 50 i 0)))))
		(_port (_int o_input_data_addr_reg 10 0 53(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1222 0 54(_array -2 ((_dto c 51 i 0)))))
		(_port (_int o_output_data_addr_reg 11 0 54(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1224 0 55(_array -2 ((_dto c 52 i 0)))))
		(_port (_int o_filter_weights_addr_reg 12 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1226 0 56(_array -2 ((_dto c 53 i 0)))))
		(_port (_int o_input_image_params_reg 13 0 56(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1228 0 57(_array -2 ((_dto c 54 i 0)))))
		(_port (_int o_output_image_params_reg 14 0 57(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1230 0 58(_array -2 ((_dto c 55 i 0)))))
		(_port (_int o_conv_params_reg 15 0 58(_ent(_out))))
		(_port (_int i_inbuff_full -2 0 62(_ent(_in))))
		(_port (_int i_inbuff_almost_full -2 0 63(_ent(_in))))
		(_port (_int i_inbuff_prog_full -2 0 64(_ent(_in))))
		(_port (_int i_inbuff_empty -2 0 66(_ent(_in))))
		(_port (_int i_inbuff_almost_empty -2 0 67(_ent(_in))))
		(_port (_int i_inbuff_prog_empty -2 0 68(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_relu_width-1~downto~0}~12 0 70(_array -2 ((_dto c 56 i 0)))))
		(_port (_int i_conv_relu_output 16 0 70(_ent(_in))))
		(_port (_int i_outbuff_valid -2 0 71(_ent(_in))))
		(_port (_int i_outbuff_empty -2 0 72(_ent(_in))))
		(_port (_int i_outbuff_almost_empty -2 0 73(_ent(_in))))
		(_port (_int i_outbuff_prog_empty -2 0 74(_ent(_in))))
		(_port (_int i_outbuff_full -2 0 76(_ent(_in))))
		(_port (_int i_outbuff_almost_full -2 0 77(_ent(_in))))
		(_port (_int i_outbuff_prog_full -2 0 78(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~12 0 81(_array -2 ((_dto c 57 i 0)))))
		(_port (_int o_image_data 17 0 81(_ent(_out))))
		(_port (_int o_inbuff_wr_en -2 0 82(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 83(_array -2 ((_dto i 9 i 0)))))
		(_port (_int o_inbuff_prog_full_thresh 18 0 83(_ent(_out))))
		(_port (_int o_outbuff_rd_en -2 0 85(_ent(_out))))
		(_port (_int o_outbuff_prog_empty_thresh 18 0 86(_ent(_out))))
		(_port (_int o_relu_en -2 0 88(_ent(_out))))
		(_port (_int o_enable -2 0 89(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 91(_array -2 ((_dto i 15 i 0)))))
		(_port (_int o_input_image_height 19 0 91(_ent(_out))))
		(_port (_int o_input_image_width 19 0 92(_ent(_out))))
		(_port (_int o_output_image_height 19 0 93(_ent(_out))))
		(_port (_int o_output_image_width 19 0 94(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 95(_array -2 ((_dto i 7 i 0)))))
		(_port (_int o_weight_filter_size 20 0 95(_ent(_out))))
		(_port (_int o_number_of_filters 20 0 96(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 98(_array -2 ((_dto i 3 i 0)))))
		(_port (_int o_stride 21 0 98(_ent(_out))))
		(_port (_int o_pad 21 0 99(_ent(_out))))
		(_sig (_int clear -2 0 107(_arch(_uni))))
		(_sig (_int get_weights -2 0 108(_arch(_uni))))
		(_sig (_int weights_loaded -2 0 109(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 110(_array -2 ((_dto i 7 i 0)))))
		(_sig (_int repeat_count 22 0 110(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment (_trgt(11))(_sens(3)))))
			(line__116(_arch 1 0 116(_assignment (_alias((o_status_reg(d_31_24))(repeat_count)))(_trgt(12(d_31_24)))(_sens(51)))))
			(line__117(_arch 2 0 117(_assignment (_trgt(12(23))))))
			(line__118(_arch 3 0 118(_assignment (_alias((o_status_reg(22))(i_inbuff_prog_full)))(_trgt(12(22)))(_sens(21)))))
			(line__119(_arch 4 0 119(_assignment (_alias((o_status_reg(21))(i_inbuff_almost_full)))(_trgt(12(21)))(_sens(20)))))
			(line__120(_arch 5 0 120(_assignment (_alias((o_status_reg(20))(i_inbuff_full)))(_trgt(12(20)))(_sens(19)))))
			(line__121(_arch 6 0 121(_assignment (_trgt(12(19))))))
			(line__122(_arch 7 0 122(_assignment (_alias((o_status_reg(18))(i_inbuff_prog_empty)))(_trgt(12(18)))(_sens(24)))))
			(line__123(_arch 8 0 123(_assignment (_alias((o_status_reg(17))(i_inbuff_almost_empty)))(_trgt(12(17)))(_sens(23)))))
			(line__124(_arch 9 0 124(_assignment (_alias((o_status_reg(16))(i_inbuff_empty)))(_trgt(12(16)))(_sens(22)))))
			(line__126(_arch 10 0 126(_assignment (_trgt(12(15))))))
			(line__127(_arch 11 0 127(_assignment (_alias((o_status_reg(14))(i_inbuff_prog_full)))(_trgt(12(14)))(_sens(21)))))
			(line__128(_arch 12 0 128(_assignment (_alias((o_status_reg(13))(i_inbuff_almost_full)))(_trgt(12(13)))(_sens(20)))))
			(line__129(_arch 13 0 129(_assignment (_alias((o_status_reg(12))(i_inbuff_full)))(_trgt(12(12)))(_sens(19)))))
			(line__130(_arch 14 0 130(_assignment (_trgt(12(11))))))
			(line__131(_arch 15 0 131(_assignment (_alias((o_status_reg(10))(i_inbuff_prog_empty)))(_trgt(12(10)))(_sens(24)))))
			(line__132(_arch 16 0 132(_assignment (_alias((o_status_reg(9))(i_inbuff_almost_empty)))(_trgt(12(9)))(_sens(23)))))
			(line__133(_arch 17 0 133(_assignment (_alias((o_status_reg(8))(i_inbuff_empty)))(_trgt(12(8)))(_sens(22)))))
			(line__135(_arch 18 0 135(_assignment (_trgt(12(d_7_5))))))
			(line__136(_arch 19 0 136(_assignment (_alias((o_status_reg(4))(weights_loaded)))(_trgt(12(4)))(_sens(50)))))
			(line__137(_arch 20 0 137(_assignment (_trgt(12(d_3_1))))))
			(line__138(_arch 21 0 138(_assignment (_alias((o_status_reg(0))(i_control_reg(0))))(_trgt(12(0)))(_sens(3(0))))))
			(line__140(_arch 22 0 140(_assignment (_trgt(13))(_sens(5)))))
			(line__141(_arch 23 0 141(_assignment (_trgt(14))(_sens(6)))))
			(line__142(_arch 24 0 142(_assignment (_trgt(15))(_sens(7)))))
			(line__143(_arch 25 0 143(_assignment (_trgt(16))(_sens(8)))))
			(line__144(_arch 26 0 144(_assignment (_trgt(17))(_sens(9)))))
			(line__145(_arch 27 0 145(_assignment (_trgt(18))(_sens(10)))))
			(line__148(_arch 28 0 148(_assignment (_alias((o_relu_en)(i_control_reg(12))))(_simpleassign BUF)(_trgt(38))(_sens(3(12))))))
			(line__149(_arch 29 0 149(_assignment (_alias((get_weights)(i_control_reg(8))))(_simpleassign BUF)(_trgt(49))(_sens(3(8))))))
			(line__150(_arch 30 0 150(_assignment (_alias((clear)(i_control_reg(4))))(_simpleassign BUF)(_trgt(48))(_sens(3(4))))))
			(line__151(_arch 31 0 151(_assignment (_alias((o_enable)(i_control_reg(0))))(_simpleassign BUF)(_trgt(39))(_sens(3(0))))))
			(line__153(_arch 32 0 153(_assignment (_alias((o_input_image_height)(i_input_image_params_reg(d_31_16))))(_trgt(40))(_sens(8(d_31_16))))))
			(line__154(_arch 33 0 154(_assignment (_alias((o_input_image_width)(i_input_image_params_reg(d_15_0))))(_trgt(41))(_sens(8(d_15_0))))))
			(line__156(_arch 34 0 156(_assignment (_alias((o_output_image_height)(i_output_image_params_reg(d_31_16))))(_trgt(42))(_sens(9(d_31_16))))))
			(line__157(_arch 35 0 157(_assignment (_alias((o_output_image_width)(i_output_image_params_reg(d_15_0))))(_trgt(43))(_sens(9(d_15_0))))))
			(line__159(_arch 36 0 159(_assignment (_alias((o_weight_filter_size)(i_conv_params_reg(d_31_24))))(_trgt(44))(_sens(10(d_31_24))))))
			(line__160(_arch 37 0 160(_assignment (_alias((o_number_of_filters)(i_conv_params_reg(d_23_16))))(_trgt(45))(_sens(10(d_23_16))))))
			(line__162(_arch 38 0 162(_assignment (_alias((o_stride)(i_conv_params_reg(d_11_8))))(_trgt(46))(_sens(10(d_11_8))))))
			(line__163(_arch 39 0 163(_assignment (_alias((o_pad)(i_conv_params_reg(d_3_0))))(_trgt(47))(_sens(10(d_3_0))))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131586)
	)
	(_model . arch 58 -1)
)
V 000045 55 24555         1504467854731 arch
(_unit VHDL (convolution_layer_top 0 28(arch 0 65))
	(_version vd0)
	(_time 1504467854732 2017.09.03 12:44:14)
	(_source (\./../compile/Convolution_Layer_Top.vhd\))
	(_parameters tan)
	(_code 2226772676752335242571726179762526242b24742477)
	(_ent
		(_time 1504467854653)
	)
	(_comp
		(filter_top
			(_object
				(_gen (_int g_data_width -1 0 111(_ent((i 16)))))
				(_gen (_int g_red_bits -1 0 112(_ent((i 4)))))
				(_gen (_int g_green_bits -1 0 113(_ent((i 4)))))
				(_gen (_int g_blue_bits -1 0 114(_ent((i 4)))))
				(_gen (_int g_weight_width -1 0 115(_ent((i 16)))))
				(_gen (_int g_multiplier_width -1 0 116(_ent((i 16)))))
				(_gen (_int g_product_width -1 0 117(_ent((i 32)))))
				(_gen (_int g_conv_width -1 0 118(_ent((i 16)))))
				(_port (_int i_clk -2 0 121(_ent (_in))))
				(_port (_int i_inbuff_almost_empty -2 0 122(_ent (_in))))
				(_port (_int i_inbuff_dout 20 0 123(_ent (_in))))
				(_port (_int i_inbuff_empty -2 0 124(_ent (_in))))
				(_port (_int i_inbuff_prog_empty -2 0 125(_ent (_in))))
				(_port (_int i_inbuff_valid -2 0 126(_ent (_in))))
				(_port (_int i_reset_n -2 0 127(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_conv_width-1~downto~0}~13 0 128(_array -2 ((_dto c 0 i 0)))))
				(_port (_int o_conv_out 30 0 128(_ent (_out))))
				(_port (_int o_inbuff_prog_empty_thresh 21 0 129(_ent (_out))))
				(_port (_int o_inbuff_rd_en -2 0 130(_ent (_out))))
			)
		)
		(conv_input_buffer
			(_object
				(_port (_int din 16 0 71(_ent (_in))))
				(_port (_int prog_empty_thresh 17 0 72(_ent (_in))))
				(_port (_int prog_full_thresh 17 0 73(_ent (_in))))
				(_port (_int rd_clk -2 0 74(_ent (_in))))
				(_port (_int rd_en -2 0 75(_ent (_in))))
				(_port (_int rst -2 0 76(_ent (_in))))
				(_port (_int wr_clk -2 0 77(_ent (_in))))
				(_port (_int wr_en -2 0 78(_ent (_in))))
				(_port (_int almost_empty -2 0 79(_ent (_out))))
				(_port (_int almost_full -2 0 80(_ent (_out))))
				(_port (_int dout 16 0 81(_ent (_out))))
				(_port (_int empty -2 0 82(_ent (_out))))
				(_port (_int full -2 0 83(_ent (_out))))
				(_port (_int prog_empty -2 0 84(_ent (_out))))
				(_port (_int prog_full -2 0 85(_ent (_out))))
				(_port (_int valid -2 0 86(_ent (_out))))
			)
		)
		(conv_output_buffer
			(_object
				(_port (_int din 18 0 91(_ent (_in))))
				(_port (_int prog_empty_thresh 19 0 92(_ent (_in))))
				(_port (_int prog_full_thresh 19 0 93(_ent (_in))))
				(_port (_int rd_clk -2 0 94(_ent (_in))))
				(_port (_int rd_en -2 0 95(_ent (_in))))
				(_port (_int rst -2 0 96(_ent (_in))))
				(_port (_int wr_clk -2 0 97(_ent (_in))))
				(_port (_int wr_en -2 0 98(_ent (_in))))
				(_port (_int almost_empty -2 0 99(_ent (_out))))
				(_port (_int almost_full -2 0 100(_ent (_out))))
				(_port (_int dout 18 0 101(_ent (_out))))
				(_port (_int empty -2 0 102(_ent (_out))))
				(_port (_int full -2 0 103(_ent (_out))))
				(_port (_int prog_empty -2 0 104(_ent (_out))))
				(_port (_int prog_full -2 0 105(_ent (_out))))
				(_port (_int valid -2 0 106(_ent (_out))))
			)
		)
		(relu_unit
			(_object
				(_gen (_int g_conv_width -1 0 135(_ent((i 16)))))
				(_gen (_int g_relu_width -1 0 136(_ent((i 16)))))
				(_port (_int i_clk -2 0 139(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_conv_width-1~downto~0}~1310 0 140(_array -2 ((_dto c 1 i 0)))))
				(_port (_int i_conv_out 30 0 140(_ent (_in))))
				(_port (_int i_fifo_almost_full -2 0 141(_ent (_in))))
				(_port (_int i_fifo_full -2 0 142(_ent (_in))))
				(_port (_int i_fifo_prog_full -2 0 143(_ent (_in))))
				(_port (_int i_reset_n -2 0 144(_ent (_in))))
				(_port (_int o_fifo_prog_full_thresh 22 0 145(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_relu_width-1~downto~0}~13 0 146(_array -2 ((_dto c 2 i 0)))))
				(_port (_int o_relu_out 31 0 146(_ent (_out))))
				(_port (_int o_wr_en -2 0 147(_ent (_out))))
			)
		)
		(Convolution_Controller
			(_object
				(_gen (_int g_axi_bus_width -1 0 152(_ent((i 32)))))
				(_gen (_int g_relu_width -1 0 153(_ent((i 16)))))
				(_gen (_int g_data_width -1 0 154(_ent((i 16)))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~13 0 157(_array -2 ((_dto c 3 i 0)))))
				(_port (_int i_control_reg 30 0 157(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1314 0 158(_array -2 ((_dto c 4 i 0)))))
				(_port (_int i_conv_params_reg 31 0 158(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_relu_width-1~downto~0}~1316 0 159(_array -2 ((_dto c 5 i 0)))))
				(_port (_int i_conv_relu_output 32 0 159(_ent (_in))))
				(_port (_int i_ext_reset_n -2 0 160(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1318 0 161(_array -2 ((_dto c 6 i 0)))))
				(_port (_int i_filter_weights_addr_reg 33 0 161(_ent (_in))))
				(_port (_int i_inbuff_almost_empty -2 0 162(_ent (_in))))
				(_port (_int i_inbuff_almost_full -2 0 163(_ent (_in))))
				(_port (_int i_inbuff_empty -2 0 164(_ent (_in))))
				(_port (_int i_inbuff_full -2 0 165(_ent (_in))))
				(_port (_int i_inbuff_prog_empty -2 0 166(_ent (_in))))
				(_port (_int i_inbuff_prog_full -2 0 167(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1320 0 168(_array -2 ((_dto c 7 i 0)))))
				(_port (_int i_input_data_addr_reg 34 0 168(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1322 0 169(_array -2 ((_dto c 8 i 0)))))
				(_port (_int i_input_image_params_reg 35 0 169(_ent (_in))))
				(_port (_int i_master_clk -2 0 170(_ent (_in))))
				(_port (_int i_outbuff_almost_empty -2 0 171(_ent (_in))))
				(_port (_int i_outbuff_almost_full -2 0 172(_ent (_in))))
				(_port (_int i_outbuff_empty -2 0 173(_ent (_in))))
				(_port (_int i_outbuff_full -2 0 174(_ent (_in))))
				(_port (_int i_outbuff_prog_empty -2 0 175(_ent (_in))))
				(_port (_int i_outbuff_prog_full -2 0 176(_ent (_in))))
				(_port (_int i_outbuff_valid -2 0 177(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1324 0 178(_array -2 ((_dto c 9 i 0)))))
				(_port (_int i_output_data_addr_reg 36 0 178(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1326 0 179(_array -2 ((_dto c 10 i 0)))))
				(_port (_int i_output_image_params_reg 37 0 179(_ent (_in))))
				(_port (_int i_slave_clk -2 0 180(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1328 0 181(_array -2 ((_dto c 11 i 0)))))
				(_port (_int i_status_reg 38 0 181(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1330 0 182(_array -2 ((_dto c 12 i 0)))))
				(_port (_int o_control_reg 39 0 182(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1332 0 183(_array -2 ((_dto c 13 i 0)))))
				(_port (_int o_conv_params_reg 40 0 183(_ent (_out))))
				(_port (_int o_enable -2 0 184(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1334 0 185(_array -2 ((_dto c 14 i 0)))))
				(_port (_int o_filter_weights_addr_reg 41 0 185(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~13 0 186(_array -2 ((_dto c 15 i 0)))))
				(_port (_int o_image_data 42 0 186(_ent (_out))))
				(_port (_int o_inbuff_prog_full_thresh 23 0 187(_ent (_out))))
				(_port (_int o_inbuff_wr_en -2 0 188(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1338 0 189(_array -2 ((_dto c 16 i 0)))))
				(_port (_int o_input_data_addr_reg 43 0 189(_ent (_out))))
				(_port (_int o_input_image_height 24 0 190(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1342 0 191(_array -2 ((_dto c 17 i 0)))))
				(_port (_int o_input_image_params_reg 44 0 191(_ent (_out))))
				(_port (_int o_input_image_width 24 0 192(_ent (_out))))
				(_port (_int o_number_of_filters 25 0 193(_ent (_out))))
				(_port (_int o_outbuff_prog_empty_thresh 23 0 194(_ent (_out))))
				(_port (_int o_outbuff_rd_en -2 0 195(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1344 0 196(_array -2 ((_dto c 18 i 0)))))
				(_port (_int o_output_data_addr_reg 45 0 196(_ent (_out))))
				(_port (_int o_output_image_height 24 0 197(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1346 0 198(_array -2 ((_dto c 19 i 0)))))
				(_port (_int o_output_image_params_reg 46 0 198(_ent (_out))))
				(_port (_int o_output_image_width 24 0 199(_ent (_out))))
				(_port (_int o_pad 26 0 200(_ent (_out))))
				(_port (_int o_relu_en -2 0 201(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1348 0 202(_array -2 ((_dto c 20 i 0)))))
				(_port (_int o_status_reg 47 0 202(_ent (_out))))
				(_port (_int o_stride 26 0 203(_ent (_out))))
				(_port (_int o_weight_filter_size 25 0 204(_ent (_out))))
			)
		)
	)
	(_inst CONVOLUTION 0 243(_comp filter_top)
		(_gen
			((g_data_width)(_code 21))
			((g_red_bits)(_code 22))
			((g_green_bits)(_code 23))
			((g_blue_bits)(_code 24))
			((g_weight_width)(_code 25))
			((g_multiplier_width)(_code 26))
			((g_product_width)(_code 27))
			((g_conv_width)(_code 28))
		)
		(_port
			((i_clk)(i_master_clk))
			((i_inbuff_almost_empty)(inbuff_almost_empty))
			((i_inbuff_dout)(inbuff_dout(_range 29)))
			((i_inbuff_empty)(inbuff_empty))
			((i_inbuff_prog_empty)(inbuff_prog_empty))
			((i_inbuff_valid)(inbuff_valid))
			((i_reset_n)(i_ext_reset_n))
			((o_conv_out)(BUS575(d_7_0)))
			((o_inbuff_prog_empty_thresh)(inbuff_prog_empty_thresh))
			((o_inbuff_rd_en)(inbuff_rd_en))
		)
		(_use (_ent . filter_top)
			(_gen
				((g_data_width)(_code 30))
				((g_red_bits)(_code 31))
				((g_green_bits)(_code 32))
				((g_blue_bits)(_code 33))
				((g_weight_width)(_code 34))
				((g_multiplier_width)(_code 35))
				((g_product_width)(_code 36))
				((g_conv_width)(_code 37))
			)
			(_port
				((i_clk)(i_clk))
				((i_inbuff_almost_empty)(i_inbuff_almost_empty))
				((i_inbuff_empty)(i_inbuff_empty))
				((i_inbuff_prog_empty)(i_inbuff_prog_empty))
				((i_inbuff_valid)(i_inbuff_valid))
				((i_reset_n)(i_reset_n))
				((i_inbuff_dout)(i_inbuff_dout))
				((o_inbuff_rd_en)(o_inbuff_rd_en))
				((o_conv_out)(o_conv_out))
				((o_inbuff_prog_empty_thresh)(o_inbuff_prog_empty_thresh))
			)
		)
	)
	(_inst INPUT_BUFFER 0 267(_comp conv_input_buffer)
		(_port
			((din)(inbuff_din(_range 38)))
			((prog_empty_thresh)(inbuff_prog_empty_thresh))
			((prog_full_thresh)(inbuff_prog_full_thresh))
			((rd_clk)(i_master_clk))
			((rd_en)(inbuff_rd_en))
			((rst)(i_ext_reset_n))
			((wr_clk)(i_master_clk))
			((wr_en)(inbuff_wr_en))
			((almost_empty)(inbuff_almost_empty))
			((almost_full)(inbuff_almost_full))
			((dout)(inbuff_dout(_range 39)))
			((empty)(inbuff_empty))
			((full)(inbuff_full))
			((prog_empty)(inbuff_prog_empty))
			((prog_full)(inbuff_prog_full))
			((valid)(inbuff_valid))
		)
		(_use (_ent . conv_input_buffer)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst OUTPUT_BUFFER 0 287(_comp conv_output_buffer)
		(_port
			((din)(outbuff_din(_range 40)))
			((prog_empty_thresh)(outbuff_prog_empty_thresh))
			((prog_full_thresh)(outbuff_prog_full_thresh))
			((rd_clk)(i_master_clk))
			((rd_en)(outbuff_rd_en))
			((rst)(i_ext_reset_n))
			((wr_clk)(i_master_clk))
			((wr_en)(outbuff_wr_en))
			((almost_empty)(outbuff_almost_empty))
			((almost_full)(outbuff_almost_full))
			((dout)(outbuff_dout(_range 41)))
			((empty)(outbuff_empty))
			((full)(outbuff_full))
			((prog_empty)(outbuff_prog_empty))
			((prog_full)(outbuff_prog_full))
			((valid)(NET861))
		)
		(_use (_ent . conv_output_buffer)
			(_port
				((rst)(rst))
				((wr_clk)(wr_clk))
				((rd_clk)(rd_clk))
				((din)(din))
				((wr_en)(wr_en))
				((rd_en)(rd_en))
				((prog_empty_thresh)(prog_empty_thresh))
				((prog_full_thresh)(prog_full_thresh))
				((dout)(dout))
				((full)(full))
				((almost_full)(almost_full))
				((empty)(empty))
				((almost_empty)(almost_empty))
				((valid)(valid))
				((prog_full)(prog_full))
				((prog_empty)(prog_empty))
			)
		)
	)
	(_inst RELU 0 307(_comp relu_unit)
		(_gen
			((g_conv_width)(_code 42))
			((g_relu_width)(_code 43))
		)
		(_port
			((i_clk)(i_master_clk))
			((i_conv_out)(BUS575(d_7_0)))
			((i_fifo_almost_full)(outbuff_almost_full))
			((i_fifo_full)(outbuff_full))
			((i_fifo_prog_full)(outbuff_prog_full))
			((i_reset_n)(i_ext_reset_n))
			((o_fifo_prog_full_thresh)(outbuff_prog_full_thresh))
			((o_relu_out)(outbuff_din(_range 44)))
			((o_wr_en)(outbuff_wr_en))
		)
		(_use (_ent . relu_unit)
			(_gen
				((g_conv_width)(_code 45))
				((g_relu_width)(_code 46))
			)
			(_port
				((i_clk)(i_clk))
				((i_reset_n)(i_reset_n))
				((i_conv_out)(i_conv_out))
				((i_fifo_full)(i_fifo_full))
				((i_fifo_almost_full)(i_fifo_almost_full))
				((i_fifo_prog_full)(i_fifo_prog_full))
				((o_relu_out)(o_relu_out))
				((o_wr_en)(o_wr_en))
				((o_fifo_prog_full_thresh)(o_fifo_prog_full_thresh))
			)
		)
	)
	(_inst ROUTER 0 324(_comp Convolution_Controller)
		(_gen
			((g_axi_bus_width)(_code 47))
			((g_relu_width)(_code 48))
			((g_data_width)(_code 49))
		)
		(_port
			((i_control_reg)(i_control_reg(_range 50)))
			((i_conv_params_reg)(i_conv_params_reg(_range 51)))
			((i_conv_relu_output)(outbuff_dout(_range 52)))
			((i_ext_reset_n)(i_ext_reset_n))
			((i_filter_weights_addr_reg)(i_filter_weights_addr_reg(_range 53)))
			((i_inbuff_almost_empty)(inbuff_almost_empty))
			((i_inbuff_almost_full)(inbuff_almost_full))
			((i_inbuff_empty)(inbuff_prog_empty))
			((i_inbuff_full)(inbuff_full))
			((i_inbuff_prog_empty)(inbuff_empty))
			((i_inbuff_prog_full)(inbuff_prog_full))
			((i_input_data_addr_reg)(i_input_data_addr_reg(_range 54)))
			((i_input_image_params_reg)(i_input_image_params_reg(_range 55)))
			((i_master_clk)(i_master_clk))
			((i_outbuff_almost_empty)(outbuff_almost_empty))
			((i_outbuff_almost_full)(outbuff_almost_full))
			((i_outbuff_empty)(outbuff_empty))
			((i_outbuff_full)(outbuff_full))
			((i_outbuff_prog_empty)(outbuff_prog_empty))
			((i_outbuff_prog_full)(outbuff_prog_full))
			((i_outbuff_valid)(NET861))
			((i_output_data_addr_reg)(i_output_data_addr_reg(_range 56)))
			((i_output_image_params_reg)(i_output_image_params_reg(_range 57)))
			((i_slave_clk)(i_slave_clk))
			((i_status_reg)(i_status_reg(_range 58)))
			((o_control_reg)(o_control_reg(_range 59)))
			((o_conv_params_reg)(o_conv_params_reg(_range 60)))
			((o_filter_weights_addr_reg)(o_filter_weights_addr_reg(_range 61)))
			((o_image_data)(inbuff_din(_range 62)))
			((o_inbuff_prog_full_thresh)(inbuff_prog_full_thresh))
			((o_inbuff_wr_en)(inbuff_wr_en))
			((o_input_data_addr_reg)(o_input_data_addr_reg(_range 63)))
			((o_input_image_params_reg)(o_input_image_params_reg(_range 64)))
			((o_outbuff_prog_empty_thresh)(outbuff_prog_empty_thresh))
			((o_outbuff_rd_en)(outbuff_rd_en))
			((o_output_data_addr_reg)(o_output_data_addr_reg(_range 65)))
			((o_output_image_params_reg)(o_output_image_params_reg(_range 66)))
			((o_status_reg)(o_status_reg(_range 67)))
		)
		(_use (_ent . Convolution_Controller)
			(_gen
				((g_axi_bus_width)(_code 68))
				((g_relu_width)(_code 69))
				((g_data_width)(_code 70))
			)
			(_port
				((i_slave_clk)(i_slave_clk))
				((i_master_clk)(i_master_clk))
				((i_ext_reset_n)(i_ext_reset_n))
				((i_control_reg)(i_control_reg))
				((i_status_reg)(i_status_reg))
				((i_input_data_addr_reg)(i_input_data_addr_reg))
				((i_output_data_addr_reg)(i_output_data_addr_reg))
				((i_filter_weights_addr_reg)(i_filter_weights_addr_reg))
				((i_input_image_params_reg)(i_input_image_params_reg))
				((i_output_image_params_reg)(i_output_image_params_reg))
				((i_conv_params_reg)(i_conv_params_reg))
				((o_control_reg)(o_control_reg))
				((o_status_reg)(o_status_reg))
				((o_input_data_addr_reg)(o_input_data_addr_reg))
				((o_output_data_addr_reg)(o_output_data_addr_reg))
				((o_filter_weights_addr_reg)(o_filter_weights_addr_reg))
				((o_input_image_params_reg)(o_input_image_params_reg))
				((o_output_image_params_reg)(o_output_image_params_reg))
				((o_conv_params_reg)(o_conv_params_reg))
				((i_inbuff_full)(i_inbuff_full))
				((i_inbuff_almost_full)(i_inbuff_almost_full))
				((i_inbuff_prog_full)(i_inbuff_prog_full))
				((i_inbuff_empty)(i_inbuff_empty))
				((i_inbuff_almost_empty)(i_inbuff_almost_empty))
				((i_inbuff_prog_empty)(i_inbuff_prog_empty))
				((i_conv_relu_output)(i_conv_relu_output))
				((i_outbuff_valid)(i_outbuff_valid))
				((i_outbuff_empty)(i_outbuff_empty))
				((i_outbuff_almost_empty)(i_outbuff_almost_empty))
				((i_outbuff_prog_empty)(i_outbuff_prog_empty))
				((i_outbuff_full)(i_outbuff_full))
				((i_outbuff_almost_full)(i_outbuff_almost_full))
				((i_outbuff_prog_full)(i_outbuff_prog_full))
				((o_image_data)(o_image_data))
				((o_inbuff_wr_en)(o_inbuff_wr_en))
				((o_inbuff_prog_full_thresh)(o_inbuff_prog_full_thresh))
				((o_outbuff_rd_en)(o_outbuff_rd_en))
				((o_outbuff_prog_empty_thresh)(o_outbuff_prog_empty_thresh))
				((o_relu_en)(o_relu_en))
				((o_enable)(o_enable))
				((o_input_image_height)(o_input_image_height))
				((o_input_image_width)(o_input_image_width))
				((o_output_image_height)(o_output_image_height))
				((o_output_image_width)(o_output_image_width))
				((o_weight_filter_size)(o_weight_filter_size))
				((o_number_of_filters)(o_number_of_filters))
				((o_stride)(o_stride))
				((o_pad)(o_pad))
			)
		)
	)
	(_object
		(_gen (_int g_axi_bus_width -1 0 31 \16\ (_ent gms((i 16)))))
		(_gen (_int g_data_width -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen (_int g_red_bits -1 0 33 \4\ (_ent((i 4)))))
		(_gen (_int g_green_bits -1 0 34 \4\ (_ent((i 4)))))
		(_gen (_int g_blue_bits -1 0 35 \4\ (_ent((i 4)))))
		(_gen (_int g_weight_width -1 0 36 \16\ (_ent((i 16)))))
		(_gen (_int g_multiplier_width -1 0 37 \16\ (_ent((i 16)))))
		(_gen (_int g_product_width -1 0 38 \32\ (_ent((i 32)))))
		(_gen (_int g_conv_width -1 0 39 \16\ (_ent((i 16)))))
		(_gen (_int g_relu_width -1 0 40 \16\ (_ent((i 16)))))
		(_port (_int i_ext_reset_n -2 0 43(_ent(_in))))
		(_port (_int i_master_clk -2 0 44(_ent(_in))))
		(_port (_int i_slave_clk -2 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~12 0 46(_array -2 ((_dto c 71 i 0)))))
		(_port (_int i_control_reg 0 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~122 0 47(_array -2 ((_dto c 72 i 0)))))
		(_port (_int i_conv_params_reg 1 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~124 0 48(_array -2 ((_dto c 73 i 0)))))
		(_port (_int i_filter_weights_addr_reg 2 0 48(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~126 0 49(_array -2 ((_dto c 74 i 0)))))
		(_port (_int i_input_data_addr_reg 3 0 49(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~128 0 50(_array -2 ((_dto c 75 i 0)))))
		(_port (_int i_input_image_params_reg 4 0 50(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1210 0 51(_array -2 ((_dto c 76 i 0)))))
		(_port (_int i_output_data_addr_reg 5 0 51(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1212 0 52(_array -2 ((_dto c 77 i 0)))))
		(_port (_int i_output_image_params_reg 6 0 52(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1214 0 53(_array -2 ((_dto c 78 i 0)))))
		(_port (_int i_status_reg 7 0 53(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1216 0 54(_array -2 ((_dto c 79 i 0)))))
		(_port (_int o_control_reg 8 0 54(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1218 0 55(_array -2 ((_dto c 80 i 0)))))
		(_port (_int o_conv_params_reg 9 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1220 0 56(_array -2 ((_dto c 81 i 0)))))
		(_port (_int o_filter_weights_addr_reg 10 0 56(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1222 0 57(_array -2 ((_dto c 82 i 0)))))
		(_port (_int o_input_data_addr_reg 11 0 57(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1224 0 58(_array -2 ((_dto c 83 i 0)))))
		(_port (_int o_input_image_params_reg 12 0 58(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1226 0 59(_array -2 ((_dto c 84 i 0)))))
		(_port (_int o_output_data_addr_reg 13 0 59(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1228 0 60(_array -2 ((_dto c 85 i 0)))))
		(_port (_int o_output_image_params_reg 14 0 60(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{g_axi_bus_width-1~downto~0}~1230 0 61(_array -2 ((_dto c 86 i 0)))))
		(_port (_int o_status_reg 15 0 61(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 71(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 72(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 91(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 92(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 123(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~138 0 129(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 145(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1336 0 187(_array -2 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 190(_array -2 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 193(_array -2 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 200(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int inbuff_almost_empty -2 0 210(_arch(_uni))))
		(_sig (_int inbuff_almost_full -2 0 211(_arch(_uni))))
		(_sig (_int inbuff_empty -2 0 212(_arch(_uni))))
		(_sig (_int inbuff_full -2 0 213(_arch(_uni))))
		(_sig (_int inbuff_prog_empty -2 0 214(_arch(_uni))))
		(_sig (_int inbuff_prog_full -2 0 215(_arch(_uni))))
		(_sig (_int inbuff_rd_en -2 0 216(_arch(_uni))))
		(_sig (_int inbuff_valid -2 0 217(_arch(_uni))))
		(_sig (_int inbuff_wr_en -2 0 218(_arch(_uni))))
		(_sig (_int NET1194 -2 0 219(_arch(_uni))))
		(_sig (_int NET861 -2 0 220(_arch(_uni))))
		(_sig (_int outbuff_almost_empty -2 0 221(_arch(_uni))))
		(_sig (_int outbuff_almost_full -2 0 222(_arch(_uni))))
		(_sig (_int outbuff_empty -2 0 223(_arch(_uni))))
		(_sig (_int outbuff_full -2 0 224(_arch(_uni))))
		(_sig (_int outbuff_prog_empty -2 0 225(_arch(_uni))))
		(_sig (_int outbuff_prog_full -2 0 226(_arch(_uni))))
		(_sig (_int outbuff_rd_en -2 0 227(_arch(_uni))))
		(_sig (_int outbuff_wr_en -2 0 228(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1350 0 229(_array -2 ((_dto i 7 i 0)))))
		(_sig (_int BUS575 27 0 229(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{g_data_width-1~downto~0}~1352 0 230(_array -2 ((_dto c 87 i 0)))))
		(_sig (_int inbuff_din 28 0 230(_arch(_uni))))
		(_sig (_int inbuff_dout 28 0 231(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1354 0 232(_array -2 ((_dto i 9 i 0)))))
		(_sig (_int inbuff_prog_empty_thresh 29 0 232(_arch(_uni))))
		(_sig (_int inbuff_prog_full_thresh 29 0 233(_arch(_uni))))
		(_sig (_int outbuff_din 28 0 234(_arch(_uni))))
		(_sig (_int outbuff_dout 28 0 235(_arch(_uni))))
		(_sig (_int outbuff_prog_empty_thresh 29 0 236(_arch(_uni))))
		(_sig (_int outbuff_prog_full_thresh 29 0 237(_arch(_uni))))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . arch 88 -1)
)
