vendor_name = ModelSim
source_file = 1, C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/handshake/handshake.sv
source_file = 1, C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/Test.sv
source_file = 1, C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/SPregister_tb.sv
source_file = 1, C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/SPregister.sv
source_file = 1, C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/proyectoGrupal_tb.v
source_file = 1, C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/proyectoGrupal.sv
source_file = 1, C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/flipflop_tb.sv
source_file = 1, C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/flipflop.sv
source_file = 1, C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/recievesend.sv
source_file = 1, C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/recievesend_tb.sv
source_file = 1, C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/Verilog_files/handshake_tb.sv
source_file = 1, C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/.gitignore
source_file = 1, C:/Users/aleji/Desktop/ProyArqui/auriza_compu_archi_found_2G1_2023/SPI_FPGA/db/test.cbx.xml
design_name = recievesend
instance = comp, \MISO~output , MISO~output, recievesend, 1
instance = comp, \lds[0]~output , lds[0]~output, recievesend, 1
instance = comp, \lds[1]~output , lds[1]~output, recievesend, 1
instance = comp, \lds[2]~output , lds[2]~output, recievesend, 1
instance = comp, \lds[3]~output , lds[3]~output, recievesend, 1
instance = comp, \start~output , start~output, recievesend, 1
instance = comp, \clk~input , clk~input, recievesend, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, recievesend, 1
instance = comp, \MOSI~input , MOSI~input, recievesend, 1
instance = comp, \cs~input , cs~input, recievesend, 1
instance = comp, \ff|Q , ff|Q, recievesend, 1
instance = comp, \regist|ff1|Q , regist|ff1|Q, recievesend, 1
instance = comp, \regist|ff2|Q~feeder , regist|ff2|Q~feeder, recievesend, 1
instance = comp, \regist|ff2|Q~DUPLICATE , regist|ff2|Q~DUPLICATE, recievesend, 1
instance = comp, \regist|ff2|Q , regist|ff2|Q, recievesend, 1
instance = comp, \regist|ff3|Q~feeder , regist|ff3|Q~feeder, recievesend, 1
instance = comp, \regist|ff3|Q~DUPLICATE , regist|ff3|Q~DUPLICATE, recievesend, 1
instance = comp, \regist|ff3|Q , regist|ff3|Q, recievesend, 1
instance = comp, \regist|ff4|Q~feeder , regist|ff4|Q~feeder, recievesend, 1
instance = comp, \regist|ff4|Q , regist|ff4|Q, recievesend, 1
instance = comp, \rst~input , rst~input, recievesend, 1
instance = comp, \rdy~input , rdy~input, recievesend, 1
instance = comp, \hs|start~0 , hs|start~0, recievesend, 1
instance = comp, \hs|start , hs|start, recievesend, 1
instance = comp, \dn~input , dn~input, recievesend, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, recievesend, 1
