{"Source Block": ["verilog-ethernet/rtl/ptp_perout.v@113:123@HdlIdDef", "reg [15:0] ts_96_fns_inc_reg = 0, ts_96_fns_inc_next;\nreg [30:0] ts_96_ns_ovf_reg = 0, ts_96_ns_ovf_next;\nreg [15:0] ts_96_fns_ovf_reg = 0, ts_96_fns_ovf_next;\n\nreg locked_reg = 1'b0, locked_next;\nreg error_reg = 1'b0;\nreg level_reg = 1'b0, level_next;\nreg output_reg = 1'b0, output_next;\n\nassign locked = locked_reg;\nassign error = error_reg;\n"], "Clone Blocks": [["verilog-ethernet/rtl/ptp_perout.v@112:122", "reg [29:0] ts_96_ns_inc_reg = 0, ts_96_ns_inc_next;\nreg [15:0] ts_96_fns_inc_reg = 0, ts_96_fns_inc_next;\nreg [30:0] ts_96_ns_ovf_reg = 0, ts_96_ns_ovf_next;\nreg [15:0] ts_96_fns_ovf_reg = 0, ts_96_fns_ovf_next;\n\nreg locked_reg = 1'b0, locked_next;\nreg error_reg = 1'b0;\nreg level_reg = 1'b0, level_next;\nreg output_reg = 1'b0, output_next;\n\nassign locked = locked_reg;\n"], ["verilog-ethernet/rtl/ptp_perout.v@112:122", "reg [29:0] ts_96_ns_inc_reg = 0, ts_96_ns_inc_next;\nreg [15:0] ts_96_fns_inc_reg = 0, ts_96_fns_inc_next;\nreg [30:0] ts_96_ns_ovf_reg = 0, ts_96_ns_ovf_next;\nreg [15:0] ts_96_fns_ovf_reg = 0, ts_96_fns_ovf_next;\n\nreg locked_reg = 1'b0, locked_next;\nreg error_reg = 1'b0;\nreg level_reg = 1'b0, level_next;\nreg output_reg = 1'b0, output_next;\n\nassign locked = locked_reg;\n"], ["verilog-ethernet/rtl/ptp_perout.v@110:120", "reg [15:0] width_fns_reg = OUT_WIDTH_FNS;\n\nreg [29:0] ts_96_ns_inc_reg = 0, ts_96_ns_inc_next;\nreg [15:0] ts_96_fns_inc_reg = 0, ts_96_fns_inc_next;\nreg [30:0] ts_96_ns_ovf_reg = 0, ts_96_ns_ovf_next;\nreg [15:0] ts_96_fns_ovf_reg = 0, ts_96_fns_ovf_next;\n\nreg locked_reg = 1'b0, locked_next;\nreg error_reg = 1'b0;\nreg level_reg = 1'b0, level_next;\nreg output_reg = 1'b0, output_next;\n"], ["verilog-ethernet/rtl/ptp_perout.v@109:119", "reg [30:0] width_ns_reg = OUT_WIDTH_NS;\nreg [15:0] width_fns_reg = OUT_WIDTH_FNS;\n\nreg [29:0] ts_96_ns_inc_reg = 0, ts_96_ns_inc_next;\nreg [15:0] ts_96_fns_inc_reg = 0, ts_96_fns_inc_next;\nreg [30:0] ts_96_ns_ovf_reg = 0, ts_96_ns_ovf_next;\nreg [15:0] ts_96_fns_ovf_reg = 0, ts_96_fns_ovf_next;\n\nreg locked_reg = 1'b0, locked_next;\nreg error_reg = 1'b0;\nreg level_reg = 1'b0, level_next;\n"], ["verilog-ethernet/rtl/ptp_perout.v@109:119", "reg [30:0] width_ns_reg = OUT_WIDTH_NS;\nreg [15:0] width_fns_reg = OUT_WIDTH_FNS;\n\nreg [29:0] ts_96_ns_inc_reg = 0, ts_96_ns_inc_next;\nreg [15:0] ts_96_fns_inc_reg = 0, ts_96_fns_inc_next;\nreg [30:0] ts_96_ns_ovf_reg = 0, ts_96_ns_ovf_next;\nreg [15:0] ts_96_fns_ovf_reg = 0, ts_96_fns_ovf_next;\n\nreg locked_reg = 1'b0, locked_next;\nreg error_reg = 1'b0;\nreg level_reg = 1'b0, level_next;\n"], ["verilog-ethernet/rtl/ptp_perout.v@110:120", "reg [15:0] width_fns_reg = OUT_WIDTH_FNS;\n\nreg [29:0] ts_96_ns_inc_reg = 0, ts_96_ns_inc_next;\nreg [15:0] ts_96_fns_inc_reg = 0, ts_96_fns_inc_next;\nreg [30:0] ts_96_ns_ovf_reg = 0, ts_96_ns_ovf_next;\nreg [15:0] ts_96_fns_ovf_reg = 0, ts_96_fns_ovf_next;\n\nreg locked_reg = 1'b0, locked_next;\nreg error_reg = 1'b0;\nreg level_reg = 1'b0, level_next;\nreg output_reg = 1'b0, output_next;\n"], ["verilog-ethernet/rtl/ptp_perout.v@114:124", "reg [30:0] ts_96_ns_ovf_reg = 0, ts_96_ns_ovf_next;\nreg [15:0] ts_96_fns_ovf_reg = 0, ts_96_fns_ovf_next;\n\nreg locked_reg = 1'b0, locked_next;\nreg error_reg = 1'b0;\nreg level_reg = 1'b0, level_next;\nreg output_reg = 1'b0, output_next;\n\nassign locked = locked_reg;\nassign error = error_reg;\nassign output_pulse = output_reg;\n"], ["verilog-ethernet/rtl/ptp_perout.v@114:124", "reg [30:0] ts_96_ns_ovf_reg = 0, ts_96_ns_ovf_next;\nreg [15:0] ts_96_fns_ovf_reg = 0, ts_96_fns_ovf_next;\n\nreg locked_reg = 1'b0, locked_next;\nreg error_reg = 1'b0;\nreg level_reg = 1'b0, level_next;\nreg output_reg = 1'b0, output_next;\n\nassign locked = locked_reg;\nassign error = error_reg;\nassign output_pulse = output_reg;\n"]], "Diff Content": {"Delete": [[118, "reg error_reg = 1'b0;\n"]], "Add": [[118, "reg error_reg = 1'b0, error_next;\n"]]}}