// Seed: 1394072736
module module_0 (
    input wire id_0,
    output logic id_1,
    output wor id_2,
    input uwire id_3,
    input supply1 id_4
);
  initial begin : LABEL_0
    $signed(17);
    ;
    id_1 <= id_3;
  end
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd70
) (
    output wor _id_0,
    input supply1 id_1,
    input wire id_2,
    output wor id_3,
    output supply0 id_4,
    output supply0 id_5,
    output logic id_6,
    input tri0 id_7,
    input uwire id_8,
    output wand id_9,
    output tri1 id_10,
    input supply0 id_11
    , id_14,
    output tri0 id_12
);
  assign {id_7, id_1} = 1;
  generate
    for (id_15 = (id_14); -1; id_6 = id_1) begin : LABEL_0
      logic [1 : id_0] id_16;
      ;
    end
  endgenerate
  module_0 modCall_1 (
      id_8,
      id_6,
      id_5,
      id_7,
      id_8
  );
endmodule
