Info: Generated by version: 24.3.1 build 102
Info: Starting: Create simulation model
Info: qsys-generate C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_async_clk_source.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_async_clk_source --family="Agilex 5" --part=A5ED065BB32AE6SR0
Info: ed_sim_async_clk_source.altera_avalon_clock_source_inst: Elaborate: altera_clock_source
Info: ed_sim_async_clk_source.altera_avalon_clock_source_inst:            $Revision: #1 $
Info: ed_sim_async_clk_source.altera_avalon_clock_source_inst:            $Date: 2024/10/24 $
Info: ed_sim_async_clk_source: "Transforming system: ed_sim_async_clk_source"
Info: ed_sim_async_clk_source: "Naming system components in system: ed_sim_async_clk_source"
Info: ed_sim_async_clk_source: "Processing generation queue"
Info: ed_sim_async_clk_source: "Generating: ed_sim_async_clk_source"
Info: ed_sim_async_clk_source: "Generating: altera_avalon_clock_source"
Info: ed_sim_async_clk_source: Done "ed_sim_async_clk_source" with 2 modules, 3 files
Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_async_clk_source/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_async_clk_source/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_async_clk_source/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_async_clk_source.ip --output-directory=C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_async_clk_source/sim/ --use-relative-paths=true
Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_async_clk_source/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: 	mentor/run_msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_async_clk_source/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: 	aldec/run_rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_async_clk_source/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
