Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto b67c3117392541f4808a4a38bf12dfb5 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot c_fz_func_impl xil_defaultlib.c_fz xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.div
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.c
Compiling module xil_defaultlib.c_fz
Compiling module xil_defaultlib.glbl
Built simulation snapshot c_fz_func_impl
