<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rcal_dbg_regs</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rcal_dbg_regs'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rcal_dbg_regs')">rcal_dbg_regs</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.75</td>
<td class="s7 cl rt"><a href="mod1464.html#Line" > 77.14</a></td>
<td class="s5 cl rt"><a href="mod1464.html#Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1464.html#Toggle" > 18.95</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1464.html#Branch" > 64.91</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/design/soc_fpga_intf/config_controller/rcal_debug/rcal_dbg_regs.sv')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/design/soc_fpga_intf/config_controller/rcal_debug/rcal_dbg_regs.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1464.html#inst_tag_79281"  onclick="showContent('inst_tag_79281')">gemini_tb.DUT.soc_ss_inst.soc_fpga_intf_u.config_controller_u.rcal_debug_u.rcal_dbg_regs_u</a></td>
<td class="s5 cl rt"> 52.75</td>
<td class="s7 cl rt"><a href="mod1464.html#Line" > 77.14</a></td>
<td class="s5 cl rt"><a href="mod1464.html#Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1464.html#Toggle" > 18.95</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1464.html#Branch" > 64.91</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rcal_dbg_regs'>
<hr>
<a name="inst_tag_79281"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy53.html#tag_urg_inst_79281" >gemini_tb.DUT.soc_ss_inst.soc_fpga_intf_u.config_controller_u.rcal_debug_u.rcal_dbg_regs_u</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.75</td>
<td class="s7 cl rt"><a href="mod1464.html#Line" > 77.14</a></td>
<td class="s5 cl rt"><a href="mod1464.html#Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1464.html#Toggle" > 18.95</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1464.html#Branch" > 64.91</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.75</td>
<td class="s7 cl rt"> 77.14</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 18.95</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.91</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 46.53</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 39.58</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1778.html#inst_tag_96265" >rcal_debug_u</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rcal_dbg_regs'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1464.html" >rcal_dbg_regs</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>70</td><td>54</td><td>77.14</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>93</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>104</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>143</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>147</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>151</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>155</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>159</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>167</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>175</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>211</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>245</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>249</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>282</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>286</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
92                      always @(posedge clk or negedge rst_n)
93         2/2              if (!rst_n)       rg_rdat_mux_d &lt;= 32'h0;
94         <font color = "red">1/2     ==>      else if (|rreq_i) rg_rdat_mux_d &lt;= rg_rdat_mux;  </font>
                        MISSING_ELSE
95                      
96                      assign rdat_o = rg_rdat_mux_d;
97                      
98                      always @ (posedge clk, negedge rst_n)
99         2/2              if (!rst_n) rack_o &lt;= 1'b0;
100        1/1              else        rack_o &lt;= |rreq_i;
101                     
102                     
103                     always @ (posedge clk, negedge rst_n)
104        2/2              if (!rst_n) wack_o &lt;= 1'b0;
105        1/1              else        wack_o &lt;= |wreq_i;
106                     
107                     assign rerr_o = 1'h0;
108                     assign werr_o = 1'h0; //RO registers
109                     
110                     
111                     
112                     //*****************************************************************************
113                     //              Register rcal_cfg
114                     //              offset 0x0  
115                     //  Location    Attribute   Field Name
116                     //
117                     //  [31:20]     Rsvd  
118                     //  [23:20]     R/W	    rcal_div
119                     //  [19:18]     R/W	    bank
120                     //  [17]        R/W         spare0
121                     //  [16]        R/W         spare
122                     //  [15:13]     R/W	    gpio_en
123                     //  [12:10]     R/W         ovrd_mode
124                     //  [9:4]       R/W	    cgen_reg         
125                     //  [3:1]       R/W         rst_reg
126                     //  [0]         R/W         rcal_dbg_en
127                     //*****************************************************************************
128                     
129                     assign rg_cfg_status = {
130                                            8'h0,
131                                            rcal_div,
132                                            bank,
133                     		       spare0,
134                     		       spare,
135                     		       gpio_en,
136                     		       ovrd_mode,
137                     		       cgen_reg,         
138                     		       rst_reg,
139                     		       rcal_dbg_en
140                                            }; 
141                     
142                     always @(posedge clk or negedge rst_n)
143        2/2              if (!rst_n)                               rcal_div &lt;= 'h0;
144        <font color = "red">1/2     ==>      else if (rg_cfg_status_wreq &amp; wstr_b[23]) rcal_div &lt;= wdat_i[23:20];   </font>
                        MISSING_ELSE
145                     
146                     always @(posedge clk or negedge rst_n)
147        2/2              if (!rst_n)                               bank &lt;= 'h0;
148        <font color = "red">1/2     ==>      else if (rg_cfg_status_wreq &amp; wstr_b[19]) bank &lt;= wdat_i[19:18];                       </font>
                        MISSING_ELSE
149                     
150                     always @(posedge clk or negedge rst_n)
151        2/2              if (!rst_n)                               spare0  &lt;= 'h0;
152        <font color = "red">1/2     ==>      else if (rg_cfg_status_wreq &amp; wstr_b[17]) spare0  &lt;= wdat_i[17];</font>
                        MISSING_ELSE
153                     
154                     always @(posedge clk or negedge rst_n)
155        2/2              if (!rst_n)                               spare  &lt;= 'h0;
156        <font color = "red">1/2     ==>      else if (rg_cfg_status_wreq &amp; wstr_b[16]) spare  &lt;= wdat_i[16];</font>
                        MISSING_ELSE
157                     
158                     always @(posedge clk or negedge rst_n)
159        2/2              if (!rst_n)                               gpio_en  &lt;= 'h0;
160        <font color = "red">1/2     ==>      else if (rg_cfg_status_wreq &amp; wstr_b[15]) gpio_en  &lt;= wdat_i[15:13];</font>
                        MISSING_ELSE
161                     
162                     always @(posedge clk or negedge rst_n)
163        2/2              if (!rst_n)                               ovrd_mode  &lt;= 'h0;
164        <font color = "red">1/2     ==>      else if (rg_cfg_status_wreq &amp; wstr_b[12]) ovrd_mode  &lt;= wdat_i[12:10];</font>
                        MISSING_ELSE
165                     
166                     always @(posedge clk or negedge rst_n)
167        2/2              if (!rst_n)                               cgen_reg  &lt;= 'h0;
168        <font color = "red">1/2     ==>      else if (rg_cfg_status_wreq &amp; wstr_b[9])  cgen_reg  &lt;= wdat_i[9:4];</font>
                        MISSING_ELSE
169                     
170                     always @(posedge clk or negedge rst_n)
171        2/2              if (!rst_n)                               rst_reg  &lt;= 'h0;
172        <font color = "red">1/2     ==>      else if (rg_cfg_status_wreq &amp; wstr_b[3])  rst_reg  &lt;= wdat_i[3:1];</font>
                        MISSING_ELSE
173                     
174                     always @(posedge clk or negedge rst_n)
175        2/2              if (!rst_n)                               rcal_dbg_en  &lt;= 'h0;
176        <font color = "red">1/2     ==>      else if (rg_cfg_status_wreq &amp; wstr_b[0])  rcal_dbg_en  &lt;= wdat_i[0];</font>
                        MISSING_ELSE
177                     
178                     //*****************************************************************************
179                     //              Register aicx_bank_0
180                     //              offset 0x0  
181                     //  Location    Attribute   Field Name
182                     //
183                     //  [31:28]     Rsvd       
184                     //  [27:21]     R/W        aicnx_ovrd_0
185                     //  [20:14]     R/W        aicpx_ovrd_0
186                     //  [13:7]      R/O        aicnx_0
187                     //  [6:0]       R/O        aicpx_0
188                     //*****************************************************************************
189                     
190                     assign rcal_dbg_hp0 = {
191                                            4'h0,
192                                            aicnx_ovrd_0,
193                                            aicpx_ovrd_0,
194                                            aicnx_0,
195                                            aicpx_0
196                                            }; 
197                     
198                     //always @(posedge clk or negedge rst_n)
199                     //    if (!rst_n)                                aicpx_0  &lt;= 'h0;
200                     //    else if (rcal_dbg_hp0_wreq &amp; wstr_b[6])    aicpx_0  &lt;= wdat_i[6:0];
201                     //
202                     //always @(posedge clk or negedge rst_n)
203                     //    if (!rst_n)                                aicnx_0  &lt;= 'h0;
204                     //    else if (rcal_dbg_hp0_wreq &amp; wstr_b[13])   aicnx_0  &lt;= wdat_i[13:7];
205                     
206                     always @(posedge clk or negedge rst_n)
207        2/2              if (!rst_n)                                aicpx_ovrd_0  &lt;= 'h0;
208        <font color = "red">1/2     ==>      else if (rcal_dbg_hp0_wreq &amp; wstr_b[20])   aicpx_ovrd_0  &lt;= wdat_i[20:14];</font>
                        MISSING_ELSE
209                     
210                     always @(posedge clk or negedge rst_n)
211        2/2              if (!rst_n)                                aicnx_ovrd_0  &lt;= 'h0;
212        <font color = "red">1/2     ==>      else if (rcal_dbg_hp0_wreq &amp; wstr_b[27])   aicnx_ovrd_0  &lt;= wdat_i[27:21];</font>
                        MISSING_ELSE
213                     
214                     
215                     
216                     //*****************************************************************************
217                     //              Register aicx_bank_1
218                     //              offset 0x0  
219                     //  Location    Attribute   Field Name
220                     //
221                     //  [31:28]     Rsvd       
222                     //  [27:21]     R/W        aicnx_ovrd_1
223                     //  [20:14]     R/W        aicpx_ovrd_1
224                     //  [13:7]      R/O        aicnx_1
225                     //  [6:0]       R/O        aicpx_1
226                     //*****************************************************************************
227                     
228                     assign rcal_dbg_hp1 = {
229                                            4'h0,
230                                            aicnx_ovrd_1,
231                                            aicpx_ovrd_1,
232                                            aicnx_1,
233                                            aicpx_1
234                                            }; 
235                     
236                     //always @(posedge clk or negedge rst_n)
237                     //    if (!rst_n)                                aicpx_1  &lt;= 'h0;
238                     //    else if (rcal_dbg_hp1_wreq &amp; wstr_b[6])    aicpx_1  &lt;= wdat_i[6:0];
239                     //
240                     //always @(posedge clk or negedge rst_n)
241                     //    if (!rst_n)                                aicnx_1  &lt;= 'h0;
242                     //    else if (rcal_dbg_hp1_wreq &amp; wstr_b[13])   aicnx_1  &lt;= wdat_i[13:7];
243                     
244                     always @(posedge clk or negedge rst_n)
245        2/2              if (!rst_n)                                aicpx_ovrd_1  &lt;= 'h0;
246        <font color = "red">1/2     ==>      else if (rcal_dbg_hp1_wreq &amp; wstr_b[20])   aicpx_ovrd_1  &lt;= wdat_i[20:14];</font>
                        MISSING_ELSE
247                     
248                     always @(posedge clk or negedge rst_n)
249        2/2              if (!rst_n)                                aicnx_ovrd_1  &lt;= 'h0;
250        <font color = "red">1/2     ==>      else if (rcal_dbg_hp1_wreq &amp; wstr_b[27])   aicnx_ovrd_1  &lt;= wdat_i[27:21];</font>
                        MISSING_ELSE
251                     
252                     
253                     //*****************************************************************************
254                     //              Register aicx_bank_2
255                     //              offset 0x0  
256                     //  Location    Attribute   Field Name
257                     //
258                     //  [31:28]     Rsvd       
259                     //  [27:21]     R/W        aicnx_ovrd_2
260                     //  [20:14]     R/W        aicpx_ovrd_2
261                     //  [13:7]      R/O        aicnx_2
262                     //  [6:0]       R/O        aicpx_2
263                     //*****************************************************************************
264                     
265                     assign rcal_dbg_hp2 = {
266                                            4'h0,
267                                            aicnx_ovrd_2,
268                                            aicpx_ovrd_2,
269                                            aicnx_2,
270                                            aicpx_2
271                                            }; 
272                     
273                     //always @(posedge clk or negedge rst_n)
274                     //    if (!rst_n)                                aicpx_2  &lt;= 'h0;
275                     //    else if (rcal_dbg_hp2_wreq &amp; wstr_b[6])    aicpx_2  &lt;= wdat_i[6:0];
276                     //
277                     //always @(posedge clk or negedge rst_n)
278                     //    if (!rst_n)                                aicnx_2  &lt;= 'h0;
279                     //    else if (rcal_dbg_hp2_wreq &amp; wstr_b[13])   aicnx_2  &lt;= wdat_i[13:7];
280                     
281                     always @(posedge clk or negedge rst_n)
282        2/2              if (!rst_n)                                aicpx_ovrd_2  &lt;= 'h0;
283        <font color = "red">1/2     ==>      else if (rcal_dbg_hp2_wreq &amp; wstr_b[20])   aicpx_ovrd_2  &lt;= wdat_i[20:14];</font>
                        MISSING_ELSE
284                     
285                     always @(posedge clk or negedge rst_n)
286        2/2              if (!rst_n)                                aicnx_ovrd_2  &lt;= 'h0;
287        <font color = "red">1/2     ==>      else if (rcal_dbg_hp2_wreq &amp; wstr_b[27])   aicnx_ovrd_2  &lt;= wdat_i[27:21];</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1464.html" >rcal_dbg_regs</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 EXPRESSION 
 Number  Term
      1  rg_cfg_status_rreq ? rg_cfg_status : (rcal_dbg_hp0_rreq ? rcal_dbg_hp0 : (rcal_dbg_hp1_rreq ? rcal_dbg_hp1 : (rcal_dbg_hp2_rreq ? rcal_dbg_hp2 : 32'b0))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (rcal_dbg_hp0_rreq ? rcal_dbg_hp0 : (rcal_dbg_hp1_rreq ? rcal_dbg_hp1 : (rcal_dbg_hp2_rreq ? rcal_dbg_hp2 : 32'b0)))
                 --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (rcal_dbg_hp1_rreq ? rcal_dbg_hp1 : (rcal_dbg_hp2_rreq ? rcal_dbg_hp2 : 32'b0))
                 --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       88
 SUB-EXPRESSION (rcal_dbg_hp2_rreq ? rcal_dbg_hp2 : 32'b0)
                 --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1464.html" >rcal_dbg_regs</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">380</td>
<td class="rt">72</td>
<td class="rt">18.95 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">190</td>
<td class="rt">38</td>
<td class="rt">20.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">190</td>
<td class="rt">34</td>
<td class="rt">17.89 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">3</td>
<td class="rt">9.38  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">380</td>
<td class="rt">72</td>
<td class="rt">18.95 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">190</td>
<td class="rt">38</td>
<td class="rt">20.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">190</td>
<td class="rt">34</td>
<td class="rt">17.89 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rack_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rerr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rreq_i[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wack_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>werr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wdat_i[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wstr_i[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bank[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rcal_div[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spare0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spare</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gpio_en[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ovrd_mode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cgen_reg[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_reg[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rcal_dbg_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>aicpx_0[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>aicnx_0[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>aicpx_1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>aicnx_1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>aicpx_2[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>aicnx_2[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>aicpx_ovrd_0[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>aicnx_ovrd_0[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>aicpx_ovrd_1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>aicnx_ovrd_1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>aicpx_ovrd_2[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>aicnx_ovrd_2[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1464.html" >rcal_dbg_regs</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">57</td>
<td class="rt">37</td>
<td class="rt">64.91 </td>
</tr><tr class="s2">
<td>TERNARY</td>
<td class="rt">88</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">93</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">99</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">104</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">143</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">147</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">151</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">155</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">159</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">167</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">175</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">211</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">249</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">282</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">286</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88         assign rg_rdat_mux = (rg_cfg_status_rreq   )? rg_cfg_status :
                                                       <font color = "red">-1-</font>  
                                                       <font color = "red">==></font>  
89                              (rcal_dbg_hp0_rreq)? rcal_dbg_hp0 : (rcal_dbg_hp1_rreq) ? rcal_dbg_hp1 : (rcal_dbg_hp2_rreq) ? rcal_dbg_hp2 : 32'h0;
                                                   <font color = "red">-2-</font>                                  <font color = "red">-3-</font>                                  <font color = "red">-4-</font>      
                                                   <font color = "red">==></font>                                  <font color = "red">==></font>                                  <font color = "red">==></font>      
                                                                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93             if (!rst_n)       rg_rdat_mux_d <= 32'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
94             else if (|rreq_i) rg_rdat_mux_d <= rg_rdat_mux;  
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
99             if (!rst_n) rack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
100            else        rack_o <= |rreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
104            if (!rst_n) wack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
105            else        wack_o <= |wreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
143            if (!rst_n)                               rcal_div <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
144            else if (rg_cfg_status_wreq & wstr_b[23]) rcal_div <= wdat_i[23:20];   
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
147            if (!rst_n)                               bank <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
148            else if (rg_cfg_status_wreq & wstr_b[19]) bank <= wdat_i[19:18];                       
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151            if (!rst_n)                               spare0  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
152            else if (rg_cfg_status_wreq & wstr_b[17]) spare0  <= wdat_i[17];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155            if (!rst_n)                               spare  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
156            else if (rg_cfg_status_wreq & wstr_b[16]) spare  <= wdat_i[16];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
159            if (!rst_n)                               gpio_en  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
160            else if (rg_cfg_status_wreq & wstr_b[15]) gpio_en  <= wdat_i[15:13];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163            if (!rst_n)                               ovrd_mode  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
164            else if (rg_cfg_status_wreq & wstr_b[12]) ovrd_mode  <= wdat_i[12:10];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
167            if (!rst_n)                               cgen_reg  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
168            else if (rg_cfg_status_wreq & wstr_b[9])  cgen_reg  <= wdat_i[9:4];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
171            if (!rst_n)                               rst_reg  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
172            else if (rg_cfg_status_wreq & wstr_b[3])  rst_reg  <= wdat_i[3:1];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175            if (!rst_n)                               rcal_dbg_en  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
176            else if (rg_cfg_status_wreq & wstr_b[0])  rcal_dbg_en  <= wdat_i[0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207            if (!rst_n)                                aicpx_ovrd_0  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
208            else if (rcal_dbg_hp0_wreq & wstr_b[20])   aicpx_ovrd_0  <= wdat_i[20:14];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
211            if (!rst_n)                                aicnx_ovrd_0  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
212            else if (rcal_dbg_hp0_wreq & wstr_b[27])   aicnx_ovrd_0  <= wdat_i[27:21];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245            if (!rst_n)                                aicpx_ovrd_1  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
246            else if (rcal_dbg_hp1_wreq & wstr_b[20])   aicpx_ovrd_1  <= wdat_i[20:14];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
249            if (!rst_n)                                aicnx_ovrd_1  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
250            else if (rcal_dbg_hp1_wreq & wstr_b[27])   aicnx_ovrd_1  <= wdat_i[27:21];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
282            if (!rst_n)                                aicpx_ovrd_2  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
283            else if (rcal_dbg_hp2_wreq & wstr_b[20])   aicpx_ovrd_2  <= wdat_i[20:14];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
286            if (!rst_n)                                aicnx_ovrd_2  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
287            else if (rcal_dbg_hp2_wreq & wstr_b[27])   aicnx_ovrd_2  <= wdat_i[27:21];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_79281">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rcal_dbg_regs">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
