// Seed: 683124669
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.id_7 = 0;
  logic id_7;
endmodule
module module_1 #(
    parameter id_10 = 32'd37
) (
    input tri0 id_0,
    output wire id_1,
    input wor id_2,
    input supply0 id_3,
    input tri1 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input uwire id_7,
    input tri id_8,
    output uwire id_9,
    input supply0 _id_10,
    output supply1 id_11,
    input tri0 id_12,
    input supply1 id_13,
    input uwire id_14,
    input uwire id_15,
    input tri id_16,
    input tri1 id_17
);
  logic [id_10 : -1] id_19;
  ;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19
  );
  assign id_19 = id_13;
endmodule
