C:/lscc/radiant/2024.2/questasim/win64/VisualizerRls/bin/viscom.exe -nolock -quiet -jmem_size 393216 work.lab1_as_tb(fast) -quiet -auto_acc_if_foreign -work work -L iCE40UP +acc -allow_unnamed -o _opt -id 6-00be43eaec61-68b90f4f-bb-4c94 +__design_bin_path+C:/Users/asenapati/Documents/GitHub/E155-labs/lab1/fpga/sim +__betafsm