# CPU_DesignDoc
 DesignDoc for 16-bit CPU Verilog Project. Using ElegantPaper Template.
 
 Compilation using xelatex.
