Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4773a8f609964d61972744c2c8c63c6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot task4_behav xil_defaultlib.task4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.NOT_gate [not_gate_default]
Compiling architecture rtl of entity xil_defaultlib.AND2_gate [and2_gate_default]
Compiling architecture rtl of entity xil_defaultlib.OR3_gate [or3_gate_default]
Compiling architecture rtl of entity xil_defaultlib.OR2_gate [or2_gate_default]
Compiling architecture structural of entity xil_defaultlib.task4
Built simulation snapshot task4_behav
