srcscan starts
INFO: analyzing module master_custom_v1_0_M00_AXI (VERI-9002)
C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v(927): INFO: undeclared symbol 'read_data_ready', assumed default net type 'wire' (VERI-2561)
C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v(197): WARNING: parameter 'IDLE' becomes localparam in 'master_custom_v1_0_M00_AXI' with formal parameter declaration list (VERI-1199)
C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v(200): WARNING: parameter 'INIT_WRITE' becomes localparam in 'master_custom_v1_0_M00_AXI' with formal parameter declaration list (VERI-1199)
C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v(203): WARNING: parameter 'INIT_READ' becomes localparam in 'master_custom_v1_0_M00_AXI' with formal parameter declaration list (VERI-1199)
C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v(206): WARNING: parameter 'INIT_COMPARE' becomes localparam in 'master_custom_v1_0_M00_AXI' with formal parameter declaration list (VERI-1199)
INFO: analyzing module custom_slave_v1_0_S00_AXI (VERI-9002)
C:/Users/larry/AppData/Local/Temp/VivadoEditorAssist15056587132000890822.tmp(654): INFO: undeclared symbol 'reset', assumed default net type 'wire' (VERI-2561)
C:/Users/larry/AppData/Local/Temp/VivadoEditorAssist15056587132000890822.tmp(670): INFO: undeclared symbol 'get_vector', assumed default net type 'wire' (VERI-2561)
C:/Users/larry/AppData/Local/Temp/VivadoEditorAssist15056587132000890822.tmp(605): WARNING: event expressions must result in a singular type (VERI-1445)
INFO: analyzing module control (VERI-9002)
C:/Users/larry/AppData/Local/Temp/VivadoEditorAssist15056587132000890822.tmp(691): WARNING: redeclaration of ANSI port 'get_vector' is not allowed (VERI-1372)
INFO: analyzing module design_1_wrapper (VERI-9002)
INFO: analyzing module driver_cntrl (VERI-9002)
C:/Users/larry/AppData/Local/Temp/VivadoEditorAssist7733459780228163984.tmp(37): WARNING: syntax error near 'always' (VERI-1137)
C:/Users/larry/AppData/Local/Temp/VivadoEditorAssist7733459780228163984.tmp(37): ERROR: Verilog 2000 keyword 'always' used in incorrect context (VERI-2344)
C:/Users/larry/AppData/Local/Temp/VivadoEditorAssist7733459780228163984.tmp(51): WARNING: syntax error near 'endmodule' (VERI-1137)
C:/Users/larry/AppData/Local/Temp/VivadoEditorAssist7733459780228163984.tmp(51): ERROR: Verilog 2000 keyword 'endmodule' used in incorrect context (VERI-2344)
INFO: analyzing module master_custom_v1_0_M00_AXI (VERI-9002)
C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v(927): INFO: undeclared symbol 'read_data_ready', assumed default net type 'wire' (VERI-2561)
C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v(197): WARNING: parameter 'IDLE' becomes localparam in 'master_custom_v1_0_M00_AXI' with formal parameter declaration list (VERI-1199)
C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v(200): WARNING: parameter 'INIT_WRITE' becomes localparam in 'master_custom_v1_0_M00_AXI' with formal parameter declaration list (VERI-1199)
C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v(203): WARNING: parameter 'INIT_READ' becomes localparam in 'master_custom_v1_0_M00_AXI' with formal parameter declaration list (VERI-1199)
C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v(206): WARNING: parameter 'INIT_COMPARE' becomes localparam in 'master_custom_v1_0_M00_AXI' with formal parameter declaration list (VERI-1199)
C:/larry_delivery/custom_master_ip/hdl/master_custom_v1_0_M00_AXI.v(4): WARNING: overwriting previous definition of module 'master_custom_v1_0_M00_AXI' (VERI-1206)
INFO: analyzing module custom_slave_v1_0_S00_AXI (VERI-9002)
C:/Users/larry/AppData/Local/Temp/VivadoEditorAssist15056587132000890822.tmp(654): INFO: undeclared symbol 'reset', assumed default net type 'wire' (VERI-2561)
C:/Users/larry/AppData/Local/Temp/VivadoEditorAssist15056587132000890822.tmp(670): INFO: undeclared symbol 'get_vector', assumed default net type 'wire' (VERI-2561)
C:/Users/larry/AppData/Local/Temp/VivadoEditorAssist15056587132000890822.tmp(605): WARNING: event expressions must result in a singular type (VERI-1445)
C:/Users/larry/AppData/Local/Temp/VivadoEditorAssist15056587132000890822.tmp(4): WARNING: overwriting previous definition of module 'custom_slave_v1_0_S00_AXI' (VERI-1206)
INFO: analyzing module control (VERI-9002)
C:/Users/larry/AppData/Local/Temp/VivadoEditorAssist15056587132000890822.tmp(691): WARNING: redeclaration of ANSI port 'get_vector' is not allowed (VERI-1372)
C:/Users/larry/AppData/Local/Temp/VivadoEditorAssist15056587132000890822.tmp(675): WARNING: overwriting previous definition of module 'control' (VERI-1206)
INFO: analyzing module design_1_wrapper (VERI-9002)
C:/Users/larry/AppData/Local/Temp/VivadoEditorAssist5191734176548701814.tmp(13): WARNING: overwriting previous definition of module 'design_1_wrapper' (VERI-1206)
INFO: analyzing module driver_cntrl (VERI-9002)
C:/Users/larry/AppData/Local/Temp/VivadoEditorAssist7733459780228163984.tmp(37): WARNING: syntax error near 'always' (VERI-1137)
C:/Users/larry/AppData/Local/Temp/VivadoEditorAssist7733459780228163984.tmp(37): ERROR: Verilog 2000 keyword 'always' used in incorrect context (VERI-2344)
C:/Users/larry/AppData/Local/Temp/VivadoEditorAssist7733459780228163984.tmp(51): WARNING: syntax error near 'endmodule' (VERI-1137)
C:/Users/larry/AppData/Local/Temp/VivadoEditorAssist7733459780228163984.tmp(51): ERROR: Verilog 2000 keyword 'endmodule' used in incorrect context (VERI-2344)
srcscan exits with return value 0
