# 2018fall_hdl (J. Lin S. Xie Guangdong Univerisity of Technology)


## Useful links
### Verilog

- [Verilog tutorial](http://www.asic-world.com/verilog/veritut.html)

### Chisel
- [Chisel tutorial](https://github.com/ucb-bar/chisel-tutorial)

### Python
- [myHDL](https://github.com/myhdl/myhdl)
- [Python Co-simulation Verification ](https://cocotb.readthedocs.io/en/latest/introduction.html) 

