\hypertarget{group___u_a_r_t___exported___macros}{}\doxysection{U\+A\+RT Exported Macros}
\label{group___u_a_r_t___exported___macros}\index{UART Exported Macros@{UART Exported Macros}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga19deab848407b106998416c78092fa9b}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+S\+T\+A\+TE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Reset U\+A\+RT handle gstate \& Rx\+State. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_gafc4f20cb0f29ba146c9bc14167c52744}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+F\+L\+U\+S\+H\+\_\+\+D\+R\+R\+E\+G\+I\+S\+T\+ER}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$DR)
\begin{DoxyCompactList}\small\item\em Flushes the U\+A\+RT DR register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga261fe8a2afe84ec048113654266c5bf6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR \& (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Checks whether the specified U\+A\+RT flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga9bd035161d41cde4f2568c7af06493bf}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR = $\sim$(\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clears the specified U\+A\+RT pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_gaba5e19c60e0f37341b1585a380b84d49}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+E\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clears the U\+A\+RT PE pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_gae1dfc7777b089a10464841045b524caa}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+E\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~\mbox{\hyperlink{group___u_a_r_t___exported___macros_gaba5e19c60e0f37341b1585a380b84d49}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+E\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clears the U\+A\+RT FE pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_gaa1f69421585b3ada4d2b81d502a3ae6b}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+N\+E\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~\mbox{\hyperlink{group___u_a_r_t___exported___macros_gaba5e19c60e0f37341b1585a380b84d49}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+E\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clears the U\+A\+RT NE pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga9cdc2f2d55eaaa7895996bf6848df42e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+O\+R\+E\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~\mbox{\hyperlink{group___u_a_r_t___exported___macros_gaba5e19c60e0f37341b1585a380b84d49}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+E\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clears the U\+A\+RT O\+RE pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga1345aa0af53d82269b13835c225e91d0}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+I\+D\+L\+E\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~\mbox{\hyperlink{group___u_a_r_t___exported___macros_gaba5e19c60e0f37341b1585a380b84d49}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+E\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clears the U\+A\+RT I\+D\+LE pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_gaba94165ed584d49c1ec12df9819bd4bb}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Enable the specified U\+A\+RT interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga3c29b33f38658acbf592e9aaf84c6f33}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+IT}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable the specified U\+A\+RT interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_gab7ad503802bf56bf397c392fc8e18b77}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+G\+E\+T\+\_\+\+I\+T\+\_\+\+S\+O\+U\+R\+CE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+T\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks whether the specified U\+A\+RT interrupt source is enabled or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga4a77213945844bca4c22ba6a14b7ee4c}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+T\+S\+\_\+\+E\+N\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Enable C\+TS flow control. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga0a26cb3a576c2700f76a7c697c86a499}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+T\+S\+\_\+\+D\+I\+S\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable C\+TS flow control. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga017ec9001ff33136f87cc4034b2709a6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+T\+S\+\_\+\+E\+N\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Enable R\+TS flow control This macro allows to enable R\+TS hardware flow control for a given U\+A\+RT instance, without need to call H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Init() function. As involving direct access to U\+A\+RT registers, usage of this macro should be fully endorsed by user. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga8c034e96ad8f263cafeb5898ff7311fd}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+T\+S\+\_\+\+D\+I\+S\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable R\+TS flow control This macro allows to disable R\+TS hardware flow control for a given U\+A\+RT instance, without need to call H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Init() function. As involving direct access to U\+A\+RT registers, usage of this macro should be fully endorsed by user. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga3524747e5896296ab066d786431503ce}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+O\+N\+E\+\_\+\+B\+I\+T\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+E\+N\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R3$\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+O\+N\+E\+B\+IT}})
\begin{DoxyCompactList}\small\item\em Macro to enable the U\+A\+RT\textquotesingle{}s one bit sample method. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga2dbd7e6592e8c5999f817b69f0fd24bb}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+O\+N\+E\+\_\+\+B\+I\+T\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+D\+I\+S\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R3 \&= (uint16\+\_\+t)$\sim$((uint16\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+O\+N\+E\+B\+IT}}))
\begin{DoxyCompactList}\small\item\em Macro to disable the U\+A\+RT\textquotesingle{}s one bit sample method. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga49eb5ea4996a957afeb8be2793ba3fe9}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+N\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 $\vert$=  \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE}})
\begin{DoxyCompactList}\small\item\em Enable U\+A\+RT. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_gad2f9fbdb4adf3a09939e201eaeea072f}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+D\+I\+S\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 \&=  $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE}})
\begin{DoxyCompactList}\small\item\em Disable U\+A\+RT. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_gae1dfc7777b089a10464841045b524caa}\label{group___u_a_r_t___exported___macros_gae1dfc7777b089a10464841045b524caa}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_CLEAR\_FEFLAG@{\_\_HAL\_UART\_CLEAR\_FEFLAG}}
\index{\_\_HAL\_UART\_CLEAR\_FEFLAG@{\_\_HAL\_UART\_CLEAR\_FEFLAG}!UART Exported Macros@{UART Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_CLEAR\_FEFLAG}{\_\_HAL\_UART\_CLEAR\_FEFLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+E\+F\+L\+AG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___u_a_r_t___exported___macros_gaba5e19c60e0f37341b1585a380b84d49}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+E\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)}



Clears the U\+A\+RT FE pending flag. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. U\+A\+RT Handle selects the U\+S\+A\+R\+Tx or U\+A\+R\+Ty peripheral (U\+S\+A\+RT,U\+A\+RT availability and x,y values depending on device). \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga9bd035161d41cde4f2568c7af06493bf}\label{group___u_a_r_t___exported___macros_ga9bd035161d41cde4f2568c7af06493bf}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_CLEAR\_FLAG@{\_\_HAL\_UART\_CLEAR\_FLAG}}
\index{\_\_HAL\_UART\_CLEAR\_FLAG@{\_\_HAL\_UART\_CLEAR\_FLAG}!UART Exported Macros@{UART Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_CLEAR\_FLAG}{\_\_HAL\_UART\_CLEAR\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR = $\sim$(\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))}



Clears the specified U\+A\+RT pending flag. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. U\+A\+RT Handle selects the U\+S\+A\+R\+Tx or U\+A\+R\+Ty peripheral (U\+S\+A\+RT,U\+A\+RT availability and x,y values depending on device). \\
\hline
{\em $<$strong$>$\+F\+L\+A\+G$<$/strong$>$} & specifies the flag to check. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+C\+TS\+: C\+TS Change flag (not available for U\+A\+R\+T4 and U\+A\+R\+T5). \item U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+L\+BD\+: L\+IN Break detection flag. \item U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+TC\+: Transmission Complete flag. \item U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+R\+X\+NE\+: Receive data register not empty flag.\end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
PE (Parity error), FE (Framing error), NE (Noise error), O\+RE (Overrun error) and I\+D\+LE (Idle line detected) flags are cleared by software sequence\+: a read operation to U\+S\+A\+R\+T\+\_\+\+SR register followed by a read operation to U\+S\+A\+R\+T\+\_\+\+DR register. 

R\+X\+NE flag can be also cleared by a read to the U\+S\+A\+R\+T\+\_\+\+DR register. 

TC flag can be also cleared by software sequence\+: a read operation to U\+S\+A\+R\+T\+\_\+\+SR register followed by a write operation to U\+S\+A\+R\+T\+\_\+\+DR register. 

T\+XE flag is cleared only by a write to the U\+S\+A\+R\+T\+\_\+\+DR register.
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga1345aa0af53d82269b13835c225e91d0}\label{group___u_a_r_t___exported___macros_ga1345aa0af53d82269b13835c225e91d0}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_CLEAR\_IDLEFLAG@{\_\_HAL\_UART\_CLEAR\_IDLEFLAG}}
\index{\_\_HAL\_UART\_CLEAR\_IDLEFLAG@{\_\_HAL\_UART\_CLEAR\_IDLEFLAG}!UART Exported Macros@{UART Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_CLEAR\_IDLEFLAG}{\_\_HAL\_UART\_CLEAR\_IDLEFLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+I\+D\+L\+E\+F\+L\+AG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___u_a_r_t___exported___macros_gaba5e19c60e0f37341b1585a380b84d49}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+E\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)}



Clears the U\+A\+RT I\+D\+LE pending flag. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. U\+A\+RT Handle selects the U\+S\+A\+R\+Tx or U\+A\+R\+Ty peripheral (U\+S\+A\+RT,U\+A\+RT availability and x,y values depending on device). \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_gaa1f69421585b3ada4d2b81d502a3ae6b}\label{group___u_a_r_t___exported___macros_gaa1f69421585b3ada4d2b81d502a3ae6b}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_CLEAR\_NEFLAG@{\_\_HAL\_UART\_CLEAR\_NEFLAG}}
\index{\_\_HAL\_UART\_CLEAR\_NEFLAG@{\_\_HAL\_UART\_CLEAR\_NEFLAG}!UART Exported Macros@{UART Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_CLEAR\_NEFLAG}{\_\_HAL\_UART\_CLEAR\_NEFLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+N\+E\+F\+L\+AG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___u_a_r_t___exported___macros_gaba5e19c60e0f37341b1585a380b84d49}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+E\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)}



Clears the U\+A\+RT NE pending flag. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. U\+A\+RT Handle selects the U\+S\+A\+R\+Tx or U\+A\+R\+Ty peripheral (U\+S\+A\+RT,U\+A\+RT availability and x,y values depending on device). \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga9cdc2f2d55eaaa7895996bf6848df42e}\label{group___u_a_r_t___exported___macros_ga9cdc2f2d55eaaa7895996bf6848df42e}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_CLEAR\_OREFLAG@{\_\_HAL\_UART\_CLEAR\_OREFLAG}}
\index{\_\_HAL\_UART\_CLEAR\_OREFLAG@{\_\_HAL\_UART\_CLEAR\_OREFLAG}!UART Exported Macros@{UART Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_CLEAR\_OREFLAG}{\_\_HAL\_UART\_CLEAR\_OREFLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+O\+R\+E\+F\+L\+AG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___u_a_r_t___exported___macros_gaba5e19c60e0f37341b1585a380b84d49}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+E\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)}



Clears the U\+A\+RT O\+RE pending flag. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. U\+A\+RT Handle selects the U\+S\+A\+R\+Tx or U\+A\+R\+Ty peripheral (U\+S\+A\+RT,U\+A\+RT availability and x,y values depending on device). \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_gaba5e19c60e0f37341b1585a380b84d49}\label{group___u_a_r_t___exported___macros_gaba5e19c60e0f37341b1585a380b84d49}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_CLEAR\_PEFLAG@{\_\_HAL\_UART\_CLEAR\_PEFLAG}}
\index{\_\_HAL\_UART\_CLEAR\_PEFLAG@{\_\_HAL\_UART\_CLEAR\_PEFLAG}!UART Exported Macros@{UART Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_CLEAR\_PEFLAG}{\_\_HAL\_UART\_CLEAR\_PEFLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+E\+F\+L\+AG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do}\{                                           \(\backslash\)}
\DoxyCodeLine{    \_\_IO uint32\_t tmpreg = 0x00U;               \(\backslash\)}
\DoxyCodeLine{    tmpreg = (\_\_HANDLE\_\_)-\/>\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_aadd8a626e4d5dd937ee1b6461365831a}{Instance}}-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a706005f59139b9ff8ee5755677e12bc7}{SR}};        \(\backslash\)}
\DoxyCodeLine{    tmpreg = (\_\_HANDLE\_\_)-\/>Instance-\/>DR;        \(\backslash\)}
\DoxyCodeLine{    UNUSED(tmpreg);                             \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


Clears the U\+A\+RT PE pending flag. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. U\+A\+RT Handle selects the U\+S\+A\+R\+Tx or U\+A\+R\+Ty peripheral (U\+S\+A\+RT,U\+A\+RT availability and x,y values depending on device). \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_gad2f9fbdb4adf3a09939e201eaeea072f}\label{group___u_a_r_t___exported___macros_gad2f9fbdb4adf3a09939e201eaeea072f}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_DISABLE@{\_\_HAL\_UART\_DISABLE}}
\index{\_\_HAL\_UART\_DISABLE@{\_\_HAL\_UART\_DISABLE}!UART Exported Macros@{UART Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_DISABLE}{\_\_HAL\_UART\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+D\+I\+S\+A\+B\+LE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 \&=  $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE}})}



Disable U\+A\+RT. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga3c29b33f38658acbf592e9aaf84c6f33}\label{group___u_a_r_t___exported___macros_ga3c29b33f38658acbf592e9aaf84c6f33}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_DISABLE\_IT@{\_\_HAL\_UART\_DISABLE\_IT}}
\index{\_\_HAL\_UART\_DISABLE\_IT@{\_\_HAL\_UART\_DISABLE\_IT}!UART Exported Macros@{UART Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_DISABLE\_IT}{\_\_HAL\_UART\_DISABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((((\_\_INTERRUPT\_\_) >> 28U) == UART\_CR1\_REG\_INDEX)? ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1 \&= ~((\_\_INTERRUPT\_\_) \& \mbox{\hyperlink{group___u_a_r_t___private___constants_ga869439269c26e8dee93d49b1c7e67448}{UART\_IT\_MASK}})): \(\backslash\)}
\DoxyCodeLine{                                                           (((\_\_INTERRUPT\_\_) >> 28U) == UART\_CR2\_REG\_INDEX)? ((\_\_HANDLE\_\_)-\/>\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_aadd8a626e4d5dd937ee1b6461365831a}{Instance}}-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}{CR2}} \&= ~((\_\_INTERRUPT\_\_) \& \mbox{\hyperlink{group___u_a_r_t___private___constants_ga869439269c26e8dee93d49b1c7e67448}{UART\_IT\_MASK}})): \(\backslash\)}
\DoxyCodeLine{                                                           ((\_\_HANDLE\_\_)-\/>\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_aadd8a626e4d5dd937ee1b6461365831a}{Instance}}-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}} \&= ~ ((\_\_INTERRUPT\_\_) \& \mbox{\hyperlink{group___u_a_r_t___private___constants_ga869439269c26e8dee93d49b1c7e67448}{UART\_IT\_MASK}})))}

\end{DoxyCode}


Disable the specified U\+A\+RT interrupt. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. U\+A\+RT Handle selects the U\+S\+A\+R\+Tx or U\+A\+R\+Ty peripheral (U\+S\+A\+RT,U\+A\+RT availability and x,y values depending on device). \\
\hline
{\em $<$strong$>$\+I\+N\+T\+E\+R\+R\+U\+P\+T$<$/strong$>$} & specifies the U\+A\+RT interrupt source to disable. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+C\+TS\+: C\+TS change interrupt \item U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+L\+BD\+: L\+IN Break detection interrupt \item U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+T\+XE\+: Transmit Data Register empty interrupt \item U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC\+: Transmission complete interrupt \item U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE\+: Receive Data register not empty interrupt \item U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+I\+D\+LE\+: Idle line detection interrupt \item U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+PE\+: Parity Error interrupt \item U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+E\+RR\+: Error interrupt(\+Frame error, noise error, overrun error) \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga49eb5ea4996a957afeb8be2793ba3fe9}\label{group___u_a_r_t___exported___macros_ga49eb5ea4996a957afeb8be2793ba3fe9}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_ENABLE@{\_\_HAL\_UART\_ENABLE}}
\index{\_\_HAL\_UART\_ENABLE@{\_\_HAL\_UART\_ENABLE}!UART Exported Macros@{UART Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_ENABLE}{\_\_HAL\_UART\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 $\vert$=  \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE}})}



Enable U\+A\+RT. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_gaba94165ed584d49c1ec12df9819bd4bb}\label{group___u_a_r_t___exported___macros_gaba94165ed584d49c1ec12df9819bd4bb}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_ENABLE\_IT@{\_\_HAL\_UART\_ENABLE\_IT}}
\index{\_\_HAL\_UART\_ENABLE\_IT@{\_\_HAL\_UART\_ENABLE\_IT}!UART Exported Macros@{UART Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_ENABLE\_IT}{\_\_HAL\_UART\_ENABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((((\_\_INTERRUPT\_\_) >> 28U) == UART\_CR1\_REG\_INDEX)? ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1 |= ((\_\_INTERRUPT\_\_) \& \mbox{\hyperlink{group___u_a_r_t___private___constants_ga869439269c26e8dee93d49b1c7e67448}{UART\_IT\_MASK}})): \(\backslash\)}
\DoxyCodeLine{                                                           (((\_\_INTERRUPT\_\_) >> 28U) == UART\_CR2\_REG\_INDEX)? ((\_\_HANDLE\_\_)-\/>\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_aadd8a626e4d5dd937ee1b6461365831a}{Instance}}-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}{CR2}} |= ((\_\_INTERRUPT\_\_) \& \mbox{\hyperlink{group___u_a_r_t___private___constants_ga869439269c26e8dee93d49b1c7e67448}{UART\_IT\_MASK}})): \(\backslash\)}
\DoxyCodeLine{                                                           ((\_\_HANDLE\_\_)-\/>\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_aadd8a626e4d5dd937ee1b6461365831a}{Instance}}-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}} |= ((\_\_INTERRUPT\_\_) \& \mbox{\hyperlink{group___u_a_r_t___private___constants_ga869439269c26e8dee93d49b1c7e67448}{UART\_IT\_MASK}})))}

\end{DoxyCode}


Enable the specified U\+A\+RT interrupt. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. U\+A\+RT Handle selects the U\+S\+A\+R\+Tx or U\+A\+R\+Ty peripheral (U\+S\+A\+RT,U\+A\+RT availability and x,y values depending on device). \\
\hline
{\em $<$strong$>$\+I\+N\+T\+E\+R\+R\+U\+P\+T$<$/strong$>$} & specifies the U\+A\+RT interrupt source to enable. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+C\+TS\+: C\+TS change interrupt \item U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+L\+BD\+: L\+IN Break detection interrupt \item U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+T\+XE\+: Transmit Data Register empty interrupt \item U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC\+: Transmission complete interrupt \item U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE\+: Receive Data register not empty interrupt \item U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+I\+D\+LE\+: Idle line detection interrupt \item U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+PE\+: Parity Error interrupt \item U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+E\+RR\+: Error interrupt(\+Frame error, noise error, overrun error) \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_gafc4f20cb0f29ba146c9bc14167c52744}\label{group___u_a_r_t___exported___macros_gafc4f20cb0f29ba146c9bc14167c52744}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_FLUSH\_DRREGISTER@{\_\_HAL\_UART\_FLUSH\_DRREGISTER}}
\index{\_\_HAL\_UART\_FLUSH\_DRREGISTER@{\_\_HAL\_UART\_FLUSH\_DRREGISTER}!UART Exported Macros@{UART Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_FLUSH\_DRREGISTER}{\_\_HAL\_UART\_FLUSH\_DRREGISTER}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+F\+L\+U\+S\+H\+\_\+\+D\+R\+R\+E\+G\+I\+S\+T\+ER(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$DR)}



Flushes the U\+A\+RT DR register. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. U\+A\+RT Handle selects the U\+S\+A\+R\+Tx or U\+A\+R\+Ty peripheral (U\+S\+A\+RT,U\+A\+RT availability and x,y values depending on device). \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga261fe8a2afe84ec048113654266c5bf6}\label{group___u_a_r_t___exported___macros_ga261fe8a2afe84ec048113654266c5bf6}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_GET\_FLAG@{\_\_HAL\_UART\_GET\_FLAG}}
\index{\_\_HAL\_UART\_GET\_FLAG@{\_\_HAL\_UART\_GET\_FLAG}!UART Exported Macros@{UART Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_GET\_FLAG}{\_\_HAL\_UART\_GET\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+ }\end{DoxyParamCaption})~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR \& (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))}



Checks whether the specified U\+A\+RT flag is set or not. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. U\+A\+RT Handle selects the U\+S\+A\+R\+Tx or U\+A\+R\+Ty peripheral (U\+S\+A\+RT,U\+A\+RT availability and x,y values depending on device). \\
\hline
{\em $<$strong$>$\+F\+L\+A\+G$<$/strong$>$} & specifies the flag to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+C\+TS\+: C\+TS Change flag (not available for U\+A\+R\+T4 and U\+A\+R\+T5) \item U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+L\+BD\+: L\+IN Break detection flag \item U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+T\+XE\+: Transmit data register empty flag \item U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+TC\+: Transmission Complete flag \item U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+R\+X\+NE\+: Receive data register not empty flag \item U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+I\+D\+LE\+: Idle Line detection flag \item U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+O\+RE\+: Overrun Error flag \item U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+NE\+: Noise Error flag \item U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+FE\+: Framing Error flag \item U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+PE\+: Parity Error flag \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of {\bfseries{F\+L\+AG}} (T\+R\+UE or F\+A\+L\+SE). \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_gab7ad503802bf56bf397c392fc8e18b77}\label{group___u_a_r_t___exported___macros_gab7ad503802bf56bf397c392fc8e18b77}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_GET\_IT\_SOURCE@{\_\_HAL\_UART\_GET\_IT\_SOURCE}}
\index{\_\_HAL\_UART\_GET\_IT\_SOURCE@{\_\_HAL\_UART\_GET\_IT\_SOURCE}!UART Exported Macros@{UART Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_GET\_IT\_SOURCE}{\_\_HAL\_UART\_GET\_IT\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+G\+E\+T\+\_\+\+I\+T\+\_\+\+S\+O\+U\+R\+CE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+I\+T\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(((((\_\_IT\_\_) >> 28U) == UART\_CR1\_REG\_INDEX)? (\_\_HANDLE\_\_)-\/>Instance-\/>CR1:(((((uint32\_t)(\_\_IT\_\_)) >> 28U) == UART\_CR2\_REG\_INDEX)? \(\backslash\)}
\DoxyCodeLine{                                                      (\_\_HANDLE\_\_)-\/>Instance-\/>CR2 : (\_\_HANDLE\_\_)-\/>\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_aadd8a626e4d5dd937ee1b6461365831a}{Instance}}-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}})) \& (((uint32\_t)(\_\_IT\_\_)) \& \mbox{\hyperlink{group___u_a_r_t___private___constants_ga869439269c26e8dee93d49b1c7e67448}{UART\_IT\_MASK}}))}

\end{DoxyCode}


Checks whether the specified U\+A\+RT interrupt source is enabled or not. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. U\+A\+RT Handle selects the U\+S\+A\+R\+Tx or U\+A\+R\+Ty peripheral (U\+S\+A\+RT,U\+A\+RT availability and x,y values depending on device). \\
\hline
{\em $<$strong$>$\+I\+T$<$/strong$>$} & specifies the U\+A\+RT interrupt source to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+C\+TS\+: C\+TS change interrupt (not available for U\+A\+R\+T4 and U\+A\+R\+T5) \item U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+L\+BD\+: L\+IN Break detection interrupt \item U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+T\+XE\+: Transmit Data Register empty interrupt \item U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC\+: Transmission complete interrupt \item U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE\+: Receive Data register not empty interrupt \item U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+I\+D\+LE\+: Idle line detection interrupt \item U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+E\+RR\+: Error interrupt \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of {\bfseries{IT}} (T\+R\+UE or F\+A\+L\+SE). \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga0a26cb3a576c2700f76a7c697c86a499}\label{group___u_a_r_t___exported___macros_ga0a26cb3a576c2700f76a7c697c86a499}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_HWCONTROL\_CTS\_DISABLE@{\_\_HAL\_UART\_HWCONTROL\_CTS\_DISABLE}}
\index{\_\_HAL\_UART\_HWCONTROL\_CTS\_DISABLE@{\_\_HAL\_UART\_HWCONTROL\_CTS\_DISABLE}!UART Exported Macros@{UART Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_HWCONTROL\_CTS\_DISABLE}{\_\_HAL\_UART\_HWCONTROL\_CTS\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+T\+S\+\_\+\+D\+I\+S\+A\+B\+LE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do}\{                                                       \(\backslash\)}
\DoxyCodeLine{    CLEAR\_BIT((\_\_HANDLE\_\_)-\/>\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_aadd8a626e4d5dd937ee1b6461365831a}{Instance}}-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{USART\_CR3\_CTSE}}); \(\backslash\)}
\DoxyCodeLine{    (\_\_HANDLE\_\_)-\/>\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_a56ed519d3ec77350c528fb8536bd9f5a}{Init}}.\mbox{\hyperlink{struct_u_a_r_t___init_type_def_adbf4734130666b94201c6658464c1622}{HwFlowCtl}} \&= ~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{USART\_CR3\_CTSE}});      \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


Disable C\+TS flow control. 

\begin{DoxyNote}{Note}
This macro allows to disable C\+TS hardware flow control for a given U\+A\+RT instance, without need to call H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Init() function. As involving direct access to U\+A\+RT registers, usage of this macro should be fully endorsed by user. 

As macro is expected to be used for modifying C\+TS Hw flow control feature activation, without need for U\+S\+A\+RT instance Deinit/\+Init, following conditions for macro call should be fulfilled \+:
\begin{DoxyItemize}
\item U\+A\+RT instance should have already been initialised (through call of H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Init() )
\item macro could only be called when corresponding U\+A\+RT instance is disabled (i.\+e {\bfseries{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+D\+I\+S\+A\+B\+LE(\+\_\+\+\_\+\+H\+A\+N\+D\+LE}})) and should be followed by an Enable macro (i.\+e {\bfseries{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+N\+A\+B\+LE(\+\_\+\+\_\+\+H\+A\+N\+D\+LE}})). 
\end{DoxyItemize}
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. The Handle Instance can be any U\+S\+A\+R\+Tx (supporting the HW Flow control feature). It is used to select the U\+S\+A\+RT peripheral (U\+S\+A\+RT availability and x value depending on device). \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga4a77213945844bca4c22ba6a14b7ee4c}\label{group___u_a_r_t___exported___macros_ga4a77213945844bca4c22ba6a14b7ee4c}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_HWCONTROL\_CTS\_ENABLE@{\_\_HAL\_UART\_HWCONTROL\_CTS\_ENABLE}}
\index{\_\_HAL\_UART\_HWCONTROL\_CTS\_ENABLE@{\_\_HAL\_UART\_HWCONTROL\_CTS\_ENABLE}!UART Exported Macros@{UART Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_HWCONTROL\_CTS\_ENABLE}{\_\_HAL\_UART\_HWCONTROL\_CTS\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+T\+S\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do}\{                                                      \(\backslash\)}
\DoxyCodeLine{    SET\_BIT((\_\_HANDLE\_\_)-\/>\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_aadd8a626e4d5dd937ee1b6461365831a}{Instance}}-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{USART\_CR3\_CTSE}});  \(\backslash\)}
\DoxyCodeLine{    (\_\_HANDLE\_\_)-\/>\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_a56ed519d3ec77350c528fb8536bd9f5a}{Init}}.\mbox{\hyperlink{struct_u_a_r_t___init_type_def_adbf4734130666b94201c6658464c1622}{HwFlowCtl}} |= \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{USART\_CR3\_CTSE}};        \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


Enable C\+TS flow control. 

\begin{DoxyNote}{Note}
This macro allows to enable C\+TS hardware flow control for a given U\+A\+RT instance, without need to call H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Init() function. As involving direct access to U\+A\+RT registers, usage of this macro should be fully endorsed by user. 

As macro is expected to be used for modifying C\+TS Hw flow control feature activation, without need for U\+S\+A\+RT instance Deinit/\+Init, following conditions for macro call should be fulfilled \+:
\begin{DoxyItemize}
\item U\+A\+RT instance should have already been initialised (through call of H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Init() )
\item macro could only be called when corresponding U\+A\+RT instance is disabled (i.\+e {\bfseries{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+D\+I\+S\+A\+B\+LE(\+\_\+\+\_\+\+H\+A\+N\+D\+LE}})) and should be followed by an Enable macro (i.\+e {\bfseries{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+N\+A\+B\+LE(\+\_\+\+\_\+\+H\+A\+N\+D\+LE}})). 
\end{DoxyItemize}
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. The Handle Instance can be any U\+S\+A\+R\+Tx (supporting the HW Flow control feature). It is used to select the U\+S\+A\+RT peripheral (U\+S\+A\+RT availability and x value depending on device). \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga8c034e96ad8f263cafeb5898ff7311fd}\label{group___u_a_r_t___exported___macros_ga8c034e96ad8f263cafeb5898ff7311fd}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_HWCONTROL\_RTS\_DISABLE@{\_\_HAL\_UART\_HWCONTROL\_RTS\_DISABLE}}
\index{\_\_HAL\_UART\_HWCONTROL\_RTS\_DISABLE@{\_\_HAL\_UART\_HWCONTROL\_RTS\_DISABLE}!UART Exported Macros@{UART Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_HWCONTROL\_RTS\_DISABLE}{\_\_HAL\_UART\_HWCONTROL\_RTS\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+T\+S\+\_\+\+D\+I\+S\+A\+B\+LE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do}\{                                                      \(\backslash\)}
\DoxyCodeLine{    CLEAR\_BIT((\_\_HANDLE\_\_)-\/>\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_aadd8a626e4d5dd937ee1b6461365831a}{Instance}}-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\_CR3\_RTSE}});\(\backslash\)}
\DoxyCodeLine{    (\_\_HANDLE\_\_)-\/>\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_a56ed519d3ec77350c528fb8536bd9f5a}{Init}}.\mbox{\hyperlink{struct_u_a_r_t___init_type_def_adbf4734130666b94201c6658464c1622}{HwFlowCtl}} \&= ~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\_CR3\_RTSE}});     \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


Disable R\+TS flow control This macro allows to disable R\+TS hardware flow control for a given U\+A\+RT instance, without need to call H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Init() function. As involving direct access to U\+A\+RT registers, usage of this macro should be fully endorsed by user. 

\begin{DoxyNote}{Note}
As macro is expected to be used for modifying R\+TS Hw flow control feature activation, without need for U\+S\+A\+RT instance Deinit/\+Init, following conditions for macro call should be fulfilled \+:
\begin{DoxyItemize}
\item U\+A\+RT instance should have already been initialised (through call of H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Init() )
\item macro could only be called when corresponding U\+A\+RT instance is disabled (i.\+e {\bfseries{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+D\+I\+S\+A\+B\+LE(\+\_\+\+\_\+\+H\+A\+N\+D\+LE}})) and should be followed by an Enable macro (i.\+e {\bfseries{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+N\+A\+B\+LE(\+\_\+\+\_\+\+H\+A\+N\+D\+LE}})). 
\end{DoxyItemize}
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. The Handle Instance can be any U\+S\+A\+R\+Tx (supporting the HW Flow control feature). It is used to select the U\+S\+A\+RT peripheral (U\+S\+A\+RT availability and x value depending on device). \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga017ec9001ff33136f87cc4034b2709a6}\label{group___u_a_r_t___exported___macros_ga017ec9001ff33136f87cc4034b2709a6}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_HWCONTROL\_RTS\_ENABLE@{\_\_HAL\_UART\_HWCONTROL\_RTS\_ENABLE}}
\index{\_\_HAL\_UART\_HWCONTROL\_RTS\_ENABLE@{\_\_HAL\_UART\_HWCONTROL\_RTS\_ENABLE}!UART Exported Macros@{UART Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_HWCONTROL\_RTS\_ENABLE}{\_\_HAL\_UART\_HWCONTROL\_RTS\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+T\+S\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do}\{                                                     \(\backslash\)}
\DoxyCodeLine{    SET\_BIT((\_\_HANDLE\_\_)-\/>\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_aadd8a626e4d5dd937ee1b6461365831a}{Instance}}-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\_CR3\_RTSE}}); \(\backslash\)}
\DoxyCodeLine{    (\_\_HANDLE\_\_)-\/>\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_a56ed519d3ec77350c528fb8536bd9f5a}{Init}}.\mbox{\hyperlink{struct_u_a_r_t___init_type_def_adbf4734130666b94201c6658464c1622}{HwFlowCtl}} |= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\_CR3\_RTSE}};       \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


Enable R\+TS flow control This macro allows to enable R\+TS hardware flow control for a given U\+A\+RT instance, without need to call H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Init() function. As involving direct access to U\+A\+RT registers, usage of this macro should be fully endorsed by user. 

\begin{DoxyNote}{Note}
As macro is expected to be used for modifying R\+TS Hw flow control feature activation, without need for U\+S\+A\+RT instance Deinit/\+Init, following conditions for macro call should be fulfilled \+:
\begin{DoxyItemize}
\item U\+A\+RT instance should have already been initialised (through call of H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Init() )
\item macro could only be called when corresponding U\+A\+RT instance is disabled (i.\+e {\bfseries{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+D\+I\+S\+A\+B\+LE(\+\_\+\+\_\+\+H\+A\+N\+D\+LE}})) and should be followed by an Enable macro (i.\+e {\bfseries{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+N\+A\+B\+LE(\+\_\+\+\_\+\+H\+A\+N\+D\+LE}})). 
\end{DoxyItemize}
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. The Handle Instance can be any U\+S\+A\+R\+Tx (supporting the HW Flow control feature). It is used to select the U\+S\+A\+RT peripheral (U\+S\+A\+RT availability and x value depending on device). \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga2dbd7e6592e8c5999f817b69f0fd24bb}\label{group___u_a_r_t___exported___macros_ga2dbd7e6592e8c5999f817b69f0fd24bb}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_DISABLE@{\_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_DISABLE}}
\index{\_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_DISABLE@{\_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_DISABLE}!UART Exported Macros@{UART Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_DISABLE}{\_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+O\+N\+E\+\_\+\+B\+I\+T\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+D\+I\+S\+A\+B\+LE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R3 \&= (uint16\+\_\+t)$\sim$((uint16\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+O\+N\+E\+B\+IT}}))}



Macro to disable the U\+A\+RT\textquotesingle{}s one bit sample method. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga3524747e5896296ab066d786431503ce}\label{group___u_a_r_t___exported___macros_ga3524747e5896296ab066d786431503ce}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_ENABLE@{\_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_ENABLE}}
\index{\_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_ENABLE@{\_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_ENABLE}!UART Exported Macros@{UART Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_ENABLE}{\_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+O\+N\+E\+\_\+\+B\+I\+T\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R3$\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+O\+N\+E\+B\+IT}})}



Macro to enable the U\+A\+RT\textquotesingle{}s one bit sample method. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga19deab848407b106998416c78092fa9b}\label{group___u_a_r_t___exported___macros_ga19deab848407b106998416c78092fa9b}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_RESET\_HANDLE\_STATE@{\_\_HAL\_UART\_RESET\_HANDLE\_STATE}}
\index{\_\_HAL\_UART\_RESET\_HANDLE\_STATE@{\_\_HAL\_UART\_RESET\_HANDLE\_STATE}!UART Exported Macros@{UART Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_UART\_RESET\_HANDLE\_STATE}{\_\_HAL\_UART\_RESET\_HANDLE\_STATE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+S\+T\+A\+TE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do}\{                                                   \(\backslash\)}
\DoxyCodeLine{                                                       (\_\_HANDLE\_\_)-\/>\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_a0c4242c009d8754417dfd87a5ab6cb10}{gState}} = \mbox{\hyperlink{group___u_a_r_t___exported___types_ggaf55d844a35379c204c90be5d1e8e50baa9c7d889fce61ccc717228d099a61d113}{HAL\_UART\_STATE\_RESET}};      \(\backslash\)}
\DoxyCodeLine{                                                       (\_\_HANDLE\_\_)-\/>\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_a1b5639a73b305432afeb6aa18506d0fb}{RxState}} = \mbox{\hyperlink{group___u_a_r_t___exported___types_ggaf55d844a35379c204c90be5d1e8e50baa9c7d889fce61ccc717228d099a61d113}{HAL\_UART\_STATE\_RESET}};     \(\backslash\)}
\DoxyCodeLine{                                                     \} \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


Reset U\+A\+RT handle gstate \& Rx\+State. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. U\+A\+RT Handle selects the U\+S\+A\+R\+Tx or U\+A\+R\+Ty peripheral (U\+S\+A\+RT,U\+A\+RT availability and x,y values depending on device). \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
