const e=JSON.parse('{"key":"v-19b321f6","path":"/3%E7%BC%96%E7%A8%8B%E5%9F%BA%E7%A1%80/8%E6%9E%B6%E6%9E%84%E5%B8%88/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90%E7%BB%93%E6%9E%84.html","title":"","lang":"zh-CN","frontmatter":{"description":"alt text CPU CPU组成 运算器 算术逻辑单元 ALU：数据的算术运算和逻辑运算 累加寄存器 AC：通用寄存器，为 ALU 提供一个工作区，用于暂存数据 数据缓冲寄存器 DR：写内存时，暂存指令或数据 状态条件寄存器 PSW：存状态标志与控制标志（争议：也有将其归为控制器的） 控制器 程序计数器 PC：存储指令地址 指令寄存器 IR：存储指令内容 指令译码器 ID：对指令中的操作码字段进行分析解释 时序部件：提供时序控制信号","head":[["meta",{"property":"og:url","content":"https://claroja.github.io/3%E7%BC%96%E7%A8%8B%E5%9F%BA%E7%A1%80/8%E6%9E%B6%E6%9E%84%E5%B8%88/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90%E7%BB%93%E6%9E%84.html"}],["meta",{"property":"og:site_name","content":"Claroja"}],["meta",{"property":"og:description","content":"alt text CPU CPU组成 运算器 算术逻辑单元 ALU：数据的算术运算和逻辑运算 累加寄存器 AC：通用寄存器，为 ALU 提供一个工作区，用于暂存数据 数据缓冲寄存器 DR：写内存时，暂存指令或数据 状态条件寄存器 PSW：存状态标志与控制标志（争议：也有将其归为控制器的） 控制器 程序计数器 PC：存储指令地址 指令寄存器 IR：存储指令内容 指令译码器 ID：对指令中的操作码字段进行分析解释 时序部件：提供时序控制信号"}],["meta",{"property":"og:type","content":"article"}],["meta",{"property":"og:locale","content":"zh-CN"}],["meta",{"property":"og:updated_time","content":"2025-02-24T12:46:58.000Z"}],["meta",{"property":"article:author","content":"claroja"}],["meta",{"property":"article:modified_time","content":"2025-02-24T12:46:58.000Z"}],["script",{"type":"application/ld+json"},"{\\"@context\\":\\"https://schema.org\\",\\"@type\\":\\"Article\\",\\"headline\\":\\"\\",\\"image\\":[\\"\\"],\\"dateModified\\":\\"2025-02-24T12:46:58.000Z\\",\\"author\\":[{\\"@type\\":\\"Person\\",\\"name\\":\\"claroja\\",\\"url\\":\\"https://claroja.github.io\\"}]}"]]},"headers":[{"level":2,"title":"CPU","slug":"cpu","link":"#cpu","children":[{"level":3,"title":"CPU组成","slug":"cpu组成","link":"#cpu组成","children":[]},{"level":3,"title":"CPU结构","slug":"cpu结构","link":"#cpu结构","children":[]},{"level":3,"title":"嵌入式CPU分类","slug":"嵌入式cpu分类","link":"#嵌入式cpu分类","children":[]}]},{"level":2,"title":"层次化存储结构","slug":"层次化存储结构","link":"#层次化存储结构","children":[]},{"level":2,"title":"Cache","slug":"cache","link":"#cache","children":[]},{"level":2,"title":"主存编址","slug":"主存编址","link":"#主存编址","children":[]},{"level":2,"title":"磁盘管理","slug":"磁盘管理","link":"#磁盘管理","children":[]}],"git":{"createdTime":1740401218000,"updatedTime":1740401218000,"contributors":[{"name":"Claroja","email":"63183535@qq.com","commits":1}]},"readingTime":{"minutes":8.63,"words":2590},"filePathRelative":"3编程基础/8架构师/计算机组成结构.md","localizedDate":"2025年2月24日","excerpt":"<figure><figcaption>alt text</figcaption></figure>\\n<h2> CPU</h2>\\n<h3> CPU组成</h3>\\n<ol>\\n<li>运算器\\n<ol>\\n<li>算术逻辑单元 ALU：数据的算术运算和逻辑运算</li>\\n<li>累加寄存器 AC：通用寄存器，为 ALU 提供一个工作区，用于暂存数据</li>\\n<li>数据缓冲寄存器 DR：写内存时，暂存指令或数据</li>\\n<li>状态条件寄存器 PSW：存状态标志与控制标志（争议：也有将其归为控制器的）</li>\\n</ol>\\n</li>\\n<li>控制器\\n<ol>\\n<li>程序计数器 PC：存储指令地址</li>\\n<li>指令寄存器 IR：存储指令内容</li>\\n<li>指令译码器 ID：对指令中的操作码字段进行分析解释</li>\\n<li>时序部件：提供时序控制信号</li>\\n</ol>\\n</li>\\n</ol>","copyright":{"author":"王新宇"},"autoDesc":true}');export{e as data};
