// Seed: 235372359
module module_0 (
    input wand id_0,
    input uwire id_1,
    input supply0 id_2,
    output tri1 id_3,
    output tri id_4,
    input wor id_5,
    output tri1 id_6,
    output supply1 id_7,
    input supply0 id_8,
    output wire id_9,
    output tri0 id_10,
    input tri id_11,
    input wand id_12,
    input tri0 id_13,
    input uwire id_14,
    input tri0 id_15,
    input wor id_16
);
  tri0 id_18 = id_8;
  wire id_19;
  wire id_20, id_21;
  always
  `define pp_22 0
endmodule
module module_1 (
    output logic id_0,
    output tri0  id_1,
    input  logic id_2,
    output wand  id_3,
    input  wand  id_4
);
  always id_1 = 1;
  assign id_0 = id_2;
  initial
    @(posedge 1 or 1 or negedge id_2) begin
      id_0 <= id_2 | (id_2);
    end
  module_0(
      id_4,
      id_4,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_1,
      id_4,
      id_1,
      id_1,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  tri0 id_6;
  tri0 id_7 = id_6;
  assign id_7 = 1'b0;
endmodule
