// Seed: 2356843707
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input tri id_2,
    input supply1 id_3,
    input uwire id_4,
    input tri0 id_5,
    output tri0 id_6,
    input tri0 id_7,
    output tri0 id_8,
    input tri0 id_9,
    input wand id_10,
    input tri1 id_11,
    output tri0 id_12,
    input wor id_13
    , id_18,
    input uwire id_14,
    output wand id_15,
    input tri1 id_16#(
        .id_19(""),
        .id_20(1 - 1)
    )
);
  always @(posedge -1'b0, posedge 1) begin : LABEL_0
    cover (id_20);
  end
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_18
  );
endmodule
