Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/hamza/VHDL/regshifter/reg_shifter/shifting_register_tb_isim_beh.exe -prj /home/hamza/VHDL/regshifter/reg_shifter/shifting_register_tb_beh.prj work.shifting_register_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/hamza/VHDL/regshifter/reg_shifter/reg_shifter.vhd" into library work
Parsing VHDL file "/home/hamza/VHDL/regshifter/reg_shifter/shifting_registertb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 86984 KB
Fuse CPU Usage: 790 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity shifting_register [shifting_register_default]
Compiling architecture behavior of entity shifting_register_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable /home/hamza/VHDL/regshifter/reg_shifter/shifting_register_tb_isim_beh.exe
Fuse Memory Usage: 1182832 KB
Fuse CPU Usage: 840 ms
GCC CPU Usage: 120 ms
