cocci_test_suite() {
	phm_ppt_v1_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 947 */;
	struct pp_atomctrl_internal_ss_info cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 902 */;
	struct pp_atomctrl_clock_dividers_vi cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 861 */;
	const struct smu7_hwmgr *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 860 */;
	struct smu7_hwmgr *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 860 */;
	const struct SMU73_Discrete_GraphicsLevel cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 86 */[8];
	struct SMU73_Discrete_GraphicsLevel *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 858 */;
	struct SMU73_Discrete_Ulv *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 798 */;
	const struct fiji_pt_defaults cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 79 */[POWERTUNE_DEFAULT_SET_MAX];
	struct phm_ppt_v1_voltage_lookup_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 764 */;
	const uint8_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 76 */[2][6];
	struct SMU73_Discrete_PmFuses cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 748 */;
	const uint32_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 69 */[2][4][4];
	const uint16_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 63 */[2][4];
	struct pp_advance_fan_control_parameters *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 497 */;
	struct phm_cac_tdp_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 496 */;
	SMU73_Discrete_DpmTable *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 492 */;
	const struct fiji_pt_defaults *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 490 */;
	void cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 469 */;
	uint16_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 359 */;
	uint32_t *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 356 */;
	struct phm_ppt_v1_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 355 */;
	struct fiji_smumgr cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 339 */;
	const struct pp_smumgr_func cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 2645 */;
	struct pp_hwmgr *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 261 */;
	int cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 261 */;
	struct profile_mode_setting *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 2555 */;
	void *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 2550 */;
	bool cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 2542 */;
	SMU73_Discrete_DpmTable cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 2330 */;
	struct amdgpu_device *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 2205 */;
	uint64_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 2143 */;
	SMU73_Discrete_FanTable cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 2137 */;
	uint8_t *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 2112 */;
	struct smu7_smumgr *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 203 */;
	struct pp_atomctrl_gpio_pin_assignment cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 1932 */;
	struct SMU73_Discrete_DpmTable *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 1930 */;
	struct phm_ppt_v1_information *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 1928 */;
	u32 cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 1898 */;
	pp_atomctrl_voltage_table cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 1896 */;
	struct fiji_smumgr *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 1869 */;
	struct SMU73_Discrete_MCArbDramTimingTable cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 1533 */;
	ULONG cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 1504 */;
	struct SMU73_Discrete_MCArbDramTimingTableEntry *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 1499 */;
	int32_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 1498 */;
	struct phm_ppt_v1_mm_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 1469 */;
	SMIO_Pattern cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 1308 */;
	SMIO_Pattern *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 1276 */;
	uint8_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 1159 */;
	struct pp_atomctrl_memory_clock_param cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 1149 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 1147 */;
	struct SMU73_Discrete_MemoryLevel *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 1147 */;
	struct SMU73_Discrete_GraphicsLevel cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 1016 */;
	struct phm_ppt_v1_pcie_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 1011 */;
	struct smu7_dpm_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c 1008 */;
}
