initSidebarItems({"mod":[["alu","Arithmetic logic unit."],["ca_simulator","Cycle accurate 5-stage pipelining RISC-V 32I simulator."],["consts","Global constants"],["hazards","Data hazard detection."],["ia_simulator","Single cycle instruction accurate RISC-V 32I simulator."],["immediates","Sign extend immediate value."],["instruction","Instruction decode stage."],["memory","Harvard architecture (separate instruction and data) memory interface."],["pipeline","Pipeline definition."],["register","32-bit register and RV32I register file."],["stages","5-stage instruction execution."]]});