{
  "questions": [
    {
      "question": "What is the primary purpose of a multiplexer (MUX) in digital circuit design?",
      "options": [
        "Select one of several input signals and route it to a single output.",
        "Perform arithmetic operations like addition or subtraction.",
        "Store a single bit of data for an extended period.",
        "Generate clock pulses for synchronous circuits.",
        "Convert analog signals to digital signals."
      ],
      "correct": 0
    },
    {
      "question": "In a pipelined processor, what is the fundamental purpose of dividing an instruction's execution into multiple stages?",
      "options": [
        "To simplify the design of individual functional units within the CPU.",
        "To reduce the overall power consumption of the processor.",
        "To increase the instruction throughput by allowing multiple instructions to be in progress simultaneously.",
        "To ensure that all instructions complete execution in a single clock cycle.",
        "To make the processor compatible with different memory technologies."
      ],
      "correct": 2
    },
    {
      "question": "What is the primary goal of Clock Tree Synthesis (CTS) during the physical design phase of an integrated circuit?",
      "options": [
        "To generate all necessary power and ground connections for the chip.",
        "To optimize the placement of logic gates for minimal area.",
        "To distribute the clock signal throughout the chip with minimal skew and delay.",
        "To verify the functional correctness of the synthesized netlist.",
        "To convert the RTL design into a gate-level netlist."
      ],
      "correct": 2
    },
    {
      "question": "What is the main architectural challenge addressed by implementing a Non-Uniform Memory Access (NUMA) architecture in multi-processor systems?",
      "options": [
        "Reducing the thermal design power (TDP) of individual CPU cores.",
        "Minimizing the latency variations when processors access memory in large-scale shared-memory systems.",
        "Simplifying the Instruction Set Architecture (ISA) for better compiler efficiency.",
        "Enabling virtual memory paging for larger address spaces.",
        "Improving the performance of single-threaded applications."
      ],
      "correct": 1
    },
    {
      "question": "Which type of simulation primarily verifies the logical behavior and functional correctness of a digital circuit design using abstract models (e.g., Register-Transfer Level), before detailed timing or physical characteristics are known?",
      "options": [
        "Electrical Simulation",
        "Functional Simulation",
        "Thermal Simulation",
        "Gate-Level Simulation",
        "Analog Simulation"
      ],
      "correct": 1
    }
  ]
}