
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.072425                       # Number of seconds simulated
sim_ticks                                 72424778000                       # Number of ticks simulated
final_tick                                72424778000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  64541                       # Simulator instruction rate (inst/s)
host_op_rate                                   106086                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              377284104                       # Simulator tick rate (ticks/s)
host_mem_usage                                 666504                       # Number of bytes of host memory used
host_seconds                                   191.96                       # Real time elapsed on the host
sim_insts                                    12389450                       # Number of instructions simulated
sim_ops                                      20364678                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  72424778000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           76544                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data        46811904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            46888448                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        76544                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          76544                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks     45717120                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total         45717120                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1196                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           731436                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               732632                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks        714330                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              714330                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1056876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          646352054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              647408930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1056876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1056876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       631235901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             631235901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       631235901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1056876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         646352054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1278644831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples    714330.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1196.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    731394.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.001251112500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         44172                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         44172                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              2094583                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              672020                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       732632                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      714330                       # Number of write requests accepted
system.mem_ctrl.readBursts                     732632                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    714330                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                46885760                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     2688                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                 45715840                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 46888448                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              45717120                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                      42                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              42561                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              42060                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              42187                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              42022                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              41880                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              41970                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              47817                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              48235                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              47996                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              47851                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             48115                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             48087                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             47760                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             47874                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             48107                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             48068                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0              41449                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1              40933                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2              41054                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3              41008                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4              40895                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5              40980                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6              46561                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7              47037                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8              46794                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9              46657                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10             46962                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11             46875                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12             46609                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13             46702                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14             46929                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15             46865                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    72424664000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 732632                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                714330                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   500533                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                   232046                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                    3371                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                    3885                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   21076                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   44533                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   44430                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   44951                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   45040                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   44994                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   44896                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   44937                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   44692                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   49068                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   47210                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   46908                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   47855                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   47505                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   44262                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   44641                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                      61                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       239463                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     386.697770                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    223.169955                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    376.042531                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         73531     30.71%     30.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        57842     24.15%     54.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383        19290      8.06%     62.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511        12150      5.07%     67.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639         9448      3.95%     71.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767         8143      3.40%     75.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895         6765      2.83%     78.16% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023         5963      2.49%     80.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151        46331     19.35%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        239463                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples        44172                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       16.394005                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      16.195967                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      20.256640                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255          44166     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          44172                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        44172                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.171104                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.161741                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.570509                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16             40327     91.30%     91.30% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17               429      0.97%     92.27% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              3165      7.17%     99.43% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19               205      0.46%     99.90% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20                46      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          44172                       # Writes before turning the bus around for reads
system.mem_ctrl.masterReadBytes::.cpu.inst        76544                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data     46809216                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks     45715840                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1056875.866433446296                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 646314939.342996716499                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 631218227.551902294159                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1196                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       731436                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks       714330                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     37292750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data  28826464000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 1685354164000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     31181.23                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     39410.78                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   2359349.55                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                   15127694250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat              28863756750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                  3662950000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      20649.61                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 39399.61                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        647.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                        631.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     647.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     631.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          9.99                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      5.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     4.93                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.37                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.19                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                    663681                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                   543749                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  90.59                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 76.12                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       50052.91                       # Average gap between requests
system.mem_ctrl.pageHitRate                     83.45                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                 813817200                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                 432538920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy               2489946480                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy              1774366740                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          4456140000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy           11385372090                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy             262169760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy      10883850750                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy       2738359680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        4218928560                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             39464933070                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             544.909272                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           46753164000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE     346594750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF     1885000000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   15753756000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   7131226500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT    23439954000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  23868246750                       # Time in different power states
system.mem_ctrl_1.actEnergy                 895998600                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                 476223165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy               2740746120                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy              1954331460                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          4543418880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy           11460679350                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy             247056480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy      11957282730                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy       2194929120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        3881687340                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             40362794175                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             557.306426                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           46624396750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE     285592000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF     1921920000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   14686891250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   5716249750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT    23592480000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN  26221645000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  72424778000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                      79                       # Number of BP lookups
system.cpu.branchPred.condPredicted                79                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                31                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                   45                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              45                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               45                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           16                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  72424778000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      171118                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2208816                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2122                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         41005                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  72424778000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  72424778000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     6902207                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            90                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     72424778000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         72424778                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    12389450                       # Number of instructions committed
system.cpu.committedOps                      20364678                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                      10414314                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               5.845681                       # CPI: cycles per instruction
system.cpu.ipc                               0.171066                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                1498      0.01%      0.01% # Class of committed instruction
system.cpu.op_class_0::IntAlu                16488741     80.97%     80.97% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1015      0.00%     80.98% # Class of committed instruction
system.cpu.op_class_0::IntDiv                    1142      0.01%     80.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                    29      0.00%     80.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     80.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     80.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     80.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     80.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     80.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     80.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     80.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 500322      2.46%     83.44% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     83.44% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 125493      0.62%     84.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     84.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                 125754      0.62%     84.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                750531      3.69%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdShift                  183      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::MemRead                  35572      0.17%     88.54% # Class of committed instruction
system.cpu.op_class_0::MemWrite               2208198     10.84%     99.38% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            125810      0.62%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              384      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 20364678                       # Class of committed instruction
system.cpu.tickCycles                        39057270                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                        33367508                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions                 83                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  72424778000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.847097                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2166901                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            784080                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.763622                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            226000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.847097                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999403                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999403                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5539914                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5539914                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  72424778000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       150999                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          150999                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1231822                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1231822                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1382821                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1382821                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1382821                       # number of overall hits
system.cpu.dcache.overall_hits::total         1382821                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        18336                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18336                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       976760                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       976760                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       995096                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         995096                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       995096                       # number of overall misses
system.cpu.dcache.overall_misses::total        995096                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1989793000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1989793000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 104805009000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 104805009000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data 106794802000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 106794802000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 106794802000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 106794802000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       169335                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       169335                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2208582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2208582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2377917                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2377917                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2377917                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2377917                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.108282                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.108282                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.442257                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.442257                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.418474                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.418474                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.418474                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.418474                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 108518.379145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 108518.379145                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 107298.629141                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 107298.629141                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 107321.104697                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 107321.104697                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 107321.104697                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 107321.104697                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       766552                       # number of writebacks
system.cpu.dcache.writebacks::total            766552                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           35                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       210981                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       210981                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       211016                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       211016                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       211016                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       211016                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18301                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18301                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       765779                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       765779                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       784080                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       784080                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       784080                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       784080                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1950857000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1950857000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  82730119000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  82730119000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  84680976000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  84680976000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  84680976000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  84680976000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.108076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.108076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.346729                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.346729                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.329734                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.329734                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.329734                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.329734                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 106598.382602                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 106598.382602                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 108033.935378                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108033.935378                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 108000.428528                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 108000.428528                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 108000.428528                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 108000.428528                       # average overall mshr miss latency
system.cpu.dcache.replacements                 783824                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  72424778000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.913520                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6902206                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1424                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4847.054775                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.913520                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999662                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999662                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13805838                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13805838                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  72424778000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      6900782                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6900782                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      6900782                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6900782                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6900782                       # number of overall hits
system.cpu.icache.overall_hits::total         6900782                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1425                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1425                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1425                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1425                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1425                       # number of overall misses
system.cpu.icache.overall_misses::total          1425                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    134491000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    134491000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    134491000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    134491000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    134491000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    134491000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6902207                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6902207                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      6902207                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6902207                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6902207                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6902207                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000206                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000206                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000206                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000206                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000206                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000206                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94379.649123                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94379.649123                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94379.649123                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94379.649123                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94379.649123                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94379.649123                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1425                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1425                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1425                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1425                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1425                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1425                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    131643000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    131643000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    131643000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    131643000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    131643000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    131643000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000206                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000206                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000206                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000206                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92381.052632                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92381.052632                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92381.052632                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92381.052632                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92381.052632                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92381.052632                       # average overall mshr miss latency
system.cpu.icache.replacements                   1168                       # number of replacements
system.l2bus.snoop_filter.tot_requests        1570497                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests       784994                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              262                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          262                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  72424778000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               19725                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty       1480882                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             32646                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq             765779                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp            765779                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          19726                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         4017                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2351984                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 2356001                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        91136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     99240448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 99331584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                            728536                       # Total snoops (count)
system.l2bus.snoopTraffic                    45717120                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples            1514041                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000179                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.013378                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                  1513770     99.98%     99.98% # Request fanout histogram
system.l2bus.snoop_fanout::1                      271      0.02%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total              1514041                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy           3103601000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                4.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4272000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy          2352240000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               3.2                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  72424778000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4071.343461                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1570287                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               732632                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.143350                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                87000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst    18.560785                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  4052.782676                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.004531                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.989449                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.993980                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          469                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2308                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1229                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             13296552                       # Number of tag accesses
system.l2cache.tags.data_accesses            13296552                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  72424778000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks       766552                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       766552                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data        51463                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            51463                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          228                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         1181                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1409                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             228                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           52644                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               52872                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            228                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          52644                       # number of overall hits
system.l2cache.overall_hits::total              52872                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data       714316                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         714316                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1197                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        17120                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        18317                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1197                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        731436                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            732633                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1197                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       731436                       # number of overall misses
system.l2cache.overall_misses::total           732633                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  79093982000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  79093982000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    122570000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   1871119000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   1993689000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    122570000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  80965101000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  81087671000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    122570000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  80965101000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  81087671000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks       766552                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       766552                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data       765779                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       765779                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1425                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        18301                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        19726                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         1425                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       784080                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          785505                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1425                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       784080                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         785505                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.932797                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.932797                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.840000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.935468                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.928571                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.840000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.932859                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.932690                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.840000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.932859                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.932690                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 110726.879980                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 110726.879980                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 102397.660819                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 109294.334112                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 108843.642518                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 102397.660819                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 110693.349794                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 110679.796023                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 102397.660819                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 110693.349794                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 110679.796023                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         714330                       # number of writebacks
system.l2cache.writebacks::total               714330                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::.writebacks          202                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          202                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu.data       714316                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       714316                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1197                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        17120                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        18317                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1197                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       731436                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       732633                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1197                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       731436                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       732633                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  64807662000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  64807662000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     98650000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   1528719000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   1627369000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     98650000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  66336381000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  66435031000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     98650000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  66336381000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  66435031000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.932797                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.932797                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.840000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.935468                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.840000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.932859                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.932690                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.840000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.932859                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.932690                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 90726.879980                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 90726.879980                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 82414.369256                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89294.334112                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 88844.734400                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 82414.369256                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 90693.349794                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 90679.823322                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 82414.369256                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 90693.349794                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 90679.823322                       # average overall mshr miss latency
system.l2cache.replacements                    728536                       # number of replacements
system.membus.snoop_filter.tot_requests       1461108                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       728479                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  72424778000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18316                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       714330                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14146                       # Transaction distribution
system.membus.trans_dist::ReadExReq            714316                       # Transaction distribution
system.membus.trans_dist::ReadExResp           714316                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18316                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port      2193740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total      2193740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2193740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port     92605568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total     92605568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                92605568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            732632                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  732632    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              732632                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4318428000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy         3808146000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              5.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
