

================================================================
== Vitis HLS Report for 'instrument_34u_16u_1u_1u_ap_uint_392_ap_uint_8_s'
================================================================
* Date:           Wed Aug  7 11:37:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_instrwrap
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versal
* Target device:  xcvm1802-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.351 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        2|        2|  6.600 ns|  6.600 ns|    1|    1|  yes(flp)|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.35>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cfg, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.84ns)   --->   "%p_Val2_s = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %cfg"   --->   Operation 5 'read' 'p_Val2_s' <Predicate = true> <Delay = 0.84> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%timestamps = alloca i64 1" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:126]   --->   Operation 6 'alloca' 'timestamps' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 82 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 34> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i392 %finnix0, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i392 %finnix0, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i392 %finnix0, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %finnox0, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %finnox0, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %finnox0, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = trunc i32 %p_Val2_s"   --->   Operation 13 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i392 %finnix0, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %finnox0, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_11"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_34 = specchannel i32 @_ssdm_op_SpecChannel, void @timestamps_str, i32 1, void @p_str, void @p_str, i32 34, i32 34, i32 %timestamps, i32 %timestamps"   --->   Operation 17 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %timestamps, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specreset_ln125 = specreset void @_ssdm_op_SpecReset, i32 %cnt_clk_V, i64 1, void @empty_11" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:125]   --->   Operation 19 'specreset' 'specreset_ln125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specreset_ln130 = specreset void @_ssdm_op_SpecReset, i1 %timestamp_ovf, i64 1, void @empty_11" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:130]   --->   Operation 20 'specreset' 'specreset_ln130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specreset_ln131 = specreset void @_ssdm_op_SpecReset, i1 %timestamp_unf, i64 1, void @empty_11" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:131]   --->   Operation 21 'specreset' 'specreset_ln131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specreset_ln137 = specreset void @_ssdm_op_SpecReset, i5 %icnt_V, i64 1, void @empty_11" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:137]   --->   Operation 22 'specreset' 'specreset_ln137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specreset_ln138 = specreset void @_ssdm_op_SpecReset, i400 %lfsr_V, i64 0, void @empty_11" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:138]   --->   Operation 23 'specreset' 'specreset_ln138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i392P0A, i392 %finnix0, i32 1" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:139]   --->   Operation 24 'nbwritereq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 392> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%cnt_clk_V_load = load i32 %cnt_clk_V" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:162]   --->   Operation 25 'load' 'cnt_clk_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%timestamp_ovf_load = load i1 %timestamp_ovf" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:162]   --->   Operation 26 'load' 'timestamp_ovf_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.33ns)   --->   "%br_ln139 = br i1 %tmp_i, void %if.end43.i, void %if.then.i" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:139]   --->   Operation 27 'br' 'br_ln139' <Predicate = true> <Delay = 0.33>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%icnt_V_load = load i5 %icnt_V"   --->   Operation 28 'load' 'icnt_V_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.47ns)   --->   "%first = icmp_eq  i5 %icnt_V_load, i5 0"   --->   Operation 29 'icmp' 'first' <Predicate = (tmp_i)> <Delay = 0.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i400 %lfsr_V"   --->   Operation 30 'load' 'p_Val2_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_1 = trunc i400 %p_Val2_1" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:143]   --->   Operation 31 'trunc' 'p_Result_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %first, void %if.then32.i, void %if.then8.i" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:143]   --->   Operation 32 'br' 'br_ln143' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_25)   --->   "%lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 1, i32 15"   --->   Operation 33 'partselect' 'lshr_ln' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_25)   --->   "%zext_ln368 = zext i15 %lshr_ln"   --->   Operation 34 'zext' 'zext_ln368' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_25)   --->   "%select_ln368 = select i1 %p_Result_1, i16 0, i16 34821"   --->   Operation 35 'select' 'select_ln368' <Predicate = (tmp_i & !first)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.46ns) (out node of the LUT)   --->   "%xor_ln368_25 = xor i16 %zext_ln368, i16 %select_ln368"   --->   Operation 36 'xor' 'xor_ln368_25' <Predicate = (tmp_i & !first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_26)   --->   "%lshr_ln368_1 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 17, i32 31"   --->   Operation 37 'partselect' 'lshr_ln368_1' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_26)   --->   "%zext_ln368_1 = zext i15 %lshr_ln368_1"   --->   Operation 38 'zext' 'zext_ln368_1' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_26)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 16"   --->   Operation 39 'bitselect' 'p_Result_2' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_26)   --->   "%select_ln368_1 = select i1 %p_Result_2, i16 0, i16 34821"   --->   Operation 40 'select' 'select_ln368_1' <Predicate = (tmp_i & !first)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.46ns) (out node of the LUT)   --->   "%xor_ln368_26 = xor i16 %select_ln368_1, i16 %zext_ln368_1"   --->   Operation 41 'xor' 'xor_ln368_26' <Predicate = (tmp_i & !first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_27)   --->   "%lshr_ln368_2 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 33, i32 47"   --->   Operation 42 'partselect' 'lshr_ln368_2' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_27)   --->   "%zext_ln368_2 = zext i15 %lshr_ln368_2"   --->   Operation 43 'zext' 'zext_ln368_2' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_27)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 32"   --->   Operation 44 'bitselect' 'p_Result_3' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_27)   --->   "%select_ln368_2 = select i1 %p_Result_3, i16 0, i16 34821"   --->   Operation 45 'select' 'select_ln368_2' <Predicate = (tmp_i & !first)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.46ns) (out node of the LUT)   --->   "%xor_ln368_27 = xor i16 %select_ln368_2, i16 %zext_ln368_2"   --->   Operation 46 'xor' 'xor_ln368_27' <Predicate = (tmp_i & !first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_28)   --->   "%lshr_ln368_3 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 49, i32 63"   --->   Operation 47 'partselect' 'lshr_ln368_3' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_28)   --->   "%zext_ln368_3 = zext i15 %lshr_ln368_3"   --->   Operation 48 'zext' 'zext_ln368_3' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_28)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 48"   --->   Operation 49 'bitselect' 'p_Result_4' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_28)   --->   "%select_ln368_3 = select i1 %p_Result_4, i16 0, i16 34821"   --->   Operation 50 'select' 'select_ln368_3' <Predicate = (tmp_i & !first)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.46ns) (out node of the LUT)   --->   "%xor_ln368_28 = xor i16 %select_ln368_3, i16 %zext_ln368_3"   --->   Operation 51 'xor' 'xor_ln368_28' <Predicate = (tmp_i & !first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_29)   --->   "%lshr_ln368_4 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 65, i32 79"   --->   Operation 52 'partselect' 'lshr_ln368_4' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_29)   --->   "%zext_ln368_4 = zext i15 %lshr_ln368_4"   --->   Operation 53 'zext' 'zext_ln368_4' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_29)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 64"   --->   Operation 54 'bitselect' 'p_Result_5' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_29)   --->   "%select_ln368_4 = select i1 %p_Result_5, i16 0, i16 34821"   --->   Operation 55 'select' 'select_ln368_4' <Predicate = (tmp_i & !first)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.46ns) (out node of the LUT)   --->   "%xor_ln368_29 = xor i16 %select_ln368_4, i16 %zext_ln368_4"   --->   Operation 56 'xor' 'xor_ln368_29' <Predicate = (tmp_i & !first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_30)   --->   "%lshr_ln368_5 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 81, i32 95"   --->   Operation 57 'partselect' 'lshr_ln368_5' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_30)   --->   "%zext_ln368_5 = zext i15 %lshr_ln368_5"   --->   Operation 58 'zext' 'zext_ln368_5' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_30)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 80"   --->   Operation 59 'bitselect' 'p_Result_6' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_30)   --->   "%select_ln368_5 = select i1 %p_Result_6, i16 0, i16 34821"   --->   Operation 60 'select' 'select_ln368_5' <Predicate = (tmp_i & !first)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.46ns) (out node of the LUT)   --->   "%xor_ln368_30 = xor i16 %select_ln368_5, i16 %zext_ln368_5"   --->   Operation 61 'xor' 'xor_ln368_30' <Predicate = (tmp_i & !first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_31)   --->   "%lshr_ln368_6 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 97, i32 111"   --->   Operation 62 'partselect' 'lshr_ln368_6' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_31)   --->   "%zext_ln368_6 = zext i15 %lshr_ln368_6"   --->   Operation 63 'zext' 'zext_ln368_6' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_31)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 96"   --->   Operation 64 'bitselect' 'p_Result_7' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_31)   --->   "%select_ln368_6 = select i1 %p_Result_7, i16 0, i16 34821"   --->   Operation 65 'select' 'select_ln368_6' <Predicate = (tmp_i & !first)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.46ns) (out node of the LUT)   --->   "%xor_ln368_31 = xor i16 %select_ln368_6, i16 %zext_ln368_6"   --->   Operation 66 'xor' 'xor_ln368_31' <Predicate = (tmp_i & !first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_32)   --->   "%lshr_ln368_7 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 113, i32 127"   --->   Operation 67 'partselect' 'lshr_ln368_7' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_32)   --->   "%zext_ln368_7 = zext i15 %lshr_ln368_7"   --->   Operation 68 'zext' 'zext_ln368_7' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_32)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 112"   --->   Operation 69 'bitselect' 'p_Result_8' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_32)   --->   "%select_ln368_7 = select i1 %p_Result_8, i16 0, i16 34821"   --->   Operation 70 'select' 'select_ln368_7' <Predicate = (tmp_i & !first)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.46ns) (out node of the LUT)   --->   "%xor_ln368_32 = xor i16 %select_ln368_7, i16 %zext_ln368_7"   --->   Operation 71 'xor' 'xor_ln368_32' <Predicate = (tmp_i & !first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_33)   --->   "%lshr_ln368_8 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 129, i32 143"   --->   Operation 72 'partselect' 'lshr_ln368_8' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_33)   --->   "%zext_ln368_8 = zext i15 %lshr_ln368_8"   --->   Operation 73 'zext' 'zext_ln368_8' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_33)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 128"   --->   Operation 74 'bitselect' 'p_Result_9' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_33)   --->   "%select_ln368_8 = select i1 %p_Result_9, i16 0, i16 34821"   --->   Operation 75 'select' 'select_ln368_8' <Predicate = (tmp_i & !first)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.46ns) (out node of the LUT)   --->   "%xor_ln368_33 = xor i16 %select_ln368_8, i16 %zext_ln368_8"   --->   Operation 76 'xor' 'xor_ln368_33' <Predicate = (tmp_i & !first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_34)   --->   "%lshr_ln368_9 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 145, i32 159"   --->   Operation 77 'partselect' 'lshr_ln368_9' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_34)   --->   "%zext_ln368_9 = zext i15 %lshr_ln368_9"   --->   Operation 78 'zext' 'zext_ln368_9' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_34)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 144"   --->   Operation 79 'bitselect' 'p_Result_10' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_34)   --->   "%select_ln368_9 = select i1 %p_Result_10, i16 0, i16 34821"   --->   Operation 80 'select' 'select_ln368_9' <Predicate = (tmp_i & !first)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.46ns) (out node of the LUT)   --->   "%xor_ln368_34 = xor i16 %select_ln368_9, i16 %zext_ln368_9"   --->   Operation 81 'xor' 'xor_ln368_34' <Predicate = (tmp_i & !first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_35)   --->   "%lshr_ln368_s = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 161, i32 175"   --->   Operation 82 'partselect' 'lshr_ln368_s' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_35)   --->   "%zext_ln368_10 = zext i15 %lshr_ln368_s"   --->   Operation 83 'zext' 'zext_ln368_10' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_35)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 160"   --->   Operation 84 'bitselect' 'p_Result_11' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_35)   --->   "%select_ln368_10 = select i1 %p_Result_11, i16 0, i16 34821"   --->   Operation 85 'select' 'select_ln368_10' <Predicate = (tmp_i & !first)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.46ns) (out node of the LUT)   --->   "%xor_ln368_35 = xor i16 %select_ln368_10, i16 %zext_ln368_10"   --->   Operation 86 'xor' 'xor_ln368_35' <Predicate = (tmp_i & !first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_36)   --->   "%lshr_ln368_10 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 177, i32 191"   --->   Operation 87 'partselect' 'lshr_ln368_10' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_36)   --->   "%zext_ln368_11 = zext i15 %lshr_ln368_10"   --->   Operation 88 'zext' 'zext_ln368_11' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_36)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 176"   --->   Operation 89 'bitselect' 'p_Result_12' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_36)   --->   "%select_ln368_11 = select i1 %p_Result_12, i16 0, i16 34821"   --->   Operation 90 'select' 'select_ln368_11' <Predicate = (tmp_i & !first)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.46ns) (out node of the LUT)   --->   "%xor_ln368_36 = xor i16 %select_ln368_11, i16 %zext_ln368_11"   --->   Operation 91 'xor' 'xor_ln368_36' <Predicate = (tmp_i & !first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_37)   --->   "%lshr_ln368_11 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 193, i32 207"   --->   Operation 92 'partselect' 'lshr_ln368_11' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_37)   --->   "%zext_ln368_12 = zext i15 %lshr_ln368_11"   --->   Operation 93 'zext' 'zext_ln368_12' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_37)   --->   "%p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 192"   --->   Operation 94 'bitselect' 'p_Result_13' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_37)   --->   "%select_ln368_12 = select i1 %p_Result_13, i16 0, i16 34821"   --->   Operation 95 'select' 'select_ln368_12' <Predicate = (tmp_i & !first)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.46ns) (out node of the LUT)   --->   "%xor_ln368_37 = xor i16 %select_ln368_12, i16 %zext_ln368_12"   --->   Operation 96 'xor' 'xor_ln368_37' <Predicate = (tmp_i & !first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_38)   --->   "%lshr_ln368_12 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 209, i32 223"   --->   Operation 97 'partselect' 'lshr_ln368_12' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_38)   --->   "%zext_ln368_13 = zext i15 %lshr_ln368_12"   --->   Operation 98 'zext' 'zext_ln368_13' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_38)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 208"   --->   Operation 99 'bitselect' 'p_Result_14' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_38)   --->   "%select_ln368_13 = select i1 %p_Result_14, i16 0, i16 34821"   --->   Operation 100 'select' 'select_ln368_13' <Predicate = (tmp_i & !first)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.46ns) (out node of the LUT)   --->   "%xor_ln368_38 = xor i16 %select_ln368_13, i16 %zext_ln368_13"   --->   Operation 101 'xor' 'xor_ln368_38' <Predicate = (tmp_i & !first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_39)   --->   "%lshr_ln368_13 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 225, i32 239"   --->   Operation 102 'partselect' 'lshr_ln368_13' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_39)   --->   "%zext_ln368_14 = zext i15 %lshr_ln368_13"   --->   Operation 103 'zext' 'zext_ln368_14' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_39)   --->   "%p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 224"   --->   Operation 104 'bitselect' 'p_Result_15' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_39)   --->   "%select_ln368_14 = select i1 %p_Result_15, i16 0, i16 34821"   --->   Operation 105 'select' 'select_ln368_14' <Predicate = (tmp_i & !first)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.46ns) (out node of the LUT)   --->   "%xor_ln368_39 = xor i16 %select_ln368_14, i16 %zext_ln368_14"   --->   Operation 106 'xor' 'xor_ln368_39' <Predicate = (tmp_i & !first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_40)   --->   "%lshr_ln368_14 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 241, i32 255"   --->   Operation 107 'partselect' 'lshr_ln368_14' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_40)   --->   "%zext_ln368_15 = zext i15 %lshr_ln368_14"   --->   Operation 108 'zext' 'zext_ln368_15' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_40)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 240"   --->   Operation 109 'bitselect' 'p_Result_16' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_40)   --->   "%select_ln368_15 = select i1 %p_Result_16, i16 0, i16 34821"   --->   Operation 110 'select' 'select_ln368_15' <Predicate = (tmp_i & !first)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.46ns) (out node of the LUT)   --->   "%xor_ln368_40 = xor i16 %select_ln368_15, i16 %zext_ln368_15"   --->   Operation 111 'xor' 'xor_ln368_40' <Predicate = (tmp_i & !first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_41)   --->   "%lshr_ln368_15 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 257, i32 271"   --->   Operation 112 'partselect' 'lshr_ln368_15' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_41)   --->   "%zext_ln368_16 = zext i15 %lshr_ln368_15"   --->   Operation 113 'zext' 'zext_ln368_16' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_41)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 256"   --->   Operation 114 'bitselect' 'p_Result_17' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_41)   --->   "%select_ln368_16 = select i1 %p_Result_17, i16 0, i16 34821"   --->   Operation 115 'select' 'select_ln368_16' <Predicate = (tmp_i & !first)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.46ns) (out node of the LUT)   --->   "%xor_ln368_41 = xor i16 %select_ln368_16, i16 %zext_ln368_16"   --->   Operation 116 'xor' 'xor_ln368_41' <Predicate = (tmp_i & !first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_42)   --->   "%lshr_ln368_16 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 273, i32 287"   --->   Operation 117 'partselect' 'lshr_ln368_16' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_42)   --->   "%zext_ln368_17 = zext i15 %lshr_ln368_16"   --->   Operation 118 'zext' 'zext_ln368_17' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_42)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 272"   --->   Operation 119 'bitselect' 'p_Result_18' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_42)   --->   "%select_ln368_17 = select i1 %p_Result_18, i16 0, i16 34821"   --->   Operation 120 'select' 'select_ln368_17' <Predicate = (tmp_i & !first)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.46ns) (out node of the LUT)   --->   "%xor_ln368_42 = xor i16 %select_ln368_17, i16 %zext_ln368_17"   --->   Operation 121 'xor' 'xor_ln368_42' <Predicate = (tmp_i & !first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_43)   --->   "%lshr_ln368_17 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 289, i32 303"   --->   Operation 122 'partselect' 'lshr_ln368_17' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_43)   --->   "%zext_ln368_18 = zext i15 %lshr_ln368_17"   --->   Operation 123 'zext' 'zext_ln368_18' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_43)   --->   "%p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 288"   --->   Operation 124 'bitselect' 'p_Result_19' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_43)   --->   "%select_ln368_18 = select i1 %p_Result_19, i16 0, i16 34821"   --->   Operation 125 'select' 'select_ln368_18' <Predicate = (tmp_i & !first)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.46ns) (out node of the LUT)   --->   "%xor_ln368_43 = xor i16 %select_ln368_18, i16 %zext_ln368_18"   --->   Operation 126 'xor' 'xor_ln368_43' <Predicate = (tmp_i & !first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_44)   --->   "%lshr_ln368_18 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 305, i32 319"   --->   Operation 127 'partselect' 'lshr_ln368_18' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_44)   --->   "%zext_ln368_19 = zext i15 %lshr_ln368_18"   --->   Operation 128 'zext' 'zext_ln368_19' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_44)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 304"   --->   Operation 129 'bitselect' 'p_Result_20' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_44)   --->   "%select_ln368_19 = select i1 %p_Result_20, i16 0, i16 34821"   --->   Operation 130 'select' 'select_ln368_19' <Predicate = (tmp_i & !first)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.46ns) (out node of the LUT)   --->   "%xor_ln368_44 = xor i16 %select_ln368_19, i16 %zext_ln368_19"   --->   Operation 131 'xor' 'xor_ln368_44' <Predicate = (tmp_i & !first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_45)   --->   "%lshr_ln368_19 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 321, i32 335"   --->   Operation 132 'partselect' 'lshr_ln368_19' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_45)   --->   "%zext_ln368_20 = zext i15 %lshr_ln368_19"   --->   Operation 133 'zext' 'zext_ln368_20' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_45)   --->   "%p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 320"   --->   Operation 134 'bitselect' 'p_Result_21' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_45)   --->   "%select_ln368_20 = select i1 %p_Result_21, i16 0, i16 34821"   --->   Operation 135 'select' 'select_ln368_20' <Predicate = (tmp_i & !first)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.46ns) (out node of the LUT)   --->   "%xor_ln368_45 = xor i16 %select_ln368_20, i16 %zext_ln368_20"   --->   Operation 136 'xor' 'xor_ln368_45' <Predicate = (tmp_i & !first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_46)   --->   "%lshr_ln368_20 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 337, i32 351"   --->   Operation 137 'partselect' 'lshr_ln368_20' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_46)   --->   "%zext_ln368_21 = zext i15 %lshr_ln368_20"   --->   Operation 138 'zext' 'zext_ln368_21' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_46)   --->   "%p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 336"   --->   Operation 139 'bitselect' 'p_Result_22' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_46)   --->   "%select_ln368_21 = select i1 %p_Result_22, i16 0, i16 34821"   --->   Operation 140 'select' 'select_ln368_21' <Predicate = (tmp_i & !first)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.46ns) (out node of the LUT)   --->   "%xor_ln368_46 = xor i16 %select_ln368_21, i16 %zext_ln368_21"   --->   Operation 141 'xor' 'xor_ln368_46' <Predicate = (tmp_i & !first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_47)   --->   "%lshr_ln368_21 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 353, i32 367"   --->   Operation 142 'partselect' 'lshr_ln368_21' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_47)   --->   "%zext_ln368_22 = zext i15 %lshr_ln368_21"   --->   Operation 143 'zext' 'zext_ln368_22' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_47)   --->   "%p_Result_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 352"   --->   Operation 144 'bitselect' 'p_Result_23' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_47)   --->   "%select_ln368_22 = select i1 %p_Result_23, i16 0, i16 34821"   --->   Operation 145 'select' 'select_ln368_22' <Predicate = (tmp_i & !first)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.46ns) (out node of the LUT)   --->   "%xor_ln368_47 = xor i16 %select_ln368_22, i16 %zext_ln368_22"   --->   Operation 146 'xor' 'xor_ln368_47' <Predicate = (tmp_i & !first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_48)   --->   "%lshr_ln368_22 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 369, i32 383"   --->   Operation 147 'partselect' 'lshr_ln368_22' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_48)   --->   "%zext_ln368_23 = zext i15 %lshr_ln368_22"   --->   Operation 148 'zext' 'zext_ln368_23' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_48)   --->   "%p_Result_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 368"   --->   Operation 149 'bitselect' 'p_Result_24' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_48)   --->   "%select_ln368_23 = select i1 %p_Result_24, i16 0, i16 34821"   --->   Operation 150 'select' 'select_ln368_23' <Predicate = (tmp_i & !first)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.46ns) (out node of the LUT)   --->   "%xor_ln368_48 = xor i16 %select_ln368_23, i16 %zext_ln368_23"   --->   Operation 151 'xor' 'xor_ln368_48' <Predicate = (tmp_i & !first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_49)   --->   "%lshr_ln368_23 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 385, i32 399"   --->   Operation 152 'partselect' 'lshr_ln368_23' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_49)   --->   "%zext_ln368_24 = zext i15 %lshr_ln368_23"   --->   Operation 153 'zext' 'zext_ln368_24' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 384"   --->   Operation 154 'bitselect' 'p_Result_25' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_49)   --->   "%select_ln368_24 = select i1 %p_Result_25, i16 0, i16 34821"   --->   Operation 155 'select' 'select_ln368_24' <Predicate = (tmp_i & !first)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_50)   --->   "%trunc_ln368_s = partselect i8 @_ssdm_op_PartSelect.i8.i400.i32.i32, i400 %p_Val2_1, i32 385, i32 392"   --->   Operation 156 'partselect' 'trunc_ln368_s' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln368_50)   --->   "%select_ln368_25 = select i1 %p_Result_25, i8 0, i8 5"   --->   Operation 157 'select' 'select_ln368_25' <Predicate = (tmp_i & !first)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.46ns) (out node of the LUT)   --->   "%xor_ln368_49 = xor i16 %select_ln368_24, i16 %zext_ln368_24"   --->   Operation 158 'xor' 'xor_ln368_49' <Predicate = (tmp_i & !first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.38ns) (out node of the LUT)   --->   "%xor_ln368_50 = xor i8 %select_ln368_25, i8 %trunc_ln368_s"   --->   Operation 159 'xor' 'xor_ln368_50' <Predicate = (tmp_i & !first)> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%p_Result_26 = bitconcatenate i400 @_ssdm_op_BitConcatenate.i400.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %xor_ln368_49, i16 %xor_ln368_48, i16 %xor_ln368_47, i16 %xor_ln368_46, i16 %xor_ln368_45, i16 %xor_ln368_44, i16 %xor_ln368_43, i16 %xor_ln368_42, i16 %xor_ln368_41, i16 %xor_ln368_40, i16 %xor_ln368_39, i16 %xor_ln368_38, i16 %xor_ln368_37, i16 %xor_ln368_36, i16 %xor_ln368_35, i16 %xor_ln368_34, i16 %xor_ln368_33, i16 %xor_ln368_32, i16 %xor_ln368_31, i16 %xor_ln368_30, i16 %xor_ln368_29, i16 %xor_ln368_28, i16 %xor_ln368_27, i16 %xor_ln368_26, i16 %xor_ln368_25"   --->   Operation 160 'bitconcatenate' 'p_Result_26' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.53ns)   --->   "%store_ln368 = store i400 %p_Result_26, i400 %lfsr_V"   --->   Operation 161 'store' 'store_ln368' <Predicate = (tmp_i & !first)> <Delay = 0.53>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i392 @_ssdm_op_BitConcatenate.i392.i8.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i8 %xor_ln368_50, i16 %xor_ln368_48, i16 %xor_ln368_47, i16 %xor_ln368_46, i16 %xor_ln368_45, i16 %xor_ln368_44, i16 %xor_ln368_43, i16 %xor_ln368_42, i16 %xor_ln368_41, i16 %xor_ln368_40, i16 %xor_ln368_39, i16 %xor_ln368_38, i16 %xor_ln368_37, i16 %xor_ln368_36, i16 %xor_ln368_35, i16 %xor_ln368_34, i16 %xor_ln368_33, i16 %xor_ln368_32, i16 %xor_ln368_31, i16 %xor_ln368_30, i16 %xor_ln368_29, i16 %xor_ln368_28, i16 %xor_ln368_27, i16 %xor_ln368_26, i16 %xor_ln368_25"   --->   Operation 162 'bitconcatenate' 'p_s' <Predicate = (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.86ns)   --->   "%empty_35 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i392P0A, i392 %finnix0, i392 %p_s" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:161]   --->   Operation 163 'nbwrite' 'empty_35' <Predicate = (tmp_i & !first)> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 392> <Depth = 2> <FIFO>
ST_1 : Operation 164 [1/1] (0.33ns)   --->   "%br_ln0 = br void %if.end38.i"   --->   Operation 164 'br' 'br_ln0' <Predicate = (tmp_i & !first)> <Delay = 0.33>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_1_i = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_s, i32 16, i32 31"   --->   Operation 165 'partselect' 'tmp_1_i' <Predicate = (tmp_i & first)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.46ns)   --->   "%xor_ln368 = xor i16 %tmp_1_i, i16 33331"   --->   Operation 166 'xor' 'xor_ln368' <Predicate = (tmp_i & first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.46ns)   --->   "%xor_ln368_1 = xor i16 %tmp_1_i, i16 1126"   --->   Operation 167 'xor' 'xor_ln368_1' <Predicate = (tmp_i & first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.46ns)   --->   "%xor_ln368_2 = xor i16 %tmp_1_i, i16 34457"   --->   Operation 168 'xor' 'xor_ln368_2' <Predicate = (tmp_i & first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.46ns)   --->   "%xor_ln368_3 = xor i16 %tmp_1_i, i16 2252"   --->   Operation 169 'xor' 'xor_ln368_3' <Predicate = (tmp_i & first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.46ns)   --->   "%xor_ln368_4 = xor i16 %tmp_1_i, i16 35583"   --->   Operation 170 'xor' 'xor_ln368_4' <Predicate = (tmp_i & first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.46ns)   --->   "%xor_ln368_5 = xor i16 %tmp_1_i, i16 3378"   --->   Operation 171 'xor' 'xor_ln368_5' <Predicate = (tmp_i & first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.46ns)   --->   "%xor_ln368_6 = xor i16 %tmp_1_i, i16 36709"   --->   Operation 172 'xor' 'xor_ln368_6' <Predicate = (tmp_i & first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.46ns)   --->   "%xor_ln368_7 = xor i16 %tmp_1_i, i16 4504"   --->   Operation 173 'xor' 'xor_ln368_7' <Predicate = (tmp_i & first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.46ns)   --->   "%xor_ln368_8 = xor i16 %tmp_1_i, i16 37835"   --->   Operation 174 'xor' 'xor_ln368_8' <Predicate = (tmp_i & first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.46ns)   --->   "%xor_ln368_9 = xor i16 %tmp_1_i, i16 5630"   --->   Operation 175 'xor' 'xor_ln368_9' <Predicate = (tmp_i & first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.46ns)   --->   "%xor_ln368_10 = xor i16 %tmp_1_i, i16 38961"   --->   Operation 176 'xor' 'xor_ln368_10' <Predicate = (tmp_i & first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.46ns)   --->   "%xor_ln368_11 = xor i16 %tmp_1_i, i16 6756"   --->   Operation 177 'xor' 'xor_ln368_11' <Predicate = (tmp_i & first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.46ns)   --->   "%xor_ln368_12 = xor i16 %tmp_1_i, i16 40087"   --->   Operation 178 'xor' 'xor_ln368_12' <Predicate = (tmp_i & first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.46ns)   --->   "%xor_ln368_13 = xor i16 %tmp_1_i, i16 7882"   --->   Operation 179 'xor' 'xor_ln368_13' <Predicate = (tmp_i & first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.46ns)   --->   "%xor_ln368_14 = xor i16 %tmp_1_i, i16 41213"   --->   Operation 180 'xor' 'xor_ln368_14' <Predicate = (tmp_i & first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.46ns)   --->   "%xor_ln368_15 = xor i16 %tmp_1_i, i16 9008"   --->   Operation 181 'xor' 'xor_ln368_15' <Predicate = (tmp_i & first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.46ns)   --->   "%xor_ln368_16 = xor i16 %tmp_1_i, i16 42339"   --->   Operation 182 'xor' 'xor_ln368_16' <Predicate = (tmp_i & first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.46ns)   --->   "%xor_ln368_17 = xor i16 %tmp_1_i, i16 10134"   --->   Operation 183 'xor' 'xor_ln368_17' <Predicate = (tmp_i & first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.46ns)   --->   "%xor_ln368_18 = xor i16 %tmp_1_i, i16 43465"   --->   Operation 184 'xor' 'xor_ln368_18' <Predicate = (tmp_i & first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.46ns)   --->   "%xor_ln368_19 = xor i16 %tmp_1_i, i16 11260"   --->   Operation 185 'xor' 'xor_ln368_19' <Predicate = (tmp_i & first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.46ns)   --->   "%xor_ln368_20 = xor i16 %tmp_1_i, i16 44591"   --->   Operation 186 'xor' 'xor_ln368_20' <Predicate = (tmp_i & first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.46ns)   --->   "%xor_ln368_21 = xor i16 %tmp_1_i, i16 12386"   --->   Operation 187 'xor' 'xor_ln368_21' <Predicate = (tmp_i & first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.46ns)   --->   "%xor_ln368_22 = xor i16 %tmp_1_i, i16 45717"   --->   Operation 188 'xor' 'xor_ln368_22' <Predicate = (tmp_i & first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_27_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_Val2_s, i32 16, i32 23"   --->   Operation 189 'partselect' 'tmp_27_i' <Predicate = (tmp_i & first)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.46ns)   --->   "%xor_ln368_23 = xor i16 %tmp_1_i, i16 13512"   --->   Operation 190 'xor' 'xor_ln368_23' <Predicate = (tmp_i & first)> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.38ns)   --->   "%xor_ln368_24 = xor i8 %tmp_27_i, i8 200"   --->   Operation 191 'xor' 'xor_ln368_24' <Predicate = (tmp_i & first)> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i400 @_ssdm_op_BitConcatenate.i400.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %xor_ln368_23, i16 %xor_ln368_22, i16 %xor_ln368_21, i16 %xor_ln368_20, i16 %xor_ln368_19, i16 %xor_ln368_18, i16 %xor_ln368_17, i16 %xor_ln368_16, i16 %xor_ln368_15, i16 %xor_ln368_14, i16 %xor_ln368_13, i16 %xor_ln368_12, i16 %xor_ln368_11, i16 %xor_ln368_10, i16 %xor_ln368_9, i16 %xor_ln368_8, i16 %xor_ln368_7, i16 %xor_ln368_6, i16 %xor_ln368_5, i16 %xor_ln368_4, i16 %xor_ln368_3, i16 %xor_ln368_2, i16 %xor_ln368_1, i16 %xor_ln368, i16 %tmp_1_i"   --->   Operation 192 'bitconcatenate' 'p_Result_s' <Predicate = (tmp_i & first)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.53ns)   --->   "%store_ln368 = store i400 %p_Result_s, i400 %lfsr_V"   --->   Operation 193 'store' 'store_ln368' <Predicate = (tmp_i & first)> <Delay = 0.53>
ST_1 : Operation 194 [1/1] (0.33ns)   --->   "%br_ln160 = br i1 %empty, void %if.end43.i, void %if.then35.i" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:160]   --->   Operation 194 'br' 'br_ln160' <Predicate = (tmp_i & first)> <Delay = 0.33>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%p_1 = bitconcatenate i392 @_ssdm_op_BitConcatenate.i392.i8.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i8 %xor_ln368_24, i16 %xor_ln368_22, i16 %xor_ln368_21, i16 %xor_ln368_20, i16 %xor_ln368_19, i16 %xor_ln368_18, i16 %xor_ln368_17, i16 %xor_ln368_16, i16 %xor_ln368_15, i16 %xor_ln368_14, i16 %xor_ln368_13, i16 %xor_ln368_12, i16 %xor_ln368_11, i16 %xor_ln368_10, i16 %xor_ln368_9, i16 %xor_ln368_8, i16 %xor_ln368_7, i16 %xor_ln368_6, i16 %xor_ln368_5, i16 %xor_ln368_4, i16 %xor_ln368_3, i16 %xor_ln368_2, i16 %xor_ln368_1, i16 %xor_ln368, i16 %tmp_1_i"   --->   Operation 195 'bitconcatenate' 'p_1' <Predicate = (tmp_i & first & empty)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.86ns)   --->   "%empty_36 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i392P0A, i392 %finnix0, i392 %p_1" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:161]   --->   Operation 196 'nbwrite' 'empty_36' <Predicate = (tmp_i & first & empty)> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 392> <Depth = 2> <FIFO>
ST_1 : Operation 197 [1/1] (1.20ns)   --->   "%tmp_26_i = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P0A, i32 %timestamps, i32 %cnt_clk_V_load" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:162]   --->   Operation 197 'nbwrite' 'tmp_26_i' <Predicate = (tmp_i & first & empty)> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 82 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 34> <FIFO>
ST_1 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node or_ln162)   --->   "%xor_ln162 = xor i1 %tmp_26_i, i1 1" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:162]   --->   Operation 198 'xor' 'xor_ln162' <Predicate = (tmp_i & first & empty)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.30ns) (out node of the LUT)   --->   "%or_ln162 = or i1 %timestamp_ovf_load, i1 %xor_ln162" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:162]   --->   Operation 199 'or' 'or_ln162' <Predicate = (tmp_i & first & empty)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%store_ln162 = store i1 %or_ln162, i1 %timestamp_ovf" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:162]   --->   Operation 200 'store' 'store_ln162' <Predicate = (tmp_i & first & empty)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.47ns)   --->   "%icmp_ln1019 = icmp_eq  i5 %icnt_V_load, i5 15"   --->   Operation 201 'icmp' 'icmp_ln1019' <Predicate = (tmp_i & empty) | (tmp_i & !first)> <Delay = 0.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.65ns)   --->   "%add_ln186 = add i5 %icnt_V_load, i5 1"   --->   Operation 202 'add' 'add_ln186' <Predicate = (tmp_i & empty) | (tmp_i & !first)> <Delay = 0.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.41ns)   --->   "%select_ln163 = select i1 %icmp_ln1019, i5 0, i5 %add_ln186" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:163]   --->   Operation 203 'select' 'select_ln163' <Predicate = (tmp_i & empty) | (tmp_i & !first)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%store_ln163 = store i5 %select_ln163, i5 %icnt_V" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:163]   --->   Operation 204 'store' 'store_ln163' <Predicate = (tmp_i & empty) | (tmp_i & !first)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.79ns)   --->   "%finnox0_read = nbread i9 @_ssdm_op_NbRead.ap_fifo.volatile.i8P0A, i8 %finnox0" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:187]   --->   Operation 205 'nbread' 'finnox0_read' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%p_vld = extractvalue i9 %finnox0_read" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:187]   --->   Operation 206 'extractvalue' 'p_vld' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%oval_V = extractvalue i9 %finnox0_read" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:187]   --->   Operation 207 'extractvalue' 'oval_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %p_vld, void %instrument<34u, 16u, 1u, 1u, ap_uint<392>, ap_uint<8> >.exit, void %for.inc81.i" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:187]   --->   Operation 208 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.89ns)   --->   "%add_ln840_1 = add i32 %cnt_clk_V_load, i32 1"   --->   Operation 209 'add' 'add_ln840_1' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%store_ln840 = store i32 %add_ln840_1, i32 %cnt_clk_V"   --->   Operation 210 'store' 'store_ln840' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 211 [1/1] (0.33ns)   --->   "%br_ln162 = br void %if.end38.i" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:162]   --->   Operation 211 'br' 'br_ln162' <Predicate = (tmp_i & first & empty)> <Delay = 0.33>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln840 = zext i8 %oval_V"   --->   Operation 212 'zext' 'zext_ln840' <Predicate = (p_vld)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (1.20ns)   --->   "%timestamps_read = nbread i33 @_ssdm_op_NbRead.ap_fifo.volatile.i32P0A, i32 %timestamps" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:216]   --->   Operation 213 'nbread' 'timestamps_read' <Predicate = (p_vld)> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 82 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 34> <FIFO>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%p_vld5 = extractvalue i33 %timestamps_read" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:216]   --->   Operation 214 'extractvalue' 'p_vld5' <Predicate = (p_vld)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%ts0_V = extractvalue i33 %timestamps_read" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:216]   --->   Operation 215 'extractvalue' 'ts0_V' <Predicate = (p_vld)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %p_vld5, void %if.then157.i, void %if.else158.i" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:216]   --->   Operation 216 'br' 'br_ln216' <Predicate = (p_vld)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%store_ln216 = store i1 1, i1 %timestamp_unf" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:216]   --->   Operation 217 'store' 'store_ln216' <Predicate = (p_vld & !p_vld5)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln216 = br void %if.end163.i" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:216]   --->   Operation 218 'br' 'br_ln216' <Predicate = (p_vld & !p_vld5)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.89ns)   --->   "%sub_ln186 = sub i32 %cnt_clk_V_load, i32 %ts0_V"   --->   Operation 219 'sub' 'sub_ln186' <Predicate = (p_vld & p_vld5)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%store_ln218 = store i32 %sub_ln186, i32 %last_latency_V" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:218]   --->   Operation 220 'store' 'store_ln218' <Predicate = (p_vld & p_vld5)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%ts1_V_load = load i32 %ts1_V"   --->   Operation 221 'load' 'ts1_V_load' <Predicate = (p_vld & p_vld5)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.89ns)   --->   "%sub_ln186_1 = sub i32 %cnt_clk_V_load, i32 %ts1_V_load"   --->   Operation 222 'sub' 'sub_ln186_1' <Predicate = (p_vld & p_vld5)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%store_ln219 = store i32 %sub_ln186_1, i32 %last_interval_V" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:219]   --->   Operation 223 'store' 'store_ln219' <Predicate = (p_vld & p_vld5)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%store_ln220 = store i32 %ts0_V, i32 %ts1_V" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:220]   --->   Operation 224 'store' 'store_ln220' <Predicate = (p_vld & p_vld5)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end163.i"   --->   Operation 225 'br' 'br_ln0' <Predicate = (p_vld & p_vld5)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%v1_V = load i8 %pkts_V"   --->   Operation 226 'load' 'v1_V' <Predicate = (p_vld)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.72ns)   --->   "%add_ln840 = add i8 %v1_V, i8 1"   --->   Operation 227 'add' 'add_ln840' <Predicate = (p_vld)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%store_ln840 = store i8 %add_ln840, i8 %pkts_V"   --->   Operation 228 'store' 'store_ln840' <Predicate = (p_vld)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%p_Result_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %v1_V, i24 %zext_ln840"   --->   Operation 229 'bitconcatenate' 'p_Result_30' <Predicate = (p_vld)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%store_ln224 = store i32 %p_Result_30, i32 %last_checksum_V" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:224]   --->   Operation 230 'store' 'store_ln224' <Predicate = (p_vld)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln226 = br void %instrument<34u, 16u, 1u, 1u, ap_uint<392>, ap_uint<8> >.exit" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:226]   --->   Operation 231 'br' 'br_ln226' <Predicate = (p_vld)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.33>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%timestamp_ovf_loc_0_i = phi i1 %or_ln162, void %if.then35.i, i1 %timestamp_ovf_load, void %if.then32.i" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:162]   --->   Operation 232 'phi' 'timestamp_ovf_loc_0_i' <Predicate = (tmp_i & empty) | (tmp_i & !first)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.33ns)   --->   "%br_ln164 = br void %if.end43.i" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:164]   --->   Operation 233 'br' 'br_ln164' <Predicate = (tmp_i & empty) | (tmp_i & !first)> <Delay = 0.33>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%p_Repl2_1 = phi i1 %timestamp_ovf_load, void %entry, i1 %timestamp_ovf_load, void %if.then8.i, i1 %timestamp_ovf_loc_0_i, void %if.end38.i" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:162]   --->   Operation 234 'phi' 'p_Repl2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%specreset_ln173 = specreset void @_ssdm_op_SpecReset, i32 %ts1_V, i64 1, void @empty_11" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:173]   --->   Operation 235 'specreset' 'specreset_ln173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%specreset_ln174 = specreset void @_ssdm_op_SpecReset, i32 %last_latency_V, i64 1, void @empty_11" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:174]   --->   Operation 236 'specreset' 'specreset_ln174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%specreset_ln175 = specreset void @_ssdm_op_SpecReset, i32 %last_interval_V, i64 1, void @empty_11" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:175]   --->   Operation 237 'specreset' 'specreset_ln175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%specreset_ln178 = specreset void @_ssdm_op_SpecReset, i8 %pkts_V, i64 1, void @empty_11" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:178]   --->   Operation 238 'specreset' 'specreset_ln178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%specreset_ln184 = specreset void @_ssdm_op_SpecReset, i32 %last_checksum_V, i64 1, void @empty_11" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:184]   --->   Operation 239 'specreset' 'specreset_ln184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%p_Val2_3 = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %status"   --->   Operation 240 'read' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%p_Repl2_2 = load i1 %timestamp_unf" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:233]   --->   Operation 241 'load' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_29_i = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %p_Repl2_2, i1 %p_Repl2_1"   --->   Operation 242 'bitconcatenate' 'tmp_29_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%p_Result_29 = partset i32 @_ssdm_op_PartSet.i32.i32.i2.i32.i32, i32 %p_Val2_3, i2 %tmp_29_i, i32 0, i32 1"   --->   Operation 243 'partset' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%write_ln798 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %status, i32 %p_Result_29"   --->   Operation 244 'write' 'write_ln798' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%last_latency_V_load = load i32 %last_latency_V" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:234]   --->   Operation 245 'load' 'last_latency_V_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%write_ln234 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %latency, i32 %last_latency_V_load" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:234]   --->   Operation 246 'write' 'write_ln234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%last_interval_V_load = load i32 %last_interval_V" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:235]   --->   Operation 247 'load' 'last_interval_V_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%write_ln235 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %interval, i32 %last_interval_V_load" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:235]   --->   Operation 248 'write' 'write_ln235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%last_checksum_V_load = load i32 %last_checksum_V" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:236]   --->   Operation 249 'load' 'last_checksum_V_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%write_ln236 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %checksum, i32 %last_checksum_V_load" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:236]   --->   Operation 250 'write' 'write_ln236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 251 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 2.35ns
The critical path consists of the following:
	fifo read operation ('__Val2__') on port 'cfg' [19]  (0.846 ns)
	'xor' operation ('xor_ln368') [183]  (0.461 ns)
	fifo write operation ('empty_36', /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:161) on port 'finnix0' (/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:161) [214]  (0.864 ns)
	blocking operation 0.18 ns on control path)

 <State 2>: 2.1ns
The critical path consists of the following:
	fifo read operation ('timestamps_read', /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:216) on port 'timestamps', /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:126 (/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:216) [240]  (1.2 ns)
	'sub' operation ('sub_ln186') [248]  (0.893 ns)

 <State 3>: 0.33ns
The critical path consists of the following:
	'phi' operation ('timestamp_ovf_loc_0_i', /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:162) with incoming values : ('timestamp_ovf_load', /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:162) ('or_ln162', /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:162) [221]  (0 ns)
	multiplexor before 'phi' operation ('__Repl2__', /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:162) with incoming values : ('timestamp_ovf_load', /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:162) ('or_ln162', /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:162) [228]  (0.33 ns)
	'phi' operation ('__Repl2__', /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:162) with incoming values : ('timestamp_ovf_load', /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:162) ('or_ln162', /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:162) [228]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
