// Seed: 3322167946
module module_0 (
    output uwire id_0,
    input  wor   id_1,
    input  tri1  id_2,
    input  wor   id_3
);
  reg id_5, id_6;
  uwire id_7;
  bit   id_8;
  assign id_5 = (-1 + id_8);
  always
    if (-1)
      if (-1) $display;
      else if (-1)
        @(posedge -1 & id_6) begin : LABEL_0
          id_5 <= #1 id_8;
        end
      else forever id_7 = -1;
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    input  tri0 id_2,
    output wand id_3
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_5 = 0;
endmodule
