{
  "Top": "crc24a",
  "RtlTop": "crc24a",
  "RtlPrefix": "",
  "RtlSubPrefix": "crc24a_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "a": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<bool, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "a",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "c": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<bool, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "c",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "last": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<bool, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "last",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -flow=syn",
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/sam-admin\/Desktop\/iith\/Module-2\/sampractrice\/er",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=10"
    ],
    "DirectiveTcl": ["set_directive_top crc24a -name crc24a"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "crc24a"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "143 ~ 190",
    "Latency": "142"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "crc24a",
    "Version": "1.0",
    "DisplayName": "Crc24a",
    "Revision": "2113072114",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_crc24a_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/codes\/crc.cpp"],
    "Vhdl": [
      "impl\/vhdl\/crc24a_crc24a_Pipeline_VITIS_LOOP_25_1.vhd",
      "impl\/vhdl\/crc24a_crc24a_Pipeline_VITIS_LOOP_32_2.vhd",
      "impl\/vhdl\/crc24a_crc24a_Pipeline_VITIS_LOOP_45_4.vhd",
      "impl\/vhdl\/crc24a_crc24a_Pipeline_VITIS_LOOP_49_5.vhd",
      "impl\/vhdl\/crc24a_crc24a_Pipeline_VITIS_LOOP_60_6.vhd",
      "impl\/vhdl\/crc24a_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/crc24a_mux_245_1_1_1.vhd",
      "impl\/vhdl\/crc24a_mux_486_1_1_1.vhd",
      "impl\/vhdl\/crc24a_p_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/crc24a_regslice_both.vhd",
      "impl\/vhdl\/crc24a.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/crc24a_crc24a_Pipeline_VITIS_LOOP_25_1.v",
      "impl\/verilog\/crc24a_crc24a_Pipeline_VITIS_LOOP_32_2.v",
      "impl\/verilog\/crc24a_crc24a_Pipeline_VITIS_LOOP_45_4.v",
      "impl\/verilog\/crc24a_crc24a_Pipeline_VITIS_LOOP_49_5.v",
      "impl\/verilog\/crc24a_crc24a_Pipeline_VITIS_LOOP_60_6.v",
      "impl\/verilog\/crc24a_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/crc24a_mux_245_1_1_1.v",
      "impl\/verilog\/crc24a_mux_486_1_1_1.v",
      "impl\/verilog\/crc24a_p_RAM_AUTO_1R1W.v",
      "impl\/verilog\/crc24a_regslice_both.v",
      "impl\/verilog\/crc24a.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/binaryDivision.protoinst",
      ".debug\/crc24a.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "a:c:last",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "a": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "a_",
      "ports": [
        "a_TDATA",
        "a_TREADY",
        "a_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "a"
        }]
    },
    "c": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "c_",
      "ports": [
        "c_TDATA",
        "c_TREADY",
        "c_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "c"
        }]
    },
    "last": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "last_",
      "ports": [
        "last_TDATA",
        "last_TREADY",
        "last_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "last"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "a_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "a_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "a_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "c_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "c_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "c_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "last_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "last_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "last_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "crc24a",
      "Instances": [
        {
          "ModuleName": "crc24a_Pipeline_VITIS_LOOP_25_1",
          "InstanceName": "grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436"
        },
        {
          "ModuleName": "crc24a_Pipeline_VITIS_LOOP_32_2",
          "InstanceName": "grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490"
        },
        {
          "ModuleName": "crc24a_Pipeline_VITIS_LOOP_45_4",
          "InstanceName": "grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590"
        },
        {
          "ModuleName": "crc24a_Pipeline_VITIS_LOOP_49_5",
          "InstanceName": "grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644"
        },
        {
          "ModuleName": "crc24a_Pipeline_VITIS_LOOP_60_6",
          "InstanceName": "grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699"
        }
      ]
    },
    "Info": {
      "crc24a_Pipeline_VITIS_LOOP_25_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "crc24a_Pipeline_VITIS_LOOP_32_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "crc24a_Pipeline_VITIS_LOOP_45_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "crc24a_Pipeline_VITIS_LOOP_49_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "crc24a_Pipeline_VITIS_LOOP_60_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "crc24a": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "crc24a_Pipeline_VITIS_LOOP_25_1": {
        "Latency": {
          "LatencyBest": "50",
          "LatencyAvg": "50",
          "LatencyWorst": "50",
          "PipelineII": "50",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.413"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_25_1",
            "TripCount": "48",
            "Latency": "48",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "56",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "64",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "crc24a_Pipeline_VITIS_LOOP_32_2": {
        "Latency": {
          "LatencyBest": "26",
          "LatencyAvg": "26",
          "LatencyWorst": "26",
          "PipelineII": "26",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.984"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_32_2",
            "TripCount": "24",
            "Latency": "24",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "56",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "819",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "crc24a_Pipeline_VITIS_LOOP_45_4": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "26",
          "LatencyWorst": "50",
          "PipelineIIMin": "3",
          "PipelineIIMax": "50",
          "PipelineII": "3 ~ 50",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.748"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_45_4",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "48",
            "Latency": "1 ~ 48",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "311",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "crc24a_Pipeline_VITIS_LOOP_49_5": {
        "Latency": {
          "LatencyBest": "26",
          "LatencyAvg": "26",
          "LatencyWorst": "26",
          "PipelineII": "26",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.000"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_49_5",
            "TripCount": "24",
            "Latency": "24",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "14",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "398",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "crc24a_Pipeline_VITIS_LOOP_60_6": {
        "Latency": {
          "LatencyBest": "26",
          "LatencyAvg": "26",
          "LatencyWorst": "26",
          "PipelineII": "26",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.368"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_60_6",
            "TripCount": "24",
            "Latency": "24",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "93",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "crc24a": {
        "Latency": {
          "LatencyBest": "142",
          "LatencyAvg": "165",
          "LatencyWorst": "189",
          "PipelineIIMin": "143",
          "PipelineIIMax": "190",
          "PipelineII": "143 ~ 190",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.978"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "171",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1805",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-06-12 14:34:28 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
