
ADASWithSDV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000661c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  080067bc  080067bc  000077bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006810  08006810  00008158  2**0
                  CONTENTS
  4 .ARM          00000008  08006810  08006810  00007810  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006818  08006818  00008158  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006818  08006818  00007818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800681c  0800681c  0000781c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000158  20000000  08006820  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004d64  20000158  08006978  00008158  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004ebc  08006978  00008ebc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008158  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018eb1  00000000  00000000  00008188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003db9  00000000  00000000  00021039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001510  00000000  00000000  00024df8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001012  00000000  00000000  00026308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000040e4  00000000  00000000  0002731a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ae44  00000000  00000000  0002b3fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000978a2  00000000  00000000  00046242  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ddae4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005900  00000000  00000000  000ddb28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000e3428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000158 	.word	0x20000158
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080067a4 	.word	0x080067a4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000015c 	.word	0x2000015c
 80001dc:	080067a4 	.word	0x080067a4

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b96a 	b.w	80004cc <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	460c      	mov	r4, r1
 8000218:	2b00      	cmp	r3, #0
 800021a:	d14e      	bne.n	80002ba <__udivmoddi4+0xaa>
 800021c:	4694      	mov	ip, r2
 800021e:	458c      	cmp	ip, r1
 8000220:	4686      	mov	lr, r0
 8000222:	fab2 f282 	clz	r2, r2
 8000226:	d962      	bls.n	80002ee <__udivmoddi4+0xde>
 8000228:	b14a      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022a:	f1c2 0320 	rsb	r3, r2, #32
 800022e:	4091      	lsls	r1, r2
 8000230:	fa20 f303 	lsr.w	r3, r0, r3
 8000234:	fa0c fc02 	lsl.w	ip, ip, r2
 8000238:	4319      	orrs	r1, r3
 800023a:	fa00 fe02 	lsl.w	lr, r0, r2
 800023e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000242:	fa1f f68c 	uxth.w	r6, ip
 8000246:	fbb1 f4f7 	udiv	r4, r1, r7
 800024a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800024e:	fb07 1114 	mls	r1, r7, r4, r1
 8000252:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000256:	fb04 f106 	mul.w	r1, r4, r6
 800025a:	4299      	cmp	r1, r3
 800025c:	d90a      	bls.n	8000274 <__udivmoddi4+0x64>
 800025e:	eb1c 0303 	adds.w	r3, ip, r3
 8000262:	f104 30ff 	add.w	r0, r4, #4294967295
 8000266:	f080 8112 	bcs.w	800048e <__udivmoddi4+0x27e>
 800026a:	4299      	cmp	r1, r3
 800026c:	f240 810f 	bls.w	800048e <__udivmoddi4+0x27e>
 8000270:	3c02      	subs	r4, #2
 8000272:	4463      	add	r3, ip
 8000274:	1a59      	subs	r1, r3, r1
 8000276:	fa1f f38e 	uxth.w	r3, lr
 800027a:	fbb1 f0f7 	udiv	r0, r1, r7
 800027e:	fb07 1110 	mls	r1, r7, r0, r1
 8000282:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000286:	fb00 f606 	mul.w	r6, r0, r6
 800028a:	429e      	cmp	r6, r3
 800028c:	d90a      	bls.n	80002a4 <__udivmoddi4+0x94>
 800028e:	eb1c 0303 	adds.w	r3, ip, r3
 8000292:	f100 31ff 	add.w	r1, r0, #4294967295
 8000296:	f080 80fc 	bcs.w	8000492 <__udivmoddi4+0x282>
 800029a:	429e      	cmp	r6, r3
 800029c:	f240 80f9 	bls.w	8000492 <__udivmoddi4+0x282>
 80002a0:	4463      	add	r3, ip
 80002a2:	3802      	subs	r0, #2
 80002a4:	1b9b      	subs	r3, r3, r6
 80002a6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002aa:	2100      	movs	r1, #0
 80002ac:	b11d      	cbz	r5, 80002b6 <__udivmoddi4+0xa6>
 80002ae:	40d3      	lsrs	r3, r2
 80002b0:	2200      	movs	r2, #0
 80002b2:	e9c5 3200 	strd	r3, r2, [r5]
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d905      	bls.n	80002ca <__udivmoddi4+0xba>
 80002be:	b10d      	cbz	r5, 80002c4 <__udivmoddi4+0xb4>
 80002c0:	e9c5 0100 	strd	r0, r1, [r5]
 80002c4:	2100      	movs	r1, #0
 80002c6:	4608      	mov	r0, r1
 80002c8:	e7f5      	b.n	80002b6 <__udivmoddi4+0xa6>
 80002ca:	fab3 f183 	clz	r1, r3
 80002ce:	2900      	cmp	r1, #0
 80002d0:	d146      	bne.n	8000360 <__udivmoddi4+0x150>
 80002d2:	42a3      	cmp	r3, r4
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xcc>
 80002d6:	4290      	cmp	r0, r2
 80002d8:	f0c0 80f0 	bcc.w	80004bc <__udivmoddi4+0x2ac>
 80002dc:	1a86      	subs	r6, r0, r2
 80002de:	eb64 0303 	sbc.w	r3, r4, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	2d00      	cmp	r5, #0
 80002e6:	d0e6      	beq.n	80002b6 <__udivmoddi4+0xa6>
 80002e8:	e9c5 6300 	strd	r6, r3, [r5]
 80002ec:	e7e3      	b.n	80002b6 <__udivmoddi4+0xa6>
 80002ee:	2a00      	cmp	r2, #0
 80002f0:	f040 8090 	bne.w	8000414 <__udivmoddi4+0x204>
 80002f4:	eba1 040c 	sub.w	r4, r1, ip
 80002f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002fc:	fa1f f78c 	uxth.w	r7, ip
 8000300:	2101      	movs	r1, #1
 8000302:	fbb4 f6f8 	udiv	r6, r4, r8
 8000306:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030a:	fb08 4416 	mls	r4, r8, r6, r4
 800030e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000312:	fb07 f006 	mul.w	r0, r7, r6
 8000316:	4298      	cmp	r0, r3
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x11c>
 800031a:	eb1c 0303 	adds.w	r3, ip, r3
 800031e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x11a>
 8000324:	4298      	cmp	r0, r3
 8000326:	f200 80cd 	bhi.w	80004c4 <__udivmoddi4+0x2b4>
 800032a:	4626      	mov	r6, r4
 800032c:	1a1c      	subs	r4, r3, r0
 800032e:	fa1f f38e 	uxth.w	r3, lr
 8000332:	fbb4 f0f8 	udiv	r0, r4, r8
 8000336:	fb08 4410 	mls	r4, r8, r0, r4
 800033a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800033e:	fb00 f707 	mul.w	r7, r0, r7
 8000342:	429f      	cmp	r7, r3
 8000344:	d908      	bls.n	8000358 <__udivmoddi4+0x148>
 8000346:	eb1c 0303 	adds.w	r3, ip, r3
 800034a:	f100 34ff 	add.w	r4, r0, #4294967295
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x146>
 8000350:	429f      	cmp	r7, r3
 8000352:	f200 80b0 	bhi.w	80004b6 <__udivmoddi4+0x2a6>
 8000356:	4620      	mov	r0, r4
 8000358:	1bdb      	subs	r3, r3, r7
 800035a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800035e:	e7a5      	b.n	80002ac <__udivmoddi4+0x9c>
 8000360:	f1c1 0620 	rsb	r6, r1, #32
 8000364:	408b      	lsls	r3, r1
 8000366:	fa22 f706 	lsr.w	r7, r2, r6
 800036a:	431f      	orrs	r7, r3
 800036c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000370:	fa04 f301 	lsl.w	r3, r4, r1
 8000374:	ea43 030c 	orr.w	r3, r3, ip
 8000378:	40f4      	lsrs	r4, r6
 800037a:	fa00 f801 	lsl.w	r8, r0, r1
 800037e:	0c38      	lsrs	r0, r7, #16
 8000380:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000384:	fbb4 fef0 	udiv	lr, r4, r0
 8000388:	fa1f fc87 	uxth.w	ip, r7
 800038c:	fb00 441e 	mls	r4, r0, lr, r4
 8000390:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000394:	fb0e f90c 	mul.w	r9, lr, ip
 8000398:	45a1      	cmp	r9, r4
 800039a:	fa02 f201 	lsl.w	r2, r2, r1
 800039e:	d90a      	bls.n	80003b6 <__udivmoddi4+0x1a6>
 80003a0:	193c      	adds	r4, r7, r4
 80003a2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003a6:	f080 8084 	bcs.w	80004b2 <__udivmoddi4+0x2a2>
 80003aa:	45a1      	cmp	r9, r4
 80003ac:	f240 8081 	bls.w	80004b2 <__udivmoddi4+0x2a2>
 80003b0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003b4:	443c      	add	r4, r7
 80003b6:	eba4 0409 	sub.w	r4, r4, r9
 80003ba:	fa1f f983 	uxth.w	r9, r3
 80003be:	fbb4 f3f0 	udiv	r3, r4, r0
 80003c2:	fb00 4413 	mls	r4, r0, r3, r4
 80003c6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ca:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d907      	bls.n	80003e2 <__udivmoddi4+0x1d2>
 80003d2:	193c      	adds	r4, r7, r4
 80003d4:	f103 30ff 	add.w	r0, r3, #4294967295
 80003d8:	d267      	bcs.n	80004aa <__udivmoddi4+0x29a>
 80003da:	45a4      	cmp	ip, r4
 80003dc:	d965      	bls.n	80004aa <__udivmoddi4+0x29a>
 80003de:	3b02      	subs	r3, #2
 80003e0:	443c      	add	r4, r7
 80003e2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003e6:	fba0 9302 	umull	r9, r3, r0, r2
 80003ea:	eba4 040c 	sub.w	r4, r4, ip
 80003ee:	429c      	cmp	r4, r3
 80003f0:	46ce      	mov	lr, r9
 80003f2:	469c      	mov	ip, r3
 80003f4:	d351      	bcc.n	800049a <__udivmoddi4+0x28a>
 80003f6:	d04e      	beq.n	8000496 <__udivmoddi4+0x286>
 80003f8:	b155      	cbz	r5, 8000410 <__udivmoddi4+0x200>
 80003fa:	ebb8 030e 	subs.w	r3, r8, lr
 80003fe:	eb64 040c 	sbc.w	r4, r4, ip
 8000402:	fa04 f606 	lsl.w	r6, r4, r6
 8000406:	40cb      	lsrs	r3, r1
 8000408:	431e      	orrs	r6, r3
 800040a:	40cc      	lsrs	r4, r1
 800040c:	e9c5 6400 	strd	r6, r4, [r5]
 8000410:	2100      	movs	r1, #0
 8000412:	e750      	b.n	80002b6 <__udivmoddi4+0xa6>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f103 	lsr.w	r1, r0, r3
 800041c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000420:	fa24 f303 	lsr.w	r3, r4, r3
 8000424:	4094      	lsls	r4, r2
 8000426:	430c      	orrs	r4, r1
 8000428:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800042c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000430:	fa1f f78c 	uxth.w	r7, ip
 8000434:	fbb3 f0f8 	udiv	r0, r3, r8
 8000438:	fb08 3110 	mls	r1, r8, r0, r3
 800043c:	0c23      	lsrs	r3, r4, #16
 800043e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000442:	fb00 f107 	mul.w	r1, r0, r7
 8000446:	4299      	cmp	r1, r3
 8000448:	d908      	bls.n	800045c <__udivmoddi4+0x24c>
 800044a:	eb1c 0303 	adds.w	r3, ip, r3
 800044e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000452:	d22c      	bcs.n	80004ae <__udivmoddi4+0x29e>
 8000454:	4299      	cmp	r1, r3
 8000456:	d92a      	bls.n	80004ae <__udivmoddi4+0x29e>
 8000458:	3802      	subs	r0, #2
 800045a:	4463      	add	r3, ip
 800045c:	1a5b      	subs	r3, r3, r1
 800045e:	b2a4      	uxth	r4, r4
 8000460:	fbb3 f1f8 	udiv	r1, r3, r8
 8000464:	fb08 3311 	mls	r3, r8, r1, r3
 8000468:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800046c:	fb01 f307 	mul.w	r3, r1, r7
 8000470:	42a3      	cmp	r3, r4
 8000472:	d908      	bls.n	8000486 <__udivmoddi4+0x276>
 8000474:	eb1c 0404 	adds.w	r4, ip, r4
 8000478:	f101 36ff 	add.w	r6, r1, #4294967295
 800047c:	d213      	bcs.n	80004a6 <__udivmoddi4+0x296>
 800047e:	42a3      	cmp	r3, r4
 8000480:	d911      	bls.n	80004a6 <__udivmoddi4+0x296>
 8000482:	3902      	subs	r1, #2
 8000484:	4464      	add	r4, ip
 8000486:	1ae4      	subs	r4, r4, r3
 8000488:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800048c:	e739      	b.n	8000302 <__udivmoddi4+0xf2>
 800048e:	4604      	mov	r4, r0
 8000490:	e6f0      	b.n	8000274 <__udivmoddi4+0x64>
 8000492:	4608      	mov	r0, r1
 8000494:	e706      	b.n	80002a4 <__udivmoddi4+0x94>
 8000496:	45c8      	cmp	r8, r9
 8000498:	d2ae      	bcs.n	80003f8 <__udivmoddi4+0x1e8>
 800049a:	ebb9 0e02 	subs.w	lr, r9, r2
 800049e:	eb63 0c07 	sbc.w	ip, r3, r7
 80004a2:	3801      	subs	r0, #1
 80004a4:	e7a8      	b.n	80003f8 <__udivmoddi4+0x1e8>
 80004a6:	4631      	mov	r1, r6
 80004a8:	e7ed      	b.n	8000486 <__udivmoddi4+0x276>
 80004aa:	4603      	mov	r3, r0
 80004ac:	e799      	b.n	80003e2 <__udivmoddi4+0x1d2>
 80004ae:	4630      	mov	r0, r6
 80004b0:	e7d4      	b.n	800045c <__udivmoddi4+0x24c>
 80004b2:	46d6      	mov	lr, sl
 80004b4:	e77f      	b.n	80003b6 <__udivmoddi4+0x1a6>
 80004b6:	4463      	add	r3, ip
 80004b8:	3802      	subs	r0, #2
 80004ba:	e74d      	b.n	8000358 <__udivmoddi4+0x148>
 80004bc:	4606      	mov	r6, r0
 80004be:	4623      	mov	r3, r4
 80004c0:	4608      	mov	r0, r1
 80004c2:	e70f      	b.n	80002e4 <__udivmoddi4+0xd4>
 80004c4:	3e02      	subs	r6, #2
 80004c6:	4463      	add	r3, ip
 80004c8:	e730      	b.n	800032c <__udivmoddi4+0x11c>
 80004ca:	bf00      	nop

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <main>:
void SystemClock_Config(void);
void SystemRCCInit(void);


int main(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d4:	f000 ffb0 	bl	8001438 <HAL_Init>
  SystemClock_Config();
 80004d8:	f000 f812 	bl	8000500 <SystemClock_Config>
  SystemRCCInit();
 80004dc:	f000 f870 	bl	80005c0 <SystemRCCInit>

  communicationVidInit();
 80004e0:	f000 fc72 	bl	8000dc8 <communicationVidInit>
  perceptionVidInit();
 80004e4:	f000 ff52 	bl	800138c <perceptionVidInit>
  actuatingVidInit();
 80004e8:	f000 fbda 	bl	8000ca0 <actuatingVidInit>



  /* Init scheduler */
  osKernelInitialize();
 80004ec:	f003 fed6 	bl	800429c <osKernelInitialize>

  perceptionVidBegin();
 80004f0:	f000 ff68 	bl	80013c4 <perceptionVidBegin>
  actuatingVidBegin();
 80004f4:	f000 fc48 	bl	8000d88 <actuatingVidBegin>

  /* Start scheduler */
  osKernelStart();
 80004f8:	f003 fef4 	bl	80042e4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */

  while (1)
 80004fc:	bf00      	nop
 80004fe:	e7fd      	b.n	80004fc <main+0x2c>

08000500 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b094      	sub	sp, #80	@ 0x50
 8000504:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000506:	f107 0320 	add.w	r3, r7, #32
 800050a:	2230      	movs	r2, #48	@ 0x30
 800050c:	2100      	movs	r1, #0
 800050e:	4618      	mov	r0, r3
 8000510:	f006 f860 	bl	80065d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000514:	f107 030c 	add.w	r3, r7, #12
 8000518:	2200      	movs	r2, #0
 800051a:	601a      	str	r2, [r3, #0]
 800051c:	605a      	str	r2, [r3, #4]
 800051e:	609a      	str	r2, [r3, #8]
 8000520:	60da      	str	r2, [r3, #12]
 8000522:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000524:	2300      	movs	r3, #0
 8000526:	60bb      	str	r3, [r7, #8]
 8000528:	4b23      	ldr	r3, [pc, #140]	@ (80005b8 <SystemClock_Config+0xb8>)
 800052a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800052c:	4a22      	ldr	r2, [pc, #136]	@ (80005b8 <SystemClock_Config+0xb8>)
 800052e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000532:	6413      	str	r3, [r2, #64]	@ 0x40
 8000534:	4b20      	ldr	r3, [pc, #128]	@ (80005b8 <SystemClock_Config+0xb8>)
 8000536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000538:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800053c:	60bb      	str	r3, [r7, #8]
 800053e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000540:	2300      	movs	r3, #0
 8000542:	607b      	str	r3, [r7, #4]
 8000544:	4b1d      	ldr	r3, [pc, #116]	@ (80005bc <SystemClock_Config+0xbc>)
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800054c:	4a1b      	ldr	r2, [pc, #108]	@ (80005bc <SystemClock_Config+0xbc>)
 800054e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000552:	6013      	str	r3, [r2, #0]
 8000554:	4b19      	ldr	r3, [pc, #100]	@ (80005bc <SystemClock_Config+0xbc>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800055c:	607b      	str	r3, [r7, #4]
 800055e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000560:	2302      	movs	r3, #2
 8000562:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000564:	2301      	movs	r3, #1
 8000566:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000568:	2310      	movs	r3, #16
 800056a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800056c:	2300      	movs	r3, #0
 800056e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000570:	f107 0320 	add.w	r3, r7, #32
 8000574:	4618      	mov	r0, r3
 8000576:	f001 fa39 	bl	80019ec <HAL_RCC_OscConfig>
 800057a:	4603      	mov	r3, r0
 800057c:	2b00      	cmp	r3, #0
 800057e:	d001      	beq.n	8000584 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000580:	f000 f8ac 	bl	80006dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000584:	230f      	movs	r3, #15
 8000586:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000588:	2300      	movs	r3, #0
 800058a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800058c:	2300      	movs	r3, #0
 800058e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000590:	2300      	movs	r3, #0
 8000592:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000594:	2300      	movs	r3, #0
 8000596:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000598:	f107 030c 	add.w	r3, r7, #12
 800059c:	2100      	movs	r1, #0
 800059e:	4618      	mov	r0, r3
 80005a0:	f001 fc9c 	bl	8001edc <HAL_RCC_ClockConfig>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <SystemClock_Config+0xae>
  {
    Error_Handler();
 80005aa:	f000 f897 	bl	80006dc <Error_Handler>
  }
}
 80005ae:	bf00      	nop
 80005b0:	3750      	adds	r7, #80	@ 0x50
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	40023800 	.word	0x40023800
 80005bc:	40007000 	.word	0x40007000

080005c0 <SystemRCCInit>:
void SystemRCCInit(void){
 80005c0:	b480      	push	{r7}
 80005c2:	b089      	sub	sp, #36	@ 0x24
 80005c4:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80005c6:	2300      	movs	r3, #0
 80005c8:	61fb      	str	r3, [r7, #28]
 80005ca:	4b3a      	ldr	r3, [pc, #232]	@ (80006b4 <SystemRCCInit+0xf4>)
 80005cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ce:	4a39      	ldr	r2, [pc, #228]	@ (80006b4 <SystemRCCInit+0xf4>)
 80005d0:	f043 0301 	orr.w	r3, r3, #1
 80005d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80005d6:	4b37      	ldr	r3, [pc, #220]	@ (80006b4 <SystemRCCInit+0xf4>)
 80005d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005da:	f003 0301 	and.w	r3, r3, #1
 80005de:	61fb      	str	r3, [r7, #28]
 80005e0:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80005e2:	2300      	movs	r3, #0
 80005e4:	61bb      	str	r3, [r7, #24]
 80005e6:	4b33      	ldr	r3, [pc, #204]	@ (80006b4 <SystemRCCInit+0xf4>)
 80005e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ea:	4a32      	ldr	r2, [pc, #200]	@ (80006b4 <SystemRCCInit+0xf4>)
 80005ec:	f043 0302 	orr.w	r3, r3, #2
 80005f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005f2:	4b30      	ldr	r3, [pc, #192]	@ (80006b4 <SystemRCCInit+0xf4>)
 80005f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f6:	f003 0302 	and.w	r3, r3, #2
 80005fa:	61bb      	str	r3, [r7, #24]
 80005fc:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_TIM2_CLK_ENABLE();
 80005fe:	2300      	movs	r3, #0
 8000600:	617b      	str	r3, [r7, #20]
 8000602:	4b2c      	ldr	r3, [pc, #176]	@ (80006b4 <SystemRCCInit+0xf4>)
 8000604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000606:	4a2b      	ldr	r2, [pc, #172]	@ (80006b4 <SystemRCCInit+0xf4>)
 8000608:	f043 0301 	orr.w	r3, r3, #1
 800060c:	6413      	str	r3, [r2, #64]	@ 0x40
 800060e:	4b29      	ldr	r3, [pc, #164]	@ (80006b4 <SystemRCCInit+0xf4>)
 8000610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000612:	f003 0301 	and.w	r3, r3, #1
 8000616:	617b      	str	r3, [r7, #20]
 8000618:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_TIM3_CLK_ENABLE();
 800061a:	2300      	movs	r3, #0
 800061c:	613b      	str	r3, [r7, #16]
 800061e:	4b25      	ldr	r3, [pc, #148]	@ (80006b4 <SystemRCCInit+0xf4>)
 8000620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000622:	4a24      	ldr	r2, [pc, #144]	@ (80006b4 <SystemRCCInit+0xf4>)
 8000624:	f043 0302 	orr.w	r3, r3, #2
 8000628:	6413      	str	r3, [r2, #64]	@ 0x40
 800062a:	4b22      	ldr	r3, [pc, #136]	@ (80006b4 <SystemRCCInit+0xf4>)
 800062c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800062e:	f003 0302 	and.w	r3, r3, #2
 8000632:	613b      	str	r3, [r7, #16]
 8000634:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_TIM4_CLK_ENABLE();
 8000636:	2300      	movs	r3, #0
 8000638:	60fb      	str	r3, [r7, #12]
 800063a:	4b1e      	ldr	r3, [pc, #120]	@ (80006b4 <SystemRCCInit+0xf4>)
 800063c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800063e:	4a1d      	ldr	r2, [pc, #116]	@ (80006b4 <SystemRCCInit+0xf4>)
 8000640:	f043 0304 	orr.w	r3, r3, #4
 8000644:	6413      	str	r3, [r2, #64]	@ 0x40
 8000646:	4b1b      	ldr	r3, [pc, #108]	@ (80006b4 <SystemRCCInit+0xf4>)
 8000648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800064a:	f003 0304 	and.w	r3, r3, #4
 800064e:	60fb      	str	r3, [r7, #12]
 8000650:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_TIM5_CLK_ENABLE();
 8000652:	2300      	movs	r3, #0
 8000654:	60bb      	str	r3, [r7, #8]
 8000656:	4b17      	ldr	r3, [pc, #92]	@ (80006b4 <SystemRCCInit+0xf4>)
 8000658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800065a:	4a16      	ldr	r2, [pc, #88]	@ (80006b4 <SystemRCCInit+0xf4>)
 800065c:	f043 0308 	orr.w	r3, r3, #8
 8000660:	6413      	str	r3, [r2, #64]	@ 0x40
 8000662:	4b14      	ldr	r3, [pc, #80]	@ (80006b4 <SystemRCCInit+0xf4>)
 8000664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000666:	f003 0308 	and.w	r3, r3, #8
 800066a:	60bb      	str	r3, [r7, #8]
 800066c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_SPI2_CLK_ENABLE();
 800066e:	2300      	movs	r3, #0
 8000670:	607b      	str	r3, [r7, #4]
 8000672:	4b10      	ldr	r3, [pc, #64]	@ (80006b4 <SystemRCCInit+0xf4>)
 8000674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000676:	4a0f      	ldr	r2, [pc, #60]	@ (80006b4 <SystemRCCInit+0xf4>)
 8000678:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800067c:	6413      	str	r3, [r2, #64]	@ 0x40
 800067e:	4b0d      	ldr	r3, [pc, #52]	@ (80006b4 <SystemRCCInit+0xf4>)
 8000680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000682:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000686:	607b      	str	r3, [r7, #4]
 8000688:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_TIM1_CLK_ENABLE();
 800068a:	2300      	movs	r3, #0
 800068c:	603b      	str	r3, [r7, #0]
 800068e:	4b09      	ldr	r3, [pc, #36]	@ (80006b4 <SystemRCCInit+0xf4>)
 8000690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000692:	4a08      	ldr	r2, [pc, #32]	@ (80006b4 <SystemRCCInit+0xf4>)
 8000694:	f043 0301 	orr.w	r3, r3, #1
 8000698:	6453      	str	r3, [r2, #68]	@ 0x44
 800069a:	4b06      	ldr	r3, [pc, #24]	@ (80006b4 <SystemRCCInit+0xf4>)
 800069c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800069e:	f003 0301 	and.w	r3, r3, #1
 80006a2:	603b      	str	r3, [r7, #0]
 80006a4:	683b      	ldr	r3, [r7, #0]
}
 80006a6:	bf00      	nop
 80006a8:	3724      	adds	r7, #36	@ 0x24
 80006aa:	46bd      	mov	sp, r7
 80006ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b0:	4770      	bx	lr
 80006b2:	bf00      	nop
 80006b4:	40023800 	.word	0x40023800

080006b8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM10) {
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	4a04      	ldr	r2, [pc, #16]	@ (80006d8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80006c6:	4293      	cmp	r3, r2
 80006c8:	d101      	bne.n	80006ce <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80006ca:	f000 fed7 	bl	800147c <HAL_IncTick>
  }
}
 80006ce:	bf00      	nop
 80006d0:	3708      	adds	r7, #8
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	40014400 	.word	0x40014400

080006dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006e0:	b672      	cpsid	i
}
 80006e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006e4:	bf00      	nop
 80006e6:	e7fd      	b.n	80006e4 <Error_Handler+0x8>

080006e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006ee:	2300      	movs	r3, #0
 80006f0:	607b      	str	r3, [r7, #4]
 80006f2:	4b12      	ldr	r3, [pc, #72]	@ (800073c <HAL_MspInit+0x54>)
 80006f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006f6:	4a11      	ldr	r2, [pc, #68]	@ (800073c <HAL_MspInit+0x54>)
 80006f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80006fe:	4b0f      	ldr	r3, [pc, #60]	@ (800073c <HAL_MspInit+0x54>)
 8000700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000702:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000706:	607b      	str	r3, [r7, #4]
 8000708:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800070a:	2300      	movs	r3, #0
 800070c:	603b      	str	r3, [r7, #0]
 800070e:	4b0b      	ldr	r3, [pc, #44]	@ (800073c <HAL_MspInit+0x54>)
 8000710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000712:	4a0a      	ldr	r2, [pc, #40]	@ (800073c <HAL_MspInit+0x54>)
 8000714:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000718:	6413      	str	r3, [r2, #64]	@ 0x40
 800071a:	4b08      	ldr	r3, [pc, #32]	@ (800073c <HAL_MspInit+0x54>)
 800071c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800071e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000722:	603b      	str	r3, [r7, #0]
 8000724:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000726:	2200      	movs	r2, #0
 8000728:	210f      	movs	r1, #15
 800072a:	f06f 0001 	mvn.w	r0, #1
 800072e:	f000 ff7d 	bl	800162c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000732:	bf00      	nop
 8000734:	3708      	adds	r7, #8
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	40023800 	.word	0x40023800

08000740 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b08a      	sub	sp, #40	@ 0x28
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000748:	f107 0314 	add.w	r3, r7, #20
 800074c:	2200      	movs	r2, #0
 800074e:	601a      	str	r2, [r3, #0]
 8000750:	605a      	str	r2, [r3, #4]
 8000752:	609a      	str	r2, [r3, #8]
 8000754:	60da      	str	r2, [r3, #12]
 8000756:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	4a19      	ldr	r2, [pc, #100]	@ (80007c4 <HAL_SPI_MspInit+0x84>)
 800075e:	4293      	cmp	r3, r2
 8000760:	d12c      	bne.n	80007bc <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000762:	2300      	movs	r3, #0
 8000764:	613b      	str	r3, [r7, #16]
 8000766:	4b18      	ldr	r3, [pc, #96]	@ (80007c8 <HAL_SPI_MspInit+0x88>)
 8000768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800076a:	4a17      	ldr	r2, [pc, #92]	@ (80007c8 <HAL_SPI_MspInit+0x88>)
 800076c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000770:	6413      	str	r3, [r2, #64]	@ 0x40
 8000772:	4b15      	ldr	r3, [pc, #84]	@ (80007c8 <HAL_SPI_MspInit+0x88>)
 8000774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000776:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800077a:	613b      	str	r3, [r7, #16]
 800077c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800077e:	2300      	movs	r3, #0
 8000780:	60fb      	str	r3, [r7, #12]
 8000782:	4b11      	ldr	r3, [pc, #68]	@ (80007c8 <HAL_SPI_MspInit+0x88>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000786:	4a10      	ldr	r2, [pc, #64]	@ (80007c8 <HAL_SPI_MspInit+0x88>)
 8000788:	f043 0302 	orr.w	r3, r3, #2
 800078c:	6313      	str	r3, [r2, #48]	@ 0x30
 800078e:	4b0e      	ldr	r3, [pc, #56]	@ (80007c8 <HAL_SPI_MspInit+0x88>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000792:	f003 0302 	and.w	r3, r3, #2
 8000796:	60fb      	str	r3, [r7, #12]
 8000798:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800079a:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800079e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007a0:	2302      	movs	r3, #2
 80007a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a4:	2300      	movs	r3, #0
 80007a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007a8:	2303      	movs	r3, #3
 80007aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80007ac:	2305      	movs	r3, #5
 80007ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007b0:	f107 0314 	add.w	r3, r7, #20
 80007b4:	4619      	mov	r1, r3
 80007b6:	4805      	ldr	r0, [pc, #20]	@ (80007cc <HAL_SPI_MspInit+0x8c>)
 80007b8:	f000 ff62 	bl	8001680 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 80007bc:	bf00      	nop
 80007be:	3728      	adds	r7, #40	@ 0x28
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	40003800 	.word	0x40003800
 80007c8:	40023800 	.word	0x40023800
 80007cc:	40020400 	.word	0x40020400

080007d0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b08c      	sub	sp, #48	@ 0x30
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80007d8:	2300      	movs	r3, #0
 80007da:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80007dc:	2300      	movs	r3, #0
 80007de:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 80007e0:	2300      	movs	r3, #0
 80007e2:	60bb      	str	r3, [r7, #8]
 80007e4:	4b2e      	ldr	r3, [pc, #184]	@ (80008a0 <HAL_InitTick+0xd0>)
 80007e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007e8:	4a2d      	ldr	r2, [pc, #180]	@ (80008a0 <HAL_InitTick+0xd0>)
 80007ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007ee:	6453      	str	r3, [r2, #68]	@ 0x44
 80007f0:	4b2b      	ldr	r3, [pc, #172]	@ (80008a0 <HAL_InitTick+0xd0>)
 80007f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80007f8:	60bb      	str	r3, [r7, #8]
 80007fa:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80007fc:	f107 020c 	add.w	r2, r7, #12
 8000800:	f107 0310 	add.w	r3, r7, #16
 8000804:	4611      	mov	r1, r2
 8000806:	4618      	mov	r0, r3
 8000808:	f001 fd34 	bl	8002274 <HAL_RCC_GetClockConfig>
  /* Compute TIM10 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 800080c:	f001 fd1e 	bl	800224c <HAL_RCC_GetPCLK2Freq>
 8000810:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000814:	4a23      	ldr	r2, [pc, #140]	@ (80008a4 <HAL_InitTick+0xd4>)
 8000816:	fba2 2303 	umull	r2, r3, r2, r3
 800081a:	0c9b      	lsrs	r3, r3, #18
 800081c:	3b01      	subs	r3, #1
 800081e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 8000820:	4b21      	ldr	r3, [pc, #132]	@ (80008a8 <HAL_InitTick+0xd8>)
 8000822:	4a22      	ldr	r2, [pc, #136]	@ (80008ac <HAL_InitTick+0xdc>)
 8000824:	601a      	str	r2, [r3, #0]
  + Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 8000826:	4b20      	ldr	r3, [pc, #128]	@ (80008a8 <HAL_InitTick+0xd8>)
 8000828:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800082c:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 800082e:	4a1e      	ldr	r2, [pc, #120]	@ (80008a8 <HAL_InitTick+0xd8>)
 8000830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000832:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 8000834:	4b1c      	ldr	r3, [pc, #112]	@ (80008a8 <HAL_InitTick+0xd8>)
 8000836:	2200      	movs	r2, #0
 8000838:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800083a:	4b1b      	ldr	r3, [pc, #108]	@ (80008a8 <HAL_InitTick+0xd8>)
 800083c:	2200      	movs	r2, #0
 800083e:	609a      	str	r2, [r3, #8]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000840:	4b19      	ldr	r3, [pc, #100]	@ (80008a8 <HAL_InitTick+0xd8>)
 8000842:	2200      	movs	r2, #0
 8000844:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim10);
 8000846:	4818      	ldr	r0, [pc, #96]	@ (80008a8 <HAL_InitTick+0xd8>)
 8000848:	f002 fb26 	bl	8002e98 <HAL_TIM_Base_Init>
 800084c:	4603      	mov	r3, r0
 800084e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000852:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000856:	2b00      	cmp	r3, #0
 8000858:	d11b      	bne.n	8000892 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim10);
 800085a:	4813      	ldr	r0, [pc, #76]	@ (80008a8 <HAL_InitTick+0xd8>)
 800085c:	f002 fb76 	bl	8002f4c <HAL_TIM_Base_Start_IT>
 8000860:	4603      	mov	r3, r0
 8000862:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000866:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800086a:	2b00      	cmp	r3, #0
 800086c:	d111      	bne.n	8000892 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM10 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800086e:	2019      	movs	r0, #25
 8000870:	f000 fef8 	bl	8001664 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	2b0f      	cmp	r3, #15
 8000878:	d808      	bhi.n	800088c <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 800087a:	2200      	movs	r2, #0
 800087c:	6879      	ldr	r1, [r7, #4]
 800087e:	2019      	movs	r0, #25
 8000880:	f000 fed4 	bl	800162c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000884:	4a0a      	ldr	r2, [pc, #40]	@ (80008b0 <HAL_InitTick+0xe0>)
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	6013      	str	r3, [r2, #0]
 800088a:	e002      	b.n	8000892 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 800088c:	2301      	movs	r3, #1
 800088e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000892:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000896:	4618      	mov	r0, r3
 8000898:	3730      	adds	r7, #48	@ 0x30
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	40023800 	.word	0x40023800
 80008a4:	431bde83 	.word	0x431bde83
 80008a8:	20000174 	.word	0x20000174
 80008ac:	40014400 	.word	0x40014400
 80008b0:	200000fc 	.word	0x200000fc

080008b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008b8:	bf00      	nop
 80008ba:	e7fd      	b.n	80008b8 <NMI_Handler+0x4>

080008bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008c0:	bf00      	nop
 80008c2:	e7fd      	b.n	80008c0 <HardFault_Handler+0x4>

080008c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008c8:	bf00      	nop
 80008ca:	e7fd      	b.n	80008c8 <MemManage_Handler+0x4>

080008cc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008d0:	bf00      	nop
 80008d2:	e7fd      	b.n	80008d0 <BusFault_Handler+0x4>

080008d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008d8:	bf00      	nop
 80008da:	e7fd      	b.n	80008d8 <UsageFault_Handler+0x4>

080008dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008e0:	bf00      	nop
 80008e2:	46bd      	mov	sp, r7
 80008e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e8:	4770      	bx	lr
	...

080008ec <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 80008f0:	4802      	ldr	r0, [pc, #8]	@ (80008fc <TIM1_UP_TIM10_IRQHandler+0x10>)
 80008f2:	f002 fe6f 	bl	80035d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80008f6:	bf00      	nop
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	20000174 	.word	0x20000174

08000900 <TIM3_IRQHandler>:
void TIM3_IRQHandler(){
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim3);
 8000904:	4802      	ldr	r0, [pc, #8]	@ (8000910 <TIM3_IRQHandler+0x10>)
 8000906:	f002 fe65 	bl	80035d4 <HAL_TIM_IRQHandler>
}
 800090a:	bf00      	nop
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	200002a4 	.word	0x200002a4

08000914 <TIM4_IRQHandler>:
void TIM4_IRQHandler(){
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim4);
 8000918:	4802      	ldr	r0, [pc, #8]	@ (8000924 <TIM4_IRQHandler+0x10>)
 800091a:	f002 fe5b 	bl	80035d4 <HAL_TIM_IRQHandler>
}
 800091e:	bf00      	nop
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	200002ec 	.word	0x200002ec

08000928 <TIM5_IRQHandler>:
void TIM5_IRQHandler(){
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim5);
 800092c:	4802      	ldr	r0, [pc, #8]	@ (8000938 <TIM5_IRQHandler+0x10>)
 800092e:	f002 fe51 	bl	80035d4 <HAL_TIM_IRQHandler>
}
 8000932:	bf00      	nop
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	20000334 	.word	0x20000334

0800093c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000940:	4b06      	ldr	r3, [pc, #24]	@ (800095c <SystemInit+0x20>)
 8000942:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000946:	4a05      	ldr	r2, [pc, #20]	@ (800095c <SystemInit+0x20>)
 8000948:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800094c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000950:	bf00      	nop
 8000952:	46bd      	mov	sp, r7
 8000954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000958:	4770      	bx	lr
 800095a:	bf00      	nop
 800095c:	e000ed00 	.word	0xe000ed00

08000960 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000960:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000998 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000964:	f7ff ffea 	bl	800093c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000968:	480c      	ldr	r0, [pc, #48]	@ (800099c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800096a:	490d      	ldr	r1, [pc, #52]	@ (80009a0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800096c:	4a0d      	ldr	r2, [pc, #52]	@ (80009a4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800096e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000970:	e002      	b.n	8000978 <LoopCopyDataInit>

08000972 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000972:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000974:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000976:	3304      	adds	r3, #4

08000978 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000978:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800097a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800097c:	d3f9      	bcc.n	8000972 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800097e:	4a0a      	ldr	r2, [pc, #40]	@ (80009a8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000980:	4c0a      	ldr	r4, [pc, #40]	@ (80009ac <LoopFillZerobss+0x22>)
  movs r3, #0
 8000982:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000984:	e001      	b.n	800098a <LoopFillZerobss>

08000986 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000986:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000988:	3204      	adds	r2, #4

0800098a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800098a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800098c:	d3fb      	bcc.n	8000986 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800098e:	f005 fe7f 	bl	8006690 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000992:	f7ff fd9d 	bl	80004d0 <main>
  bx  lr    
 8000996:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000998:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800099c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009a0:	20000158 	.word	0x20000158
  ldr r2, =_sidata
 80009a4:	08006820 	.word	0x08006820
  ldr r2, =_sbss
 80009a8:	20000158 	.word	0x20000158
  ldr r4, =_ebss
 80009ac:	20004ebc 	.word	0x20004ebc

080009b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009b0:	e7fe      	b.n	80009b0 <ADC_IRQHandler>

080009b2 <motorVidinit>:
#include "stm32f4xx_hal.h"
#include "stm32f4xx_hal_gpio.h"
#include "stm32f4xx_hal_tim.h"
#include "./motor.h"

void motorVidinit(motorInitTypeDef*motor){
 80009b2:	b580      	push	{r7, lr}
 80009b4:	b08e      	sub	sp, #56	@ 0x38
 80009b6:	af00      	add	r7, sp, #0
 80009b8:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009be:	2200      	movs	r2, #0
 80009c0:	601a      	str	r2, [r3, #0]
 80009c2:	605a      	str	r2, [r3, #4]
 80009c4:	609a      	str	r2, [r3, #8]
 80009c6:	60da      	str	r2, [r3, #12]
 80009c8:	611a      	str	r2, [r3, #16]
    TIM_OC_InitTypeDef sConfigOC = {0};
 80009ca:	f107 0308 	add.w	r3, r7, #8
 80009ce:	2200      	movs	r2, #0
 80009d0:	601a      	str	r2, [r3, #0]
 80009d2:	605a      	str	r2, [r3, #4]
 80009d4:	609a      	str	r2, [r3, #8]
 80009d6:	60da      	str	r2, [r3, #12]
 80009d8:	611a      	str	r2, [r3, #16]
 80009da:	615a      	str	r2, [r3, #20]
 80009dc:	619a      	str	r2, [r3, #24]
    /*
     * init GPIO PINS
     * IN1 PIN as output and reset it
    */
    GPIO_InitStruct.Pin = motor->in1GPIOxPin;
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	685b      	ldr	r3, [r3, #4]
 80009e2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009e4:	2301      	movs	r3, #1
 80009e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e8:	2300      	movs	r3, #0
 80009ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ec:	2300      	movs	r3, #0
 80009ee:	633b      	str	r3, [r7, #48]	@ 0x30
    HAL_GPIO_Init(motor->in1GPIOx, &GPIO_InitStruct);
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80009f8:	4611      	mov	r1, r2
 80009fa:	4618      	mov	r0, r3
 80009fc:	f000 fe40 	bl	8001680 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(motor->in1GPIOx,motor->in1GPIOxPin , GPIO_PIN_RESET);
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	6818      	ldr	r0, [r3, #0]
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	685b      	ldr	r3, [r3, #4]
 8000a08:	b29b      	uxth	r3, r3
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	f000 ffd3 	bl	80019b8 <HAL_GPIO_WritePin>
    // IN2 PIN as output and reset it
    GPIO_InitStruct.Pin = motor->in2GPIOxPin;
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	68db      	ldr	r3, [r3, #12]
 8000a16:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(motor->in2GPIOx, &GPIO_InitStruct);
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	689b      	ldr	r3, [r3, #8]
 8000a1c:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8000a20:	4611      	mov	r1, r2
 8000a22:	4618      	mov	r0, r3
 8000a24:	f000 fe2c 	bl	8001680 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(motor->in2GPIOx,motor->in2GPIOxPin , GPIO_PIN_RESET);
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	6898      	ldr	r0, [r3, #8]
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	68db      	ldr	r3, [r3, #12]
 8000a30:	b29b      	uxth	r3, r3
 8000a32:	2200      	movs	r2, #0
 8000a34:	4619      	mov	r1, r3
 8000a36:	f000 ffbf 	bl	80019b8 <HAL_GPIO_WritePin>
    // EN pin to its alternate function
    GPIO_InitStruct.Pin = motor->enGPIOxPin;
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	695b      	ldr	r3, [r3, #20]
 8000a3e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a40:	2302      	movs	r3, #2
 8000a42:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a44:	2302      	movs	r3, #2
 8000a46:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = motor->GPIOEnPinAF;
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a4c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(motor->enGPIOx, &GPIO_InitStruct);
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	691b      	ldr	r3, [r3, #16]
 8000a52:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8000a56:	4611      	mov	r1, r2
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f000 fe11 	bl	8001680 <HAL_GPIO_Init>

    // Timer Base for PWM (enable)
    motor->htim->Instance = motor->TIMxEnable;
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	699b      	ldr	r3, [r3, #24]
 8000a62:	687a      	ldr	r2, [r7, #4]
 8000a64:	69d2      	ldr	r2, [r2, #28]
 8000a66:	601a      	str	r2, [r3, #0]
    motor->htim->Init.Prescaler = SET_PSC();
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	699b      	ldr	r3, [r3, #24]
 8000a6c:	220f      	movs	r2, #15
 8000a6e:	605a      	str	r2, [r3, #4]
    motor->htim->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	699b      	ldr	r3, [r3, #24]
 8000a74:	2200      	movs	r2, #0
 8000a76:	619a      	str	r2, [r3, #24]
    motor->htim->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	699b      	ldr	r3, [r3, #24]
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	611a      	str	r2, [r3, #16]
    motor->htim->Init.CounterMode  = TIM_COUNTERMODE_UP;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	699b      	ldr	r3, [r3, #24]
 8000a84:	2200      	movs	r2, #0
 8000a86:	609a      	str	r2, [r3, #8]
    motor->htim->Init.Period = RESET_VALUE;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	699b      	ldr	r3, [r3, #24]
 8000a8c:	2263      	movs	r2, #99	@ 0x63
 8000a8e:	60da      	str	r2, [r3, #12]
    HAL_TIM_PWM_Init(motor->htim);
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	699b      	ldr	r3, [r3, #24]
 8000a94:	4618      	mov	r0, r3
 8000a96:	f002 fabb 	bl	8003010 <HAL_TIM_PWM_Init>

    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a9a:	2360      	movs	r3, #96	@ 0x60
 8000a9c:	60bb      	str	r3, [r7, #8]
    sConfigOC.Pulse = SET_ARR(HANDLE_FAULT_MOTOR_RPM_SPEED);
 8000a9e:	2309      	movs	r3, #9
 8000aa0:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	613b      	str	r3, [r7, #16]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	61bb      	str	r3, [r7, #24]
    HAL_TIM_PWM_ConfigChannel(motor->htim, &sConfigOC, motor->TIMxEnableChannel);
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	6998      	ldr	r0, [r3, #24]
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	6a1a      	ldr	r2, [r3, #32]
 8000ab2:	f107 0308 	add.w	r3, r7, #8
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	f002 ff18 	bl	80038ec <HAL_TIM_PWM_ConfigChannel>
}
 8000abc:	bf00      	nop
 8000abe:	3738      	adds	r7, #56	@ 0x38
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}

08000ac4 <motorVidStart>:
void motorVidStart(motorInitTypeDef*motor, uint8_t motorSpeed,direction motorDirection){
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
 8000acc:	460b      	mov	r3, r1
 8000ace:	70fb      	strb	r3, [r7, #3]
 8000ad0:	4613      	mov	r3, r2
 8000ad2:	70bb      	strb	r3, [r7, #2]
	// set direction
	motorVidSetMotorDirection(motor, motorDirection);
 8000ad4:	78bb      	ldrb	r3, [r7, #2]
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	6878      	ldr	r0, [r7, #4]
 8000ada:	f000 f85f 	bl	8000b9c <motorVidSetMotorDirection>
	//set speed
	motorVidSetSpeed(motor, motorSpeed);
 8000ade:	78fb      	ldrb	r3, [r7, #3]
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	6878      	ldr	r0, [r7, #4]
 8000ae4:	f000 f80c 	bl	8000b00 <motorVidSetSpeed>
	// enable TIMER
	HAL_TIM_PWM_Start(motor->htim,motor->TIMxEnableChannel);
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	699a      	ldr	r2, [r3, #24]
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	6a1b      	ldr	r3, [r3, #32]
 8000af0:	4619      	mov	r1, r3
 8000af2:	4610      	mov	r0, r2
 8000af4:	f002 fae6 	bl	80030c4 <HAL_TIM_PWM_Start>
}
 8000af8:	bf00      	nop
 8000afa:	3708      	adds	r7, #8
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}

08000b00 <motorVidSetSpeed>:
void motorVidSetSpeed(motorInitTypeDef*motor, uint8_t motorSpeed){
 8000b00:	b480      	push	{r7}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
 8000b08:	460b      	mov	r3, r1
 8000b0a:	70fb      	strb	r3, [r7, #3]
	if(motorSpeed <= MAXIMUM_MOTOR_RPM_SPEED){
 8000b0c:	78fb      	ldrb	r3, [r7, #3]
 8000b0e:	2b61      	cmp	r3, #97	@ 0x61
 8000b10:	d831      	bhi.n	8000b76 <motorVidSetSpeed+0x76>
		__HAL_TIM_SET_AUTORELOAD(motor->htim,SET_ARR(motorSpeed) );
 8000b12:	78fb      	ldrb	r3, [r7, #3]
 8000b14:	ee07 3a90 	vmov	s15, r3
 8000b18:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000b1c:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8000b94 <motorVidSetSpeed+0x94>
 8000b20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b24:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8000b98 <motorVidSetSpeed+0x98>
 8000b28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b2c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000b30:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	699b      	ldr	r3, [r3, #24]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b3e:	ee17 2a90 	vmov	r2, s15
 8000b42:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000b44:	78fb      	ldrb	r3, [r7, #3]
 8000b46:	ee07 3a90 	vmov	s15, r3
 8000b4a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000b4e:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8000b94 <motorVidSetSpeed+0x94>
 8000b52:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b56:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8000b98 <motorVidSetSpeed+0x98>
 8000b5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b5e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000b62:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	699b      	ldr	r3, [r3, #24]
 8000b6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b6e:	ee17 2a90 	vmov	r2, s15
 8000b72:	60da      	str	r2, [r3, #12]
	}else{
		__HAL_TIM_SET_AUTORELOAD(motor->htim,SET_ARR(HANDLE_FAULT_MOTOR_RPM_SPEED) );
	}
}
 8000b74:	e008      	b.n	8000b88 <motorVidSetSpeed+0x88>
		__HAL_TIM_SET_AUTORELOAD(motor->htim,SET_ARR(HANDLE_FAULT_MOTOR_RPM_SPEED) );
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	699b      	ldr	r3, [r3, #24]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	2209      	movs	r2, #9
 8000b7e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	699b      	ldr	r3, [r3, #24]
 8000b84:	2209      	movs	r2, #9
 8000b86:	60da      	str	r2, [r3, #12]
}
 8000b88:	bf00      	nop
 8000b8a:	370c      	adds	r7, #12
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b92:	4770      	bx	lr
 8000b94:	42c20000 	.word	0x42c20000
 8000b98:	42c60000 	.word	0x42c60000

08000b9c <motorVidSetMotorDirection>:
void motorVidSetMotorDirection(motorInitTypeDef*motor,direction motorDirection){
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b082      	sub	sp, #8
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
 8000ba4:	460b      	mov	r3, r1
 8000ba6:	70fb      	strb	r3, [r7, #3]
	//reset bit first the control direction
	HAL_GPIO_WritePin(motor->in1GPIOx, motor->in1GPIOxPin, GPIO_PIN_RESET);
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	6818      	ldr	r0, [r3, #0]
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	b29b      	uxth	r3, r3
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	f000 feff 	bl	80019b8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(motor->in2GPIOx, motor->in2GPIOxPin, GPIO_PIN_RESET);
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	6898      	ldr	r0, [r3, #8]
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	68db      	ldr	r3, [r3, #12]
 8000bc2:	b29b      	uxth	r3, r3
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	f000 fef6 	bl	80019b8 <HAL_GPIO_WritePin>

	while(HAL_GPIO_ReadPin(motor->in1GPIOx, motor->in1GPIOxPin) || HAL_GPIO_ReadPin(motor->in2GPIOx, motor->in2GPIOxPin));
 8000bcc:	bf00      	nop
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681a      	ldr	r2, [r3, #0]
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	b29b      	uxth	r3, r3
 8000bd8:	4619      	mov	r1, r3
 8000bda:	4610      	mov	r0, r2
 8000bdc:	f000 fed4 	bl	8001988 <HAL_GPIO_ReadPin>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d1f3      	bne.n	8000bce <motorVidSetMotorDirection+0x32>
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	689a      	ldr	r2, [r3, #8]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	68db      	ldr	r3, [r3, #12]
 8000bee:	b29b      	uxth	r3, r3
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	4610      	mov	r0, r2
 8000bf4:	f000 fec8 	bl	8001988 <HAL_GPIO_ReadPin>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d1e7      	bne.n	8000bce <motorVidSetMotorDirection+0x32>
	if(motorDirection == CW){
 8000bfe:	78fb      	ldrb	r3, [r7, #3]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d112      	bne.n	8000c2a <motorVidSetMotorDirection+0x8e>
		HAL_GPIO_WritePin(motor->in1GPIOx, motor->in1GPIOxPin, GPIO_PIN_SET);
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	6818      	ldr	r0, [r3, #0]
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	685b      	ldr	r3, [r3, #4]
 8000c0c:	b29b      	uxth	r3, r3
 8000c0e:	2201      	movs	r2, #1
 8000c10:	4619      	mov	r1, r3
 8000c12:	f000 fed1 	bl	80019b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(motor->in2GPIOx, motor->in2GPIOxPin, GPIO_PIN_RESET);
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	6898      	ldr	r0, [r3, #8]
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	68db      	ldr	r3, [r3, #12]
 8000c1e:	b29b      	uxth	r3, r3
 8000c20:	2200      	movs	r2, #0
 8000c22:	4619      	mov	r1, r3
 8000c24:	f000 fec8 	bl	80019b8 <HAL_GPIO_WritePin>
	}else if(motorDirection == CCW){
		HAL_GPIO_WritePin(motor->in1GPIOx, motor->in1GPIOxPin, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(motor->in2GPIOx, motor->in2GPIOxPin, GPIO_PIN_SET);
	}
}
 8000c28:	e014      	b.n	8000c54 <motorVidSetMotorDirection+0xb8>
	}else if(motorDirection == CCW){
 8000c2a:	78fb      	ldrb	r3, [r7, #3]
 8000c2c:	2b01      	cmp	r3, #1
 8000c2e:	d111      	bne.n	8000c54 <motorVidSetMotorDirection+0xb8>
		HAL_GPIO_WritePin(motor->in1GPIOx, motor->in1GPIOxPin, GPIO_PIN_RESET);
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	6818      	ldr	r0, [r3, #0]
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	b29b      	uxth	r3, r3
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	f000 febb 	bl	80019b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(motor->in2GPIOx, motor->in2GPIOxPin, GPIO_PIN_SET);
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	6898      	ldr	r0, [r3, #8]
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	68db      	ldr	r3, [r3, #12]
 8000c4a:	b29b      	uxth	r3, r3
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	4619      	mov	r1, r3
 8000c50:	f000 feb2 	bl	80019b8 <HAL_GPIO_WritePin>
}
 8000c54:	bf00      	nop
 8000c56:	3708      	adds	r7, #8
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}

08000c5c <motorVidStop>:
void motorVidStop(motorInitTypeDef*motor){
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(motor->in1GPIOx, motor->in1GPIOxPin, GPIO_PIN_RESET);
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	6818      	ldr	r0, [r3, #0]
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	685b      	ldr	r3, [r3, #4]
 8000c6c:	b29b      	uxth	r3, r3
 8000c6e:	2200      	movs	r2, #0
 8000c70:	4619      	mov	r1, r3
 8000c72:	f000 fea1 	bl	80019b8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(motor->in2GPIOx, motor->in2GPIOxPin, GPIO_PIN_RESET);
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	6898      	ldr	r0, [r3, #8]
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	68db      	ldr	r3, [r3, #12]
 8000c7e:	b29b      	uxth	r3, r3
 8000c80:	2200      	movs	r2, #0
 8000c82:	4619      	mov	r1, r3
 8000c84:	f000 fe98 	bl	80019b8 <HAL_GPIO_WritePin>
	HAL_TIM_PWM_Stop(motor->htim, motor->TIMxEnableChannel);
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	699a      	ldr	r2, [r3, #24]
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	6a1b      	ldr	r3, [r3, #32]
 8000c90:	4619      	mov	r1, r3
 8000c92:	4610      	mov	r0, r2
 8000c94:	f002 fac6 	bl	8003224 <HAL_TIM_PWM_Stop>

}
 8000c98:	bf00      	nop
 8000c9a:	3708      	adds	r7, #8
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}

08000ca0 <actuatingVidInit>:
	.TIMxEnableChannel = TIM_CHANNEL_2,
	.GPIOEnPinAF = GPIO_AF1_TIM1,
};

// initialize motors from structs that defined above
void actuatingVidInit(void){
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
	motorVidinit(&LHS_Motor);
 8000ca4:	4803      	ldr	r0, [pc, #12]	@ (8000cb4 <actuatingVidInit+0x14>)
 8000ca6:	f7ff fe84 	bl	80009b2 <motorVidinit>
	motorVidinit(&RHS_Motor);
 8000caa:	4803      	ldr	r0, [pc, #12]	@ (8000cb8 <actuatingVidInit+0x18>)
 8000cac:	f7ff fe81 	bl	80009b2 <motorVidinit>
}
 8000cb0:	bf00      	nop
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	20000004 	.word	0x20000004
 8000cb8:	2000002c 	.word	0x2000002c

08000cbc <actuatingVidExecuteCommandTask>:
// receive command and execute it
void actuatingVidExecuteCommandTask(void*pvParameters){
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b084      	sub	sp, #16
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
	uint8_t command = 0xff;
 8000cc4:	23ff      	movs	r3, #255	@ 0xff
 8000cc6:	73fb      	strb	r3, [r7, #15]
	for(;;){
		osDelay(2);
 8000cc8:	2002      	movs	r0, #2
 8000cca:	f003 fbc3 	bl	8004454 <osDelay>
		command = receptionCharReceiveCommand();
 8000cce:	f000 f91f 	bl	8000f10 <receptionCharReceiveCommand>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	73fb      	strb	r3, [r7, #15]
		switch(command){
 8000cd6:	7bfb      	ldrb	r3, [r7, #15]
 8000cd8:	2b05      	cmp	r3, #5
 8000cda:	dc13      	bgt.n	8000d04 <actuatingVidExecuteCommandTask+0x48>
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	db4a      	blt.n	8000d76 <actuatingVidExecuteCommandTask+0xba>
 8000ce0:	2b05      	cmp	r3, #5
 8000ce2:	d848      	bhi.n	8000d76 <actuatingVidExecuteCommandTask+0xba>
 8000ce4:	a201      	add	r2, pc, #4	@ (adr r2, 8000cec <actuatingVidExecuteCommandTask+0x30>)
 8000ce6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cea:	bf00      	nop
 8000cec:	08000d0b 	.word	0x08000d0b
 8000cf0:	08000d21 	.word	0x08000d21
 8000cf4:	08000d33 	.word	0x08000d33
 8000cf8:	08000d45 	.word	0x08000d45
 8000cfc:	08000d57 	.word	0x08000d57
 8000d00:	08000d69 	.word	0x08000d69
 8000d04:	2bff      	cmp	r3, #255	@ 0xff
 8000d06:	d038      	beq.n	8000d7a <actuatingVidExecuteCommandTask+0xbe>
				motorVidStop(&RHS_Motor);
				break;
			case 0xff:
				break;
			default:
				break;
 8000d08:	e035      	b.n	8000d76 <actuatingVidExecuteCommandTask+0xba>
				motorVidStart(&LHS_Motor,INITIAL_SPEED,CW);
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	211e      	movs	r1, #30
 8000d0e:	481c      	ldr	r0, [pc, #112]	@ (8000d80 <actuatingVidExecuteCommandTask+0xc4>)
 8000d10:	f7ff fed8 	bl	8000ac4 <motorVidStart>
				motorVidStart(&RHS_Motor,INITIAL_SPEED,CW);
 8000d14:	2200      	movs	r2, #0
 8000d16:	211e      	movs	r1, #30
 8000d18:	481a      	ldr	r0, [pc, #104]	@ (8000d84 <actuatingVidExecuteCommandTask+0xc8>)
 8000d1a:	f7ff fed3 	bl	8000ac4 <motorVidStart>
				break;
 8000d1e:	e02d      	b.n	8000d7c <actuatingVidExecuteCommandTask+0xc0>
				motorVidSetMotorDirection(&LHS_Motor,CW);
 8000d20:	2100      	movs	r1, #0
 8000d22:	4817      	ldr	r0, [pc, #92]	@ (8000d80 <actuatingVidExecuteCommandTask+0xc4>)
 8000d24:	f7ff ff3a 	bl	8000b9c <motorVidSetMotorDirection>
				motorVidSetMotorDirection(&RHS_Motor,CW);
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4816      	ldr	r0, [pc, #88]	@ (8000d84 <actuatingVidExecuteCommandTask+0xc8>)
 8000d2c:	f7ff ff36 	bl	8000b9c <motorVidSetMotorDirection>
				break;
 8000d30:	e024      	b.n	8000d7c <actuatingVidExecuteCommandTask+0xc0>
				motorVidSetMotorDirection(&LHS_Motor,CCW);
 8000d32:	2101      	movs	r1, #1
 8000d34:	4812      	ldr	r0, [pc, #72]	@ (8000d80 <actuatingVidExecuteCommandTask+0xc4>)
 8000d36:	f7ff ff31 	bl	8000b9c <motorVidSetMotorDirection>
				motorVidSetMotorDirection(&RHS_Motor,CCW);
 8000d3a:	2101      	movs	r1, #1
 8000d3c:	4811      	ldr	r0, [pc, #68]	@ (8000d84 <actuatingVidExecuteCommandTask+0xc8>)
 8000d3e:	f7ff ff2d 	bl	8000b9c <motorVidSetMotorDirection>
				break;
 8000d42:	e01b      	b.n	8000d7c <actuatingVidExecuteCommandTask+0xc0>
				motorVidSetMotorDirection(&LHS_Motor,CW);
 8000d44:	2100      	movs	r1, #0
 8000d46:	480e      	ldr	r0, [pc, #56]	@ (8000d80 <actuatingVidExecuteCommandTask+0xc4>)
 8000d48:	f7ff ff28 	bl	8000b9c <motorVidSetMotorDirection>
				motorVidSetMotorDirection(&RHS_Motor,CCW);
 8000d4c:	2101      	movs	r1, #1
 8000d4e:	480d      	ldr	r0, [pc, #52]	@ (8000d84 <actuatingVidExecuteCommandTask+0xc8>)
 8000d50:	f7ff ff24 	bl	8000b9c <motorVidSetMotorDirection>
				break;
 8000d54:	e012      	b.n	8000d7c <actuatingVidExecuteCommandTask+0xc0>
				motorVidSetMotorDirection(&LHS_Motor,CCW);
 8000d56:	2101      	movs	r1, #1
 8000d58:	4809      	ldr	r0, [pc, #36]	@ (8000d80 <actuatingVidExecuteCommandTask+0xc4>)
 8000d5a:	f7ff ff1f 	bl	8000b9c <motorVidSetMotorDirection>
				motorVidSetMotorDirection(&RHS_Motor,CW);
 8000d5e:	2100      	movs	r1, #0
 8000d60:	4808      	ldr	r0, [pc, #32]	@ (8000d84 <actuatingVidExecuteCommandTask+0xc8>)
 8000d62:	f7ff ff1b 	bl	8000b9c <motorVidSetMotorDirection>
				break;
 8000d66:	e009      	b.n	8000d7c <actuatingVidExecuteCommandTask+0xc0>
				motorVidStop(&LHS_Motor);
 8000d68:	4805      	ldr	r0, [pc, #20]	@ (8000d80 <actuatingVidExecuteCommandTask+0xc4>)
 8000d6a:	f7ff ff77 	bl	8000c5c <motorVidStop>
				motorVidStop(&RHS_Motor);
 8000d6e:	4805      	ldr	r0, [pc, #20]	@ (8000d84 <actuatingVidExecuteCommandTask+0xc8>)
 8000d70:	f7ff ff74 	bl	8000c5c <motorVidStop>
				break;
 8000d74:	e002      	b.n	8000d7c <actuatingVidExecuteCommandTask+0xc0>
				break;
 8000d76:	bf00      	nop
 8000d78:	e7a6      	b.n	8000cc8 <actuatingVidExecuteCommandTask+0xc>
				break;
 8000d7a:	bf00      	nop
		osDelay(2);
 8000d7c:	e7a4      	b.n	8000cc8 <actuatingVidExecuteCommandTask+0xc>
 8000d7e:	bf00      	nop
 8000d80:	20000004 	.word	0x20000004
 8000d84:	2000002c 	.word	0x2000002c

08000d88 <actuatingVidBegin>:

		}
	}
}
// create actuating task
void actuatingVidBegin(){
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b08a      	sub	sp, #40	@ 0x28
 8000d8c:	af00      	add	r7, sp, #0
	//define freeRTOS Tasks Parameters
	osThreadId_t executeCommandTaskHandle;
	const osThreadAttr_t executeCommandTask_attributes = {
 8000d8e:	463b      	mov	r3, r7
 8000d90:	2224      	movs	r2, #36	@ 0x24
 8000d92:	2100      	movs	r1, #0
 8000d94:	4618      	mov	r0, r3
 8000d96:	f005 fc1d 	bl	80065d4 <memset>
 8000d9a:	4b09      	ldr	r3, [pc, #36]	@ (8000dc0 <actuatingVidBegin+0x38>)
 8000d9c:	603b      	str	r3, [r7, #0]
 8000d9e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000da2:	617b      	str	r3, [r7, #20]
 8000da4:	2328      	movs	r3, #40	@ 0x28
 8000da6:	61bb      	str	r3, [r7, #24]
	  .name = "exeCommand",
	  .stack_size = 128 * 4,
	  .priority = (osPriority_t) osPriorityHigh,
	};
	executeCommandTaskHandle = osThreadNew(actuatingVidExecuteCommandTask, NULL, &executeCommandTask_attributes);
 8000da8:	463b      	mov	r3, r7
 8000daa:	461a      	mov	r2, r3
 8000dac:	2100      	movs	r1, #0
 8000dae:	4805      	ldr	r0, [pc, #20]	@ (8000dc4 <actuatingVidBegin+0x3c>)
 8000db0:	f003 fabe 	bl	8004330 <osThreadNew>
 8000db4:	6278      	str	r0, [r7, #36]	@ 0x24
}
 8000db6:	bf00      	nop
 8000db8:	3728      	adds	r7, #40	@ 0x28
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	080067bc 	.word	0x080067bc
 8000dc4:	08000cbd 	.word	0x08000cbd

08000dc8 <communicationVidInit>:
#include "stm32f4xx_hal_gpio.h"
#include "stm32f4xx_hal_spi.h"
#include "./communication.h"

SPI_HandleTypeDef hspi2 = {0};
void communicationVidInit(){
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b086      	sub	sp, #24
 8000dcc:	af00      	add	r7, sp, #0
	// initialize GPIO PINS to its alternate function
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dce:	1d3b      	adds	r3, r7, #4
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	601a      	str	r2, [r3, #0]
 8000dd4:	605a      	str	r2, [r3, #4]
 8000dd6:	609a      	str	r2, [r3, #8]
 8000dd8:	60da      	str	r2, [r3, #12]
 8000dda:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = SCLK_PIN | MISO_PIN | MOSI_PIN;
 8000ddc:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000de0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de2:	2302      	movs	r3, #2
 8000de4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de6:	2300      	movs	r3, #0
 8000de8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dea:	2303      	movs	r3, #3
 8000dec:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = SPI_ALTERNATE_FUNCTION;
 8000dee:	2305      	movs	r3, #5
 8000df0:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(SPI_PORT, &GPIO_InitStruct);
 8000df2:	1d3b      	adds	r3, r7, #4
 8000df4:	4619      	mov	r1, r3
 8000df6:	482c      	ldr	r0, [pc, #176]	@ (8000ea8 <communicationVidInit+0xe0>)
 8000df8:	f000 fc42 	bl	8001680 <HAL_GPIO_Init>

	//initialize ss pin  as output and trigger pin as input
	GPIO_InitStruct.Pin = SS_PIN;
 8000dfc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e00:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e02:	2301      	movs	r3, #1
 8000e04:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e06:	2300      	movs	r3, #0
 8000e08:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(SPI_PORT, &GPIO_InitStruct);
 8000e0a:	1d3b      	adds	r3, r7, #4
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	4826      	ldr	r0, [pc, #152]	@ (8000ea8 <communicationVidInit+0xe0>)
 8000e10:	f000 fc36 	bl	8001680 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = TRIGGER_PIN;
 8000e14:	2320      	movs	r3, #32
 8000e16:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(SPI_PORT, &GPIO_InitStruct);
 8000e1c:	1d3b      	adds	r3, r7, #4
 8000e1e:	4619      	mov	r1, r3
 8000e20:	4821      	ldr	r0, [pc, #132]	@ (8000ea8 <communicationVidInit+0xe0>)
 8000e22:	f000 fc2d 	bl	8001680 <HAL_GPIO_Init>

	//deselect slave by dafult and pull trigger low
	HAL_GPIO_WritePin(SPI_PORT,TRIGGER_PIN, GPIO_PIN_RESET);
 8000e26:	2200      	movs	r2, #0
 8000e28:	2120      	movs	r1, #32
 8000e2a:	481f      	ldr	r0, [pc, #124]	@ (8000ea8 <communicationVidInit+0xe0>)
 8000e2c:	f000 fdc4 	bl	80019b8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI_PORT, SS_PIN, GPIO_PIN_SET);
 8000e30:	2201      	movs	r2, #1
 8000e32:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e36:	481c      	ldr	r0, [pc, #112]	@ (8000ea8 <communicationVidInit+0xe0>)
 8000e38:	f000 fdbe 	bl	80019b8 <HAL_GPIO_WritePin>

	//congigure spi as master
	hspi2.Instance = COMMUNICATION_SPI;
 8000e3c:	4b1b      	ldr	r3, [pc, #108]	@ (8000eac <communicationVidInit+0xe4>)
 8000e3e:	4a1c      	ldr	r2, [pc, #112]	@ (8000eb0 <communicationVidInit+0xe8>)
 8000e40:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8000e42:	4b1a      	ldr	r3, [pc, #104]	@ (8000eac <communicationVidInit+0xe4>)
 8000e44:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000e48:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000e4a:	4b18      	ldr	r3, [pc, #96]	@ (8000eac <communicationVidInit+0xe4>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = DATA_SIZE;
 8000e50:	4b16      	ldr	r3, [pc, #88]	@ (8000eac <communicationVidInit+0xe4>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e56:	4b15      	ldr	r3, [pc, #84]	@ (8000eac <communicationVidInit+0xe4>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e5c:	4b13      	ldr	r3, [pc, #76]	@ (8000eac <communicationVidInit+0xe4>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8000e62:	4b12      	ldr	r3, [pc, #72]	@ (8000eac <communicationVidInit+0xe4>)
 8000e64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e68:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = BAUD_RATE_PRESCALER;
 8000e6a:	4b10      	ldr	r3, [pc, #64]	@ (8000eac <communicationVidInit+0xe4>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = ENDIAN;
 8000e70:	4b0e      	ldr	r3, [pc, #56]	@ (8000eac <communicationVidInit+0xe4>)
 8000e72:	2280      	movs	r2, #128	@ 0x80
 8000e74:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e76:	4b0d      	ldr	r3, [pc, #52]	@ (8000eac <communicationVidInit+0xe4>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000eac <communicationVidInit+0xe4>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 10;
 8000e82:	4b0a      	ldr	r3, [pc, #40]	@ (8000eac <communicationVidInit+0xe4>)
 8000e84:	220a      	movs	r2, #10
 8000e86:	62da      	str	r2, [r3, #44]	@ 0x2c
	HAL_SPI_Init(&hspi2);
 8000e88:	4808      	ldr	r0, [pc, #32]	@ (8000eac <communicationVidInit+0xe4>)
 8000e8a:	f001 fa25 	bl	80022d8 <HAL_SPI_Init>
	__HAL_SPI_ENABLE(&hspi2);
 8000e8e:	4b07      	ldr	r3, [pc, #28]	@ (8000eac <communicationVidInit+0xe4>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	681a      	ldr	r2, [r3, #0]
 8000e94:	4b05      	ldr	r3, [pc, #20]	@ (8000eac <communicationVidInit+0xe4>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000e9c:	601a      	str	r2, [r3, #0]
}
 8000e9e:	bf00      	nop
 8000ea0:	3718      	adds	r7, #24
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	40020400 	.word	0x40020400
 8000eac:	20000204 	.word	0x20000204
 8000eb0:	40003800 	.word	0x40003800

08000eb4 <communicationVidSelectSlave>:
void communicationVidSelectSlave(){
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_PORT, SS_PIN, GPIO_PIN_RESET);
 8000eb8:	2200      	movs	r2, #0
 8000eba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ebe:	4802      	ldr	r0, [pc, #8]	@ (8000ec8 <communicationVidSelectSlave+0x14>)
 8000ec0:	f000 fd7a 	bl	80019b8 <HAL_GPIO_WritePin>
}
 8000ec4:	bf00      	nop
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	40020400 	.word	0x40020400

08000ecc <communicationVidDeselectSlave>:
void communicationVidDeselectSlave(){
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
	while (HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY);
 8000ed0:	bf00      	nop
 8000ed2:	4807      	ldr	r0, [pc, #28]	@ (8000ef0 <communicationVidDeselectSlave+0x24>)
 8000ed4:	f001 fe8f 	bl	8002bf6 <HAL_SPI_GetState>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b01      	cmp	r3, #1
 8000edc:	d1f9      	bne.n	8000ed2 <communicationVidDeselectSlave+0x6>
	HAL_GPIO_WritePin(SPI_PORT, SS_PIN, GPIO_PIN_SET);
 8000ede:	2201      	movs	r2, #1
 8000ee0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ee4:	4803      	ldr	r0, [pc, #12]	@ (8000ef4 <communicationVidDeselectSlave+0x28>)
 8000ee6:	f000 fd67 	bl	80019b8 <HAL_GPIO_WritePin>
}
 8000eea:	bf00      	nop
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	20000204 	.word	0x20000204
 8000ef4:	40020400 	.word	0x40020400

08000ef8 <communicationCharGetTriggerPinValue>:
uint8_t communicationCharGetTriggerPinValue(){
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(SPI_PORT, TRIGGER_PIN);
 8000efc:	2120      	movs	r1, #32
 8000efe:	4803      	ldr	r0, [pc, #12]	@ (8000f0c <communicationCharGetTriggerPinValue+0x14>)
 8000f00:	f000 fd42 	bl	8001988 <HAL_GPIO_ReadPin>
 8000f04:	4603      	mov	r3, r0
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	40020400 	.word	0x40020400

08000f10 <receptionCharReceiveCommand>:
#include "stm32f4xx_hal_spi.h"
#include "../../communication.h"
#include "./reception.h"
extern SPI_HandleTypeDef hspi2 ;

uint8_t receptionCharReceiveCommand(){
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
	uint8_t command;
	if(communicationCharGetTriggerPinValue() == RESET){
 8000f16:	f7ff ffef 	bl	8000ef8 <communicationCharGetTriggerPinValue>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d101      	bne.n	8000f24 <receptionCharReceiveCommand+0x14>
		  return 0xff;
 8000f20:	23ff      	movs	r3, #255	@ 0xff
 8000f22:	e013      	b.n	8000f4c <receptionCharReceiveCommand+0x3c>
	}
	communicationVidSelectSlave();
 8000f24:	f7ff ffc6 	bl	8000eb4 <communicationVidSelectSlave>
	while(__HAL_SPI_GET_FLAG(&hspi2, SPI_FLAG_RXNE) != SET);
 8000f28:	bf00      	nop
 8000f2a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f54 <receptionCharReceiveCommand+0x44>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	689b      	ldr	r3, [r3, #8]
 8000f30:	f003 0301 	and.w	r3, r3, #1
 8000f34:	2b01      	cmp	r3, #1
 8000f36:	d1f8      	bne.n	8000f2a <receptionCharReceiveCommand+0x1a>
	HAL_SPI_Receive(&hspi2, &command, 1, HAL_MAX_DELAY);
 8000f38:	1df9      	adds	r1, r7, #7
 8000f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f3e:	2201      	movs	r2, #1
 8000f40:	4804      	ldr	r0, [pc, #16]	@ (8000f54 <receptionCharReceiveCommand+0x44>)
 8000f42:	f001 fb96 	bl	8002672 <HAL_SPI_Receive>
	communicationVidDeselectSlave();
 8000f46:	f7ff ffc1 	bl	8000ecc <communicationVidDeselectSlave>
	return command;
 8000f4a:	79fb      	ldrb	r3, [r7, #7]
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	3708      	adds	r7, #8
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	20000204 	.word	0x20000204

08000f58 <serializeSensorData>:
 *      Author: ASHRY
 */
#include <stdint.h>
#include "../typesdefinition/typedefinitions.h"
#include "./serialization.h"
uint8_t* serializeSensorData(sensorTypeDef* sensorData){
 8000f58:	b480      	push	{r7}
 8000f5a:	b085      	sub	sp, #20
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
	uint8_t* serializedData = (uint8_t*) sensorData;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	60fb      	str	r3, [r7, #12]
	return serializedData;
 8000f64:	68fb      	ldr	r3, [r7, #12]
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	3714      	adds	r7, #20
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
	...

08000f74 <transmissionVidSendSensorData>:
#include "stm32f4xx_hal_spi.h"
#include "../typesdefinition/typedefinitions.h"
#include "../formatter/serialization.h"
#include "./transmission.h"
extern SPI_HandleTypeDef hspi2;
void transmissionVidSendSensorData(sensorTypeDef*sensorData){
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
	uint8_t* serialData = serializeSensorData(sensorData);
 8000f7c:	6878      	ldr	r0, [r7, #4]
 8000f7e:	f7ff ffeb 	bl	8000f58 <serializeSensorData>
 8000f82:	60f8      	str	r0, [r7, #12]
	HAL_SPI_Transmit(&hspi2, serialData, SENSOR_DATA_SIZE, HAL_MAX_DELAY);
 8000f84:	f04f 33ff 	mov.w	r3, #4294967295
 8000f88:	2208      	movs	r2, #8
 8000f8a:	68f9      	ldr	r1, [r7, #12]
 8000f8c:	4803      	ldr	r0, [pc, #12]	@ (8000f9c <transmissionVidSendSensorData+0x28>)
 8000f8e:	f001 fa2c 	bl	80023ea <HAL_SPI_Transmit>
}
 8000f92:	bf00      	nop
 8000f94:	3710      	adds	r7, #16
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	20000204 	.word	0x20000204

08000fa0 <transmissionVidSendSingleValue>:
void transmissionVidSendSingleValue(uint8_t value){
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b084      	sub	sp, #16
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	71fb      	strb	r3, [r7, #7]
	uint8_t val = value;
 8000faa:	79fb      	ldrb	r3, [r7, #7]
 8000fac:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hspi2, &val, 1 , HAL_MAX_DELAY);
 8000fae:	f107 010f 	add.w	r1, r7, #15
 8000fb2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	4803      	ldr	r0, [pc, #12]	@ (8000fc8 <transmissionVidSendSingleValue+0x28>)
 8000fba:	f001 fa16 	bl	80023ea <HAL_SPI_Transmit>
}
 8000fbe:	bf00      	nop
 8000fc0:	3710      	adds	r7, #16
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	20000204 	.word	0x20000204

08000fcc <transmissionVidSendStart>:
void transmissionVidSendStart(){
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
	transmissionVidSendSingleValue(START_FRAME);
 8000fd0:	20a0      	movs	r0, #160	@ 0xa0
 8000fd2:	f7ff ffe5 	bl	8000fa0 <transmissionVidSendSingleValue>

}
 8000fd6:	bf00      	nop
 8000fd8:	bd80      	pop	{r7, pc}

08000fda <transmissionVidSendEnd>:
void transmissionVidSendEnd(){
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	af00      	add	r7, sp, #0
	transmissionVidSendSingleValue(END_FRAME);
 8000fde:	20b0      	movs	r0, #176	@ 0xb0
 8000fe0:	f7ff ffde 	bl	8000fa0 <transmissionVidSendSingleValue>

}
 8000fe4:	bf00      	nop
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <ultraSonicVidInit>:
 */
#include "stm32f4xx_hal.h"
#include "stm32f4xx_hal_gpio.h"
#include "stm32f4xx_hal_tim.h"
#include "./ultraSonic.h"
void ultraSonicVidInit(ultraSonicInitTypeDef* sensor) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b092      	sub	sp, #72	@ 0x48
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	601a      	str	r2, [r3, #0]
 8000ff8:	605a      	str	r2, [r3, #4]
 8000ffa:	609a      	str	r2, [r3, #8]
 8000ffc:	60da      	str	r2, [r3, #12]
 8000ffe:	611a      	str	r2, [r3, #16]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8001000:	f107 0318 	add.w	r3, r7, #24
 8001004:	2200      	movs	r2, #0
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	605a      	str	r2, [r3, #4]
 800100a:	609a      	str	r2, [r3, #8]
 800100c:	60da      	str	r2, [r3, #12]
 800100e:	611a      	str	r2, [r3, #16]
 8001010:	615a      	str	r2, [r3, #20]
 8001012:	619a      	str	r2, [r3, #24]
    TIM_IC_InitTypeDef sConfigIC = {0};
 8001014:	f107 0308 	add.w	r3, r7, #8
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	605a      	str	r2, [r3, #4]
 800101e:	609a      	str	r2, [r3, #8]
 8001020:	60da      	str	r2, [r3, #12]

    // === Trigger Pin Init ===
    GPIO_InitStruct.Pin = sensor->GPIOxTriggerPin;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	689b      	ldr	r3, [r3, #8]
 8001026:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001028:	2302      	movs	r3, #2
 800102a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102c:	2300      	movs	r3, #0
 800102e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001030:	2302      	movs	r3, #2
 8001032:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = sensor->GPIOxTriggerPinAF;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	691b      	ldr	r3, [r3, #16]
 8001038:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(sensor->GPIOxTrigger, &GPIO_InitStruct);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8001042:	4611      	mov	r1, r2
 8001044:	4618      	mov	r0, r3
 8001046:	f000 fb1b 	bl	8001680 <HAL_GPIO_Init>

    // Timer Base for PWM (Trigger)
    sensor->htimTrigger->Instance = sensor->TIMxTrigger;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6a1b      	ldr	r3, [r3, #32]
 800104e:	687a      	ldr	r2, [r7, #4]
 8001050:	6992      	ldr	r2, [r2, #24]
 8001052:	601a      	str	r2, [r3, #0]
    sensor->htimTrigger->Init.Prescaler = GET_PSC();
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	6a1b      	ldr	r3, [r3, #32]
 8001058:	220f      	movs	r2, #15
 800105a:	605a      	str	r2, [r3, #4]
    sensor->htimTrigger->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	6a1b      	ldr	r3, [r3, #32]
 8001060:	2200      	movs	r2, #0
 8001062:	619a      	str	r2, [r3, #24]
    sensor->htimTrigger->Init.ClockDivision = TIMER_CLOCK_DIVISON;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	6a1b      	ldr	r3, [r3, #32]
 8001068:	2200      	movs	r2, #0
 800106a:	611a      	str	r2, [r3, #16]
    sensor->htimTrigger->Init.CounterMode  = TIMER_COUNTER_MODE;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	6a1b      	ldr	r3, [r3, #32]
 8001070:	2200      	movs	r2, #0
 8001072:	609a      	str	r2, [r3, #8]
    sensor->htimTrigger->Init.Period = GET_RESET_VALUE();
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	6a1b      	ldr	r3, [r3, #32]
 8001078:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 800107c:	60da      	str	r2, [r3, #12]
    HAL_TIM_PWM_Init(sensor->htimTrigger);
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	6a1b      	ldr	r3, [r3, #32]
 8001082:	4618      	mov	r0, r3
 8001084:	f001 ffc4 	bl	8003010 <HAL_TIM_PWM_Init>

    sConfigOC.OCMode = TIMER_OUTPUTCOMPARE_MODE;
 8001088:	2360      	movs	r3, #96	@ 0x60
 800108a:	61bb      	str	r3, [r7, #24]
    sConfigOC.Pulse = GET_ARR();
 800108c:	2309      	movs	r3, #9
 800108e:	61fb      	str	r3, [r7, #28]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001090:	2300      	movs	r3, #0
 8001092:	623b      	str	r3, [r7, #32]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001094:	2300      	movs	r3, #0
 8001096:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_TIM_PWM_ConfigChannel(sensor->htimTrigger, &sConfigOC, sensor->TIMxTrigger_Channel);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	6a18      	ldr	r0, [r3, #32]
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80010a0:	f107 0318 	add.w	r3, r7, #24
 80010a4:	4619      	mov	r1, r3
 80010a6:	f002 fc21 	bl	80038ec <HAL_TIM_PWM_ConfigChannel>

    // === Echo Pin Init ===
    GPIO_InitStruct.Pin = sensor->GPIOxEchoPin;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	68db      	ldr	r3, [r3, #12]
 80010ae:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Alternate = sensor->GPIOxEchoPinAF;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	695b      	ldr	r3, [r3, #20]
 80010b4:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(sensor->GPIOxEcho, &GPIO_InitStruct);
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 80010be:	4611      	mov	r1, r2
 80010c0:	4618      	mov	r0, r3
 80010c2:	f000 fadd 	bl	8001680 <HAL_GPIO_Init>

    // Timer Base for Echo Capture
    sensor->htimEcho->Instance = sensor->TIMxEcho;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010ca:	687a      	ldr	r2, [r7, #4]
 80010cc:	69d2      	ldr	r2, [r2, #28]
 80010ce:	601a      	str	r2, [r3, #0]
    sensor->htimEcho->Channel = ECHO_CHANNEL;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010d4:	2200      	movs	r2, #0
 80010d6:	771a      	strb	r2, [r3, #28]
    sensor->htimEcho->Init.Prescaler = GET_PSC();
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010dc:	220f      	movs	r2, #15
 80010de:	605a      	str	r2, [r3, #4]
    sensor->htimEcho->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010e4:	2200      	movs	r2, #0
 80010e6:	619a      	str	r2, [r3, #24]
    sensor->htimEcho->Init.ClockDivision = TIMER_CLOCK_DIVISON;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010ec:	2200      	movs	r2, #0
 80010ee:	611a      	str	r2, [r3, #16]
    sensor->htimEcho->Init.CounterMode  = TIMER_COUNTER_MODE;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010f4:	2200      	movs	r2, #0
 80010f6:	609a      	str	r2, [r3, #8]
    sensor->htimEcho->Init.Period =GET_RESET_VALUE();
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010fc:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 8001100:	60da      	str	r2, [r3, #12]
    HAL_TIM_IC_Init(sensor->htimEcho);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001106:	4618      	mov	r0, r3
 8001108:	f002 f8f0 	bl	80032ec <HAL_TIM_IC_Init>

    // Input Capture Channel Config
    sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 800110c:	230a      	movs	r3, #10
 800110e:	60bb      	str	r3, [r7, #8]
    sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001110:	2301      	movs	r3, #1
 8001112:	60fb      	str	r3, [r7, #12]
    sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001114:	2300      	movs	r3, #0
 8001116:	613b      	str	r3, [r7, #16]
    sConfigIC.ICFilter = DIGITAL_FILTER;
 8001118:	2300      	movs	r3, #0
 800111a:	617b      	str	r3, [r7, #20]
    HAL_TIM_IC_ConfigChannel(sensor->htimEcho, &sConfigIC, ECHO_CHANNEL);
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001120:	f107 0108 	add.w	r1, r7, #8
 8001124:	2200      	movs	r2, #0
 8001126:	4618      	mov	r0, r3
 8001128:	f002 fb44 	bl	80037b4 <HAL_TIM_IC_ConfigChannel>

    // Enable interrupts
    __HAL_TIM_ENABLE_IT(sensor->htimEcho, IT_CC_CHANNEL);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	68da      	ldr	r2, [r3, #12]
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f042 0202 	orr.w	r2, r2, #2
 800113e:	60da      	str	r2, [r3, #12]
    HAL_NVIC_SetPriority(sensor->EchoIRQ, ECHO_PRIORITY, 0);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	f993 302c 	ldrsb.w	r3, [r3, #44]	@ 0x2c
 8001146:	2200      	movs	r2, #0
 8001148:	2106      	movs	r1, #6
 800114a:	4618      	mov	r0, r3
 800114c:	f000 fa6e 	bl	800162c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(sensor->EchoIRQ);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	f993 302c 	ldrsb.w	r3, [r3, #44]	@ 0x2c
 8001156:	4618      	mov	r0, r3
 8001158:	f000 fa84 	bl	8001664 <HAL_NVIC_EnableIRQ>
}
 800115c:	bf00      	nop
 800115e:	3748      	adds	r7, #72	@ 0x48
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}

08001164 <ultraSonicVidStart>:

void ultraSonicVidStart(ultraSonicInitTypeDef* sensor) {
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Start(sensor->htimTrigger, sensor->TIMxTrigger_Channel);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	6a1a      	ldr	r2, [r3, #32]
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001174:	4619      	mov	r1, r3
 8001176:	4610      	mov	r0, r2
 8001178:	f001 ffa4 	bl	80030c4 <HAL_TIM_PWM_Start>
    HAL_TIM_IC_Start_IT(sensor->htimEcho, ECHO_CHANNEL);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001180:	2100      	movs	r1, #0
 8001182:	4618      	mov	r0, r3
 8001184:	f002 f90c 	bl	80033a0 <HAL_TIM_IC_Start_IT>
}
 8001188:	bf00      	nop
 800118a:	3708      	adds	r7, #8
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}

08001190 <ultraSonicFloatGetDistance>:

float ultraSonicFloatGetDistance(uint32_t* firstICVal, uint32_t* secondICVal) {
 8001190:	b480      	push	{r7}
 8001192:	b085      	sub	sp, #20
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
 8001198:	6039      	str	r1, [r7, #0]
	uint32_t difference = 0;
 800119a:	2300      	movs	r3, #0
 800119c:	60fb      	str	r3, [r7, #12]
	float distance = 0.00;
 800119e:	f04f 0300 	mov.w	r3, #0
 80011a2:	60bb      	str	r3, [r7, #8]
	difference = (*secondICVal) - (*firstICVal);
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	1ad3      	subs	r3, r2, r3
 80011ae:	60fb      	str	r3, [r7, #12]
	distance = ((SOUND_SPEED)*(difference*(1/TICK_FREQUENCY)))/2; // in meters
 80011b0:	f04f 0300 	mov.w	r3, #0
 80011b4:	60bb      	str	r3, [r7, #8]
	return distance;
 80011b6:	68bb      	ldr	r3, [r7, #8]
 80011b8:	ee07 3a90 	vmov	s15, r3
}
 80011bc:	eeb0 0a67 	vmov.f32	s0, s15
 80011c0:	3714      	adds	r7, #20
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr

080011ca <ultraSonicInputCaptureHandler>:

void ultraSonicInputCaptureHandler(TIM_HandleTypeDef* htim, uint32_t* firstICVal, uint32_t* secondICVal, float* distance, uint8_t* flag) {
 80011ca:	b580      	push	{r7, lr}
 80011cc:	b086      	sub	sp, #24
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	60f8      	str	r0, [r7, #12]
 80011d2:	60b9      	str	r1, [r7, #8]
 80011d4:	607a      	str	r2, [r7, #4]
 80011d6:	603b      	str	r3, [r7, #0]
	uint32_t capturedValue = HAL_TIM_ReadCapturedValue(htim, ECHO_CHANNEL);
 80011d8:	2100      	movs	r1, #0
 80011da:	68f8      	ldr	r0, [r7, #12]
 80011dc:	f002 fc48 	bl	8003a70 <HAL_TIM_ReadCapturedValue>
 80011e0:	6178      	str	r0, [r7, #20]
    if (*flag == FIRST_CAPTURE) {
 80011e2:	6a3b      	ldr	r3, [r7, #32]
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d106      	bne.n	80011f8 <ultraSonicInputCaptureHandler+0x2e>
    	*firstICVal = capturedValue;
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	697a      	ldr	r2, [r7, #20]
 80011ee:	601a      	str	r2, [r3, #0]
        *flag = SECOND_CAPTURE;
 80011f0:	6a3b      	ldr	r3, [r7, #32]
 80011f2:	2201      	movs	r2, #1
 80011f4:	701a      	strb	r2, [r3, #0]
        *flag = FIRST_CAPTURE;
        *distance = ultraSonicFloatGetDistance(firstICVal, secondICVal);
        *firstICVal =0;
        *secondICVal = 0;
    }
}
 80011f6:	e014      	b.n	8001222 <ultraSonicInputCaptureHandler+0x58>
        *secondICVal = capturedValue;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	697a      	ldr	r2, [r7, #20]
 80011fc:	601a      	str	r2, [r3, #0]
        *flag = FIRST_CAPTURE;
 80011fe:	6a3b      	ldr	r3, [r7, #32]
 8001200:	2200      	movs	r2, #0
 8001202:	701a      	strb	r2, [r3, #0]
        *distance = ultraSonicFloatGetDistance(firstICVal, secondICVal);
 8001204:	6879      	ldr	r1, [r7, #4]
 8001206:	68b8      	ldr	r0, [r7, #8]
 8001208:	f7ff ffc2 	bl	8001190 <ultraSonicFloatGetDistance>
 800120c:	eef0 7a40 	vmov.f32	s15, s0
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	edc3 7a00 	vstr	s15, [r3]
        *firstICVal =0;
 8001216:	68bb      	ldr	r3, [r7, #8]
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
        *secondICVal = 0;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	2200      	movs	r2, #0
 8001220:	601a      	str	r2, [r3, #0]
}
 8001222:	bf00      	nop
 8001224:	3718      	adds	r7, #24
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}

0800122a <ultraSonicCheckOverFlow>:
void ultraSonicCheckOverFlow(TIM_HandleTypeDef* htim, uint8_t* flag) {
 800122a:	b480      	push	{r7}
 800122c:	b083      	sub	sp, #12
 800122e:	af00      	add	r7, sp, #0
 8001230:	6078      	str	r0, [r7, #4]
 8001232:	6039      	str	r1, [r7, #0]
    if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET) {
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	691b      	ldr	r3, [r3, #16]
 800123a:	f003 0301 	and.w	r3, r3, #1
 800123e:	2b01      	cmp	r3, #1
 8001240:	d107      	bne.n	8001252 <ultraSonicCheckOverFlow+0x28>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f06f 0201 	mvn.w	r2, #1
 800124a:	611a      	str	r2, [r3, #16]
        *flag = FIRST_CAPTURE;
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	2200      	movs	r2, #0
 8001250:	701a      	strb	r2, [r3, #0]
    }
}
 8001252:	bf00      	nop
 8001254:	370c      	adds	r7, #12
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr
	...

08001260 <HAL_TIM_IC_CaptureCallback>:
sensorTypeDef FRONT_sensorData 	= {1,4.00};
sensorTypeDef LHS_sensorData 	= {2,4.00};
sensorTypeDef RHS_sensorData 	= {3,4.00};
//input capture unit handlers
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b084      	sub	sp, #16
 8001264:	af02      	add	r7, sp, #8
 8001266:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3) {
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a15      	ldr	r2, [pc, #84]	@ (80012c4 <HAL_TIM_IC_CaptureCallback+0x64>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d108      	bne.n	8001284 <HAL_TIM_IC_CaptureCallback+0x24>
        ultraSonicInputCaptureHandler(&htim3,&FRONT_firstCap,&FRONT_secondCap,(float*)(&FRONT_sensorData.sensorData),&FRONT_flag);
 8001272:	4b15      	ldr	r3, [pc, #84]	@ (80012c8 <HAL_TIM_IC_CaptureCallback+0x68>)
 8001274:	9300      	str	r3, [sp, #0]
 8001276:	4b15      	ldr	r3, [pc, #84]	@ (80012cc <HAL_TIM_IC_CaptureCallback+0x6c>)
 8001278:	4a15      	ldr	r2, [pc, #84]	@ (80012d0 <HAL_TIM_IC_CaptureCallback+0x70>)
 800127a:	4916      	ldr	r1, [pc, #88]	@ (80012d4 <HAL_TIM_IC_CaptureCallback+0x74>)
 800127c:	4816      	ldr	r0, [pc, #88]	@ (80012d8 <HAL_TIM_IC_CaptureCallback+0x78>)
 800127e:	f7ff ffa4 	bl	80011ca <ultraSonicInputCaptureHandler>
    }else if (htim->Instance == TIM4){
        ultraSonicInputCaptureHandler(&htim4,&LHS_firstCap,&LHS_secondCap,(float*)(&LHS_sensorData.sensorData),&LHS_flag);
    }else if (htim->Instance == TIM5){
        ultraSonicInputCaptureHandler(&htim5,&RHS_firstCap,&RHS_secondCap,(float*)(&RHS_sensorData.sensorData),&RHS_flag);
    }
}
 8001282:	e01a      	b.n	80012ba <HAL_TIM_IC_CaptureCallback+0x5a>
    }else if (htim->Instance == TIM4){
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a14      	ldr	r2, [pc, #80]	@ (80012dc <HAL_TIM_IC_CaptureCallback+0x7c>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d108      	bne.n	80012a0 <HAL_TIM_IC_CaptureCallback+0x40>
        ultraSonicInputCaptureHandler(&htim4,&LHS_firstCap,&LHS_secondCap,(float*)(&LHS_sensorData.sensorData),&LHS_flag);
 800128e:	4b14      	ldr	r3, [pc, #80]	@ (80012e0 <HAL_TIM_IC_CaptureCallback+0x80>)
 8001290:	9300      	str	r3, [sp, #0]
 8001292:	4b14      	ldr	r3, [pc, #80]	@ (80012e4 <HAL_TIM_IC_CaptureCallback+0x84>)
 8001294:	4a14      	ldr	r2, [pc, #80]	@ (80012e8 <HAL_TIM_IC_CaptureCallback+0x88>)
 8001296:	4915      	ldr	r1, [pc, #84]	@ (80012ec <HAL_TIM_IC_CaptureCallback+0x8c>)
 8001298:	4815      	ldr	r0, [pc, #84]	@ (80012f0 <HAL_TIM_IC_CaptureCallback+0x90>)
 800129a:	f7ff ff96 	bl	80011ca <ultraSonicInputCaptureHandler>
}
 800129e:	e00c      	b.n	80012ba <HAL_TIM_IC_CaptureCallback+0x5a>
    }else if (htim->Instance == TIM5){
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a13      	ldr	r2, [pc, #76]	@ (80012f4 <HAL_TIM_IC_CaptureCallback+0x94>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d107      	bne.n	80012ba <HAL_TIM_IC_CaptureCallback+0x5a>
        ultraSonicInputCaptureHandler(&htim5,&RHS_firstCap,&RHS_secondCap,(float*)(&RHS_sensorData.sensorData),&RHS_flag);
 80012aa:	4b13      	ldr	r3, [pc, #76]	@ (80012f8 <HAL_TIM_IC_CaptureCallback+0x98>)
 80012ac:	9300      	str	r3, [sp, #0]
 80012ae:	4b13      	ldr	r3, [pc, #76]	@ (80012fc <HAL_TIM_IC_CaptureCallback+0x9c>)
 80012b0:	4a13      	ldr	r2, [pc, #76]	@ (8001300 <HAL_TIM_IC_CaptureCallback+0xa0>)
 80012b2:	4914      	ldr	r1, [pc, #80]	@ (8001304 <HAL_TIM_IC_CaptureCallback+0xa4>)
 80012b4:	4814      	ldr	r0, [pc, #80]	@ (8001308 <HAL_TIM_IC_CaptureCallback+0xa8>)
 80012b6:	f7ff ff88 	bl	80011ca <ultraSonicInputCaptureHandler>
}
 80012ba:	bf00      	nop
 80012bc:	3708      	adds	r7, #8
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	40000400 	.word	0x40000400
 80012c8:	20000396 	.word	0x20000396
 80012cc:	200000e8 	.word	0x200000e8
 80012d0:	20000390 	.word	0x20000390
 80012d4:	2000038c 	.word	0x2000038c
 80012d8:	200002a4 	.word	0x200002a4
 80012dc:	40000800 	.word	0x40000800
 80012e0:	20000394 	.word	0x20000394
 80012e4:	200000f0 	.word	0x200000f0
 80012e8:	20000380 	.word	0x20000380
 80012ec:	2000037c 	.word	0x2000037c
 80012f0:	200002ec 	.word	0x200002ec
 80012f4:	40000c00 	.word	0x40000c00
 80012f8:	20000395 	.word	0x20000395
 80012fc:	200000f8 	.word	0x200000f8
 8001300:	20000388 	.word	0x20000388
 8001304:	20000384 	.word	0x20000384
 8001308:	20000334 	.word	0x20000334

0800130c <perceptionVidCheckOverFlowTask>:
void perceptionVidCheckOverFlowTask(void*pvParameters){
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
	for(;;){
		osDelay(1);
 8001314:	2001      	movs	r0, #1
 8001316:	f003 f89d 	bl	8004454 <osDelay>
		ultraSonicCheckOverFlow(&htim3,&FRONT_flag);
 800131a:	4907      	ldr	r1, [pc, #28]	@ (8001338 <perceptionVidCheckOverFlowTask+0x2c>)
 800131c:	4807      	ldr	r0, [pc, #28]	@ (800133c <perceptionVidCheckOverFlowTask+0x30>)
 800131e:	f7ff ff84 	bl	800122a <ultraSonicCheckOverFlow>
		ultraSonicCheckOverFlow(&htim4,&LHS_flag);
 8001322:	4907      	ldr	r1, [pc, #28]	@ (8001340 <perceptionVidCheckOverFlowTask+0x34>)
 8001324:	4807      	ldr	r0, [pc, #28]	@ (8001344 <perceptionVidCheckOverFlowTask+0x38>)
 8001326:	f7ff ff80 	bl	800122a <ultraSonicCheckOverFlow>
		ultraSonicCheckOverFlow(&htim4,&RHS_flag);
 800132a:	4907      	ldr	r1, [pc, #28]	@ (8001348 <perceptionVidCheckOverFlowTask+0x3c>)
 800132c:	4805      	ldr	r0, [pc, #20]	@ (8001344 <perceptionVidCheckOverFlowTask+0x38>)
 800132e:	f7ff ff7c 	bl	800122a <ultraSonicCheckOverFlow>
		osDelay(1);
 8001332:	bf00      	nop
 8001334:	e7ee      	b.n	8001314 <perceptionVidCheckOverFlowTask+0x8>
 8001336:	bf00      	nop
 8001338:	20000396 	.word	0x20000396
 800133c:	200002a4 	.word	0x200002a4
 8001340:	20000394 	.word	0x20000394
 8001344:	200002ec 	.word	0x200002ec
 8001348:	20000395 	.word	0x20000395

0800134c <perceptionVidSendSensorsDataTask>:
	}
}
void perceptionVidSendSensorsDataTask(void*pvParameters){
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
	for(;;){
		osDelay(50);
 8001354:	2032      	movs	r0, #50	@ 0x32
 8001356:	f003 f87d 	bl	8004454 <osDelay>
		communicationVidSelectSlave();
 800135a:	f7ff fdab 	bl	8000eb4 <communicationVidSelectSlave>
		transmissionVidSendStart();
 800135e:	f7ff fe35 	bl	8000fcc <transmissionVidSendStart>
		transmissionVidSendSensorData(&FRONT_sensorData);
 8001362:	4807      	ldr	r0, [pc, #28]	@ (8001380 <perceptionVidSendSensorsDataTask+0x34>)
 8001364:	f7ff fe06 	bl	8000f74 <transmissionVidSendSensorData>
		transmissionVidSendSensorData(&LHS_sensorData);
 8001368:	4806      	ldr	r0, [pc, #24]	@ (8001384 <perceptionVidSendSensorsDataTask+0x38>)
 800136a:	f7ff fe03 	bl	8000f74 <transmissionVidSendSensorData>
		transmissionVidSendSensorData(&RHS_sensorData);
 800136e:	4806      	ldr	r0, [pc, #24]	@ (8001388 <perceptionVidSendSensorsDataTask+0x3c>)
 8001370:	f7ff fe00 	bl	8000f74 <transmissionVidSendSensorData>
		transmissionVidSendEnd();
 8001374:	f7ff fe31 	bl	8000fda <transmissionVidSendEnd>
		communicationVidDeselectSlave();
 8001378:	f7ff fda8 	bl	8000ecc <communicationVidDeselectSlave>
		osDelay(50);
 800137c:	bf00      	nop
 800137e:	e7e9      	b.n	8001354 <perceptionVidSendSensorsDataTask+0x8>
 8001380:	200000e4 	.word	0x200000e4
 8001384:	200000ec 	.word	0x200000ec
 8001388:	200000f4 	.word	0x200000f4

0800138c <perceptionVidInit>:
	}
}
void perceptionVidInit(void){
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
	//init sensors
	ultraSonicVidInit(&LHS_ultraSonic);
 8001390:	4809      	ldr	r0, [pc, #36]	@ (80013b8 <perceptionVidInit+0x2c>)
 8001392:	f7ff fe29 	bl	8000fe8 <ultraSonicVidInit>
	ultraSonicVidInit(&RHS_ultraSonic);
 8001396:	4809      	ldr	r0, [pc, #36]	@ (80013bc <perceptionVidInit+0x30>)
 8001398:	f7ff fe26 	bl	8000fe8 <ultraSonicVidInit>
	ultraSonicVidInit(&FRONT_ultraSonic);
 800139c:	4808      	ldr	r0, [pc, #32]	@ (80013c0 <perceptionVidInit+0x34>)
 800139e:	f7ff fe23 	bl	8000fe8 <ultraSonicVidInit>
	//start sensing
	ultraSonicVidStart(&FRONT_ultraSonic);
 80013a2:	4807      	ldr	r0, [pc, #28]	@ (80013c0 <perceptionVidInit+0x34>)
 80013a4:	f7ff fede 	bl	8001164 <ultraSonicVidStart>
	ultraSonicVidStart(&LHS_ultraSonic);
 80013a8:	4803      	ldr	r0, [pc, #12]	@ (80013b8 <perceptionVidInit+0x2c>)
 80013aa:	f7ff fedb 	bl	8001164 <ultraSonicVidStart>
	ultraSonicVidStart(&RHS_ultraSonic);
 80013ae:	4803      	ldr	r0, [pc, #12]	@ (80013bc <perceptionVidInit+0x30>)
 80013b0:	f7ff fed8 	bl	8001164 <ultraSonicVidStart>
}
 80013b4:	bf00      	nop
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	20000084 	.word	0x20000084
 80013bc:	200000b4 	.word	0x200000b4
 80013c0:	20000054 	.word	0x20000054

080013c4 <perceptionVidBegin>:
void perceptionVidBegin(void){
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b094      	sub	sp, #80	@ 0x50
 80013c8:	af00      	add	r7, sp, #0
	//define freeRTOS Tasks Parameters
	osThreadId_t checkOVFTaskHandle;
	const osThreadAttr_t checkOVFTask_attributes = {
 80013ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013ce:	2224      	movs	r2, #36	@ 0x24
 80013d0:	2100      	movs	r1, #0
 80013d2:	4618      	mov	r0, r3
 80013d4:	f005 f8fe 	bl	80065d4 <memset>
 80013d8:	4b13      	ldr	r3, [pc, #76]	@ (8001428 <perceptionVidBegin+0x64>)
 80013da:	627b      	str	r3, [r7, #36]	@ 0x24
 80013dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013e0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80013e2:	2318      	movs	r3, #24
 80013e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  .name = "OVFTask",
	  .stack_size = 128 * 4,
	  .priority = (osPriority_t) osPriorityNormal,
	};
	osThreadId_t sendDataTaskHandle;
	const osThreadAttr_t sendDataTask_attributes = {
 80013e6:	463b      	mov	r3, r7
 80013e8:	2224      	movs	r2, #36	@ 0x24
 80013ea:	2100      	movs	r1, #0
 80013ec:	4618      	mov	r0, r3
 80013ee:	f005 f8f1 	bl	80065d4 <memset>
 80013f2:	4b0e      	ldr	r3, [pc, #56]	@ (800142c <perceptionVidBegin+0x68>)
 80013f4:	603b      	str	r3, [r7, #0]
 80013f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013fa:	617b      	str	r3, [r7, #20]
 80013fc:	2308      	movs	r3, #8
 80013fe:	61bb      	str	r3, [r7, #24]
	  .name = "sendDataTask",
	  .stack_size = 128 * 4,
	  .priority = (osPriority_t) osPriorityLow,
	};
	//create tasks
	checkOVFTaskHandle = osThreadNew(perceptionVidCheckOverFlowTask, NULL, &checkOVFTask_attributes);
 8001400:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001404:	461a      	mov	r2, r3
 8001406:	2100      	movs	r1, #0
 8001408:	4809      	ldr	r0, [pc, #36]	@ (8001430 <perceptionVidBegin+0x6c>)
 800140a:	f002 ff91 	bl	8004330 <osThreadNew>
 800140e:	64f8      	str	r0, [r7, #76]	@ 0x4c
	sendDataTaskHandle = osThreadNew(perceptionVidSendSensorsDataTask, NULL, &sendDataTask_attributes);
 8001410:	463b      	mov	r3, r7
 8001412:	461a      	mov	r2, r3
 8001414:	2100      	movs	r1, #0
 8001416:	4807      	ldr	r0, [pc, #28]	@ (8001434 <perceptionVidBegin+0x70>)
 8001418:	f002 ff8a 	bl	8004330 <osThreadNew>
 800141c:	64b8      	str	r0, [r7, #72]	@ 0x48

}
 800141e:	bf00      	nop
 8001420:	3750      	adds	r7, #80	@ 0x50
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	080067c8 	.word	0x080067c8
 800142c:	080067d0 	.word	0x080067d0
 8001430:	0800130d 	.word	0x0800130d
 8001434:	0800134d 	.word	0x0800134d

08001438 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800143c:	4b0e      	ldr	r3, [pc, #56]	@ (8001478 <HAL_Init+0x40>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a0d      	ldr	r2, [pc, #52]	@ (8001478 <HAL_Init+0x40>)
 8001442:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001446:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001448:	4b0b      	ldr	r3, [pc, #44]	@ (8001478 <HAL_Init+0x40>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a0a      	ldr	r2, [pc, #40]	@ (8001478 <HAL_Init+0x40>)
 800144e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001452:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001454:	4b08      	ldr	r3, [pc, #32]	@ (8001478 <HAL_Init+0x40>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a07      	ldr	r2, [pc, #28]	@ (8001478 <HAL_Init+0x40>)
 800145a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800145e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001460:	2003      	movs	r0, #3
 8001462:	f000 f8d8 	bl	8001616 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001466:	200f      	movs	r0, #15
 8001468:	f7ff f9b2 	bl	80007d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800146c:	f7ff f93c 	bl	80006e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001470:	2300      	movs	r3, #0
}
 8001472:	4618      	mov	r0, r3
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	40023c00 	.word	0x40023c00

0800147c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001480:	4b06      	ldr	r3, [pc, #24]	@ (800149c <HAL_IncTick+0x20>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	461a      	mov	r2, r3
 8001486:	4b06      	ldr	r3, [pc, #24]	@ (80014a0 <HAL_IncTick+0x24>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4413      	add	r3, r2
 800148c:	4a04      	ldr	r2, [pc, #16]	@ (80014a0 <HAL_IncTick+0x24>)
 800148e:	6013      	str	r3, [r2, #0]
}
 8001490:	bf00      	nop
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	20000100 	.word	0x20000100
 80014a0:	20000398 	.word	0x20000398

080014a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  return uwTick;
 80014a8:	4b03      	ldr	r3, [pc, #12]	@ (80014b8 <HAL_GetTick+0x14>)
 80014aa:	681b      	ldr	r3, [r3, #0]
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop
 80014b8:	20000398 	.word	0x20000398

080014bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014bc:	b480      	push	{r7}
 80014be:	b085      	sub	sp, #20
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	f003 0307 	and.w	r3, r3, #7
 80014ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001500 <__NVIC_SetPriorityGrouping+0x44>)
 80014ce:	68db      	ldr	r3, [r3, #12]
 80014d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014d2:	68ba      	ldr	r2, [r7, #8]
 80014d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014d8:	4013      	ands	r3, r2
 80014da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014ee:	4a04      	ldr	r2, [pc, #16]	@ (8001500 <__NVIC_SetPriorityGrouping+0x44>)
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	60d3      	str	r3, [r2, #12]
}
 80014f4:	bf00      	nop
 80014f6:	3714      	adds	r7, #20
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr
 8001500:	e000ed00 	.word	0xe000ed00

08001504 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001508:	4b04      	ldr	r3, [pc, #16]	@ (800151c <__NVIC_GetPriorityGrouping+0x18>)
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	0a1b      	lsrs	r3, r3, #8
 800150e:	f003 0307 	and.w	r3, r3, #7
}
 8001512:	4618      	mov	r0, r3
 8001514:	46bd      	mov	sp, r7
 8001516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151a:	4770      	bx	lr
 800151c:	e000ed00 	.word	0xe000ed00

08001520 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	4603      	mov	r3, r0
 8001528:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800152a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800152e:	2b00      	cmp	r3, #0
 8001530:	db0b      	blt.n	800154a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001532:	79fb      	ldrb	r3, [r7, #7]
 8001534:	f003 021f 	and.w	r2, r3, #31
 8001538:	4907      	ldr	r1, [pc, #28]	@ (8001558 <__NVIC_EnableIRQ+0x38>)
 800153a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800153e:	095b      	lsrs	r3, r3, #5
 8001540:	2001      	movs	r0, #1
 8001542:	fa00 f202 	lsl.w	r2, r0, r2
 8001546:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800154a:	bf00      	nop
 800154c:	370c      	adds	r7, #12
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	e000e100 	.word	0xe000e100

0800155c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800155c:	b480      	push	{r7}
 800155e:	b083      	sub	sp, #12
 8001560:	af00      	add	r7, sp, #0
 8001562:	4603      	mov	r3, r0
 8001564:	6039      	str	r1, [r7, #0]
 8001566:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001568:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800156c:	2b00      	cmp	r3, #0
 800156e:	db0a      	blt.n	8001586 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	b2da      	uxtb	r2, r3
 8001574:	490c      	ldr	r1, [pc, #48]	@ (80015a8 <__NVIC_SetPriority+0x4c>)
 8001576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800157a:	0112      	lsls	r2, r2, #4
 800157c:	b2d2      	uxtb	r2, r2
 800157e:	440b      	add	r3, r1
 8001580:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001584:	e00a      	b.n	800159c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	b2da      	uxtb	r2, r3
 800158a:	4908      	ldr	r1, [pc, #32]	@ (80015ac <__NVIC_SetPriority+0x50>)
 800158c:	79fb      	ldrb	r3, [r7, #7]
 800158e:	f003 030f 	and.w	r3, r3, #15
 8001592:	3b04      	subs	r3, #4
 8001594:	0112      	lsls	r2, r2, #4
 8001596:	b2d2      	uxtb	r2, r2
 8001598:	440b      	add	r3, r1
 800159a:	761a      	strb	r2, [r3, #24]
}
 800159c:	bf00      	nop
 800159e:	370c      	adds	r7, #12
 80015a0:	46bd      	mov	sp, r7
 80015a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a6:	4770      	bx	lr
 80015a8:	e000e100 	.word	0xe000e100
 80015ac:	e000ed00 	.word	0xe000ed00

080015b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b089      	sub	sp, #36	@ 0x24
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	60f8      	str	r0, [r7, #12]
 80015b8:	60b9      	str	r1, [r7, #8]
 80015ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	f003 0307 	and.w	r3, r3, #7
 80015c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015c4:	69fb      	ldr	r3, [r7, #28]
 80015c6:	f1c3 0307 	rsb	r3, r3, #7
 80015ca:	2b04      	cmp	r3, #4
 80015cc:	bf28      	it	cs
 80015ce:	2304      	movcs	r3, #4
 80015d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015d2:	69fb      	ldr	r3, [r7, #28]
 80015d4:	3304      	adds	r3, #4
 80015d6:	2b06      	cmp	r3, #6
 80015d8:	d902      	bls.n	80015e0 <NVIC_EncodePriority+0x30>
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	3b03      	subs	r3, #3
 80015de:	e000      	b.n	80015e2 <NVIC_EncodePriority+0x32>
 80015e0:	2300      	movs	r3, #0
 80015e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015e4:	f04f 32ff 	mov.w	r2, #4294967295
 80015e8:	69bb      	ldr	r3, [r7, #24]
 80015ea:	fa02 f303 	lsl.w	r3, r2, r3
 80015ee:	43da      	mvns	r2, r3
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	401a      	ands	r2, r3
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015f8:	f04f 31ff 	mov.w	r1, #4294967295
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001602:	43d9      	mvns	r1, r3
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001608:	4313      	orrs	r3, r2
         );
}
 800160a:	4618      	mov	r0, r3
 800160c:	3724      	adds	r7, #36	@ 0x24
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr

08001616 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001616:	b580      	push	{r7, lr}
 8001618:	b082      	sub	sp, #8
 800161a:	af00      	add	r7, sp, #0
 800161c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800161e:	6878      	ldr	r0, [r7, #4]
 8001620:	f7ff ff4c 	bl	80014bc <__NVIC_SetPriorityGrouping>
}
 8001624:	bf00      	nop
 8001626:	3708      	adds	r7, #8
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}

0800162c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800162c:	b580      	push	{r7, lr}
 800162e:	b086      	sub	sp, #24
 8001630:	af00      	add	r7, sp, #0
 8001632:	4603      	mov	r3, r0
 8001634:	60b9      	str	r1, [r7, #8]
 8001636:	607a      	str	r2, [r7, #4]
 8001638:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800163a:	2300      	movs	r3, #0
 800163c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800163e:	f7ff ff61 	bl	8001504 <__NVIC_GetPriorityGrouping>
 8001642:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001644:	687a      	ldr	r2, [r7, #4]
 8001646:	68b9      	ldr	r1, [r7, #8]
 8001648:	6978      	ldr	r0, [r7, #20]
 800164a:	f7ff ffb1 	bl	80015b0 <NVIC_EncodePriority>
 800164e:	4602      	mov	r2, r0
 8001650:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001654:	4611      	mov	r1, r2
 8001656:	4618      	mov	r0, r3
 8001658:	f7ff ff80 	bl	800155c <__NVIC_SetPriority>
}
 800165c:	bf00      	nop
 800165e:	3718      	adds	r7, #24
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}

08001664 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	4603      	mov	r3, r0
 800166c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800166e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001672:	4618      	mov	r0, r3
 8001674:	f7ff ff54 	bl	8001520 <__NVIC_EnableIRQ>
}
 8001678:	bf00      	nop
 800167a:	3708      	adds	r7, #8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}

08001680 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001680:	b480      	push	{r7}
 8001682:	b089      	sub	sp, #36	@ 0x24
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
 8001688:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800168a:	2300      	movs	r3, #0
 800168c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800168e:	2300      	movs	r3, #0
 8001690:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001692:	2300      	movs	r3, #0
 8001694:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001696:	2300      	movs	r3, #0
 8001698:	61fb      	str	r3, [r7, #28]
 800169a:	e159      	b.n	8001950 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800169c:	2201      	movs	r2, #1
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	fa02 f303 	lsl.w	r3, r2, r3
 80016a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	697a      	ldr	r2, [r7, #20]
 80016ac:	4013      	ands	r3, r2
 80016ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80016b0:	693a      	ldr	r2, [r7, #16]
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	f040 8148 	bne.w	800194a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	f003 0303 	and.w	r3, r3, #3
 80016c2:	2b01      	cmp	r3, #1
 80016c4:	d005      	beq.n	80016d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016ce:	2b02      	cmp	r3, #2
 80016d0:	d130      	bne.n	8001734 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	689b      	ldr	r3, [r3, #8]
 80016d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80016d8:	69fb      	ldr	r3, [r7, #28]
 80016da:	005b      	lsls	r3, r3, #1
 80016dc:	2203      	movs	r2, #3
 80016de:	fa02 f303 	lsl.w	r3, r2, r3
 80016e2:	43db      	mvns	r3, r3
 80016e4:	69ba      	ldr	r2, [r7, #24]
 80016e6:	4013      	ands	r3, r2
 80016e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	68da      	ldr	r2, [r3, #12]
 80016ee:	69fb      	ldr	r3, [r7, #28]
 80016f0:	005b      	lsls	r3, r3, #1
 80016f2:	fa02 f303 	lsl.w	r3, r2, r3
 80016f6:	69ba      	ldr	r2, [r7, #24]
 80016f8:	4313      	orrs	r3, r2
 80016fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	69ba      	ldr	r2, [r7, #24]
 8001700:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001708:	2201      	movs	r2, #1
 800170a:	69fb      	ldr	r3, [r7, #28]
 800170c:	fa02 f303 	lsl.w	r3, r2, r3
 8001710:	43db      	mvns	r3, r3
 8001712:	69ba      	ldr	r2, [r7, #24]
 8001714:	4013      	ands	r3, r2
 8001716:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	091b      	lsrs	r3, r3, #4
 800171e:	f003 0201 	and.w	r2, r3, #1
 8001722:	69fb      	ldr	r3, [r7, #28]
 8001724:	fa02 f303 	lsl.w	r3, r2, r3
 8001728:	69ba      	ldr	r2, [r7, #24]
 800172a:	4313      	orrs	r3, r2
 800172c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	69ba      	ldr	r2, [r7, #24]
 8001732:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	f003 0303 	and.w	r3, r3, #3
 800173c:	2b03      	cmp	r3, #3
 800173e:	d017      	beq.n	8001770 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	68db      	ldr	r3, [r3, #12]
 8001744:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001746:	69fb      	ldr	r3, [r7, #28]
 8001748:	005b      	lsls	r3, r3, #1
 800174a:	2203      	movs	r2, #3
 800174c:	fa02 f303 	lsl.w	r3, r2, r3
 8001750:	43db      	mvns	r3, r3
 8001752:	69ba      	ldr	r2, [r7, #24]
 8001754:	4013      	ands	r3, r2
 8001756:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	689a      	ldr	r2, [r3, #8]
 800175c:	69fb      	ldr	r3, [r7, #28]
 800175e:	005b      	lsls	r3, r3, #1
 8001760:	fa02 f303 	lsl.w	r3, r2, r3
 8001764:	69ba      	ldr	r2, [r7, #24]
 8001766:	4313      	orrs	r3, r2
 8001768:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	69ba      	ldr	r2, [r7, #24]
 800176e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	f003 0303 	and.w	r3, r3, #3
 8001778:	2b02      	cmp	r3, #2
 800177a:	d123      	bne.n	80017c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800177c:	69fb      	ldr	r3, [r7, #28]
 800177e:	08da      	lsrs	r2, r3, #3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	3208      	adds	r2, #8
 8001784:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001788:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800178a:	69fb      	ldr	r3, [r7, #28]
 800178c:	f003 0307 	and.w	r3, r3, #7
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	220f      	movs	r2, #15
 8001794:	fa02 f303 	lsl.w	r3, r2, r3
 8001798:	43db      	mvns	r3, r3
 800179a:	69ba      	ldr	r2, [r7, #24]
 800179c:	4013      	ands	r3, r2
 800179e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	691a      	ldr	r2, [r3, #16]
 80017a4:	69fb      	ldr	r3, [r7, #28]
 80017a6:	f003 0307 	and.w	r3, r3, #7
 80017aa:	009b      	lsls	r3, r3, #2
 80017ac:	fa02 f303 	lsl.w	r3, r2, r3
 80017b0:	69ba      	ldr	r2, [r7, #24]
 80017b2:	4313      	orrs	r3, r2
 80017b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80017b6:	69fb      	ldr	r3, [r7, #28]
 80017b8:	08da      	lsrs	r2, r3, #3
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	3208      	adds	r2, #8
 80017be:	69b9      	ldr	r1, [r7, #24]
 80017c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80017ca:	69fb      	ldr	r3, [r7, #28]
 80017cc:	005b      	lsls	r3, r3, #1
 80017ce:	2203      	movs	r2, #3
 80017d0:	fa02 f303 	lsl.w	r3, r2, r3
 80017d4:	43db      	mvns	r3, r3
 80017d6:	69ba      	ldr	r2, [r7, #24]
 80017d8:	4013      	ands	r3, r2
 80017da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f003 0203 	and.w	r2, r3, #3
 80017e4:	69fb      	ldr	r3, [r7, #28]
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ec:	69ba      	ldr	r2, [r7, #24]
 80017ee:	4313      	orrs	r3, r2
 80017f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	69ba      	ldr	r2, [r7, #24]
 80017f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001800:	2b00      	cmp	r3, #0
 8001802:	f000 80a2 	beq.w	800194a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001806:	2300      	movs	r3, #0
 8001808:	60fb      	str	r3, [r7, #12]
 800180a:	4b57      	ldr	r3, [pc, #348]	@ (8001968 <HAL_GPIO_Init+0x2e8>)
 800180c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800180e:	4a56      	ldr	r2, [pc, #344]	@ (8001968 <HAL_GPIO_Init+0x2e8>)
 8001810:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001814:	6453      	str	r3, [r2, #68]	@ 0x44
 8001816:	4b54      	ldr	r3, [pc, #336]	@ (8001968 <HAL_GPIO_Init+0x2e8>)
 8001818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800181a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001822:	4a52      	ldr	r2, [pc, #328]	@ (800196c <HAL_GPIO_Init+0x2ec>)
 8001824:	69fb      	ldr	r3, [r7, #28]
 8001826:	089b      	lsrs	r3, r3, #2
 8001828:	3302      	adds	r3, #2
 800182a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800182e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	f003 0303 	and.w	r3, r3, #3
 8001836:	009b      	lsls	r3, r3, #2
 8001838:	220f      	movs	r2, #15
 800183a:	fa02 f303 	lsl.w	r3, r2, r3
 800183e:	43db      	mvns	r3, r3
 8001840:	69ba      	ldr	r2, [r7, #24]
 8001842:	4013      	ands	r3, r2
 8001844:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	4a49      	ldr	r2, [pc, #292]	@ (8001970 <HAL_GPIO_Init+0x2f0>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d019      	beq.n	8001882 <HAL_GPIO_Init+0x202>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	4a48      	ldr	r2, [pc, #288]	@ (8001974 <HAL_GPIO_Init+0x2f4>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d013      	beq.n	800187e <HAL_GPIO_Init+0x1fe>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	4a47      	ldr	r2, [pc, #284]	@ (8001978 <HAL_GPIO_Init+0x2f8>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d00d      	beq.n	800187a <HAL_GPIO_Init+0x1fa>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4a46      	ldr	r2, [pc, #280]	@ (800197c <HAL_GPIO_Init+0x2fc>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d007      	beq.n	8001876 <HAL_GPIO_Init+0x1f6>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	4a45      	ldr	r2, [pc, #276]	@ (8001980 <HAL_GPIO_Init+0x300>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d101      	bne.n	8001872 <HAL_GPIO_Init+0x1f2>
 800186e:	2304      	movs	r3, #4
 8001870:	e008      	b.n	8001884 <HAL_GPIO_Init+0x204>
 8001872:	2307      	movs	r3, #7
 8001874:	e006      	b.n	8001884 <HAL_GPIO_Init+0x204>
 8001876:	2303      	movs	r3, #3
 8001878:	e004      	b.n	8001884 <HAL_GPIO_Init+0x204>
 800187a:	2302      	movs	r3, #2
 800187c:	e002      	b.n	8001884 <HAL_GPIO_Init+0x204>
 800187e:	2301      	movs	r3, #1
 8001880:	e000      	b.n	8001884 <HAL_GPIO_Init+0x204>
 8001882:	2300      	movs	r3, #0
 8001884:	69fa      	ldr	r2, [r7, #28]
 8001886:	f002 0203 	and.w	r2, r2, #3
 800188a:	0092      	lsls	r2, r2, #2
 800188c:	4093      	lsls	r3, r2
 800188e:	69ba      	ldr	r2, [r7, #24]
 8001890:	4313      	orrs	r3, r2
 8001892:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001894:	4935      	ldr	r1, [pc, #212]	@ (800196c <HAL_GPIO_Init+0x2ec>)
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	089b      	lsrs	r3, r3, #2
 800189a:	3302      	adds	r3, #2
 800189c:	69ba      	ldr	r2, [r7, #24]
 800189e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018a2:	4b38      	ldr	r3, [pc, #224]	@ (8001984 <HAL_GPIO_Init+0x304>)
 80018a4:	689b      	ldr	r3, [r3, #8]
 80018a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	43db      	mvns	r3, r3
 80018ac:	69ba      	ldr	r2, [r7, #24]
 80018ae:	4013      	ands	r3, r2
 80018b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d003      	beq.n	80018c6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80018be:	69ba      	ldr	r2, [r7, #24]
 80018c0:	693b      	ldr	r3, [r7, #16]
 80018c2:	4313      	orrs	r3, r2
 80018c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80018c6:	4a2f      	ldr	r2, [pc, #188]	@ (8001984 <HAL_GPIO_Init+0x304>)
 80018c8:	69bb      	ldr	r3, [r7, #24]
 80018ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80018cc:	4b2d      	ldr	r3, [pc, #180]	@ (8001984 <HAL_GPIO_Init+0x304>)
 80018ce:	68db      	ldr	r3, [r3, #12]
 80018d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	43db      	mvns	r3, r3
 80018d6:	69ba      	ldr	r2, [r7, #24]
 80018d8:	4013      	ands	r3, r2
 80018da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d003      	beq.n	80018f0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80018e8:	69ba      	ldr	r2, [r7, #24]
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	4313      	orrs	r3, r2
 80018ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80018f0:	4a24      	ldr	r2, [pc, #144]	@ (8001984 <HAL_GPIO_Init+0x304>)
 80018f2:	69bb      	ldr	r3, [r7, #24]
 80018f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80018f6:	4b23      	ldr	r3, [pc, #140]	@ (8001984 <HAL_GPIO_Init+0x304>)
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	43db      	mvns	r3, r3
 8001900:	69ba      	ldr	r2, [r7, #24]
 8001902:	4013      	ands	r3, r2
 8001904:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800190e:	2b00      	cmp	r3, #0
 8001910:	d003      	beq.n	800191a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001912:	69ba      	ldr	r2, [r7, #24]
 8001914:	693b      	ldr	r3, [r7, #16]
 8001916:	4313      	orrs	r3, r2
 8001918:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800191a:	4a1a      	ldr	r2, [pc, #104]	@ (8001984 <HAL_GPIO_Init+0x304>)
 800191c:	69bb      	ldr	r3, [r7, #24]
 800191e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001920:	4b18      	ldr	r3, [pc, #96]	@ (8001984 <HAL_GPIO_Init+0x304>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	43db      	mvns	r3, r3
 800192a:	69ba      	ldr	r2, [r7, #24]
 800192c:	4013      	ands	r3, r2
 800192e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001938:	2b00      	cmp	r3, #0
 800193a:	d003      	beq.n	8001944 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800193c:	69ba      	ldr	r2, [r7, #24]
 800193e:	693b      	ldr	r3, [r7, #16]
 8001940:	4313      	orrs	r3, r2
 8001942:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001944:	4a0f      	ldr	r2, [pc, #60]	@ (8001984 <HAL_GPIO_Init+0x304>)
 8001946:	69bb      	ldr	r3, [r7, #24]
 8001948:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	3301      	adds	r3, #1
 800194e:	61fb      	str	r3, [r7, #28]
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	2b0f      	cmp	r3, #15
 8001954:	f67f aea2 	bls.w	800169c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001958:	bf00      	nop
 800195a:	bf00      	nop
 800195c:	3724      	adds	r7, #36	@ 0x24
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	40023800 	.word	0x40023800
 800196c:	40013800 	.word	0x40013800
 8001970:	40020000 	.word	0x40020000
 8001974:	40020400 	.word	0x40020400
 8001978:	40020800 	.word	0x40020800
 800197c:	40020c00 	.word	0x40020c00
 8001980:	40021000 	.word	0x40021000
 8001984:	40013c00 	.word	0x40013c00

08001988 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001988:	b480      	push	{r7}
 800198a:	b085      	sub	sp, #20
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
 8001990:	460b      	mov	r3, r1
 8001992:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	691a      	ldr	r2, [r3, #16]
 8001998:	887b      	ldrh	r3, [r7, #2]
 800199a:	4013      	ands	r3, r2
 800199c:	2b00      	cmp	r3, #0
 800199e:	d002      	beq.n	80019a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80019a0:	2301      	movs	r3, #1
 80019a2:	73fb      	strb	r3, [r7, #15]
 80019a4:	e001      	b.n	80019aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80019a6:	2300      	movs	r3, #0
 80019a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80019aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	3714      	adds	r7, #20
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr

080019b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
 80019c0:	460b      	mov	r3, r1
 80019c2:	807b      	strh	r3, [r7, #2]
 80019c4:	4613      	mov	r3, r2
 80019c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80019c8:	787b      	ldrb	r3, [r7, #1]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d003      	beq.n	80019d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019ce:	887a      	ldrh	r2, [r7, #2]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80019d4:	e003      	b.n	80019de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80019d6:	887b      	ldrh	r3, [r7, #2]
 80019d8:	041a      	lsls	r2, r3, #16
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	619a      	str	r2, [r3, #24]
}
 80019de:	bf00      	nop
 80019e0:	370c      	adds	r7, #12
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
	...

080019ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b086      	sub	sp, #24
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d101      	bne.n	80019fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	e267      	b.n	8001ece <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f003 0301 	and.w	r3, r3, #1
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d075      	beq.n	8001af6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001a0a:	4b88      	ldr	r3, [pc, #544]	@ (8001c2c <HAL_RCC_OscConfig+0x240>)
 8001a0c:	689b      	ldr	r3, [r3, #8]
 8001a0e:	f003 030c 	and.w	r3, r3, #12
 8001a12:	2b04      	cmp	r3, #4
 8001a14:	d00c      	beq.n	8001a30 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a16:	4b85      	ldr	r3, [pc, #532]	@ (8001c2c <HAL_RCC_OscConfig+0x240>)
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001a1e:	2b08      	cmp	r3, #8
 8001a20:	d112      	bne.n	8001a48 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a22:	4b82      	ldr	r3, [pc, #520]	@ (8001c2c <HAL_RCC_OscConfig+0x240>)
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a2a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001a2e:	d10b      	bne.n	8001a48 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a30:	4b7e      	ldr	r3, [pc, #504]	@ (8001c2c <HAL_RCC_OscConfig+0x240>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d05b      	beq.n	8001af4 <HAL_RCC_OscConfig+0x108>
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d157      	bne.n	8001af4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001a44:	2301      	movs	r3, #1
 8001a46:	e242      	b.n	8001ece <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a50:	d106      	bne.n	8001a60 <HAL_RCC_OscConfig+0x74>
 8001a52:	4b76      	ldr	r3, [pc, #472]	@ (8001c2c <HAL_RCC_OscConfig+0x240>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a75      	ldr	r2, [pc, #468]	@ (8001c2c <HAL_RCC_OscConfig+0x240>)
 8001a58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a5c:	6013      	str	r3, [r2, #0]
 8001a5e:	e01d      	b.n	8001a9c <HAL_RCC_OscConfig+0xb0>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a68:	d10c      	bne.n	8001a84 <HAL_RCC_OscConfig+0x98>
 8001a6a:	4b70      	ldr	r3, [pc, #448]	@ (8001c2c <HAL_RCC_OscConfig+0x240>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4a6f      	ldr	r2, [pc, #444]	@ (8001c2c <HAL_RCC_OscConfig+0x240>)
 8001a70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a74:	6013      	str	r3, [r2, #0]
 8001a76:	4b6d      	ldr	r3, [pc, #436]	@ (8001c2c <HAL_RCC_OscConfig+0x240>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a6c      	ldr	r2, [pc, #432]	@ (8001c2c <HAL_RCC_OscConfig+0x240>)
 8001a7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a80:	6013      	str	r3, [r2, #0]
 8001a82:	e00b      	b.n	8001a9c <HAL_RCC_OscConfig+0xb0>
 8001a84:	4b69      	ldr	r3, [pc, #420]	@ (8001c2c <HAL_RCC_OscConfig+0x240>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a68      	ldr	r2, [pc, #416]	@ (8001c2c <HAL_RCC_OscConfig+0x240>)
 8001a8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a8e:	6013      	str	r3, [r2, #0]
 8001a90:	4b66      	ldr	r3, [pc, #408]	@ (8001c2c <HAL_RCC_OscConfig+0x240>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a65      	ldr	r2, [pc, #404]	@ (8001c2c <HAL_RCC_OscConfig+0x240>)
 8001a96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d013      	beq.n	8001acc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aa4:	f7ff fcfe 	bl	80014a4 <HAL_GetTick>
 8001aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aaa:	e008      	b.n	8001abe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001aac:	f7ff fcfa 	bl	80014a4 <HAL_GetTick>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	2b64      	cmp	r3, #100	@ 0x64
 8001ab8:	d901      	bls.n	8001abe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001aba:	2303      	movs	r3, #3
 8001abc:	e207      	b.n	8001ece <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001abe:	4b5b      	ldr	r3, [pc, #364]	@ (8001c2c <HAL_RCC_OscConfig+0x240>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d0f0      	beq.n	8001aac <HAL_RCC_OscConfig+0xc0>
 8001aca:	e014      	b.n	8001af6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001acc:	f7ff fcea 	bl	80014a4 <HAL_GetTick>
 8001ad0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ad2:	e008      	b.n	8001ae6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ad4:	f7ff fce6 	bl	80014a4 <HAL_GetTick>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	2b64      	cmp	r3, #100	@ 0x64
 8001ae0:	d901      	bls.n	8001ae6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001ae2:	2303      	movs	r3, #3
 8001ae4:	e1f3      	b.n	8001ece <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ae6:	4b51      	ldr	r3, [pc, #324]	@ (8001c2c <HAL_RCC_OscConfig+0x240>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d1f0      	bne.n	8001ad4 <HAL_RCC_OscConfig+0xe8>
 8001af2:	e000      	b.n	8001af6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001af4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f003 0302 	and.w	r3, r3, #2
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d063      	beq.n	8001bca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001b02:	4b4a      	ldr	r3, [pc, #296]	@ (8001c2c <HAL_RCC_OscConfig+0x240>)
 8001b04:	689b      	ldr	r3, [r3, #8]
 8001b06:	f003 030c 	and.w	r3, r3, #12
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d00b      	beq.n	8001b26 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b0e:	4b47      	ldr	r3, [pc, #284]	@ (8001c2c <HAL_RCC_OscConfig+0x240>)
 8001b10:	689b      	ldr	r3, [r3, #8]
 8001b12:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001b16:	2b08      	cmp	r3, #8
 8001b18:	d11c      	bne.n	8001b54 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b1a:	4b44      	ldr	r3, [pc, #272]	@ (8001c2c <HAL_RCC_OscConfig+0x240>)
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d116      	bne.n	8001b54 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b26:	4b41      	ldr	r3, [pc, #260]	@ (8001c2c <HAL_RCC_OscConfig+0x240>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 0302 	and.w	r3, r3, #2
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d005      	beq.n	8001b3e <HAL_RCC_OscConfig+0x152>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	68db      	ldr	r3, [r3, #12]
 8001b36:	2b01      	cmp	r3, #1
 8001b38:	d001      	beq.n	8001b3e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	e1c7      	b.n	8001ece <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b3e:	4b3b      	ldr	r3, [pc, #236]	@ (8001c2c <HAL_RCC_OscConfig+0x240>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	691b      	ldr	r3, [r3, #16]
 8001b4a:	00db      	lsls	r3, r3, #3
 8001b4c:	4937      	ldr	r1, [pc, #220]	@ (8001c2c <HAL_RCC_OscConfig+0x240>)
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b52:	e03a      	b.n	8001bca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	68db      	ldr	r3, [r3, #12]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d020      	beq.n	8001b9e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b5c:	4b34      	ldr	r3, [pc, #208]	@ (8001c30 <HAL_RCC_OscConfig+0x244>)
 8001b5e:	2201      	movs	r2, #1
 8001b60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b62:	f7ff fc9f 	bl	80014a4 <HAL_GetTick>
 8001b66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b68:	e008      	b.n	8001b7c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b6a:	f7ff fc9b 	bl	80014a4 <HAL_GetTick>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	1ad3      	subs	r3, r2, r3
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d901      	bls.n	8001b7c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001b78:	2303      	movs	r3, #3
 8001b7a:	e1a8      	b.n	8001ece <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b7c:	4b2b      	ldr	r3, [pc, #172]	@ (8001c2c <HAL_RCC_OscConfig+0x240>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f003 0302 	and.w	r3, r3, #2
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d0f0      	beq.n	8001b6a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b88:	4b28      	ldr	r3, [pc, #160]	@ (8001c2c <HAL_RCC_OscConfig+0x240>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	691b      	ldr	r3, [r3, #16]
 8001b94:	00db      	lsls	r3, r3, #3
 8001b96:	4925      	ldr	r1, [pc, #148]	@ (8001c2c <HAL_RCC_OscConfig+0x240>)
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	600b      	str	r3, [r1, #0]
 8001b9c:	e015      	b.n	8001bca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b9e:	4b24      	ldr	r3, [pc, #144]	@ (8001c30 <HAL_RCC_OscConfig+0x244>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ba4:	f7ff fc7e 	bl	80014a4 <HAL_GetTick>
 8001ba8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001baa:	e008      	b.n	8001bbe <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bac:	f7ff fc7a 	bl	80014a4 <HAL_GetTick>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	2b02      	cmp	r3, #2
 8001bb8:	d901      	bls.n	8001bbe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001bba:	2303      	movs	r3, #3
 8001bbc:	e187      	b.n	8001ece <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bbe:	4b1b      	ldr	r3, [pc, #108]	@ (8001c2c <HAL_RCC_OscConfig+0x240>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f003 0302 	and.w	r3, r3, #2
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d1f0      	bne.n	8001bac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f003 0308 	and.w	r3, r3, #8
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d036      	beq.n	8001c44 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	695b      	ldr	r3, [r3, #20]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d016      	beq.n	8001c0c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bde:	4b15      	ldr	r3, [pc, #84]	@ (8001c34 <HAL_RCC_OscConfig+0x248>)
 8001be0:	2201      	movs	r2, #1
 8001be2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001be4:	f7ff fc5e 	bl	80014a4 <HAL_GetTick>
 8001be8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bea:	e008      	b.n	8001bfe <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bec:	f7ff fc5a 	bl	80014a4 <HAL_GetTick>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	d901      	bls.n	8001bfe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	e167      	b.n	8001ece <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8001c2c <HAL_RCC_OscConfig+0x240>)
 8001c00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c02:	f003 0302 	and.w	r3, r3, #2
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d0f0      	beq.n	8001bec <HAL_RCC_OscConfig+0x200>
 8001c0a:	e01b      	b.n	8001c44 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c0c:	4b09      	ldr	r3, [pc, #36]	@ (8001c34 <HAL_RCC_OscConfig+0x248>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c12:	f7ff fc47 	bl	80014a4 <HAL_GetTick>
 8001c16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c18:	e00e      	b.n	8001c38 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c1a:	f7ff fc43 	bl	80014a4 <HAL_GetTick>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	1ad3      	subs	r3, r2, r3
 8001c24:	2b02      	cmp	r3, #2
 8001c26:	d907      	bls.n	8001c38 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	e150      	b.n	8001ece <HAL_RCC_OscConfig+0x4e2>
 8001c2c:	40023800 	.word	0x40023800
 8001c30:	42470000 	.word	0x42470000
 8001c34:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c38:	4b88      	ldr	r3, [pc, #544]	@ (8001e5c <HAL_RCC_OscConfig+0x470>)
 8001c3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c3c:	f003 0302 	and.w	r3, r3, #2
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d1ea      	bne.n	8001c1a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f003 0304 	and.w	r3, r3, #4
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	f000 8097 	beq.w	8001d80 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c52:	2300      	movs	r3, #0
 8001c54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c56:	4b81      	ldr	r3, [pc, #516]	@ (8001e5c <HAL_RCC_OscConfig+0x470>)
 8001c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d10f      	bne.n	8001c82 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c62:	2300      	movs	r3, #0
 8001c64:	60bb      	str	r3, [r7, #8]
 8001c66:	4b7d      	ldr	r3, [pc, #500]	@ (8001e5c <HAL_RCC_OscConfig+0x470>)
 8001c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c6a:	4a7c      	ldr	r2, [pc, #496]	@ (8001e5c <HAL_RCC_OscConfig+0x470>)
 8001c6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c70:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c72:	4b7a      	ldr	r3, [pc, #488]	@ (8001e5c <HAL_RCC_OscConfig+0x470>)
 8001c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c7a:	60bb      	str	r3, [r7, #8]
 8001c7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c82:	4b77      	ldr	r3, [pc, #476]	@ (8001e60 <HAL_RCC_OscConfig+0x474>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d118      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c8e:	4b74      	ldr	r3, [pc, #464]	@ (8001e60 <HAL_RCC_OscConfig+0x474>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a73      	ldr	r2, [pc, #460]	@ (8001e60 <HAL_RCC_OscConfig+0x474>)
 8001c94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c9a:	f7ff fc03 	bl	80014a4 <HAL_GetTick>
 8001c9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ca0:	e008      	b.n	8001cb4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ca2:	f7ff fbff 	bl	80014a4 <HAL_GetTick>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	1ad3      	subs	r3, r2, r3
 8001cac:	2b02      	cmp	r3, #2
 8001cae:	d901      	bls.n	8001cb4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	e10c      	b.n	8001ece <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cb4:	4b6a      	ldr	r3, [pc, #424]	@ (8001e60 <HAL_RCC_OscConfig+0x474>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d0f0      	beq.n	8001ca2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	689b      	ldr	r3, [r3, #8]
 8001cc4:	2b01      	cmp	r3, #1
 8001cc6:	d106      	bne.n	8001cd6 <HAL_RCC_OscConfig+0x2ea>
 8001cc8:	4b64      	ldr	r3, [pc, #400]	@ (8001e5c <HAL_RCC_OscConfig+0x470>)
 8001cca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ccc:	4a63      	ldr	r2, [pc, #396]	@ (8001e5c <HAL_RCC_OscConfig+0x470>)
 8001cce:	f043 0301 	orr.w	r3, r3, #1
 8001cd2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cd4:	e01c      	b.n	8001d10 <HAL_RCC_OscConfig+0x324>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	2b05      	cmp	r3, #5
 8001cdc:	d10c      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x30c>
 8001cde:	4b5f      	ldr	r3, [pc, #380]	@ (8001e5c <HAL_RCC_OscConfig+0x470>)
 8001ce0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ce2:	4a5e      	ldr	r2, [pc, #376]	@ (8001e5c <HAL_RCC_OscConfig+0x470>)
 8001ce4:	f043 0304 	orr.w	r3, r3, #4
 8001ce8:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cea:	4b5c      	ldr	r3, [pc, #368]	@ (8001e5c <HAL_RCC_OscConfig+0x470>)
 8001cec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cee:	4a5b      	ldr	r2, [pc, #364]	@ (8001e5c <HAL_RCC_OscConfig+0x470>)
 8001cf0:	f043 0301 	orr.w	r3, r3, #1
 8001cf4:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cf6:	e00b      	b.n	8001d10 <HAL_RCC_OscConfig+0x324>
 8001cf8:	4b58      	ldr	r3, [pc, #352]	@ (8001e5c <HAL_RCC_OscConfig+0x470>)
 8001cfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cfc:	4a57      	ldr	r2, [pc, #348]	@ (8001e5c <HAL_RCC_OscConfig+0x470>)
 8001cfe:	f023 0301 	bic.w	r3, r3, #1
 8001d02:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d04:	4b55      	ldr	r3, [pc, #340]	@ (8001e5c <HAL_RCC_OscConfig+0x470>)
 8001d06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d08:	4a54      	ldr	r2, [pc, #336]	@ (8001e5c <HAL_RCC_OscConfig+0x470>)
 8001d0a:	f023 0304 	bic.w	r3, r3, #4
 8001d0e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d015      	beq.n	8001d44 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d18:	f7ff fbc4 	bl	80014a4 <HAL_GetTick>
 8001d1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d1e:	e00a      	b.n	8001d36 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d20:	f7ff fbc0 	bl	80014a4 <HAL_GetTick>
 8001d24:	4602      	mov	r2, r0
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d901      	bls.n	8001d36 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001d32:	2303      	movs	r3, #3
 8001d34:	e0cb      	b.n	8001ece <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d36:	4b49      	ldr	r3, [pc, #292]	@ (8001e5c <HAL_RCC_OscConfig+0x470>)
 8001d38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d3a:	f003 0302 	and.w	r3, r3, #2
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d0ee      	beq.n	8001d20 <HAL_RCC_OscConfig+0x334>
 8001d42:	e014      	b.n	8001d6e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d44:	f7ff fbae 	bl	80014a4 <HAL_GetTick>
 8001d48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d4a:	e00a      	b.n	8001d62 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d4c:	f7ff fbaa 	bl	80014a4 <HAL_GetTick>
 8001d50:	4602      	mov	r2, r0
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d901      	bls.n	8001d62 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	e0b5      	b.n	8001ece <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d62:	4b3e      	ldr	r3, [pc, #248]	@ (8001e5c <HAL_RCC_OscConfig+0x470>)
 8001d64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d66:	f003 0302 	and.w	r3, r3, #2
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d1ee      	bne.n	8001d4c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d6e:	7dfb      	ldrb	r3, [r7, #23]
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d105      	bne.n	8001d80 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d74:	4b39      	ldr	r3, [pc, #228]	@ (8001e5c <HAL_RCC_OscConfig+0x470>)
 8001d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d78:	4a38      	ldr	r2, [pc, #224]	@ (8001e5c <HAL_RCC_OscConfig+0x470>)
 8001d7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d7e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	699b      	ldr	r3, [r3, #24]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	f000 80a1 	beq.w	8001ecc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d8a:	4b34      	ldr	r3, [pc, #208]	@ (8001e5c <HAL_RCC_OscConfig+0x470>)
 8001d8c:	689b      	ldr	r3, [r3, #8]
 8001d8e:	f003 030c 	and.w	r3, r3, #12
 8001d92:	2b08      	cmp	r3, #8
 8001d94:	d05c      	beq.n	8001e50 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	699b      	ldr	r3, [r3, #24]
 8001d9a:	2b02      	cmp	r3, #2
 8001d9c:	d141      	bne.n	8001e22 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d9e:	4b31      	ldr	r3, [pc, #196]	@ (8001e64 <HAL_RCC_OscConfig+0x478>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001da4:	f7ff fb7e 	bl	80014a4 <HAL_GetTick>
 8001da8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001daa:	e008      	b.n	8001dbe <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dac:	f7ff fb7a 	bl	80014a4 <HAL_GetTick>
 8001db0:	4602      	mov	r2, r0
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	2b02      	cmp	r3, #2
 8001db8:	d901      	bls.n	8001dbe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001dba:	2303      	movs	r3, #3
 8001dbc:	e087      	b.n	8001ece <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dbe:	4b27      	ldr	r3, [pc, #156]	@ (8001e5c <HAL_RCC_OscConfig+0x470>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d1f0      	bne.n	8001dac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	69da      	ldr	r2, [r3, #28]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6a1b      	ldr	r3, [r3, #32]
 8001dd2:	431a      	orrs	r2, r3
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dd8:	019b      	lsls	r3, r3, #6
 8001dda:	431a      	orrs	r2, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001de0:	085b      	lsrs	r3, r3, #1
 8001de2:	3b01      	subs	r3, #1
 8001de4:	041b      	lsls	r3, r3, #16
 8001de6:	431a      	orrs	r2, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dec:	061b      	lsls	r3, r3, #24
 8001dee:	491b      	ldr	r1, [pc, #108]	@ (8001e5c <HAL_RCC_OscConfig+0x470>)
 8001df0:	4313      	orrs	r3, r2
 8001df2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001df4:	4b1b      	ldr	r3, [pc, #108]	@ (8001e64 <HAL_RCC_OscConfig+0x478>)
 8001df6:	2201      	movs	r2, #1
 8001df8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dfa:	f7ff fb53 	bl	80014a4 <HAL_GetTick>
 8001dfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e00:	e008      	b.n	8001e14 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e02:	f7ff fb4f 	bl	80014a4 <HAL_GetTick>
 8001e06:	4602      	mov	r2, r0
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	1ad3      	subs	r3, r2, r3
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d901      	bls.n	8001e14 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001e10:	2303      	movs	r3, #3
 8001e12:	e05c      	b.n	8001ece <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e14:	4b11      	ldr	r3, [pc, #68]	@ (8001e5c <HAL_RCC_OscConfig+0x470>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d0f0      	beq.n	8001e02 <HAL_RCC_OscConfig+0x416>
 8001e20:	e054      	b.n	8001ecc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e22:	4b10      	ldr	r3, [pc, #64]	@ (8001e64 <HAL_RCC_OscConfig+0x478>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e28:	f7ff fb3c 	bl	80014a4 <HAL_GetTick>
 8001e2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e2e:	e008      	b.n	8001e42 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e30:	f7ff fb38 	bl	80014a4 <HAL_GetTick>
 8001e34:	4602      	mov	r2, r0
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	2b02      	cmp	r3, #2
 8001e3c:	d901      	bls.n	8001e42 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	e045      	b.n	8001ece <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e42:	4b06      	ldr	r3, [pc, #24]	@ (8001e5c <HAL_RCC_OscConfig+0x470>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d1f0      	bne.n	8001e30 <HAL_RCC_OscConfig+0x444>
 8001e4e:	e03d      	b.n	8001ecc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	699b      	ldr	r3, [r3, #24]
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d107      	bne.n	8001e68 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	e038      	b.n	8001ece <HAL_RCC_OscConfig+0x4e2>
 8001e5c:	40023800 	.word	0x40023800
 8001e60:	40007000 	.word	0x40007000
 8001e64:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001e68:	4b1b      	ldr	r3, [pc, #108]	@ (8001ed8 <HAL_RCC_OscConfig+0x4ec>)
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	699b      	ldr	r3, [r3, #24]
 8001e72:	2b01      	cmp	r3, #1
 8001e74:	d028      	beq.n	8001ec8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d121      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	d11a      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e92:	68fa      	ldr	r2, [r7, #12]
 8001e94:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001e98:	4013      	ands	r3, r2
 8001e9a:	687a      	ldr	r2, [r7, #4]
 8001e9c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001e9e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d111      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eae:	085b      	lsrs	r3, r3, #1
 8001eb0:	3b01      	subs	r3, #1
 8001eb2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d107      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ec2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d001      	beq.n	8001ecc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	e000      	b.n	8001ece <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001ecc:	2300      	movs	r3, #0
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	3718      	adds	r7, #24
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	40023800 	.word	0x40023800

08001edc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b084      	sub	sp, #16
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d101      	bne.n	8001ef0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	e0cc      	b.n	800208a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ef0:	4b68      	ldr	r3, [pc, #416]	@ (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f003 0307 	and.w	r3, r3, #7
 8001ef8:	683a      	ldr	r2, [r7, #0]
 8001efa:	429a      	cmp	r2, r3
 8001efc:	d90c      	bls.n	8001f18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001efe:	4b65      	ldr	r3, [pc, #404]	@ (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 8001f00:	683a      	ldr	r2, [r7, #0]
 8001f02:	b2d2      	uxtb	r2, r2
 8001f04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f06:	4b63      	ldr	r3, [pc, #396]	@ (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 0307 	and.w	r3, r3, #7
 8001f0e:	683a      	ldr	r2, [r7, #0]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d001      	beq.n	8001f18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	e0b8      	b.n	800208a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f003 0302 	and.w	r3, r3, #2
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d020      	beq.n	8001f66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f003 0304 	and.w	r3, r3, #4
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d005      	beq.n	8001f3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f30:	4b59      	ldr	r3, [pc, #356]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	4a58      	ldr	r2, [pc, #352]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8001f36:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001f3a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f003 0308 	and.w	r3, r3, #8
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d005      	beq.n	8001f54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f48:	4b53      	ldr	r3, [pc, #332]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8001f4a:	689b      	ldr	r3, [r3, #8]
 8001f4c:	4a52      	ldr	r2, [pc, #328]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8001f4e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001f52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f54:	4b50      	ldr	r3, [pc, #320]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	494d      	ldr	r1, [pc, #308]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8001f62:	4313      	orrs	r3, r2
 8001f64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0301 	and.w	r3, r3, #1
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d044      	beq.n	8001ffc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d107      	bne.n	8001f8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f7a:	4b47      	ldr	r3, [pc, #284]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d119      	bne.n	8001fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e07f      	b.n	800208a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d003      	beq.n	8001f9a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f96:	2b03      	cmp	r3, #3
 8001f98:	d107      	bne.n	8001faa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f9a:	4b3f      	ldr	r3, [pc, #252]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d109      	bne.n	8001fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e06f      	b.n	800208a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001faa:	4b3b      	ldr	r3, [pc, #236]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 0302 	and.w	r3, r3, #2
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d101      	bne.n	8001fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e067      	b.n	800208a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fba:	4b37      	ldr	r3, [pc, #220]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	f023 0203 	bic.w	r2, r3, #3
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	4934      	ldr	r1, [pc, #208]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fcc:	f7ff fa6a 	bl	80014a4 <HAL_GetTick>
 8001fd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fd2:	e00a      	b.n	8001fea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fd4:	f7ff fa66 	bl	80014a4 <HAL_GetTick>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d901      	bls.n	8001fea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001fe6:	2303      	movs	r3, #3
 8001fe8:	e04f      	b.n	800208a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fea:	4b2b      	ldr	r3, [pc, #172]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	f003 020c 	and.w	r2, r3, #12
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d1eb      	bne.n	8001fd4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ffc:	4b25      	ldr	r3, [pc, #148]	@ (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f003 0307 	and.w	r3, r3, #7
 8002004:	683a      	ldr	r2, [r7, #0]
 8002006:	429a      	cmp	r2, r3
 8002008:	d20c      	bcs.n	8002024 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800200a:	4b22      	ldr	r3, [pc, #136]	@ (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 800200c:	683a      	ldr	r2, [r7, #0]
 800200e:	b2d2      	uxtb	r2, r2
 8002010:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002012:	4b20      	ldr	r3, [pc, #128]	@ (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 0307 	and.w	r3, r3, #7
 800201a:	683a      	ldr	r2, [r7, #0]
 800201c:	429a      	cmp	r2, r3
 800201e:	d001      	beq.n	8002024 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002020:	2301      	movs	r3, #1
 8002022:	e032      	b.n	800208a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f003 0304 	and.w	r3, r3, #4
 800202c:	2b00      	cmp	r3, #0
 800202e:	d008      	beq.n	8002042 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002030:	4b19      	ldr	r3, [pc, #100]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	4916      	ldr	r1, [pc, #88]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 800203e:	4313      	orrs	r3, r2
 8002040:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0308 	and.w	r3, r3, #8
 800204a:	2b00      	cmp	r3, #0
 800204c:	d009      	beq.n	8002062 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800204e:	4b12      	ldr	r3, [pc, #72]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	691b      	ldr	r3, [r3, #16]
 800205a:	00db      	lsls	r3, r3, #3
 800205c:	490e      	ldr	r1, [pc, #56]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 800205e:	4313      	orrs	r3, r2
 8002060:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002062:	f000 f821 	bl	80020a8 <HAL_RCC_GetSysClockFreq>
 8002066:	4602      	mov	r2, r0
 8002068:	4b0b      	ldr	r3, [pc, #44]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	091b      	lsrs	r3, r3, #4
 800206e:	f003 030f 	and.w	r3, r3, #15
 8002072:	490a      	ldr	r1, [pc, #40]	@ (800209c <HAL_RCC_ClockConfig+0x1c0>)
 8002074:	5ccb      	ldrb	r3, [r1, r3]
 8002076:	fa22 f303 	lsr.w	r3, r2, r3
 800207a:	4a09      	ldr	r2, [pc, #36]	@ (80020a0 <HAL_RCC_ClockConfig+0x1c4>)
 800207c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800207e:	4b09      	ldr	r3, [pc, #36]	@ (80020a4 <HAL_RCC_ClockConfig+0x1c8>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4618      	mov	r0, r3
 8002084:	f7fe fba4 	bl	80007d0 <HAL_InitTick>

  return HAL_OK;
 8002088:	2300      	movs	r3, #0
}
 800208a:	4618      	mov	r0, r3
 800208c:	3710      	adds	r7, #16
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	40023c00 	.word	0x40023c00
 8002098:	40023800 	.word	0x40023800
 800209c:	080067f8 	.word	0x080067f8
 80020a0:	20000000 	.word	0x20000000
 80020a4:	200000fc 	.word	0x200000fc

080020a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80020ac:	b090      	sub	sp, #64	@ 0x40
 80020ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80020b0:	2300      	movs	r3, #0
 80020b2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80020b4:	2300      	movs	r3, #0
 80020b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80020b8:	2300      	movs	r3, #0
 80020ba:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80020bc:	2300      	movs	r3, #0
 80020be:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80020c0:	4b59      	ldr	r3, [pc, #356]	@ (8002228 <HAL_RCC_GetSysClockFreq+0x180>)
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	f003 030c 	and.w	r3, r3, #12
 80020c8:	2b08      	cmp	r3, #8
 80020ca:	d00d      	beq.n	80020e8 <HAL_RCC_GetSysClockFreq+0x40>
 80020cc:	2b08      	cmp	r3, #8
 80020ce:	f200 80a1 	bhi.w	8002214 <HAL_RCC_GetSysClockFreq+0x16c>
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d002      	beq.n	80020dc <HAL_RCC_GetSysClockFreq+0x34>
 80020d6:	2b04      	cmp	r3, #4
 80020d8:	d003      	beq.n	80020e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80020da:	e09b      	b.n	8002214 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80020dc:	4b53      	ldr	r3, [pc, #332]	@ (800222c <HAL_RCC_GetSysClockFreq+0x184>)
 80020de:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80020e0:	e09b      	b.n	800221a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80020e2:	4b53      	ldr	r3, [pc, #332]	@ (8002230 <HAL_RCC_GetSysClockFreq+0x188>)
 80020e4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80020e6:	e098      	b.n	800221a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80020e8:	4b4f      	ldr	r3, [pc, #316]	@ (8002228 <HAL_RCC_GetSysClockFreq+0x180>)
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80020f0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80020f2:	4b4d      	ldr	r3, [pc, #308]	@ (8002228 <HAL_RCC_GetSysClockFreq+0x180>)
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d028      	beq.n	8002150 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80020fe:	4b4a      	ldr	r3, [pc, #296]	@ (8002228 <HAL_RCC_GetSysClockFreq+0x180>)
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	099b      	lsrs	r3, r3, #6
 8002104:	2200      	movs	r2, #0
 8002106:	623b      	str	r3, [r7, #32]
 8002108:	627a      	str	r2, [r7, #36]	@ 0x24
 800210a:	6a3b      	ldr	r3, [r7, #32]
 800210c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002110:	2100      	movs	r1, #0
 8002112:	4b47      	ldr	r3, [pc, #284]	@ (8002230 <HAL_RCC_GetSysClockFreq+0x188>)
 8002114:	fb03 f201 	mul.w	r2, r3, r1
 8002118:	2300      	movs	r3, #0
 800211a:	fb00 f303 	mul.w	r3, r0, r3
 800211e:	4413      	add	r3, r2
 8002120:	4a43      	ldr	r2, [pc, #268]	@ (8002230 <HAL_RCC_GetSysClockFreq+0x188>)
 8002122:	fba0 1202 	umull	r1, r2, r0, r2
 8002126:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002128:	460a      	mov	r2, r1
 800212a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800212c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800212e:	4413      	add	r3, r2
 8002130:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002132:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002134:	2200      	movs	r2, #0
 8002136:	61bb      	str	r3, [r7, #24]
 8002138:	61fa      	str	r2, [r7, #28]
 800213a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800213e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002142:	f7fe f84d 	bl	80001e0 <__aeabi_uldivmod>
 8002146:	4602      	mov	r2, r0
 8002148:	460b      	mov	r3, r1
 800214a:	4613      	mov	r3, r2
 800214c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800214e:	e053      	b.n	80021f8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002150:	4b35      	ldr	r3, [pc, #212]	@ (8002228 <HAL_RCC_GetSysClockFreq+0x180>)
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	099b      	lsrs	r3, r3, #6
 8002156:	2200      	movs	r2, #0
 8002158:	613b      	str	r3, [r7, #16]
 800215a:	617a      	str	r2, [r7, #20]
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002162:	f04f 0b00 	mov.w	fp, #0
 8002166:	4652      	mov	r2, sl
 8002168:	465b      	mov	r3, fp
 800216a:	f04f 0000 	mov.w	r0, #0
 800216e:	f04f 0100 	mov.w	r1, #0
 8002172:	0159      	lsls	r1, r3, #5
 8002174:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002178:	0150      	lsls	r0, r2, #5
 800217a:	4602      	mov	r2, r0
 800217c:	460b      	mov	r3, r1
 800217e:	ebb2 080a 	subs.w	r8, r2, sl
 8002182:	eb63 090b 	sbc.w	r9, r3, fp
 8002186:	f04f 0200 	mov.w	r2, #0
 800218a:	f04f 0300 	mov.w	r3, #0
 800218e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002192:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002196:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800219a:	ebb2 0408 	subs.w	r4, r2, r8
 800219e:	eb63 0509 	sbc.w	r5, r3, r9
 80021a2:	f04f 0200 	mov.w	r2, #0
 80021a6:	f04f 0300 	mov.w	r3, #0
 80021aa:	00eb      	lsls	r3, r5, #3
 80021ac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80021b0:	00e2      	lsls	r2, r4, #3
 80021b2:	4614      	mov	r4, r2
 80021b4:	461d      	mov	r5, r3
 80021b6:	eb14 030a 	adds.w	r3, r4, sl
 80021ba:	603b      	str	r3, [r7, #0]
 80021bc:	eb45 030b 	adc.w	r3, r5, fp
 80021c0:	607b      	str	r3, [r7, #4]
 80021c2:	f04f 0200 	mov.w	r2, #0
 80021c6:	f04f 0300 	mov.w	r3, #0
 80021ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80021ce:	4629      	mov	r1, r5
 80021d0:	028b      	lsls	r3, r1, #10
 80021d2:	4621      	mov	r1, r4
 80021d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80021d8:	4621      	mov	r1, r4
 80021da:	028a      	lsls	r2, r1, #10
 80021dc:	4610      	mov	r0, r2
 80021de:	4619      	mov	r1, r3
 80021e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021e2:	2200      	movs	r2, #0
 80021e4:	60bb      	str	r3, [r7, #8]
 80021e6:	60fa      	str	r2, [r7, #12]
 80021e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80021ec:	f7fd fff8 	bl	80001e0 <__aeabi_uldivmod>
 80021f0:	4602      	mov	r2, r0
 80021f2:	460b      	mov	r3, r1
 80021f4:	4613      	mov	r3, r2
 80021f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80021f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002228 <HAL_RCC_GetSysClockFreq+0x180>)
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	0c1b      	lsrs	r3, r3, #16
 80021fe:	f003 0303 	and.w	r3, r3, #3
 8002202:	3301      	adds	r3, #1
 8002204:	005b      	lsls	r3, r3, #1
 8002206:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002208:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800220a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800220c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002210:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002212:	e002      	b.n	800221a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002214:	4b05      	ldr	r3, [pc, #20]	@ (800222c <HAL_RCC_GetSysClockFreq+0x184>)
 8002216:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002218:	bf00      	nop
    }
  }
  return sysclockfreq;
 800221a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800221c:	4618      	mov	r0, r3
 800221e:	3740      	adds	r7, #64	@ 0x40
 8002220:	46bd      	mov	sp, r7
 8002222:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002226:	bf00      	nop
 8002228:	40023800 	.word	0x40023800
 800222c:	00f42400 	.word	0x00f42400
 8002230:	017d7840 	.word	0x017d7840

08002234 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002238:	4b03      	ldr	r3, [pc, #12]	@ (8002248 <HAL_RCC_GetHCLKFreq+0x14>)
 800223a:	681b      	ldr	r3, [r3, #0]
}
 800223c:	4618      	mov	r0, r3
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	20000000 	.word	0x20000000

0800224c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002250:	f7ff fff0 	bl	8002234 <HAL_RCC_GetHCLKFreq>
 8002254:	4602      	mov	r2, r0
 8002256:	4b05      	ldr	r3, [pc, #20]	@ (800226c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	0b5b      	lsrs	r3, r3, #13
 800225c:	f003 0307 	and.w	r3, r3, #7
 8002260:	4903      	ldr	r1, [pc, #12]	@ (8002270 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002262:	5ccb      	ldrb	r3, [r1, r3]
 8002264:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002268:	4618      	mov	r0, r3
 800226a:	bd80      	pop	{r7, pc}
 800226c:	40023800 	.word	0x40023800
 8002270:	08006808 	.word	0x08006808

08002274 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	220f      	movs	r2, #15
 8002282:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002284:	4b12      	ldr	r3, [pc, #72]	@ (80022d0 <HAL_RCC_GetClockConfig+0x5c>)
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	f003 0203 	and.w	r2, r3, #3
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002290:	4b0f      	ldr	r3, [pc, #60]	@ (80022d0 <HAL_RCC_GetClockConfig+0x5c>)
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800229c:	4b0c      	ldr	r3, [pc, #48]	@ (80022d0 <HAL_RCC_GetClockConfig+0x5c>)
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80022a8:	4b09      	ldr	r3, [pc, #36]	@ (80022d0 <HAL_RCC_GetClockConfig+0x5c>)
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	08db      	lsrs	r3, r3, #3
 80022ae:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80022b6:	4b07      	ldr	r3, [pc, #28]	@ (80022d4 <HAL_RCC_GetClockConfig+0x60>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 0207 	and.w	r2, r3, #7
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	601a      	str	r2, [r3, #0]
}
 80022c2:	bf00      	nop
 80022c4:	370c      	adds	r7, #12
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	40023800 	.word	0x40023800
 80022d4:	40023c00 	.word	0x40023c00

080022d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d101      	bne.n	80022ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e07b      	b.n	80023e2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d108      	bne.n	8002304 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80022fa:	d009      	beq.n	8002310 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2200      	movs	r2, #0
 8002300:	61da      	str	r2, [r3, #28]
 8002302:	e005      	b.n	8002310 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2200      	movs	r2, #0
 8002308:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2200      	movs	r2, #0
 800230e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2200      	movs	r2, #0
 8002314:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800231c:	b2db      	uxtb	r3, r3
 800231e:	2b00      	cmp	r3, #0
 8002320:	d106      	bne.n	8002330 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2200      	movs	r2, #0
 8002326:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800232a:	6878      	ldr	r0, [r7, #4]
 800232c:	f7fe fa08 	bl	8000740 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2202      	movs	r2, #2
 8002334:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002346:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002358:	431a      	orrs	r2, r3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	68db      	ldr	r3, [r3, #12]
 800235e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002362:	431a      	orrs	r2, r3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	691b      	ldr	r3, [r3, #16]
 8002368:	f003 0302 	and.w	r3, r3, #2
 800236c:	431a      	orrs	r2, r3
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	695b      	ldr	r3, [r3, #20]
 8002372:	f003 0301 	and.w	r3, r3, #1
 8002376:	431a      	orrs	r2, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	699b      	ldr	r3, [r3, #24]
 800237c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002380:	431a      	orrs	r2, r3
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	69db      	ldr	r3, [r3, #28]
 8002386:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800238a:	431a      	orrs	r2, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6a1b      	ldr	r3, [r3, #32]
 8002390:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002394:	ea42 0103 	orr.w	r1, r2, r3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800239c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	430a      	orrs	r2, r1
 80023a6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	699b      	ldr	r3, [r3, #24]
 80023ac:	0c1b      	lsrs	r3, r3, #16
 80023ae:	f003 0104 	and.w	r1, r3, #4
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023b6:	f003 0210 	and.w	r2, r3, #16
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	430a      	orrs	r2, r1
 80023c0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	69da      	ldr	r2, [r3, #28]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023d0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2200      	movs	r2, #0
 80023d6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2201      	movs	r2, #1
 80023dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80023e0:	2300      	movs	r3, #0
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3708      	adds	r7, #8
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}

080023ea <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023ea:	b580      	push	{r7, lr}
 80023ec:	b088      	sub	sp, #32
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	60f8      	str	r0, [r7, #12]
 80023f2:	60b9      	str	r1, [r7, #8]
 80023f4:	603b      	str	r3, [r7, #0]
 80023f6:	4613      	mov	r3, r2
 80023f8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80023fa:	f7ff f853 	bl	80014a4 <HAL_GetTick>
 80023fe:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002400:	88fb      	ldrh	r3, [r7, #6]
 8002402:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800240a:	b2db      	uxtb	r3, r3
 800240c:	2b01      	cmp	r3, #1
 800240e:	d001      	beq.n	8002414 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002410:	2302      	movs	r3, #2
 8002412:	e12a      	b.n	800266a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d002      	beq.n	8002420 <HAL_SPI_Transmit+0x36>
 800241a:	88fb      	ldrh	r3, [r7, #6]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d101      	bne.n	8002424 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	e122      	b.n	800266a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800242a:	2b01      	cmp	r3, #1
 800242c:	d101      	bne.n	8002432 <HAL_SPI_Transmit+0x48>
 800242e:	2302      	movs	r3, #2
 8002430:	e11b      	b.n	800266a <HAL_SPI_Transmit+0x280>
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2201      	movs	r2, #1
 8002436:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	2203      	movs	r2, #3
 800243e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	2200      	movs	r2, #0
 8002446:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	68ba      	ldr	r2, [r7, #8]
 800244c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	88fa      	ldrh	r2, [r7, #6]
 8002452:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	88fa      	ldrh	r2, [r7, #6]
 8002458:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2200      	movs	r2, #0
 800245e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	2200      	movs	r2, #0
 8002464:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	2200      	movs	r2, #0
 800246a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2200      	movs	r2, #0
 8002470:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	2200      	movs	r2, #0
 8002476:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002480:	d10f      	bne.n	80024a2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002490:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80024a0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024ac:	2b40      	cmp	r3, #64	@ 0x40
 80024ae:	d007      	beq.n	80024c0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80024be:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80024c8:	d152      	bne.n	8002570 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d002      	beq.n	80024d8 <HAL_SPI_Transmit+0xee>
 80024d2:	8b7b      	ldrh	r3, [r7, #26]
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	d145      	bne.n	8002564 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024dc:	881a      	ldrh	r2, [r3, #0]
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e8:	1c9a      	adds	r2, r3, #2
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80024f2:	b29b      	uxth	r3, r3
 80024f4:	3b01      	subs	r3, #1
 80024f6:	b29a      	uxth	r2, r3
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80024fc:	e032      	b.n	8002564 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	f003 0302 	and.w	r3, r3, #2
 8002508:	2b02      	cmp	r3, #2
 800250a:	d112      	bne.n	8002532 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002510:	881a      	ldrh	r2, [r3, #0]
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800251c:	1c9a      	adds	r2, r3, #2
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002526:	b29b      	uxth	r3, r3
 8002528:	3b01      	subs	r3, #1
 800252a:	b29a      	uxth	r2, r3
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002530:	e018      	b.n	8002564 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002532:	f7fe ffb7 	bl	80014a4 <HAL_GetTick>
 8002536:	4602      	mov	r2, r0
 8002538:	69fb      	ldr	r3, [r7, #28]
 800253a:	1ad3      	subs	r3, r2, r3
 800253c:	683a      	ldr	r2, [r7, #0]
 800253e:	429a      	cmp	r2, r3
 8002540:	d803      	bhi.n	800254a <HAL_SPI_Transmit+0x160>
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002548:	d102      	bne.n	8002550 <HAL_SPI_Transmit+0x166>
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d109      	bne.n	8002564 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	2201      	movs	r2, #1
 8002554:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2200      	movs	r2, #0
 800255c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002560:	2303      	movs	r3, #3
 8002562:	e082      	b.n	800266a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002568:	b29b      	uxth	r3, r3
 800256a:	2b00      	cmp	r3, #0
 800256c:	d1c7      	bne.n	80024fe <HAL_SPI_Transmit+0x114>
 800256e:	e053      	b.n	8002618 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d002      	beq.n	800257e <HAL_SPI_Transmit+0x194>
 8002578:	8b7b      	ldrh	r3, [r7, #26]
 800257a:	2b01      	cmp	r3, #1
 800257c:	d147      	bne.n	800260e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	330c      	adds	r3, #12
 8002588:	7812      	ldrb	r2, [r2, #0]
 800258a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002590:	1c5a      	adds	r2, r3, #1
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800259a:	b29b      	uxth	r3, r3
 800259c:	3b01      	subs	r3, #1
 800259e:	b29a      	uxth	r2, r3
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80025a4:	e033      	b.n	800260e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	f003 0302 	and.w	r3, r3, #2
 80025b0:	2b02      	cmp	r3, #2
 80025b2:	d113      	bne.n	80025dc <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	330c      	adds	r3, #12
 80025be:	7812      	ldrb	r2, [r2, #0]
 80025c0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c6:	1c5a      	adds	r2, r3, #1
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80025d0:	b29b      	uxth	r3, r3
 80025d2:	3b01      	subs	r3, #1
 80025d4:	b29a      	uxth	r2, r3
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	86da      	strh	r2, [r3, #54]	@ 0x36
 80025da:	e018      	b.n	800260e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80025dc:	f7fe ff62 	bl	80014a4 <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	683a      	ldr	r2, [r7, #0]
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d803      	bhi.n	80025f4 <HAL_SPI_Transmit+0x20a>
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025f2:	d102      	bne.n	80025fa <HAL_SPI_Transmit+0x210>
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d109      	bne.n	800260e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	2201      	movs	r2, #1
 80025fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	2200      	movs	r2, #0
 8002606:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e02d      	b.n	800266a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002612:	b29b      	uxth	r3, r3
 8002614:	2b00      	cmp	r3, #0
 8002616:	d1c6      	bne.n	80025a6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002618:	69fa      	ldr	r2, [r7, #28]
 800261a:	6839      	ldr	r1, [r7, #0]
 800261c:	68f8      	ldr	r0, [r7, #12]
 800261e:	f000 fbe7 	bl	8002df0 <SPI_EndRxTxTransaction>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d002      	beq.n	800262e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2220      	movs	r2, #32
 800262c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d10a      	bne.n	800264c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002636:	2300      	movs	r3, #0
 8002638:	617b      	str	r3, [r7, #20]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	617b      	str	r3, [r7, #20]
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	617b      	str	r3, [r7, #20]
 800264a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	2201      	movs	r2, #1
 8002650:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	2200      	movs	r2, #0
 8002658:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002660:	2b00      	cmp	r3, #0
 8002662:	d001      	beq.n	8002668 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e000      	b.n	800266a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002668:	2300      	movs	r3, #0
  }
}
 800266a:	4618      	mov	r0, r3
 800266c:	3720      	adds	r7, #32
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}

08002672 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002672:	b580      	push	{r7, lr}
 8002674:	b088      	sub	sp, #32
 8002676:	af02      	add	r7, sp, #8
 8002678:	60f8      	str	r0, [r7, #12]
 800267a:	60b9      	str	r1, [r7, #8]
 800267c:	603b      	str	r3, [r7, #0]
 800267e:	4613      	mov	r3, r2
 8002680:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002688:	b2db      	uxtb	r3, r3
 800268a:	2b01      	cmp	r3, #1
 800268c:	d001      	beq.n	8002692 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800268e:	2302      	movs	r3, #2
 8002690:	e104      	b.n	800289c <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800269a:	d112      	bne.n	80026c2 <HAL_SPI_Receive+0x50>
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d10e      	bne.n	80026c2 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2204      	movs	r2, #4
 80026a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80026ac:	88fa      	ldrh	r2, [r7, #6]
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	9300      	str	r3, [sp, #0]
 80026b2:	4613      	mov	r3, r2
 80026b4:	68ba      	ldr	r2, [r7, #8]
 80026b6:	68b9      	ldr	r1, [r7, #8]
 80026b8:	68f8      	ldr	r0, [r7, #12]
 80026ba:	f000 f8f3 	bl	80028a4 <HAL_SPI_TransmitReceive>
 80026be:	4603      	mov	r3, r0
 80026c0:	e0ec      	b.n	800289c <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80026c2:	f7fe feef 	bl	80014a4 <HAL_GetTick>
 80026c6:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d002      	beq.n	80026d4 <HAL_SPI_Receive+0x62>
 80026ce:	88fb      	ldrh	r3, [r7, #6]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d101      	bne.n	80026d8 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	e0e1      	b.n	800289c <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d101      	bne.n	80026e6 <HAL_SPI_Receive+0x74>
 80026e2:	2302      	movs	r3, #2
 80026e4:	e0da      	b.n	800289c <HAL_SPI_Receive+0x22a>
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	2201      	movs	r2, #1
 80026ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2204      	movs	r2, #4
 80026f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2200      	movs	r2, #0
 80026fa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	68ba      	ldr	r2, [r7, #8]
 8002700:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	88fa      	ldrh	r2, [r7, #6]
 8002706:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	88fa      	ldrh	r2, [r7, #6]
 800270c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2200      	movs	r2, #0
 8002712:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2200      	movs	r2, #0
 8002718:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2200      	movs	r2, #0
 800271e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	2200      	movs	r2, #0
 8002724:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	2200      	movs	r2, #0
 800272a:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002734:	d10f      	bne.n	8002756 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002744:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002754:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002760:	2b40      	cmp	r3, #64	@ 0x40
 8002762:	d007      	beq.n	8002774 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002772:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d170      	bne.n	800285e <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800277c:	e035      	b.n	80027ea <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	f003 0301 	and.w	r3, r3, #1
 8002788:	2b01      	cmp	r3, #1
 800278a:	d115      	bne.n	80027b8 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f103 020c 	add.w	r2, r3, #12
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002798:	7812      	ldrb	r2, [r2, #0]
 800279a:	b2d2      	uxtb	r2, r2
 800279c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027a2:	1c5a      	adds	r2, r3, #1
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80027ac:	b29b      	uxth	r3, r3
 80027ae:	3b01      	subs	r3, #1
 80027b0:	b29a      	uxth	r2, r3
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80027b6:	e018      	b.n	80027ea <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80027b8:	f7fe fe74 	bl	80014a4 <HAL_GetTick>
 80027bc:	4602      	mov	r2, r0
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	1ad3      	subs	r3, r2, r3
 80027c2:	683a      	ldr	r2, [r7, #0]
 80027c4:	429a      	cmp	r2, r3
 80027c6:	d803      	bhi.n	80027d0 <HAL_SPI_Receive+0x15e>
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027ce:	d102      	bne.n	80027d6 <HAL_SPI_Receive+0x164>
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d109      	bne.n	80027ea <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	2201      	movs	r2, #1
 80027da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	2200      	movs	r2, #0
 80027e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e058      	b.n	800289c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80027ee:	b29b      	uxth	r3, r3
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d1c4      	bne.n	800277e <HAL_SPI_Receive+0x10c>
 80027f4:	e038      	b.n	8002868 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	f003 0301 	and.w	r3, r3, #1
 8002800:	2b01      	cmp	r3, #1
 8002802:	d113      	bne.n	800282c <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	68da      	ldr	r2, [r3, #12]
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800280e:	b292      	uxth	r2, r2
 8002810:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002816:	1c9a      	adds	r2, r3, #2
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002820:	b29b      	uxth	r3, r3
 8002822:	3b01      	subs	r3, #1
 8002824:	b29a      	uxth	r2, r3
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800282a:	e018      	b.n	800285e <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800282c:	f7fe fe3a 	bl	80014a4 <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	683a      	ldr	r2, [r7, #0]
 8002838:	429a      	cmp	r2, r3
 800283a:	d803      	bhi.n	8002844 <HAL_SPI_Receive+0x1d2>
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002842:	d102      	bne.n	800284a <HAL_SPI_Receive+0x1d8>
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d109      	bne.n	800285e <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2201      	movs	r2, #1
 800284e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	2200      	movs	r2, #0
 8002856:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e01e      	b.n	800289c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002862:	b29b      	uxth	r3, r3
 8002864:	2b00      	cmp	r3, #0
 8002866:	d1c6      	bne.n	80027f6 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002868:	697a      	ldr	r2, [r7, #20]
 800286a:	6839      	ldr	r1, [r7, #0]
 800286c:	68f8      	ldr	r0, [r7, #12]
 800286e:	f000 fa59 	bl	8002d24 <SPI_EndRxTransaction>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d002      	beq.n	800287e <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2220      	movs	r2, #32
 800287c:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	2201      	movs	r2, #1
 8002882:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2200      	movs	r2, #0
 800288a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002892:	2b00      	cmp	r3, #0
 8002894:	d001      	beq.n	800289a <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e000      	b.n	800289c <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800289a:	2300      	movs	r3, #0
  }
}
 800289c:	4618      	mov	r0, r3
 800289e:	3718      	adds	r7, #24
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}

080028a4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b08a      	sub	sp, #40	@ 0x28
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	60f8      	str	r0, [r7, #12]
 80028ac:	60b9      	str	r1, [r7, #8]
 80028ae:	607a      	str	r2, [r7, #4]
 80028b0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80028b2:	2301      	movs	r3, #1
 80028b4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80028b6:	f7fe fdf5 	bl	80014a4 <HAL_GetTick>
 80028ba:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80028c2:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80028ca:	887b      	ldrh	r3, [r7, #2]
 80028cc:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80028ce:	7ffb      	ldrb	r3, [r7, #31]
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d00c      	beq.n	80028ee <HAL_SPI_TransmitReceive+0x4a>
 80028d4:	69bb      	ldr	r3, [r7, #24]
 80028d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80028da:	d106      	bne.n	80028ea <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d102      	bne.n	80028ea <HAL_SPI_TransmitReceive+0x46>
 80028e4:	7ffb      	ldrb	r3, [r7, #31]
 80028e6:	2b04      	cmp	r3, #4
 80028e8:	d001      	beq.n	80028ee <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 80028ea:	2302      	movs	r3, #2
 80028ec:	e17f      	b.n	8002bee <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d005      	beq.n	8002900 <HAL_SPI_TransmitReceive+0x5c>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d002      	beq.n	8002900 <HAL_SPI_TransmitReceive+0x5c>
 80028fa:	887b      	ldrh	r3, [r7, #2]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d101      	bne.n	8002904 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	e174      	b.n	8002bee <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800290a:	2b01      	cmp	r3, #1
 800290c:	d101      	bne.n	8002912 <HAL_SPI_TransmitReceive+0x6e>
 800290e:	2302      	movs	r3, #2
 8002910:	e16d      	b.n	8002bee <HAL_SPI_TransmitReceive+0x34a>
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2201      	movs	r2, #1
 8002916:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002920:	b2db      	uxtb	r3, r3
 8002922:	2b04      	cmp	r3, #4
 8002924:	d003      	beq.n	800292e <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2205      	movs	r2, #5
 800292a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2200      	movs	r2, #0
 8002932:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	687a      	ldr	r2, [r7, #4]
 8002938:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	887a      	ldrh	r2, [r7, #2]
 800293e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	887a      	ldrh	r2, [r7, #2]
 8002944:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	68ba      	ldr	r2, [r7, #8]
 800294a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	887a      	ldrh	r2, [r7, #2]
 8002950:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	887a      	ldrh	r2, [r7, #2]
 8002956:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2200      	movs	r2, #0
 800295c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2200      	movs	r2, #0
 8002962:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800296e:	2b40      	cmp	r3, #64	@ 0x40
 8002970:	d007      	beq.n	8002982 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002980:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	68db      	ldr	r3, [r3, #12]
 8002986:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800298a:	d17e      	bne.n	8002a8a <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d002      	beq.n	800299a <HAL_SPI_TransmitReceive+0xf6>
 8002994:	8afb      	ldrh	r3, [r7, #22]
 8002996:	2b01      	cmp	r3, #1
 8002998:	d16c      	bne.n	8002a74 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299e:	881a      	ldrh	r2, [r3, #0]
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029aa:	1c9a      	adds	r2, r3, #2
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029b4:	b29b      	uxth	r3, r3
 80029b6:	3b01      	subs	r3, #1
 80029b8:	b29a      	uxth	r2, r3
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80029be:	e059      	b.n	8002a74 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	f003 0302 	and.w	r3, r3, #2
 80029ca:	2b02      	cmp	r3, #2
 80029cc:	d11b      	bne.n	8002a06 <HAL_SPI_TransmitReceive+0x162>
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029d2:	b29b      	uxth	r3, r3
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d016      	beq.n	8002a06 <HAL_SPI_TransmitReceive+0x162>
 80029d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d113      	bne.n	8002a06 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e2:	881a      	ldrh	r2, [r3, #0]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ee:	1c9a      	adds	r2, r3, #2
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029f8:	b29b      	uxth	r3, r3
 80029fa:	3b01      	subs	r3, #1
 80029fc:	b29a      	uxth	r2, r3
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002a02:	2300      	movs	r3, #0
 8002a04:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	f003 0301 	and.w	r3, r3, #1
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d119      	bne.n	8002a48 <HAL_SPI_TransmitReceive+0x1a4>
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a18:	b29b      	uxth	r3, r3
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d014      	beq.n	8002a48 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	68da      	ldr	r2, [r3, #12]
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a28:	b292      	uxth	r2, r2
 8002a2a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a30:	1c9a      	adds	r2, r3, #2
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a3a:	b29b      	uxth	r3, r3
 8002a3c:	3b01      	subs	r3, #1
 8002a3e:	b29a      	uxth	r2, r3
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002a44:	2301      	movs	r3, #1
 8002a46:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002a48:	f7fe fd2c 	bl	80014a4 <HAL_GetTick>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	6a3b      	ldr	r3, [r7, #32]
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d80d      	bhi.n	8002a74 <HAL_SPI_TransmitReceive+0x1d0>
 8002a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a5e:	d009      	beq.n	8002a74 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2201      	movs	r2, #1
 8002a64:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002a70:	2303      	movs	r3, #3
 8002a72:	e0bc      	b.n	8002bee <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a78:	b29b      	uxth	r3, r3
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d1a0      	bne.n	80029c0 <HAL_SPI_TransmitReceive+0x11c>
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a82:	b29b      	uxth	r3, r3
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d19b      	bne.n	80029c0 <HAL_SPI_TransmitReceive+0x11c>
 8002a88:	e082      	b.n	8002b90 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d002      	beq.n	8002a98 <HAL_SPI_TransmitReceive+0x1f4>
 8002a92:	8afb      	ldrh	r3, [r7, #22]
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d171      	bne.n	8002b7c <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	330c      	adds	r3, #12
 8002aa2:	7812      	ldrb	r2, [r2, #0]
 8002aa4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aaa:	1c5a      	adds	r2, r3, #1
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ab4:	b29b      	uxth	r3, r3
 8002ab6:	3b01      	subs	r3, #1
 8002ab8:	b29a      	uxth	r2, r3
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002abe:	e05d      	b.n	8002b7c <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	f003 0302 	and.w	r3, r3, #2
 8002aca:	2b02      	cmp	r3, #2
 8002acc:	d11c      	bne.n	8002b08 <HAL_SPI_TransmitReceive+0x264>
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ad2:	b29b      	uxth	r3, r3
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d017      	beq.n	8002b08 <HAL_SPI_TransmitReceive+0x264>
 8002ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d114      	bne.n	8002b08 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	330c      	adds	r3, #12
 8002ae8:	7812      	ldrb	r2, [r2, #0]
 8002aea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002af0:	1c5a      	adds	r2, r3, #1
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002afa:	b29b      	uxth	r3, r3
 8002afc:	3b01      	subs	r3, #1
 8002afe:	b29a      	uxth	r2, r3
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002b04:	2300      	movs	r3, #0
 8002b06:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f003 0301 	and.w	r3, r3, #1
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d119      	bne.n	8002b4a <HAL_SPI_TransmitReceive+0x2a6>
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b1a:	b29b      	uxth	r3, r3
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d014      	beq.n	8002b4a <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	68da      	ldr	r2, [r3, #12]
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b2a:	b2d2      	uxtb	r2, r2
 8002b2c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b32:	1c5a      	adds	r2, r3, #1
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b3c:	b29b      	uxth	r3, r3
 8002b3e:	3b01      	subs	r3, #1
 8002b40:	b29a      	uxth	r2, r3
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002b46:	2301      	movs	r3, #1
 8002b48:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002b4a:	f7fe fcab 	bl	80014a4 <HAL_GetTick>
 8002b4e:	4602      	mov	r2, r0
 8002b50:	6a3b      	ldr	r3, [r7, #32]
 8002b52:	1ad3      	subs	r3, r2, r3
 8002b54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d803      	bhi.n	8002b62 <HAL_SPI_TransmitReceive+0x2be>
 8002b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b60:	d102      	bne.n	8002b68 <HAL_SPI_TransmitReceive+0x2c4>
 8002b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d109      	bne.n	8002b7c <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2200      	movs	r2, #0
 8002b74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002b78:	2303      	movs	r3, #3
 8002b7a:	e038      	b.n	8002bee <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b80:	b29b      	uxth	r3, r3
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d19c      	bne.n	8002ac0 <HAL_SPI_TransmitReceive+0x21c>
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b8a:	b29b      	uxth	r3, r3
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d197      	bne.n	8002ac0 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002b90:	6a3a      	ldr	r2, [r7, #32]
 8002b92:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002b94:	68f8      	ldr	r0, [r7, #12]
 8002b96:	f000 f92b 	bl	8002df0 <SPI_EndRxTxTransaction>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d008      	beq.n	8002bb2 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2220      	movs	r2, #32
 8002ba4:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e01d      	b.n	8002bee <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d10a      	bne.n	8002bd0 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002bba:	2300      	movs	r3, #0
 8002bbc:	613b      	str	r3, [r7, #16]
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	613b      	str	r3, [r7, #16]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	613b      	str	r3, [r7, #16]
 8002bce:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d001      	beq.n	8002bec <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8002be8:	2301      	movs	r3, #1
 8002bea:	e000      	b.n	8002bee <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8002bec:	2300      	movs	r3, #0
  }
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3728      	adds	r7, #40	@ 0x28
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}

08002bf6 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8002bf6:	b480      	push	{r7}
 8002bf8:	b083      	sub	sp, #12
 8002bfa:	af00      	add	r7, sp, #0
 8002bfc:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002c04:	b2db      	uxtb	r3, r3
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	370c      	adds	r7, #12
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr
	...

08002c14 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b088      	sub	sp, #32
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	60b9      	str	r1, [r7, #8]
 8002c1e:	603b      	str	r3, [r7, #0]
 8002c20:	4613      	mov	r3, r2
 8002c22:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002c24:	f7fe fc3e 	bl	80014a4 <HAL_GetTick>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c2c:	1a9b      	subs	r3, r3, r2
 8002c2e:	683a      	ldr	r2, [r7, #0]
 8002c30:	4413      	add	r3, r2
 8002c32:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002c34:	f7fe fc36 	bl	80014a4 <HAL_GetTick>
 8002c38:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002c3a:	4b39      	ldr	r3, [pc, #228]	@ (8002d20 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	015b      	lsls	r3, r3, #5
 8002c40:	0d1b      	lsrs	r3, r3, #20
 8002c42:	69fa      	ldr	r2, [r7, #28]
 8002c44:	fb02 f303 	mul.w	r3, r2, r3
 8002c48:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002c4a:	e054      	b.n	8002cf6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c52:	d050      	beq.n	8002cf6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002c54:	f7fe fc26 	bl	80014a4 <HAL_GetTick>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	69bb      	ldr	r3, [r7, #24]
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	69fa      	ldr	r2, [r7, #28]
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d902      	bls.n	8002c6a <SPI_WaitFlagStateUntilTimeout+0x56>
 8002c64:	69fb      	ldr	r3, [r7, #28]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d13d      	bne.n	8002ce6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	685a      	ldr	r2, [r3, #4]
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002c78:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002c82:	d111      	bne.n	8002ca8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c8c:	d004      	beq.n	8002c98 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c96:	d107      	bne.n	8002ca8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ca6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002cb0:	d10f      	bne.n	8002cd2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002cc0:	601a      	str	r2, [r3, #0]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002cd0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002ce2:	2303      	movs	r3, #3
 8002ce4:	e017      	b.n	8002d16 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d101      	bne.n	8002cf0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002cec:	2300      	movs	r3, #0
 8002cee:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	3b01      	subs	r3, #1
 8002cf4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	689a      	ldr	r2, [r3, #8]
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	4013      	ands	r3, r2
 8002d00:	68ba      	ldr	r2, [r7, #8]
 8002d02:	429a      	cmp	r2, r3
 8002d04:	bf0c      	ite	eq
 8002d06:	2301      	moveq	r3, #1
 8002d08:	2300      	movne	r3, #0
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	79fb      	ldrb	r3, [r7, #7]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d19b      	bne.n	8002c4c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002d14:	2300      	movs	r3, #0
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	3720      	adds	r7, #32
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	20000000 	.word	0x20000000

08002d24 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b086      	sub	sp, #24
 8002d28:	af02      	add	r7, sp, #8
 8002d2a:	60f8      	str	r0, [r7, #12]
 8002d2c:	60b9      	str	r1, [r7, #8]
 8002d2e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002d38:	d111      	bne.n	8002d5e <SPI_EndRxTransaction+0x3a>
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	689b      	ldr	r3, [r3, #8]
 8002d3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d42:	d004      	beq.n	8002d4e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d4c:	d107      	bne.n	8002d5e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002d5c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002d66:	d12a      	bne.n	8002dbe <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d70:	d012      	beq.n	8002d98 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	9300      	str	r3, [sp, #0]
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	2180      	movs	r1, #128	@ 0x80
 8002d7c:	68f8      	ldr	r0, [r7, #12]
 8002d7e:	f7ff ff49 	bl	8002c14 <SPI_WaitFlagStateUntilTimeout>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d02d      	beq.n	8002de4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d8c:	f043 0220 	orr.w	r2, r3, #32
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8002d94:	2303      	movs	r3, #3
 8002d96:	e026      	b.n	8002de6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	9300      	str	r3, [sp, #0]
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	2101      	movs	r1, #1
 8002da2:	68f8      	ldr	r0, [r7, #12]
 8002da4:	f7ff ff36 	bl	8002c14 <SPI_WaitFlagStateUntilTimeout>
 8002da8:	4603      	mov	r3, r0
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d01a      	beq.n	8002de4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002db2:	f043 0220 	orr.w	r2, r3, #32
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8002dba:	2303      	movs	r3, #3
 8002dbc:	e013      	b.n	8002de6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	9300      	str	r3, [sp, #0]
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	2101      	movs	r1, #1
 8002dc8:	68f8      	ldr	r0, [r7, #12]
 8002dca:	f7ff ff23 	bl	8002c14 <SPI_WaitFlagStateUntilTimeout>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d007      	beq.n	8002de4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dd8:	f043 0220 	orr.w	r2, r3, #32
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002de0:	2303      	movs	r3, #3
 8002de2:	e000      	b.n	8002de6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8002de4:	2300      	movs	r3, #0
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3710      	adds	r7, #16
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}
	...

08002df0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b088      	sub	sp, #32
 8002df4:	af02      	add	r7, sp, #8
 8002df6:	60f8      	str	r0, [r7, #12]
 8002df8:	60b9      	str	r1, [r7, #8]
 8002dfa:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	9300      	str	r3, [sp, #0]
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	2201      	movs	r2, #1
 8002e04:	2102      	movs	r1, #2
 8002e06:	68f8      	ldr	r0, [r7, #12]
 8002e08:	f7ff ff04 	bl	8002c14 <SPI_WaitFlagStateUntilTimeout>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d007      	beq.n	8002e22 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e16:	f043 0220 	orr.w	r2, r3, #32
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	e032      	b.n	8002e88 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002e22:	4b1b      	ldr	r3, [pc, #108]	@ (8002e90 <SPI_EndRxTxTransaction+0xa0>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a1b      	ldr	r2, [pc, #108]	@ (8002e94 <SPI_EndRxTxTransaction+0xa4>)
 8002e28:	fba2 2303 	umull	r2, r3, r2, r3
 8002e2c:	0d5b      	lsrs	r3, r3, #21
 8002e2e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002e32:	fb02 f303 	mul.w	r3, r2, r3
 8002e36:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002e40:	d112      	bne.n	8002e68 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	9300      	str	r3, [sp, #0]
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	2180      	movs	r1, #128	@ 0x80
 8002e4c:	68f8      	ldr	r0, [r7, #12]
 8002e4e:	f7ff fee1 	bl	8002c14 <SPI_WaitFlagStateUntilTimeout>
 8002e52:	4603      	mov	r3, r0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d016      	beq.n	8002e86 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e5c:	f043 0220 	orr.w	r2, r3, #32
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002e64:	2303      	movs	r3, #3
 8002e66:	e00f      	b.n	8002e88 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d00a      	beq.n	8002e84 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	3b01      	subs	r3, #1
 8002e72:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e7e:	2b80      	cmp	r3, #128	@ 0x80
 8002e80:	d0f2      	beq.n	8002e68 <SPI_EndRxTxTransaction+0x78>
 8002e82:	e000      	b.n	8002e86 <SPI_EndRxTxTransaction+0x96>
        break;
 8002e84:	bf00      	nop
  }

  return HAL_OK;
 8002e86:	2300      	movs	r3, #0
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3718      	adds	r7, #24
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	20000000 	.word	0x20000000
 8002e94:	165e9f81 	.word	0x165e9f81

08002e98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b082      	sub	sp, #8
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d101      	bne.n	8002eaa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e041      	b.n	8002f2e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d106      	bne.n	8002ec4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f000 f839 	bl	8002f36 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2202      	movs	r2, #2
 8002ec8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	3304      	adds	r3, #4
 8002ed4:	4619      	mov	r1, r3
 8002ed6:	4610      	mov	r0, r2
 8002ed8:	f000 fe2c 	bl	8003b34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2201      	movs	r2, #1
 8002f00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2201      	movs	r2, #1
 8002f08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2201      	movs	r2, #1
 8002f18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2201      	movs	r2, #1
 8002f20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2201      	movs	r2, #1
 8002f28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002f2c:	2300      	movs	r3, #0
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3708      	adds	r7, #8
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}

08002f36 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002f36:	b480      	push	{r7}
 8002f38:	b083      	sub	sp, #12
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002f3e:	bf00      	nop
 8002f40:	370c      	adds	r7, #12
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr
	...

08002f4c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b085      	sub	sp, #20
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f5a:	b2db      	uxtb	r3, r3
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d001      	beq.n	8002f64 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e044      	b.n	8002fee <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2202      	movs	r2, #2
 8002f68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	68da      	ldr	r2, [r3, #12]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f042 0201 	orr.w	r2, r2, #1
 8002f7a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a1e      	ldr	r2, [pc, #120]	@ (8002ffc <HAL_TIM_Base_Start_IT+0xb0>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d018      	beq.n	8002fb8 <HAL_TIM_Base_Start_IT+0x6c>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f8e:	d013      	beq.n	8002fb8 <HAL_TIM_Base_Start_IT+0x6c>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a1a      	ldr	r2, [pc, #104]	@ (8003000 <HAL_TIM_Base_Start_IT+0xb4>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d00e      	beq.n	8002fb8 <HAL_TIM_Base_Start_IT+0x6c>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a19      	ldr	r2, [pc, #100]	@ (8003004 <HAL_TIM_Base_Start_IT+0xb8>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d009      	beq.n	8002fb8 <HAL_TIM_Base_Start_IT+0x6c>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a17      	ldr	r2, [pc, #92]	@ (8003008 <HAL_TIM_Base_Start_IT+0xbc>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d004      	beq.n	8002fb8 <HAL_TIM_Base_Start_IT+0x6c>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a16      	ldr	r2, [pc, #88]	@ (800300c <HAL_TIM_Base_Start_IT+0xc0>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d111      	bne.n	8002fdc <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	f003 0307 	and.w	r3, r3, #7
 8002fc2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2b06      	cmp	r3, #6
 8002fc8:	d010      	beq.n	8002fec <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f042 0201 	orr.w	r2, r2, #1
 8002fd8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fda:	e007      	b.n	8002fec <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f042 0201 	orr.w	r2, r2, #1
 8002fea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002fec:	2300      	movs	r3, #0
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	3714      	adds	r7, #20
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff8:	4770      	bx	lr
 8002ffa:	bf00      	nop
 8002ffc:	40010000 	.word	0x40010000
 8003000:	40000400 	.word	0x40000400
 8003004:	40000800 	.word	0x40000800
 8003008:	40000c00 	.word	0x40000c00
 800300c:	40014000 	.word	0x40014000

08003010 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d101      	bne.n	8003022 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e041      	b.n	80030a6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003028:	b2db      	uxtb	r3, r3
 800302a:	2b00      	cmp	r3, #0
 800302c:	d106      	bne.n	800303c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2200      	movs	r2, #0
 8003032:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f000 f839 	bl	80030ae <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2202      	movs	r2, #2
 8003040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	3304      	adds	r3, #4
 800304c:	4619      	mov	r1, r3
 800304e:	4610      	mov	r0, r2
 8003050:	f000 fd70 	bl	8003b34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2201      	movs	r2, #1
 8003058:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2201      	movs	r2, #1
 8003060:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2201      	movs	r2, #1
 8003068:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2201      	movs	r2, #1
 8003070:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2201      	movs	r2, #1
 8003088:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2201      	movs	r2, #1
 8003098:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2201      	movs	r2, #1
 80030a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80030a4:	2300      	movs	r3, #0
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3708      	adds	r7, #8
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}

080030ae <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80030ae:	b480      	push	{r7}
 80030b0:	b083      	sub	sp, #12
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80030b6:	bf00      	nop
 80030b8:	370c      	adds	r7, #12
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr
	...

080030c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b084      	sub	sp, #16
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d109      	bne.n	80030e8 <HAL_TIM_PWM_Start+0x24>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	2b01      	cmp	r3, #1
 80030de:	bf14      	ite	ne
 80030e0:	2301      	movne	r3, #1
 80030e2:	2300      	moveq	r3, #0
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	e022      	b.n	800312e <HAL_TIM_PWM_Start+0x6a>
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	2b04      	cmp	r3, #4
 80030ec:	d109      	bne.n	8003102 <HAL_TIM_PWM_Start+0x3e>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	bf14      	ite	ne
 80030fa:	2301      	movne	r3, #1
 80030fc:	2300      	moveq	r3, #0
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	e015      	b.n	800312e <HAL_TIM_PWM_Start+0x6a>
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	2b08      	cmp	r3, #8
 8003106:	d109      	bne.n	800311c <HAL_TIM_PWM_Start+0x58>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800310e:	b2db      	uxtb	r3, r3
 8003110:	2b01      	cmp	r3, #1
 8003112:	bf14      	ite	ne
 8003114:	2301      	movne	r3, #1
 8003116:	2300      	moveq	r3, #0
 8003118:	b2db      	uxtb	r3, r3
 800311a:	e008      	b.n	800312e <HAL_TIM_PWM_Start+0x6a>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003122:	b2db      	uxtb	r3, r3
 8003124:	2b01      	cmp	r3, #1
 8003126:	bf14      	ite	ne
 8003128:	2301      	movne	r3, #1
 800312a:	2300      	moveq	r3, #0
 800312c:	b2db      	uxtb	r3, r3
 800312e:	2b00      	cmp	r3, #0
 8003130:	d001      	beq.n	8003136 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e068      	b.n	8003208 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d104      	bne.n	8003146 <HAL_TIM_PWM_Start+0x82>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2202      	movs	r2, #2
 8003140:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003144:	e013      	b.n	800316e <HAL_TIM_PWM_Start+0xaa>
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	2b04      	cmp	r3, #4
 800314a:	d104      	bne.n	8003156 <HAL_TIM_PWM_Start+0x92>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2202      	movs	r2, #2
 8003150:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003154:	e00b      	b.n	800316e <HAL_TIM_PWM_Start+0xaa>
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	2b08      	cmp	r3, #8
 800315a:	d104      	bne.n	8003166 <HAL_TIM_PWM_Start+0xa2>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2202      	movs	r2, #2
 8003160:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003164:	e003      	b.n	800316e <HAL_TIM_PWM_Start+0xaa>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2202      	movs	r2, #2
 800316a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	2201      	movs	r2, #1
 8003174:	6839      	ldr	r1, [r7, #0]
 8003176:	4618      	mov	r0, r3
 8003178:	f001 f812 	bl	80041a0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a23      	ldr	r2, [pc, #140]	@ (8003210 <HAL_TIM_PWM_Start+0x14c>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d107      	bne.n	8003196 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003194:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a1d      	ldr	r2, [pc, #116]	@ (8003210 <HAL_TIM_PWM_Start+0x14c>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d018      	beq.n	80031d2 <HAL_TIM_PWM_Start+0x10e>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031a8:	d013      	beq.n	80031d2 <HAL_TIM_PWM_Start+0x10e>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a19      	ldr	r2, [pc, #100]	@ (8003214 <HAL_TIM_PWM_Start+0x150>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d00e      	beq.n	80031d2 <HAL_TIM_PWM_Start+0x10e>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a17      	ldr	r2, [pc, #92]	@ (8003218 <HAL_TIM_PWM_Start+0x154>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d009      	beq.n	80031d2 <HAL_TIM_PWM_Start+0x10e>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a16      	ldr	r2, [pc, #88]	@ (800321c <HAL_TIM_PWM_Start+0x158>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d004      	beq.n	80031d2 <HAL_TIM_PWM_Start+0x10e>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a14      	ldr	r2, [pc, #80]	@ (8003220 <HAL_TIM_PWM_Start+0x15c>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d111      	bne.n	80031f6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	f003 0307 	and.w	r3, r3, #7
 80031dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2b06      	cmp	r3, #6
 80031e2:	d010      	beq.n	8003206 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f042 0201 	orr.w	r2, r2, #1
 80031f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031f4:	e007      	b.n	8003206 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f042 0201 	orr.w	r2, r2, #1
 8003204:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003206:	2300      	movs	r3, #0
}
 8003208:	4618      	mov	r0, r3
 800320a:	3710      	adds	r7, #16
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}
 8003210:	40010000 	.word	0x40010000
 8003214:	40000400 	.word	0x40000400
 8003218:	40000800 	.word	0x40000800
 800321c:	40000c00 	.word	0x40000c00
 8003220:	40014000 	.word	0x40014000

08003224 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b082      	sub	sp, #8
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	2200      	movs	r2, #0
 8003234:	6839      	ldr	r1, [r7, #0]
 8003236:	4618      	mov	r0, r3
 8003238:	f000 ffb2 	bl	80041a0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a29      	ldr	r2, [pc, #164]	@ (80032e8 <HAL_TIM_PWM_Stop+0xc4>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d117      	bne.n	8003276 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	6a1a      	ldr	r2, [r3, #32]
 800324c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003250:	4013      	ands	r3, r2
 8003252:	2b00      	cmp	r3, #0
 8003254:	d10f      	bne.n	8003276 <HAL_TIM_PWM_Stop+0x52>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	6a1a      	ldr	r2, [r3, #32]
 800325c:	f240 4344 	movw	r3, #1092	@ 0x444
 8003260:	4013      	ands	r3, r2
 8003262:	2b00      	cmp	r3, #0
 8003264:	d107      	bne.n	8003276 <HAL_TIM_PWM_Stop+0x52>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003274:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	6a1a      	ldr	r2, [r3, #32]
 800327c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003280:	4013      	ands	r3, r2
 8003282:	2b00      	cmp	r3, #0
 8003284:	d10f      	bne.n	80032a6 <HAL_TIM_PWM_Stop+0x82>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	6a1a      	ldr	r2, [r3, #32]
 800328c:	f240 4344 	movw	r3, #1092	@ 0x444
 8003290:	4013      	ands	r3, r2
 8003292:	2b00      	cmp	r3, #0
 8003294:	d107      	bne.n	80032a6 <HAL_TIM_PWM_Stop+0x82>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f022 0201 	bic.w	r2, r2, #1
 80032a4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d104      	bne.n	80032b6 <HAL_TIM_PWM_Stop+0x92>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2201      	movs	r2, #1
 80032b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80032b4:	e013      	b.n	80032de <HAL_TIM_PWM_Stop+0xba>
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	2b04      	cmp	r3, #4
 80032ba:	d104      	bne.n	80032c6 <HAL_TIM_PWM_Stop+0xa2>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2201      	movs	r2, #1
 80032c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80032c4:	e00b      	b.n	80032de <HAL_TIM_PWM_Stop+0xba>
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	2b08      	cmp	r3, #8
 80032ca:	d104      	bne.n	80032d6 <HAL_TIM_PWM_Stop+0xb2>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2201      	movs	r2, #1
 80032d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80032d4:	e003      	b.n	80032de <HAL_TIM_PWM_Stop+0xba>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2201      	movs	r2, #1
 80032da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 80032de:	2300      	movs	r3, #0
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3708      	adds	r7, #8
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	40010000 	.word	0x40010000

080032ec <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b082      	sub	sp, #8
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d101      	bne.n	80032fe <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e041      	b.n	8003382 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003304:	b2db      	uxtb	r3, r3
 8003306:	2b00      	cmp	r3, #0
 8003308:	d106      	bne.n	8003318 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	f000 f839 	bl	800338a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2202      	movs	r2, #2
 800331c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	3304      	adds	r3, #4
 8003328:	4619      	mov	r1, r3
 800332a:	4610      	mov	r0, r2
 800332c:	f000 fc02 	bl	8003b34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2201      	movs	r2, #1
 8003334:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2201      	movs	r2, #1
 800333c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2201      	movs	r2, #1
 8003344:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2201      	movs	r2, #1
 8003354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2201      	movs	r2, #1
 800335c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2201      	movs	r2, #1
 8003364:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2201      	movs	r2, #1
 800336c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2201      	movs	r2, #1
 8003374:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2201      	movs	r2, #1
 800337c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003380:	2300      	movs	r3, #0
}
 8003382:	4618      	mov	r0, r3
 8003384:	3708      	adds	r7, #8
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}

0800338a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800338a:	b480      	push	{r7}
 800338c:	b083      	sub	sp, #12
 800338e:	af00      	add	r7, sp, #0
 8003390:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003392:	bf00      	nop
 8003394:	370c      	adds	r7, #12
 8003396:	46bd      	mov	sp, r7
 8003398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339c:	4770      	bx	lr
	...

080033a0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b084      	sub	sp, #16
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
 80033a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80033aa:	2300      	movs	r3, #0
 80033ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d104      	bne.n	80033be <HAL_TIM_IC_Start_IT+0x1e>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	e013      	b.n	80033e6 <HAL_TIM_IC_Start_IT+0x46>
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	2b04      	cmp	r3, #4
 80033c2:	d104      	bne.n	80033ce <HAL_TIM_IC_Start_IT+0x2e>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	e00b      	b.n	80033e6 <HAL_TIM_IC_Start_IT+0x46>
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	2b08      	cmp	r3, #8
 80033d2:	d104      	bne.n	80033de <HAL_TIM_IC_Start_IT+0x3e>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80033da:	b2db      	uxtb	r3, r3
 80033dc:	e003      	b.n	80033e6 <HAL_TIM_IC_Start_IT+0x46>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d104      	bne.n	80033f8 <HAL_TIM_IC_Start_IT+0x58>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	e013      	b.n	8003420 <HAL_TIM_IC_Start_IT+0x80>
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	2b04      	cmp	r3, #4
 80033fc:	d104      	bne.n	8003408 <HAL_TIM_IC_Start_IT+0x68>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003404:	b2db      	uxtb	r3, r3
 8003406:	e00b      	b.n	8003420 <HAL_TIM_IC_Start_IT+0x80>
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	2b08      	cmp	r3, #8
 800340c:	d104      	bne.n	8003418 <HAL_TIM_IC_Start_IT+0x78>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003414:	b2db      	uxtb	r3, r3
 8003416:	e003      	b.n	8003420 <HAL_TIM_IC_Start_IT+0x80>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800341e:	b2db      	uxtb	r3, r3
 8003420:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003422:	7bbb      	ldrb	r3, [r7, #14]
 8003424:	2b01      	cmp	r3, #1
 8003426:	d102      	bne.n	800342e <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003428:	7b7b      	ldrb	r3, [r7, #13]
 800342a:	2b01      	cmp	r3, #1
 800342c:	d001      	beq.n	8003432 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	e0c2      	b.n	80035b8 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d104      	bne.n	8003442 <HAL_TIM_IC_Start_IT+0xa2>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2202      	movs	r2, #2
 800343c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003440:	e013      	b.n	800346a <HAL_TIM_IC_Start_IT+0xca>
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	2b04      	cmp	r3, #4
 8003446:	d104      	bne.n	8003452 <HAL_TIM_IC_Start_IT+0xb2>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2202      	movs	r2, #2
 800344c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003450:	e00b      	b.n	800346a <HAL_TIM_IC_Start_IT+0xca>
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	2b08      	cmp	r3, #8
 8003456:	d104      	bne.n	8003462 <HAL_TIM_IC_Start_IT+0xc2>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2202      	movs	r2, #2
 800345c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003460:	e003      	b.n	800346a <HAL_TIM_IC_Start_IT+0xca>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2202      	movs	r2, #2
 8003466:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d104      	bne.n	800347a <HAL_TIM_IC_Start_IT+0xda>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2202      	movs	r2, #2
 8003474:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003478:	e013      	b.n	80034a2 <HAL_TIM_IC_Start_IT+0x102>
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	2b04      	cmp	r3, #4
 800347e:	d104      	bne.n	800348a <HAL_TIM_IC_Start_IT+0xea>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2202      	movs	r2, #2
 8003484:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003488:	e00b      	b.n	80034a2 <HAL_TIM_IC_Start_IT+0x102>
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	2b08      	cmp	r3, #8
 800348e:	d104      	bne.n	800349a <HAL_TIM_IC_Start_IT+0xfa>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2202      	movs	r2, #2
 8003494:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003498:	e003      	b.n	80034a2 <HAL_TIM_IC_Start_IT+0x102>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2202      	movs	r2, #2
 800349e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	2b0c      	cmp	r3, #12
 80034a6:	d841      	bhi.n	800352c <HAL_TIM_IC_Start_IT+0x18c>
 80034a8:	a201      	add	r2, pc, #4	@ (adr r2, 80034b0 <HAL_TIM_IC_Start_IT+0x110>)
 80034aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034ae:	bf00      	nop
 80034b0:	080034e5 	.word	0x080034e5
 80034b4:	0800352d 	.word	0x0800352d
 80034b8:	0800352d 	.word	0x0800352d
 80034bc:	0800352d 	.word	0x0800352d
 80034c0:	080034f7 	.word	0x080034f7
 80034c4:	0800352d 	.word	0x0800352d
 80034c8:	0800352d 	.word	0x0800352d
 80034cc:	0800352d 	.word	0x0800352d
 80034d0:	08003509 	.word	0x08003509
 80034d4:	0800352d 	.word	0x0800352d
 80034d8:	0800352d 	.word	0x0800352d
 80034dc:	0800352d 	.word	0x0800352d
 80034e0:	0800351b 	.word	0x0800351b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	68da      	ldr	r2, [r3, #12]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f042 0202 	orr.w	r2, r2, #2
 80034f2:	60da      	str	r2, [r3, #12]
      break;
 80034f4:	e01d      	b.n	8003532 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	68da      	ldr	r2, [r3, #12]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f042 0204 	orr.w	r2, r2, #4
 8003504:	60da      	str	r2, [r3, #12]
      break;
 8003506:	e014      	b.n	8003532 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	68da      	ldr	r2, [r3, #12]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f042 0208 	orr.w	r2, r2, #8
 8003516:	60da      	str	r2, [r3, #12]
      break;
 8003518:	e00b      	b.n	8003532 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	68da      	ldr	r2, [r3, #12]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f042 0210 	orr.w	r2, r2, #16
 8003528:	60da      	str	r2, [r3, #12]
      break;
 800352a:	e002      	b.n	8003532 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	73fb      	strb	r3, [r7, #15]
      break;
 8003530:	bf00      	nop
  }

  if (status == HAL_OK)
 8003532:	7bfb      	ldrb	r3, [r7, #15]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d13e      	bne.n	80035b6 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	2201      	movs	r2, #1
 800353e:	6839      	ldr	r1, [r7, #0]
 8003540:	4618      	mov	r0, r3
 8003542:	f000 fe2d 	bl	80041a0 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a1d      	ldr	r2, [pc, #116]	@ (80035c0 <HAL_TIM_IC_Start_IT+0x220>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d018      	beq.n	8003582 <HAL_TIM_IC_Start_IT+0x1e2>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003558:	d013      	beq.n	8003582 <HAL_TIM_IC_Start_IT+0x1e2>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a19      	ldr	r2, [pc, #100]	@ (80035c4 <HAL_TIM_IC_Start_IT+0x224>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d00e      	beq.n	8003582 <HAL_TIM_IC_Start_IT+0x1e2>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a17      	ldr	r2, [pc, #92]	@ (80035c8 <HAL_TIM_IC_Start_IT+0x228>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d009      	beq.n	8003582 <HAL_TIM_IC_Start_IT+0x1e2>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a16      	ldr	r2, [pc, #88]	@ (80035cc <HAL_TIM_IC_Start_IT+0x22c>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d004      	beq.n	8003582 <HAL_TIM_IC_Start_IT+0x1e2>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a14      	ldr	r2, [pc, #80]	@ (80035d0 <HAL_TIM_IC_Start_IT+0x230>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d111      	bne.n	80035a6 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	f003 0307 	and.w	r3, r3, #7
 800358c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	2b06      	cmp	r3, #6
 8003592:	d010      	beq.n	80035b6 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f042 0201 	orr.w	r2, r2, #1
 80035a2:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035a4:	e007      	b.n	80035b6 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f042 0201 	orr.w	r2, r2, #1
 80035b4:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80035b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	3710      	adds	r7, #16
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}
 80035c0:	40010000 	.word	0x40010000
 80035c4:	40000400 	.word	0x40000400
 80035c8:	40000800 	.word	0x40000800
 80035cc:	40000c00 	.word	0x40000c00
 80035d0:	40014000 	.word	0x40014000

080035d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	68db      	ldr	r3, [r3, #12]
 80035e2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	691b      	ldr	r3, [r3, #16]
 80035ea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	f003 0302 	and.w	r3, r3, #2
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d020      	beq.n	8003638 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	f003 0302 	and.w	r3, r3, #2
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d01b      	beq.n	8003638 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f06f 0202 	mvn.w	r2, #2
 8003608:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2201      	movs	r2, #1
 800360e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	699b      	ldr	r3, [r3, #24]
 8003616:	f003 0303 	and.w	r3, r3, #3
 800361a:	2b00      	cmp	r3, #0
 800361c:	d003      	beq.n	8003626 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	f7fd fe1e 	bl	8001260 <HAL_TIM_IC_CaptureCallback>
 8003624:	e005      	b.n	8003632 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f000 fa66 	bl	8003af8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	f000 fa6d 	bl	8003b0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2200      	movs	r2, #0
 8003636:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	f003 0304 	and.w	r3, r3, #4
 800363e:	2b00      	cmp	r3, #0
 8003640:	d020      	beq.n	8003684 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	f003 0304 	and.w	r3, r3, #4
 8003648:	2b00      	cmp	r3, #0
 800364a:	d01b      	beq.n	8003684 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f06f 0204 	mvn.w	r2, #4
 8003654:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2202      	movs	r2, #2
 800365a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	699b      	ldr	r3, [r3, #24]
 8003662:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003666:	2b00      	cmp	r3, #0
 8003668:	d003      	beq.n	8003672 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	f7fd fdf8 	bl	8001260 <HAL_TIM_IC_CaptureCallback>
 8003670:	e005      	b.n	800367e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003672:	6878      	ldr	r0, [r7, #4]
 8003674:	f000 fa40 	bl	8003af8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003678:	6878      	ldr	r0, [r7, #4]
 800367a:	f000 fa47 	bl	8003b0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2200      	movs	r2, #0
 8003682:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	f003 0308 	and.w	r3, r3, #8
 800368a:	2b00      	cmp	r3, #0
 800368c:	d020      	beq.n	80036d0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	f003 0308 	and.w	r3, r3, #8
 8003694:	2b00      	cmp	r3, #0
 8003696:	d01b      	beq.n	80036d0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f06f 0208 	mvn.w	r2, #8
 80036a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2204      	movs	r2, #4
 80036a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	69db      	ldr	r3, [r3, #28]
 80036ae:	f003 0303 	and.w	r3, r3, #3
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d003      	beq.n	80036be <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f7fd fdd2 	bl	8001260 <HAL_TIM_IC_CaptureCallback>
 80036bc:	e005      	b.n	80036ca <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f000 fa1a 	bl	8003af8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036c4:	6878      	ldr	r0, [r7, #4]
 80036c6:	f000 fa21 	bl	8003b0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2200      	movs	r2, #0
 80036ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	f003 0310 	and.w	r3, r3, #16
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d020      	beq.n	800371c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	f003 0310 	and.w	r3, r3, #16
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d01b      	beq.n	800371c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f06f 0210 	mvn.w	r2, #16
 80036ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2208      	movs	r2, #8
 80036f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	69db      	ldr	r3, [r3, #28]
 80036fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d003      	beq.n	800370a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f7fd fdac 	bl	8001260 <HAL_TIM_IC_CaptureCallback>
 8003708:	e005      	b.n	8003716 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800370a:	6878      	ldr	r0, [r7, #4]
 800370c:	f000 f9f4 	bl	8003af8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003710:	6878      	ldr	r0, [r7, #4]
 8003712:	f000 f9fb 	bl	8003b0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2200      	movs	r2, #0
 800371a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	f003 0301 	and.w	r3, r3, #1
 8003722:	2b00      	cmp	r3, #0
 8003724:	d00c      	beq.n	8003740 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	f003 0301 	and.w	r3, r3, #1
 800372c:	2b00      	cmp	r3, #0
 800372e:	d007      	beq.n	8003740 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f06f 0201 	mvn.w	r2, #1
 8003738:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f7fc ffbc 	bl	80006b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003746:	2b00      	cmp	r3, #0
 8003748:	d00c      	beq.n	8003764 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003750:	2b00      	cmp	r3, #0
 8003752:	d007      	beq.n	8003764 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800375c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f000 fd4d 	bl	80041fe <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00c      	beq.n	8003788 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003774:	2b00      	cmp	r3, #0
 8003776:	d007      	beq.n	8003788 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003780:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003782:	6878      	ldr	r0, [r7, #4]
 8003784:	f000 f9cc 	bl	8003b20 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	f003 0320 	and.w	r3, r3, #32
 800378e:	2b00      	cmp	r3, #0
 8003790:	d00c      	beq.n	80037ac <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	f003 0320 	and.w	r3, r3, #32
 8003798:	2b00      	cmp	r3, #0
 800379a:	d007      	beq.n	80037ac <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f06f 0220 	mvn.w	r2, #32
 80037a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80037a6:	6878      	ldr	r0, [r7, #4]
 80037a8:	f000 fd1f 	bl	80041ea <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80037ac:	bf00      	nop
 80037ae:	3710      	adds	r7, #16
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b086      	sub	sp, #24
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	60f8      	str	r0, [r7, #12]
 80037bc:	60b9      	str	r1, [r7, #8]
 80037be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037c0:	2300      	movs	r3, #0
 80037c2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	d101      	bne.n	80037d2 <HAL_TIM_IC_ConfigChannel+0x1e>
 80037ce:	2302      	movs	r3, #2
 80037d0:	e088      	b.n	80038e4 <HAL_TIM_IC_ConfigChannel+0x130>
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2201      	movs	r2, #1
 80037d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d11b      	bne.n	8003818 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80037f0:	f000 fbb8 	bl	8003f64 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	699a      	ldr	r2, [r3, #24]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f022 020c 	bic.w	r2, r2, #12
 8003802:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	6999      	ldr	r1, [r3, #24]
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	689a      	ldr	r2, [r3, #8]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	430a      	orrs	r2, r1
 8003814:	619a      	str	r2, [r3, #24]
 8003816:	e060      	b.n	80038da <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2b04      	cmp	r3, #4
 800381c:	d11c      	bne.n	8003858 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800382e:	f000 fc01 	bl	8004034 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	699a      	ldr	r2, [r3, #24]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003840:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	6999      	ldr	r1, [r3, #24]
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	021a      	lsls	r2, r3, #8
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	430a      	orrs	r2, r1
 8003854:	619a      	str	r2, [r3, #24]
 8003856:	e040      	b.n	80038da <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2b08      	cmp	r3, #8
 800385c:	d11b      	bne.n	8003896 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003862:	68bb      	ldr	r3, [r7, #8]
 8003864:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800386e:	f000 fc1e 	bl	80040ae <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	69da      	ldr	r2, [r3, #28]
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f022 020c 	bic.w	r2, r2, #12
 8003880:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	69d9      	ldr	r1, [r3, #28]
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	689a      	ldr	r2, [r3, #8]
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	430a      	orrs	r2, r1
 8003892:	61da      	str	r2, [r3, #28]
 8003894:	e021      	b.n	80038da <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2b0c      	cmp	r3, #12
 800389a:	d11c      	bne.n	80038d6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80038ac:	f000 fc3b 	bl	8004126 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	69da      	ldr	r2, [r3, #28]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80038be:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	69d9      	ldr	r1, [r3, #28]
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	021a      	lsls	r2, r3, #8
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	430a      	orrs	r2, r1
 80038d2:	61da      	str	r2, [r3, #28]
 80038d4:	e001      	b.n	80038da <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2200      	movs	r2, #0
 80038de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80038e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	3718      	adds	r7, #24
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}

080038ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b086      	sub	sp, #24
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	60f8      	str	r0, [r7, #12]
 80038f4:	60b9      	str	r1, [r7, #8]
 80038f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038f8:	2300      	movs	r3, #0
 80038fa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003902:	2b01      	cmp	r3, #1
 8003904:	d101      	bne.n	800390a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003906:	2302      	movs	r3, #2
 8003908:	e0ae      	b.n	8003a68 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2201      	movs	r2, #1
 800390e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2b0c      	cmp	r3, #12
 8003916:	f200 809f 	bhi.w	8003a58 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800391a:	a201      	add	r2, pc, #4	@ (adr r2, 8003920 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800391c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003920:	08003955 	.word	0x08003955
 8003924:	08003a59 	.word	0x08003a59
 8003928:	08003a59 	.word	0x08003a59
 800392c:	08003a59 	.word	0x08003a59
 8003930:	08003995 	.word	0x08003995
 8003934:	08003a59 	.word	0x08003a59
 8003938:	08003a59 	.word	0x08003a59
 800393c:	08003a59 	.word	0x08003a59
 8003940:	080039d7 	.word	0x080039d7
 8003944:	08003a59 	.word	0x08003a59
 8003948:	08003a59 	.word	0x08003a59
 800394c:	08003a59 	.word	0x08003a59
 8003950:	08003a17 	.word	0x08003a17
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	68b9      	ldr	r1, [r7, #8]
 800395a:	4618      	mov	r0, r3
 800395c:	f000 f976 	bl	8003c4c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	699a      	ldr	r2, [r3, #24]
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f042 0208 	orr.w	r2, r2, #8
 800396e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	699a      	ldr	r2, [r3, #24]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f022 0204 	bic.w	r2, r2, #4
 800397e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	6999      	ldr	r1, [r3, #24]
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	691a      	ldr	r2, [r3, #16]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	430a      	orrs	r2, r1
 8003990:	619a      	str	r2, [r3, #24]
      break;
 8003992:	e064      	b.n	8003a5e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	68b9      	ldr	r1, [r7, #8]
 800399a:	4618      	mov	r0, r3
 800399c:	f000 f9bc 	bl	8003d18 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	699a      	ldr	r2, [r3, #24]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80039ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	699a      	ldr	r2, [r3, #24]
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	6999      	ldr	r1, [r3, #24]
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	691b      	ldr	r3, [r3, #16]
 80039ca:	021a      	lsls	r2, r3, #8
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	430a      	orrs	r2, r1
 80039d2:	619a      	str	r2, [r3, #24]
      break;
 80039d4:	e043      	b.n	8003a5e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	68b9      	ldr	r1, [r7, #8]
 80039dc:	4618      	mov	r0, r3
 80039de:	f000 fa07 	bl	8003df0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	69da      	ldr	r2, [r3, #28]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f042 0208 	orr.w	r2, r2, #8
 80039f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	69da      	ldr	r2, [r3, #28]
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f022 0204 	bic.w	r2, r2, #4
 8003a00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	69d9      	ldr	r1, [r3, #28]
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	691a      	ldr	r2, [r3, #16]
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	430a      	orrs	r2, r1
 8003a12:	61da      	str	r2, [r3, #28]
      break;
 8003a14:	e023      	b.n	8003a5e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	68b9      	ldr	r1, [r7, #8]
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f000 fa51 	bl	8003ec4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	69da      	ldr	r2, [r3, #28]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	69da      	ldr	r2, [r3, #28]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	69d9      	ldr	r1, [r3, #28]
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	691b      	ldr	r3, [r3, #16]
 8003a4c:	021a      	lsls	r2, r3, #8
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	430a      	orrs	r2, r1
 8003a54:	61da      	str	r2, [r3, #28]
      break;
 8003a56:	e002      	b.n	8003a5e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	75fb      	strb	r3, [r7, #23]
      break;
 8003a5c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2200      	movs	r2, #0
 8003a62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003a66:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	3718      	adds	r7, #24
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}

08003a70 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b085      	sub	sp, #20
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
 8003a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	2b0c      	cmp	r3, #12
 8003a82:	d831      	bhi.n	8003ae8 <HAL_TIM_ReadCapturedValue+0x78>
 8003a84:	a201      	add	r2, pc, #4	@ (adr r2, 8003a8c <HAL_TIM_ReadCapturedValue+0x1c>)
 8003a86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a8a:	bf00      	nop
 8003a8c:	08003ac1 	.word	0x08003ac1
 8003a90:	08003ae9 	.word	0x08003ae9
 8003a94:	08003ae9 	.word	0x08003ae9
 8003a98:	08003ae9 	.word	0x08003ae9
 8003a9c:	08003acb 	.word	0x08003acb
 8003aa0:	08003ae9 	.word	0x08003ae9
 8003aa4:	08003ae9 	.word	0x08003ae9
 8003aa8:	08003ae9 	.word	0x08003ae9
 8003aac:	08003ad5 	.word	0x08003ad5
 8003ab0:	08003ae9 	.word	0x08003ae9
 8003ab4:	08003ae9 	.word	0x08003ae9
 8003ab8:	08003ae9 	.word	0x08003ae9
 8003abc:	08003adf 	.word	0x08003adf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ac6:	60fb      	str	r3, [r7, #12]

      break;
 8003ac8:	e00f      	b.n	8003aea <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ad0:	60fb      	str	r3, [r7, #12]

      break;
 8003ad2:	e00a      	b.n	8003aea <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ada:	60fb      	str	r3, [r7, #12]

      break;
 8003adc:	e005      	b.n	8003aea <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae4:	60fb      	str	r3, [r7, #12]

      break;
 8003ae6:	e000      	b.n	8003aea <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003ae8:	bf00      	nop
  }

  return tmpreg;
 8003aea:	68fb      	ldr	r3, [r7, #12]
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	3714      	adds	r7, #20
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr

08003af8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b083      	sub	sp, #12
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003b00:	bf00      	nop
 8003b02:	370c      	adds	r7, #12
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr

08003b0c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b083      	sub	sp, #12
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003b14:	bf00      	nop
 8003b16:	370c      	adds	r7, #12
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1e:	4770      	bx	lr

08003b20 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b083      	sub	sp, #12
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003b28:	bf00      	nop
 8003b2a:	370c      	adds	r7, #12
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b32:	4770      	bx	lr

08003b34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b085      	sub	sp, #20
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
 8003b3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	4a3a      	ldr	r2, [pc, #232]	@ (8003c30 <TIM_Base_SetConfig+0xfc>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d00f      	beq.n	8003b6c <TIM_Base_SetConfig+0x38>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b52:	d00b      	beq.n	8003b6c <TIM_Base_SetConfig+0x38>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	4a37      	ldr	r2, [pc, #220]	@ (8003c34 <TIM_Base_SetConfig+0x100>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d007      	beq.n	8003b6c <TIM_Base_SetConfig+0x38>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	4a36      	ldr	r2, [pc, #216]	@ (8003c38 <TIM_Base_SetConfig+0x104>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d003      	beq.n	8003b6c <TIM_Base_SetConfig+0x38>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	4a35      	ldr	r2, [pc, #212]	@ (8003c3c <TIM_Base_SetConfig+0x108>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d108      	bne.n	8003b7e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	68fa      	ldr	r2, [r7, #12]
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	4a2b      	ldr	r2, [pc, #172]	@ (8003c30 <TIM_Base_SetConfig+0xfc>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d01b      	beq.n	8003bbe <TIM_Base_SetConfig+0x8a>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b8c:	d017      	beq.n	8003bbe <TIM_Base_SetConfig+0x8a>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	4a28      	ldr	r2, [pc, #160]	@ (8003c34 <TIM_Base_SetConfig+0x100>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d013      	beq.n	8003bbe <TIM_Base_SetConfig+0x8a>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	4a27      	ldr	r2, [pc, #156]	@ (8003c38 <TIM_Base_SetConfig+0x104>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d00f      	beq.n	8003bbe <TIM_Base_SetConfig+0x8a>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	4a26      	ldr	r2, [pc, #152]	@ (8003c3c <TIM_Base_SetConfig+0x108>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d00b      	beq.n	8003bbe <TIM_Base_SetConfig+0x8a>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	4a25      	ldr	r2, [pc, #148]	@ (8003c40 <TIM_Base_SetConfig+0x10c>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d007      	beq.n	8003bbe <TIM_Base_SetConfig+0x8a>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	4a24      	ldr	r2, [pc, #144]	@ (8003c44 <TIM_Base_SetConfig+0x110>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d003      	beq.n	8003bbe <TIM_Base_SetConfig+0x8a>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4a23      	ldr	r2, [pc, #140]	@ (8003c48 <TIM_Base_SetConfig+0x114>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d108      	bne.n	8003bd0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bc4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	68db      	ldr	r3, [r3, #12]
 8003bca:	68fa      	ldr	r2, [r7, #12]
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	695b      	ldr	r3, [r3, #20]
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	68fa      	ldr	r2, [r7, #12]
 8003be2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	689a      	ldr	r2, [r3, #8]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	4a0e      	ldr	r2, [pc, #56]	@ (8003c30 <TIM_Base_SetConfig+0xfc>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d103      	bne.n	8003c04 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	691a      	ldr	r2, [r3, #16]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	691b      	ldr	r3, [r3, #16]
 8003c0e:	f003 0301 	and.w	r3, r3, #1
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d105      	bne.n	8003c22 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	691b      	ldr	r3, [r3, #16]
 8003c1a:	f023 0201 	bic.w	r2, r3, #1
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	611a      	str	r2, [r3, #16]
  }
}
 8003c22:	bf00      	nop
 8003c24:	3714      	adds	r7, #20
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr
 8003c2e:	bf00      	nop
 8003c30:	40010000 	.word	0x40010000
 8003c34:	40000400 	.word	0x40000400
 8003c38:	40000800 	.word	0x40000800
 8003c3c:	40000c00 	.word	0x40000c00
 8003c40:	40014000 	.word	0x40014000
 8003c44:	40014400 	.word	0x40014400
 8003c48:	40014800 	.word	0x40014800

08003c4c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b087      	sub	sp, #28
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6a1b      	ldr	r3, [r3, #32]
 8003c5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6a1b      	ldr	r3, [r3, #32]
 8003c60:	f023 0201 	bic.w	r2, r3, #1
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	699b      	ldr	r3, [r3, #24]
 8003c72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	f023 0303 	bic.w	r3, r3, #3
 8003c82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	68fa      	ldr	r2, [r7, #12]
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	f023 0302 	bic.w	r3, r3, #2
 8003c94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	697a      	ldr	r2, [r7, #20]
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	4a1c      	ldr	r2, [pc, #112]	@ (8003d14 <TIM_OC1_SetConfig+0xc8>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d10c      	bne.n	8003cc2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	f023 0308 	bic.w	r3, r3, #8
 8003cae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	697a      	ldr	r2, [r7, #20]
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	f023 0304 	bic.w	r3, r3, #4
 8003cc0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	4a13      	ldr	r2, [pc, #76]	@ (8003d14 <TIM_OC1_SetConfig+0xc8>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d111      	bne.n	8003cee <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003cd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003cd2:	693b      	ldr	r3, [r7, #16]
 8003cd4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003cd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	695b      	ldr	r3, [r3, #20]
 8003cde:	693a      	ldr	r2, [r7, #16]
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	699b      	ldr	r3, [r3, #24]
 8003ce8:	693a      	ldr	r2, [r7, #16]
 8003cea:	4313      	orrs	r3, r2
 8003cec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	693a      	ldr	r2, [r7, #16]
 8003cf2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	68fa      	ldr	r2, [r7, #12]
 8003cf8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	685a      	ldr	r2, [r3, #4]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	697a      	ldr	r2, [r7, #20]
 8003d06:	621a      	str	r2, [r3, #32]
}
 8003d08:	bf00      	nop
 8003d0a:	371c      	adds	r7, #28
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d12:	4770      	bx	lr
 8003d14:	40010000 	.word	0x40010000

08003d18 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b087      	sub	sp, #28
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
 8003d20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a1b      	ldr	r3, [r3, #32]
 8003d26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6a1b      	ldr	r3, [r3, #32]
 8003d2c:	f023 0210 	bic.w	r2, r3, #16
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	699b      	ldr	r3, [r3, #24]
 8003d3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	021b      	lsls	r3, r3, #8
 8003d56:	68fa      	ldr	r2, [r7, #12]
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	f023 0320 	bic.w	r3, r3, #32
 8003d62:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	011b      	lsls	r3, r3, #4
 8003d6a:	697a      	ldr	r2, [r7, #20]
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	4a1e      	ldr	r2, [pc, #120]	@ (8003dec <TIM_OC2_SetConfig+0xd4>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d10d      	bne.n	8003d94 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	68db      	ldr	r3, [r3, #12]
 8003d84:	011b      	lsls	r3, r3, #4
 8003d86:	697a      	ldr	r2, [r7, #20]
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d92:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	4a15      	ldr	r2, [pc, #84]	@ (8003dec <TIM_OC2_SetConfig+0xd4>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d113      	bne.n	8003dc4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003da2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003da4:	693b      	ldr	r3, [r7, #16]
 8003da6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003daa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	695b      	ldr	r3, [r3, #20]
 8003db0:	009b      	lsls	r3, r3, #2
 8003db2:	693a      	ldr	r2, [r7, #16]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	699b      	ldr	r3, [r3, #24]
 8003dbc:	009b      	lsls	r3, r3, #2
 8003dbe:	693a      	ldr	r2, [r7, #16]
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	693a      	ldr	r2, [r7, #16]
 8003dc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	68fa      	ldr	r2, [r7, #12]
 8003dce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	685a      	ldr	r2, [r3, #4]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	697a      	ldr	r2, [r7, #20]
 8003ddc:	621a      	str	r2, [r3, #32]
}
 8003dde:	bf00      	nop
 8003de0:	371c      	adds	r7, #28
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr
 8003dea:	bf00      	nop
 8003dec:	40010000 	.word	0x40010000

08003df0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b087      	sub	sp, #28
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
 8003df8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6a1b      	ldr	r3, [r3, #32]
 8003dfe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6a1b      	ldr	r3, [r3, #32]
 8003e04:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	69db      	ldr	r3, [r3, #28]
 8003e16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	f023 0303 	bic.w	r3, r3, #3
 8003e26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	68fa      	ldr	r2, [r7, #12]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003e38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	021b      	lsls	r3, r3, #8
 8003e40:	697a      	ldr	r2, [r7, #20]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	4a1d      	ldr	r2, [pc, #116]	@ (8003ec0 <TIM_OC3_SetConfig+0xd0>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d10d      	bne.n	8003e6a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003e54:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	68db      	ldr	r3, [r3, #12]
 8003e5a:	021b      	lsls	r3, r3, #8
 8003e5c:	697a      	ldr	r2, [r7, #20]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003e68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a14      	ldr	r2, [pc, #80]	@ (8003ec0 <TIM_OC3_SetConfig+0xd0>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d113      	bne.n	8003e9a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003e78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003e80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	695b      	ldr	r3, [r3, #20]
 8003e86:	011b      	lsls	r3, r3, #4
 8003e88:	693a      	ldr	r2, [r7, #16]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	699b      	ldr	r3, [r3, #24]
 8003e92:	011b      	lsls	r3, r3, #4
 8003e94:	693a      	ldr	r2, [r7, #16]
 8003e96:	4313      	orrs	r3, r2
 8003e98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	693a      	ldr	r2, [r7, #16]
 8003e9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	68fa      	ldr	r2, [r7, #12]
 8003ea4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	685a      	ldr	r2, [r3, #4]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	697a      	ldr	r2, [r7, #20]
 8003eb2:	621a      	str	r2, [r3, #32]
}
 8003eb4:	bf00      	nop
 8003eb6:	371c      	adds	r7, #28
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebe:	4770      	bx	lr
 8003ec0:	40010000 	.word	0x40010000

08003ec4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b087      	sub	sp, #28
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
 8003ecc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6a1b      	ldr	r3, [r3, #32]
 8003ed2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6a1b      	ldr	r3, [r3, #32]
 8003ed8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	69db      	ldr	r3, [r3, #28]
 8003eea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ef2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003efa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	021b      	lsls	r3, r3, #8
 8003f02:	68fa      	ldr	r2, [r7, #12]
 8003f04:	4313      	orrs	r3, r2
 8003f06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003f0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	031b      	lsls	r3, r3, #12
 8003f16:	693a      	ldr	r2, [r7, #16]
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	4a10      	ldr	r2, [pc, #64]	@ (8003f60 <TIM_OC4_SetConfig+0x9c>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d109      	bne.n	8003f38 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003f2a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	695b      	ldr	r3, [r3, #20]
 8003f30:	019b      	lsls	r3, r3, #6
 8003f32:	697a      	ldr	r2, [r7, #20]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	697a      	ldr	r2, [r7, #20]
 8003f3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	68fa      	ldr	r2, [r7, #12]
 8003f42:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	685a      	ldr	r2, [r3, #4]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	693a      	ldr	r2, [r7, #16]
 8003f50:	621a      	str	r2, [r3, #32]
}
 8003f52:	bf00      	nop
 8003f54:	371c      	adds	r7, #28
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr
 8003f5e:	bf00      	nop
 8003f60:	40010000 	.word	0x40010000

08003f64 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b087      	sub	sp, #28
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	60f8      	str	r0, [r7, #12]
 8003f6c:	60b9      	str	r1, [r7, #8]
 8003f6e:	607a      	str	r2, [r7, #4]
 8003f70:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	6a1b      	ldr	r3, [r3, #32]
 8003f76:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	6a1b      	ldr	r3, [r3, #32]
 8003f7c:	f023 0201 	bic.w	r2, r3, #1
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	699b      	ldr	r3, [r3, #24]
 8003f88:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	4a24      	ldr	r2, [pc, #144]	@ (8004020 <TIM_TI1_SetConfig+0xbc>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d013      	beq.n	8003fba <TIM_TI1_SetConfig+0x56>
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f98:	d00f      	beq.n	8003fba <TIM_TI1_SetConfig+0x56>
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	4a21      	ldr	r2, [pc, #132]	@ (8004024 <TIM_TI1_SetConfig+0xc0>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d00b      	beq.n	8003fba <TIM_TI1_SetConfig+0x56>
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	4a20      	ldr	r2, [pc, #128]	@ (8004028 <TIM_TI1_SetConfig+0xc4>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d007      	beq.n	8003fba <TIM_TI1_SetConfig+0x56>
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	4a1f      	ldr	r2, [pc, #124]	@ (800402c <TIM_TI1_SetConfig+0xc8>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d003      	beq.n	8003fba <TIM_TI1_SetConfig+0x56>
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	4a1e      	ldr	r2, [pc, #120]	@ (8004030 <TIM_TI1_SetConfig+0xcc>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d101      	bne.n	8003fbe <TIM_TI1_SetConfig+0x5a>
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e000      	b.n	8003fc0 <TIM_TI1_SetConfig+0x5c>
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d008      	beq.n	8003fd6 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	f023 0303 	bic.w	r3, r3, #3
 8003fca:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003fcc:	697a      	ldr	r2, [r7, #20]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	617b      	str	r3, [r7, #20]
 8003fd4:	e003      	b.n	8003fde <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	f043 0301 	orr.w	r3, r3, #1
 8003fdc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003fe4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	011b      	lsls	r3, r3, #4
 8003fea:	b2db      	uxtb	r3, r3
 8003fec:	697a      	ldr	r2, [r7, #20]
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	f023 030a 	bic.w	r3, r3, #10
 8003ff8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	f003 030a 	and.w	r3, r3, #10
 8004000:	693a      	ldr	r2, [r7, #16]
 8004002:	4313      	orrs	r3, r2
 8004004:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	697a      	ldr	r2, [r7, #20]
 800400a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	693a      	ldr	r2, [r7, #16]
 8004010:	621a      	str	r2, [r3, #32]
}
 8004012:	bf00      	nop
 8004014:	371c      	adds	r7, #28
 8004016:	46bd      	mov	sp, r7
 8004018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401c:	4770      	bx	lr
 800401e:	bf00      	nop
 8004020:	40010000 	.word	0x40010000
 8004024:	40000400 	.word	0x40000400
 8004028:	40000800 	.word	0x40000800
 800402c:	40000c00 	.word	0x40000c00
 8004030:	40014000 	.word	0x40014000

08004034 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004034:	b480      	push	{r7}
 8004036:	b087      	sub	sp, #28
 8004038:	af00      	add	r7, sp, #0
 800403a:	60f8      	str	r0, [r7, #12]
 800403c:	60b9      	str	r1, [r7, #8]
 800403e:	607a      	str	r2, [r7, #4]
 8004040:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	6a1b      	ldr	r3, [r3, #32]
 8004046:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	6a1b      	ldr	r3, [r3, #32]
 800404c:	f023 0210 	bic.w	r2, r3, #16
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	699b      	ldr	r3, [r3, #24]
 8004058:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004060:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	021b      	lsls	r3, r3, #8
 8004066:	693a      	ldr	r2, [r7, #16]
 8004068:	4313      	orrs	r3, r2
 800406a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004072:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	031b      	lsls	r3, r3, #12
 8004078:	b29b      	uxth	r3, r3
 800407a:	693a      	ldr	r2, [r7, #16]
 800407c:	4313      	orrs	r3, r2
 800407e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004086:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	011b      	lsls	r3, r3, #4
 800408c:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8004090:	697a      	ldr	r2, [r7, #20]
 8004092:	4313      	orrs	r3, r2
 8004094:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	693a      	ldr	r2, [r7, #16]
 800409a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	697a      	ldr	r2, [r7, #20]
 80040a0:	621a      	str	r2, [r3, #32]
}
 80040a2:	bf00      	nop
 80040a4:	371c      	adds	r7, #28
 80040a6:	46bd      	mov	sp, r7
 80040a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ac:	4770      	bx	lr

080040ae <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80040ae:	b480      	push	{r7}
 80040b0:	b087      	sub	sp, #28
 80040b2:	af00      	add	r7, sp, #0
 80040b4:	60f8      	str	r0, [r7, #12]
 80040b6:	60b9      	str	r1, [r7, #8]
 80040b8:	607a      	str	r2, [r7, #4]
 80040ba:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	6a1b      	ldr	r3, [r3, #32]
 80040c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	6a1b      	ldr	r3, [r3, #32]
 80040c6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	69db      	ldr	r3, [r3, #28]
 80040d2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	f023 0303 	bic.w	r3, r3, #3
 80040da:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80040dc:	693a      	ldr	r2, [r7, #16]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	4313      	orrs	r3, r2
 80040e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80040ea:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	011b      	lsls	r3, r3, #4
 80040f0:	b2db      	uxtb	r3, r3
 80040f2:	693a      	ldr	r2, [r7, #16]
 80040f4:	4313      	orrs	r3, r2
 80040f6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80040fe:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	021b      	lsls	r3, r3, #8
 8004104:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8004108:	697a      	ldr	r2, [r7, #20]
 800410a:	4313      	orrs	r3, r2
 800410c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	693a      	ldr	r2, [r7, #16]
 8004112:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	697a      	ldr	r2, [r7, #20]
 8004118:	621a      	str	r2, [r3, #32]
}
 800411a:	bf00      	nop
 800411c:	371c      	adds	r7, #28
 800411e:	46bd      	mov	sp, r7
 8004120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004124:	4770      	bx	lr

08004126 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004126:	b480      	push	{r7}
 8004128:	b087      	sub	sp, #28
 800412a:	af00      	add	r7, sp, #0
 800412c:	60f8      	str	r0, [r7, #12]
 800412e:	60b9      	str	r1, [r7, #8]
 8004130:	607a      	str	r2, [r7, #4]
 8004132:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	6a1b      	ldr	r3, [r3, #32]
 8004138:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	6a1b      	ldr	r3, [r3, #32]
 800413e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	69db      	ldr	r3, [r3, #28]
 800414a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004152:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	021b      	lsls	r3, r3, #8
 8004158:	693a      	ldr	r2, [r7, #16]
 800415a:	4313      	orrs	r3, r2
 800415c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004164:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	031b      	lsls	r3, r3, #12
 800416a:	b29b      	uxth	r3, r3
 800416c:	693a      	ldr	r2, [r7, #16]
 800416e:	4313      	orrs	r3, r2
 8004170:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004178:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	031b      	lsls	r3, r3, #12
 800417e:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8004182:	697a      	ldr	r2, [r7, #20]
 8004184:	4313      	orrs	r3, r2
 8004186:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	693a      	ldr	r2, [r7, #16]
 800418c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	697a      	ldr	r2, [r7, #20]
 8004192:	621a      	str	r2, [r3, #32]
}
 8004194:	bf00      	nop
 8004196:	371c      	adds	r7, #28
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr

080041a0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b087      	sub	sp, #28
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	60f8      	str	r0, [r7, #12]
 80041a8:	60b9      	str	r1, [r7, #8]
 80041aa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	f003 031f 	and.w	r3, r3, #31
 80041b2:	2201      	movs	r2, #1
 80041b4:	fa02 f303 	lsl.w	r3, r2, r3
 80041b8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	6a1a      	ldr	r2, [r3, #32]
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	43db      	mvns	r3, r3
 80041c2:	401a      	ands	r2, r3
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	6a1a      	ldr	r2, [r3, #32]
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	f003 031f 	and.w	r3, r3, #31
 80041d2:	6879      	ldr	r1, [r7, #4]
 80041d4:	fa01 f303 	lsl.w	r3, r1, r3
 80041d8:	431a      	orrs	r2, r3
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	621a      	str	r2, [r3, #32]
}
 80041de:	bf00      	nop
 80041e0:	371c      	adds	r7, #28
 80041e2:	46bd      	mov	sp, r7
 80041e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e8:	4770      	bx	lr

080041ea <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80041ea:	b480      	push	{r7}
 80041ec:	b083      	sub	sp, #12
 80041ee:	af00      	add	r7, sp, #0
 80041f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80041f2:	bf00      	nop
 80041f4:	370c      	adds	r7, #12
 80041f6:	46bd      	mov	sp, r7
 80041f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fc:	4770      	bx	lr

080041fe <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80041fe:	b480      	push	{r7}
 8004200:	b083      	sub	sp, #12
 8004202:	af00      	add	r7, sp, #0
 8004204:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004206:	bf00      	nop
 8004208:	370c      	adds	r7, #12
 800420a:	46bd      	mov	sp, r7
 800420c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004210:	4770      	bx	lr
	...

08004214 <__NVIC_SetPriority>:
{
 8004214:	b480      	push	{r7}
 8004216:	b083      	sub	sp, #12
 8004218:	af00      	add	r7, sp, #0
 800421a:	4603      	mov	r3, r0
 800421c:	6039      	str	r1, [r7, #0]
 800421e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004220:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004224:	2b00      	cmp	r3, #0
 8004226:	db0a      	blt.n	800423e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	b2da      	uxtb	r2, r3
 800422c:	490c      	ldr	r1, [pc, #48]	@ (8004260 <__NVIC_SetPriority+0x4c>)
 800422e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004232:	0112      	lsls	r2, r2, #4
 8004234:	b2d2      	uxtb	r2, r2
 8004236:	440b      	add	r3, r1
 8004238:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800423c:	e00a      	b.n	8004254 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	b2da      	uxtb	r2, r3
 8004242:	4908      	ldr	r1, [pc, #32]	@ (8004264 <__NVIC_SetPriority+0x50>)
 8004244:	79fb      	ldrb	r3, [r7, #7]
 8004246:	f003 030f 	and.w	r3, r3, #15
 800424a:	3b04      	subs	r3, #4
 800424c:	0112      	lsls	r2, r2, #4
 800424e:	b2d2      	uxtb	r2, r2
 8004250:	440b      	add	r3, r1
 8004252:	761a      	strb	r2, [r3, #24]
}
 8004254:	bf00      	nop
 8004256:	370c      	adds	r7, #12
 8004258:	46bd      	mov	sp, r7
 800425a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425e:	4770      	bx	lr
 8004260:	e000e100 	.word	0xe000e100
 8004264:	e000ed00 	.word	0xe000ed00

08004268 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004268:	b580      	push	{r7, lr}
 800426a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800426c:	4b05      	ldr	r3, [pc, #20]	@ (8004284 <SysTick_Handler+0x1c>)
 800426e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004270:	f001 fb0e 	bl	8005890 <xTaskGetSchedulerState>
 8004274:	4603      	mov	r3, r0
 8004276:	2b01      	cmp	r3, #1
 8004278:	d001      	beq.n	800427e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800427a:	f001 ffc5 	bl	8006208 <xPortSysTickHandler>
  }
}
 800427e:	bf00      	nop
 8004280:	bd80      	pop	{r7, pc}
 8004282:	bf00      	nop
 8004284:	e000e010 	.word	0xe000e010

08004288 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004288:	b580      	push	{r7, lr}
 800428a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800428c:	2100      	movs	r1, #0
 800428e:	f06f 0004 	mvn.w	r0, #4
 8004292:	f7ff ffbf 	bl	8004214 <__NVIC_SetPriority>
#endif
}
 8004296:	bf00      	nop
 8004298:	bd80      	pop	{r7, pc}
	...

0800429c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800429c:	b480      	push	{r7}
 800429e:	b083      	sub	sp, #12
 80042a0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80042a2:	f3ef 8305 	mrs	r3, IPSR
 80042a6:	603b      	str	r3, [r7, #0]
  return(result);
 80042a8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d003      	beq.n	80042b6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80042ae:	f06f 0305 	mvn.w	r3, #5
 80042b2:	607b      	str	r3, [r7, #4]
 80042b4:	e00c      	b.n	80042d0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80042b6:	4b0a      	ldr	r3, [pc, #40]	@ (80042e0 <osKernelInitialize+0x44>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d105      	bne.n	80042ca <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80042be:	4b08      	ldr	r3, [pc, #32]	@ (80042e0 <osKernelInitialize+0x44>)
 80042c0:	2201      	movs	r2, #1
 80042c2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80042c4:	2300      	movs	r3, #0
 80042c6:	607b      	str	r3, [r7, #4]
 80042c8:	e002      	b.n	80042d0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80042ca:	f04f 33ff 	mov.w	r3, #4294967295
 80042ce:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80042d0:	687b      	ldr	r3, [r7, #4]
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	370c      	adds	r7, #12
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr
 80042de:	bf00      	nop
 80042e0:	2000039c 	.word	0x2000039c

080042e4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b082      	sub	sp, #8
 80042e8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80042ea:	f3ef 8305 	mrs	r3, IPSR
 80042ee:	603b      	str	r3, [r7, #0]
  return(result);
 80042f0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d003      	beq.n	80042fe <osKernelStart+0x1a>
    stat = osErrorISR;
 80042f6:	f06f 0305 	mvn.w	r3, #5
 80042fa:	607b      	str	r3, [r7, #4]
 80042fc:	e010      	b.n	8004320 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80042fe:	4b0b      	ldr	r3, [pc, #44]	@ (800432c <osKernelStart+0x48>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	2b01      	cmp	r3, #1
 8004304:	d109      	bne.n	800431a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004306:	f7ff ffbf 	bl	8004288 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800430a:	4b08      	ldr	r3, [pc, #32]	@ (800432c <osKernelStart+0x48>)
 800430c:	2202      	movs	r2, #2
 800430e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004310:	f000 fef8 	bl	8005104 <vTaskStartScheduler>
      stat = osOK;
 8004314:	2300      	movs	r3, #0
 8004316:	607b      	str	r3, [r7, #4]
 8004318:	e002      	b.n	8004320 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800431a:	f04f 33ff 	mov.w	r3, #4294967295
 800431e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004320:	687b      	ldr	r3, [r7, #4]
}
 8004322:	4618      	mov	r0, r3
 8004324:	3708      	adds	r7, #8
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}
 800432a:	bf00      	nop
 800432c:	2000039c 	.word	0x2000039c

08004330 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004330:	b580      	push	{r7, lr}
 8004332:	b08e      	sub	sp, #56	@ 0x38
 8004334:	af04      	add	r7, sp, #16
 8004336:	60f8      	str	r0, [r7, #12]
 8004338:	60b9      	str	r1, [r7, #8]
 800433a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800433c:	2300      	movs	r3, #0
 800433e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004340:	f3ef 8305 	mrs	r3, IPSR
 8004344:	617b      	str	r3, [r7, #20]
  return(result);
 8004346:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004348:	2b00      	cmp	r3, #0
 800434a:	d17e      	bne.n	800444a <osThreadNew+0x11a>
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d07b      	beq.n	800444a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004352:	2380      	movs	r3, #128	@ 0x80
 8004354:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004356:	2318      	movs	r3, #24
 8004358:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800435a:	2300      	movs	r3, #0
 800435c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800435e:	f04f 33ff 	mov.w	r3, #4294967295
 8004362:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d045      	beq.n	80043f6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d002      	beq.n	8004378 <osThreadNew+0x48>
        name = attr->name;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	699b      	ldr	r3, [r3, #24]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d002      	beq.n	8004386 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	699b      	ldr	r3, [r3, #24]
 8004384:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004386:	69fb      	ldr	r3, [r7, #28]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d008      	beq.n	800439e <osThreadNew+0x6e>
 800438c:	69fb      	ldr	r3, [r7, #28]
 800438e:	2b38      	cmp	r3, #56	@ 0x38
 8004390:	d805      	bhi.n	800439e <osThreadNew+0x6e>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	f003 0301 	and.w	r3, r3, #1
 800439a:	2b00      	cmp	r3, #0
 800439c:	d001      	beq.n	80043a2 <osThreadNew+0x72>
        return (NULL);
 800439e:	2300      	movs	r3, #0
 80043a0:	e054      	b.n	800444c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	695b      	ldr	r3, [r3, #20]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d003      	beq.n	80043b2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	695b      	ldr	r3, [r3, #20]
 80043ae:	089b      	lsrs	r3, r3, #2
 80043b0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d00e      	beq.n	80043d8 <osThreadNew+0xa8>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	68db      	ldr	r3, [r3, #12]
 80043be:	2ba7      	cmp	r3, #167	@ 0xa7
 80043c0:	d90a      	bls.n	80043d8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d006      	beq.n	80043d8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	695b      	ldr	r3, [r3, #20]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d002      	beq.n	80043d8 <osThreadNew+0xa8>
        mem = 1;
 80043d2:	2301      	movs	r3, #1
 80043d4:	61bb      	str	r3, [r7, #24]
 80043d6:	e010      	b.n	80043fa <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d10c      	bne.n	80043fa <osThreadNew+0xca>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d108      	bne.n	80043fa <osThreadNew+0xca>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	691b      	ldr	r3, [r3, #16]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d104      	bne.n	80043fa <osThreadNew+0xca>
          mem = 0;
 80043f0:	2300      	movs	r3, #0
 80043f2:	61bb      	str	r3, [r7, #24]
 80043f4:	e001      	b.n	80043fa <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80043f6:	2300      	movs	r3, #0
 80043f8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80043fa:	69bb      	ldr	r3, [r7, #24]
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d110      	bne.n	8004422 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004404:	687a      	ldr	r2, [r7, #4]
 8004406:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004408:	9202      	str	r2, [sp, #8]
 800440a:	9301      	str	r3, [sp, #4]
 800440c:	69fb      	ldr	r3, [r7, #28]
 800440e:	9300      	str	r3, [sp, #0]
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	6a3a      	ldr	r2, [r7, #32]
 8004414:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004416:	68f8      	ldr	r0, [r7, #12]
 8004418:	f000 fcd4 	bl	8004dc4 <xTaskCreateStatic>
 800441c:	4603      	mov	r3, r0
 800441e:	613b      	str	r3, [r7, #16]
 8004420:	e013      	b.n	800444a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004422:	69bb      	ldr	r3, [r7, #24]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d110      	bne.n	800444a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004428:	6a3b      	ldr	r3, [r7, #32]
 800442a:	b29a      	uxth	r2, r3
 800442c:	f107 0310 	add.w	r3, r7, #16
 8004430:	9301      	str	r3, [sp, #4]
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	9300      	str	r3, [sp, #0]
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800443a:	68f8      	ldr	r0, [r7, #12]
 800443c:	f000 fcf2 	bl	8004e24 <xTaskCreate>
 8004440:	4603      	mov	r3, r0
 8004442:	2b01      	cmp	r3, #1
 8004444:	d001      	beq.n	800444a <osThreadNew+0x11a>
            hTask = NULL;
 8004446:	2300      	movs	r3, #0
 8004448:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800444a:	693b      	ldr	r3, [r7, #16]
}
 800444c:	4618      	mov	r0, r3
 800444e:	3728      	adds	r7, #40	@ 0x28
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}

08004454 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004454:	b580      	push	{r7, lr}
 8004456:	b084      	sub	sp, #16
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800445c:	f3ef 8305 	mrs	r3, IPSR
 8004460:	60bb      	str	r3, [r7, #8]
  return(result);
 8004462:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004464:	2b00      	cmp	r3, #0
 8004466:	d003      	beq.n	8004470 <osDelay+0x1c>
    stat = osErrorISR;
 8004468:	f06f 0305 	mvn.w	r3, #5
 800446c:	60fb      	str	r3, [r7, #12]
 800446e:	e007      	b.n	8004480 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004470:	2300      	movs	r3, #0
 8004472:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d002      	beq.n	8004480 <osDelay+0x2c>
      vTaskDelay(ticks);
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f000 fe1e 	bl	80050bc <vTaskDelay>
    }
  }

  return (stat);
 8004480:	68fb      	ldr	r3, [r7, #12]
}
 8004482:	4618      	mov	r0, r3
 8004484:	3710      	adds	r7, #16
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}
	...

0800448c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800448c:	b480      	push	{r7}
 800448e:	b085      	sub	sp, #20
 8004490:	af00      	add	r7, sp, #0
 8004492:	60f8      	str	r0, [r7, #12]
 8004494:	60b9      	str	r1, [r7, #8]
 8004496:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	4a07      	ldr	r2, [pc, #28]	@ (80044b8 <vApplicationGetIdleTaskMemory+0x2c>)
 800449c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	4a06      	ldr	r2, [pc, #24]	@ (80044bc <vApplicationGetIdleTaskMemory+0x30>)
 80044a2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2280      	movs	r2, #128	@ 0x80
 80044a8:	601a      	str	r2, [r3, #0]
}
 80044aa:	bf00      	nop
 80044ac:	3714      	adds	r7, #20
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr
 80044b6:	bf00      	nop
 80044b8:	200003a0 	.word	0x200003a0
 80044bc:	20000448 	.word	0x20000448

080044c0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80044c0:	b480      	push	{r7}
 80044c2:	b085      	sub	sp, #20
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	60f8      	str	r0, [r7, #12]
 80044c8:	60b9      	str	r1, [r7, #8]
 80044ca:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	4a07      	ldr	r2, [pc, #28]	@ (80044ec <vApplicationGetTimerTaskMemory+0x2c>)
 80044d0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	4a06      	ldr	r2, [pc, #24]	@ (80044f0 <vApplicationGetTimerTaskMemory+0x30>)
 80044d6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80044de:	601a      	str	r2, [r3, #0]
}
 80044e0:	bf00      	nop
 80044e2:	3714      	adds	r7, #20
 80044e4:	46bd      	mov	sp, r7
 80044e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ea:	4770      	bx	lr
 80044ec:	20000648 	.word	0x20000648
 80044f0:	200006f0 	.word	0x200006f0

080044f4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80044f4:	b480      	push	{r7}
 80044f6:	b083      	sub	sp, #12
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	f103 0208 	add.w	r2, r3, #8
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	f04f 32ff 	mov.w	r2, #4294967295
 800450c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	f103 0208 	add.w	r2, r3, #8
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	f103 0208 	add.w	r2, r3, #8
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2200      	movs	r2, #0
 8004526:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004528:	bf00      	nop
 800452a:	370c      	adds	r7, #12
 800452c:	46bd      	mov	sp, r7
 800452e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004532:	4770      	bx	lr

08004534 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004534:	b480      	push	{r7}
 8004536:	b083      	sub	sp, #12
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2200      	movs	r2, #0
 8004540:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004542:	bf00      	nop
 8004544:	370c      	adds	r7, #12
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr

0800454e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800454e:	b480      	push	{r7}
 8004550:	b085      	sub	sp, #20
 8004552:	af00      	add	r7, sp, #0
 8004554:	6078      	str	r0, [r7, #4]
 8004556:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	68fa      	ldr	r2, [r7, #12]
 8004562:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	689a      	ldr	r2, [r3, #8]
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	683a      	ldr	r2, [r7, #0]
 8004572:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	683a      	ldr	r2, [r7, #0]
 8004578:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	687a      	ldr	r2, [r7, #4]
 800457e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	1c5a      	adds	r2, r3, #1
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	601a      	str	r2, [r3, #0]
}
 800458a:	bf00      	nop
 800458c:	3714      	adds	r7, #20
 800458e:	46bd      	mov	sp, r7
 8004590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004594:	4770      	bx	lr

08004596 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004596:	b480      	push	{r7}
 8004598:	b085      	sub	sp, #20
 800459a:	af00      	add	r7, sp, #0
 800459c:	6078      	str	r0, [r7, #4]
 800459e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045ac:	d103      	bne.n	80045b6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	691b      	ldr	r3, [r3, #16]
 80045b2:	60fb      	str	r3, [r7, #12]
 80045b4:	e00c      	b.n	80045d0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	3308      	adds	r3, #8
 80045ba:	60fb      	str	r3, [r7, #12]
 80045bc:	e002      	b.n	80045c4 <vListInsert+0x2e>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	60fb      	str	r3, [r7, #12]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	68ba      	ldr	r2, [r7, #8]
 80045cc:	429a      	cmp	r2, r3
 80045ce:	d2f6      	bcs.n	80045be <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	685a      	ldr	r2, [r3, #4]
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	683a      	ldr	r2, [r7, #0]
 80045de:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	68fa      	ldr	r2, [r7, #12]
 80045e4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	683a      	ldr	r2, [r7, #0]
 80045ea:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	1c5a      	adds	r2, r3, #1
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	601a      	str	r2, [r3, #0]
}
 80045fc:	bf00      	nop
 80045fe:	3714      	adds	r7, #20
 8004600:	46bd      	mov	sp, r7
 8004602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004606:	4770      	bx	lr

08004608 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004608:	b480      	push	{r7}
 800460a:	b085      	sub	sp, #20
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	691b      	ldr	r3, [r3, #16]
 8004614:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	687a      	ldr	r2, [r7, #4]
 800461c:	6892      	ldr	r2, [r2, #8]
 800461e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	687a      	ldr	r2, [r7, #4]
 8004626:	6852      	ldr	r2, [r2, #4]
 8004628:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	687a      	ldr	r2, [r7, #4]
 8004630:	429a      	cmp	r2, r3
 8004632:	d103      	bne.n	800463c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	689a      	ldr	r2, [r3, #8]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2200      	movs	r2, #0
 8004640:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	1e5a      	subs	r2, r3, #1
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
}
 8004650:	4618      	mov	r0, r3
 8004652:	3714      	adds	r7, #20
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr

0800465c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b084      	sub	sp, #16
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
 8004664:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
 800466a:	f001 fd63 	bl	8006134 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004676:	68f9      	ldr	r1, [r7, #12]
 8004678:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800467a:	fb01 f303 	mul.w	r3, r1, r3
 800467e:	441a      	add	r2, r3
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2200      	movs	r2, #0
 8004688:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800469a:	3b01      	subs	r3, #1
 800469c:	68f9      	ldr	r1, [r7, #12]
 800469e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80046a0:	fb01 f303 	mul.w	r3, r1, r3
 80046a4:	441a      	add	r2, r3
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	22ff      	movs	r2, #255	@ 0xff
 80046ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	22ff      	movs	r2, #255	@ 0xff
 80046b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d114      	bne.n	80046ea <xQueueGenericReset+0x8e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	691b      	ldr	r3, [r3, #16]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d01a      	beq.n	80046fe <xQueueGenericReset+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	3310      	adds	r3, #16
 80046cc:	4618      	mov	r0, r3
 80046ce:	f000 ff57 	bl	8005580 <xTaskRemoveFromEventList>
 80046d2:	4603      	mov	r3, r0
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d012      	beq.n	80046fe <xQueueGenericReset+0xa2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80046d8:	4b0c      	ldr	r3, [pc, #48]	@ (800470c <xQueueGenericReset+0xb0>)
 80046da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046de:	601a      	str	r2, [r3, #0]
 80046e0:	f3bf 8f4f 	dsb	sy
 80046e4:	f3bf 8f6f 	isb	sy
 80046e8:	e009      	b.n	80046fe <xQueueGenericReset+0xa2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	3310      	adds	r3, #16
 80046ee:	4618      	mov	r0, r3
 80046f0:	f7ff ff00 	bl	80044f4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	3324      	adds	r3, #36	@ 0x24
 80046f8:	4618      	mov	r0, r3
 80046fa:	f7ff fefb 	bl	80044f4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80046fe:	f001 fd33 	bl	8006168 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004702:	2301      	movs	r3, #1
}
 8004704:	4618      	mov	r0, r3
 8004706:	3710      	adds	r7, #16
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}
 800470c:	e000ed04 	.word	0xe000ed04

08004710 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004710:	b580      	push	{r7, lr}
 8004712:	b088      	sub	sp, #32
 8004714:	af02      	add	r7, sp, #8
 8004716:	60f8      	str	r0, [r7, #12]
 8004718:	60b9      	str	r1, [r7, #8]
 800471a:	607a      	str	r2, [r7, #4]
 800471c:	603b      	str	r3, [r7, #0]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d00d      	beq.n	8004744 <xQueueGenericCreateStatic+0x34>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004730:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	9300      	str	r3, [sp, #0]
 8004738:	4613      	mov	r3, r2
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	68b9      	ldr	r1, [r7, #8]
 800473e:	68f8      	ldr	r0, [r7, #12]
 8004740:	f000 f805 	bl	800474e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004744:	697b      	ldr	r3, [r7, #20]
	}
 8004746:	4618      	mov	r0, r3
 8004748:	3718      	adds	r7, #24
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}

0800474e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800474e:	b580      	push	{r7, lr}
 8004750:	b084      	sub	sp, #16
 8004752:	af00      	add	r7, sp, #0
 8004754:	60f8      	str	r0, [r7, #12]
 8004756:	60b9      	str	r1, [r7, #8]
 8004758:	607a      	str	r2, [r7, #4]
 800475a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d103      	bne.n	800476a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004762:	69bb      	ldr	r3, [r7, #24]
 8004764:	69ba      	ldr	r2, [r7, #24]
 8004766:	601a      	str	r2, [r3, #0]
 8004768:	e002      	b.n	8004770 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800476a:	69bb      	ldr	r3, [r7, #24]
 800476c:	687a      	ldr	r2, [r7, #4]
 800476e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004770:	69bb      	ldr	r3, [r7, #24]
 8004772:	68fa      	ldr	r2, [r7, #12]
 8004774:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004776:	69bb      	ldr	r3, [r7, #24]
 8004778:	68ba      	ldr	r2, [r7, #8]
 800477a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800477c:	2101      	movs	r1, #1
 800477e:	69b8      	ldr	r0, [r7, #24]
 8004780:	f7ff ff6c 	bl	800465c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004784:	69bb      	ldr	r3, [r7, #24]
 8004786:	78fa      	ldrb	r2, [r7, #3]
 8004788:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800478c:	bf00      	nop
 800478e:	3710      	adds	r7, #16
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}

08004794 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b08a      	sub	sp, #40	@ 0x28
 8004798:	af00      	add	r7, sp, #0
 800479a:	60f8      	str	r0, [r7, #12]
 800479c:	60b9      	str	r1, [r7, #8]
 800479e:	607a      	str	r2, [r7, #4]
 80047a0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80047a2:	2300      	movs	r3, #0
 80047a4:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	623b      	str	r3, [r7, #32]
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80047aa:	f001 fcc3 	bl	8006134 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80047ae:	6a3b      	ldr	r3, [r7, #32]
 80047b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047b2:	6a3b      	ldr	r3, [r7, #32]
 80047b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047b6:	429a      	cmp	r2, r3
 80047b8:	d302      	bcc.n	80047c0 <xQueueGenericSend+0x2c>
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	2b02      	cmp	r3, #2
 80047be:	d129      	bne.n	8004814 <xQueueGenericSend+0x80>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80047c0:	683a      	ldr	r2, [r7, #0]
 80047c2:	68b9      	ldr	r1, [r7, #8]
 80047c4:	6a38      	ldr	r0, [r7, #32]
 80047c6:	f000 f98f 	bl	8004ae8 <prvCopyDataToQueue>
 80047ca:	61f8      	str	r0, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80047cc:	6a3b      	ldr	r3, [r7, #32]
 80047ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d010      	beq.n	80047f6 <xQueueGenericSend+0x62>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80047d4:	6a3b      	ldr	r3, [r7, #32]
 80047d6:	3324      	adds	r3, #36	@ 0x24
 80047d8:	4618      	mov	r0, r3
 80047da:	f000 fed1 	bl	8005580 <xTaskRemoveFromEventList>
 80047de:	4603      	mov	r3, r0
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d013      	beq.n	800480c <xQueueGenericSend+0x78>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80047e4:	4b3f      	ldr	r3, [pc, #252]	@ (80048e4 <xQueueGenericSend+0x150>)
 80047e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80047ea:	601a      	str	r2, [r3, #0]
 80047ec:	f3bf 8f4f 	dsb	sy
 80047f0:	f3bf 8f6f 	isb	sy
 80047f4:	e00a      	b.n	800480c <xQueueGenericSend+0x78>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80047f6:	69fb      	ldr	r3, [r7, #28]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d007      	beq.n	800480c <xQueueGenericSend+0x78>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80047fc:	4b39      	ldr	r3, [pc, #228]	@ (80048e4 <xQueueGenericSend+0x150>)
 80047fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004802:	601a      	str	r2, [r3, #0]
 8004804:	f3bf 8f4f 	dsb	sy
 8004808:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800480c:	f001 fcac 	bl	8006168 <vPortExitCritical>
				return pdPASS;
 8004810:	2301      	movs	r3, #1
 8004812:	e063      	b.n	80048dc <xQueueGenericSend+0x148>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d103      	bne.n	8004822 <xQueueGenericSend+0x8e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800481a:	f001 fca5 	bl	8006168 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800481e:	2300      	movs	r3, #0
 8004820:	e05c      	b.n	80048dc <xQueueGenericSend+0x148>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004824:	2b00      	cmp	r3, #0
 8004826:	d106      	bne.n	8004836 <xQueueGenericSend+0xa2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004828:	f107 0314 	add.w	r3, r7, #20
 800482c:	4618      	mov	r0, r3
 800482e:	f000 fefd 	bl	800562c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004832:	2301      	movs	r3, #1
 8004834:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004836:	f001 fc97 	bl	8006168 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800483a:	f000 fcc3 	bl	80051c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800483e:	f001 fc79 	bl	8006134 <vPortEnterCritical>
 8004842:	6a3b      	ldr	r3, [r7, #32]
 8004844:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004848:	b25b      	sxtb	r3, r3
 800484a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800484e:	d103      	bne.n	8004858 <xQueueGenericSend+0xc4>
 8004850:	6a3b      	ldr	r3, [r7, #32]
 8004852:	2200      	movs	r2, #0
 8004854:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004858:	6a3b      	ldr	r3, [r7, #32]
 800485a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800485e:	b25b      	sxtb	r3, r3
 8004860:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004864:	d103      	bne.n	800486e <xQueueGenericSend+0xda>
 8004866:	6a3b      	ldr	r3, [r7, #32]
 8004868:	2200      	movs	r2, #0
 800486a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800486e:	f001 fc7b 	bl	8006168 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004872:	1d3a      	adds	r2, r7, #4
 8004874:	f107 0314 	add.w	r3, r7, #20
 8004878:	4611      	mov	r1, r2
 800487a:	4618      	mov	r0, r3
 800487c:	f000 feec 	bl	8005658 <xTaskCheckForTimeOut>
 8004880:	4603      	mov	r3, r0
 8004882:	2b00      	cmp	r3, #0
 8004884:	d124      	bne.n	80048d0 <xQueueGenericSend+0x13c>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004886:	6a38      	ldr	r0, [r7, #32]
 8004888:	f000 fa26 	bl	8004cd8 <prvIsQueueFull>
 800488c:	4603      	mov	r3, r0
 800488e:	2b00      	cmp	r3, #0
 8004890:	d018      	beq.n	80048c4 <xQueueGenericSend+0x130>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004892:	6a3b      	ldr	r3, [r7, #32]
 8004894:	3310      	adds	r3, #16
 8004896:	687a      	ldr	r2, [r7, #4]
 8004898:	4611      	mov	r1, r2
 800489a:	4618      	mov	r0, r3
 800489c:	f000 fe3c 	bl	8005518 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80048a0:	6a38      	ldr	r0, [r7, #32]
 80048a2:	f000 f9b1 	bl	8004c08 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80048a6:	f000 fc9b 	bl	80051e0 <xTaskResumeAll>
 80048aa:	4603      	mov	r3, r0
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	f47f af7c 	bne.w	80047aa <xQueueGenericSend+0x16>
				{
					portYIELD_WITHIN_API();
 80048b2:	4b0c      	ldr	r3, [pc, #48]	@ (80048e4 <xQueueGenericSend+0x150>)
 80048b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80048b8:	601a      	str	r2, [r3, #0]
 80048ba:	f3bf 8f4f 	dsb	sy
 80048be:	f3bf 8f6f 	isb	sy
 80048c2:	e772      	b.n	80047aa <xQueueGenericSend+0x16>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80048c4:	6a38      	ldr	r0, [r7, #32]
 80048c6:	f000 f99f 	bl	8004c08 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80048ca:	f000 fc89 	bl	80051e0 <xTaskResumeAll>
 80048ce:	e76c      	b.n	80047aa <xQueueGenericSend+0x16>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80048d0:	6a38      	ldr	r0, [r7, #32]
 80048d2:	f000 f999 	bl	8004c08 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80048d6:	f000 fc83 	bl	80051e0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80048da:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80048dc:	4618      	mov	r0, r3
 80048de:	3728      	adds	r7, #40	@ 0x28
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bd80      	pop	{r7, pc}
 80048e4:	e000ed04 	.word	0xe000ed04

080048e8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b08c      	sub	sp, #48	@ 0x30
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	60f8      	str	r0, [r7, #12]
 80048f0:	60b9      	str	r1, [r7, #8]
 80048f2:	607a      	str	r2, [r7, #4]
 80048f4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	62bb      	str	r3, [r7, #40]	@ 0x28

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80048fa:	f3ef 8211 	mrs	r2, BASEPRI
 80048fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004902:	f383 8811 	msr	BASEPRI, r3
 8004906:	f3bf 8f6f 	isb	sy
 800490a:	f3bf 8f4f 	dsb	sy
 800490e:	61ba      	str	r2, [r7, #24]
 8004910:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004912:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004914:	627b      	str	r3, [r7, #36]	@ 0x24
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004918:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800491a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800491c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800491e:	429a      	cmp	r2, r3
 8004920:	d302      	bcc.n	8004928 <xQueueGenericSendFromISR+0x40>
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	2b02      	cmp	r3, #2
 8004926:	d12f      	bne.n	8004988 <xQueueGenericSendFromISR+0xa0>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800492a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800492e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004934:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004936:	61fb      	str	r3, [r7, #28]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004938:	683a      	ldr	r2, [r7, #0]
 800493a:	68b9      	ldr	r1, [r7, #8]
 800493c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800493e:	f000 f8d3 	bl	8004ae8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004942:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8004946:	f1b3 3fff 	cmp.w	r3, #4294967295
 800494a:	d112      	bne.n	8004972 <xQueueGenericSendFromISR+0x8a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800494c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800494e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004950:	2b00      	cmp	r3, #0
 8004952:	d016      	beq.n	8004982 <xQueueGenericSendFromISR+0x9a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004956:	3324      	adds	r3, #36	@ 0x24
 8004958:	4618      	mov	r0, r3
 800495a:	f000 fe11 	bl	8005580 <xTaskRemoveFromEventList>
 800495e:	4603      	mov	r3, r0
 8004960:	2b00      	cmp	r3, #0
 8004962:	d00e      	beq.n	8004982 <xQueueGenericSendFromISR+0x9a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d00b      	beq.n	8004982 <xQueueGenericSendFromISR+0x9a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2201      	movs	r2, #1
 800496e:	601a      	str	r2, [r3, #0]
 8004970:	e007      	b.n	8004982 <xQueueGenericSendFromISR+0x9a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004972:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004976:	3301      	adds	r3, #1
 8004978:	b2db      	uxtb	r3, r3
 800497a:	b25a      	sxtb	r2, r3
 800497c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800497e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004982:	2301      	movs	r3, #1
 8004984:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
 8004986:	e001      	b.n	800498c <xQueueGenericSendFromISR+0xa4>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004988:	2300      	movs	r3, #0
 800498a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800498c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800498e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004996:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800499a:	4618      	mov	r0, r3
 800499c:	3730      	adds	r7, #48	@ 0x30
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
	...

080049a4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b08a      	sub	sp, #40	@ 0x28
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	60f8      	str	r0, [r7, #12]
 80049ac:	60b9      	str	r1, [r7, #8]
 80049ae:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80049b0:	2300      	movs	r3, #0
 80049b2:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	623b      	str	r3, [r7, #32]
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80049b8:	f001 fbbc 	bl	8006134 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80049bc:	6a3b      	ldr	r3, [r7, #32]
 80049be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049c0:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80049c2:	69fb      	ldr	r3, [r7, #28]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d01f      	beq.n	8004a08 <xQueueReceive+0x64>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80049c8:	68b9      	ldr	r1, [r7, #8]
 80049ca:	6a38      	ldr	r0, [r7, #32]
 80049cc:	f000 f8f6 	bl	8004bbc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80049d0:	69fb      	ldr	r3, [r7, #28]
 80049d2:	1e5a      	subs	r2, r3, #1
 80049d4:	6a3b      	ldr	r3, [r7, #32]
 80049d6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80049d8:	6a3b      	ldr	r3, [r7, #32]
 80049da:	691b      	ldr	r3, [r3, #16]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d00f      	beq.n	8004a00 <xQueueReceive+0x5c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80049e0:	6a3b      	ldr	r3, [r7, #32]
 80049e2:	3310      	adds	r3, #16
 80049e4:	4618      	mov	r0, r3
 80049e6:	f000 fdcb 	bl	8005580 <xTaskRemoveFromEventList>
 80049ea:	4603      	mov	r3, r0
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d007      	beq.n	8004a00 <xQueueReceive+0x5c>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80049f0:	4b3c      	ldr	r3, [pc, #240]	@ (8004ae4 <xQueueReceive+0x140>)
 80049f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049f6:	601a      	str	r2, [r3, #0]
 80049f8:	f3bf 8f4f 	dsb	sy
 80049fc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004a00:	f001 fbb2 	bl	8006168 <vPortExitCritical>
				return pdPASS;
 8004a04:	2301      	movs	r3, #1
 8004a06:	e069      	b.n	8004adc <xQueueReceive+0x138>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d103      	bne.n	8004a16 <xQueueReceive+0x72>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004a0e:	f001 fbab 	bl	8006168 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004a12:	2300      	movs	r3, #0
 8004a14:	e062      	b.n	8004adc <xQueueReceive+0x138>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d106      	bne.n	8004a2a <xQueueReceive+0x86>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004a1c:	f107 0314 	add.w	r3, r7, #20
 8004a20:	4618      	mov	r0, r3
 8004a22:	f000 fe03 	bl	800562c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004a26:	2301      	movs	r3, #1
 8004a28:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004a2a:	f001 fb9d 	bl	8006168 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004a2e:	f000 fbc9 	bl	80051c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004a32:	f001 fb7f 	bl	8006134 <vPortEnterCritical>
 8004a36:	6a3b      	ldr	r3, [r7, #32]
 8004a38:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004a3c:	b25b      	sxtb	r3, r3
 8004a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a42:	d103      	bne.n	8004a4c <xQueueReceive+0xa8>
 8004a44:	6a3b      	ldr	r3, [r7, #32]
 8004a46:	2200      	movs	r2, #0
 8004a48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a4c:	6a3b      	ldr	r3, [r7, #32]
 8004a4e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004a52:	b25b      	sxtb	r3, r3
 8004a54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a58:	d103      	bne.n	8004a62 <xQueueReceive+0xbe>
 8004a5a:	6a3b      	ldr	r3, [r7, #32]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a62:	f001 fb81 	bl	8006168 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004a66:	1d3a      	adds	r2, r7, #4
 8004a68:	f107 0314 	add.w	r3, r7, #20
 8004a6c:	4611      	mov	r1, r2
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f000 fdf2 	bl	8005658 <xTaskCheckForTimeOut>
 8004a74:	4603      	mov	r3, r0
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d123      	bne.n	8004ac2 <xQueueReceive+0x11e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004a7a:	6a38      	ldr	r0, [r7, #32]
 8004a7c:	f000 f916 	bl	8004cac <prvIsQueueEmpty>
 8004a80:	4603      	mov	r3, r0
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d017      	beq.n	8004ab6 <xQueueReceive+0x112>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004a86:	6a3b      	ldr	r3, [r7, #32]
 8004a88:	3324      	adds	r3, #36	@ 0x24
 8004a8a:	687a      	ldr	r2, [r7, #4]
 8004a8c:	4611      	mov	r1, r2
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f000 fd42 	bl	8005518 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004a94:	6a38      	ldr	r0, [r7, #32]
 8004a96:	f000 f8b7 	bl	8004c08 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004a9a:	f000 fba1 	bl	80051e0 <xTaskResumeAll>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d189      	bne.n	80049b8 <xQueueReceive+0x14>
				{
					portYIELD_WITHIN_API();
 8004aa4:	4b0f      	ldr	r3, [pc, #60]	@ (8004ae4 <xQueueReceive+0x140>)
 8004aa6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004aaa:	601a      	str	r2, [r3, #0]
 8004aac:	f3bf 8f4f 	dsb	sy
 8004ab0:	f3bf 8f6f 	isb	sy
 8004ab4:	e780      	b.n	80049b8 <xQueueReceive+0x14>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004ab6:	6a38      	ldr	r0, [r7, #32]
 8004ab8:	f000 f8a6 	bl	8004c08 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004abc:	f000 fb90 	bl	80051e0 <xTaskResumeAll>
 8004ac0:	e77a      	b.n	80049b8 <xQueueReceive+0x14>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004ac2:	6a38      	ldr	r0, [r7, #32]
 8004ac4:	f000 f8a0 	bl	8004c08 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004ac8:	f000 fb8a 	bl	80051e0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004acc:	6a38      	ldr	r0, [r7, #32]
 8004ace:	f000 f8ed 	bl	8004cac <prvIsQueueEmpty>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	f43f af6f 	beq.w	80049b8 <xQueueReceive+0x14>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004ada:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3728      	adds	r7, #40	@ 0x28
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}
 8004ae4:	e000ed04 	.word	0xe000ed04

08004ae8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b086      	sub	sp, #24
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	60f8      	str	r0, [r7, #12]
 8004af0:	60b9      	str	r1, [r7, #8]
 8004af2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004af4:	2300      	movs	r3, #0
 8004af6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004afc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d10d      	bne.n	8004b22 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d14d      	bne.n	8004baa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	4618      	mov	r0, r3
 8004b14:	f000 feda 	bl	80058cc <xTaskPriorityDisinherit>
 8004b18:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	609a      	str	r2, [r3, #8]
 8004b20:	e043      	b.n	8004baa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d119      	bne.n	8004b5c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6858      	ldr	r0, [r3, #4]
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b30:	461a      	mov	r2, r3
 8004b32:	68b9      	ldr	r1, [r7, #8]
 8004b34:	f001 fdd2 	bl	80066dc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	685a      	ldr	r2, [r3, #4]
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b40:	441a      	add	r2, r3
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	685a      	ldr	r2, [r3, #4]
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	d32b      	bcc.n	8004baa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	605a      	str	r2, [r3, #4]
 8004b5a:	e026      	b.n	8004baa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	68d8      	ldr	r0, [r3, #12]
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b64:	461a      	mov	r2, r3
 8004b66:	68b9      	ldr	r1, [r7, #8]
 8004b68:	f001 fdb8 	bl	80066dc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	68da      	ldr	r2, [r3, #12]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b74:	425b      	negs	r3, r3
 8004b76:	441a      	add	r2, r3
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	68da      	ldr	r2, [r3, #12]
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d207      	bcs.n	8004b98 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	689a      	ldr	r2, [r3, #8]
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b90:	425b      	negs	r3, r3
 8004b92:	441a      	add	r2, r3
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2b02      	cmp	r3, #2
 8004b9c:	d105      	bne.n	8004baa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d002      	beq.n	8004baa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	3b01      	subs	r3, #1
 8004ba8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	1c5a      	adds	r2, r3, #1
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004bb2:	697b      	ldr	r3, [r7, #20]
}
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	3718      	adds	r7, #24
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}

08004bbc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b082      	sub	sp, #8
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
 8004bc4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d018      	beq.n	8004c00 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	68da      	ldr	r2, [r3, #12]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bd6:	441a      	add	r2, r3
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	68da      	ldr	r2, [r3, #12]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	429a      	cmp	r2, r3
 8004be6:	d303      	bcc.n	8004bf0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	68d9      	ldr	r1, [r3, #12]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	6838      	ldr	r0, [r7, #0]
 8004bfc:	f001 fd6e 	bl	80066dc <memcpy>
	}
}
 8004c00:	bf00      	nop
 8004c02:	3708      	adds	r7, #8
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bd80      	pop	{r7, pc}

08004c08 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b084      	sub	sp, #16
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004c10:	f001 fa90 	bl	8006134 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004c1a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004c1c:	e011      	b.n	8004c42 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d012      	beq.n	8004c4c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	3324      	adds	r3, #36	@ 0x24
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	f000 fca8 	bl	8005580 <xTaskRemoveFromEventList>
 8004c30:	4603      	mov	r3, r0
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d001      	beq.n	8004c3a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004c36:	f000 fd55 	bl	80056e4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004c3a:	7bfb      	ldrb	r3, [r7, #15]
 8004c3c:	3b01      	subs	r3, #1
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004c42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	dce9      	bgt.n	8004c1e <prvUnlockQueue+0x16>
 8004c4a:	e000      	b.n	8004c4e <prvUnlockQueue+0x46>
					break;
 8004c4c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	22ff      	movs	r2, #255	@ 0xff
 8004c52:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004c56:	f001 fa87 	bl	8006168 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004c5a:	f001 fa6b 	bl	8006134 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004c64:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004c66:	e011      	b.n	8004c8c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	691b      	ldr	r3, [r3, #16]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d012      	beq.n	8004c96 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	3310      	adds	r3, #16
 8004c74:	4618      	mov	r0, r3
 8004c76:	f000 fc83 	bl	8005580 <xTaskRemoveFromEventList>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d001      	beq.n	8004c84 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004c80:	f000 fd30 	bl	80056e4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004c84:	7bbb      	ldrb	r3, [r7, #14]
 8004c86:	3b01      	subs	r3, #1
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004c8c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	dce9      	bgt.n	8004c68 <prvUnlockQueue+0x60>
 8004c94:	e000      	b.n	8004c98 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004c96:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	22ff      	movs	r2, #255	@ 0xff
 8004c9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004ca0:	f001 fa62 	bl	8006168 <vPortExitCritical>
}
 8004ca4:	bf00      	nop
 8004ca6:	3710      	adds	r7, #16
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bd80      	pop	{r7, pc}

08004cac <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b084      	sub	sp, #16
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004cb4:	f001 fa3e 	bl	8006134 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d102      	bne.n	8004cc6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	60fb      	str	r3, [r7, #12]
 8004cc4:	e001      	b.n	8004cca <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004cca:	f001 fa4d 	bl	8006168 <vPortExitCritical>

	return xReturn;
 8004cce:	68fb      	ldr	r3, [r7, #12]
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3710      	adds	r7, #16
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}

08004cd8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004ce0:	f001 fa28 	bl	8006134 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cec:	429a      	cmp	r2, r3
 8004cee:	d102      	bne.n	8004cf6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	60fb      	str	r3, [r7, #12]
 8004cf4:	e001      	b.n	8004cfa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004cfa:	f001 fa35 	bl	8006168 <vPortExitCritical>

	return xReturn;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3710      	adds	r7, #16
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004d08:	b480      	push	{r7}
 8004d0a:	b085      	sub	sp, #20
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004d12:	2300      	movs	r3, #0
 8004d14:	60fb      	str	r3, [r7, #12]
 8004d16:	e014      	b.n	8004d42 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004d18:	4a0f      	ldr	r2, [pc, #60]	@ (8004d58 <vQueueAddToRegistry+0x50>)
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d10b      	bne.n	8004d3c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004d24:	490c      	ldr	r1, [pc, #48]	@ (8004d58 <vQueueAddToRegistry+0x50>)
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	683a      	ldr	r2, [r7, #0]
 8004d2a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004d2e:	4a0a      	ldr	r2, [pc, #40]	@ (8004d58 <vQueueAddToRegistry+0x50>)
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	00db      	lsls	r3, r3, #3
 8004d34:	4413      	add	r3, r2
 8004d36:	687a      	ldr	r2, [r7, #4]
 8004d38:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004d3a:	e006      	b.n	8004d4a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	3301      	adds	r3, #1
 8004d40:	60fb      	str	r3, [r7, #12]
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2b07      	cmp	r3, #7
 8004d46:	d9e7      	bls.n	8004d18 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004d48:	bf00      	nop
 8004d4a:	bf00      	nop
 8004d4c:	3714      	adds	r7, #20
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d54:	4770      	bx	lr
 8004d56:	bf00      	nop
 8004d58:	20000af0 	.word	0x20000af0

08004d5c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b086      	sub	sp, #24
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	60f8      	str	r0, [r7, #12]
 8004d64:	60b9      	str	r1, [r7, #8]
 8004d66:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004d6c:	f001 f9e2 	bl	8006134 <vPortEnterCritical>
 8004d70:	697b      	ldr	r3, [r7, #20]
 8004d72:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004d76:	b25b      	sxtb	r3, r3
 8004d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d7c:	d103      	bne.n	8004d86 <vQueueWaitForMessageRestricted+0x2a>
 8004d7e:	697b      	ldr	r3, [r7, #20]
 8004d80:	2200      	movs	r2, #0
 8004d82:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004d8c:	b25b      	sxtb	r3, r3
 8004d8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d92:	d103      	bne.n	8004d9c <vQueueWaitForMessageRestricted+0x40>
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	2200      	movs	r2, #0
 8004d98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d9c:	f001 f9e4 	bl	8006168 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d106      	bne.n	8004db6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	3324      	adds	r3, #36	@ 0x24
 8004dac:	687a      	ldr	r2, [r7, #4]
 8004dae:	68b9      	ldr	r1, [r7, #8]
 8004db0:	4618      	mov	r0, r3
 8004db2:	f000 fbc7 	bl	8005544 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004db6:	6978      	ldr	r0, [r7, #20]
 8004db8:	f7ff ff26 	bl	8004c08 <prvUnlockQueue>
	}
 8004dbc:	bf00      	nop
 8004dbe:	3718      	adds	r7, #24
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd80      	pop	{r7, pc}

08004dc4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b08a      	sub	sp, #40	@ 0x28
 8004dc8:	af04      	add	r7, sp, #16
 8004dca:	60f8      	str	r0, [r7, #12]
 8004dcc:	60b9      	str	r1, [r7, #8]
 8004dce:	607a      	str	r2, [r7, #4]
 8004dd0:	603b      	str	r3, [r7, #0]
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d01e      	beq.n	8004e16 <xTaskCreateStatic+0x52>
 8004dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d01b      	beq.n	8004e16 <xTaskCreateStatic+0x52>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004de0:	617b      	str	r3, [r7, #20]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004de6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	2202      	movs	r2, #2
 8004dec:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004df0:	2300      	movs	r3, #0
 8004df2:	9303      	str	r3, [sp, #12]
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	9302      	str	r3, [sp, #8]
 8004df8:	f107 0310 	add.w	r3, r7, #16
 8004dfc:	9301      	str	r3, [sp, #4]
 8004dfe:	6a3b      	ldr	r3, [r7, #32]
 8004e00:	9300      	str	r3, [sp, #0]
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	687a      	ldr	r2, [r7, #4]
 8004e06:	68b9      	ldr	r1, [r7, #8]
 8004e08:	68f8      	ldr	r0, [r7, #12]
 8004e0a:	f000 f851 	bl	8004eb0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004e0e:	6978      	ldr	r0, [r7, #20]
 8004e10:	f000 f8e4 	bl	8004fdc <prvAddNewTaskToReadyList>
 8004e14:	e001      	b.n	8004e1a <xTaskCreateStatic+0x56>
		}
		else
		{
			xReturn = NULL;
 8004e16:	2300      	movs	r3, #0
 8004e18:	613b      	str	r3, [r7, #16]
		}

		return xReturn;
 8004e1a:	693b      	ldr	r3, [r7, #16]
	}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3718      	adds	r7, #24
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}

08004e24 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b08c      	sub	sp, #48	@ 0x30
 8004e28:	af04      	add	r7, sp, #16
 8004e2a:	60f8      	str	r0, [r7, #12]
 8004e2c:	60b9      	str	r1, [r7, #8]
 8004e2e:	603b      	str	r3, [r7, #0]
 8004e30:	4613      	mov	r3, r2
 8004e32:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004e34:	88fb      	ldrh	r3, [r7, #6]
 8004e36:	009b      	lsls	r3, r3, #2
 8004e38:	4618      	mov	r0, r3
 8004e3a:	f001 fa35 	bl	80062a8 <pvPortMalloc>
 8004e3e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d00e      	beq.n	8004e64 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004e46:	20a8      	movs	r0, #168	@ 0xa8
 8004e48:	f001 fa2e 	bl	80062a8 <pvPortMalloc>
 8004e4c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004e4e:	69fb      	ldr	r3, [r7, #28]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d003      	beq.n	8004e5c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004e54:	69fb      	ldr	r3, [r7, #28]
 8004e56:	697a      	ldr	r2, [r7, #20]
 8004e58:	631a      	str	r2, [r3, #48]	@ 0x30
 8004e5a:	e005      	b.n	8004e68 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004e5c:	6978      	ldr	r0, [r7, #20]
 8004e5e:	f001 fabd 	bl	80063dc <vPortFree>
 8004e62:	e001      	b.n	8004e68 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004e64:	2300      	movs	r3, #0
 8004e66:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004e68:	69fb      	ldr	r3, [r7, #28]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d017      	beq.n	8004e9e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004e6e:	69fb      	ldr	r3, [r7, #28]
 8004e70:	2200      	movs	r2, #0
 8004e72:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004e76:	88fa      	ldrh	r2, [r7, #6]
 8004e78:	2300      	movs	r3, #0
 8004e7a:	9303      	str	r3, [sp, #12]
 8004e7c:	69fb      	ldr	r3, [r7, #28]
 8004e7e:	9302      	str	r3, [sp, #8]
 8004e80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e82:	9301      	str	r3, [sp, #4]
 8004e84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e86:	9300      	str	r3, [sp, #0]
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	68b9      	ldr	r1, [r7, #8]
 8004e8c:	68f8      	ldr	r0, [r7, #12]
 8004e8e:	f000 f80f 	bl	8004eb0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004e92:	69f8      	ldr	r0, [r7, #28]
 8004e94:	f000 f8a2 	bl	8004fdc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004e98:	2301      	movs	r3, #1
 8004e9a:	61bb      	str	r3, [r7, #24]
 8004e9c:	e002      	b.n	8004ea4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004e9e:	f04f 33ff 	mov.w	r3, #4294967295
 8004ea2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004ea4:	69bb      	ldr	r3, [r7, #24]
	}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3720      	adds	r7, #32
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}
	...

08004eb0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b086      	sub	sp, #24
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	60f8      	str	r0, [r7, #12]
 8004eb8:	60b9      	str	r1, [r7, #8]
 8004eba:	607a      	str	r2, [r7, #4]
 8004ebc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004ebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ec0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	009b      	lsls	r3, r3, #2
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	21a5      	movs	r1, #165	@ 0xa5
 8004eca:	f001 fb83 	bl	80065d4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004ece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ed0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004ed8:	3b01      	subs	r3, #1
 8004eda:	009b      	lsls	r3, r3, #2
 8004edc:	4413      	add	r3, r2
 8004ede:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	f023 0307 	bic.w	r3, r3, #7
 8004ee6:	613b      	str	r3, [r7, #16]
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d01f      	beq.n	8004f2e <prvInitialiseNewTask+0x7e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004eee:	2300      	movs	r3, #0
 8004ef0:	617b      	str	r3, [r7, #20]
 8004ef2:	e012      	b.n	8004f1a <prvInitialiseNewTask+0x6a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004ef4:	68ba      	ldr	r2, [r7, #8]
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	4413      	add	r3, r2
 8004efa:	7819      	ldrb	r1, [r3, #0]
 8004efc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	4413      	add	r3, r2
 8004f02:	3334      	adds	r3, #52	@ 0x34
 8004f04:	460a      	mov	r2, r1
 8004f06:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004f08:	68ba      	ldr	r2, [r7, #8]
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	4413      	add	r3, r2
 8004f0e:	781b      	ldrb	r3, [r3, #0]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d006      	beq.n	8004f22 <prvInitialiseNewTask+0x72>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	3301      	adds	r3, #1
 8004f18:	617b      	str	r3, [r7, #20]
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	2b0f      	cmp	r3, #15
 8004f1e:	d9e9      	bls.n	8004ef4 <prvInitialiseNewTask+0x44>
 8004f20:	e000      	b.n	8004f24 <prvInitialiseNewTask+0x74>
			{
				break;
 8004f22:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f26:	2200      	movs	r2, #0
 8004f28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004f2c:	e003      	b.n	8004f36 <prvInitialiseNewTask+0x86>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f30:	2200      	movs	r2, #0
 8004f32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004f36:	6a3b      	ldr	r3, [r7, #32]
 8004f38:	2b37      	cmp	r3, #55	@ 0x37
 8004f3a:	d901      	bls.n	8004f40 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004f3c:	2337      	movs	r3, #55	@ 0x37
 8004f3e:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004f40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f42:	6a3a      	ldr	r2, [r7, #32]
 8004f44:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004f46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f48:	6a3a      	ldr	r2, [r7, #32]
 8004f4a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004f4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f4e:	2200      	movs	r2, #0
 8004f50:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f54:	3304      	adds	r3, #4
 8004f56:	4618      	mov	r0, r3
 8004f58:	f7ff faec 	bl	8004534 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004f5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f5e:	3318      	adds	r3, #24
 8004f60:	4618      	mov	r0, r3
 8004f62:	f7ff fae7 	bl	8004534 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f68:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004f6a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f6c:	6a3b      	ldr	r3, [r7, #32]
 8004f6e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004f72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f74:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004f7a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004f7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f7e:	2200      	movs	r2, #0
 8004f80:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004f84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f86:	2200      	movs	r2, #0
 8004f88:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f8e:	3354      	adds	r3, #84	@ 0x54
 8004f90:	224c      	movs	r2, #76	@ 0x4c
 8004f92:	2100      	movs	r1, #0
 8004f94:	4618      	mov	r0, r3
 8004f96:	f001 fb1d 	bl	80065d4 <memset>
 8004f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f9c:	4a0c      	ldr	r2, [pc, #48]	@ (8004fd0 <prvInitialiseNewTask+0x120>)
 8004f9e:	659a      	str	r2, [r3, #88]	@ 0x58
 8004fa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fa2:	4a0c      	ldr	r2, [pc, #48]	@ (8004fd4 <prvInitialiseNewTask+0x124>)
 8004fa4:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004fa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fa8:	4a0b      	ldr	r2, [pc, #44]	@ (8004fd8 <prvInitialiseNewTask+0x128>)
 8004faa:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004fac:	683a      	ldr	r2, [r7, #0]
 8004fae:	68f9      	ldr	r1, [r7, #12]
 8004fb0:	6938      	ldr	r0, [r7, #16]
 8004fb2:	f001 f81d 	bl	8005ff0 <pxPortInitialiseStack>
 8004fb6:	4602      	mov	r2, r0
 8004fb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fba:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d002      	beq.n	8004fc8 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004fc6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004fc8:	bf00      	nop
 8004fca:	3718      	adds	r7, #24
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}
 8004fd0:	20004d7c 	.word	0x20004d7c
 8004fd4:	20004de4 	.word	0x20004de4
 8004fd8:	20004e4c 	.word	0x20004e4c

08004fdc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b082      	sub	sp, #8
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004fe4:	f001 f8a6 	bl	8006134 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004fe8:	4b2d      	ldr	r3, [pc, #180]	@ (80050a0 <prvAddNewTaskToReadyList+0xc4>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	3301      	adds	r3, #1
 8004fee:	4a2c      	ldr	r2, [pc, #176]	@ (80050a0 <prvAddNewTaskToReadyList+0xc4>)
 8004ff0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004ff2:	4b2c      	ldr	r3, [pc, #176]	@ (80050a4 <prvAddNewTaskToReadyList+0xc8>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d109      	bne.n	800500e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004ffa:	4a2a      	ldr	r2, [pc, #168]	@ (80050a4 <prvAddNewTaskToReadyList+0xc8>)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005000:	4b27      	ldr	r3, [pc, #156]	@ (80050a0 <prvAddNewTaskToReadyList+0xc4>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	2b01      	cmp	r3, #1
 8005006:	d110      	bne.n	800502a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005008:	f000 fb90 	bl	800572c <prvInitialiseTaskLists>
 800500c:	e00d      	b.n	800502a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800500e:	4b26      	ldr	r3, [pc, #152]	@ (80050a8 <prvAddNewTaskToReadyList+0xcc>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d109      	bne.n	800502a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005016:	4b23      	ldr	r3, [pc, #140]	@ (80050a4 <prvAddNewTaskToReadyList+0xc8>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005020:	429a      	cmp	r2, r3
 8005022:	d802      	bhi.n	800502a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005024:	4a1f      	ldr	r2, [pc, #124]	@ (80050a4 <prvAddNewTaskToReadyList+0xc8>)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800502a:	4b20      	ldr	r3, [pc, #128]	@ (80050ac <prvAddNewTaskToReadyList+0xd0>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	3301      	adds	r3, #1
 8005030:	4a1e      	ldr	r2, [pc, #120]	@ (80050ac <prvAddNewTaskToReadyList+0xd0>)
 8005032:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005034:	4b1d      	ldr	r3, [pc, #116]	@ (80050ac <prvAddNewTaskToReadyList+0xd0>)
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005040:	4b1b      	ldr	r3, [pc, #108]	@ (80050b0 <prvAddNewTaskToReadyList+0xd4>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	429a      	cmp	r2, r3
 8005046:	d903      	bls.n	8005050 <prvAddNewTaskToReadyList+0x74>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800504c:	4a18      	ldr	r2, [pc, #96]	@ (80050b0 <prvAddNewTaskToReadyList+0xd4>)
 800504e:	6013      	str	r3, [r2, #0]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005054:	4613      	mov	r3, r2
 8005056:	009b      	lsls	r3, r3, #2
 8005058:	4413      	add	r3, r2
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	4a15      	ldr	r2, [pc, #84]	@ (80050b4 <prvAddNewTaskToReadyList+0xd8>)
 800505e:	441a      	add	r2, r3
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	3304      	adds	r3, #4
 8005064:	4619      	mov	r1, r3
 8005066:	4610      	mov	r0, r2
 8005068:	f7ff fa71 	bl	800454e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800506c:	f001 f87c 	bl	8006168 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005070:	4b0d      	ldr	r3, [pc, #52]	@ (80050a8 <prvAddNewTaskToReadyList+0xcc>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d00e      	beq.n	8005096 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005078:	4b0a      	ldr	r3, [pc, #40]	@ (80050a4 <prvAddNewTaskToReadyList+0xc8>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005082:	429a      	cmp	r2, r3
 8005084:	d207      	bcs.n	8005096 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005086:	4b0c      	ldr	r3, [pc, #48]	@ (80050b8 <prvAddNewTaskToReadyList+0xdc>)
 8005088:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800508c:	601a      	str	r2, [r3, #0]
 800508e:	f3bf 8f4f 	dsb	sy
 8005092:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005096:	bf00      	nop
 8005098:	3708      	adds	r7, #8
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}
 800509e:	bf00      	nop
 80050a0:	20001004 	.word	0x20001004
 80050a4:	20000b30 	.word	0x20000b30
 80050a8:	20001010 	.word	0x20001010
 80050ac:	20001020 	.word	0x20001020
 80050b0:	2000100c 	.word	0x2000100c
 80050b4:	20000b34 	.word	0x20000b34
 80050b8:	e000ed04 	.word	0xe000ed04

080050bc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b084      	sub	sp, #16
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80050c4:	2300      	movs	r3, #0
 80050c6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d008      	beq.n	80050e0 <vTaskDelay+0x24>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
 80050ce:	f000 f879 	bl	80051c4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80050d2:	2100      	movs	r1, #0
 80050d4:	6878      	ldr	r0, [r7, #4]
 80050d6:	f000 fc45 	bl	8005964 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80050da:	f000 f881 	bl	80051e0 <xTaskResumeAll>
 80050de:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d107      	bne.n	80050f6 <vTaskDelay+0x3a>
		{
			portYIELD_WITHIN_API();
 80050e6:	4b06      	ldr	r3, [pc, #24]	@ (8005100 <vTaskDelay+0x44>)
 80050e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050ec:	601a      	str	r2, [r3, #0]
 80050ee:	f3bf 8f4f 	dsb	sy
 80050f2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80050f6:	bf00      	nop
 80050f8:	3710      	adds	r7, #16
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}
 80050fe:	bf00      	nop
 8005100:	e000ed04 	.word	0xe000ed04

08005104 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b08a      	sub	sp, #40	@ 0x28
 8005108:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800510a:	2300      	movs	r3, #0
 800510c:	60fb      	str	r3, [r7, #12]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800510e:	2300      	movs	r3, #0
 8005110:	60bb      	str	r3, [r7, #8]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005112:	1d3a      	adds	r2, r7, #4
 8005114:	f107 0108 	add.w	r1, r7, #8
 8005118:	f107 030c 	add.w	r3, r7, #12
 800511c:	4618      	mov	r0, r3
 800511e:	f7ff f9b5 	bl	800448c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005122:	6879      	ldr	r1, [r7, #4]
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	68fa      	ldr	r2, [r7, #12]
 8005128:	9202      	str	r2, [sp, #8]
 800512a:	9301      	str	r3, [sp, #4]
 800512c:	2300      	movs	r3, #0
 800512e:	9300      	str	r3, [sp, #0]
 8005130:	2300      	movs	r3, #0
 8005132:	460a      	mov	r2, r1
 8005134:	491b      	ldr	r1, [pc, #108]	@ (80051a4 <vTaskStartScheduler+0xa0>)
 8005136:	481c      	ldr	r0, [pc, #112]	@ (80051a8 <vTaskStartScheduler+0xa4>)
 8005138:	f7ff fe44 	bl	8004dc4 <xTaskCreateStatic>
 800513c:	4603      	mov	r3, r0
 800513e:	4a1b      	ldr	r2, [pc, #108]	@ (80051ac <vTaskStartScheduler+0xa8>)
 8005140:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005142:	4b1a      	ldr	r3, [pc, #104]	@ (80051ac <vTaskStartScheduler+0xa8>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d002      	beq.n	8005150 <vTaskStartScheduler+0x4c>
		{
			xReturn = pdPASS;
 800514a:	2301      	movs	r3, #1
 800514c:	617b      	str	r3, [r7, #20]
 800514e:	e001      	b.n	8005154 <vTaskStartScheduler+0x50>
		}
		else
		{
			xReturn = pdFAIL;
 8005150:	2300      	movs	r3, #0
 8005152:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005154:	697b      	ldr	r3, [r7, #20]
 8005156:	2b01      	cmp	r3, #1
 8005158:	d102      	bne.n	8005160 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 800515a:	f000 fc57 	bl	8005a0c <xTimerCreateTimerTask>
 800515e:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	2b01      	cmp	r3, #1
 8005164:	d11a      	bne.n	800519c <vTaskStartScheduler+0x98>
	__asm volatile
 8005166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800516a:	f383 8811 	msr	BASEPRI, r3
 800516e:	f3bf 8f6f 	isb	sy
 8005172:	f3bf 8f4f 	dsb	sy
 8005176:	613b      	str	r3, [r7, #16]
}
 8005178:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800517a:	4b0d      	ldr	r3, [pc, #52]	@ (80051b0 <vTaskStartScheduler+0xac>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	3354      	adds	r3, #84	@ 0x54
 8005180:	4a0c      	ldr	r2, [pc, #48]	@ (80051b4 <vTaskStartScheduler+0xb0>)
 8005182:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005184:	4b0c      	ldr	r3, [pc, #48]	@ (80051b8 <vTaskStartScheduler+0xb4>)
 8005186:	f04f 32ff 	mov.w	r2, #4294967295
 800518a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800518c:	4b0b      	ldr	r3, [pc, #44]	@ (80051bc <vTaskStartScheduler+0xb8>)
 800518e:	2201      	movs	r2, #1
 8005190:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005192:	4b0b      	ldr	r3, [pc, #44]	@ (80051c0 <vTaskStartScheduler+0xbc>)
 8005194:	2200      	movs	r2, #0
 8005196:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005198:	f000 ffa2 	bl	80060e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800519c:	bf00      	nop
 800519e:	3718      	adds	r7, #24
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}
 80051a4:	080067e0 	.word	0x080067e0
 80051a8:	080056fd 	.word	0x080056fd
 80051ac:	20001028 	.word	0x20001028
 80051b0:	20000b30 	.word	0x20000b30
 80051b4:	20000108 	.word	0x20000108
 80051b8:	20001024 	.word	0x20001024
 80051bc:	20001010 	.word	0x20001010
 80051c0:	20001008 	.word	0x20001008

080051c4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80051c4:	b480      	push	{r7}
 80051c6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80051c8:	4b04      	ldr	r3, [pc, #16]	@ (80051dc <vTaskSuspendAll+0x18>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	3301      	adds	r3, #1
 80051ce:	4a03      	ldr	r2, [pc, #12]	@ (80051dc <vTaskSuspendAll+0x18>)
 80051d0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80051d2:	bf00      	nop
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr
 80051dc:	2000102c 	.word	0x2000102c

080051e0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b084      	sub	sp, #16
 80051e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80051e6:	2300      	movs	r3, #0
 80051e8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80051ea:	2300      	movs	r3, #0
 80051ec:	60bb      	str	r3, [r7, #8]
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80051ee:	f000 ffa1 	bl	8006134 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80051f2:	4b39      	ldr	r3, [pc, #228]	@ (80052d8 <xTaskResumeAll+0xf8>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	3b01      	subs	r3, #1
 80051f8:	4a37      	ldr	r2, [pc, #220]	@ (80052d8 <xTaskResumeAll+0xf8>)
 80051fa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051fc:	4b36      	ldr	r3, [pc, #216]	@ (80052d8 <xTaskResumeAll+0xf8>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d162      	bne.n	80052ca <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005204:	4b35      	ldr	r3, [pc, #212]	@ (80052dc <xTaskResumeAll+0xfc>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d05e      	beq.n	80052ca <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800520c:	e02f      	b.n	800526e <xTaskResumeAll+0x8e>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800520e:	4b34      	ldr	r3, [pc, #208]	@ (80052e0 <xTaskResumeAll+0x100>)
 8005210:	68db      	ldr	r3, [r3, #12]
 8005212:	68db      	ldr	r3, [r3, #12]
 8005214:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	3318      	adds	r3, #24
 800521a:	4618      	mov	r0, r3
 800521c:	f7ff f9f4 	bl	8004608 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	3304      	adds	r3, #4
 8005224:	4618      	mov	r0, r3
 8005226:	f7ff f9ef 	bl	8004608 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800522e:	4b2d      	ldr	r3, [pc, #180]	@ (80052e4 <xTaskResumeAll+0x104>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	429a      	cmp	r2, r3
 8005234:	d903      	bls.n	800523e <xTaskResumeAll+0x5e>
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800523a:	4a2a      	ldr	r2, [pc, #168]	@ (80052e4 <xTaskResumeAll+0x104>)
 800523c:	6013      	str	r3, [r2, #0]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005242:	4613      	mov	r3, r2
 8005244:	009b      	lsls	r3, r3, #2
 8005246:	4413      	add	r3, r2
 8005248:	009b      	lsls	r3, r3, #2
 800524a:	4a27      	ldr	r2, [pc, #156]	@ (80052e8 <xTaskResumeAll+0x108>)
 800524c:	441a      	add	r2, r3
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	3304      	adds	r3, #4
 8005252:	4619      	mov	r1, r3
 8005254:	4610      	mov	r0, r2
 8005256:	f7ff f97a 	bl	800454e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800525e:	4b23      	ldr	r3, [pc, #140]	@ (80052ec <xTaskResumeAll+0x10c>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005264:	429a      	cmp	r2, r3
 8005266:	d302      	bcc.n	800526e <xTaskResumeAll+0x8e>
					{
						xYieldPending = pdTRUE;
 8005268:	4b21      	ldr	r3, [pc, #132]	@ (80052f0 <xTaskResumeAll+0x110>)
 800526a:	2201      	movs	r2, #1
 800526c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800526e:	4b1c      	ldr	r3, [pc, #112]	@ (80052e0 <xTaskResumeAll+0x100>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d1cb      	bne.n	800520e <xTaskResumeAll+0x2e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d001      	beq.n	8005280 <xTaskResumeAll+0xa0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800527c:	f000 fae8 	bl	8005850 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005280:	4b1c      	ldr	r3, [pc, #112]	@ (80052f4 <xTaskResumeAll+0x114>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d010      	beq.n	80052ae <xTaskResumeAll+0xce>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800528c:	f000 f846 	bl	800531c <xTaskIncrementTick>
 8005290:	4603      	mov	r3, r0
 8005292:	2b00      	cmp	r3, #0
 8005294:	d002      	beq.n	800529c <xTaskResumeAll+0xbc>
							{
								xYieldPending = pdTRUE;
 8005296:	4b16      	ldr	r3, [pc, #88]	@ (80052f0 <xTaskResumeAll+0x110>)
 8005298:	2201      	movs	r2, #1
 800529a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	3b01      	subs	r3, #1
 80052a0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d1f1      	bne.n	800528c <xTaskResumeAll+0xac>

						xPendedTicks = 0;
 80052a8:	4b12      	ldr	r3, [pc, #72]	@ (80052f4 <xTaskResumeAll+0x114>)
 80052aa:	2200      	movs	r2, #0
 80052ac:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80052ae:	4b10      	ldr	r3, [pc, #64]	@ (80052f0 <xTaskResumeAll+0x110>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d009      	beq.n	80052ca <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80052b6:	2301      	movs	r3, #1
 80052b8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80052ba:	4b0f      	ldr	r3, [pc, #60]	@ (80052f8 <xTaskResumeAll+0x118>)
 80052bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052c0:	601a      	str	r2, [r3, #0]
 80052c2:	f3bf 8f4f 	dsb	sy
 80052c6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80052ca:	f000 ff4d 	bl	8006168 <vPortExitCritical>

	return xAlreadyYielded;
 80052ce:	68bb      	ldr	r3, [r7, #8]
}
 80052d0:	4618      	mov	r0, r3
 80052d2:	3710      	adds	r7, #16
 80052d4:	46bd      	mov	sp, r7
 80052d6:	bd80      	pop	{r7, pc}
 80052d8:	2000102c 	.word	0x2000102c
 80052dc:	20001004 	.word	0x20001004
 80052e0:	20000fc4 	.word	0x20000fc4
 80052e4:	2000100c 	.word	0x2000100c
 80052e8:	20000b34 	.word	0x20000b34
 80052ec:	20000b30 	.word	0x20000b30
 80052f0:	20001018 	.word	0x20001018
 80052f4:	20001014 	.word	0x20001014
 80052f8:	e000ed04 	.word	0xe000ed04

080052fc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80052fc:	b480      	push	{r7}
 80052fe:	b083      	sub	sp, #12
 8005300:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005302:	4b05      	ldr	r3, [pc, #20]	@ (8005318 <xTaskGetTickCount+0x1c>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005308:	687b      	ldr	r3, [r7, #4]
}
 800530a:	4618      	mov	r0, r3
 800530c:	370c      	adds	r7, #12
 800530e:	46bd      	mov	sp, r7
 8005310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005314:	4770      	bx	lr
 8005316:	bf00      	nop
 8005318:	20001008 	.word	0x20001008

0800531c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b086      	sub	sp, #24
 8005320:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005322:	2300      	movs	r3, #0
 8005324:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005326:	4b46      	ldr	r3, [pc, #280]	@ (8005440 <xTaskIncrementTick+0x124>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d17e      	bne.n	800542c <xTaskIncrementTick+0x110>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800532e:	4b45      	ldr	r3, [pc, #276]	@ (8005444 <xTaskIncrementTick+0x128>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	3301      	adds	r3, #1
 8005334:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005336:	4a43      	ldr	r2, [pc, #268]	@ (8005444 <xTaskIncrementTick+0x128>)
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800533c:	693b      	ldr	r3, [r7, #16]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d110      	bne.n	8005364 <xTaskIncrementTick+0x48>
		{
			taskSWITCH_DELAYED_LISTS();
 8005342:	4b41      	ldr	r3, [pc, #260]	@ (8005448 <xTaskIncrementTick+0x12c>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	60fb      	str	r3, [r7, #12]
 8005348:	4b40      	ldr	r3, [pc, #256]	@ (800544c <xTaskIncrementTick+0x130>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a3e      	ldr	r2, [pc, #248]	@ (8005448 <xTaskIncrementTick+0x12c>)
 800534e:	6013      	str	r3, [r2, #0]
 8005350:	4a3e      	ldr	r2, [pc, #248]	@ (800544c <xTaskIncrementTick+0x130>)
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	6013      	str	r3, [r2, #0]
 8005356:	4b3e      	ldr	r3, [pc, #248]	@ (8005450 <xTaskIncrementTick+0x134>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	3301      	adds	r3, #1
 800535c:	4a3c      	ldr	r2, [pc, #240]	@ (8005450 <xTaskIncrementTick+0x134>)
 800535e:	6013      	str	r3, [r2, #0]
 8005360:	f000 fa76 	bl	8005850 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005364:	4b3b      	ldr	r3, [pc, #236]	@ (8005454 <xTaskIncrementTick+0x138>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	693a      	ldr	r2, [r7, #16]
 800536a:	429a      	cmp	r2, r3
 800536c:	d349      	bcc.n	8005402 <xTaskIncrementTick+0xe6>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800536e:	4b36      	ldr	r3, [pc, #216]	@ (8005448 <xTaskIncrementTick+0x12c>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d104      	bne.n	8005382 <xTaskIncrementTick+0x66>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005378:	4b36      	ldr	r3, [pc, #216]	@ (8005454 <xTaskIncrementTick+0x138>)
 800537a:	f04f 32ff 	mov.w	r2, #4294967295
 800537e:	601a      	str	r2, [r3, #0]
					break;
 8005380:	e03f      	b.n	8005402 <xTaskIncrementTick+0xe6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005382:	4b31      	ldr	r3, [pc, #196]	@ (8005448 <xTaskIncrementTick+0x12c>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	68db      	ldr	r3, [r3, #12]
 800538a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005392:	693a      	ldr	r2, [r7, #16]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	429a      	cmp	r2, r3
 8005398:	d203      	bcs.n	80053a2 <xTaskIncrementTick+0x86>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800539a:	4a2e      	ldr	r2, [pc, #184]	@ (8005454 <xTaskIncrementTick+0x138>)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80053a0:	e02f      	b.n	8005402 <xTaskIncrementTick+0xe6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	3304      	adds	r3, #4
 80053a6:	4618      	mov	r0, r3
 80053a8:	f7ff f92e 	bl	8004608 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d004      	beq.n	80053be <xTaskIncrementTick+0xa2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	3318      	adds	r3, #24
 80053b8:	4618      	mov	r0, r3
 80053ba:	f7ff f925 	bl	8004608 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053c2:	4b25      	ldr	r3, [pc, #148]	@ (8005458 <xTaskIncrementTick+0x13c>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	429a      	cmp	r2, r3
 80053c8:	d903      	bls.n	80053d2 <xTaskIncrementTick+0xb6>
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ce:	4a22      	ldr	r2, [pc, #136]	@ (8005458 <xTaskIncrementTick+0x13c>)
 80053d0:	6013      	str	r3, [r2, #0]
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053d6:	4613      	mov	r3, r2
 80053d8:	009b      	lsls	r3, r3, #2
 80053da:	4413      	add	r3, r2
 80053dc:	009b      	lsls	r3, r3, #2
 80053de:	4a1f      	ldr	r2, [pc, #124]	@ (800545c <xTaskIncrementTick+0x140>)
 80053e0:	441a      	add	r2, r3
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	3304      	adds	r3, #4
 80053e6:	4619      	mov	r1, r3
 80053e8:	4610      	mov	r0, r2
 80053ea:	f7ff f8b0 	bl	800454e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053f2:	4b1b      	ldr	r3, [pc, #108]	@ (8005460 <xTaskIncrementTick+0x144>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d3b8      	bcc.n	800536e <xTaskIncrementTick+0x52>
						{
							xSwitchRequired = pdTRUE;
 80053fc:	2301      	movs	r3, #1
 80053fe:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005400:	e7b5      	b.n	800536e <xTaskIncrementTick+0x52>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005402:	4b17      	ldr	r3, [pc, #92]	@ (8005460 <xTaskIncrementTick+0x144>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005408:	4914      	ldr	r1, [pc, #80]	@ (800545c <xTaskIncrementTick+0x140>)
 800540a:	4613      	mov	r3, r2
 800540c:	009b      	lsls	r3, r3, #2
 800540e:	4413      	add	r3, r2
 8005410:	009b      	lsls	r3, r3, #2
 8005412:	440b      	add	r3, r1
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	2b01      	cmp	r3, #1
 8005418:	d901      	bls.n	800541e <xTaskIncrementTick+0x102>
			{
				xSwitchRequired = pdTRUE;
 800541a:	2301      	movs	r3, #1
 800541c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800541e:	4b11      	ldr	r3, [pc, #68]	@ (8005464 <xTaskIncrementTick+0x148>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d007      	beq.n	8005436 <xTaskIncrementTick+0x11a>
			{
				xSwitchRequired = pdTRUE;
 8005426:	2301      	movs	r3, #1
 8005428:	617b      	str	r3, [r7, #20]
 800542a:	e004      	b.n	8005436 <xTaskIncrementTick+0x11a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800542c:	4b0e      	ldr	r3, [pc, #56]	@ (8005468 <xTaskIncrementTick+0x14c>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	3301      	adds	r3, #1
 8005432:	4a0d      	ldr	r2, [pc, #52]	@ (8005468 <xTaskIncrementTick+0x14c>)
 8005434:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005436:	697b      	ldr	r3, [r7, #20]
}
 8005438:	4618      	mov	r0, r3
 800543a:	3718      	adds	r7, #24
 800543c:	46bd      	mov	sp, r7
 800543e:	bd80      	pop	{r7, pc}
 8005440:	2000102c 	.word	0x2000102c
 8005444:	20001008 	.word	0x20001008
 8005448:	20000fbc 	.word	0x20000fbc
 800544c:	20000fc0 	.word	0x20000fc0
 8005450:	2000101c 	.word	0x2000101c
 8005454:	20001024 	.word	0x20001024
 8005458:	2000100c 	.word	0x2000100c
 800545c:	20000b34 	.word	0x20000b34
 8005460:	20000b30 	.word	0x20000b30
 8005464:	20001018 	.word	0x20001018
 8005468:	20001014 	.word	0x20001014

0800546c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800546c:	b480      	push	{r7}
 800546e:	b083      	sub	sp, #12
 8005470:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005472:	4b23      	ldr	r3, [pc, #140]	@ (8005500 <vTaskSwitchContext+0x94>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d003      	beq.n	8005482 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800547a:	4b22      	ldr	r3, [pc, #136]	@ (8005504 <vTaskSwitchContext+0x98>)
 800547c:	2201      	movs	r2, #1
 800547e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005480:	e038      	b.n	80054f4 <vTaskSwitchContext+0x88>
		xYieldPending = pdFALSE;
 8005482:	4b20      	ldr	r3, [pc, #128]	@ (8005504 <vTaskSwitchContext+0x98>)
 8005484:	2200      	movs	r2, #0
 8005486:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005488:	4b1f      	ldr	r3, [pc, #124]	@ (8005508 <vTaskSwitchContext+0x9c>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	607b      	str	r3, [r7, #4]
 800548e:	e002      	b.n	8005496 <vTaskSwitchContext+0x2a>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	3b01      	subs	r3, #1
 8005494:	607b      	str	r3, [r7, #4]
 8005496:	491d      	ldr	r1, [pc, #116]	@ (800550c <vTaskSwitchContext+0xa0>)
 8005498:	687a      	ldr	r2, [r7, #4]
 800549a:	4613      	mov	r3, r2
 800549c:	009b      	lsls	r3, r3, #2
 800549e:	4413      	add	r3, r2
 80054a0:	009b      	lsls	r3, r3, #2
 80054a2:	440b      	add	r3, r1
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d0f2      	beq.n	8005490 <vTaskSwitchContext+0x24>
 80054aa:	687a      	ldr	r2, [r7, #4]
 80054ac:	4613      	mov	r3, r2
 80054ae:	009b      	lsls	r3, r3, #2
 80054b0:	4413      	add	r3, r2
 80054b2:	009b      	lsls	r3, r3, #2
 80054b4:	4a15      	ldr	r2, [pc, #84]	@ (800550c <vTaskSwitchContext+0xa0>)
 80054b6:	4413      	add	r3, r2
 80054b8:	603b      	str	r3, [r7, #0]
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	685a      	ldr	r2, [r3, #4]
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	605a      	str	r2, [r3, #4]
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	685a      	ldr	r2, [r3, #4]
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	3308      	adds	r3, #8
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d104      	bne.n	80054da <vTaskSwitchContext+0x6e>
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	685a      	ldr	r2, [r3, #4]
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	605a      	str	r2, [r3, #4]
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	68db      	ldr	r3, [r3, #12]
 80054e0:	4a0b      	ldr	r2, [pc, #44]	@ (8005510 <vTaskSwitchContext+0xa4>)
 80054e2:	6013      	str	r3, [r2, #0]
 80054e4:	4a08      	ldr	r2, [pc, #32]	@ (8005508 <vTaskSwitchContext+0x9c>)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80054ea:	4b09      	ldr	r3, [pc, #36]	@ (8005510 <vTaskSwitchContext+0xa4>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	3354      	adds	r3, #84	@ 0x54
 80054f0:	4a08      	ldr	r2, [pc, #32]	@ (8005514 <vTaskSwitchContext+0xa8>)
 80054f2:	6013      	str	r3, [r2, #0]
}
 80054f4:	bf00      	nop
 80054f6:	370c      	adds	r7, #12
 80054f8:	46bd      	mov	sp, r7
 80054fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fe:	4770      	bx	lr
 8005500:	2000102c 	.word	0x2000102c
 8005504:	20001018 	.word	0x20001018
 8005508:	2000100c 	.word	0x2000100c
 800550c:	20000b34 	.word	0x20000b34
 8005510:	20000b30 	.word	0x20000b30
 8005514:	20000108 	.word	0x20000108

08005518 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b082      	sub	sp, #8
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
 8005520:	6039      	str	r1, [r7, #0]

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005522:	4b07      	ldr	r3, [pc, #28]	@ (8005540 <vTaskPlaceOnEventList+0x28>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	3318      	adds	r3, #24
 8005528:	4619      	mov	r1, r3
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f7ff f833 	bl	8004596 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005530:	2101      	movs	r1, #1
 8005532:	6838      	ldr	r0, [r7, #0]
 8005534:	f000 fa16 	bl	8005964 <prvAddCurrentTaskToDelayedList>
}
 8005538:	bf00      	nop
 800553a:	3708      	adds	r7, #8
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}
 8005540:	20000b30 	.word	0x20000b30

08005544 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005544:	b580      	push	{r7, lr}
 8005546:	b084      	sub	sp, #16
 8005548:	af00      	add	r7, sp, #0
 800554a:	60f8      	str	r0, [r7, #12]
 800554c:	60b9      	str	r1, [r7, #8]
 800554e:	607a      	str	r2, [r7, #4]

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005550:	4b0a      	ldr	r3, [pc, #40]	@ (800557c <vTaskPlaceOnEventListRestricted+0x38>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	3318      	adds	r3, #24
 8005556:	4619      	mov	r1, r3
 8005558:	68f8      	ldr	r0, [r7, #12]
 800555a:	f7fe fff8 	bl	800454e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d002      	beq.n	800556a <vTaskPlaceOnEventListRestricted+0x26>
		{
			xTicksToWait = portMAX_DELAY;
 8005564:	f04f 33ff 	mov.w	r3, #4294967295
 8005568:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800556a:	6879      	ldr	r1, [r7, #4]
 800556c:	68b8      	ldr	r0, [r7, #8]
 800556e:	f000 f9f9 	bl	8005964 <prvAddCurrentTaskToDelayedList>
	}
 8005572:	bf00      	nop
 8005574:	3710      	adds	r7, #16
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}
 800557a:	bf00      	nop
 800557c:	20000b30 	.word	0x20000b30

08005580 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b084      	sub	sp, #16
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	68db      	ldr	r3, [r3, #12]
 800558c:	68db      	ldr	r3, [r3, #12]
 800558e:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	3318      	adds	r3, #24
 8005594:	4618      	mov	r0, r3
 8005596:	f7ff f837 	bl	8004608 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800559a:	4b1e      	ldr	r3, [pc, #120]	@ (8005614 <xTaskRemoveFromEventList+0x94>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d11d      	bne.n	80055de <xTaskRemoveFromEventList+0x5e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	3304      	adds	r3, #4
 80055a6:	4618      	mov	r0, r3
 80055a8:	f7ff f82e 	bl	8004608 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055b0:	4b19      	ldr	r3, [pc, #100]	@ (8005618 <xTaskRemoveFromEventList+0x98>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	429a      	cmp	r2, r3
 80055b6:	d903      	bls.n	80055c0 <xTaskRemoveFromEventList+0x40>
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055bc:	4a16      	ldr	r2, [pc, #88]	@ (8005618 <xTaskRemoveFromEventList+0x98>)
 80055be:	6013      	str	r3, [r2, #0]
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055c4:	4613      	mov	r3, r2
 80055c6:	009b      	lsls	r3, r3, #2
 80055c8:	4413      	add	r3, r2
 80055ca:	009b      	lsls	r3, r3, #2
 80055cc:	4a13      	ldr	r2, [pc, #76]	@ (800561c <xTaskRemoveFromEventList+0x9c>)
 80055ce:	441a      	add	r2, r3
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	3304      	adds	r3, #4
 80055d4:	4619      	mov	r1, r3
 80055d6:	4610      	mov	r0, r2
 80055d8:	f7fe ffb9 	bl	800454e <vListInsertEnd>
 80055dc:	e005      	b.n	80055ea <xTaskRemoveFromEventList+0x6a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	3318      	adds	r3, #24
 80055e2:	4619      	mov	r1, r3
 80055e4:	480e      	ldr	r0, [pc, #56]	@ (8005620 <xTaskRemoveFromEventList+0xa0>)
 80055e6:	f7fe ffb2 	bl	800454e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055ee:	4b0d      	ldr	r3, [pc, #52]	@ (8005624 <xTaskRemoveFromEventList+0xa4>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055f4:	429a      	cmp	r2, r3
 80055f6:	d905      	bls.n	8005604 <xTaskRemoveFromEventList+0x84>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80055f8:	2301      	movs	r3, #1
 80055fa:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80055fc:	4b0a      	ldr	r3, [pc, #40]	@ (8005628 <xTaskRemoveFromEventList+0xa8>)
 80055fe:	2201      	movs	r2, #1
 8005600:	601a      	str	r2, [r3, #0]
 8005602:	e001      	b.n	8005608 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		xReturn = pdFALSE;
 8005604:	2300      	movs	r3, #0
 8005606:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8005608:	68fb      	ldr	r3, [r7, #12]
}
 800560a:	4618      	mov	r0, r3
 800560c:	3710      	adds	r7, #16
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}
 8005612:	bf00      	nop
 8005614:	2000102c 	.word	0x2000102c
 8005618:	2000100c 	.word	0x2000100c
 800561c:	20000b34 	.word	0x20000b34
 8005620:	20000fc4 	.word	0x20000fc4
 8005624:	20000b30 	.word	0x20000b30
 8005628:	20001018 	.word	0x20001018

0800562c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800562c:	b480      	push	{r7}
 800562e:	b083      	sub	sp, #12
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005634:	4b06      	ldr	r3, [pc, #24]	@ (8005650 <vTaskInternalSetTimeOutState+0x24>)
 8005636:	681a      	ldr	r2, [r3, #0]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800563c:	4b05      	ldr	r3, [pc, #20]	@ (8005654 <vTaskInternalSetTimeOutState+0x28>)
 800563e:	681a      	ldr	r2, [r3, #0]
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	605a      	str	r2, [r3, #4]
}
 8005644:	bf00      	nop
 8005646:	370c      	adds	r7, #12
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr
 8005650:	2000101c 	.word	0x2000101c
 8005654:	20001008 	.word	0x20001008

08005658 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b086      	sub	sp, #24
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
 8005660:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
 8005662:	f000 fd67 	bl	8006134 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005666:	4b1d      	ldr	r3, [pc, #116]	@ (80056dc <xTaskCheckForTimeOut+0x84>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	693a      	ldr	r2, [r7, #16]
 8005672:	1ad3      	subs	r3, r2, r3
 8005674:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800567e:	d102      	bne.n	8005686 <xTaskCheckForTimeOut+0x2e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005680:	2300      	movs	r3, #0
 8005682:	617b      	str	r3, [r7, #20]
 8005684:	e023      	b.n	80056ce <xTaskCheckForTimeOut+0x76>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	4b15      	ldr	r3, [pc, #84]	@ (80056e0 <xTaskCheckForTimeOut+0x88>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	429a      	cmp	r2, r3
 8005690:	d007      	beq.n	80056a2 <xTaskCheckForTimeOut+0x4a>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	693a      	ldr	r2, [r7, #16]
 8005698:	429a      	cmp	r2, r3
 800569a:	d302      	bcc.n	80056a2 <xTaskCheckForTimeOut+0x4a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800569c:	2301      	movs	r3, #1
 800569e:	617b      	str	r3, [r7, #20]
 80056a0:	e015      	b.n	80056ce <xTaskCheckForTimeOut+0x76>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	68fa      	ldr	r2, [r7, #12]
 80056a8:	429a      	cmp	r2, r3
 80056aa:	d20b      	bcs.n	80056c4 <xTaskCheckForTimeOut+0x6c>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	681a      	ldr	r2, [r3, #0]
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	1ad2      	subs	r2, r2, r3
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80056b8:	6878      	ldr	r0, [r7, #4]
 80056ba:	f7ff ffb7 	bl	800562c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80056be:	2300      	movs	r3, #0
 80056c0:	617b      	str	r3, [r7, #20]
 80056c2:	e004      	b.n	80056ce <xTaskCheckForTimeOut+0x76>
		}
		else
		{
			*pxTicksToWait = 0;
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	2200      	movs	r2, #0
 80056c8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80056ca:	2301      	movs	r3, #1
 80056cc:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 80056ce:	f000 fd4b 	bl	8006168 <vPortExitCritical>

	return xReturn;
 80056d2:	697b      	ldr	r3, [r7, #20]
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3718      	adds	r7, #24
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}
 80056dc:	20001008 	.word	0x20001008
 80056e0:	2000101c 	.word	0x2000101c

080056e4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80056e4:	b480      	push	{r7}
 80056e6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80056e8:	4b03      	ldr	r3, [pc, #12]	@ (80056f8 <vTaskMissedYield+0x14>)
 80056ea:	2201      	movs	r2, #1
 80056ec:	601a      	str	r2, [r3, #0]
}
 80056ee:	bf00      	nop
 80056f0:	46bd      	mov	sp, r7
 80056f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f6:	4770      	bx	lr
 80056f8:	20001018 	.word	0x20001018

080056fc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b082      	sub	sp, #8
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005704:	f000 f852 	bl	80057ac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005708:	4b06      	ldr	r3, [pc, #24]	@ (8005724 <prvIdleTask+0x28>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	2b01      	cmp	r3, #1
 800570e:	d9f9      	bls.n	8005704 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005710:	4b05      	ldr	r3, [pc, #20]	@ (8005728 <prvIdleTask+0x2c>)
 8005712:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005716:	601a      	str	r2, [r3, #0]
 8005718:	f3bf 8f4f 	dsb	sy
 800571c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005720:	e7f0      	b.n	8005704 <prvIdleTask+0x8>
 8005722:	bf00      	nop
 8005724:	20000b34 	.word	0x20000b34
 8005728:	e000ed04 	.word	0xe000ed04

0800572c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b082      	sub	sp, #8
 8005730:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005732:	2300      	movs	r3, #0
 8005734:	607b      	str	r3, [r7, #4]
 8005736:	e00c      	b.n	8005752 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005738:	687a      	ldr	r2, [r7, #4]
 800573a:	4613      	mov	r3, r2
 800573c:	009b      	lsls	r3, r3, #2
 800573e:	4413      	add	r3, r2
 8005740:	009b      	lsls	r3, r3, #2
 8005742:	4a12      	ldr	r2, [pc, #72]	@ (800578c <prvInitialiseTaskLists+0x60>)
 8005744:	4413      	add	r3, r2
 8005746:	4618      	mov	r0, r3
 8005748:	f7fe fed4 	bl	80044f4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	3301      	adds	r3, #1
 8005750:	607b      	str	r3, [r7, #4]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2b37      	cmp	r3, #55	@ 0x37
 8005756:	d9ef      	bls.n	8005738 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005758:	480d      	ldr	r0, [pc, #52]	@ (8005790 <prvInitialiseTaskLists+0x64>)
 800575a:	f7fe fecb 	bl	80044f4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800575e:	480d      	ldr	r0, [pc, #52]	@ (8005794 <prvInitialiseTaskLists+0x68>)
 8005760:	f7fe fec8 	bl	80044f4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005764:	480c      	ldr	r0, [pc, #48]	@ (8005798 <prvInitialiseTaskLists+0x6c>)
 8005766:	f7fe fec5 	bl	80044f4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800576a:	480c      	ldr	r0, [pc, #48]	@ (800579c <prvInitialiseTaskLists+0x70>)
 800576c:	f7fe fec2 	bl	80044f4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005770:	480b      	ldr	r0, [pc, #44]	@ (80057a0 <prvInitialiseTaskLists+0x74>)
 8005772:	f7fe febf 	bl	80044f4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005776:	4b0b      	ldr	r3, [pc, #44]	@ (80057a4 <prvInitialiseTaskLists+0x78>)
 8005778:	4a05      	ldr	r2, [pc, #20]	@ (8005790 <prvInitialiseTaskLists+0x64>)
 800577a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800577c:	4b0a      	ldr	r3, [pc, #40]	@ (80057a8 <prvInitialiseTaskLists+0x7c>)
 800577e:	4a05      	ldr	r2, [pc, #20]	@ (8005794 <prvInitialiseTaskLists+0x68>)
 8005780:	601a      	str	r2, [r3, #0]
}
 8005782:	bf00      	nop
 8005784:	3708      	adds	r7, #8
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}
 800578a:	bf00      	nop
 800578c:	20000b34 	.word	0x20000b34
 8005790:	20000f94 	.word	0x20000f94
 8005794:	20000fa8 	.word	0x20000fa8
 8005798:	20000fc4 	.word	0x20000fc4
 800579c:	20000fd8 	.word	0x20000fd8
 80057a0:	20000ff0 	.word	0x20000ff0
 80057a4:	20000fbc 	.word	0x20000fbc
 80057a8:	20000fc0 	.word	0x20000fc0

080057ac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b082      	sub	sp, #8
 80057b0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80057b2:	e019      	b.n	80057e8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80057b4:	f000 fcbe 	bl	8006134 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057b8:	4b10      	ldr	r3, [pc, #64]	@ (80057fc <prvCheckTasksWaitingTermination+0x50>)
 80057ba:	68db      	ldr	r3, [r3, #12]
 80057bc:	68db      	ldr	r3, [r3, #12]
 80057be:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	3304      	adds	r3, #4
 80057c4:	4618      	mov	r0, r3
 80057c6:	f7fe ff1f 	bl	8004608 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80057ca:	4b0d      	ldr	r3, [pc, #52]	@ (8005800 <prvCheckTasksWaitingTermination+0x54>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	3b01      	subs	r3, #1
 80057d0:	4a0b      	ldr	r2, [pc, #44]	@ (8005800 <prvCheckTasksWaitingTermination+0x54>)
 80057d2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80057d4:	4b0b      	ldr	r3, [pc, #44]	@ (8005804 <prvCheckTasksWaitingTermination+0x58>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	3b01      	subs	r3, #1
 80057da:	4a0a      	ldr	r2, [pc, #40]	@ (8005804 <prvCheckTasksWaitingTermination+0x58>)
 80057dc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80057de:	f000 fcc3 	bl	8006168 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f000 f810 	bl	8005808 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80057e8:	4b06      	ldr	r3, [pc, #24]	@ (8005804 <prvCheckTasksWaitingTermination+0x58>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d1e1      	bne.n	80057b4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80057f0:	bf00      	nop
 80057f2:	bf00      	nop
 80057f4:	3708      	adds	r7, #8
 80057f6:	46bd      	mov	sp, r7
 80057f8:	bd80      	pop	{r7, pc}
 80057fa:	bf00      	nop
 80057fc:	20000fd8 	.word	0x20000fd8
 8005800:	20001004 	.word	0x20001004
 8005804:	20000fec 	.word	0x20000fec

08005808 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005808:	b580      	push	{r7, lr}
 800580a:	b082      	sub	sp, #8
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	3354      	adds	r3, #84	@ 0x54
 8005814:	4618      	mov	r0, r3
 8005816:	f000 fee5 	bl	80065e4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005820:	2b00      	cmp	r3, #0
 8005822:	d108      	bne.n	8005836 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005828:	4618      	mov	r0, r3
 800582a:	f000 fdd7 	bl	80063dc <vPortFree>
				vPortFree( pxTCB );
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	f000 fdd4 	bl	80063dc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005834:	e007      	b.n	8005846 <prvDeleteTCB+0x3e>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800583c:	2b01      	cmp	r3, #1
 800583e:	d102      	bne.n	8005846 <prvDeleteTCB+0x3e>
				vPortFree( pxTCB );
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	f000 fdcb 	bl	80063dc <vPortFree>
	}
 8005846:	bf00      	nop
 8005848:	3708      	adds	r7, #8
 800584a:	46bd      	mov	sp, r7
 800584c:	bd80      	pop	{r7, pc}
	...

08005850 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005850:	b480      	push	{r7}
 8005852:	b083      	sub	sp, #12
 8005854:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005856:	4b0c      	ldr	r3, [pc, #48]	@ (8005888 <prvResetNextTaskUnblockTime+0x38>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d104      	bne.n	800586a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005860:	4b0a      	ldr	r3, [pc, #40]	@ (800588c <prvResetNextTaskUnblockTime+0x3c>)
 8005862:	f04f 32ff 	mov.w	r2, #4294967295
 8005866:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005868:	e008      	b.n	800587c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800586a:	4b07      	ldr	r3, [pc, #28]	@ (8005888 <prvResetNextTaskUnblockTime+0x38>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	68db      	ldr	r3, [r3, #12]
 8005870:	68db      	ldr	r3, [r3, #12]
 8005872:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	4a04      	ldr	r2, [pc, #16]	@ (800588c <prvResetNextTaskUnblockTime+0x3c>)
 800587a:	6013      	str	r3, [r2, #0]
}
 800587c:	bf00      	nop
 800587e:	370c      	adds	r7, #12
 8005880:	46bd      	mov	sp, r7
 8005882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005886:	4770      	bx	lr
 8005888:	20000fbc 	.word	0x20000fbc
 800588c:	20001024 	.word	0x20001024

08005890 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005890:	b480      	push	{r7}
 8005892:	b083      	sub	sp, #12
 8005894:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005896:	4b0b      	ldr	r3, [pc, #44]	@ (80058c4 <xTaskGetSchedulerState+0x34>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d102      	bne.n	80058a4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800589e:	2301      	movs	r3, #1
 80058a0:	607b      	str	r3, [r7, #4]
 80058a2:	e008      	b.n	80058b6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80058a4:	4b08      	ldr	r3, [pc, #32]	@ (80058c8 <xTaskGetSchedulerState+0x38>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d102      	bne.n	80058b2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80058ac:	2302      	movs	r3, #2
 80058ae:	607b      	str	r3, [r7, #4]
 80058b0:	e001      	b.n	80058b6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80058b2:	2300      	movs	r3, #0
 80058b4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80058b6:	687b      	ldr	r3, [r7, #4]
	}
 80058b8:	4618      	mov	r0, r3
 80058ba:	370c      	adds	r7, #12
 80058bc:	46bd      	mov	sp, r7
 80058be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c2:	4770      	bx	lr
 80058c4:	20001010 	.word	0x20001010
 80058c8:	2000102c 	.word	0x2000102c

080058cc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b084      	sub	sp, #16
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80058d8:	2300      	movs	r3, #0
 80058da:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d037      	beq.n	8005952 <xTaskPriorityDisinherit+0x86>
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058e6:	1e5a      	subs	r2, r3, #1
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d02c      	beq.n	8005952 <xTaskPriorityDisinherit+0x86>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d128      	bne.n	8005952 <xTaskPriorityDisinherit+0x86>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	3304      	adds	r3, #4
 8005904:	4618      	mov	r0, r3
 8005906:	f7fe fe7f 	bl	8004608 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005916:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005922:	4b0e      	ldr	r3, [pc, #56]	@ (800595c <xTaskPriorityDisinherit+0x90>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	429a      	cmp	r2, r3
 8005928:	d903      	bls.n	8005932 <xTaskPriorityDisinherit+0x66>
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800592e:	4a0b      	ldr	r2, [pc, #44]	@ (800595c <xTaskPriorityDisinherit+0x90>)
 8005930:	6013      	str	r3, [r2, #0]
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005936:	4613      	mov	r3, r2
 8005938:	009b      	lsls	r3, r3, #2
 800593a:	4413      	add	r3, r2
 800593c:	009b      	lsls	r3, r3, #2
 800593e:	4a08      	ldr	r2, [pc, #32]	@ (8005960 <xTaskPriorityDisinherit+0x94>)
 8005940:	441a      	add	r2, r3
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	3304      	adds	r3, #4
 8005946:	4619      	mov	r1, r3
 8005948:	4610      	mov	r0, r2
 800594a:	f7fe fe00 	bl	800454e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800594e:	2301      	movs	r3, #1
 8005950:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005952:	68fb      	ldr	r3, [r7, #12]
	}
 8005954:	4618      	mov	r0, r3
 8005956:	3710      	adds	r7, #16
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}
 800595c:	2000100c 	.word	0x2000100c
 8005960:	20000b34 	.word	0x20000b34

08005964 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b084      	sub	sp, #16
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
 800596c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800596e:	4b21      	ldr	r3, [pc, #132]	@ (80059f4 <prvAddCurrentTaskToDelayedList+0x90>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005974:	4b20      	ldr	r3, [pc, #128]	@ (80059f8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	3304      	adds	r3, #4
 800597a:	4618      	mov	r0, r3
 800597c:	f7fe fe44 	bl	8004608 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005986:	d10a      	bne.n	800599e <prvAddCurrentTaskToDelayedList+0x3a>
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d007      	beq.n	800599e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800598e:	4b1a      	ldr	r3, [pc, #104]	@ (80059f8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	3304      	adds	r3, #4
 8005994:	4619      	mov	r1, r3
 8005996:	4819      	ldr	r0, [pc, #100]	@ (80059fc <prvAddCurrentTaskToDelayedList+0x98>)
 8005998:	f7fe fdd9 	bl	800454e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800599c:	e026      	b.n	80059ec <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800599e:	68fa      	ldr	r2, [r7, #12]
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	4413      	add	r3, r2
 80059a4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80059a6:	4b14      	ldr	r3, [pc, #80]	@ (80059f8 <prvAddCurrentTaskToDelayedList+0x94>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	68ba      	ldr	r2, [r7, #8]
 80059ac:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80059ae:	68ba      	ldr	r2, [r7, #8]
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	429a      	cmp	r2, r3
 80059b4:	d209      	bcs.n	80059ca <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80059b6:	4b12      	ldr	r3, [pc, #72]	@ (8005a00 <prvAddCurrentTaskToDelayedList+0x9c>)
 80059b8:	681a      	ldr	r2, [r3, #0]
 80059ba:	4b0f      	ldr	r3, [pc, #60]	@ (80059f8 <prvAddCurrentTaskToDelayedList+0x94>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	3304      	adds	r3, #4
 80059c0:	4619      	mov	r1, r3
 80059c2:	4610      	mov	r0, r2
 80059c4:	f7fe fde7 	bl	8004596 <vListInsert>
}
 80059c8:	e010      	b.n	80059ec <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80059ca:	4b0e      	ldr	r3, [pc, #56]	@ (8005a04 <prvAddCurrentTaskToDelayedList+0xa0>)
 80059cc:	681a      	ldr	r2, [r3, #0]
 80059ce:	4b0a      	ldr	r3, [pc, #40]	@ (80059f8 <prvAddCurrentTaskToDelayedList+0x94>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	3304      	adds	r3, #4
 80059d4:	4619      	mov	r1, r3
 80059d6:	4610      	mov	r0, r2
 80059d8:	f7fe fddd 	bl	8004596 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80059dc:	4b0a      	ldr	r3, [pc, #40]	@ (8005a08 <prvAddCurrentTaskToDelayedList+0xa4>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	68ba      	ldr	r2, [r7, #8]
 80059e2:	429a      	cmp	r2, r3
 80059e4:	d202      	bcs.n	80059ec <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80059e6:	4a08      	ldr	r2, [pc, #32]	@ (8005a08 <prvAddCurrentTaskToDelayedList+0xa4>)
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	6013      	str	r3, [r2, #0]
}
 80059ec:	bf00      	nop
 80059ee:	3710      	adds	r7, #16
 80059f0:	46bd      	mov	sp, r7
 80059f2:	bd80      	pop	{r7, pc}
 80059f4:	20001008 	.word	0x20001008
 80059f8:	20000b30 	.word	0x20000b30
 80059fc:	20000ff0 	.word	0x20000ff0
 8005a00:	20000fc0 	.word	0x20000fc0
 8005a04:	20000fbc 	.word	0x20000fbc
 8005a08:	20001024 	.word	0x20001024

08005a0c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b088      	sub	sp, #32
 8005a10:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005a12:	2300      	movs	r3, #0
 8005a14:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005a16:	f000 faab 	bl	8005f70 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005a1a:	4b15      	ldr	r3, [pc, #84]	@ (8005a70 <xTimerCreateTimerTask+0x64>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d020      	beq.n	8005a64 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005a22:	2300      	movs	r3, #0
 8005a24:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005a26:	2300      	movs	r3, #0
 8005a28:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005a2a:	463a      	mov	r2, r7
 8005a2c:	1d39      	adds	r1, r7, #4
 8005a2e:	f107 0308 	add.w	r3, r7, #8
 8005a32:	4618      	mov	r0, r3
 8005a34:	f7fe fd44 	bl	80044c0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005a38:	6839      	ldr	r1, [r7, #0]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	68ba      	ldr	r2, [r7, #8]
 8005a3e:	9202      	str	r2, [sp, #8]
 8005a40:	9301      	str	r3, [sp, #4]
 8005a42:	2302      	movs	r3, #2
 8005a44:	9300      	str	r3, [sp, #0]
 8005a46:	2300      	movs	r3, #0
 8005a48:	460a      	mov	r2, r1
 8005a4a:	490a      	ldr	r1, [pc, #40]	@ (8005a74 <xTimerCreateTimerTask+0x68>)
 8005a4c:	480a      	ldr	r0, [pc, #40]	@ (8005a78 <xTimerCreateTimerTask+0x6c>)
 8005a4e:	f7ff f9b9 	bl	8004dc4 <xTaskCreateStatic>
 8005a52:	4603      	mov	r3, r0
 8005a54:	4a09      	ldr	r2, [pc, #36]	@ (8005a7c <xTimerCreateTimerTask+0x70>)
 8005a56:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005a58:	4b08      	ldr	r3, [pc, #32]	@ (8005a7c <xTimerCreateTimerTask+0x70>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d001      	beq.n	8005a64 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 8005a60:	2301      	movs	r3, #1
 8005a62:	60fb      	str	r3, [r7, #12]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
 8005a64:	68fb      	ldr	r3, [r7, #12]
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	3710      	adds	r7, #16
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}
 8005a6e:	bf00      	nop
 8005a70:	20001060 	.word	0x20001060
 8005a74:	080067e8 	.word	0x080067e8
 8005a78:	08005b81 	.word	0x08005b81
 8005a7c:	20001064 	.word	0x20001064

08005a80 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b08a      	sub	sp, #40	@ 0x28
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	60f8      	str	r0, [r7, #12]
 8005a88:	60b9      	str	r1, [r7, #8]
 8005a8a:	607a      	str	r2, [r7, #4]
 8005a8c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005a8e:	2300      	movs	r3, #0
 8005a90:	627b      	str	r3, [r7, #36]	@ 0x24

	configASSERT( xTimer );

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005a92:	4b1a      	ldr	r3, [pc, #104]	@ (8005afc <xTimerGenericCommand+0x7c>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d02a      	beq.n	8005af0 <xTimerGenericCommand+0x70>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	2b05      	cmp	r3, #5
 8005aaa:	dc18      	bgt.n	8005ade <xTimerGenericCommand+0x5e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005aac:	f7ff fef0 	bl	8005890 <xTaskGetSchedulerState>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	2b02      	cmp	r3, #2
 8005ab4:	d109      	bne.n	8005aca <xTimerGenericCommand+0x4a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005ab6:	4b11      	ldr	r3, [pc, #68]	@ (8005afc <xTimerGenericCommand+0x7c>)
 8005ab8:	6818      	ldr	r0, [r3, #0]
 8005aba:	f107 0114 	add.w	r1, r7, #20
 8005abe:	2300      	movs	r3, #0
 8005ac0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ac2:	f7fe fe67 	bl	8004794 <xQueueGenericSend>
 8005ac6:	6278      	str	r0, [r7, #36]	@ 0x24
 8005ac8:	e012      	b.n	8005af0 <xTimerGenericCommand+0x70>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005aca:	4b0c      	ldr	r3, [pc, #48]	@ (8005afc <xTimerGenericCommand+0x7c>)
 8005acc:	6818      	ldr	r0, [r3, #0]
 8005ace:	f107 0114 	add.w	r1, r7, #20
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	f7fe fe5d 	bl	8004794 <xQueueGenericSend>
 8005ada:	6278      	str	r0, [r7, #36]	@ 0x24
 8005adc:	e008      	b.n	8005af0 <xTimerGenericCommand+0x70>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005ade:	4b07      	ldr	r3, [pc, #28]	@ (8005afc <xTimerGenericCommand+0x7c>)
 8005ae0:	6818      	ldr	r0, [r3, #0]
 8005ae2:	f107 0114 	add.w	r1, r7, #20
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	683a      	ldr	r2, [r7, #0]
 8005aea:	f7fe fefd 	bl	80048e8 <xQueueGenericSendFromISR>
 8005aee:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	3728      	adds	r7, #40	@ 0x28
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}
 8005afa:	bf00      	nop
 8005afc:	20001060 	.word	0x20001060

08005b00 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b086      	sub	sp, #24
 8005b04:	af02      	add	r7, sp, #8
 8005b06:	6078      	str	r0, [r7, #4]
 8005b08:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b0a:	4b1c      	ldr	r3, [pc, #112]	@ (8005b7c <prvProcessExpiredTimer+0x7c>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	68db      	ldr	r3, [r3, #12]
 8005b10:	68db      	ldr	r3, [r3, #12]
 8005b12:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	3304      	adds	r3, #4
 8005b18:	4618      	mov	r0, r3
 8005b1a:	f7fe fd75 	bl	8004608 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005b24:	f003 0304 	and.w	r3, r3, #4
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d015      	beq.n	8005b58 <prvProcessExpiredTimer+0x58>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	699a      	ldr	r2, [r3, #24]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	18d1      	adds	r1, r2, r3
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	683a      	ldr	r2, [r7, #0]
 8005b38:	68f8      	ldr	r0, [r7, #12]
 8005b3a:	f000 f8c7 	bl	8005ccc <prvInsertTimerInActiveList>
 8005b3e:	4603      	mov	r3, r0
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d012      	beq.n	8005b6a <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005b44:	2300      	movs	r3, #0
 8005b46:	9300      	str	r3, [sp, #0]
 8005b48:	2300      	movs	r3, #0
 8005b4a:	687a      	ldr	r2, [r7, #4]
 8005b4c:	2100      	movs	r1, #0
 8005b4e:	68f8      	ldr	r0, [r7, #12]
 8005b50:	f7ff ff96 	bl	8005a80 <xTimerGenericCommand>
 8005b54:	60b8      	str	r0, [r7, #8]
 8005b56:	e008      	b.n	8005b6a <prvProcessExpiredTimer+0x6a>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005b5e:	f023 0301 	bic.w	r3, r3, #1
 8005b62:	b2da      	uxtb	r2, r3
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	6a1b      	ldr	r3, [r3, #32]
 8005b6e:	68f8      	ldr	r0, [r7, #12]
 8005b70:	4798      	blx	r3
}
 8005b72:	bf00      	nop
 8005b74:	3710      	adds	r7, #16
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}
 8005b7a:	bf00      	nop
 8005b7c:	20001058 	.word	0x20001058

08005b80 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b084      	sub	sp, #16
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005b88:	f107 0308 	add.w	r3, r7, #8
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f000 f859 	bl	8005c44 <prvGetNextExpireTime>
 8005b92:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	4619      	mov	r1, r3
 8005b98:	68f8      	ldr	r0, [r7, #12]
 8005b9a:	f000 f805 	bl	8005ba8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005b9e:	f000 f8d7 	bl	8005d50 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005ba2:	bf00      	nop
 8005ba4:	e7f0      	b.n	8005b88 <prvTimerTask+0x8>
	...

08005ba8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b084      	sub	sp, #16
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
 8005bb0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005bb2:	f7ff fb07 	bl	80051c4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005bb6:	f107 0308 	add.w	r3, r7, #8
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f000 f866 	bl	8005c8c <prvSampleTimeNow>
 8005bc0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d130      	bne.n	8005c2a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d10a      	bne.n	8005be4 <prvProcessTimerOrBlockTask+0x3c>
 8005bce:	687a      	ldr	r2, [r7, #4]
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	429a      	cmp	r2, r3
 8005bd4:	d806      	bhi.n	8005be4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005bd6:	f7ff fb03 	bl	80051e0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005bda:	68f9      	ldr	r1, [r7, #12]
 8005bdc:	6878      	ldr	r0, [r7, #4]
 8005bde:	f7ff ff8f 	bl	8005b00 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005be2:	e024      	b.n	8005c2e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d008      	beq.n	8005bfc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005bea:	4b13      	ldr	r3, [pc, #76]	@ (8005c38 <prvProcessTimerOrBlockTask+0x90>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d101      	bne.n	8005bf8 <prvProcessTimerOrBlockTask+0x50>
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	e000      	b.n	8005bfa <prvProcessTimerOrBlockTask+0x52>
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005bfc:	4b0f      	ldr	r3, [pc, #60]	@ (8005c3c <prvProcessTimerOrBlockTask+0x94>)
 8005bfe:	6818      	ldr	r0, [r3, #0]
 8005c00:	687a      	ldr	r2, [r7, #4]
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	1ad3      	subs	r3, r2, r3
 8005c06:	683a      	ldr	r2, [r7, #0]
 8005c08:	4619      	mov	r1, r3
 8005c0a:	f7ff f8a7 	bl	8004d5c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005c0e:	f7ff fae7 	bl	80051e0 <xTaskResumeAll>
 8005c12:	4603      	mov	r3, r0
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d10a      	bne.n	8005c2e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005c18:	4b09      	ldr	r3, [pc, #36]	@ (8005c40 <prvProcessTimerOrBlockTask+0x98>)
 8005c1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c1e:	601a      	str	r2, [r3, #0]
 8005c20:	f3bf 8f4f 	dsb	sy
 8005c24:	f3bf 8f6f 	isb	sy
}
 8005c28:	e001      	b.n	8005c2e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005c2a:	f7ff fad9 	bl	80051e0 <xTaskResumeAll>
}
 8005c2e:	bf00      	nop
 8005c30:	3710      	adds	r7, #16
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	bf00      	nop
 8005c38:	2000105c 	.word	0x2000105c
 8005c3c:	20001060 	.word	0x20001060
 8005c40:	e000ed04 	.word	0xe000ed04

08005c44 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005c44:	b480      	push	{r7}
 8005c46:	b085      	sub	sp, #20
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005c4c:	4b0e      	ldr	r3, [pc, #56]	@ (8005c88 <prvGetNextExpireTime+0x44>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d101      	bne.n	8005c5a <prvGetNextExpireTime+0x16>
 8005c56:	2201      	movs	r2, #1
 8005c58:	e000      	b.n	8005c5c <prvGetNextExpireTime+0x18>
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d105      	bne.n	8005c74 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005c68:	4b07      	ldr	r3, [pc, #28]	@ (8005c88 <prvGetNextExpireTime+0x44>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	68db      	ldr	r3, [r3, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	60fb      	str	r3, [r7, #12]
 8005c72:	e001      	b.n	8005c78 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005c74:	2300      	movs	r3, #0
 8005c76:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005c78:	68fb      	ldr	r3, [r7, #12]
}
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	3714      	adds	r7, #20
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c84:	4770      	bx	lr
 8005c86:	bf00      	nop
 8005c88:	20001058 	.word	0x20001058

08005c8c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b084      	sub	sp, #16
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005c94:	f7ff fb32 	bl	80052fc <xTaskGetTickCount>
 8005c98:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005c9a:	4b0b      	ldr	r3, [pc, #44]	@ (8005cc8 <prvSampleTimeNow+0x3c>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	68fa      	ldr	r2, [r7, #12]
 8005ca0:	429a      	cmp	r2, r3
 8005ca2:	d205      	bcs.n	8005cb0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005ca4:	f000 f90e 	bl	8005ec4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	601a      	str	r2, [r3, #0]
 8005cae:	e002      	b.n	8005cb6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005cb6:	4a04      	ldr	r2, [pc, #16]	@ (8005cc8 <prvSampleTimeNow+0x3c>)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	3710      	adds	r7, #16
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}
 8005cc6:	bf00      	nop
 8005cc8:	20001068 	.word	0x20001068

08005ccc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b086      	sub	sp, #24
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	60f8      	str	r0, [r7, #12]
 8005cd4:	60b9      	str	r1, [r7, #8]
 8005cd6:	607a      	str	r2, [r7, #4]
 8005cd8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	68ba      	ldr	r2, [r7, #8]
 8005ce2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	68fa      	ldr	r2, [r7, #12]
 8005ce8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005cea:	68ba      	ldr	r2, [r7, #8]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	429a      	cmp	r2, r3
 8005cf0:	d812      	bhi.n	8005d18 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005cf2:	687a      	ldr	r2, [r7, #4]
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	1ad2      	subs	r2, r2, r3
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	699b      	ldr	r3, [r3, #24]
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d302      	bcc.n	8005d06 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005d00:	2301      	movs	r3, #1
 8005d02:	617b      	str	r3, [r7, #20]
 8005d04:	e01b      	b.n	8005d3e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005d06:	4b10      	ldr	r3, [pc, #64]	@ (8005d48 <prvInsertTimerInActiveList+0x7c>)
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	3304      	adds	r3, #4
 8005d0e:	4619      	mov	r1, r3
 8005d10:	4610      	mov	r0, r2
 8005d12:	f7fe fc40 	bl	8004596 <vListInsert>
 8005d16:	e012      	b.n	8005d3e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005d18:	687a      	ldr	r2, [r7, #4]
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	429a      	cmp	r2, r3
 8005d1e:	d206      	bcs.n	8005d2e <prvInsertTimerInActiveList+0x62>
 8005d20:	68ba      	ldr	r2, [r7, #8]
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d302      	bcc.n	8005d2e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005d28:	2301      	movs	r3, #1
 8005d2a:	617b      	str	r3, [r7, #20]
 8005d2c:	e007      	b.n	8005d3e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005d2e:	4b07      	ldr	r3, [pc, #28]	@ (8005d4c <prvInsertTimerInActiveList+0x80>)
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	3304      	adds	r3, #4
 8005d36:	4619      	mov	r1, r3
 8005d38:	4610      	mov	r0, r2
 8005d3a:	f7fe fc2c 	bl	8004596 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005d3e:	697b      	ldr	r3, [r7, #20]
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	3718      	adds	r7, #24
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bd80      	pop	{r7, pc}
 8005d48:	2000105c 	.word	0x2000105c
 8005d4c:	20001058 	.word	0x20001058

08005d50 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b08c      	sub	sp, #48	@ 0x30
 8005d54:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005d56:	e0a2      	b.n	8005e9e <prvProcessReceivedCommands+0x14e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	da0b      	bge.n	8005d76 <prvProcessReceivedCommands+0x26>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005d5e:	f107 0308 	add.w	r3, r7, #8
 8005d62:	3304      	adds	r3, #4
 8005d64:	627b      	str	r3, [r7, #36]	@ 0x24
				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d6c:	6850      	ldr	r0, [r2, #4]
 8005d6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d70:	6892      	ldr	r2, [r2, #8]
 8005d72:	4611      	mov	r1, r2
 8005d74:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	f2c0 8090 	blt.w	8005e9e <prvProcessReceivedCommands+0x14e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005d7e:	693b      	ldr	r3, [r7, #16]
 8005d80:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005d82:	6a3b      	ldr	r3, [r7, #32]
 8005d84:	695b      	ldr	r3, [r3, #20]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d004      	beq.n	8005d94 <prvProcessReceivedCommands+0x44>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005d8a:	6a3b      	ldr	r3, [r7, #32]
 8005d8c:	3304      	adds	r3, #4
 8005d8e:	4618      	mov	r0, r3
 8005d90:	f7fe fc3a 	bl	8004608 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005d94:	1d3b      	adds	r3, r7, #4
 8005d96:	4618      	mov	r0, r3
 8005d98:	f7ff ff78 	bl	8005c8c <prvSampleTimeNow>
 8005d9c:	61f8      	str	r0, [r7, #28]

			switch( xMessage.xMessageID )
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	2b09      	cmp	r3, #9
 8005da2:	d879      	bhi.n	8005e98 <prvProcessReceivedCommands+0x148>
 8005da4:	a201      	add	r2, pc, #4	@ (adr r2, 8005dac <prvProcessReceivedCommands+0x5c>)
 8005da6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005daa:	bf00      	nop
 8005dac:	08005dd5 	.word	0x08005dd5
 8005db0:	08005dd5 	.word	0x08005dd5
 8005db4:	08005dd5 	.word	0x08005dd5
 8005db8:	08005e2f 	.word	0x08005e2f
 8005dbc:	08005e43 	.word	0x08005e43
 8005dc0:	08005e6f 	.word	0x08005e6f
 8005dc4:	08005dd5 	.word	0x08005dd5
 8005dc8:	08005dd5 	.word	0x08005dd5
 8005dcc:	08005e2f 	.word	0x08005e2f
 8005dd0:	08005e43 	.word	0x08005e43
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005dd4:	6a3b      	ldr	r3, [r7, #32]
 8005dd6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005dda:	f043 0301 	orr.w	r3, r3, #1
 8005dde:	b2da      	uxtb	r2, r3
 8005de0:	6a3b      	ldr	r3, [r7, #32]
 8005de2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005de6:	68fa      	ldr	r2, [r7, #12]
 8005de8:	6a3b      	ldr	r3, [r7, #32]
 8005dea:	699b      	ldr	r3, [r3, #24]
 8005dec:	18d1      	adds	r1, r2, r3
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	69fa      	ldr	r2, [r7, #28]
 8005df2:	6a38      	ldr	r0, [r7, #32]
 8005df4:	f7ff ff6a 	bl	8005ccc <prvInsertTimerInActiveList>
 8005df8:	4603      	mov	r3, r0
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d04e      	beq.n	8005e9c <prvProcessReceivedCommands+0x14c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005dfe:	6a3b      	ldr	r3, [r7, #32]
 8005e00:	6a1b      	ldr	r3, [r3, #32]
 8005e02:	6a38      	ldr	r0, [r7, #32]
 8005e04:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005e06:	6a3b      	ldr	r3, [r7, #32]
 8005e08:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e0c:	f003 0304 	and.w	r3, r3, #4
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d043      	beq.n	8005e9c <prvProcessReceivedCommands+0x14c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005e14:	68fa      	ldr	r2, [r7, #12]
 8005e16:	6a3b      	ldr	r3, [r7, #32]
 8005e18:	699b      	ldr	r3, [r3, #24]
 8005e1a:	441a      	add	r2, r3
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	9300      	str	r3, [sp, #0]
 8005e20:	2300      	movs	r3, #0
 8005e22:	2100      	movs	r1, #0
 8005e24:	6a38      	ldr	r0, [r7, #32]
 8005e26:	f7ff fe2b 	bl	8005a80 <xTimerGenericCommand>
 8005e2a:	61b8      	str	r0, [r7, #24]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
 8005e2c:	e036      	b.n	8005e9c <prvProcessReceivedCommands+0x14c>

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005e2e:	6a3b      	ldr	r3, [r7, #32]
 8005e30:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e34:	f023 0301 	bic.w	r3, r3, #1
 8005e38:	b2da      	uxtb	r2, r3
 8005e3a:	6a3b      	ldr	r3, [r7, #32]
 8005e3c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005e40:	e02d      	b.n	8005e9e <prvProcessReceivedCommands+0x14e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005e42:	6a3b      	ldr	r3, [r7, #32]
 8005e44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e48:	f043 0301 	orr.w	r3, r3, #1
 8005e4c:	b2da      	uxtb	r2, r3
 8005e4e:	6a3b      	ldr	r3, [r7, #32]
 8005e50:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005e54:	68fa      	ldr	r2, [r7, #12]
 8005e56:	6a3b      	ldr	r3, [r7, #32]
 8005e58:	619a      	str	r2, [r3, #24]
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005e5a:	6a3b      	ldr	r3, [r7, #32]
 8005e5c:	699a      	ldr	r2, [r3, #24]
 8005e5e:	69fb      	ldr	r3, [r7, #28]
 8005e60:	18d1      	adds	r1, r2, r3
 8005e62:	69fb      	ldr	r3, [r7, #28]
 8005e64:	69fa      	ldr	r2, [r7, #28]
 8005e66:	6a38      	ldr	r0, [r7, #32]
 8005e68:	f7ff ff30 	bl	8005ccc <prvInsertTimerInActiveList>
					break;
 8005e6c:	e017      	b.n	8005e9e <prvProcessReceivedCommands+0x14e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005e6e:	6a3b      	ldr	r3, [r7, #32]
 8005e70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e74:	f003 0302 	and.w	r3, r3, #2
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d103      	bne.n	8005e84 <prvProcessReceivedCommands+0x134>
						{
							vPortFree( pxTimer );
 8005e7c:	6a38      	ldr	r0, [r7, #32]
 8005e7e:	f000 faad 	bl	80063dc <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005e82:	e00c      	b.n	8005e9e <prvProcessReceivedCommands+0x14e>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005e84:	6a3b      	ldr	r3, [r7, #32]
 8005e86:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e8a:	f023 0301 	bic.w	r3, r3, #1
 8005e8e:	b2da      	uxtb	r2, r3
 8005e90:	6a3b      	ldr	r3, [r7, #32]
 8005e92:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005e96:	e002      	b.n	8005e9e <prvProcessReceivedCommands+0x14e>

				default	:
					/* Don't expect to get here. */
					break;
 8005e98:	bf00      	nop
 8005e9a:	e000      	b.n	8005e9e <prvProcessReceivedCommands+0x14e>
					break;
 8005e9c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005e9e:	4b08      	ldr	r3, [pc, #32]	@ (8005ec0 <prvProcessReceivedCommands+0x170>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f107 0108 	add.w	r1, r7, #8
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	f7fe fd7b 	bl	80049a4 <xQueueReceive>
 8005eae:	4603      	mov	r3, r0
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	f47f af51 	bne.w	8005d58 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005eb6:	bf00      	nop
 8005eb8:	bf00      	nop
 8005eba:	3728      	adds	r7, #40	@ 0x28
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd80      	pop	{r7, pc}
 8005ec0:	20001060 	.word	0x20001060

08005ec4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b088      	sub	sp, #32
 8005ec8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005eca:	e03a      	b.n	8005f42 <prvSwitchTimerLists+0x7e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005ecc:	4b26      	ldr	r3, [pc, #152]	@ (8005f68 <prvSwitchTimerLists+0xa4>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	68db      	ldr	r3, [r3, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ed6:	4b24      	ldr	r3, [pc, #144]	@ (8005f68 <prvSwitchTimerLists+0xa4>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	68db      	ldr	r3, [r3, #12]
 8005edc:	68db      	ldr	r3, [r3, #12]
 8005ede:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	3304      	adds	r3, #4
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	f7fe fb8f 	bl	8004608 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	6a1b      	ldr	r3, [r3, #32]
 8005eee:	68f8      	ldr	r0, [r7, #12]
 8005ef0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ef8:	f003 0304 	and.w	r3, r3, #4
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d020      	beq.n	8005f42 <prvSwitchTimerLists+0x7e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	699b      	ldr	r3, [r3, #24]
 8005f04:	693a      	ldr	r2, [r7, #16]
 8005f06:	4413      	add	r3, r2
 8005f08:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005f0a:	68ba      	ldr	r2, [r7, #8]
 8005f0c:	693b      	ldr	r3, [r7, #16]
 8005f0e:	429a      	cmp	r2, r3
 8005f10:	d90e      	bls.n	8005f30 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	68ba      	ldr	r2, [r7, #8]
 8005f16:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	68fa      	ldr	r2, [r7, #12]
 8005f1c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005f1e:	4b12      	ldr	r3, [pc, #72]	@ (8005f68 <prvSwitchTimerLists+0xa4>)
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	3304      	adds	r3, #4
 8005f26:	4619      	mov	r1, r3
 8005f28:	4610      	mov	r0, r2
 8005f2a:	f7fe fb34 	bl	8004596 <vListInsert>
 8005f2e:	e008      	b.n	8005f42 <prvSwitchTimerLists+0x7e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005f30:	2300      	movs	r3, #0
 8005f32:	9300      	str	r3, [sp, #0]
 8005f34:	2300      	movs	r3, #0
 8005f36:	693a      	ldr	r2, [r7, #16]
 8005f38:	2100      	movs	r1, #0
 8005f3a:	68f8      	ldr	r0, [r7, #12]
 8005f3c:	f7ff fda0 	bl	8005a80 <xTimerGenericCommand>
 8005f40:	6078      	str	r0, [r7, #4]
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005f42:	4b09      	ldr	r3, [pc, #36]	@ (8005f68 <prvSwitchTimerLists+0xa4>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d1bf      	bne.n	8005ecc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005f4c:	4b06      	ldr	r3, [pc, #24]	@ (8005f68 <prvSwitchTimerLists+0xa4>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005f52:	4b06      	ldr	r3, [pc, #24]	@ (8005f6c <prvSwitchTimerLists+0xa8>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a04      	ldr	r2, [pc, #16]	@ (8005f68 <prvSwitchTimerLists+0xa4>)
 8005f58:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005f5a:	4a04      	ldr	r2, [pc, #16]	@ (8005f6c <prvSwitchTimerLists+0xa8>)
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	6013      	str	r3, [r2, #0]
}
 8005f60:	bf00      	nop
 8005f62:	3718      	adds	r7, #24
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bd80      	pop	{r7, pc}
 8005f68:	20001058 	.word	0x20001058
 8005f6c:	2000105c 	.word	0x2000105c

08005f70 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b082      	sub	sp, #8
 8005f74:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005f76:	f000 f8dd 	bl	8006134 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005f7a:	4b15      	ldr	r3, [pc, #84]	@ (8005fd0 <prvCheckForValidListAndQueue+0x60>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d120      	bne.n	8005fc4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005f82:	4814      	ldr	r0, [pc, #80]	@ (8005fd4 <prvCheckForValidListAndQueue+0x64>)
 8005f84:	f7fe fab6 	bl	80044f4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005f88:	4813      	ldr	r0, [pc, #76]	@ (8005fd8 <prvCheckForValidListAndQueue+0x68>)
 8005f8a:	f7fe fab3 	bl	80044f4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005f8e:	4b13      	ldr	r3, [pc, #76]	@ (8005fdc <prvCheckForValidListAndQueue+0x6c>)
 8005f90:	4a10      	ldr	r2, [pc, #64]	@ (8005fd4 <prvCheckForValidListAndQueue+0x64>)
 8005f92:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005f94:	4b12      	ldr	r3, [pc, #72]	@ (8005fe0 <prvCheckForValidListAndQueue+0x70>)
 8005f96:	4a10      	ldr	r2, [pc, #64]	@ (8005fd8 <prvCheckForValidListAndQueue+0x68>)
 8005f98:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	9300      	str	r3, [sp, #0]
 8005f9e:	4b11      	ldr	r3, [pc, #68]	@ (8005fe4 <prvCheckForValidListAndQueue+0x74>)
 8005fa0:	4a11      	ldr	r2, [pc, #68]	@ (8005fe8 <prvCheckForValidListAndQueue+0x78>)
 8005fa2:	2110      	movs	r1, #16
 8005fa4:	200a      	movs	r0, #10
 8005fa6:	f7fe fbb3 	bl	8004710 <xQueueGenericCreateStatic>
 8005faa:	4603      	mov	r3, r0
 8005fac:	4a08      	ldr	r2, [pc, #32]	@ (8005fd0 <prvCheckForValidListAndQueue+0x60>)
 8005fae:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005fb0:	4b07      	ldr	r3, [pc, #28]	@ (8005fd0 <prvCheckForValidListAndQueue+0x60>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d005      	beq.n	8005fc4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005fb8:	4b05      	ldr	r3, [pc, #20]	@ (8005fd0 <prvCheckForValidListAndQueue+0x60>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	490b      	ldr	r1, [pc, #44]	@ (8005fec <prvCheckForValidListAndQueue+0x7c>)
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f7fe fea2 	bl	8004d08 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005fc4:	f000 f8d0 	bl	8006168 <vPortExitCritical>
}
 8005fc8:	bf00      	nop
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}
 8005fce:	bf00      	nop
 8005fd0:	20001060 	.word	0x20001060
 8005fd4:	20001030 	.word	0x20001030
 8005fd8:	20001044 	.word	0x20001044
 8005fdc:	20001058 	.word	0x20001058
 8005fe0:	2000105c 	.word	0x2000105c
 8005fe4:	2000110c 	.word	0x2000110c
 8005fe8:	2000106c 	.word	0x2000106c
 8005fec:	080067f0 	.word	0x080067f0

08005ff0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005ff0:	b480      	push	{r7}
 8005ff2:	b085      	sub	sp, #20
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	60f8      	str	r0, [r7, #12]
 8005ff8:	60b9      	str	r1, [r7, #8]
 8005ffa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	3b04      	subs	r3, #4
 8006000:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006008:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	3b04      	subs	r3, #4
 800600e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	f023 0201 	bic.w	r2, r3, #1
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	3b04      	subs	r3, #4
 800601e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006020:	4a0c      	ldr	r2, [pc, #48]	@ (8006054 <pxPortInitialiseStack+0x64>)
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	3b14      	subs	r3, #20
 800602a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800602c:	687a      	ldr	r2, [r7, #4]
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	3b04      	subs	r3, #4
 8006036:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	f06f 0202 	mvn.w	r2, #2
 800603e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	3b20      	subs	r3, #32
 8006044:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006046:	68fb      	ldr	r3, [r7, #12]
}
 8006048:	4618      	mov	r0, r3
 800604a:	3714      	adds	r7, #20
 800604c:	46bd      	mov	sp, r7
 800604e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006052:	4770      	bx	lr
 8006054:	08006059 	.word	0x08006059

08006058 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006058:	b480      	push	{r7}
 800605a:	b083      	sub	sp, #12
 800605c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800605e:	2300      	movs	r3, #0
 8006060:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006066:	f383 8811 	msr	BASEPRI, r3
 800606a:	f3bf 8f6f 	isb	sy
 800606e:	f3bf 8f4f 	dsb	sy
 8006072:	607b      	str	r3, [r7, #4]
}
 8006074:	bf00      	nop

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006076:	bf00      	nop
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d0fc      	beq.n	8006078 <prvTaskExitError+0x20>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800607e:	bf00      	nop
 8006080:	bf00      	nop
 8006082:	370c      	adds	r7, #12
 8006084:	46bd      	mov	sp, r7
 8006086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608a:	4770      	bx	lr
 800608c:	0000      	movs	r0, r0
	...

08006090 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006090:	4b07      	ldr	r3, [pc, #28]	@ (80060b0 <pxCurrentTCBConst2>)
 8006092:	6819      	ldr	r1, [r3, #0]
 8006094:	6808      	ldr	r0, [r1, #0]
 8006096:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800609a:	f380 8809 	msr	PSP, r0
 800609e:	f3bf 8f6f 	isb	sy
 80060a2:	f04f 0000 	mov.w	r0, #0
 80060a6:	f380 8811 	msr	BASEPRI, r0
 80060aa:	4770      	bx	lr
 80060ac:	f3af 8000 	nop.w

080060b0 <pxCurrentTCBConst2>:
 80060b0:	20000b30 	.word	0x20000b30
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80060b4:	bf00      	nop
 80060b6:	bf00      	nop

080060b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80060b8:	4808      	ldr	r0, [pc, #32]	@ (80060dc <prvPortStartFirstTask+0x24>)
 80060ba:	6800      	ldr	r0, [r0, #0]
 80060bc:	6800      	ldr	r0, [r0, #0]
 80060be:	f380 8808 	msr	MSP, r0
 80060c2:	f04f 0000 	mov.w	r0, #0
 80060c6:	f380 8814 	msr	CONTROL, r0
 80060ca:	b662      	cpsie	i
 80060cc:	b661      	cpsie	f
 80060ce:	f3bf 8f4f 	dsb	sy
 80060d2:	f3bf 8f6f 	isb	sy
 80060d6:	df00      	svc	0
 80060d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80060da:	bf00      	nop
 80060dc:	e000ed08 	.word	0xe000ed08

080060e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	af00      	add	r7, sp, #0
		*pucFirstUserPriorityRegister = ulOriginalPriority;
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80060e4:	4b10      	ldr	r3, [pc, #64]	@ (8006128 <xPortStartScheduler+0x48>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4a0f      	ldr	r2, [pc, #60]	@ (8006128 <xPortStartScheduler+0x48>)
 80060ea:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80060ee:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80060f0:	4b0d      	ldr	r3, [pc, #52]	@ (8006128 <xPortStartScheduler+0x48>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4a0c      	ldr	r2, [pc, #48]	@ (8006128 <xPortStartScheduler+0x48>)
 80060f6:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80060fa:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80060fc:	f000 f8a6 	bl	800624c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006100:	4b0a      	ldr	r3, [pc, #40]	@ (800612c <xPortStartScheduler+0x4c>)
 8006102:	2200      	movs	r2, #0
 8006104:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006106:	f000 f8c5 	bl	8006294 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800610a:	4b09      	ldr	r3, [pc, #36]	@ (8006130 <xPortStartScheduler+0x50>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	4a08      	ldr	r2, [pc, #32]	@ (8006130 <xPortStartScheduler+0x50>)
 8006110:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006114:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006116:	f7ff ffcf 	bl	80060b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800611a:	f7ff f9a7 	bl	800546c <vTaskSwitchContext>
	prvTaskExitError();
 800611e:	f7ff ff9b 	bl	8006058 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006122:	2300      	movs	r3, #0
}
 8006124:	4618      	mov	r0, r3
 8006126:	bd80      	pop	{r7, pc}
 8006128:	e000ed20 	.word	0xe000ed20
 800612c:	20000104 	.word	0x20000104
 8006130:	e000ef34 	.word	0xe000ef34

08006134 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006134:	b480      	push	{r7}
 8006136:	b083      	sub	sp, #12
 8006138:	af00      	add	r7, sp, #0
	__asm volatile
 800613a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800613e:	f383 8811 	msr	BASEPRI, r3
 8006142:	f3bf 8f6f 	isb	sy
 8006146:	f3bf 8f4f 	dsb	sy
 800614a:	607b      	str	r3, [r7, #4]
}
 800614c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800614e:	4b05      	ldr	r3, [pc, #20]	@ (8006164 <vPortEnterCritical+0x30>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	3301      	adds	r3, #1
 8006154:	4a03      	ldr	r2, [pc, #12]	@ (8006164 <vPortEnterCritical+0x30>)
 8006156:	6013      	str	r3, [r2, #0]
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
	}
}
 8006158:	bf00      	nop
 800615a:	370c      	adds	r7, #12
 800615c:	46bd      	mov	sp, r7
 800615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006162:	4770      	bx	lr
 8006164:	20000104 	.word	0x20000104

08006168 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006168:	b480      	push	{r7}
 800616a:	b083      	sub	sp, #12
 800616c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
	uxCriticalNesting--;
 800616e:	4b0a      	ldr	r3, [pc, #40]	@ (8006198 <vPortExitCritical+0x30>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	3b01      	subs	r3, #1
 8006174:	4a08      	ldr	r2, [pc, #32]	@ (8006198 <vPortExitCritical+0x30>)
 8006176:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006178:	4b07      	ldr	r3, [pc, #28]	@ (8006198 <vPortExitCritical+0x30>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d105      	bne.n	800618c <vPortExitCritical+0x24>
 8006180:	2300      	movs	r3, #0
 8006182:	607b      	str	r3, [r7, #4]
	__asm volatile
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	f383 8811 	msr	BASEPRI, r3
}
 800618a:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800618c:	bf00      	nop
 800618e:	370c      	adds	r7, #12
 8006190:	46bd      	mov	sp, r7
 8006192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006196:	4770      	bx	lr
 8006198:	20000104 	.word	0x20000104
 800619c:	00000000 	.word	0x00000000

080061a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80061a0:	f3ef 8009 	mrs	r0, PSP
 80061a4:	f3bf 8f6f 	isb	sy
 80061a8:	4b15      	ldr	r3, [pc, #84]	@ (8006200 <pxCurrentTCBConst>)
 80061aa:	681a      	ldr	r2, [r3, #0]
 80061ac:	f01e 0f10 	tst.w	lr, #16
 80061b0:	bf08      	it	eq
 80061b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80061b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061ba:	6010      	str	r0, [r2, #0]
 80061bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80061c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80061c4:	f380 8811 	msr	BASEPRI, r0
 80061c8:	f3bf 8f4f 	dsb	sy
 80061cc:	f3bf 8f6f 	isb	sy
 80061d0:	f7ff f94c 	bl	800546c <vTaskSwitchContext>
 80061d4:	f04f 0000 	mov.w	r0, #0
 80061d8:	f380 8811 	msr	BASEPRI, r0
 80061dc:	bc09      	pop	{r0, r3}
 80061de:	6819      	ldr	r1, [r3, #0]
 80061e0:	6808      	ldr	r0, [r1, #0]
 80061e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061e6:	f01e 0f10 	tst.w	lr, #16
 80061ea:	bf08      	it	eq
 80061ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80061f0:	f380 8809 	msr	PSP, r0
 80061f4:	f3bf 8f6f 	isb	sy
 80061f8:	4770      	bx	lr
 80061fa:	bf00      	nop
 80061fc:	f3af 8000 	nop.w

08006200 <pxCurrentTCBConst>:
 8006200:	20000b30 	.word	0x20000b30
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006204:	bf00      	nop
 8006206:	bf00      	nop

08006208 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b082      	sub	sp, #8
 800620c:	af00      	add	r7, sp, #0
	__asm volatile
 800620e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006212:	f383 8811 	msr	BASEPRI, r3
 8006216:	f3bf 8f6f 	isb	sy
 800621a:	f3bf 8f4f 	dsb	sy
 800621e:	607b      	str	r3, [r7, #4]
}
 8006220:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006222:	f7ff f87b 	bl	800531c <xTaskIncrementTick>
 8006226:	4603      	mov	r3, r0
 8006228:	2b00      	cmp	r3, #0
 800622a:	d003      	beq.n	8006234 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800622c:	4b06      	ldr	r3, [pc, #24]	@ (8006248 <xPortSysTickHandler+0x40>)
 800622e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006232:	601a      	str	r2, [r3, #0]
 8006234:	2300      	movs	r3, #0
 8006236:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	f383 8811 	msr	BASEPRI, r3
}
 800623e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006240:	bf00      	nop
 8006242:	3708      	adds	r7, #8
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}
 8006248:	e000ed04 	.word	0xe000ed04

0800624c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800624c:	b480      	push	{r7}
 800624e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006250:	4b0b      	ldr	r3, [pc, #44]	@ (8006280 <vPortSetupTimerInterrupt+0x34>)
 8006252:	2200      	movs	r2, #0
 8006254:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006256:	4b0b      	ldr	r3, [pc, #44]	@ (8006284 <vPortSetupTimerInterrupt+0x38>)
 8006258:	2200      	movs	r2, #0
 800625a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800625c:	4b0a      	ldr	r3, [pc, #40]	@ (8006288 <vPortSetupTimerInterrupt+0x3c>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a0a      	ldr	r2, [pc, #40]	@ (800628c <vPortSetupTimerInterrupt+0x40>)
 8006262:	fba2 2303 	umull	r2, r3, r2, r3
 8006266:	099b      	lsrs	r3, r3, #6
 8006268:	4a09      	ldr	r2, [pc, #36]	@ (8006290 <vPortSetupTimerInterrupt+0x44>)
 800626a:	3b01      	subs	r3, #1
 800626c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800626e:	4b04      	ldr	r3, [pc, #16]	@ (8006280 <vPortSetupTimerInterrupt+0x34>)
 8006270:	2207      	movs	r2, #7
 8006272:	601a      	str	r2, [r3, #0]
}
 8006274:	bf00      	nop
 8006276:	46bd      	mov	sp, r7
 8006278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627c:	4770      	bx	lr
 800627e:	bf00      	nop
 8006280:	e000e010 	.word	0xe000e010
 8006284:	e000e018 	.word	0xe000e018
 8006288:	20000000 	.word	0x20000000
 800628c:	10624dd3 	.word	0x10624dd3
 8006290:	e000e014 	.word	0xe000e014

08006294 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006294:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80062a4 <vPortEnableVFP+0x10>
 8006298:	6801      	ldr	r1, [r0, #0]
 800629a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800629e:	6001      	str	r1, [r0, #0]
 80062a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80062a2:	bf00      	nop
 80062a4:	e000ed88 	.word	0xe000ed88

080062a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b086      	sub	sp, #24
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80062b0:	2300      	movs	r3, #0
 80062b2:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 80062b4:	f7fe ff86 	bl	80051c4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80062b8:	4b42      	ldr	r3, [pc, #264]	@ (80063c4 <pvPortMalloc+0x11c>)
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d101      	bne.n	80062c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80062c0:	f000 f8cc 	bl	800645c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80062c4:	4b40      	ldr	r3, [pc, #256]	@ (80063c8 <pvPortMalloc+0x120>)
 80062c6:	681a      	ldr	r2, [r3, #0]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	4013      	ands	r3, r2
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d172      	bne.n	80063b6 <pvPortMalloc+0x10e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d00d      	beq.n	80062f2 <pvPortMalloc+0x4a>
			{
				xWantedSize += xHeapStructSize;
 80062d6:	2208      	movs	r2, #8
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	4413      	add	r3, r2
 80062dc:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	f003 0307 	and.w	r3, r3, #7
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d004      	beq.n	80062f2 <pvPortMalloc+0x4a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	f023 0307 	bic.w	r3, r3, #7
 80062ee:	3308      	adds	r3, #8
 80062f0:	607b      	str	r3, [r7, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d05e      	beq.n	80063b6 <pvPortMalloc+0x10e>
 80062f8:	4b34      	ldr	r3, [pc, #208]	@ (80063cc <pvPortMalloc+0x124>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	687a      	ldr	r2, [r7, #4]
 80062fe:	429a      	cmp	r2, r3
 8006300:	d859      	bhi.n	80063b6 <pvPortMalloc+0x10e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006302:	4b33      	ldr	r3, [pc, #204]	@ (80063d0 <pvPortMalloc+0x128>)
 8006304:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8006306:	4b32      	ldr	r3, [pc, #200]	@ (80063d0 <pvPortMalloc+0x128>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800630c:	e004      	b.n	8006318 <pvPortMalloc+0x70>
				{
					pxPreviousBlock = pxBlock;
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	685b      	ldr	r3, [r3, #4]
 800631c:	687a      	ldr	r2, [r7, #4]
 800631e:	429a      	cmp	r2, r3
 8006320:	d903      	bls.n	800632a <pvPortMalloc+0x82>
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d1f1      	bne.n	800630e <pvPortMalloc+0x66>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800632a:	4b26      	ldr	r3, [pc, #152]	@ (80063c4 <pvPortMalloc+0x11c>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	697a      	ldr	r2, [r7, #20]
 8006330:	429a      	cmp	r2, r3
 8006332:	d040      	beq.n	80063b6 <pvPortMalloc+0x10e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	2208      	movs	r2, #8
 800633a:	4413      	add	r3, r2
 800633c:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	681a      	ldr	r2, [r3, #0]
 8006342:	693b      	ldr	r3, [r7, #16]
 8006344:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	685a      	ldr	r2, [r3, #4]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	1ad2      	subs	r2, r2, r3
 800634e:	2308      	movs	r3, #8
 8006350:	005b      	lsls	r3, r3, #1
 8006352:	429a      	cmp	r2, r3
 8006354:	d90f      	bls.n	8006376 <pvPortMalloc+0xce>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006356:	697a      	ldr	r2, [r7, #20]
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	4413      	add	r3, r2
 800635c:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	685a      	ldr	r2, [r3, #4]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	1ad2      	subs	r2, r2, r3
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	687a      	ldr	r2, [r7, #4]
 800636e:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006370:	68b8      	ldr	r0, [r7, #8]
 8006372:	f000 f8d5 	bl	8006520 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006376:	4b15      	ldr	r3, [pc, #84]	@ (80063cc <pvPortMalloc+0x124>)
 8006378:	681a      	ldr	r2, [r3, #0]
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	1ad3      	subs	r3, r2, r3
 8006380:	4a12      	ldr	r2, [pc, #72]	@ (80063cc <pvPortMalloc+0x124>)
 8006382:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006384:	4b11      	ldr	r3, [pc, #68]	@ (80063cc <pvPortMalloc+0x124>)
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	4b12      	ldr	r3, [pc, #72]	@ (80063d4 <pvPortMalloc+0x12c>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	429a      	cmp	r2, r3
 800638e:	d203      	bcs.n	8006398 <pvPortMalloc+0xf0>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006390:	4b0e      	ldr	r3, [pc, #56]	@ (80063cc <pvPortMalloc+0x124>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	4a0f      	ldr	r2, [pc, #60]	@ (80063d4 <pvPortMalloc+0x12c>)
 8006396:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	685a      	ldr	r2, [r3, #4]
 800639c:	4b0a      	ldr	r3, [pc, #40]	@ (80063c8 <pvPortMalloc+0x120>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	431a      	orrs	r2, r3
 80063a2:	697b      	ldr	r3, [r7, #20]
 80063a4:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80063a6:	697b      	ldr	r3, [r7, #20]
 80063a8:	2200      	movs	r2, #0
 80063aa:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80063ac:	4b0a      	ldr	r3, [pc, #40]	@ (80063d8 <pvPortMalloc+0x130>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	3301      	adds	r3, #1
 80063b2:	4a09      	ldr	r2, [pc, #36]	@ (80063d8 <pvPortMalloc+0x130>)
 80063b4:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80063b6:	f7fe ff13 	bl	80051e0 <xTaskResumeAll>
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
	return pvReturn;
 80063ba:	68fb      	ldr	r3, [r7, #12]
}
 80063bc:	4618      	mov	r0, r3
 80063be:	3718      	adds	r7, #24
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bd80      	pop	{r7, pc}
 80063c4:	20004d64 	.word	0x20004d64
 80063c8:	20004d78 	.word	0x20004d78
 80063cc:	20004d68 	.word	0x20004d68
 80063d0:	20004d5c 	.word	0x20004d5c
 80063d4:	20004d6c 	.word	0x20004d6c
 80063d8:	20004d70 	.word	0x20004d70

080063dc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b084      	sub	sp, #16
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d02c      	beq.n	8006448 <vPortFree+0x6c>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80063ee:	2308      	movs	r3, #8
 80063f0:	425b      	negs	r3, r3
 80063f2:	68fa      	ldr	r2, [r7, #12]
 80063f4:	4413      	add	r3, r2
 80063f6:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
		configASSERT( pxLink->pxNextFreeBlock == NULL );

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	685a      	ldr	r2, [r3, #4]
 8006400:	4b13      	ldr	r3, [pc, #76]	@ (8006450 <vPortFree+0x74>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4013      	ands	r3, r2
 8006406:	2b00      	cmp	r3, #0
 8006408:	d01e      	beq.n	8006448 <vPortFree+0x6c>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d11a      	bne.n	8006448 <vPortFree+0x6c>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	685a      	ldr	r2, [r3, #4]
 8006416:	4b0e      	ldr	r3, [pc, #56]	@ (8006450 <vPortFree+0x74>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	43db      	mvns	r3, r3
 800641c:	401a      	ands	r2, r3
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006422:	f7fe fecf 	bl	80051c4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	685a      	ldr	r2, [r3, #4]
 800642a:	4b0a      	ldr	r3, [pc, #40]	@ (8006454 <vPortFree+0x78>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	4413      	add	r3, r2
 8006430:	4a08      	ldr	r2, [pc, #32]	@ (8006454 <vPortFree+0x78>)
 8006432:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006434:	68b8      	ldr	r0, [r7, #8]
 8006436:	f000 f873 	bl	8006520 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800643a:	4b07      	ldr	r3, [pc, #28]	@ (8006458 <vPortFree+0x7c>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	3301      	adds	r3, #1
 8006440:	4a05      	ldr	r2, [pc, #20]	@ (8006458 <vPortFree+0x7c>)
 8006442:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006444:	f7fe fecc 	bl	80051e0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006448:	bf00      	nop
 800644a:	3710      	adds	r7, #16
 800644c:	46bd      	mov	sp, r7
 800644e:	bd80      	pop	{r7, pc}
 8006450:	20004d78 	.word	0x20004d78
 8006454:	20004d68 	.word	0x20004d68
 8006458:	20004d74 	.word	0x20004d74

0800645c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800645c:	b480      	push	{r7}
 800645e:	b085      	sub	sp, #20
 8006460:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006462:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006466:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006468:	4b27      	ldr	r3, [pc, #156]	@ (8006508 <prvHeapInit+0xac>)
 800646a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	f003 0307 	and.w	r3, r3, #7
 8006472:	2b00      	cmp	r3, #0
 8006474:	d00c      	beq.n	8006490 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	3307      	adds	r3, #7
 800647a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	f023 0307 	bic.w	r3, r3, #7
 8006482:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006484:	68ba      	ldr	r2, [r7, #8]
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	1ad3      	subs	r3, r2, r3
 800648a:	4a1f      	ldr	r2, [pc, #124]	@ (8006508 <prvHeapInit+0xac>)
 800648c:	4413      	add	r3, r2
 800648e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006494:	4a1d      	ldr	r2, [pc, #116]	@ (800650c <prvHeapInit+0xb0>)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800649a:	4b1c      	ldr	r3, [pc, #112]	@ (800650c <prvHeapInit+0xb0>)
 800649c:	2200      	movs	r2, #0
 800649e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	68ba      	ldr	r2, [r7, #8]
 80064a4:	4413      	add	r3, r2
 80064a6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80064a8:	2208      	movs	r2, #8
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	1a9b      	subs	r3, r3, r2
 80064ae:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	f023 0307 	bic.w	r3, r3, #7
 80064b6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	4a15      	ldr	r2, [pc, #84]	@ (8006510 <prvHeapInit+0xb4>)
 80064bc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80064be:	4b14      	ldr	r3, [pc, #80]	@ (8006510 <prvHeapInit+0xb4>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	2200      	movs	r2, #0
 80064c4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80064c6:	4b12      	ldr	r3, [pc, #72]	@ (8006510 <prvHeapInit+0xb4>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	2200      	movs	r2, #0
 80064cc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	68fa      	ldr	r2, [r7, #12]
 80064d6:	1ad2      	subs	r2, r2, r3
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80064dc:	4b0c      	ldr	r3, [pc, #48]	@ (8006510 <prvHeapInit+0xb4>)
 80064de:	681a      	ldr	r2, [r3, #0]
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	4a0a      	ldr	r2, [pc, #40]	@ (8006514 <prvHeapInit+0xb8>)
 80064ea:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	4a09      	ldr	r2, [pc, #36]	@ (8006518 <prvHeapInit+0xbc>)
 80064f2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80064f4:	4b09      	ldr	r3, [pc, #36]	@ (800651c <prvHeapInit+0xc0>)
 80064f6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80064fa:	601a      	str	r2, [r3, #0]
}
 80064fc:	bf00      	nop
 80064fe:	3714      	adds	r7, #20
 8006500:	46bd      	mov	sp, r7
 8006502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006506:	4770      	bx	lr
 8006508:	2000115c 	.word	0x2000115c
 800650c:	20004d5c 	.word	0x20004d5c
 8006510:	20004d64 	.word	0x20004d64
 8006514:	20004d6c 	.word	0x20004d6c
 8006518:	20004d68 	.word	0x20004d68
 800651c:	20004d78 	.word	0x20004d78

08006520 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006520:	b480      	push	{r7}
 8006522:	b085      	sub	sp, #20
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006528:	4b28      	ldr	r3, [pc, #160]	@ (80065cc <prvInsertBlockIntoFreeList+0xac>)
 800652a:	60fb      	str	r3, [r7, #12]
 800652c:	e002      	b.n	8006534 <prvInsertBlockIntoFreeList+0x14>
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	60fb      	str	r3, [r7, #12]
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	687a      	ldr	r2, [r7, #4]
 800653a:	429a      	cmp	r2, r3
 800653c:	d8f7      	bhi.n	800652e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	68ba      	ldr	r2, [r7, #8]
 8006548:	4413      	add	r3, r2
 800654a:	687a      	ldr	r2, [r7, #4]
 800654c:	429a      	cmp	r2, r3
 800654e:	d108      	bne.n	8006562 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	685a      	ldr	r2, [r3, #4]
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	685b      	ldr	r3, [r3, #4]
 8006558:	441a      	add	r2, r3
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	68ba      	ldr	r2, [r7, #8]
 800656c:	441a      	add	r2, r3
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	429a      	cmp	r2, r3
 8006574:	d118      	bne.n	80065a8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681a      	ldr	r2, [r3, #0]
 800657a:	4b15      	ldr	r3, [pc, #84]	@ (80065d0 <prvInsertBlockIntoFreeList+0xb0>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	429a      	cmp	r2, r3
 8006580:	d00d      	beq.n	800659e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	685a      	ldr	r2, [r3, #4]
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	441a      	add	r2, r3
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	681a      	ldr	r2, [r3, #0]
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	601a      	str	r2, [r3, #0]
 800659c:	e008      	b.n	80065b0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800659e:	4b0c      	ldr	r3, [pc, #48]	@ (80065d0 <prvInsertBlockIntoFreeList+0xb0>)
 80065a0:	681a      	ldr	r2, [r3, #0]
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	601a      	str	r2, [r3, #0]
 80065a6:	e003      	b.n	80065b0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80065b0:	68fa      	ldr	r2, [r7, #12]
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	429a      	cmp	r2, r3
 80065b6:	d002      	beq.n	80065be <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	687a      	ldr	r2, [r7, #4]
 80065bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80065be:	bf00      	nop
 80065c0:	3714      	adds	r7, #20
 80065c2:	46bd      	mov	sp, r7
 80065c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c8:	4770      	bx	lr
 80065ca:	bf00      	nop
 80065cc:	20004d5c 	.word	0x20004d5c
 80065d0:	20004d64 	.word	0x20004d64

080065d4 <memset>:
 80065d4:	4402      	add	r2, r0
 80065d6:	4603      	mov	r3, r0
 80065d8:	4293      	cmp	r3, r2
 80065da:	d100      	bne.n	80065de <memset+0xa>
 80065dc:	4770      	bx	lr
 80065de:	f803 1b01 	strb.w	r1, [r3], #1
 80065e2:	e7f9      	b.n	80065d8 <memset+0x4>

080065e4 <_reclaim_reent>:
 80065e4:	4b29      	ldr	r3, [pc, #164]	@ (800668c <_reclaim_reent+0xa8>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	4283      	cmp	r3, r0
 80065ea:	b570      	push	{r4, r5, r6, lr}
 80065ec:	4604      	mov	r4, r0
 80065ee:	d04b      	beq.n	8006688 <_reclaim_reent+0xa4>
 80065f0:	69c3      	ldr	r3, [r0, #28]
 80065f2:	b1ab      	cbz	r3, 8006620 <_reclaim_reent+0x3c>
 80065f4:	68db      	ldr	r3, [r3, #12]
 80065f6:	b16b      	cbz	r3, 8006614 <_reclaim_reent+0x30>
 80065f8:	2500      	movs	r5, #0
 80065fa:	69e3      	ldr	r3, [r4, #28]
 80065fc:	68db      	ldr	r3, [r3, #12]
 80065fe:	5959      	ldr	r1, [r3, r5]
 8006600:	2900      	cmp	r1, #0
 8006602:	d13b      	bne.n	800667c <_reclaim_reent+0x98>
 8006604:	3504      	adds	r5, #4
 8006606:	2d80      	cmp	r5, #128	@ 0x80
 8006608:	d1f7      	bne.n	80065fa <_reclaim_reent+0x16>
 800660a:	69e3      	ldr	r3, [r4, #28]
 800660c:	4620      	mov	r0, r4
 800660e:	68d9      	ldr	r1, [r3, #12]
 8006610:	f000 f872 	bl	80066f8 <_free_r>
 8006614:	69e3      	ldr	r3, [r4, #28]
 8006616:	6819      	ldr	r1, [r3, #0]
 8006618:	b111      	cbz	r1, 8006620 <_reclaim_reent+0x3c>
 800661a:	4620      	mov	r0, r4
 800661c:	f000 f86c 	bl	80066f8 <_free_r>
 8006620:	6961      	ldr	r1, [r4, #20]
 8006622:	b111      	cbz	r1, 800662a <_reclaim_reent+0x46>
 8006624:	4620      	mov	r0, r4
 8006626:	f000 f867 	bl	80066f8 <_free_r>
 800662a:	69e1      	ldr	r1, [r4, #28]
 800662c:	b111      	cbz	r1, 8006634 <_reclaim_reent+0x50>
 800662e:	4620      	mov	r0, r4
 8006630:	f000 f862 	bl	80066f8 <_free_r>
 8006634:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006636:	b111      	cbz	r1, 800663e <_reclaim_reent+0x5a>
 8006638:	4620      	mov	r0, r4
 800663a:	f000 f85d 	bl	80066f8 <_free_r>
 800663e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006640:	b111      	cbz	r1, 8006648 <_reclaim_reent+0x64>
 8006642:	4620      	mov	r0, r4
 8006644:	f000 f858 	bl	80066f8 <_free_r>
 8006648:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800664a:	b111      	cbz	r1, 8006652 <_reclaim_reent+0x6e>
 800664c:	4620      	mov	r0, r4
 800664e:	f000 f853 	bl	80066f8 <_free_r>
 8006652:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006654:	b111      	cbz	r1, 800665c <_reclaim_reent+0x78>
 8006656:	4620      	mov	r0, r4
 8006658:	f000 f84e 	bl	80066f8 <_free_r>
 800665c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800665e:	b111      	cbz	r1, 8006666 <_reclaim_reent+0x82>
 8006660:	4620      	mov	r0, r4
 8006662:	f000 f849 	bl	80066f8 <_free_r>
 8006666:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006668:	b111      	cbz	r1, 8006670 <_reclaim_reent+0x8c>
 800666a:	4620      	mov	r0, r4
 800666c:	f000 f844 	bl	80066f8 <_free_r>
 8006670:	6a23      	ldr	r3, [r4, #32]
 8006672:	b14b      	cbz	r3, 8006688 <_reclaim_reent+0xa4>
 8006674:	4620      	mov	r0, r4
 8006676:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800667a:	4718      	bx	r3
 800667c:	680e      	ldr	r6, [r1, #0]
 800667e:	4620      	mov	r0, r4
 8006680:	f000 f83a 	bl	80066f8 <_free_r>
 8006684:	4631      	mov	r1, r6
 8006686:	e7bb      	b.n	8006600 <_reclaim_reent+0x1c>
 8006688:	bd70      	pop	{r4, r5, r6, pc}
 800668a:	bf00      	nop
 800668c:	20000108 	.word	0x20000108

08006690 <__libc_init_array>:
 8006690:	b570      	push	{r4, r5, r6, lr}
 8006692:	4d0d      	ldr	r5, [pc, #52]	@ (80066c8 <__libc_init_array+0x38>)
 8006694:	4c0d      	ldr	r4, [pc, #52]	@ (80066cc <__libc_init_array+0x3c>)
 8006696:	1b64      	subs	r4, r4, r5
 8006698:	10a4      	asrs	r4, r4, #2
 800669a:	2600      	movs	r6, #0
 800669c:	42a6      	cmp	r6, r4
 800669e:	d109      	bne.n	80066b4 <__libc_init_array+0x24>
 80066a0:	4d0b      	ldr	r5, [pc, #44]	@ (80066d0 <__libc_init_array+0x40>)
 80066a2:	4c0c      	ldr	r4, [pc, #48]	@ (80066d4 <__libc_init_array+0x44>)
 80066a4:	f000 f87e 	bl	80067a4 <_init>
 80066a8:	1b64      	subs	r4, r4, r5
 80066aa:	10a4      	asrs	r4, r4, #2
 80066ac:	2600      	movs	r6, #0
 80066ae:	42a6      	cmp	r6, r4
 80066b0:	d105      	bne.n	80066be <__libc_init_array+0x2e>
 80066b2:	bd70      	pop	{r4, r5, r6, pc}
 80066b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80066b8:	4798      	blx	r3
 80066ba:	3601      	adds	r6, #1
 80066bc:	e7ee      	b.n	800669c <__libc_init_array+0xc>
 80066be:	f855 3b04 	ldr.w	r3, [r5], #4
 80066c2:	4798      	blx	r3
 80066c4:	3601      	adds	r6, #1
 80066c6:	e7f2      	b.n	80066ae <__libc_init_array+0x1e>
 80066c8:	08006818 	.word	0x08006818
 80066cc:	08006818 	.word	0x08006818
 80066d0:	08006818 	.word	0x08006818
 80066d4:	0800681c 	.word	0x0800681c

080066d8 <__retarget_lock_acquire_recursive>:
 80066d8:	4770      	bx	lr

080066da <__retarget_lock_release_recursive>:
 80066da:	4770      	bx	lr

080066dc <memcpy>:
 80066dc:	440a      	add	r2, r1
 80066de:	4291      	cmp	r1, r2
 80066e0:	f100 33ff 	add.w	r3, r0, #4294967295
 80066e4:	d100      	bne.n	80066e8 <memcpy+0xc>
 80066e6:	4770      	bx	lr
 80066e8:	b510      	push	{r4, lr}
 80066ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80066ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 80066f2:	4291      	cmp	r1, r2
 80066f4:	d1f9      	bne.n	80066ea <memcpy+0xe>
 80066f6:	bd10      	pop	{r4, pc}

080066f8 <_free_r>:
 80066f8:	b538      	push	{r3, r4, r5, lr}
 80066fa:	4605      	mov	r5, r0
 80066fc:	2900      	cmp	r1, #0
 80066fe:	d041      	beq.n	8006784 <_free_r+0x8c>
 8006700:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006704:	1f0c      	subs	r4, r1, #4
 8006706:	2b00      	cmp	r3, #0
 8006708:	bfb8      	it	lt
 800670a:	18e4      	addlt	r4, r4, r3
 800670c:	f000 f83e 	bl	800678c <__malloc_lock>
 8006710:	4a1d      	ldr	r2, [pc, #116]	@ (8006788 <_free_r+0x90>)
 8006712:	6813      	ldr	r3, [r2, #0]
 8006714:	b933      	cbnz	r3, 8006724 <_free_r+0x2c>
 8006716:	6063      	str	r3, [r4, #4]
 8006718:	6014      	str	r4, [r2, #0]
 800671a:	4628      	mov	r0, r5
 800671c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006720:	f000 b83a 	b.w	8006798 <__malloc_unlock>
 8006724:	42a3      	cmp	r3, r4
 8006726:	d908      	bls.n	800673a <_free_r+0x42>
 8006728:	6820      	ldr	r0, [r4, #0]
 800672a:	1821      	adds	r1, r4, r0
 800672c:	428b      	cmp	r3, r1
 800672e:	bf01      	itttt	eq
 8006730:	6819      	ldreq	r1, [r3, #0]
 8006732:	685b      	ldreq	r3, [r3, #4]
 8006734:	1809      	addeq	r1, r1, r0
 8006736:	6021      	streq	r1, [r4, #0]
 8006738:	e7ed      	b.n	8006716 <_free_r+0x1e>
 800673a:	461a      	mov	r2, r3
 800673c:	685b      	ldr	r3, [r3, #4]
 800673e:	b10b      	cbz	r3, 8006744 <_free_r+0x4c>
 8006740:	42a3      	cmp	r3, r4
 8006742:	d9fa      	bls.n	800673a <_free_r+0x42>
 8006744:	6811      	ldr	r1, [r2, #0]
 8006746:	1850      	adds	r0, r2, r1
 8006748:	42a0      	cmp	r0, r4
 800674a:	d10b      	bne.n	8006764 <_free_r+0x6c>
 800674c:	6820      	ldr	r0, [r4, #0]
 800674e:	4401      	add	r1, r0
 8006750:	1850      	adds	r0, r2, r1
 8006752:	4283      	cmp	r3, r0
 8006754:	6011      	str	r1, [r2, #0]
 8006756:	d1e0      	bne.n	800671a <_free_r+0x22>
 8006758:	6818      	ldr	r0, [r3, #0]
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	6053      	str	r3, [r2, #4]
 800675e:	4408      	add	r0, r1
 8006760:	6010      	str	r0, [r2, #0]
 8006762:	e7da      	b.n	800671a <_free_r+0x22>
 8006764:	d902      	bls.n	800676c <_free_r+0x74>
 8006766:	230c      	movs	r3, #12
 8006768:	602b      	str	r3, [r5, #0]
 800676a:	e7d6      	b.n	800671a <_free_r+0x22>
 800676c:	6820      	ldr	r0, [r4, #0]
 800676e:	1821      	adds	r1, r4, r0
 8006770:	428b      	cmp	r3, r1
 8006772:	bf04      	itt	eq
 8006774:	6819      	ldreq	r1, [r3, #0]
 8006776:	685b      	ldreq	r3, [r3, #4]
 8006778:	6063      	str	r3, [r4, #4]
 800677a:	bf04      	itt	eq
 800677c:	1809      	addeq	r1, r1, r0
 800677e:	6021      	streq	r1, [r4, #0]
 8006780:	6054      	str	r4, [r2, #4]
 8006782:	e7ca      	b.n	800671a <_free_r+0x22>
 8006784:	bd38      	pop	{r3, r4, r5, pc}
 8006786:	bf00      	nop
 8006788:	20004eb8 	.word	0x20004eb8

0800678c <__malloc_lock>:
 800678c:	4801      	ldr	r0, [pc, #4]	@ (8006794 <__malloc_lock+0x8>)
 800678e:	f7ff bfa3 	b.w	80066d8 <__retarget_lock_acquire_recursive>
 8006792:	bf00      	nop
 8006794:	20004eb4 	.word	0x20004eb4

08006798 <__malloc_unlock>:
 8006798:	4801      	ldr	r0, [pc, #4]	@ (80067a0 <__malloc_unlock+0x8>)
 800679a:	f7ff bf9e 	b.w	80066da <__retarget_lock_release_recursive>
 800679e:	bf00      	nop
 80067a0:	20004eb4 	.word	0x20004eb4

080067a4 <_init>:
 80067a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067a6:	bf00      	nop
 80067a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067aa:	bc08      	pop	{r3}
 80067ac:	469e      	mov	lr, r3
 80067ae:	4770      	bx	lr

080067b0 <_fini>:
 80067b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067b2:	bf00      	nop
 80067b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067b6:	bc08      	pop	{r3}
 80067b8:	469e      	mov	lr, r3
 80067ba:	4770      	bx	lr
