// Seed: 1957949014
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input supply0 id_2,
    input wor id_3,
    output tri0 id_4,
    output tri1 id_5,
    output wire id_6,
    output supply1 id_7,
    output wire id_8,
    input supply0 id_9,
    input tri1 id_10,
    output tri1 id_11,
    input supply1 id_12,
    output tri id_13,
    output tri0 id_14,
    output wire id_15,
    output supply1 id_16,
    input tri0 id_17,
    input tri id_18,
    input tri1 id_19,
    output wire id_20,
    output wire id_21,
    input wor id_22,
    input tri1 id_23,
    output tri id_24,
    input wire id_25,
    input uwire id_26,
    output uwire id_27,
    input tri id_28,
    output tri0 id_29
);
endmodule
module module_1 #(
    parameter id_1 = 32'd90
) (
    input tri1 id_0,
    input supply1 _id_1,
    input wor id_2,
    input wor id_3,
    input supply0 id_4,
    output tri id_5,
    output uwire id_6,
    output wor id_7
);
  logic [id_1 : 1] id_9;
  assign id_5 = id_2;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_4,
      id_0,
      id_7,
      id_5,
      id_6,
      id_7,
      id_7,
      id_4,
      id_0,
      id_6,
      id_4,
      id_7,
      id_5,
      id_6,
      id_6,
      id_4,
      id_4,
      id_4,
      id_5,
      id_7,
      id_2,
      id_2,
      id_7,
      id_3,
      id_4,
      id_5,
      id_0,
      id_5
  );
endmodule
