****************************************
Report : timing
	-path_type full
	-delay_type min
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : top
Version: S-2021.06
Date   : Sun May  1 16:08:32 2022
****************************************


  Startpoint: MF0/M2/out0_reg[9]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R2/out0_reg[9]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.07       0.07
  MF0/M2/out0_reg[9]/CP (EDFQD1BWP)                       0.00       0.07 r
  MF0/M2/out0_reg[9]/Q (EDFQD1BWP)                        0.09 +     0.16 f
  U20406/ZN (INR2XD0BWP)                                  0.05 +     0.21 f
  U962/Z (CKBD0BWP)                                       0.04 +     0.24 f
  RF0/R2/out0_reg[9]/D (EDFQD1BWP)                        0.00 +     0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.09       0.09
  clock reconvergence pessimism                           0.00       0.09
  clock uncertainty                                       0.15       0.24
  RF0/R2/out0_reg[9]/CP (EDFQD1BWP)                                  0.24 r
  library hold time                                       0.01       0.25
  data required time                                                 0.25
  ------------------------------------------------------------------------------
  data required time                                                 0.25
  data arrival time                                                 -0.24
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: RF0/R3/out0_reg[8]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: A1/x0_n2_aggr_reg[8]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.07       0.07
  RF0/R3/out0_reg[8]/CP (EDFQD1BWP)                       0.00       0.07 r
  RF0/R3/out0_reg[8]/Q (EDFQD1BWP)                        0.09 +     0.16 r
  A1/add_0_root_add_31_2/U1_8/S (FA1D0BWP)                0.08 +     0.24 f
  A1/x0_n2_aggr_reg[8]/D (EDFQD2BWP)                      0.00 +     0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.09       0.09
  clock reconvergence pessimism                           0.00       0.09
  clock uncertainty                                       0.15       0.24
  A1/x0_n2_aggr_reg[8]/CP (EDFQD2BWP)                                0.24 r
  library hold time                                       0.00       0.25
  data required time                                                 0.25
  ------------------------------------------------------------------------------
  data required time                                                 0.25
  data arrival time                                                 -0.24
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: RF0/R3/out2_reg[0]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: A1/x2_n3_aggr_reg[0]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.09       0.09
  RF0/R3/out2_reg[0]/CP (EDFQD1BWP)                       0.00       0.09 r
  RF0/R3/out2_reg[0]/Q (EDFQD1BWP)                        0.08 +     0.18 r
  U9500/Z (XOR2D0BWP)                                     0.06 +     0.24 f
  A1/x2_n3_aggr_reg[0]/D (EDFQD1BWP)                      0.00 +     0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.09       0.09
  clock reconvergence pessimism                           0.00       0.09
  clock uncertainty                                       0.15       0.24
  A1/x2_n3_aggr_reg[0]/CP (EDFQD1BWP)                                0.24 r
  library hold time                                      -0.00       0.24
  data required time                                                 0.24
  ------------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.24
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: MF0/M0/out1_reg[2]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R0/out1_reg[2]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  MF0/M0/out1_reg[2]/CP (EDFQD1BWP)                       0.00       0.06 r
  MF0/M0/out1_reg[2]/Q (EDFQD1BWP)                        0.08 +     0.14 f
  U20523/ZN (INR2D0BWP)                                   0.02 +     0.17 f
  U1055/Z (DEL075D1BWP)                                   0.05 +     0.22 f
  RF0/R0/out1_reg[2]/D (EDFQD1BWP)                        0.00 +     0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  clock reconvergence pessimism                           0.00       0.06
  clock uncertainty                                       0.15       0.21
  RF0/R0/out1_reg[2]/CP (EDFQD1BWP)                                  0.21 r
  library hold time                                       0.01       0.22
  data required time                                                 0.22
  ------------------------------------------------------------------------------
  data required time                                                 0.22
  data arrival time                                                 -0.22
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: MF0/M3/out1_reg[5]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R3/out1_reg[5]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  MF0/M3/out1_reg[5]/CP (EDFQD1BWP)                       0.00       0.06 r
  MF0/M3/out1_reg[5]/Q (EDFQD1BWP)                        0.08 +     0.15 f
  U20379/ZN (INR2D0BWP)                                   0.02 +     0.17 f
  U1078/Z (DEL075D1BWP)                                   0.05 +     0.22 f
  RF0/R3/out1_reg[5]/D (EDFQD1BWP)                        0.00 +     0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  clock reconvergence pessimism                           0.00       0.06
  clock uncertainty                                       0.15       0.21
  RF0/R3/out1_reg[5]/CP (EDFQD1BWP)                                  0.21 r
  library hold time                                       0.01       0.22
  data required time                                                 0.22
  ------------------------------------------------------------------------------
  data required time                                                 0.22
  data arrival time                                                 -0.22
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: MF0/M1/out2_reg[11]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R1/out2_reg[11]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.09       0.09
  MF0/M1/out2_reg[11]/CP (EDFQD1BWP)                      0.00       0.09 r
  MF0/M1/out2_reg[11]/Q (EDFQD1BWP)                       0.08 +     0.18 f
  U10513/ZN (INR2D0BWP)                                   0.02 +     0.20 f
  U1107/Z (DEL075D1BWP)                                   0.05 +     0.25 f
  RF0/R1/out2_reg[11]/D (EDFQD1BWP)                       0.00 +     0.25 f
  data arrival time                                                  0.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.09       0.09
  clock reconvergence pessimism                           0.00       0.09
  clock uncertainty                                       0.15       0.24
  RF0/R1/out2_reg[11]/CP (EDFQD1BWP)                                 0.24 r
  library hold time                                       0.01       0.25
  data required time                                                 0.25
  ------------------------------------------------------------------------------
  data required time                                                 0.25
  data arrival time                                                 -0.25
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: MF0/M1/out1_reg[6]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R1/out1_reg[6]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  MF0/M1/out1_reg[6]/CP (EDFQD1BWP)                       0.00       0.06 r
  MF0/M1/out1_reg[6]/Q (EDFQD1BWP)                        0.08 +     0.15 f
  U20463/ZN (INR2D0BWP)                                   0.02 +     0.17 f
  U1089/Z (DEL075D1BWP)                                   0.05 +     0.22 f
  RF0/R1/out1_reg[6]/D (EDFQD1BWP)                        0.00 +     0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  clock reconvergence pessimism                           0.00       0.06
  clock uncertainty                                       0.15       0.21
  RF0/R1/out1_reg[6]/CP (EDFQD1BWP)                                  0.21 r
  library hold time                                       0.01       0.22
  data required time                                                 0.22
  ------------------------------------------------------------------------------
  data required time                                                 0.22
  data arrival time                                                 -0.22
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: MF0/M0/out1_reg[10]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R0/out1_reg[10]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  MF0/M0/out1_reg[10]/CP (EDFQD1BWP)                      0.00       0.06 r
  MF0/M0/out1_reg[10]/Q (EDFQD1BWP)                       0.08 +     0.14 f
  U20491/ZN (INR2D0BWP)                                   0.02 +     0.17 f
  U1067/Z (DEL075D1BWP)                                   0.05 +     0.22 f
  RF0/R0/out1_reg[10]/D (EDFQD1BWP)                       0.00 +     0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  clock reconvergence pessimism                           0.00       0.06
  clock uncertainty                                       0.15       0.21
  RF0/R0/out1_reg[10]/CP (EDFQD1BWP)                                 0.21 r
  library hold time                                       0.01       0.22
  data required time                                                 0.22
  ------------------------------------------------------------------------------
  data required time                                                 0.22
  data arrival time                                                 -0.22
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: MF0/M3/out1_reg[1]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R3/out1_reg[1]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  MF0/M3/out1_reg[1]/CP (EDFQD1BWP)                       0.00       0.06 r
  MF0/M3/out1_reg[1]/Q (EDFQD1BWP)                        0.09 +     0.15 f
  U20399/ZN (INR2D0BWP)                                   0.02 +     0.17 f
  U1043/Z (DEL075D1BWP)                                   0.05 +     0.22 f
  RF0/R3/out1_reg[1]/D (EDFQD1BWP)                        0.00 +     0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  clock reconvergence pessimism                           0.00       0.06
  clock uncertainty                                       0.15       0.21
  RF0/R3/out1_reg[1]/CP (EDFQD1BWP)                                  0.21 r
  library hold time                                       0.01       0.22
  data required time                                                 0.22
  ------------------------------------------------------------------------------
  data required time                                                 0.22
  data arrival time                                                 -0.22
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: MF0/M3/out0_reg[11]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R3/out0_reg[11]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.07       0.07
  MF0/M3/out0_reg[11]/CP (EDFQD1BWP)                      0.00       0.07 r
  MF0/M3/out0_reg[11]/Q (EDFQD1BWP)                       0.09 +     0.16 f
  U10495/ZN (INR2D0BWP)                                   0.02 +     0.18 f
  U1102/Z (DEL075D1BWP)                                   0.05 +     0.23 f
  RF0/R3/out0_reg[11]/D (EDFQD1BWP)                       0.00 +     0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.07       0.07
  clock reconvergence pessimism                           0.00       0.07
  clock uncertainty                                       0.15       0.22
  RF0/R3/out0_reg[11]/CP (EDFQD1BWP)                                 0.22 r
  library hold time                                       0.01       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.23
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


1
