\doxysubsubsubsubsection{Fast mode Plus driving capability activation for I2\+Cx}
\hypertarget{group___s_y_s_c_f_g___fast_mode_plus___i2_cx}{}\label{group___s_y_s_c_f_g___fast_mode_plus___i2_cx}\index{Fast mode Plus driving capability activation for I2Cx@{Fast mode Plus driving capability activation for I2Cx}}
\doxysubsubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___fast_mode_plus___i2_cx_ga4911308679b2105b9717cba3ae8ed05c}{SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+I2\+C1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e28a2c5e89597d5d447b3d206a3fd6}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP}}
\begin{DoxyCompactList}\small\item\em Fast mode Plus driving capability on a specific GPIO. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___fast_mode_plus___i2_cx_ga6913a48c7dab495541cf7cd87050fb68}{SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+I2\+C2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465e2f2a75b970e887cd2c8fb0b11e54}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___s_y_s_c_f_g___fast_mode_plus___i2_cx_ga4911308679b2105b9717cba3ae8ed05c}\label{group___s_y_s_c_f_g___fast_mode_plus___i2_cx_ga4911308679b2105b9717cba3ae8ed05c} 
\index{Fast mode Plus driving capability activation for I2Cx@{Fast mode Plus driving capability activation for I2Cx}!SYSCFG\_FASTMODEPLUS\_I2C1@{SYSCFG\_FASTMODEPLUS\_I2C1}}
\index{SYSCFG\_FASTMODEPLUS\_I2C1@{SYSCFG\_FASTMODEPLUS\_I2C1}!Fast mode Plus driving capability activation for I2Cx@{Fast mode Plus driving capability activation for I2Cx}}
\doxysubsubsubsubsubsubsection{\texorpdfstring{SYSCFG\_FASTMODEPLUS\_I2C1}{SYSCFG\_FASTMODEPLUS\_I2C1}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+I2\+C1~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e28a2c5e89597d5d447b3d206a3fd6}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP}}}



Fast mode Plus driving capability on a specific GPIO. 

Enable Fast mode Plus on I2\+C1 \Hypertarget{group___s_y_s_c_f_g___fast_mode_plus___i2_cx_ga6913a48c7dab495541cf7cd87050fb68}\label{group___s_y_s_c_f_g___fast_mode_plus___i2_cx_ga6913a48c7dab495541cf7cd87050fb68} 
\index{Fast mode Plus driving capability activation for I2Cx@{Fast mode Plus driving capability activation for I2Cx}!SYSCFG\_FASTMODEPLUS\_I2C2@{SYSCFG\_FASTMODEPLUS\_I2C2}}
\index{SYSCFG\_FASTMODEPLUS\_I2C2@{SYSCFG\_FASTMODEPLUS\_I2C2}!Fast mode Plus driving capability activation for I2Cx@{Fast mode Plus driving capability activation for I2Cx}}
\doxysubsubsubsubsubsubsection{\texorpdfstring{SYSCFG\_FASTMODEPLUS\_I2C2}{SYSCFG\_FASTMODEPLUS\_I2C2}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+I2\+C2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465e2f2a75b970e887cd2c8fb0b11e54}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP}}}

Enable Fast mode Plus on I2\+C2 