Analysis & Synthesis report for synth
Sat Dec 07 20:06:36 2013
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |synth|I2C_AV_Config:CONF1|mSetup_ST
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: I2C_AV_Config:CONF1
 16. Parameter Settings for User Entity Instance: VGA_Audio_PLL:PLL1|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: adio_codec:SY1
 18. altpll Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "adio_codec:SY1"
 20. Port Connectivity Checks: "VGA_Audio_PLL:PLL1"
 21. Port Connectivity Checks: "I2C_AV_Config:CONF1|I2C_Controller:u0"
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 07 20:06:35 2013           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; synth                                           ;
; Top-level Entity Name              ; synth                                           ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 607                                             ;
;     Total combinational functions  ; 557                                             ;
;     Dedicated logic registers      ; 173                                             ;
; Total registers                    ; 173                                             ;
; Total pins                         ; 64                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; synth              ; synth              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                        ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------+---------+
; keyboardinterface.vhd            ; yes             ; User VHDL File               ; Z:/final/keyboardinterface.vhd                                      ;         ;
; VGA_Audio_PLL.v                  ; yes             ; User Wizard-Generated File   ; Z:/final/VGA_Audio_PLL.v                                            ;         ;
; I2C_AV_Config.v                  ; yes             ; User Verilog HDL File        ; Z:/final/I2C_AV_Config.v                                            ;         ;
; I2C_Controller.v                 ; yes             ; User Verilog HDL File        ; Z:/final/I2C_Controller.v                                           ;         ;
; wave_gen_string.v                ; yes             ; User Verilog HDL File        ; Z:/final/wave_gen_string.v                                          ;         ;
; wave_gen_brass.v                 ; yes             ; User Verilog HDL File        ; Z:/final/wave_gen_brass.v                                           ;         ;
; adio_codec.v                     ; yes             ; User Verilog HDL File        ; Z:/final/adio_codec.v                                               ;         ;
; synth.vhd                        ; yes             ; User VHDL File               ; Z:/final/synth.vhd                                                  ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; db/altpll_dul2.tdf               ; yes             ; Auto-Generated Megafunction  ; Z:/final/db/altpll_dul2.tdf                                         ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 607                      ;
;                                             ;                          ;
; Total combinational functions               ; 557                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 395                      ;
;     -- 3 input functions                    ; 82                       ;
;     -- <=2 input functions                  ; 80                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 493                      ;
;     -- arithmetic mode                      ; 64                       ;
;                                             ;                          ;
; Total registers                             ; 173                      ;
;     -- Dedicated logic registers            ; 173                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 64                       ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; adio_codec:SY1|ramp1[12] ;
; Maximum fan-out                             ; 103                      ;
; Total fan-out                               ; 2641                     ;
; Average fan-out                             ; 3.02                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                             ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                          ; Library Name ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------+--------------+
; |synth                                ; 557 (0)           ; 173 (0)      ; 0           ; 0            ; 0       ; 0         ; 64   ; 0            ; |synth                                                                       ; work         ;
;    |FREQ_LOOKUP_TABLE:FLT1|           ; 123 (123)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|FREQ_LOOKUP_TABLE:FLT1                                                ; work         ;
;    |I2C_AV_Config:CONF1|              ; 166 (117)         ; 76 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|I2C_AV_Config:CONF1                                                   ; work         ;
;       |I2C_Controller:u0|             ; 49 (49)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|I2C_AV_Config:CONF1|I2C_Controller:u0                                 ; work         ;
;    |VGA_Audio_PLL:PLL1|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|VGA_Audio_PLL:PLL1                                                    ; work         ;
;       |altpll:altpll_component|       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|VGA_Audio_PLL:PLL1|altpll:altpll_component                            ; work         ;
;          |altpll_dul2:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|VGA_Audio_PLL:PLL1|altpll:altpll_component|altpll_dul2:auto_generated ; work         ;
;    |adio_codec:SY1|                   ; 218 (218)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|adio_codec:SY1                                                        ; work         ;
;    |keyboardinterface:KB1|            ; 50 (50)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|keyboardinterface:KB1                                                 ; work         ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                ;
+--------+--------------+---------+--------------+--------------+---------------------------+--------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File          ;
+--------+--------------+---------+--------------+--------------+---------------------------+--------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |synth|VGA_Audio_PLL:PLL1 ; Z:/final/VGA_Audio_PLL.v ;
+--------+--------------+---------+--------------+--------------+---------------------------+--------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |synth|I2C_AV_Config:CONF1|mSetup_ST              ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                               ;
+-------------------------------------------------------+----------------------------------------------------------+
; Register name                                         ; Reason for Removal                                       ;
+-------------------------------------------------------+----------------------------------------------------------+
; adio_codec:SY1|ramp4[0]                               ; Stuck at GND due to stuck port clear                     ;
; adio_codec:SY1|ramp2[0..15]                           ; Stuck at GND due to stuck port clear                     ;
; adio_codec:SY1|ramp3[0..15]                           ; Stuck at GND due to stuck port clear                     ;
; adio_codec:SY1|ramp4[1..15]                           ; Stuck at GND due to stuck port clear                     ;
; I2C_AV_Config:CONF1|mI2C_DATA[16,17,19,23]            ; Stuck at GND due to stuck port data_in                   ;
; I2C_AV_Config:CONF1|I2C_Controller:u0|SD[16,17,19,23] ; Stuck at GND due to stuck port data_in                   ;
; I2C_AV_Config:CONF1|mI2C_DATA[20,21]                  ; Merged with I2C_AV_Config:CONF1|mI2C_DATA[18]            ;
; I2C_AV_Config:CONF1|I2C_Controller:u0|SD[20,21]       ; Merged with I2C_AV_Config:CONF1|I2C_Controller:u0|SD[18] ;
; I2C_AV_Config:CONF1|mSetup_ST~9                       ; Lost fanout                                              ;
; I2C_AV_Config:CONF1|mSetup_ST~10                      ; Lost fanout                                              ;
; adio_codec:SY1|BCK_DIV[3]                             ; Stuck at GND due to stuck port data_in                   ;
; Total Number of Removed Registers = 63                ;                                                          ;
+-------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                  ;
+-----------------------------------+---------------------------+----------------------------------------------+
; Register name                     ; Reason for Removal        ; Registers Removed due to This Register       ;
+-----------------------------------+---------------------------+----------------------------------------------+
; I2C_AV_Config:CONF1|mI2C_DATA[23] ; Stuck at GND              ; I2C_AV_Config:CONF1|I2C_Controller:u0|SD[23] ;
;                                   ; due to stuck port data_in ;                                              ;
; I2C_AV_Config:CONF1|mI2C_DATA[19] ; Stuck at GND              ; I2C_AV_Config:CONF1|I2C_Controller:u0|SD[19] ;
;                                   ; due to stuck port data_in ;                                              ;
; I2C_AV_Config:CONF1|mI2C_DATA[17] ; Stuck at GND              ; I2C_AV_Config:CONF1|I2C_Controller:u0|SD[17] ;
;                                   ; due to stuck port data_in ;                                              ;
; I2C_AV_Config:CONF1|mI2C_DATA[16] ; Stuck at GND              ; I2C_AV_Config:CONF1|I2C_Controller:u0|SD[16] ;
;                                   ; due to stuck port data_in ;                                              ;
+-----------------------------------+---------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 173   ;
; Number of registers using Synchronous Clear  ; 41    ;
; Number of registers using Synchronous Load   ; 14    ;
; Number of registers using Asynchronous Clear ; 57    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 84    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------+
; Inverted Register Statistics                                  ;
+-----------------------------------------------------+---------+
; Inverted Register                                   ; Fan out ;
+-----------------------------------------------------+---------+
; I2C_AV_Config:CONF1|I2C_Controller:u0|SD_COUNTER[0] ; 18      ;
; I2C_AV_Config:CONF1|I2C_Controller:u0|SD_COUNTER[2] ; 18      ;
; I2C_AV_Config:CONF1|I2C_Controller:u0|SD_COUNTER[3] ; 20      ;
; I2C_AV_Config:CONF1|I2C_Controller:u0|SD_COUNTER[1] ; 16      ;
; I2C_AV_Config:CONF1|I2C_Controller:u0|SD_COUNTER[4] ; 13      ;
; I2C_AV_Config:CONF1|I2C_Controller:u0|SD_COUNTER[5] ; 11      ;
; I2C_AV_Config:CONF1|I2C_Controller:u0|SCLK          ; 3       ;
; I2C_AV_Config:CONF1|I2C_Controller:u0|END           ; 5       ;
; I2C_AV_Config:CONF1|I2C_Controller:u0|SDO           ; 4       ;
; Total number of inverted registers = 9              ;         ;
+-----------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 16:1               ; 8 bits    ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; Yes        ; |synth|keyboardinterface:KB1|GPIO[7]~reg0                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |synth|I2C_AV_Config:CONF1|I2C_Controller:u0|SD_COUNTER[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:CONF1 ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                       ;
; I2C_Freq       ; 20000    ; Signed Integer                       ;
; LUT_SIZE       ; 50       ; Signed Integer                       ;
; SET_LIN_L      ; 0        ; Signed Integer                       ;
; SET_LIN_R      ; 1        ; Signed Integer                       ;
; SET_HEAD_L     ; 2        ; Signed Integer                       ;
; SET_HEAD_R     ; 3        ; Signed Integer                       ;
; A_PATH_CTRL    ; 4        ; Signed Integer                       ;
; D_PATH_CTRL    ; 5        ; Signed Integer                       ;
; POWER_ON       ; 6        ; Signed Integer                       ;
; SET_FORMAT     ; 7        ; Signed Integer                       ;
; SAMPLE_CTRL    ; 8        ; Signed Integer                       ;
; SET_ACTIVE     ; 9        ; Signed Integer                       ;
; SET_VIDEO      ; 10       ; Signed Integer                       ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:PLL1|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------------+
; Parameter Name                ; Value             ; Type                                ;
+-------------------------------+-------------------+-------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                             ;
; PLL_TYPE                      ; AUTO              ; Untyped                             ;
; LPM_HINT                      ; UNUSED            ; Untyped                             ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                             ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                             ;
; SCAN_CHAIN                    ; LONG              ; Untyped                             ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                             ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                      ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                             ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                             ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                             ;
; LOCK_HIGH                     ; 1                 ; Untyped                             ;
; LOCK_LOW                      ; 1                 ; Untyped                             ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                             ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                             ;
; SKIP_VCO                      ; OFF               ; Untyped                             ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                             ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                             ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                             ;
; BANDWIDTH                     ; 0                 ; Untyped                             ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                             ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                             ;
; DOWN_SPREAD                   ; 0                 ; Untyped                             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                             ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                             ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                             ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                             ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                             ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                             ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                             ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                             ;
; CLK2_MULTIPLY_BY              ; 14                ; Signed Integer                      ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                      ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                      ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                             ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                             ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                             ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                             ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                             ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                             ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                             ;
; CLK2_DIVIDE_BY                ; 15                ; Signed Integer                      ;
; CLK1_DIVIDE_BY                ; 3                 ; Signed Integer                      ;
; CLK0_DIVIDE_BY                ; 15                ; Signed Integer                      ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK2_PHASE_SHIFT              ; -9921             ; Untyped                             ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                      ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                      ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                             ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                             ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                             ;
; DPA_DIVIDER                   ; 0                 ; Untyped                             ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                             ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                             ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                             ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                             ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                             ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                             ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                             ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                             ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                             ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                             ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                             ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                             ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                             ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                             ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                             ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                             ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                             ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                             ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                             ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                             ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                             ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                             ;
; VCO_MIN                       ; 0                 ; Untyped                             ;
; VCO_MAX                       ; 0                 ; Untyped                             ;
; VCO_CENTER                    ; 0                 ; Untyped                             ;
; PFD_MIN                       ; 0                 ; Untyped                             ;
; PFD_MAX                       ; 0                 ; Untyped                             ;
; M_INITIAL                     ; 0                 ; Untyped                             ;
; M                             ; 0                 ; Untyped                             ;
; N                             ; 1                 ; Untyped                             ;
; M2                            ; 1                 ; Untyped                             ;
; N2                            ; 1                 ; Untyped                             ;
; SS                            ; 1                 ; Untyped                             ;
; C0_HIGH                       ; 0                 ; Untyped                             ;
; C1_HIGH                       ; 0                 ; Untyped                             ;
; C2_HIGH                       ; 0                 ; Untyped                             ;
; C3_HIGH                       ; 0                 ; Untyped                             ;
; C4_HIGH                       ; 0                 ; Untyped                             ;
; C5_HIGH                       ; 0                 ; Untyped                             ;
; C6_HIGH                       ; 0                 ; Untyped                             ;
; C7_HIGH                       ; 0                 ; Untyped                             ;
; C8_HIGH                       ; 0                 ; Untyped                             ;
; C9_HIGH                       ; 0                 ; Untyped                             ;
; C0_LOW                        ; 0                 ; Untyped                             ;
; C1_LOW                        ; 0                 ; Untyped                             ;
; C2_LOW                        ; 0                 ; Untyped                             ;
; C3_LOW                        ; 0                 ; Untyped                             ;
; C4_LOW                        ; 0                 ; Untyped                             ;
; C5_LOW                        ; 0                 ; Untyped                             ;
; C6_LOW                        ; 0                 ; Untyped                             ;
; C7_LOW                        ; 0                 ; Untyped                             ;
; C8_LOW                        ; 0                 ; Untyped                             ;
; C9_LOW                        ; 0                 ; Untyped                             ;
; C0_INITIAL                    ; 0                 ; Untyped                             ;
; C1_INITIAL                    ; 0                 ; Untyped                             ;
; C2_INITIAL                    ; 0                 ; Untyped                             ;
; C3_INITIAL                    ; 0                 ; Untyped                             ;
; C4_INITIAL                    ; 0                 ; Untyped                             ;
; C5_INITIAL                    ; 0                 ; Untyped                             ;
; C6_INITIAL                    ; 0                 ; Untyped                             ;
; C7_INITIAL                    ; 0                 ; Untyped                             ;
; C8_INITIAL                    ; 0                 ; Untyped                             ;
; C9_INITIAL                    ; 0                 ; Untyped                             ;
; C0_MODE                       ; BYPASS            ; Untyped                             ;
; C1_MODE                       ; BYPASS            ; Untyped                             ;
; C2_MODE                       ; BYPASS            ; Untyped                             ;
; C3_MODE                       ; BYPASS            ; Untyped                             ;
; C4_MODE                       ; BYPASS            ; Untyped                             ;
; C5_MODE                       ; BYPASS            ; Untyped                             ;
; C6_MODE                       ; BYPASS            ; Untyped                             ;
; C7_MODE                       ; BYPASS            ; Untyped                             ;
; C8_MODE                       ; BYPASS            ; Untyped                             ;
; C9_MODE                       ; BYPASS            ; Untyped                             ;
; C0_PH                         ; 0                 ; Untyped                             ;
; C1_PH                         ; 0                 ; Untyped                             ;
; C2_PH                         ; 0                 ; Untyped                             ;
; C3_PH                         ; 0                 ; Untyped                             ;
; C4_PH                         ; 0                 ; Untyped                             ;
; C5_PH                         ; 0                 ; Untyped                             ;
; C6_PH                         ; 0                 ; Untyped                             ;
; C7_PH                         ; 0                 ; Untyped                             ;
; C8_PH                         ; 0                 ; Untyped                             ;
; C9_PH                         ; 0                 ; Untyped                             ;
; L0_HIGH                       ; 1                 ; Untyped                             ;
; L1_HIGH                       ; 1                 ; Untyped                             ;
; G0_HIGH                       ; 1                 ; Untyped                             ;
; G1_HIGH                       ; 1                 ; Untyped                             ;
; G2_HIGH                       ; 1                 ; Untyped                             ;
; G3_HIGH                       ; 1                 ; Untyped                             ;
; E0_HIGH                       ; 1                 ; Untyped                             ;
; E1_HIGH                       ; 1                 ; Untyped                             ;
; E2_HIGH                       ; 1                 ; Untyped                             ;
; E3_HIGH                       ; 1                 ; Untyped                             ;
; L0_LOW                        ; 1                 ; Untyped                             ;
; L1_LOW                        ; 1                 ; Untyped                             ;
; G0_LOW                        ; 1                 ; Untyped                             ;
; G1_LOW                        ; 1                 ; Untyped                             ;
; G2_LOW                        ; 1                 ; Untyped                             ;
; G3_LOW                        ; 1                 ; Untyped                             ;
; E0_LOW                        ; 1                 ; Untyped                             ;
; E1_LOW                        ; 1                 ; Untyped                             ;
; E2_LOW                        ; 1                 ; Untyped                             ;
; E3_LOW                        ; 1                 ; Untyped                             ;
; L0_INITIAL                    ; 1                 ; Untyped                             ;
; L1_INITIAL                    ; 1                 ; Untyped                             ;
; G0_INITIAL                    ; 1                 ; Untyped                             ;
; G1_INITIAL                    ; 1                 ; Untyped                             ;
; G2_INITIAL                    ; 1                 ; Untyped                             ;
; G3_INITIAL                    ; 1                 ; Untyped                             ;
; E0_INITIAL                    ; 1                 ; Untyped                             ;
; E1_INITIAL                    ; 1                 ; Untyped                             ;
; E2_INITIAL                    ; 1                 ; Untyped                             ;
; E3_INITIAL                    ; 1                 ; Untyped                             ;
; L0_MODE                       ; BYPASS            ; Untyped                             ;
; L1_MODE                       ; BYPASS            ; Untyped                             ;
; G0_MODE                       ; BYPASS            ; Untyped                             ;
; G1_MODE                       ; BYPASS            ; Untyped                             ;
; G2_MODE                       ; BYPASS            ; Untyped                             ;
; G3_MODE                       ; BYPASS            ; Untyped                             ;
; E0_MODE                       ; BYPASS            ; Untyped                             ;
; E1_MODE                       ; BYPASS            ; Untyped                             ;
; E2_MODE                       ; BYPASS            ; Untyped                             ;
; E3_MODE                       ; BYPASS            ; Untyped                             ;
; L0_PH                         ; 0                 ; Untyped                             ;
; L1_PH                         ; 0                 ; Untyped                             ;
; G0_PH                         ; 0                 ; Untyped                             ;
; G1_PH                         ; 0                 ; Untyped                             ;
; G2_PH                         ; 0                 ; Untyped                             ;
; G3_PH                         ; 0                 ; Untyped                             ;
; E0_PH                         ; 0                 ; Untyped                             ;
; E1_PH                         ; 0                 ; Untyped                             ;
; E2_PH                         ; 0                 ; Untyped                             ;
; E3_PH                         ; 0                 ; Untyped                             ;
; M_PH                          ; 0                 ; Untyped                             ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                             ;
; CLK0_COUNTER                  ; G0                ; Untyped                             ;
; CLK1_COUNTER                  ; G0                ; Untyped                             ;
; CLK2_COUNTER                  ; G0                ; Untyped                             ;
; CLK3_COUNTER                  ; G0                ; Untyped                             ;
; CLK4_COUNTER                  ; G0                ; Untyped                             ;
; CLK5_COUNTER                  ; G0                ; Untyped                             ;
; CLK6_COUNTER                  ; E0                ; Untyped                             ;
; CLK7_COUNTER                  ; E1                ; Untyped                             ;
; CLK8_COUNTER                  ; E2                ; Untyped                             ;
; CLK9_COUNTER                  ; E3                ; Untyped                             ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                             ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                             ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                             ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                             ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                             ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                             ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                             ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                             ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                             ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                             ;
; M_TIME_DELAY                  ; 0                 ; Untyped                             ;
; N_TIME_DELAY                  ; 0                 ; Untyped                             ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                             ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                             ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                             ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                             ;
; ENABLE0_COUNTER               ; L0                ; Untyped                             ;
; ENABLE1_COUNTER               ; L0                ; Untyped                             ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                             ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                             ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                             ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                             ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                             ;
; VCO_POST_SCALE                ; 0                 ; Untyped                             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                             ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                             ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                             ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                             ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                             ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                             ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                             ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                             ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                             ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                             ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                             ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                             ;
; CBXI_PARAMETER                ; altpll_dul2       ; Untyped                             ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                             ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                             ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                             ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                             ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                             ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                      ;
+-------------------------------+-------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adio_codec:SY1 ;
+-----------------+----------+--------------------------------+
; Parameter Name  ; Value    ; Type                           ;
+-----------------+----------+--------------------------------+
; REF_CLK         ; 18432000 ; Signed Integer                 ;
; SAMPLE_RATE     ; 48000    ; Signed Integer                 ;
; DATA_WIDTH      ; 16       ; Signed Integer                 ;
; CHANNEL_NUM     ; 2        ; Signed Integer                 ;
; SIN_SAMPLE_DATA ; 48       ; Signed Integer                 ;
; SIN_SANPLE      ; 0        ; Signed Integer                 ;
+-----------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; VGA_Audio_PLL:PLL1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "adio_codec:SY1"    ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; key1_on     ; Input ; Info     ; Stuck at VCC ;
; key2_on     ; Input ; Info     ; Stuck at GND ;
; key3_on     ; Input ; Info     ; Stuck at GND ;
; key4_on     ; Input ; Info     ; Stuck at GND ;
; iSrc_Select ; Input ; Info     ; Stuck at GND ;
; sound2      ; Input ; Info     ; Stuck at GND ;
; sound3      ; Input ; Info     ; Stuck at GND ;
; sound4      ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:PLL1"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:CONF1|I2C_Controller:u0"                                                                                                             ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Dec 07 20:06:13 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off KeyboardPlayer -c synth
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file keyboardinterface.vhd
    Info (12022): Found design unit 1: keyboardinterface-str
    Info (12023): Found entity 1: keyboardinterface
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL
Info (12021): Found 1 design units, including 1 entities, in source file i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(53): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(54): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(55): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(56): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(57): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(58): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(59): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(60): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(61): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(62): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(63): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(64): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(65): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(66): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(67): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(68): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(69): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(70): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(71): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(72): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(73): truncated literal to match 16 bits
Info (12021): Found 1 design units, including 1 entities, in source file wave_gen_string.v
    Info (12023): Found entity 1: wave_gen_string
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(40): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(41): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(42): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(43): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(44): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(45): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(46): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(47): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(48): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(49): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(50): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(51): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(52): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(53): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(54): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(55): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(56): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(57): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(58): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(59): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(60): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(61): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(62): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(63): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(64): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(65): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(66): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(67): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(68): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(69): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(70): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(71): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(72): truncated literal to match 16 bits
Info (12021): Found 1 design units, including 1 entities, in source file wave_gen_brass.v
    Info (12023): Found entity 1: wave_gen_brass
Info (12021): Found 1 design units, including 1 entities, in source file adio_codec.v
    Info (12023): Found entity 1: adio_codec
Info (12021): Found 4 design units, including 2 entities, in source file synth.vhd
    Info (12022): Found design unit 1: synth-Structure
    Info (12022): Found design unit 2: FREQ_LOOKUP_TABLE-Structure
    Info (12023): Found entity 1: synth
    Info (12023): Found entity 2: FREQ_LOOKUP_TABLE
Info (12127): Elaborating entity "synth" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at synth.vhd(17): used implicit default value for signal "EEP_I2C_SCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:CONF1"
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(58): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(111): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:CONF1|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:PLL1"
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:PLL1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:PLL1|altpll:altpll_component"
Info (12133): Instantiated megafunction "VGA_Audio_PLL:PLL1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "15"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "15"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "14"
    Info (12134): Parameter "clk2_phase_shift" = "-9921"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_dul2.tdf
    Info (12023): Found entity 1: altpll_dul2
Info (12128): Elaborating entity "altpll_dul2" for hierarchy "VGA_Audio_PLL:PLL1|altpll:altpll_component|altpll_dul2:auto_generated"
Info (12128): Elaborating entity "adio_codec" for hierarchy "adio_codec:SY1"
Warning (10230): Verilog HDL assignment warning at adio_codec.v(63): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(88): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(96): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(104): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(117): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(146): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(148): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(189): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(190): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(191): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(192): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(193): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(194): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(195): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(196): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "wave_gen_string" for hierarchy "adio_codec:SY1|wave_gen_string:r1"
Info (12128): Elaborating entity "wave_gen_brass" for hierarchy "adio_codec:SY1|wave_gen_brass:s1"
Info (12128): Elaborating entity "keyboardinterface" for hierarchy "keyboardinterface:KB1"
Info (12128): Elaborating entity "FREQ_LOOKUP_TABLE" for hierarchy "FREQ_LOOKUP_TABLE:FLT1"
Warning (10492): VHDL Process Statement warning at synth.vhd(186): signal "note" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (276014): Found 9 instances of uninferred RAM logic
    Info (276007): RAM logic "adio_codec:SY1|wave_gen_brass:s4|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "adio_codec:SY1|wave_gen_string:r4|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "adio_codec:SY1|wave_gen_brass:s3|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "adio_codec:SY1|wave_gen_string:r3|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "adio_codec:SY1|wave_gen_brass:s2|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "adio_codec:SY1|wave_gen_string:r2|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "adio_codec:SY1|wave_gen_brass:s1|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "adio_codec:SY1|wave_gen_string:r1|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "I2C_AV_Config:CONF1|Ram0" is uninferred due to asynchronous read logic
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "Z:/final/db/KeyboardPlayer.rom0_I2C_AV_Config_fe53227f.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "EEP_I2C_SDAT" has no driver
Info (13060): One or more bidirs are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "GPIO[0]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "GPIO[1]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "GPIO[2]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "GPIO[3]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "GPIO[4]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "GPIO[5]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "GPIO[6]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "GPIO[7]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "AUD_DACLRCK" is moved to its source
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[0]~synth"
    Warning (13010): Node "GPIO[1]~synth"
    Warning (13010): Node "GPIO[2]~synth"
    Warning (13010): Node "GPIO[3]~synth"
    Warning (13010): Node "GPIO[4]~synth"
    Warning (13010): Node "GPIO[5]~synth"
    Warning (13010): Node "GPIO[6]~synth"
    Warning (13010): Node "GPIO[7]~synth"
    Warning (13010): Node "AUD_DACLRCK~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "VGA_Audio_PLL:PLL1|altpll:altpll_component|altpll_dul2:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected
Warning (15899): PLL "VGA_Audio_PLL:PLL1|altpll:altpll_component|altpll_dul2:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected
Warning (21074): Design contains 21 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 673 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 24 output pins
    Info (21060): Implemented 15 bidirectional pins
    Info (21061): Implemented 608 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 126 warnings
    Info: Peak virtual memory: 500 megabytes
    Info: Processing ended: Sat Dec 07 20:06:36 2013
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:09


