
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: sel[2] (input port clocked by clk)
Endpoint: _125_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.02    0.01    2.01 v sel[2] (in)
     1    0.01                           sel[2] (net)
                  0.02    0.00    2.01 v input12/A (sky130_fd_sc_hd__buf_1)
                  0.05    0.11    2.12 v input12/X (sky130_fd_sc_hd__buf_1)
     3    0.01                           net12 (net)
                  0.05    0.00    2.12 v _080_/A_N (sky130_fd_sc_hd__nand3b_2)
                  0.11    0.25    2.37 v _080_/Y (sky130_fd_sc_hd__nand3b_2)
     5    0.01                           _021_ (net)
                  0.11    0.00    2.37 v _081_/A2 (sky130_fd_sc_hd__a21bo_1)
                  0.05    0.24    2.61 v _081_/X (sky130_fd_sc_hd__a21bo_1)
     2    0.01                           _022_ (net)
                  0.05    0.00    2.61 v _083_/B (sky130_fd_sc_hd__and3_1)
                  0.06    0.19    2.80 v _083_/X (sky130_fd_sc_hd__and3_1)
     2    0.01                           _024_ (net)
                  0.06    0.00    2.80 v _085_/A (sky130_fd_sc_hd__or2b_1)
                  0.06    0.25    3.05 v _085_/X (sky130_fd_sc_hd__or2b_1)
     1    0.01                           _026_ (net)
                  0.06    0.00    3.05 v _087_/A (sky130_fd_sc_hd__xnor2_1)
                  0.15    0.19    3.24 ^ _087_/Y (sky130_fd_sc_hd__xnor2_1)
     1    0.00                           _028_ (net)
                  0.15    0.00    3.24 ^ _091_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.05    0.09    3.32 v _091_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _032_ (net)
                  0.05    0.00    3.32 v _093_/A3 (sky130_fd_sc_hd__a311oi_1)
                  0.22    0.28    3.61 ^ _093_/Y (sky130_fd_sc_hd__a311oi_1)
     1    0.00                           _001_ (net)
                  0.22    0.00    3.61 ^ _125_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.61   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
                  0.04    0.03   10.03 ^ clk (in)
     1    0.01                           clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.11   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00   10.14 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11   10.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.25 ^ _125_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.00   clock uncertainty
                          0.00   10.00   clock reconvergence pessimism
                         -0.10    9.90   library setup time
                                  9.90   data required time
-----------------------------------------------------------------------------
                                  9.90   data required time
                                 -3.61   data arrival time
-----------------------------------------------------------------------------
                                  6.29   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 98 unannotated drivers.
 A[0]
 A[1]
 A[2]
 A[3]
 B[0]
 B[1]
 B[2]
 B[3]
 clk
 rst
 sel[0]
 sel[1]
 sel[2]
 _062_/X
 _063_/X
 _064_/Y
 _065_/X
 _066_/X
 _067_/Y
 _068_/X
 _069_/X
 _070_/X
 _071_/X
 _072_/X
 _073_/X
 _074_/X
 _075_/X
 _076_/X
 _077_/X
 _078_/Y
 _079_/X
 _080_/Y
 _081_/X
 _082_/Y
 _083_/X
 _084_/X
 _085_/X
 _086_/X
 _087_/Y
 _088_/Y
 _089_/X
 _090_/X
 _091_/Y
 _092_/Y
 _093_/Y
 _094_/Y
 _095_/Y
 _096_/X
 _097_/Y
 _098_/X
 _099_/X
 _100_/Y
 _101_/Y
 _102_/Y
 _103_/Y
 _104_/X
 _105_/X
 _106_/Y
 _107_/Y
 _108_/Y
 _109_/Y
 _110_/Y
 _111_/Y
 _112_/X
 _113_/X
 _114_/Y
 _115_/Y
 _116_/X
 _117_/X
 _118_/X
 _119_/X
 _120_/X
 _121_/Y
 _122_/Y
 _123_/Y
 _124_/Q
 _125_/Q
 _126_/Q
 _127_/Q
 clkbuf_0_clk/X
 clkbuf_1_0__f_clk/X
 clkbuf_1_1__f_clk/X
 input1/X
 input10/X
 input11/X
 input12/X
 input2/X
 input3/X
 input4/X
 input5/X
 input6/X
 input7/X
 input8/X
 input9/X
 output13/X
 output14/X
 output15/X
 output16/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
