#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Nov 26 14:51:34 2023
# Process ID: 3867
# Current directory: /home/ubuntu/SOC_Design/course-lab_5
# Command line: vivado
# Log file: /home/ubuntu/SOC_Design/course-lab_5/vivado.log
# Journal file: /home/ubuntu/SOC_Design/course-lab_5/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2496.000 MHz, CPU Physical cores: 6, Host memory: 16765 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.xpr
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location '/home/tonyho/workspace_willy/caravel_fpga/project/vitis_hls_project/hls_read_romcode/D:/Caravel_Soc/vvd_caravel_fpga/vvd_caravel_fpga.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.srcs/utils_1/imports/synth_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/tonyho/workspace_willy/caravel_fpga/project/vitis_hls_project/hls_read_romcode/D:/Caravel_Soc/vvd_caravel_fpga/vvd_caravel_fpga.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.srcs/utils_1/imports/impl_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/SOC_Design/course-lab_5/vitis_hls_project/hls_caravel_ps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/SOC_Design/course-lab_5/vitis_hls_project/hls_output_pin'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/SOC_Design/course-lab_5/vitis_hls_project/hls_read_romcode'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_us_0' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_us_0' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_us_0' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_us_0' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_us_0' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_blk_mem_gen_0_0' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_blk_mem_gen_0_0' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_blk_mem_gen_0_0' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_blk_mem_gen_0_0' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_blk_mem_gen_0_0' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_caravel_0_0' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_0_0/design_1_caravel_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_caravel_0_0' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_0_0/design_1_caravel_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_caravel_0_0' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_0_0/design_1_caravel_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_caravel_0_0' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_0_0/design_1_caravel_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_caravel_0_0' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_0_0/design_1_caravel_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_read_romcode_0_0' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_read_romcode_0_0/design_1_read_romcode_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_read_romcode_0_0' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_read_romcode_0_0/design_1_read_romcode_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_read_romcode_0_0' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_read_romcode_0_0/design_1_read_romcode_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_read_romcode_0_0' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_read_romcode_0_0/design_1_read_romcode_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_read_romcode_0_0' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_read_romcode_0_0/design_1_read_romcode_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_spiflash_0_0' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_spiflash_0_0/design_1_spiflash_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_spiflash_0_0' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_spiflash_0_0/design_1_spiflash_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_spiflash_0_0' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_spiflash_0_0/design_1_spiflash_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_spiflash_0_0' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_spiflash_0_0/design_1_spiflash_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_spiflash_0_0' generated file not found '/home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_spiflash_0_0/design_1_spiflash_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 7662.934 ; gain = 140.340 ; free physical = 12490 ; free virtual = 14883
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run design_1_spiflash_0_0_synth_1
reset_run design_1_caravel_0_0_synth_1
reset_run design_1_auto_us_0_synth_1
reset_run design_1_blk_mem_gen_0_0_synth_1
reset_run design_1_read_romcode_0_0_synth_1
reset_run design_1_auto_pc_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Nov 26 14:52:47 2023] Launched design_1_spiflash_0_0_synth_1, design_1_caravel_0_0_synth_1, design_1_auto_us_0_synth_1, design_1_blk_mem_gen_0_0_synth_1, design_1_read_romcode_0_0_synth_1, design_1_auto_pc_1_synth_1...
Run output will be captured here:
design_1_spiflash_0_0_synth_1: /home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_spiflash_0_0_synth_1/runme.log
design_1_caravel_0_0_synth_1: /home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_caravel_0_0_synth_1/runme.log
design_1_auto_us_0_synth_1: /home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_auto_us_0_synth_1/runme.log
design_1_blk_mem_gen_0_0_synth_1: /home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_blk_mem_gen_0_0_synth_1/runme.log
design_1_read_romcode_0_0_synth_1: /home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_read_romcode_0_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: /home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_auto_pc_1_synth_1/runme.log
[Sun Nov 26 14:52:47 2023] Launched synth_1...
Run output will be captured here: /home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun Nov 26 14:55:00 2023] Launched impl_1...
Run output will be captured here: /home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Nov 26 14:57:03 2023] Launched impl_1...
Run output will be captured here: /home/ubuntu/SOC_Design/course-lab_5/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 26 14:59:36 2023...
