// Seed: 734608324
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [7:0] id_5;
  assign id_5 = id_5[1];
  wire id_6;
  ;
  wire id_7;
endmodule
module module_1 #(
    parameter id_5 = 32'd43
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  input wire id_6;
  inout wire _id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  assign id_1[id_5] = 1 ? id_5 : 1 ? -1 : -1;
  always @(*) $clog2(77);
  ;
  integer [-1 : 1] id_7;
  ;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_3,
      id_4
  );
endmodule
