version 3








0




CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
/convertable_fifo_controller_tb/in_rdy
/convertable_fifo_controller_tb/out_data
/convertable_fifo_controller_tb/out_ctrl
/convertable_fifo_controller_tb/out_wr
/convertable_fifo_controller_tb/UUT/fifo_dut/XLXI_140/sel
/convertable_fifo_controller_tb/UUT/fifo_dut/XLXI_140/cpu_pkt_ctrl_pre
/convertable_fifo_controller_tb/UUT/fifo_dut/XLXI_140/data0
/convertable_fifo_controller_tb/UUT/fifo_dut/XLXI_140/data1
/convertable_fifo_controller_tb/UUT/fifo_dut/XLXI_140/data2
/convertable_fifo_controller_tb/UUT/fifo_dut/XLXI_140/clk
/convertable_fifo_controller_tb/UUT/fifo_dut/XLXI_140/rst
/convertable_fifo_controller_tb/in_data
/convertable_fifo_controller_tb/in_ctrl
/convertable_fifo_controller_tb/in_wr
/convertable_fifo_controller_tb/out_rdy
/convertable_fifo_controller_tb/cpu_addr_in
/convertable_fifo_controller_tb/cpu_din
/convertable_fifo_controller_tb/cpu_wen
/convertable_fifo_controller_tb/reset
/convertable_fifo_controller_tb/clk
/convertable_fifo_controller_tb/UUT/fifo_dut/clk
/convertable_fifo_controller_tb/UUT/fifo_dut/cpu_addr_in
/convertable_fifo_controller_tb/UUT/fifo_dut/cpu_cmd
/convertable_fifo_controller_tb/UUT/fifo_dut/cpu_ctrl
/convertable_fifo_controller_tb/UUT/fifo_dut/cpu_din
/convertable_fifo_controller_tb/UUT/fifo_dut/cpu_write
/convertable_fifo_controller_tb/UUT/fifo_dut/end_of_pkt
/convertable_fifo_controller_tb/UUT/fifo_dut/in_ctrl
/convertable_fifo_controller_tb/UUT/fifo_dut/in_data
/convertable_fifo_controller_tb/UUT/fifo_dut/in_wr
/convertable_fifo_controller_tb/UUT/fifo_dut/out_rdy
/convertable_fifo_controller_tb/UUT/fifo_dut/rst
/convertable_fifo_controller_tb/UUT/fifo_dut/dout_a
/convertable_fifo_controller_tb/UUT/fifo_dut/hold
/convertable_fifo_controller_tb/UUT/fifo_dut/out_ctrl
/convertable_fifo_controller_tb/UUT/fifo_dut/out_data
/convertable_fifo_controller_tb/UUT/fifo_dut/out_wr
/convertable_fifo_controller_tb/UUT/fifo_dut/fifo_head_ptr
/convertable_fifo_controller_tb/UUT/fifo_dut/fifo_tail_ptr
/convertable_fifo_controller_tb/UUT/fifo_dut/wena
/convertable_fifo_controller_tb/UUT/fifo_dut/wenb
/convertable_fifo_controller_tb/UUT/fifo_dut/write
/convertable_fifo_controller_tb/UUT/cpu_dout
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
/convertable_fifo_controller_tb/in_rdy
2
0
/convertable_fifo_controller_tb/out_data
1
0
/convertable_fifo_controller_tb/out_ctrl
1
0
/convertable_fifo_controller_tb/out_wr
2
0
/convertable_fifo_controller_tb/UUT/fifo_dut/XLXI_140/sel
2
2
/convertable_fifo_controller_tb/UUT/fifo_dut/XLXI_140/cpu_pkt_ctrl_pre
2
2
/convertable_fifo_controller_tb/UUT/fifo_dut/XLXI_140/data0
2
2
/convertable_fifo_controller_tb/UUT/fifo_dut/XLXI_140/data1
2
2
/convertable_fifo_controller_tb/UUT/fifo_dut/XLXI_140/data2
2
2
/convertable_fifo_controller_tb/UUT/fifo_dut/XLXI_140/clk
2
2
/convertable_fifo_controller_tb/UUT/fifo_dut/XLXI_140/rst
2
2
/convertable_fifo_controller_tb/in_data
1
0
/convertable_fifo_controller_tb/in_ctrl
1
0
/convertable_fifo_controller_tb/in_wr
2
0
/convertable_fifo_controller_tb/out_rdy
2
0
/convertable_fifo_controller_tb/cpu_addr_in
1
0
/convertable_fifo_controller_tb/cpu_din
1
0
/convertable_fifo_controller_tb/cpu_wen
2
0
/convertable_fifo_controller_tb/reset
2
0
/convertable_fifo_controller_tb/clk
2
0
/convertable_fifo_controller_tb/UUT/fifo_dut/clk
2
2
/convertable_fifo_controller_tb/UUT/fifo_dut/cpu_addr_in
1
2
/convertable_fifo_controller_tb/UUT/fifo_dut/cpu_cmd
2
2
/convertable_fifo_controller_tb/UUT/fifo_dut/cpu_ctrl
2
2
/convertable_fifo_controller_tb/UUT/fifo_dut/cpu_din
1
2
/convertable_fifo_controller_tb/UUT/fifo_dut/cpu_write
2
2
/convertable_fifo_controller_tb/UUT/fifo_dut/end_of_pkt
2
2
/convertable_fifo_controller_tb/UUT/fifo_dut/in_ctrl
1
2
/convertable_fifo_controller_tb/UUT/fifo_dut/in_data
1
2
/convertable_fifo_controller_tb/UUT/fifo_dut/in_wr
2
2
/convertable_fifo_controller_tb/UUT/fifo_dut/out_rdy
2
2
/convertable_fifo_controller_tb/UUT/fifo_dut/rst
2
2
/convertable_fifo_controller_tb/UUT/fifo_dut/dout_a
1
2
/convertable_fifo_controller_tb/UUT/fifo_dut/hold
2
2
/convertable_fifo_controller_tb/UUT/fifo_dut/out_ctrl
2
2
/convertable_fifo_controller_tb/UUT/fifo_dut/out_data
1
2
/convertable_fifo_controller_tb/UUT/fifo_dut/out_wr
2
2
/convertable_fifo_controller_tb/UUT/fifo_dut/fifo_head_ptr
1
2
/convertable_fifo_controller_tb/UUT/fifo_dut/fifo_tail_ptr
1
2
/convertable_fifo_controller_tb/UUT/fifo_dut/wena
2
2
/convertable_fifo_controller_tb/UUT/fifo_dut/wenb
2
2
/convertable_fifo_controller_tb/UUT/fifo_dut/write
2
2
/convertable_fifo_controller_tb/UUT/cpu_dout
1
2
SIGPROPS_END
GROUPS_HIER_BEGIN
GROUPS_HIER_END
GROUPS_CHILDREN_BEGIN
GROUPS_CHILDREN_END
