

================================================================
== Vitis HLS Report for 'avg'
================================================================
* Date:           Sun Jun  9 03:51:14 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m42
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.909 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   819202|   819202|  8.192 ms|  8.192 ms|  819203|  819203|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+--------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- ROW_COL  |   819200|   819200|         3|          2|          1|  409600|       yes|
        +-----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.90>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 6 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 9 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %din, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %din"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dout, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %dout"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln22 = store i19 0, i19 %indvar_flatten" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 16 'store' 'store_ln22' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln22 = store i10 0, i10 %r" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 17 'store' 'store_ln22' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln22 = store i10 0, i10 %c" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 18 'store' 'store_ln22' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln22 = br void %_ZmlILi3ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 19 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%r_1 = load i10 %r"   --->   Operation 20 'load' 'r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i19 %indvar_flatten" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 21 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i10 %r_1" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 22 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.78ns)   --->   "%empty = add i11 %zext_ln22, i11 2047" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 23 'add' 'empty' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.78ns)   --->   "%indvars_iv_next175 = add i10 %r_1, i10 1"   --->   Operation 24 'add' 'indvars_iv_next175' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %empty, i32 10" [../src/window_2d_poor_arch.cpp:7]   --->   Operation 25 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.78ns)   --->   "%add_ln7 = add i10 %r_1, i10 1023" [../src/window_2d_poor_arch.cpp:7]   --->   Operation 26 'add' 'add_ln7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.40ns)   --->   "%tmp = select i1 %tmp_5, i10 0, i10 %add_ln7" [../src/window_2d_poor_arch.cpp:7]   --->   Operation 27 'select' 'tmp' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.91ns)   --->   "%icmp_ln9 = icmp_ugt  i10 %indvars_iv_next175, i10 639" [../src/window_2d_poor_arch.cpp:9]   --->   Operation 28 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.40ns)   --->   "%tmp_6 = select i1 %icmp_ln9, i10 639, i10 %indvars_iv_next175" [../src/window_2d_poor_arch.cpp:9]   --->   Operation 29 'select' 'tmp_6' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.08ns)   --->   "%icmp_ln22 = icmp_eq  i19 %indvar_flatten_load, i19 409600" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 30 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.88ns)   --->   "%add_ln22 = add i19 %indvar_flatten_load, i19 1" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 31 'add' 'add_ln22' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %.split, void" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 32 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%c_load = load i10 %c" [../src/window_2d_poor_arch.cpp:24]   --->   Operation 33 'load' 'c_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.91ns)   --->   "%icmp_ln24 = icmp_eq  i10 %c_load, i10 640" [../src/window_2d_poor_arch.cpp:24]   --->   Operation 34 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.40ns)   --->   "%select_ln22 = select i1 %icmp_ln24, i10 0, i10 %c_load" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 35 'select' 'select_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.40ns)   --->   "%select_ln22_1 = select i1 %icmp_ln24, i10 %indvars_iv_next175, i10 %r_1" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 36 'select' 'select_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i10.i9, i10 %select_ln22_1, i9 0"   --->   Operation 37 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i10.i7, i10 %select_ln22_1, i7 0"   --->   Operation 38 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i17 %tmp_3"   --->   Operation 39 'zext' 'zext_ln455' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln455 = add i19 %tmp_2, i19 %zext_ln455"   --->   Operation 40 'add' 'add_ln455' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i10 %indvars_iv_next175" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 41 'zext' 'zext_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.78ns)   --->   "%p_mid1 = add i11 %zext_ln22_1, i11 2047" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 42 'add' 'p_mid1' <Predicate = (!icmp_ln22)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.78ns)   --->   "%indvars_iv_next175_mid1 = add i10 %r_1, i10 2"   --->   Operation 43 'add' 'indvars_iv_next175_mid1' <Predicate = (!icmp_ln22)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_2)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %p_mid1, i32 10" [../src/window_2d_poor_arch.cpp:7]   --->   Operation 44 'bitselect' 'tmp_7' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_2)   --->   "%select_ln7 = select i1 %tmp_7, i10 0, i10 %r_1" [../src/window_2d_poor_arch.cpp:7]   --->   Operation 45 'select' 'select_ln7' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln22_2 = select i1 %icmp_ln24, i10 %select_ln7, i10 %tmp" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 46 'select' 'select_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i10.i9, i10 %select_ln22_2, i9 0"   --->   Operation 47 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i10.i7, i10 %select_ln22_2, i7 0"   --->   Operation 48 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln455_1 = zext i17 %tmp_8"   --->   Operation 49 'zext' 'zext_ln455_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln455_1 = add i19 %tmp_4, i19 %zext_ln455_1"   --->   Operation 50 'add' 'add_ln455_1' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 51 [1/1] (0.91ns)   --->   "%icmp_ln9_1 = icmp_ugt  i10 %indvars_iv_next175_mid1, i10 639" [../src/window_2d_poor_arch.cpp:9]   --->   Operation 51 'icmp' 'icmp_ln9_1' <Predicate = (!icmp_ln22)> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_3)   --->   "%select_ln9 = select i1 %icmp_ln9_1, i10 639, i10 %indvars_iv_next175_mid1" [../src/window_2d_poor_arch.cpp:9]   --->   Operation 52 'select' 'select_ln9' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln22_3 = select i1 %icmp_ln24, i10 %select_ln9, i10 %tmp_6" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 53 'select' 'select_ln22_3' <Predicate = (!icmp_ln22)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i10.i9, i10 %select_ln22_3, i9 0"   --->   Operation 54 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i10.i7, i10 %select_ln22_3, i7 0"   --->   Operation 55 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln455_2 = zext i17 %tmp_s"   --->   Operation 56 'zext' 'zext_ln455_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln455_2 = add i19 %tmp_9, i19 %zext_ln455_2"   --->   Operation 57 'add' 'add_ln455_2' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln455_3 = zext i10 %select_ln22"   --->   Operation 58 'zext' 'zext_ln455_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln455_3 = add i19 %add_ln455_1, i19 %zext_ln455_3"   --->   Operation 59 'add' 'add_ln455_3' <Predicate = (!icmp_ln22)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln455_4 = zext i19 %add_ln455_3"   --->   Operation 60 'zext' 'zext_ln455_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%din_addr = getelementptr i8 %din, i64 0, i64 %zext_ln455_4"   --->   Operation 61 'getelementptr' 'din_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln455_4 = add i19 %add_ln455, i19 %zext_ln455_3"   --->   Operation 62 'add' 'add_ln455_4' <Predicate = (!icmp_ln22)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln455_5 = zext i19 %add_ln455_4"   --->   Operation 63 'zext' 'zext_ln455_5' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%din_addr_1 = getelementptr i8 %din, i64 0, i64 %zext_ln455_5"   --->   Operation 64 'getelementptr' 'din_addr_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln455_5 = add i19 %add_ln455_2, i19 %zext_ln455_3"   --->   Operation 65 'add' 'add_ln455_5' <Predicate = (!icmp_ln22)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 66 [2/2] (1.23ns)   --->   "%tmp_13 = load i19 %din_addr"   --->   Operation 66 'load' 'tmp_13' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_1 : Operation 67 [2/2] (1.23ns)   --->   "%tmp_14 = load i19 %din_addr_1"   --->   Operation 67 'load' 'tmp_14' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_1 : Operation 68 [1/1] (0.78ns)   --->   "%add_ln24 = add i10 %select_ln22, i10 1" [../src/window_2d_poor_arch.cpp:24]   --->   Operation 68 'add' 'add_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln22 = store i19 %add_ln22, i19 %indvar_flatten" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 69 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln22 = store i10 %select_ln22_1, i10 %r" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 70 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln24 = store i10 %add_ln24, i10 %c" [../src/window_2d_poor_arch.cpp:24]   --->   Operation 71 'store' 'store_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.42>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln30 = ret" [../src/window_2d_poor_arch.cpp:30]   --->   Operation 92 'ret' 'ret_ln30' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln455_6 = zext i19 %add_ln455_5"   --->   Operation 72 'zext' 'zext_ln455_6' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%din_addr_2 = getelementptr i8 %din, i64 0, i64 %zext_ln455_6"   --->   Operation 73 'getelementptr' 'din_addr_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 74 [1/2] (1.23ns)   --->   "%tmp_13 = load i19 %din_addr"   --->   Operation 74 'load' 'tmp_13' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_2 : Operation 75 [1/2] (1.23ns)   --->   "%tmp_14 = load i19 %din_addr_1"   --->   Operation 75 'load' 'tmp_14' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_2 : Operation 76 [2/2] (1.23ns)   --->   "%tmp_15 = load i19 %din_addr_2"   --->   Operation 76 'load' 'tmp_15' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>

State 3 <SV = 2> <Delay = 3.43>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 77 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%empty_11 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 409600, i64 409600, i64 409600"   --->   Operation 78 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%dout_addr = getelementptr i8 %dout, i64 0, i64 %zext_ln455_5" [../src/window_2d_poor_arch.cpp:27]   --->   Operation 79 'getelementptr' 'dout_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../src/window_2d_poor_arch.cpp:24]   --->   Operation 80 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/window_2d_poor_arch.cpp:24]   --->   Operation 81 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%r_V = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_14, i1 0"   --->   Operation 82 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1245 = zext i8 %tmp_13"   --->   Operation 83 'zext' 'zext_ln1245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1245_1 = zext i9 %r_V"   --->   Operation 84 'zext' 'zext_ln1245_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V = add i10 %zext_ln1245_1, i10 %zext_ln1245"   --->   Operation 85 'add' 'ret_V' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [1/2] (1.23ns)   --->   "%tmp_15 = load i19 %din_addr_2"   --->   Operation 86 'load' 'tmp_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1245_2 = zext i8 %tmp_15"   --->   Operation 87 'zext' 'zext_ln1245_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i10 %ret_V, i10 %zext_ln1245_2"   --->   Operation 88 'add' 'ret_V_1' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %ret_V_1, i32 2, i32 9"   --->   Operation 89 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.23ns)   --->   "%store_ln27 = store i8 %trunc_ln, i19 %dout_addr" [../src/window_2d_poor_arch.cpp:27]   --->   Operation 90 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZmlILi3ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 91 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.91ns
The critical path consists of the following:
	'alloca' operation ('r') [4]  (0 ns)
	'load' operation ('r') on local variable 'r' [18]  (0 ns)
	'add' operation ('indvars_iv_next175') [22]  (0.787 ns)
	'add' operation ('p_mid1', ../src/window_2d_poor_arch.cpp:22) [43]  (0.787 ns)
	'select' operation ('select_ln7', ../src/window_2d_poor_arch.cpp:7) [46]  (0 ns)
	'select' operation ('select_ln22_2', ../src/window_2d_poor_arch.cpp:22) [47]  (0.403 ns)
	'add' operation ('add_ln455_1') [51]  (0 ns)
	'add' operation ('add_ln455_3') [60]  (0.695 ns)
	'getelementptr' operation ('din_addr') [62]  (0 ns)
	'load' operation ('tmp') on array 'din' [72]  (1.24 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('tmp') on array 'din' [72]  (1.24 ns)

 <State 3>: 3.43ns
The critical path consists of the following:
	'load' operation ('tmp') on array 'din' [78]  (1.24 ns)
	'add' operation ('ret.V') [80]  (0.96 ns)
	'store' operation ('store_ln27', ../src/window_2d_poor_arch.cpp:27) of variable 'trunc_ln' on array 'dout' [82]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
