vcs -full64 -LDFLAGS -Wl,--no-as-needed -R -sverilog -timescale=1ns/1ps -f ../common/run.f -debug_access+all +fsdb+functions -l simv.log +define+CASE_1W16T +vcs+initreg+random +vcs+finish+10000000000  +ntb_random_seed_automatic -notice
                         Chronologic VCS (TM)
        Version X-2025.06-1_Full64 -- Sun Aug 24 15:40:31 2025

                    Copyright (c) 1991 - 2025 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)


Warning-[ILLGO] Invalid option used
  Invalid option '-2012' must be ignored.
  Please check vcs -help for supported options.

Parsing design file '../common/host_inter.sv'
Parsing included file '../../../src/define/define.v'.
Back to file '../common/host_inter.sv'.
Parsing design file '../common/test_gpu_axi_top.sv'
Parsing included file '../../../src/define/define.v'.
Back to file '../common/test_gpu_axi_top.sv'.
Parsing design file '../common/gen_rst.v'
Parsing design file '../common/gen_clk.v'
Parsing design file '../common/axi_ram.sv'
Parsing design file './tc.v'
Parsing design file '../../../src/gen_fpga_verilog/ALUexe.sv'
Parsing design file '../../../src/axi_replace/AXI4Adapter.sv'
Parsing design file '../../../src/axi_replace/AXI4Lite2CTA.sv'

Warning-[TMR] Text macro redefined
../../../src/axi_replace/AXI4Lite2CTA.sv, 7
  Text macro (NUM_SM) is redefined. The last definition will override previous
  ones.
  Location of previous definition: ../../../src/define/define.v, 5.
  Previous value: 1 


Warning-[TMR] Text macro redefined
../../../src/axi_replace/AXI4Lite2CTA.sv, 9
  Text macro (NUM_SM_IN_CLUSTER) is redefined. The last definition will 
  override previous ones.
  Location of previous definition: ../../../src/define/define.v, 7.
  Previous value: (`NUM_SM/`NUM_CLUSTER) 


Warning-[TMR] Text macro redefined
../../../src/axi_replace/AXI4Lite2CTA.sv, 11
  Text macro (NUM_WARP) is redefined. The last definition will override 
  previous ones.
  Location of previous definition: ../../../src/define/define.v, 9.
  Previous value: 4'd4 


Warning-[TMR] Text macro redefined
../../../src/axi_replace/AXI4Lite2CTA.sv, 13
  Text macro (NUM_THREAD) is redefined. The last definition will override 
  previous ones.
  Location of previous definition: ../../../src/define/define.v, 11.
  Previous value: 8 


Warning-[TMR] Text macro redefined
../../../src/axi_replace/AXI4Lite2CTA.sv, 33
  Text macro (NUM_VGPR) is redefined. The last definition will override 
  previous ones.
  Location of previous definition: ../../../src/define/define.v, 31.
  Previous value: (256*`NUM_WARP) 


Warning-[TMR] Text macro redefined
../../../src/axi_replace/AXI4Lite2CTA.sv, 35
  Text macro (NUM_SGPR) is redefined. The last definition will override 
  previous ones.
  Location of previous definition: ../../../src/define/define.v, 33.
  Previous value: (256*`NUM_WARP) 

Parsing design file '../../../src/gen_fpga_verilog/AddrCalculate.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter1_TLBundleA_lite.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter1_TLBundleD_lite_plus.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter2_ArbiterIO.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter2_ArbiterIO_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter2_BranchCtrl.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter2_DCacheCoreRsp_np.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter2_FPUOutput.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter2_FPUOutput_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter2_L1CacheMemReq.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter2_SRAMBundleAW.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter2_TLBundleA_lite.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter2_UInt32.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter3_SRAMBundleA.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter3_SRAMBundleAW.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter3_WshrMemReq.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter5_FPUOutput.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter5_FPUOutput_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter6_WriteScalarCtrl.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter6_WriteVecCtrl.sv'
Parsing design file '../../../src/gen_fpga_verilog/ArrayMulDataModule.sv'
Parsing design file '../../../src/gen_fpga_verilog/ArrayMultiplier.sv'
Parsing design file '../../../src/gen_fpga_verilog/BankConflictArbiter.sv'
Parsing design file '../../../src/gen_fpga_verilog/BankedStore.sv'
Parsing design file '../../../src/gen_fpga_verilog/Branch_back.sv'
Parsing design file '../../../src/gen_fpga_verilog/C22.sv'
Parsing design file '../../../src/gen_fpga_verilog/C32.sv'
Parsing design file '../../../src/gen_fpga_verilog/C53.sv'
Parsing design file '../../../src/gen_fpga_verilog/CLZ.sv'
Parsing design file '../../../src/gen_fpga_verilog/CLZ_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/CLZ_168.sv'
Parsing design file '../../../src/gen_fpga_verilog/CLZ_3.sv'
Parsing design file '../../../src/gen_fpga_verilog/CLZ_44.sv'
Parsing design file '../../../src/gen_fpga_verilog/CLZ_82.sv'
Parsing design file '../../../src/gen_fpga_verilog/CSA32.sv'
Parsing design file '../../../src/gen_fpga_verilog/CSA3_2.sv'
Parsing design file '../../../src/gen_fpga_verilog/CSRFile.sv'
Parsing design file '../../../src/gen_fpga_verilog/CSRexe.sv'
Parsing design file '../../../src/gen_fpga_verilog/CTA2warp.sv'
Parsing design file '../../../src/gen_fpga_verilog/CTAinterface.sv'
Parsing design file '../../../src/gen_fpga_verilog/Classify.sv'
Parsing design file '../../../src/gen_fpga_verilog/DCacheWSHR.sv'
Parsing design file '../../../src/gen_fpga_verilog/DataCache.sv'
Parsing design file '../../../src/gen_fpga_verilog/DataCrossbar.sv'
Parsing design file '../../../src/gen_fpga_verilog/DecoupledIO_1_to_3.sv'
Parsing design file '../../../src/gen_fpga_verilog/DecoupledIO_1_to_3_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/Directory_test.sv'
Parsing design file '../../../src/gen_fpga_verilog/DualIssueIO.sv'
Parsing design file '../../../src/gen_fpga_verilog/FADDPipe.sv'
Parsing design file '../../../src/gen_fpga_verilog/FADDPipe_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/FCMA_ADD_s1.sv'
Parsing design file '../../../src/gen_fpga_verilog/FCMA_ADD_s1_16.sv'
Parsing design file '../../../src/gen_fpga_verilog/FCMA_ADD_s1_32.sv'
Parsing design file '../../../src/gen_fpga_verilog/FCMA_ADD_s1_8.sv'
Parsing design file '../../../src/gen_fpga_verilog/FCMA_ADD_s2.sv'
Parsing design file '../../../src/gen_fpga_verilog/FCMA_ADD_s2_16.sv'
Parsing design file '../../../src/gen_fpga_verilog/FCMA_ADD_s2_32.sv'
Parsing design file '../../../src/gen_fpga_verilog/FCMA_ADD_s2_8.sv'
Parsing design file '../../../src/gen_fpga_verilog/FCMP.sv'
Parsing design file '../../../src/gen_fpga_verilog/FCMP_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/FCMP_3.sv'
Parsing design file '../../../src/gen_fpga_verilog/FMA.sv'
Parsing design file '../../../src/gen_fpga_verilog/FMA_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/FMULPipe.sv'
Parsing design file '../../../src/gen_fpga_verilog/FMULPipe_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/FMUL_s1.sv'
Parsing design file '../../../src/gen_fpga_verilog/FMUL_s2.sv'
Parsing design file '../../../src/gen_fpga_verilog/FMUL_s3.sv'
Parsing design file '../../../src/gen_fpga_verilog/FPMV.sv'
Parsing design file '../../../src/gen_fpga_verilog/FPMV_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/FPToInt.sv'
Parsing design file '../../../src/gen_fpga_verilog/FPToInt_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/FPToInt_3.sv'
Parsing design file '../../../src/gen_fpga_verilog/FPToInt_s1.sv'
Parsing design file '../../../src/gen_fpga_verilog/FPToInt_s2.sv'
Parsing design file '../../../src/gen_fpga_verilog/FPUexe.sv'
Parsing design file '../../../src/gen_fpga_verilog/FarPath.sv'
Parsing design file '../../../src/gen_fpga_verilog/FarPath_16.sv'
Parsing design file '../../../src/gen_fpga_verilog/FarPath_32.sv'
Parsing design file '../../../src/gen_fpga_verilog/FarPath_8.sv'
Parsing design file '../../../src/gen_fpga_verilog/FloatDivSqrt.sv'
Parsing design file '../../../src/gen_fpga_verilog/FloatRegFileBank.sv'
Parsing design file '../../../src/gen_fpga_verilog/FracDivSqrt.sv'
Parsing design file '../../../src/axi_replace/GPGPU_axi_top.sv'
Parsing design file '../../../src/gen_fpga_verilog/GPU.sv'
Parsing design file '../../../src/gen_fpga_verilog/ImmGen.sv'
Parsing design file '../../../src/gen_fpga_verilog/InstrBufferV2.sv'
Parsing design file '../../../src/gen_fpga_verilog/InstrDecodeV2.sv'
Parsing design file '../../../src/gen_fpga_verilog/InstructionCache.sv'
Parsing design file '../../../src/gen_fpga_verilog/IntDivMod.sv'
Parsing design file '../../../src/gen_fpga_verilog/IntToFP.sv'
Parsing design file '../../../src/gen_fpga_verilog/IntToFP_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/IntToFP_postnorm.sv'
Parsing design file '../../../src/gen_fpga_verilog/IntToFP_prenorm.sv'
Parsing design file '../../../src/gen_fpga_verilog/Issue.sv'
Parsing design file '../../../src/gen_fpga_verilog/L1Cache2L2Arbiter.sv'
Parsing design file '../../../src/gen_fpga_verilog/L1TagAccess.sv'
Parsing design file '../../../src/gen_fpga_verilog/L1TagAccess_ICache.sv'
Parsing design file '../../../src/gen_fpga_verilog/LSU2WB.sv'
Parsing design file '../../../src/gen_fpga_verilog/LSUexe.sv'
Parsing design file '../../../src/gen_fpga_verilog/LZA.sv'
Parsing design file '../../../src/gen_fpga_verilog/LZA_2.sv'
Parsing design file '../../../src/gen_fpga_verilog/LZA_24.sv'
Parsing design file '../../../src/gen_fpga_verilog/LZA_48.sv'
Parsing design file '../../../src/gen_fpga_verilog/LZA_96.sv'
Parsing design file '../../../src/gen_fpga_verilog/ListBuffer.sv'
Parsing design file '../../../src/gen_fpga_verilog/ListBuffer_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/MSHR.sv'
Parsing design file '../../../src/gen_fpga_verilog/MSHR_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/MSHR_2.sv'
Parsing design file '../../../src/gen_fpga_verilog/MSHR_4.sv'
Parsing design file '../../../src/gen_fpga_verilog/MSHRv2.sv'
Parsing design file '../../../src/gen_fpga_verilog/NaiveMultiplier.sv'
Parsing design file '../../../src/gen_fpga_verilog/NearPath.sv'
Parsing design file '../../../src/gen_fpga_verilog/NearPath_16.sv'
Parsing design file '../../../src/gen_fpga_verilog/NearPath_32.sv'
Parsing design file '../../../src/gen_fpga_verilog/NearPath_64.sv'
Parsing design file '../../../src/gen_fpga_verilog/OnTheFlyConv.sv'
Parsing design file '../../../src/gen_fpga_verilog/PCcontrol.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue16_DCacheCoreRsp.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue16_ShareMemCoreRsp.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue16_warpRspData.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_5_Anon.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_5_Anon_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_ArbiterIO.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_ArbiterIO_2.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_Bool.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_BranchCtrl.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_BranchCtrl_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_DCacheControl.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_DCacheCoreReq.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_DCacheCoreRsp_d.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_DirectoryResult_lite_victim.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_FPUInput.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_FPUInput_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_FPUOutput.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_FPUOutput_2.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_MSHRmissRspOut.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_MSHRpipe1Reg.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_MulToAddIO.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_MulToAddIO_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_SRAMBundleA.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_TCDotProductOutput.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_TCDotProductOutput_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_UInt32.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_Vec32_UInt32.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_WriteScalarCtrl.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_WriteVecCtrl.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_WriteVecCtrl2.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_io_alloc2cuinterface.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_simtExeData.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_tagCheckerResult.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_vExeData.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_vExeData_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_vec_alu_bus2.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue2_DCacheMemRsp.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue2_ICacheMemRsp.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue2_TLBundleA_lite.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue2_Vec2_Bool.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue2_Vec2_CtrlSigs.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue2_cta_data.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue2_io_rt2dealloc.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue32_ShareMemCoreRsp.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue4_ShareMemCoreRsp.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue8_DCacheCoreRsp.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue8_FullRequest.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue8_ShareMemCoreRsp.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue8_Vec16_Bool.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue8_Vec8_Bool.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue8_WshrMemReq.sv'
Parsing design file '../../../src/gen_fpga_verilog/RRArbiter.sv'
Parsing design file '../../../src/gen_fpga_verilog/RRArbiter_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/RRArbiter_11.sv'
Parsing design file '../../../src/gen_fpga_verilog/RRArbiter_9.sv'
Parsing design file '../../../src/gen_fpga_verilog/RRPriorityEncoder.sv'
Parsing design file '../../../src/gen_fpga_verilog/RegFileBank.sv'
Parsing design file '../../../src/gen_fpga_verilog/ReplacementUnit.sv'
Parsing design file '../../../src/gen_fpga_verilog/ReplacementUnit_ICache.sv'
Parsing design file '../../../src/gen_fpga_verilog/RoundingUnit.sv'
Parsing design file '../../../src/gen_fpga_verilog/RoundingUnit_128.sv'
Parsing design file '../../../src/gen_fpga_verilog/RoundingUnit_256.sv'
Parsing design file '../../../src/gen_fpga_verilog/RoundingUnit_6.sv'
Parsing design file '../../../src/gen_fpga_verilog/RoundingUnit_64.sv'
Parsing design file '../../../src/gen_fpga_verilog/SFUexe.sv'
Parsing design file '../../../src/gen_fpga_verilog/SM2clusterArbiter.sv'
Parsing design file '../../../src/gen_fpga_verilog/SM_wrapper.sv'
Parsing design file '../../../src/gen_fpga_verilog/SM_wrapper_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_106.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_107.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_2.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_3.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_36.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_37.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_4.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_44.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_45.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_46.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_5.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_53.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_54.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_69.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_70.sv'
Parsing design file '../../../src/gen_fpga_verilog/ScalarALU.sv'
Parsing design file '../../../src/gen_fpga_verilog/ScalarFPU.sv'
Parsing design file '../../../src/gen_fpga_verilog/ScalarFPU_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/Scheduler.sv'
Parsing design file '../../../src/gen_fpga_verilog/Scoreboard.sv'
Parsing design file '../../../src/gen_fpga_verilog/SharedMemory.sv'
Parsing design file '../../../src/gen_fpga_verilog/ShiftBoard.sv'
Parsing design file '../../../src/gen_fpga_verilog/ShiftRightJam.sv'
Parsing design file '../../../src/gen_fpga_verilog/ShiftRightJam_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/ShiftRightJam_16.sv'
Parsing design file '../../../src/gen_fpga_verilog/ShiftRightJam_32.sv'
Parsing design file '../../../src/gen_fpga_verilog/ShiftRightJam_64.sv'
Parsing design file '../../../src/gen_fpga_verilog/SinkA.sv'
Parsing design file '../../../src/gen_fpga_verilog/SinkD.sv'
Parsing design file '../../../src/gen_fpga_verilog/SlowDown.sv'
Parsing design file '../../../src/gen_fpga_verilog/SourceA.sv'
Parsing design file '../../../src/gen_fpga_verilog/SourceD.sv'
Parsing design file '../../../src/gen_fpga_verilog/SrtTable.sv'
Parsing design file '../../../src/gen_fpga_verilog/TCAddPipe.sv'
Parsing design file '../../../src/gen_fpga_verilog/TCAddPipe_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/TCAddPipe_2.sv'
Parsing design file '../../../src/gen_fpga_verilog/TCAddPipe_4.sv'
Parsing design file '../../../src/gen_fpga_verilog/TCAddPipe_8.sv'
Parsing design file '../../../src/gen_fpga_verilog/TCDotProduct.sv'
Parsing design file '../../../src/gen_fpga_verilog/TCDotProduct_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/TCMulPipe.sv'
Parsing design file '../../../src/gen_fpga_verilog/TCMulPipe_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/TCMulPipe_2.sv'
Parsing design file '../../../src/gen_fpga_verilog/TCMulPipe_4.sv'
Parsing design file '../../../src/gen_fpga_verilog/TCMulPipe_8.sv'
Parsing design file '../../../src/gen_fpga_verilog/TensorCoreFP32.sv'
Parsing design file '../../../src/gen_fpga_verilog/TininessRounder.sv'
Parsing design file '../../../src/gen_fpga_verilog/VectorFPU.sv'
Parsing design file '../../../src/gen_fpga_verilog/Writeback.sv'
Parsing design file '../../../src/gen_fpga_verilog/addr1.sv'
Parsing design file '../../../src/gen_fpga_verilog/addr1_0.sv'
Parsing design file '../../../src/gen_fpga_verilog/addr1_0_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/addr1_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/addr2.sv'
Parsing design file '../../../src/gen_fpga_verilog/addr2_0.sv'
Parsing design file '../../../src/gen_fpga_verilog/allocator.sv'
Parsing design file '../../../src/gen_fpga_verilog/array.sv'
Parsing design file '../../../src/gen_fpga_verilog/array_0.sv'
Parsing design file '../../../src/gen_fpga_verilog/array_0_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/array_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/array_1_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/array_2.sv'
Parsing design file '../../../src/gen_fpga_verilog/array_2_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/array_3.sv'
Parsing design file '../../../src/gen_fpga_verilog/array_3_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/array_4.sv'
Parsing design file '../../../src/gen_fpga_verilog/array_4_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/array_5.sv'
Parsing design file '../../../src/gen_fpga_verilog/array_5_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/array_6.sv'
Parsing design file '../../../src/gen_fpga_verilog/array_6_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/array_7.sv'
Parsing design file '../../../src/gen_fpga_verilog/array_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/branch_join.sv'
Parsing design file '../../../src/gen_fpga_verilog/branch_join_stack.sv'
Parsing design file '../../../src/gen_fpga_verilog/cluster2L2Arbiter.sv'
Parsing design file '../../../src/gen_fpga_verilog/collectorUnit.sv'
Parsing design file '../../../src/gen_fpga_verilog/crossBar.sv'
Parsing design file '../../../src/gen_fpga_verilog/cta_scheduler_top.sv'
Parsing design file '../../../src/gen_fpga_verilog/cu_interface.sv'
Parsing design file '../../../src/gen_fpga_verilog/data_32x1152.sv'
Parsing design file '../../../src/gen_fpga_verilog/data_32x1175.sv'
Parsing design file '../../../src/gen_fpga_verilog/data_32x1176.sv'
Parsing design file '../../../src/gen_fpga_verilog/data_4x256.sv'
Parsing design file '../../../src/gen_fpga_verilog/data_4x512.sv'
Parsing design file '../../../src/gen_fpga_verilog/data_8x1024.sv'
Parsing design file '../../../src/gen_fpga_verilog/extern_modules.sv'
Parsing design file '../../../src/gen_fpga_verilog/genControl.sv'
Parsing design file '../../../src/gen_fpga_verilog/genDataMapPerByte.sv'
Parsing design file '../../../src/gen_fpga_verilog/genDataMapSameWord.sv'
Parsing design file '../../../src/gen_fpga_verilog/getDataAccessBankEn.sv'
Parsing design file '../../../src/gen_fpga_verilog/getEntryStatus.sv'
Parsing design file '../../../src/gen_fpga_verilog/getEntryStatusReq.sv'
Parsing design file '../../../src/gen_fpga_verilog/getEntryStatusReq_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/getEntryStatusRsp.sv'
Parsing design file '../../../src/gen_fpga_verilog/head_32x5.sv'
Parsing design file '../../../src/gen_fpga_verilog/ibuffer2issue.sv'
Parsing design file '../../../src/gen_fpga_verilog/instDemux.sv'
Parsing design file '../../../src/gen_fpga_verilog/l2Distribute.sv'
Parsing design file '../../../src/gen_fpga_verilog/minIdxTree.sv'
Parsing design file '../../../src/gen_fpga_verilog/next.sv'
Parsing design file '../../../src/gen_fpga_verilog/next_0.sv'
Parsing design file '../../../src/gen_fpga_verilog/next_32x5.sv'
Parsing design file '../../../src/gen_fpga_verilog/operandArbiter.sv'
Parsing design file '../../../src/gen_fpga_verilog/operandCollector.sv'
Parsing design file '../../../src/gen_fpga_verilog/pipe.sv'
Parsing design file '../../../src/gen_fpga_verilog/pipe_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/pipe_Anon.sv'
Parsing design file '../../../src/gen_fpga_verilog/prev.sv'
Parsing design file '../../../src/gen_fpga_verilog/prev_0.sv'
Parsing design file '../../../src/gen_fpga_verilog/prev_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/ram_16x530.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x1028.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x1029.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x1040.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x1269.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x1270.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x2.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x249.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x251.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x252.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x258.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x454.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x456.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x6.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x7.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_32x1059.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_4x266.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_8x1202.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_8x1203.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_8x1300.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_8x16.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_8x266.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_8x32.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_8x8.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_wid_16x2.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_wid_16x3.sv'
Parsing design file '../../../src/gen_fpga_verilog/regs.sv'
Parsing design file '../../../src/gen_fpga_verilog/regs_0.sv'
Parsing design file '../../../src/gen_fpga_verilog/regs_0_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/regs_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/resource_table_handler.sv'
Parsing design file '../../../src/gen_fpga_verilog/resource_table_handler_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/resource_table_handler_2.sv'
Parsing design file '../../../src/gen_fpga_verilog/resource_table_ram.sv'
Parsing design file '../../../src/gen_fpga_verilog/resource_table_ram_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/resource_table_ram_2.sv'
Parsing design file '../../../src/gen_fpga_verilog/resource_table_top.sv'
Parsing design file '../../../src/gen_fpga_verilog/rtcache_writer.sv'
Parsing design file '../../../src/gen_fpga_verilog/rtcache_writer_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/sort3.sv'
Parsing design file '../../../src/gen_fpga_verilog/sort3_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/sort3_2.sv'
Parsing design file '../../../src/gen_fpga_verilog/stack_mem_16x80.sv'
Parsing design file '../../../src/gen_fpga_verilog/stack_mem_32x96.sv'
Parsing design file '../../../src/gen_fpga_verilog/stack_mem_8x72.sv'
Parsing design file '../../../src/gen_fpga_verilog/tagChecker.sv'
Parsing design file '../../../src/gen_fpga_verilog/tag_4x127.sv'
Parsing design file '../../../src/gen_fpga_verilog/tag_4x167.sv'
Parsing design file '../../../src/gen_fpga_verilog/tag_8x248.sv'
Parsing design file '../../../src/gen_fpga_verilog/tail_32x5.sv'
Parsing design file '../../../src/gen_fpga_verilog/vALUv2.sv'
Parsing design file '../../../src/gen_fpga_verilog/vMULv2.sv'
Parsing design file '../../../src/gen_fpga_verilog/vTCexe.sv'
Parsing design file '../../../src/gen_fpga_verilog/warp_scheduler.sv'
Parsing design file '../../../src/gen_fpga_verilog/wf_gather_cnt.sv'
Parsing design file '../../../src/gen_fpga_verilog/wf_gather_cnt_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/wf_gather_ram.sv'
Parsing design file '../../../src/gen_fpga_verilog/wf_gather_ram_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/wg_buffer.sv'
Parsing design file '../../../src/gen_fpga_verilog/wgram1_8x75.sv'
Parsing design file '../../../src/gen_fpga_verilog/wgram1_8x78.sv'
Parsing design file '../../../src/gen_fpga_verilog/wgram2_8x236.sv'
Parsing design file '../../../src/gen_fpga_verilog/wgram2_8x238.sv'
Parsing design file '../../../src/gen_fpga_verilog/wgram2_8x242.sv'
Top Level Modules:
       test_gpu_axi_top
TimeScale is 1 ns / 1 ps

Warning-[PCWM-W] Port connection width mismatch
../../../src/axi_replace/GPGPU_axi_top.sv, 742
"GPU gpgpu_top( .clock (clk),  .reset ((~rst_n)),  .io_host_req_valid (host_req_valid),  .io_host_req_ready (host_req_ready),  .io_host_req_bits_host_wg_id (host_req_wg_id),  .io_host_req_bits_host_num_wf (host_req_num_wf),  .io_host_req_bits_host_wf_size (host_req_wf_size),  .io_host_req_bits_host_start_pc (host_req_start_pc),  .io_host_req_bits_host_kernel_size_3d_0 (host_req_kernel_size_3d[(($clog2(2048) * (0 + 1)) - 1)-:$clog2(2048)]),  .io_host_req_bits_host_kernel_size_3d_1 (host_req_kernel_size_3d[(($clog2(2048) * (1 + 1)) - 1)-:$clog2(2048)]),  .io_host_req_bits_host_kernel_size_3d_2 (host_req_kernel_size_3d[(($clog2(2048) * (2 + 1)) - 1)-:$clog2(2048)]),  .io_host_req_bits_host_pds_baseaddr (host_req_pds_baseaddr),  .io_host_req_bits_host_csr_kn ... "
  The following 6-bit expression is connected to 4-bit port 
  "io_host_req_bits_host_num_wf" of module "GPU", instance "gpgpu_top".
  Expression: host_req_num_wf
  Instantiated module defined at: "../../../src/gen_fpga_verilog/GPU.sv", 87
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../../src/axi_replace/GPGPU_axi_top.sv, 742
"GPU gpgpu_top( .clock (clk),  .reset ((~rst_n)),  .io_host_req_valid (host_req_valid),  .io_host_req_ready (host_req_ready),  .io_host_req_bits_host_wg_id (host_req_wg_id),  .io_host_req_bits_host_num_wf (host_req_num_wf),  .io_host_req_bits_host_wf_size (host_req_wf_size),  .io_host_req_bits_host_start_pc (host_req_start_pc),  .io_host_req_bits_host_kernel_size_3d_0 (host_req_kernel_size_3d[(($clog2(2048) * (0 + 1)) - 1)-:$clog2(2048)]),  .io_host_req_bits_host_kernel_size_3d_1 (host_req_kernel_size_3d[(($clog2(2048) * (1 + 1)) - 1)-:$clog2(2048)]),  .io_host_req_bits_host_kernel_size_3d_2 (host_req_kernel_size_3d[(($clog2(2048) * (2 + 1)) - 1)-:$clog2(2048)]),  .io_host_req_bits_host_pds_baseaddr (host_req_pds_baseaddr),  .io_host_req_bits_host_csr_kn ... "
  The following 16-bit expression is connected to 18-bit port 
  "io_host_req_bits_host_pds_size_per_wf" of module "GPU", instance 
  "gpgpu_top".
  Expression: host_req_pds_size_per_wf
  Instantiated module defined at: "../../../src/gen_fpga_verilog/GPU.sv", 87
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../../src/axi_replace/GPGPU_axi_top.sv, 742
"GPU gpgpu_top( .clock (clk),  .reset ((~rst_n)),  .io_host_req_valid (host_req_valid),  .io_host_req_ready (host_req_ready),  .io_host_req_bits_host_wg_id (host_req_wg_id),  .io_host_req_bits_host_num_wf (host_req_num_wf),  .io_host_req_bits_host_wf_size (host_req_wf_size),  .io_host_req_bits_host_start_pc (host_req_start_pc),  .io_host_req_bits_host_kernel_size_3d_0 (host_req_kernel_size_3d[(($clog2(2048) * (0 + 1)) - 1)-:$clog2(2048)]),  .io_host_req_bits_host_kernel_size_3d_1 (host_req_kernel_size_3d[(($clog2(2048) * (1 + 1)) - 1)-:$clog2(2048)]),  .io_host_req_bits_host_kernel_size_3d_2 (host_req_kernel_size_3d[(($clog2(2048) * (2 + 1)) - 1)-:$clog2(2048)]),  .io_host_req_bits_host_pds_baseaddr (host_req_pds_baseaddr),  .io_host_req_bits_host_csr_kn ... "
  The following 14-bit expression is connected to 15-bit port 
  "io_out_a_0_bits_source" of module "GPU", instance "gpgpu_top".
  Expression: top_out_a_source
  Instantiated module defined at: "../../../src/gen_fpga_verilog/GPU.sv", 87
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../../src/axi_replace/GPGPU_axi_top.sv, 742
"GPU gpgpu_top( .clock (clk),  .reset ((~rst_n)),  .io_host_req_valid (host_req_valid),  .io_host_req_ready (host_req_ready),  .io_host_req_bits_host_wg_id (host_req_wg_id),  .io_host_req_bits_host_num_wf (host_req_num_wf),  .io_host_req_bits_host_wf_size (host_req_wf_size),  .io_host_req_bits_host_start_pc (host_req_start_pc),  .io_host_req_bits_host_kernel_size_3d_0 (host_req_kernel_size_3d[(($clog2(2048) * (0 + 1)) - 1)-:$clog2(2048)]),  .io_host_req_bits_host_kernel_size_3d_1 (host_req_kernel_size_3d[(($clog2(2048) * (1 + 1)) - 1)-:$clog2(2048)]),  .io_host_req_bits_host_kernel_size_3d_2 (host_req_kernel_size_3d[(($clog2(2048) * (2 + 1)) - 1)-:$clog2(2048)]),  .io_host_req_bits_host_pds_baseaddr (host_req_pds_baseaddr),  .io_host_req_bits_host_csr_kn ... "
  The following 14-bit expression is connected to 15-bit port 
  "io_out_d_0_bits_source" of module "GPU", instance "gpgpu_top".
  Expression: top_out_d_source
  Instantiated module defined at: "../../../src/gen_fpga_verilog/GPU.sv", 87
  Use +lint=PCWM for more details.

Starting vcs inline pass...

Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/ListBuffer_1.sv, 93
"io_push_bits_data_mask"
  Port "io_push_bits_data_mask" declared as input in module "ListBuffer_1" may
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/ListBuffer_1.sv, 94
"io_push_bits_data_data"
  Port "io_push_bits_data_data" declared as input in module "ListBuffer_1" may
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/ListBuffer_1.sv, 95
"io_push_bits_data_opcode"
  Port "io_push_bits_data_opcode" declared as input in module "ListBuffer_1" 
  may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/ListBuffer_1.sv, 96
"io_push_bits_data_put"
  Port "io_push_bits_data_put" declared as input in module "ListBuffer_1" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/ListBuffer_1.sv, 97
"io_push_bits_data_source"
  Port "io_push_bits_data_source" declared as input in module "ListBuffer_1" 
  may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/SRAMTemplate.sv, 96
"io_w_req_bits_data_0"
  Port "io_w_req_bits_data_0" declared as input in module "SRAMTemplate" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/SRAMTemplate.sv, 97
"io_w_req_bits_data_1"
  Port "io_w_req_bits_data_1" declared as input in module "SRAMTemplate" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/SRAMTemplate_37.sv, 97
"io_w_req_bits_data_0"
  Port "io_w_req_bits_data_0" declared as input in module "SRAMTemplate_37" 
  may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/SRAMTemplate_37.sv, 98
"io_w_req_bits_data_1"
  Port "io_w_req_bits_data_1" declared as input in module "SRAMTemplate_37" 
  may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/SRAMTemplate_37.sv, 99
"io_w_req_bits_data_2"
  Port "io_w_req_bits_data_2" declared as input in module "SRAMTemplate_37" 
  may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/SRAMTemplate_37.sv, 100
"io_w_req_bits_data_3"
  Port "io_w_req_bits_data_3" declared as input in module "SRAMTemplate_37" 
  may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 91
"io_enq_bits_0"
  Port "io_enq_bits_0" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 92
"io_enq_bits_1"
  Port "io_enq_bits_1" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 93
"io_enq_bits_2"
  Port "io_enq_bits_2" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 94
"io_enq_bits_3"
  Port "io_enq_bits_3" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 95
"io_enq_bits_4"
  Port "io_enq_bits_4" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 96
"io_enq_bits_5"
  Port "io_enq_bits_5" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 97
"io_enq_bits_6"
  Port "io_enq_bits_6" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 98
"io_enq_bits_7"
  Port "io_enq_bits_7" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 99
"io_enq_bits_8"
  Port "io_enq_bits_8" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 100
"io_enq_bits_9"
  Port "io_enq_bits_9" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 101
"io_enq_bits_10"
  Port "io_enq_bits_10" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 102
"io_enq_bits_11"
  Port "io_enq_bits_11" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 103
"io_enq_bits_12"
  Port "io_enq_bits_12" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 104
"io_enq_bits_13"
  Port "io_enq_bits_13" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 105
"io_enq_bits_14"
  Port "io_enq_bits_14" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 106
"io_enq_bits_15"
  Port "io_enq_bits_15" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 107
"io_enq_bits_16"
  Port "io_enq_bits_16" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 108
"io_enq_bits_17"
  Port "io_enq_bits_17" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 109
"io_enq_bits_18"
  Port "io_enq_bits_18" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 110
"io_enq_bits_19"
  Port "io_enq_bits_19" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 111
"io_enq_bits_20"
  Port "io_enq_bits_20" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 112
"io_enq_bits_21"
  Port "io_enq_bits_21" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 113
"io_enq_bits_22"
  Port "io_enq_bits_22" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 114
"io_enq_bits_23"
  Port "io_enq_bits_23" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 115
"io_enq_bits_24"
  Port "io_enq_bits_24" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 116
"io_enq_bits_25"
  Port "io_enq_bits_25" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 117
"io_enq_bits_26"
  Port "io_enq_bits_26" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 118
"io_enq_bits_27"
  Port "io_enq_bits_27" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 119
"io_enq_bits_28"
  Port "io_enq_bits_28" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 120
"io_enq_bits_29"
  Port "io_enq_bits_29" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 121
"io_enq_bits_30"
  Port "io_enq_bits_30" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 122
"io_enq_bits_31"
  Port "io_enq_bits_31" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 94
"io_enq_bits_data_0"
  Port "io_enq_bits_data_0" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 95
"io_enq_bits_data_1"
  Port "io_enq_bits_data_1" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 96
"io_enq_bits_data_2"
  Port "io_enq_bits_data_2" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 97
"io_enq_bits_data_3"
  Port "io_enq_bits_data_3" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 98
"io_enq_bits_data_4"
  Port "io_enq_bits_data_4" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 99
"io_enq_bits_data_5"
  Port "io_enq_bits_data_5" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 100
"io_enq_bits_data_6"
  Port "io_enq_bits_data_6" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 101
"io_enq_bits_data_7"
  Port "io_enq_bits_data_7" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 102
"io_enq_bits_data_8"
  Port "io_enq_bits_data_8" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 103
"io_enq_bits_data_9"
  Port "io_enq_bits_data_9" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 104
"io_enq_bits_data_10"
  Port "io_enq_bits_data_10" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 105
"io_enq_bits_data_11"
  Port "io_enq_bits_data_11" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 106
"io_enq_bits_data_12"
  Port "io_enq_bits_data_12" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 107
"io_enq_bits_data_13"
  Port "io_enq_bits_data_13" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 108
"io_enq_bits_data_14"
  Port "io_enq_bits_data_14" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 109
"io_enq_bits_data_15"
  Port "io_enq_bits_data_15" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 110
"io_enq_bits_data_16"
  Port "io_enq_bits_data_16" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 111
"io_enq_bits_data_17"
  Port "io_enq_bits_data_17" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 112
"io_enq_bits_data_18"
  Port "io_enq_bits_data_18" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 113
"io_enq_bits_data_19"
  Port "io_enq_bits_data_19" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 114
"io_enq_bits_data_20"
  Port "io_enq_bits_data_20" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 115
"io_enq_bits_data_21"
  Port "io_enq_bits_data_21" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 116
"io_enq_bits_data_22"
  Port "io_enq_bits_data_22" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 117
"io_enq_bits_data_23"
  Port "io_enq_bits_data_23" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 118
"io_enq_bits_data_24"
  Port "io_enq_bits_data_24" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 119
"io_enq_bits_data_25"
  Port "io_enq_bits_data_25" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 120
"io_enq_bits_data_26"
  Port "io_enq_bits_data_26" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 121
"io_enq_bits_data_27"
  Port "io_enq_bits_data_27" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 122
"io_enq_bits_data_28"
  Port "io_enq_bits_data_28" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 123
"io_enq_bits_data_29"
  Port "io_enq_bits_data_29" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 124
"io_enq_bits_data_30"
  Port "io_enq_bits_data_30" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 125
"io_enq_bits_data_31"
  Port "io_enq_bits_data_31" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/MSHR_1.sv, 100
"io_missRspIn_bits_instrId"
  Port "io_missRspIn_bits_instrId" declared as input in module "MSHR_1" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 122
"io_rd_0"
  Port "io_rd_0" declared as input in module "FloatRegFileBank" may need to be
  inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 123
"io_rd_1"
  Port "io_rd_1" declared as input in module "FloatRegFileBank" may need to be
  inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 124
"io_rd_2"
  Port "io_rd_2" declared as input in module "FloatRegFileBank" may need to be
  inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 125
"io_rd_3"
  Port "io_rd_3" declared as input in module "FloatRegFileBank" may need to be
  inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 126
"io_rd_4"
  Port "io_rd_4" declared as input in module "FloatRegFileBank" may need to be
  inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 127
"io_rd_5"
  Port "io_rd_5" declared as input in module "FloatRegFileBank" may need to be
  inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 128
"io_rd_6"
  Port "io_rd_6" declared as input in module "FloatRegFileBank" may need to be
  inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 129
"io_rd_7"
  Port "io_rd_7" declared as input in module "FloatRegFileBank" may need to be
  inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 130
"io_rd_8"
  Port "io_rd_8" declared as input in module "FloatRegFileBank" may need to be
  inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 131
"io_rd_9"
  Port "io_rd_9" declared as input in module "FloatRegFileBank" may need to be
  inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 132
"io_rd_10"
  Port "io_rd_10" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 133
"io_rd_11"
  Port "io_rd_11" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 134
"io_rd_12"
  Port "io_rd_12" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 135
"io_rd_13"
  Port "io_rd_13" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 136
"io_rd_14"
  Port "io_rd_14" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 137
"io_rd_15"
  Port "io_rd_15" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 138
"io_rd_16"
  Port "io_rd_16" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 139
"io_rd_17"
  Port "io_rd_17" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 140
"io_rd_18"
  Port "io_rd_18" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 141
"io_rd_19"
  Port "io_rd_19" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 142
"io_rd_20"
  Port "io_rd_20" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 143
"io_rd_21"
  Port "io_rd_21" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 144
"io_rd_22"
  Port "io_rd_22" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 145
"io_rd_23"
  Port "io_rd_23" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 146
"io_rd_24"
  Port "io_rd_24" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 147
"io_rd_25"
  Port "io_rd_25" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 148
"io_rd_26"
  Port "io_rd_26" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 149
"io_rd_27"
  Port "io_rd_27" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 150
"io_rd_28"
  Port "io_rd_28" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 151
"io_rd_29"
  Port "io_rd_29" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 152
"io_rd_30"
  Port "io_rd_30" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 153
"io_rd_31"
  Port "io_rd_31" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 156
"io_rdwmask_0"
  Port "io_rdwmask_0" declared as input in module "FloatRegFileBank" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 157
"io_rdwmask_1"
  Port "io_rdwmask_1" declared as input in module "FloatRegFileBank" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 158
"io_rdwmask_2"
  Port "io_rdwmask_2" declared as input in module "FloatRegFileBank" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 159
"io_rdwmask_3"
  Port "io_rdwmask_3" declared as input in module "FloatRegFileBank" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 160
"io_rdwmask_4"
  Port "io_rdwmask_4" declared as input in module "FloatRegFileBank" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 161
"io_rdwmask_5"
  Port "io_rdwmask_5" declared as input in module "FloatRegFileBank" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 162
"io_rdwmask_6"
  Port "io_rdwmask_6" declared as input in module "FloatRegFileBank" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 163
"io_rdwmask_7"
  Port "io_rdwmask_7" declared as input in module "FloatRegFileBank" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 164
"io_rdwmask_8"
  Port "io_rdwmask_8" declared as input in module "FloatRegFileBank" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 165
"io_rdwmask_9"
  Port "io_rdwmask_9" declared as input in module "FloatRegFileBank" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 166
"io_rdwmask_10"
  Port "io_rdwmask_10" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 167
"io_rdwmask_11"
  Port "io_rdwmask_11" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 168
"io_rdwmask_12"
  Port "io_rdwmask_12" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 169
"io_rdwmask_13"
  Port "io_rdwmask_13" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 170
"io_rdwmask_14"
  Port "io_rdwmask_14" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 171
"io_rdwmask_15"
  Port "io_rdwmask_15" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 172
"io_rdwmask_16"
  Port "io_rdwmask_16" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 173
"io_rdwmask_17"
  Port "io_rdwmask_17" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 174
"io_rdwmask_18"
  Port "io_rdwmask_18" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 175
"io_rdwmask_19"
  Port "io_rdwmask_19" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 176
"io_rdwmask_20"
  Port "io_rdwmask_20" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 177
"io_rdwmask_21"
  Port "io_rdwmask_21" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 178
"io_rdwmask_22"
  Port "io_rdwmask_22" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 179
"io_rdwmask_23"
  Port "io_rdwmask_23" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 180
"io_rdwmask_24"
  Port "io_rdwmask_24" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 181
"io_rdwmask_25"
  Port "io_rdwmask_25" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 182
"io_rdwmask_26"
  Port "io_rdwmask_26" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 183
"io_rdwmask_27"
  Port "io_rdwmask_27" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 184
"io_rdwmask_28"
  Port "io_rdwmask_28" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 185
"io_rdwmask_29"
  Port "io_rdwmask_29" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 186
"io_rdwmask_30"
  Port "io_rdwmask_30" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 187
"io_rdwmask_31"
  Port "io_rdwmask_31" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/branch_join_stack.sv, 92
"io_pushData_reconPC"
  Port "io_pushData_reconPC" declared as input in module "branch_join_stack" 
  may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/branch_join_stack.sv, 93
"io_pushData_jumpPC"
  Port "io_pushData_jumpPC" declared as input in module "branch_join_stack" 
  may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/branch_join_stack.sv, 94
"io_pushData_newMask"
  Port "io_pushData_newMask" declared as input in module "branch_join_stack" 
  may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 91
"io_in_bits_a_0"
  Port "io_in_bits_a_0" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 92
"io_in_bits_a_1"
  Port "io_in_bits_a_1" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 93
"io_in_bits_a_2"
  Port "io_in_bits_a_2" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 94
"io_in_bits_a_3"
  Port "io_in_bits_a_3" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 95
"io_in_bits_a_4"
  Port "io_in_bits_a_4" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 96
"io_in_bits_a_5"
  Port "io_in_bits_a_5" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 97
"io_in_bits_a_6"
  Port "io_in_bits_a_6" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 98
"io_in_bits_a_7"
  Port "io_in_bits_a_7" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 99
"io_in_bits_b_0"
  Port "io_in_bits_b_0" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 100
"io_in_bits_b_1"
  Port "io_in_bits_b_1" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 101
"io_in_bits_b_2"
  Port "io_in_bits_b_2" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 102
"io_in_bits_b_3"
  Port "io_in_bits_b_3" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 103
"io_in_bits_b_4"
  Port "io_in_bits_b_4" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 104
"io_in_bits_b_5"
  Port "io_in_bits_b_5" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 105
"io_in_bits_b_6"
  Port "io_in_bits_b_6" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 106
"io_in_bits_b_7"
  Port "io_in_bits_b_7" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/NearPath_64.sv, 90
"io_in_a_sig"
  Port "io_in_a_sig" declared as input in module "NearPath_64" may need to be 
  inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCMulPipe_1.sv, 92
"io_in_bits_a"
  Port "io_in_bits_a" declared as input in module "TCMulPipe_1" may need to be
  inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCMulPipe_1.sv, 93
"io_in_bits_b"
  Port "io_in_bits_b" declared as input in module "TCMulPipe_1" may need to be
  inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/NearPath.sv, 90
"io_in_a_sig"
  Port "io_in_a_sig" declared as input in module "NearPath" may need to be 
  inout. Coercing to inout.

141 modules and 0 UDP read.
Generating code for _VCSgd_reYIK
Generating code for _VCSgd_N8eAQ
Generating code for _VCSgd_Uxwf6
Generating code for _VCSgd_zv4zq
Generating code for _VCSgd_dqIsc
Generating code for _VCSgd_Yay3x
Generating code for _VCSgd_vGDGr
recompiling module tc
Generating code for _VCSgd_kyfA0
Generating code for _VCSgd_GzSL6
Generating code for _VCSgd_t8xpK
Generating code for _VCSgd_eVz6b
Generating code for _VCSgd_P8Mgt
Generating code for _VCSgd_zdub8
Generating code for _VCSgd_Natwy
Generating code for _VCSgd_tG8r6
Generating code for _VCSgd_W3B3K
Generating code for _VCSgd_dmb71
Generating code for _VCSgd_yVKiA
Generating code for _VCSgd_F3wij
Generating code for _VCSgd_spmcr
Generating code for _VCSgd_aaMRQ
Generating code for _VCSgd_rKkVB
Generating code for _VCSgd_EL5PB
Generating code for _VCSgd_aPSWx
Generating code for _VCSgd_b7Bq0
Generating code for _VCSgd_Ff5cA
Generating code for _VCSgd_LvsB7
Generating code for _VCSgd_Pdw2a
Generating code for _VCSgd_MGM9u
Generating code for _VCSgd_TTYiG
Generating code for _VCSgd_qLFP4
Generating code for _VCSgd_LA0Ux
Generating code for _VCSgd_YKsf8
Generating code for _VCSgd_R5jJU
Generating code for _VCSgd_Vth12
Generating code for _VCSgd_fwxkU
Generating code for _VCSgd_qAcVG
Generating code for _VCSgd_A2Nry
Generating code for _VCSgd_IKGge
Generating code for _VCSgd_bVzUg
Generating code for _VCSgd_Q16vA
Generating code for _VCSgd_A0H6W
Generating code for _VCSgd_MBiLp
Generating code for _VCSgd_Vv81j
Generating code for _VCSgd_FQV2V
Generating code for _VCSgd_vIzAv
Generating code for _VCSgd_TDEgS
Generating code for _VCSgd_jkvqS
Generating code for _VCSgd_dyMav
Generating code for _VCSgd_IEQ0U
Generating code for _VCSgd_tk8Zn
Generating code for _VCSgd_a51Wu
Generating code for _VCSgd_unmwB
Generating code for _VCSgd_Bw8Lc
Generating code for _VCSgd_QzMV4
Generating code for _VCSgd_wn5aw
Generating code for _VCSgd_E5Ehg
Generating code for _VCSgd_d5GUC
Generating code for _VCSgd_ycSIZ
Generating code for _VCSgd_wxjdQ
Generating code for _VCSgd_Vf7hL
Generating code for _VCSgd_NSWgL
Generating code for _VCSgd_ewzNP
Generating code for _VCSgd_IikgZ
Generating code for _VCSgd_kSgJH
Generating code for _VCSgd_g6V91
Generating code for _VCSgd_SUgnH
Generating code for _VCSgd_VdSJ8
Generating code for _VCSgd_gnc0R
Generating code for _VCSgd_ZDRtE
Generating code for _VCSgd_k3iWd
Generating code for _VCSgd_aFiT4
Generating code for _VCSgd_paRCp
Generating code for _VCSgd_VaE5e
Generating code for _VCSgd_r3IaH
Generating code for _VCSgd_RW3Yd
Generating code for _VCSgd_QRv3D
Generating code for _VCSgd_zJWLe
Generating code for _VCSgd_UwrQ6
Generating code for _VCSgd_C1K6J
Generating code for _VCSgd_q9WDe
Generating code for _VCSgd_z7xvB
Generating code for _VCSgd_P4iEr
Generating code for _VCSgd_zgZFV
Generating code for _VCSgd_c7vnd
Generating code for _VCSgd_SurD1
Generating code for _VCSgd_UJrEW
Generating code for _VCSgd_up2VD
Generating code for _VCSgd_UeBDx
Generating code for _VCSgd_JHh34
Generating code for _VCSgd_HgUqx
Generating code for _VCSgd_n03TY
Generating code for _VCSgd_etp40
Generating code for _VCSgd_ftxDz
Generating code for _VCSgd_w5RKY
Generating code for _VCSgd_mehdH
Generating code for _VCSgd_Jxm8r
Generating code for _VCSgd_TzKrM
Generating code for _VCSgd_SFsHS
Generating code for _VCSgd_QJqAu
Generating code for _VCSgd_WkFeG
Generating code for _VCSgd_a2MY1
Generating code for _VCSgd_wVMYL
Generating code for _VCSgd_rLNVc
Generating code for _VCSgd_mrZ6Q
Generating code for _VCSgd_AFepy
Generating code for _VCSgd_WSahb
Generating code for _VCSgd_nLeuq
Generating code for _VCSgd_bCLch
Generating code for _VCSgd_aIibU
Generating code for _VCSgd_kbLBi
Generating code for _VCSgd_I3yYd
Generating code for _VCSgd_PRxtS
Generating code for _VCSgd_vbhxP
Generating code for _VCSgd_qBNQz
Generating code for _VCSgd_W0ArC
Generating code for _VCSgd_vmquI
Generating code for _VCSgd_n2VbL
Generating code for _VCSgd_DbJIH
Generating code for _VCSgd_vrFPq
Generating code for _VCSgd_xeB9p
Generating code for _VCSgd_bdy7I
Generating code for _VCSgd_WuLAI
Generating code for _VCSgd_M6KCk
Generating code for _VCSgd_LuD2V
Generating code for _VCSgd_a6jDq
Generating code for _VCSgd_dVUtJ
Generating code for _VCSgd_eUBHK
Generating code for _VCSgd_W7GjU
Generating code for _VCSgd_uGiCC
Generating code for _VCSgd_VIJvF
Generating code for _VCSgd_fN1ih
Generating code for _VCSgd_R0vq3
Generating code for _VCSgd_QC0Jf
Generating code for _VCSgd_SfKxb
Generating code for _VCSgd_eGyig
Generating code for _VCSgd_q5Tcw
Generating code for _VCSgd_TpzQ6
Generating code for _VCSgd_rpWaw
Generating code for _VCSgd_VzBMS
Generating code for _VCSgd_YNBqV
Generating code for _VCSgd_PdAqk
	However, due to incremental compilation, only 1 module needs to be compiled. 
make[1]: Entering directory '/home/sunhn/ventus_fpga_sim/testcase/test_gpgpu_axi_top/tc_gaussian/csrc'
make[1]: Leaving directory '/home/sunhn/ventus_fpga_sim/testcase/test_gpgpu_axi_top/tc_gaussian/csrc'
make[1]: Entering directory '/home/sunhn/ventus_fpga_sim/testcase/test_gpgpu_axi_top/tc_gaussian/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -Wl,--no-as-needed -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/eda/synopsys/tools/vcs/X-2025.06-1/linux64/lib -L/eda/synopsys/tools/vcs/X-2025.06-1/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _3673675_archive_1.so _prev_archive_1.so _cuarc0.so   SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs      -lvcsnew -ldistsimclient -lsimprofile -luclinative /eda/synopsys/tools/vcs/X-2025.06-1/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive       ./../simv.daidir/vc_hdrs.o  _vcs_pli_stub_.o   /eda/synopsys/tools/vcs/X-2025.06-1/linux64/lib/vcs_save_restore_new.o /eda/synopsys/tools/verdi/X-2025.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/sunhn/ventus_fpga_sim/testcase/test_gpgpu_axi_top/tc_gaussian/csrc'
Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid re-execution or '-suppress=ASLR_DETECTED_INFO' to suppress this message.
Notice: timing checks disabled with +notimingcheck at compile-time
Chronologic VCS simulator copyright 1991-2025
Contains Synopsys proprietary information.
Compiler version X-2025.06-1_Full64; Runtime version X-2025.06-1_Full64;  Aug 24 15:42 2025
NOTE: automatic random seed used: 2107883449
*Verdi* Loading libsscore_vcs202506.so
FSDB Dumper for VCS, Release Verdi_X-2025.06-1, Linux x86_64/64bit, 07/19/2025
(C) 1996 - 2025 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'test.fsdb'
*Verdi* : Begin traversing the scope (test_gpu_axi_top), layer (0).
*Verdi* : Enable +all, +mda and +functions dumping.
*Verdi* WARNING: Var 'test_gpu_axi_top.u_ram.mem' will be ignored because its total element is larger than or equal to 2097152.
You may set environmental parameter "FSDB_MAX_VAR_ELEM" to enable the dumping.
*Verdi* : End of traversing.
============================================
*********
Begin test:
metadata is                                                                                                 ./softdata/1w16t/Fan1_0.metadata:
data is                                                                                                     ./softdata/1w16t/Fan1_0.data:
*********

*********
metadata is                                                                                                 ./softdata/1w16t/Fan1_0.metadata:
data is                                                                                                     ./softdata/1w16t/Fan1_0.data:
Config finish!  time:              7005000 ns
*********

[L1C] #      0 SM 0 CACHE 0 ADDR 80000000
sm   0 warp 0 0x80000000 0x00004197 x  3  80004000
sm   0 warp 0 0x80000004 0x80818193 x  3  80003808
sm   0 warp 0 0x80000008 0x02000e93 x 29  00000020
sm   0 warp 0 0x8000000c 0x0d0efed7 x 29  00000020
sm   0 warp 0 0x80000010 0x00002eb7 x 29  00002000
sm   0 warp 0 0x80000014 0x300eaef3 x 29  00001800
sm   0 warp 0 0x80000018 0x00000e93 x 29  00000000
sm   0 warp 0 0x8000001c 0x80502373 x  6  00000000
sm   0 warp 0 0x80000020 0x806023f3 x  7  70000000
sm   0 warp 0 0x80000024 0x40000e13 x 28  00000400
sm   0 warp 0 0x80000028 0x03c30333 x  6  00000000
sm   0 warp 0 0x8000002c 0x00730133 x  2  70000000
sm   0 warp 0 0x80000030 0x00000213 x  4  00000000
sm   0 warp 0 0x80000034 0x00003517 x 10  80003034
sm   0 warp 0 0x80000038 0xfd450513 x 10  80003008
sm   0 warp 0 0x8000003c 0x00003617 x 12  8000303c
sm   0 warp 0 0x80000040 0xfcc60613 x 12  80003008
sm   0 warp 0 0x80000044 0x00c50863 Jump? 1  80000054
sm   0 warp 0 0x80000054 0x803022f3 x  5  90014000
sm   0 warp 0 0x80000058 0x0002a303 lsu.r x   6 op 0 @ 90014000+00000000
sm   0 warp 0 0x8000005c 0x0042a503 lsu.r x  10 op 0 @ 90014000+00000004
[L1C] #      0 SM 0 CACHE 0 ADDR 80000080
[L1C] #      0 SM 0 CACHE 1 ADDR 90014000
sm   0 warp 0 0x80000060 0x0302a383 lsu.r x   7 op 0 @ 90014000+00000030
sm   0 warp 0 0x80000068 0x00003e97 x 29  80003068
sm   0 warp 0 0x8000006c 0xf98e8e93 x 29  80003000
sm   0 warp 0 0x80000070 0x00003f17 x 30  80003070
sm   0 warp 0 0x80000074 0xf94f0f13 x 30  80003004
[L1C] #      0 SM 0 CACHE 0 ADDR 80000080
sm   0 warp 0 0x80000058 0x0002a303 x  6  800000a8
sm   0 warp 0 0x80000064 0x0342ae03 lsu.r x  28 op 0 @ 90014000+00000034
sm   0 warp 0 0x8000005c 0x0042a503 x 10  90003000
sm   0 warp 0 0x80000060 0x0302a383 x  7  00000000
sm   0 warp 0 0x80000064 0x0342ae03 x 28  00000000
sm   0 warp 0 0x80000078 0x007ea023 lsu.w x   7 op 0 00000000 @ 80003000+00000000
sm   0 warp 0 0x8000007c 0x01cf2023 lsu.w x  28 op 0 00000000 @ 80003004+00000000
[L1C] #      0 SM 0 CACHE 1 ADDR 80003000
sm   0 warp 0 0x80000080 0x00000f97 x 31  80000080
sm   0 warp 0 0x80000078 0x007ea023 lsu.w finish
[L1C] #      0 SM 0 CACHE 1 ADDR 80003000
sm   0 warp 0 0x8000007c 0x01cf2023 lsu.w finish
sm   0 warp 0 0x80000084 0x018f8f93 x 31  80000098
sm   0 warp 0 0x80000088 0x305f9073 x  0  00000000
sm   0 warp 0 0x8000008c 0x000300e7 x  1  80000090
sm   0 warp 0 0x8000008c 0x000300e7 Jump? 1  800000a8
sm   0 warp 0 0x800000a8 0x01010113 x  2  70000010
sm   0 warp 0 0x800000ac 0x00112023 lsu.w x   1 op 0 80000090 @ 70000010+00000000
sm   0 warp 0 0x800000b0 0x00c52283 lsu.r x   5 op 0 @ 90003000+0000000c
sm   0 warp 0 0x800000ac 0x00112023 lsu.w finish
[L1C] #      0 SM 0 CACHE 1 ADDR 90003000
sm   0 warp 0 0x800000b0 0x00c52283 x  5  00000004
sm   0 warp 0 0x800000b4 0xfe512a23 lsu.w x   5 op 3 00000004 @ 70000010+fffffff4
sm   0 warp 0 0x800000b4 0xfe512a23 lsu.w finish
sm   0 warp 0 0x800000b8 0xfea12e23 lsu.w x  10 op 3 90003000 @ 70000010+fffffffc
sm   0 warp 0 0x800000bc 0x01052283 lsu.r x   5 op 0 @ 90003000+00000010
sm   0 warp 0 0x800000b8 0xfea12e23 lsu.w finish
sm   0 warp 0 0x800000bc 0x01052283 x  5  00000000
sm   0 warp 0 0x800000c0 0xfe512c23 lsu.w x   5 op 3 00000000 @ 70000010+fffffff8
sm   0 warp 0 0x800000c4 0x5e004057 v  0 11111111111111111111111111111111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
sm   0 warp 0 0x800000c0 0xfe512c23 lsu.w finish
sm   0 warp 0 0x800000c8 0x1d8000ef x  1  800000cc
sm   0 warp 0 0x800000c8 0x1d8000ef Jump? 1  800002a0
[L1C] #      0 SM 0 CACHE 0 ADDR 80000280
sm   0 warp 0 0x800002a0 0x00410113 x  2  70000014
sm   0 warp 0 0x800002a4 0x00112023 lsu.w x   1 op 0 800000cc @ 70000014+00000000
sm   0 warp 0 0x800002a8 0x00200293 x  5  00000002
sm   0 warp 0 0x800002a4 0x00112023 lsu.w finish
sm   0 warp 0 0x800002ac 0x5e02c0d7 v  1 11111111111111111111111111111111 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 
sm   0 warp 0 0x800002b0 0x00000317 x  6  800002b0
sm 0 warp 0 0x800002b4 0x04c3305b  setrpc 0x800002fc 
sm   0 warp 0 0x800002b4 0x04c3305b x  0  800002fc
sm   0 warp 0 0x800002b8 0x0200885b vbranch     current mask and npc:   11111111111111111111111111111111 0x800002bc, take_if=1
sm   0 warp 0 0x800002bc 0x00100293 x  5  00000001
sm   0 warp 0 0x800002c0 0x5e02c0d7 v  1 11111111111111111111111111111111 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 
sm   0 warp 0 0x800002c4 0x00000317 x  6  800002c4
sm 0 warp 0 0x800002c8 0x0383305b  setrpc 0x800002fc 
sm   0 warp 0 0x800002c8 0x0383305b x  0  800002fc
sm   0 warp 0 0x800002cc 0x0200825b vbranch     current mask and npc:   11111111111111111111111111111111 0x800002d0, take_if=1
sm   0 warp 0 0x800002d0 0x5e0040d7 v  1 11111111111111111111111111111111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
sm   0 warp 0 0x800002d4 0x00000317 x  6  800002d4
sm 0 warp 0 0x800002d8 0x0283305b  setrpc 0x800002fc 
sm   0 warp 0 0x800002d8 0x0283305b x  0  800002fc
sm   0 warp 0 0x800002dc 0x00009e5b vbranch     current mask and npc:   11111111111111111111111111111111 0x800002e0, take_if=1
[L1C] #      0 SM 0 CACHE 0 ADDR 80000300
sm   0 warp 0 0x800002e0 0x160000ef x  1  800002e4
sm   0 warp 0 0x800002e0 0x160000ef Jump? 1  80000440
[L1C] #      0 SM 0 CACHE 0 ADDR 80000400
sm   0 warp 0 0x80000440 0x00410113 x  2  70000018
sm   0 warp 0 0x80000444 0x00112023 lsu.w x   1 op 0 800002e4 @ 70000018+00000000
sm   0 warp 0 0x80000448 0xf71ff0ef x  1  8000044c
sm   0 warp 0 0x80000448 0xf71ff0ef Jump? 1  800003b8
[L1C] #      0 SM 0 CACHE 0 ADDR 80000380
sm   0 warp 0 0x80000444 0x00112023 lsu.w finish
sm   0 warp 0 0x800003b8 0x80302573 x 10  90014000
sm   0 warp 0 0x800003bc 0x00852283 lsu.r x   5 op 0 @ 90014000+00000008
sm   0 warp 0 0x800003c0 0x80002373 x  6  00000000
sm   0 warp 0 0x800003bc 0x00852283 x  5  00000001
sm   0 warp 0 0x800003c4 0x5208a157 v  2 11111111111111111111111111111111 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x800003c8 0x02234057 v  0 11111111111111111111111111111111 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x800003cc 0x00100393 x  7  00000001
sm   0 warp 0 0x800003d0 0x00728663 Jump? 1  800003dc
sm   0 warp 0 0x800003dc 0x00008067 x  0  800003e0
sm   0 warp 0 0x800003dc 0x00008067 Jump? 1  8000044c
sm   0 warp 0 0x8000044c 0x80302573 x 10  90014000
sm   0 warp 0 0x80000450 0x80802373 x  6  00000000
sm   0 warp 0 0x80000454 0x01852e03 lsu.r x  28 op 0 @ 90014000+00000018
sm   0 warp 0 0x80000454 0x01852e03 x 28  00000004
sm   0 warp 0 0x80000458 0x03c30fb3 x 31  00000000
sm   0 warp 0 0x8000045c 0x020fc057 v  0 11111111111111111111111111111111 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 00000001 00000000 
[L1C] #      0 SM 0 CACHE 0 ADDR 80000480
sm   0 warp 0 0x80000460 0x00012083 lsu.r x   1 op 0 @ 70000018+00000000
sm   0 warp 0 0x80000464 0xffc10113 x  2  70000014
sm   0 warp 0 0x80000460 0x00012083 x  1  800002e4
sm   0 warp 0 0x80000468 0x00008067 x  0  8000046c
sm   0 warp 0 0x80000468 0x00008067 Jump? 1  800002e4
sm   0 warp 0 0x800002e4 0x0180006f x  0  800002e8
sm   0 warp 0 0x800002e4 0x0180006f Jump? 1  800002fc
sm   0 warp 0 0x800002fc 0x0000205b join    mask and npc:    00111000101010000111101101110001 0x0dedfd1b pop stack ? 0
sm   0 warp 0 0x800002fc 0x0000205b Jump? 0  00000000
sm   0 warp 0 0x80000300 0x00012083 lsu.r x   1 op 0 @ 70000014+00000000
sm   0 warp 0 0x80000304 0xffc10113 x  2  70000010
sm   0 warp 0 0x80000300 0x00012083 x  1  800000cc
sm   0 warp 0 0x80000308 0x00008067 x  0  8000030c
sm   0 warp 0 0x80000308 0x00008067 Jump? 1  800000cc
sm   0 warp 0 0x800000cc 0xff812403 lsu.r x   8 op 3 @ 70000010+fffffff8
sm   0 warp 0 0x800000d0 0xff412383 lsu.r x   7 op 3 @ 70000010+fffffff4
sm   0 warp 0 0x800000cc 0xff812403 x  8  00000000
sm   0 warp 0 0x800000d0 0xff412383 x  7  00000004
sm   0 warp 0 0x800000d4 0xfff44293 x  5  ffffffff
sm   0 warp 0 0x800000d8 0x007282b3 x  5  00000003
sm   0 warp 0 0x800000dc 0x5e02c0d7 v  1 11111111111111111111111111111111 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 
[L1C] #      0 SM 0 CACHE 0 ADDR 80000100
sm   0 warp 0 0x800000e0 0x00000317 x  6  800000e0
sm 0 warp 0 0x800000e4 0x0643305b  setrpc 0x80000144 
sm   0 warp 0 0x800000e4 0x0643305b x  0  80000144
sm   0 warp 0 0x800000e8 0x0400de5b vbranch     current mask and npc:   00000000000000000000000000000111 0x800000ec, take_if=1
sm   0 warp 0 0x800000ec 0xffc12303 lsu.r x   6 op 3 @ 70000010+fffffffc
sm   0 warp 0 0x800000ec 0xffc12303 x  6  90003000
sm   0 warp 0 0x800000f0 0x00432283 lsu.r x   5 op 0 @ 90003000+00000004
sm   0 warp 0 0x800000f4 0x00032303 lsu.r x   6 op 0 @ 90003000+00000000
sm   0 warp 0 0x800000f0 0x00432283 x  5  90000000
sm   0 warp 0 0x800000f8 0x02044057 v  0 00000000000000000000000000000111 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x800000f4 0x00032303 x  6  90002000
sm   0 warp 0 0x800000fc 0x0200b057 v  0 00000000000000000000000000000111 00000020 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 00000001 
sm   0 warp 0 0x80000100 0x9603e057 v  0 00000000000000000000000000000111 0000007c 00000078 00000074 00000070 0000006c 00000068 00000064 00000060 0000005c 00000058 00000054 00000050 0000004c 00000048 00000044 00000040 0000003c 00000038 00000034 00000030 0000002c 00000028 00000024 00000020 0000001c 00000018 00000014 00000010 0000000c 0000000c 00000008 00000004 
sm   0 warp 0 0x80000104 0x96013057 v  0 00000000000000000000000000000111 0000007c 00000078 00000074 00000070 0000006c 00000068 00000064 00000060 0000005c 00000058 00000054 00000050 0000004c 00000048 00000044 00000040 0000003c 00000038 00000034 00000030 0000002c 00000028 00000024 00000020 0000001c 00000018 00000014 00000010 0000000c 00000030 00000020 00000010 
sm   0 warp 0 0x80000108 0x0202c0d7 v  1 00000000000000000000000000000111 9000001f 9000001e 9000001d 9000001c 9000001b 9000001a 90000019 90000018 90000017 90000016 90000015 90000014 90000013 90000012 90000011 90000010 9000000f 9000000e 9000000d 9000000c 9000000b 9000000a 90000009 90000008 90000007 90000006 90000005 90000004 90000003 90000030 90000020 90000010 
sm   0 warp 0 0x8000010c 0x027403b3 x  7  00000000
sm   0 warp 0 0x80000110 0x00241413 x  8  00000000
sm   0 warp 0 0x80000114 0x021440d7 v  1 00000000000000000000000000000111 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 90000030 90000020 90000010 
sm   0 warp 0 0x80000118 0x0000a0fb lsu.r v  1 op 3 @ 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 90000030 90000020 90000010
sm   0 warp 0 0x8000011c 0x00239393 x  7  00000000
[L1C] #      0 SM 0 CACHE 1 ADDR 90000000
sm   0 warp 0 0x80000120 0x007282b3 x  5  90000000
sm   0 warp 0 0x80000124 0x008282b3 x  5  90000000
sm   0 warp 0 0x80000128 0x0002a283 lsu.r x   5 op 0 @ 90000000+00000000
sm   0 warp 0 0x8000012c 0x5e044157 v  2 00000000000000000000000000000111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
sm   0 warp 0 0x80000118 0x0000a0fb v  1 00000000000000000000000000000111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 becccccd be99999a 
sm   0 warp 0 0x80000128 0x0002a283 x  5  bf19999a
sm   0 warp 0 0x80000130 0x5e02c1d7 v  3 00000000000000000000000000000111 bf19999a bf19999a bf19999a bf19999a bf19999a bf19999a bf19999a bf19999a bf19999a bf19999a bf19999a bf19999a bf19999a bf19999a bf19999a bf19999a bf19999a bf19999a bf19999a bf19999a bf19999a bf19999a bf19999a bf19999a bf19999a bf19999a bf19999a bf19999a bf19999a bf19999a bf19999a bf19999a 
sm   0 warp 0 0x80000138 0x02034057 v  0 00000000000000000000000000000111 9000201f 9000201e 9000201d 9000201c 9000201b 9000201a 90002019 90002018 90002017 90002016 90002015 90002014 90002013 90002012 90002011 90002010 9000200f 9000200e 9000200d 9000200c 9000200b 9000200a 90002009 90002008 90002007 90002006 90002005 90002004 90002003 90002030 90002020 90002010 
sm   0 warp 0 0x8000013c 0x02010057 v  0 00000000000000000000000000000111 0000003e 0000003c 0000003a 00000038 00000036 00000034 00000032 00000030 0000002e 0000002c 0000002a 00000028 00000026 00000024 00000022 00000020 0000001e 0000001c 0000001a 00000018 00000016 00000014 00000012 00000010 0000000e 0000000c 0000000a 00000008 00000006 90002030 90002020 90002010 
sm   0 warp 0 0x80000134 0x821190d7 v  1 00000000000000000000000000000111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 3f800000 3f800000 3f800000 3f800000 3f800000 80000000 3f2aaaaa 3f000000 
sm   0 warp 0 0x80000140 0x0010607b lsu.w v  1 op 3 mask 00000000000000000000000000000111 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 00000003 80000000 3f2aaaaa 3f000000 @ 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 90002030 90002020 90002010
sm   0 warp 0 0x80000144 0x0000205b join    mask and npc:    11111111111111111111111111111000 0x80000144 pop stack ? 1
sm   0 warp 0 0x80000144 0x0000205b Jump? 1  80000144
[L1C] #      0 SM 0 CACHE 1 ADDR 90002000
sm   0 warp 0 0x80000140 0x0010607b lsu.w finish
sm   0 warp 0 0x80000144 0x0000205b join    mask and npc:    11111111111111111111111111111111 0x80000144 pop stack ? 1
sm   0 warp 0 0x80000144 0x0000205b Jump? 1  80000144
sm   0 warp 0 0x80000144 0x0000205b join    mask and npc:    10100101000111110000111001001010 0x0b340b16 pop stack ? 0
sm   0 warp 0 0x80000144 0x0000205b Jump? 0  00000000
sm   0 warp 0 0x80000148 0x00012083 lsu.r x   1 op 0 @ 70000010+00000000
sm   0 warp 0 0x8000014c 0xff010113 x  2  70000000
sm   0 warp 0 0x80000148 0x00012083 x  1  80000090
sm   0 warp 0 0x80000150 0x00008067 x  0  80000154
sm   0 warp 0 0x80000150 0x00008067 Jump? 1  80000090
sm   0 warp 0 0x80000090 0x0000400b endprg
[L1C] #      0 SM 0 CACHE 1 ADDR f420ff80
*********
metadata is                                                                                                 ./softdata/1w16t/Fan1_0.metadata:
data is                                                                                                     ./softdata/1w16t/Fan1_0.data:
exe finish!     time:             15845000 ns
*********

*********
Single kernel need :               884000 cycles
*********

============================================

[L1C] #      0 SM 0 CACHE 1 ADDR f420ff80
============================================
*********
Begin test:
metadata is                                                                                                 ./softdata/1w16t/Fan2_0.metadata:
data is                                                                                                     ./softdata/1w16t/Fan2_0.data:
*********

*********
metadata is                                                                                                 ./softdata/1w16t/Fan2_0.metadata:
data is                                                                                                     ./softdata/1w16t/Fan2_0.data:
Config finish!  time:             86395000 ns
*********

sm   0 warp 0 0x80000000 0x00004197 x  3  80004000
sm   0 warp 0 0x80000004 0x80818193 x  3  80003808
sm   0 warp 0 0x80000008 0x02000e93 x 29  00000020
sm   0 warp 0 0x8000000c 0x0d0efed7 x 29  00000020
sm   0 warp 0 0x80000010 0x00002eb7 x 29  00002000
sm   0 warp 0 0x80000014 0x300eaef3 x 29  00001800
sm   0 warp 0 0x80000018 0x00000e93 x 29  00000000
sm   0 warp 0 0x8000001c 0x80502373 x  6  00000000
sm   0 warp 0 0x80000020 0x806023f3 x  7  70000000
sm   0 warp 0 0x80000024 0x40000e13 x 28  00000400
sm   0 warp 0 0x80000028 0x03c30333 x  6  00000000
sm   0 warp 0 0x8000002c 0x00730133 x  2  70000000
sm   0 warp 0 0x80000030 0x00000213 x  4  00000000
sm   0 warp 0 0x80000034 0x00003517 x 10  80003034
sm   0 warp 0 0x80000038 0xfd450513 x 10  80003008
sm   0 warp 0 0x8000003c 0x00003617 x 12  8000303c
sm   0 warp 0 0x80000040 0xfcc60613 x 12  80003008
sm   0 warp 0 0x80000044 0x00c50863 Jump? 1  80000054
sm   0 warp 0 0x80000054 0x803022f3 x  5  90026000
sm   0 warp 0 0x80000058 0x0002a303 lsu.r x   6 op 0 @ 90026000+00000000
sm   0 warp 0 0x8000005c 0x0042a503 lsu.r x  10 op 0 @ 90026000+00000004
[L1C] #      0 SM 0 CACHE 1 ADDR 90026000
sm   0 warp 0 0x80000060 0x0302a383 lsu.r x   7 op 0 @ 90026000+00000030
sm   0 warp 0 0x80000068 0x00003e97 x 29  80003068
sm   0 warp 0 0x8000006c 0xf98e8e93 x 29  80003000
sm   0 warp 0 0x80000070 0x00003f17 x 30  80003070
sm   0 warp 0 0x80000074 0xf94f0f13 x 30  80003004
sm   0 warp 0 0x80000058 0x0002a303 x  6  80000154
sm   0 warp 0 0x80000064 0x0342ae03 lsu.r x  28 op 0 @ 90026000+00000034
sm   0 warp 0 0x8000005c 0x0042a503 x 10  90015000
sm   0 warp 0 0x80000060 0x0302a383 x  7  00000000
sm   0 warp 0 0x80000064 0x0342ae03 x 28  00000000
sm   0 warp 0 0x80000078 0x007ea023 lsu.w x   7 op 0 00000000 @ 80003000+00000000
sm   0 warp 0 0x8000007c 0x01cf2023 lsu.w x  28 op 0 00000000 @ 80003004+00000000
[L1C] #      0 SM 0 CACHE 1 ADDR 80003000
sm   0 warp 0 0x80000080 0x00000f97 x 31  80000080
sm   0 warp 0 0x80000078 0x007ea023 lsu.w finish
[L1C] #      0 SM 0 CACHE 1 ADDR 80003000
sm   0 warp 0 0x8000007c 0x01cf2023 lsu.w finish
sm   0 warp 0 0x80000084 0x018f8f93 x 31  80000098
sm   0 warp 0 0x80000088 0x305f9073 x  0  00000000
sm   0 warp 0 0x8000008c 0x000300e7 x  1  80000090
sm   0 warp 0 0x8000008c 0x000300e7 Jump? 1  80000154
sm   0 warp 0 0x80000154 0x01010113 x  2  70000010
sm   0 warp 0 0x80000158 0x00420213 x  4  00000004
[L1C] #      0 SM 0 CACHE 0 ADDR 80000180
sm   0 warp 0 0x80000160 0x5e024057 v 32 11111111111111111111111111111111 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 
sm   0 warp 0 0x80000164 0x00112023 lsu.w x   1 op 0 80000090 @ 70000010+00000000
sm   0 warp 0 0x80000168 0x00c52283 lsu.r x   5 op 0 @ 90015000+0000000c
sm   0 warp 0 0x80000164 0x00112023 lsu.w finish
[L1C] #      0 SM 0 CACHE 1 ADDR 90015000
sm   0 warp 0 0x80000168 0x00c52283 x  5  00000004
sm   0 warp 0 0x8000016c 0xfe512a23 lsu.w x   5 op 3 00000004 @ 70000010+fffffff4
sm   0 warp 0 0x8000016c 0xfe512a23 lsu.w finish
sm   0 warp 0 0x80000170 0xfea12e23 lsu.w x  10 op 3 90015000 @ 70000010+fffffffc
sm   0 warp 0 0x80000174 0x01052283 lsu.r x   5 op 0 @ 90015000+00000010
sm   0 warp 0 0x80000170 0xfea12e23 lsu.w finish
sm   0 warp 0 0x80000174 0x01052283 x  5  00000000
sm   0 warp 0 0x80000178 0xfe512c23 lsu.w x   5 op 3 00000000 @ 70000010+fffffff8
sm   0 warp 0 0x8000017c 0x5e004057 v  0 11111111111111111111111111111111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
sm   0 warp 0 0x80000178 0xfe512c23 lsu.w finish
sm   0 warp 0 0x80000180 0x120000ef x  1  80000184
sm   0 warp 0 0x80000180 0x120000ef Jump? 1  800002a0
sm   0 warp 0 0x800002a0 0x00410113 x  2  70000014
sm   0 warp 0 0x800002a4 0x00112023 lsu.w x   1 op 0 80000184 @ 70000014+00000000
sm   0 warp 0 0x800002a8 0x00200293 x  5  00000002
sm   0 warp 0 0x800002a4 0x00112023 lsu.w finish
sm   0 warp 0 0x800002ac 0x5e02c0d7 v  1 11111111111111111111111111111111 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 
sm   0 warp 0 0x800002b0 0x00000317 x  6  800002b0
sm 0 warp 0 0x800002b4 0x04c3305b  setrpc 0x800002fc 
sm   0 warp 0 0x800002b4 0x04c3305b x  0  800002fc
sm   0 warp 0 0x800002b8 0x0200885b vbranch     current mask and npc:   11111111111111111111111111111111 0x800002bc, take_if=1
sm   0 warp 0 0x800002bc 0x00100293 x  5  00000001
sm   0 warp 0 0x800002c0 0x5e02c0d7 v  1 11111111111111111111111111111111 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 
sm   0 warp 0 0x800002c4 0x00000317 x  6  800002c4
sm 0 warp 0 0x800002c8 0x0383305b  setrpc 0x800002fc 
sm   0 warp 0 0x800002c8 0x0383305b x  0  800002fc
sm   0 warp 0 0x800002cc 0x0200825b vbranch     current mask and npc:   11111111111111111111111111111111 0x800002d0, take_if=1
sm   0 warp 0 0x800002d0 0x5e0040d7 v  1 11111111111111111111111111111111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
sm   0 warp 0 0x800002d4 0x00000317 x  6  800002d4
sm 0 warp 0 0x800002d8 0x0283305b  setrpc 0x800002fc 
sm   0 warp 0 0x800002d8 0x0283305b x  0  800002fc
sm   0 warp 0 0x800002dc 0x00009e5b vbranch     current mask and npc:   11111111111111111111111111111111 0x800002e0, take_if=1
sm   0 warp 0 0x800002e0 0x160000ef x  1  800002e4
sm   0 warp 0 0x800002e0 0x160000ef Jump? 1  80000440
sm   0 warp 0 0x80000440 0x00410113 x  2  70000018
sm   0 warp 0 0x80000444 0x00112023 lsu.w x   1 op 0 800002e4 @ 70000018+00000000
sm   0 warp 0 0x80000448 0xf71ff0ef x  1  8000044c
sm   0 warp 0 0x80000448 0xf71ff0ef Jump? 1  800003b8
sm   0 warp 0 0x80000444 0x00112023 lsu.w finish
sm   0 warp 0 0x800003b8 0x80302573 x 10  90026000
sm   0 warp 0 0x800003bc 0x00852283 lsu.r x   5 op 0 @ 90026000+00000008
sm   0 warp 0 0x800003c0 0x80002373 x  6  00000000
sm   0 warp 0 0x800003bc 0x00852283 x  5  00000002
sm   0 warp 0 0x800003c4 0x5208a157 v  2 11111111111111111111111111111111 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x800003c8 0x02234057 v  0 11111111111111111111111111111111 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x800003cc 0x00100393 x  7  00000001
sm   0 warp 0 0x800003d0 0x00728663 Jump? 0  800003dc
sm   0 warp 0 0x800003d4 0x01852e03 lsu.r x  28 op 0 @ 90026000+00000018
sm   0 warp 0 0x800003d4 0x01852e03 x 28  00000004
sm   0 warp 0 0x800003dc 0x00008067 x  0  800003e0
sm   0 warp 0 0x800003dc 0x00008067 Jump? 1  8000044c
sm   0 warp 0 0x8000044c 0x80302573 x 10  90026000
sm   0 warp 0 0x80000450 0x80802373 x  6  00000000
sm   0 warp 0 0x80000454 0x01852e03 lsu.r x  28 op 0 @ 90026000+00000018
sm   0 warp 0 0x800003d8 0x8a0e6057 v  0 11111111111111111111111111111111 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x80000454 0x01852e03 x 28  00000004
sm   0 warp 0 0x80000458 0x03c30fb3 x 31  00000000
sm   0 warp 0 0x8000045c 0x020fc057 v  0 11111111111111111111111111111111 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x80000460 0x00012083 lsu.r x   1 op 0 @ 70000018+00000000
sm   0 warp 0 0x80000464 0xffc10113 x  2  70000014
sm   0 warp 0 0x80000460 0x00012083 x  1  800002e4
sm   0 warp 0 0x80000468 0x00008067 x  0  8000046c
sm   0 warp 0 0x80000468 0x00008067 Jump? 1  800002e4
sm   0 warp 0 0x800002e4 0x0180006f x  0  800002e8
sm   0 warp 0 0x800002e4 0x0180006f Jump? 1  800002fc
sm   0 warp 0 0x800002fc 0x0000205b join    mask and npc:    10100101000111110000111001001010 0x0b340b16 pop stack ? 0
sm   0 warp 0 0x800002fc 0x0000205b Jump? 0  00000000
sm   0 warp 0 0x80000300 0x00012083 lsu.r x   1 op 0 @ 70000014+00000000
sm   0 warp 0 0x80000304 0xffc10113 x  2  70000010
sm   0 warp 0 0x80000300 0x00012083 x  1  80000184
sm   0 warp 0 0x80000308 0x00008067 x  0  8000030c
sm   0 warp 0 0x80000308 0x00008067 Jump? 1  80000184
sm   0 warp 0 0x80000188 0x020040d7 v 33 11111111111111111111111111111111 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x8000018c 0x00100293 x  5  00000001
sm   0 warp 0 0x80000190 0x5e02c057 v  0 11111111111111111111111111111111 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 
sm   0 warp 0 0x80000194 0x10c000ef x  1  80000198
sm   0 warp 0 0x80000194 0x10c000ef Jump? 1  800002a0
sm   0 warp 0 0x800002a0 0x00410113 x  2  70000014
sm   0 warp 0 0x800002a4 0x00112023 lsu.w x   1 op 0 80000198 @ 70000014+00000000
sm   0 warp 0 0x800002a8 0x00200293 x  5  00000002
sm   0 warp 0 0x800002a4 0x00112023 lsu.w finish
sm   0 warp 0 0x800002ac 0x5e02c0d7 v  1 11111111111111111111111111111111 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 
sm   0 warp 0 0x800002b0 0x00000317 x  6  800002b0
sm 0 warp 0 0x800002b4 0x04c3305b  setrpc 0x800002fc 
sm   0 warp 0 0x800002b4 0x04c3305b x  0  800002fc
sm   0 warp 0 0x800002b8 0x0200885b vbranch     current mask and npc:   11111111111111111111111111111111 0x800002bc, take_if=1
sm   0 warp 0 0x800002bc 0x00100293 x  5  00000001
sm   0 warp 0 0x800002c0 0x5e02c0d7 v  1 11111111111111111111111111111111 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 
sm   0 warp 0 0x800002c4 0x00000317 x  6  800002c4
sm 0 warp 0 0x800002c8 0x0383305b  setrpc 0x800002fc 
sm   0 warp 0 0x800002c8 0x0383305b x  0  800002fc
sm   0 warp 0 0x800002cc 0x0200825b Jump? 1  800002f0
sm   0 warp 0 0x800002f0 0x17c000ef x  1  800002f4
sm   0 warp 0 0x800002f0 0x17c000ef Jump? 1  8000046c
sm   0 warp 0 0x8000046c 0x00410113 x  2  70000018
sm   0 warp 0 0x80000470 0x00112023 lsu.w x   1 op 0 800002f4 @ 70000018+00000000
sm   0 warp 0 0x80000474 0xf6dff0ef x  1  80000478
sm   0 warp 0 0x80000474 0xf6dff0ef Jump? 1  800003e0
sm   0 warp 0 0x80000470 0x00112023 lsu.w finish
sm   0 warp 0 0x800003e0 0x80302573 x 10  90026000
sm   0 warp 0 0x800003e4 0x00852283 lsu.r x   5 op 0 @ 90026000+00000008
sm   0 warp 0 0x800003e8 0x80002373 x  6  00000000
sm   0 warp 0 0x800003e4 0x00852283 x  5  00000002
sm   0 warp 0 0x800003ec 0x5208a157 v  2 11111111111111111111111111111111 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x800003f0 0x02234057 v  0 11111111111111111111111111111111 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x800003f4 0x01852e03 lsu.r x  28 op 0 @ 90026000+00000018
sm   0 warp 0 0x800003f8 0x00300393 x  7  00000003
sm   0 warp 0 0x800003f4 0x01852e03 x 28  00000004
sm   0 warp 0 0x800003fc 0x00728663 Jump? 0  80000408
sm   0 warp 0 0x80000404 0x00008067 x  0  80000408
sm   0 warp 0 0x80000404 0x00008067 Jump? 1  80000478
sm   0 warp 0 0x80000478 0x80902373 x  6  00000000
sm   0 warp 0 0x8000047c 0x01c52383 lsu.r x   7 op 0 @ 90026000+0000001c
sm   0 warp 0 0x8000047c 0x01c52383 x  7  00000004
sm   0 warp 0 0x80000400 0x820e6057 v  0 11111111111111111111111111111111 00000007 00000007 00000007 00000007 00000006 00000006 00000006 00000006 00000005 00000005 00000005 00000005 00000004 00000004 00000004 00000004 00000003 00000003 00000003 00000003 00000002 00000002 00000002 00000002 00000001 00000001 00000001 00000001 00000000 00000000 00000000 00000000 
sm   0 warp 0 0x80000480 0x02730e33 x 28  00000000
sm   0 warp 0 0x80000484 0x020e4057 v  0 11111111111111111111111111111111 00000007 00000007 00000007 00000007 00000006 00000006 00000006 00000006 00000005 00000005 00000005 00000005 00000004 00000004 00000004 00000004 00000003 00000003 00000003 00000003 00000002 00000002 00000002 00000002 00000001 00000001 00000001 00000001 00000000 00000000 00000000 00000000 
sm   0 warp 0 0x80000488 0x00012083 lsu.r x   1 op 0 @ 70000018+00000000
sm   0 warp 0 0x8000048c 0xffc10113 x  2  70000014
sm   0 warp 0 0x80000488 0x00012083 x  1  800002f4
sm   0 warp 0 0x80000490 0x00008067 x  0  80000494
sm   0 warp 0 0x80000490 0x00008067 Jump? 1  800002f4
sm   0 warp 0 0x800002f4 0x0080006f x  0  800002f8
sm   0 warp 0 0x800002f4 0x0080006f Jump? 1  800002fc
sm   0 warp 0 0x800002fc 0x0000205b join    mask and npc:    10100101000111110000111001001010 0x0b340b16 pop stack ? 0
sm   0 warp 0 0x800002fc 0x0000205b Jump? 0  00000000
sm   0 warp 0 0x80000300 0x00012083 lsu.r x   1 op 0 @ 70000014+00000000
sm   0 warp 0 0x80000304 0xffc10113 x  2  70000010
sm   0 warp 0 0x80000300 0x00012083 x  1  80000198
sm   0 warp 0 0x80000308 0x00008067 x  0  8000030c
sm   0 warp 0 0x80000308 0x00008067 Jump? 1  80000198
sm   0 warp 0 0x80000198 0xff412383 lsu.r x   7 op 3 @ 70000010+fffffff4
sm   0 warp 0 0x8000019c 0xff812483 lsu.r x   9 op 3 @ 70000010+fffffff8
sm   0 warp 0 0x80000198 0xff412383 x  7  00000004
sm   0 warp 0 0x800001a0 0x5e0040d7 v  1 11111111111111111111111111111111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
sm   0 warp 0 0x8000019c 0xff812483 x  9  00000000
sm   0 warp 0 0x800001a4 0xfff4c293 x  5  ffffffff
sm   0 warp 0 0x800001a8 0x007282b3 x  5  00000003
sm   0 warp 0 0x800001b0 0x6e12c157 v  2 11111111111111111111111111111111 00000000 00000001 00000001 00000001 00000000 00000001 00000001 00000001 00000000 00000001 00000001 00000001 00000000 00000001 00000001 00000001 00000000 00000001 00000001 00000001 00000000 00000001 00000001 00000001 00000000 00000001 00000001 00000001 00000000 00000001 00000001 00000001 
sm   0 warp 0 0x800001b4 0x409382b3 x  5  00000004
sm   0 warp 0 0x800001b8 0x6e02c1d7 v  3 11111111111111111111111111111111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 
sm   0 warp 0 0x800001bc 0x26218157 v  2 11111111111111111111111111111111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000001 00000001 00000001 00000000 00000001 00000001 00000001 00000000 00000001 00000001 00000001 00000000 00000001 00000001 00000001 
sm   0 warp 0 0x800001c0 0x00000317 x  6  800001c0
sm 0 warp 0 0x800001c4 0x0cc3305b  setrpc 0x8000028c 
sm   0 warp 0 0x800001c4 0x0cc3305b x  0  8000028c
sm   0 warp 0 0x800001c8 0x0c20825b vbranch     current mask and npc:   00000000000000000111011101110111 0x800001cc, take_if=1
sm   0 warp 0 0x800001cc 0x5e0041d7 v  3 00000000000000000111011101110111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
sm   0 warp 0 0x800001d0 0xffc12283 lsu.r x   5 op 3 @ 70000010+fffffffc
sm   0 warp 0 0x800001d0 0xffc12283 x  5  90015000
sm   0 warp 0 0x800001d4 0x0042a303 lsu.r x   6 op 0 @ 90015000+00000004
sm   0 warp 0 0x800001d8 0x0002a283 lsu.r x   5 op 0 @ 90015000+00000000
sm   0 warp 0 0x800001d4 0x0042a303 x  6  90000000
sm   0 warp 0 0x800001dc 0x5e04c157 v  2 00000000000000000111011101110111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
[L1C] #      0 SM 0 CACHE 0 ADDR 80000200
sm   0 warp 0 0x800001d8 0x0002a283 x  5  90002000
sm   0 warp 0 0x800001e4 0x0214c0d7 v  1 00000000000000000111011101110111 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x800001e8 0x0210b0d7 v  1 00000000000000000111011101110111 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000003 00000002 00000001 00000001 00000003 00000002 00000001 00000001 00000003 00000002 00000001 00000001 00000003 00000002 00000001 
sm   0 warp 0 0x800001ec 0x5e03c257 v  4 00000000000000000111011101110111 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 
sm   0 warp 0 0x800001f0 0x021042d7 v  5 00000000000000000111011101110111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 
sm   0 warp 0 0x800001f4 0xa623e2d7 v  5 00000000000000000111011101110111 8c9c2d18 feaaf3fc 31330860 588e18b0 6e3ee0dc 4c5e8098 70e268e0 6caf82d8 947c3928 2cd02c58 67e55ecc c0839f80 678bc6cc 0805be10 8908e710 777b9eec 23d40a44 0000000c 00000008 00000004 207a9e40 0000000c 00000008 00000004 d4f413a8 0000000c 00000008 00000004 2d93f258 0000000c 00000008 00000004 
sm   0 warp 0 0x800001f8 0x965132d7 v  5 00000000000000000111011101110111 8c9c2d18 feaaf3fc 31330860 588e18b0 6e3ee0dc 4c5e8098 70e268e0 6caf82d8 947c3928 2cd02c58 67e55ecc c0839f80 678bc6cc 0805be10 8908e710 777b9eec 23d40a44 00000030 00000020 00000010 207a9e40 00000030 00000020 00000010 d4f413a8 00000030 00000020 00000010 2d93f258 00000030 00000020 00000010 
sm   0 warp 0 0x800001fc 0x0252c2d7 v  5 00000000000000000111011101110111 b3272b46 8faadcff 1c4ce218 2623a62c 2b8fd837 2317c026 2c38ba38 6b2c00b6 351f2e4a 9b342b16 e9f977b3 002107e0 e9e311b3 d2018f84 f24259c4 eddf07bb 58f52291 90002030 90002020 90002010 d81ec790 90002030 90002020 90002010 853d24ea 90002030 90002020 90002010 5b651c96 90002030 90002020 90002010 
sm   0 warp 0 0x80000200 0x0002a2fb lsu.r v  5 op 3 @ 23270b46 ffaabcff 8c4cc218 9623862c 9b8fb837 9317a026 9c389a38 db2be0b6 a51f0e4a 0b340b16 59f957b3 7020e7e0 59e2f1b3 42016f84 624239c4 5ddee7bb c8f50291 90002030 90002020 90002010 481ea790 90002030 90002020 90002010 f53d04ea 90002030 90002020 90002010 cb64fc96 90002030 90002020 90002010
[L1C] #      0 SM 0 CACHE 1 ADDR 90002000
sm   0 warp 0 0x80000208 0x80000437 x  8  80000000
sm   0 warp 0 0x80000204 0x027483b3 x  7  00000000
sm   0 warp 0 0x8000020c 0x02010157 v  2 00000000000000000111011101110111 00000007 00000007 00000007 00000007 00000006 00000006 00000006 00000006 00000005 00000005 00000005 00000005 00000004 00000004 00000004 00000004 00000003 00000003 00000003 00000003 00000002 00000002 00000002 00000002 00000001 00000001 00000001 00000001 00000000 00000000 00000000 00000000 
sm   0 warp 0 0x80000210 0x0223c357 v  6 00000000000000000111011101110111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000003 00000003 00000003 00000000 00000002 00000002 00000002 00000000 00000001 00000001 00000001 00000000 00000000 00000000 00000000 
sm   0 warp 0 0x80000214 0x96613357 v  6 00000000000000000111011101110111 db911db4 ad50fd58 8c9c2d18 feaaf3fc 31330860 588e18b0 6e3ee0dc 4c5e8098 70e268e0 6caf82d8 947c3928 2cd02c58 67e55ecc c0839f80 678bc6cc 0805be10 8908e710 0000000c 0000000c 0000000c 99b10930 00000008 00000008 00000008 f5e8ede8 00000004 00000004 00000004 7b7296f4 00000000 00000000 00000000 
sm   0 warp 0 0x80000218 0x02634357 v  6 00000000000000000111011101110111 c6e4476d bb543f56 b3270b46 8faabcff 1c4cc218 2623862c 2b8fb837 2317a026 2c389a38 6b2be0b6 351f0e4a 9b340b16 e9f957b3 0020e7e0 e9e2f1b3 d2016f84 f24239c4 9000000c 9000000c 9000000c 366c424c 90000008 90000008 90000008 cd7a3b7a 90000004 90000004 90000004 eedca5bd 90000000 90000000 90000000 
sm   0 warp 0 0x8000021c 0x5e0343d7 v  7 00000000000000000111011101110111 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 
sm   0 warp 0 0x80000220 0x0003237b lsu.r v  6 op 3 @ 36e4476d 2b543f56 23270b46 ffaabcff 8c4cc218 9623862c 9b8fb837 9317a026 9c389a38 db2be0b6 a51f0e4a 0b340b16 59f957b3 7020e7e0 59e2f1b3 42016f84 624239c4 9000000c 9000000c 9000000c a66c424c 90000008 90000008 90000008 3d7a3b7a 90000004 90000004 90000004 5edca5bd 90000000 90000000 90000000
sm   0 warp 0 0x80000200 0x0002a2fb v  5 00000000000000000111011101110111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 80000000 3f2aaaaa 3f000000 00000000 80000000 3f2aaaaa 3f000000 00000000 80000000 3f2aaaaa 3f000000 00000000 80000000 3f2aaaaa 3f000000 
sm   0 warp 0 0x80000224 0x02104457 v  8 00000000000000000111011101110111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 
[L1C] #      0 SM 0 CACHE 1 ADDR 90000000
sm   0 warp 0 0x80000228 0xa6222457 v  8 00000000000000000111011101110111 ccc073d0 66f83a74 8f9d0dd3 e3ec34b0 a36d3370 c20e8c4a 4d736c8a 4de91e7e 6bbb707c 80d9dc00 821f8d60 fd173d50 fea860a4 71cb5b6a 9f8f4517 eb423e3c 3e529b44 0000000f 0000000b 00000007 6a3ebdee 0000000e 0000000a 00000006 e303d58d 0000000d 00000009 00000005 7b257371 0000000c 00000008 00000004 
sm   0 warp 0 0x8000022c 0x96813157 v  2 00000000000000000111011101110111 fc7d53f8 ef4215dc 8a854514 910add20 443ec488 fef5adfc 42b56284 3bb26e74 28a73e50 417d6480 41df3480 a8636750 720bc4e4 3df28a78 4eb1449c b8769d70 16d8762c 0000003c 0000002c 0000001c 87a0630c 00000038 00000028 00000018 222d9044 00000034 00000024 00000014 db911db4 00000030 00000020 00000010 
sm   0 warp 0 0x80000230 0x02710257 v  4 00000000000000000111011101110111 50fee1a1 d0f2aca1 36e4476d 2b543f56 23270b46 ffaabcff 8c4cc218 9623862c 9b8fb837 9317a026 9c389a38 db2be0b6 a51f0e4a 0b340b16 59f957b3 7020e7e0 59e2f1b3 9000003c 9000002c 9000001c c8f50291 90000038 90000028 90000018 481ea790 90000034 90000024 90000014 f53d04ea 90000030 90000020 90000010 
sm   0 warp 0 0x80000234 0x000223fb lsu.r v  7 op 3 @ 8c4cc218 9623862c 9b8fb837 9317a026 9c389a38 db2be0b6 a51f0e4a 0b340b16 59f957b3 7020e7e0 59e2f1b3 42016f84 624239c4 5ddee7bb c8f50291 04fc0109 a66c424c 9000003c 9000002c 9000001c 3d7a3b7a 90000038 90000028 90000018 5edca5bd 90000034 90000024 90000014 4af5c595 90000030 90000020 90000010
sm   0 warp 0 0x80000238 0x2e5442d7 v  5 00000000000000000111011101110111 a3270b46 7faabcff 0c4cc218 1623862c 1b8fb837 1317a026 1c389a38 5b2be0b6 251f0e4a 8b340b16 d9f957b3 f020e7e0 d9e2f1b3 c2016f84 e24239c4 dddee7bb 48f50291 00000000 bf2aaaaa bf000000 c81ea790 00000000 bf2aaaaa bf000000 753d04ea 00000000 bf2aaaaa bf000000 4b64fc96 00000000 bf2aaaaa bf000000 
sm   0 warp 0 0x80000220 0x0003237b v  6 00000000000000000111011101110111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 3e99999a 3e99999a 3e99999a 00000000 3f333333 3f333333 3f333333 00000000 bf000000 bf000000 bf000000 00000000 bf19999a bf19999a bf19999a 
sm   0 warp 0 0x80000234 0x000223fb v  7 00000000000000000111011101110111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 3f666666 bf4ccccd 3f333333 00000000 3e4ccccd be99999a 3e99999a 00000000 bdcccccd bf000000 bf666666 00000000 00000000 becccccd be99999a 
sm   0 warp 0 0x8000023c 0xa27312d7 v  5 00000000000000000111011101110111 50fee1a1 7fc00000 36e4476d 7fc00000 23270b46 ff800000 8c4cc218 2ecb9a23 9b8fb837 a6f1c2e3 bf9aeb63 db2be0b6 745d0ad6 72a2b5df 7cac2e5f 7020e7e0 ebb9e33b 3f666666 bf800000 3f0ccccc c8f50291 3e4ccccd bf444444 bd4cccc8 f338c2b7 bdcccccd be2aaaac bf266666 f53d04f0 00000000 b26eeef0 00000000 
sm   0 warp 0 0x80000240 0x0052607b lsu.w v  5 op 3 mask 00000000000000000111011101110111 23270b46 ffaabcff 8c4cc218 9623862c 9b8fb837 9317a026 9c389a38 db2be0b6 a51f0e4a 0b340b16 59f957b3 7020e7e0 59e2f1b3 42016f84 624239c4 5ddee7bb c8f50291 3f666666 bf800000 3f0ccccc 481ea790 3e4ccccd bf444444 bd4cccc8 f53d04ea bdcccccd be2aaaac bf266666 cb64fc96 00000000 b26eeef0 00000000 @ 8c4cc218 9623862c 9b8fb837 9317a026 9c389a38 db2be0b6 a51f0e4a 0b340b16 59f957b3 7020e7e0 59e2f1b3 42016f84 624239c4 5ddee7bb c8f50291 04fc0109 a66c424c 9000003c 9000002c 9000001c 3d7a3b7a 90000038 90000028 90000018 5edca5bd 90000034 90000024 90000014 4af5c595 90000030 90000020 90000010
sm   0 warp 0 0x80000244 0x00000317 x  6  80000244
sm 0 warp 0 0x80000248 0x0483305b  setrpc 0x8000028c 
sm   0 warp 0 0x80000240 0x0052607b lsu.w finish
sm   0 warp 0 0x80000248 0x0483305b x  0  8000028c
sm   0 warp 0 0x8000024c 0x0401905b vbranch     current mask and npc:   00000000000000000000000000000111 0x80000250, take_if=1
sm   0 warp 0 0x80000250 0xffc12303 lsu.r x   6 op 3 @ 70000010+fffffffc
sm   0 warp 0 0x80000250 0xffc12303 x  6  90015000
sm   0 warp 0 0x80000254 0x00832303 lsu.r x   6 op 0 @ 90015000+00000008
sm   0 warp 0 0x80000258 0x0222c057 v  0 00000000000000000000000000000111 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 9000203c 9000202c 9000201c 90002000 90002038 90002028 90002018 90002000 90002034 90002024 90002014 90002000 90002030 90002020 90002010 
sm   0 warp 0 0x80000254 0x00832303 x  6  90001000
sm   0 warp 0 0x8000025c 0x0000207b lsu.r v  0 op 3 @ 00000007 00000007 00000007 00000007 00000006 00000006 00000006 00000006 00000005 00000005 00000005 00000005 00000004 00000004 00000004 00000004 00000003 00000003 00000003 00000003 00000002 00000002 00000002 00000002 00000001 00000001 00000001 00000001 00000000 90002030 90002020 90002010
sm   0 warp 0 0x80000260 0x800002b7 x  5  80000000
sm   0 warp 0 0x8000025c 0x0000207b v  0 00000000000000000000000000000111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 80000000 3f2aaaaa 3f000000 
sm   0 warp 0 0x80000264 0x2e02c057 v  0 00000000000000000000000000000111 80000007 80000007 80000007 80000007 80000006 80000006 80000006 80000006 80000005 80000005 80000005 80000005 80000004 80000004 80000004 80000004 80000003 80000003 80000003 80000003 80000002 80000002 80000002 80000002 80000001 80000001 80000001 80000001 80000000 00000000 bf2aaaaa bf000000 
sm   0 warp 0 0x80000268 0x00249293 x  5  00000000
sm   0 warp 0 0x8000026c 0x005302b3 x  5  90001000
sm   0 warp 0 0x80000270 0x0002a283 lsu.r x   5 op 0 @ 90001000+00000000
sm   0 warp 0 0x80000274 0x961130d7 v  1 00000000000000000000000000000111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 0000000c 00000008 00000004 00000000 0000000c 00000008 00000004 00000000 0000000c 00000008 00000004 00000000 0000000c 00000008 00000004 
[L1C] #      0 SM 0 CACHE 1 ADDR 90001000
sm   0 warp 0 0x80000278 0x021340d7 v  1 00000000000000000000000000000111 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001003 90001002 90001001 90001000 90001003 90001002 90001001 90001000 90001003 90001002 90001001 90001000 9000100c 90001008 90001004 
sm   0 warp 0 0x8000027c 0x0000a17b lsu.r v  2 op 3 @ 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 9000100c 90001008 90001004
sm   0 warp 0 0x80000270 0x0002a283 x  5  bf59999a
sm   0 warp 0 0x8000027c 0x0000a17b v  2 00000000000000000000000000000111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 bf07ae14 3e75c28f bf2e147b 
sm   0 warp 0 0x80000280 0x5e02c1d7 v  3 00000000000000000000000000000111 bf59999a bf59999a bf59999a bf59999a bf59999a bf59999a bf59999a bf59999a bf59999a bf59999a bf59999a bf59999a bf59999a bf59999a bf59999a bf59999a bf59999a bf59999a bf59999a bf59999a bf59999a bf59999a bf59999a bf59999a bf59999a bf59999a bf59999a bf59999a bf59999a bf59999a bf59999a bf59999a 
sm   0 warp 0 0x80000284 0xa2219057 v  0 00000000000000000000000000000111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 0000003c 0000002c 0000001c 00000000 00000038 00000028 00000018 00000000 00000034 00000024 00000014 00000000 bf07ae14 3f4e81b5 be828f5c 
sm   0 warp 0 0x80000288 0x0000e07b lsu.w v  0 op 3 mask 00000000000000000000000000000111 00000007 00000007 00000007 00000007 00000006 00000006 00000006 00000006 00000005 00000005 00000005 00000005 00000004 00000004 00000004 00000004 00000003 00000003 00000003 00000003 00000002 00000002 00000002 00000002 00000001 00000001 00000001 00000001 00000000 bf07ae14 3f4e81b5 be828f5c @ 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 9000100c 90001008 90001004
sm   0 warp 0 0x8000028c 0x0000205b join    mask and npc:    00000000000000000111011101110000 0x8000028c pop stack ? 1
sm   0 warp 0 0x8000028c 0x0000205b Jump? 1  8000028c
sm   0 warp 0 0x80000288 0x0000e07b lsu.w finish
sm   0 warp 0 0x8000028c 0x0000205b join    mask and npc:    00000000000000000111011101110111 0x8000028c pop stack ? 1
sm   0 warp 0 0x8000028c 0x0000205b Jump? 1  8000028c
sm   0 warp 0 0x8000028c 0x0000205b join    mask and npc:    11111111111111111000100010001000 0x8000028c pop stack ? 1
sm   0 warp 0 0x8000028c 0x0000205b Jump? 1  8000028c
sm   0 warp 0 0x8000028c 0x0000205b join    mask and npc:    11111111111111111111111111111111 0x8000028c pop stack ? 1
sm   0 warp 0 0x8000028c 0x0000205b Jump? 1  8000028c
sm   0 warp 0 0x8000028c 0x0000205b join    mask and npc:    10100101000111110000111001001010 0x0b340b16 pop stack ? 0
sm   0 warp 0 0x8000028c 0x0000205b Jump? 0  00000000
sm   0 warp 0 0x80000290 0x00012083 lsu.r x   1 op 0 @ 70000010+00000000
sm   0 warp 0 0x80000294 0xff010113 x  2  70000000
sm   0 warp 0 0x80000290 0x00012083 x  1  80000090
sm   0 warp 0 0x80000298 0xffc20213 x  4  00000000
sm   0 warp 0 0x8000029c 0x00008067 x  0  800002a0
sm   0 warp 0 0x8000029c 0x00008067 Jump? 1  80000090
sm   0 warp 0 0x80000090 0x0000400b endprg
*********
metadata is                                                                                                 ./softdata/1w16t/Fan2_0.metadata:
data is                                                                                                     ./softdata/1w16t/Fan2_0.data:
exe finish!     time:             97615000 ns
*********

*********
Single kernel need :              1122000 cycles
*********

============================================

[L1C] #      0 SM 0 CACHE 1 ADDR 90000000
[L1C] #      0 SM 0 CACHE 1 ADDR 90001000
[L1C] #      0 SM 0 CACHE 1 ADDR f420ff80
[L1C] #      0 SM 0 CACHE 1 ADDR f420ff80
============================================
*********
Begin test:
metadata is                                                                                                 ./softdata/1w16t/Fan1_1.metadata:
data is                                                                                                     ./softdata/1w16t/Fan1_1.data:
*********

*********
metadata is                                                                                                 ./softdata/1w16t/Fan1_1.metadata:
data is                                                                                                     ./softdata/1w16t/Fan1_1.data:
Config finish!  time:            168165000 ns
*********

sm   0 warp 0 0x80000000 0x00004197 x  3  80004000
sm   0 warp 0 0x80000004 0x80818193 x  3  80003808
sm   0 warp 0 0x80000008 0x02000e93 x 29  00000020
sm   0 warp 0 0x8000000c 0x0d0efed7 x 29  00000020
sm   0 warp 0 0x80000010 0x00002eb7 x 29  00002000
sm   0 warp 0 0x80000014 0x300eaef3 x 29  00001800
sm   0 warp 0 0x80000018 0x00000e93 x 29  00000000
sm   0 warp 0 0x8000001c 0x80502373 x  6  00000000
sm   0 warp 0 0x80000020 0x806023f3 x  7  70000000
sm   0 warp 0 0x80000024 0x40000e13 x 28  00000400
sm   0 warp 0 0x80000028 0x03c30333 x  6  00000000
sm   0 warp 0 0x8000002c 0x00730133 x  2  70000000
sm   0 warp 0 0x80000030 0x00000213 x  4  00000000
sm   0 warp 0 0x80000034 0x00003517 x 10  80003034
sm   0 warp 0 0x80000038 0xfd450513 x 10  80003008
sm   0 warp 0 0x8000003c 0x00003617 x 12  8000303c
sm   0 warp 0 0x80000040 0xfcc60613 x 12  80003008
sm   0 warp 0 0x80000044 0x00c50863 Jump? 1  80000054
sm   0 warp 0 0x80000054 0x803022f3 x  5  90038000
sm   0 warp 0 0x80000058 0x0002a303 lsu.r x   6 op 0 @ 90038000+00000000
sm   0 warp 0 0x8000005c 0x0042a503 lsu.r x  10 op 0 @ 90038000+00000004
[L1C] #      0 SM 0 CACHE 1 ADDR 90038000
sm   0 warp 0 0x80000060 0x0302a383 lsu.r x   7 op 0 @ 90038000+00000030
sm   0 warp 0 0x80000068 0x00003e97 x 29  80003068
sm   0 warp 0 0x8000006c 0xf98e8e93 x 29  80003000
sm   0 warp 0 0x80000070 0x00003f17 x 30  80003070
sm   0 warp 0 0x80000074 0xf94f0f13 x 30  80003004
sm   0 warp 0 0x80000058 0x0002a303 x  6  800000a8
sm   0 warp 0 0x80000064 0x0342ae03 lsu.r x  28 op 0 @ 90038000+00000034
sm   0 warp 0 0x8000005c 0x0042a503 x 10  90027000
sm   0 warp 0 0x80000060 0x0302a383 x  7  00000000
sm   0 warp 0 0x80000064 0x0342ae03 x 28  00000000
sm   0 warp 0 0x80000078 0x007ea023 lsu.w x   7 op 0 00000000 @ 80003000+00000000
sm   0 warp 0 0x8000007c 0x01cf2023 lsu.w x  28 op 0 00000000 @ 80003004+00000000
[L1C] #      0 SM 0 CACHE 1 ADDR 80003000
sm   0 warp 0 0x80000080 0x00000f97 x 31  80000080
sm   0 warp 0 0x80000078 0x007ea023 lsu.w finish
[L1C] #      0 SM 0 CACHE 1 ADDR 80003000
sm   0 warp 0 0x8000007c 0x01cf2023 lsu.w finish
sm   0 warp 0 0x80000084 0x018f8f93 x 31  80000098
sm   0 warp 0 0x80000088 0x305f9073 x  0  00000000
sm   0 warp 0 0x8000008c 0x000300e7 x  1  80000090
sm   0 warp 0 0x8000008c 0x000300e7 Jump? 1  800000a8
sm   0 warp 0 0x800000a8 0x01010113 x  2  70000010
sm   0 warp 0 0x800000ac 0x00112023 lsu.w x   1 op 0 80000090 @ 70000010+00000000
sm   0 warp 0 0x800000b0 0x00c52283 lsu.r x   5 op 0 @ 90027000+0000000c
sm   0 warp 0 0x800000ac 0x00112023 lsu.w finish
[L1C] #      0 SM 0 CACHE 1 ADDR 90027000
sm   0 warp 0 0x800000b0 0x00c52283 x  5  00000004
sm   0 warp 0 0x800000b4 0xfe512a23 lsu.w x   5 op 3 00000004 @ 70000010+fffffff4
sm   0 warp 0 0x800000b4 0xfe512a23 lsu.w finish
sm   0 warp 0 0x800000b8 0xfea12e23 lsu.w x  10 op 3 90027000 @ 70000010+fffffffc
sm   0 warp 0 0x800000bc 0x01052283 lsu.r x   5 op 0 @ 90027000+00000010
sm   0 warp 0 0x800000b8 0xfea12e23 lsu.w finish
sm   0 warp 0 0x800000bc 0x01052283 x  5  00000001
sm   0 warp 0 0x800000c0 0xfe512c23 lsu.w x   5 op 3 00000001 @ 70000010+fffffff8
sm   0 warp 0 0x800000c4 0x5e004057 v  0 11111111111111111111111111111111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
sm   0 warp 0 0x800000c0 0xfe512c23 lsu.w finish
sm   0 warp 0 0x800000c8 0x1d8000ef x  1  800000cc
sm   0 warp 0 0x800000c8 0x1d8000ef Jump? 1  800002a0
sm   0 warp 0 0x800002a0 0x00410113 x  2  70000014
sm   0 warp 0 0x800002a4 0x00112023 lsu.w x   1 op 0 800000cc @ 70000014+00000000
sm   0 warp 0 0x800002a8 0x00200293 x  5  00000002
sm   0 warp 0 0x800002a4 0x00112023 lsu.w finish
sm   0 warp 0 0x800002ac 0x5e02c0d7 v  1 11111111111111111111111111111111 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 
sm   0 warp 0 0x800002b0 0x00000317 x  6  800002b0
sm 0 warp 0 0x800002b4 0x04c3305b  setrpc 0x800002fc 
sm   0 warp 0 0x800002b4 0x04c3305b x  0  800002fc
sm   0 warp 0 0x800002b8 0x0200885b vbranch     current mask and npc:   11111111111111111111111111111111 0x800002bc, take_if=1
sm   0 warp 0 0x800002bc 0x00100293 x  5  00000001
sm   0 warp 0 0x800002c0 0x5e02c0d7 v  1 11111111111111111111111111111111 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 
sm   0 warp 0 0x800002c4 0x00000317 x  6  800002c4
sm 0 warp 0 0x800002c8 0x0383305b  setrpc 0x800002fc 
sm   0 warp 0 0x800002c8 0x0383305b x  0  800002fc
sm   0 warp 0 0x800002cc 0x0200825b vbranch     current mask and npc:   11111111111111111111111111111111 0x800002d0, take_if=1
sm   0 warp 0 0x800002d0 0x5e0040d7 v  1 11111111111111111111111111111111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
sm   0 warp 0 0x800002d4 0x00000317 x  6  800002d4
sm 0 warp 0 0x800002d8 0x0283305b  setrpc 0x800002fc 
sm   0 warp 0 0x800002d8 0x0283305b x  0  800002fc
sm   0 warp 0 0x800002dc 0x00009e5b vbranch     current mask and npc:   11111111111111111111111111111111 0x800002e0, take_if=1
sm   0 warp 0 0x800002e0 0x160000ef x  1  800002e4
sm   0 warp 0 0x800002e0 0x160000ef Jump? 1  80000440
sm   0 warp 0 0x80000440 0x00410113 x  2  70000018
sm   0 warp 0 0x80000444 0x00112023 lsu.w x   1 op 0 800002e4 @ 70000018+00000000
sm   0 warp 0 0x80000448 0xf71ff0ef x  1  8000044c
sm   0 warp 0 0x80000448 0xf71ff0ef Jump? 1  800003b8
sm   0 warp 0 0x80000444 0x00112023 lsu.w finish
sm   0 warp 0 0x800003b8 0x80302573 x 10  90038000
sm   0 warp 0 0x800003bc 0x00852283 lsu.r x   5 op 0 @ 90038000+00000008
sm   0 warp 0 0x800003c0 0x80002373 x  6  00000000
sm   0 warp 0 0x800003bc 0x00852283 x  5  00000001
sm   0 warp 0 0x800003c4 0x5208a157 v  2 11111111111111111111111111111111 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x800003c8 0x02234057 v  0 11111111111111111111111111111111 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x800003cc 0x00100393 x  7  00000001
sm   0 warp 0 0x800003d0 0x00728663 Jump? 1  800003dc
sm   0 warp 0 0x800003dc 0x00008067 x  0  800003e0
sm   0 warp 0 0x800003dc 0x00008067 Jump? 1  8000044c
sm   0 warp 0 0x8000044c 0x80302573 x 10  90038000
sm   0 warp 0 0x80000450 0x80802373 x  6  00000000
sm   0 warp 0 0x80000454 0x01852e03 lsu.r x  28 op 0 @ 90038000+00000018
sm   0 warp 0 0x80000454 0x01852e03 x 28  00000004
sm   0 warp 0 0x80000458 0x03c30fb3 x 31  00000000
sm   0 warp 0 0x8000045c 0x020fc057 v  0 11111111111111111111111111111111 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x80000460 0x00012083 lsu.r x   1 op 0 @ 70000018+00000000
sm   0 warp 0 0x80000464 0xffc10113 x  2  70000014
sm   0 warp 0 0x80000460 0x00012083 x  1  800002e4
sm   0 warp 0 0x80000468 0x00008067 x  0  8000046c
sm   0 warp 0 0x80000468 0x00008067 Jump? 1  800002e4
sm   0 warp 0 0x800002e4 0x0180006f x  0  800002e8
sm   0 warp 0 0x800002e4 0x0180006f Jump? 1  800002fc
sm   0 warp 0 0x800002fc 0x0000205b join    mask and npc:    10100101000111110000111001001010 0x0b340b16 pop stack ? 0
sm   0 warp 0 0x800002fc 0x0000205b Jump? 0  00000000
sm   0 warp 0 0x80000300 0x00012083 lsu.r x   1 op 0 @ 70000014+00000000
sm   0 warp 0 0x80000304 0xffc10113 x  2  70000010
sm   0 warp 0 0x80000300 0x00012083 x  1  800000cc
sm   0 warp 0 0x80000308 0x00008067 x  0  8000030c
sm   0 warp 0 0x80000308 0x00008067 Jump? 1  800000cc
sm   0 warp 0 0x800000cc 0xff812403 lsu.r x   8 op 3 @ 70000010+fffffff8
sm   0 warp 0 0x800000d0 0xff412383 lsu.r x   7 op 3 @ 70000010+fffffff4
sm   0 warp 0 0x800000cc 0xff812403 x  8  00000001
sm   0 warp 0 0x800000d0 0xff412383 x  7  00000004
sm   0 warp 0 0x800000d4 0xfff44293 x  5  fffffffe
sm   0 warp 0 0x800000d8 0x007282b3 x  5  00000002
sm   0 warp 0 0x800000dc 0x5e02c0d7 v  1 11111111111111111111111111111111 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 
sm   0 warp 0 0x800000e0 0x00000317 x  6  800000e0
sm 0 warp 0 0x800000e4 0x0643305b  setrpc 0x80000144 
sm   0 warp 0 0x800000e4 0x0643305b x  0  80000144
sm   0 warp 0 0x800000e8 0x0400de5b vbranch     current mask and npc:   00000000000000000000000000000011 0x800000ec, take_if=1
sm   0 warp 0 0x800000ec 0xffc12303 lsu.r x   6 op 3 @ 70000010+fffffffc
sm   0 warp 0 0x800000ec 0xffc12303 x  6  90027000
sm   0 warp 0 0x800000f0 0x00432283 lsu.r x   5 op 0 @ 90027000+00000004
sm   0 warp 0 0x800000f4 0x00032303 lsu.r x   6 op 0 @ 90027000+00000000
sm   0 warp 0 0x800000f0 0x00432283 x  5  90000000
sm   0 warp 0 0x800000f8 0x02044057 v  0 00000000000000000000000000000011 00000020 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 00000001 
sm   0 warp 0 0x800000f4 0x00032303 x  6  90002000
sm   0 warp 0 0x800000fc 0x0200b057 v  0 00000000000000000000000000000011 00000020 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000003 00000002 
sm   0 warp 0 0x80000100 0x9603e057 v  0 00000000000000000000000000000011 0000007c 00000078 00000074 00000070 0000006c 00000068 00000064 00000060 0000005c 00000058 00000054 00000050 0000004c 00000048 00000044 00000040 0000003c 00000038 00000034 00000030 0000002c 00000028 00000024 00000020 0000001c 00000018 00000014 00000010 0000000c 00000008 0000000c 00000008 
sm   0 warp 0 0x80000104 0x96013057 v  0 00000000000000000000000000000011 0000007c 00000078 00000074 00000070 0000006c 00000068 00000064 00000060 0000005c 00000058 00000054 00000050 0000004c 00000048 00000044 00000040 0000003c 00000038 00000034 00000030 0000002c 00000028 00000024 00000020 0000001c 00000018 00000014 00000010 0000000c 00000008 00000030 00000020 
sm   0 warp 0 0x80000108 0x0202c0d7 v  1 00000000000000000000000000000011 9000001f 9000001e 9000001d 9000001c 9000001b 9000001a 90000019 90000018 90000017 90000016 90000015 90000014 90000013 90000012 90000011 90000010 9000000f 9000000e 9000000d 9000000c 9000000b 9000000a 90000009 90000008 90000007 90000006 90000005 90000004 90000003 90000002 90000030 90000020 
sm   0 warp 0 0x8000010c 0x027403b3 x  7  00000004
sm   0 warp 0 0x80000110 0x00241413 x  8  00000004
sm   0 warp 0 0x80000114 0x021440d7 v  1 00000000000000000000000000000011 00000006 00000006 00000006 00000006 00000006 00000006 00000006 00000006 00000006 00000006 00000006 00000006 00000006 00000006 00000006 00000006 00000006 00000006 00000006 00000006 00000006 00000006 00000006 00000006 00000006 00000006 00000006 00000006 00000006 00000006 90000034 90000024 
sm   0 warp 0 0x80000118 0x0000a0fb lsu.r v  1 op 3 @ 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 90000034 90000024
sm   0 warp 0 0x8000011c 0x00239393 x  7  00000010
[L1C] #      0 SM 0 CACHE 1 ADDR 90000000
sm   0 warp 0 0x80000120 0x007282b3 x  5  90000010
sm   0 warp 0 0x80000124 0x008282b3 x  5  90000014
sm   0 warp 0 0x80000128 0x0002a283 lsu.r x   5 op 0 @ 90000014+00000000
sm   0 warp 0 0x8000012c 0x5e044157 v  2 00000000000000000000000000000011 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 
sm   0 warp 0 0x80000118 0x0000a0fb v  1 00000000000000000000000000000011 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 bdcccccd be2aaaac 
sm   0 warp 0 0x80000128 0x0002a283 x  5  bf266666
sm   0 warp 0 0x80000130 0x5e02c1d7 v  3 00000000000000000000000000000011 bf266666 bf266666 bf266666 bf266666 bf266666 bf266666 bf266666 bf266666 bf266666 bf266666 bf266666 bf266666 bf266666 bf266666 bf266666 bf266666 bf266666 bf266666 bf266666 bf266666 bf266666 bf266666 bf266666 bf266666 bf266666 bf266666 bf266666 bf266666 bf266666 bf266666 bf266666 bf266666 
sm   0 warp 0 0x80000138 0x02034057 v  0 00000000000000000000000000000011 9000201f 9000201e 9000201d 9000201c 9000201b 9000201a 90002019 90002018 90002017 90002016 90002015 90002014 90002013 90002012 90002011 90002010 9000200f 9000200e 9000200d 9000200c 9000200b 9000200a 90002009 90002008 90002007 90002006 90002005 90002004 90002003 90002002 90002030 90002020 
sm   0 warp 0 0x8000013c 0x02010057 v  0 00000000000000000000000000000011 0000003e 0000003c 0000003a 00000038 00000036 00000034 00000032 00000030 0000002e 0000002c 0000002a 00000028 00000026 00000024 00000022 00000020 0000001e 0000001c 0000001a 00000018 00000016 00000014 00000012 00000010 0000000e 0000000c 0000000a 00000008 00000006 00000004 90002034 90002024 
sm   0 warp 0 0x80000134 0x821190d7 v  1 00000000000000000000000000000011 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 3f800000 3f800000 3f800000 3f800000 3f800000 3f800000 3e1d89d9 3e834836 
sm   0 warp 0 0x80000140 0x0010607b lsu.w v  1 op 3 mask 00000000000000000000000000000011 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 3e1d89d9 3e834836 @ 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 90002034 90002024
sm   0 warp 0 0x80000144 0x0000205b join    mask and npc:    11111111111111111111111111111100 0x80000144 pop stack ? 1
sm   0 warp 0 0x80000144 0x0000205b Jump? 1  80000144
[L1C] #      0 SM 0 CACHE 1 ADDR 90002000
sm   0 warp 0 0x80000140 0x0010607b lsu.w finish
sm   0 warp 0 0x80000144 0x0000205b join    mask and npc:    11111111111111111111111111111111 0x80000144 pop stack ? 1
sm   0 warp 0 0x80000144 0x0000205b Jump? 1  80000144
sm   0 warp 0 0x80000144 0x0000205b join    mask and npc:    10100101000111110000111001001010 0x0b340b16 pop stack ? 0
sm   0 warp 0 0x80000144 0x0000205b Jump? 0  00000000
sm   0 warp 0 0x80000148 0x00012083 lsu.r x   1 op 0 @ 70000010+00000000
sm   0 warp 0 0x8000014c 0xff010113 x  2  70000000
sm   0 warp 0 0x80000148 0x00012083 x  1  80000090
sm   0 warp 0 0x80000150 0x00008067 x  0  80000154
sm   0 warp 0 0x80000150 0x00008067 Jump? 1  80000090
sm   0 warp 0 0x80000090 0x0000400b endprg
*********
metadata is                                                                                                 ./softdata/1w16t/Fan1_1.metadata:
data is                                                                                                     ./softdata/1w16t/Fan1_1.data:
exe finish!     time:            175395000 ns
*********

*********
Single kernel need :               723000 cycles
*********

============================================

[L1C] #      0 SM 0 CACHE 1 ADDR f420ff80
[L1C] #      0 SM 0 CACHE 1 ADDR f420ff80
============================================
*********
Begin test:
metadata is                                                                                                 ./softdata/1w16t/Fan2_1.metadata:
data is                                                                                                     ./softdata/1w16t/Fan2_1.data:
*********

*********
metadata is                                                                                                 ./softdata/1w16t/Fan2_1.metadata:
data is                                                                                                     ./softdata/1w16t/Fan2_1.data:
Config finish!  time:            245945000 ns
*********

sm   0 warp 0 0x80000000 0x00004197 x  3  80004000
sm   0 warp 0 0x80000004 0x80818193 x  3  80003808
sm   0 warp 0 0x80000008 0x02000e93 x 29  00000020
sm   0 warp 0 0x8000000c 0x0d0efed7 x 29  00000020
sm   0 warp 0 0x80000010 0x00002eb7 x 29  00002000
sm   0 warp 0 0x80000014 0x300eaef3 x 29  00001800
sm   0 warp 0 0x80000018 0x00000e93 x 29  00000000
sm   0 warp 0 0x8000001c 0x80502373 x  6  00000000
sm   0 warp 0 0x80000020 0x806023f3 x  7  70000000
sm   0 warp 0 0x80000024 0x40000e13 x 28  00000400
sm   0 warp 0 0x80000028 0x03c30333 x  6  00000000
sm   0 warp 0 0x8000002c 0x00730133 x  2  70000000
sm   0 warp 0 0x80000030 0x00000213 x  4  00000000
sm   0 warp 0 0x80000034 0x00003517 x 10  80003034
sm   0 warp 0 0x80000038 0xfd450513 x 10  80003008
sm   0 warp 0 0x8000003c 0x00003617 x 12  8000303c
sm   0 warp 0 0x80000040 0xfcc60613 x 12  80003008
sm   0 warp 0 0x80000044 0x00c50863 Jump? 1  80000054
sm   0 warp 0 0x80000054 0x803022f3 x  5  9004a000
sm   0 warp 0 0x80000058 0x0002a303 lsu.r x   6 op 0 @ 9004a000+00000000
sm   0 warp 0 0x8000005c 0x0042a503 lsu.r x  10 op 0 @ 9004a000+00000004
[L1C] #      0 SM 0 CACHE 1 ADDR 9004a000
sm   0 warp 0 0x80000060 0x0302a383 lsu.r x   7 op 0 @ 9004a000+00000030
sm   0 warp 0 0x80000068 0x00003e97 x 29  80003068
sm   0 warp 0 0x8000006c 0xf98e8e93 x 29  80003000
sm   0 warp 0 0x80000070 0x00003f17 x 30  80003070
sm   0 warp 0 0x80000074 0xf94f0f13 x 30  80003004
sm   0 warp 0 0x80000058 0x0002a303 x  6  80000154
sm   0 warp 0 0x80000064 0x0342ae03 lsu.r x  28 op 0 @ 9004a000+00000034
sm   0 warp 0 0x8000005c 0x0042a503 x 10  90039000
sm   0 warp 0 0x80000060 0x0302a383 x  7  00000000
sm   0 warp 0 0x80000064 0x0342ae03 x 28  00000000
sm   0 warp 0 0x80000078 0x007ea023 lsu.w x   7 op 0 00000000 @ 80003000+00000000
sm   0 warp 0 0x8000007c 0x01cf2023 lsu.w x  28 op 0 00000000 @ 80003004+00000000
[L1C] #      0 SM 0 CACHE 1 ADDR 80003000
sm   0 warp 0 0x80000080 0x00000f97 x 31  80000080
sm   0 warp 0 0x80000078 0x007ea023 lsu.w finish
[L1C] #      0 SM 0 CACHE 1 ADDR 80003000
sm   0 warp 0 0x8000007c 0x01cf2023 lsu.w finish
sm   0 warp 0 0x80000084 0x018f8f93 x 31  80000098
sm   0 warp 0 0x80000088 0x305f9073 x  0  00000000
sm   0 warp 0 0x8000008c 0x000300e7 x  1  80000090
sm   0 warp 0 0x8000008c 0x000300e7 Jump? 1  80000154
sm   0 warp 0 0x80000154 0x01010113 x  2  70000010
sm   0 warp 0 0x80000158 0x00420213 x  4  00000004
sm   0 warp 0 0x80000160 0x5e024057 v 32 11111111111111111111111111111111 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 
sm   0 warp 0 0x80000164 0x00112023 lsu.w x   1 op 0 80000090 @ 70000010+00000000
sm   0 warp 0 0x80000168 0x00c52283 lsu.r x   5 op 0 @ 90039000+0000000c
sm   0 warp 0 0x80000164 0x00112023 lsu.w finish
[L1C] #      0 SM 0 CACHE 1 ADDR 90039000
sm   0 warp 0 0x80000168 0x00c52283 x  5  00000004
sm   0 warp 0 0x8000016c 0xfe512a23 lsu.w x   5 op 3 00000004 @ 70000010+fffffff4
sm   0 warp 0 0x8000016c 0xfe512a23 lsu.w finish
sm   0 warp 0 0x80000170 0xfea12e23 lsu.w x  10 op 3 90039000 @ 70000010+fffffffc
sm   0 warp 0 0x80000174 0x01052283 lsu.r x   5 op 0 @ 90039000+00000010
sm   0 warp 0 0x80000170 0xfea12e23 lsu.w finish
sm   0 warp 0 0x80000174 0x01052283 x  5  00000001
sm   0 warp 0 0x80000178 0xfe512c23 lsu.w x   5 op 3 00000001 @ 70000010+fffffff8
sm   0 warp 0 0x8000017c 0x5e004057 v  0 11111111111111111111111111111111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
sm   0 warp 0 0x80000178 0xfe512c23 lsu.w finish
sm   0 warp 0 0x80000180 0x120000ef x  1  80000184
sm   0 warp 0 0x80000180 0x120000ef Jump? 1  800002a0
sm   0 warp 0 0x800002a0 0x00410113 x  2  70000014
sm   0 warp 0 0x800002a4 0x00112023 lsu.w x   1 op 0 80000184 @ 70000014+00000000
sm   0 warp 0 0x800002a8 0x00200293 x  5  00000002
sm   0 warp 0 0x800002a4 0x00112023 lsu.w finish
sm   0 warp 0 0x800002ac 0x5e02c0d7 v  1 11111111111111111111111111111111 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 
sm   0 warp 0 0x800002b0 0x00000317 x  6  800002b0
sm 0 warp 0 0x800002b4 0x04c3305b  setrpc 0x800002fc 
sm   0 warp 0 0x800002b4 0x04c3305b x  0  800002fc
sm   0 warp 0 0x800002b8 0x0200885b vbranch     current mask and npc:   11111111111111111111111111111111 0x800002bc, take_if=1
sm   0 warp 0 0x800002bc 0x00100293 x  5  00000001
sm   0 warp 0 0x800002c0 0x5e02c0d7 v  1 11111111111111111111111111111111 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 
sm   0 warp 0 0x800002c4 0x00000317 x  6  800002c4
sm 0 warp 0 0x800002c8 0x0383305b  setrpc 0x800002fc 
sm   0 warp 0 0x800002c8 0x0383305b x  0  800002fc
sm   0 warp 0 0x800002cc 0x0200825b vbranch     current mask and npc:   11111111111111111111111111111111 0x800002d0, take_if=1
sm   0 warp 0 0x800002d0 0x5e0040d7 v  1 11111111111111111111111111111111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
sm   0 warp 0 0x800002d4 0x00000317 x  6  800002d4
sm 0 warp 0 0x800002d8 0x0283305b  setrpc 0x800002fc 
sm   0 warp 0 0x800002d8 0x0283305b x  0  800002fc
sm   0 warp 0 0x800002dc 0x00009e5b vbranch     current mask and npc:   11111111111111111111111111111111 0x800002e0, take_if=1
sm   0 warp 0 0x800002e0 0x160000ef x  1  800002e4
sm   0 warp 0 0x800002e0 0x160000ef Jump? 1  80000440
sm   0 warp 0 0x80000440 0x00410113 x  2  70000018
sm   0 warp 0 0x80000444 0x00112023 lsu.w x   1 op 0 800002e4 @ 70000018+00000000
sm   0 warp 0 0x80000448 0xf71ff0ef x  1  8000044c
sm   0 warp 0 0x80000448 0xf71ff0ef Jump? 1  800003b8
sm   0 warp 0 0x80000444 0x00112023 lsu.w finish
sm   0 warp 0 0x800003b8 0x80302573 x 10  9004a000
sm   0 warp 0 0x800003bc 0x00852283 lsu.r x   5 op 0 @ 9004a000+00000008
sm   0 warp 0 0x800003c0 0x80002373 x  6  00000000
sm   0 warp 0 0x800003bc 0x00852283 x  5  00000002
sm   0 warp 0 0x800003c4 0x5208a157 v  2 11111111111111111111111111111111 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x800003c8 0x02234057 v  0 11111111111111111111111111111111 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x800003cc 0x00100393 x  7  00000001
sm   0 warp 0 0x800003d0 0x00728663 Jump? 0  800003dc
sm   0 warp 0 0x800003d4 0x01852e03 lsu.r x  28 op 0 @ 9004a000+00000018
sm   0 warp 0 0x800003d4 0x01852e03 x 28  00000004
sm   0 warp 0 0x800003dc 0x00008067 x  0  800003e0
sm   0 warp 0 0x800003dc 0x00008067 Jump? 1  8000044c
sm   0 warp 0 0x8000044c 0x80302573 x 10  9004a000
sm   0 warp 0 0x80000450 0x80802373 x  6  00000000
sm   0 warp 0 0x80000454 0x01852e03 lsu.r x  28 op 0 @ 9004a000+00000018
sm   0 warp 0 0x800003d8 0x8a0e6057 v  0 11111111111111111111111111111111 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x80000454 0x01852e03 x 28  00000004
sm   0 warp 0 0x80000458 0x03c30fb3 x 31  00000000
sm   0 warp 0 0x8000045c 0x020fc057 v  0 11111111111111111111111111111111 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x80000460 0x00012083 lsu.r x   1 op 0 @ 70000018+00000000
sm   0 warp 0 0x80000464 0xffc10113 x  2  70000014
sm   0 warp 0 0x80000460 0x00012083 x  1  800002e4
sm   0 warp 0 0x80000468 0x00008067 x  0  8000046c
sm   0 warp 0 0x80000468 0x00008067 Jump? 1  800002e4
sm   0 warp 0 0x800002e4 0x0180006f x  0  800002e8
sm   0 warp 0 0x800002e4 0x0180006f Jump? 1  800002fc
sm   0 warp 0 0x800002fc 0x0000205b join    mask and npc:    10100101000111110000111001001010 0x0b340b16 pop stack ? 0
sm   0 warp 0 0x800002fc 0x0000205b Jump? 0  00000000
sm   0 warp 0 0x80000300 0x00012083 lsu.r x   1 op 0 @ 70000014+00000000
sm   0 warp 0 0x80000304 0xffc10113 x  2  70000010
sm   0 warp 0 0x80000300 0x00012083 x  1  80000184
sm   0 warp 0 0x80000308 0x00008067 x  0  8000030c
sm   0 warp 0 0x80000308 0x00008067 Jump? 1  80000184
sm   0 warp 0 0x80000188 0x020040d7 v 33 11111111111111111111111111111111 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x8000018c 0x00100293 x  5  00000001
sm   0 warp 0 0x80000190 0x5e02c057 v  0 11111111111111111111111111111111 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 
sm   0 warp 0 0x80000194 0x10c000ef x  1  80000198
sm   0 warp 0 0x80000194 0x10c000ef Jump? 1  800002a0
sm   0 warp 0 0x800002a0 0x00410113 x  2  70000014
sm   0 warp 0 0x800002a4 0x00112023 lsu.w x   1 op 0 80000198 @ 70000014+00000000
sm   0 warp 0 0x800002a8 0x00200293 x  5  00000002
sm   0 warp 0 0x800002a4 0x00112023 lsu.w finish
sm   0 warp 0 0x800002ac 0x5e02c0d7 v  1 11111111111111111111111111111111 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 
sm   0 warp 0 0x800002b0 0x00000317 x  6  800002b0
sm 0 warp 0 0x800002b4 0x04c3305b  setrpc 0x800002fc 
sm   0 warp 0 0x800002b4 0x04c3305b x  0  800002fc
sm   0 warp 0 0x800002b8 0x0200885b vbranch     current mask and npc:   11111111111111111111111111111111 0x800002bc, take_if=1
sm   0 warp 0 0x800002bc 0x00100293 x  5  00000001
sm   0 warp 0 0x800002c0 0x5e02c0d7 v  1 11111111111111111111111111111111 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 
sm   0 warp 0 0x800002c4 0x00000317 x  6  800002c4
sm 0 warp 0 0x800002c8 0x0383305b  setrpc 0x800002fc 
sm   0 warp 0 0x800002c8 0x0383305b x  0  800002fc
sm   0 warp 0 0x800002cc 0x0200825b Jump? 1  800002f0
sm   0 warp 0 0x800002f0 0x17c000ef x  1  800002f4
sm   0 warp 0 0x800002f0 0x17c000ef Jump? 1  8000046c
sm   0 warp 0 0x8000046c 0x00410113 x  2  70000018
sm   0 warp 0 0x80000470 0x00112023 lsu.w x   1 op 0 800002f4 @ 70000018+00000000
sm   0 warp 0 0x80000474 0xf6dff0ef x  1  80000478
sm   0 warp 0 0x80000474 0xf6dff0ef Jump? 1  800003e0
sm   0 warp 0 0x80000470 0x00112023 lsu.w finish
sm   0 warp 0 0x800003e0 0x80302573 x 10  9004a000
sm   0 warp 0 0x800003e4 0x00852283 lsu.r x   5 op 0 @ 9004a000+00000008
sm   0 warp 0 0x800003e8 0x80002373 x  6  00000000
sm   0 warp 0 0x800003e4 0x00852283 x  5  00000002
sm   0 warp 0 0x800003ec 0x5208a157 v  2 11111111111111111111111111111111 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x800003f0 0x02234057 v  0 11111111111111111111111111111111 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x800003f4 0x01852e03 lsu.r x  28 op 0 @ 9004a000+00000018
sm   0 warp 0 0x800003f8 0x00300393 x  7  00000003
sm   0 warp 0 0x800003f4 0x01852e03 x 28  00000004
sm   0 warp 0 0x800003fc 0x00728663 Jump? 0  80000408
sm   0 warp 0 0x80000404 0x00008067 x  0  80000408
sm   0 warp 0 0x80000404 0x00008067 Jump? 1  80000478
sm   0 warp 0 0x80000478 0x80902373 x  6  00000000
sm   0 warp 0 0x8000047c 0x01c52383 lsu.r x   7 op 0 @ 9004a000+0000001c
sm   0 warp 0 0x8000047c 0x01c52383 x  7  00000004
sm   0 warp 0 0x80000400 0x820e6057 v  0 11111111111111111111111111111111 00000007 00000007 00000007 00000007 00000006 00000006 00000006 00000006 00000005 00000005 00000005 00000005 00000004 00000004 00000004 00000004 00000003 00000003 00000003 00000003 00000002 00000002 00000002 00000002 00000001 00000001 00000001 00000001 00000000 00000000 00000000 00000000 
sm   0 warp 0 0x80000480 0x02730e33 x 28  00000000
sm   0 warp 0 0x80000484 0x020e4057 v  0 11111111111111111111111111111111 00000007 00000007 00000007 00000007 00000006 00000006 00000006 00000006 00000005 00000005 00000005 00000005 00000004 00000004 00000004 00000004 00000003 00000003 00000003 00000003 00000002 00000002 00000002 00000002 00000001 00000001 00000001 00000001 00000000 00000000 00000000 00000000 
sm   0 warp 0 0x80000488 0x00012083 lsu.r x   1 op 0 @ 70000018+00000000
sm   0 warp 0 0x8000048c 0xffc10113 x  2  70000014
sm   0 warp 0 0x80000488 0x00012083 x  1  800002f4
sm   0 warp 0 0x80000490 0x00008067 x  0  80000494
sm   0 warp 0 0x80000490 0x00008067 Jump? 1  800002f4
sm   0 warp 0 0x800002f4 0x0080006f x  0  800002f8
sm   0 warp 0 0x800002f4 0x0080006f Jump? 1  800002fc
sm   0 warp 0 0x800002fc 0x0000205b join    mask and npc:    10100101000111110000111001001010 0x0b340b16 pop stack ? 0
sm   0 warp 0 0x800002fc 0x0000205b Jump? 0  00000000
sm   0 warp 0 0x80000300 0x00012083 lsu.r x   1 op 0 @ 70000014+00000000
sm   0 warp 0 0x80000304 0xffc10113 x  2  70000010
sm   0 warp 0 0x80000300 0x00012083 x  1  80000198
sm   0 warp 0 0x80000308 0x00008067 x  0  8000030c
sm   0 warp 0 0x80000308 0x00008067 Jump? 1  80000198
sm   0 warp 0 0x80000198 0xff412383 lsu.r x   7 op 3 @ 70000010+fffffff4
sm   0 warp 0 0x8000019c 0xff812483 lsu.r x   9 op 3 @ 70000010+fffffff8
sm   0 warp 0 0x80000198 0xff412383 x  7  00000004
sm   0 warp 0 0x800001a0 0x5e0040d7 v  1 11111111111111111111111111111111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
sm   0 warp 0 0x8000019c 0xff812483 x  9  00000001
sm   0 warp 0 0x800001a4 0xfff4c293 x  5  fffffffe
sm   0 warp 0 0x800001a8 0x007282b3 x  5  00000002
sm   0 warp 0 0x800001b0 0x6e12c157 v  2 11111111111111111111111111111111 00000000 00000000 00000001 00000001 00000000 00000000 00000001 00000001 00000000 00000000 00000001 00000001 00000000 00000000 00000001 00000001 00000000 00000000 00000001 00000001 00000000 00000000 00000001 00000001 00000000 00000000 00000001 00000001 00000000 00000000 00000001 00000001 
sm   0 warp 0 0x800001b4 0x409382b3 x  5  00000003
sm   0 warp 0 0x800001b8 0x6e02c1d7 v  3 11111111111111111111111111111111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 
sm   0 warp 0 0x800001bc 0x26218157 v  2 11111111111111111111111111111111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000001 00000001 00000000 00000000 00000001 00000001 00000000 00000000 00000001 00000001 
sm   0 warp 0 0x800001c0 0x00000317 x  6  800001c0
sm 0 warp 0 0x800001c4 0x0cc3305b  setrpc 0x8000028c 
sm   0 warp 0 0x800001c4 0x0cc3305b x  0  8000028c
sm   0 warp 0 0x800001c8 0x0c20825b vbranch     current mask and npc:   00000000000000000000001100110011 0x800001cc, take_if=1
sm   0 warp 0 0x800001cc 0x5e0041d7 v  3 00000000000000000000001100110011 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
sm   0 warp 0 0x800001d0 0xffc12283 lsu.r x   5 op 3 @ 70000010+fffffffc
sm   0 warp 0 0x800001d0 0xffc12283 x  5  90039000
sm   0 warp 0 0x800001d4 0x0042a303 lsu.r x   6 op 0 @ 90039000+00000004
sm   0 warp 0 0x800001d8 0x0002a283 lsu.r x   5 op 0 @ 90039000+00000000
sm   0 warp 0 0x800001d4 0x0042a303 x  6  90000000
sm   0 warp 0 0x800001dc 0x5e04c157 v  2 00000000000000000000001100110011 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 
sm   0 warp 0 0x800001d8 0x0002a283 x  5  90002000
sm   0 warp 0 0x800001e4 0x0214c0d7 v  1 00000000000000000000001100110011 00000004 00000003 00000002 00000001 00000004 00000003 00000002 00000001 00000004 00000003 00000002 00000001 00000004 00000003 00000002 00000001 00000004 00000003 00000002 00000001 00000004 00000003 00000002 00000001 00000004 00000003 00000002 00000001 00000004 00000003 00000002 00000001 
sm   0 warp 0 0x800001e8 0x0210b0d7 v  1 00000000000000000000001100110011 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000003 00000002 00000001 00000001 00000003 00000002 00000001 00000001 00000003 00000002 
sm   0 warp 0 0x800001ec 0x5e03c257 v  4 00000000000000000000001100110011 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 
sm   0 warp 0 0x800001f0 0x021042d7 v  5 00000000000000000000001100110011 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000003 00000002 00000000 00000000 00000003 00000002 00000000 00000000 00000003 00000002 
sm   0 warp 0 0x800001f4 0xa623e2d7 v  5 00000000000000000000001100110011 8c9c2d18 feaaf3fc 31330860 588e18b0 6e3ee0dc 4c5e8098 70e268e0 6caf82d8 947c3928 2cd02c58 67e55ecc c0839f80 678bc6cc 0805be10 8908e710 777b9eec 23d40a44 fd999998 fe000000 fc333330 207a9e40 f9333334 0000000d 00000009 d4f413a8 f7333334 0000000d 00000009 2d93f258 00000000 0000000d 00000009 
sm   0 warp 0 0x800001f8 0x965132d7 v  5 00000000000000000000001100110011 8c9c2d18 feaaf3fc 31330860 588e18b0 6e3ee0dc 4c5e8098 70e268e0 6caf82d8 947c3928 2cd02c58 67e55ecc c0839f80 678bc6cc 0805be10 8908e710 777b9eec 23d40a44 fd999998 fe000000 fc333330 207a9e40 f9333334 00000034 00000024 d4f413a8 f7333334 00000034 00000024 2d93f258 00000000 00000034 00000024 
sm   0 warp 0 0x800001fc 0x0252c2d7 v  5 00000000000000000000001100110011 b3272b46 8faadcff 1c4ce218 2623a62c 2b8fd837 2317c026 2c38ba38 6b2c00b6 351f2e4a 9b342b16 e9f977b3 002107e0 e9e311b3 d2018f84 f24259c4 eddf07bb 58f52291 cf668666 4f802000 cf0ceccc d81ec790 ce4ceccd 90002034 90002024 853d24ea 4dcceccd 90002034 90002024 5b651c96 90002000 90002034 90002024 
sm   0 warp 0 0x80000200 0x0002a2fb lsu.r v  5 op 3 @ 23270b46 ffaabcff 8c4cc218 9623862c 9b8fb837 9317a026 9c389a38 db2be0b6 a51f0e4a 0b340b16 59f957b3 7020e7e0 59e2f1b3 42016f84 624239c4 5ddee7bb c8f50291 3f666666 bf800000 3f0ccccc 481ea790 3e4ccccd 90002034 90002024 f53d04ea bdcccccd 90002034 90002024 cb64fc96 00000000 90002034 90002024
[L1C] #      0 SM 0 CACHE 1 ADDR 90002000
sm   0 warp 0 0x80000208 0x80000437 x  8  80000000
sm   0 warp 0 0x80000204 0x027483b3 x  7  00000004
sm   0 warp 0 0x8000020c 0x02010157 v  2 00000000000000000000001100110011 00000007 00000007 00000007 00000007 00000006 00000006 00000006 00000006 00000005 00000005 00000005 00000005 00000004 00000004 00000004 00000004 00000003 00000003 00000003 00000003 00000002 00000002 00000003 00000003 00000001 00000001 00000002 00000002 00000000 00000000 00000001 00000001 
sm   0 warp 0 0x80000210 0x0223c357 v  6 00000000000000000000001100110011 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000007 00000007 00000004 00000004 00000006 00000006 00000004 00000004 00000005 00000005 
sm   0 warp 0 0x80000214 0x96613357 v  6 00000000000000000000001100110011 db911db4 ad50fd58 8c9c2d18 feaaf3fc 31330860 588e18b0 6e3ee0dc 4c5e8098 70e268e0 6caf82d8 947c3928 2cd02c58 67e55ecc c0839f80 678bc6cc 0805be10 8908e710 fa666668 fa666668 fa666668 99b10930 fccccccc 0000001c 0000001c f5e8ede8 fc000000 00000018 00000018 7b7296f4 fc666668 00000014 00000014 
sm   0 warp 0 0x80000218 0x02634357 v  6 00000000000000000000001100110011 c6e4476d bb543f56 b3270b46 8faabcff 1c4cc218 2623862c 2b8fb837 2317a026 2c389a38 6b2be0b6 351f0e4a 9b340b16 e9f957b3 0020e7e0 e9e2f1b3 d2016f84 f24239c4 ce99999a ce99999a ce99999a 366c424c cf333333 9000001c 9000001c cd7a3b7a 4f000000 90000018 90000018 eedca5bd 4f19999a 90000014 90000014 
sm   0 warp 0 0x8000021c 0x5e0343d7 v  7 00000000000000000000001100110011 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 
sm   0 warp 0 0x80000220 0x0003237b lsu.r v  6 op 3 @ 36e4476d 2b543f56 23270b46 ffaabcff 8c4cc218 9623862c 9b8fb837 9317a026 9c389a38 db2be0b6 a51f0e4a 0b340b16 59f957b3 7020e7e0 59e2f1b3 42016f84 624239c4 3e99999a 3e99999a 3e99999a a66c424c 3f333333 9000001c 9000001c 3d7a3b7a bf000000 90000018 90000018 5edca5bd bf19999a 90000014 90000014
sm   0 warp 0 0x80000200 0x0002a2fb v  5 00000000000000000000001100110011 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 3e1d89d9 3e834836 00000000 00000000 3e1d89d9 3e834836 00000000 00000000 3e1d89d9 3e834836 
sm   0 warp 0 0x80000224 0x02104457 v  8 00000000000000000000001100110011 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000003 00000002 00000000 00000000 00000003 00000002 00000000 00000000 00000003 00000002 
[L1C] #      0 SM 0 CACHE 1 ADDR 90000000
sm   0 warp 0 0x80000228 0xa6222457 v  8 00000000000000000000001100110011 ccc073d0 66f83a74 8f9d0dd3 e3ec34b0 a36d3370 c20e8c4a 4d736c8a 4de91e7e 6bbb707c 80d9dc00 821f8d60 fd173d50 fea860a4 71cb5b6a 9f8f4517 eb423e3c 3e529b44 70000384 300001e4 f00000c4 6a3ebdee e0000310 0000000f 0000000b e303d58d 500002a4 0000000e 0000000a 7b257371 c0000240 0000000d 00000009 
sm   0 warp 0 0x8000022c 0x96813157 v  2 00000000000000000000001100110011 fc7d53f8 ef4215dc 8a854514 910add20 443ec488 fef5adfc 42b56284 3bb26e74 28a73e50 417d6480 41df3480 a8636750 720bc4e4 3df28a78 4eb1449c b8769d70 16d8762c 0000003c 0000002c 0000001c 87a0630c 00000038 0000003c 0000002c 222d9044 00000034 00000038 00000028 db911db4 00000030 00000034 00000024 
sm   0 warp 0 0x80000230 0x02710257 v  4 00000000000000000000001100110011 50fee1a1 d0f2aca1 36e4476d 2b543f56 23270b46 ffaabcff 8c4cc218 9623862c 9b8fb837 9317a026 9c389a38 db2be0b6 a51f0e4a 0b340b16 59f957b3 7020e7e0 59e2f1b3 3f666666 bf4ccccd 3f333333 c8f50291 3e4ccccd 9000003c 9000002c 481ea790 bdcccccd 90000038 90000028 f53d04ea 00000000 90000034 90000024 
sm   0 warp 0 0x80000234 0x000223fb lsu.r v  7 op 3 @ 8c4cc218 9623862c 9b8fb837 9317a026 9c389a38 db2be0b6 a51f0e4a 0b340b16 59f957b3 7020e7e0 59e2f1b3 42016f84 624239c4 5ddee7bb c8f50291 04fc0109 a66c424c 9000003c 9000002c 9000001c 3d7a3b7a 90000038 9000003c 9000002c 5edca5bd 90000034 90000038 90000028 4af5c595 90000030 90000034 90000024
sm   0 warp 0 0x80000238 0x2e5442d7 v  5 00000000000000000000001100110011 a3270b46 7faabcff 0c4cc218 1623862c 1b8fb837 1317a026 1c389a38 5b2be0b6 251f0e4a 8b340b16 d9f957b3 f020e7e0 d9e2f1b3 c2016f84 e24239c4 dddee7bb 48f50291 bf666666 3f800000 bf0ccccc c81ea790 be4ccccd be1d89d9 be834836 753d04ea 3dcccccd be1d89d9 be834836 4b64fc96 80000000 be1d89d9 be834836 
sm   0 warp 0 0x80000220 0x0003237b v  6 00000000000000000000001100110011 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 3f0ccccc 3f0ccccc 00000000 00000000 bd4cccc8 bd4cccc8 00000000 00000000 bf266666 bf266666 
sm   0 warp 0 0x80000234 0x000223fb v  7 00000000000000000000001100110011 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 3f666666 bf800000 00000000 00000000 3e4ccccd bf444444 00000000 00000000 bdcccccd be2aaaac 
sm   0 warp 0 0x8000023c 0xa27312d7 v  5 00000000000000000000001100110011 50fee1a1 7fc00000 36e4476d 7fc00000 23270b46 ff800000 8c4cc218 2ecb9a23 9b8fb837 a6f1c2e3 bf9aeb63 db2be0b6 745d0ad6 72a2b5df 7cac2e5f 7020e7e0 ebb9e33b 3f95c28f bf8ccccd 3f5d70a4 c8f50291 3eae147b 3f50bd0b bf920d21 f338c2b7 bd4ccccd 3e54ad4b bf40fc10 f53d04f0 00000000 b0c4ec50 31424c20 
sm   0 warp 0 0x80000240 0x0052607b lsu.w v  5 op 3 mask 00000000000000000000001100110011 23270b46 ffaabcff 8c4cc218 9623862c 9b8fb837 9317a026 9c389a38 db2be0b6 a51f0e4a 0b340b16 59f957b3 7020e7e0 59e2f1b3 42016f84 624239c4 5ddee7bb c8f50291 3f666666 bf800000 3f0ccccc 481ea790 3e4ccccd 3f50bd0b bf920d21 f53d04ea bdcccccd 3e54ad4b bf40fc10 cb64fc96 00000000 b0c4ec50 31424c20 @ 8c4cc218 9623862c 9b8fb837 9317a026 9c389a38 db2be0b6 a51f0e4a 0b340b16 59f957b3 7020e7e0 59e2f1b3 42016f84 624239c4 5ddee7bb c8f50291 04fc0109 a66c424c 9000003c 9000002c 9000001c 3d7a3b7a 90000038 9000003c 9000002c 5edca5bd 90000034 90000038 90000028 4af5c595 90000030 90000034 90000024
sm   0 warp 0 0x80000244 0x00000317 x  6  80000244
sm 0 warp 0 0x80000248 0x0483305b  setrpc 0x8000028c 
sm   0 warp 0 0x80000240 0x0052607b lsu.w finish
sm   0 warp 0 0x80000248 0x0483305b x  0  8000028c
sm   0 warp 0 0x8000024c 0x0401905b vbranch     current mask and npc:   00000000000000000000000000000011 0x80000250, take_if=1
sm   0 warp 0 0x80000250 0xffc12303 lsu.r x   6 op 3 @ 70000010+fffffffc
sm   0 warp 0 0x80000250 0xffc12303 x  6  90039000
sm   0 warp 0 0x80000254 0x00832303 lsu.r x   6 op 0 @ 90039000+00000008
sm   0 warp 0 0x80000258 0x0222c057 v  0 00000000000000000000000000000011 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 9000203c 9000202c 90002000 90002000 90002038 90002028 90002000 90002000 90002034 90002024 
sm   0 warp 0 0x80000254 0x00832303 x  6  90001000
sm   0 warp 0 0x8000025c 0x0000207b lsu.r v  0 op 3 @ 00000007 00000007 00000007 00000007 00000006 00000006 00000006 00000006 00000005 00000005 00000005 00000005 00000004 00000004 00000004 00000004 00000003 00000003 00000003 00000003 00000002 00000002 00000002 00000002 00000001 00000001 00000001 00000001 00000000 00000000 90002034 90002024
sm   0 warp 0 0x80000260 0x800002b7 x  5  80000000
sm   0 warp 0 0x8000025c 0x0000207b v  0 00000000000000000000000000000011 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 3e1d89d9 3e834836 
sm   0 warp 0 0x80000264 0x2e02c057 v  0 00000000000000000000000000000011 80000007 80000007 80000007 80000007 80000006 80000006 80000006 80000006 80000005 80000005 80000005 80000005 80000004 80000004 80000004 80000004 80000003 80000003 80000003 80000003 80000002 80000002 80000002 80000002 80000001 80000001 80000001 80000001 80000000 80000000 be1d89d9 be834836 
sm   0 warp 0 0x80000268 0x00249293 x  5  00000004
sm   0 warp 0 0x8000026c 0x005302b3 x  5  90001004
sm   0 warp 0 0x80000270 0x0002a283 lsu.r x   5 op 0 @ 90001004+00000000
sm   0 warp 0 0x80000274 0x961130d7 v  1 00000000000000000000000000000011 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 0000000c 00000008 00000000 00000000 0000000c 00000008 00000000 00000000 0000000c 00000008 
[L1C] #      0 SM 0 CACHE 1 ADDR 90001000
sm   0 warp 0 0x80000278 0x021340d7 v  1 00000000000000000000000000000011 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001003 90001002 90001000 90001000 90001003 90001002 90001000 90001000 9000100c 90001008 
sm   0 warp 0 0x8000027c 0x0000a17b lsu.r v  2 op 3 @ 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000003 00000002 00000000 00000000 00000003 00000002 00000000 00000000 9000100c 90001008
sm   0 warp 0 0x80000270 0x0002a283 x  5  be828f5c
sm   0 warp 0 0x8000027c 0x0000a17b v  2 00000000000000000000000000000011 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 bf07ae14 3f4e81b5 
sm   0 warp 0 0x80000280 0x5e02c1d7 v  3 00000000000000000000000000000011 be828f5c be828f5c be828f5c be828f5c be828f5c be828f5c be828f5c be828f5c be828f5c be828f5c be828f5c be828f5c be828f5c be828f5c be828f5c be828f5c be828f5c be828f5c be828f5c be828f5c be828f5c be828f5c be828f5c be828f5c be828f5c be828f5c be828f5c be828f5c be828f5c be828f5c be828f5c be828f5c 
sm   0 warp 0 0x80000284 0xa2219057 v  0 00000000000000000000000000000011 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 0000003c 0000002c 00000000 00000000 00000038 00000028 00000000 00000000 befb461a 3f5f3ec1 
sm   0 warp 0 0x80000288 0x0000e07b lsu.w v  0 op 3 mask 00000000000000000000000000000011 00000007 00000007 00000007 00000007 00000006 00000006 00000006 00000006 00000005 00000005 00000005 00000005 00000004 00000004 00000004 00000004 00000003 00000003 00000003 00000003 00000002 00000002 00000002 00000002 00000001 00000001 00000001 00000001 00000000 00000000 befb461a 3f5f3ec1 @ 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000003 00000002 00000000 00000000 00000003 00000002 00000000 00000000 9000100c 90001008
sm   0 warp 0 0x8000028c 0x0000205b join    mask and npc:    00000000000000000000001100110000 0x8000028c pop stack ? 1
sm   0 warp 0 0x8000028c 0x0000205b Jump? 1  8000028c
sm   0 warp 0 0x80000288 0x0000e07b lsu.w finish
sm   0 warp 0 0x8000028c 0x0000205b join    mask and npc:    00000000000000000000001100110011 0x8000028c pop stack ? 1
sm   0 warp 0 0x8000028c 0x0000205b Jump? 1  8000028c
sm   0 warp 0 0x8000028c 0x0000205b join    mask and npc:    11111111111111111111110011001100 0x8000028c pop stack ? 1
sm   0 warp 0 0x8000028c 0x0000205b Jump? 1  8000028c
sm   0 warp 0 0x8000028c 0x0000205b join    mask and npc:    11111111111111111111111111111111 0x8000028c pop stack ? 1
sm   0 warp 0 0x8000028c 0x0000205b Jump? 1  8000028c
sm   0 warp 0 0x8000028c 0x0000205b join    mask and npc:    10100101000111110000111001001010 0x0b340b16 pop stack ? 0
sm   0 warp 0 0x8000028c 0x0000205b Jump? 0  00000000
sm   0 warp 0 0x80000290 0x00012083 lsu.r x   1 op 0 @ 70000010+00000000
sm   0 warp 0 0x80000294 0xff010113 x  2  70000000
sm   0 warp 0 0x80000290 0x00012083 x  1  80000090
sm   0 warp 0 0x80000298 0xffc20213 x  4  00000000
sm   0 warp 0 0x8000029c 0x00008067 x  0  800002a0
sm   0 warp 0 0x8000029c 0x00008067 Jump? 1  80000090
sm   0 warp 0 0x80000090 0x0000400b endprg
*********
metadata is                                                                                                 ./softdata/1w16t/Fan2_1.metadata:
data is                                                                                                     ./softdata/1w16t/Fan2_1.data:
exe finish!     time:            257165000 ns
*********

*********
Single kernel need :              1122000 cycles
*********

============================================

[L1C] #      0 SM 0 CACHE 1 ADDR 90000000
[L1C] #      0 SM 0 CACHE 1 ADDR 90001000
[L1C] #      0 SM 0 CACHE 1 ADDR f420ff80
[L1C] #      0 SM 0 CACHE 1 ADDR f420ff80
============================================
*********
Begin test:
metadata is                                                                                                 ./softdata/1w16t/Fan1_2.metadata:
data is                                                                                                     ./softdata/1w16t/Fan1_2.data:
*********

*********
metadata is                                                                                                 ./softdata/1w16t/Fan1_2.metadata:
data is                                                                                                     ./softdata/1w16t/Fan1_2.data:
Config finish!  time:            327715000 ns
*********

sm   0 warp 0 0x80000000 0x00004197 x  3  80004000
sm   0 warp 0 0x80000004 0x80818193 x  3  80003808
sm   0 warp 0 0x80000008 0x02000e93 x 29  00000020
sm   0 warp 0 0x8000000c 0x0d0efed7 x 29  00000020
sm   0 warp 0 0x80000010 0x00002eb7 x 29  00002000
sm   0 warp 0 0x80000014 0x300eaef3 x 29  00001800
sm   0 warp 0 0x80000018 0x00000e93 x 29  00000000
sm   0 warp 0 0x8000001c 0x80502373 x  6  00000000
sm   0 warp 0 0x80000020 0x806023f3 x  7  70000000
sm   0 warp 0 0x80000024 0x40000e13 x 28  00000400
sm   0 warp 0 0x80000028 0x03c30333 x  6  00000000
sm   0 warp 0 0x8000002c 0x00730133 x  2  70000000
sm   0 warp 0 0x80000030 0x00000213 x  4  00000000
sm   0 warp 0 0x80000034 0x00003517 x 10  80003034
sm   0 warp 0 0x80000038 0xfd450513 x 10  80003008
sm   0 warp 0 0x8000003c 0x00003617 x 12  8000303c
sm   0 warp 0 0x80000040 0xfcc60613 x 12  80003008
sm   0 warp 0 0x80000044 0x00c50863 Jump? 1  80000054
sm   0 warp 0 0x80000054 0x803022f3 x  5  9005c000
sm   0 warp 0 0x80000058 0x0002a303 lsu.r x   6 op 0 @ 9005c000+00000000
sm   0 warp 0 0x8000005c 0x0042a503 lsu.r x  10 op 0 @ 9005c000+00000004
[L1C] #      0 SM 0 CACHE 1 ADDR 9005c000
sm   0 warp 0 0x80000060 0x0302a383 lsu.r x   7 op 0 @ 9005c000+00000030
sm   0 warp 0 0x80000068 0x00003e97 x 29  80003068
sm   0 warp 0 0x8000006c 0xf98e8e93 x 29  80003000
sm   0 warp 0 0x80000070 0x00003f17 x 30  80003070
sm   0 warp 0 0x80000074 0xf94f0f13 x 30  80003004
sm   0 warp 0 0x80000058 0x0002a303 x  6  800000a8
sm   0 warp 0 0x80000064 0x0342ae03 lsu.r x  28 op 0 @ 9005c000+00000034
sm   0 warp 0 0x8000005c 0x0042a503 x 10  9004b000
sm   0 warp 0 0x80000060 0x0302a383 x  7  00000000
sm   0 warp 0 0x80000064 0x0342ae03 x 28  00000000
sm   0 warp 0 0x80000078 0x007ea023 lsu.w x   7 op 0 00000000 @ 80003000+00000000
sm   0 warp 0 0x8000007c 0x01cf2023 lsu.w x  28 op 0 00000000 @ 80003004+00000000
[L1C] #      0 SM 0 CACHE 1 ADDR 80003000
sm   0 warp 0 0x80000080 0x00000f97 x 31  80000080
sm   0 warp 0 0x80000078 0x007ea023 lsu.w finish
[L1C] #      0 SM 0 CACHE 1 ADDR 80003000
sm   0 warp 0 0x8000007c 0x01cf2023 lsu.w finish
sm   0 warp 0 0x80000084 0x018f8f93 x 31  80000098
sm   0 warp 0 0x80000088 0x305f9073 x  0  00000000
sm   0 warp 0 0x8000008c 0x000300e7 x  1  80000090
sm   0 warp 0 0x8000008c 0x000300e7 Jump? 1  800000a8
sm   0 warp 0 0x800000a8 0x01010113 x  2  70000010
sm   0 warp 0 0x800000ac 0x00112023 lsu.w x   1 op 0 80000090 @ 70000010+00000000
sm   0 warp 0 0x800000b0 0x00c52283 lsu.r x   5 op 0 @ 9004b000+0000000c
sm   0 warp 0 0x800000ac 0x00112023 lsu.w finish
[L1C] #      0 SM 0 CACHE 1 ADDR 9004b000
sm   0 warp 0 0x800000b0 0x00c52283 x  5  00000004
sm   0 warp 0 0x800000b4 0xfe512a23 lsu.w x   5 op 3 00000004 @ 70000010+fffffff4
sm   0 warp 0 0x800000b4 0xfe512a23 lsu.w finish
sm   0 warp 0 0x800000b8 0xfea12e23 lsu.w x  10 op 3 9004b000 @ 70000010+fffffffc
sm   0 warp 0 0x800000bc 0x01052283 lsu.r x   5 op 0 @ 9004b000+00000010
sm   0 warp 0 0x800000b8 0xfea12e23 lsu.w finish
sm   0 warp 0 0x800000bc 0x01052283 x  5  00000002
sm   0 warp 0 0x800000c0 0xfe512c23 lsu.w x   5 op 3 00000002 @ 70000010+fffffff8
sm   0 warp 0 0x800000c4 0x5e004057 v  0 11111111111111111111111111111111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
sm   0 warp 0 0x800000c0 0xfe512c23 lsu.w finish
sm   0 warp 0 0x800000c8 0x1d8000ef x  1  800000cc
sm   0 warp 0 0x800000c8 0x1d8000ef Jump? 1  800002a0
sm   0 warp 0 0x800002a0 0x00410113 x  2  70000014
sm   0 warp 0 0x800002a4 0x00112023 lsu.w x   1 op 0 800000cc @ 70000014+00000000
sm   0 warp 0 0x800002a8 0x00200293 x  5  00000002
sm   0 warp 0 0x800002a4 0x00112023 lsu.w finish
sm   0 warp 0 0x800002ac 0x5e02c0d7 v  1 11111111111111111111111111111111 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 
sm   0 warp 0 0x800002b0 0x00000317 x  6  800002b0
sm 0 warp 0 0x800002b4 0x04c3305b  setrpc 0x800002fc 
sm   0 warp 0 0x800002b4 0x04c3305b x  0  800002fc
sm   0 warp 0 0x800002b8 0x0200885b vbranch     current mask and npc:   11111111111111111111111111111111 0x800002bc, take_if=1
sm   0 warp 0 0x800002bc 0x00100293 x  5  00000001
sm   0 warp 0 0x800002c0 0x5e02c0d7 v  1 11111111111111111111111111111111 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 
sm   0 warp 0 0x800002c4 0x00000317 x  6  800002c4
sm 0 warp 0 0x800002c8 0x0383305b  setrpc 0x800002fc 
sm   0 warp 0 0x800002c8 0x0383305b x  0  800002fc
sm   0 warp 0 0x800002cc 0x0200825b vbranch     current mask and npc:   11111111111111111111111111111111 0x800002d0, take_if=1
sm   0 warp 0 0x800002d0 0x5e0040d7 v  1 11111111111111111111111111111111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
sm   0 warp 0 0x800002d4 0x00000317 x  6  800002d4
sm 0 warp 0 0x800002d8 0x0283305b  setrpc 0x800002fc 
sm   0 warp 0 0x800002d8 0x0283305b x  0  800002fc
sm   0 warp 0 0x800002dc 0x00009e5b vbranch     current mask and npc:   11111111111111111111111111111111 0x800002e0, take_if=1
sm   0 warp 0 0x800002e0 0x160000ef x  1  800002e4
sm   0 warp 0 0x800002e0 0x160000ef Jump? 1  80000440
sm   0 warp 0 0x80000440 0x00410113 x  2  70000018
sm   0 warp 0 0x80000444 0x00112023 lsu.w x   1 op 0 800002e4 @ 70000018+00000000
sm   0 warp 0 0x80000448 0xf71ff0ef x  1  8000044c
sm   0 warp 0 0x80000448 0xf71ff0ef Jump? 1  800003b8
sm   0 warp 0 0x80000444 0x00112023 lsu.w finish
sm   0 warp 0 0x800003b8 0x80302573 x 10  9005c000
sm   0 warp 0 0x800003bc 0x00852283 lsu.r x   5 op 0 @ 9005c000+00000008
sm   0 warp 0 0x800003c0 0x80002373 x  6  00000000
sm   0 warp 0 0x800003bc 0x00852283 x  5  00000001
sm   0 warp 0 0x800003c4 0x5208a157 v  2 11111111111111111111111111111111 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x800003c8 0x02234057 v  0 11111111111111111111111111111111 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x800003cc 0x00100393 x  7  00000001
sm   0 warp 0 0x800003d0 0x00728663 Jump? 1  800003dc
sm   0 warp 0 0x800003dc 0x00008067 x  0  800003e0
sm   0 warp 0 0x800003dc 0x00008067 Jump? 1  8000044c
sm   0 warp 0 0x8000044c 0x80302573 x 10  9005c000
sm   0 warp 0 0x80000450 0x80802373 x  6  00000000
sm   0 warp 0 0x80000454 0x01852e03 lsu.r x  28 op 0 @ 9005c000+00000018
sm   0 warp 0 0x80000454 0x01852e03 x 28  00000004
sm   0 warp 0 0x80000458 0x03c30fb3 x 31  00000000
sm   0 warp 0 0x8000045c 0x020fc057 v  0 11111111111111111111111111111111 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x80000460 0x00012083 lsu.r x   1 op 0 @ 70000018+00000000
sm   0 warp 0 0x80000464 0xffc10113 x  2  70000014
sm   0 warp 0 0x80000460 0x00012083 x  1  800002e4
sm   0 warp 0 0x80000468 0x00008067 x  0  8000046c
sm   0 warp 0 0x80000468 0x00008067 Jump? 1  800002e4
sm   0 warp 0 0x800002e4 0x0180006f x  0  800002e8
sm   0 warp 0 0x800002e4 0x0180006f Jump? 1  800002fc
sm   0 warp 0 0x800002fc 0x0000205b join    mask and npc:    10100101000111110000111001001010 0x0b340b16 pop stack ? 0
sm   0 warp 0 0x800002fc 0x0000205b Jump? 0  00000000
sm   0 warp 0 0x80000300 0x00012083 lsu.r x   1 op 0 @ 70000014+00000000
sm   0 warp 0 0x80000304 0xffc10113 x  2  70000010
sm   0 warp 0 0x80000300 0x00012083 x  1  800000cc
sm   0 warp 0 0x80000308 0x00008067 x  0  8000030c
sm   0 warp 0 0x80000308 0x00008067 Jump? 1  800000cc
sm   0 warp 0 0x800000cc 0xff812403 lsu.r x   8 op 3 @ 70000010+fffffff8
sm   0 warp 0 0x800000d0 0xff412383 lsu.r x   7 op 3 @ 70000010+fffffff4
sm   0 warp 0 0x800000cc 0xff812403 x  8  00000002
sm   0 warp 0 0x800000d0 0xff412383 x  7  00000004
sm   0 warp 0 0x800000d4 0xfff44293 x  5  fffffffd
sm   0 warp 0 0x800000d8 0x007282b3 x  5  00000001
sm   0 warp 0 0x800000dc 0x5e02c0d7 v  1 11111111111111111111111111111111 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 
sm   0 warp 0 0x800000e0 0x00000317 x  6  800000e0
sm 0 warp 0 0x800000e4 0x0643305b  setrpc 0x80000144 
sm   0 warp 0 0x800000e4 0x0643305b x  0  80000144
sm   0 warp 0 0x800000e8 0x0400de5b vbranch     current mask and npc:   00000000000000000000000000000001 0x800000ec, take_if=1
sm   0 warp 0 0x800000ec 0xffc12303 lsu.r x   6 op 3 @ 70000010+fffffffc
sm   0 warp 0 0x800000ec 0xffc12303 x  6  9004b000
sm   0 warp 0 0x800000f0 0x00432283 lsu.r x   5 op 0 @ 9004b000+00000004
sm   0 warp 0 0x800000f4 0x00032303 lsu.r x   6 op 0 @ 9004b000+00000000
sm   0 warp 0 0x800000f0 0x00432283 x  5  90000000
sm   0 warp 0 0x800000f8 0x02044057 v  0 00000000000000000000000000000001 00000021 00000020 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 
sm   0 warp 0 0x800000f4 0x00032303 x  6  90002000
sm   0 warp 0 0x800000fc 0x0200b057 v  0 00000000000000000000000000000001 00000020 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 00000003 
sm   0 warp 0 0x80000100 0x9603e057 v  0 00000000000000000000000000000001 0000007c 00000078 00000074 00000070 0000006c 00000068 00000064 00000060 0000005c 00000058 00000054 00000050 0000004c 00000048 00000044 00000040 0000003c 00000038 00000034 00000030 0000002c 00000028 00000024 00000020 0000001c 00000018 00000014 00000010 0000000c 00000008 00000004 0000000c 
sm   0 warp 0 0x80000104 0x96013057 v  0 00000000000000000000000000000001 0000007c 00000078 00000074 00000070 0000006c 00000068 00000064 00000060 0000005c 00000058 00000054 00000050 0000004c 00000048 00000044 00000040 0000003c 00000038 00000034 00000030 0000002c 00000028 00000024 00000020 0000001c 00000018 00000014 00000010 0000000c 00000008 00000004 00000030 
sm   0 warp 0 0x80000108 0x0202c0d7 v  1 00000000000000000000000000000001 9000001f 9000001e 9000001d 9000001c 9000001b 9000001a 90000019 90000018 90000017 90000016 90000015 90000014 90000013 90000012 90000011 90000010 9000000f 9000000e 9000000d 9000000c 9000000b 9000000a 90000009 90000008 90000007 90000006 90000005 90000004 90000003 90000002 90000001 90000030 
sm   0 warp 0 0x8000010c 0x027403b3 x  7  00000008
sm   0 warp 0 0x80000110 0x00241413 x  8  00000008
sm   0 warp 0 0x80000114 0x021440d7 v  1 00000000000000000000000000000001 00000009 00000009 00000009 00000009 00000009 00000009 00000009 00000009 00000009 00000009 00000009 00000009 00000009 00000009 00000009 00000009 00000009 00000009 00000009 00000009 00000009 00000009 00000009 00000009 00000009 00000009 00000009 00000009 00000009 00000009 00000009 90000038 
sm   0 warp 0 0x80000118 0x0000a0fb lsu.r v  1 op 3 @ 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 90000038
sm   0 warp 0 0x8000011c 0x00239393 x  7  00000020
[L1C] #      0 SM 0 CACHE 1 ADDR 90000000
sm   0 warp 0 0x80000120 0x007282b3 x  5  90000020
sm   0 warp 0 0x80000124 0x008282b3 x  5  90000028
sm   0 warp 0 0x80000128 0x0002a283 lsu.r x   5 op 0 @ 90000028+00000000
sm   0 warp 0 0x8000012c 0x5e044157 v  2 00000000000000000000000000000001 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 
sm   0 warp 0 0x80000118 0x0000a0fb v  1 00000000000000000000000000000001 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 3e54ad4b 
sm   0 warp 0 0x80000128 0x0002a283 x  5  bf40fc10
sm   0 warp 0 0x80000130 0x5e02c1d7 v  3 00000000000000000000000000000001 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 bf40fc10 
sm   0 warp 0 0x80000138 0x02034057 v  0 00000000000000000000000000000001 9000201f 9000201e 9000201d 9000201c 9000201b 9000201a 90002019 90002018 90002017 90002016 90002015 90002014 90002013 90002012 90002011 90002010 9000200f 9000200e 9000200d 9000200c 9000200b 9000200a 90002009 90002008 90002007 90002006 90002005 90002004 90002003 90002002 90002001 90002030 
sm   0 warp 0 0x8000013c 0x02010057 v  0 00000000000000000000000000000001 0000003e 0000003c 0000003a 00000038 00000036 00000034 00000032 00000030 0000002e 0000002c 0000002a 00000028 00000026 00000024 00000022 00000020 0000001e 0000001c 0000001a 00000018 00000016 00000014 00000012 00000010 0000000e 0000000c 0000000a 00000008 00000006 00000004 00000002 90002038 
sm   0 warp 0 0x80000134 0x821190d7 v  1 00000000000000000000000000000001 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 3f800000 3f800000 3f800000 3f800000 3f800000 3f800000 3f800000 be8d0fac 
sm   0 warp 0 0x80000140 0x0010607b lsu.w v  1 op 3 mask 00000000000000000000000000000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 be8d0fac @ 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 00000001 90002038
sm   0 warp 0 0x80000144 0x0000205b join    mask and npc:    11111111111111111111111111111110 0x80000144 pop stack ? 1
sm   0 warp 0 0x80000144 0x0000205b Jump? 1  80000144
[L1C] #      0 SM 0 CACHE 1 ADDR 90002000
sm   0 warp 0 0x80000140 0x0010607b lsu.w finish
sm   0 warp 0 0x80000144 0x0000205b join    mask and npc:    11111111111111111111111111111111 0x80000144 pop stack ? 1
sm   0 warp 0 0x80000144 0x0000205b Jump? 1  80000144
sm   0 warp 0 0x80000144 0x0000205b join    mask and npc:    10100101000111110000111001001010 0x0b340b16 pop stack ? 0
sm   0 warp 0 0x80000144 0x0000205b Jump? 0  00000000
sm   0 warp 0 0x80000148 0x00012083 lsu.r x   1 op 0 @ 70000010+00000000
sm   0 warp 0 0x8000014c 0xff010113 x  2  70000000
sm   0 warp 0 0x80000148 0x00012083 x  1  80000090
sm   0 warp 0 0x80000150 0x00008067 x  0  80000154
sm   0 warp 0 0x80000150 0x00008067 Jump? 1  80000090
sm   0 warp 0 0x80000090 0x0000400b endprg
*********
metadata is                                                                                                 ./softdata/1w16t/Fan1_2.metadata:
data is                                                                                                     ./softdata/1w16t/Fan1_2.data:
exe finish!     time:            334945000 ns
*********

*********
Single kernel need :               723000 cycles
*********

============================================

[L1C] #      0 SM 0 CACHE 1 ADDR f420ff80
[L1C] #      0 SM 0 CACHE 1 ADDR f420ff80
============================================
*********
Begin test:
metadata is                                                                                                 ./softdata/1w16t/Fan2_2.metadata:
data is                                                                                                     ./softdata/1w16t/Fan2_2.data:
*********

*********
metadata is                                                                                                 ./softdata/1w16t/Fan2_2.metadata:
data is                                                                                                     ./softdata/1w16t/Fan2_2.data:
Config finish!  time:            405495000 ns
*********

sm   0 warp 0 0x80000000 0x00004197 x  3  80004000
sm   0 warp 0 0x80000004 0x80818193 x  3  80003808
sm   0 warp 0 0x80000008 0x02000e93 x 29  00000020
sm   0 warp 0 0x8000000c 0x0d0efed7 x 29  00000020
sm   0 warp 0 0x80000010 0x00002eb7 x 29  00002000
sm   0 warp 0 0x80000014 0x300eaef3 x 29  00001800
sm   0 warp 0 0x80000018 0x00000e93 x 29  00000000
sm   0 warp 0 0x8000001c 0x80502373 x  6  00000000
sm   0 warp 0 0x80000020 0x806023f3 x  7  70000000
sm   0 warp 0 0x80000024 0x40000e13 x 28  00000400
sm   0 warp 0 0x80000028 0x03c30333 x  6  00000000
sm   0 warp 0 0x8000002c 0x00730133 x  2  70000000
sm   0 warp 0 0x80000030 0x00000213 x  4  00000000
sm   0 warp 0 0x80000034 0x00003517 x 10  80003034
sm   0 warp 0 0x80000038 0xfd450513 x 10  80003008
sm   0 warp 0 0x8000003c 0x00003617 x 12  8000303c
sm   0 warp 0 0x80000040 0xfcc60613 x 12  80003008
sm   0 warp 0 0x80000044 0x00c50863 Jump? 1  80000054
sm   0 warp 0 0x80000054 0x803022f3 x  5  9006e000
sm   0 warp 0 0x80000058 0x0002a303 lsu.r x   6 op 0 @ 9006e000+00000000
sm   0 warp 0 0x8000005c 0x0042a503 lsu.r x  10 op 0 @ 9006e000+00000004
[L1C] #      0 SM 0 CACHE 1 ADDR 9006e000
sm   0 warp 0 0x80000060 0x0302a383 lsu.r x   7 op 0 @ 9006e000+00000030
sm   0 warp 0 0x80000068 0x00003e97 x 29  80003068
sm   0 warp 0 0x8000006c 0xf98e8e93 x 29  80003000
sm   0 warp 0 0x80000070 0x00003f17 x 30  80003070
sm   0 warp 0 0x80000074 0xf94f0f13 x 30  80003004
sm   0 warp 0 0x80000058 0x0002a303 x  6  80000154
sm   0 warp 0 0x80000064 0x0342ae03 lsu.r x  28 op 0 @ 9006e000+00000034
sm   0 warp 0 0x8000005c 0x0042a503 x 10  9005d000
sm   0 warp 0 0x80000060 0x0302a383 x  7  00000000
sm   0 warp 0 0x80000064 0x0342ae03 x 28  00000000
sm   0 warp 0 0x80000078 0x007ea023 lsu.w x   7 op 0 00000000 @ 80003000+00000000
sm   0 warp 0 0x8000007c 0x01cf2023 lsu.w x  28 op 0 00000000 @ 80003004+00000000
[L1C] #      0 SM 0 CACHE 1 ADDR 80003000
sm   0 warp 0 0x80000080 0x00000f97 x 31  80000080
sm   0 warp 0 0x80000078 0x007ea023 lsu.w finish
[L1C] #      0 SM 0 CACHE 1 ADDR 80003000
sm   0 warp 0 0x8000007c 0x01cf2023 lsu.w finish
sm   0 warp 0 0x80000084 0x018f8f93 x 31  80000098
sm   0 warp 0 0x80000088 0x305f9073 x  0  00000000
sm   0 warp 0 0x8000008c 0x000300e7 x  1  80000090
sm   0 warp 0 0x8000008c 0x000300e7 Jump? 1  80000154
sm   0 warp 0 0x80000154 0x01010113 x  2  70000010
sm   0 warp 0 0x80000158 0x00420213 x  4  00000004
sm   0 warp 0 0x80000160 0x5e024057 v 32 11111111111111111111111111111111 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 
sm   0 warp 0 0x80000164 0x00112023 lsu.w x   1 op 0 80000090 @ 70000010+00000000
sm   0 warp 0 0x80000168 0x00c52283 lsu.r x   5 op 0 @ 9005d000+0000000c
sm   0 warp 0 0x80000164 0x00112023 lsu.w finish
[L1C] #      0 SM 0 CACHE 1 ADDR 9005d000
sm   0 warp 0 0x80000168 0x00c52283 x  5  00000004
sm   0 warp 0 0x8000016c 0xfe512a23 lsu.w x   5 op 3 00000004 @ 70000010+fffffff4
sm   0 warp 0 0x8000016c 0xfe512a23 lsu.w finish
sm   0 warp 0 0x80000170 0xfea12e23 lsu.w x  10 op 3 9005d000 @ 70000010+fffffffc
sm   0 warp 0 0x80000174 0x01052283 lsu.r x   5 op 0 @ 9005d000+00000010
sm   0 warp 0 0x80000170 0xfea12e23 lsu.w finish
sm   0 warp 0 0x80000174 0x01052283 x  5  00000002
sm   0 warp 0 0x80000178 0xfe512c23 lsu.w x   5 op 3 00000002 @ 70000010+fffffff8
sm   0 warp 0 0x8000017c 0x5e004057 v  0 11111111111111111111111111111111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
sm   0 warp 0 0x80000178 0xfe512c23 lsu.w finish
sm   0 warp 0 0x80000180 0x120000ef x  1  80000184
sm   0 warp 0 0x80000180 0x120000ef Jump? 1  800002a0
sm   0 warp 0 0x800002a0 0x00410113 x  2  70000014
sm   0 warp 0 0x800002a4 0x00112023 lsu.w x   1 op 0 80000184 @ 70000014+00000000
sm   0 warp 0 0x800002a8 0x00200293 x  5  00000002
sm   0 warp 0 0x800002a4 0x00112023 lsu.w finish
sm   0 warp 0 0x800002ac 0x5e02c0d7 v  1 11111111111111111111111111111111 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 
sm   0 warp 0 0x800002b0 0x00000317 x  6  800002b0
sm 0 warp 0 0x800002b4 0x04c3305b  setrpc 0x800002fc 
sm   0 warp 0 0x800002b4 0x04c3305b x  0  800002fc
sm   0 warp 0 0x800002b8 0x0200885b vbranch     current mask and npc:   11111111111111111111111111111111 0x800002bc, take_if=1
sm   0 warp 0 0x800002bc 0x00100293 x  5  00000001
sm   0 warp 0 0x800002c0 0x5e02c0d7 v  1 11111111111111111111111111111111 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 
sm   0 warp 0 0x800002c4 0x00000317 x  6  800002c4
sm 0 warp 0 0x800002c8 0x0383305b  setrpc 0x800002fc 
sm   0 warp 0 0x800002c8 0x0383305b x  0  800002fc
sm   0 warp 0 0x800002cc 0x0200825b vbranch     current mask and npc:   11111111111111111111111111111111 0x800002d0, take_if=1
sm   0 warp 0 0x800002d0 0x5e0040d7 v  1 11111111111111111111111111111111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
sm   0 warp 0 0x800002d4 0x00000317 x  6  800002d4
sm 0 warp 0 0x800002d8 0x0283305b  setrpc 0x800002fc 
sm   0 warp 0 0x800002d8 0x0283305b x  0  800002fc
sm   0 warp 0 0x800002dc 0x00009e5b vbranch     current mask and npc:   11111111111111111111111111111111 0x800002e0, take_if=1
sm   0 warp 0 0x800002e0 0x160000ef x  1  800002e4
sm   0 warp 0 0x800002e0 0x160000ef Jump? 1  80000440
sm   0 warp 0 0x80000440 0x00410113 x  2  70000018
sm   0 warp 0 0x80000444 0x00112023 lsu.w x   1 op 0 800002e4 @ 70000018+00000000
sm   0 warp 0 0x80000448 0xf71ff0ef x  1  8000044c
sm   0 warp 0 0x80000448 0xf71ff0ef Jump? 1  800003b8
sm   0 warp 0 0x80000444 0x00112023 lsu.w finish
sm   0 warp 0 0x800003b8 0x80302573 x 10  9006e000
sm   0 warp 0 0x800003bc 0x00852283 lsu.r x   5 op 0 @ 9006e000+00000008
sm   0 warp 0 0x800003c0 0x80002373 x  6  00000000
sm   0 warp 0 0x800003bc 0x00852283 x  5  00000002
sm   0 warp 0 0x800003c4 0x5208a157 v  2 11111111111111111111111111111111 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x800003c8 0x02234057 v  0 11111111111111111111111111111111 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x800003cc 0x00100393 x  7  00000001
sm   0 warp 0 0x800003d0 0x00728663 Jump? 0  800003dc
sm   0 warp 0 0x800003d4 0x01852e03 lsu.r x  28 op 0 @ 9006e000+00000018
sm   0 warp 0 0x800003d4 0x01852e03 x 28  00000004
sm   0 warp 0 0x800003dc 0x00008067 x  0  800003e0
sm   0 warp 0 0x800003dc 0x00008067 Jump? 1  8000044c
sm   0 warp 0 0x8000044c 0x80302573 x 10  9006e000
sm   0 warp 0 0x80000450 0x80802373 x  6  00000000
sm   0 warp 0 0x80000454 0x01852e03 lsu.r x  28 op 0 @ 9006e000+00000018
sm   0 warp 0 0x800003d8 0x8a0e6057 v  0 11111111111111111111111111111111 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x80000454 0x01852e03 x 28  00000004
sm   0 warp 0 0x80000458 0x03c30fb3 x 31  00000000
sm   0 warp 0 0x8000045c 0x020fc057 v  0 11111111111111111111111111111111 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x80000460 0x00012083 lsu.r x   1 op 0 @ 70000018+00000000
sm   0 warp 0 0x80000464 0xffc10113 x  2  70000014
sm   0 warp 0 0x80000460 0x00012083 x  1  800002e4
sm   0 warp 0 0x80000468 0x00008067 x  0  8000046c
sm   0 warp 0 0x80000468 0x00008067 Jump? 1  800002e4
sm   0 warp 0 0x800002e4 0x0180006f x  0  800002e8
sm   0 warp 0 0x800002e4 0x0180006f Jump? 1  800002fc
sm   0 warp 0 0x800002fc 0x0000205b join    mask and npc:    10100101000111110000111001001010 0x0b340b16 pop stack ? 0
sm   0 warp 0 0x800002fc 0x0000205b Jump? 0  00000000
sm   0 warp 0 0x80000300 0x00012083 lsu.r x   1 op 0 @ 70000014+00000000
sm   0 warp 0 0x80000304 0xffc10113 x  2  70000010
sm   0 warp 0 0x80000300 0x00012083 x  1  80000184
sm   0 warp 0 0x80000308 0x00008067 x  0  8000030c
sm   0 warp 0 0x80000308 0x00008067 Jump? 1  80000184
sm   0 warp 0 0x80000188 0x020040d7 v 33 11111111111111111111111111111111 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x8000018c 0x00100293 x  5  00000001
sm   0 warp 0 0x80000190 0x5e02c057 v  0 11111111111111111111111111111111 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 
sm   0 warp 0 0x80000194 0x10c000ef x  1  80000198
sm   0 warp 0 0x80000194 0x10c000ef Jump? 1  800002a0
sm   0 warp 0 0x800002a0 0x00410113 x  2  70000014
sm   0 warp 0 0x800002a4 0x00112023 lsu.w x   1 op 0 80000198 @ 70000014+00000000
sm   0 warp 0 0x800002a8 0x00200293 x  5  00000002
sm   0 warp 0 0x800002a4 0x00112023 lsu.w finish
sm   0 warp 0 0x800002ac 0x5e02c0d7 v  1 11111111111111111111111111111111 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 
sm   0 warp 0 0x800002b0 0x00000317 x  6  800002b0
sm 0 warp 0 0x800002b4 0x04c3305b  setrpc 0x800002fc 
sm   0 warp 0 0x800002b4 0x04c3305b x  0  800002fc
sm   0 warp 0 0x800002b8 0x0200885b vbranch     current mask and npc:   11111111111111111111111111111111 0x800002bc, take_if=1
sm   0 warp 0 0x800002bc 0x00100293 x  5  00000001
sm   0 warp 0 0x800002c0 0x5e02c0d7 v  1 11111111111111111111111111111111 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 
sm   0 warp 0 0x800002c4 0x00000317 x  6  800002c4
sm 0 warp 0 0x800002c8 0x0383305b  setrpc 0x800002fc 
sm   0 warp 0 0x800002c8 0x0383305b x  0  800002fc
sm   0 warp 0 0x800002cc 0x0200825b Jump? 1  800002f0
sm   0 warp 0 0x800002f0 0x17c000ef x  1  800002f4
sm   0 warp 0 0x800002f0 0x17c000ef Jump? 1  8000046c
sm   0 warp 0 0x8000046c 0x00410113 x  2  70000018
sm   0 warp 0 0x80000470 0x00112023 lsu.w x   1 op 0 800002f4 @ 70000018+00000000
sm   0 warp 0 0x80000474 0xf6dff0ef x  1  80000478
sm   0 warp 0 0x80000474 0xf6dff0ef Jump? 1  800003e0
sm   0 warp 0 0x80000470 0x00112023 lsu.w finish
sm   0 warp 0 0x800003e0 0x80302573 x 10  9006e000
sm   0 warp 0 0x800003e4 0x00852283 lsu.r x   5 op 0 @ 9006e000+00000008
sm   0 warp 0 0x800003e8 0x80002373 x  6  00000000
sm   0 warp 0 0x800003e4 0x00852283 x  5  00000002
sm   0 warp 0 0x800003ec 0x5208a157 v  2 11111111111111111111111111111111 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x800003f0 0x02234057 v  0 11111111111111111111111111111111 0000001f 0000001e 0000001d 0000001c 0000001b 0000001a 00000019 00000018 00000017 00000016 00000015 00000014 00000013 00000012 00000011 00000010 0000000f 0000000e 0000000d 0000000c 0000000b 0000000a 00000009 00000008 00000007 00000006 00000005 00000004 00000003 00000002 00000001 00000000 
sm   0 warp 0 0x800003f4 0x01852e03 lsu.r x  28 op 0 @ 9006e000+00000018
sm   0 warp 0 0x800003f8 0x00300393 x  7  00000003
sm   0 warp 0 0x800003f4 0x01852e03 x 28  00000004
sm   0 warp 0 0x800003fc 0x00728663 Jump? 0  80000408
sm   0 warp 0 0x80000404 0x00008067 x  0  80000408
sm   0 warp 0 0x80000404 0x00008067 Jump? 1  80000478
sm   0 warp 0 0x80000478 0x80902373 x  6  00000000
sm   0 warp 0 0x8000047c 0x01c52383 lsu.r x   7 op 0 @ 9006e000+0000001c
sm   0 warp 0 0x8000047c 0x01c52383 x  7  00000004
sm   0 warp 0 0x80000400 0x820e6057 v  0 11111111111111111111111111111111 00000007 00000007 00000007 00000007 00000006 00000006 00000006 00000006 00000005 00000005 00000005 00000005 00000004 00000004 00000004 00000004 00000003 00000003 00000003 00000003 00000002 00000002 00000002 00000002 00000001 00000001 00000001 00000001 00000000 00000000 00000000 00000000 
sm   0 warp 0 0x80000480 0x02730e33 x 28  00000000
sm   0 warp 0 0x80000484 0x020e4057 v  0 11111111111111111111111111111111 00000007 00000007 00000007 00000007 00000006 00000006 00000006 00000006 00000005 00000005 00000005 00000005 00000004 00000004 00000004 00000004 00000003 00000003 00000003 00000003 00000002 00000002 00000002 00000002 00000001 00000001 00000001 00000001 00000000 00000000 00000000 00000000 
sm   0 warp 0 0x80000488 0x00012083 lsu.r x   1 op 0 @ 70000018+00000000
sm   0 warp 0 0x8000048c 0xffc10113 x  2  70000014
sm   0 warp 0 0x80000488 0x00012083 x  1  800002f4
sm   0 warp 0 0x80000490 0x00008067 x  0  80000494
sm   0 warp 0 0x80000490 0x00008067 Jump? 1  800002f4
sm   0 warp 0 0x800002f4 0x0080006f x  0  800002f8
sm   0 warp 0 0x800002f4 0x0080006f Jump? 1  800002fc
sm   0 warp 0 0x800002fc 0x0000205b join    mask and npc:    10100101000111110000111001001010 0x0b340b16 pop stack ? 0
sm   0 warp 0 0x800002fc 0x0000205b Jump? 0  00000000
sm   0 warp 0 0x80000300 0x00012083 lsu.r x   1 op 0 @ 70000014+00000000
sm   0 warp 0 0x80000304 0xffc10113 x  2  70000010
sm   0 warp 0 0x80000300 0x00012083 x  1  80000198
sm   0 warp 0 0x80000308 0x00008067 x  0  8000030c
sm   0 warp 0 0x80000308 0x00008067 Jump? 1  80000198
sm   0 warp 0 0x80000198 0xff412383 lsu.r x   7 op 3 @ 70000010+fffffff4
sm   0 warp 0 0x8000019c 0xff812483 lsu.r x   9 op 3 @ 70000010+fffffff8
sm   0 warp 0 0x80000198 0xff412383 x  7  00000004
sm   0 warp 0 0x800001a0 0x5e0040d7 v  1 11111111111111111111111111111111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
sm   0 warp 0 0x8000019c 0xff812483 x  9  00000002
sm   0 warp 0 0x800001a4 0xfff4c293 x  5  fffffffd
sm   0 warp 0 0x800001a8 0x007282b3 x  5  00000001
sm   0 warp 0 0x800001b0 0x6e12c157 v  2 11111111111111111111111111111111 00000000 00000000 00000000 00000001 00000000 00000000 00000000 00000001 00000000 00000000 00000000 00000001 00000000 00000000 00000000 00000001 00000000 00000000 00000000 00000001 00000000 00000000 00000000 00000001 00000000 00000000 00000000 00000001 00000000 00000000 00000000 00000001 
sm   0 warp 0 0x800001b4 0x409382b3 x  5  00000002
sm   0 warp 0 0x800001b8 0x6e02c1d7 v  3 11111111111111111111111111111111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 
sm   0 warp 0 0x800001bc 0x26218157 v  2 11111111111111111111111111111111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000001 00000000 00000000 00000000 00000001 
sm   0 warp 0 0x800001c0 0x00000317 x  6  800001c0
sm 0 warp 0 0x800001c4 0x0cc3305b  setrpc 0x8000028c 
sm   0 warp 0 0x800001c4 0x0cc3305b x  0  8000028c
sm   0 warp 0 0x800001c8 0x0c20825b vbranch     current mask and npc:   00000000000000000000000000010001 0x800001cc, take_if=1
sm   0 warp 0 0x800001cc 0x5e0041d7 v  3 00000000000000000000000000010001 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
sm   0 warp 0 0x800001d0 0xffc12283 lsu.r x   5 op 3 @ 70000010+fffffffc
sm   0 warp 0 0x800001d0 0xffc12283 x  5  9005d000
sm   0 warp 0 0x800001d4 0x0042a303 lsu.r x   6 op 0 @ 9005d000+00000004
sm   0 warp 0 0x800001d8 0x0002a283 lsu.r x   5 op 0 @ 9005d000+00000000
sm   0 warp 0 0x800001d4 0x0042a303 x  6  90000000
sm   0 warp 0 0x800001dc 0x5e04c157 v  2 00000000000000000000000000010001 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 00000002 
sm   0 warp 0 0x800001d8 0x0002a283 x  5  90002000
sm   0 warp 0 0x800001e4 0x0214c0d7 v  1 00000000000000000000000000010001 00000005 00000004 00000003 00000002 00000005 00000004 00000003 00000002 00000005 00000004 00000003 00000002 00000005 00000004 00000003 00000002 00000005 00000004 00000003 00000002 00000005 00000004 00000003 00000002 00000005 00000004 00000003 00000002 00000005 00000004 00000003 00000002 
sm   0 warp 0 0x800001e8 0x0210b0d7 v  1 00000000000000000000000000010001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000003 00000001 00000001 00000001 00000003 
sm   0 warp 0 0x800001ec 0x5e03c257 v  4 00000000000000000000000000010001 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 00000004 
sm   0 warp 0 0x800001f0 0x021042d7 v  5 00000000000000000000000000010001 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000003 00000000 00000000 00000000 00000003 
sm   0 warp 0 0x800001f4 0xa623e2d7 v  5 00000000000000000000000000010001 8c9c2d18 feaaf3fc 31330860 588e18b0 6e3ee0dc 4c5e8098 70e268e0 6caf82d8 947c3928 2cd02c58 67e55ecc c0839f80 678bc6cc 0805be10 8908e710 777b9eec 23d40a44 fd999998 fe000000 fc333330 207a9e40 f9333334 fd42f42c fe483484 d4f413a8 f7333334 f952b52c 0000000e 2d93f258 00000000 c313b140 0000000e 
sm   0 warp 0 0x800001f8 0x965132d7 v  5 00000000000000000000000000010001 8c9c2d18 feaaf3fc 31330860 588e18b0 6e3ee0dc 4c5e8098 70e268e0 6caf82d8 947c3928 2cd02c58 67e55ecc c0839f80 678bc6cc 0805be10 8908e710 777b9eec 23d40a44 fd999998 fe000000 fc333330 207a9e40 f9333334 fd42f42c fe483484 d4f413a8 f7333334 f952b52c 00000038 2d93f258 00000000 c313b140 00000038 
sm   0 warp 0 0x800001fc 0x0252c2d7 v  5 00000000000000000000000000010001 b3272b46 8faadcff 1c4ce218 2623a62c 2b8fd837 2317c026 2c38ba38 6b2c00b6 351f2e4a 9b342b16 e9f977b3 002107e0 e9e311b3 d2018f84 f24259c4 eddf07bb 58f52291 cf668666 4f802000 cf0ceccc d81ec790 ce4ceccd cf50dd0b 4f922d21 853d24ea 4dcceccd ce54cd4b 90002038 5b651c96 90002000 40c50c50 90002038 
sm   0 warp 0 0x80000200 0x0002a2fb lsu.r v  5 op 3 @ 23270b46 ffaabcff 8c4cc218 9623862c 9b8fb837 9317a026 9c389a38 db2be0b6 a51f0e4a 0b340b16 59f957b3 7020e7e0 59e2f1b3 42016f84 624239c4 5ddee7bb c8f50291 3f666666 bf800000 3f0ccccc 481ea790 3e4ccccd 3f50bd0b bf920d21 f53d04ea bdcccccd 3e54ad4b 90002038 cb64fc96 00000000 b0c4ec50 90002038
[L1C] #      0 SM 0 CACHE 1 ADDR 90002000
sm   0 warp 0 0x80000208 0x80000437 x  8  80000000
sm   0 warp 0 0x80000204 0x027483b3 x  7  00000008
sm   0 warp 0 0x8000020c 0x02010157 v  2 00000000000000000000000000010001 00000007 00000007 00000007 00000007 00000006 00000006 00000006 00000006 00000005 00000005 00000005 00000005 00000004 00000004 00000004 00000004 00000003 00000003 00000003 00000003 00000002 00000002 00000002 00000002 00000001 00000001 00000001 00000003 00000000 00000000 00000000 00000002 
sm   0 warp 0 0x80000210 0x0223c357 v  6 00000000000000000000000000010001 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 00000008 0000000b 00000008 00000008 00000008 0000000a 
sm   0 warp 0 0x80000214 0x96613357 v  6 00000000000000000000000000010001 db911db4 ad50fd58 8c9c2d18 feaaf3fc 31330860 588e18b0 6e3ee0dc 4c5e8098 70e268e0 6caf82d8 947c3928 2cd02c58 67e55ecc c0839f80 678bc6cc 0805be10 8908e710 fa666668 fa666668 fa666668 99b10930 fccccccc fc333330 fc333330 f5e8ede8 fc000000 f5333320 0000002c 7b7296f4 fc666668 fc999998 00000028 
sm   0 warp 0 0x80000218 0x02634357 v  6 00000000000000000000000000010001 c6e4476d bb543f56 b3270b46 8faabcff 1c4cc218 2623862c 2b8fb837 2317a026 2c389a38 6b2be0b6 351f0e4a 9b340b16 e9f957b3 0020e7e0 e9e2f1b3 d2016f84 f24239c4 ce99999a ce99999a ce99999a 366c424c cf333333 cf0ccccc cf0ccccc cd7a3b7a 4f000000 4d4cccc8 9000002c eedca5bd 4f19999a 4f266666 90000028 
sm   0 warp 0 0x8000021c 0x5e0343d7 v  7 00000000000000000000000000010001 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 90000000 
sm   0 warp 0 0x80000220 0x0003237b lsu.r v  6 op 3 @ 36e4476d 2b543f56 23270b46 ffaabcff 8c4cc218 9623862c 9b8fb837 9317a026 9c389a38 db2be0b6 a51f0e4a 0b340b16 59f957b3 7020e7e0 59e2f1b3 42016f84 624239c4 3e99999a 3e99999a 3e99999a a66c424c 3f333333 3f0ccccc 3f0ccccc 3d7a3b7a bf000000 bd4cccc8 9000002c 5edca5bd bf19999a bf266666 90000028
sm   0 warp 0 0x80000200 0x0002a2fb v  5 00000000000000000000000000010001 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 be8d0fac 00000000 00000000 00000000 be8d0fac 
sm   0 warp 0 0x80000224 0x02104457 v  8 00000000000000000000000000010001 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000003 00000000 00000000 00000000 00000003 
[L1C] #      0 SM 0 CACHE 1 ADDR 90000000
sm   0 warp 0 0x80000228 0xa6222457 v  8 00000000000000000000000000010001 ccc073d0 66f83a74 8f9d0dd3 e3ec34b0 a36d3370 c20e8c4a 4d736c8a 4de91e7e 6bbb707c 80d9dc00 821f8d60 fd173d50 fea860a4 71cb5b6a 9f8f4517 eb423e3c 3e529b44 70000384 300001e4 f00000c4 6a3ebdee e0000310 70000384 300001e4 e303d58d 500002a4 e0000310 0000000f 7b257371 c0000240 500002a4 0000000e 
sm   0 warp 0 0x8000022c 0x96813157 v  2 00000000000000000000000000010001 fc7d53f8 ef4215dc 8a854514 910add20 443ec488 fef5adfc 42b56284 3bb26e74 28a73e50 417d6480 41df3480 a8636750 720bc4e4 3df28a78 4eb1449c b8769d70 16d8762c 0000003c 0000002c 0000001c 87a0630c 00000038 0000003c 0000002c 222d9044 00000034 00000038 0000003c db911db4 00000030 00000034 00000038 
sm   0 warp 0 0x80000230 0x02710257 v  4 00000000000000000000000000010001 50fee1a1 d0f2aca1 36e4476d 2b543f56 23270b46 ffaabcff 8c4cc218 9623862c 9b8fb837 9317a026 9c389a38 db2be0b6 a51f0e4a 0b340b16 59f957b3 7020e7e0 59e2f1b3 3f666666 bf4ccccd 3f333333 c8f50291 3e4ccccd 3f666666 bf800000 481ea790 bdcccccd 3e4ccccd 9000003c f53d04ea 00000000 bdcccccd 90000038 
sm   0 warp 0 0x80000234 0x000223fb lsu.r v  7 op 3 @ 8c4cc218 9623862c 9b8fb837 9317a026 9c389a38 db2be0b6 a51f0e4a 0b340b16 59f957b3 7020e7e0 59e2f1b3 42016f84 624239c4 5ddee7bb c8f50291 04fc0109 a66c424c 9000003c 9000002c 9000001c 3d7a3b7a 90000038 9000003c 9000002c 5edca5bd 90000034 90000038 9000003c 4af5c595 90000030 90000034 90000038
sm   0 warp 0 0x80000238 0x2e5442d7 v  5 00000000000000000000000000010001 a3270b46 7faabcff 0c4cc218 1623862c 1b8fb837 1317a026 1c389a38 5b2be0b6 251f0e4a 8b340b16 d9f957b3 f020e7e0 d9e2f1b3 c2016f84 e24239c4 dddee7bb 48f50291 bf666666 3f800000 bf0ccccc c81ea790 be4ccccd bf50bd0b 3f920d21 753d04ea 3dcccccd be54ad4b 3e8d0fac 4b64fc96 80000000 30c4ec50 3e8d0fac 
sm   0 warp 0 0x80000220 0x0003237b v  6 00000000000000000000000000010001 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 bf920d21 00000000 00000000 00000000 bf40fc10 
sm   0 warp 0 0x80000234 0x000223fb v  7 00000000000000000000000000010001 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 3f50bd0b 00000000 00000000 00000000 3e54ad4b 
sm   0 warp 0 0x8000023c 0xa27312d7 v  5 00000000000000000000000000010001 50fee1a1 7fc00000 36e4476d 7fc00000 23270b46 ff800000 8c4cc218 2ecb9a23 9b8fb837 a6f1c2e3 bf9aeb63 db2be0b6 745d0ad6 72a2b5df 7cac2e5f 7020e7e0 ebb9e33b 3f95c28f bf8ccccd 3f5d70a4 c8f50291 3eae147b 3fac9a62 bfd05405 f338c2b7 bd4ccccd 3e422a89 3f0042df f53d04f0 00000000 bdcccccd 32036a80 
sm   0 warp 0 0x80000240 0x0052607b lsu.w v  5 op 3 mask 00000000000000000000000000010001 23270b46 ffaabcff 8c4cc218 9623862c 9b8fb837 9317a026 9c389a38 db2be0b6 a51f0e4a 0b340b16 59f957b3 7020e7e0 59e2f1b3 42016f84 624239c4 5ddee7bb c8f50291 3f666666 bf800000 3f0ccccc 481ea790 3e4ccccd 3f50bd0b bf920d21 f53d04ea bdcccccd 3e54ad4b 3f0042df cb64fc96 00000000 b0c4ec50 32036a80 @ 8c4cc218 9623862c 9b8fb837 9317a026 9c389a38 db2be0b6 a51f0e4a 0b340b16 59f957b3 7020e7e0 59e2f1b3 42016f84 624239c4 5ddee7bb c8f50291 04fc0109 a66c424c 9000003c 9000002c 9000001c 3d7a3b7a 90000038 9000003c 9000002c 5edca5bd 90000034 90000038 9000003c 4af5c595 90000030 90000034 90000038
sm   0 warp 0 0x80000244 0x00000317 x  6  80000244
sm 0 warp 0 0x80000248 0x0483305b  setrpc 0x8000028c 
sm   0 warp 0 0x80000240 0x0052607b lsu.w finish
sm   0 warp 0 0x80000248 0x0483305b x  0  8000028c
sm   0 warp 0 0x8000024c 0x0401905b Jump? 1  8000028c
sm   0 warp 0 0x8000028c 0x0000205b join    mask and npc:    00000000000000000000000000000001 0x80000250 pop stack ? 1
sm   0 warp 0 0x8000028c 0x0000205b Jump? 1  80000250
sm   0 warp 0 0x80000250 0xffc12303 lsu.r x   6 op 3 @ 70000010+fffffffc
sm   0 warp 0 0x80000250 0xffc12303 x  6  9005d000
sm   0 warp 0 0x80000254 0x00832303 lsu.r x   6 op 0 @ 9005d000+00000008
sm   0 warp 0 0x80000258 0x0222c057 v  0 00000000000000000000000000000001 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 90002000 9000203c 90002000 90002000 90002000 90002038 
sm   0 warp 0 0x80000254 0x00832303 x  6  90001000
sm   0 warp 0 0x8000025c 0x0000207b lsu.r v  0 op 3 @ 00000007 00000007 00000007 00000007 00000006 00000006 00000006 00000006 00000005 00000005 00000005 00000005 00000004 00000004 00000004 00000004 00000003 00000003 00000003 00000003 00000002 00000002 00000002 00000002 00000001 00000001 00000001 00000001 00000000 00000000 00000000 90002038
sm   0 warp 0 0x80000260 0x800002b7 x  5  80000000
sm   0 warp 0 0x8000025c 0x0000207b v  0 00000000000000000000000000000001 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 be8d0fac 
sm   0 warp 0 0x80000264 0x2e02c057 v  0 00000000000000000000000000000001 80000007 80000007 80000007 80000007 80000006 80000006 80000006 80000006 80000005 80000005 80000005 80000005 80000004 80000004 80000004 80000004 80000003 80000003 80000003 80000003 80000002 80000002 80000002 80000002 80000001 80000001 80000001 80000001 80000000 80000000 80000000 3e8d0fac 
sm   0 warp 0 0x80000268 0x00249293 x  5  00000008
sm   0 warp 0 0x8000026c 0x005302b3 x  5  90001008
sm   0 warp 0 0x80000270 0x0002a283 lsu.r x   5 op 0 @ 90001008+00000000
sm   0 warp 0 0x80000274 0x961130d7 v  1 00000000000000000000000000000001 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 0000000c 00000000 00000000 00000000 0000000c 
[L1C] #      0 SM 0 CACHE 1 ADDR 90001000
sm   0 warp 0 0x80000278 0x021340d7 v  1 00000000000000000000000000000001 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001000 90001003 90001000 90001000 90001000 9000100c 
sm   0 warp 0 0x8000027c 0x0000a17b lsu.r v  2 op 3 @ 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000003 00000000 00000000 00000000 9000100c
sm   0 warp 0 0x80000270 0x0002a283 x  5  3f5f3ec1
sm   0 warp 0 0x8000027c 0x0000a17b v  2 00000000000000000000000000000001 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 befb461a 
sm   0 warp 0 0x80000280 0x5e02c1d7 v  3 00000000000000000000000000000001 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 3f5f3ec1 
sm   0 warp 0 0x80000284 0xa2219057 v  0 00000000000000000000000000000001 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 0000003c 00000000 00000000 00000000 be8042df 
sm   0 warp 0 0x80000288 0x0000e07b lsu.w v  0 op 3 mask 00000000000000000000000000000001 00000007 00000007 00000007 00000007 00000006 00000006 00000006 00000006 00000005 00000005 00000005 00000005 00000004 00000004 00000004 00000004 00000003 00000003 00000003 00000003 00000002 00000002 00000002 00000002 00000001 00000001 00000001 00000001 00000000 00000000 00000000 be8042df @ 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000003 00000000 00000000 00000000 9000100c
sm   0 warp 0 0x8000028c 0x0000205b join    mask and npc:    00000000000000000000000000010001 0x8000028c pop stack ? 1
sm   0 warp 0 0x8000028c 0x0000205b Jump? 1  8000028c
sm   0 warp 0 0x80000288 0x0000e07b lsu.w finish
sm   0 warp 0 0x8000028c 0x0000205b join    mask and npc:    11111111111111111111111111101110 0x8000028c pop stack ? 1
sm   0 warp 0 0x8000028c 0x0000205b Jump? 1  8000028c
sm   0 warp 0 0x8000028c 0x0000205b join    mask and npc:    11111111111111111111111111111111 0x8000028c pop stack ? 1
sm   0 warp 0 0x8000028c 0x0000205b Jump? 1  8000028c
sm   0 warp 0 0x8000028c 0x0000205b join    mask and npc:    10100101000111110000111001001010 0x0b340b16 pop stack ? 0
sm   0 warp 0 0x8000028c 0x0000205b Jump? 0  00000000
sm   0 warp 0 0x80000290 0x00012083 lsu.r x   1 op 0 @ 70000010+00000000
sm   0 warp 0 0x80000294 0xff010113 x  2  70000000
sm   0 warp 0 0x80000290 0x00012083 x  1  80000090
sm   0 warp 0 0x80000298 0xffc20213 x  4  00000000
sm   0 warp 0 0x8000029c 0x00008067 x  0  800002a0
sm   0 warp 0 0x8000029c 0x00008067 Jump? 1  80000090
sm   0 warp 0 0x80000090 0x0000400b endprg
[L1C] #      0 SM 0 CACHE 1 ADDR 90000000
[L1C] #      0 SM 0 CACHE 1 ADDR 90001000
*********
metadata is                                                                                                 ./softdata/1w16t/Fan2_2.metadata:
data is                                                                                                     ./softdata/1w16t/Fan2_2.data:
exe finish!     time:            416785000 ns
*********

*********
Single kernel need :              1129000 cycles
*********

============================================

[L1C] #      0 SM 0 CACHE 1 ADDR f420ff80
----------case_gaussian result----------
----------------matrix a:---------------
          0x90000000 00000000
          0x90000004 00000000
          0x90000008 3f333333
          0x9000000c 3e99999a
          0x90000010 00000000
          0x90000014 bf266666
          0x90000018 bd4cccc8
          0x9000001c 3f0ccccc
          0x90000020 b26eeef0
          0x90000024 31424c20
          0x90000028 bf40fc10
          0x9000002c bf920d21
          0x90000030 00000000
          0x90000034 b0c4ec50
          0x90000038 32036a80
          0x9000003c 3f0042df
----------------array b:----------------
          0x90001000 bf59999a
          0x90001004 be828f5c
          0x90001008 3f5f3ec1
          0x9000100c be8042df
***********case_guassian_1w16t*********

########    ###    #### ##       ######## ######## 
##         ## ##    ##  ##       ##       ##     ##
##        ##   ##   ##  ##       ##       ##     ##
######   ##     ##  ##  ##       ######   ##     ##
##       #########  ##  ##       ##       ##     ##
##       ##     ##  ##  ##       ##       ##     ##
##       ##     ## #### ######## ######## ######## 

************************************
************************************
All kernels need :       5703 cycles
************************************
************************************
[L1C] #      0 SM 0 CACHE 1 ADDR f420ff80
$finish called from file "./tc.v", line 57.
$finish at simulation time            482895000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 482895000 ps
CPU Time:     30.110 seconds;       Data structure size:  15.1Mb
Sun Aug 24 15:44:38 2025
CPU time: 7.254 seconds to compile + .665 seconds to elab + .277 seconds to link + 30.149 seconds in simulation
