# There are various compiler directives in Verilog HDL
