Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu May 13 16:52:19 2021
| Host         : DEVPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_gol_wrapper_timing_summary_routed.rpt -rpx design_gol_wrapper_timing_summary_routed.rpx
| Design       : design_gol_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 7193 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 17326 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.682        0.000                      0                16001        0.047        0.000                      0                16001        3.000        0.000                       0                  7472  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                         ------------       ----------      --------------
design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clk_pin                                                   {0.000 5.000}      10.000          100.000         
  clk_out1_design_gol_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
  clkfbout_design_gol_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
sys_clock                                                     {0.000 5.000}      10.000          100.000         
  clk_out1_design_gol_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_design_gol_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.501        0.000                      0                  222        0.133        0.000                      0                  222       15.686        0.000                       0                   233  
design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.568        0.000                      0                   46        0.281        0.000                      0                   46       16.166        0.000                       0                    40  
sys_clk_pin                                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_design_gol_clk_wiz_1_0_1                                 1.683        0.000                      0                15733        0.122        0.000                      0                15733        3.750        0.000                       0                  7195  
  clkfbout_design_gol_clk_wiz_1_0_1                                                                                                                                                                             7.845        0.000                       0                     3  
sys_clock                                                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_design_gol_clk_wiz_1_0                                   1.682        0.000                      0                15733        0.122        0.000                      0                15733        3.750        0.000                       0                  7195  
  clkfbout_design_gol_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_gol_clk_wiz_1_0    clk_out1_design_gol_clk_wiz_1_0_1        1.682        0.000                      0                15733        0.047        0.000                      0                15733  
clk_out1_design_gol_clk_wiz_1_0_1  clk_out1_design_gol_clk_wiz_1_0          1.682        0.000                      0                15733        0.047        0.000                      0                15733  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.501ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.766ns (27.784%)  route 1.991ns (72.216%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.394ns = ( 20.061 - 16.667 ) 
    Source Clock Delay      (SCD):    3.897ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.142     2.142    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.243 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.654     3.897    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X46Y54         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDCE (Prop_fdce_C_Q)         0.518     4.415 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           1.089     5.504    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[0][4]
    SLICE_X48Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.628 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.433     6.061    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X48Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.185 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.469     6.654    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X52Y54         FDRE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.834    18.501    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.592 f  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.469    20.061    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X52Y54         FDRE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.332    20.393    
                         clock uncertainty           -0.035    20.357    
    SLICE_X52Y54         FDRE (Setup_fdre_C_CE)      -0.202    20.155    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.155    
                         arrival time                          -6.654    
  -------------------------------------------------------------------
                         slack                                 13.501    

Slack (MET) :             13.765ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.906ns  (logic 0.707ns (24.325%)  route 2.199ns (75.675%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.464ns = ( 36.797 - 33.333 ) 
    Source Clock Delay      (SCD):    3.885ns = ( 20.552 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.142    18.809    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.910 f  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.642    20.552    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X52Y54         FDRE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.459    21.011 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.750    21.761    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X51Y55         LUT6 (Prop_lut6_I0_O)        0.124    21.885 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.449    23.334    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X59Y58         LUT4 (Prop_lut4_I0_O)        0.124    23.458 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.458    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X59Y58         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.834    35.167    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.258 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.539    36.797    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y58         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.432    37.229    
                         clock uncertainty           -0.035    37.194    
    SLICE_X59Y58         FDCE (Setup_fdce_C_D)        0.029    37.223    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.223    
                         arrival time                         -23.458    
  -------------------------------------------------------------------
                         slack                                 13.765    

Slack (MET) :             13.777ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.898ns  (logic 0.707ns (24.393%)  route 2.191ns (75.607%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 36.799 - 33.333 ) 
    Source Clock Delay      (SCD):    3.885ns = ( 20.552 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.142    18.809    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.910 f  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.642    20.552    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X52Y54         FDRE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.459    21.011 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.750    21.761    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X51Y55         LUT6 (Prop_lut6_I0_O)        0.124    21.885 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.441    23.326    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.124    23.450 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.450    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X60Y59         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.834    35.167    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.258 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.541    36.799    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y59         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.432    37.231    
                         clock uncertainty           -0.035    37.196    
    SLICE_X60Y59         FDCE (Setup_fdce_C_D)        0.031    37.227    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.227    
                         arrival time                         -23.450    
  -------------------------------------------------------------------
                         slack                                 13.777    

Slack (MET) :             13.783ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.934ns  (logic 0.735ns (25.047%)  route 2.199ns (74.953%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.464ns = ( 36.797 - 33.333 ) 
    Source Clock Delay      (SCD):    3.885ns = ( 20.552 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.142    18.809    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.910 f  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.642    20.552    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X52Y54         FDRE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.459    21.011 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.750    21.761    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X51Y55         LUT6 (Prop_lut6_I0_O)        0.124    21.885 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.449    23.334    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X59Y58         LUT5 (Prop_lut5_I0_O)        0.152    23.486 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.486    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X59Y58         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.834    35.167    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.258 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.539    36.797    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y58         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.432    37.229    
                         clock uncertainty           -0.035    37.194    
    SLICE_X59Y58         FDCE (Setup_fdce_C_D)        0.075    37.269    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.269    
                         arrival time                         -23.486    
  -------------------------------------------------------------------
                         slack                                 13.783    

Slack (MET) :             13.788ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.885ns  (logic 0.707ns (24.509%)  route 2.178ns (75.491%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 36.799 - 33.333 ) 
    Source Clock Delay      (SCD):    3.885ns = ( 20.552 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.142    18.809    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.910 f  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.642    20.552    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X52Y54         FDRE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.459    21.011 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.750    21.761    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X51Y55         LUT6 (Prop_lut6_I0_O)        0.124    21.885 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.428    23.313    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X60Y59         LUT3 (Prop_lut3_I0_O)        0.124    23.437 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.437    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X60Y59         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.834    35.167    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.258 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.541    36.799    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y59         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.432    37.231    
                         clock uncertainty           -0.035    37.196    
    SLICE_X60Y59         FDCE (Setup_fdce_C_D)        0.029    37.225    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.225    
                         arrival time                         -23.437    
  -------------------------------------------------------------------
                         slack                                 13.788    

Slack (MET) :             13.806ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.913ns  (logic 0.735ns (25.235%)  route 2.178ns (74.766%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 36.799 - 33.333 ) 
    Source Clock Delay      (SCD):    3.885ns = ( 20.552 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.142    18.809    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.910 f  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.642    20.552    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X52Y54         FDRE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.459    21.011 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.750    21.761    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X51Y55         LUT6 (Prop_lut6_I0_O)        0.124    21.885 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.428    23.313    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X60Y59         LUT3 (Prop_lut3_I0_O)        0.152    23.465 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.465    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X60Y59         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.834    35.167    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.258 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.541    36.799    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y59         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.432    37.231    
                         clock uncertainty           -0.035    37.196    
    SLICE_X60Y59         FDCE (Setup_fdce_C_D)        0.075    37.271    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.271    
                         arrival time                         -23.465    
  -------------------------------------------------------------------
                         slack                                 13.806    

Slack (MET) :             13.962ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.709ns  (logic 0.707ns (26.099%)  route 2.002ns (73.901%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.464ns = ( 36.797 - 33.333 ) 
    Source Clock Delay      (SCD):    3.885ns = ( 20.552 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.142    18.809    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.910 f  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.642    20.552    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X52Y54         FDRE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.459    21.011 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.750    21.761    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X51Y55         LUT6 (Prop_lut6_I0_O)        0.124    21.885 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.252    23.137    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X57Y58         LUT2 (Prop_lut2_I0_O)        0.124    23.261 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.261    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X57Y58         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.834    35.167    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.258 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.539    36.797    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y58         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.432    37.229    
                         clock uncertainty           -0.035    37.194    
    SLICE_X57Y58         FDCE (Setup_fdce_C_D)        0.029    37.223    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.223    
                         arrival time                         -23.261    
  -------------------------------------------------------------------
                         slack                                 13.962    

Slack (MET) :             14.167ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.508ns  (logic 0.707ns (28.185%)  route 1.801ns (71.815%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 36.799 - 33.333 ) 
    Source Clock Delay      (SCD):    3.885ns = ( 20.552 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.142    18.809    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.910 f  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.642    20.552    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X52Y54         FDRE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.459    21.011 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.750    21.761    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X51Y55         LUT6 (Prop_lut6_I0_O)        0.124    21.885 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.051    22.936    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X60Y59         LUT4 (Prop_lut4_I0_O)        0.124    23.060 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.060    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X60Y59         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.834    35.167    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.258 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.541    36.799    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y59         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.432    37.231    
                         clock uncertainty           -0.035    37.196    
    SLICE_X60Y59         FDCE (Setup_fdce_C_D)        0.031    37.227    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.227    
                         arrival time                         -23.060    
  -------------------------------------------------------------------
                         slack                                 14.167    

Slack (MET) :             14.216ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.503ns  (logic 0.702ns (28.041%)  route 1.801ns (71.959%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 36.799 - 33.333 ) 
    Source Clock Delay      (SCD):    3.885ns = ( 20.552 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.142    18.809    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.910 f  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.642    20.552    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X52Y54         FDRE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.459    21.011 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.750    21.761    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X51Y55         LUT6 (Prop_lut6_I0_O)        0.124    21.885 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.051    22.936    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X60Y59         LUT5 (Prop_lut5_I0_O)        0.119    23.055 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.055    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X60Y59         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.834    35.167    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.258 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.541    36.799    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y59         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.432    37.231    
                         clock uncertainty           -0.035    37.196    
    SLICE_X60Y59         FDCE (Setup_fdce_C_D)        0.075    37.271    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.271    
                         arrival time                         -23.055    
  -------------------------------------------------------------------
                         slack                                 14.216    

Slack (MET) :             14.291ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.344ns  (logic 0.707ns (30.161%)  route 1.637ns (69.839%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.394ns = ( 36.727 - 33.333 ) 
    Source Clock Delay      (SCD):    3.885ns = ( 20.552 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.142    18.809    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.910 f  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.642    20.552    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X52Y54         FDRE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.459    21.011 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.961    21.972    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X51Y54         LUT6 (Prop_lut6_I4_O)        0.124    22.096 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.676    22.772    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_22_out__0
    SLICE_X51Y54         LUT6 (Prop_lut6_I1_O)        0.124    22.896 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.896    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X51Y54         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.834    35.167    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.258 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.469    36.727    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X51Y54         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.466    37.193    
                         clock uncertainty           -0.035    37.158    
    SLICE_X51Y54         FDCE (Setup_fdce_C_D)        0.029    37.187    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         37.187    
                         arrival time                         -22.896    
  -------------------------------------------------------------------
                         slack                                 14.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.464    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y57         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.067     1.672    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X35Y57         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.009     1.009    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.864    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y57         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
                         clock pessimism             -0.400     1.464    
    SLICE_X35Y57         FDCE (Hold_fdce_C_D)         0.075     1.539    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.784%)  route 0.349ns (71.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.463    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X49Y52         FDPE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.604 r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/Q
                         net (fo=1, routed)           0.349     1.953    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[1]
    SLICE_X52Y52         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.009     1.009    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.823     1.861    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X52Y52         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
                         clock pessimism             -0.138     1.723    
    SLICE_X52Y52         FDCE (Hold_fdce_C_D)         0.070     1.793    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.873%)  route 0.173ns (55.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.463    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X49Y52         FDPE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.604 r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.173     1.777    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X46Y51         SRL16E                                       r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.009     1.009    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.865    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X46Y51         SRL16E                                       r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.367     1.498    
    SLICE_X46Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.613    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.566%)  route 0.085ns (31.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.554     1.459    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X52Y53         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/Q
                         net (fo=6, routed)           0.085     1.685    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg__1[4]
    SLICE_X53Y53         LUT6 (Prop_lut6_I1_O)        0.045     1.730 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[1]__0_i_1/O
                         net (fo=1, routed)           0.000     1.730    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X53Y53         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.009     1.009    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.822     1.860    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X53Y53         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
                         clock pessimism             -0.388     1.472    
    SLICE_X53Y53         FDCE (Hold_fdce_C_D)         0.092     1.564    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.273%)  route 0.177ns (55.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.463    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X49Y52         FDPE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.604 r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.177     1.782    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X46Y51         SRL16E                                       r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.009     1.009    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.865    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X46Y51         SRL16E                                       r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.367     1.498    
    SLICE_X46Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.615    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     1.462    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y57         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/Q
                         net (fo=2, routed)           0.112     1.715    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[13]
    SLICE_X39Y57         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.009     1.009    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.863    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y57         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                         clock pessimism             -0.385     1.478    
    SLICE_X39Y57         FDCE (Hold_fdce_C_D)         0.070     1.548    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.463    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y60         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.116     1.720    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[1]
    SLICE_X35Y62         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.009     1.009    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.823     1.861    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y62         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.384     1.477    
    SLICE_X35Y62         FDCE (Hold_fdce_C_D)         0.070     1.547    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     1.462    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y57         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/Q
                         net (fo=2, routed)           0.122     1.725    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[12]
    SLICE_X37Y56         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.009     1.009    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.864    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y56         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                         clock pessimism             -0.385     1.479    
    SLICE_X37Y56         FDCE (Hold_fdce_C_D)         0.070     1.549    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.599%)  route 0.127ns (47.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.464    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y57         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.127     1.732    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X35Y56         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.009     1.009    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.865    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y56         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                         clock pessimism             -0.384     1.481    
    SLICE_X35Y56         FDCE (Hold_fdce_C_D)         0.070     1.551    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.463    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X49Y52         FDPE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.604 r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/Q
                         net (fo=1, routed)           0.116     1.720    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[2]
    SLICE_X49Y52         FDPE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.009     1.009    design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.865    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X49Y52         FDPE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
                         clock pessimism             -0.402     1.463    
    SLICE_X49Y52         FDPE (Hold_fdpe_C_D)         0.070     1.533    design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  design_gol_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X52Y54   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X50Y55   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X57Y56   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X53Y54   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X53Y54   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X53Y54   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X53Y54   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X53Y54   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X50Y54   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y53   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y53   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y53   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y53   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y51   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y51   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y51   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X50Y61   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X50Y64   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X50Y69   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X54Y61   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X54Y61   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X50Y66   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X50Y68   design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X46Y53   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X46Y53   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X46Y53   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X46Y53   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X46Y51   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X46Y51   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.568ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.821ns  (logic 1.354ns (23.259%)  route 4.467ns (76.741%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 37.014 - 33.333 ) 
    Source Clock Delay      (SCD):    4.212ns = ( 20.879 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.469    19.136    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.237 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.642    20.879    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y53         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDCE (Prop_fdce_C_Q)         0.524    21.403 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.316    22.718    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X52Y55         LUT3 (Prop_lut3_I2_O)        0.152    22.870 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.670    23.541    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X53Y55         LUT4 (Prop_lut4_I2_O)        0.352    23.893 f  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.880    24.773    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I3_O)        0.326    25.099 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.601    26.700    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X51Y71         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.133    35.466    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.557 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.457    37.014    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y71         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.494    37.508    
                         clock uncertainty           -0.035    37.473    
    SLICE_X51Y71         FDCE (Setup_fdce_C_CE)      -0.205    37.268    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.268    
                         arrival time                         -26.700    
  -------------------------------------------------------------------
                         slack                                 10.568    

Slack (MET) :             11.000ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.430ns  (logic 1.354ns (24.936%)  route 4.076ns (75.064%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.756ns = ( 37.089 - 33.333 ) 
    Source Clock Delay      (SCD):    4.212ns = ( 20.879 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.469    19.136    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.237 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.642    20.879    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y53         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDCE (Prop_fdce_C_Q)         0.524    21.403 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.316    22.718    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X52Y55         LUT3 (Prop_lut3_I2_O)        0.152    22.870 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.670    23.541    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X53Y55         LUT4 (Prop_lut4_I2_O)        0.352    23.893 f  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.880    24.773    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I3_O)        0.326    25.099 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.210    26.309    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y70         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.133    35.466    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.557 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.532    37.089    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y70         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.460    37.549    
                         clock uncertainty           -0.035    37.514    
    SLICE_X60Y70         FDCE (Setup_fdce_C_CE)      -0.205    37.309    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.309    
                         arrival time                         -26.309    
  -------------------------------------------------------------------
                         slack                                 11.000    

Slack (MET) :             11.047ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.416ns  (logic 1.354ns (25.000%)  route 4.062ns (75.000%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.753ns = ( 37.086 - 33.333 ) 
    Source Clock Delay      (SCD):    4.212ns = ( 20.879 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.469    19.136    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.237 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.642    20.879    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y53         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDCE (Prop_fdce_C_Q)         0.524    21.403 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.316    22.718    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X52Y55         LUT3 (Prop_lut3_I2_O)        0.152    22.870 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.670    23.541    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X53Y55         LUT4 (Prop_lut4_I2_O)        0.352    23.893 f  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.880    24.773    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I3_O)        0.326    25.099 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.196    26.295    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y70         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.133    35.466    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.557 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.529    37.086    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y70         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.460    37.546    
                         clock uncertainty           -0.035    37.511    
    SLICE_X58Y70         FDCE (Setup_fdce_C_CE)      -0.169    37.342    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.342    
                         arrival time                         -26.295    
  -------------------------------------------------------------------
                         slack                                 11.047    

Slack (MET) :             11.209ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.187ns  (logic 1.354ns (26.102%)  route 3.833ns (73.898%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns = ( 37.021 - 33.333 ) 
    Source Clock Delay      (SCD):    4.212ns = ( 20.879 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.469    19.136    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.237 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.642    20.879    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y53         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDCE (Prop_fdce_C_Q)         0.524    21.403 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.316    22.718    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X52Y55         LUT3 (Prop_lut3_I2_O)        0.152    22.870 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.670    23.541    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X53Y55         LUT4 (Prop_lut4_I2_O)        0.352    23.893 f  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.880    24.773    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I3_O)        0.326    25.099 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.967    26.066    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X52Y64         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.133    35.466    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.557 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.464    37.021    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y64         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.494    37.515    
                         clock uncertainty           -0.035    37.480    
    SLICE_X52Y64         FDCE (Setup_fdce_C_CE)      -0.205    37.275    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         37.275    
                         arrival time                         -26.066    
  -------------------------------------------------------------------
                         slack                                 11.209    

Slack (MET) :             11.306ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.130ns  (logic 1.354ns (26.393%)  route 3.776ns (73.607%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.762ns = ( 37.095 - 33.333 ) 
    Source Clock Delay      (SCD):    4.212ns = ( 20.879 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.469    19.136    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.237 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.642    20.879    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y53         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDCE (Prop_fdce_C_Q)         0.524    21.403 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.316    22.718    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X52Y55         LUT3 (Prop_lut3_I2_O)        0.152    22.870 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.670    23.541    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X53Y55         LUT4 (Prop_lut4_I2_O)        0.352    23.893 f  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.039    24.931    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.326    25.257 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.751    26.009    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X61Y63         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.133    35.466    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.557 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.538    37.095    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y63         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.460    37.555    
                         clock uncertainty           -0.035    37.520    
    SLICE_X61Y63         FDCE (Setup_fdce_C_CE)      -0.205    37.315    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.315    
                         arrival time                         -26.009    
  -------------------------------------------------------------------
                         slack                                 11.306    

Slack (MET) :             11.306ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.130ns  (logic 1.354ns (26.393%)  route 3.776ns (73.607%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.762ns = ( 37.095 - 33.333 ) 
    Source Clock Delay      (SCD):    4.212ns = ( 20.879 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.469    19.136    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.237 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.642    20.879    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y53         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDCE (Prop_fdce_C_Q)         0.524    21.403 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.316    22.718    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X52Y55         LUT3 (Prop_lut3_I2_O)        0.152    22.870 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.670    23.541    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X53Y55         LUT4 (Prop_lut4_I2_O)        0.352    23.893 f  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.039    24.931    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.326    25.257 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.751    26.009    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X61Y63         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.133    35.466    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.557 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.538    37.095    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y63         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.460    37.555    
                         clock uncertainty           -0.035    37.520    
    SLICE_X61Y63         FDCE (Setup_fdce_C_CE)      -0.205    37.315    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         37.315    
                         arrival time                         -26.009    
  -------------------------------------------------------------------
                         slack                                 11.306    

Slack (MET) :             11.344ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.090ns  (logic 1.354ns (26.603%)  route 3.736ns (73.397%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.759ns = ( 37.092 - 33.333 ) 
    Source Clock Delay      (SCD):    4.212ns = ( 20.879 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.469    19.136    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.237 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.642    20.879    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y53         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDCE (Prop_fdce_C_Q)         0.524    21.403 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.316    22.718    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X52Y55         LUT3 (Prop_lut3_I2_O)        0.152    22.870 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.670    23.541    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X53Y55         LUT4 (Prop_lut4_I2_O)        0.352    23.893 f  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.880    24.773    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I3_O)        0.326    25.099 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.869    25.968    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X56Y64         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.133    35.466    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.557 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.535    37.092    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X56Y64         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.460    37.552    
                         clock uncertainty           -0.035    37.517    
    SLICE_X56Y64         FDCE (Setup_fdce_C_CE)      -0.205    37.312    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.312    
                         arrival time                         -25.968    
  -------------------------------------------------------------------
                         slack                                 11.344    

Slack (MET) :             11.344ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.083ns  (logic 1.354ns (26.639%)  route 3.729ns (73.361%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.753ns = ( 37.086 - 33.333 ) 
    Source Clock Delay      (SCD):    4.212ns = ( 20.879 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.469    19.136    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.237 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.642    20.879    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y53         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDCE (Prop_fdce_C_Q)         0.524    21.403 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.316    22.718    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X52Y55         LUT3 (Prop_lut3_I2_O)        0.152    22.870 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.670    23.541    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X53Y55         LUT4 (Prop_lut4_I2_O)        0.352    23.893 f  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.880    24.773    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I3_O)        0.326    25.099 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.862    25.961    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y69         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.133    35.466    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.557 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.529    37.086    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y69         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.460    37.546    
                         clock uncertainty           -0.035    37.511    
    SLICE_X59Y69         FDCE (Setup_fdce_C_CE)      -0.205    37.306    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.306    
                         arrival time                         -25.961    
  -------------------------------------------------------------------
                         slack                                 11.344    

Slack (MET) :             11.631ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.800ns  (logic 1.354ns (28.209%)  route 3.446ns (71.791%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 37.090 - 33.333 ) 
    Source Clock Delay      (SCD):    4.212ns = ( 20.879 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.469    19.136    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.237 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.642    20.879    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y53         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDCE (Prop_fdce_C_Q)         0.524    21.403 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.316    22.718    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X52Y55         LUT3 (Prop_lut3_I2_O)        0.152    22.870 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.670    23.541    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X53Y55         LUT4 (Prop_lut4_I2_O)        0.352    23.893 f  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.880    24.773    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I3_O)        0.326    25.099 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.579    25.678    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X57Y66         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.133    35.466    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.557 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.533    37.090    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X57Y66         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.460    37.550    
                         clock uncertainty           -0.035    37.515    
    SLICE_X57Y66         FDCE (Setup_fdce_C_CE)      -0.205    37.310    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         37.310    
                         arrival time                         -25.678    
  -------------------------------------------------------------------
                         slack                                 11.631    

Slack (MET) :             11.631ns  (required time - arrival time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.800ns  (logic 1.354ns (28.209%)  route 3.446ns (71.791%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 37.090 - 33.333 ) 
    Source Clock Delay      (SCD):    4.212ns = ( 20.879 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.469    19.136    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    19.237 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.642    20.879    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y53         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDCE (Prop_fdce_C_Q)         0.524    21.403 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.316    22.718    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X52Y55         LUT3 (Prop_lut3_I2_O)        0.152    22.870 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.670    23.541    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X53Y55         LUT4 (Prop_lut4_I2_O)        0.352    23.893 f  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.880    24.773    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I3_O)        0.326    25.099 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.579    25.678    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X57Y66         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.133    35.466    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.557 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.533    37.090    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X57Y66         FDCE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.460    37.550    
                         clock uncertainty           -0.035    37.515    
    SLICE_X57Y66         FDCE (Setup_fdce_C_CE)      -0.205    37.310    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         37.310    
                         arrival time                         -25.678    
  -------------------------------------------------------------------
                         slack                                 11.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.982%)  route 0.186ns (50.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.094     1.094    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.120 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.557     1.677    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y54         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDCE (Prop_fdce_C_Q)         0.141     1.818 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.186     2.004    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X48Y54         LUT3 (Prop_lut3_I2_O)        0.045     2.049 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     2.049    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X48Y54         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.236     1.236    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.265 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.826     2.091    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y54         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.414     1.677    
    SLICE_X48Y54         FDCE (Hold_fdce_C_D)         0.091     1.768    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.094     1.094    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.120 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.557     1.677    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y54         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDCE (Prop_fdce_C_Q)         0.141     1.818 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.237     2.055    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X48Y54         LUT3 (Prop_lut3_I2_O)        0.045     2.100 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     2.100    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X48Y54         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.236     1.236    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.265 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.826     2.091    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y54         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.414     1.677    
    SLICE_X48Y54         FDCE (Hold_fdce_C_D)         0.092     1.769    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.224ns (42.224%)  route 0.306ns (57.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.094     1.094    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.120 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.557     1.677    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y54         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDCE (Prop_fdce_C_Q)         0.128     1.805 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.306     2.111    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X48Y54         LUT3 (Prop_lut3_I2_O)        0.096     2.207 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     2.207    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X48Y54         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.236     1.236    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.265 r  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.826     2.091    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y54         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.414     1.677    
    SLICE_X48Y54         FDCE (Hold_fdce_C_D)         0.107     1.784    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.727ns  (logic 0.191ns (26.267%)  route 0.536ns (73.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns = ( 18.754 - 16.667 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 18.340 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.094    17.761    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.787 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.554    18.340    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X52Y55         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDCE (Prop_fdce_C_Q)         0.146    18.486 f  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.349    18.835    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X52Y56         LUT1 (Prop_lut1_I0_O)        0.045    18.880 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.187    19.067    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X52Y55         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.236    17.903    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.932 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.822    18.754    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X52Y55         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.413    18.340    
    SLICE_X52Y55         FDCE (Hold_fdce_C_D)         0.077    18.417    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.417    
                         arrival time                          19.067    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.695ns  (logic 0.212ns (30.485%)  route 0.483ns (69.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns = ( 18.754 - 16.667 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 18.364 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.094    17.761    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.787 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.578    18.364    design_gol_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X54Y53         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDCE (Prop_fdce_C_Q)         0.167    18.531 f  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.217    18.749    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X54Y55         LUT5 (Prop_lut5_I3_O)        0.045    18.794 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.266    19.060    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X51Y55         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.236    17.903    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.932 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.822    18.754    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y55         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.374    
    SLICE_X51Y55         FDCE (Hold_fdce_C_CE)       -0.032    18.342    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.342    
                         arrival time                          19.060    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.695ns  (logic 0.212ns (30.485%)  route 0.483ns (69.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns = ( 18.754 - 16.667 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 18.364 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.094    17.761    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.787 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.578    18.364    design_gol_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X54Y53         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDCE (Prop_fdce_C_Q)         0.167    18.531 f  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.217    18.749    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X54Y55         LUT5 (Prop_lut5_I3_O)        0.045    18.794 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.266    19.060    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X51Y55         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.236    17.903    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.932 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.822    18.754    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y55         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.374    
    SLICE_X51Y55         FDCE (Hold_fdce_C_CE)       -0.032    18.342    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.342    
                         arrival time                          19.060    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.695ns  (logic 0.212ns (30.485%)  route 0.483ns (69.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns = ( 18.754 - 16.667 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 18.364 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.094    17.761    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.787 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.578    18.364    design_gol_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X54Y53         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDCE (Prop_fdce_C_Q)         0.167    18.531 f  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.217    18.749    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X54Y55         LUT5 (Prop_lut5_I3_O)        0.045    18.794 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.266    19.060    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X51Y55         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.236    17.903    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.932 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.822    18.754    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y55         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.374    
    SLICE_X51Y55         FDCE (Hold_fdce_C_CE)       -0.032    18.342    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.342    
                         arrival time                          19.060    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.754ns  (logic 0.212ns (28.099%)  route 0.542ns (71.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns = ( 18.754 - 16.667 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 18.364 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.094    17.761    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.787 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.578    18.364    design_gol_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X54Y53         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDCE (Prop_fdce_C_Q)         0.167    18.531 f  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.217    18.749    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X54Y55         LUT5 (Prop_lut5_I3_O)        0.045    18.794 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.325    19.119    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X50Y53         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.236    17.903    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.932 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.822    18.754    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y53         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.374    
    SLICE_X50Y53         FDCE (Hold_fdce_C_CE)       -0.012    18.362    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.362    
                         arrival time                          19.119    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.754ns  (logic 0.212ns (28.099%)  route 0.542ns (71.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns = ( 18.754 - 16.667 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 18.364 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.094    17.761    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.787 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.578    18.364    design_gol_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X54Y53         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDCE (Prop_fdce_C_Q)         0.167    18.531 f  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.217    18.749    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X54Y55         LUT5 (Prop_lut5_I3_O)        0.045    18.794 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.325    19.119    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X50Y53         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.236    17.903    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.932 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.822    18.754    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y53         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.374    
    SLICE_X50Y53         FDCE (Hold_fdce_C_CE)       -0.012    18.362    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.362    
                         arrival time                          19.119    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.754ns  (logic 0.212ns (28.099%)  route 0.542ns (71.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns = ( 18.754 - 16.667 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 18.364 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.094    17.761    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.787 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.578    18.364    design_gol_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X54Y53         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDCE (Prop_fdce_C_Q)         0.167    18.531 f  design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.217    18.749    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X54Y55         LUT5 (Prop_lut5_I3_O)        0.045    18.794 r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.325    19.119    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X50Y53         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.236    17.903    design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.932 f  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.822    18.754    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y53         FDCE                                         r  design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.374    
    SLICE_X50Y53         FDCE (Hold_fdce_C_CE)       -0.012    18.362    design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.362    
                         arrival time                          19.119    
  -------------------------------------------------------------------
                         slack                                  0.756    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_gol_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  design_gol_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X48Y54   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X48Y54   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X52Y55   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X51Y55   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X50Y53   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X50Y53   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X51Y55   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X50Y53   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X50Y53   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y54   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y54   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X49Y54   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X49Y54   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X49Y54   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X49Y54   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X49Y54   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X49Y54   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X49Y54   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X49Y54   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X54Y53   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X54Y53   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X54Y53   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X54Y53   design_gol_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y54   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y54   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y55   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y55   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y53   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y53   design_gol_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_gol_clk_wiz_1_0_1
  To Clock:  clk_out1_design_gol_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.683ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[75].EH.E_RS.CELL_XWYE/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 0.456ns (5.549%)  route 7.762ns (94.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 8.790 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.762     7.305    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[75].EH.E_RS.CELL_XWYE/ce
    SLICE_X113Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[75].EH.E_RS.CELL_XWYE/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.864     8.790    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[75].EH.E_RS.CELL_XWYE/s00_axi_aclk
    SLICE_X113Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[75].EH.E_RS.CELL_XWYE/FDRE_I1/C
                         clock pessimism              0.476     9.266    
                         clock uncertainty           -0.074     9.193    
    SLICE_X113Y147       FDRE (Setup_fdre_C_CE)      -0.205     8.988    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[75].EH.E_RS.CELL_XWYE/FDRE_I1
  -------------------------------------------------------------------
                         required time                          8.988    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.719ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[74].EH.E_M.CELL_XIYE/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 0.456ns (5.549%)  route 7.762ns (94.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 8.790 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.762     7.305    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[74].EH.E_M.CELL_XIYE/ce
    SLICE_X112Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[74].EH.E_M.CELL_XIYE/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.864     8.790    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[74].EH.E_M.CELL_XIYE/s00_axi_aclk
    SLICE_X112Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[74].EH.E_M.CELL_XIYE/FDRE_I1/C
                         clock pessimism              0.476     9.266    
                         clock uncertainty           -0.074     9.193    
    SLICE_X112Y147       FDRE (Setup_fdre_C_CE)      -0.169     9.024    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[74].EH.E_M.CELL_XIYE/FDRE_I1
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[75].FL.RE.CELL_XWY0/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 0.456ns (5.588%)  route 7.705ns (94.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 8.790 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.705     7.248    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[75].FL.RE.CELL_XWY0/ce
    SLICE_X113Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[75].FL.RE.CELL_XWY0/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.864     8.790    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[75].FL.RE.CELL_XWY0/s00_axi_aclk
    SLICE_X113Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[75].FL.RE.CELL_XWY0/FDRE_I1/C
                         clock pessimism              0.476     9.266    
                         clock uncertainty           -0.074     9.193    
    SLICE_X113Y149       FDRE (Setup_fdre_C_CE)      -0.205     8.988    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[75].FL.RE.CELL_XWY0/FDRE_I1
  -------------------------------------------------------------------
                         required time                          8.988    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.760ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[71].FL.M.CELL_XIY0/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 0.456ns (5.604%)  route 7.681ns (94.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.681     7.225    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[71].FL.M.CELL_XIY0/ce
    SLICE_X109Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[71].FL.M.CELL_XIY0/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.861     8.787    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[71].FL.M.CELL_XIY0/s00_axi_aclk
    SLICE_X109Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[71].FL.M.CELL_XIY0/FDRE_I1/C
                         clock pessimism              0.476     9.263    
                         clock uncertainty           -0.074     9.190    
    SLICE_X109Y149       FDRE (Setup_fdre_C_CE)      -0.205     8.985    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[71].FL.M.CELL_XIY0/FDRE_I1
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                  1.760    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[74].FL.M.CELL_XIY0/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 0.456ns (5.588%)  route 7.705ns (94.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 8.790 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.705     7.248    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[74].FL.M.CELL_XIY0/ce
    SLICE_X112Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[74].FL.M.CELL_XIY0/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.864     8.790    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[74].FL.M.CELL_XIY0/s00_axi_aclk
    SLICE_X112Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[74].FL.M.CELL_XIY0/FDRE_I1/C
                         clock pessimism              0.476     9.266    
                         clock uncertainty           -0.074     9.193    
    SLICE_X112Y149       FDRE (Setup_fdre_C_CE)      -0.169     9.024    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[74].FL.M.CELL_XIY0/FDRE_I1
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[70].FL.M.CELL_XIY0/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 0.456ns (5.604%)  route 7.681ns (94.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.681     7.225    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[70].FL.M.CELL_XIY0/ce
    SLICE_X108Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[70].FL.M.CELL_XIY0/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.861     8.787    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[70].FL.M.CELL_XIY0/s00_axi_aclk
    SLICE_X108Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[70].FL.M.CELL_XIY0/FDRE_I1/C
                         clock pessimism              0.476     9.263    
                         clock uncertainty           -0.074     9.190    
    SLICE_X108Y149       FDRE (Setup_fdre_C_CE)      -0.169     9.021    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[70].FL.M.CELL_XIY0/FDRE_I1
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[71].EH.E_M.CELL_XIYE/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.068ns  (logic 0.456ns (5.652%)  route 7.612ns (94.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.612     7.156    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[71].EH.E_M.CELL_XIYE/ce
    SLICE_X109Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[71].EH.E_M.CELL_XIYE/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.861     8.787    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[71].EH.E_M.CELL_XIYE/s00_axi_aclk
    SLICE_X109Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[71].EH.E_M.CELL_XIYE/FDRE_I1/C
                         clock pessimism              0.476     9.263    
                         clock uncertainty           -0.074     9.190    
    SLICE_X109Y147       FDRE (Setup_fdre_C_CE)      -0.205     8.985    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[71].EH.E_M.CELL_XIYE/FDRE_I1
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.830ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[67].FL.M.CELL_XIY0/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.994ns  (logic 0.456ns (5.704%)  route 7.538ns (94.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 8.713 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.538     7.081    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[67].FL.M.CELL_XIY0/ce
    SLICE_X105Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[67].FL.M.CELL_XIY0/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.787     8.713    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[67].FL.M.CELL_XIY0/s00_axi_aclk
    SLICE_X105Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[67].FL.M.CELL_XIY0/FDRE_I1/C
                         clock pessimism              0.476     9.189    
                         clock uncertainty           -0.074     9.116    
    SLICE_X105Y149       FDRE (Setup_fdre_C_CE)      -0.205     8.911    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[67].FL.M.CELL_XIY0/FDRE_I1
  -------------------------------------------------------------------
                         required time                          8.911    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                  1.830    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_shift_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/FDRE_I1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.292ns  (logic 0.580ns (6.994%)  route 7.712ns (93.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDSE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_shift_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_shift_reg/Q
                         net (fo=5777, routed)        7.712     7.256    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/shift
    SLICE_X106Y147       LUT6 (Prop_lut6_I5_O)        0.124     7.380 r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/LUT6_LAST_BIT1/O
                         net (fo=2, routed)           0.000     7.380    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/lut6_2_last_o6
    SLICE_X106Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/FDRE_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.861     8.787    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/s00_axi_aclk
    SLICE_X106Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/FDRE_I1/C
                         clock pessimism              0.476     9.263    
                         clock uncertainty           -0.074     9.190    
    SLICE_X106Y147       FDRE (Setup_fdre_C_D)        0.029     9.219    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/FDRE_I1
  -------------------------------------------------------------------
                         required time                          9.219    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_shift_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/FDRE_I1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 0.580ns (7.001%)  route 7.705ns (92.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDSE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_shift_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_shift_reg/Q
                         net (fo=5777, routed)        7.705     7.248    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/shift
    SLICE_X107Y147       LUT6 (Prop_lut6_I5_O)        0.124     7.372 r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/LUT6_LAST_BIT1/O
                         net (fo=2, routed)           0.000     7.372    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/lut6_2_last_o6
    SLICE_X107Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/FDRE_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.861     8.787    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/s00_axi_aclk
    SLICE_X107Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/FDRE_I1/C
                         clock pessimism              0.476     9.263    
                         clock uncertainty           -0.074     9.190    
    SLICE_X107Y147       FDRE (Setup_fdre_C_D)        0.029     9.219    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/FDRE_I1
  -------------------------------------------------------------------
                         required time                          9.219    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  1.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.558    -0.621    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X45Y54         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.424    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X45Y54         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.826    -0.859    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X45Y54         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.238    -0.621    
    SLICE_X45Y54         FDRE (Hold_fdre_C_D)         0.075    -0.546    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.584%)  route 0.127ns (47.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.574    -0.605    design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X27Y58         FDRE                                         r  design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.127    -0.336    design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X30Y58         SRL16E                                       r  design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.845    -0.840    design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y58         SRL16E                                       r  design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.272    -0.568    
    SLICE_X30Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.459    design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.558    -0.621    design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X40Y53         FDRE                                         r  design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.414    design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X40Y53         FDRE                                         r  design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.826    -0.859    design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X40Y53         FDRE                                         r  design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.621    
    SLICE_X40Y53         FDRE (Hold_fdre_C_D)         0.075    -0.546    design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.254    -0.615    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.375    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.254    -0.615    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.375    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism              0.254    -0.615    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.375    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.254    -0.615    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.375    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC/CLK
                         clock pessimism              0.254    -0.615    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.375    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
                         clock pessimism              0.254    -0.615    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.375    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMS32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMS32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD/CLK
                         clock pessimism              0.254    -0.615    
    SLICE_X38Y69         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.375    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_gol_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12     design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12     design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11     design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11     design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13     design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13     design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_gol_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y69     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y69     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y69     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y69     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y69     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y69     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y69     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y69     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y69     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y69     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y66     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y66     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y66     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y66     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y66     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y66     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y66     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y66     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_gol_clk_wiz_1_0_1
  To Clock:  clkfbout_design_gol_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_gol_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    design_gol_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_gol_clk_wiz_1_0
  To Clock:  clk_out1_design_gol_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.682ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[75].EH.E_RS.CELL_XWYE/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 0.456ns (5.549%)  route 7.762ns (94.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 8.790 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.762     7.305    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[75].EH.E_RS.CELL_XWYE/ce
    SLICE_X113Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[75].EH.E_RS.CELL_XWYE/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.864     8.790    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[75].EH.E_RS.CELL_XWYE/s00_axi_aclk
    SLICE_X113Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[75].EH.E_RS.CELL_XWYE/FDRE_I1/C
                         clock pessimism              0.476     9.266    
                         clock uncertainty           -0.074     9.192    
    SLICE_X113Y147       FDRE (Setup_fdre_C_CE)      -0.205     8.987    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[75].EH.E_RS.CELL_XWYE/FDRE_I1
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  1.682    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[74].EH.E_M.CELL_XIYE/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 0.456ns (5.549%)  route 7.762ns (94.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 8.790 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.762     7.305    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[74].EH.E_M.CELL_XIYE/ce
    SLICE_X112Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[74].EH.E_M.CELL_XIYE/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.864     8.790    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[74].EH.E_M.CELL_XIYE/s00_axi_aclk
    SLICE_X112Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[74].EH.E_M.CELL_XIYE/FDRE_I1/C
                         clock pessimism              0.476     9.266    
                         clock uncertainty           -0.074     9.192    
    SLICE_X112Y147       FDRE (Setup_fdre_C_CE)      -0.169     9.023    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[74].EH.E_M.CELL_XIYE/FDRE_I1
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[75].FL.RE.CELL_XWY0/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 0.456ns (5.588%)  route 7.705ns (94.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 8.790 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.705     7.248    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[75].FL.RE.CELL_XWY0/ce
    SLICE_X113Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[75].FL.RE.CELL_XWY0/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.864     8.790    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[75].FL.RE.CELL_XWY0/s00_axi_aclk
    SLICE_X113Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[75].FL.RE.CELL_XWY0/FDRE_I1/C
                         clock pessimism              0.476     9.266    
                         clock uncertainty           -0.074     9.192    
    SLICE_X113Y149       FDRE (Setup_fdre_C_CE)      -0.205     8.987    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[75].FL.RE.CELL_XWY0/FDRE_I1
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[71].FL.M.CELL_XIY0/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 0.456ns (5.604%)  route 7.681ns (94.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.681     7.225    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[71].FL.M.CELL_XIY0/ce
    SLICE_X109Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[71].FL.M.CELL_XIY0/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.861     8.787    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[71].FL.M.CELL_XIY0/s00_axi_aclk
    SLICE_X109Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[71].FL.M.CELL_XIY0/FDRE_I1/C
                         clock pessimism              0.476     9.263    
                         clock uncertainty           -0.074     9.189    
    SLICE_X109Y149       FDRE (Setup_fdre_C_CE)      -0.205     8.984    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[71].FL.M.CELL_XIY0/FDRE_I1
  -------------------------------------------------------------------
                         required time                          8.984    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[74].FL.M.CELL_XIY0/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 0.456ns (5.588%)  route 7.705ns (94.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 8.790 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.705     7.248    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[74].FL.M.CELL_XIY0/ce
    SLICE_X112Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[74].FL.M.CELL_XIY0/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.864     8.790    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[74].FL.M.CELL_XIY0/s00_axi_aclk
    SLICE_X112Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[74].FL.M.CELL_XIY0/FDRE_I1/C
                         clock pessimism              0.476     9.266    
                         clock uncertainty           -0.074     9.192    
    SLICE_X112Y149       FDRE (Setup_fdre_C_CE)      -0.169     9.023    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[74].FL.M.CELL_XIY0/FDRE_I1
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[70].FL.M.CELL_XIY0/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 0.456ns (5.604%)  route 7.681ns (94.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.681     7.225    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[70].FL.M.CELL_XIY0/ce
    SLICE_X108Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[70].FL.M.CELL_XIY0/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.861     8.787    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[70].FL.M.CELL_XIY0/s00_axi_aclk
    SLICE_X108Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[70].FL.M.CELL_XIY0/FDRE_I1/C
                         clock pessimism              0.476     9.263    
                         clock uncertainty           -0.074     9.189    
    SLICE_X108Y149       FDRE (Setup_fdre_C_CE)      -0.169     9.020    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[70].FL.M.CELL_XIY0/FDRE_I1
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[71].EH.E_M.CELL_XIYE/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.068ns  (logic 0.456ns (5.652%)  route 7.612ns (94.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.612     7.156    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[71].EH.E_M.CELL_XIYE/ce
    SLICE_X109Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[71].EH.E_M.CELL_XIYE/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.861     8.787    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[71].EH.E_M.CELL_XIYE/s00_axi_aclk
    SLICE_X109Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[71].EH.E_M.CELL_XIYE/FDRE_I1/C
                         clock pessimism              0.476     9.263    
                         clock uncertainty           -0.074     9.189    
    SLICE_X109Y147       FDRE (Setup_fdre_C_CE)      -0.205     8.984    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[71].EH.E_M.CELL_XIYE/FDRE_I1
  -------------------------------------------------------------------
                         required time                          8.984    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[67].FL.M.CELL_XIY0/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.994ns  (logic 0.456ns (5.704%)  route 7.538ns (94.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 8.713 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.538     7.081    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[67].FL.M.CELL_XIY0/ce
    SLICE_X105Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[67].FL.M.CELL_XIY0/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.787     8.713    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[67].FL.M.CELL_XIY0/s00_axi_aclk
    SLICE_X105Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[67].FL.M.CELL_XIY0/FDRE_I1/C
                         clock pessimism              0.476     9.189    
                         clock uncertainty           -0.074     9.115    
    SLICE_X105Y149       FDRE (Setup_fdre_C_CE)      -0.205     8.910    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[67].FL.M.CELL_XIY0/FDRE_I1
  -------------------------------------------------------------------
                         required time                          8.910    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_shift_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/FDRE_I1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.292ns  (logic 0.580ns (6.994%)  route 7.712ns (93.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDSE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_shift_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_shift_reg/Q
                         net (fo=5777, routed)        7.712     7.256    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/shift
    SLICE_X106Y147       LUT6 (Prop_lut6_I5_O)        0.124     7.380 r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/LUT6_LAST_BIT1/O
                         net (fo=2, routed)           0.000     7.380    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/lut6_2_last_o6
    SLICE_X106Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/FDRE_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.861     8.787    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/s00_axi_aclk
    SLICE_X106Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/FDRE_I1/C
                         clock pessimism              0.476     9.263    
                         clock uncertainty           -0.074     9.189    
    SLICE_X106Y147       FDRE (Setup_fdre_C_D)        0.029     9.218    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/FDRE_I1
  -------------------------------------------------------------------
                         required time                          9.218    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.846ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_shift_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/FDRE_I1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 0.580ns (7.001%)  route 7.705ns (92.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDSE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_shift_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_shift_reg/Q
                         net (fo=5777, routed)        7.705     7.248    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/shift
    SLICE_X107Y147       LUT6 (Prop_lut6_I5_O)        0.124     7.372 r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/LUT6_LAST_BIT1/O
                         net (fo=2, routed)           0.000     7.372    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/lut6_2_last_o6
    SLICE_X107Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/FDRE_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.861     8.787    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/s00_axi_aclk
    SLICE_X107Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/FDRE_I1/C
                         clock pessimism              0.476     9.263    
                         clock uncertainty           -0.074     9.189    
    SLICE_X107Y147       FDRE (Setup_fdre_C_D)        0.029     9.218    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/FDRE_I1
  -------------------------------------------------------------------
                         required time                          9.218    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  1.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.558    -0.621    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X45Y54         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.424    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X45Y54         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.826    -0.859    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X45Y54         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.238    -0.621    
    SLICE_X45Y54         FDRE (Hold_fdre_C_D)         0.075    -0.546    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.584%)  route 0.127ns (47.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.574    -0.605    design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X27Y58         FDRE                                         r  design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.127    -0.336    design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X30Y58         SRL16E                                       r  design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.845    -0.840    design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y58         SRL16E                                       r  design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.272    -0.568    
    SLICE_X30Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.459    design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.558    -0.621    design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X40Y53         FDRE                                         r  design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.414    design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X40Y53         FDRE                                         r  design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.826    -0.859    design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X40Y53         FDRE                                         r  design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.621    
    SLICE_X40Y53         FDRE (Hold_fdre_C_D)         0.075    -0.546    design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.254    -0.615    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.375    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.254    -0.615    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.375    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism              0.254    -0.615    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.375    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.254    -0.615    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.375    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC/CLK
                         clock pessimism              0.254    -0.615    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.375    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
                         clock pessimism              0.254    -0.615    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.375    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMS32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMS32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD/CLK
                         clock pessimism              0.254    -0.615    
    SLICE_X38Y69         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.375    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_gol_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12     design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12     design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11     design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11     design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13     design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13     design_gol_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_gol_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y69     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y69     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y69     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y69     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y69     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y69     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y69     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y69     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y69     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y69     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y66     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y66     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y66     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y66     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y66     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y66     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y66     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y66     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67     design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_gol_clk_wiz_1_0
  To Clock:  clkfbout_design_gol_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_gol_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    design_gol_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_gol_clk_wiz_1_0
  To Clock:  clk_out1_design_gol_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.682ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[75].EH.E_RS.CELL_XWYE/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 0.456ns (5.549%)  route 7.762ns (94.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 8.790 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.762     7.305    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[75].EH.E_RS.CELL_XWYE/ce
    SLICE_X113Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[75].EH.E_RS.CELL_XWYE/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.864     8.790    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[75].EH.E_RS.CELL_XWYE/s00_axi_aclk
    SLICE_X113Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[75].EH.E_RS.CELL_XWYE/FDRE_I1/C
                         clock pessimism              0.476     9.266    
                         clock uncertainty           -0.074     9.192    
    SLICE_X113Y147       FDRE (Setup_fdre_C_CE)      -0.205     8.987    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[75].EH.E_RS.CELL_XWYE/FDRE_I1
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  1.682    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[74].EH.E_M.CELL_XIYE/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 0.456ns (5.549%)  route 7.762ns (94.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 8.790 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.762     7.305    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[74].EH.E_M.CELL_XIYE/ce
    SLICE_X112Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[74].EH.E_M.CELL_XIYE/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.864     8.790    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[74].EH.E_M.CELL_XIYE/s00_axi_aclk
    SLICE_X112Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[74].EH.E_M.CELL_XIYE/FDRE_I1/C
                         clock pessimism              0.476     9.266    
                         clock uncertainty           -0.074     9.192    
    SLICE_X112Y147       FDRE (Setup_fdre_C_CE)      -0.169     9.023    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[74].EH.E_M.CELL_XIYE/FDRE_I1
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[75].FL.RE.CELL_XWY0/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 0.456ns (5.588%)  route 7.705ns (94.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 8.790 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.705     7.248    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[75].FL.RE.CELL_XWY0/ce
    SLICE_X113Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[75].FL.RE.CELL_XWY0/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.864     8.790    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[75].FL.RE.CELL_XWY0/s00_axi_aclk
    SLICE_X113Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[75].FL.RE.CELL_XWY0/FDRE_I1/C
                         clock pessimism              0.476     9.266    
                         clock uncertainty           -0.074     9.192    
    SLICE_X113Y149       FDRE (Setup_fdre_C_CE)      -0.205     8.987    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[75].FL.RE.CELL_XWY0/FDRE_I1
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[71].FL.M.CELL_XIY0/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 0.456ns (5.604%)  route 7.681ns (94.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.681     7.225    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[71].FL.M.CELL_XIY0/ce
    SLICE_X109Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[71].FL.M.CELL_XIY0/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.861     8.787    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[71].FL.M.CELL_XIY0/s00_axi_aclk
    SLICE_X109Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[71].FL.M.CELL_XIY0/FDRE_I1/C
                         clock pessimism              0.476     9.263    
                         clock uncertainty           -0.074     9.189    
    SLICE_X109Y149       FDRE (Setup_fdre_C_CE)      -0.205     8.984    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[71].FL.M.CELL_XIY0/FDRE_I1
  -------------------------------------------------------------------
                         required time                          8.984    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[74].FL.M.CELL_XIY0/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 0.456ns (5.588%)  route 7.705ns (94.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 8.790 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.705     7.248    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[74].FL.M.CELL_XIY0/ce
    SLICE_X112Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[74].FL.M.CELL_XIY0/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.864     8.790    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[74].FL.M.CELL_XIY0/s00_axi_aclk
    SLICE_X112Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[74].FL.M.CELL_XIY0/FDRE_I1/C
                         clock pessimism              0.476     9.266    
                         clock uncertainty           -0.074     9.192    
    SLICE_X112Y149       FDRE (Setup_fdre_C_CE)      -0.169     9.023    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[74].FL.M.CELL_XIY0/FDRE_I1
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[70].FL.M.CELL_XIY0/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 0.456ns (5.604%)  route 7.681ns (94.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.681     7.225    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[70].FL.M.CELL_XIY0/ce
    SLICE_X108Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[70].FL.M.CELL_XIY0/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.861     8.787    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[70].FL.M.CELL_XIY0/s00_axi_aclk
    SLICE_X108Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[70].FL.M.CELL_XIY0/FDRE_I1/C
                         clock pessimism              0.476     9.263    
                         clock uncertainty           -0.074     9.189    
    SLICE_X108Y149       FDRE (Setup_fdre_C_CE)      -0.169     9.020    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[70].FL.M.CELL_XIY0/FDRE_I1
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[71].EH.E_M.CELL_XIYE/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.068ns  (logic 0.456ns (5.652%)  route 7.612ns (94.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.612     7.156    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[71].EH.E_M.CELL_XIYE/ce
    SLICE_X109Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[71].EH.E_M.CELL_XIYE/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.861     8.787    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[71].EH.E_M.CELL_XIYE/s00_axi_aclk
    SLICE_X109Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[71].EH.E_M.CELL_XIYE/FDRE_I1/C
                         clock pessimism              0.476     9.263    
                         clock uncertainty           -0.074     9.189    
    SLICE_X109Y147       FDRE (Setup_fdre_C_CE)      -0.205     8.984    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[71].EH.E_M.CELL_XIYE/FDRE_I1
  -------------------------------------------------------------------
                         required time                          8.984    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[67].FL.M.CELL_XIY0/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.994ns  (logic 0.456ns (5.704%)  route 7.538ns (94.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 8.713 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.538     7.081    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[67].FL.M.CELL_XIY0/ce
    SLICE_X105Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[67].FL.M.CELL_XIY0/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.787     8.713    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[67].FL.M.CELL_XIY0/s00_axi_aclk
    SLICE_X105Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[67].FL.M.CELL_XIY0/FDRE_I1/C
                         clock pessimism              0.476     9.189    
                         clock uncertainty           -0.074     9.115    
    SLICE_X105Y149       FDRE (Setup_fdre_C_CE)      -0.205     8.910    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[67].FL.M.CELL_XIY0/FDRE_I1
  -------------------------------------------------------------------
                         required time                          8.910    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_shift_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/FDRE_I1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.292ns  (logic 0.580ns (6.994%)  route 7.712ns (93.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDSE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_shift_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_shift_reg/Q
                         net (fo=5777, routed)        7.712     7.256    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/shift
    SLICE_X106Y147       LUT6 (Prop_lut6_I5_O)        0.124     7.380 r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/LUT6_LAST_BIT1/O
                         net (fo=2, routed)           0.000     7.380    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/lut6_2_last_o6
    SLICE_X106Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/FDRE_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.861     8.787    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/s00_axi_aclk
    SLICE_X106Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/FDRE_I1/C
                         clock pessimism              0.476     9.263    
                         clock uncertainty           -0.074     9.189    
    SLICE_X106Y147       FDRE (Setup_fdre_C_D)        0.029     9.218    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/FDRE_I1
  -------------------------------------------------------------------
                         required time                          9.218    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.846ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_shift_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/FDRE_I1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 0.580ns (7.001%)  route 7.705ns (92.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDSE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_shift_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_shift_reg/Q
                         net (fo=5777, routed)        7.705     7.248    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/shift
    SLICE_X107Y147       LUT6 (Prop_lut6_I5_O)        0.124     7.372 r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/LUT6_LAST_BIT1/O
                         net (fo=2, routed)           0.000     7.372    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/lut6_2_last_o6
    SLICE_X107Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/FDRE_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.861     8.787    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/s00_axi_aclk
    SLICE_X107Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/FDRE_I1/C
                         clock pessimism              0.476     9.263    
                         clock uncertainty           -0.074     9.189    
    SLICE_X107Y147       FDRE (Setup_fdre_C_D)        0.029     9.218    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/FDRE_I1
  -------------------------------------------------------------------
                         required time                          9.218    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  1.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.558    -0.621    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X45Y54         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.424    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X45Y54         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.826    -0.859    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X45Y54         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.238    -0.621    
                         clock uncertainty            0.074    -0.546    
    SLICE_X45Y54         FDRE (Hold_fdre_C_D)         0.075    -0.471    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.584%)  route 0.127ns (47.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.574    -0.605    design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X27Y58         FDRE                                         r  design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.127    -0.336    design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X30Y58         SRL16E                                       r  design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.845    -0.840    design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y58         SRL16E                                       r  design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.272    -0.568    
                         clock uncertainty            0.074    -0.493    
    SLICE_X30Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.384    design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.558    -0.621    design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X40Y53         FDRE                                         r  design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.414    design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X40Y53         FDRE                                         r  design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.826    -0.859    design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X40Y53         FDRE                                         r  design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.621    
                         clock uncertainty            0.074    -0.546    
    SLICE_X40Y53         FDRE (Hold_fdre_C_D)         0.075    -0.471    design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.074    -0.540    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.074    -0.540    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.074    -0.540    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.074    -0.540    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC/CLK
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.074    -0.540    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.074    -0.540    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMS32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMS32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD/CLK
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.074    -0.540    
    SLICE_X38Y69         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.300    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_gol_clk_wiz_1_0_1
  To Clock:  clk_out1_design_gol_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.682ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[75].EH.E_RS.CELL_XWYE/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 0.456ns (5.549%)  route 7.762ns (94.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 8.790 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.762     7.305    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[75].EH.E_RS.CELL_XWYE/ce
    SLICE_X113Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[75].EH.E_RS.CELL_XWYE/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.864     8.790    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[75].EH.E_RS.CELL_XWYE/s00_axi_aclk
    SLICE_X113Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[75].EH.E_RS.CELL_XWYE/FDRE_I1/C
                         clock pessimism              0.476     9.266    
                         clock uncertainty           -0.074     9.192    
    SLICE_X113Y147       FDRE (Setup_fdre_C_CE)      -0.205     8.987    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[75].EH.E_RS.CELL_XWYE/FDRE_I1
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  1.682    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[74].EH.E_M.CELL_XIYE/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 0.456ns (5.549%)  route 7.762ns (94.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 8.790 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.762     7.305    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[74].EH.E_M.CELL_XIYE/ce
    SLICE_X112Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[74].EH.E_M.CELL_XIYE/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.864     8.790    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[74].EH.E_M.CELL_XIYE/s00_axi_aclk
    SLICE_X112Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[74].EH.E_M.CELL_XIYE/FDRE_I1/C
                         clock pessimism              0.476     9.266    
                         clock uncertainty           -0.074     9.192    
    SLICE_X112Y147       FDRE (Setup_fdre_C_CE)      -0.169     9.023    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[74].EH.E_M.CELL_XIYE/FDRE_I1
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[75].FL.RE.CELL_XWY0/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 0.456ns (5.588%)  route 7.705ns (94.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 8.790 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.705     7.248    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[75].FL.RE.CELL_XWY0/ce
    SLICE_X113Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[75].FL.RE.CELL_XWY0/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.864     8.790    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[75].FL.RE.CELL_XWY0/s00_axi_aclk
    SLICE_X113Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[75].FL.RE.CELL_XWY0/FDRE_I1/C
                         clock pessimism              0.476     9.266    
                         clock uncertainty           -0.074     9.192    
    SLICE_X113Y149       FDRE (Setup_fdre_C_CE)      -0.205     8.987    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[75].FL.RE.CELL_XWY0/FDRE_I1
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[71].FL.M.CELL_XIY0/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 0.456ns (5.604%)  route 7.681ns (94.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.681     7.225    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[71].FL.M.CELL_XIY0/ce
    SLICE_X109Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[71].FL.M.CELL_XIY0/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.861     8.787    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[71].FL.M.CELL_XIY0/s00_axi_aclk
    SLICE_X109Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[71].FL.M.CELL_XIY0/FDRE_I1/C
                         clock pessimism              0.476     9.263    
                         clock uncertainty           -0.074     9.189    
    SLICE_X109Y149       FDRE (Setup_fdre_C_CE)      -0.205     8.984    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[71].FL.M.CELL_XIY0/FDRE_I1
  -------------------------------------------------------------------
                         required time                          8.984    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[74].FL.M.CELL_XIY0/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 0.456ns (5.588%)  route 7.705ns (94.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 8.790 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.705     7.248    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[74].FL.M.CELL_XIY0/ce
    SLICE_X112Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[74].FL.M.CELL_XIY0/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.864     8.790    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[74].FL.M.CELL_XIY0/s00_axi_aclk
    SLICE_X112Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[74].FL.M.CELL_XIY0/FDRE_I1/C
                         clock pessimism              0.476     9.266    
                         clock uncertainty           -0.074     9.192    
    SLICE_X112Y149       FDRE (Setup_fdre_C_CE)      -0.169     9.023    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[74].FL.M.CELL_XIY0/FDRE_I1
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[70].FL.M.CELL_XIY0/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 0.456ns (5.604%)  route 7.681ns (94.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.681     7.225    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[70].FL.M.CELL_XIY0/ce
    SLICE_X108Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[70].FL.M.CELL_XIY0/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.861     8.787    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[70].FL.M.CELL_XIY0/s00_axi_aclk
    SLICE_X108Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[70].FL.M.CELL_XIY0/FDRE_I1/C
                         clock pessimism              0.476     9.263    
                         clock uncertainty           -0.074     9.189    
    SLICE_X108Y149       FDRE (Setup_fdre_C_CE)      -0.169     9.020    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[70].FL.M.CELL_XIY0/FDRE_I1
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[71].EH.E_M.CELL_XIYE/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.068ns  (logic 0.456ns (5.652%)  route 7.612ns (94.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.612     7.156    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[71].EH.E_M.CELL_XIYE/ce
    SLICE_X109Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[71].EH.E_M.CELL_XIYE/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.861     8.787    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[71].EH.E_M.CELL_XIYE/s00_axi_aclk
    SLICE_X109Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[71].EH.E_M.CELL_XIYE/FDRE_I1/C
                         clock pessimism              0.476     9.263    
                         clock uncertainty           -0.074     9.189    
    SLICE_X109Y147       FDRE (Setup_fdre_C_CE)      -0.205     8.984    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[71].EH.E_M.CELL_XIYE/FDRE_I1
  -------------------------------------------------------------------
                         required time                          8.984    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[67].FL.M.CELL_XIY0/FDRE_I1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.994ns  (logic 0.456ns (5.704%)  route 7.538ns (94.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 8.713 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_ce_reg/Q
                         net (fo=5777, routed)        7.538     7.081    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[67].FL.M.CELL_XIY0/ce
    SLICE_X105Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[67].FL.M.CELL_XIY0/FDRE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.787     8.713    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[67].FL.M.CELL_XIY0/s00_axi_aclk
    SLICE_X105Y149       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[67].FL.M.CELL_XIY0/FDRE_I1/C
                         clock pessimism              0.476     9.189    
                         clock uncertainty           -0.074     9.115    
    SLICE_X105Y149       FDRE (Setup_fdre_C_CE)      -0.205     8.910    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[0].COL[67].FL.M.CELL_XIY0/FDRE_I1
  -------------------------------------------------------------------
                         required time                          8.910    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_shift_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/FDRE_I1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.292ns  (logic 0.580ns (6.994%)  route 7.712ns (93.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDSE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_shift_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_shift_reg/Q
                         net (fo=5777, routed)        7.712     7.256    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/shift
    SLICE_X106Y147       LUT6 (Prop_lut6_I5_O)        0.124     7.380 r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/LUT6_LAST_BIT1/O
                         net (fo=2, routed)           0.000     7.380    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/lut6_2_last_o6
    SLICE_X106Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/FDRE_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.861     8.787    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/s00_axi_aclk
    SLICE_X106Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/FDRE_I1/C
                         clock pessimism              0.476     9.263    
                         clock uncertainty           -0.074     9.189    
    SLICE_X106Y147       FDRE (Setup_fdre_C_D)        0.029     9.218    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[68].EH.E_M.CELL_XIYE/FDRE_I1
  -------------------------------------------------------------------
                         required time                          9.218    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.846ns  (required time - arrival time)
  Source:                 design_gol_i/game_of_life_0/U0/CACORE/internal_shift_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/FDRE_I1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@10.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 0.580ns (7.001%)  route 7.705ns (92.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.699    -0.913    design_gol_i/game_of_life_0/U0/CACORE/s00_axi_aclk
    SLICE_X29Y61         FDSE                                         r  design_gol_i/game_of_life_0/U0/CACORE/internal_shift_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.457 r  design_gol_i/game_of_life_0/U0/CACORE/internal_shift_reg/Q
                         net (fo=5777, routed)        7.705     7.248    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/shift
    SLICE_X107Y147       LUT6 (Prop_lut6_I5_O)        0.124     7.372 r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/LUT6_LAST_BIT1/O
                         net (fo=2, routed)           0.000     7.372    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/lut6_2_last_o6
    SLICE_X107Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/FDRE_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        1.861     8.787    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/s00_axi_aclk
    SLICE_X107Y147       FDRE                                         r  design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/FDRE_I1/C
                         clock pessimism              0.476     9.263    
                         clock uncertainty           -0.074     9.189    
    SLICE_X107Y147       FDRE (Setup_fdre_C_D)        0.029     9.218    design_gol_i/game_of_life_0/U0/CACORE/Field/ROW[2].COL[69].EH.E_M.CELL_XIYE/FDRE_I1
  -------------------------------------------------------------------
                         required time                          9.218    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  1.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.558    -0.621    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X45Y54         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.424    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X45Y54         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.826    -0.859    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X45Y54         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.238    -0.621    
                         clock uncertainty            0.074    -0.546    
    SLICE_X45Y54         FDRE (Hold_fdre_C_D)         0.075    -0.471    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.584%)  route 0.127ns (47.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.574    -0.605    design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X27Y58         FDRE                                         r  design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.127    -0.336    design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X30Y58         SRL16E                                       r  design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.845    -0.840    design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y58         SRL16E                                       r  design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.272    -0.568    
                         clock uncertainty            0.074    -0.493    
    SLICE_X30Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.384    design_gol_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.558    -0.621    design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X40Y53         FDRE                                         r  design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.414    design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X40Y53         FDRE                                         r  design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.826    -0.859    design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X40Y53         FDRE                                         r  design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.621    
                         clock uncertainty            0.074    -0.546    
    SLICE_X40Y53         FDRE (Hold_fdre_C_D)         0.075    -0.471    design_gol_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.074    -0.540    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.074    -0.540    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.074    -0.540    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.074    -0.540    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC/CLK
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.074    -0.540    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMD32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.074    -0.540    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_gol_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_gol_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_gol_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_gol_clk_wiz_1_0 rise@0.000ns - clk_out1_design_gol_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.268%)  route 0.248ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_gol_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.549    -0.630    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y70         FDRE                                         r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.248    -0.241    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X38Y69         RAMS32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_gol_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_gol_i/clk_wiz_1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_gol_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_gol_i/clk_wiz_1/inst/clk_in1_design_gol_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_gol_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_gol_i/clk_wiz_1/inst/clk_out1_design_gol_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_gol_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=7193, routed)        0.816    -0.869    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X38Y69         RAMS32                                       r  design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD/CLK
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.074    -0.540    
    SLICE_X38Y69         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.300    design_gol_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.059    





