

================================================================
== Vivado HLS Report for 'sum_engine'
================================================================
* Date:           Mon Sep 14 09:23:59 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.828 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.82>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%t8_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %t8_V)" [biconv.cc:58]   --->   Operation 3 'read' 't8_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%t7_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %t7_V)" [biconv.cc:58]   --->   Operation 4 'read' 't7_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%t6_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %t6_V)" [biconv.cc:58]   --->   Operation 5 'read' 't6_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t5_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %t5_V)" [biconv.cc:58]   --->   Operation 6 'read' 't5_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%t4_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %t4_V)" [biconv.cc:58]   --->   Operation 7 'read' 't4_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%t3_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %t3_V)" [biconv.cc:58]   --->   Operation 8 'read' 't3_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%t2_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %t2_V)" [biconv.cc:58]   --->   Operation 9 'read' 't2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%t1_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %t1_V)" [biconv.cc:58]   --->   Operation 10 'read' 't1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%t0_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %t0_V)" [biconv.cc:58]   --->   Operation 11 'read' 't0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.88ns)   --->   "%add0_V = add i6 %t1_V_read, %t0_V_read" [biconv.cc:58]   --->   Operation 12 'add' 'add0_V' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.88ns)   --->   "%add1_V = add i6 %t3_V_read, %t2_V_read" [biconv.cc:59]   --->   Operation 13 'add' 'add1_V' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.88ns)   --->   "%add2_V = add i6 %t5_V_read, %t4_V_read" [biconv.cc:60]   --->   Operation 14 'add' 'add2_V' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.88ns)   --->   "%add3_V = add i6 %t7_V_read, %t6_V_read" [biconv.cc:61]   --->   Operation 15 'add' 'add3_V' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lhs_V = sext i6 %add0_V to i7" [biconv.cc:63]   --->   Operation 16 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rhs_V = sext i6 %add1_V to i7" [biconv.cc:63]   --->   Operation 17 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i6 %add2_V to i7" [biconv.cc:64]   --->   Operation 18 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i6 %add3_V to i7" [biconv.cc:64]   --->   Operation 19 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln68 = add i7 %rhs_V, %lhs_V" [biconv.cc:66]   --->   Operation 20 'add' 'add_ln68' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (0.88ns)   --->   "%add_ln68_1 = add i7 %lhs_V_3, %rhs_V_4" [biconv.cc:66]   --->   Operation 21 'add' 'add_ln68_1' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add6_V = add i7 %add_ln68_1, %add_ln68" [biconv.cc:66]   --->   Operation 22 'add' 'add6_V' <Predicate = true> <Delay = 1.05> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.89>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [biconv.cc:54]   --->   Operation 23 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i7 %add6_V to i8" [biconv.cc:68]   --->   Operation 24 'sext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%rhs_V_5 = zext i6 %t8_V_read to i8" [biconv.cc:68]   --->   Operation 25 'zext' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.89ns)   --->   "%ret_V = add i8 %lhs_V_4, %rhs_V_5" [biconv.cc:68]   --->   Operation 26 'add' 'ret_V' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret i8 %ret_V" [biconv.cc:68]   --->   Operation 27 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 2.83ns
The critical path consists of the following:
	wire read on port 't7_V' (biconv.cc:58) [12]  (0 ns)
	'add' operation ('add3.V', biconv.cc:61) [23]  (0.887 ns)
	'add' operation ('add_ln68_1', biconv.cc:66) [29]  (0.887 ns)
	'add' operation ('add6.V', biconv.cc:66) [30]  (1.05 ns)

 <State 2>: 0.897ns
The critical path consists of the following:
	'add' operation ('ret.V', biconv.cc:68) [33]  (0.897 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
