// Seed: 2450210574
module module_0 (
    input tri0 id_0,
    output wire id_1,
    input tri1 id_2,
    output tri0 id_3,
    input wor id_4,
    input tri1 id_5,
    output supply1 id_6,
    input wand id_7,
    output tri0 id_8,
    input supply0 id_9,
    output supply1 id_10,
    output tri1 id_11
);
  assign id_8 = -1;
  logic [-1 : -1] id_13;
  ;
  wire id_14;
  assign module_1.id_5 = 0;
  initial $unsigned(5);
  ;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    input wire id_2,
    output wor id_3,
    output uwire id_4,
    output supply1 id_5
    , id_18,
    input wand id_6,
    output wire id_7,
    input wand id_8,
    input supply0 id_9,
    output logic id_10,
    output tri0 id_11,
    output uwire id_12,
    input tri id_13,
    output supply1 id_14,
    input tri0 id_15,
    output tri1 id_16
);
  logic id_19;
  ;
  always @(-1 or posedge 1) begin : LABEL_0
    if (-1 == 1) for (id_18 = -1; 1; id_10 = id_15) id_10 = {(1) {1 ^ id_2}};
  end
  module_0 modCall_1 (
      id_2,
      id_3,
      id_6,
      id_5,
      id_1,
      id_6,
      id_4,
      id_9,
      id_5,
      id_2,
      id_14,
      id_7
  );
endmodule
