###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Tue Dec  6 15:19:56 2022
#  Design:            ToVerilog
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix ToVerilog_preCTS -outDir timingReports_preCTS
###############################################################
Path 1: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[4]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[4]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[0]                                              (^) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.265
  Arrival Time                  0.759
  Slack Time                    0.494
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[0]                                          |   ^   | DataIn[0]                                          |            |       |   0.500 |    0.006 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   ^   | DataIn[0]                                          | HA_5VX1    | 0.000 |   0.500 |    0.006 | 
     | _77_38/g430/B                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[4] | HA_5VX1    | 0.259 |   0.759 |    0.265 | 
     | _77_38/g430/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[4] | DFRRQ_5VX2 | 0.000 |   0.759 |    0.265 | 
     | 4]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.494 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk   | DFRRQ_5VX2 | 0.000 |   0.000 |    0.494 | 
     | 4]/C                                               |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[9]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[9]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[5]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.265
  Arrival Time                  0.783
  Slack Time                    0.518
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[5]                                          |   v   | DataIn[5]                                          |            |       |   0.500 |   -0.018 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[5]                                          | FA_5VX1    | 0.000 |   0.500 |   -0.017 | 
     | _77_38/g425/B                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[9] | FA_5VX1    | 0.283 |   0.783 |    0.265 | 
     | _77_38/g425/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[9] | DFRRQ_5VX1 | 0.000 |   0.783 |    0.265 | 
     | 9]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.518 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.518 | 
     | 9]/C                                               |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[2]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.263
  Arrival Time                  0.782
  Slack Time                    0.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[2]                                          |   v   | DataIn[2]                                          |            |       |   0.500 |   -0.019 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[2]                                          | FA_5VX1    | 0.000 |   0.500 |   -0.018 | 
     | _77_38/g428/B                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[6] | FA_5VX1    | 0.281 |   0.782 |    0.263 | 
     | _77_38/g428/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[6] | DFRRQ_5VX2 | 0.000 |   0.782 |    0.263 | 
     | 6]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.519 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk   | DFRRQ_5VX2 | 0.000 |   0.000 |    0.519 | 
     | 6]/C                                               |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[8]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[8]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[4]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.265
  Arrival Time                  0.785
  Slack Time                    0.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[4]                                          |   v   | DataIn[4]                                          |            |       |   0.500 |   -0.019 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[4]                                          | FA_5VX1    | 0.000 |   0.500 |   -0.019 | 
     | _77_38/g426/B                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[8] | FA_5VX1    | 0.285 |   0.785 |    0.265 | 
     | _77_38/g426/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[8] | DFRRQ_5VX1 | 0.000 |   0.785 |    0.265 | 
     | 8]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.519 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.519 | 
     | 8]/C                                               |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[16]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[16]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.263
  Arrival Time                  0.785
  Slack Time                    0.522
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |   -0.022 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | FA_5VX1    | 0.004 |   0.504 |   -0.019 | 
     | _77_38/g418/B                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[16 | FA_5VX1    | 0.282 |   0.785 |    0.263 | 
     | _77_38/g418/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[16 | DFRRQ_5VX2 | 0.000 |   0.785 |    0.263 | 
     | 16]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.522 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk   | DFRRQ_5VX2 | 0.000 |   0.000 |    0.522 | 
     | 16]/C                                              |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[5]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[5]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[1]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.263
  Arrival Time                  0.786
  Slack Time                    0.523
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[1]                                          |   v   | DataIn[1]                                          |            |       |   0.500 |   -0.023 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[1]                                          | FA_5VX1    | 0.000 |   0.500 |   -0.023 | 
     | _77_38/g429/B                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[5] | FA_5VX1    | 0.286 |   0.786 |    0.263 | 
     | _77_38/g429/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[5] | DFRRQ_5VX2 | 0.000 |   0.786 |    0.263 | 
     | 5]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.523 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk   | DFRRQ_5VX2 | 0.000 |   0.000 |    0.523 | 
     | 5]/C                                               |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[11]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[11]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[7]                                               (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.265
  Arrival Time                  0.789
  Slack Time                    0.525
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[7]                                          |   v   | DataIn[7]                                          |            |       |   0.500 |   -0.025 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[7]                                          | FA_5VX1    | 0.000 |   0.500 |   -0.025 | 
     | _77_38/g423/B                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[11 | FA_5VX1    | 0.289 |   0.789 |    0.265 | 
     | _77_38/g423/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[11 | DFRRQ_5VX1 | 0.000 |   0.789 |    0.265 | 
     | 11]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.525 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.525 | 
     | 11]/C                                              |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[7]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[7]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[3]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.265
  Arrival Time                  0.792
  Slack Time                    0.528
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[3]                                          |   v   | DataIn[3]                                          |            |       |   0.500 |   -0.028 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[3]                                          | FA_5VX1    | 0.000 |   0.500 |   -0.028 | 
     | _77_38/g427/B                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[7] | FA_5VX1    | 0.292 |   0.792 |    0.265 | 
     | _77_38/g427/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[7] | DFRRQ_5VX1 | 0.000 |   0.792 |    0.265 | 
     | 7]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.528 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.528 | 
     | 7]/C                                               |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[15]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[15]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[11]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.264
  Arrival Time                  0.795
  Slack Time                    0.530
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[11]                                         |   v   | DataIn[11]                                         |            |       |   0.500 |   -0.030 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[11]                                         | FA_5VX1    | 0.002 |   0.502 |   -0.028 | 
     | _77_38/g419/B                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[15 | FA_5VX1    | 0.293 |   0.795 |    0.264 | 
     | _77_38/g419/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[15 | DFRRQ_5VX1 | 0.000 |   0.795 |    0.264 | 
     | 15]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.530 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.530 | 
     | 15]/C                                              |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[18]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[18]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.264
  Arrival Time                  0.797
  Slack Time                    0.532
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |   -0.032 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | FA_5VX1    | 0.004 |   0.504 |   -0.028 | 
     | _77_38/g416/B                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[18 | FA_5VX1    | 0.292 |   0.797 |    0.264 | 
     | _77_38/g416/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[18 | DFRRQ_5VX1 | 0.000 |   0.797 |    0.264 | 
     | 18]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.532 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.532 | 
     | 18]/C                                              |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[17]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[17]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.262
  Arrival Time                  0.795
  Slack Time                    0.533
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |   -0.033 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | FA_5VX1    | 0.004 |   0.504 |   -0.029 | 
     | _77_38/g417/B                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[17 | FA_5VX1    | 0.291 |   0.795 |    0.262 | 
     | _77_38/g417/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[17 | DFRRQ_5VX2 | 0.000 |   0.795 |    0.262 | 
     | 17]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.533 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk   | DFRRQ_5VX2 | 0.000 |   0.000 |    0.533 | 
     | 17]/C                                              |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[19]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[19]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.262
  Arrival Time                  0.796
  Slack Time                    0.533
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |   -0.033 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | FA_5VX1    | 0.004 |   0.504 |   -0.029 | 
     | _77_38/g415/B                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[19 | FA_5VX1    | 0.291 |   0.796 |    0.262 | 
     | _77_38/g415/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[19 | DFRRQ_5VX2 | 0.000 |   0.796 |    0.262 | 
     | 19]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.533 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk   | DFRRQ_5VX2 | 0.000 |   0.000 |    0.533 | 
     | 19]/C                                              |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[12]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[12]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[8]                                               (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.264
  Arrival Time                  0.804
  Slack Time                    0.541
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[8]                                          |   v   | DataIn[8]                                          |            |       |   0.500 |   -0.041 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[8]                                          | FA_5VX1    | 0.002 |   0.502 |   -0.039 | 
     | _77_38/g422/B                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[12 | FA_5VX1    | 0.303 |   0.804 |    0.264 | 
     | _77_38/g422/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[12 | DFRRQ_5VX1 | 0.000 |   0.804 |    0.264 | 
     | 12]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.541 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.541 | 
     | 12]/C                                              |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[14]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[14]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[10]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.260
  Arrival Time                  0.828
  Slack Time                    0.568
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[10]                                         |   v   | DataIn[10]                                         |            |       |   0.500 |   -0.068 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[10]                                         | FA_5VX1    | 0.002 |   0.502 |   -0.066 | 
     | _77_38/g420/B                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[14 | FA_5VX1    | 0.326 |   0.828 |    0.260 | 
     | _77_38/g420/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[14 | DFRRQ_5VX2 | 0.000 |   0.828 |    0.260 | 
     | 14]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.568 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk   | DFRRQ_5VX2 | 0.000 |   0.000 |    0.568 | 
     | 14]/C                                              |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[13]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[13]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[9]                                               (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.261
  Arrival Time                  0.852
  Slack Time                    0.592
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[9]                                          |   v   | DataIn[9]                                          |            |       |   0.500 |   -0.092 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[9]                                          | FA_5VX1    | 0.002 |   0.502 |   -0.090 | 
     | _77_38/g421/B                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[13 | FA_5VX1    | 0.350 |   0.852 |    0.261 | 
     | _77_38/g421/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[13 | DFRRQ_5VX1 | 0.000 |   0.852 |    0.261 | 
     | 13]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.592 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.592 | 
     | 13]/C                                              |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[6]                                               (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.258
  Arrival Time                  0.853
  Slack Time                    0.595
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[6]                                          |   v   | DataIn[6]                                          |            |       |   0.500 |   -0.095 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[6]                                          | FA_5VX1    | 0.000 |   0.500 |   -0.095 | 
     | _77_38/g424/B                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[10 | FA_5VX1    | 0.353 |   0.853 |    0.258 | 
     | _77_38/g424/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[10 | DFRRQ_5VX2 | 0.000 |   0.853 |    0.258 | 
     | 10]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.595 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk   | DFRRQ_5VX2 | 0.000 |   0.000 |    0.595 | 
     | 10]/C                                              |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[20]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[20]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.262
  Arrival Time                  0.866
  Slack Time                    0.604
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |   -0.104 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | EO3_5VX1   | 0.004 |   0.504 |   -0.099 | 
     | _77_38/g414/C                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[20 | EO3_5VX1   | 0.362 |   0.866 |    0.262 | 
     | _77_38/g414/Q                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[20 | DFRRQ_5VX2 | 0.000 |   0.866 |    0.262 | 
     | 20]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    0.604 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk   | DFRRQ_5VX2 | 0.000 |   0.000 |    0.604 | 
     | 20]/C                                              |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[3]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[2]                                            (v) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.255
  Arrival Time                  1.319
  Slack Time                    1.064
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[2]                                          |   v   | DataIn[2]                                          |            |       |   0.500 |   -0.564 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[2]                                          | NA22_5VX2  | 0.000 |   0.500 |   -0.564 | 
     | _40_groupi/FE_RC_562_0/A                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.241 |   0.742 |   -0.323 | 
     | _40_groupi/FE_RC_562_0/Q                           |       | _40_groupi/n_216                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.742 |   -0.323 | 
     | _40_groupi/FE_RC_650_0/A                           |       | _40_groupi/n_216                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.118 |   0.860 |   -0.204 | 
     | _40_groupi/FE_RC_650_0/Q                           |       | _40_groupi/FE_RN_473_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.860 |   -0.204 | 
     | _40_groupi/FE_RC_649_0/B                           |       | _40_groupi/FE_RN_473_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.075 |   0.934 |   -0.130 | 
     | _40_groupi/FE_RC_649_0/Q                           |       | _40_groupi/FE_RN_474_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.934 |   -0.130 | 
     | _40_groupi/FE_RC_648_0/A                           |       | _40_groupi/FE_RN_474_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.191 |   1.126 |    0.061 | 
     | _40_groupi/FE_RC_648_0/Q                           |       | _40_groupi/FE_RN_475_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   | 0.000 |   1.126 |    0.061 | 
     | _40_groupi/FE_RC_871_0/B                           |       | _40_groupi/FE_RN_475_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DC_Out[3]                                          | NA2_5VX4   | 0.192 |   1.318 |    0.253 | 
     | _40_groupi/FE_RC_871_0/Q                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3] |   v   | DC_Out[3]                                          | DFRRQ_5VX1 | 0.001 |   1.319 |    0.255 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    1.064 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    1.064 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[4]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[2]                                            (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.261
  Arrival Time                  1.425
  Slack Time                    1.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[2]                                          |   ^   | DataIn[2]                                          |            |       |   0.500 |   -0.664 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[2]                                          | NA22_5VX2  | 0.000 |   0.500 |   -0.663 | 
     | _40_groupi/FE_RC_562_0/A                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.252 |   0.752 |   -0.412 | 
     | _40_groupi/FE_RC_562_0/Q                           |       | _40_groupi/n_216                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.000 |   0.752 |   -0.412 | 
     | _40_groupi/FE_RC_723_0/B                           |       | _40_groupi/n_216                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.095 |   0.847 |   -0.317 | 
     | _40_groupi/FE_RC_723_0/Q                           |       | _40_groupi/FE_RN_524_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   | 0.000 |   0.847 |   -0.317 | 
     | _40_groupi/FE_RC_722_0/B                           |       | _40_groupi/FE_RN_524_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   | 0.150 |   0.997 |   -0.167 | 
     | _40_groupi/FE_RC_722_0/Q                           |       | _40_groupi/n_164                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EN2_5VX2   | 0.000 |   0.997 |   -0.167 | 
     | _40_groupi/g5096/A                                 |       | _40_groupi/n_164                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN38_DC_Out_4_                      | EN2_5VX2   | 0.198 |   1.195 |    0.031 | 
     | _40_groupi/g5096/Q                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OFC39_DC_Out_4_/A                    |   v   | u_FI_Full1/FE_OFN38_DC_Out_4_                      | BU_5VX8    | 0.000 |   1.195 |    0.031 | 
     | u_FI_Full1/FE_OFC39_DC_Out_4_/Q                    |   v   | DC_Out[4]                                          | BU_5VX8    | 0.226 |   1.421 |    0.257 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4] |   v   | DC_Out[4]                                          | DFRRQ_5VX1 | 0.004 |   1.425 |    0.261 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    1.164 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    1.164 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[11]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[11]                                            (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.261
  Arrival Time                  1.458
  Slack Time                    1.197
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[11]                                         |   ^   | DataIn[11]                                         |            |       |   0.500 |   -0.697 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[11]                                         | FA_5VX1    | 0.002 |   0.502 |   -0.695 | 
     | _40_groupi/g5112/A                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | FA_5VX1    | 0.335 |   0.837 |   -0.360 | 
     | _40_groupi/g5112/S                                 |       | _40_groupi/n_211                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2_5VX1   | 0.000 |   0.837 |   -0.360 | 
     | _40_groupi/g5043/A                                 |       | _40_groupi/n_211                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2_5VX1   | 0.120 |   0.957 |   -0.240 | 
     | _40_groupi/g5043/Q                                 |       | _40_groupi/n_141                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2I1_5VX2 | 0.000 |   0.957 |   -0.240 | 
     | _40_groupi/g5027/B                                 |       | _40_groupi/n_141                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2I1_5VX2 | 0.116 |   1.073 |   -0.124 | 
     | _40_groupi/g5027/Q                                 |       | _40_groupi/n_150                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | MU2_5VX2   | 0.000 |   1.073 |   -0.124 | 
     | _40_groupi/g4976/S                                 |       | _40_groupi/n_150                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | MU2_5VX2   | 0.253 |   1.325 |    0.129 | 
     | _40_groupi/g4976/Q                                 |       | _40_groupi/n_181                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | IN_5VX8    | 0.000 |   1.325 |    0.129 | 
     | _40_groupi/g4973/A                                 |       | _40_groupi/n_181                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | FE_OCPN184_DC_Out_11_                              | IN_5VX8    | 0.131 |   1.457 |    0.260 | 
     | _40_groupi/g4973/Q                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11 |   v   | FE_OCPN184_DC_Out_11_                              | DFRRQ_5VX1 | 0.001 |   1.458 |    0.261 | 
     | ]/D                                                |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    1.197 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11 |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    1.197 | 
     | ]/C                                                |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[7]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[7]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[5]                                            (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.246
  Arrival Time                  1.474
  Slack Time                    1.228
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[5]                                          |   ^   | DataIn[5]                                          |            |       |   0.500 |   -0.728 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[5]                                          | NA2_5VX1   | 0.000 |   0.500 |   -0.728 | 
     | _40_groupi/FE_RC_738_0/A                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.098 |   0.598 |   -0.630 | 
     | _40_groupi/FE_RC_738_0/Q                           |       | _40_groupi/FE_RN_527_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   0.598 |   -0.630 | 
     | _40_groupi/FE_RC_737_0/C                           |       | _40_groupi/FE_RN_527_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.113 |   0.711 |   -0.517 | 
     | _40_groupi/FE_RC_737_0/Q                           |       | _40_groupi/n_222                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.711 |   -0.517 | 
     | _40_groupi/g5058/B                                 |       | _40_groupi/n_222                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.163 |   0.874 |   -0.354 | 
     | _40_groupi/g5058/Q                                 |       | _40_groupi/n_135                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   | 0.000 |   0.874 |   -0.354 | 
     | _40_groupi/FE_RC_923_0/A                           |       | _40_groupi/n_135                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   | 0.163 |   1.037 |   -0.191 | 
     | _40_groupi/FE_RC_923_0/Q                           |       | _40_groupi/n_123                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EO2_5VX2   | 0.000 |   1.037 |   -0.191 | 
     | _40_groupi/g5099/B                                 |       | _40_groupi/n_123                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN10_DC_Out_7_                      | EO2_5VX2   | 0.230 |   1.267 |    0.039 | 
     | _40_groupi/g5099/Q                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OFC11_DC_Out_7_/A                    |   v   | u_FI_Full1/FE_OFN10_DC_Out_7_                      | BU_5VX8    | 0.000 |   1.267 |    0.039 | 
     | u_FI_Full1/FE_OFC11_DC_Out_7_/Q                    |   v   | DC_Out[7]                                          | BU_5VX8    | 0.204 |   1.471 |    0.243 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[7] |   v   | DC_Out[7]                                          | DFRRQ_5VX4 | 0.003 |   1.474 |    0.246 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    1.228 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[7] |   ^   | clk   | DFRRQ_5VX4 | 0.000 |   0.000 |    1.228 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[5]                                            (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.263
  Arrival Time                  1.516
  Slack Time                    1.253
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[5]                                          |   ^   | DataIn[5]                                          |            |       |   0.500 |   -0.753 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[5]                                          | NA2_5VX1   | 0.000 |   0.500 |   -0.753 | 
     | _40_groupi/FE_RC_738_0/A                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.098 |   0.598 |   -0.655 | 
     | _40_groupi/FE_RC_738_0/Q                           |       | _40_groupi/FE_RN_527_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   0.598 |   -0.655 | 
     | _40_groupi/FE_RC_737_0/C                           |       | _40_groupi/FE_RN_527_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.113 |   0.711 |   -0.542 | 
     | _40_groupi/FE_RC_737_0/Q                           |       | _40_groupi/n_222                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.000 |   0.711 |   -0.542 | 
     | _40_groupi/g5087/B                                 |       | _40_groupi/n_222                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.202 |   0.913 |   -0.340 | 
     | _40_groupi/g5087/Q                                 |       | _40_groupi/n_112                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.913 |   -0.340 | 
     | _40_groupi/g5036/A                                 |       | _40_groupi/n_112                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.134 |   1.046 |   -0.207 | 
     | _40_groupi/g5036/Q                                 |       | _40_groupi/n_145                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   1.046 |   -0.207 | 
     | _40_groupi/FE_RC_1019_0/B                          |       | _40_groupi/n_145                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN15_DC_Out_6_                      | NA22_5VX2  | 0.264 |   1.311 |    0.058 | 
     | _40_groupi/FE_RC_1019_0/Q                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OFC16_DC_Out_6_/A                    |   v   | u_FI_Full1/FE_OFN15_DC_Out_6_                      | BU_5VX12   | 0.000 |   1.311 |    0.058 | 
     | u_FI_Full1/FE_OFC16_DC_Out_6_/Q                    |   v   | DC_Out[6]                                          | BU_5VX12   | 0.201 |   1.512 |    0.259 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6] |   v   | DC_Out[6]                                          | DFRRQ_5VX1 | 0.004 |   1.516 |    0.263 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    1.253 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    1.253 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[2]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[0]                                            (v) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.261
  Arrival Time                  1.525
  Slack Time                    1.264
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[0]                                          |   v   | DataIn[0]                                          |            |       |   0.500 |   -0.764 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[0]                                          | NA2_5VX1   | 0.000 |   0.500 |   -0.764 | 
     | _40_groupi/FE_RC_513_0/A                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.152 |   0.652 |   -0.613 | 
     | _40_groupi/FE_RC_513_0/Q                           |       | _40_groupi/FE_RN_370_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   0.652 |   -0.613 | 
     | _40_groupi/FE_RC_512_0/C                           |       | _40_groupi/FE_RN_370_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.090 |   0.741 |   -0.523 | 
     | _40_groupi/FE_RC_512_0/Q                           |       | _40_groupi/n_212                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.741 |   -0.523 | 
     | _40_groupi/g5044/B                                 |       | _40_groupi/n_212                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.189 |   0.930 |   -0.334 | 
     | _40_groupi/g5044/Q                                 |       | _40_groupi/n_121                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   0.930 |   -0.334 | 
     | _40_groupi/g5006/C                                 |       | _40_groupi/n_121                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.122 |   1.052 |   -0.212 | 
     | _40_groupi/g5006/Q                                 |       | _40_groupi/n_162                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   1.052 |   -0.212 | 
     | _40_groupi/FE_RC_410_0/B                           |       | _40_groupi/n_162                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN61_DC_Out_2_                      | NA22_5VX2  | 0.252 |   1.304 |    0.040 | 
     | _40_groupi/FE_RC_410_0/Q                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OFC62_DC_Out_2_/A                    |   v   | u_FI_Full1/FE_OFN61_DC_Out_2_                      | BU_5VX8    | 0.000 |   1.304 |    0.040 | 
     | u_FI_Full1/FE_OFC62_DC_Out_2_/Q                    |   v   | DC_Out[2]                                          | BU_5VX8    | 0.215 |   1.519 |    0.255 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2] |   v   | DC_Out[2]                                          | DFRRQ_5VX1 | 0.006 |   1.525 |    0.261 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    1.264 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    1.264 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[12]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[12]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[10]                                            (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.257
  Arrival Time                  1.544
  Slack Time                    1.287
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[10]                                         |   ^   | DataIn[10]                                         |            |       |   0.500 |   -0.787 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[10]                                         | FA_5VX1    | 0.002 |   0.502 |   -0.785 | 
     | _40_groupi/g5111/A                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | FA_5VX1    | 0.324 |   0.826 |   -0.460 | 
     | _40_groupi/g5111/CO                                |       | _40_groupi/n_208                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.000 |   0.826 |   -0.460 | 
     | _40_groupi/g5045/B                                 |       | _40_groupi/n_208                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.078 |   0.905 |   -0.382 | 
     | _40_groupi/g5045/Q                                 |       | _40_groupi/n_140                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | ON21_5VX1  | 0.000 |   0.905 |   -0.382 | 
     | _40_groupi/g5109/C                                 |       | _40_groupi/n_140                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | ON21_5VX1  | 0.136 |   1.041 |   -0.246 | 
     | _40_groupi/g5109/Q                                 |       | _40_groupi/n_202                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EO3_5VX1   | 0.000 |   1.041 |   -0.246 | 
     | _40_groupi/g5108/A                                 |       | _40_groupi/n_202                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN17_DC_Out_12_                     | EO3_5VX1   | 0.235 |   1.276 |   -0.011 | 
     | _40_groupi/g5108/Q                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OFC18_DC_Out_12_/A                   |   v   | u_FI_Full1/FE_OFN17_DC_Out_12_                     | BU_5VX6    | 0.000 |   1.276 |   -0.011 | 
     | u_FI_Full1/FE_OFC18_DC_Out_12_/Q                   |   v   | DC_Out[12]                                         | BU_5VX6    | 0.267 |   1.543 |    0.256 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[12 |   v   | DC_Out[12]                                         | DFRRQ_5VX1 | 0.002 |   1.544 |    0.257 | 
     | ]/D                                                |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    1.287 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[12 |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    1.287 | 
     | ]/C                                                |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[1]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[0]                                            (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.259
  Arrival Time                  1.549
  Slack Time                    1.289
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[0]                                          |   ^   | DataIn[0]                                          |            |       |   0.500 |   -0.789 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[0]                                          | NA2_5VX1   | 0.000 |   0.500 |   -0.789 | 
     | _40_groupi/FE_RC_513_0/A                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.128 |   0.628 |   -0.661 | 
     | _40_groupi/FE_RC_513_0/Q                           |       | _40_groupi/FE_RN_370_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   0.628 |   -0.661 | 
     | _40_groupi/FE_RC_512_0/C                           |       | _40_groupi/FE_RN_370_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.115 |   0.743 |   -0.546 | 
     | _40_groupi/FE_RC_512_0/Q                           |       | _40_groupi/n_212                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.000 |   0.743 |   -0.546 | 
     | _40_groupi/g5086/B                                 |       | _40_groupi/n_212                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.171 |   0.914 |   -0.375 | 
     | _40_groupi/g5086/Q                                 |       | _40_groupi/n_113                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.914 |   -0.375 | 
     | _40_groupi/g5033/A                                 |       | _40_groupi/n_113                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.085 |   0.999 |   -0.290 | 
     | _40_groupi/g5033/Q                                 |       | _40_groupi/n_147                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EN2_5VX0   | 0.000 |   0.999 |   -0.290 | 
     | _40_groupi/g5097/A                                 |       | _40_groupi/n_147                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN25_DC_Out_1_                      | EN2_5VX0   | 0.281 |   1.280 |   -0.009 | 
     | _40_groupi/g5097/Q                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OFC26_DC_Out_1_/A                    |   v   | u_FI_Full1/FE_OFN25_DC_Out_1_                      | BU_5VX6    | 0.000 |   1.280 |   -0.009 | 
     | u_FI_Full1/FE_OFC26_DC_Out_1_/Q                    |   v   | DC_Out[1]                                          | BU_5VX6    | 0.265 |   1.546 |    0.256 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1] |   v   | DC_Out[1]                                          | DFRRQ_5VX1 | 0.003 |   1.549 |    0.259 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    1.289 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    1.289 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[8]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[8]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[6]                                            (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.262
  Arrival Time                  1.560
  Slack Time                    1.298
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[6]                                          |   ^   | DataIn[6]                                          |            |       |   0.500 |   -0.798 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[6]                                          | CAG_5VX1   | 0.000 |   0.500 |   -0.798 | 
     | _40_groupi/FE_RC_1008_0/A                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | CAG_5VX1   | 0.304 |   0.804 |   -0.493 | 
     | _40_groupi/FE_RC_1008_0/CO                         |       | _40_groupi/n_224                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.000 |   0.804 |   -0.493 | 
     | _40_groupi/g5065/B                                 |       | _40_groupi/n_224                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.135 |   0.940 |   -0.358 | 
     | _40_groupi/g5065/Q                                 |       | _40_groupi/n_129                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   | 0.000 |   0.940 |   -0.358 | 
     | _40_groupi/FE_RC_10_0/B                            |       | _40_groupi/n_129                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   | 0.244 |   1.184 |   -0.113 | 
     | _40_groupi/FE_RC_10_0/Q                            |       | _40_groupi/n_172                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2_5VX2   | 0.005 |   1.189 |   -0.109 | 
     | _40_groupi/FE_RC_698_0/B                           |       | _40_groupi/n_172                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2_5VX2   | 0.108 |   1.296 |   -0.001 | 
     | _40_groupi/FE_RC_698_0/Q                           |       | _40_groupi/FE_RN_509_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2I1_5VX4 | 0.000 |   1.296 |   -0.001 | 
     | _40_groupi/FE_RC_696_0/B                           |       | _40_groupi/FE_RN_509_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2I1_5VX4 | 0.142 |   1.439 |    0.141 | 
     | _40_groupi/FE_RC_696_0/Q                           |       | _40_groupi/FE_RN_510_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | IN_5VX8    | 0.000 |   1.439 |    0.141 | 
     | _40_groupi/FE_RC_697_0/A                           |       | _40_groupi/FE_RN_510_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DC_Out[8]                                          | IN_5VX8    | 0.120 |   1.559 |    0.261 | 
     | _40_groupi/FE_RC_697_0/Q                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[8] |   v   | DC_Out[8]                                          | DFRRQ_5VX1 | 0.001 |   1.560 |    0.262 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    1.298 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[8] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    1.298 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[0]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[0]                                            (v) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.037
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.237
  Arrival Time                  1.766
  Slack Time                    1.530
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[0]                                          |   v   | DataIn[0]                                          |            |       |   0.500 |   -1.030 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[0]                                          | NA2_5VX1   | 0.000 |   0.500 |   -1.030 | 
     | _40_groupi/FE_RC_513_0/A                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.152 |   0.652 |   -0.878 | 
     | _40_groupi/FE_RC_513_0/Q                           |       | _40_groupi/FE_RN_370_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.000 |   0.652 |   -0.878 | 
     | _40_groupi/FE_RC_507_0/A                           |       | _40_groupi/FE_RN_370_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.200 |   0.852 |   -0.678 | 
     | _40_groupi/FE_RC_507_0/Q                           |       | _40_groupi/FE_RN_375_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 | 0.000 |   0.852 |   -0.678 | 
     | _40_groupi/FE_RC_590_0/B                           |       | _40_groupi/FE_RN_375_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 | 0.093 |   0.944 |   -0.585 | 
     | _40_groupi/FE_RC_590_0/Q                           |       | _40_groupi/n_213                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.944 |   -0.585 | 
     | _40_groupi/g5051/A                                 |       | _40_groupi/n_213                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.173 |   1.117 |   -0.412 | 
     | _40_groupi/g5051/Q                                 |       | _40_groupi/n_137                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   1.117 |   -0.412 | 
     | _40_groupi/g5025/B                                 |       | _40_groupi/n_137                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.211 |   1.328 |   -0.202 | 
     | _40_groupi/g5025/Q                                 |       | _40_groupi/n_153                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EN2_5VX4   | 0.000 |   1.328 |   -0.202 | 
     | _40_groupi/g5098/A                                 |       | _40_groupi/n_153                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DC_Out[0]                                          | EN2_5VX4   | 0.435 |   1.762 |    0.233 | 
     | _40_groupi/g5098/Q                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0] |   v   | DC_Out[0]                                          | DFRRQ_5VX1 | 0.004 |   1.766 |    0.237 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    1.530 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    1.530 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   Env_Out[12]                                                     (v) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[11]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.243
  Slack Time                    1.543
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -1.543 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk                                                | DFRRQ_5VX4 | 0.000 |   0.000 |   -1.543 | 
     | ut1_reg[11]/C                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | DFRRQ_5VX4 | 0.811 |   0.811 |   -0.731 | 
     | ut1_reg[11]/Q                                      |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g991/C  |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | EO3_5VX1   | 0.000 |   0.812 |   -0.731 | 
     |                                                    |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g991/Q  |   v   | Env_Out[12]                                        | EO3_5VX1   | 0.431 |   1.243 |   -0.300 | 
     | Env_Out[12]                                        |   v   | Env_Out[12]                                        | ToVerilog  | 0.000 |   1.243 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[5]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[4]                                            (v) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.042
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.242
  Arrival Time                  1.829
  Slack Time                    1.586
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[4]                                          |   v   | DataIn[4]                                          |            |       |   0.500 |   -1.086 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[4]                                          | EN2_5VX0   | 0.000 |   0.500 |   -1.086 | 
     | _40_groupi/FE_RC_759_0/A                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EN2_5VX0   | 0.137 |   0.637 |   -0.950 | 
     | _40_groupi/FE_RC_759_0/Q                           |       | _40_groupi/FE_RN_548_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | ON21_5VX1  | 0.000 |   0.637 |   -0.950 | 
     | _40_groupi/FE_RC_754_0/A                           |       | _40_groupi/FE_RN_548_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | ON21_5VX1  | 0.165 |   0.802 |   -0.784 | 
     | _40_groupi/FE_RC_754_0/Q                           |       | _40_groupi/n_221                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.000 |   0.802 |   -0.784 | 
     | _40_groupi/g5062/A                                 |       | _40_groupi/n_221                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.149 |   0.951 |   -0.635 | 
     | _40_groupi/g5062/Q                                 |       | _40_groupi/n_132                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.000 |   0.951 |   -0.635 | 
     | _40_groupi/g4999/C                                 |       | _40_groupi/n_132                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.115 |   1.066 |   -0.520 | 
     | _40_groupi/g4999/Q                                 |       | _40_groupi/n_168                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   1.066 |   -0.520 | 
     | _40_groupi/FE_RC_776_0/A                           |       | _40_groupi/n_168                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN21_DC_Out_5_                      | NA22_5VX2  | 0.320 |   1.387 |   -0.200 | 
     | _40_groupi/FE_RC_776_0/Q                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OFC23_DC_Out_5_/A                    |   v   | u_FI_Full1/FE_OFN21_DC_Out_5_                      | BU_5VX1    | 0.001 |   1.388 |   -0.198 | 
     | u_FI_Full1/FE_OFC23_DC_Out_5_/Q                    |   v   | DC_Out[5]                                          | BU_5VX1    | 0.440 |   1.828 |    0.241 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5] |   v   | DC_Out[5]                                          | DFRRQ_5VX1 | 0.001 |   1.829 |    0.242 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    1.586 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5] |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    1.586 | 
     | /C                                                 |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   DC_Out[3] (v) checked with  leading edge of 'Clock'
Beginpoint: DataIn[2] (v) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.320
  Slack Time                    1.620
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[2]                                          |   v   | DataIn[2]                                          |           |       |   0.500 |   -1.120 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[2]                                          | NA22_5VX2 | 0.000 |   0.500 |   -1.120 | 
     | _40_groupi/FE_RC_562_0/A                           |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.241 |   0.742 |   -0.878 | 
     | _40_groupi/FE_RC_562_0/Q                           |       | _40_groupi/n_216                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   0.742 |   -0.878 | 
     | _40_groupi/FE_RC_650_0/A                           |       | _40_groupi/n_216                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.118 |   0.860 |   -0.760 | 
     | _40_groupi/FE_RC_650_0/Q                           |       | _40_groupi/FE_RN_473_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   0.860 |   -0.760 | 
     | _40_groupi/FE_RC_649_0/B                           |       | _40_groupi/FE_RN_473_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.075 |   0.934 |   -0.686 | 
     | _40_groupi/FE_RC_649_0/Q                           |       | _40_groupi/FE_RN_474_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   0.934 |   -0.686 | 
     | _40_groupi/FE_RC_648_0/A                           |       | _40_groupi/FE_RN_474_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.191 |   1.126 |   -0.494 | 
     | _40_groupi/FE_RC_648_0/Q                           |       | _40_groupi/FE_RN_475_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4  | 0.000 |   1.126 |   -0.494 | 
     | _40_groupi/FE_RC_871_0/B                           |       | _40_groupi/FE_RN_475_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DC_Out[3]                                          | NA2_5VX4  | 0.192 |   1.318 |   -0.302 | 
     | _40_groupi/FE_RC_871_0/Q                           |       |                                                    |           |       |         |          | 
     | DC_Out[3]                                          |   v   | DC_Out[3]                                          | ToVerilog | 0.002 |   1.320 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   Env_Out[9]                                                      (^) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[11]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.339
  Slack Time                    1.639
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -1.639 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk                                                | DFRRQ_5VX4 | 0.000 |   0.000 |   -1.639 | 
     | ut1_reg[11]/C                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | DFRRQ_5VX4 | 0.811 |   0.811 |   -0.828 | 
     | ut1_reg[11]/Q                                      |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | IN_5VX1    | 0.003 |   0.814 |   -0.825 | 
     | 06_0/A                                             |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_6 | IN_5VX1    | 0.097 |   0.911 |   -0.728 | 
     | 06_0/Q                                             |       | 1_0                                                |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_6 | AND2_5VX1  | 0.000 |   0.911 |   -0.728 | 
     | 05_0/A                                             |       | 1_0                                                |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_6 | AND2_5VX1  | 0.181 |   1.092 |   -0.547 | 
     | 05_0/Q                                             |       | 2_0                                                |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_6 | ON21_5VX1  | 0.000 |   1.092 |   -0.547 | 
     | 02_0/A                                             |       | 2_0                                                |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_6 | ON21_5VX1  | 0.128 |   1.220 |   -0.419 | 
     | 02_0/Q                                             |       | 5_0                                                |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_6 | NA22_5VX2  | 0.000 |   1.220 |   -0.419 | 
     | 01_0/C                                             |       | 5_0                                                |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | Env_Out[9]                                         | NA22_5VX2  | 0.119 |   1.339 |   -0.300 | 
     | 01_0/Q                                             |       |                                                    |            |       |         |          | 
     | Env_Out[9]                                         |   ^   | Env_Out[9]                                         | ToVerilog  | 0.000 |   1.339 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   Env_Out[11]                                                     (v) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[11]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.357
  Slack Time                    1.657
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -1.657 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk                                                | DFRRQ_5VX4 | 0.000 |   0.000 |   -1.657 | 
     | ut1_reg[11]/C                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | DFRRQ_5VX4 | 0.811 |   0.811 |   -0.846 | 
     | ut1_reg[11]/Q                                      |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1009/A |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | NA2_5VX1   | 0.002 |   0.814 |   -0.844 | 
     |                                                    |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1009/Q |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_4     | NA2_5VX1   | 0.228 |   1.042 |   -0.616 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1006/B |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_4     | NA2I1_5VX1 | 0.000 |   1.042 |   -0.616 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1006/Q |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_7     | NA2I1_5VX1 | 0.115 |   1.156 |   -0.501 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_7     | NA22_5VX2  | 0.000 |   1.156 |   -0.501 | 
     | 029_0/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   v   | Env_Out[11]                                        | NA22_5VX2  | 0.201 |   1.357 |   -0.300 | 
     | 029_0/Q                                            |       |                                                    |            |       |         |          | 
     | Env_Out[11]                                        |   v   | Env_Out[11]                                        | ToVerilog  | 0.000 |   1.357 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   Env_Out[10]                                                     (^) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[11]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.393
  Slack Time                    1.693
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -1.693 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk                                                | DFRRQ_5VX4 | 0.000 |   0.000 |   -1.693 | 
     | ut1_reg[11]/C                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | DFRRQ_5VX4 | 0.811 |   0.811 |   -0.882 | 
     | ut1_reg[11]/Q                                      |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1008/B |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | NO2_5VX2   | 0.003 |   0.814 |   -0.879 | 
     |                                                    |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1008/Q |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_5     | NO2_5VX2   | 0.171 |   0.985 |   -0.708 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1007/A |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_5     | NA2I1_5VX1 | 0.000 |   0.985 |   -0.708 | 
     | N                                                  |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1007/Q |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_6     | NA2I1_5VX1 | 0.203 |   1.188 |   -0.505 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g995/A  |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_6     | EN2_5VX0   | 0.000 |   1.188 |   -0.505 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g995/Q  |   ^   | Env_Out[10]                                        | EN2_5VX0   | 0.205 |   1.393 |   -0.300 | 
     | Env_Out[10]                                        |   ^   | Env_Out[10]                                        | ToVerilog  | 0.000 |   1.393 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   DC_Out[4] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[2] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.421
  Slack Time                    1.721
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[2]                                          |   ^   | DataIn[2]                                          |           |       |   0.500 |   -1.221 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[2]                                          | NA22_5VX2 | 0.000 |   0.500 |   -1.221 | 
     | _40_groupi/FE_RC_562_0/A                           |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.252 |   0.752 |   -0.969 | 
     | _40_groupi/FE_RC_562_0/Q                           |       | _40_groupi/n_216                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | 0.000 |   0.752 |   -0.969 | 
     | _40_groupi/FE_RC_723_0/B                           |       | _40_groupi/n_216                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | 0.095 |   0.847 |   -0.874 | 
     | _40_groupi/FE_RC_723_0/Q                           |       | _40_groupi/FE_RN_524_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4  | 0.000 |   0.847 |   -0.874 | 
     | _40_groupi/FE_RC_722_0/B                           |       | _40_groupi/FE_RN_524_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4  | 0.150 |   0.997 |   -0.724 | 
     | _40_groupi/FE_RC_722_0/Q                           |       | _40_groupi/n_164                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EN2_5VX2  | 0.000 |   0.997 |   -0.724 | 
     | _40_groupi/g5096/A                                 |       | _40_groupi/n_164                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/FE_OFN38_DC_Out_4_                      | EN2_5VX2  | 0.174 |   1.171 |   -0.550 | 
     | _40_groupi/g5096/Q                                 |       |                                                    |           |       |         |          | 
     | u_FI_Full1/FE_OFC39_DC_Out_4_/A                    |   ^   | u_FI_Full1/FE_OFN38_DC_Out_4_                      | BU_5VX8   | 0.000 |   1.171 |   -0.550 | 
     | u_FI_Full1/FE_OFC39_DC_Out_4_/Q                    |   ^   | DC_Out[4]                                          | BU_5VX8   | 0.246 |   1.417 |   -0.304 | 
     | DC_Out[4]                                          |   ^   | DC_Out[4]                                          | ToVerilog | 0.004 |   1.421 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   DC_Out[7] (v) checked with  leading edge of 'Clock'
Beginpoint: DataIn[5] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.475
  Slack Time                    1.775
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[5]                                          |   ^   | DataIn[5]                                          |           |       |   0.500 |   -1.275 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[5]                                          | NA2_5VX1  | 0.000 |   0.500 |   -1.275 | 
     | _40_groupi/FE_RC_738_0/A                           |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.098 |   0.598 |   -1.177 | 
     | _40_groupi/FE_RC_738_0/Q                           |       | _40_groupi/FE_RN_527_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   0.598 |   -1.177 | 
     | _40_groupi/FE_RC_737_0/C                           |       | _40_groupi/FE_RN_527_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.113 |   0.711 |   -1.064 | 
     | _40_groupi/FE_RC_737_0/Q                           |       | _40_groupi/n_222                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   0.711 |   -1.064 | 
     | _40_groupi/g5058/B                                 |       | _40_groupi/n_222                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.163 |   0.874 |   -0.901 | 
     | _40_groupi/g5058/Q                                 |       | _40_groupi/n_135                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4  | 0.000 |   0.874 |   -0.901 | 
     | _40_groupi/FE_RC_923_0/A                           |       | _40_groupi/n_135                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4  | 0.163 |   1.037 |   -0.738 | 
     | _40_groupi/FE_RC_923_0/Q                           |       | _40_groupi/n_123                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EO2_5VX2  | 0.000 |   1.037 |   -0.738 | 
     | _40_groupi/g5099/B                                 |       | _40_groupi/n_123                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN10_DC_Out_7_                      | EO2_5VX2  | 0.230 |   1.267 |   -0.508 | 
     | _40_groupi/g5099/Q                                 |       |                                                    |           |       |         |          | 
     | u_FI_Full1/FE_OFC11_DC_Out_7_/A                    |   v   | u_FI_Full1/FE_OFN10_DC_Out_7_                      | BU_5VX8   | 0.000 |   1.267 |   -0.508 | 
     | u_FI_Full1/FE_OFC11_DC_Out_7_/Q                    |   v   | DC_Out[7]                                          | BU_5VX8   | 0.204 |   1.471 |   -0.304 | 
     | DC_Out[7]                                          |   v   | DC_Out[7]                                          | ToVerilog | 0.004 |   1.475 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   DC_Out[2] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[0] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.507
  Slack Time                    1.807
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[0]                                          |   ^   | DataIn[0]                                          |           |       |   0.500 |   -1.307 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[0]                                          | NA2_5VX1  | 0.000 |   0.500 |   -1.307 | 
     | _40_groupi/FE_RC_513_0/A                           |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.128 |   0.628 |   -1.179 | 
     | _40_groupi/FE_RC_513_0/Q                           |       | _40_groupi/FE_RN_370_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   0.628 |   -1.179 | 
     | _40_groupi/FE_RC_512_0/C                           |       | _40_groupi/FE_RN_370_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.115 |   0.743 |   -1.064 | 
     | _40_groupi/FE_RC_512_0/Q                           |       | _40_groupi/n_212                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   0.743 |   -1.064 | 
     | _40_groupi/g5044/B                                 |       | _40_groupi/n_212                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.141 |   0.885 |   -0.923 | 
     | _40_groupi/g5044/Q                                 |       | _40_groupi/n_121                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   0.885 |   -0.923 | 
     | _40_groupi/g5006/C                                 |       | _40_groupi/n_121                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.144 |   1.028 |   -0.779 | 
     | _40_groupi/g5006/Q                                 |       | _40_groupi/n_162                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   1.028 |   -0.779 | 
     | _40_groupi/FE_RC_410_0/B                           |       | _40_groupi/n_162                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/FE_OFN61_DC_Out_2_                      | NA22_5VX2 | 0.235 |   1.263 |   -0.544 | 
     | _40_groupi/FE_RC_410_0/Q                           |       |                                                    |           |       |         |          | 
     | u_FI_Full1/FE_OFC62_DC_Out_2_/A                    |   ^   | u_FI_Full1/FE_OFN61_DC_Out_2_                      | BU_5VX8   | 0.000 |   1.263 |   -0.544 | 
     | u_FI_Full1/FE_OFC62_DC_Out_2_/Q                    |   ^   | DC_Out[2]                                          | BU_5VX8   | 0.238 |   1.501 |   -0.306 | 
     | DC_Out[2]                                          |   ^   | DC_Out[2]                                          | ToVerilog | 0.006 |   1.507 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   DC_Out[1] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[0] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.514
  Slack Time                    1.814
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[0]                                          |   ^   | DataIn[0]                                          |           |       |   0.500 |   -1.314 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[0]                                          | NA2_5VX1  | 0.000 |   0.500 |   -1.314 | 
     | _40_groupi/FE_RC_513_0/A                           |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.128 |   0.628 |   -1.185 | 
     | _40_groupi/FE_RC_513_0/Q                           |       | _40_groupi/FE_RN_370_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   0.628 |   -1.185 | 
     | _40_groupi/FE_RC_512_0/C                           |       | _40_groupi/FE_RN_370_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.115 |   0.743 |   -1.070 | 
     | _40_groupi/FE_RC_512_0/Q                           |       | _40_groupi/n_212                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2  | 0.000 |   0.743 |   -1.070 | 
     | _40_groupi/g5086/B                                 |       | _40_groupi/n_212                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2  | 0.171 |   0.914 |   -0.899 | 
     | _40_groupi/g5086/Q                                 |       | _40_groupi/n_113                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   0.914 |   -0.899 | 
     | _40_groupi/g5033/A                                 |       | _40_groupi/n_113                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.085 |   0.999 |   -0.815 | 
     | _40_groupi/g5033/Q                                 |       | _40_groupi/n_147                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EN2_5VX0  | 0.000 |   0.999 |   -0.815 | 
     | _40_groupi/g5097/A                                 |       | _40_groupi/n_147                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/FE_OFN25_DC_Out_1_                      | EN2_5VX0  | 0.226 |   1.225 |   -0.589 | 
     | _40_groupi/g5097/Q                                 |       |                                                    |           |       |         |          | 
     | u_FI_Full1/FE_OFC26_DC_Out_1_/A                    |   ^   | u_FI_Full1/FE_OFN25_DC_Out_1_                      | BU_5VX6   | 0.000 |   1.225 |   -0.589 | 
     | u_FI_Full1/FE_OFC26_DC_Out_1_/Q                    |   ^   | DC_Out[1]                                          | BU_5VX6   | 0.285 |   1.509 |   -0.305 | 
     | DC_Out[1]                                          |   ^   | DC_Out[1]                                          | ToVerilog | 0.005 |   1.514 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   DC_Out[12] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[11] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.514
  Slack Time                    1.814
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[11]                                         |   ^   | DataIn[11]                                         |           |       |   0.500 |   -1.314 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[11]                                         | FA_5VX1   | 0.002 |   0.502 |   -1.312 | 
     | _40_groupi/g5112/A                                 |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | FA_5VX1   | 0.296 |   0.798 |   -1.016 | 
     | _40_groupi/g5112/CO                                |       | _40_groupi/n_210                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EO3_5VX1  | 0.000 |   0.798 |   -1.016 | 
     | _40_groupi/g5108/C                                 |       | _40_groupi/n_210                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/FE_OFN17_DC_Out_12_                     | EO3_5VX1  | 0.406 |   1.204 |   -0.610 | 
     | _40_groupi/g5108/Q                                 |       |                                                    |           |       |         |          | 
     | u_FI_Full1/FE_OFC18_DC_Out_12_/A                   |   ^   | u_FI_Full1/FE_OFN17_DC_Out_12_                     | BU_5VX6   | 0.000 |   1.204 |   -0.610 | 
     | u_FI_Full1/FE_OFC18_DC_Out_12_/Q                   |   ^   | DC_Out[12]                                         | BU_5VX6   | 0.307 |   1.511 |   -0.303 | 
     | DC_Out[12]                                         |   ^   | DC_Out[12]                                         | ToVerilog | 0.003 |   1.514 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   DC_Out[6] (v) checked with  leading edge of 'Clock'
Beginpoint: DataIn[5] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.516
  Slack Time                    1.816
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[5]                                          |   ^   | DataIn[5]                                          |           |       |   0.500 |   -1.316 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[5]                                          | NA2_5VX1  | 0.000 |   0.500 |   -1.316 | 
     | _40_groupi/FE_RC_738_0/A                           |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.098 |   0.598 |   -1.218 | 
     | _40_groupi/FE_RC_738_0/Q                           |       | _40_groupi/FE_RN_527_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   0.598 |   -1.218 | 
     | _40_groupi/FE_RC_737_0/C                           |       | _40_groupi/FE_RN_527_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.113 |   0.711 |   -1.105 | 
     | _40_groupi/FE_RC_737_0/Q                           |       | _40_groupi/n_222                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2  | 0.000 |   0.711 |   -1.105 | 
     | _40_groupi/g5087/B                                 |       | _40_groupi/n_222                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2  | 0.202 |   0.913 |   -0.904 | 
     | _40_groupi/g5087/Q                                 |       | _40_groupi/n_112                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   0.913 |   -0.904 | 
     | _40_groupi/g5036/A                                 |       | _40_groupi/n_112                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.134 |   1.046 |   -0.770 | 
     | _40_groupi/g5036/Q                                 |       | _40_groupi/n_145                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   1.046 |   -0.770 | 
     | _40_groupi/FE_RC_1019_0/B                          |       | _40_groupi/n_145                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN15_DC_Out_6_                      | NA22_5VX2 | 0.264 |   1.311 |   -0.505 | 
     | _40_groupi/FE_RC_1019_0/Q                          |       |                                                    |           |       |         |          | 
     | u_FI_Full1/FE_OFC16_DC_Out_6_/A                    |   v   | u_FI_Full1/FE_OFN15_DC_Out_6_                      | BU_5VX12  | 0.000 |   1.311 |   -0.505 | 
     | u_FI_Full1/FE_OFC16_DC_Out_6_/Q                    |   v   | DC_Out[6]                                          | BU_5VX12  | 0.201 |   1.512 |   -0.305 | 
     | DC_Out[6]                                          |   v   | DC_Out[6]                                          | ToVerilog | 0.005 |   1.516 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   DC_Out[8] (v) checked with  leading edge of 'Clock'
Beginpoint: DataIn[6] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.560
  Slack Time                    1.860
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[6]                                          |   ^   | DataIn[6]                                          |            |       |   0.500 |   -1.360 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[6]                                          | CAG_5VX1   | 0.000 |   0.500 |   -1.360 | 
     | _40_groupi/FE_RC_1008_0/A                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | CAG_5VX1   | 0.304 |   0.804 |   -1.055 | 
     | _40_groupi/FE_RC_1008_0/CO                         |       | _40_groupi/n_224                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.000 |   0.804 |   -1.055 | 
     | _40_groupi/g5065/B                                 |       | _40_groupi/n_224                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.135 |   0.940 |   -0.920 | 
     | _40_groupi/g5065/Q                                 |       | _40_groupi/n_129                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   | 0.000 |   0.940 |   -0.920 | 
     | _40_groupi/FE_RC_10_0/B                            |       | _40_groupi/n_129                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   | 0.244 |   1.184 |   -0.676 | 
     | _40_groupi/FE_RC_10_0/Q                            |       | _40_groupi/n_172                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2_5VX2   | 0.005 |   1.189 |   -0.671 | 
     | _40_groupi/FE_RC_698_0/B                           |       | _40_groupi/n_172                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2_5VX2   | 0.108 |   1.296 |   -0.563 | 
     | _40_groupi/FE_RC_698_0/Q                           |       | _40_groupi/FE_RN_509_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2I1_5VX4 | 0.000 |   1.296 |   -0.563 | 
     | _40_groupi/FE_RC_696_0/B                           |       | _40_groupi/FE_RN_509_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2I1_5VX4 | 0.142 |   1.439 |   -0.421 | 
     | _40_groupi/FE_RC_696_0/Q                           |       | _40_groupi/FE_RN_510_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | IN_5VX8    | 0.000 |   1.439 |   -0.421 | 
     | _40_groupi/FE_RC_697_0/A                           |       | _40_groupi/FE_RN_510_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DC_Out[8]                                          | IN_5VX8    | 0.120 |   1.559 |   -0.301 | 
     | _40_groupi/FE_RC_697_0/Q                           |       |                                                    |            |       |         |          | 
     | DC_Out[8]                                          |   v   | DC_Out[8]                                          | ToVerilog  | 0.001 |   1.560 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[10]                                            (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.207
  Arrival Time                  2.168
  Slack Time                    1.961
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[10]                                         |   ^   | DataIn[10]                                         |            |       |   0.500 |   -1.461 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[10]                                         | FA_5VX1    | 0.002 |   0.502 |   -1.459 | 
     | _40_groupi/g5111/A                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | FA_5VX1    | 0.343 |   0.845 |   -1.116 | 
     | _40_groupi/g5111/S                                 |       | _40_groupi/n_209                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.000 |   0.845 |   -1.116 | 
     | _40_groupi/g5048/A                                 |       | _40_groupi/n_209                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.175 |   1.020 |   -0.942 | 
     | _40_groupi/g5048/Q                                 |       | _40_groupi/n_138                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.000 |   1.020 |   -0.942 | 
     | _40_groupi/g5028/A                                 |       | _40_groupi/n_138                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.065 |   1.084 |   -0.877 | 
     | _40_groupi/g5028/Q                                 |       | _40_groupi/n_152                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EN2_5VX2   | 0.000 |   1.084 |   -0.877 | 
     | _40_groupi/g5093/B                                 |       | _40_groupi/n_152                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN13_DC_Out_10_                     | EN2_5VX2   | 0.162 |   1.247 |   -0.714 | 
     | _40_groupi/g5093/Q                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OFC14_DC_Out_10_/A                   |   v   | u_FI_Full1/FE_OFN13_DC_Out_10_                     | BU_5VX8    | 0.000 |   1.247 |   -0.714 | 
     | u_FI_Full1/FE_OFC14_DC_Out_10_/Q                   |   v   | u_FI_Full1/FE_OCPN171_DC_Out_10_                   | BU_5VX8    | 0.165 |   1.412 |   -0.549 | 
     | u_FI_Full1/FE_OCPC172_DC_Out_10_/A                 |   v   | u_FI_Full1/FE_OCPN171_DC_Out_10_                   | BU_5VX1    | 0.001 |   1.413 |   -0.549 | 
     | u_FI_Full1/FE_OCPC172_DC_Out_10_/Q                 |   v   | DC_Out[10]                                         | BU_5VX1    | 0.751 |   2.164 |    0.203 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[10 |   v   | DC_Out[10]                                         | DFRRQ_5VX1 | 0.004 |   2.168 |    0.207 | 
     | ]/D                                                |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |       |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |            |       |   0.000 |    1.961 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[10 |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |    1.961 | 
     | ]/C                                                |       |       |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   DC_Out[0] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[0] (v) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.668
  Slack Time                    1.968
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[0]                                          |   v   | DataIn[0]                                          |            |       |   0.500 |   -1.468 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[0]                                          | NA2_5VX1   | 0.000 |   0.500 |   -1.468 | 
     | _40_groupi/FE_RC_513_0/A                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.152 |   0.652 |   -1.317 | 
     | _40_groupi/FE_RC_513_0/Q                           |       | _40_groupi/FE_RN_370_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.000 |   0.652 |   -1.317 | 
     | _40_groupi/FE_RC_507_0/A                           |       | _40_groupi/FE_RN_370_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.200 |   0.852 |   -1.117 | 
     | _40_groupi/FE_RC_507_0/Q                           |       | _40_groupi/FE_RN_375_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 | 0.000 |   0.852 |   -1.117 | 
     | _40_groupi/FE_RC_590_0/B                           |       | _40_groupi/FE_RN_375_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 | 0.093 |   0.944 |   -1.024 | 
     | _40_groupi/FE_RC_590_0/Q                           |       | _40_groupi/n_213                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.944 |   -1.024 | 
     | _40_groupi/g5051/A                                 |       | _40_groupi/n_213                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.173 |   1.117 |   -0.851 | 
     | _40_groupi/g5051/Q                                 |       | _40_groupi/n_137                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   1.117 |   -0.851 | 
     | _40_groupi/g5025/B                                 |       | _40_groupi/n_137                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.211 |   1.328 |   -0.641 | 
     | _40_groupi/g5025/Q                                 |       | _40_groupi/n_153                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EN2_5VX4   | 0.000 |   1.328 |   -0.641 | 
     | _40_groupi/g5098/A                                 |       | _40_groupi/n_153                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DC_Out[0]                                          | EN2_5VX4   | 0.336 |   1.664 |   -0.305 | 
     | _40_groupi/g5098/Q                                 |       |                                                    |            |       |         |          | 
     | DC_Out[0]                                          |   ^   | DC_Out[0]                                          | ToVerilog  | 0.005 |   1.668 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   DC_Out[11] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[10] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.757
  Slack Time                    2.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[10]                                         |   ^   | DataIn[10]                                         |            |       |   0.500 |   -1.557 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[10]                                         | FA_5VX1    | 0.002 |   0.502 |   -1.554 | 
     | _40_groupi/g5111/A                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | FA_5VX1    | 0.324 |   0.826 |   -1.230 | 
     | _40_groupi/g5111/CO                                |       | _40_groupi/n_208                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.000 |   0.826 |   -1.230 | 
     | _40_groupi/g5045/B                                 |       | _40_groupi/n_208                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.078 |   0.905 |   -1.152 | 
     | _40_groupi/g5045/Q                                 |       | _40_groupi/n_140                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2I1_5VX2 | 0.000 |   0.905 |   -1.152 | 
     | _40_groupi/g5027/AN                                |       | _40_groupi/n_140                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2I1_5VX2 | 0.162 |   1.067 |   -0.990 | 
     | _40_groupi/g5027/Q                                 |       | _40_groupi/n_150                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | MU2_5VX2   | 0.000 |   1.067 |   -0.990 | 
     | _40_groupi/g4976/S                                 |       | _40_groupi/n_150                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | MU2_5VX2   | 0.266 |   1.333 |   -0.724 | 
     | _40_groupi/g4976/Q                                 |       | _40_groupi/n_181                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | IN_5VX8    | 0.000 |   1.333 |   -0.724 | 
     | _40_groupi/g4973/A                                 |       | _40_groupi/n_181                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | FE_OCPN184_DC_Out_11_                              | IN_5VX8    | 0.128 |   1.461 |   -0.596 | 
     | _40_groupi/g4973/Q                                 |       |                                                    |            |       |         |          | 
     | FE_OCPC185_DC_Out_11_/A                            |   ^   | FE_OCPN184_DC_Out_11_                              | BU_5VX1    | 0.002 |   1.462 |   -0.594 | 
     | FE_OCPC185_DC_Out_11_/Q                            |   ^   | DC_Out[11]                                         | BU_5VX1    | 0.294 |   1.757 |   -0.300 | 
     | DC_Out[11]                                         |   ^   | DC_Out[11]                                         | ToVerilog  | 0.000 |   1.757 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   DC_Out[5] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[3] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.812
  Slack Time                    2.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[3]                                          |   ^   | DataIn[3]                                          |           |       |   0.500 |   -1.612 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[3]                                          | FA_5VX2   | 0.000 |   0.500 |   -1.612 | 
     | _40_groupi/g5116/A                                 |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | FA_5VX2   | 0.346 |   0.846 |   -1.265 | 
     | _40_groupi/g5116/CO                                |       | _40_groupi/n_218                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | 0.000 |   0.846 |   -1.265 | 
     | _40_groupi/g5062/B                                 |       | _40_groupi/n_218                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | 0.103 |   0.950 |   -1.162 | 
     | _40_groupi/g5062/Q                                 |       | _40_groupi/n_132                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1 | 0.000 |   0.950 |   -1.162 | 
     | _40_groupi/g4999/C                                 |       | _40_groupi/n_132                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1 | 0.127 |   1.077 |   -1.035 | 
     | _40_groupi/g4999/Q                                 |       | _40_groupi/n_168                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   1.077 |   -1.035 | 
     | _40_groupi/FE_RC_776_0/A                           |       | _40_groupi/n_168                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/FE_OFN21_DC_Out_5_                      | NA22_5VX2 | 0.315 |   1.392 |   -0.720 | 
     | _40_groupi/FE_RC_776_0/Q                           |       |                                                    |           |       |         |          | 
     | u_FI_Full1/FE_OFC23_DC_Out_5_/A                    |   ^   | u_FI_Full1/FE_OFN21_DC_Out_5_                      | BU_5VX1   | 0.001 |   1.393 |   -0.718 | 
     | u_FI_Full1/FE_OFC23_DC_Out_5_/Q                    |   ^   | DC_Out[5]                                          | BU_5VX1   | 0.418 |   1.811 |   -0.301 | 
     | DC_Out[5]                                          |   ^   | DC_Out[5]                                          | ToVerilog | 0.001 |   1.812 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   Env_Out[6]                                                     (^) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[8]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.840
  Slack Time                    2.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -2.140 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk                                                | DFRRQ_5VX4 | 0.000 |   0.000 |   -2.140 | 
     | ut1_reg[8]/C                                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | DFRRQ_5VX4 | 0.712 |   0.713 |   -1.427 | 
     | ut1_reg[8]/Q                                       |       | ut1[8]                                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | EO2_5VX1   | 0.000 |   0.713 |   -1.427 | 
     | ul_91_41/g923/B                                    |       | ut1[8]                                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | EO2_5VX1   | 0.264 |   0.977 |   -1.163 | 
     | ul_91_41/g923/Q                                    |       | ul_91_41/n_24                                      |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | FA_5VX1    | 0.000 |   0.977 |   -1.163 | 
     | ul_91_41/g890/B                                    |       | ul_91_41/n_24                                      |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | FA_5VX1    | 0.349 |   1.326 |   -0.814 | 
     | ul_91_41/g890/S                                    |       | 1_cast_1[24]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_3 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | NA22_5VX1  | 0.000 |   1.326 |   -0.814 | 
     | 81_0/A                                             |       | 1_cast_1[24]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_3 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_2 | NA22_5VX1  | 0.176 |   1.502 |   -0.638 | 
     | 81_0/Q                                             |       | 70_0                                               |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_3 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_2 | NA22_5VX1  | 0.000 |   1.502 |   -0.638 | 
     | 76_0/A                                             |       | 70_0                                               |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_3 |   ^   | Env_Out[6]                                         | NA22_5VX1  | 0.337 |   1.839 |   -0.301 | 
     | 76_0/Q                                             |       |                                                    |            |       |         |          | 
     | Env_Out[6]                                         |   ^   | Env_Out[6]                                         | ToVerilog  | 0.001 |   1.840 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   Env_Out[7]                                                     (^) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[9]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.845
  Slack Time                    2.145
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -2.145 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk                                                | DFRRQ_5VX4 | 0.000 |   0.000 |   -2.145 | 
     | ut1_reg[9]/C                                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | DFRRQ_5VX4 | 0.674 |   0.674 |   -1.470 | 
     | ut1_reg[9]/Q                                       |       | ut1[9]                                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | IN_5VX1    | 0.000 |   0.675 |   -1.470 | 
     | ul_91_41/g940/A                                    |       | ut1[9]                                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | IN_5VX1    | 0.100 |   0.774 |   -1.370 | 
     | ul_91_41/g940/Q                                    |       | ul_91_41/n_4                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | CAG_5VX1   | 0.000 |   0.774 |   -1.370 | 
     | ul_91_41/g932/B                                    |       | ul_91_41/n_4                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | CAG_5VX1   | 0.300 |   1.074 |   -1.071 | 
     | ul_91_41/g932/CO                                   |       | ul_91_41/n_12                                      |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | FA_5VX1    | 0.000 |   1.074 |   -1.071 | 
     | ul_91_41/g889/B                                    |       | ul_91_41/n_12                                      |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | FA_5VX1    | 0.344 |   1.418 |   -0.727 | 
     | ul_91_41/g889/S                                    |       | 1_cast_1[25]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | NA22_5VX1  | 0.000 |   1.418 |   -0.727 | 
     | 76_0/A                                             |       | 1_cast_1[25]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_1 | NA22_5VX1  | 0.177 |   1.595 |   -0.549 | 
     | 76_0/Q                                             |       | 04_0                                               |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_1 | NA22_5VX2  | 0.000 |   1.595 |   -0.549 | 
     | 71_0/A                                             |       | 04_0                                               |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | Env_Out[7]                                         | NA22_5VX2  | 0.249 |   1.844 |   -0.300 | 
     | 71_0/Q                                             |       |                                                    |            |       |         |          | 
     | Env_Out[7]                                         |   ^   | Env_Out[7]                                         | ToVerilog  | 0.000 |   1.845 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   Env_Out[8]                                                      (v) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[11]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.846
  Slack Time                    2.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -2.146 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk                                                | DFRRQ_5VX4 | 0.000 |   0.000 |   -2.146 | 
     | ut1_reg[11]/C                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | DFRRQ_5VX4 | 0.811 |   0.811 |   -1.335 | 
     | ut1_reg[11]/Q                                      |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | EN3_5VX1   | 0.002 |   0.814 |   -1.333 | 
     | ul_91_41/g888/C                                    |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | EN3_5VX1   | 0.500 |   1.314 |   -0.833 | 
     | ul_91_41/g888/Q                                    |       | 1_cast_1[26]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | OR2_5VX2   | 0.000 |   1.314 |   -0.833 | 
     | 13_0/A                                             |       | 1_cast_1[26]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_7 | OR2_5VX2   | 0.172 |   1.486 |   -0.660 | 
     | 13_0/Q                                             |       | 5_0                                                |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_7 | NA2I1_5VX1 | 0.000 |   1.486 |   -0.660 | 
     | 20_0/B                                             |       | 5_0                                                |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_6 | NA2I1_5VX1 | 0.082 |   1.568 |   -0.578 | 
     | 20_0/Q                                             |       | 9_0                                                |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_6 | NA22_5VX1  | 0.000 |   1.568 |   -0.578 | 
     | 14_0/A                                             |       | 9_0                                                |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   v   | Env_Out[8]                                         | NA22_5VX1  | 0.278 |   1.846 |   -0.300 | 
     | 14_0/Q                                             |       |                                                    |            |       |         |          | 
     | Env_Out[8]                                         |   v   | Env_Out[8]                                         | ToVerilog  | 0.000 |   1.846 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   Env_Out[2]                                                     (v) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[5]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.856
  Slack Time                    2.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -2.156 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk                                                | DFRRQ_5VX1 | 0.000 |   0.000 |   -2.156 | 
     | ut1_reg[5]/C                                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | DFRRQ_5VX1 | 0.600 |   0.599 |   -1.557 | 
     | ut1_reg[5]/Q                                       |       | ut1[5]                                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | FA_5VX1    | 0.000 |   0.600 |   -1.557 | 
     | ul_91_41/g902/B                                    |       | ut1[5]                                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | FA_5VX1    | 0.437 |   1.036 |   -1.120 | 
     | ul_91_41/g902/CO                                   |       | ul_91_41/n_54                                      |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | FA_5VX1    | 0.000 |   1.036 |   -1.120 | 
     | ul_91_41/g894/B                                    |       | ul_91_41/n_54                                      |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | FA_5VX1    | 0.389 |   1.425 |   -0.731 | 
     | ul_91_41/g894/S                                    |       | 1_cast_1[20]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_5 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | NA22_5VX1  | 0.000 |   1.425 |   -0.731 | 
     | 81_0/A                                             |       | 1_cast_1[20]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_5 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_4 | NA22_5VX1  | 0.175 |   1.601 |   -0.556 | 
     | 81_0/Q                                             |       | 19_0                                               |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_5 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_4 | NA22_5VX2  | 0.000 |   1.601 |   -0.556 | 
     | 75_0/A                                             |       | 19_0                                               |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_5 |   v   | Env_Out[2]                                         | NA22_5VX2  | 0.255 |   1.855 |   -0.301 | 
     | 75_0/Q                                             |       |                                                    |            |       |         |          | 
     | Env_Out[2]                                         |   v   | Env_Out[2]                                         | ToVerilog  | 0.001 |   1.856 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   Env_Out[3]                                                     (v) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[6]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.893
  Slack Time                    2.193
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -2.193 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk                                                | DFRRQ_5VX1 | 0.000 |   0.000 |   -2.193 | 
     | ut1_reg[6]/C                                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | DFRRQ_5VX1 | 0.646 |   0.646 |   -1.546 | 
     | ut1_reg[6]/Q                                       |       | ut1[6]                                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | FA_5VX1    | 0.001 |   0.647 |   -1.546 | 
     | ul_91_41/g908/B                                    |       | ut1[6]                                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | FA_5VX1    | 0.438 |   1.086 |   -1.107 | 
     | ul_91_41/g908/CO                                   |       | ul_91_41/n_44                                      |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | FA_5VX1    | 0.000 |   1.086 |   -1.107 | 
     | ul_91_41/g893/B                                    |       | ul_91_41/n_44                                      |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | FA_5VX1    | 0.368 |   1.454 |   -0.739 | 
     | ul_91_41/g893/S                                    |       | 1_cast_1[21]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_4 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | NA22_5VX1  | 0.000 |   1.454 |   -0.739 | 
     | 77_0/A                                             |       | 1_cast_1[21]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_4 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_3 | NA22_5VX1  | 0.171 |   1.625 |   -0.568 | 
     | 77_0/Q                                             |       | 39_0                                               |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_4 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_3 | NA22_5VX2  | 0.000 |   1.625 |   -0.568 | 
     | 71_0/A                                             |       | 39_0                                               |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_4 |   v   | Env_Out[3]                                         | NA22_5VX2  | 0.267 |   1.892 |   -0.301 | 
     | 71_0/Q                                             |       |                                                    |            |       |         |          | 
     | Env_Out[3]                                         |   v   | Env_Out[3]                                         | ToVerilog  | 0.001 |   1.893 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   Env_Out[1]                                                     (v) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[5]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.905
  Slack Time                    2.205
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -2.205 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk                                                | DFRRQ_5VX1 | 0.000 |   0.000 |   -2.205 | 
     | ut1_reg[5]/C                                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | DFRRQ_5VX1 | 0.600 |   0.599 |   -1.605 | 
     | ut1_reg[5]/Q                                       |       | ut1[5]                                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | FA_5VX1    | 0.000 |   0.600 |   -1.605 | 
     | ul_91_41/g902/B                                    |       | ut1[5]                                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | FA_5VX1    | 0.410 |   1.010 |   -1.194 | 
     | ul_91_41/g902/S                                    |       | ul_91_41/n_55                                      |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | FA_5VX1    | 0.000 |   1.010 |   -1.194 | 
     | ul_91_41/g895/A                                    |       | ul_91_41/n_55                                      |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | FA_5VX1    | 0.438 |   1.448 |   -0.757 | 
     | ul_91_41/g895/S                                    |       | 1_cast_1[19]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_6 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | NA22_5VX1  | 0.000 |   1.448 |   -0.757 | 
     | 65_0/A                                             |       | 1_cast_1[19]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_6 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_4 | NA22_5VX1  | 0.193 |   1.641 |   -0.564 | 
     | 65_0/Q                                             |       | 78_0                                               |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_6 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_4 | NA22_5VX2  | 0.000 |   1.641 |   -0.564 | 
     | 60_0/A                                             |       | 78_0                                               |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_6 |   v   | Env_Out[1]                                         | NA22_5VX2  | 0.263 |   1.904 |   -0.301 | 
     | 60_0/Q                                             |       |                                                    |            |       |         |          | 
     | Env_Out[1]                                         |   v   | Env_Out[1]                                         | ToVerilog  | 0.001 |   1.905 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 

