Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: lab6.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab6.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab6"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : lab6
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/hlocal/DAS/common/common.vhd" in Library work.
Architecture common of Entity common is up to date.
Compiling vhdl file "C:/hlocal/DAS/common/synchronizer.vhd" in Library work.
Architecture syn of Entity synchronizer is up to date.
Compiling vhdl file "C:/hlocal/DAS/common/edgedetector.vhd" in Library work.
Architecture syn of Entity edgedetector is up to date.
Compiling vhdl file "C:/hlocal/DAS/common/ps2receiver.vhd" in Library work.
Architecture syn of Entity ps2receiver is up to date.
Compiling vhdl file "C:/hlocal/DAS/common/vgaInterface.vhd" in Library work.
Architecture syn of Entity vgainterface is up to date.
Compiling vhdl file "C:/hlocal/DAS/lab6/lab6.vhd" in Library work.
Architecture syn of Entity lab6 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <lab6> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <synchronizer> in library <work> (architecture <syn>) with generics.
	INIT = '0'
	STAGES = 2

Analyzing hierarchy for entity <ps2Receiver> in library <work> (architecture <syn>) with generics.
	REGOUTPUTS = false

Analyzing hierarchy for entity <vgaInterface> in library <work> (architecture <syn>) with generics.
	FREQ = 50000
	SYNCDELAY = 0

Analyzing hierarchy for entity <synchronizer> in library <work> (architecture <syn>) with generics.
	INIT = '1'
	STAGES = 2

Analyzing hierarchy for entity <edgeDetector> in library <work> (architecture <syn>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <lab6> in library <work> (Architecture <syn>).
WARNING:Xst:819 - "C:/hlocal/DAS/lab6/lab6.vhd" line 192: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <reiniciar>
WARNING:Xst:819 - "C:/hlocal/DAS/lab6/lab6.vhd" line 223: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <reiniciar>
Entity <lab6> analyzed. Unit <lab6> generated.

Analyzing generic Entity <synchronizer.1> in library <work> (Architecture <syn>).
	INIT = '0'
	STAGES = 2
Entity <synchronizer.1> analyzed. Unit <synchronizer.1> generated.

Analyzing generic Entity <ps2Receiver> in library <work> (Architecture <syn>).
	REGOUTPUTS = false
WARNING:Xst:753 - "C:/hlocal/DAS/common/ps2receiver.vhd" line 57: Unconnected output port 'xRise' of component 'edgeDetector'.
Entity <ps2Receiver> analyzed. Unit <ps2Receiver> generated.

Analyzing generic Entity <synchronizer.2> in library <work> (Architecture <syn>).
	INIT = '1'
	STAGES = 2
Entity <synchronizer.2> analyzed. Unit <synchronizer.2> generated.

Analyzing Entity <edgeDetector> in library <work> (Architecture <syn>).
Entity <edgeDetector> analyzed. Unit <edgeDetector> generated.

Analyzing generic Entity <vgaInterface> in library <work> (Architecture <syn>).
	FREQ = 50000
	SYNCDELAY = 0
WARNING:Xst:819 - "C:/hlocal/DAS/common/vgaInterface.vhd" line 96: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <pixelCnt>, <cycleCntTC>
Entity <vgaInterface> analyzed. Unit <vgaInterface> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <synchronizer_1>.
    Related source file is "C:/hlocal/DAS/common/synchronizer.vhd".
    Found 2-bit register for signal <aux>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <synchronizer_1> synthesized.


Synthesizing Unit <vgaInterface>.
    Related source file is "C:/hlocal/DAS/common/vgaInterface.vhd".
    Found 1-bit register for signal <vSync>.
    Found 9-bit register for signal <RGB>.
    Found 1-bit register for signal <hSync>.
    Found 10-bit comparator greatequal for signal <blanking$cmp_ge0000> created at line 142.
    Found 10-bit comparator greatequal for signal <blanking$cmp_ge0001> created at line 142.
    Found T flip-flop for signal <cycleCnt<0>>.
    Found 10-bit comparator greatequal for signal <hSyncInt$cmp_ge0000> created at line 139.
    Found 10-bit comparator less for signal <hSyncInt$cmp_lt0000> created at line 139.
    Found 10-bit up counter for signal <lineCnt>.
    Found 10-bit up counter for signal <pixelCnt>.
    Found 10-bit comparator greatequal for signal <vSyncInt$cmp_ge0000> created at line 140.
    Found 10-bit comparator less for signal <vSyncInt$cmp_lt0000> created at line 140.
    Summary:
	inferred   2 Counter(s).
	inferred   1 T-type flip-flop(s).
	inferred  11 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vgaInterface> synthesized.


Synthesizing Unit <synchronizer_2>.
    Related source file is "C:/hlocal/DAS/common/synchronizer.vhd".
    Found 2-bit register for signal <aux>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <synchronizer_2> synthesized.


Synthesizing Unit <edgeDetector>.
    Related source file is "C:/hlocal/DAS/common/edgedetector.vhd".
    Found 1-bit register for signal <aux1>.
    Found 1-bit register for signal <aux2>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <edgeDetector> synthesized.


Synthesizing Unit <ps2Receiver>.
    Related source file is "C:/hlocal/DAS/common/ps2receiver.vhd".
    Found 1-bit xor9 for signal <parityOK>.
    Found 11-bit register for signal <ps2DataShf>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <ps2Receiver> synthesized.


Synthesizing Unit <lab6>.
    Related source file is "C:/hlocal/DAS/lab6/lab6.vhd".
WARNING:Xst:646 - Signal <pixelAux<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lineAux<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <aP<0>>.
    Found 20-bit up counter for signal <count>.
    Found 1-bit register for signal <dir<0>>.
    Found 1-bit register for signal <dir0<0>>.
    Found 8-bit comparator greater for signal <dir_0$cmp_gt0000> created at line 203.
    Found 8-bit comparator greater for signal <dir_0$cmp_gt0001> created at line 209.
    Found 8-bit comparator less for signal <dir_0$cmp_lt0000> created at line 203.
    Found 8-bit comparator less for signal <dir_0$cmp_lt0001> created at line 209.
    Found 1-bit register for signal <lP<0>>.
    Found 1-bit register for signal <mover<0>>.
    Found 8-bit comparator equal for signal <pelota$cmp_eq0000> created at line 128.
    Found 8-bit comparator equal for signal <pelota$cmp_eq0001> created at line 128.
    Found 1-bit register for signal <pP<0>>.
    Found 1-bit register for signal <qP<0>>.
    Found 8-bit adder for signal <raquetaDer$add0000> created at line 127.
    Found 8-bit comparator greatequal for signal <raquetaDer$cmp_ge0000> created at line 127.
    Found 8-bit comparator less for signal <raquetaDer$cmp_lt0000> created at line 127.
    Found 8-bit adder for signal <raquetaIzq$add0000> created at line 126.
    Found 8-bit comparator greatequal for signal <raquetaIzq$cmp_ge0000> created at line 126.
    Found 8-bit comparator less for signal <raquetaIzq$cmp_lt0000> created at line 126.
    Found 1-bit register for signal <spcP<0>>.
    Found 1-bit register for signal <state<0>>.
    Found 8-bit updown counter for signal <xBall>.
    Found 8-bit comparator greatequal for signal <xBall$cmp_ge0000> created at line 203.
    Found 8-bit comparator greatequal for signal <xBall$cmp_ge0001> created at line 209.
    Found 8-bit comparator lessequal for signal <xBall$cmp_le0000> created at line 203.
    Found 8-bit comparator lessequal for signal <xBall$cmp_le0001> created at line 209.
    Found 8-bit updown counter for signal <yBall>.
    Found 8-bit updown counter for signal <yLeft>.
    Found 8-bit comparator greatequal for signal <yLeft$cmp_ge0000> created at line 182.
    Found 8-bit comparator greater for signal <yLeft$cmp_gt0000> created at line 181.
    Found 8-bit comparator lessequal for signal <yLeft$cmp_le0000> created at line 181.
    Found 8-bit updown counter for signal <yRight>.
    Found 8-bit comparator greatequal for signal <yRight$cmp_ge0000> created at line 163.
    Found 8-bit comparator lessequal for signal <yRight$cmp_le0000> created at line 164.
    Found 8-bit comparator less for signal <yRight$cmp_lt0000> created at line 163.
    Summary:
	inferred   5 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  20 Comparator(s).
Unit <lab6> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 2
# Counters                                             : 7
 10-bit up counter                                     : 2
 20-bit up counter                                     : 1
 8-bit updown counter                                  : 4
# Registers                                            : 21
 1-bit register                                        : 19
 11-bit register                                       : 1
 9-bit register                                        : 1
# Toggle Registers                                     : 1
 T flip-flop                                           : 1
# Comparators                                          : 26
 10-bit comparator greatequal                          : 4
 10-bit comparator less                                : 2
 8-bit comparator equal                                : 2
 8-bit comparator greatequal                           : 6
 8-bit comparator greater                              : 3
 8-bit comparator less                                 : 5
 8-bit comparator lessequal                            : 4
# Xors                                                 : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 2
# Counters                                             : 7
 10-bit up counter                                     : 2
 20-bit up counter                                     : 1
 8-bit updown counter                                  : 4
# Registers                                            : 40
 Flip-Flops                                            : 40
# Comparators                                          : 26
 10-bit comparator greatequal                          : 4
 10-bit comparator less                                : 2
 8-bit comparator equal                                : 2
 8-bit comparator greatequal                           : 6
 8-bit comparator greater                              : 3
 8-bit comparator less                                 : 5
 8-bit comparator lessequal                            : 4
# Xors                                                 : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <RGB_0> in Unit <vgaInterface> is equivalent to the following 8 FFs/Latches, which will be removed : <RGB_1> <RGB_2> <RGB_3> <RGB_4> <RGB_5> <RGB_6> <RGB_7> <RGB_8> 
WARNING:Xst:2170 - Unit lab6 : the following signal(s) form a combinatorial loop: finPartida, reiniciar, dir_0_not0001.

Optimizing unit <lab6> ...

Optimizing unit <vgaInterface> ...

Optimizing unit <ps2Receiver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab6, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 104
 Flip-Flops                                            : 104

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab6.ngr
Top Level Output File Name         : lab6
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 515
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 37
#      LUT2                        : 120
#      LUT2_L                      : 4
#      LUT3                        : 31
#      LUT3_D                      : 6
#      LUT3_L                      : 2
#      LUT4                        : 94
#      LUT4_D                      : 12
#      LUT4_L                      : 11
#      MUXCY                       : 120
#      MUXF5                       : 9
#      VCC                         : 1
#      XORCY                       : 56
# FlipFlops/Latches                : 104
#      FDC                         : 27
#      FDCE                        : 39
#      FDCPE                       : 16
#      FDP                         : 6
#      FDPE                        : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 3
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                      170  out of   7680     2%  
 Number of Slice Flip Flops:            104  out of  15360     0%  
 Number of 4 input LUTs:                328  out of  15360     2%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    173     8%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
osc                                | BUFGP                  | 104   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------+-----------------------------+-------+
Control Signal                                                                                | Buffer(FF name)             | Load  |
----------------------------------------------------------------------------------------------+-----------------------------+-------+
ps2KeyboardInterface/ps2ClkEdgeDetector/rst_n_inv(screenInteface/cycleCnt_0_Aclr_inv1_INV_0:O)| NONE(aP_0)                  | 84    |
xBall_0__or0000(xBall_0__or00001:O)                                                           | NONE(dir0_0)                | 18    |
N0(XST_GND:G)                                                                                 | NONE(xBall_0)               | 16    |
resetSyncronizer/rst_n_inv(resetSyncronizer/rst_n_inv1_INV_0:O)                               | NONE(resetSyncronizer/aux_0)| 2     |
----------------------------------------------------------------------------------------------+-----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.548ns (Maximum Frequency: 116.988MHz)
   Minimum input arrival time before clock: 1.572ns
   Maximum output required time after clock: 6.490ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'osc'
  Clock period: 8.548ns (frequency: 116.988MHz)
  Total number of paths / destination ports: 5597 / 172
-------------------------------------------------------------------------
Delay:               8.548ns (Levels of Logic = 6)
  Source:            yRight_7 (FF)
  Destination:       xBall_5 (FF)
  Source Clock:      osc rising
  Destination Clock: osc rising

  Data Path: yRight_7 to xBall_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.626   1.216  yRight_7 (yRight_7)
     LUT4:I0->O            2   0.479   0.915  Madd_raquetaDer_add0000_xor<7>11 (raquetaDer_add0000<7>)
     LUT2:I1->O            1   0.479   0.000  Mcompar_dir_0_cmp_gt0000_lut<7> (Mcompar_dir_0_cmp_gt0000_lut<7>)
     MUXCY:S->O            1   0.644   0.704  Mcompar_dir_0_cmp_gt0000_cy<7> (Mcompar_dir_0_cmp_gt0000_cy<7>)
     LUT4:I3->O            1   0.479   0.000  xBall_not00011_G (N59)
     MUXF5:I1->O           2   0.314   0.768  xBall_not00011 (N01)
     LUT4:I3->O            8   0.479   0.921  xBall_not00012 (xBall_not0001)
     FDCPE:CE                  0.524          xBall_5
    ----------------------------------------
    Total                      8.548ns (4.024ns logic, 4.524ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'osc'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.572ns (Levels of Logic = 1)
  Source:            ps2Clk (PAD)
  Destination:       ps2KeyboardInterface/ps2ClkSynchronizer/aux_0 (FF)
  Destination Clock: osc rising

  Data Path: ps2Clk to ps2KeyboardInterface/ps2ClkSynchronizer/aux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.681  ps2Clk_IBUF (ps2Clk_IBUF)
     FDP:D                     0.176          ps2KeyboardInterface/ps2ClkSynchronizer/aux_0
    ----------------------------------------
    Total                      1.572ns (0.891ns logic, 0.681ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'osc'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              6.490ns (Levels of Logic = 1)
  Source:            screenInteface/RGB_0 (FF)
  Destination:       RGB<8> (PAD)
  Source Clock:      osc rising

  Data Path: screenInteface/RGB_0 to RGB<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.626   0.955  screenInteface/RGB_0 (screenInteface/RGB_0)
     OBUF:I->O                 4.909          RGB_8_OBUF (RGB<8>)
    ----------------------------------------
    Total                      6.490ns (5.535ns logic, 0.955ns route)
                                       (85.3% logic, 14.7% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.18 secs
 
--> 

Total memory usage is 267656 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    1 (   0 filtered)

