<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 486</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:14px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page486-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce486.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">14-20&#160;Vol. 3B</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">POWER AND THERMAL&#160;MANAGEMENT</p>
<p style="position:absolute;top:98px;left:68px;white-space:nowrap" class="ft02">14.7.1&#160;</p>
<p style="position:absolute;top:98px;left:148px;white-space:nowrap" class="ft02">Catastrophic Shutdown Detector</p>
<p style="position:absolute;top:129px;left:68px;white-space:nowrap" class="ft05">P6&#160;family processors introduced a&#160;thermal sensor that acts as&#160;a catastrophic shutdown detector. This catastrophic&#160;<br/>shutdown detector was also implemented&#160;in Pentium&#160;4,&#160;Intel Xeon&#160;and&#160;Pentium M processors. It is always enabled.&#160;<br/>When&#160;processor core&#160;temperature reaches a factory preset&#160;level, the&#160;sensor&#160;trips and processor execution&#160;is&#160;halted&#160;<br/>until after&#160;the next reset cycle.</p>
<p style="position:absolute;top:229px;left:68px;white-space:nowrap" class="ft02">14.7.2 Thermal&#160;</p>
<p style="position:absolute;top:229px;left:219px;white-space:nowrap" class="ft02">Monitor</p>
<p style="position:absolute;top:259px;left:68px;white-space:nowrap" class="ft05">Pentium 4, Intel Xeon and Pentium M processors&#160;introduced&#160;a second temperature sensor that&#160;is factory-calibrated&#160;<br/>to trip when&#160;the&#160;processor’s&#160;core&#160;temperature&#160;crosses&#160;a level&#160;corresponding&#160;to&#160;the&#160;recommended&#160;thermal&#160;design&#160;<br/>envelop.&#160;The trip-temperature of the&#160;second&#160;sensor is&#160;calibrated below&#160;the temperature&#160;assigned to the cata-<br/>strophic shutdown detector.&#160;</p>
<p style="position:absolute;top:353px;left:68px;white-space:nowrap" class="ft04">14.7.2.1 &#160;&#160;Thermal Monitor 1</p>
<p style="position:absolute;top:382px;left:68px;white-space:nowrap" class="ft05">The Pentium 4&#160;processor&#160;uses the second&#160;temperature sensor in&#160;conjunction with&#160;a mechanism called&#160;Thermal&#160;<br/>Monitor 1 (TM1) to&#160;control&#160;the core temperature&#160;of&#160;the&#160;processor.&#160;TM1 controls&#160;the processor’s&#160;temperature by&#160;<br/>modulating the&#160;duty&#160;cycle&#160;of&#160;the processor clock. Modulation&#160;of&#160;duty&#160;cycles&#160;is processor model&#160;specific.&#160;Note&#160;that&#160;<br/>the processors STPCLK# pin&#160;is not&#160;used&#160;here; the&#160;stop-clock&#160;circuitry&#160;is controlled internally.<br/>Support for TM1 is&#160;indicated by&#160;CPUID.1:EDX.TM[bit&#160;29]&#160;=&#160;1.<br/>TM1&#160;is&#160;enabled by setting the thermal-monitor enable flag&#160;(bit 3) in&#160;IA32_MISC_ENABLE [see<a href="o_fe12b1e2a880e0ce-1281.html">&#160;Chapter&#160;35, “Model-<br/>Specific Registers&#160;(MSRs),”</a>]. Following&#160;a power-up or reset,&#160;the&#160;flag is cleared, disabling TM1.&#160;BIOS&#160;is required&#160;to&#160;<br/>enable only one automatic&#160;thermal&#160;monitoring modes. Operating systems&#160;and applications must&#160;not&#160;disable the&#160;<br/>operation of&#160;these mechanisms.</p>
<p style="position:absolute;top:573px;left:68px;white-space:nowrap" class="ft04">14.7.2.2 &#160;&#160;Thermal Monitor 2</p>
<p style="position:absolute;top:601px;left:68px;white-space:nowrap" class="ft06">An additional automatic thermal&#160;protection&#160;mechanism,&#160;called Thermal&#160;Monitor 2 (TM2),&#160;was introduced in&#160;the&#160;<br/>Intel Pentium M processor and also incorporated&#160;in newer&#160;models of the Pentium 4 processor family. Intel Core&#160;Duo&#160;<br/>and Solo processors,&#160;and Intel Core 2&#160;Duo&#160;processor&#160;family&#160;all&#160;support TM1&#160;and TM2.&#160;TM2 controls&#160;the core&#160;<br/>temperature of the processor by reducing&#160;the operating frequency&#160;and&#160;voltage of the processor and offers&#160;a higher&#160;<br/>performance level&#160;for&#160;a given&#160;level of power&#160;reduction than&#160;TM1.<br/>TM2&#160;is triggered by the&#160;same temperature&#160;sensor as&#160;TM1.&#160;The&#160;mechanism to&#160;enable&#160;TM2&#160;may&#160;be&#160;implemented&#160;<br/>differently across various IA-32 processor families with&#160;different CPUID signatures&#160;in the&#160;family encoding value,&#160;but&#160;<br/>will&#160;be&#160;uniform&#160;within an&#160;IA-32&#160;processor family.&#160;<br/>Support for TM2 is&#160;indicated by&#160;CPUID.1:ECX.TM2[bit&#160;8]&#160;=&#160;1.</p>
<p style="position:absolute;top:793px;left:68px;white-space:nowrap" class="ft04">14.7.2.3 &#160;&#160;Two Methods for&#160;Enabling TM2</p>
<p style="position:absolute;top:821px;left:68px;white-space:nowrap" class="ft05">On processors with&#160;CPUID&#160;family/model/stepping&#160;signature&#160;encoded as&#160;0x69n&#160;or 0x6Dn (early&#160;Pentium M proces-<br/>sors),&#160;TM2&#160;is&#160;enabled if the&#160;TM_SELECT flag&#160;(bit&#160;16)&#160;of&#160;the&#160;MSR_THERM2_CTL register&#160;is set&#160;<a href="o_fe12b1e2a880e0ce-487.html">to 1 (Figure&#160;14-21)&#160;<br/></a>and bit 3&#160;of the&#160;IA32_MISC_ENABLE register&#160;is set&#160;to 1.&#160;<br/>Following&#160;a&#160;power-up&#160;or&#160;reset,&#160;the&#160;TM_SELECT&#160;flag&#160;may&#160;be&#160;cleared.&#160;BIOS&#160;is&#160;required&#160;to&#160;enable&#160;either&#160;TM1&#160;or&#160;TM2.&#160;<br/>Operating systems&#160;and applications must not&#160;disable mechanisms that&#160;enable&#160;TM1 or&#160;TM2. If&#160;bit 3 of the&#160;<br/>IA32_MISC_ENABLE register&#160;is set and&#160;TM_SELECT&#160;flag&#160;of&#160;the MSR_THERM2_CTL&#160;register&#160;is cleared,&#160;TM1&#160;is&#160;<br/>enabled.</p>
</div>
</body>
</html>
