git clone --depth 1 --no-tags https://github.com/mdzakirhussain/test_ha.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700399369
git clone --depth 1 --no-tags https://github.com/mopplayer/Cyclone-III-Embedded-Kit-Dev-Board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700878365
git clone --depth 1 --no-tags https://github.com/tutankhamunII/MIPS_Processor_in_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701106304
git clone --depth 1 --no-tags https://github.com/110916010/VHDL_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700955981
git clone --depth 1 --no-tags https://github.com/alumpish/DLD-Lab-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701339263
git clone --depth 1 --no-tags https://github.com/ccccy666/toy-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701768358
git clone --depth 1 --no-tags https://github.com/nicholasmascioni/general-purpose-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701799033
git clone --depth 1 --no-tags https://github.com/safinrashid/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701517803
git clone --depth 1 --no-tags https://github.com/xuy50/ece550.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701374455
git clone --depth 1 --no-tags https://github.com/matbi86/matbi_watch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701654086
git clone --depth 1 --no-tags https://github.com/AashiSrivastava/Project_1-Basic_Gates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701324515
git clone --depth 1 --no-tags https://github.com/15m43LG/Sucu_PWM_mod.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701564319
git clone --depth 1 --no-tags https://github.com/narinehzargarian/Battleship.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701605968
git clone --depth 1 --no-tags https://github.com/madhujithu/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701292539
git clone --depth 1 --no-tags https://github.com/mardeny2001/JoSDC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705637482
git clone --depth 1 --no-tags https://github.com/rezaAdinepour/AUT-Logic-Circuits-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704940866
git clone --depth 1 --no-tags https://github.com/xunying123/ToyCpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702129280
git clone --depth 1 --no-tags https://github.com/hemanth-nakshatri/CS-552-intro-to-computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704324101
git clone --depth 1 --no-tags https://github.com/rohit-verma1/DIGI-WARE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703050253
git clone --depth 1 --no-tags https://github.com/mrtcelik/RISC-V-32-Single-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705204261
git clone --depth 1 --no-tags https://github.com/MasWag/half_adder_verification_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705246978
git clone --depth 1 --no-tags https://github.com/KahrabaVv/UART-AND-GPIO-AS-APB-SLAVES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702178188
git clone --depth 1 --no-tags https://github.com/tanvirsweb/HDL_iverilog_Programs_VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703095889
git clone --depth 1 --no-tags https://github.com/dhyutin/Computer-Architecture-Practice-COM307P.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704966093
git clone --depth 1 --no-tags https://github.com/C-ARAVIND/rv32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704979948
git clone --depth 1 --no-tags https://github.com/chandramohan2003/MIPS-Processor-with-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704659632
git clone --depth 1 --no-tags https://github.com/LeoLiangjianbin/caravel_project_2310.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702584753
git clone --depth 1 --no-tags https://github.com/snevindsouza/ALU_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703008399
git clone --depth 1 --no-tags https://github.com/JZ-Ping/Robotic_Carts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702334138
git clone --depth 1 --no-tags https://github.com/tae2On/Verilog_clock_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704293697
git clone --depth 1 --no-tags https://github.com/WongChaoya/HandShake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705515503
git clone --depth 1 --no-tags https://github.com/placeurtexthere/v.5lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705615471
git clone --depth 1 --no-tags https://github.com/kimnamhyeon0112/2023-2_Logic_circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705987263
git clone --depth 1 --no-tags https://github.com/ranshuo-ICer/snn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706006079
git clone --depth 1 --no-tags https://github.com/Isfahanisasan/Verilog-Dino.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707435786
git clone --depth 1 --no-tags https://github.com/hengty/FPGAfirmware_comm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707303959
git clone --depth 1 --no-tags https://github.com/aditichauhan7/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707356336
git clone --depth 1 --no-tags https://github.com/kedarhiremath-intel/learn-tessent.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707531983
git clone --depth 1 --no-tags https://github.com/RithanyaN/Hardware_description_language.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703106865
git clone --depth 1 --no-tags https://github.com/amrmagdi777/Cache-Controller-Implementation-with-Write-Through-Policy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703727026
git clone --depth 1 --no-tags https://github.com/steve-cheng78/FPGA-Slot-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701467575
git clone --depth 1 --no-tags https://github.com/zhangseammm/FPGA_CNN_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702158213
git clone --depth 1 --no-tags https://github.com/Hayden-Soares/arbitrage-betting-sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706777053
git clone --depth 1 --no-tags https://github.com/Kai-0808/Caravel-CNN-Accelerator-AI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700738344
git clone --depth 1 --no-tags https://github.com/sujean323/DDlab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700470222
git clone --depth 1 --no-tags https://github.com/yiyang17/Image-Processing-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700803541
git clone --depth 1 --no-tags https://github.com/polatztrk/fourbitadder_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701236453
git clone --depth 1 --no-tags https://github.com/ishaan2307/HPS_comm_try-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700844299
git clone --depth 1 --no-tags https://github.com/a1waysSearching/cyusb3014_controler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701754462
git clone --depth 1 --no-tags https://github.com/Theyloramaya/sumador-restador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701591846
git clone --depth 1 --no-tags https://github.com/namn-grg/RTL-RISC-V-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705352494
git clone --depth 1 --no-tags https://github.com/Nancy0192/BlindSight_Aid.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700376981
git clone --depth 1 --no-tags https://github.com/jiovanysoliman/EE371-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700154584
git clone --depth 1 --no-tags https://github.com/hypnotic2402/smartHomeRISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700841266
git clone --depth 1 --no-tags https://github.com/kuku627/HDLBits_____Clock_gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706000175
git clone --depth 1 --no-tags https://github.com/molly5617/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706545082
git clone --depth 1 --no-tags https://github.com/coherent17/NYCU-Special-Topics-in-Computer-Aided-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705130847
git clone --depth 1 --no-tags https://github.com/Fangtangtang/ToyCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706693762
git clone --depth 1 --no-tags https://github.com/Badd3trip/Verilog_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705559325
git clone --depth 1 --no-tags https://github.com/limweidavid/ts_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700153708
git clone --depth 1 --no-tags https://github.com/amoghanshu/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705469905
git clone --depth 1 --no-tags https://github.com/OmarElbasuny/Risc_V-Single-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700597062
git clone --depth 1 --no-tags https://github.com/cassiersg/compress.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707278695
git clone --depth 1 --no-tags https://github.com/NathanSayer/P3050FG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707723936
git clone --depth 1 --no-tags https://github.com/psai8449/MTRX3700-Repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703342347
git clone --depth 1 --no-tags https://github.com/Wil0408/2023_NTU_SOC_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702086982
git clone --depth 1 --no-tags https://github.com/pouree/soc_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707185092
git clone --depth 1 --no-tags https://github.com/maho666/2023-Fall-NTU-SOC-Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706994250
git clone --depth 1 --no-tags https://github.com/alexding1226/SOC_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707121551
git clone --depth 1 --no-tags https://github.com/AmirhosseinZanjani/GTO1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707084554
git clone --depth 1 --no-tags https://github.com/KaiChen18/SOC_LAB3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707283720
git clone --depth 1 --no-tags https://github.com/niharikaa17/niharikaa17.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706793596
git clone --depth 1 --no-tags https://github.com/chengyu-123/FIR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706696997
git clone --depth 1 --no-tags https://github.com/sonnyshiau/lab_fir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707294875
git clone --depth 1 --no-tags https://github.com/jdcasanasr/caravel_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701072310
git clone --depth 1 --no-tags https://github.com/janinduleelananda/Single-cycle-and-Pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700154104
git clone --depth 1 --no-tags https://github.com/v-deep/asynchronous-fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701496596
git clone --depth 1 --no-tags https://github.com/FeynmanLogic/MIPS-32-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704811890
git clone --depth 1 --no-tags https://github.com/Noteolvides/Multiplexed_clock_TinyTapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701800226
git clone --depth 1 --no-tags https://github.com/ukusann/Cortex-M0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701746275
git clone --depth 1 --no-tags https://github.com/Seena-02/adder-subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701913592
git clone --depth 1 --no-tags https://github.com/JZ-Ping/21mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702333736
git clone --depth 1 --no-tags https://github.com/mohamedelfeki2482000/memory-controller-and-integration-with-RISC-V-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702718654
git clone --depth 1 --no-tags https://github.com/mohamedelfeki2482000/-RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702716826
git clone --depth 1 --no-tags https://github.com/corndog-overflow/Verilog_RNG_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702283715
git clone --depth 1 --no-tags https://github.com/Archita0102/Protocols.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701644545
git clone --depth 1 --no-tags https://github.com/Hammersamatom/cla.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702232573
git clone --depth 1 --no-tags https://github.com/fafachen61/SoC_Lab_lab3-fir_engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705736099
git clone --depth 1 --no-tags https://github.com/mohamed16hosam/Graduation_Project-HMC_TB-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705948238
git clone --depth 1 --no-tags https://github.com/ZakWillCode/Lab3_EELE1637.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704593119
git clone --depth 1 --no-tags https://github.com/Nima-Zamanpour/Digital-systems-1-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704620618
git clone --depth 1 --no-tags https://github.com/Abhi9108865162/Frequency-Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706125046
git clone --depth 1 --no-tags https://github.com/ketsubetsu/Vending-Machine-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703324622
git clone --depth 1 --no-tags https://github.com/TigranIskandaryan324/Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702959355
git clone --depth 1 --no-tags https://github.com/itsramazain/comp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705718024
