/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./src/top.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/src/top.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./src/IFE.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/src/IFE.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./src/program_counter.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/src/program_counter.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./src/ID.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/src/ID.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./src/ControlUnit.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/src/ControlUnit.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./src/RegisterFile.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/src/RegisterFile.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./src/ImmediateGenerator.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/src/ImmediateGenerator.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./src/EXE.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/src/EXE.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./src/ALUCtrl.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/src/ALUCtrl.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./src/ALU.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/src/ALU.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./src/MEM.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/src/MEM.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./src/WB.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/src/WB.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./src/Forwarding_Unit.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/src/Forwarding_Unit.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./src/BranchCtrl.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/src/BranchCtrl.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./src/HazardCtrl.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/src/HazardCtrl.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./src/SRAM_wrapper.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/src/SRAM_wrapper.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./sim/SRAM/SRAM_rtl.sv
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/sim/SRAM/SRAM_rtl.sv
