Amit Agarwal , Bipul C. Paul , Hamid Mahmoodi , Animesh Datta , Kaushik Roy, A process-tolerant cache architecture for improved yield in nanoscale technologies, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.1, p.27-38, January 2005[doi>10.1109/TVLSI.2004.840407]
David H. Albonesi, Selective cache ways: on-demand cache resource allocation, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.248-259, November 16-18, 1999, Haifa, Israel
Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
Berglund, C. N. 1996. A unified yield model incorporating both defect and parametric effects. IEEE Trans. Semicond. Manuf. 9, 3, 447--44.
Shekhar Borkar, Microarchitecture and Design Challenges for Gigascale Integration, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.3-3, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.24]
Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775920]
Douglas C. Bossen , Joel M. Tendler , Kevin Reick, Power4 System Design for High Reliability, IEEE Micro, v.22 n.2, p.16-24, March 2002[doi>10.1109/MM.2002.997876]
Animesh Datta , Saibal Mukhopadhyay , Swarup Bhunia , Kaushik Roy, Yield Prediction of High Performance Pipelined Circuit with Respect to Delay Failures in Sub-100nm Technology, Proceedings of the 11th IEEE International On-Line Testing Symposium, p.275-280, July 06-08, 2005[doi>10.1109/IOLTS.2005.71]
Rob Dekker , Fran Beenker , Loek Thijssen, Fault modeling and test algorithm development for static random access memories, Proceedings of the 1988 international conference on Test: new frontiers in testing, September 12-14, 1988, Washington, D.C.
Duvall, S. G. Aug. 2000. Statistical circuit modeling and optimization. In Proceedings of the 5th International Workshop on Statistical Metrology. 56--63.
Friedman, D. J., Hansen, M. H., Nair, V. N., and James, D. A. 1997. Model-free estimation of defect clustering in integrated circuit fabrication. IEEE Trans. Semicond. Manuf. 10, 3, 334--359.
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
ITRS. 2005. International technology roadmap for semiconductors. http://public.itrs.net.
Nam Sung Kim , Taeho Kgil , K. Bowman , V. De , T. Mudge, Total power-optimal pipelining and parallel processing under process variations in nanometer technology, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.535-540, November 06-10, 2005, San Jose, CA
Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, Impact of NBTI on SRAM Read Stability and Design for Reliability, Proceedings of the 7th International Symposium on Quality Electronic Design, p.210-218, March 27-29, 2006[doi>10.1109/ISQED.2006.73]
Lamet, D. and Frenzel, J. F. 1993. Defect-tolerant cache memory design. In Proceedings of the IEEE VLSI Test Symposium. 159--163.
Hyunjin Lee , Sangyeun Cho , Bruce R. Childers, Performance of Graceful Degradation for Cache Faults, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.409-415, March 09-11, 2007[doi>10.1109/ISVLSI.2007.81]
Xiaoyao Liang , David Brooks, Microarchitecture parameter selection to optimize system performance under process variation, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233587]
Maly, W. 1985. Modeling of lithography-related yield losses for cad of VLSI circuits. IEEE Trans. Comput.-Aid. Des. 3.
Maly, W. and Deszczka, J. 1983. Yield estimation model for VLSI artwork evaluation. Electron. Lett. 226--227.
Diana Marculescu , Emil Talpes, Variability and energy awareness: a microarchitecture-level perspective, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065588]
Milor, L. S. 1999. Yield modeling based on in-line scanner defect sizing and a circuit's critical area. IEEE Trans. Semicond. Manuf. 1, 26--35.
Narendra, S., Haycock, M., Govindarajulu, V., Erraguntla, V., Wilson, H., Vangal, S., Pangal, A., Seligman, E., Nair, R., Keshavarzi, A., Bloechel, B., Dermer, G., Mooney, R., Borkar, N., Borkar, S., and De, V. 2002. 1.1 v 1 GHz communications router with on-chip body bias in 150nm CMOS. IEEE ISSCC Dig. Tech. Papers, 270--271.
Ooi, Y., Kashimura, M., Takeuchi, H., and Kawamura, E. 1992. Fault-tolerant architecture in a cache memory controllsi. IEEE J. Solid-State Circ. 4, 507--514.
Oowaki, Y., Noguchi, M., and Takagi, S. 1998. A sub-0.1 um circuit design with substrate-over-biasing. IEEE ISSCC Dig. Tech. Papers, 88--89.
David A. Patterson , Phil Garrison , Mark Hill , Dimitris Lioupis , Chris Nyberg , Tim Sippel , Korbin Van Dyke, Architecture of a VLSI instruction cache for a RISC, Proceedings of the 10th annual international symposium on Computer architecture, p.108-116, June 13-17, 1983, Stockholm, Sweden[doi>10.1145/800046.801645]
Witold A. Pleskacz , Wojciech Maly, Improved Yield Model for Submicron Domain, 1997 Workshop on Defect and Fault-Tolerance in VLSI Systems, p.2-10, October 20-22, 1997
A. F. Pour , M. D. Hill, Performance Implications of Tolerating Cache Faults, IEEE Transactions on Computers, v.42 n.3, p.257-267, March 1993[doi>10.1109/12.210168]
Rusu, S., Tam, S., Mulijono, H., Stinson, J., Ayers, D., Chang, J., Varada, R., Ratta, M., and Kottapalli, S. 2009. A 45nm 8-core enterprise xeon processor. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC).
Segal, J., Gordon, A., Sajoto, D., Duffy, B., and Kumar, M. 1999. A framework for extracting defect density information for yield modeling from in-line defect inspection for real-time prediction of random defect limited yields. In Proceedings of the IEEE International Symposium on Semiconductor Manufacturing (ISSM).
SEMATECH. Mar. 2003. Critical reliability challenges for itrs. Tech. transfer &num;03024377A-TR.
Philip P. Shirvani , Edward J. McCluskey, PADded Cache: A New Fault-Tolerance Technique for Cache Memories, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.440, April 26-30, 1999
Premkishore Shivakumar , Stephen W. Keckler , Charles R. Moore , Doug Burger, Exploiting Microarchitectural Redundancy For Defect Tolerance, Proceedings of the 21st International Conference on Computer Design, p.481, October 13-15, 2003
G. S. Sohi, Cache Memory Organization to Enhance the Yield of High Performance VLSI Processors, IEEE Transactions on Computers, v.38 n.4, p.484-492, April 1989[doi>10.1109/12.21141]
Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, The Impact of Technology Scaling on Lifetime Reliability, Proceedings of the 2004 International Conference on Dependable Systems and Networks, p.177, June 28-July 01, 2004
Stapper, C. H. and Rosner, R. J. 1995. Integrated circuit yield management and yield analysis: Development and implementation. IEEE Trans. Semicond. Manuf. 2.
Xinghai Tang , Vivek K. De , James D. Meindl, Intrinsic MOSFET parameter fluctuations due to random dopant placement, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.369-376, Dec. 1997[doi>10.1109/92.645063]
Tarjan, D., Thoziyoor, S., and Jouppi, N. P. 2006. Cacti 4.0. Tech. rep. HPL-2006-86, AP Labs.
Brian Anthony, Area, Performance, and Yield Implications of Redundancy in On-Chip Caches, Proceedings of the 1999 IEEE International Conference on Computer Design, p.291, October 10-13, 1999
Tschanz, J. W., Kao, J. T., and Narendra, S. G. 2002. Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. IEEE J. Solid-State Circ. 422--478.
Vangal, S., Borkar, N., Seligman, E., and Govindarajulu, V. 2002. A 2.5 GHz 32b integer execution core in 130 nm dual-vt cmos. IEEE ISSCC Deg. Tech. Papers, 412--413.
Wada, T., Rajan, S., and Przybylski, S. A. 1992. An analytical access time model for on-chip cache memories. IEEE J. Solid-State Circ. 8, 1147--1156.
Wang, X., Ottavi, M., Meyer, F. J., and Lobbardi, F. 2005. Estimating the manufacturing yield of compiler-based embedded srams. IEEE Trans. Semicond. Manuf. 3, 412--421.
W. Ye , N. Vijaykrishnan , M. Kandemir , M. J. Irwin, The design and use of simplepower: a cycle-accurate energy estimation tool, Proceedings of the 37th Annual Design Automation Conference, p.340-345, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337436]
Chuanjun Zhang, Balanced Cache: Reducing Conflict Misses of Direct-Mapped Caches, Proceedings of the 33rd annual international symposium on Computer Architecture, p.155-166, June 17-21, 2006[doi>10.1109/ISCA.2006.12]
