--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf cunit.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s500e,ft256,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
read_address<0>|    2.984(R)|   -1.264(R)|clk_BUFGP         |   0.000|
read_address<1>|    2.825(R)|   -1.134(R)|clk_BUFGP         |   0.000|
reset          |    2.816(R)|    0.210(R)|clk_BUFGP         |   0.000|
---------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED<0>      |    5.344(R)|clk_BUFGP         |   0.000|
LED<1>      |    5.353(R)|clk_BUFGP         |   0.000|
is_ovf      |   12.622(R)|clk_BUFGP         |   0.000|
is_zero     |   15.915(R)|clk_BUFGP         |   0.000|
register<0> |    7.893(R)|clk_BUFGP         |   0.000|
register<1> |    7.852(R)|clk_BUFGP         |   0.000|
register<2> |    8.150(R)|clk_BUFGP         |   0.000|
register<3> |    8.532(R)|clk_BUFGP         |   0.000|
register<4> |    7.607(R)|clk_BUFGP         |   0.000|
register<5> |    8.638(R)|clk_BUFGP         |   0.000|
register<6> |    7.969(R)|clk_BUFGP         |   0.000|
register<7> |    8.640(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.208|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
read_address<0>|register<0>    |    7.954|
read_address<0>|register<1>    |    8.126|
read_address<0>|register<2>    |    7.447|
read_address<0>|register<3>    |    8.286|
read_address<0>|register<4>    |    7.668|
read_address<0>|register<5>    |    8.998|
read_address<0>|register<6>    |    8.457|
read_address<0>|register<7>    |    8.409|
read_address<1>|register<0>    |    6.700|
read_address<1>|register<1>    |    6.886|
read_address<1>|register<2>    |    7.169|
read_address<1>|register<3>    |    7.936|
read_address<1>|register<4>    |    6.633|
read_address<1>|register<5>    |    8.139|
read_address<1>|register<6>    |    7.473|
read_address<1>|register<7>    |    7.824|
---------------+---------------+---------+


Analysis completed Fri Sep 16 02:09:01 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 118 MB



