#define STATION_DDR_TOP_BASE_ADDR 0x01800000
#define STATION_DDR_TOP_DDR_PHY_OFFSET 0x00000000
#define STATION_DDR_TOP_DDR_PHY_ADDR 0x01800000
#define STATION_DDR_TOP_DDR_UCTRL_OFFSET 0x00400000
#define STATION_DDR_TOP_DDR_UCTRL_ADDR 0x01c00000
#define STATION_DDR_TOP_S2B_BYPASSOUTENDAT_OFFSET 0x00420000
#define STATION_DDR_TOP_S2B_BYPASSOUTENDAT_ADDR 0x01c20000
#define STATION_DDR_TOP_S2B_BYPASSOUTDATADAT_OFFSET 0x00420008
#define STATION_DDR_TOP_S2B_BYPASSOUTDATADAT_ADDR 0x01c20008
#define STATION_DDR_TOP_B2S_BYPASSINDATADAT_OFFSET 0x00420010
#define STATION_DDR_TOP_B2S_BYPASSINDATADAT_ADDR 0x01c20010
#define STATION_DDR_TOP_B2S_RD_MRR_DATA_OFFSET 0x00420018
#define STATION_DDR_TOP_B2S_RD_MRR_DATA_ADDR 0x01c20018
#define STATION_DDR_TOP_S2B_BYPASSOUTENAC_OFFSET 0x00420020
#define STATION_DDR_TOP_S2B_BYPASSOUTENAC_ADDR 0x01c20020
#define STATION_DDR_TOP_S2B_BYPASSOUTDATAAC_OFFSET 0x00420028
#define STATION_DDR_TOP_S2B_BYPASSOUTDATAAC_ADDR 0x01c20028
#define STATION_DDR_TOP_B2S_BYPASSINDATAAC_OFFSET 0x00420030
#define STATION_DDR_TOP_B2S_BYPASSINDATAAC_ADDR 0x01c20030
#define STATION_DDR_TOP_B2S_HIF_REFRESH_REQ_BANK_OFFSET 0x00420038
#define STATION_DDR_TOP_B2S_HIF_REFRESH_REQ_BANK_ADDR 0x01c20038
#define STATION_DDR_TOP_S2B_PA_RMASK_OFFSET 0x00420040
#define STATION_DDR_TOP_S2B_PA_RMASK_ADDR 0x01c20040
#define STATION_DDR_TOP_B2S_STAT_DDRC_REG_SELFREF_TYPE_OFFSET 0x00420048
#define STATION_DDR_TOP_B2S_STAT_DDRC_REG_SELFREF_TYPE_ADDR 0x01c20048
#define STATION_DDR_TOP_S2B_BYPASSOUTENMASTER_OFFSET 0x00420050
#define STATION_DDR_TOP_S2B_BYPASSOUTENMASTER_ADDR 0x01c20050
#define STATION_DDR_TOP_S2B_BYPASSOUTDATAMASTER_OFFSET 0x00420058
#define STATION_DDR_TOP_S2B_BYPASSOUTDATAMASTER_ADDR 0x01c20058
#define STATION_DDR_TOP_B2S_BYPASSINDATAMASTER_OFFSET 0x00420060
#define STATION_DDR_TOP_B2S_BYPASSINDATAMASTER_ADDR 0x01c20060
#define STATION_DDR_TOP_S2B_CORE_DDRC_RSTN_OFFSET 0x00420068
#define STATION_DDR_TOP_S2B_CORE_DDRC_RSTN_ADDR 0x01c20068
#define STATION_DDR_TOP_S2B_PWR_OK_IN_OFFSET 0x00420070
#define STATION_DDR_TOP_S2B_PWR_OK_IN_ADDR 0x01c20070
#define STATION_DDR_TOP_S2B_ARESETN_0_OFFSET 0x00420078
#define STATION_DDR_TOP_S2B_ARESETN_0_ADDR 0x01c20078
#define STATION_DDR_TOP_S2B_PRESETN_OFFSET 0x00420080
#define STATION_DDR_TOP_S2B_PRESETN_ADDR 0x01c20080
#define STATION_DDR_TOP_S2B_CSYSREQ_0_OFFSET 0x00420088
#define STATION_DDR_TOP_S2B_CSYSREQ_0_ADDR 0x01c20088
#define STATION_DDR_TOP_S2B_CSYSREQ_DDRC_OFFSET 0x00420090
#define STATION_DDR_TOP_S2B_CSYSREQ_DDRC_ADDR 0x01c20090
#define STATION_DDR_TOP_S2B_PA_WMASK_OFFSET 0x00420098
#define STATION_DDR_TOP_S2B_PA_WMASK_ADDR 0x01c20098
#define STATION_DDR_TOP_S2B_DFI_CTRLUPD_ACK2_CH0_OFFSET 0x004200a0
#define STATION_DDR_TOP_S2B_DFI_CTRLUPD_ACK2_CH0_ADDR 0x01c200a0
#define STATION_DDR_TOP_S2B_DFI_RESET_N_IN_OFFSET 0x004200a8
#define STATION_DDR_TOP_S2B_DFI_RESET_N_IN_ADDR 0x01c200a8
#define STATION_DDR_TOP_S2B_INIT_MR_DONE_IN_OFFSET 0x004200b0
#define STATION_DDR_TOP_S2B_INIT_MR_DONE_IN_ADDR 0x01c200b0
#define STATION_DDR_TOP_B2S_CSYSACK_0_OFFSET 0x004200b8
#define STATION_DDR_TOP_B2S_CSYSACK_0_ADDR 0x01c200b8
#define STATION_DDR_TOP_B2S_CACTIVE_0_OFFSET 0x004200c0
#define STATION_DDR_TOP_B2S_CACTIVE_0_ADDR 0x01c200c0
#define STATION_DDR_TOP_B2S_CSYSACK_DDRC_OFFSET 0x004200c8
#define STATION_DDR_TOP_B2S_CSYSACK_DDRC_ADDR 0x01c200c8
#define STATION_DDR_TOP_B2S_CACTIVE_DDRC_OFFSET 0x004200d0
#define STATION_DDR_TOP_B2S_CACTIVE_DDRC_ADDR 0x01c200d0
#define STATION_DDR_TOP_B2S_RD_MRR_DATA_VALID_OFFSET 0x004200d8
#define STATION_DDR_TOP_B2S_RD_MRR_DATA_VALID_ADDR 0x01c200d8
#define STATION_DDR_TOP_B2S_DFI_RESET_N_REF_OFFSET 0x004200e0
#define STATION_DDR_TOP_B2S_DFI_RESET_N_REF_ADDR 0x01c200e0
#define STATION_DDR_TOP_B2S_INIT_MR_DONE_OUT_OFFSET 0x004200e8
#define STATION_DDR_TOP_B2S_INIT_MR_DONE_OUT_ADDR 0x01c200e8
#define STATION_DDR_TOP_B2S_DFI_ALERT_ERR_INTR_OFFSET 0x004200f0
#define STATION_DDR_TOP_B2S_DFI_ALERT_ERR_INTR_ADDR 0x01c200f0
#define STATION_DDR_TOP_S2B_BYPASSMODEENAC_OFFSET 0x004200f8
#define STATION_DDR_TOP_S2B_BYPASSMODEENAC_ADDR 0x01c200f8
#define STATION_DDR_TOP_S2B_BYPASSMODEENDAT_OFFSET 0x00420100
#define STATION_DDR_TOP_S2B_BYPASSMODEENDAT_ADDR 0x01c20100
#define STATION_DDR_TOP_S2B_BYPASSMODEENMASTER_OFFSET 0x00420108
#define STATION_DDR_TOP_S2B_BYPASSMODEENMASTER_ADDR 0x01c20108
#define STATION_DDR_TOP_DDR_PWR_ON_OFFSET 0x00420110
#define STATION_DDR_TOP_DDR_PWR_ON_ADDR 0x01c20110
#define STATION_DDR_TOP_DEBUG_INFO_ENABLE_OFFSET 0x00420118
#define STATION_DDR_TOP_DEBUG_INFO_ENABLE_ADDR 0x01c20118
