.ALIASES
X_U1            U1(VIN=0 TEMP=N07608 GND=VSS TRIMN=N07668 VOUT=N07707 ) CN
+@TEST.SCHEMATIC1(sch_1):INS7401@REF5025.REF5025.Normal(chips)
V_V1            V1(+=VCC -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS7432@SOURCE.VDC.Normal(chips)
V_V2            V2(+=VSS -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS7458@SOURCE.VDC.Normal(chips)
C_C1            C1(1=N07668 2=VSS ) CN @TEST.SCHEMATIC1(sch_1):INS7652@ANALOG.C.Normal(chips)
C_C2            C2(1=N07707 2=VSS ) CN @TEST.SCHEMATIC1(sch_1):INS7720@ANALOG.C.Normal(chips)
C_C3            C3(1=0 2=VSS ) CN @TEST.SCHEMATIC1(sch_1):INS7782@ANALOG.C.Normal(chips)
X_X1            X1(drain=N09159 gate=N08357 source=N08361 ) CN
+@TEST.SCHEMATIC1(sch_1):INS8310@CSD17577Q5A.CSD17577Q5A.Normal(chips)
R_R2            R2(1=VSS 2=N08361 ) CN @TEST.SCHEMATIC1(sch_1):INS8535@ANALOG.R.Normal(chips)
R_R3            R3(1=N09159 2=VCC ) CN @TEST.SCHEMATIC1(sch_1):INS13531@ANALOG.R.Normal(chips)
X_U3            U3(+=N07707 -=N08361 V+=0 V-=VSS OUT=N08357 ) CN @TEST.SCHEMATIC1(sch_1):INS14104@OPAX388.OPAx388.Normal(chips)
I_I1            I1(+=N14667 -=VSS ) CN @TEST.SCHEMATIC1(sch_1):INS14532@SOURCE.IDC.Normal(chips)
C_C4            C4(1=0 2=N14713 ) CN @TEST.SCHEMATIC1(sch_1):INS14622@ANALOG.C.Normal(chips)
X_Q1            Q1(c=N14713 b=N15051 e=N14667 ) CN @TEST.SCHEMATIC1(sch_1):INS14649@PHIL_RF.BFG425W/PLP.Normal(chips)
X_Q2            Q2(c=VCC b=N14953 e=N14667 ) CN @TEST.SCHEMATIC1(sch_1):INS14682@PHIL_RF.BFG425W/PLP.Normal(chips)
X_B1            B1(d=N15485 g=N15188 s=N15417 ) CN @TEST.SCHEMATIC1(sch_1):INS15353@CEL.NE325S01/CEL.Normal(chips)
V_V3            V3(+=N15417 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS15401@SOURCE.VDC.Normal(chips)
R_R5            R5(1=N15485 2=N16658 ) CN @TEST.SCHEMATIC1(sch_1):INS16318@ANALOG.R.Normal(chips)
V_V4            V4(+=N21229 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS16560@SOURCE.VDC.Normal(chips)
V_V5            V5(+=N15051 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS16853@SOURCE.VPULSE.Normal(chips)
V_V6            V6(+=N16658 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS17146@SOURCE.VPULSE.Normal(chips)
X_D1            D1(1=N18991 2=N14713 ) CN @TEST.SCHEMATIC1(sch_1):INS18888@PHIL_DIODE.BAT54/PLP.Normal(chips)
R_R6            R6(1=N18991 2=N15485 ) CN @TEST.SCHEMATIC1(sch_1):INS18965@ANALOG.R.Normal(chips)
X_U4            U4(IN+=N14713 IN-=N21229 V+=VCC V-=0 OUT=N15188 ) CN @TEST.SCHEMATIC1(sch_1):INS21157@TLV3601.TLV3601.Normal(chips)
V_V7            V7(+=N14953 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS21548@SOURCE.VDC.Normal(chips)
_    _(VCC=VCC)
_    _(VSS=VSS)
.ENDALIASES
