Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: dvi_demo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dvi_demo.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dvi_demo"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : dvi_demo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\ipcore_dir\dcm.v" into library work
Parsing module <dcm>.
Analyzing Verilog file "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\DRAM16XN.v" into library work
Parsing module <DRAM16XN>.
Analyzing Verilog file "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\serdes_1_to_5_diff_data.v" into library work
Parsing module <serdes_1_to_5_diff_data>.
Analyzing Verilog file "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\phsaligner.v" into library work
Parsing module <phsaligner>.
INFO:HDLCompiler:693 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\phsaligner.v" Line 65. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\phsaligner.v" Line 66. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\phsaligner.v" Line 67. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\phsaligner.v" Line 68. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\phsaligner.v" Line 133. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\phsaligner.v" Line 134. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\phsaligner.v" Line 135. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\phsaligner.v" Line 136. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\phsaligner.v" Line 137. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\phsaligner.v" Line 138. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\phsaligner.v" Line 139. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\phsaligner.v" Line 169. parameter declaration becomes local in phsaligner with formal parameter declaration list
Analyzing Verilog file "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\chnlbond.v" into library work
Parsing module <chnlbond>.
Analyzing Verilog file "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\TDMS_encoder.v" into library work
Parsing module <TMDS_encoder>.
Analyzing Verilog file "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\spi_slave.v" into library work
Parsing module <spi_slave>.
Analyzing Verilog file "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\serial_tx.v" into library work
Parsing module <serial_tx>.
INFO:HDLCompiler:693 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\serial_tx.v" Line 14. parameter declaration becomes local in serial_tx with formal parameter declaration list
Analyzing Verilog file "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\serial_rx.v" into library work
Parsing module <serial_rx>.
INFO:HDLCompiler:693 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\serial_rx.v" Line 12. parameter declaration becomes local in serial_rx with formal parameter declaration list
Analyzing Verilog file "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\serdes_n_to_1.v" into library work
Parsing module <serdes_n_to_1>.
Analyzing Verilog file "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\encode.v" into library work
Parsing module <encode>.
Analyzing Verilog file "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\decode.v" into library work
Parsing module <decode>.
Analyzing Verilog file "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\convert_30to15_fifo.v" into library work
Parsing module <convert_30to15_fifo>.
Analyzing Verilog file "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\cclk_detector.v" into library work
Parsing module <cclk_detector>.
INFO:HDLCompiler:693 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\cclk_detector.v" Line 10. parameter declaration becomes local in cclk_detector with formal parameter declaration list
Analyzing Verilog file "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\synchro.v" into library work
Parsing module <synchro>.
WARNING:HDLCompiler:924 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\synchro.v" Line 87: Attribute target identifier fdb not found in this scope
WARNING:HDLCompiler:924 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\synchro.v" Line 82: Attribute target identifier fda not found in this scope
WARNING:HDLCompiler:924 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\synchro.v" Line 83: Attribute target identifier fdb not found in this scope
WARNING:HDLCompiler:924 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\synchro.v" Line 84: Attribute target identifier fda not found in this scope
WARNING:HDLCompiler:924 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\synchro.v" Line 85: Attribute target identifier fdb not found in this scope
WARNING:HDLCompiler:924 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\synchro.v" Line 86: Attribute target identifier fda not found in this scope
Analyzing Verilog file "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\ipcore_dir\ddsc.v" into library work
Parsing module <ddsc>.
Analyzing Verilog file "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\i2c_master.v" into library work
Parsing module <i2c_master>.
Analyzing Verilog file "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\hdmi_top.v" into library work
Parsing module <hdmi_top>.
Analyzing Verilog file "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\hdmi_sl.v" into library work
Parsing module <hdmi_sl>.
Analyzing Verilog file "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\edid_256.v" into library work
Parsing module <edid_256>.
Analyzing Verilog file "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\edgedtct.v" into library work
Parsing module <edgedtct>.
Analyzing Verilog file "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\dvi_encoder_top.v" into library work
Parsing module <dvi_encoder_top>.
Analyzing Verilog file "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\dvi_decoder.v" into library work
Parsing module <dvi_decoder>.
Analyzing Verilog file "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\avr_interface.v" into library work
Parsing module <avr_interface>.
INFO:HDLCompiler:693 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\avr_interface.v" Line 83. parameter declaration becomes local in avr_interface with formal parameter declaration list
Analyzing Verilog file "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" into library work
Parsing module <dvi_demo>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <dvi_demo>.
WARNING:HDLCompiler:872 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 460: Using initial value of new_tx_data since it is never assigned

Elaborating module <BUFIO2(DIVIDE_BYPASS="FALSE",DIVIDE=4)>.

Elaborating module <BUFG>.

Elaborating module <synchro(INITIALIZE="LOGIC0")>.

Elaborating module <FDC>.
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 109: Assignment to switch ignored, since the identifier is never used

Elaborating module <edid_256>.
Reading initialization file \"edid2019.txt\".
WARNING:HDLCompiler:872 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\edid_256.v" Line 49: Using initial value of rLED2 since it is never assigned
WARNING:HDLCompiler:91 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\edid_256.v" Line 408: Signal <addr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\edid_256.v" Line 413: Signal <addr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\edid_256.v" Line 418: Signal <addr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\edid_256.v" Line 420: Signal <addr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\edid_256.v" Line 422: Signal <addr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\edid_256.v" Line 424: Signal <addr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\edid_256.v" Line 468: Signal <addr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\edid_256.v" Line 470: Signal <addr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\edid_256.v" Line 472: Signal <addr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\edid_256.v" Line 702: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\edid_256.v" Line 709: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\edid_256.v" Line 733: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\edid_256.v" Line 740: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\edid_256.v" Line 756: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\edid_256.v" Line 763: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <dvi_decoder>.

Elaborating module <IBUFDS(IOSTANDARD="TMDS_33",DIFF_TERM="FALSE")>.

Elaborating module <PLL_BASE(CLKIN_PERIOD=10,CLKFBOUT_MULT=10,CLKOUT0_DIVIDE=1,CLKOUT1_DIVIDE=10,CLKOUT2_DIVIDE=5,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=5)>.

Elaborating module <decode>.

Elaborating module <serdes_1_to_5_diff_data(DIFF_TERM="FALSE",BITSLIP_ENABLE="TRUE")>.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\serdes_1_to_5_diff_data.v" Line 248: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\serdes_1_to_5_diff_data.v" Line 250: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\serdes_1_to_5_diff_data.v" Line 251: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <IBUFDS(DIFF_TERM="FALSE")>.

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="STAY_AT_LIMIT",DELAY_SRC="IDATAIN",SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="WRAPAROUND",DELAY_SRC="IDATAIN",SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <ISERDES2(DATA_WIDTH=5,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="MASTER",INTERFACE_TYPE="RETIMED")>.

Elaborating module <ISERDES2(DATA_WIDTH=5,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="SLAVE",INTERFACE_TYPE="RETIMED")>.

Elaborating module <phsaligner>.
WARNING:HDLCompiler:1308 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\phsaligner.v" Line 174: Found full_case directive in module phsaligner. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1308 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\phsaligner.v" Line 221: Found full_case directive in module phsaligner. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <chnlbond>.

Elaborating module <DRAM16XN(data_width=10)>.

Elaborating module <RAM16X1D>.
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\dvi_decoder.v" Line 234: Assignment to de_g ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\dvi_decoder.v" Line 256: Assignment to de_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 163: Assignment to rx0_pclk ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 164: Assignment to rx0_pclkx2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 165: Assignment to rx0_pclkx10 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 168: Assignment to rx0_pllclk2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 169: Assignment to rx0_plllckd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 170: Assignment to rx0_tmdsclk ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 171: Assignment to rx0_serdesstrobe ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 176: Assignment to rx0_blue_vld ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 177: Assignment to rx0_green_vld ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 178: Assignment to rx0_red_vld ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 179: Assignment to rx0_blue_rdy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 180: Assignment to rx0_green_rdy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 181: Assignment to rx0_red_rdy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 183: Assignment to rx0_psalgnerr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 185: Assignment to rx0_sdata ignored, since the identifier is never used

Elaborating module <PLL_BASE(CLKIN_PERIOD=10,CLKFBOUT_MULT=10,CLKOUT0_DIVIDE=1,CLKOUT1_DIVIDE=10,CLKOUT2_DIVIDE=5,COMPENSATION="SOURCE_SYNCHRONOUS")>.

Elaborating module <IBUFG>.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 262: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <BUFGMUX>.

Elaborating module <dvi_encoder_top>.

Elaborating module <serdes_n_to_1(SF=5)>.

Elaborating module <OSERDES2(DATA_WIDTH=5,DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",SERDES_MODE="MASTER",OUTPUT_MODE="DIFFERENTIAL")>.

Elaborating module <OSERDES2(DATA_WIDTH=5,DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",SERDES_MODE="SLAVE",OUTPUT_MODE="DIFFERENTIAL")>.

Elaborating module <OBUFDS>.

Elaborating module <encode>.

Elaborating module <convert_30to15_fifo>.

Elaborating module <DRAM16XN(data_width=30)>.

Elaborating module <FDP>.

Elaborating module <FD>.

Elaborating module <FDR>.

Elaborating module <FDRE>.

Elaborating module <FDE>.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 355: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 393: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <hdmi_sl>.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\hdmi_sl.v" Line 92: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\hdmi_sl.v" Line 94: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\hdmi_sl.v" Line 101: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\hdmi_sl.v" Line 104: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\hdmi_sl.v" Line 110: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\hdmi_sl.v" Line 110: Assignment to red ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\hdmi_sl.v" Line 111: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\hdmi_sl.v" Line 111: Assignment to green ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\hdmi_sl.v" Line 112: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\hdmi_sl.v" Line 112: Assignment to blue ignored, since the identifier is never used

Elaborating module <TMDS_encoder>.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\hdmi_sl.v" Line 134: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <ddsc>.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 446: Result of 12-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 450: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <avr_interface(CLK_RATE=50000000,SERIAL_BAUD_RATE=500000)>.

Elaborating module <cclk_detector(CLK_RATE=50000000)>.

Elaborating module <spi_slave>.

Elaborating module <serial_rx(CLK_PER_BIT=100)>.

Elaborating module <serial_tx(CLK_PER_BIT=100)>.
WARNING:HDLCompiler:189 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\avr_interface.v" Line 98: Size mismatch in connection of port <block>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 492: Assignment to tx_busy ignored, since the identifier is never used

Elaborating module <edgedtct>.
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\edgedtct.v" Line 15: Assignment to q4 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 515: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 567: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 576: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 587: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 596: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 608: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 609: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 609: Assignment to sync_out_1pcp ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 739: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 781: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 791: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 812: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 934: Result of 14-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 931: Assignment to co_n ignored, since the identifier is never used
WARNING:HDLCompiler:91 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 940: Signal <co_K> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 1095: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 1101: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 1127: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <i2c_master>.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\i2c_master.v" Line 74: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\i2c_master.v" Line 78: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <dcm>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=5,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=20.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\ipcore_dir\dcm.v" Line 124: Assignment to locked_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\ipcore_dir\dcm.v" Line 125: Assignment to status_int ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\i2c_master.v" Line 95: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\i2c_master.v" Line 192: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\i2c_master.v" Line 227: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\i2c_master.v" Line 229: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\i2c_master.v" Line 231: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 1189: Result of 12-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 1193: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <hdmi_top>.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\hdmi_top.v" Line 149: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\hdmi_top.v" Line 159: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\hdmi_top.v" Line 177: Assignment to red ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\hdmi_top.v" Line 178: Assignment to green ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\hdmi_top.v" Line 179: Assignment to blue ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\hdmi_top.v" Line 208: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:552 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 116: Input port SW[3] is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" Line 465: Input port channel[3] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dvi_demo>.
    Related source file is "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v".
WARNING:Xst:2898 - Port 'SW', unconnected in block instance 'OPTOMA', is tied to GND.
WARNING:Xst:2898 - Port 'channel', unconnected in block instance 'INSTANTIATION1', is tied to GND.
WARNING:Xst:2898 - Port 'tx_data', unconnected in block instance 'INSTANTIATION1', is tied to GND.
WARNING:Xst:647 - Input <sync_in_1B2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sync_in_2B2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AVR_RX_BUSY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 100: Output port <sync> of the instance <synchro_sws_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 103: Output port <sync> of the instance <synchro_sws_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 116: Output port <dLED> of the instance <OPTOMA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 149: Output port <sdout> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 149: Output port <pclk> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 149: Output port <pclkx2> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 149: Output port <pclkx10> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 149: Output port <pllclk2> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 149: Output port <pll_lckd> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 149: Output port <serdesstrobe> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 149: Output port <tmdsclk> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 149: Output port <blue_vld> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 149: Output port <green_vld> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 149: Output port <red_vld> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 149: Output port <blue_rdy> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 149: Output port <green_rdy> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 149: Output port <red_rdy> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 149: Output port <psalgnerr> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 405: Output port <tmdso> of the instance <HDMI1_PC_CLK> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 405: Output port <tmds_30b> of the instance <HDMI1_PC_CLK> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 424: Output port <phase_out> of the instance <UP_DOWN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 433: Output port <phase_out> of the instance <LEFT_RIGHT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 465: Output port <spi_channel> of the instance <INSTANTIATION1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 465: Output port <sample> of the instance <INSTANTIATION1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 465: Output port <sample_channel> of the instance <INSTANTIATION1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 465: Output port <rx_data> of the instance <INSTANTIATION1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 465: Output port <tx_busy> of the instance <INSTANTIATION1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 465: Output port <new_rx_data> of the instance <INSTANTIATION1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 1156: Output port <wLED> of the instance <PROGRAMMABLE_OSC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 1167: Output port <phase_out> of the instance <BOTTOM_UP_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 1176: Output port <phase_out> of the instance <LEFT_RIGHT_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\top.v" line 1198: Output port <LED> of the instance <HDMI1_EXT_CLK> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <delay_stp>.
    Found 2-bit register for signal <delay_st>.
    Found 16-bit register for signal <frame1>.
    Found 8-bit register for signal <fc>.
    Found 1-bit register for signal <stch>.
    Found 1-bit register for signal <stchp>.
    Found 32-bit register for signal <crx0>.
    Found 32-bit register for signal <cpll>.
    Found 3-bit register for signal <ar_count>.
    Found 1-bit register for signal <rMSW>.
    Found 8-bit register for signal <hdata<9:2>>.
    Found 16-bit register for signal <row_cntr>.
    Found 16-bit register for signal <row_cntr_H>.
    Found 16-bit register for signal <row_cntr_i>.
    Found 16-bit register for signal <row_cntr_L>.
    Found 16-bit register for signal <column_cntr>.
    Found 16-bit register for signal <column_cntr_H>.
    Found 16-bit register for signal <column_cntr_i>.
    Found 16-bit register for signal <column_cntr_L>.
    Found 16-bit register for signal <frc>.
    Found 3-bit register for signal <sl_count>.
    Found 32-bit register for signal <wdt_timer>.
    Found 1-bit register for signal <rcs>.
    Found 2-bit register for signal <oMODE>.
    Found 2-bit register for signal <rMODE>.
    Found 8-bit register for signal <pd<9:2>>.
    Found 1-bit register for signal <tg>.
    Found finite state machine <FSM_0> for signal <delay_stp>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | SYNC_VS (falling_edge)                         |
    | Reset              | sync_in_1 (negative)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 11                                             |
    | Power Up State     | 11                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <delay_st>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | SYNC_VS (falling_edge)                         |
    | Reset              | sync_in_1 (negative)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 11                                             |
    | Power Up State     | 11                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <crx0[31]_GND_1_o_add_23_OUT> created at line 332.
    Found 32-bit adder for signal <cpll[31]_GND_1_o_add_26_OUT> created at line 334.
    Found 3-bit adder for signal <ar_count[2]_GND_1_o_add_45_OUT> created at line 393.
    Found 11-bit adder for signal <n0392> created at line 446.
    Found 11-bit adder for signal <n0285> created at line 446.
    Found 9-bit adder for signal <n0397[8:0]> created at line 448.
    Found 10-bit adder for signal <n0400> created at line 450.
    Found 10-bit adder for signal <BUS_0009_GND_1_o_add_57_OUT> created at line 450.
    Found 16-bit adder for signal <row_cntr[15]_GND_1_o_add_69_OUT> created at line 567.
    Found 16-bit adder for signal <row_cntr_i[15]_GND_1_o_add_75_OUT> created at line 576.
    Found 16-bit adder for signal <column_cntr[15]_GND_1_o_add_82_OUT> created at line 587.
    Found 16-bit adder for signal <column_cntr_i[15]_GND_1_o_add_88_OUT> created at line 596.
    Found 16-bit adder for signal <frc[15]_GND_1_o_add_120_OUT> created at line 791.
    Found 13-bit adder for signal <n0265> created at line 934.
    Found 3-bit adder for signal <sl_count[2]_GND_1_o_add_181_OUT> created at line 1095.
    Found 32-bit adder for signal <wdt_timer[31]_GND_1_o_add_191_OUT> created at line 1113.
    Found 8-bit adder for signal <fc[7]_GND_1_o_add_195_OUT> created at line 1127.
    Found 11-bit adder for signal <n0425> created at line 1189.
    Found 11-bit adder for signal <n0323> created at line 1189.
    Found 9-bit adder for signal <n0430[8:0]> created at line 1191.
    Found 10-bit adder for signal <n0433> created at line 1193.
    Found 10-bit adder for signal <BUS_0026_GND_1_o_add_216_OUT> created at line 1193.
    Found 32x64-bit Read Only RAM for signal <_n0840>
    Found 2-bit comparator not equal for signal <n0014> created at line 226
    Found 16-bit comparator greater for signal <V_polarity> created at line 582
    Found 16-bit comparator greater for signal <H_polarity> created at line 602
    Found 16-bit comparator greater for signal <frame1[15]_GND_1_o_LessThan_167_o> created at line 960
    Found 32-bit comparator greater for signal <wdt_timer[31]_GND_1_o_LessThan_191_o> created at line 1111
    Found 8-bit comparator lessequal for signal <GND_1_o_fc[7]_LessThan_200_o> created at line 1133
    Found 8-bit comparator greater for signal <fc[7]_GND_1_o_LessThan_201_o> created at line 1137
    Summary:
	inferred   1 RAM(s).
	inferred  22 Adder/Subtractor(s).
	inferred 295 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  32 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <dvi_demo> synthesized.

Synthesizing Unit <synchro>.
    Related source file is "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\synchro.v".
        INITIALIZE = "LOGIC0"
    Summary:
	no macro.
Unit <synchro> synthesized.

Synthesizing Unit <edid_256>.
    Related source file is "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\edid_256.v".
WARNING:Xst:647 - Input <SW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <SSTOP>.
    Found 1-bit register for signal <oe_scl>.
    Found 1-bit register for signal <rRW>.
    Found 1-bit register for signal <addr<6>>.
    Found 1-bit register for signal <addr<5>>.
    Found 1-bit register for signal <addr<4>>.
    Found 1-bit register for signal <addr<3>>.
    Found 1-bit register for signal <addr<2>>.
    Found 1-bit register for signal <addr<1>>.
    Found 1-bit register for signal <addr<0>>.
    Found 1-bit register for signal <oe_sda>.
    Found 1-bit register for signal <START>.
    Found 1-bit register for signal <ACK>.
    Found 1-bit register for signal <GND_6_o_SCL_DFF_22_q>.
    Found 1-bit register for signal <GND_6_o_SCL_DFF_23>.
    Found 8-bit register for signal <cbyte>.
    Found 4-bit register for signal <cbit>.
    Found 8-bit register for signal <rdda>.
    Found 8-bit register for signal <cbyte81>.
    Found 4-bit register for signal <cbit81>.
    Found 8-bit register for signal <rdda81>.
    Found 8-bit register for signal <cbyte75>.
    Found 4-bit register for signal <cbit75>.
    Found 8-bit register for signal <rdda75>.
    Found 1-bit register for signal <cSTATE<4>>.
    Found 1-bit register for signal <cSTATE<3>>.
    Found 1-bit register for signal <cSTATE<2>>.
    Found 1-bit register for signal <cSTATE<1>>.
    Found 1-bit register for signal <cSTATE<0>>.
    Found 8-bit adder for signal <cbyte[7]_GND_6_o_add_71_OUT> created at line 702.
    Found 4-bit adder for signal <cbit[3]_GND_6_o_add_74_OUT> created at line 709.
    Found 8-bit adder for signal <cbyte81[7]_GND_6_o_add_89_OUT> created at line 733.
    Found 4-bit adder for signal <cbit81[3]_GND_6_o_add_92_OUT> created at line 740.
    Found 8-bit adder for signal <cbyte75[7]_GND_6_o_add_105_OUT> created at line 756.
    Found 4-bit adder for signal <cbit75[3]_GND_6_o_add_108_OUT> created at line 763.
    Found 256x8-bit Read Only RAM for signal <cbyte[7]_PWR_6_o_wide_mux_73_OUT>
    Found 32x8-bit Read Only RAM for signal <cbyte81[7]_X_6_o_wide_mux_91_OUT>
    Found 1-bit 9-to-1 multiplexer for signal <cbit[3]_PWR_6_o_Mux_60_o> created at line 640.
    Found 1-bit 9-to-1 multiplexer for signal <cbit81[3]_PWR_6_o_Mux_62_o> created at line 658.
WARNING:Xst:737 - Found 1-bit latch for signal <offset_Ra1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offset_R75>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rLED0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rLED1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <SCL> created at line 584
    Found 1-bit tristate buffer for signal <SDA> created at line 585
    Found 1-bit tristate buffer for signal <ddata> created at line 628
    Summary:
	inferred   2 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred  80 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred  36 Multiplexer(s).
	inferred   3 Tristate(s).
Unit <edid_256> synthesized.

Synthesizing Unit <dvi_decoder>.
    Related source file is "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\dvi_decoder.v".
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\dvi_decoder.v" line 216: Output port <c0> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\dvi_decoder.v" line 216: Output port <c1> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\dvi_decoder.v" line 216: Output port <de> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\dvi_decoder.v" line 238: Output port <c0> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\dvi_decoder.v" line 238: Output port <c1> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\dvi_decoder.v" line 238: Output port <de> of the instance <dec_r> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <tmdsclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <dvi_decoder> synthesized.

Synthesizing Unit <decode>.
    Related source file is "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\decode.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
    Found 1-bit register for signal <toggle>.
    Found 5-bit register for signal <raw5bit_q>.
    Found 10-bit register for signal <rawword>.
    Found 1-bit register for signal <bitslip_q>.
    Found 1-bit register for signal <bitslipx2>.
    Found 1-bit register for signal <c0>.
    Found 1-bit register for signal <c1>.
    Found 1-bit register for signal <de>.
    Found 8-bit register for signal <dout>.
    Found 10-bit register for signal <sdout>.
    Found 1-bit register for signal <flipgearx2>.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <decode> synthesized.

Synthesizing Unit <serdes_1_to_5_diff_data>.
    Related source file is "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\serdes_1_to_5_diff_data.v".
        DIFF_TERM = "FALSE"
        SIM_TAP_DELAY = 49
        BITSLIP_ENABLE = "TRUE"
    Found 9-bit register for signal <counter>.
    Found 5-bit register for signal <pdcounter>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <cal_data_master>.
    Found 1-bit register for signal <cal_data_sint>.
    Found 1-bit register for signal <enable>.
    Found 1-bit register for signal <ce_data_inta>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <rst_data>.
    Found 1-bit register for signal <busy_data_d>.
    Found 1-bit register for signal <incdec_data_d>.
    Found 1-bit register for signal <valid_data_d>.
    Found 1-bit register for signal <ce_data>.
    Found 1-bit register for signal <inc_data_int>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 36                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | gclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <counter[8]_GND_19_o_add_2_OUT> created at line 122.
    Found 5-bit adder for signal <pdcounter[4]_GND_19_o_add_54_OUT> created at line 224.
    Found 5-bit adder for signal <pdcounter[4]_PWR_20_o_add_57_OUT> created at line 227.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serdes_1_to_5_diff_data> synthesized.

Synthesizing Unit <phsaligner>.
    Related source file is "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\phsaligner.v".
        OPENEYE_CNT_WD = 3
        CTKNCNTWD = 7
        SRCHTIMERWD = 12
    Found 1-bit register for signal <ctkn_srh_rst>.
    Found 1-bit register for signal <ctkn_cnt_rst>.
    Found 3-bit register for signal <bitslip_cnt>.
    Found 6-bit register for signal <cstate>.
    Found 1-bit register for signal <psaligned>.
    Found 1-bit register for signal <bitslip>.
    Found 1-bit register for signal <flipgear>.
    Found 1-bit register for signal <blnkprd_cnt>.
    Found 1-bit register for signal <rcvd_ctkn_q>.
    Found 1-bit register for signal <blnkbgn>.
    Found 12-bit register for signal <ctkn_srh_timer>.
    Found 1-bit register for signal <ctkn_srh_tout>.
    Found 7-bit register for signal <ctkn_counter>.
    Found 1-bit register for signal <ctkn_cnt_tout>.
    Found 1-bit register for signal <rcvd_ctkn>.
    Found finite state machine <FSM_3> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000001                                         |
    | Power Up State     | 000001                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <ctkn_srh_timer[11]_GND_27_o_add_6_OUT> created at line 98.
    Found 7-bit adder for signal <ctkn_counter[6]_GND_27_o_add_12_OUT> created at line 122.
    Found 3-bit adder for signal <bitslip_cnt[2]_GND_27_o_add_32_OUT> created at line 245.
    Found 1-bit adder for signal <blnkprd_cnt[0]_PWR_27_o_add_33_OUT<0>> created at line 255.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <phsaligner> synthesized.

Synthesizing Unit <chnlbond>.
    Related source file is "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\chnlbond.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\chnlbond.v" line 86: Output port <O_DATA_OUT> of the instance <cbfifo_i> is unconnected or connected to loadless signal.
    Register <we> equivalent to <rawdata_vld_q> has been removed
    Found 4-bit register for signal <wa>.
    Found 10-bit register for signal <sdata>.
    Found 1-bit register for signal <rcvd_ctkn>.
    Found 1-bit register for signal <rcvd_ctkn_q>.
    Found 1-bit register for signal <blnkbgn>.
    Found 1-bit register for signal <skip_line>.
    Found 1-bit register for signal <iamrdy>.
    Found 1-bit register for signal <rawdata_vld_q>.
    Found 1-bit register for signal <rawdata_vld_rising>.
    Found 1-bit register for signal <ra_en>.
    Found 4-bit register for signal <ra>.
    Found 4-bit adder for signal <wa[3]_GND_29_o_add_2_OUT> created at line 79.
    Found 4-bit adder for signal <ra[3]_GND_29_o_add_17_OUT> created at line 167.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <chnlbond> synthesized.

Synthesizing Unit <DRAM16XN_1>.
    Related source file is "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\DRAM16XN.v".
        data_width = 10
    Summary:
	no macro.
Unit <DRAM16XN_1> synthesized.

Synthesizing Unit <dvi_encoder_top>.
    Related source file is "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\dvi_encoder_top.v".
    Found 1-bit register for signal <toggle>.
    Found 5-bit register for signal <tmdsclkint>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <dvi_encoder_top> synthesized.

Synthesizing Unit <serdes_n_to_1>.
    Related source file is "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\serdes_n_to_1.v".
        SF = 5
    Summary:
	no macro.
Unit <serdes_n_to_1> synthesized.

Synthesizing Unit <encode>.
    Related source file is "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\encode.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
    Found 10-bit register for signal <dout>.
    Found 5-bit register for signal <cnt>.
    Found 8-bit register for signal <din_q>.
    Found 4-bit register for signal <n1q_m>.
    Found 4-bit register for signal <n0q_m>.
    Found 1-bit register for signal <de_q>.
    Found 1-bit register for signal <de_reg>.
    Found 1-bit register for signal <c0_q>.
    Found 1-bit register for signal <c0_reg>.
    Found 1-bit register for signal <c1_q>.
    Found 1-bit register for signal <c1_reg>.
    Found 9-bit register for signal <q_m_reg>.
    Found 4-bit register for signal <n1d>.
    Found 4-bit subtractor for signal <PWR_39_o_BUS_0017_sub_29_OUT> created at line 110.
    Found 5-bit subtractor for signal <n0233> created at line 169.
    Found 5-bit subtractor for signal <n0235> created at line 175.
    Found 5-bit subtractor for signal <n0236> created at line 175.
    Found 2-bit adder for signal <n0183[1:0]> created at line 66.
    Found 3-bit adder for signal <n0186[2:0]> created at line 66.
    Found 2-bit adder for signal <n0204[1:0]> created at line 109.
    Found 3-bit adder for signal <n0207[2:0]> created at line 109.
    Found 5-bit adder for signal <n0232> created at line 169.
    Found 5-bit adder for signal <cnt[4]_GND_40_o_add_47_OUT> created at line 169.
    Found 5-bit adder for signal <cnt[4]_GND_40_o_add_50_OUT> created at line 175.
    Found 4-bit adder for signal <_n0248> created at line 66.
    Found 4-bit adder for signal <_n0249> created at line 66.
    Found 4-bit adder for signal <_n0250> created at line 66.
    Found 4-bit adder for signal <_n0251> created at line 66.
    Found 4-bit adder for signal <BUS_0003_GND_40_o_add_7_OUT> created at line 66.
    Found 4-bit adder for signal <_n0253> created at line 109.
    Found 4-bit adder for signal <_n0254> created at line 109.
    Found 4-bit adder for signal <_n0255> created at line 109.
    Found 4-bit adder for signal <_n0256> created at line 109.
    Found 4-bit adder for signal <BUS_0010_GND_40_o_add_20_OUT> created at line 109.
    Found 5-bit adder for signal <cnt[4]_GND_40_o_sub_43_OUT> created at line 162.
    Found 5-bit adder for signal <cnt[4]_GND_40_o_sub_41_OUT> created at line 162.
    Found 4x10-bit Read Only RAM for signal <c1_reg_PWR_39_o_wide_mux_53_OUT>
    Found 4-bit comparator greater for signal <GND_40_o_n1d[3]_LessThan_11_o> created at line 77
    Found 4-bit comparator equal for signal <n1q_m[3]_n0q_m[3]_equal_33_o> created at line 121
    Found 4-bit comparator greater for signal <n0q_m[3]_n1q_m[3]_LessThan_34_o> created at line 125
    Found 4-bit comparator greater for signal <n1q_m[3]_n0q_m[3]_LessThan_35_o> created at line 125
    Summary:
	inferred   1 RAM(s).
	inferred  23 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <encode> synthesized.

Synthesizing Unit <convert_30to15_fifo>.
    Related source file is "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\convert_30to15_fifo.v".
        ADDR0 = 4'b0000
        ADDR1 = 4'b0001
        ADDR2 = 4'b0010
        ADDR3 = 4'b0011
        ADDR4 = 4'b0100
        ADDR5 = 4'b0101
        ADDR6 = 4'b0110
        ADDR7 = 4'b0111
        ADDR8 = 4'b1000
        ADDR9 = 4'b1001
        ADDR10 = 4'b1010
        ADDR11 = 4'b1011
        ADDR12 = 4'b1100
        ADDR13 = 4'b1101
        ADDR14 = 4'b1110
        ADDR15 = 4'b1111
    Set property "ASYNC_REG = TRUE" for instance <fdp_rst>.
INFO:Xst:3210 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\convert_30to15_fifo.v" line 64: Output port <O_DATA_OUT> of the instance <fifo_u> is unconnected or connected to loadless signal.
    Found 16x4-bit Read Only RAM for signal <wa_d>
    Found 16x4-bit Read Only RAM for signal <ra_d>
    Summary:
	inferred   2 RAM(s).
	inferred   1 Multiplexer(s).
Unit <convert_30to15_fifo> synthesized.

Synthesizing Unit <DRAM16XN_2>.
    Related source file is "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\DRAM16XN.v".
        data_width = 30
    Summary:
	no macro.
Unit <DRAM16XN_2> synthesized.

Synthesizing Unit <hdmi_sl>.
    Related source file is "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\hdmi_sl.v".
        HAPIX = 11'b01100100000
    Found 11-bit register for signal <contY>.
    Found 10-bit register for signal <TMDS_shift_red>.
    Found 10-bit register for signal <TMDS_shift_green>.
    Found 10-bit register for signal <TMDS_shift_blue>.
    Found 4-bit register for signal <TMDS_modulo>.
    Found 1-bit register for signal <shift_LOAD>.
    Found 11-bit register for signal <contX>.
    Found 11-bit adder for signal <contX[10]_GND_48_o_add_1_OUT> created at line 92.
    Found 11-bit adder for signal <contY[10]_GND_48_o_add_7_OUT> created at line 101.
    Found 5-bit adder for signal <n0067[4:0]> created at line 134.
    Found 11-bit comparator lessequal for signal <n0005> created at line 94
    Found 11-bit comparator greater for signal <GND_48_o_contX[10]_LessThan_6_o> created at line 94
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <hdmi_sl> synthesized.

Synthesizing Unit <TMDS_encoder>.
    Related source file is "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\TDMS_encoder.v".
    Found 4-bit register for signal <balance_acc>.
    Found 10-bit register for signal <TMDS>.
    Found 4-bit subtractor for signal <balance_acc_inc> created at line 37.
    Found 4-bit subtractor for signal <balance_acc[3]_balance_acc_inc[3]_sub_29_OUT> created at line 38.
    Found 2-bit adder for signal <n0109[1:0]> created at line 29.
    Found 3-bit adder for signal <n0112[2:0]> created at line 29.
    Found 2-bit adder for signal <n0130[1:0]> created at line 34.
    Found 3-bit adder for signal <n0133[2:0]> created at line 34.
    Found 4-bit adder for signal <balance_acc[3]_balance_acc_inc[3]_add_29_OUT> created at line 38.
    Found 4-bit adder for signal <_n0160> created at line 29.
    Found 4-bit adder for signal <_n0161> created at line 29.
    Found 4-bit adder for signal <_n0162> created at line 29.
    Found 4-bit adder for signal <_n0163> created at line 29.
    Found 4-bit adder for signal <Nb1s> created at line 29.
    Found 4-bit adder for signal <_n0165> created at line 34.
    Found 4-bit subtractor for signal <_n0166> created at line 34.
    Found 4-bit adder for signal <_n0167> created at line 34.
    Found 4-bit adder for signal <_n0168> created at line 34.
    Found 4-bit adder for signal <_n0169> created at line 34.
    Found 4-bit adder for signal <balance> created at line 34.
    Found 4-bit comparator greater for signal <GND_49_o_Nb1s[3]_LessThan_8_o> created at line 30
    Found 1-bit comparator equal for signal <balance_sign_eq> created at line 35
    Summary:
	inferred  17 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <TMDS_encoder> synthesized.

Synthesizing Unit <avr_interface>.
    Related source file is "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\avr_interface.v".
        CLK_RATE = 50000000
        SERIAL_BAUD_RATE = 500000
WARNING:Xst:647 - Input <tx_block> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <sample_q>.
    Found 1-bit register for signal <new_sample_q>.
    Found 8-bit register for signal <spi_rcv_q>.
    Found 4-bit register for signal <sample_channel_q>.
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 111
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 111
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 111
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 111
    Found 1-bit tristate buffer for signal <spi_miso> created at line 112
    Found 1-bit tristate buffer for signal <tx> created at line 113
WARNING:Xst:737 - Found 1-bit latch for signal <spi_rcv_d<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <spi_rcv_d<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <spi_rcv_d<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <spi_rcv_d<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <spi_rcv_d<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <spi_rcv_d<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <spi_rcv_d<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <spi_rcv_d<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  23 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   6 Tristate(s).
Unit <avr_interface> synthesized.

Synthesizing Unit <cclk_detector>.
    Related source file is "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\cclk_detector.v".
        CLK_RATE = 50000000
    Found 1-bit register for signal <ready_q>.
    Found 10-bit register for signal <ctr_q>.
    Found 10-bit adder for signal <ctr_q[9]_GND_52_o_add_2_OUT> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <cclk_detector> synthesized.

Synthesizing Unit <spi_slave>.
    Related source file is "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\spi_slave.v".
    Found 3-bit register for signal <bit_ct_q>.
    Found 8-bit register for signal <dout_q>.
    Found 1-bit register for signal <miso_q>.
    Found 1-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 1-bit register for signal <ss_q>.
    Found 8-bit register for signal <data_q>.
    Found 1-bit register for signal <sck_old_q>.
    Found 1-bit register for signal <done_q>.
    Found 3-bit adder for signal <bit_ct_q[2]_GND_53_o_add_1_OUT> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <spi_slave> synthesized.

Synthesizing Unit <serial_rx>.
    Related source file is "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\serial_rx.v".
        CLK_PER_BIT = 100
    Found 3-bit register for signal <bit_ctr_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <rx_q>.
    Found 8-bit register for signal <data_q>.
    Found 7-bit register for signal <ctr_q>.
    Found finite state machine <FSM_4> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <ctr_q[6]_GND_54_o_add_7_OUT> created at line 54.
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_54_o_add_9_OUT> created at line 57.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_rx> synthesized.

Synthesizing Unit <serial_tx>.
    Related source file is "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\serial_tx.v".
        CLK_PER_BIT = 100
    Found 1-bit register for signal <tx_q>.
    Found 3-bit register for signal <bit_ctr_q>.
    Found 7-bit register for signal <ctr_q>.
    Found 1-bit register for signal <busy_q>.
    Found 2-bit register for signal <state_q>.
INFO:Xst:1799 - State 10 is never reached in FSM <state_q>.
INFO:Xst:1799 - State 11 is never reached in FSM <state_q>.
    Found finite state machine <FSM_5> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 1                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    WARNING:Xst:2404 -  FFs/Latches <block_q<0:0>> (without init value) have a constant value of 0 in block <serial_tx>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <serial_tx> synthesized.

Synthesizing Unit <edgedtct>.
    Related source file is "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\edgedtct.v".
    Summary:
	no macro.
Unit <edgedtct> synthesized.

Synthesizing Unit <i2c_master>.
    Related source file is "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\i2c_master.v".
        STAND_BY = 0
        START_C = 1
        SLV_ADDR = 2
        REG_ADDR = 3
        REG_DATA = 4
        STOP_C1 = 5
        STOP_C2 = 6
        NOT_ACK = 7
        UW_STOP1 = 8
        UW_STOP2 = 9
WARNING:Xst:2999 - Signal 'aslave', unconnected in block 'i2c_master', is tied to its initial value.
    Found 8x1-bit single-port Read Only RAM <Mram_aslave> for signal <aslave>.
    Found 1-bit register for signal <clk_400k>.
    Found 32-bit register for signal <delay_cntr>.
    Found 1-bit register for signal <START>.
    Found 1-bit register for signal <DDS_START>.
    Found 1-bit register for signal <rscl>.
    Found 1-bit register for signal <sda_oe>.
    Found 1-bit register for signal <rsda>.
    Found 8-bit register for signal <toc>.
    Found 4-bit register for signal <rLED>.
    Found 8-bit register for signal <areg>.
    Found 8-bit register for signal <dreg>.
    Found 4-bit register for signal <kSLV>.
    Found 4-bit register for signal <kREG>.
    Found 4-bit register for signal <kDATA>.
    Found 4-bit register for signal <state>.
    Found 6-bit register for signal <divc>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 21                                             |
    | Inputs             | 7                                              |
    | Outputs            | 13                                             |
    | Clock              | clk_400k (rising_edge)                         |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <divc[5]_GND_71_o_add_13_OUT> created at line 95.
    Found 32-bit adder for signal <delay_cntr[31]_GND_71_o_add_20_OUT> created at line 115.
    Found 8-bit adder for signal <toc[7]_GND_71_o_add_48_OUT> created at line 192.
    Found 4-bit adder for signal <kSLV[3]_GND_71_o_add_62_OUT> created at line 227.
    Found 4-bit adder for signal <kREG[3]_GND_71_o_add_64_OUT> created at line 229.
    Found 4-bit adder for signal <kDATA[3]_GND_71_o_add_66_OUT> created at line 231.
    Found 3-bit subtractor for signal <GND_71_o_GND_71_o_sub_40_OUT<2:0>> created at line 157.
    Found 3-bit subtractor for signal <GND_71_o_GND_71_o_sub_43_OUT<2:0>> created at line 166.
    Found 3-bit subtractor for signal <GND_71_o_GND_71_o_sub_46_OUT<2:0>> created at line 175.
    Found 16x16-bit Read Only RAM for signal <_n0402>
    Found 1-bit 7-to-1 multiplexer for signal <GND_71_o_areg[7]_Mux_43_o> created at line 166.
    Found 1-bit 8-to-1 multiplexer for signal <GND_71_o_dreg[7]_Mux_46_o> created at line 175.
    Found 1-bit tristate buffer for signal <SDA> created at line 77
    Found 32-bit comparator greater for signal <delay_cntr[31]_GND_71_o_LessThan_18_o> created at line 107
    Found 32-bit comparator lessequal for signal <delay_cntr[31]_GND_71_o_LessThan_20_o> created at line 113
    Found 4-bit comparator lessequal for signal <n0052> created at line 159
    Found 4-bit comparator lessequal for signal <n0056> created at line 168
    Found 4-bit comparator lessequal for signal <n0060> created at line 177
    Found 8-bit comparator greater for signal <toc[7]_GND_71_o_LessThan_83_o> created at line 247
    Found 4-bit comparator greater for signal <kSLV[3]_PWR_58_o_LessThan_86_o> created at line 255
    Found 4-bit comparator greater for signal <kREG[3]_PWR_58_o_LessThan_91_o> created at line 266
    Found 4-bit comparator greater for signal <kDATA[3]_PWR_58_o_LessThan_96_o> created at line 277
    Summary:
	inferred   2 RAM(s).
	inferred   9 Adder/Subtractor(s).
	inferred  84 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred  24 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master> synthesized.

Synthesizing Unit <dcm>.
    Related source file is "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\ipcore_dir\dcm.v".
    Summary:
	no macro.
Unit <dcm> synthesized.

Synthesizing Unit <hdmi_top>.
    Related source file is "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\hdmi_top.v".
        HAPIX = 11'b01100100000
        HFPOR = 11'b00000110000
        HSPUL = 11'b00000100000
        HBPOR = 11'b00001010000
        VAPIX = 11'b01001011000
        VFPOR = 11'b00000000011
        VSPUL = 11'b00000000100
        VBPOR = 11'b00000011101
WARNING:Xst:647 - Input <clock_TMDS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <HDMI_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <contX>.
    Found 12-bit register for signal <contY>.
    Found 1-bit register for signal <syncH>.
    Found 1-bit register for signal <syncV>.
    Found 1-bit register for signal <actvA>.
    Found 32-bit register for signal <cntr>.
    Found 32-bit adder for signal <cntr[31]_GND_75_o_add_1_OUT> created at line 140.
    Found 12-bit adder for signal <contX[11]_GND_75_o_add_6_OUT> created at line 149.
    Found 12-bit adder for signal <contY[11]_GND_75_o_add_12_OUT> created at line 159.
    Found 12-bit comparator lessequal for signal <n0011> created at line 166
    Found 12-bit comparator greater for signal <contX[11]_GND_75_o_LessThan_19_o> created at line 166
    Found 12-bit comparator lessequal for signal <n0016> created at line 168
    Found 12-bit comparator greater for signal <contY[11]_GND_75_o_LessThan_22_o> created at line 168
    Found 12-bit comparator greater for signal <contX[11]_GND_75_o_LessThan_24_o> created at line 170
    Found 12-bit comparator greater for signal <contY[11]_GND_75_o_LessThan_27_o> created at line 172
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  59 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <hdmi_top> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 16x16-bit single-port Read Only RAM                   : 1
 16x4-bit single-port Read Only RAM                    : 2
 256x8-bit single-port Read Only RAM                   : 1
 32x64-bit single-port Read Only RAM                   : 1
 32x8-bit single-port Read Only RAM                    : 1
 4x10-bit single-port Read Only RAM                    : 3
 8x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 242
 1-bit adder                                           : 3
 10-bit adder                                          : 5
 11-bit adder                                          : 6
 12-bit adder                                          : 5
 13-bit adder                                          : 1
 16-bit adder                                          : 5
 2-bit adder                                           : 18
 3-bit adder                                           : 25
 3-bit subtractor                                      : 3
 32-bit adder                                          : 5
 4-bit adder                                           : 102
 4-bit addsub                                          : 6
 4-bit subtractor                                      : 15
 5-bit adder                                           : 19
 5-bit subtractor                                      : 9
 6-bit adder                                           : 1
 7-bit adder                                           : 4
 8-bit adder                                           : 5
 9-bit adder                                           : 5
# Registers                                            : 299
 1-bit register                                        : 168
 10-bit register                                       : 23
 11-bit register                                       : 2
 12-bit register                                       : 5
 16-bit register                                       : 10
 2-bit register                                        : 6
 3-bit register                                        : 7
 32-bit register                                       : 5
 4-bit register                                        : 30
 5-bit register                                        : 10
 6-bit register                                        : 1
 7-bit register                                        : 4
 8-bit register                                        : 22
 9-bit register                                        : 6
# Latches                                              : 12
 1-bit latch                                           : 12
# Comparators                                          : 48
 1-bit comparator equal                                : 6
 11-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 1
 12-bit comparator greater                             : 4
 12-bit comparator lessequal                           : 2
 16-bit comparator greater                             : 3
 2-bit comparator not equal                            : 1
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 18
 4-bit comparator lessequal                            : 3
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 288
 1-bit 2-to-1 multiplexer                              : 183
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 1-bit 9-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 22
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 2
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 11
 4-bit 2-to-1 multiplexer                              : 9
 5-bit 2-to-1 multiplexer                              : 31
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 14
 9-bit 2-to-1 multiplexer                              : 3
# Tristates                                            : 10
 1-bit tristate buffer                                 : 10
# FSMs                                                 : 11
# Xors                                                 : 111
 1-bit xor2                                            : 93
 7-bit xor2                                            : 12
 8-bit xor2                                            : 6

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ddsc.ngc>.
Loading core <ddsc> for timing and area information for instance <LEFT_RIGHT>.
Loading core <ddsc> for timing and area information for instance <UP_DOWN>.
Loading core <ddsc> for timing and area information for instance <BOTTOM_UP_E>.
Loading core <ddsc> for timing and area information for instance <LEFT_RIGHT_E>.
WARNING:Xst:1290 - Hierarchical block <serial_rx> is unconnected in block <INSTANTIATION1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <iRED> is unconnected in block <HDMI1_PC_CLK>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <iGREEN> is unconnected in block <HDMI1_PC_CLK>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <iBLUE> is unconnected in block <HDMI1_PC_CLK>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <tmdsclkint_0> in Unit <dvi_tx0> is equivalent to the following 4 FFs/Latches, which will be removed : <tmdsclkint_1> <tmdsclkint_2> <tmdsclkint_3> <tmdsclkint_4> 
WARNING:Xst:1426 - The value init of the FF/Latch rscl hinder the constant cleaning in the block PROGRAMMABLE_OSC.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <c1_q> (without init value) has a constant value of 0 in block <encg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c0_q> (without init value) has a constant value of 0 in block <encg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c1_q> (without init value) has a constant value of 0 in block <encr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c0_q> (without init value) has a constant value of 0 in block <encr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <oe_scl> has a constant value of 0 in block <OPTOMA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c0_reg> (without init value) has a constant value of 0 in block <encg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c1_reg> (without init value) has a constant value of 0 in block <encg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c0_reg> (without init value) has a constant value of 0 in block <encr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c1_reg> (without init value) has a constant value of 0 in block <encr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <areg_4> of sequential type is unconnected in block <PROGRAMMABLE_OSC>.
WARNING:Xst:2677 - Node <areg_5> of sequential type is unconnected in block <PROGRAMMABLE_OSC>.
WARNING:Xst:2677 - Node <areg_6> of sequential type is unconnected in block <PROGRAMMABLE_OSC>.
WARNING:Xst:2677 - Node <rdda75_6> of sequential type is unconnected in block <OPTOMA>.

Synthesizing (advanced) Unit <TMDS_encoder>.
The following registers are absorbed into accumulator <balance_acc>: 1 register on signal <balance_acc>.
	The following adders/subtractors are grouped into adder tree <Madd_balance_Madd1> :
 	<Madd__n0169_Madd> in block <TMDS_encoder>, 	<Madd_n0130[1:0]> in block <TMDS_encoder>, 	<Madd_balance_Madd> in block <TMDS_encoder>.
	The following adders/subtractors are grouped into adder tree <Madd_Nb1s_Madd1> :
 	<Madd__n0160> in block <TMDS_encoder>, 	<Madd__n0161> in block <TMDS_encoder>, 	<Madd__n0163_Madd> in block <TMDS_encoder>, 	<Madd_n0109[1:0]> in block <TMDS_encoder>, 	<Madd_Nb1s_Madd> in block <TMDS_encoder>.
Unit <TMDS_encoder> synthesized (advanced).

Synthesizing (advanced) Unit <cclk_detector>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <cclk_detector> synthesized (advanced).

Synthesizing (advanced) Unit <chnlbond>.
The following registers are absorbed into counter <wa>: 1 register on signal <wa>.
The following registers are absorbed into counter <ra>: 1 register on signal <ra>.
Unit <chnlbond> synthesized (advanced).

Synthesizing (advanced) Unit <convert_30to15_fifo>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_wa_d> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wa>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <wa_d>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ra_d> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ra>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ra_d>          |          |
    -----------------------------------------------------------------------
Unit <convert_30to15_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <dvi_demo>.
The following registers are absorbed into counter <frc>: 1 register on signal <frc>.
The following registers are absorbed into counter <wdt_timer>: 1 register on signal <wdt_timer>.
The following registers are absorbed into counter <fc>: 1 register on signal <fc>.
The following registers are absorbed into counter <column_cntr>: 1 register on signal <column_cntr>.
The following registers are absorbed into counter <column_cntr_i>: 1 register on signal <column_cntr_i>.
The following registers are absorbed into counter <cpll>: 1 register on signal <cpll>.
The following registers are absorbed into counter <row_cntr>: 1 register on signal <row_cntr>.
The following registers are absorbed into counter <row_cntr_i>: 1 register on signal <row_cntr_i>.
The following registers are absorbed into counter <ar_count>: 1 register on signal <ar_count>.
The following registers are absorbed into counter <sl_count>: 1 register on signal <sl_count>.
The following registers are absorbed into counter <crx0>: 1 register on signal <crx0>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0840> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 64-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <frame1<4:0>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <dvi_demo> synthesized (advanced).

Synthesizing (advanced) Unit <edid_256>.
The following registers are absorbed into counter <cbyte81>: 1 register on signal <cbyte81>.
The following registers are absorbed into counter <cbit81>: 1 register on signal <cbit81>.
The following registers are absorbed into counter <cbit75>: 1 register on signal <cbit75>.
The following registers are absorbed into counter <cbit>: 1 register on signal <cbit>.
INFO:Xst:3231 - The small RAM <Mram_cbyte81[7]_X_6_o_wide_mux_91_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cbyte81[7]_GND_6_o_add_89_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cbyte[7]_PWR_6_o_wide_mux_73_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cbyte[7]_GND_6_o_add_71_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <edid_256> synthesized (advanced).

Synthesizing (advanced) Unit <encode>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0010_GND_40_o_add_20_OUT_Madd1> :
 	<Madd__n0253> in block <encode>, 	<Madd__n0254> in block <encode>, 	<Madd__n0256_Madd> in block <encode>, 	<Madd_n0204[1:0]> in block <encode>, 	<Madd_BUS_0010_GND_40_o_add_20_OUT_Madd> in block <encode>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0003_GND_40_o_add_7_OUT_Madd1> :
 	<Madd__n0248> in block <encode>, 	<Madd__n0249> in block <encode>, 	<Madd__n0251_Madd> in block <encode>, 	<Madd_n0183[1:0]> in block <encode>, 	<Madd_BUS_0003_GND_40_o_add_7_OUT_Madd> in block <encode>.
INFO:Xst:3231 - The small RAM <Mram_c1_reg_PWR_39_o_wide_mux_53_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(c1_reg,c0_reg)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3217 - HDL ADVISOR - Register <dout> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_c1_reg_PWR_39_o_wide_mux_53_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
Unit <encode> synthesized (advanced).

Synthesizing (advanced) Unit <hdmi_sl>.
The following registers are absorbed into counter <contX>: 1 register on signal <contX>.
The following registers are absorbed into counter <contY>: 1 register on signal <contY>.
The following registers are absorbed into counter <TMDS_modulo>: 1 register on signal <TMDS_modulo>.
Unit <hdmi_sl> synthesized (advanced).

Synthesizing (advanced) Unit <hdmi_top>.
The following registers are absorbed into counter <cntr>: 1 register on signal <cntr>.
The following registers are absorbed into counter <contX>: 1 register on signal <contX>.
The following registers are absorbed into counter <contY>: 1 register on signal <contY>.
Unit <hdmi_top> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_master>.
The following registers are absorbed into counter <divc>: 1 register on signal <divc>.
The following registers are absorbed into counter <delay_cntr>: 1 register on signal <delay_cntr>.
The following registers are absorbed into counter <toc>: 1 register on signal <toc>.
The following registers are absorbed into counter <kSLV>: 1 register on signal <kSLV>.
The following registers are absorbed into counter <kREG>: 1 register on signal <kREG>.
The following registers are absorbed into counter <kDATA>: 1 register on signal <kDATA>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0402> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <toc<3:0>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_aslave> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_71_o_GND_71_o_sub_40_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <i2c_master> synthesized (advanced).

Synthesizing (advanced) Unit <phsaligner>.
The following registers are absorbed into counter <ctkn_srh_timer>: 1 register on signal <ctkn_srh_timer>.
The following registers are absorbed into counter <ctkn_counter>: 1 register on signal <ctkn_counter>.
Unit <phsaligner> synthesized (advanced).

Synthesizing (advanced) Unit <serdes_1_to_5_diff_data>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <serdes_1_to_5_diff_data> synthesized (advanced).

Synthesizing (advanced) Unit <serial_rx>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_rx> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave>.
The following registers are absorbed into counter <bit_ct_q>: 1 register on signal <bit_ct_q>.
Unit <spi_slave> synthesized (advanced).
WARNING:Xst:2677 - Node <areg_4> of sequential type is unconnected in block <i2c_master>.
WARNING:Xst:2677 - Node <areg_5> of sequential type is unconnected in block <i2c_master>.
WARNING:Xst:2677 - Node <areg_6> of sequential type is unconnected in block <i2c_master>.
WARNING:Xst:2677 - Node <rdda75_6> of sequential type is unconnected in block <edid_256>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 16x16-bit single-port distributed Read Only RAM       : 1
 16x4-bit single-port distributed Read Only RAM        : 2
 256x8-bit single-port distributed Read Only RAM       : 1
 32x64-bit single-port distributed Read Only RAM       : 1
 32x8-bit single-port distributed Read Only RAM        : 1
 4x10-bit single-port distributed Read Only RAM        : 3
 8x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 73
 1-bit adder                                           : 3
 10-bit adder                                          : 8
 16-bit adder                                          : 1
 3-bit adder                                           : 3
 3-bit subtractor                                      : 3
 4-bit adder carry in                                  : 6
 4-bit subtractor                                      : 15
 5-bit adder                                           : 18
 5-bit subtractor                                      : 9
 7-bit adder                                           : 1
 8-bit adder                                           : 4
 9-bit adder                                           : 2
# Adder Trees                                          : 18
 4-bit / 4-inputs adder tree                           : 6
 4-bit / 6-inputs adder tree                           : 12
# Counters                                             : 45
 10-bit up counter                                     : 1
 11-bit up counter                                     : 2
 12-bit up counter                                     : 5
 16-bit up counter                                     : 5
 3-bit up counter                                      : 4
 32-bit up counter                                     : 5
 4-bit up counter                                      : 13
 6-bit up counter                                      : 1
 7-bit up counter                                      : 3
 8-bit up counter                                      : 3
 9-bit up counter                                      : 3
# Accumulators                                         : 6
 4-bit updown accumulator                              : 6
# Registers                                            : 838
 Flip-Flops                                            : 838
# Comparators                                          : 48
 1-bit comparator equal                                : 6
 11-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 1
 12-bit comparator greater                             : 4
 12-bit comparator lessequal                           : 2
 16-bit comparator greater                             : 3
 2-bit comparator not equal                            : 1
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 18
 4-bit comparator lessequal                            : 3
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 277
 1-bit 2-to-1 multiplexer                              : 182
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 1-bit 9-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 22
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 2
 24-bit 2-to-1 multiplexer                             : 2
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 11
 4-bit 2-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 31
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 14
# FSMs                                                 : 11
# Xors                                                 : 111
 1-bit xor2                                            : 93
 7-bit xor2                                            : 12
 8-bit xor2                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <hdmi_sl>: instances <iRED>, <iGREEN> of unit <TMDS_encoder> are equivalent, second instance is removed
WARNING:Xst:1710 - FF/Latch <sample_channel_q_0> (without init value) has a constant value of 0 in block <avr_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_channel_q_1> (without init value) has a constant value of 0 in block <avr_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_channel_q_2> (without init value) has a constant value of 0 in block <avr_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_channel_q_3> (without init value) has a constant value of 0 in block <avr_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_q_0> (without init value) has a constant value of 0 in block <avr_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_q_1> (without init value) has a constant value of 0 in block <avr_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_q_2> (without init value) has a constant value of 0 in block <avr_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_q_3> (without init value) has a constant value of 0 in block <avr_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_q_4> (without init value) has a constant value of 0 in block <avr_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_q_5> (without init value) has a constant value of 0 in block <avr_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_q_6> (without init value) has a constant value of 0 in block <avr_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_q_7> (without init value) has a constant value of 0 in block <avr_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_q_8> (without init value) has a constant value of 0 in block <avr_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_q_9> (without init value) has a constant value of 0 in block <avr_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch rscl hinder the constant cleaning in the block i2c_master.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch rLED1 hinder the constant cleaning in the block edid_256.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch rLED0 hinder the constant cleaning in the block edid_256.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <oe_scl> has a constant value of 0 in block <edid_256>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <tmdsclkint_0> in Unit <dvi_encoder_top> is equivalent to the following 4 FFs/Latches, which will be removed : <tmdsclkint_1> <tmdsclkint_2> <tmdsclkint_3> <tmdsclkint_4> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <delay_stp[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 11    | 11
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <delay_st[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 11    | 11
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <INSTANTIATION1/FSM_5> on signal <state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | unreached
 11    | unreached
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <INSTANTIATION1/serial_rx/FSM_4> on signal <state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <dvi_rx0/dec_b/des_0/FSM_2> on signal <state[1:4]> with user encoding.
Optimizing FSM <dvi_rx0/dec_g/des_0/FSM_2> on signal <state[1:4]> with user encoding.
Optimizing FSM <dvi_rx0/dec_r/des_0/FSM_2> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 0001  | 0001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <dvi_rx0/dec_b/phsalgn_0/FSM_3> on signal <cstate[1:6]> with user encoding.
Optimizing FSM <dvi_rx0/dec_g/phsalgn_0/FSM_3> on signal <cstate[1:6]> with user encoding.
Optimizing FSM <dvi_rx0/dec_r/phsalgn_0/FSM_3> on signal <cstate[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000001
 000010 | 000010
 000100 | 000100
 001000 | 001000
 010000 | 010000
 100000 | 100000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <PROGRAMMABLE_OSC/FSM_6> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0111  | 0111
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 1000  | 1000
 1001  | 1001
-------------------
WARNING:Xst:1710 - FF/Latch <serial_tx/tx_q> (without init value) has a constant value of 1 in block <avr_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cbyte75_3> of sequential type is unconnected in block <edid_256>.
WARNING:Xst:2677 - Node <cbyte75_4> of sequential type is unconnected in block <edid_256>.
WARNING:Xst:2677 - Node <cbyte75_5> of sequential type is unconnected in block <edid_256>.
WARNING:Xst:2677 - Node <cbyte75_6> of sequential type is unconnected in block <edid_256>.
WARNING:Xst:2677 - Node <cbyte75_7> of sequential type is unconnected in block <edid_256>.
WARNING:Xst:2677 - Node <cbyte81_5> of sequential type is unconnected in block <edid_256>.
WARNING:Xst:2677 - Node <cbyte81_6> of sequential type is unconnected in block <edid_256>.
WARNING:Xst:2677 - Node <cbyte81_7> of sequential type is unconnected in block <edid_256>.
WARNING:Xst:2677 - Node <cntr_30> of sequential type is unconnected in block <hdmi_top>.
WARNING:Xst:2677 - Node <cntr_31> of sequential type is unconnected in block <hdmi_top>.
WARNING:Xst:2677 - Node <cpll_17> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <cpll_18> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <cpll_19> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <cpll_20> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <cpll_21> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <cpll_22> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <cpll_23> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <cpll_24> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <cpll_25> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <cpll_26> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <cpll_27> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <cpll_28> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <cpll_29> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <cpll_30> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <cpll_31> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <crx0_26> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <crx0_27> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <crx0_28> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <crx0_29> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <crx0_30> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <crx0_31> of sequential type is unconnected in block <dvi_demo>.
INFO:Xst:1901 - Instance PLL_ISERDES in unit PLL_ISERDES of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:1901 - Instance PLL_OSERDES_0 in unit PLL_OSERDES_0 of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <n1q_m_0> in Unit <encode> is equivalent to the following FF/Latch, which will be removed : <n0q_m_0> 
INFO:Xst:2261 - The FF/Latch <TMDS_shift_red_9> in Unit <hdmi_sl> is equivalent to the following FF/Latch, which will be removed : <TMDS_shift_green_9> 
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <n1q_m_0> is unconnected in block <encode>.
WARNING:Xst:2677 - Node <INSTANTIATION1/spi_rcv_q_7> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <INSTANTIATION1/spi_rcv_q_6> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <INSTANTIATION1/spi_rcv_q_5> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <INSTANTIATION1/spi_rcv_q_4> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <INSTANTIATION1/spi_rcv_q_3> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <INSTANTIATION1/spi_rcv_q_2> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <INSTANTIATION1/spi_rcv_q_1> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <INSTANTIATION1/spi_rcv_q_0> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <INSTANTIATION1/spi_rcv_d_7> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <INSTANTIATION1/spi_rcv_d_0> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <INSTANTIATION1/spi_rcv_d_2> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <INSTANTIATION1/spi_rcv_d_3> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <INSTANTIATION1/spi_rcv_d_1> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <INSTANTIATION1/spi_rcv_d_5> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <INSTANTIATION1/spi_rcv_d_6> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <INSTANTIATION1/spi_rcv_d_4> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2973 - All outputs of instance <INSTANTIATION1/serial_rx> of block <serial_rx> are unconnected in block <dvi_demo>. Underlying logic will be removed.
WARNING:Xst:2677 - Node <PROGRAMMABLE_OSC/rLED_3> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <PROGRAMMABLE_OSC/rLED_2> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <PROGRAMMABLE_OSC/rLED_1> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <PROGRAMMABLE_OSC/rLED_0> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <OPTOMA/rLED0> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <OPTOMA/rLED1> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    OPTOMA/cSTATE_0 in unit <dvi_demo>
    tg in unit <dvi_demo>


  List of register instances with asynchronous set or reset and opposite initialization value:
    frame1_15 in unit <dvi_demo>
    frame1_14 in unit <dvi_demo>
    frame1_13 in unit <dvi_demo>
    frame1_12 in unit <dvi_demo>
    frame1_11 in unit <dvi_demo>
    frame1_10 in unit <dvi_demo>
    frame1_9 in unit <dvi_demo>
    frame1_8 in unit <dvi_demo>
    frame1_7 in unit <dvi_demo>
    frame1_6 in unit <dvi_demo>
    frame1_5 in unit <dvi_demo>
    frame1_4 in unit <dvi_demo>
    frame1_3 in unit <dvi_demo>
    frame1_2 in unit <dvi_demo>
    frame1_1 in unit <dvi_demo>
    frame1_0 in unit <dvi_demo>

WARNING:Xst:2041 - Unit dvi_demo: 1 internal tristate is replaced by logic (pull-up yes): OPTOMA/ddata.

Optimizing unit <DRAM16XN_1> ...

Optimizing unit <DRAM16XN_2> ...

Optimizing unit <dvi_demo> ...

Optimizing unit <spi_slave> ...

Optimizing unit <serial_rx> ...

Optimizing unit <dvi_decoder> ...

Optimizing unit <decode> ...

Optimizing unit <serdes_1_to_5_diff_data> ...

Optimizing unit <phsaligner> ...

Optimizing unit <chnlbond> ...

Optimizing unit <dvi_encoder_top> ...

Optimizing unit <encode> ...
WARNING:Xst:1710 - FF/Latch <cnt_0> (without init value) has a constant value of 0 in block <encode>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <convert_30to15_fifo> ...

Optimizing unit <hdmi_sl> ...
INFO:Xst:2261 - The FF/Latch <TMDS_shift_red_8> in Unit <hdmi_sl> is equivalent to the following FF/Latch, which will be removed : <TMDS_shift_green_8> 
INFO:Xst:2261 - The FF/Latch <TMDS_shift_red_7> in Unit <hdmi_sl> is equivalent to the following FF/Latch, which will be removed : <TMDS_shift_green_7> 
INFO:Xst:2261 - The FF/Latch <TMDS_shift_red_6> in Unit <hdmi_sl> is equivalent to the following FF/Latch, which will be removed : <TMDS_shift_green_6> 
INFO:Xst:2261 - The FF/Latch <TMDS_shift_red_5> in Unit <hdmi_sl> is equivalent to the following FF/Latch, which will be removed : <TMDS_shift_green_5> 
INFO:Xst:2261 - The FF/Latch <TMDS_shift_red_4> in Unit <hdmi_sl> is equivalent to the following FF/Latch, which will be removed : <TMDS_shift_green_4> 
INFO:Xst:2261 - The FF/Latch <TMDS_shift_red_3> in Unit <hdmi_sl> is equivalent to the following FF/Latch, which will be removed : <TMDS_shift_green_3> 
INFO:Xst:2261 - The FF/Latch <TMDS_shift_red_8> in Unit <hdmi_sl> is equivalent to the following FF/Latch, which will be removed : <TMDS_shift_green_8> 
INFO:Xst:2261 - The FF/Latch <TMDS_shift_red_7> in Unit <hdmi_sl> is equivalent to the following FF/Latch, which will be removed : <TMDS_shift_green_7> 
INFO:Xst:2261 - The FF/Latch <TMDS_shift_red_6> in Unit <hdmi_sl> is equivalent to the following FF/Latch, which will be removed : <TMDS_shift_green_6> 
INFO:Xst:2261 - The FF/Latch <TMDS_shift_red_5> in Unit <hdmi_sl> is equivalent to the following FF/Latch, which will be removed : <TMDS_shift_green_5> 
INFO:Xst:2261 - The FF/Latch <TMDS_shift_red_4> in Unit <hdmi_sl> is equivalent to the following FF/Latch, which will be removed : <TMDS_shift_green_4> 
INFO:Xst:2261 - The FF/Latch <TMDS_shift_red_3> in Unit <hdmi_sl> is equivalent to the following FF/Latch, which will be removed : <TMDS_shift_green_3> 

Optimizing unit <TMDS_encoder> ...

Optimizing unit <hdmi_top> ...
WARNING:Xst:1710 - FF/Latch <dvi_tx0/encr/c1_q> (without init value) has a constant value of 0 in block <dvi_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dvi_tx0/encr/c0_q> (without init value) has a constant value of 0 in block <dvi_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dvi_tx0/encg/c1_q> (without init value) has a constant value of 0 in block <dvi_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dvi_tx0/encg/c0_q> (without init value) has a constant value of 0 in block <dvi_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dvi_tx0/encr/c1_reg> (without init value) has a constant value of 0 in block <dvi_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dvi_tx0/encr/c0_reg> (without init value) has a constant value of 0 in block <dvi_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dvi_tx0/encg/c1_reg> (without init value) has a constant value of 0 in block <dvi_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dvi_tx0/encg/c0_reg> (without init value) has a constant value of 0 in block <dvi_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <INSTANTIATION1/spi_slave/dout_q_7> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <INSTANTIATION1/spi_slave/dout_q_6> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <INSTANTIATION1/spi_slave/dout_q_5> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <INSTANTIATION1/spi_slave/dout_q_4> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <INSTANTIATION1/spi_slave/dout_q_3> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <INSTANTIATION1/spi_slave/dout_q_2> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <INSTANTIATION1/spi_slave/dout_q_1> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <INSTANTIATION1/spi_slave/dout_q_0> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_9> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_8> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_7> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_6> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_5> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_4> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_3> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_2> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_1> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_0> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/de> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/c1> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/c0> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_9> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_8> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_7> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_6> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_5> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_4> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_3> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_2> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_1> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_0> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/de> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/c1> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/c0> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_9> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_8> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_7> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_6> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_5> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_4> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_3> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_2> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_1> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_0> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/contX_10> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/contX_9> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/contX_8> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/contX_7> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/contX_6> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/contX_5> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/contX_4> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/contX_3> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/contX_2> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/contX_1> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/contX_0> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/TMDS_modulo_3> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/TMDS_modulo_2> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/TMDS_modulo_1> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/TMDS_modulo_0> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/TMDS_shift_blue_9> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/TMDS_shift_blue_8> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/TMDS_shift_blue_7> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/TMDS_shift_blue_6> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/TMDS_shift_blue_5> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/TMDS_shift_blue_4> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/TMDS_shift_blue_3> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/TMDS_shift_blue_2> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/TMDS_shift_blue_1> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/TMDS_shift_blue_0> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/TMDS_shift_green_2> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/TMDS_shift_green_1> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/TMDS_shift_green_0> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/TMDS_shift_red_9> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/TMDS_shift_red_8> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/TMDS_shift_red_7> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/TMDS_shift_red_6> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/TMDS_shift_red_5> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/TMDS_shift_red_4> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/TMDS_shift_red_3> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/TMDS_shift_red_2> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/TMDS_shift_red_1> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/TMDS_shift_red_0> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/shift_LOAD> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iBLUE/balance_acc_3> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iBLUE/balance_acc_2> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iBLUE/balance_acc_1> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iBLUE/balance_acc_0> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iBLUE/TMDS_9> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iBLUE/TMDS_8> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iBLUE/TMDS_7> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iBLUE/TMDS_6> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iBLUE/TMDS_5> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iBLUE/TMDS_4> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iBLUE/TMDS_3> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iBLUE/TMDS_2> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iBLUE/TMDS_1> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iBLUE/TMDS_0> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iRED/balance_acc_3> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iRED/balance_acc_2> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iRED/balance_acc_1> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iRED/balance_acc_0> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iRED/TMDS_9> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iRED/TMDS_8> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iRED/TMDS_7> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iRED/TMDS_6> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iRED/TMDS_5> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iRED/TMDS_4> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iRED/TMDS_3> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iRED/TMDS_2> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iRED/TMDS_1> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_PC_CLK/iRED/TMDS_0> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_29> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_28> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_27> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_26> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_25> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_24> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_23> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_22> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_21> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_20> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_19> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_18> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_17> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_16> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_15> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_14> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_13> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_12> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_11> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_10> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_9> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_8> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_7> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_6> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_5> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_4> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_3> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_2> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_1> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:2677 - Node <HDMI1_EXT_CLK/cntr_0> of sequential type is unconnected in block <dvi_demo>.
WARNING:Xst:1426 - The value init of the FF/Latch HDMI1_EXT_CLK/iGREEN/TMDS_8 hinder the constant cleaning in the block dvi_demo.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <frc_5> has a constant value of 0 in block <dvi_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <frc_8> has a constant value of 0 in block <dvi_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <frc_6> has a constant value of 0 in block <dvi_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <frc_7> has a constant value of 0 in block <dvi_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <frc_11> has a constant value of 0 in block <dvi_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <frc_9> has a constant value of 0 in block <dvi_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <frc_10> has a constant value of 0 in block <dvi_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <frc_14> has a constant value of 0 in block <dvi_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <frc_12> has a constant value of 0 in block <dvi_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <frc_13> has a constant value of 0 in block <dvi_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <frc_15> has a constant value of 0 in block <dvi_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PROGRAMMABLE_OSC/delay_cntr_31> has a constant value of 0 in block <dvi_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PROGRAMMABLE_OSC/delay_cntr_30> has a constant value of 0 in block <dvi_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PROGRAMMABLE_OSC/delay_cntr_29> has a constant value of 0 in block <dvi_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PROGRAMMABLE_OSC/delay_cntr_28> has a constant value of 0 in block <dvi_demo>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/cbnd/wa_0> in Unit <dvi_demo> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/cbnd/wa_0> <dvi_rx0/dec_r/cbnd/wa_0> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/cbnd/wa_1> in Unit <dvi_demo> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/cbnd/wa_1> <dvi_rx0/dec_r/cbnd/wa_1> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/cbnd/wa_2> in Unit <dvi_demo> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/cbnd/wa_2> <dvi_rx0/dec_r/cbnd/wa_2> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/cbnd/wa_3> in Unit <dvi_demo> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/cbnd/wa_3> <dvi_rx0/dec_r/cbnd/wa_3> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/counter_0> in Unit <dvi_demo> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/counter_0> <dvi_rx0/dec_r/des_0/counter_0> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/counter_1> in Unit <dvi_demo> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/counter_1> <dvi_rx0/dec_r/des_0/counter_1> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/counter_2> in Unit <dvi_demo> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/counter_2> <dvi_rx0/dec_r/des_0/counter_2> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/counter_3> in Unit <dvi_demo> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/counter_3> <dvi_rx0/dec_r/des_0/counter_3> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/counter_4> in Unit <dvi_demo> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/counter_4> <dvi_rx0/dec_r/des_0/counter_4> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/counter_5> in Unit <dvi_demo> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/counter_5> <dvi_rx0/dec_r/des_0/counter_5> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/counter_6> in Unit <dvi_demo> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/counter_6> <dvi_rx0/dec_r/des_0/counter_6> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/counter_7> in Unit <dvi_demo> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/counter_7> <dvi_rx0/dec_r/des_0/counter_7> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/counter_8> in Unit <dvi_demo> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/counter_8> <dvi_rx0/dec_r/des_0/counter_8> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/cbnd/rawdata_vld_q> in Unit <dvi_demo> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/cbnd/rawdata_vld_q> <dvi_rx0/dec_r/cbnd/rawdata_vld_q> 
INFO:Xst:2261 - The FF/Latch <crx0_0> in Unit <dvi_demo> is equivalent to the following FF/Latch, which will be removed : <HDMI1_EXT_CLK/contX_0> 
INFO:Xst:2261 - The FF/Latch <crx0_1> in Unit <dvi_demo> is equivalent to the following FF/Latch, which will be removed : <HDMI1_EXT_CLK/contX_1> 
INFO:Xst:2261 - The FF/Latch <crx0_2> in Unit <dvi_demo> is equivalent to the following FF/Latch, which will be removed : <HDMI1_EXT_CLK/contX_2> 
INFO:Xst:2261 - The FF/Latch <crx0_3> in Unit <dvi_demo> is equivalent to the following FF/Latch, which will be removed : <HDMI1_EXT_CLK/contX_3> 
INFO:Xst:2261 - The FF/Latch <crx0_4> in Unit <dvi_demo> is equivalent to the following FF/Latch, which will be removed : <HDMI1_EXT_CLK/contX_4> 
INFO:Xst:2261 - The FF/Latch <crx0_5> in Unit <dvi_demo> is equivalent to the following FF/Latch, which will be removed : <HDMI1_EXT_CLK/contX_5> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/enable> in Unit <dvi_demo> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/enable> <dvi_rx0/dec_r/des_0/enable> 
INFO:Xst:2261 - The FF/Latch <HDMI1_EXT_CLK/iRED/balance_acc_0> in Unit <dvi_demo> is equivalent to the following FF/Latch, which will be removed : <HDMI1_EXT_CLK/iBLUE/balance_acc_0> 
INFO:Xst:2261 - The FF/Latch <HDMI1_EXT_CLK/iRED/balance_acc_1> in Unit <dvi_demo> is equivalent to the following FF/Latch, which will be removed : <HDMI1_EXT_CLK/iBLUE/balance_acc_1> 
INFO:Xst:2261 - The FF/Latch <HDMI1_EXT_CLK/iRED/balance_acc_2> in Unit <dvi_demo> is equivalent to the following FF/Latch, which will be removed : <HDMI1_EXT_CLK/iBLUE/balance_acc_2> 
INFO:Xst:2261 - The FF/Latch <HDMI1_EXT_CLK/iGREEN/TMDS_0> in Unit <dvi_demo> is equivalent to the following 4 FFs/Latches, which will be removed : <HDMI1_EXT_CLK/iGREEN/TMDS_1> <HDMI1_EXT_CLK/iGREEN/TMDS_3> <HDMI1_EXT_CLK/iGREEN/TMDS_5> <HDMI1_EXT_CLK/iGREEN/TMDS_7> 
INFO:Xst:2261 - The FF/Latch <HDMI1_EXT_CLK/iRED/balance_acc_3> in Unit <dvi_demo> is equivalent to the following FF/Latch, which will be removed : <HDMI1_EXT_CLK/iBLUE/balance_acc_3> 
INFO:Xst:2261 - The FF/Latch <HDMI1_EXT_CLK/iGREEN/TMDS_2> in Unit <dvi_demo> is equivalent to the following 3 FFs/Latches, which will be removed : <HDMI1_EXT_CLK/iGREEN/TMDS_4> <HDMI1_EXT_CLK/iGREEN/TMDS_6> <HDMI1_EXT_CLK/iGREEN/TMDS_9> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/cbnd/rawdata_vld_rising> in Unit <dvi_demo> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/cbnd/rawdata_vld_rising> <dvi_rx0/dec_r/cbnd/rawdata_vld_rising> 
INFO:Xst:2261 - The FF/Latch <OPTOMA/cbyte81_4> in Unit <dvi_demo> is equivalent to the following FF/Latch, which will be removed : <OPTOMA/rdda81_7> 
INFO:Xst:2261 - The FF/Latch <dvi_tx0/encr/de_reg> in Unit <dvi_demo> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_tx0/encg/de_reg> <dvi_tx0/encb/de_reg> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_r/toggle> in Unit <dvi_demo> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/toggle> <dvi_rx0/dec_b/toggle> 
INFO:Xst:2261 - The FF/Latch <dvi_tx0/encr/de_q> in Unit <dvi_demo> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_tx0/encg/de_q> <dvi_tx0/encb/de_q> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <frame1_6> in Unit <dvi_demo> is equivalent to the following 9 FFs/Latches, which will be removed : <frame1_7> <frame1_8> <frame1_9> <frame1_10> <frame1_11> <frame1_12> <frame1_13> <frame1_14> <frame1_15> 
Found area constraint ratio of 100 (+ 5) on block dvi_demo, actual ratio is 43.
WARNING:Xst:1426 - The value init of the FF/Latch frame1_0_LD hinder the constant cleaning in the block dvi_demo.
   You should achieve better results by setting this init to 1.
INFO:Xst:2260 - The FF/Latch <synchro_sws_1/use_fdc.fda> in Unit <dvi_demo> is equivalent to the following FF/Latch : <synchro_sws_0/use_fdc.fda> 
FlipFlop OPTOMA/cSTATE_1 has been replicated 1 time(s)
FlipFlop OPTOMA/cSTATE_2 has been replicated 1 time(s)
FlipFlop OPTOMA/cSTATE_3 has been replicated 2 time(s)
FlipFlop OPTOMA/cSTATE_4 has been replicated 1 time(s)
FlipFlop pd_2 has been replicated 2 time(s)
FlipFlop pd_3 has been replicated 1 time(s)
FlipFlop pd_4 has been replicated 1 time(s)
FlipFlop pd_6 has been replicated 2 time(s)
FlipFlop rMODE_0 has been replicated 1 time(s)
FlipFlop rMODE_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1051
 Flip-Flops                                            : 1051

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : dvi_demo.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2905
#      GND                         : 5
#      INV                         : 57
#      LUT1                        : 260
#      LUT2                        : 374
#      LUT3                        : 172
#      LUT4                        : 205
#      LUT5                        : 215
#      LUT6                        : 451
#      MUXCY                       : 569
#      MUXF7                       : 33
#      MUXF8                       : 8
#      VCC                         : 5
#      XORCY                       : 551
# FlipFlops/Latches                : 1704
#      FD                          : 884
#      FD_1                        : 38
#      FDC                         : 147
#      FDC_1                       : 2
#      FDCE                        : 13
#      FDE                         : 133
#      FDE_1                       : 20
#      FDP                         : 11
#      FDP_1                       : 4
#      FDPE                        : 4
#      FDPE_1                      : 7
#      FDR                         : 333
#      FDRE                        : 94
#      FDS                         : 1
#      FDSE                        : 8
#      LD                          : 3
#      LDC                         : 2
# RAMS                             : 64
#      RAM16X1D                    : 60
#      RAMB16BWER                  : 4
# Clock Buffers                    : 12
#      BUFG                        : 11
#      BUFGMUX                     : 1
# IO Buffers                       : 36
#      BUFIO2                      : 1
#      IBUF                        : 7
#      IBUFDS                      : 4
#      IBUFG                       : 2
#      IOBUF                       : 3
#      OBUF                        : 13
#      OBUFDS                      : 4
#      OBUFT                       : 2
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 24
#      BUFPLL                      : 2
#      IODELAY2                    : 6
#      ISERDES2                    : 6
#      OSERDES2                    : 8
#      PLL_ADV                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1704  out of  11440    14%  
 Number of Slice LUTs:                 1854  out of   5720    32%  
    Number used as Logic:              1734  out of   5720    30%  
    Number used as Memory:              120  out of   1440     8%  
       Number used as RAM:              120

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2665
   Number with an unused Flip Flop:     961  out of   2665    36%  
   Number with an unused LUT:           811  out of   2665    30%  
   Number of fully used LUT-FF pairs:   893  out of   2665    33%  
   Number of unique control sets:        97

IO Utilization: 
 Number of IOs:                          49
 Number of bonded IOBs:                  43  out of    102    42%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of     32    12%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:               12  out of     16    75%  
 Number of PLL_ADVs:                      2  out of      2   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------+------------------------------+-------+
Clock Signal                                                                 | Clock buffer(FF name)        | Load  |
-----------------------------------------------------------------------------+------------------------------+-------+
clk100                                                                       | IBUFG+BUFIO2+BUFG            | 73    |
dvi_rx0/dec_b/c0                                                             | NONE(column_cntr_L_0)        | 81    |
dvi_rx0/dec_b/c1                                                             | NONE(row_cntr_H_0)           | 32    |
dvi_rx0/PLL_ISERDES/CLKOUT1                                                  | BUFG                         | 444   |
PLL_OSERDES_0/CLKOUT1                                                        | BUFG                         | 418   |
SYNC_VS(SYNC_VS1:O)                                                          | NONE(*)(stch)                | 20    |
clk100                                                                       | DCM_SP:CLKFX                 | 56    |
sync_vs(sync_vs1:O)                                                          | NONE(*)(fc_0)                | 11    |
HDMI1_EXT_CLK/syncV                                                          | NONE(sl_count_0)             | 3     |
PROGRAMMABLE_OSC/clk_400k                                                    | NONE(PROGRAMMABLE_OSC/toc_7) | 40    |
DDC_SCL                                                                      | IBUF+BUFG                    | 73    |
DDC_SDA                                                                      | IBUF                         | 1     |
OPTOMA/cSTATE[4]_GND_7_o_Mux_27_o(OPTOMA/Mmux_cSTATE[4]_GND_7_o_Mux_27_o11:O)| NONE(*)(OPTOMA/offset_Ra1)   | 1     |
OPTOMA/cSTATE[4]_GND_8_o_Mux_28_o(OPTOMA/Mmux_cSTATE[4]_GND_8_o_Mux_28_o11:O)| NONE(*)(OPTOMA/offset_R75)   | 1     |
dvi_rx0/PLL_ISERDES/CLKOUT2                                                  | BUFG                         | 119   |
PLL_OSERDES_0/CLKOUT2                                                        | BUFG                         | 55    |
dvi_rx0/dec_b/de                                                             | NONE(HDMI1_PC_CLK/contY_10)  | 11    |
HDMI1_EXT_CLK/syncH                                                          | NONE(BOTTOM_UP_E/blk00000003)| 163   |
sync_hs(Mmux_sync_hs11:O)                                                    | NONE(*)(UP_DOWN/blk00000003) | 163   |
sync_in_1_sync_in_2_AND_130_o(sync_in_1_sync_in_2_AND_130_o1:O)              | NONE(*)(tg_LDC)              | 1     |
sync_in_1                                                                    | IBUF                         | 1     |
OPTOMA/START                                                                 | NONE(OPTOMA/cSTATE_0_LDC)    | 1     |
-----------------------------------------------------------------------------+------------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.936ns (Maximum Frequency: 126.008MHz)
   Minimum input arrival time before clock: 4.535ns
   Maximum output required time after clock: 8.415ns
   Maximum combinational path delay: 6.960ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 5.743ns (frequency: 174.113MHz)
  Total number of paths / destination ports: 5158 / 237
-------------------------------------------------------------------------
Delay:               1.436ns (Levels of Logic = 1)
  Source:            rMODE_1_1 (FF)
  Destination:       CAMERA_TRIG/one (FF)
  Source Clock:      clk100 rising
  Destination Clock: clk100 rising 0.8X

  Data Path: rMODE_1_1 to CAMERA_TRIG/one
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.684  rMODE_1_1 (rMODE_1_1)
     LUT6:I4->O            1   0.203   0.000  n0333<0>1 (n0333<0>)
     FD:D                      0.102          CAMERA_TRIG/one
    ----------------------------------------
    Total                      1.436ns (0.752ns logic, 0.684ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dvi_rx0/PLL_ISERDES/CLKOUT1'
  Clock period: 6.086ns (frequency: 164.309MHz)
  Total number of paths / destination ports: 5165 / 866
-------------------------------------------------------------------------
Delay:               6.086ns (Levels of Logic = 5)
  Source:            LEFT_RIGHT/blk00000169 (RAM)
  Destination:       hdata_9 (FF)
  Source Clock:      dvi_rx0/PLL_ISERDES/CLKOUT1 rising
  Destination Clock: dvi_rx0/PLL_ISERDES/CLKOUT1 rising

  Data Path: LEFT_RIGHT/blk00000169 to hdata_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB3    6   1.600   1.109  blk00000169 (cosine<3>)
     end scope: 'LEFT_RIGHT:cosine<3>'
     LUT6:I0->O            1   0.203   0.827  n0290<5>23_SW2 (N192)
     LUT5:I1->O            3   0.203   0.879  n0290<5>23 (n0290<5>_bdd2)
     LUT5:I2->O            3   0.205   0.755  n0290<7>21 (n0290<7>_bdd2)
     LUT5:I3->O            1   0.203   0.000  n0290<9>1 (n0290<9>)
     FD:D                      0.102          hdata_9
    ----------------------------------------
    Total                      6.086ns (2.516ns logic, 3.570ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLL_OSERDES_0/CLKOUT1'
  Clock period: 7.936ns (frequency: 126.008MHz)
  Total number of paths / destination ports: 29017 / 549
-------------------------------------------------------------------------
Delay:               7.936ns (Levels of Logic = 7)
  Source:            pd_5 (FF)
  Destination:       HDMI1_EXT_CLK/iRED/TMDS_0 (FF)
  Source Clock:      PLL_OSERDES_0/CLKOUT1 rising
  Destination Clock: PLL_OSERDES_0/CLKOUT1 rising

  Data Path: pd_5 to HDMI1_EXT_CLK/iRED/TMDS_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.447   1.005  pd_5 (pd_5)
     LUT5:I4->O            5   0.205   0.714  HDMI1_EXT_CLK/iRED/Mxor_q_m<7:1>_3_xo<0>1 (HDMI1_EXT_CLK/iBLUE/q_m<4>)
     MUXF7:S->O            1   0.148   0.924  HDMI1_EXT_CLK/iRED/Mxor_q_m<7:1>_2_xo<0>1_SW1 (N152)
     LUT6:I1->O           12   0.203   0.909  HDMI1_EXT_CLK/iRED/ADDERTREE_INTERNAL_Madd5_cy<1>11 (HDMI1_EXT_CLK/iBLUE/ADDERTREE_INTERNAL_Madd5_cy<1>)
     LUT6:I5->O            1   0.205   0.580  HDMI1_EXT_CLK/iRED/GND_49_o_GND_49_o_OR_172_o3 (HDMI1_EXT_CLK/iBLUE/GND_49_o_GND_49_o_OR_172_o3)
     LUT5:I4->O            9   0.205   0.830  HDMI1_EXT_CLK/iRED/GND_49_o_GND_49_o_OR_172_o4 (HDMI1_EXT_CLK/iRED/GND_49_o_GND_49_o_OR_172_o)
     LUT5:I4->O           18   0.205   1.050  HDMI1_EXT_CLK/iRED/Mmux_invert_q_m11 (HDMI1_EXT_CLK/iBLUE/invert_q_m)
     LUT4:I3->O            1   0.205   0.000  HDMI1_EXT_CLK/iBLUE/Mmux_TMDS_code[9]_TMDS_data[9]_mux_36_OUT101 (HDMI1_EXT_CLK/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<9>)
     FD:D                      0.102          HDMI1_EXT_CLK/iBLUE/TMDS_9
    ----------------------------------------
    Total                      7.936ns (1.925ns logic, 6.011ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SYNC_VS'
  Clock period: 5.938ns (frequency: 168.404MHz)
  Total number of paths / destination ports: 456 / 30
-------------------------------------------------------------------------
Delay:               5.938ns (Levels of Logic = 4)
  Source:            frame1_4_C_4 (FF)
  Destination:       frame1_0_C_0 (FF)
  Source Clock:      SYNC_VS falling
  Destination Clock: SYNC_VS falling

  Data Path: frame1_4_C_4 to frame1_0_C_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            7   0.447   0.878  frame1_4_C_4 (frame1_4_C_4)
     LUT3:I1->O            6   0.203   1.109  frame1_41 (frame1_4)
     LUT6:I0->O            1   0.203   0.580  GND_1_o_GND_1_o_equal_103_o<15>21 (GND_1_o_GND_1_o_equal_103_o<15>1)
     LUT6:I5->O            9   0.205   0.830  GND_1_o_GND_1_o_equal_103_o<15>3 (GND_1_o_GND_1_o_equal_103_o)
     LUT2:I1->O           14   0.205   0.957  _n0799_inv1 (_n0799_inv)
     FDE_1:CE                  0.322          frame1_0_C_0
    ----------------------------------------
    Total                      5.938ns (1.585ns logic, 4.353ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dvi_rx0/dec_b/c0'
  Clock period: 1.989ns (frequency: 502.702MHz)
  Total number of paths / destination ports: 425 / 49
-------------------------------------------------------------------------
Delay:               1.989ns (Levels of Logic = 17)
  Source:            row_cntr_i_0 (FF)
  Destination:       row_cntr_i_15 (FF)
  Source Clock:      dvi_rx0/dec_b/c0 rising
  Destination Clock: dvi_rx0/dec_b/c0 rising

  Data Path: row_cntr_i_0 to row_cntr_i_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.616  row_cntr_i_0 (row_cntr_i_0)
     INV:I->O              1   0.206   0.000  Mcount_row_cntr_i_lut<0>_INV_0 (Mcount_row_cntr_i_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_row_cntr_i_cy<0> (Mcount_row_cntr_i_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_row_cntr_i_cy<1> (Mcount_row_cntr_i_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_row_cntr_i_cy<2> (Mcount_row_cntr_i_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_row_cntr_i_cy<3> (Mcount_row_cntr_i_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_row_cntr_i_cy<4> (Mcount_row_cntr_i_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_row_cntr_i_cy<5> (Mcount_row_cntr_i_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_row_cntr_i_cy<6> (Mcount_row_cntr_i_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_row_cntr_i_cy<7> (Mcount_row_cntr_i_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_row_cntr_i_cy<8> (Mcount_row_cntr_i_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_row_cntr_i_cy<9> (Mcount_row_cntr_i_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_row_cntr_i_cy<10> (Mcount_row_cntr_i_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_row_cntr_i_cy<11> (Mcount_row_cntr_i_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_row_cntr_i_cy<12> (Mcount_row_cntr_i_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_row_cntr_i_cy<13> (Mcount_row_cntr_i_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_row_cntr_i_cy<14> (Mcount_row_cntr_i_cy<14>)
     XORCY:CI->O           1   0.180   0.000  Mcount_row_cntr_i_xor<15> (Result<15>5)
     FDR:D                     0.102          row_cntr_i_15
    ----------------------------------------
    Total                      1.989ns (1.373ns logic, 0.616ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sync_vs'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 42 / 11
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            ar_count_0 (FF)
  Destination:       ar_count_0 (FF)
  Source Clock:      sync_vs rising
  Destination Clock: sync_vs rising

  Data Path: ar_count_0 to ar_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.714  ar_count_0 (ar_count_0)
     INV:I->O              1   0.206   0.579  Mcount_ar_count_xor<0>11_INV_0 (Result<0>8)
     FD:D                      0.102          ar_count_0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'HDMI1_EXT_CLK/syncV'
  Clock period: 2.016ns (frequency: 495.933MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               2.016ns (Levels of Logic = 1)
  Source:            sl_count_0 (FF)
  Destination:       sl_count_0 (FF)
  Source Clock:      HDMI1_EXT_CLK/syncV falling
  Destination Clock: HDMI1_EXT_CLK/syncV falling

  Data Path: sl_count_0 to sl_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.683  sl_count_0 (sl_count_0)
     INV:I->O              1   0.206   0.579  Mcount_sl_count_xor<0>11_INV_0 (Result<0>10)
     FD:D                      0.102          sl_count_0
    ----------------------------------------
    Total                      2.016ns (0.755ns logic, 1.261ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PROGRAMMABLE_OSC/clk_400k'
  Clock period: 7.251ns (frequency: 137.916MHz)
  Total number of paths / destination ports: 382 / 72
-------------------------------------------------------------------------
Delay:               3.625ns (Levels of Logic = 3)
  Source:            PROGRAMMABLE_OSC/toc_4 (FF)
  Destination:       PROGRAMMABLE_OSC/state_FSM_FFd4 (FF)
  Source Clock:      PROGRAMMABLE_OSC/clk_400k falling
  Destination Clock: PROGRAMMABLE_OSC/clk_400k rising

  Data Path: PROGRAMMABLE_OSC/toc_4 to PROGRAMMABLE_OSC/state_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.898  PROGRAMMABLE_OSC/toc_4 (PROGRAMMABLE_OSC/toc_4)
     LUT4:I0->O           11   0.203   0.987  PROGRAMMABLE_OSC/state_FSM_FFd4-In31 (PROGRAMMABLE_OSC/state_FSM_FFd4-In3)
     LUT5:I3->O            1   0.203   0.580  PROGRAMMABLE_OSC/state_FSM_FFd4-In3 (PROGRAMMABLE_OSC/state_FSM_FFd4-In4)
     LUT6:I5->O            1   0.205   0.000  PROGRAMMABLE_OSC/state_FSM_FFd4-In4 (PROGRAMMABLE_OSC/state_FSM_FFd4-In)
     FD:D                      0.102          PROGRAMMABLE_OSC/state_FSM_FFd4
    ----------------------------------------
    Total                      3.625ns (1.160ns logic, 2.465ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDC_SCL'
  Clock period: 7.350ns (frequency: 136.053MHz)
  Total number of paths / destination ports: 2327 / 147
-------------------------------------------------------------------------
Delay:               3.675ns (Levels of Logic = 2)
  Source:            OPTOMA/cSTATE_2 (FF)
  Destination:       OPTOMA/ddata (FF)
  Source Clock:      DDC_SCL rising
  Destination Clock: DDC_SCL falling

  Data Path: OPTOMA/cSTATE_2 to OPTOMA/ddata
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             51   0.447   1.555  OPTOMA/cSTATE_2 (OPTOMA/cSTATE_2)
     LUT5:I4->O           13   0.205   1.161  OPTOMA/nSTATE<2>41 (OPTOMA/nSTATE<2>4)
     LUT6:I3->O            1   0.205   0.000  OPTOMA/Mmux_GND_6_o_GND_6_o_MUX_78_o110 (OPTOMA/GND_6_o_GND_6_o_MUX_78_o)
     FD_1:D                    0.102          OPTOMA/ddata
    ----------------------------------------
    Total                      3.675ns (0.959ns logic, 2.716ns route)
                                       (26.1% logic, 73.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dvi_rx0/PLL_ISERDES/CLKOUT2'
  Clock period: 5.009ns (frequency: 199.631MHz)
  Total number of paths / destination ports: 1230 / 119
-------------------------------------------------------------------------
Delay:               5.009ns (Levels of Logic = 3)
  Source:            dvi_rx0/dec_b/des_0/state_FSM_FFd2 (FF)
  Destination:       dvi_rx0/dec_b/des_0/pdcounter_4 (FF)
  Source Clock:      dvi_rx0/PLL_ISERDES/CLKOUT2 rising
  Destination Clock: dvi_rx0/PLL_ISERDES/CLKOUT2 rising

  Data Path: dvi_rx0/dec_b/des_0/state_FSM_FFd2 to dvi_rx0/dec_b/des_0/pdcounter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.447   1.205  dvi_rx0/dec_b/des_0/state_FSM_FFd2 (dvi_rx0/dec_b/des_0/state_FSM_FFd2)
     LUT4:I0->O           11   0.203   0.883  dvi_rx0/dec_b/des_0/GND_19_o_busy_data_d_OR_81_o1 (dvi_rx0/dec_b/des_0/GND_19_o_busy_data_d_OR_81_o)
     LUT6:I5->O            1   0.205   0.827  dvi_rx0/dec_b/des_0/_n0278_inv1 (dvi_rx0/dec_b/des_0/_n0278_inv1)
     LUT4:I0->O            5   0.203   0.714  dvi_rx0/dec_b/des_0/_n0278_inv2 (dvi_rx0/dec_b/des_0/_n0278_inv)
     FDCE:CE                   0.322          dvi_rx0/dec_b/des_0/pdcounter_0
    ----------------------------------------
    Total                      5.009ns (1.380ns logic, 3.629ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLL_OSERDES_0/CLKOUT2'
  Clock period: 2.881ns (frequency: 347.120MHz)
  Total number of paths / destination ports: 219 / 93
-------------------------------------------------------------------------
Delay:               2.881ns (Levels of Logic = 1)
  Source:            dvi_tx0/pixel2x/sync_gen (FF)
  Destination:       dvi_tx0/pixel2x/sync_gen (FF)
  Source Clock:      PLL_OSERDES_0/CLKOUT2 rising
  Destination Clock: PLL_OSERDES_0/CLKOUT2 rising

  Data Path: dvi_tx0/pixel2x/sync_gen to dvi_tx0/pixel2x/sync_gen
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             50   0.447   1.547  dvi_tx0/pixel2x/sync_gen (dvi_tx0/pixel2x/sync)
     INV:I->O              1   0.206   0.579  dvi_tx0/pixel2x/sync_INV_70_o1_INV_0 (dvi_tx0/pixel2x/sync_INV_70_o)
     FDR:D                     0.102          dvi_tx0/pixel2x/sync_gen
    ----------------------------------------
    Total                      2.881ns (0.755ns logic, 2.126ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dvi_rx0/dec_b/de'
  Clock period: 1.894ns (frequency: 527.913MHz)
  Total number of paths / destination ports: 66 / 11
-------------------------------------------------------------------------
Delay:               1.894ns (Levels of Logic = 12)
  Source:            HDMI1_PC_CLK/contY_0 (FF)
  Destination:       HDMI1_PC_CLK/contY_10 (FF)
  Source Clock:      dvi_rx0/dec_b/de rising
  Destination Clock: dvi_rx0/dec_b/de rising

  Data Path: HDMI1_PC_CLK/contY_0 to HDMI1_PC_CLK/contY_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  HDMI1_PC_CLK/contY_0 (HDMI1_PC_CLK/contY_0)
     INV:I->O              1   0.206   0.000  HDMI1_PC_CLK/Mcount_contY_lut<0>_INV_0 (HDMI1_PC_CLK/Mcount_contY_lut<0>)
     MUXCY:S->O            1   0.172   0.000  HDMI1_PC_CLK/Mcount_contY_cy<0> (HDMI1_PC_CLK/Mcount_contY_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  HDMI1_PC_CLK/Mcount_contY_cy<1> (HDMI1_PC_CLK/Mcount_contY_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  HDMI1_PC_CLK/Mcount_contY_cy<2> (HDMI1_PC_CLK/Mcount_contY_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  HDMI1_PC_CLK/Mcount_contY_cy<3> (HDMI1_PC_CLK/Mcount_contY_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  HDMI1_PC_CLK/Mcount_contY_cy<4> (HDMI1_PC_CLK/Mcount_contY_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  HDMI1_PC_CLK/Mcount_contY_cy<5> (HDMI1_PC_CLK/Mcount_contY_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  HDMI1_PC_CLK/Mcount_contY_cy<6> (HDMI1_PC_CLK/Mcount_contY_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  HDMI1_PC_CLK/Mcount_contY_cy<7> (HDMI1_PC_CLK/Mcount_contY_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  HDMI1_PC_CLK/Mcount_contY_cy<8> (HDMI1_PC_CLK/Mcount_contY_cy<8>)
     MUXCY:CI->O           0   0.019   0.000  HDMI1_PC_CLK/Mcount_contY_cy<9> (HDMI1_PC_CLK/Mcount_contY_cy<9>)
     XORCY:CI->O           1   0.180   0.000  HDMI1_PC_CLK/Mcount_contY_xor<10> (HDMI1_PC_CLK/Result<10>1)
     FDC:D                     0.102          HDMI1_PC_CLK/contY_10
    ----------------------------------------
    Total                      1.894ns (1.278ns logic, 0.616ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'HDMI1_EXT_CLK/syncH'
  Clock period: 2.436ns (frequency: 410.534MHz)
  Total number of paths / destination ports: 2811 / 140
-------------------------------------------------------------------------
Delay:               2.436ns (Levels of Logic = 34)
  Source:            BOTTOM_UP_E/blk00000022 (FF)
  Destination:       BOTTOM_UP_E/blk00000106 (FF)
  Source Clock:      HDMI1_EXT_CLK/syncH falling
  Destination Clock: HDMI1_EXT_CLK/syncH falling

  Data Path: BOTTOM_UP_E/blk00000022 to BOTTOM_UP_E/blk00000106
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.684  blk00000022 (sig00000067)
     begin scope: 'BOTTOM_UP_E/blk000000a5:B<0>'
     LUT2:I0->O            1   0.203   0.000  blk000000a6 (sig000001cb)
     MUXCY:S->O            1   0.172   0.000  blk000000a7 (sig000001cc)
     MUXCY:CI->O           1   0.019   0.000  blk000000aa (sig000001ce)
     MUXCY:CI->O           1   0.019   0.000  blk000000ad (sig000001d0)
     MUXCY:CI->O           1   0.019   0.000  blk000000b0 (sig000001d2)
     MUXCY:CI->O           1   0.019   0.000  blk000000b3 (sig000001d4)
     MUXCY:CI->O           1   0.019   0.000  blk000000b6 (sig000001d6)
     MUXCY:CI->O           1   0.019   0.000  blk000000b9 (sig000001d8)
     MUXCY:CI->O           1   0.019   0.000  blk000000bc (sig000001da)
     MUXCY:CI->O           1   0.019   0.000  blk000000bf (sig000001dc)
     MUXCY:CI->O           1   0.019   0.000  blk000000c2 (sig000001de)
     MUXCY:CI->O           1   0.019   0.000  blk000000c5 (sig000001e0)
     MUXCY:CI->O           1   0.019   0.000  blk000000c8 (sig000001e2)
     MUXCY:CI->O           1   0.019   0.000  blk000000cb (sig000001e4)
     MUXCY:CI->O           1   0.019   0.000  blk000000ce (sig000001e6)
     MUXCY:CI->O           1   0.019   0.000  blk000000d1 (sig000001e8)
     MUXCY:CI->O           1   0.019   0.000  blk000000d4 (sig000001ea)
     MUXCY:CI->O           1   0.019   0.000  blk000000d7 (sig000001ec)
     MUXCY:CI->O           1   0.019   0.000  blk000000da (sig000001ee)
     MUXCY:CI->O           1   0.019   0.000  blk000000dd (sig000001f0)
     MUXCY:CI->O           1   0.019   0.000  blk000000e0 (sig000001f2)
     MUXCY:CI->O           1   0.019   0.000  blk000000e3 (sig000001f4)
     MUXCY:CI->O           1   0.019   0.000  blk000000e6 (sig000001f6)
     MUXCY:CI->O           1   0.019   0.000  blk000000e9 (sig000001f8)
     MUXCY:CI->O           1   0.019   0.000  blk000000ec (sig000001fa)
     MUXCY:CI->O           1   0.019   0.000  blk000000ef (sig000001fc)
     MUXCY:CI->O           1   0.019   0.000  blk000000f2 (sig000001fe)
     MUXCY:CI->O           1   0.019   0.000  blk000000f5 (sig00000200)
     MUXCY:CI->O           1   0.019   0.000  blk000000f8 (sig00000202)
     MUXCY:CI->O           1   0.019   0.000  blk000000fb (sig00000204)
     MUXCY:CI->O           1   0.019   0.000  blk000000fe (sig00000206)
     MUXCY:CI->O           1   0.019   0.000  blk00000101 (sig00000208)
     MUXCY:CI->O           1   0.258   0.000  blk00000104 (C_OUT<0>)
     end scope: 'BOTTOM_UP_E/blk000000a5:C_OUT<0>'
     FD:D                      0.102          blk00000106
    ----------------------------------------
    Total                      2.436ns (1.752ns logic, 0.684ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sync_hs'
  Clock period: 2.436ns (frequency: 410.534MHz)
  Total number of paths / destination ports: 2811 / 140
-------------------------------------------------------------------------
Delay:               2.436ns (Levels of Logic = 34)
  Source:            UP_DOWN/blk00000022 (FF)
  Destination:       UP_DOWN/blk00000106 (FF)
  Source Clock:      sync_hs rising
  Destination Clock: sync_hs rising

  Data Path: UP_DOWN/blk00000022 to UP_DOWN/blk00000106
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.684  blk00000022 (sig00000067)
     begin scope: 'UP_DOWN/blk000000a5:B<0>'
     LUT2:I0->O            1   0.203   0.000  blk000000a6 (sig000001cb)
     MUXCY:S->O            1   0.172   0.000  blk000000a7 (sig000001cc)
     MUXCY:CI->O           1   0.019   0.000  blk000000aa (sig000001ce)
     MUXCY:CI->O           1   0.019   0.000  blk000000ad (sig000001d0)
     MUXCY:CI->O           1   0.019   0.000  blk000000b0 (sig000001d2)
     MUXCY:CI->O           1   0.019   0.000  blk000000b3 (sig000001d4)
     MUXCY:CI->O           1   0.019   0.000  blk000000b6 (sig000001d6)
     MUXCY:CI->O           1   0.019   0.000  blk000000b9 (sig000001d8)
     MUXCY:CI->O           1   0.019   0.000  blk000000bc (sig000001da)
     MUXCY:CI->O           1   0.019   0.000  blk000000bf (sig000001dc)
     MUXCY:CI->O           1   0.019   0.000  blk000000c2 (sig000001de)
     MUXCY:CI->O           1   0.019   0.000  blk000000c5 (sig000001e0)
     MUXCY:CI->O           1   0.019   0.000  blk000000c8 (sig000001e2)
     MUXCY:CI->O           1   0.019   0.000  blk000000cb (sig000001e4)
     MUXCY:CI->O           1   0.019   0.000  blk000000ce (sig000001e6)
     MUXCY:CI->O           1   0.019   0.000  blk000000d1 (sig000001e8)
     MUXCY:CI->O           1   0.019   0.000  blk000000d4 (sig000001ea)
     MUXCY:CI->O           1   0.019   0.000  blk000000d7 (sig000001ec)
     MUXCY:CI->O           1   0.019   0.000  blk000000da (sig000001ee)
     MUXCY:CI->O           1   0.019   0.000  blk000000dd (sig000001f0)
     MUXCY:CI->O           1   0.019   0.000  blk000000e0 (sig000001f2)
     MUXCY:CI->O           1   0.019   0.000  blk000000e3 (sig000001f4)
     MUXCY:CI->O           1   0.019   0.000  blk000000e6 (sig000001f6)
     MUXCY:CI->O           1   0.019   0.000  blk000000e9 (sig000001f8)
     MUXCY:CI->O           1   0.019   0.000  blk000000ec (sig000001fa)
     MUXCY:CI->O           1   0.019   0.000  blk000000ef (sig000001fc)
     MUXCY:CI->O           1   0.019   0.000  blk000000f2 (sig000001fe)
     MUXCY:CI->O           1   0.019   0.000  blk000000f5 (sig00000200)
     MUXCY:CI->O           1   0.019   0.000  blk000000f8 (sig00000202)
     MUXCY:CI->O           1   0.019   0.000  blk000000fb (sig00000204)
     MUXCY:CI->O           1   0.019   0.000  blk000000fe (sig00000206)
     MUXCY:CI->O           1   0.019   0.000  blk00000101 (sig00000208)
     MUXCY:CI->O           1   0.258   0.000  blk00000104 (C_OUT<0>)
     end scope: 'UP_DOWN/blk000000a5:C_OUT<0>'
     FD:D                      0.102          blk00000106
    ----------------------------------------
    Total                      2.436ns (1.752ns logic, 0.684ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SYNC_VS'
  Total number of paths / destination ports: 44 / 44
-------------------------------------------------------------------------
Offset:              3.766ns (Levels of Logic = 2)
  Source:            sync_in_2 (PAD)
  Destination:       frame1_0_C_0 (FF)
  Destination Clock: SYNC_VS falling

  Data Path: sync_in_2 to frame1_0_C_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   1.062  sync_in_2_IBUF (LED_2_OBUF)
     LUT2:I0->O           14   0.203   0.957  _n0799_inv1 (_n0799_inv)
     FDE_1:CE                  0.322          frame1_0_C_0
    ----------------------------------------
    Total                      3.766ns (1.747ns logic, 2.019ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 38 / 23
-------------------------------------------------------------------------
Offset:              4.535ns (Levels of Logic = 5)
  Source:            DDC_SCL (PAD)
  Destination:       OPTOMA/START (FF)
  Destination Clock: clk100 rising

  Data Path: DDC_SCL to OPTOMA/START
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           3   1.222   0.651  DDC_SCL_IOBUF (N104)
     LUT4:I3->O            1   0.205   0.580  OPTOMA/GND_6_o_SDA_AND_5_o_SW0 (N30)
     LUT6:I5->O            1   0.205   0.580  OPTOMA/GND_6_o_SDA_AND_5_o (OPTOMA/GND_6_o_SDA_AND_5_o)
     LUT2:I1->O            1   0.205   0.580  OPTOMA/START_glue_set (OPTOMA/START_glue_set)
     LUT2:I1->O            1   0.205   0.000  OPTOMA/START_rstpot (OPTOMA/START_rstpot)
     FD:D                      0.102          OPTOMA/START
    ----------------------------------------
    Total                      4.535ns (2.144ns logic, 2.391ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PROGRAMMABLE_OSC/clk_400k'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.193ns (Levels of Logic = 3)
  Source:            PO_SDA (PAD)
  Destination:       PROGRAMMABLE_OSC/state_FSM_FFd2 (FF)
  Destination Clock: PROGRAMMABLE_OSC/clk_400k rising

  Data Path: PO_SDA to PROGRAMMABLE_OSC/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           3   1.222   0.879  PO_SDA_IOBUF (N103)
     LUT5:I2->O            1   0.205   0.580  PROGRAMMABLE_OSC/state_FSM_FFd2-In1 (PROGRAMMABLE_OSC/state_FSM_FFd2-In1)
     LUT3:I2->O            1   0.205   0.000  PROGRAMMABLE_OSC/state_FSM_FFd2-In2 (PROGRAMMABLE_OSC/state_FSM_FFd2-In)
     FD:D                      0.102          PROGRAMMABLE_OSC/state_FSM_FFd2
    ----------------------------------------
    Total                      3.193ns (1.734ns logic, 1.459ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDC_SDA'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.974ns (Levels of Logic = 1)
  Source:            DDC_SCL (PAD)
  Destination:       OPTOMA/SSTOP (FF)
  Destination Clock: DDC_SDA rising

  Data Path: DDC_SCL to OPTOMA/SSTOP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           3   1.222   0.650  DDC_SCL_IOBUF (N104)
     FDC:D                     0.102          OPTOMA/SSTOP
    ----------------------------------------
    Total                      1.974ns (1.324ns logic, 0.650ns route)
                                       (67.1% logic, 32.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dvi_rx0/PLL_ISERDES/CLKOUT2'
  Total number of paths / destination ports: 110 / 104
-------------------------------------------------------------------------
Offset:              3.666ns (Levels of Logic = 1)
  Source:            dvi_rx0/ioclk_buf:LOCK (PAD)
  Destination:       dvi_rx0/dec_r/toggle (FF)
  Destination Clock: dvi_rx0/PLL_ISERDES/CLKOUT2 rising

  Data Path: dvi_rx0/ioclk_buf:LOCK to dvi_rx0/dec_r/toggle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           26   0.000   1.206  dvi_rx0/ioclk_buf (dvi_rx0/bufpll_lock)
     INV:I->O             92   0.206   1.824  dvi_rx0/reset1_INV_0 (rx0_reset)
     FDC:CLR                   0.430          dvi_rx0/dec_r/toggle
    ----------------------------------------
    Total                      3.666ns (0.636ns logic, 3.030ns route)
                                       (17.3% logic, 82.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dvi_rx0/PLL_ISERDES/CLKOUT1'
  Total number of paths / destination ports: 46 / 46
-------------------------------------------------------------------------
Offset:              3.666ns (Levels of Logic = 1)
  Source:            dvi_rx0/ioclk_buf:LOCK (PAD)
  Destination:       dvi_rx0/dec_b/phsalgn_0/cstate_FSM_FFd1 (FF)
  Destination Clock: dvi_rx0/PLL_ISERDES/CLKOUT1 rising

  Data Path: dvi_rx0/ioclk_buf:LOCK to dvi_rx0/dec_b/phsalgn_0/cstate_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           26   0.000   1.206  dvi_rx0/ioclk_buf (dvi_rx0/bufpll_lock)
     INV:I->O             92   0.206   1.824  dvi_rx0/reset1_INV_0 (rx0_reset)
     FDC:CLR                   0.430          dvi_rx0/dec_b/phsalgn_0/bitslip_cnt_0
    ----------------------------------------
    Total                      3.666ns (0.636ns logic, 3.030ns route)
                                       (17.3% logic, 82.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PLL_OSERDES_0/CLKOUT2'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.808ns (Levels of Logic = 1)
  Source:            tx0_ioclk_buf:LOCK (PAD)
  Destination:       dvi_tx0/toggle (FF)
  Destination Clock: PLL_OSERDES_0/CLKOUT2 rising

  Data Path: tx0_ioclk_buf:LOCK to dvi_tx0/toggle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK            1   0.000   0.579  tx0_ioclk_buf (tx0_bufpll_lock)
     INV:I->O             57   0.206   1.593  tx0_reset1_INV_0 (tx0_reset)
     FDC:CLR                   0.430          dvi_tx0/toggle
    ----------------------------------------
    Total                      2.808ns (0.636ns logic, 2.172ns route)
                                       (22.6% logic, 77.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PLL_OSERDES_0/CLKOUT1'
  Total number of paths / destination ports: 46 / 46
-------------------------------------------------------------------------
Offset:              2.808ns (Levels of Logic = 1)
  Source:            tx0_ioclk_buf:LOCK (PAD)
  Destination:       dvi_tx0/encr/cnt_4 (FF)
  Destination Clock: PLL_OSERDES_0/CLKOUT1 rising

  Data Path: tx0_ioclk_buf:LOCK to dvi_tx0/encr/cnt_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK            1   0.000   0.579  tx0_ioclk_buf (tx0_bufpll_lock)
     INV:I->O             57   0.206   1.593  tx0_reset1_INV_0 (tx0_reset)
     FDC:CLR                   0.430          dvi_tx0/encr/dout_0
    ----------------------------------------
    Total                      2.808ns (0.636ns logic, 2.172ns route)
                                       (22.6% logic, 77.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDC_SCL'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              2.514ns (Levels of Logic = 2)
  Source:            DDC_SDA (PAD)
  Destination:       OPTOMA/ACK (FF)
  Destination Clock: DDC_SCL rising

  Data Path: DDC_SDA to OPTOMA/ACK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          11   1.222   0.987  DDC_SDA_IOBUF (N105)
     LUT4:I2->O            1   0.203   0.000  OPTOMA/ACK_rstpot1 (OPTOMA/ACK_rstpot1)
     FD:D                      0.102          OPTOMA/ACK
    ----------------------------------------
    Total                      2.514ns (1.527ns logic, 0.987ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sync_in_1_sync_in_2_AND_130_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.432ns (Levels of Logic = 2)
  Source:            sync_in_1 (PAD)
  Destination:       tg_LDC (LATCH)
  Destination Clock: sync_in_1_sync_in_2_AND_130_o falling

  Data Path: sync_in_1 to tg_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.222   0.961  sync_in_1_IBUF (LED_4_OBUF)
     LUT2:I0->O            2   0.203   0.616  sync_in_1_sync_in_2_AND_131_o1 (sync_in_1_sync_in_2_AND_131_o)
     LDC:CLR                   0.430          tg_LDC
    ----------------------------------------
    Total                      3.432ns (1.855ns logic, 1.577ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dvi_rx0/dec_b/c0'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            cpll_16 (FF)
  Destination:       LED<7> (PAD)
  Source Clock:      dvi_rx0/dec_b/c0 rising

  Data Path: cpll_16 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  cpll_16 (cpll_16)
     OBUF:I->O                 2.571          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLL_OSERDES_0/CLKOUT1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.715ns (Levels of Logic = 2)
  Source:            HDMI1_EXT_CLK/syncV (FF)
  Destination:       LED<5> (PAD)
  Source Clock:      PLL_OSERDES_0/CLKOUT1 rising

  Data Path: HDMI1_EXT_CLK/syncV to LED<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   0.878  HDMI1_EXT_CLK/syncV (HDMI1_EXT_CLK/syncV)
     LUT5:I3->O            2   0.203   0.616  sync_out_1 (sync_out_1_OBUF)
     OBUF:I->O                 2.571          LED_5_OBUF (LED<5>)
    ----------------------------------------
    Total                      4.715ns (3.221ns logic, 1.494ns route)
                                       (68.3% logic, 31.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sync_vs'
  Total number of paths / destination ports: 6 / 2
-------------------------------------------------------------------------
Offset:              6.879ns (Levels of Logic = 4)
  Source:            ar_count_1 (FF)
  Destination:       LED<5> (PAD)
  Source Clock:      sync_vs rising

  Data Path: ar_count_1 to LED<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.788  ar_count_1 (ar_count_1)
     LUT2:I0->O            1   0.203   0.924  sync_out_11_SW0 (N18)
     LUT6:I1->O            1   0.203   0.924  sync_out_11 (sync_out_1_bdd0)
     LUT5:I0->O            2   0.203   0.616  sync_out_1 (sync_out_1_OBUF)
     OBUF:I->O                 2.571          LED_5_OBUF (LED<5>)
    ----------------------------------------
    Total                      6.879ns (3.627ns logic, 3.252ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dvi_rx0/dec_b/c1'
  Total number of paths / destination ports: 180 / 3
-------------------------------------------------------------------------
Offset:              8.415ns (Levels of Logic = 12)
  Source:            row_cntr_H_0 (FF)
  Destination:       LED<5> (PAD)
  Source Clock:      dvi_rx0/dec_b/c1 falling

  Data Path: row_cntr_H_0 to LED<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.447   0.864  row_cntr_H_0 (row_cntr_H_0)
     LUT4:I0->O            1   0.203   0.000  Mcompar_V_polarity_lut<0> (Mcompar_V_polarity_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_V_polarity_cy<0> (Mcompar_V_polarity_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_V_polarity_cy<1> (Mcompar_V_polarity_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_V_polarity_cy<2> (Mcompar_V_polarity_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_V_polarity_cy<3> (Mcompar_V_polarity_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_V_polarity_cy<4> (Mcompar_V_polarity_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_V_polarity_cy<5> (Mcompar_V_polarity_cy<5>)
     MUXCY:CI->O           3   0.213   0.755  Mcompar_V_polarity_cy<6> (Mcompar_V_polarity_cy<6>)
     LUT5:I3->O            5   0.203   0.943  Mcompar_V_polarity_cy<7> (Mcompar_V_polarity_cy<7>)
     LUT6:I3->O            1   0.205   0.924  sync_out_11 (sync_out_1_bdd0)
     LUT5:I0->O            2   0.203   0.616  sync_out_1 (sync_out_1_OBUF)
     OBUF:I->O                 2.571          LED_5_OBUF (LED<5>)
    ----------------------------------------
    Total                      8.415ns (4.312ns logic, 4.103ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dvi_rx0/PLL_ISERDES/CLKOUT1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              6.669ns (Levels of Logic = 3)
  Source:            dvi_rx0/dec_b/c1 (FF)
  Destination:       LED<5> (PAD)
  Source Clock:      dvi_rx0/PLL_ISERDES/CLKOUT1 rising

  Data Path: dvi_rx0/dec_b/c1 to LED<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             58   0.447   1.705  dvi_rx0/dec_b/c1 (dvi_rx0/dec_b/c1)
     LUT6:I4->O            1   0.203   0.924  sync_out_11 (sync_out_1_bdd0)
     LUT5:I0->O            2   0.203   0.616  sync_out_1 (sync_out_1_OBUF)
     OBUF:I->O                 2.571          LED_5_OBUF (LED<5>)
    ----------------------------------------
    Total                      6.669ns (3.424ns logic, 3.245ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SYNC_VS'
  Total number of paths / destination ports: 23 / 6
-------------------------------------------------------------------------
Offset:              5.904ns (Levels of Logic = 3)
  Source:            frame1_0_C_0 (FF)
  Destination:       LED<3> (PAD)
  Source Clock:      SYNC_VS falling

  Data Path: frame1_0_C_0 to LED<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            2   0.447   0.721  frame1_0_C_0 (frame1_0_C_0)
     LUT3:I1->O            6   0.203   1.109  frame1_01 (frame1_0)
     LUT6:I0->O            3   0.203   0.650  Mmux_sync_out_2B211 (sync_out_2B2_OBUF)
     OBUF:I->O                 2.571          LED_3_OBUF (LED<3>)
    ----------------------------------------
    Total                      5.904ns (3.424ns logic, 2.480ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 17 / 9
-------------------------------------------------------------------------
Offset:              6.697ns (Levels of Logic = 4)
  Source:            PROGRAMMABLE_OSC/clk_400k (FF)
  Destination:       PO_SCL (PAD)
  Source Clock:      clk100 rising 0.8X

  Data Path: PROGRAMMABLE_OSC/clk_400k to PO_SCL
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              37   0.447   1.707  PROGRAMMABLE_OSC/clk_400k (PROGRAMMABLE_OSC/clk_400k)
     LUT6:I1->O            2   0.203   0.845  PO_SCL1 (PO_SCL_bdd0)
     LUT5:I2->O            1   0.205   0.000  PO_SCL_G (N284)
     MUXF7:I1->O           1   0.140   0.579  PO_SCL (PO_SCL_OBUF)
     OBUF:I->O                 2.571          PO_SCL_OBUF (PO_SCL)
    ----------------------------------------
    Total                      6.697ns (3.566ns logic, 3.131ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'HDMI1_EXT_CLK/syncV'
  Total number of paths / destination ports: 6 / 2
-------------------------------------------------------------------------
Offset:              5.536ns (Levels of Logic = 3)
  Source:            sl_count_0 (FF)
  Destination:       LED<5> (PAD)
  Source Clock:      HDMI1_EXT_CLK/syncV falling

  Data Path: sl_count_0 to LED<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.912  sl_count_0 (sl_count_0)
     LUT5:I2->O            1   0.205   0.580  sync_out_1_SW0 (N14)
     LUT5:I4->O            2   0.205   0.616  sync_out_1 (sync_out_1_OBUF)
     OBUF:I->O                 2.571          LED_5_OBUF (LED<5>)
    ----------------------------------------
    Total                      5.536ns (3.428ns logic, 2.108ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sync_in_1'
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Offset:              6.578ns (Levels of Logic = 3)
  Source:            frame1_0_LD (LATCH)
  Destination:       LED<3> (PAD)
  Source Clock:      sync_in_1 rising

  Data Path: frame1_0_LD to LED<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              21   0.498   1.342  frame1_0_LD (frame1_0_LD)
     LUT3:I0->O            6   0.205   1.109  frame1_01 (frame1_0)
     LUT6:I0->O            3   0.203   0.650  Mmux_sync_out_2B211 (sync_out_2B2_OBUF)
     OBUF:I->O                 2.571          LED_3_OBUF (LED<3>)
    ----------------------------------------
    Total                      6.578ns (3.477ns logic, 3.101ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PROGRAMMABLE_OSC/clk_400k'
  Total number of paths / destination ports: 22 / 2
-------------------------------------------------------------------------
Offset:              6.632ns (Levels of Logic = 5)
  Source:            PROGRAMMABLE_OSC/kSLV_2 (FF)
  Destination:       PO_SCL (PAD)
  Source Clock:      PROGRAMMABLE_OSC/clk_400k rising

  Data Path: PROGRAMMABLE_OSC/kSLV_2 to PO_SCL
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.755  PROGRAMMABLE_OSC/kSLV_2 (PROGRAMMABLE_OSC/kSLV_2)
     LUT2:I0->O            1   0.203   0.684  PO_SCL1_SW0 (N24)
     LUT6:I4->O            2   0.203   0.845  PO_SCL1 (PO_SCL_bdd0)
     LUT5:I2->O            1   0.205   0.000  PO_SCL_G (N284)
     MUXF7:I1->O           1   0.140   0.579  PO_SCL (PO_SCL_OBUF)
     OBUF:I->O                 2.571          PO_SCL_OBUF (PO_SCL)
    ----------------------------------------
    Total                      6.632ns (3.769ns logic, 2.863ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDC_SCL'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              4.484ns (Levels of Logic = 2)
  Source:            OPTOMA/ddata (FF)
  Destination:       DDC_SDA (PAD)
  Source Clock:      DDC_SCL falling

  Data Path: OPTOMA/ddata to DDC_SDA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.447   0.684  OPTOMA/ddata (OPTOMA/GND_6_o_SCL_DFF_22_q)
     LUT2:I0->O            1   0.203   0.579  OPTOMA/ddataLogicTrst1 (OPTOMA/ddata)
     IOBUF:I->IO               2.571          DDC_SDA_IOBUF (DDC_SDA)
    ----------------------------------------
    Total                      4.484ns (3.221ns logic, 1.263ns route)
                                       (71.8% logic, 28.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dvi_rx0/PLL_ISERDES/CLKOUT2'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.097ns (Levels of Logic = 0)
  Source:            dvi_rx0/dec_b/des_0/inc_data_int (FF)
  Destination:       dvi_rx0/dec_b/des_0/iodelay_s:INC (PAD)
  Source Clock:      dvi_rx0/PLL_ISERDES/CLKOUT2 rising

  Data Path: dvi_rx0/dec_b/des_0/inc_data_int to dvi_rx0/dec_b/des_0/iodelay_s:INC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.650  dvi_rx0/dec_b/des_0/inc_data_int (dvi_rx0/dec_b/des_0/inc_data_int)
    IODELAY2:INC               0.000          dvi_rx0/dec_b/des_0/iodelay_m
    ----------------------------------------
    Total                      1.097ns (0.447ns logic, 0.650ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLL_OSERDES_0/CLKOUT2'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.161ns (Levels of Logic = 0)
  Source:            dvi_tx0/tmdsclkint_0 (FF)
  Destination:       dvi_tx0/clkout/oserdes_m:D1 (PAD)
  Source Clock:      PLL_OSERDES_0/CLKOUT2 rising

  Data Path: dvi_tx0/tmdsclkint_0 to dvi_tx0/clkout/oserdes_m:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.714  dvi_tx0/tmdsclkint_0 (dvi_tx0/tmdsclkint_0)
    OSERDES2:D1                0.000          dvi_tx0/clkout/oserdes_s
    ----------------------------------------
    Total                      1.161ns (0.447ns logic, 0.714ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 109 / 101
-------------------------------------------------------------------------
Delay:               6.960ns (Levels of Logic = 4)
  Source:            sync_in_1 (PAD)
  Destination:       LED<5> (PAD)

  Data Path: sync_in_1 to LED<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.222   1.221  sync_in_1_IBUF (LED_4_OBUF)
     LUT6:I0->O            1   0.203   0.924  sync_out_11 (sync_out_1_bdd0)
     LUT5:I0->O            2   0.203   0.616  sync_out_1 (sync_out_1_OBUF)
     OBUF:I->O                 2.571          LED_5_OBUF (LED<5>)
    ----------------------------------------
    Total                      6.960ns (4.199ns logic, 2.761ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock DDC_SCL
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
DDC_SCL                          |    6.039|         |    3.675|         |
DDC_SDA                          |    2.630|         |         |         |
OPTOMA/START                     |         |    6.216|    3.751|         |
OPTOMA/cSTATE[4]_GND_7_o_Mux_27_o|         |    3.079|         |         |
OPTOMA/cSTATE[4]_GND_8_o_Mux_28_o|         |    2.773|         |         |
clk100                           |    2.656|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDC_SDA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.621|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock HDMI1_EXT_CLK/syncH
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
HDMI1_EXT_CLK/syncH  |         |         |    2.436|         |
PLL_OSERDES_0/CLKOUT1|         |         |    5.495|         |
SYNC_VS              |         |         |    5.866|         |
clk100               |         |         |    3.039|         |
sync_in_1            |         |         |    6.371|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock HDMI1_EXT_CLK/syncV
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
HDMI1_EXT_CLK/syncV|         |         |    2.016|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock OPTOMA/START
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDC_SDA        |         |         |    2.316|         |
clk100         |         |         |    2.545|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OPTOMA/cSTATE[4]_GND_7_o_Mux_27_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDC_SCL        |         |         |    2.810|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OPTOMA/cSTATE[4]_GND_8_o_Mux_28_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDC_SCL        |         |         |    2.810|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PLL_OSERDES_0/CLKOUT1
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
HDMI1_EXT_CLK/syncH        |         |    6.005|         |         |
PLL_OSERDES_0/CLKOUT1      |    7.936|         |         |         |
PLL_OSERDES_0/CLKOUT2      |    1.767|         |         |         |
SYNC_VS                    |         |    5.942|         |         |
clk100                     |    6.249|         |         |         |
dvi_rx0/PLL_ISERDES/CLKOUT1|    5.685|         |         |         |
sync_in_1                  |    6.447|         |         |         |
sync_vs                    |    6.738|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock PLL_OSERDES_0/CLKOUT2
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
PLL_OSERDES_0/CLKOUT1|    1.671|         |         |         |
PLL_OSERDES_0/CLKOUT2|    2.881|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock PROGRAMMABLE_OSC/clk_400k
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
PROGRAMMABLE_OSC/clk_400k|    3.397|    3.625|    3.511|         |
clk100                   |    2.461|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock SYNC_VS
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
SYNC_VS                      |         |         |    5.938|         |
clk100                       |         |         |    2.720|         |
sync_in_1                    |         |         |    6.455|         |
sync_in_1_sync_in_2_AND_130_o|         |         |    1.818|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
DDC_SCL                    |    4.311|         |         |         |
OPTOMA/START               |         |    4.488|         |         |
PLL_OSERDES_0/CLKOUT1      |    1.890|         |         |         |
SYNC_VS                    |         |    1.562|         |         |
clk100                     |    5.393|         |         |         |
dvi_rx0/PLL_ISERDES/CLKOUT1|    2.600|         |         |         |
dvi_rx0/dec_b/c1           |    4.300|    4.317|         |         |
sync_vs                    |    3.827|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dvi_rx0/PLL_ISERDES/CLKOUT1
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
SYNC_VS                    |         |    5.942|         |         |
dvi_rx0/PLL_ISERDES/CLKOUT1|    6.086|         |         |         |
dvi_rx0/PLL_ISERDES/CLKOUT2|    2.634|         |         |         |
dvi_rx0/dec_b/c1           |    4.186|    4.203|         |         |
sync_hs                    |    6.005|         |         |         |
sync_in_1                  |    6.447|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dvi_rx0/PLL_ISERDES/CLKOUT2
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
dvi_rx0/PLL_ISERDES/CLKOUT1|    1.405|         |         |         |
dvi_rx0/PLL_ISERDES/CLKOUT2|    5.009|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dvi_rx0/dec_b/c0
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
dvi_rx0/PLL_ISERDES/CLKOUT1|    3.687|         |    1.165|         |
dvi_rx0/dec_b/c0           |    1.989|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dvi_rx0/dec_b/c1
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
dvi_rx0/dec_b/c0|    1.165|         |    1.165|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock dvi_rx0/dec_b/de
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
dvi_rx0/PLL_ISERDES/CLKOUT1|    3.927|         |         |         |
dvi_rx0/dec_b/c1           |    4.248|    4.265|         |         |
dvi_rx0/dec_b/de           |    1.894|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sync_hs
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
SYNC_VS         |         |    5.866|         |         |
dvi_rx0/dec_b/de|    4.151|         |         |         |
sync_hs         |    2.436|         |         |         |
sync_in_1       |    6.371|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock sync_vs
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.679|         |         |         |
sync_vs        |    2.048|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.98 secs
 
--> 

Total memory usage is 4546384 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  393 (   0 filtered)
Number of infos    :  105 (   0 filtered)

