# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/Fullsystem1.1/source/ipcores/ipcores/transmission_system/instructionlist/instructionlist.xci
# IP: The module: 'instructionlist' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: e:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/Fullsystem1.1/source/FinalSDP.gen/sources_1/ip/instructionlist/instructionlist_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'instructionlist'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet

# IP: E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/Fullsystem1.1/source/ipcores/ipcores/transmission_system/instructionlist/instructionlist.xci
# IP: The module: 'instructionlist' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: e:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/Fullsystem1.1/source/FinalSDP.gen/sources_1/ip/instructionlist/instructionlist_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'instructionlist'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet
