INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'edabk' on host 'edabk-HP-280-Pro-G8-Microtower-PC' (Linux_x86_64 version 5.15.0-92-generic) on Sat Jan 27 20:38:39 +07 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/edabk/Downloads/hls/son/test27_1'
Sourcing Tcl script '/home/edabk/Downloads/hls/son/test27_1/full/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: open_project full 
INFO: [HLS 200-10] Opening project '/home/edabk/Downloads/hls/son/test27_1/full'.
INFO: [HLS 200-1510] Running: set_top full 
INFO: [HLS 200-1510] Running: add_files full.cpp 
INFO: [HLS 200-10] Adding design file 'full.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb full_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'full_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/edabk/Downloads/hls/son/test27_1/full/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_full.cpp
   Compiling full_test.cpp_pre.cpp.tb.cpp
   Compiling full.cpp_pre.cpp.tb.cpp
   Compiling apatb_full_util.cpp
   Compiling apatb_full_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
count_pool1:3136
0.0459879	0	0.0847319	0.109968	0.125864	0.561214	0.319361	0	
0.0297176	0.00567235	0.140942	0.156667	0.0880572	0.69824	0.387188	0.000647925	
0.0297176	0.00567235	0.140942	0.156667	0.0880572	0.69824	0.387188	0.000647925	
0.0297176	0.00567235	0.140942	0.156667	0.0880572	0.69824	0.387188	0.000647925	
0.0297176	0.00567235	0.140942	0.156667	0.0880572	0.69824	0.387188	0.000647925	
0.0297176	0.00567235	0.140942	0.156667	0.0880572	0.69824	0.387188	0.000647925	
0.0297176	0.00567235	0.140942	0.156667	0.0880572	0.69824	0.387188	0.000647925	
0.0297176	0.00567235	0.140942	0.156667	0.0880572	0.69824	0.387188	0.000647925	
0.0297176	0.00567235	0.140942	0.156667	0.0880572	0.69824	0.387188	0.000647925	
0.0297176	0.00567235	0.140942	0.156667	0.0880572	0.69824	0.387188	0.000647925	
0.0297176	0.00567235	0.140942	0.156667	0.0880572	0.69824	0.387188	0.000647925	
0.0297176	0.00567235	0.140942	0.156667	0.0880572	0.69824	0.387188	0.000647925	
0.0297176	0.00567235	0.140942	0.156667	0.0880572	0.69824	0.387188	0.000647925	
0	0	0.101847	0.129012	0.0233282	0.631495	0.224308	0.00579885	
0.0760367	0	0.0854362	0.12985	0.192761	0.698781	0.497284	0	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0	0	0.110604	0.171393	0.0913324	0.747194	0.346989	0.032199	
0.0760367	0	0.0854362	0.12985	0.192761	0.698781	0.497284	0	
0.266116	0	0.4465	0.369345	0.530789	0.893514	0.687117	0	
0.922695	0	0.938512	0.584581	1.01875	0.953201	0.488773	0.437685	
1.1268	0	1.33484	0.527509	1.04151	1.22988	0.57035	0.947315	
0.883508	0	1.76828	0.545319	0.732827	1.4257	0.728242	0.712241	
0.622797	0	1.71871	0.526228	0.542313	1.33982	0.538621	0.52768	
0.545168	0	1.52179	0.390364	0.495518	1.25375	0.435471	0.449137	
0.550317	0	1.35192	0.309995	0.534342	1.19556	0.429905	0.362533	
0.59031	0	1.30554	0.336045	0.557044	1.16941	0.394439	0.368214	
0.639384	0	1.22373	0.290756	0.48797	1.18744	0.420658	0.392042	
0.2789	0	0.974469	0.170579	0.240138	1.17892	0.729194	0.262614	
0.0923915	0	0.606601	0.101092	0.123102	1.04562	0.727301	0	
0.0677863	0	0.189981	0.170058	0.163957	0.891869	0.627559	0.00280698	
0	0	0.110604	0.171393	0.0913324	0.747194	0.346989	0.032199	
0.0760367	0	0.0854362	0.12985	0.192761	0.698781	0.497284	0	
0.773512	0	0.451868	0.146832	0.699876	1.04257	0.807462	0	
1.85099	0	0.772845	0.253447	1.48115	1.39711	1.45377	0.374831	
2.01947	0	1.25416	0.828814	1.50487	1.54866	2.17869	1.18586	
1.99641	0	1.82631	1.28051	1.18428	1.40613	2.24856	1.35946	
1.88771	0	2.0073	1.40145	0.939418	1.43395	1.74882	1.54487	
1.81717	0	2.16146	1.15866	1.00824	1.58776	1.43072	1.65669	
1.74967	0	2.22378	1.03432	1.15307	1.5669	1.31061	1.60711	
1.66745	0	2.25005	0.996424	1.21315	1.51368	1.39416	1.61731	
1.6634	0	2.14893	1.11287	1.07481	1.45807	1.3358	1.6585	
0.989165	0	1.61441	1.07193	0.457507	1.59009	1.44635	1.37302	
0.340172	0.0420513	1.09612	0.602368	0.00591668	1.31861	1.12139	0.484515	
0.0846363	0	0.371095	0.19208	0.132453	0.979388	0.708474	0	
0	0	0.110604	0.171393	0.0913324	0.747194	0.346989	0.032199	
0.0760367	0	0.0854362	0.12985	0.192761	0.698781	0.497284	0	
0.380902	0	0.295962	0.109261	0.37232	1.04549	0.973065	0	
1.11834	0	0.27887	0.370322	1.17343	1.14652	1.88392	0	
1.46453	0	0.467759	1.24746	1.60133	1.09252	2.63609	0.463907	
1.47129	0.0436126	0.834745	1.35387	1.79885	0.928662	2.98355	0.353854	
1.65942	0.134793	0.959704	1.32492	1.55664	1.0804	2.96298	0.552831	
1.82306	0.0719358	1.14807	1.23534	1.33066	1.25558	2.91447	0.795019	
1.94639	0	1.36291	1.31672	1.41374	1.34144	2.9116	0.905705	
2.18576	0	1.83656	1.64245	1.92305	1.2652	2.89539	0.971327	
2.38164	0	1.7874	1.72932	1.82873	1.46093	2.56748	1.73829	
1.70447	0.263749	1.25678	1.65824	0.717538	1.79796	2.47275	1.50192	
0.606839	0.677206	0.977239	1.25885	0.112456	1.22366	1.5796	0.423002	
0.206918	0.167907	0.344748	0.38278	0.143116	0.978236	0.690854	0	
0	0	0.110604	0.171393	0.0913324	0.747194	0.346989	0.032199	
0.0760367	0	0.0854362	0.12985	0.192761	0.698781	0.497284	0	
0.094217	0	0.143145	0.251345	0.31285	1.02494	0.609711	0	
0.20154	0	0.0763915	0.535613	0.680953	1.17343	0.8292	0.0867345	
0.182667	0	0.107342	0.963577	1.03129	1.28754	1.31334	0.208265	
0.175313	0	0.172235	1.15382	1.31058	1.17553	1.53546	0.145401	
0.497026	0	0.1796	1.08952	1.45048	1.21897	1.71439	0.064847	
0.718422	0	0.154263	1.20319	1.62091	1.15356	1.98118	0.01627	
1.26416	0	0.941989	1.7144	2.48899	0.966786	2.15825	0.0641695	
1.99866	0	1.40055	2.01313	3.11342	1.2691	2.17171	0.828429	
2.18408	0	1.40997	1.7781	2.53829	2.0584	2.83319	1.43191	
1.24083	0.422812	0.948195	1.96117	1.24106	1.81829	2.79004	1.32696	
0.317886	0.57982	0.650326	1.51794	0.420651	1.01441	1.53316	0	
0.109477	0.103758	0.16719	0.397576	0.247565	0.831111	0.703595	0	
0	0	0.110604	0.171393	0.0913324	0.747194	0.346989	0.032199	
0.0760367	0	0.0854362	0.12985	0.192761	0.698781	0.497284	0	
0.0697118	0	0.130171	0.208703	0.187422	0.898116	0.583868	0.00555156	
0.0511889	0	0.115111	0.273722	0.251539	0.950887	0.58203	0.042029	
0.0312608	0	0.156429	0.400587	0.353964	1.00735	0.56655	0.0747222	
0	0	0.241976	0.601384	0.511505	1.13967	0.401181	0.144554	
0	0	0.272743	0.695447	0.662469	1.2114	0.378577	0.164254	
0.236355	0	0.573847	1.01798	1.20019	1.32876	0.481874	0.194772	
1.50238	0	1.34282	1.2573	2.18286	1.50412	0.754124	0.621268	
2.08748	0	1.55187	1.55543	2.70396	2.24639	1.45469	1.55773	
1.59901	0.00325056	1.39318	1.55457	1.97408	2.4008	2.62005	1.6773	
0.347995	0.239319	0.88098	1.83868	1.12347	1.43784	2.16247	1.07636	
0.0291574	0.163024	0.534867	1.15115	0.503002	1.13177	0.859524	0	
0.0779667	0.000388104	0.181641	0.296538	0.203404	0.931227	0.602241	0	
0	0	0.110604	0.171393	0.0913324	0.747194	0.346989	0.032199	
0.0760367	0	0.0854362	0.12985	0.192761	0.698781	0.497284	0	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.124955	0	0.22968	0.248003	0.267541	0.879801	0.598012	0.00882886	
0.931289	0	0.994131	0.537768	1.12572	0.901231	0.72111	0	
2.11959	0	1.41131	0.805852	2.08533	1.39098	1.13746	0.884101	
2.15119	0	1.32935	1.27052	2.251	2.08611	2.42756	1.62497	
0.934065	0.0841014	1.15589	1.78994	1.54387	1.75901	2.53746	1.17824	
0.13839	0.219052	0.724225	1.50093	0.796765	1.04726	1.43001	0.163937	
0.0421066	0.0433905	0.27652	0.650557	0.392862	1.04275	0.599767	0	
0.0775756	0	0.14647	0.20577	0.176707	0.879775	0.59033	0.00251988	
0	0	0.110604	0.171393	0.0913324	0.747194	0.346989	0.032199	
0.0760367	0	0.0854362	0.12985	0.192761	0.698781	0.497284	0	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.0791452	0	0.146292	0.200095	0.17626	0.874716	0.59144	0.00100177	
0.539882	0	0.771138	0.540475	0.832996	0.87283	0.585002	0.0421696	
1.77569	0	1.404	0.697519	1.78138	1.24302	0.762576	0.519383	
2.32354	0	1.46027	0.945709	2.17567	2.01698	1.65514	1.43181	
1.53413	0	1.3618	1.4864	1.8406	2.12652	2.61352	1.52532	
0.292868	0.0862202	0.951125	1.84123	1.07614	1.37347	1.97315	0.845078	
0.016999	0.060527	0.458981	1.05322	0.613798	1.11429	0.790368	0	
0.0782957	0	0.178579	0.331264	0.239996	0.97278	0.5829	0.0194827	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0	0	0.110604	0.171393	0.0913324	0.747194	0.346989	0.032199	
0.0760367	0	0.0854362	0.12985	0.192761	0.698781	0.497284	0	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.247049	0	0.438828	0.362437	0.494623	0.892113	0.655015	0.00944449	
1.46155	0	1.16879	0.577738	1.40657	1.06806	0.790938	0.275914	
2.40469	0	1.55905	0.747387	2.18895	1.73986	1.3479	1.1222	
2.05126	0	1.46871	1.18125	2.07964	2.10853	2.63268	1.64675	
0.833781	0.212081	1.1628	1.59733	1.33849	1.64943	2.48901	1.18614	
0.1438	0.246026	0.649678	1.38209	0.741434	1.0919	1.32481	0.131842	
0.0512961	0.0127618	0.268487	0.57784	0.338155	1.04043	0.585014	0	
0.0774653	0	0.14394	0.2003	0.17385	0.876011	0.591001	0.00117088	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0	0	0.110604	0.171393	0.0913324	0.747194	0.346989	0.032199	
0.0760367	0	0.0854362	0.12985	0.192761	0.698781	0.497284	0	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.116047	0	0.213465	0.238687	0.249792	0.878813	0.596734	0.00730692	
0.93539	0	0.968278	0.519513	1.11293	0.9016	0.607325	0.0602392	
2.20387	0	1.56615	0.676715	2.04164	1.36831	0.973442	0.906362	
2.42077	0	1.6537	1.26944	2.31818	2.13249	2.25843	1.71555	
1.31939	0	1.49822	1.81337	1.76513	1.94572	2.71805	1.47925	
0.251969	0.141127	0.883227	1.75366	1.03789	1.22239	1.89176	0.472346	
0.0368322	0.116743	0.31457	0.947184	0.578445	1.07538	0.765035	0	
0.0794294	0	0.182729	0.294651	0.21014	0.936269	0.589992	0.00343037	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0	0	0.110604	0.171393	0.0913324	0.747194	0.346989	0.032199	
0.0760367	0	0.0854362	0.12985	0.192761	0.698781	0.497284	0	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.348934	0	0.39764	0.277532	0.509853	0.916719	0.676079	0	
1.64867	0	1.27238	0.452912	1.54787	1.07773	1.05092	0.226229	
2.56197	0	1.72755	0.996313	2.39263	1.61447	1.69893	1.42095	
2.08863	0	1.72458	1.84584	2.39877	2.10695	2.78387	1.84469	
0.573186	0	1.30882	2.14075	1.31639	1.52445	2.42992	1.35408	
0.0893402	0	0.75408	1.45989	0.69349	1.2001	1.20955	0	
0.071976	0.00119299	0.215006	0.493379	0.292459	1.03705	0.580886	0	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0	0	0.110604	0.171393	0.0913324	0.747194	0.346989	0.032199	
0.0760367	0	0.0854362	0.12985	0.192761	0.698781	0.497284	0	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.566585	0	0.352616	0.115395	0.524711	1.02695	0.844086	0	
1.75001	0	0.942118	0.318917	1.76408	1.31782	1.79319	0.118592	
2.06797	0	1.00472	1.23245	2.24544	1.66836	2.96308	1.34947	
1.5194	0	1.06611	1.8531	1.77326	1.65576	2.88664	1.25998	
0.430733	0.361636	0.741243	1.95201	0.873138	1.27985	1.94624	0.686418	
0.135007	0.181055	0.47014	1.0112	0.336941	1.18194	0.776039	0	
0.0780841	0	0.158025	0.230943	0.189629	0.897016	0.587431	0.00835963	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0.0773837	0	0.143002	0.198209	0.172759	0.874561	0.591259	0.000638593	
0	0	0.110604	0.171393	0.0913324	0.747194	0.346989	0.032199	
0	0	0	0.0996348	0.0811378	0.604063	0.427943	0	
0	0.000461683	0	0.146595	0.065991	0.702921	0.504795	0	
0	0.000461683	0	0.146595	0.065991	0.702921	0.504795	0	
0.0929109	0	0.0260952	0.0827726	0.185036	0.864193	0.777871	0	
0.519869	0	0.0283995	0.417454	1.01016	1.0684	1.57612	0	
0.846712	0	0	1.19222	1.57661	1.13387	2.27163	0.520924	
0.544084	0.0815575	0	1.63675	1.36957	1.03287	2.19745	0.260315	
0.0518036	0.425968	0.116778	1.30749	0.761163	0.876163	1.18186	0	
0	0.10973	0.0569585	0.521485	0.193638	0.779863	0.586213	0	
0	0.000461683	0	0.146595	0.065991	0.702921	0.504795	0	
0	0.000461683	0	0.146595	0.065991	0.702921	0.504795	0	
0	0.000461683	0	0.146595	0.065991	0.702921	0.504795	0	
0	0.000461683	0	0.146595	0.065991	0.702921	0.504795	0	
0	0.0707801	0.00965074	0.115633	0.0226255	0.59206	0.269433	0	
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_full_top glbl -Oenable_linking_all_libraries -prj full.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s full 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_mul_32s_23ns_54_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_mul_32s_23ns_54_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_mul_32s_26s_57_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_mul_32s_26s_57_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_conv2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_mul_32s_27s_58_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_mul_32s_27s_58_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_mul_32s_21ns_52_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_mul_32s_21ns_52_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_conv1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_mul_32s_30s_60_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_mul_32s_30s_60_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_conv1_Loop_ImgH_proc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_conv1_Loop_ImgH_proc3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_mul_32s_24s_55_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_mul_32s_24s_55_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_sp_conv2_ap_fixed_32_4_5_3_0_Pipeline_A_Filters_filter2_V_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_sp_conv2_ap_fixed_32_4_5_3_0_Pipeline_A_Filters_filter2_V_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_sp_conv2_ap_fixed_32_4_5_3_0_Pipeline_VITIS_LOOP_116_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_sp_conv2_ap_fixed_32_4_5_3_0_Pipeline_VITIS_LOOP_116_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_mul_32s_22s_53_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_mul_32s_22s_53_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_mul_32s_29ns_60_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_mul_32s_29ns_60_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_sp_conv2_ap_fixed_32_4_5_3_0_s_vla48_0_0_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_sp_conv2_ap_fixed_32_4_5_3_0_s_vla48_0_0_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_sp_conv2_ap_fixed_32_4_5_3_0_s_win_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_sp_conv2_ap_fixed_32_4_5_3_0_s_win_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_mul_32s_22ns_53_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_mul_32s_22ns_53_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_conv1_Loop_ImgH_proc3_vla_i1_0_0_01_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_conv1_Loop_ImgH_proc3_vla_i1_0_0_01_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_pool1_pool_buf_V_15_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_pool1_pool_buf_V_15_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_full_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_mul_32s_25ns_56_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_mul_32s_25ns_56_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_sp_conv2_ap_fixed_32_4_5_3_0_Pipeline_A_ShiftWindowH_A_ShiftWindowW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_sp_conv2_ap_fixed_32_4_5_3_0_Pipeline_A_ShiftWindowH_A_ShiftWindowW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_sp_conv2_ap_fixed_32_4_5_3_0_s_vla853_0_0_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_sp_conv2_ap_fixed_32_4_5_3_0_s_vla853_0_0_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_pool1_pool_buf_V_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_pool1_pool_buf_V_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_mul_32s_27ns_58_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_mul_32s_27ns_58_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_sp_conv2_ap_fixed_32_4_5_3_0_Pipeline_VITIS_LOOP_168_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_sp_conv2_ap_fixed_32_4_5_3_0_Pipeline_VITIS_LOOP_168_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/AESL_autofifo_full_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_full_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/AESL_autofifo_full_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_full_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_sp_conv2_ap_fixed_32_4_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_sp_conv2_ap_fixed_32_4_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_mul_32s_19ns_51_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_mul_32s_19ns_51_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_mul_32s_28s_59_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_mul_32s_28s_59_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_mul_32s_26ns_57_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_mul_32s_26ns_57_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_mul_32s_28ns_59_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_mul_32s_28ns_59_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_pool1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_pool1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_mul_32s_32s_60_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_mul_32s_32s_60_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_mul_32s_25s_56_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_mul_32s_25s_56_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_mul_32s_31s_60_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_mul_32s_31s_60_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_mul_32s_21s_52_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_mul_32s_21s_52_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_sp_conv2_ap_fixed_32_4_5_3_0_Pipeline_A_Filters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_sp_conv2_ap_fixed_32_4_5_3_0_Pipeline_A_Filters
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_sp_conv2_ap_fixed_32_4_5_3_0_Pipeline_A_ShiftLineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_sp_conv2_ap_fixed_32_4_5_3_0_Pipeline_A_ShiftLineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_mul_32s_24ns_55_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_mul_32s_24ns_55_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_mul_32s_23s_54_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_mul_32s_23s_54_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_sp_conv2_ap_fixed_32_4_5_3_0_Pipeline_VITIS_LOOP_168_2_bias_conv2_V_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_sp_conv2_ap_fixed_32_4_5_3_0_Pipeline_VITIS_LOOP_168_2_bias_conv2_V_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_mul_32s_18s_50_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_mul_32s_18s_50_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_mul_32s_29s_60_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_mul_32s_29s_60_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/full_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_fifo_w32_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module full_fifo_w32_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/hls/son/test27_1/full/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.full_conv1_Loop_ImgH_proc3_vla_i...
Compiling module xil_defaultlib.full_mul_32s_27s_58_1_1(NUM_STAG...
Compiling module xil_defaultlib.full_mul_32s_21ns_52_1_1(NUM_STA...
Compiling module xil_defaultlib.full_mul_32s_24s_55_1_1(NUM_STAG...
Compiling module xil_defaultlib.full_mul_32s_27ns_58_1_1(NUM_STA...
Compiling module xil_defaultlib.full_mul_32s_26ns_57_1_1(NUM_STA...
Compiling module xil_defaultlib.full_mul_32s_25s_56_1_1(NUM_STAG...
Compiling module xil_defaultlib.full_mul_32s_28ns_59_1_1(NUM_STA...
Compiling module xil_defaultlib.full_mul_32s_28s_59_1_1(NUM_STAG...
Compiling module xil_defaultlib.full_mul_32s_26s_57_1_1(NUM_STAG...
Compiling module xil_defaultlib.full_mul_32s_24ns_55_1_1(NUM_STA...
Compiling module xil_defaultlib.full_mul_32s_23ns_54_1_1(NUM_STA...
Compiling module xil_defaultlib.full_mul_32s_25ns_56_1_1(NUM_STA...
Compiling module xil_defaultlib.full_mul_32s_23s_54_1_1(NUM_STAG...
Compiling module xil_defaultlib.full_mul_32s_21s_52_1_1(NUM_STAG...
Compiling module xil_defaultlib.full_mul_32s_22ns_53_1_1(NUM_STA...
Compiling module xil_defaultlib.full_mul_32s_22s_53_1_1(NUM_STAG...
Compiling module xil_defaultlib.full_mul_32s_29s_60_1_1(NUM_STAG...
Compiling module xil_defaultlib.full_mul_32s_31s_60_1_1(NUM_STAG...
Compiling module xil_defaultlib.full_mul_32s_18s_50_1_1(NUM_STAG...
Compiling module xil_defaultlib.full_mul_32s_29ns_60_1_1(NUM_STA...
Compiling module xil_defaultlib.full_mul_32s_30s_60_1_1(NUM_STAG...
Compiling module xil_defaultlib.full_mul_32s_19ns_51_1_1(NUM_STA...
Compiling module xil_defaultlib.full_flow_control_loop_pipe
Compiling module xil_defaultlib.full_conv1_Loop_ImgH_proc3
Compiling module xil_defaultlib.full_conv1
Compiling module xil_defaultlib.full_pool1_pool_buf_V_0_RAM_AUTO...
Compiling module xil_defaultlib.full_pool1_pool_buf_V_15_RAM_AUT...
Compiling module xil_defaultlib.full_flow_control_loop_pipe_sequ...
Compiling module xil_defaultlib.full_pool1
Compiling module xil_defaultlib.full_sp_conv2_ap_fixed_32_4_5_3_...
Compiling module xil_defaultlib.full_sp_conv2_ap_fixed_32_4_5_3_...
Compiling module xil_defaultlib.full_sp_conv2_ap_fixed_32_4_5_3_...
Compiling module xil_defaultlib.full_sp_conv2_ap_fixed_32_4_5_3_...
Compiling module xil_defaultlib.full_sp_conv2_ap_fixed_32_4_5_3_...
Compiling module xil_defaultlib.full_sp_conv2_ap_fixed_32_4_5_3_...
Compiling module xil_defaultlib.full_sp_conv2_ap_fixed_32_4_5_3_...
Compiling module xil_defaultlib.full_sp_conv2_ap_fixed_32_4_5_3_...
Compiling module xil_defaultlib.full_mul_32s_32s_60_1_1(NUM_STAG...
Compiling module xil_defaultlib.full_sp_conv2_ap_fixed_32_4_5_3_...
Compiling module xil_defaultlib.full_sp_conv2_ap_fixed_32_4_5_3_...
Compiling module xil_defaultlib.full_sp_conv2_ap_fixed_32_4_5_3_...
Compiling module xil_defaultlib.full_conv2
Compiling module xil_defaultlib.full_fifo_w32_d2_S_shiftReg
Compiling module xil_defaultlib.full_fifo_w32_d2_S
Compiling module xil_defaultlib.full
Compiling module xil_defaultlib.AESL_autofifo_full_in
Compiling module xil_defaultlib.AESL_autofifo_full_out
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=14)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=16)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_full_top
Compiling module work.glbl
Built simulation snapshot full

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/full/xsim_script.tcl
# xsim {full} -autoloadwcfg -tclbatch {full.tcl}
Time resolution is 1 ps
source full.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 0 / 1 [5415.56%] @ "100000145000"
// RTL Simulation : 0 / 1 [10831.13%] @ "200000155000"
// RTL Simulation : 0 / 1 [16246.69%] @ "300000165000"
// RTL Simulation : 0 / 1 [21662.25%] @ "400000175000"
// RTL Simulation : 0 / 1 [27077.82%] @ "500000185000"
// RTL Simulation : 0 / 1 [32493.38%] @ "600000195000"
// RTL Simulation : 0 / 1 [37908.95%] @ "700000205000"
// RTL Simulation : 0 / 1 [43324.51%] @ "800000215000"
// RTL Simulation : 0 / 1 [48740.07%] @ "900000225000"
// RTL Simulation : 0 / 1 [54155.64%] @ "1000000235000"
// RTL Simulation : 0 / 1 [59571.20%] @ "1100000245000"
// RTL Simulation : 0 / 1 [64986.76%] @ "1200000255000"
// RTL Simulation : 0 / 1 [70402.33%] @ "1300000265000"
// RTL Simulation : 0 / 1 [75817.89%] @ "1400000275000"
// RTL Simulation : 0 / 1 [81233.46%] @ "1500000285000"
// RTL Simulation : 0 / 1 [86649.02%] @ "1600000295000"
// RTL Simulation : 0 / 1 [92064.58%] @ "1700000305000"
// RTL Simulation : 0 / 1 [97480.15%] @ "1800000315000"
// RTL Simulation : 0 / 1 [102895.71%] @ "1900000325000"
// RTL Simulation : 0 / 1 [108311.28%] @ "2000000335000"
// RTL Simulation : 0 / 1 [113726.84%] @ "2100000345000"
// RTL Simulation : 0 / 1 [119142.40%] @ "2200000355000"
// RTL Simulation : 0 / 1 [124557.97%] @ "2300000365000"
// RTL Simulation : 0 / 1 [129973.53%] @ "2400000375000"
// RTL Simulation : 0 / 1 [135389.09%] @ "2500000385000"
