import eei::*;

module top (
    clk: input clock,
    rst: input reset,
) {
    // Instantiate the `membus_if` inteface with the specified data and address width defined in `eei`
    inst membus: membus_if::<MEM_DATA_WIDTH, MEM_ADDR_WIDTH>;

    inst mem: memory::<MEM_DATA_WIDTH, MEM_ADDR_WIDTH> #(
        FILEPATH_IS_ENV: 1,
        FILEPATH: "MEMORY_FILE_PATH",
    ) (
        clk,
        rst,
        membus,
    );
}