/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  reg [3:0] _04_;
  wire [3:0] _05_;
  wire [11:0] _06_;
  wire [5:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [18:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [20:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [10:0] celloutsig_0_26z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [22:0] celloutsig_0_2z;
  wire [30:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [2:0] celloutsig_0_43z;
  wire [11:0] celloutsig_0_44z;
  wire [14:0] celloutsig_0_46z;
  wire [25:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_50z;
  wire celloutsig_0_53z;
  wire [3:0] celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_77z;
  wire [3:0] celloutsig_0_78z;
  wire [21:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = celloutsig_0_34z ? celloutsig_0_30z[13] : celloutsig_0_8z[1];
  assign celloutsig_0_6z = celloutsig_0_3z[2] ? celloutsig_0_5z : celloutsig_0_2z[1];
  assign celloutsig_0_63z = celloutsig_0_18z[1] ? celloutsig_0_42z : celloutsig_0_17z[18];
  assign celloutsig_0_21z = celloutsig_0_10z ? celloutsig_0_17z[7] : celloutsig_0_3z[0];
  assign celloutsig_0_34z = ~(celloutsig_0_2z[16] & celloutsig_0_3z[3]);
  assign celloutsig_0_14z = !(celloutsig_0_10z ? celloutsig_0_7z[14] : _02_);
  assign celloutsig_0_16z = ~(celloutsig_0_1z | celloutsig_0_8z[3]);
  assign celloutsig_0_31z = ~(celloutsig_0_11z[4] | celloutsig_0_12z);
  assign celloutsig_0_5z = ~((celloutsig_0_3z[3] | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_9z = celloutsig_0_3z[1] | ~(celloutsig_0_0z);
  assign celloutsig_0_20z = celloutsig_0_16z | ~(celloutsig_0_5z);
  assign celloutsig_1_2z = ~(in_data[114] ^ celloutsig_1_0z);
  assign celloutsig_1_6z = ~(celloutsig_1_0z ^ celloutsig_1_5z[2]);
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 4'h0;
    else _04_ <= { celloutsig_0_11z[0], celloutsig_0_18z };
  reg [11:0] _22_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _22_ <= 12'h000;
    else _22_ <= { in_data[81:79], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z };
  assign { _06_[11:9], _01_, _06_[7:5], _05_, _02_ } = _22_;
  reg [5:0] _23_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _23_ <= 6'h00;
    else _23_ <= { _06_[10], celloutsig_0_23z };
  assign { _03_, _07_[4:1], _00_ } = _23_;
  assign celloutsig_0_43z = celloutsig_0_30z[13:11] / { 1'h1, celloutsig_0_19z[1], celloutsig_0_12z };
  assign celloutsig_1_10z = in_data[162:158] == { celloutsig_1_5z[4:1], celloutsig_1_4z };
  assign celloutsig_0_37z = { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z } > { celloutsig_0_15z[5:3], celloutsig_0_18z };
  assign celloutsig_0_22z = { _06_[7:5], _05_, _02_, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_17z } && { celloutsig_0_2z[15:12], celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_1z };
  assign celloutsig_0_53z = celloutsig_0_46z[6:3] || celloutsig_0_11z[15:12];
  assign celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_9z } < in_data[46:38];
  assign celloutsig_0_23z = { celloutsig_0_8z[2], celloutsig_0_3z } % { 1'h1, in_data[8:5] };
  assign celloutsig_0_44z = { _05_[2:1], celloutsig_0_10z, celloutsig_0_28z } * { celloutsig_0_23z[2], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_31z, celloutsig_0_3z, celloutsig_0_37z };
  assign celloutsig_1_7z = { celloutsig_1_5z[4:3], celloutsig_1_6z } * in_data[190:188];
  assign celloutsig_1_11z = { celloutsig_1_1z[5:0], celloutsig_1_2z, celloutsig_1_2z } * in_data[189:182];
  assign celloutsig_0_11z = { celloutsig_0_2z[21:6], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_5z } * celloutsig_0_7z[19:1];
  assign celloutsig_0_28z = { celloutsig_0_7z[1:0], celloutsig_0_9z, celloutsig_0_15z } * { celloutsig_0_8z[3:0], celloutsig_0_16z, celloutsig_0_19z };
  assign celloutsig_1_3z = in_data[112] ? in_data[141:129] : { in_data[153:142], celloutsig_1_0z };
  assign celloutsig_0_4z = { celloutsig_0_2z[22:4], celloutsig_0_0z } != celloutsig_0_2z[21:2];
  assign celloutsig_0_39z = { celloutsig_0_25z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_31z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_19z } != { in_data[16:14], celloutsig_0_26z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_31z, celloutsig_0_21z };
  assign celloutsig_1_0z = in_data[155:153] != in_data[137:135];
  assign celloutsig_1_9z = celloutsig_1_3z[10:3] != in_data[133:126];
  assign celloutsig_1_13z = { celloutsig_1_8z[9:1], celloutsig_1_10z } != { celloutsig_1_8z[8:0], celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_11z[6:2] != { in_data[169:168], celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_0_12z = in_data[90:88] != in_data[92:90];
  assign celloutsig_0_7z = { in_data[53:33], celloutsig_0_0z } | { in_data[33:17], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_77z = { celloutsig_0_25z, celloutsig_0_63z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_31z, celloutsig_0_36z, celloutsig_0_39z, celloutsig_0_53z } | celloutsig_0_50z;
  assign celloutsig_1_15z = { celloutsig_1_3z[5:1], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_13z } | { celloutsig_1_3z[7:1], celloutsig_1_10z };
  assign celloutsig_0_15z = celloutsig_0_8z | { celloutsig_0_7z[19:16], celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_19z = { _06_[5], _05_[3:1] } | in_data[9:6];
  assign celloutsig_1_4z = & celloutsig_1_1z[6:0];
  assign celloutsig_0_36z = | { celloutsig_0_26z[7:3], celloutsig_0_15z };
  assign celloutsig_0_25z = | { celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_2z[4:0] };
  assign celloutsig_0_29z = | celloutsig_0_15z[5:2];
  assign celloutsig_0_0z = ~^ in_data[86:79];
  assign celloutsig_0_1z = ~^ { in_data[64:63], celloutsig_0_0z };
  assign celloutsig_0_24z = ~^ { celloutsig_0_15z[4:2], celloutsig_0_4z };
  assign celloutsig_0_49z = { celloutsig_0_7z[17:11], celloutsig_0_43z, celloutsig_0_6z, celloutsig_0_39z, celloutsig_0_26z, celloutsig_0_14z, celloutsig_0_31z, celloutsig_0_39z } << { celloutsig_0_31z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_34z, celloutsig_0_29z, celloutsig_0_46z };
  assign celloutsig_1_5z = { in_data[128:125], celloutsig_1_4z } <<< { celloutsig_1_3z[7:4], celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_3z[12:3] <<< { celloutsig_1_7z[2], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_19z = celloutsig_1_11z[3:0] <<< celloutsig_1_15z[3:0];
  assign celloutsig_0_3z = { in_data[31:29], celloutsig_0_0z } <<< { in_data[24:23], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_26z = { celloutsig_0_11z[18], celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_0z } <<< { celloutsig_0_2z[14:5], celloutsig_0_5z };
  assign celloutsig_0_8z = { celloutsig_0_3z[2], celloutsig_0_3z, celloutsig_0_1z } - in_data[82:77];
  assign celloutsig_1_1z = in_data[176:168] - { in_data[108:102], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_17z = celloutsig_0_7z[20:0] - { celloutsig_0_7z[18:3], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_18z = celloutsig_0_2z[21:19] - { celloutsig_0_8z[1], celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_30z = { celloutsig_0_11z[10:3], celloutsig_0_2z } - { celloutsig_0_28z[5:3], _06_[11:9], _01_, _06_[7:5], _05_, _02_, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_20z };
  assign celloutsig_0_46z = { celloutsig_0_2z[22:9], celloutsig_0_10z } ~^ { celloutsig_0_17z[17], _03_, _07_[4:1], _00_, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_0z, _04_, celloutsig_0_20z };
  assign celloutsig_0_56z = celloutsig_0_44z[11:8] ~^ { celloutsig_0_23z[1:0], celloutsig_0_6z, celloutsig_0_31z };
  assign celloutsig_0_78z = { celloutsig_0_56z[1:0], celloutsig_0_0z, celloutsig_0_4z } ~^ celloutsig_0_49z[24:21];
  assign celloutsig_0_2z = { in_data[64:45], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } ~^ { in_data[82:61], celloutsig_0_0z };
  assign celloutsig_0_50z = { celloutsig_0_7z[15:11], celloutsig_0_25z, celloutsig_0_0z, celloutsig_0_39z } ^ in_data[12:5];
  assign { _06_[8], _06_[4:0] } = { _01_, _05_, _02_ };
  assign { _07_[5], _07_[0] } = { _03_, _00_ };
  assign { out_data[128], out_data[99:96], out_data[39:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z, celloutsig_0_78z };
endmodule
