 
****************************************
Report : qor
Design : top
Version: S-2021.06
Date   : Sun May  1 19:11:10 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              34.00
  Critical Path Length:          2.10
  Critical Path Slack:           0.24
  Critical Path Clk Period:      2.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               8977
  Buf/Inv Cell Count:             827
  Buf Cell Count:                 320
  Inv Cell Count:                 507
  CT Buf/Inv Cell Count:            4
  Combinational Cell Count:      8481
  Sequential Cell Count:          496
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    17614.421782
  Noncombinational Area:  1626.055215
  Buf/Inv Area:            812.322026
  Total Buffer Area:           500.80
  Total Inverter Area:         311.52
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :        1572.42
  Net YLength        :        2716.59
  -----------------------------------
  Cell Area:             19240.476997
  Design Area:           19240.476997
  Net Length        :         4289.01


  Design Rules
  -----------------------------------
  Total Number of Nets:         11750
  Nets With Violations:             2
  Max Trans Violations:             2
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-169

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               18.46
  -----------------------------------------
  Overall Compile Time:               19.36
  Overall Compile Wall Clock Time:    19.57

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
