OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/ceyhun/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/lab3/runs/RUN_2025.05.19_13.29.44/tmp/routing/18-global.odb'…
Reading design constraints file at '/openlane/lab3/src/counter.sdc'…
[INFO]: No (un)set_propagated_clock found in /openlane/lab3/src/counter.sdc
[INFO]: Propagating all clocks
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _21_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _21_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _21_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.09    0.35    0.56 ^ _21_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net5 (net)
                  0.09    0.00    0.56 ^ _17_/A (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.03    0.07    0.63 v _17_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _03_ (net)
                  0.03    0.00    0.63 v _21_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.63   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _21_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.22   clock reconvergence pessimism
                         -0.04    0.17   library hold time
                                  0.17   data required time
-----------------------------------------------------------------------------
                                  0.17   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _18_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _19_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.00    0.03    0.11    0.21 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.21 ^ _18_/CLK (sky130_fd_sc_hd__dfrtp_2)
     6    0.02    0.09    0.38    0.59 ^ _18_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         net2 (net)
                  0.09    0.00    0.59 ^ _12_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.03    0.07    0.66 v _12_/X (sky130_fd_sc_hd__xor2_1)
                                         _01_ (net)
                  0.03    0.00    0.66 v _19_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.66   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.00    0.03    0.11    0.21 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.21 ^ _19_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.21   clock reconvergence pessimism
                         -0.04    0.17   library hold time
                                  0.17   data required time
-----------------------------------------------------------------------------
                                  0.17   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _18_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _18_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.00    0.03    0.11    0.21 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.21 ^ _18_/CLK (sky130_fd_sc_hd__dfrtp_2)
     6    0.02    0.09    0.38    0.59 ^ _18_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         net2 (net)
                  0.09    0.00    0.59 ^ _10_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.03    0.18    0.77 v _10_/X (sky130_fd_sc_hd__and2b_1)
                                         _04_ (net)
                  0.03    0.00    0.77 v _11_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.84 v _11_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _00_ (net)
                  0.02    0.00    0.84 v _18_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.00    0.03    0.11    0.21 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.21 ^ _18_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    0.21   clock reconvergence pessimism
                         -0.04    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.67   slack (MET)


Startpoint: _20_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _20_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _20_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.01    0.09    0.35    0.56 ^ _20_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net4 (net)
                  0.09    0.00    0.56 ^ _14_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.08    0.65 ^ _14_/X (sky130_fd_sc_hd__a21o_1)
                                         _06_ (net)
                  0.03    0.00    0.65 ^ _15_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.14    0.78 ^ _15_/X (sky130_fd_sc_hd__and3_1)
                                         _07_ (net)
                  0.05    0.00    0.78 ^ _16_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.86 ^ _16_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _02_ (net)
                  0.04    0.00    0.86 ^ _20_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.86   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _20_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.22   clock reconvergence pessimism
                         -0.04    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  0.68   slack (MET)



worst slack corner Typical: 0.4613
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: _18_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _18_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.00    0.03    0.11    0.21 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.21 ^ _18_/CLK (sky130_fd_sc_hd__dfrtp_2)
     6    0.01    0.07    0.41    0.63 v _18_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         net2 (net)
                  0.07    0.00    0.63 v _09_/B (sky130_fd_sc_hd__or4b_1)
     2    0.00    0.09    0.50    1.13 v _09_/X (sky130_fd_sc_hd__or4b_1)
                                         _08_ (net)
                  0.09    0.00    1.13 v _10_/B (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.03    0.16    1.29 v _10_/X (sky130_fd_sc_hd__and2b_1)
                                         _04_ (net)
                  0.03    0.00    1.29 v _11_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.37 v _11_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _00_ (net)
                  0.02    0.00    1.37 v _18_/D (sky130_fd_sc_hd__dfrtp_2)
                                  1.37   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.00    0.03    0.11   10.21 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00   10.21 ^ _18_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00   10.21   clock reconvergence pessimism
                         -0.11   10.10   library setup time
                                 10.10   data required time
-----------------------------------------------------------------------------
                                 10.10   data required time
                                 -1.37   data arrival time
-----------------------------------------------------------------------------
                                  8.73   slack (MET)


Startpoint: _18_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _20_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.00    0.03    0.11    0.21 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.21 ^ _18_/CLK (sky130_fd_sc_hd__dfrtp_2)
     6    0.01    0.07    0.41    0.63 v _18_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         net2 (net)
                  0.07    0.00    0.63 v _09_/B (sky130_fd_sc_hd__or4b_1)
     2    0.00    0.09    0.50    1.13 v _09_/X (sky130_fd_sc_hd__or4b_1)
                                         _08_ (net)
                  0.09    0.00    1.13 v _15_/A (sky130_fd_sc_hd__and3_1)
     1    0.00    0.03    0.15    1.28 v _15_/X (sky130_fd_sc_hd__and3_1)
                                         _07_ (net)
                  0.03    0.00    1.28 v _16_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.36 v _16_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _02_ (net)
                  0.02    0.00    1.36 v _20_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.36   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.01    0.03    0.11   10.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.22 ^ _20_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00   10.22   clock reconvergence pessimism
                         -0.11   10.11   library setup time
                                 10.11   data required time
-----------------------------------------------------------------------------
                                 10.11   data required time
                                 -1.36   data arrival time
-----------------------------------------------------------------------------
                                  8.75   slack (MET)


Startpoint: _19_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _21_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.00    0.03    0.11    0.21 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.21 ^ _19_/CLK (sky130_fd_sc_hd__dfrtp_1)
     5    0.01    0.13    0.38    0.59 ^ _19_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net3 (net)
                  0.13    0.00    0.59 ^ _13_/C (sky130_fd_sc_hd__nand3_1)
     2    0.01    0.08    0.11    0.70 v _13_/Y (sky130_fd_sc_hd__nand3_1)
                                         _05_ (net)
                  0.08    0.00    0.70 v _17_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.04    0.13    0.83 v _17_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _03_ (net)
                  0.04    0.00    0.83 v _21_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.83   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.01    0.03    0.11   10.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.22 ^ _21_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00   10.22   clock reconvergence pessimism
                         -0.12   10.10   library setup time
                                 10.10   data required time
-----------------------------------------------------------------------------
                                 10.10   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _18_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _19_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.00    0.03    0.11    0.21 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.21 ^ _18_/CLK (sky130_fd_sc_hd__dfrtp_2)
     6    0.01    0.07    0.41    0.63 v _18_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         net2 (net)
                  0.07    0.00    0.63 v _12_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.05    0.16    0.79 v _12_/X (sky130_fd_sc_hd__xor2_1)
                                         _01_ (net)
                  0.05    0.00    0.79 v _19_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.79   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.00    0.03    0.11   10.21 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00   10.21 ^ _19_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00   10.21   clock reconvergence pessimism
                         -0.12   10.09   library setup time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  9.31   slack (MET)



worst slack corner Typical: 8.7327
max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _18_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _18_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.00    0.03    0.11    0.21 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.21 ^ _18_/CLK (sky130_fd_sc_hd__dfrtp_2)
     6    0.01    0.07    0.41    0.63 v _18_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         net2 (net)
                  0.07    0.00    0.63 v _09_/B (sky130_fd_sc_hd__or4b_1)
     2    0.00    0.09    0.50    1.13 v _09_/X (sky130_fd_sc_hd__or4b_1)
                                         _08_ (net)
                  0.09    0.00    1.13 v _10_/B (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.03    0.16    1.29 v _10_/X (sky130_fd_sc_hd__and2b_1)
                                         _04_ (net)
                  0.03    0.00    1.29 v _11_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.37 v _11_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _00_ (net)
                  0.02    0.00    1.37 v _18_/D (sky130_fd_sc_hd__dfrtp_2)
                                  1.37   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.00    0.03    0.11   10.21 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00   10.21 ^ _18_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00   10.21   clock reconvergence pessimism
                         -0.11   10.10   library setup time
                                 10.10   data required time
-----------------------------------------------------------------------------
                                 10.10   data required time
                                 -1.37   data arrival time
-----------------------------------------------------------------------------
                                  8.73   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 24 unannotated drivers.
 clk
 rst
 _09_/X
 _10_/X
 _11_/X
 _12_/X
 _13_/Y
 _14_/X
 _15_/X
 _16_/X
 _17_/Y
 _18_/Q
 _19_/Q
 _20_/Q
 _21_/Q
 clkbuf_0_clk/X
 clkbuf_1_0__f_clk/X
 clkbuf_1_1__f_clk/X
 clkload0/X
 input1/X
 output2/X
 output3/X
 output4/X
 output5/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There is 1 input port missing set_input_delay.
  rst
Warning: There are 4 unconstrained endpoints.
  count[0]
  count[1]
  count[2]
  count[3]
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.63e-05   0.00e+00   4.68e-11   1.63e-05  20.5%
Combinational          8.62e-16   2.35e-15   2.62e-11   2.62e-11   0.0%
Clock                  5.51e-05   8.26e-06   1.26e-10   6.33e-05  79.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.14e-05   8.26e-06   1.99e-10   7.96e-05 100.0%
                          89.6%      10.4%       0.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock core_clock
   0.21 source latency _18_/CLK ^
  -0.22 target latency _20_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 8.73

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack 0.46
summary_report_end
area_report

===========================================================================
report_design_area
============================================================================
Design area 273 u^2 33% utilization.
area_report_end
check_nonpropagated_clocks
check_nonpropagated_clocks_end
[WARNING] Did not save OpenROAD database!
