# ğŸ”‹ IRãƒ‰ãƒ­ãƒƒãƒ—ã¨ã‚¨ãƒ¬ã‚¯ãƒˆãƒ­ãƒã‚¤ã‚°ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ï¼ˆEMï¼‰å¯¾ç­–  
# ğŸ”‹ IR Drop and Electromigration Countermeasures

---

## ğŸ“˜ æ¦‚è¦ | Overview

é…ç·šæŠµæŠ—ã‚„é›»æµå¯†åº¦ãŒè¨­è¨ˆé™ç•Œã‚’è¶…ãˆã‚‹ã¨ã€**é›»åœ§é™ä¸‹ï¼ˆIRãƒ‰ãƒ­ãƒƒãƒ—ï¼‰**ã‚„**é‡‘å±æå‚·ï¼ˆEMï¼‰**ãŒç™ºç”Ÿã—ã€  
å›è·¯ã®å‹•ä½œä¸è‰¯ã‚„è£½å“å¯¿å‘½ã®åŠ£åŒ–ã‚’å¼•ãèµ·ã“ã—ã¾ã™ã€‚  
When interconnect resistance or current density exceeds design limits, **IR drop** and **electromigration (EM)** occur,  
leading to circuit malfunction and reduced product lifetime.

æœ¬ç¯€ã§ã¯ã€**é›»æºãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã®è¨­è¨ˆæŠ€è¡“ã¨ç‰©ç†çš„ãªç ´å£Šãƒ¡ã‚«ãƒ‹ã‚ºãƒ **ã‚’ä½“ç³»çš„ã«å­¦ã³ã¾ã™ã€‚  
This section covers **power layout design strategies and the physical failure mechanisms** involved.

---

## âš¡ IRãƒ‰ãƒ­ãƒƒãƒ—ã¨ã¯ | What is IR Drop?

| è¦å›  / Cause | å†…å®¹ / Description |
|---------------|--------------------|
| **é…ç·šæŠµæŠ—ï¼ˆRï¼‰<br>Wire Resistance** | GND/VDDé…ç·šãŒç´°ãé•·ã„ã¨æŠµæŠ—ãŒå¤§ãããªã‚‹<br>Thin or long power lines have high resistance |
| **é›»æµï¼ˆIï¼‰<br>Current** | å¤§é›»æµã‚’æ¶ˆè²»ã™ã‚‹ãƒ­ã‚¸ãƒƒã‚¯ï¼I/Oè² è·<br>High current drawn by logic or I/O circuits |
| **é›»åœ§é™ä¸‹ï¼ˆV = IÃ—Rï¼‰<br>Voltage Drop** | é›»æºçµŒè·¯ã§æƒ³å®šå¤–ã®é›»åœ§é™ä¸‹ãŒç™ºç”Ÿ<br>Unexpected voltage drop along power routes |
| **å½±éŸ¿ / Effect** | ã‚²ãƒ¼ãƒˆVthã®å¤‰åŒ–ã€ã‚¿ã‚¤ãƒŸãƒ³ã‚°é…å»¶ã€èª¤å‹•ä½œã®å¯èƒ½æ€§<br>Changes in gate threshold, timing delays, malfunction risk |

---

## ğŸ”¥ ã‚¨ãƒ¬ã‚¯ãƒˆãƒ­ãƒã‚¤ã‚°ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ï¼ˆEMï¼‰ã¨ã¯ | What is Electromigration?

| è¦å›  / Cause | å†…å®¹ / Description |
|--------------|---------------------|
| **é«˜é›»æµå¯†åº¦<br>High Current Density** | é‡‘å±ä¸­ã®åŸå­ãŒé›»æµã«ã‚ˆã£ã¦ç§»å‹•ï¼ˆåŸå­ãƒ•ãƒ©ãƒƒã‚¯ã‚¹ï¼‰<br>Metal atoms migrate due to current (atomic flux) |
| **æ–­ç·šãƒ»ç››ã‚Šä¸ŠãŒã‚Š<br>Void / Hillock** | Voidå½¢æˆã§æ–­ç·šã€Hillockå½¢æˆã§çŸ­çµ¡ã®å±é™ºæ€§<br>Voids cause opens; hillocks cause shorts |
| **ä¿¡é ¼æ€§åŠ£åŒ–<br>Reliability Degradation** | æ™‚é–“çµŒéã§åŠ£åŒ–ãŒé€²è¡Œ â†’ è£½å“å¯¿å‘½çŸ­ç¸®<br>Degradation accumulates over time â†’ reduced lifetime |
| **å¯¾è±¡é ˜åŸŸ / Target Areas** | Metalå±¤ã€Viaã€ã‚³ãƒ³ã‚¿ã‚¯ãƒˆç­‰ã®å…¨å°é€šéƒ¨<br>All conductive parts: metal, vias, contacts |

---

## ğŸ› ï¸ è¨­è¨ˆå¯¾å¿œã¨å®Ÿè£…ãƒã‚¤ãƒ³ãƒˆ | Design Techniques and Practical Measures

| å¯¾ç­–é …ç›® / Countermeasure | å†…å®¹ / Description |
|---------------------------|---------------------|
| **ãƒ‘ãƒ¯ãƒ¼ã‚°ãƒªãƒƒãƒ‰å¼·åŒ–<br>Power Grid Enhancement** | VDD/GNDã‚’å¤šå±¤ã‹ã¤å¤ªç·šã§æ§‹æˆ<br>Use wide, multi-layer power lines |
| **IRã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³<br>IR Simulation** | Static/Dynamic IRã‚’EDAãƒ„ãƒ¼ãƒ«ã§è§£æ<br>Analyze IR drop using EDA tools |
| **Viaå†—é•·åŒ–<br>Via Redundancy** | è¤‡æ•°Viaã‚’ä¸¦åˆ—é…ç½®ã—é›»æµåˆ†æ•£<br>Place multiple vias to reduce current concentration |
| **EMãƒã‚§ãƒƒã‚¯<br>EM Verification** | EMè§£æãƒ„ãƒ¼ãƒ«ã§é›»æµå¯†åº¦åˆ†å¸ƒã‚’å¯è¦–åŒ–<br>Visualize current density via EM tools |
| **Current Aware Routing** | é›»æµåˆ¶ç´„ã‚’åæ˜ ã—ãŸè‡ªå‹•é…ç·šè¨­è¨ˆ<br>Auto-routing that accounts for current limits |
| **é™¤å¤–é ˜åŸŸè¨­å®š<br>Exclusion Regions** | é«˜é€Ÿã‚¯ãƒ­ãƒƒã‚¯ã‚„ã‚¢ãƒŠãƒ­ã‚°éƒ¨ã‚’IR/EMè§£æã‹ã‚‰é™¤å¤–è¨­å®š<br>Exclude critical analog/clock regions from EM/IR analysis |

---

## ğŸ“ è¨­è¨ˆãƒ«ãƒ¼ãƒ«ã®ä¸€ä¾‹ï¼ˆ0.18Î¼mä¸–ä»£ï¼‰  
## ğŸ“ Example Design Rules (0.18Î¼m Node)

- **IRãƒ‰ãƒ­ãƒƒãƒ—è¨±å®¹å€¤ / IR Drop Allowance**ï¼šæœ€å¤§ Â±100 mV  
  *Typical IR drop threshold: Â±100 mV for timing integrity*
- **EMé›»æµå¯†åº¦é™ç•Œ / EM Current Density Limit**ï¼š1â€“2 MA/cmÂ²ï¼ˆæ¸©åº¦ä¾å­˜ï¼‰  
  *Typical limit: 1â€“2 MA/cmÂ², varies with temperature*
- **Viaå½“ãŸã‚Šé›»æµè¨±å®¹ / Via Current Tolerance**ï¼š1 Via â‰’ æœ€å¤§ 2â€“5 mA  
  *Each via typically tolerates 2â€“5 mA*

---

## ğŸ¯ æ•™æçš„æ„ç¾© | Educational Perspective

- ğŸ§  ã€ŒIRãƒ‰ãƒ­ãƒƒãƒ—ã€ã‚’**é›»åœ§é™ä¸‹Ã—ã‚¿ã‚¤ãƒŸãƒ³ã‚°å¤‰å‹•**ã¨ã—ã¦ç‰©ç†çš„ã«ç†è§£  
  Understand IR drop through **voltage drop Ã— timing impact**
- ğŸ›¡ EMå¯¾ç­–ã‚’**è£½å“ä¿¡é ¼æ€§ã¨å¯¿å‘½è¨­è¨ˆ**ã®æ ¸ã¨ã—ã¦æ‰ãˆã‚‹  
  See EM prevention as core to **reliability and lifetime design**
- ğŸ›  é…ç·šè¨­è¨ˆãŒç‰©ç†ç¾è±¡ã¨å¯†æ¥ã«é–¢ä¿‚ã—ã¦ã„ã‚‹ã“ã¨ã‚’å®Ÿæ„Ÿ  
  Realize how **layout design directly links to physical failure mechanisms**

---

## ğŸ”— æ¬¡ã®ã‚»ã‚¯ã‚·ãƒ§ãƒ³ | Next Section

â¡ [`latchup_prevention.md`](./latchup_prevention.md)ï¼šå¯„ç”Ÿæ§‹é€ ã¨ãƒ©ãƒƒãƒã‚¢ãƒƒãƒ—å¯¾ç­–ã¸  
â¡ *Parasitic Structures and Latch-up Prevention*

---

ğŸ§± å¿œç”¨ç·¨ ç¬¬4ç« ï¼šãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè¨­è¨ˆã¨æœ€é©åŒ– /  
ğŸ§± *Applied Chapter 4: Layout Design and Optimization*  
[ğŸ“˜ ã‚»ã‚¯ã‚·ãƒ§ãƒ³ä¸€è¦§ / Section Index](../d_chapter4_layout_optimization/README.md)

---

Â© 2025 Shinichi Samizo / MIT License
