/*
 * SRF02.asm
 *
 *  Created: 2015-10-17 21:18:08
 *   Author: Mikael
 */ 



 //---------System Clock init----------------
  #define F_CPU 20000000 //

 //ldi r16, 0xFF
 //out OSCCAL, r16

/* ldi r16,(1<<CLKPS3)|(0<<CLKPS2)|(0<<CLKPS1)|(0<<CLKPS0)
 out CLKPR, r16 //prescaler 256*/
 //---------System Clock init----------------
 


  ldi r16, (1<<DDD3)
  out DDRD, r16
  
 
 rcall LCD

	

	
	//---------------I2C definitions and init----------------------
	//-------------------------------------------------------------
	.def Count = r22
	.def ADRESS = r20
	.def DATA = r21
	.equ SLA_W = 0xE0; //0xE0 slave adress, 0x70 and W=0
	.equ SLA_R = 0xE1; //0xE1 slave adress, 0x70 and W=1
	.equ START = 0x08;
	.equ R_START = 0x10;
	.equ MT_SLA_ACK = 0x18;
	.equ MR_SLA_ACK = 0x40;
	.equ MT_DATA_ACK = 0x28;
	.equ MR_DATA_ACK = 0x50;
	.equ MR_DATA_NOACK = 0x58;


	
	//------------SCL speed-----------
	ldi r16, 0xFF
	sts TWBR, r16
	ldi r16, (1<<TWPS1)|(1<<TWPS0) //Prescaler 64
	sts TWSR, r16
	 //--------------------------------

	 //Must be written to enable 2-wire serial interface
	 ldi r16, (0<<PRTWI)
	 sts PRR, r16
	 //---------------------------

	 ldi r16, (0<<DDC4) //PC4 SDA [27] input
	 out DDRC, r16		//PC4 SDA [27] input
	 //---------------I2C definitions and init-----------------------
	 //--------------------------------------------------------------
	
	rcall OWResetWS2811
	ldi r16, 1
	rcall	WaitMiliseconds
	ldi r16, 0x00
	rcall WS2811
	ldi r16, 0x00
	rcall WS2811
	ldi r16, 0x00
	rcall WS2811
	rcall OWResetWS2811
	ldi r16, 1
	rcall	WaitMiliseconds


	

 Main:

		ldi r16, 200
		rcall	WaitMiliseconds
 //--------------------I2C SRF02---------------
 
 ldi ADRESS, 0x00 //Command register
 ldi DATA, 0x51 //0x51 Real Ranging Mode - Result in centimeters (0x60 Autotune force)
 rcall SRF02Write

		ldi r16, 70
		rcall	WaitMiliseconds

 ldi ADRESS, 0x03 //Range Low byte 16cm to 255 cm, 256 cm require the range high byte
 rcall SRF02Read
 //mov r16, DATA //result in DATA
 //--------------------------------------------
		ldi r16, 200
		rcall	WaitMiliseconds

rcall LCDwrite
 /*
 rcall OWResetWS2811
	ldi r16, 1
	rcall	WaitMiliseconds
	ldi r16, 0x00
	rcall WS2811
	ldi r16, 0x00
	rcall WS2811
	ldi r16, 0x00
	rcall WS2811
	rcall OWResetWS2811
	ldi r16, 1
	rcall	WaitMiliseconds

		ldi r16, 200
		rcall	WaitMiliseconds
		ldi r16, 200
		rcall	WaitMiliseconds
		ldi r16, 200
		rcall	WaitMiliseconds
		ldi r16, 200
		rcall	WaitMiliseconds
		ldi r16, 200
		rcall	WaitMiliseconds



	push r23
	push r24
	push r25
	push	Count
	ldi     r23, 0b00000001
	ldi     r24, 0b10000000
	ldi     r25, 0b10000000
	ldi		Count,0
LoopWS2811:	
	lsl		r23
	lsr     r24
	lsr     r25
	

	rcall OWResetWS2811
	ldi r16, 1
	rcall	WaitMiliseconds

	mov r16, r23
	//ldi r16, 0b11111000
	rcall WS2811

	mov r16, r24
	//ldi r16, 0b00000000
	rcall WS2811
	
	mov r16, r25
	//ldi r16, 0b11111000
	rcall WS2811
	
	rcall OWResetWS2811
	ldi r16, 1
	rcall	WaitMiliseconds


		ldi r16, 200
		rcall	WaitMiliseconds
		ldi r16, 200
		rcall	WaitMiliseconds
		ldi r16, 200
		rcall	WaitMiliseconds
		ldi r16, 200
		rcall	WaitMiliseconds
		ldi r16, 200
		rcall	WaitMiliseconds
	inc		Count
	cpi		Count,7
brne	LoopWS2811
	pop		Count	
	pop r23
	pop r24
	pop r25



	rcall OWResetWS2811
	ldi r16, 1
	rcall	WaitMiliseconds
	ldi r16, 0x00
	rcall WS2811
	ldi r16, 0x00
	rcall WS2811
	ldi r16, 0x00
	rcall WS2811
	rcall OWResetWS2811
	ldi r16, 1
	rcall	WaitMiliseconds

		ldi r16, 200
		rcall	WaitMiliseconds
		ldi r16, 200
		rcall	WaitMiliseconds
		ldi r16, 200
		rcall	WaitMiliseconds
		ldi r16, 200
		rcall	WaitMiliseconds
		ldi r16, 200
		rcall	WaitMiliseconds
		*/
	rjmp Main


 #include "wait.asm" ; AVR Assembler v.2
 ;------------------------------------------------------------------------------
; 1-wire definitions
;------------------------------------------------------------------------------
.equ	OW_PORT	= PORTD
.equ	OW_PIN	= PIND
.equ	OW_DDR	= DDRD
.equ	OW_DQ	= PD1

.def	OWCount = r17
;------------------------------------------------------------------------------
; 1-wire definitions
;------------------------------------------------------------------------------



.cseg

LCDwrite:
	ldi r18, 0b00000000 //format RS:E:D7:D6:D5:D4:N/A:N/A Clear Display
	rcall DAC
		ldi r16, 200
		rcall	WaitMiliseconds
	ldi r18, 0b01000000 //format RS:E:D7:D6:D5:D4:N/A:N/A
	rcall DAC
		ldi r16, 200
		rcall	WaitMiliseconds
	ldi r18, 0b00000000 //format RS:E:D7:D6:D5:D4:N/A:N/A
	rcall DAC
		ldi r16, 200
		rcall	WaitMiliseconds
	ldi r18, 0b00000100 //format RS:E:D7:D6:D5:D4:N/A:N/A 
	rcall DAC
		ldi r16, 200
		rcall	WaitMiliseconds
	ldi r18, 0b01000100 //format RS:E:D7:D6:D5:D4:N/A:N/A
	rcall DAC
		ldi r16, 200
		rcall	WaitMiliseconds
	ldi r18, 0b00000100 //format RS:E:D7:D6:D5:D4:N/A:N/A
	rcall DAC
		ldi r16, 200
		rcall	WaitMiliseconds



	ldi r18, 0b10001100 //format RS:E:D7:D6:D5:D4:N/A:N/A
	rcall DAC
		ldi r16, 200
		rcall	WaitMiliseconds
	ldi r18, 0b11001100 //format RS:E:D7:D6:D5:D4:N/A:N/A
	rcall DAC
		ldi r16, 200
		rcall	WaitMiliseconds
	ldi r18, 0b10001100 //format RS:E:D7:D6:D5:D4:N/A:N/A
	rcall DAC
		ldi r16, 200
		rcall	WaitMiliseconds

		lsr DATA
		lsr DATA
		
	ldi r16, 0b10000000
	or r16, DATA
	mov r18, r16 //format RS:E:D7:D6:D5:D4:N/A:N/A 
	rcall DAC
		ldi r16, 200
		rcall	WaitMiliseconds
	ldi r16, 0b11000000
	or r16, DATA
	mov r18, r16 //format RS:E:D7:D6:D5:D4:N/A:N/A
	rcall DAC
		ldi r16, 200
		rcall	WaitMiliseconds
	ldi r16, 0b10000000
	or r16, DATA
	mov r18, r16 //format RS:E:D7:D6:D5:D4:N/A:N/A
	rcall DAC
		ldi r16, 200
		rcall	WaitMiliseconds
ret

signal1:
	rcall OWResetWS2811
	ldi r16, 1
	rcall	WaitMiliseconds
	ldi r16, 0x00
	rcall WS2811
	ldi r16, 0x0A
	rcall WS2811
	ldi r16, 0x00
	rcall WS2811
	rcall OWResetWS2811
	ldi r16, 1
	rcall	WaitMiliseconds
ret

signal2:
	rcall OWResetWS2811
	ldi r16, 1
	rcall	WaitMiliseconds
	ldi r16, 0x00
	rcall WS2811
	ldi r16, 0x00
	rcall WS2811
	ldi r16, 0x0A
	rcall WS2811
	rcall OWResetWS2811
	ldi r16, 1
	rcall	WaitMiliseconds
ret

signal3:
	rcall OWResetWS2811
	ldi r16, 1
	rcall	WaitMiliseconds
	ldi r16, 0x0A
	rcall WS2811
	ldi r16, 0x00
	rcall WS2811
	ldi r16, 0x00
	rcall WS2811
	rcall OWResetWS2811
	ldi r16, 1
	rcall	WaitMiliseconds
ret

ERROR1:
rcall signal1
ret

SRF02Write://(byte adress, byte data){
  
 
    //TWCR = (1<<TWINT)|(1<<TWSTA)|
    //(1<<TWEN);
	ldi r16, (1<<TWINT)|(1<<TWSTA)|(1<<TWEN)
	sts TWCR, r16
    
    //while (!(TWCR & (1<<TWINT)))
    ;
    wait1:
	lds r16,TWCR
	sbrs r16,TWINT
	rjmp wait1

    //if ((TWSR & 0xF8) != START)
    //ERROR();
    lds r16,TWSR
	andi r16, 0xF8
	cpi r16, START
	brne ERROR1

	
    //TWDR = SLA_W;
    //TWCR = (1<<TWINT) |
    //(1<<TWEN);
	ldi r16, SLA_W
	sts TWDR, r16
	ldi r16, (1<<TWINT)|(1<<TWEN)
	sts TWCR, r16
    
	
    //while (!(TWCR & (1<<TWINT)))
    //;
	wait2:
	lds r16,TWCR
	sbrs r16,TWINT
	rjmp wait2

    
    //if ((TWSR & 0xF8) !=
    //MT_SLA_ACK)
    //ERROR();
	lds r16,TWSR
	andi r16, 0xF8
	cpi r16, MT_SLA_ACK
	brne ERROR1

    
	

    //---------------------
    //TWDR = adress; //
    //TWCR = (1<<TWINT) |
    //(1<<TWEN);
    mov r16, ADRESS //ex. ADRESS
	sts TWDR, r16
	ldi r16, (1<<TWINT)|(1<<TWEN)
	sts TWCR, r16

	
    //while (!(TWCR & (1<<TWINT)))
    //;
	wait3:
	lds r16,TWCR
	sbrs r16,TWINT
	rjmp wait3
    
	
    //if ((TWSR & 0xF8) !=
    //MT_DATA_ACK)
    //ERROR();
	lds r16,TWSR
	andi r16, 0xF8
	cpi r16, MT_DATA_ACK
	brne ERROR1
	//---------------------

   
    //---------------------
    //TWDR = data; //
    //TWCR = (1<<TWINT) |
    //(1<<TWEN);
    mov r16, DATA //ex. DATA
	sts TWDR, r16
	ldi r16, (1<<TWINT)|(1<<TWEN)
	sts TWCR, r16

	
    //while (!(TWCR & (1<<TWINT)))
    //;
	wait4:
	lds r16,TWCR
	sbrs r16,TWINT
	rjmp wait4
    
	
    //if ((TWSR & 0xF8) !=
    //MT_DATA_ACK)
    //ERROR();
	lds r16,TWSR
	andi r16, 0xF8
	cpi r16, MT_DATA_ACK
	brne ERROR1
	//---------------------
    
    
    //TWCR = (1<<TWINT)|(1<<TWEN)|
    //(1<<TWSTO);
	ldi r16,(1<<TWINT)|(1<<TWEN)|(1<<TWSTO)
	sts TWCR, r16

ret


ERROR2: 
rcall signal2
ret

SRF02Read://(byte adress){


      //byte data;  
       
      //TWCR = (1<<TWINT)|(1<<TWSTA)|
      //(1<<TWEN); //Start Condition
	  ldi r16, (1<<TWINT)|(1<<TWSTA)|(1<<TWEN)
	  sts TWCR, r16
      
      //while (!(TWCR & (1<<TWINT)))
      //;
	  wait5:
	  lds r16,TWCR
	  sbrs r16,TWINT
	  rjmp wait5

      
      //if ((TWSR & 0xF8) != START)
      //ERROR();
	  lds r16,TWSR
	  andi r16, 0xF8
	  cpi r16, START
	  brne ERROR2
      

	  
      //TWDR = SLA_W;
      //TWCR = (1<<TWINT) |
      //(1<<TWEN);
	  ldi r16, SLA_W
	  sts TWDR, r16
	  ldi r16, (1<<TWINT)|(1<<TWEN)
	  sts TWCR, r16
      
	  
      //while (!(TWCR & (1<<TWINT)))
      //;
      wait6:
	  lds r16,TWCR
	  sbrs r16,TWINT
	  rjmp wait6

	 
      //if ((TWSR & 0xF8) !=
      //MT_SLA_ACK)
      //ERROR();
	  lds r16,TWSR
	  andi r16, 0xF8
	  cpi r16, MT_SLA_ACK
	  brne ERROR2
      
	  //---------------------
    //TWDR = adress; //
    //TWCR = (1<<TWINT) |
    //(1<<TWEN);
    mov r16, ADRESS //ex. ADRESS
	sts TWDR, r16
	ldi r16, (1<<TWINT)|(1<<TWEN)
	sts TWCR, r16

	
    //while (!(TWCR & (1<<TWINT)))
    //;
	wait7:
	lds r16,TWCR
	sbrs r16,TWINT
	rjmp wait7
    
	
    //if ((TWSR & 0xF8) !=
    //MT_DATA_ACK)
    //ERROR();
	lds r16,TWSR
	andi r16, 0xF8
	cpi r16, MT_DATA_ACK
	brne ERROR3
	//---------------------

     
	 
      //TWCR = (1<<TWINT)|(1<<TWSTA)|
      //(1<<TWEN); //Repeated Start Condition
      ldi r16, (1<<TWINT)|(1<<TWSTA)|(1<<TWEN)
	  sts TWCR, r16
	  
	  
      //while (!(TWCR & (1<<TWINT)))
      //;
      wait8:
	  lds r16,TWCR
	  sbrs r16,TWINT
	  rjmp wait8

	  
      //if ((TWSR & 0xF8) != R_START)
      //ERROR();
	  lds r16,TWSR
	  andi r16, 0xF8
	  cpi r16, R_START
	  brne ERROR3
      
      
      //TWDR = SLA_R;
      //TWCR = (1<<TWINT) |
      //(1<<TWEN);
      ldi r16, SLA_R
	  sts TWDR, r16
	  ldi r16, (1<<TWINT)|(1<<TWEN)
	  sts TWCR, r16

	  
      //while (!(TWCR & (1<<TWINT)))
      //;
	  wait9:
	  lds r16,TWCR
	  sbrs r16,TWINT
	  rjmp wait9
      
	 
      //if ((TWSR & 0xF8) !=
      //MR_SLA_ACK)
      //ERROR();
	  lds r16,TWSR
	  andi r16, 0xF8
	  cpi r16, MR_SLA_ACK
	  brne ERROR3
      
      
      //TWCR = (1<<TWINT) |
      //(0<<TWEA)|(1<<TWEN); //Data byte will be received and 
                            //NOT ACK TWEA=0 will be returned
      ldi r16, (1<<TWINT)|(0<<TWEA)|(1<<TWEN)
	  sts TWCR, r16
	  
	  
      //while (!(TWCR & (1<<TWINT)))
      //;
	  wait10:
	  lds r16,TWCR
	  sbrs r16,TWINT
	  rjmp wait10
      
	  
      //if ((TWSR & 0xF8) !=
      //MR_DATA_NOACK)
      //ERROR();
	  lds r16,TWSR
	  andi r16, 0xF8
	  cpi r16, MR_DATA_NOACK
	  brne ERROR3
      
     
      //data = TWDR; //read data byte
      lds r16,TWDR
	  mov DATA,r16

      
      //TWCR = (1<<TWINT)|(1<<TWEN)|
      //(1<<TWSTO); // Send a Stop Condition
      ldi r16, (1<<TWINT)|(1<<TWEN)|(1<<TWSTO)
	  sts TWCR, r16

	  
      //return data;

ret

ERROR3:
rcall signal3 
ret

LCD:
	ldi r16, 200
	rcall	WaitMiliseconds

   //-----------------START OF LCD init-----------------
ldi r18, 0b00001100 //format RS:E:D7:D6:D5:D4:N/A:N/A Control Sequence 8-bit interface
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b01001100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b00001100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
	ldi r18, 0b00001100 //format RS:E:D7:D6:D5:D4:N/A:N/A 
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b01001100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b00001100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds



ldi r18, 0b00001100 //format RS:E:D7:D6:D5:D4:N/A:N/A Control Sequence 8-bit interface
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b01001100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b00001100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b00001000 //format RS:E:D7:D6:D5:D4:N/A:N/A 
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b01001000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b00001000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds

ldi r18, 0b00001000 //format RS:E:D7:D6:D5:D4:N/A:N/A 4-bit Mode
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b01001000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b00001000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b00100000 //format RS:E:D7:D6:D5:D4:N/A:N/A Function set: N:1 2 line, F:0 5x8
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b01100000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b00100000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds

ldi r18, 0b00000000 //format RS:E:D7:D6:D5:D4:N/A:N/A Display ON/OFF control
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b01000000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b00000000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b00111100 //format RS:E:D7:D6:D5:D4:N/A:N/A D display on, C cursor on, B blinking on
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b01111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b00111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds

ldi r18, 0b00000000 //format RS:E:D7:D6:D5:D4:N/A:N/A Entry Mode
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b01000000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b00000000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b00011000 //format RS:E:D7:D6:D5:D4:N/A:N/A I/D increament, S no display shift
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b01011000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b00011000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds

ldi r18, 0b00000000 //format RS:E:D7:D6:D5:D4:N/A:N/A Clear Display
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b01000000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b00000000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b00000100 //format RS:E:D7:D6:D5:D4:N/A:N/A 
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b01000100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b00000100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
//-----------------END OF LCD init-----------------

	ldi r16, 200
	rcall	WaitMiliseconds

ldi r18, 0b00100000 //format RS:E:D7:D6:D5:D4:N/A:N/A Set DDRAM ADR 00000000
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b01100000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b00100000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b00000000 //format RS:E:D7:D6:D5:D4:N/A:N/A 
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b01000000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b00000000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds

ldi r18, 0b00010000 //format RS:E:D7:D6:D5:D4:N/A:N/A Set CGRAM ADR 00000000
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b01010000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b00010000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b00000000 //format RS:E:D7:D6:D5:D4:N/A:N/A 
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b01000000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b00000000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds

ldi r18, 0b10111100 //format RS:E:D7:D6:D5:D4:N/A:N/A Write Data to CGRAM ADR 00000000
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b11111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b10111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b10101100 //format RS:E:D7:D6:D5:D4:N/A:N/A 
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b11101100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b10101100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds

ldi r18, 0b10111100 //format RS:E:D7:D6:D5:D4:N/A:N/A Write Data to CGRAM ADR 00000001
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b11111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b10111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b10111100 //format RS:E:D7:D6:D5:D4:N/A:N/A 
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b11111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b10111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds

ldi r18, 0b10111100 //format RS:E:D7:D6:D5:D4:N/A:N/A Write Data to CGRAM ADR 00000010
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b11111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b10111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b10111100 //format RS:E:D7:D6:D5:D4:N/A:N/A 
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b11111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b10111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds

ldi r18, 0b10111100 //format RS:E:D7:D6:D5:D4:N/A:N/A Write Data to CGRAM ADR 00000011
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b11111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b10111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b10111100 //format RS:E:D7:D6:D5:D4:N/A:N/A 
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b11111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b10111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds

ldi r18, 0b10111100 //format RS:E:D7:D6:D5:D4:N/A:N/A Write Data to CGRAM ADR 00000100
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b11111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b10111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b10111100 //format RS:E:D7:D6:D5:D4:N/A:N/A 
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b11111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b10111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds

ldi r18, 0b10111100 //format RS:E:D7:D6:D5:D4:N/A:N/A Write Data to CGRAM ADR 00000101
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b11111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b10111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b10111100 //format RS:E:D7:D6:D5:D4:N/A:N/A 
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b11111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b10111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds

ldi r18, 0b10111100 //format RS:E:D7:D6:D5:D4:N/A:N/A Write Data to CGRAM ADR 00000110
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b11111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b10111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b10111100 //format RS:E:D7:D6:D5:D4:N/A:N/A 
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b11111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b10111100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds


ldi r18, 0b00000000 //format RS:E:D7:D6:D5:D4:N/A:N/A Clear Display
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b01000000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b00000000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b00000100 //format RS:E:D7:D6:D5:D4:N/A:N/A 
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b01000100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b00000100 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds

ldi r18, 0b10000000 //format RS:E:D7:D6:D5:D4:N/A:N/A Write your figure
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b11000000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b10000000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b10000000 //format RS:E:D7:D6:D5:D4:N/A:N/A 
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b11000000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ldi r18, 0b10000000 //format RS:E:D7:D6:D5:D4:N/A:N/A
rcall DAC
	ldi r16, 200
	rcall	WaitMiliseconds
ret

WS2811:

//rcall OWResetWS2811
;------------------------------------------------------------------------------
; Input : r16 - byte to write
;------------------------------------------------------------------------------
OWWriteByteWS2811:
	push	OWCount
	ldi		OWCount,0
OWWriteLoopWS2811:	
	rol		r16
	rcall	OWWriteBitWS2811
		
	inc		OWCount
	cpi		OWCount,8
	brne	OWWriteLoopWS2811
	pop		OWCount		
	ret

;------------------------------------------------------------------------------
; Input : C - bit to write
;------------------------------------------------------------------------------
OWWriteBitWS2811:
	brcc	OWWriteZeroWS2811
	rjmp	OWWriteOneWS2811
OWWriteZeroWS2811:
		
		sbi		PORTD, PD3
		nop
		nop
		nop
		cbi		PORTD, PD3
		nop
		nop
		
		
		
	rjmp	OWWriteBitWS2811END
OWWriteOneWS2811:
		
		sbi		PORTD, PD3
		nop
		nop
		nop
		nop
		nop
		nop
		nop
		nop
		nop
		nop
		nop
		nop
		nop
		cbi		PORTD, PD3
		nop
		
		
		
		
OWWriteBitWS2811END:
	ret

OWResetWS2811:
	cbi		PORTD, PD3  //
	
	ldi		XH, HIGH(DVUS(50))
	ldi		XL, LOW(DVUS(50))
	rcall	Wait4xCycles
	
	

	ret


ret
;------------------------------------------------------------------------------
; Output : r16 - byte from slave
;------------------------------------------------------------------------------
DAC:

 //---------------------1-wire init Vcc powered device Overdrive Mode---------------
	rcall OWReset
	ldi r16, 0x3C     //Overdrive skip ROM
	rcall OWWriteByte
	ldi r16, 0xCC     //Write Conditional Search Register command
	rcall OWWriteByteOD
	ldi r16, 0x8D     //TA1 beginning adress
	rcall OWWriteByteOD
	ldi r16, 0x00     //TA2 adress 008Dh
	rcall OWWriteByteOD
	ldi r16, 0x81     //data byte adress 008Dh
	rcall OWWriteByteOD
	//---------------------1-wire init Vcc powered device Overdrive Mode---------------

	rcall OWResetOD
	ldi r16, 0x3C     //Overdrive skip ROM
	rcall OWWriteByteOD
	ldi r16, 0xF0     //Read PIO Registers command
	rcall OWWriteByteOD
	ldi r16, 0x8D     //TA1 beginning adress
	rcall OWWriteByteOD
	ldi r16, 0x00     //TA2 adress 008Dh
	rcall OWWriteByteOD
	rcall OWReadByteOD //Read Control/Status Register and verify

	rcall OWResetOD
	ldi r16, 0x3C     //Overdrive skip ROM
	rcall OWWriteByteOD
	ldi r16, 0x5A     //Channel-access Write command
	rcall OWWriteByteOD
	mov r16, r18     //Write byte to PIO
	rcall OWWriteByteOD
	mov r16, r18     //
	com r16           //
	//ldi r16, 0xFF     //Write inverted byte to PIO
	rcall OWWriteByteOD
	rcall OWReadByteOD //Read for verification (AAh = success)
	rcall OWReadByteOD //Read PIO pin status
	rcall OWResetOD
	
ret



;-------------------Overdrive Mode Start---------------------------------------
;------------------------------------------------------------------------------

;------------------------------------------------------------------------------
; Output : T - presence bit
;------------------------------------------------------------------------------
OWResetOD:
	cbi		OW_PORT,OW_DQ
	sbi		OW_DDR,OW_DQ

	ldi		XH, HIGH(DVUS(55))
	ldi		XL, LOW(DVUS(55))
	rcall	Wait4xCycles
	
	cbi		OW_DDR,OW_DQ

	ldi		XH, HIGH(DVUS(8))
	ldi		XL, LOW(DVUS(8))
	rcall	Wait4xCycles

	set
	sbis	OW_PIN,OW_DQ
	clt

	ldi		XH, HIGH(DVUS(48))
	ldi		XL, LOW(DVUS(48))
	rcall	Wait4xCycles

	ret
;------------------------------------------------------------------------------
; Input : C - bit to write
;------------------------------------------------------------------------------
OWWriteBitOD:
	brcc	OWWriteZeroOD
	ldi		XH, HIGH(DVUS(1))//Måste Kalibreras
	ldi		XL, LOW(DVUS(1))//Måste Kalibreras
	rjmp	OWWriteOneOD
OWWriteZeroOD:	
	ldi		XH, HIGH(DVUS(10)) 
	ldi		XL, LOW(DVUS(10)) 
OWWriteOneOD:
	sbi		OW_DDR, OW_DQ
	rcall	Wait4xCycles
	cbi		OW_DDR, OW_DQ
	
	ldi		XH, HIGH(DVUS(10))
	ldi		XL, LOW(DVUS(10))
	rcall	Wait4xCycles
	ret
;------------------------------------------------------------------------------
; Input : r16 - byte to write
;------------------------------------------------------------------------------
OWWriteByteOD:
	push	OWCount
	ldi		OWCount,0
OWWriteLoopOD:	
	ror		r16
	rcall	OWWriteBitOD	
	inc		OWCount
	cpi		OWCount,8
	brne	OWWriteLoopOD
	pop		OWCount		
	ret
;------------------------------------------------------------------------------
; Output : C - bit from slave
;------------------------------------------------------------------------------
OWReadBitOD:
	ldi		XH, HIGH(DVUS(1)) //Måste kalibreras
	ldi		XL, LOW(DVUS(1)) //Måste kalibreras
	sbi		OW_DDR, OW_DQ
	rcall	Wait4xCycles
	cbi		OW_DDR, OW_DQ
	ldi		XH, HIGH(DVUS(1)) //1.5 kohm optimal pull-up. Kalibrera så att sampling inte sker försent, 1us-2us tRD - READ VALID, pga oexakta tider, oscilloskop!
	ldi		XL, LOW(DVUS(1)) //1.5 kohm optimal pull-up. Kalibrera så att sampling inte sker försent,  1us-2us tRD - READ VALID, pga oexakta tider, oscilloskop!
	rcall	Wait4xCycles
	clt
	sbic	OW_PIN,OW_DQ
	set
	ldi		XH, HIGH(DVUS(10))
	ldi		XL, LOW(DVUS(10))
	rcall	Wait4xCycles
	sec
	brts	OWReadBitEndOD
	clc
OWReadBitEndOD:
	ret
;------------------------------------------------------------------------------
; Output : r16 - byte from slave
;------------------------------------------------------------------------------
OWReadByteOD:
	push	OWCount
	ldi		OWCount,0
OWReadLoopOD:
	rcall	OWReadBitOD
	ror		r16
	inc		OWCount
	cpi		OWCount,8
	brne	OWReadLoopOD
	pop		OWCount
	ret
;------------------------------------------------------------------------------
;
;------------------------------------------------------------------------------



;-------------------Overdrive Mode End-----------------------------------------
;------------------------------------------------------------------------------


;-------------------Standard Mode Start-----------------------------------------
;------------------------------------------------------------------------------

;------------------------------------------------------------------------------
; Output : T - presence bit
;------------------------------------------------------------------------------
OWReset:
	cbi		OW_PORT,OW_DQ
	sbi		OW_DDR,OW_DQ

	ldi		XH, HIGH(DVUS(470))
	ldi		XL, LOW(DVUS(470))
	rcall	Wait4xCycles
	
	cbi		OW_DDR,OW_DQ

	ldi		XH, HIGH(DVUS(70))
	ldi		XL, LOW(DVUS(70))
	rcall	Wait4xCycles

	set
	sbis	OW_PIN,OW_DQ
	clt

	ldi		XH, HIGH(DVUS(240))
	ldi		XL, LOW(DVUS(240))
	rcall	Wait4xCycles

	ret
;------------------------------------------------------------------------------
; Input : C - bit to write
;------------------------------------------------------------------------------
OWWriteBit:
	brcc	OWWriteZero
	ldi		XH, HIGH(DVUS(1))
	ldi		XL, LOW(DVUS(1))
	rjmp	OWWriteOne
OWWriteZero:	
	ldi		XH, HIGH(DVUS(70)) //Changed from 120
	ldi		XL, LOW(DVUS(70)) //Changed from 120
OWWriteOne:
	sbi		OW_DDR, OW_DQ
	rcall	Wait4xCycles
	cbi		OW_DDR, OW_DQ
	
	ldi		XH, HIGH(DVUS(60))
	ldi		XL, LOW(DVUS(60))
	rcall	Wait4xCycles
	ret
;------------------------------------------------------------------------------
; Input : r16 - byte to write
;------------------------------------------------------------------------------
OWWriteByte:
	push	OWCount
	ldi		OWCount,0
OWWriteLoop:	
	ror		r16
	rcall	OWWriteBit	
	inc		OWCount
	cpi		OWCount,8
	brne	OWWriteLoop
	pop		OWCount		
	ret
;------------------------------------------------------------------------------
; Output : C - bit from slave
;------------------------------------------------------------------------------
OWReadBit:
	ldi		XH, HIGH(DVUS(1))
	ldi		XL, LOW(DVUS(1))
	sbi		OW_DDR, OW_DQ
	rcall	Wait4xCycles
	cbi		OW_DDR, OW_DQ
	ldi		XH, HIGH(DVUS(8)) //Kolla så att sampling inte sker försent, max 15us tRD - READ VALID, pga oexakta tider, oscilloskop!
	ldi		XL, LOW(DVUS(8)) //Kolla så att sampling inte sker försent, max 15us tRD - READ VALID, pga oexakta tider, oscilloskop!
	rcall	Wait4xCycles
	clt
	sbic	OW_PIN,OW_DQ
	set
	ldi		XH, HIGH(DVUS(50))
	ldi		XL, LOW(DVUS(50))
	rcall	Wait4xCycles
	sec
	brts	OWReadBitEnd
	clc
OWReadBitEnd:
	ret
;------------------------------------------------------------------------------
; Output : r16 - byte from slave
;------------------------------------------------------------------------------
OWReadByte:
	push	OWCount
	ldi		OWCount,0
OWReadLoop:
	rcall	OWReadBit
	ror		r16
	inc		OWCount
	cpi		OWCount,8
	brne	OWReadLoop
	pop		OWCount
	ret
;------------------------------------------------------------------------------
;
;------------------------------------------------------------------------------

;-------------------Standard Mode End------------------------------------------
;------------------------------------------------------------------------------


