# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: C:\Users\Frava\Desktop\projetoFinal_Thiago_2021032968\pinPlanner_Thiago.csv
# Generated on: Mon Nov 28 17:41:47 2022

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
Dados[3],Input,PIN_C12,7,B7_N0,PIN_C12,3.3-V LVTTL,,,,,
Dados[2],Input,PIN_D12,7,B7_N0,PIN_D12,3.3-V LVTTL,,,,,
Dados[1],Input,PIN_C11,7,B7_N0,PIN_C11,3.3-V LVTTL,,,,,
Dados[0],Input,PIN_C10,7,B7_N0,PIN_C10,3.3-V LVTTL,,,,,
Disp_RegA[6],Output,PIN_C17,7,B7_N0,PIN_C17,3.3-V LVTTL,,,,,
Disp_RegA[5],Output,PIN_D17,7,B7_N0,PIN_D17,3.3-V LVTTL,,,,,
Disp_RegA[4],Output,PIN_E16,7,B7_N0,PIN_E16,3.3-V LVTTL,,,,,
Disp_RegA[3],Output,PIN_C16,7,B7_N0,PIN_C16,3.3-V LVTTL,,,,,
Disp_RegA[2],Output,PIN_C15,7,B7_N0,PIN_C15,3.3-V LVTTL,,,,,
Disp_RegA[1],Output,PIN_E15,7,B7_N0,PIN_E15,3.3-V LVTTL,,,,,
Disp_RegA[0],Output,PIN_C14,7,B7_N0,PIN_C14,3.3-V LVTTL,,,,,
Disp_RegB[6],Output,PIN_B17,7,B7_N0,PIN_B17,3.3-V LVTTL,,,,,
Disp_RegB[5],Output,PIN_A18,7,B7_N0,PIN_A18,3.3-V LVTTL,,,,,
Disp_RegB[4],Output,PIN_A17,7,B7_N0,PIN_A17,3.3-V LVTTL,,,,,
Disp_RegB[3],Output,PIN_B16,7,B7_N0,PIN_B16,3.3-V LVTTL,,,,,
Disp_RegB[2],Output,PIN_E18,6,B6_N0,PIN_E18,3.3-V LVTTL,,,,,
Disp_RegB[1],Output,PIN_D18,6,B6_N0,PIN_D18,3.3-V LVTTL,,,,,
Disp_RegB[0],Output,PIN_C18,7,B7_N0,PIN_C18,3.3-V LVTTL,,,,,
Disp_Saida[6],Output,PIN_B22,6,B6_N0,PIN_B22,3.3-V LVTTL,,,,,
Disp_Saida[5],Output,PIN_C22,6,B6_N0,PIN_C22,3.3-V LVTTL,,,,,
Disp_Saida[4],Output,PIN_B21,6,B6_N0,PIN_B21,3.3-V LVTTL,,,,,
Disp_Saida[3],Output,PIN_A21,6,B6_N0,PIN_A21,3.3-V LVTTL,,,,,
Disp_Saida[2],Output,PIN_B19,7,B7_N0,PIN_B19,3.3-V LVTTL,,,,,
Disp_Saida[1],Output,PIN_A20,7,B7_N0,PIN_A20,3.3-V LVTTL,,,,,
Disp_Saida[0],Output,PIN_B20,6,B6_N0,PIN_B20,3.3-V LVTTL,,,,,
Instrucao,Input,PIN_A12,7,B7_N0,PIN_A12,3.3-V LVTTL,,,,,
clk,Input,PIN_A7,7,B7_N0,PIN_A7,3.3 V Schmitt Trigger,,,,,
fim,Output,PIN_B11,7,B7_N0,PIN_B11,3.3-V LVTTL,,,,,
rst,Input,PIN_B8,7,B7_N0,PIN_B8,3.3 V Schmitt Trigger,,,,,
saida_regC[4],Output,PIN_E10,8,B8_N0,PIN_E10,2.5 V,,,,,
saida_regC[3],Output,PIN_C7,8,B8_N0,PIN_C7,2.5 V,,,,,
saida_regC[2],Output,PIN_L22,5,B5_N0,PIN_L22,2.5 V,,,,,
saida_regC[1],Output,PIN_E11,8,B8_N0,PIN_E11,2.5 V,,,,,
saida_regC[0],Output,PIN_C8,8,B8_N0,PIN_C8,2.5 V,,,,,
state[3],Output,PIN_B10,7,B7_N0,PIN_B10,3.3-V LVTTL,,,,,
state[2],Output,PIN_A10,7,B7_N0,PIN_A10,3.3-V LVTTL,,,,,
state[1],Output,PIN_A9,7,B7_N0,PIN_A9,3.3-V LVTTL,,,,,
state[0],Output,PIN_A8,7,B7_N0,PIN_A8,3.3-V LVTTL,,,,,
