
icListen_SD9_USB_R_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016f10  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bf4  080170a0  080170a0  000270a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017c94  08017c94  00030378  2**0
                  CONTENTS
  4 .ARM          00000008  08017c94  08017c94  00027c94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017c9c  08017c9c  00030378  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017c9c  08017c9c  00027c9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08017ca0  08017ca0  00027ca0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000378  20000000  08017ca4  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030378  2**0
                  CONTENTS
 10 .bss          0000e588  20000378  20000378  00030378  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  2000e900  2000e900  00030378  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030378  2**0
                  CONTENTS, READONLY
 13 .debug_info   00032c03  00000000  00000000  000303a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000074be  00000000  00000000  00062fab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000024d8  00000000  00000000  0006a470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002200  00000000  00000000  0006c948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b016  00000000  00000000  0006eb48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00033cf4  00000000  00000000  00099b5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dadbe  00000000  00000000  000cd852  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001a8610  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000a904  00000000  00000000  001a8660  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000378 	.word	0x20000378
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08017088 	.word	0x08017088

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000037c 	.word	0x2000037c
 80001cc:	08017088 	.word	0x08017088

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b974 	b.w	80005a0 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468e      	mov	lr, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14d      	bne.n	800037a <__udivmoddi4+0xaa>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4694      	mov	ip, r2
 80002e2:	d969      	bls.n	80003b8 <__udivmoddi4+0xe8>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b152      	cbz	r2, 8000300 <__udivmoddi4+0x30>
 80002ea:	fa01 f302 	lsl.w	r3, r1, r2
 80002ee:	f1c2 0120 	rsb	r1, r2, #32
 80002f2:	fa20 f101 	lsr.w	r1, r0, r1
 80002f6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002fa:	ea41 0e03 	orr.w	lr, r1, r3
 80002fe:	4094      	lsls	r4, r2
 8000300:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000304:	0c21      	lsrs	r1, r4, #16
 8000306:	fbbe f6f8 	udiv	r6, lr, r8
 800030a:	fa1f f78c 	uxth.w	r7, ip
 800030e:	fb08 e316 	mls	r3, r8, r6, lr
 8000312:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000316:	fb06 f107 	mul.w	r1, r6, r7
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f106 30ff 	add.w	r0, r6, #4294967295
 8000326:	f080 811f 	bcs.w	8000568 <__udivmoddi4+0x298>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 811c 	bls.w	8000568 <__udivmoddi4+0x298>
 8000330:	3e02      	subs	r6, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a5b      	subs	r3, r3, r1
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb3 f0f8 	udiv	r0, r3, r8
 800033c:	fb08 3310 	mls	r3, r8, r0, r3
 8000340:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000344:	fb00 f707 	mul.w	r7, r0, r7
 8000348:	42a7      	cmp	r7, r4
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x92>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 33ff 	add.w	r3, r0, #4294967295
 8000354:	f080 810a 	bcs.w	800056c <__udivmoddi4+0x29c>
 8000358:	42a7      	cmp	r7, r4
 800035a:	f240 8107 	bls.w	800056c <__udivmoddi4+0x29c>
 800035e:	4464      	add	r4, ip
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000366:	1be4      	subs	r4, r4, r7
 8000368:	2600      	movs	r6, #0
 800036a:	b11d      	cbz	r5, 8000374 <__udivmoddi4+0xa4>
 800036c:	40d4      	lsrs	r4, r2
 800036e:	2300      	movs	r3, #0
 8000370:	e9c5 4300 	strd	r4, r3, [r5]
 8000374:	4631      	mov	r1, r6
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d909      	bls.n	8000392 <__udivmoddi4+0xc2>
 800037e:	2d00      	cmp	r5, #0
 8000380:	f000 80ef 	beq.w	8000562 <__udivmoddi4+0x292>
 8000384:	2600      	movs	r6, #0
 8000386:	e9c5 0100 	strd	r0, r1, [r5]
 800038a:	4630      	mov	r0, r6
 800038c:	4631      	mov	r1, r6
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	fab3 f683 	clz	r6, r3
 8000396:	2e00      	cmp	r6, #0
 8000398:	d14a      	bne.n	8000430 <__udivmoddi4+0x160>
 800039a:	428b      	cmp	r3, r1
 800039c:	d302      	bcc.n	80003a4 <__udivmoddi4+0xd4>
 800039e:	4282      	cmp	r2, r0
 80003a0:	f200 80f9 	bhi.w	8000596 <__udivmoddi4+0x2c6>
 80003a4:	1a84      	subs	r4, r0, r2
 80003a6:	eb61 0303 	sbc.w	r3, r1, r3
 80003aa:	2001      	movs	r0, #1
 80003ac:	469e      	mov	lr, r3
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	d0e0      	beq.n	8000374 <__udivmoddi4+0xa4>
 80003b2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003b6:	e7dd      	b.n	8000374 <__udivmoddi4+0xa4>
 80003b8:	b902      	cbnz	r2, 80003bc <__udivmoddi4+0xec>
 80003ba:	deff      	udf	#255	; 0xff
 80003bc:	fab2 f282 	clz	r2, r2
 80003c0:	2a00      	cmp	r2, #0
 80003c2:	f040 8092 	bne.w	80004ea <__udivmoddi4+0x21a>
 80003c6:	eba1 010c 	sub.w	r1, r1, ip
 80003ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ce:	fa1f fe8c 	uxth.w	lr, ip
 80003d2:	2601      	movs	r6, #1
 80003d4:	0c20      	lsrs	r0, r4, #16
 80003d6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003da:	fb07 1113 	mls	r1, r7, r3, r1
 80003de:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e2:	fb0e f003 	mul.w	r0, lr, r3
 80003e6:	4288      	cmp	r0, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x12c>
 80003ea:	eb1c 0101 	adds.w	r1, ip, r1
 80003ee:	f103 38ff 	add.w	r8, r3, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x12a>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f200 80cb 	bhi.w	8000590 <__udivmoddi4+0x2c0>
 80003fa:	4643      	mov	r3, r8
 80003fc:	1a09      	subs	r1, r1, r0
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	fbb1 f0f7 	udiv	r0, r1, r7
 8000404:	fb07 1110 	mls	r1, r7, r0, r1
 8000408:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800040c:	fb0e fe00 	mul.w	lr, lr, r0
 8000410:	45a6      	cmp	lr, r4
 8000412:	d908      	bls.n	8000426 <__udivmoddi4+0x156>
 8000414:	eb1c 0404 	adds.w	r4, ip, r4
 8000418:	f100 31ff 	add.w	r1, r0, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x154>
 800041e:	45a6      	cmp	lr, r4
 8000420:	f200 80bb 	bhi.w	800059a <__udivmoddi4+0x2ca>
 8000424:	4608      	mov	r0, r1
 8000426:	eba4 040e 	sub.w	r4, r4, lr
 800042a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800042e:	e79c      	b.n	800036a <__udivmoddi4+0x9a>
 8000430:	f1c6 0720 	rsb	r7, r6, #32
 8000434:	40b3      	lsls	r3, r6
 8000436:	fa22 fc07 	lsr.w	ip, r2, r7
 800043a:	ea4c 0c03 	orr.w	ip, ip, r3
 800043e:	fa20 f407 	lsr.w	r4, r0, r7
 8000442:	fa01 f306 	lsl.w	r3, r1, r6
 8000446:	431c      	orrs	r4, r3
 8000448:	40f9      	lsrs	r1, r7
 800044a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800044e:	fa00 f306 	lsl.w	r3, r0, r6
 8000452:	fbb1 f8f9 	udiv	r8, r1, r9
 8000456:	0c20      	lsrs	r0, r4, #16
 8000458:	fa1f fe8c 	uxth.w	lr, ip
 800045c:	fb09 1118 	mls	r1, r9, r8, r1
 8000460:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000464:	fb08 f00e 	mul.w	r0, r8, lr
 8000468:	4288      	cmp	r0, r1
 800046a:	fa02 f206 	lsl.w	r2, r2, r6
 800046e:	d90b      	bls.n	8000488 <__udivmoddi4+0x1b8>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f108 3aff 	add.w	sl, r8, #4294967295
 8000478:	f080 8088 	bcs.w	800058c <__udivmoddi4+0x2bc>
 800047c:	4288      	cmp	r0, r1
 800047e:	f240 8085 	bls.w	800058c <__udivmoddi4+0x2bc>
 8000482:	f1a8 0802 	sub.w	r8, r8, #2
 8000486:	4461      	add	r1, ip
 8000488:	1a09      	subs	r1, r1, r0
 800048a:	b2a4      	uxth	r4, r4
 800048c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000490:	fb09 1110 	mls	r1, r9, r0, r1
 8000494:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000498:	fb00 fe0e 	mul.w	lr, r0, lr
 800049c:	458e      	cmp	lr, r1
 800049e:	d908      	bls.n	80004b2 <__udivmoddi4+0x1e2>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004a8:	d26c      	bcs.n	8000584 <__udivmoddi4+0x2b4>
 80004aa:	458e      	cmp	lr, r1
 80004ac:	d96a      	bls.n	8000584 <__udivmoddi4+0x2b4>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4461      	add	r1, ip
 80004b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004b6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ba:	eba1 010e 	sub.w	r1, r1, lr
 80004be:	42a1      	cmp	r1, r4
 80004c0:	46c8      	mov	r8, r9
 80004c2:	46a6      	mov	lr, r4
 80004c4:	d356      	bcc.n	8000574 <__udivmoddi4+0x2a4>
 80004c6:	d053      	beq.n	8000570 <__udivmoddi4+0x2a0>
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x212>
 80004ca:	ebb3 0208 	subs.w	r2, r3, r8
 80004ce:	eb61 010e 	sbc.w	r1, r1, lr
 80004d2:	fa01 f707 	lsl.w	r7, r1, r7
 80004d6:	fa22 f306 	lsr.w	r3, r2, r6
 80004da:	40f1      	lsrs	r1, r6
 80004dc:	431f      	orrs	r7, r3
 80004de:	e9c5 7100 	strd	r7, r1, [r5]
 80004e2:	2600      	movs	r6, #0
 80004e4:	4631      	mov	r1, r6
 80004e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	40d8      	lsrs	r0, r3
 80004f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f4:	fa21 f303 	lsr.w	r3, r1, r3
 80004f8:	4091      	lsls	r1, r2
 80004fa:	4301      	orrs	r1, r0
 80004fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000500:	fa1f fe8c 	uxth.w	lr, ip
 8000504:	fbb3 f0f7 	udiv	r0, r3, r7
 8000508:	fb07 3610 	mls	r6, r7, r0, r3
 800050c:	0c0b      	lsrs	r3, r1, #16
 800050e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000512:	fb00 f60e 	mul.w	r6, r0, lr
 8000516:	429e      	cmp	r6, r3
 8000518:	fa04 f402 	lsl.w	r4, r4, r2
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x260>
 800051e:	eb1c 0303 	adds.w	r3, ip, r3
 8000522:	f100 38ff 	add.w	r8, r0, #4294967295
 8000526:	d22f      	bcs.n	8000588 <__udivmoddi4+0x2b8>
 8000528:	429e      	cmp	r6, r3
 800052a:	d92d      	bls.n	8000588 <__udivmoddi4+0x2b8>
 800052c:	3802      	subs	r0, #2
 800052e:	4463      	add	r3, ip
 8000530:	1b9b      	subs	r3, r3, r6
 8000532:	b289      	uxth	r1, r1
 8000534:	fbb3 f6f7 	udiv	r6, r3, r7
 8000538:	fb07 3316 	mls	r3, r7, r6, r3
 800053c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000540:	fb06 f30e 	mul.w	r3, r6, lr
 8000544:	428b      	cmp	r3, r1
 8000546:	d908      	bls.n	800055a <__udivmoddi4+0x28a>
 8000548:	eb1c 0101 	adds.w	r1, ip, r1
 800054c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000550:	d216      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000552:	428b      	cmp	r3, r1
 8000554:	d914      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000556:	3e02      	subs	r6, #2
 8000558:	4461      	add	r1, ip
 800055a:	1ac9      	subs	r1, r1, r3
 800055c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000560:	e738      	b.n	80003d4 <__udivmoddi4+0x104>
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e705      	b.n	8000374 <__udivmoddi4+0xa4>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e3      	b.n	8000334 <__udivmoddi4+0x64>
 800056c:	4618      	mov	r0, r3
 800056e:	e6f8      	b.n	8000362 <__udivmoddi4+0x92>
 8000570:	454b      	cmp	r3, r9
 8000572:	d2a9      	bcs.n	80004c8 <__udivmoddi4+0x1f8>
 8000574:	ebb9 0802 	subs.w	r8, r9, r2
 8000578:	eb64 0e0c 	sbc.w	lr, r4, ip
 800057c:	3801      	subs	r0, #1
 800057e:	e7a3      	b.n	80004c8 <__udivmoddi4+0x1f8>
 8000580:	4646      	mov	r6, r8
 8000582:	e7ea      	b.n	800055a <__udivmoddi4+0x28a>
 8000584:	4620      	mov	r0, r4
 8000586:	e794      	b.n	80004b2 <__udivmoddi4+0x1e2>
 8000588:	4640      	mov	r0, r8
 800058a:	e7d1      	b.n	8000530 <__udivmoddi4+0x260>
 800058c:	46d0      	mov	r8, sl
 800058e:	e77b      	b.n	8000488 <__udivmoddi4+0x1b8>
 8000590:	3b02      	subs	r3, #2
 8000592:	4461      	add	r1, ip
 8000594:	e732      	b.n	80003fc <__udivmoddi4+0x12c>
 8000596:	4630      	mov	r0, r6
 8000598:	e709      	b.n	80003ae <__udivmoddi4+0xde>
 800059a:	4464      	add	r4, ip
 800059c:	3802      	subs	r0, #2
 800059e:	e742      	b.n	8000426 <__udivmoddi4+0x156>

080005a0 <__aeabi_idiv0>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop

080005a4 <UI_init>:
char temp_array[400];
const char* UI_commands_strings[]={"help here\r"};


void UI_init(UI_typedef* UI_obj)
{
 80005a4:	b5b0      	push	{r4, r5, r7, lr}
 80005a6:	b096      	sub	sp, #88	; 0x58
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
	UI_messages_init(UI_obj);
 80005ac:	6878      	ldr	r0, [r7, #4]
 80005ae:	f000 f967 	bl	8000880 <UI_messages_init>


	osMessageQDef(UI_events_q, 20, uint8_t);
 80005b2:	4b20      	ldr	r3, [pc, #128]	; (8000634 <UI_init+0x90>)
 80005b4:	f107 0448 	add.w	r4, r7, #72	; 0x48
 80005b8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80005ba:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	UI_obj->events_q= osMessageCreate(osMessageQ(UI_events_q), NULL);
 80005be:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80005c2:	2100      	movs	r1, #0
 80005c4:	4618      	mov	r0, r3
 80005c6:	f011 fb04 	bl	8011bd2 <osMessageCreate>
 80005ca:	4602      	mov	r2, r0
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	609a      	str	r2, [r3, #8]

	osMessageQDef(UI_media_rx_q, 20, uint16_t);
 80005d0:	4b19      	ldr	r3, [pc, #100]	; (8000638 <UI_init+0x94>)
 80005d2:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80005d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80005d8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	UI_obj->media_rx_messages_q= osMessageCreate(osMessageQ(UI_media_rx_q), NULL);
 80005dc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80005e0:	2100      	movs	r1, #0
 80005e2:	4618      	mov	r0, r3
 80005e4:	f011 faf5 	bl	8011bd2 <osMessageCreate>
 80005e8:	4602      	mov	r2, r0
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	601a      	str	r2, [r3, #0]

	osMessageQDef(UI_media_tx_q, 200, uint8_t);
 80005ee:	4b13      	ldr	r3, [pc, #76]	; (800063c <UI_init+0x98>)
 80005f0:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80005f4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80005f6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	UI_obj->media_tx_q = osMessageCreate(osMessageQ(UI_media_tx_q), NULL);
 80005fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80005fe:	2100      	movs	r1, #0
 8000600:	4618      	mov	r0, r3
 8000602:	f011 fae6 	bl	8011bd2 <osMessageCreate>
 8000606:	4602      	mov	r2, r0
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	605a      	str	r2, [r3, #4]

	osThreadDef(UI_task, UI_loop, osPriorityNormal, 0, 256);
 800060c:	4b0c      	ldr	r3, [pc, #48]	; (8000640 <UI_init+0x9c>)
 800060e:	f107 040c 	add.w	r4, r7, #12
 8000612:	461d      	mov	r5, r3
 8000614:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000616:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000618:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800061c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	osThreadCreate(osThread(UI_task), UI_obj);
 8000620:	f107 030c 	add.w	r3, r7, #12
 8000624:	6879      	ldr	r1, [r7, #4]
 8000626:	4618      	mov	r0, r3
 8000628:	f011 fa73 	bl	8011b12 <osThreadCreate>
}
 800062c:	bf00      	nop
 800062e:	3758      	adds	r7, #88	; 0x58
 8000630:	46bd      	mov	sp, r7
 8000632:	bdb0      	pop	{r4, r5, r7, pc}
 8000634:	080170b4 	.word	0x080170b4
 8000638:	080170c4 	.word	0x080170c4
 800063c:	080170d4 	.word	0x080170d4
 8000640:	080170e4 	.word	0x080170e4

08000644 <UI_loop>:


void UI_loop(UI_typedef* UI_obj)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b084      	sub	sp, #16
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
	 uint16_t msg_indx;
	 for(;;)
	 {
		if(xQueueReceive(UI_obj->media_rx_messages_q,&msg_indx,osWaitForever))
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	f107 010a 	add.w	r1, r7, #10
 8000654:	f04f 32ff 	mov.w	r2, #4294967295
 8000658:	4618      	mov	r0, r3
 800065a:	f011 ff1f 	bl	801249c <xQueueReceive>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d0f3      	beq.n	800064c <UI_loop+0x8>
		{   uint8_t* msg=UI_obj->rx_buffer+msg_indx;
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	330e      	adds	r3, #14
 8000668:	897a      	ldrh	r2, [r7, #10]
 800066a:	4413      	add	r3, r2
 800066c:	60fb      	str	r3, [r7, #12]
			UI_parse_message(UI_obj,msg);
 800066e:	68f9      	ldr	r1, [r7, #12]
 8000670:	6878      	ldr	r0, [r7, #4]
 8000672:	f000 f8c7 	bl	8000804 <UI_parse_message>
		if(xQueueReceive(UI_obj->media_rx_messages_q,&msg_indx,osWaitForever))
 8000676:	e7e9      	b.n	800064c <UI_loop+0x8>

08000678 <UI_media_process_byte>:

}


void UI_media_process_byte(UI_typedef* UI_obj,uint8_t rx_byte)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b082      	sub	sp, #8
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
 8000680:	460b      	mov	r3, r1
 8000682:	70fb      	strb	r3, [r7, #3]
	if(UI_obj->media_status==UI_MEDIA_READY && rx_byte!=0x00)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	7b5b      	ldrb	r3, [r3, #13]
 8000688:	2b0a      	cmp	r3, #10
 800068a:	d160      	bne.n	800074e <UI_media_process_byte+0xd6>
 800068c:	78fb      	ldrb	r3, [r7, #3]
 800068e:	2b00      	cmp	r3, #0
 8000690:	d05d      	beq.n	800074e <UI_media_process_byte+0xd6>
	{
		UI_obj->rx_buffer[UI_obj->rx_buffer_indx]=rx_byte;
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 8000698:	b29b      	uxth	r3, r3
 800069a:	461a      	mov	r2, r3
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	4413      	add	r3, r2
 80006a0:	78fa      	ldrb	r2, [r7, #3]
 80006a2:	739a      	strb	r2, [r3, #14]
		if(rx_byte=='\r')
 80006a4:	78fb      	ldrb	r3, [r7, #3]
 80006a6:	2b0d      	cmp	r3, #13
 80006a8:	d132      	bne.n	8000710 <UI_media_process_byte+0x98>
		{
			UI_obj->rx_buffer[UI_obj->rx_buffer_indx]=0x00;
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 80006b0:	b29b      	uxth	r3, r3
 80006b2:	461a      	mov	r2, r3
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	4413      	add	r3, r2
 80006b8:	2200      	movs	r2, #0
 80006ba:	739a      	strb	r2, [r3, #14]
			osMessagePut(UI_obj->media_rx_messages_q,UI_obj->rx_buffer_new_string_indx,0);
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	6818      	ldr	r0, [r3, #0]
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	f8b3 3410 	ldrh.w	r3, [r3, #1040]	; 0x410
 80006c6:	b29b      	uxth	r3, r3
 80006c8:	2200      	movs	r2, #0
 80006ca:	4619      	mov	r1, r3
 80006cc:	f011 faaa 	bl	8011c24 <osMessagePut>
			if(UI_obj->rx_buffer_indx>UI_RX_BUFFER_THR) UI_obj->rx_buffer_indx=0;
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 80006d6:	b29b      	uxth	r3, r3
 80006d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80006dc:	d907      	bls.n	80006ee <UI_media_process_byte+0x76>
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	2200      	movs	r2, #0
 80006e2:	f883 240e 	strb.w	r2, [r3, #1038]	; 0x40e
 80006e6:	2200      	movs	r2, #0
 80006e8:	f883 240f 	strb.w	r2, [r3, #1039]	; 0x40f
 80006ec:	e008      	b.n	8000700 <UI_media_process_byte+0x88>
			else  UI_obj->rx_buffer_indx++;
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 80006f4:	b29b      	uxth	r3, r3
 80006f6:	3301      	adds	r3, #1
 80006f8:	b29a      	uxth	r2, r3
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
			UI_obj->rx_buffer_new_string_indx=UI_obj->rx_buffer_indx;
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 8000706:	b29a      	uxth	r2, r3
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	f8a3 2410 	strh.w	r2, [r3, #1040]	; 0x410
 800070e:	e008      	b.n	8000722 <UI_media_process_byte+0xaa>
		}
		else UI_obj->rx_buffer_indx++;
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 8000716:	b29b      	uxth	r3, r3
 8000718:	3301      	adds	r3, #1
 800071a:	b29a      	uxth	r2, r3
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
		if(UI_obj->rx_buffer_indx==UI_RX_BUFFER_SIZE)
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 8000728:	b29b      	uxth	r3, r3
 800072a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800072e:	d11d      	bne.n	800076c <UI_media_process_byte+0xf4>
		{
			UI_obj->rx_buffer_indx=0;
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	2200      	movs	r2, #0
 8000734:	f883 240e 	strb.w	r2, [r3, #1038]	; 0x40e
 8000738:	2200      	movs	r2, #0
 800073a:	f883 240f 	strb.w	r2, [r3, #1039]	; 0x40f
			UI_obj->rx_buffer_new_string_indx=UI_obj->rx_buffer_indx;
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 8000744:	b29a      	uxth	r2, r3
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	f8a3 2410 	strh.w	r2, [r3, #1040]	; 0x410
		if(UI_obj->rx_buffer_indx==UI_RX_BUFFER_SIZE)
 800074c:	e00e      	b.n	800076c <UI_media_process_byte+0xf4>
		}
	}
	else
	{
		UI_obj->rx_buffer_indx=0;
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	2200      	movs	r2, #0
 8000752:	f883 240e 	strb.w	r2, [r3, #1038]	; 0x40e
 8000756:	2200      	movs	r2, #0
 8000758:	f883 240f 	strb.w	r2, [r3, #1039]	; 0x40f
		UI_obj->rx_buffer_new_string_indx=UI_obj->rx_buffer_indx;
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 8000762:	b29a      	uxth	r2, r3
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	f8a3 2410 	strh.w	r2, [r3, #1040]	; 0x410
	}
}
 800076a:	bf00      	nop
 800076c:	bf00      	nop
 800076e:	3708      	adds	r7, #8
 8000770:	46bd      	mov	sp, r7
 8000772:	bd80      	pop	{r7, pc}

08000774 <UI_media_get_byte>:

uint8_t UI_media_get_byte(UI_typedef* UI_obj,uint8_t* tx_byte)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b086      	sub	sp, #24
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
 800077c:	6039      	str	r1, [r7, #0]
	osEvent res=osMessageGet(UI_obj->media_tx_q,0);
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	6859      	ldr	r1, [r3, #4]
 8000782:	f107 030c 	add.w	r3, r7, #12
 8000786:	2200      	movs	r2, #0
 8000788:	4618      	mov	r0, r3
 800078a:	f011 fa8b 	bl	8011ca4 <osMessageGet>
	if(res.status==osEventMessage)
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	2b10      	cmp	r3, #16
 8000792:	d105      	bne.n	80007a0 <UI_media_get_byte+0x2c>
    {
		*tx_byte=res.value.v;
 8000794:	693b      	ldr	r3, [r7, #16]
 8000796:	b2da      	uxtb	r2, r3
 8000798:	683b      	ldr	r3, [r7, #0]
 800079a:	701a      	strb	r2, [r3, #0]
		return UI_F_OK;
 800079c:	2300      	movs	r3, #0
 800079e:	e000      	b.n	80007a2 <UI_media_get_byte+0x2e>
    }
  return UI_F_ERR;
 80007a0:	2301      	movs	r3, #1
}
 80007a2:	4618      	mov	r0, r3
 80007a4:	3718      	adds	r7, #24
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}

080007aa <UI_send_msg>:


void UI_send_msg(UI_typedef* UI_obj,uint8_t cmd_id,void* arg)
{
 80007aa:	b580      	push	{r7, lr}
 80007ac:	b086      	sub	sp, #24
 80007ae:	af00      	add	r7, sp, #0
 80007b0:	60f8      	str	r0, [r7, #12]
 80007b2:	460b      	mov	r3, r1
 80007b4:	607a      	str	r2, [r7, #4]
 80007b6:	72fb      	strb	r3, [r7, #11]
 memory_region_pointer*  ptr=arg;
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	613b      	str	r3, [r7, #16]

 switch(cmd_id)
 80007bc:	7afb      	ldrb	r3, [r7, #11]
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d01a      	beq.n	80007f8 <UI_send_msg+0x4e>
 80007c2:	2b01      	cmp	r3, #1
 80007c4:	d000      	beq.n	80007c8 <UI_send_msg+0x1e>
		   osMessagePut(UI_obj->media_tx_q,*((uint8_t*)(ptr->start_addr)+i),osWaitForever);
	   }
     break;
 }

}
 80007c6:	e018      	b.n	80007fa <UI_send_msg+0x50>
       for(int i=0;i<ptr->size;i++)
 80007c8:	2300      	movs	r3, #0
 80007ca:	617b      	str	r3, [r7, #20]
 80007cc:	e00e      	b.n	80007ec <UI_send_msg+0x42>
		   osMessagePut(UI_obj->media_tx_q,*((uint8_t*)(ptr->start_addr)+i),osWaitForever);
 80007ce:	68fb      	ldr	r3, [r7, #12]
 80007d0:	6858      	ldr	r0, [r3, #4]
 80007d2:	693b      	ldr	r3, [r7, #16]
 80007d4:	681a      	ldr	r2, [r3, #0]
 80007d6:	697b      	ldr	r3, [r7, #20]
 80007d8:	4413      	add	r3, r2
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	f04f 32ff 	mov.w	r2, #4294967295
 80007e0:	4619      	mov	r1, r3
 80007e2:	f011 fa1f 	bl	8011c24 <osMessagePut>
       for(int i=0;i<ptr->size;i++)
 80007e6:	697b      	ldr	r3, [r7, #20]
 80007e8:	3301      	adds	r3, #1
 80007ea:	617b      	str	r3, [r7, #20]
 80007ec:	693b      	ldr	r3, [r7, #16]
 80007ee:	685a      	ldr	r2, [r3, #4]
 80007f0:	697b      	ldr	r3, [r7, #20]
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d8eb      	bhi.n	80007ce <UI_send_msg+0x24>
     break;
 80007f6:	e000      	b.n	80007fa <UI_send_msg+0x50>
	 break;
 80007f8:	bf00      	nop
}
 80007fa:	bf00      	nop
 80007fc:	3718      	adds	r7, #24
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
	...

08000804 <UI_parse_message>:
	return UI_F_ERR;
}


int UI_parse_message(UI_typedef* UI_obj,uint8_t* msg)
{
 8000804:	b590      	push	{r4, r7, lr}
 8000806:	b085      	sub	sp, #20
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
 800080c:	6039      	str	r1, [r7, #0]
 char* pch;
 pch=strtok(msg," ");
 800080e:	4919      	ldr	r1, [pc, #100]	; (8000874 <UI_parse_message+0x70>)
 8000810:	6838      	ldr	r0, [r7, #0]
 8000812:	f014 fcdb 	bl	80151cc <strtok>
 8000816:	60b8      	str	r0, [r7, #8]
 for(int i=0;i<UI_MSG_NUM_OF_FUNCTIONS;i++)
 8000818:	2300      	movs	r3, #0
 800081a:	60fb      	str	r3, [r7, #12]
 800081c:	e022      	b.n	8000864 <UI_parse_message+0x60>
 {
	  if(strcmp(pch,UI_messages_strings[i])==0)
 800081e:	4a16      	ldr	r2, [pc, #88]	; (8000878 <UI_parse_message+0x74>)
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000826:	4619      	mov	r1, r3
 8000828:	68b8      	ldr	r0, [r7, #8]
 800082a:	f7ff fcd1 	bl	80001d0 <strcmp>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d114      	bne.n	800085e <UI_parse_message+0x5a>
		{
			if(UI_functions[i](UI_obj,pch+strlen(pch)+1)==UI_F_OK) return UI_F_OK;
 8000834:	4a11      	ldr	r2, [pc, #68]	; (800087c <UI_parse_message+0x78>)
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800083c:	68b8      	ldr	r0, [r7, #8]
 800083e:	f7ff fcd1 	bl	80001e4 <strlen>
 8000842:	4603      	mov	r3, r0
 8000844:	3301      	adds	r3, #1
 8000846:	68ba      	ldr	r2, [r7, #8]
 8000848:	4413      	add	r3, r2
 800084a:	4619      	mov	r1, r3
 800084c:	6878      	ldr	r0, [r7, #4]
 800084e:	47a0      	blx	r4
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d101      	bne.n	800085a <UI_parse_message+0x56>
 8000856:	2300      	movs	r3, #0
 8000858:	e008      	b.n	800086c <UI_parse_message+0x68>
      else return UI_F_ERR;
 800085a:	2301      	movs	r3, #1
 800085c:	e006      	b.n	800086c <UI_parse_message+0x68>
 for(int i=0;i<UI_MSG_NUM_OF_FUNCTIONS;i++)
 800085e:	68fb      	ldr	r3, [r7, #12]
 8000860:	3301      	adds	r3, #1
 8000862:	60fb      	str	r3, [r7, #12]
 8000864:	68fb      	ldr	r3, [r7, #12]
 8000866:	2b03      	cmp	r3, #3
 8000868:	ddd9      	ble.n	800081e <UI_parse_message+0x1a>
		}

 }
 return UI_F_ERR;
 800086a:	2301      	movs	r3, #1
}
 800086c:	4618      	mov	r0, r3
 800086e:	3714      	adds	r7, #20
 8000870:	46bd      	mov	sp, r7
 8000872:	bd90      	pop	{r4, r7, pc}
 8000874:	08017100 	.word	0x08017100
 8000878:	200003a4 	.word	0x200003a4
 800087c:	20000394 	.word	0x20000394

08000880 <UI_messages_init>:

void UI_messages_init(UI_typedef* UI_obj)
{
 8000880:	b480      	push	{r7}
 8000882:	b083      	sub	sp, #12
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
	UI_functions[UI_MSG_SET] = UI_MSG_SET_f;
 8000888:	4b0e      	ldr	r3, [pc, #56]	; (80008c4 <UI_messages_init+0x44>)
 800088a:	4a0f      	ldr	r2, [pc, #60]	; (80008c8 <UI_messages_init+0x48>)
 800088c:	601a      	str	r2, [r3, #0]
	UI_functions[UI_MSG_SHOW] = UI_MSG_SHOW_f;
 800088e:	4b0d      	ldr	r3, [pc, #52]	; (80008c4 <UI_messages_init+0x44>)
 8000890:	4a0e      	ldr	r2, [pc, #56]	; (80008cc <UI_messages_init+0x4c>)
 8000892:	605a      	str	r2, [r3, #4]
	UI_functions[UI_MSG_RESET] = UI_MSG_RESET_f;
 8000894:	4b0b      	ldr	r3, [pc, #44]	; (80008c4 <UI_messages_init+0x44>)
 8000896:	4a0e      	ldr	r2, [pc, #56]	; (80008d0 <UI_messages_init+0x50>)
 8000898:	609a      	str	r2, [r3, #8]
	UI_functions[UI_MSG_HELP] = UI_MSG_HELP_f;
 800089a:	4b0a      	ldr	r3, [pc, #40]	; (80008c4 <UI_messages_init+0x44>)
 800089c:	4a0d      	ldr	r2, [pc, #52]	; (80008d4 <UI_messages_init+0x54>)
 800089e:	60da      	str	r2, [r3, #12]

	UI_messages_strings[UI_MSG_SET] = "set";
 80008a0:	4b0d      	ldr	r3, [pc, #52]	; (80008d8 <UI_messages_init+0x58>)
 80008a2:	4a0e      	ldr	r2, [pc, #56]	; (80008dc <UI_messages_init+0x5c>)
 80008a4:	601a      	str	r2, [r3, #0]
	UI_messages_strings[UI_MSG_SHOW] = "show";
 80008a6:	4b0c      	ldr	r3, [pc, #48]	; (80008d8 <UI_messages_init+0x58>)
 80008a8:	4a0d      	ldr	r2, [pc, #52]	; (80008e0 <UI_messages_init+0x60>)
 80008aa:	605a      	str	r2, [r3, #4]
	UI_messages_strings[UI_MSG_RESET] = "reset";
 80008ac:	4b0a      	ldr	r3, [pc, #40]	; (80008d8 <UI_messages_init+0x58>)
 80008ae:	4a0d      	ldr	r2, [pc, #52]	; (80008e4 <UI_messages_init+0x64>)
 80008b0:	609a      	str	r2, [r3, #8]
	UI_messages_strings[UI_MSG_HELP] = "help";
 80008b2:	4b09      	ldr	r3, [pc, #36]	; (80008d8 <UI_messages_init+0x58>)
 80008b4:	4a0c      	ldr	r2, [pc, #48]	; (80008e8 <UI_messages_init+0x68>)
 80008b6:	60da      	str	r2, [r3, #12]
}
 80008b8:	bf00      	nop
 80008ba:	370c      	adds	r7, #12
 80008bc:	46bd      	mov	sp, r7
 80008be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c2:	4770      	bx	lr
 80008c4:	20000394 	.word	0x20000394
 80008c8:	08000c59 	.word	0x08000c59
 80008cc:	080009f9 	.word	0x080009f9
 80008d0:	0800091d 	.word	0x0800091d
 80008d4:	080008ed 	.word	0x080008ed
 80008d8:	200003a4 	.word	0x200003a4
 80008dc:	08017104 	.word	0x08017104
 80008e0:	08017108 	.word	0x08017108
 80008e4:	08017110 	.word	0x08017110
 80008e8:	08017118 	.word	0x08017118

080008ec <UI_MSG_HELP_f>:

int UI_MSG_HELP_f(UI_typedef* UI_obj,uint8_t* msg)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b086      	sub	sp, #24
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
 80008f4:	6039      	str	r1, [r7, #0]
	char * pch;
	memory_region_pointer ptr;

	pch = strtok (NULL," ");//subcomand
 80008f6:	4908      	ldr	r1, [pc, #32]	; (8000918 <UI_MSG_HELP_f+0x2c>)
 80008f8:	2000      	movs	r0, #0
 80008fa:	f014 fc67 	bl	80151cc <strtok>
 80008fe:	6178      	str	r0, [r7, #20]
	osMessagePut(UI_obj->events_q,UI_EVNT_HELP,1);
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	689b      	ldr	r3, [r3, #8]
 8000904:	2201      	movs	r2, #1
 8000906:	2103      	movs	r1, #3
 8000908:	4618      	mov	r0, r3
 800090a:	f011 f98b 	bl	8011c24 <osMessagePut>
	return UI_F_OK;
 800090e:	2300      	movs	r3, #0
}
 8000910:	4618      	mov	r0, r3
 8000912:	3718      	adds	r7, #24
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	08017100 	.word	0x08017100

0800091c <UI_MSG_RESET_f>:

int UI_MSG_RESET_f(UI_typedef* UI_obj,uint8_t* msg)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b086      	sub	sp, #24
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
 8000924:	6039      	str	r1, [r7, #0]
	char * pch;
	memory_region_pointer ptr;

	pch = strtok (NULL," ");//subcomand
 8000926:	492f      	ldr	r1, [pc, #188]	; (80009e4 <UI_MSG_RESET_f+0xc8>)
 8000928:	2000      	movs	r0, #0
 800092a:	f014 fc4f 	bl	80151cc <strtok>
 800092e:	6178      	str	r0, [r7, #20]
	if(strcmp(pch,"settings")==0){
 8000930:	492d      	ldr	r1, [pc, #180]	; (80009e8 <UI_MSG_RESET_f+0xcc>)
 8000932:	6978      	ldr	r0, [r7, #20]
 8000934:	f7ff fc4c 	bl	80001d0 <strcmp>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d131      	bne.n	80009a2 <UI_MSG_RESET_f+0x86>
		icListen.settings->wav_sample_rate=ICLISTEN_DEFAULT_WAV_SAMPLE_RATE;
 800093e:	4b2b      	ldr	r3, [pc, #172]	; (80009ec <UI_MSG_RESET_f+0xd0>)
 8000940:	6a1b      	ldr	r3, [r3, #32]
 8000942:	2200      	movs	r2, #0
 8000944:	701a      	strb	r2, [r3, #0]
 8000946:	2200      	movs	r2, #0
 8000948:	f042 027d 	orr.w	r2, r2, #125	; 0x7d
 800094c:	705a      	strb	r2, [r3, #1]
 800094e:	2200      	movs	r2, #0
 8000950:	709a      	strb	r2, [r3, #2]
 8000952:	2200      	movs	r2, #0
 8000954:	70da      	strb	r2, [r3, #3]
		icListen.settings->wav_sample_bit_depth=ICLISTEN_DEFAULT_WAV_SAMPLE_BIT_DEPTH;
 8000956:	4b25      	ldr	r3, [pc, #148]	; (80009ec <UI_MSG_RESET_f+0xd0>)
 8000958:	6a1b      	ldr	r3, [r3, #32]
 800095a:	2200      	movs	r2, #0
 800095c:	f042 0218 	orr.w	r2, r2, #24
 8000960:	711a      	strb	r2, [r3, #4]
 8000962:	2200      	movs	r2, #0
 8000964:	715a      	strb	r2, [r3, #5]
 8000966:	2200      	movs	r2, #0
 8000968:	719a      	strb	r2, [r3, #6]
 800096a:	2200      	movs	r2, #0
 800096c:	71da      	strb	r2, [r3, #7]
		icListen.settings->file_duration=ICLISTEN_DEFAULT_FILE_DURATION;
 800096e:	4b1f      	ldr	r3, [pc, #124]	; (80009ec <UI_MSG_RESET_f+0xd0>)
 8000970:	6a1b      	ldr	r3, [r3, #32]
 8000972:	2200      	movs	r2, #0
 8000974:	f042 0278 	orr.w	r2, r2, #120	; 0x78
 8000978:	721a      	strb	r2, [r3, #8]
 800097a:	2200      	movs	r2, #0
 800097c:	725a      	strb	r2, [r3, #9]
 800097e:	2200      	movs	r2, #0
 8000980:	729a      	strb	r2, [r3, #10]
 8000982:	2200      	movs	r2, #0
 8000984:	72da      	strb	r2, [r3, #11]
		icListen.settings->file_index=0;
 8000986:	4b19      	ldr	r3, [pc, #100]	; (80009ec <UI_MSG_RESET_f+0xd0>)
 8000988:	6a1b      	ldr	r3, [r3, #32]
 800098a:	2200      	movs	r2, #0
 800098c:	731a      	strb	r2, [r3, #12]
 800098e:	2200      	movs	r2, #0
 8000990:	735a      	strb	r2, [r3, #13]
 8000992:	2200      	movs	r2, #0
 8000994:	739a      	strb	r2, [r3, #14]
 8000996:	2200      	movs	r2, #0
 8000998:	73da      	strb	r2, [r3, #15]
		mcu_flash_save(&mcu_flash);
 800099a:	4815      	ldr	r0, [pc, #84]	; (80009f0 <UI_MSG_RESET_f+0xd4>)
 800099c:	f001 fd6c 	bl	8002478 <mcu_flash_save>
 80009a0:	e013      	b.n	80009ca <UI_MSG_RESET_f+0xae>
	}
	else if(strcmp(pch,"file_index")==0){
 80009a2:	4914      	ldr	r1, [pc, #80]	; (80009f4 <UI_MSG_RESET_f+0xd8>)
 80009a4:	6978      	ldr	r0, [r7, #20]
 80009a6:	f7ff fc13 	bl	80001d0 <strcmp>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d10c      	bne.n	80009ca <UI_MSG_RESET_f+0xae>
		icListen.settings->file_index=0;
 80009b0:	4b0e      	ldr	r3, [pc, #56]	; (80009ec <UI_MSG_RESET_f+0xd0>)
 80009b2:	6a1b      	ldr	r3, [r3, #32]
 80009b4:	2200      	movs	r2, #0
 80009b6:	731a      	strb	r2, [r3, #12]
 80009b8:	2200      	movs	r2, #0
 80009ba:	735a      	strb	r2, [r3, #13]
 80009bc:	2200      	movs	r2, #0
 80009be:	739a      	strb	r2, [r3, #14]
 80009c0:	2200      	movs	r2, #0
 80009c2:	73da      	strb	r2, [r3, #15]
		mcu_flash_save(&mcu_flash);
 80009c4:	480a      	ldr	r0, [pc, #40]	; (80009f0 <UI_MSG_RESET_f+0xd4>)
 80009c6:	f001 fd57 	bl	8002478 <mcu_flash_save>
	}
	osMessagePut(UI_obj->events_q,UI_EVNT_RESET,1);
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	689b      	ldr	r3, [r3, #8]
 80009ce:	2201      	movs	r2, #1
 80009d0:	2102      	movs	r1, #2
 80009d2:	4618      	mov	r0, r3
 80009d4:	f011 f926 	bl	8011c24 <osMessagePut>
	return UI_F_OK;
 80009d8:	2300      	movs	r3, #0
}
 80009da:	4618      	mov	r0, r3
 80009dc:	3718      	adds	r7, #24
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	08017100 	.word	0x08017100
 80009e8:	08017120 	.word	0x08017120
 80009ec:	20000800 	.word	0x20000800
 80009f0:	20000e78 	.word	0x20000e78
 80009f4:	0801712c 	.word	0x0801712c

080009f8 <UI_MSG_SHOW_f>:

int UI_MSG_SHOW_f(UI_typedef* UI_obj,uint8_t* msg)
{
 80009f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80009fc:	b095      	sub	sp, #84	; 0x54
 80009fe:	af0c      	add	r7, sp, #48	; 0x30
 8000a00:	6178      	str	r0, [r7, #20]
 8000a02:	6139      	str	r1, [r7, #16]
	char * pch;
	pch = strtok (NULL," ");//subcomand
 8000a04:	4985      	ldr	r1, [pc, #532]	; (8000c1c <UI_MSG_SHOW_f+0x224>)
 8000a06:	2000      	movs	r0, #0
 8000a08:	f014 fbe0 	bl	80151cc <strtok>
 8000a0c:	61b8      	str	r0, [r7, #24]

	if(strcmp(pch,"sensor")==0){
 8000a0e:	4984      	ldr	r1, [pc, #528]	; (8000c20 <UI_MSG_SHOW_f+0x228>)
 8000a10:	69b8      	ldr	r0, [r7, #24]
 8000a12:	f7ff fbdd 	bl	80001d0 <strcmp>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d154      	bne.n	8000ac6 <UI_MSG_SHOW_f+0xce>
                           "Seq err:%d\r"
				           "Misconfig err:%d\r"
				           "Last msg num:%d\r"
				           "File index:%d\r"
				           "Disc free:%d\r"
				           "Disc indx:%d\r",icListen.device_type,icListen.serial_number,icListen.firmware_version,icListen.build_date,icListen.status,icListen.settings->file_duration,icListen.settings->wav_sample_bit_depth,icListen.settings->wav_sample_rate,icListen.collect_seq_num_err,icListen.wav_misconfig_err,icListen.last_collect_msg_num,icListen.settings->file_index,microsd_storage.disks[microsd_storage.active_disk_indx].free_space,microsd_storage.active_disk_indx);
 8000a1c:	4b81      	ldr	r3, [pc, #516]	; (8000c24 <UI_MSG_SHOW_f+0x22c>)
 8000a1e:	7f1b      	ldrb	r3, [r3, #28]
		sprintf(temp_array,"Device type: %d\r"
 8000a20:	4698      	mov	r8, r3
				           "Disc indx:%d\r",icListen.device_type,icListen.serial_number,icListen.firmware_version,icListen.build_date,icListen.status,icListen.settings->file_duration,icListen.settings->wav_sample_bit_depth,icListen.settings->wav_sample_rate,icListen.collect_seq_num_err,icListen.wav_misconfig_err,icListen.last_collect_msg_num,icListen.settings->file_index,microsd_storage.disks[microsd_storage.active_disk_indx].free_space,microsd_storage.active_disk_indx);
 8000a22:	4b80      	ldr	r3, [pc, #512]	; (8000c24 <UI_MSG_SHOW_f+0x22c>)
 8000a24:	881b      	ldrh	r3, [r3, #0]
		sprintf(temp_array,"Device type: %d\r"
 8000a26:	4699      	mov	r9, r3
				           "Disc indx:%d\r",icListen.device_type,icListen.serial_number,icListen.firmware_version,icListen.build_date,icListen.status,icListen.settings->file_duration,icListen.settings->wav_sample_bit_depth,icListen.settings->wav_sample_rate,icListen.collect_seq_num_err,icListen.wav_misconfig_err,icListen.last_collect_msg_num,icListen.settings->file_index,microsd_storage.disks[microsd_storage.active_disk_indx].free_space,microsd_storage.active_disk_indx);
 8000a28:	4b7e      	ldr	r3, [pc, #504]	; (8000c24 <UI_MSG_SHOW_f+0x22c>)
 8000a2a:	7f5b      	ldrb	r3, [r3, #29]
		sprintf(temp_array,"Device type: %d\r"
 8000a2c:	60fb      	str	r3, [r7, #12]
				           "Disc indx:%d\r",icListen.device_type,icListen.serial_number,icListen.firmware_version,icListen.build_date,icListen.status,icListen.settings->file_duration,icListen.settings->wav_sample_bit_depth,icListen.settings->wav_sample_rate,icListen.collect_seq_num_err,icListen.wav_misconfig_err,icListen.last_collect_msg_num,icListen.settings->file_index,microsd_storage.disks[microsd_storage.active_disk_indx].free_space,microsd_storage.active_disk_indx);
 8000a2e:	4b7d      	ldr	r3, [pc, #500]	; (8000c24 <UI_MSG_SHOW_f+0x22c>)
 8000a30:	6a1b      	ldr	r3, [r3, #32]
		sprintf(temp_array,"Device type: %d\r"
 8000a32:	689b      	ldr	r3, [r3, #8]
				           "Disc indx:%d\r",icListen.device_type,icListen.serial_number,icListen.firmware_version,icListen.build_date,icListen.status,icListen.settings->file_duration,icListen.settings->wav_sample_bit_depth,icListen.settings->wav_sample_rate,icListen.collect_seq_num_err,icListen.wav_misconfig_err,icListen.last_collect_msg_num,icListen.settings->file_index,microsd_storage.disks[microsd_storage.active_disk_indx].free_space,microsd_storage.active_disk_indx);
 8000a34:	4a7b      	ldr	r2, [pc, #492]	; (8000c24 <UI_MSG_SHOW_f+0x22c>)
 8000a36:	6a12      	ldr	r2, [r2, #32]
		sprintf(temp_array,"Device type: %d\r"
 8000a38:	6852      	ldr	r2, [r2, #4]
 8000a3a:	60ba      	str	r2, [r7, #8]
				           "Disc indx:%d\r",icListen.device_type,icListen.serial_number,icListen.firmware_version,icListen.build_date,icListen.status,icListen.settings->file_duration,icListen.settings->wav_sample_bit_depth,icListen.settings->wav_sample_rate,icListen.collect_seq_num_err,icListen.wav_misconfig_err,icListen.last_collect_msg_num,icListen.settings->file_index,microsd_storage.disks[microsd_storage.active_disk_indx].free_space,microsd_storage.active_disk_indx);
 8000a3c:	4979      	ldr	r1, [pc, #484]	; (8000c24 <UI_MSG_SHOW_f+0x22c>)
 8000a3e:	6a09      	ldr	r1, [r1, #32]
		sprintf(temp_array,"Device type: %d\r"
 8000a40:	6809      	ldr	r1, [r1, #0]
 8000a42:	4878      	ldr	r0, [pc, #480]	; (8000c24 <UI_MSG_SHOW_f+0x22c>)
 8000a44:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8000a46:	4c77      	ldr	r4, [pc, #476]	; (8000c24 <UI_MSG_SHOW_f+0x22c>)
 8000a48:	6ae4      	ldr	r4, [r4, #44]	; 0x2c
 8000a4a:	4d76      	ldr	r5, [pc, #472]	; (8000c24 <UI_MSG_SHOW_f+0x22c>)
 8000a4c:	6a6d      	ldr	r5, [r5, #36]	; 0x24
				           "Disc indx:%d\r",icListen.device_type,icListen.serial_number,icListen.firmware_version,icListen.build_date,icListen.status,icListen.settings->file_duration,icListen.settings->wav_sample_bit_depth,icListen.settings->wav_sample_rate,icListen.collect_seq_num_err,icListen.wav_misconfig_err,icListen.last_collect_msg_num,icListen.settings->file_index,microsd_storage.disks[microsd_storage.active_disk_indx].free_space,microsd_storage.active_disk_indx);
 8000a4e:	4e75      	ldr	r6, [pc, #468]	; (8000c24 <UI_MSG_SHOW_f+0x22c>)
 8000a50:	6a36      	ldr	r6, [r6, #32]
		sprintf(temp_array,"Device type: %d\r"
 8000a52:	68f6      	ldr	r6, [r6, #12]
				           "Disc indx:%d\r",icListen.device_type,icListen.serial_number,icListen.firmware_version,icListen.build_date,icListen.status,icListen.settings->file_duration,icListen.settings->wav_sample_bit_depth,icListen.settings->wav_sample_rate,icListen.collect_seq_num_err,icListen.wav_misconfig_err,icListen.last_collect_msg_num,icListen.settings->file_index,microsd_storage.disks[microsd_storage.active_disk_indx].free_space,microsd_storage.active_disk_indx);
 8000a54:	4a74      	ldr	r2, [pc, #464]	; (8000c28 <UI_MSG_SHOW_f+0x230>)
 8000a56:	f892 c910 	ldrb.w	ip, [r2, #2320]	; 0x910
 8000a5a:	46e6      	mov	lr, ip
		sprintf(temp_array,"Device type: %d\r"
 8000a5c:	4a72      	ldr	r2, [pc, #456]	; (8000c28 <UI_MSG_SHOW_f+0x230>)
 8000a5e:	f44f 7c11 	mov.w	ip, #580	; 0x244
 8000a62:	fb0c fc0e 	mul.w	ip, ip, lr
 8000a66:	4494      	add	ip, r2
 8000a68:	f50c 7c10 	add.w	ip, ip, #576	; 0x240
 8000a6c:	f8dc 2000 	ldr.w	r2, [ip]
 8000a70:	607a      	str	r2, [r7, #4]
				           "Disc indx:%d\r",icListen.device_type,icListen.serial_number,icListen.firmware_version,icListen.build_date,icListen.status,icListen.settings->file_duration,icListen.settings->wav_sample_bit_depth,icListen.settings->wav_sample_rate,icListen.collect_seq_num_err,icListen.wav_misconfig_err,icListen.last_collect_msg_num,icListen.settings->file_index,microsd_storage.disks[microsd_storage.active_disk_indx].free_space,microsd_storage.active_disk_indx);
 8000a72:	4a6d      	ldr	r2, [pc, #436]	; (8000c28 <UI_MSG_SHOW_f+0x230>)
 8000a74:	f892 c910 	ldrb.w	ip, [r2, #2320]	; 0x910
		sprintf(temp_array,"Device type: %d\r"
 8000a78:	4662      	mov	r2, ip
 8000a7a:	920b      	str	r2, [sp, #44]	; 0x2c
 8000a7c:	687a      	ldr	r2, [r7, #4]
 8000a7e:	920a      	str	r2, [sp, #40]	; 0x28
 8000a80:	9609      	str	r6, [sp, #36]	; 0x24
 8000a82:	9508      	str	r5, [sp, #32]
 8000a84:	9407      	str	r4, [sp, #28]
 8000a86:	9006      	str	r0, [sp, #24]
 8000a88:	9105      	str	r1, [sp, #20]
 8000a8a:	68ba      	ldr	r2, [r7, #8]
 8000a8c:	9204      	str	r2, [sp, #16]
 8000a8e:	9303      	str	r3, [sp, #12]
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	9302      	str	r3, [sp, #8]
 8000a94:	4b65      	ldr	r3, [pc, #404]	; (8000c2c <UI_MSG_SHOW_f+0x234>)
 8000a96:	9301      	str	r3, [sp, #4]
 8000a98:	4b65      	ldr	r3, [pc, #404]	; (8000c30 <UI_MSG_SHOW_f+0x238>)
 8000a9a:	9300      	str	r3, [sp, #0]
 8000a9c:	464b      	mov	r3, r9
 8000a9e:	4642      	mov	r2, r8
 8000aa0:	4964      	ldr	r1, [pc, #400]	; (8000c34 <UI_MSG_SHOW_f+0x23c>)
 8000aa2:	4865      	ldr	r0, [pc, #404]	; (8000c38 <UI_MSG_SHOW_f+0x240>)
 8000aa4:	f014 fb2c 	bl	8015100 <siprintf>
		temp_ptr.start_addr=temp_array;
 8000aa8:	4b64      	ldr	r3, [pc, #400]	; (8000c3c <UI_MSG_SHOW_f+0x244>)
 8000aaa:	4a63      	ldr	r2, [pc, #396]	; (8000c38 <UI_MSG_SHOW_f+0x240>)
 8000aac:	601a      	str	r2, [r3, #0]
		temp_ptr.size=strlen(temp_array);
 8000aae:	4862      	ldr	r0, [pc, #392]	; (8000c38 <UI_MSG_SHOW_f+0x240>)
 8000ab0:	f7ff fb98 	bl	80001e4 <strlen>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	4a61      	ldr	r2, [pc, #388]	; (8000c3c <UI_MSG_SHOW_f+0x244>)
 8000ab8:	6053      	str	r3, [r2, #4]
		UI_send_msg(UI_obj,UI_CMD_SEND_DATA,&temp_ptr);
 8000aba:	4a60      	ldr	r2, [pc, #384]	; (8000c3c <UI_MSG_SHOW_f+0x244>)
 8000abc:	2101      	movs	r1, #1
 8000abe:	6978      	ldr	r0, [r7, #20]
 8000ac0:	f7ff fe73 	bl	80007aa <UI_send_msg>
 8000ac4:	e09c      	b.n	8000c00 <UI_MSG_SHOW_f+0x208>
	}
	else if(strcmp(pch,"storage")==0){
 8000ac6:	495e      	ldr	r1, [pc, #376]	; (8000c40 <UI_MSG_SHOW_f+0x248>)
 8000ac8:	69b8      	ldr	r0, [r7, #24]
 8000aca:	f7ff fb81 	bl	80001d0 <strcmp>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d146      	bne.n	8000b62 <UI_MSG_SHOW_f+0x16a>
		temp_array[0]=0x00;
 8000ad4:	4b58      	ldr	r3, [pc, #352]	; (8000c38 <UI_MSG_SHOW_f+0x240>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	701a      	strb	r2, [r3, #0]
		for(int i=0;i<SD_STORAGE_NUM_DISKS;i++)
 8000ada:	2300      	movs	r3, #0
 8000adc:	61fb      	str	r3, [r7, #28]
 8000ade:	e02e      	b.n	8000b3e <UI_MSG_SHOW_f+0x146>
		{
		 sprintf(temp_array+strlen(temp_array),"Disk: %d\rStatus: %d\rSize: %d KB\rFree space: %d KB\r",i,microsd_storage.disks[i].status,microsd_storage.disks[i].size,microsd_storage.disks[i].free_space);
 8000ae0:	4855      	ldr	r0, [pc, #340]	; (8000c38 <UI_MSG_SHOW_f+0x240>)
 8000ae2:	f7ff fb7f 	bl	80001e4 <strlen>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	4a53      	ldr	r2, [pc, #332]	; (8000c38 <UI_MSG_SHOW_f+0x240>)
 8000aea:	1898      	adds	r0, r3, r2
 8000aec:	4a4e      	ldr	r2, [pc, #312]	; (8000c28 <UI_MSG_SHOW_f+0x230>)
 8000aee:	69fb      	ldr	r3, [r7, #28]
 8000af0:	f44f 7111 	mov.w	r1, #580	; 0x244
 8000af4:	fb01 f303 	mul.w	r3, r1, r3
 8000af8:	4413      	add	r3, r2
 8000afa:	f503 730e 	add.w	r3, r3, #568	; 0x238
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	461d      	mov	r5, r3
 8000b02:	4a49      	ldr	r2, [pc, #292]	; (8000c28 <UI_MSG_SHOW_f+0x230>)
 8000b04:	69fb      	ldr	r3, [r7, #28]
 8000b06:	f44f 7111 	mov.w	r1, #580	; 0x244
 8000b0a:	fb01 f303 	mul.w	r3, r1, r3
 8000b0e:	4413      	add	r3, r2
 8000b10:	f503 730f 	add.w	r3, r3, #572	; 0x23c
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	4944      	ldr	r1, [pc, #272]	; (8000c28 <UI_MSG_SHOW_f+0x230>)
 8000b18:	69fa      	ldr	r2, [r7, #28]
 8000b1a:	f44f 7411 	mov.w	r4, #580	; 0x244
 8000b1e:	fb04 f202 	mul.w	r2, r4, r2
 8000b22:	440a      	add	r2, r1
 8000b24:	f502 7210 	add.w	r2, r2, #576	; 0x240
 8000b28:	6812      	ldr	r2, [r2, #0]
 8000b2a:	9201      	str	r2, [sp, #4]
 8000b2c:	9300      	str	r3, [sp, #0]
 8000b2e:	462b      	mov	r3, r5
 8000b30:	69fa      	ldr	r2, [r7, #28]
 8000b32:	4944      	ldr	r1, [pc, #272]	; (8000c44 <UI_MSG_SHOW_f+0x24c>)
 8000b34:	f014 fae4 	bl	8015100 <siprintf>
		for(int i=0;i<SD_STORAGE_NUM_DISKS;i++)
 8000b38:	69fb      	ldr	r3, [r7, #28]
 8000b3a:	3301      	adds	r3, #1
 8000b3c:	61fb      	str	r3, [r7, #28]
 8000b3e:	69fb      	ldr	r3, [r7, #28]
 8000b40:	2b03      	cmp	r3, #3
 8000b42:	ddcd      	ble.n	8000ae0 <UI_MSG_SHOW_f+0xe8>
		}
		temp_ptr.start_addr=temp_array;
 8000b44:	4b3d      	ldr	r3, [pc, #244]	; (8000c3c <UI_MSG_SHOW_f+0x244>)
 8000b46:	4a3c      	ldr	r2, [pc, #240]	; (8000c38 <UI_MSG_SHOW_f+0x240>)
 8000b48:	601a      	str	r2, [r3, #0]
		temp_ptr.size=strlen(temp_array);
 8000b4a:	483b      	ldr	r0, [pc, #236]	; (8000c38 <UI_MSG_SHOW_f+0x240>)
 8000b4c:	f7ff fb4a 	bl	80001e4 <strlen>
 8000b50:	4603      	mov	r3, r0
 8000b52:	4a3a      	ldr	r2, [pc, #232]	; (8000c3c <UI_MSG_SHOW_f+0x244>)
 8000b54:	6053      	str	r3, [r2, #4]
		UI_send_msg(UI_obj,UI_CMD_SEND_DATA,&temp_ptr);
 8000b56:	4a39      	ldr	r2, [pc, #228]	; (8000c3c <UI_MSG_SHOW_f+0x244>)
 8000b58:	2101      	movs	r1, #1
 8000b5a:	6978      	ldr	r0, [r7, #20]
 8000b5c:	f7ff fe25 	bl	80007aa <UI_send_msg>
 8000b60:	e04e      	b.n	8000c00 <UI_MSG_SHOW_f+0x208>
	}
	else if(strcmp(pch,"clock")==0){
 8000b62:	4939      	ldr	r1, [pc, #228]	; (8000c48 <UI_MSG_SHOW_f+0x250>)
 8000b64:	69b8      	ldr	r0, [r7, #24]
 8000b66:	f7ff fb33 	bl	80001d0 <strcmp>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d135      	bne.n	8000bdc <UI_MSG_SHOW_f+0x1e4>
		temp_array[0]=0x00;
 8000b70:	4b31      	ldr	r3, [pc, #196]	; (8000c38 <UI_MSG_SHOW_f+0x240>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	701a      	strb	r2, [r3, #0]
		read_time(&rtc);
 8000b76:	4835      	ldr	r0, [pc, #212]	; (8000c4c <UI_MSG_SHOW_f+0x254>)
 8000b78:	f001 fce0 	bl	800253c <read_time>
        sprintf(temp_array,"Clock: %d:%d:%d  %d/%d/%d %d\r",rtc.time.Hours,rtc.time.Minutes,rtc.time.Seconds,rtc.date.Date,rtc.date.Month,rtc.date.Year,(uint32_t)rtc.timestamp);
 8000b7c:	4b33      	ldr	r3, [pc, #204]	; (8000c4c <UI_MSG_SHOW_f+0x254>)
 8000b7e:	781b      	ldrb	r3, [r3, #0]
 8000b80:	461e      	mov	r6, r3
 8000b82:	4b32      	ldr	r3, [pc, #200]	; (8000c4c <UI_MSG_SHOW_f+0x254>)
 8000b84:	785b      	ldrb	r3, [r3, #1]
 8000b86:	469c      	mov	ip, r3
 8000b88:	4b30      	ldr	r3, [pc, #192]	; (8000c4c <UI_MSG_SHOW_f+0x254>)
 8000b8a:	789b      	ldrb	r3, [r3, #2]
 8000b8c:	4619      	mov	r1, r3
 8000b8e:	4b2f      	ldr	r3, [pc, #188]	; (8000c4c <UI_MSG_SHOW_f+0x254>)
 8000b90:	7d9b      	ldrb	r3, [r3, #22]
 8000b92:	4618      	mov	r0, r3
 8000b94:	4b2d      	ldr	r3, [pc, #180]	; (8000c4c <UI_MSG_SHOW_f+0x254>)
 8000b96:	7d5b      	ldrb	r3, [r3, #21]
 8000b98:	461c      	mov	r4, r3
 8000b9a:	4b2c      	ldr	r3, [pc, #176]	; (8000c4c <UI_MSG_SHOW_f+0x254>)
 8000b9c:	7ddb      	ldrb	r3, [r3, #23]
 8000b9e:	461d      	mov	r5, r3
 8000ba0:	4b2a      	ldr	r3, [pc, #168]	; (8000c4c <UI_MSG_SHOW_f+0x254>)
 8000ba2:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8000ba6:	4613      	mov	r3, r2
 8000ba8:	9304      	str	r3, [sp, #16]
 8000baa:	9503      	str	r5, [sp, #12]
 8000bac:	9402      	str	r4, [sp, #8]
 8000bae:	9001      	str	r0, [sp, #4]
 8000bb0:	9100      	str	r1, [sp, #0]
 8000bb2:	4663      	mov	r3, ip
 8000bb4:	4632      	mov	r2, r6
 8000bb6:	4926      	ldr	r1, [pc, #152]	; (8000c50 <UI_MSG_SHOW_f+0x258>)
 8000bb8:	481f      	ldr	r0, [pc, #124]	; (8000c38 <UI_MSG_SHOW_f+0x240>)
 8000bba:	f014 faa1 	bl	8015100 <siprintf>
		temp_ptr.start_addr=temp_array;
 8000bbe:	4b1f      	ldr	r3, [pc, #124]	; (8000c3c <UI_MSG_SHOW_f+0x244>)
 8000bc0:	4a1d      	ldr	r2, [pc, #116]	; (8000c38 <UI_MSG_SHOW_f+0x240>)
 8000bc2:	601a      	str	r2, [r3, #0]
		temp_ptr.size=strlen(temp_array);
 8000bc4:	481c      	ldr	r0, [pc, #112]	; (8000c38 <UI_MSG_SHOW_f+0x240>)
 8000bc6:	f7ff fb0d 	bl	80001e4 <strlen>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	4a1b      	ldr	r2, [pc, #108]	; (8000c3c <UI_MSG_SHOW_f+0x244>)
 8000bce:	6053      	str	r3, [r2, #4]
		UI_send_msg(UI_obj,UI_CMD_SEND_DATA,&temp_ptr);
 8000bd0:	4a1a      	ldr	r2, [pc, #104]	; (8000c3c <UI_MSG_SHOW_f+0x244>)
 8000bd2:	2101      	movs	r1, #1
 8000bd4:	6978      	ldr	r0, [r7, #20]
 8000bd6:	f7ff fde8 	bl	80007aa <UI_send_msg>
 8000bda:	e011      	b.n	8000c00 <UI_MSG_SHOW_f+0x208>
	}
	else{
		sprintf(temp_array,"sensor\rstorage\rclock\r");
 8000bdc:	491d      	ldr	r1, [pc, #116]	; (8000c54 <UI_MSG_SHOW_f+0x25c>)
 8000bde:	4816      	ldr	r0, [pc, #88]	; (8000c38 <UI_MSG_SHOW_f+0x240>)
 8000be0:	f014 fa8e 	bl	8015100 <siprintf>
		temp_ptr.start_addr=temp_array;
 8000be4:	4b15      	ldr	r3, [pc, #84]	; (8000c3c <UI_MSG_SHOW_f+0x244>)
 8000be6:	4a14      	ldr	r2, [pc, #80]	; (8000c38 <UI_MSG_SHOW_f+0x240>)
 8000be8:	601a      	str	r2, [r3, #0]
		temp_ptr.size=strlen(temp_array);
 8000bea:	4813      	ldr	r0, [pc, #76]	; (8000c38 <UI_MSG_SHOW_f+0x240>)
 8000bec:	f7ff fafa 	bl	80001e4 <strlen>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	4a12      	ldr	r2, [pc, #72]	; (8000c3c <UI_MSG_SHOW_f+0x244>)
 8000bf4:	6053      	str	r3, [r2, #4]
		UI_send_msg(UI_obj,UI_CMD_SEND_DATA,&temp_ptr);
 8000bf6:	4a11      	ldr	r2, [pc, #68]	; (8000c3c <UI_MSG_SHOW_f+0x244>)
 8000bf8:	2101      	movs	r1, #1
 8000bfa:	6978      	ldr	r0, [r7, #20]
 8000bfc:	f7ff fdd5 	bl	80007aa <UI_send_msg>
	}
	osMessagePut(UI_obj->events_q,UI_EVNT_SHOW,1);
 8000c00:	697b      	ldr	r3, [r7, #20]
 8000c02:	689b      	ldr	r3, [r3, #8]
 8000c04:	2201      	movs	r2, #1
 8000c06:	2101      	movs	r1, #1
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f011 f80b 	bl	8011c24 <osMessagePut>
	return UI_F_OK;
 8000c0e:	2300      	movs	r3, #0
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	3724      	adds	r7, #36	; 0x24
 8000c14:	46bd      	mov	sp, r7
 8000c16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000c1a:	bf00      	nop
 8000c1c:	08017100 	.word	0x08017100
 8000c20:	08017138 	.word	0x08017138
 8000c24:	20000800 	.word	0x20000800
 8000c28:	20000e9c 	.word	0x20000e9c
 8000c2c:	2000080a 	.word	0x2000080a
 8000c30:	20000802 	.word	0x20000802
 8000c34:	08017140 	.word	0x08017140
 8000c38:	200003bc 	.word	0x200003bc
 8000c3c:	200003b4 	.word	0x200003b4
 8000c40:	08017218 	.word	0x08017218
 8000c44:	08017220 	.word	0x08017220
 8000c48:	08017254 	.word	0x08017254
 8000c4c:	20001b88 	.word	0x20001b88
 8000c50:	0801725c 	.word	0x0801725c
 8000c54:	0801727c 	.word	0x0801727c

08000c58 <UI_MSG_SET_f>:

int UI_MSG_SET_f(UI_typedef* UI_obj,uint8_t* msg)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b086      	sub	sp, #24
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	6039      	str	r1, [r7, #0]
	char *             pch;
	uint32_t   sample_rate;
	uint32_t      duration;

	pch = strtok (NULL," ");//subcomand
 8000c62:	4966      	ldr	r1, [pc, #408]	; (8000dfc <UI_MSG_SET_f+0x1a4>)
 8000c64:	2000      	movs	r0, #0
 8000c66:	f014 fab1 	bl	80151cc <strtok>
 8000c6a:	6178      	str	r0, [r7, #20]
	if(strcmp(pch,"clock")==0){
 8000c6c:	4964      	ldr	r1, [pc, #400]	; (8000e00 <UI_MSG_SET_f+0x1a8>)
 8000c6e:	6978      	ldr	r0, [r7, #20]
 8000c70:	f7ff faae 	bl	80001d0 <strcmp>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d14e      	bne.n	8000d18 <UI_MSG_SET_f+0xc0>
		pch = strtok (NULL,":");//hours
 8000c7a:	4962      	ldr	r1, [pc, #392]	; (8000e04 <UI_MSG_SET_f+0x1ac>)
 8000c7c:	2000      	movs	r0, #0
 8000c7e:	f014 faa5 	bl	80151cc <strtok>
 8000c82:	6178      	str	r0, [r7, #20]
		rtc.time.Hours=atol(pch);
 8000c84:	6978      	ldr	r0, [r7, #20]
 8000c86:	f013 fd1f 	bl	80146c8 <atol>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	b2da      	uxtb	r2, r3
 8000c8e:	4b5e      	ldr	r3, [pc, #376]	; (8000e08 <UI_MSG_SET_f+0x1b0>)
 8000c90:	701a      	strb	r2, [r3, #0]
		pch = strtok (NULL,":");//minutes
 8000c92:	495c      	ldr	r1, [pc, #368]	; (8000e04 <UI_MSG_SET_f+0x1ac>)
 8000c94:	2000      	movs	r0, #0
 8000c96:	f014 fa99 	bl	80151cc <strtok>
 8000c9a:	6178      	str	r0, [r7, #20]
		rtc.time.Minutes=atol(pch);
 8000c9c:	6978      	ldr	r0, [r7, #20]
 8000c9e:	f013 fd13 	bl	80146c8 <atol>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	b2da      	uxtb	r2, r3
 8000ca6:	4b58      	ldr	r3, [pc, #352]	; (8000e08 <UI_MSG_SET_f+0x1b0>)
 8000ca8:	705a      	strb	r2, [r3, #1]
		pch = strtok (NULL," ");//seconds
 8000caa:	4954      	ldr	r1, [pc, #336]	; (8000dfc <UI_MSG_SET_f+0x1a4>)
 8000cac:	2000      	movs	r0, #0
 8000cae:	f014 fa8d 	bl	80151cc <strtok>
 8000cb2:	6178      	str	r0, [r7, #20]
		rtc.time.Seconds=atol(pch);
 8000cb4:	6978      	ldr	r0, [r7, #20]
 8000cb6:	f013 fd07 	bl	80146c8 <atol>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	b2da      	uxtb	r2, r3
 8000cbe:	4b52      	ldr	r3, [pc, #328]	; (8000e08 <UI_MSG_SET_f+0x1b0>)
 8000cc0:	709a      	strb	r2, [r3, #2]
		pch = strtok (NULL,"/");//day
 8000cc2:	4952      	ldr	r1, [pc, #328]	; (8000e0c <UI_MSG_SET_f+0x1b4>)
 8000cc4:	2000      	movs	r0, #0
 8000cc6:	f014 fa81 	bl	80151cc <strtok>
 8000cca:	6178      	str	r0, [r7, #20]
		rtc.date.Date=atol(pch);
 8000ccc:	6978      	ldr	r0, [r7, #20]
 8000cce:	f013 fcfb 	bl	80146c8 <atol>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	b2da      	uxtb	r2, r3
 8000cd6:	4b4c      	ldr	r3, [pc, #304]	; (8000e08 <UI_MSG_SET_f+0x1b0>)
 8000cd8:	759a      	strb	r2, [r3, #22]
		pch = strtok (NULL,"/");//month
 8000cda:	494c      	ldr	r1, [pc, #304]	; (8000e0c <UI_MSG_SET_f+0x1b4>)
 8000cdc:	2000      	movs	r0, #0
 8000cde:	f014 fa75 	bl	80151cc <strtok>
 8000ce2:	6178      	str	r0, [r7, #20]
		rtc.date.Month=atol(pch);
 8000ce4:	6978      	ldr	r0, [r7, #20]
 8000ce6:	f013 fcef 	bl	80146c8 <atol>
 8000cea:	4603      	mov	r3, r0
 8000cec:	b2da      	uxtb	r2, r3
 8000cee:	4b46      	ldr	r3, [pc, #280]	; (8000e08 <UI_MSG_SET_f+0x1b0>)
 8000cf0:	755a      	strb	r2, [r3, #21]
		pch = strtok (NULL," ");//year
 8000cf2:	4942      	ldr	r1, [pc, #264]	; (8000dfc <UI_MSG_SET_f+0x1a4>)
 8000cf4:	2000      	movs	r0, #0
 8000cf6:	f014 fa69 	bl	80151cc <strtok>
 8000cfa:	6178      	str	r0, [r7, #20]
		rtc.date.Year=atol(pch);
 8000cfc:	6978      	ldr	r0, [r7, #20]
 8000cfe:	f013 fce3 	bl	80146c8 <atol>
 8000d02:	4603      	mov	r3, r0
 8000d04:	b2da      	uxtb	r2, r3
 8000d06:	4b40      	ldr	r3, [pc, #256]	; (8000e08 <UI_MSG_SET_f+0x1b0>)
 8000d08:	75da      	strb	r2, [r3, #23]
		rtc.date.WeekDay=RTC_WEEKDAY_MONDAY;
 8000d0a:	4b3f      	ldr	r3, [pc, #252]	; (8000e08 <UI_MSG_SET_f+0x1b0>)
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	751a      	strb	r2, [r3, #20]
		set_time(&rtc);
 8000d10:	483d      	ldr	r0, [pc, #244]	; (8000e08 <UI_MSG_SET_f+0x1b0>)
 8000d12:	f001 fc4d 	bl	80025b0 <set_time>
 8000d16:	e064      	b.n	8000de2 <UI_MSG_SET_f+0x18a>
	}
	else if(strcmp(pch,"rate")==0){
 8000d18:	493d      	ldr	r1, [pc, #244]	; (8000e10 <UI_MSG_SET_f+0x1b8>)
 8000d1a:	6978      	ldr	r0, [r7, #20]
 8000d1c:	f7ff fa58 	bl	80001d0 <strcmp>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d136      	bne.n	8000d94 <UI_MSG_SET_f+0x13c>
		pch = strtok (NULL," ");//rate
 8000d26:	4935      	ldr	r1, [pc, #212]	; (8000dfc <UI_MSG_SET_f+0x1a4>)
 8000d28:	2000      	movs	r0, #0
 8000d2a:	f014 fa4f 	bl	80151cc <strtok>
 8000d2e:	6178      	str	r0, [r7, #20]
		sample_rate=atol(pch);
 8000d30:	6978      	ldr	r0, [r7, #20]
 8000d32:	f013 fcc9 	bl	80146c8 <atol>
 8000d36:	4603      	mov	r3, r0
 8000d38:	60fb      	str	r3, [r7, #12]
		if(sample_rate==4000 || sample_rate==8000 || sample_rate==16000 || sample_rate==32000 || sample_rate==48000 || sample_rate==96000 || sample_rate==120000 || sample_rate==240000 || sample_rate==480000){
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8000d40:	d020      	beq.n	8000d84 <UI_MSG_SET_f+0x12c>
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8000d48:	d01c      	beq.n	8000d84 <UI_MSG_SET_f+0x12c>
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8000d50:	d018      	beq.n	8000d84 <UI_MSG_SET_f+0x12c>
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 8000d58:	d014      	beq.n	8000d84 <UI_MSG_SET_f+0x12c>
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8000d60:	4293      	cmp	r3, r2
 8000d62:	d00f      	beq.n	8000d84 <UI_MSG_SET_f+0x12c>
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	4a2b      	ldr	r2, [pc, #172]	; (8000e14 <UI_MSG_SET_f+0x1bc>)
 8000d68:	4293      	cmp	r3, r2
 8000d6a:	d00b      	beq.n	8000d84 <UI_MSG_SET_f+0x12c>
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	4a2a      	ldr	r2, [pc, #168]	; (8000e18 <UI_MSG_SET_f+0x1c0>)
 8000d70:	4293      	cmp	r3, r2
 8000d72:	d007      	beq.n	8000d84 <UI_MSG_SET_f+0x12c>
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	4a29      	ldr	r2, [pc, #164]	; (8000e1c <UI_MSG_SET_f+0x1c4>)
 8000d78:	4293      	cmp	r3, r2
 8000d7a:	d003      	beq.n	8000d84 <UI_MSG_SET_f+0x12c>
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	4a28      	ldr	r2, [pc, #160]	; (8000e20 <UI_MSG_SET_f+0x1c8>)
 8000d80:	4293      	cmp	r3, r2
 8000d82:	d12e      	bne.n	8000de2 <UI_MSG_SET_f+0x18a>
         icListen.settings->wav_sample_rate=sample_rate;
 8000d84:	4b27      	ldr	r3, [pc, #156]	; (8000e24 <UI_MSG_SET_f+0x1cc>)
 8000d86:	6a1b      	ldr	r3, [r3, #32]
 8000d88:	68fa      	ldr	r2, [r7, #12]
 8000d8a:	601a      	str	r2, [r3, #0]
         mcu_flash_save(&mcu_flash);
 8000d8c:	4826      	ldr	r0, [pc, #152]	; (8000e28 <UI_MSG_SET_f+0x1d0>)
 8000d8e:	f001 fb73 	bl	8002478 <mcu_flash_save>
 8000d92:	e026      	b.n	8000de2 <UI_MSG_SET_f+0x18a>
		}
	}
	else if(strcmp(pch,"duration")==0){
 8000d94:	4925      	ldr	r1, [pc, #148]	; (8000e2c <UI_MSG_SET_f+0x1d4>)
 8000d96:	6978      	ldr	r0, [r7, #20]
 8000d98:	f7ff fa1a 	bl	80001d0 <strcmp>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d11f      	bne.n	8000de2 <UI_MSG_SET_f+0x18a>
		pch = strtok (NULL," ");//duration
 8000da2:	4916      	ldr	r1, [pc, #88]	; (8000dfc <UI_MSG_SET_f+0x1a4>)
 8000da4:	2000      	movs	r0, #0
 8000da6:	f014 fa11 	bl	80151cc <strtok>
 8000daa:	6178      	str	r0, [r7, #20]
		duration=atol(pch);
 8000dac:	6978      	ldr	r0, [r7, #20]
 8000dae:	f013 fc8b 	bl	80146c8 <atol>
 8000db2:	4603      	mov	r3, r0
 8000db4:	613b      	str	r3, [r7, #16]
		if((icListen.settings->wav_sample_bit_depth/8)*icListen.settings->wav_sample_rate*duration<4294967200){
 8000db6:	4b1b      	ldr	r3, [pc, #108]	; (8000e24 <UI_MSG_SET_f+0x1cc>)
 8000db8:	6a1b      	ldr	r3, [r3, #32]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	08db      	lsrs	r3, r3, #3
 8000dbe:	4a19      	ldr	r2, [pc, #100]	; (8000e24 <UI_MSG_SET_f+0x1cc>)
 8000dc0:	6a12      	ldr	r2, [r2, #32]
 8000dc2:	6812      	ldr	r2, [r2, #0]
 8000dc4:	fb02 f303 	mul.w	r3, r2, r3
 8000dc8:	693a      	ldr	r2, [r7, #16]
 8000dca:	fb02 f303 	mul.w	r3, r2, r3
 8000dce:	f113 0f61 	cmn.w	r3, #97	; 0x61
 8000dd2:	d806      	bhi.n	8000de2 <UI_MSG_SET_f+0x18a>
         icListen.settings->file_duration=duration;
 8000dd4:	4b13      	ldr	r3, [pc, #76]	; (8000e24 <UI_MSG_SET_f+0x1cc>)
 8000dd6:	6a1b      	ldr	r3, [r3, #32]
 8000dd8:	693a      	ldr	r2, [r7, #16]
 8000dda:	609a      	str	r2, [r3, #8]
         mcu_flash_save(&mcu_flash);
 8000ddc:	4812      	ldr	r0, [pc, #72]	; (8000e28 <UI_MSG_SET_f+0x1d0>)
 8000dde:	f001 fb4b 	bl	8002478 <mcu_flash_save>
		}
	}

	osMessagePut(UI_obj->events_q,UI_EVNT_SET,1);
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	689b      	ldr	r3, [r3, #8]
 8000de6:	2201      	movs	r2, #1
 8000de8:	2100      	movs	r1, #0
 8000dea:	4618      	mov	r0, r3
 8000dec:	f010 ff1a 	bl	8011c24 <osMessagePut>
	return UI_F_OK;
 8000df0:	2300      	movs	r3, #0
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	3718      	adds	r7, #24
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	08017100 	.word	0x08017100
 8000e00:	08017254 	.word	0x08017254
 8000e04:	08017294 	.word	0x08017294
 8000e08:	20001b88 	.word	0x20001b88
 8000e0c:	08017298 	.word	0x08017298
 8000e10:	0801729c 	.word	0x0801729c
 8000e14:	00017700 	.word	0x00017700
 8000e18:	0001d4c0 	.word	0x0001d4c0
 8000e1c:	0003a980 	.word	0x0003a980
 8000e20:	00075300 	.word	0x00075300
 8000e24:	20000800 	.word	0x20000800
 8000e28:	20000e78 	.word	0x20000e78
 8000e2c:	080172a4 	.word	0x080172a4

08000e30 <crc16_arc_update>:
};



uint16_t crc16_arc_update( char data, uint16_t accum )
{
 8000e30:	b480      	push	{r7}
 8000e32:	b085      	sub	sp, #20
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	4603      	mov	r3, r0
 8000e38:	460a      	mov	r2, r1
 8000e3a:	71fb      	strb	r3, [r7, #7]
 8000e3c:	4613      	mov	r3, r2
 8000e3e:	80bb      	strh	r3, [r7, #4]
  unsigned char comb_value;
  comb_value = ( accum&0x00ff ) ^ (unsigned char)data;
 8000e40:	88bb      	ldrh	r3, [r7, #4]
 8000e42:	b25a      	sxtb	r2, r3
 8000e44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e48:	4053      	eors	r3, r2
 8000e4a:	b25b      	sxtb	r3, r3
 8000e4c:	73fb      	strb	r3, [r7, #15]
  accum = ( accum >> 8 ) ^ crc16_arc_table[ comb_value ];
 8000e4e:	88bb      	ldrh	r3, [r7, #4]
 8000e50:	0a1b      	lsrs	r3, r3, #8
 8000e52:	b29a      	uxth	r2, r3
 8000e54:	7bfb      	ldrb	r3, [r7, #15]
 8000e56:	4906      	ldr	r1, [pc, #24]	; (8000e70 <crc16_arc_update+0x40>)
 8000e58:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000e5c:	4053      	eors	r3, r2
 8000e5e:	80bb      	strh	r3, [r7, #4]
  return ( accum );
 8000e60:	88bb      	ldrh	r3, [r7, #4]
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	3714      	adds	r7, #20
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop
 8000e70:	20000000 	.word	0x20000000

08000e74 <get_crc16_arc>:

uint16_t get_crc16_arc( uint8_t* data,uint16_t length )
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b084      	sub	sp, #16
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
 8000e7c:	460b      	mov	r3, r1
 8000e7e:	807b      	strh	r3, [r7, #2]
  uint16_t accm=0;
 8000e80:	2300      	movs	r3, #0
 8000e82:	81fb      	strh	r3, [r7, #14]

  for(int i=0;i<length;i++)
 8000e84:	2300      	movs	r3, #0
 8000e86:	60bb      	str	r3, [r7, #8]
 8000e88:	e00d      	b.n	8000ea6 <get_crc16_arc+0x32>
  {
    accm=crc16_arc_update(data[i], accm);
 8000e8a:	68bb      	ldr	r3, [r7, #8]
 8000e8c:	687a      	ldr	r2, [r7, #4]
 8000e8e:	4413      	add	r3, r2
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	89fa      	ldrh	r2, [r7, #14]
 8000e94:	4611      	mov	r1, r2
 8000e96:	4618      	mov	r0, r3
 8000e98:	f7ff ffca 	bl	8000e30 <crc16_arc_update>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	81fb      	strh	r3, [r7, #14]
  for(int i=0;i<length;i++)
 8000ea0:	68bb      	ldr	r3, [r7, #8]
 8000ea2:	3301      	adds	r3, #1
 8000ea4:	60bb      	str	r3, [r7, #8]
 8000ea6:	887b      	ldrh	r3, [r7, #2]
 8000ea8:	68ba      	ldr	r2, [r7, #8]
 8000eaa:	429a      	cmp	r2, r3
 8000eac:	dbed      	blt.n	8000e8a <get_crc16_arc+0x16>
  }

  return accm;
 8000eae:	89fb      	ldrh	r3, [r7, #14]
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	3710      	adds	r7, #16
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}

08000eb8 <sd_storage_disk_init>:

extern ss_pp sd_cards_ss[4];
extern UART_HandleTypeDef huart1;

F_RES sd_storage_disk_init(FATFS* fs,char* path)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
 8000ec0:	6039      	str	r1, [r7, #0]
	if(f_mount(fs,path,1)==FR_OK) return F_OK;
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	6839      	ldr	r1, [r7, #0]
 8000ec6:	6878      	ldr	r0, [r7, #4]
 8000ec8:	f00f f9fe 	bl	80102c8 <f_mount>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d101      	bne.n	8000ed6 <sd_storage_disk_init+0x1e>
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	e000      	b.n	8000ed8 <sd_storage_disk_init+0x20>
	else return F_ERR;
 8000ed6:	2301      	movs	r3, #1
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	3708      	adds	r7, #8
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}

08000ee0 <sd_storage_init>:
F_RES sd_storage_init(sd_storage_t* self_object)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b08c      	sub	sp, #48	; 0x30
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  char tt[10];
  FRESULT res;
  DWORD fre_clust, fre_sect, tot_sect;
  FATFS*  fs;
  self_object->active_disk_indx=0;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	2200      	movs	r2, #0
 8000eec:	f883 2910 	strb.w	r2, [r3, #2320]	; 0x910
  self_object->num_of_discs=0;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	f883 2918 	strb.w	r2, [r3, #2328]	; 0x918
  self_object->status=STORAGE_NOT_INITTIALIZED;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	2201      	movs	r2, #1
 8000efc:	f883 2919 	strb.w	r2, [r3, #2329]	; 0x919

  MX_FATFS_Init();
 8000f00:	f009 f8d8 	bl	800a0b4 <MX_FATFS_Init>

  for(int i=0;i<SD_STORAGE_NUM_DISKS;i++)
 8000f04:	2300      	movs	r3, #0
 8000f06:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f08:	e080      	b.n	800100c <sd_storage_init+0x12c>
  {
   sprintf(tt,"%d:",i);
 8000f0a:	f107 0314 	add.w	r3, r7, #20
 8000f0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000f10:	4953      	ldr	r1, [pc, #332]	; (8001060 <sd_storage_init+0x180>)
 8000f12:	4618      	mov	r0, r3
 8000f14:	f014 f8f4 	bl	8015100 <siprintf>
   if(sd_storage_disk_init(&self_object->disks[i].fs,tt)==F_OK){
 8000f18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f1a:	f44f 7211 	mov.w	r2, #580	; 0x244
 8000f1e:	fb02 f303 	mul.w	r3, r2, r3
 8000f22:	687a      	ldr	r2, [r7, #4]
 8000f24:	4413      	add	r3, r2
 8000f26:	f107 0214 	add.w	r2, r7, #20
 8000f2a:	4611      	mov	r1, r2
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f7ff ffc3 	bl	8000eb8 <sd_storage_disk_init>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d15b      	bne.n	8000ff0 <sd_storage_init+0x110>
		  self_object->disks[i].status=DISK_PRESENT;
 8000f38:	687a      	ldr	r2, [r7, #4]
 8000f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f3c:	f44f 7111 	mov.w	r1, #580	; 0x244
 8000f40:	fb01 f303 	mul.w	r3, r1, r3
 8000f44:	4413      	add	r3, r2
 8000f46:	f503 730e 	add.w	r3, r3, #568	; 0x238
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	701a      	strb	r2, [r3, #0]
		  self_object->num_of_discs++;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	f893 3918 	ldrb.w	r3, [r3, #2328]	; 0x918
 8000f54:	3301      	adds	r3, #1
 8000f56:	b2da      	uxtb	r2, r3
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	f883 2918 	strb.w	r2, [r3, #2328]	; 0x918
  		  if(f_getfree(tt, &fre_clust, &fs)==FR_OK){
 8000f5e:	f107 020c 	add.w	r2, r7, #12
 8000f62:	f107 0110 	add.w	r1, r7, #16
 8000f66:	f107 0314 	add.w	r3, r7, #20
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f010 fb7b 	bl	8011666 <f_getfree>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d147      	bne.n	8001006 <sd_storage_init+0x126>
		    tot_sect = (self_object->disks[i].fs.n_fatent - 2) * self_object->disks[i].fs.csize;
 8000f76:	687a      	ldr	r2, [r7, #4]
 8000f78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f7a:	f44f 7111 	mov.w	r1, #580	; 0x244
 8000f7e:	fb01 f303 	mul.w	r3, r1, r3
 8000f82:	4413      	add	r3, r2
 8000f84:	331c      	adds	r3, #28
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	3b02      	subs	r3, #2
 8000f8a:	6879      	ldr	r1, [r7, #4]
 8000f8c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000f8e:	f44f 7011 	mov.w	r0, #580	; 0x244
 8000f92:	fb00 f202 	mul.w	r2, r0, r2
 8000f96:	440a      	add	r2, r1
 8000f98:	320a      	adds	r2, #10
 8000f9a:	8812      	ldrh	r2, [r2, #0]
 8000f9c:	fb02 f303 	mul.w	r3, r2, r3
 8000fa0:	627b      	str	r3, [r7, #36]	; 0x24
			fre_sect = fre_clust * self_object->disks[i].fs.csize;
 8000fa2:	687a      	ldr	r2, [r7, #4]
 8000fa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fa6:	f44f 7111 	mov.w	r1, #580	; 0x244
 8000faa:	fb01 f303 	mul.w	r3, r1, r3
 8000fae:	4413      	add	r3, r2
 8000fb0:	330a      	adds	r3, #10
 8000fb2:	881b      	ldrh	r3, [r3, #0]
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	693b      	ldr	r3, [r7, #16]
 8000fb8:	fb02 f303 	mul.w	r3, r2, r3
 8000fbc:	623b      	str	r3, [r7, #32]
			self_object->disks[i].size=tot_sect/2;
 8000fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fc0:	085a      	lsrs	r2, r3, #1
 8000fc2:	6879      	ldr	r1, [r7, #4]
 8000fc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fc6:	f44f 7011 	mov.w	r0, #580	; 0x244
 8000fca:	fb00 f303 	mul.w	r3, r0, r3
 8000fce:	440b      	add	r3, r1
 8000fd0:	f503 730f 	add.w	r3, r3, #572	; 0x23c
 8000fd4:	601a      	str	r2, [r3, #0]
			self_object->disks[i].free_space=fre_sect/2;
 8000fd6:	6a3b      	ldr	r3, [r7, #32]
 8000fd8:	085a      	lsrs	r2, r3, #1
 8000fda:	6879      	ldr	r1, [r7, #4]
 8000fdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fde:	f44f 7011 	mov.w	r0, #580	; 0x244
 8000fe2:	fb00 f303 	mul.w	r3, r0, r3
 8000fe6:	440b      	add	r3, r1
 8000fe8:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8000fec:	601a      	str	r2, [r3, #0]
 8000fee:	e00a      	b.n	8001006 <sd_storage_init+0x126>
		  }
   }
   else{
		 self_object->disks[i].status=DISK_ABSENT;
 8000ff0:	687a      	ldr	r2, [r7, #4]
 8000ff2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ff4:	f44f 7111 	mov.w	r1, #580	; 0x244
 8000ff8:	fb01 f303 	mul.w	r3, r1, r3
 8000ffc:	4413      	add	r3, r2
 8000ffe:	f503 730e 	add.w	r3, r3, #568	; 0x238
 8001002:	2201      	movs	r2, #1
 8001004:	701a      	strb	r2, [r3, #0]
  for(int i=0;i<SD_STORAGE_NUM_DISKS;i++)
 8001006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001008:	3301      	adds	r3, #1
 800100a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800100c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800100e:	2b03      	cmp	r3, #3
 8001010:	f77f af7b 	ble.w	8000f0a <sd_storage_init+0x2a>
   }
  }

  for(int i=0;i<SD_STORAGE_NUM_DISKS;i++)
 8001014:	2300      	movs	r3, #0
 8001016:	62bb      	str	r3, [r7, #40]	; 0x28
 8001018:	e019      	b.n	800104e <sd_storage_init+0x16e>
  {
   if(self_object->disks[i].status==DISK_PRESENT){
 800101a:	687a      	ldr	r2, [r7, #4]
 800101c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800101e:	f44f 7111 	mov.w	r1, #580	; 0x244
 8001022:	fb01 f303 	mul.w	r3, r1, r3
 8001026:	4413      	add	r3, r2
 8001028:	f503 730e 	add.w	r3, r3, #568	; 0x238
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d10a      	bne.n	8001048 <sd_storage_init+0x168>
	   self_object->active_disk_indx=i;
 8001032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001034:	b2da      	uxtb	r2, r3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	f883 2910 	strb.w	r2, [r3, #2320]	; 0x910
	   self_object->status=STORAGE_INITTIALIZED;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	2200      	movs	r2, #0
 8001040:	f883 2919 	strb.w	r2, [r3, #2329]	; 0x919
	   return F_OK;
 8001044:	2300      	movs	r3, #0
 8001046:	e006      	b.n	8001056 <sd_storage_init+0x176>
  for(int i=0;i<SD_STORAGE_NUM_DISKS;i++)
 8001048:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800104a:	3301      	adds	r3, #1
 800104c:	62bb      	str	r3, [r7, #40]	; 0x28
 800104e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001050:	2b03      	cmp	r3, #3
 8001052:	dde2      	ble.n	800101a <sd_storage_init+0x13a>
   }
  }
  return F_ERR;
 8001054:	2301      	movs	r3, #1
}
 8001056:	4618      	mov	r0, r3
 8001058:	3730      	adds	r7, #48	; 0x30
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	080172b0 	.word	0x080172b0

08001064 <sd_storage_link_ss>:

F_RES sd_storage_link_ss(sd_storage_t* self_object,uint8_t disk_num, uint16_t sd_ss_pin,GPIO_TypeDef* sd_ss_port)
{
 8001064:	b480      	push	{r7}
 8001066:	b085      	sub	sp, #20
 8001068:	af00      	add	r7, sp, #0
 800106a:	60f8      	str	r0, [r7, #12]
 800106c:	607b      	str	r3, [r7, #4]
 800106e:	460b      	mov	r3, r1
 8001070:	72fb      	strb	r3, [r7, #11]
 8001072:	4613      	mov	r3, r2
 8001074:	813b      	strh	r3, [r7, #8]
	  sd_cards_ss[disk_num].sd_ss_pin=sd_ss_pin;
 8001076:	7afb      	ldrb	r3, [r7, #11]
 8001078:	4908      	ldr	r1, [pc, #32]	; (800109c <sd_storage_link_ss+0x38>)
 800107a:	893a      	ldrh	r2, [r7, #8]
 800107c:	f821 2033 	strh.w	r2, [r1, r3, lsl #3]
	  sd_cards_ss[disk_num].sd_ss_port=sd_ss_port;
 8001080:	7afb      	ldrb	r3, [r7, #11]
 8001082:	4a06      	ldr	r2, [pc, #24]	; (800109c <sd_storage_link_ss+0x38>)
 8001084:	00db      	lsls	r3, r3, #3
 8001086:	4413      	add	r3, r2
 8001088:	687a      	ldr	r2, [r7, #4]
 800108a:	605a      	str	r2, [r3, #4]
	  return F_OK;
 800108c:	2300      	movs	r3, #0
}
 800108e:	4618      	mov	r0, r3
 8001090:	3714      	adds	r7, #20
 8001092:	46bd      	mov	sp, r7
 8001094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001098:	4770      	bx	lr
 800109a:	bf00      	nop
 800109c:	20001bb0 	.word	0x20001bb0

080010a0 <sd_storage_set_next_disk>:
F_RES sd_storage_read(sd_storage_t* self_object)
{

}
F_RES sd_storage_set_next_disk(sd_storage_t* self_object)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b085      	sub	sp, #20
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 int i=self_object->active_disk_indx+1;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	f893 3910 	ldrb.w	r3, [r3, #2320]	; 0x910
 80010ae:	3301      	adds	r3, #1
 80010b0:	60fb      	str	r3, [r7, #12]
 for(;i<SD_STORAGE_NUM_DISKS;i++)
 80010b2:	e015      	b.n	80010e0 <sd_storage_set_next_disk+0x40>
 {
   if(self_object->disks[i].status==DISK_PRESENT){
 80010b4:	687a      	ldr	r2, [r7, #4]
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	f44f 7111 	mov.w	r1, #580	; 0x244
 80010bc:	fb01 f303 	mul.w	r3, r1, r3
 80010c0:	4413      	add	r3, r2
 80010c2:	f503 730e 	add.w	r3, r3, #568	; 0x238
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d106      	bne.n	80010da <sd_storage_set_next_disk+0x3a>
	 self_object->active_disk_indx=i;
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	b2da      	uxtb	r2, r3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	f883 2910 	strb.w	r2, [r3, #2320]	; 0x910
	 return F_OK;
 80010d6:	2300      	movs	r3, #0
 80010d8:	e006      	b.n	80010e8 <sd_storage_set_next_disk+0x48>
 for(;i<SD_STORAGE_NUM_DISKS;i++)
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	3301      	adds	r3, #1
 80010de:	60fb      	str	r3, [r7, #12]
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	2b03      	cmp	r3, #3
 80010e4:	dde6      	ble.n	80010b4 <sd_storage_set_next_disk+0x14>
   }
 }
 return F_ERR;
 80010e6:	2301      	movs	r3, #1
}
 80010e8:	4618      	mov	r0, r3
 80010ea:	3714      	adds	r7, #20
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr

080010f4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80010f4:	b480      	push	{r7}
 80010f6:	b085      	sub	sp, #20
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	60f8      	str	r0, [r7, #12]
 80010fc:	60b9      	str	r1, [r7, #8]
 80010fe:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	4a07      	ldr	r2, [pc, #28]	; (8001120 <vApplicationGetIdleTaskMemory+0x2c>)
 8001104:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001106:	68bb      	ldr	r3, [r7, #8]
 8001108:	4a06      	ldr	r2, [pc, #24]	; (8001124 <vApplicationGetIdleTaskMemory+0x30>)
 800110a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2280      	movs	r2, #128	; 0x80
 8001110:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001112:	bf00      	nop
 8001114:	3714      	adds	r7, #20
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	2000054c 	.word	0x2000054c
 8001124:	20000600 	.word	0x20000600

08001128 <icListen_init_sensor_status>:

icListen_object_typedef icListen;


void icListen_init_sensor_status(icListen_object_typedef* self_object)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
	self_object->status=ICLISTEN_DISCONNECTED;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2201      	movs	r2, #1
 8001134:	775a      	strb	r2, [r3, #29]
	memset(self_object->build_date,0x00,18);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	330a      	adds	r3, #10
 800113a:	2212      	movs	r2, #18
 800113c:	2100      	movs	r1, #0
 800113e:	4618      	mov	r0, r3
 8001140:	f013 fc0a 	bl	8014958 <memset>
	memset(self_object->firmware_version,0x00,8);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	3302      	adds	r3, #2
 8001148:	2208      	movs	r2, #8
 800114a:	2100      	movs	r1, #0
 800114c:	4618      	mov	r0, r3
 800114e:	f013 fc03 	bl	8014958 <memset>
	self_object->serial_number=0;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2200      	movs	r2, #0
 8001156:	801a      	strh	r2, [r3, #0]
	self_object->device_type=0;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	2200      	movs	r2, #0
 800115c:	771a      	strb	r2, [r3, #28]
	self_object->last_collect_msg_num=0;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	2200      	movs	r2, #0
 8001162:	625a      	str	r2, [r3, #36]	; 0x24
	self_object->collect_seq_num_err=0;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2200      	movs	r2, #0
 8001168:	629a      	str	r2, [r3, #40]	; 0x28
	self_object->wav_misconfig_err=0;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2200      	movs	r2, #0
 800116e:	62da      	str	r2, [r3, #44]	; 0x2c

}
 8001170:	bf00      	nop
 8001172:	3708      	adds	r7, #8
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}

08001178 <icListen_prepare_setup_msg>:

void icListen_prepare_setup_msg(icListen_setup_full_msg* msg,uint32_t wav_sample_rate,uint32_t wav_sample_bit_depth)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	60f8      	str	r0, [r7, #12]
 8001180:	60b9      	str	r1, [r7, #8]
 8001182:	607a      	str	r2, [r7, #4]
	msg->basic_hdr.sync=MSG_SYNC;
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	222a      	movs	r2, #42	; 0x2a
 8001188:	701a      	strb	r2, [r3, #0]
	msg->basic_hdr.type=MSG_TYPE_JOB_SETUP;
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	2244      	movs	r2, #68	; 0x44
 800118e:	705a      	strb	r2, [r3, #1]
	msg->setup_type=MSG_JOB_SETUP_WAVEFORM_HF;
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	2200      	movs	r2, #0
 8001194:	f042 0214 	orr.w	r2, r2, #20
 8001198:	711a      	strb	r2, [r3, #4]
 800119a:	2200      	movs	r2, #0
 800119c:	715a      	strb	r2, [r3, #5]
	msg->num_of_tags=11;
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	2200      	movs	r2, #0
 80011a2:	f042 020b 	orr.w	r2, r2, #11
 80011a6:	719a      	strb	r2, [r3, #6]
 80011a8:	2200      	movs	r2, #0
 80011aa:	71da      	strb	r2, [r3, #7]

	msg->t01_log_start_time.tag=MSG_JOB_SETUP_TAG_LOG_START_TIME;
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	2200      	movs	r2, #0
 80011b0:	f042 0201 	orr.w	r2, r2, #1
 80011b4:	721a      	strb	r2, [r3, #8]
 80011b6:	2200      	movs	r2, #0
 80011b8:	725a      	strb	r2, [r3, #9]
	msg->t01_log_start_time.tag_value=4294967295;
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	f04f 32ff 	mov.w	r2, #4294967295
 80011c0:	731a      	strb	r2, [r3, #12]
 80011c2:	f04f 32ff 	mov.w	r2, #4294967295
 80011c6:	735a      	strb	r2, [r3, #13]
 80011c8:	f04f 32ff 	mov.w	r2, #4294967295
 80011cc:	739a      	strb	r2, [r3, #14]
 80011ce:	f04f 32ff 	mov.w	r2, #4294967295
 80011d2:	73da      	strb	r2, [r3, #15]
	msg->t01_log_start_time.tag_value_len=4;
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	2200      	movs	r2, #0
 80011d8:	f042 0204 	orr.w	r2, r2, #4
 80011dc:	729a      	strb	r2, [r3, #10]
 80011de:	2200      	movs	r2, #0
 80011e0:	72da      	strb	r2, [r3, #11]

	msg->t02_spectrum_sample_rate.tag=MSG_JOB_SETUP_TAG_SPECT_SAMPLE_RATE;
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	2200      	movs	r2, #0
 80011e6:	f042 0202 	orr.w	r2, r2, #2
 80011ea:	741a      	strb	r2, [r3, #16]
 80011ec:	2200      	movs	r2, #0
 80011ee:	745a      	strb	r2, [r3, #17]
	msg->t02_spectrum_sample_rate.tag_value=0;
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	2200      	movs	r2, #0
 80011f4:	751a      	strb	r2, [r3, #20]
 80011f6:	2200      	movs	r2, #0
 80011f8:	755a      	strb	r2, [r3, #21]
 80011fa:	2200      	movs	r2, #0
 80011fc:	759a      	strb	r2, [r3, #22]
 80011fe:	2200      	movs	r2, #0
 8001200:	75da      	strb	r2, [r3, #23]
	msg->t02_spectrum_sample_rate.tag_value_len=4;
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	2200      	movs	r2, #0
 8001206:	f042 0204 	orr.w	r2, r2, #4
 800120a:	749a      	strb	r2, [r3, #18]
 800120c:	2200      	movs	r2, #0
 800120e:	74da      	strb	r2, [r3, #19]

	msg->t06_fft_processing_type.tag=MSG_JOB_SETUP_TAG_FFT_PROCESSING_TYPE;
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	2200      	movs	r2, #0
 8001214:	f042 0206 	orr.w	r2, r2, #6
 8001218:	761a      	strb	r2, [r3, #24]
 800121a:	2200      	movs	r2, #0
 800121c:	765a      	strb	r2, [r3, #25]
	msg->t06_fft_processing_type.tag_value=0;
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	2200      	movs	r2, #0
 8001222:	771a      	strb	r2, [r3, #28]
 8001224:	2200      	movs	r2, #0
 8001226:	775a      	strb	r2, [r3, #29]
 8001228:	2200      	movs	r2, #0
 800122a:	779a      	strb	r2, [r3, #30]
 800122c:	2200      	movs	r2, #0
 800122e:	77da      	strb	r2, [r3, #31]
	msg->t06_fft_processing_type.tag_value_len=4;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	2200      	movs	r2, #0
 8001234:	f042 0204 	orr.w	r2, r2, #4
 8001238:	769a      	strb	r2, [r3, #26]
 800123a:	2200      	movs	r2, #0
 800123c:	76da      	strb	r2, [r3, #27]

	msg->t07_fft_accumulates.tag=MSG_JOB_SETUP_TAG_FFT_ACCUMULATED;
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	2200      	movs	r2, #0
 8001242:	f042 0207 	orr.w	r2, r2, #7
 8001246:	f883 2020 	strb.w	r2, [r3, #32]
 800124a:	2200      	movs	r2, #0
 800124c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	msg->t07_fft_accumulates.tag_value=0;
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	2200      	movs	r2, #0
 8001254:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8001258:	2200      	movs	r2, #0
 800125a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
 800125e:	2200      	movs	r2, #0
 8001260:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
 8001264:	2200      	movs	r2, #0
 8001266:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	msg->t07_fft_accumulates.tag_value_len=4;
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	2200      	movs	r2, #0
 800126e:	f042 0204 	orr.w	r2, r2, #4
 8001272:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8001276:	2200      	movs	r2, #0
 8001278:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

	msg->t09_spectrum_logging_mode.tag=MSG_JOB_SETUP_TAG_SPECT_LOGGING_MODE;
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	2200      	movs	r2, #0
 8001280:	f042 0209 	orr.w	r2, r2, #9
 8001284:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8001288:	2200      	movs	r2, #0
 800128a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	msg->t09_spectrum_logging_mode.tag_value=0;
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	2200      	movs	r2, #0
 8001292:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8001296:	2200      	movs	r2, #0
 8001298:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
 800129c:	2200      	movs	r2, #0
 800129e:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
 80012a2:	2200      	movs	r2, #0
 80012a4:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	msg->t09_spectrum_logging_mode.tag_value_len=4;
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	2200      	movs	r2, #0
 80012ac:	f042 0204 	orr.w	r2, r2, #4
 80012b0:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
 80012b4:	2200      	movs	r2, #0
 80012b6:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

	msg->t0A_spectrum_log_file_length.tag=MSG_JOB_SETUP_TAG_SPECT_LOG_FILE_LEN;
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	2200      	movs	r2, #0
 80012be:	f042 020a 	orr.w	r2, r2, #10
 80012c2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 80012c6:	2200      	movs	r2, #0
 80012c8:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	msg->t0A_spectrum_log_file_length.tag_value=1;
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	2200      	movs	r2, #0
 80012d0:	f042 0201 	orr.w	r2, r2, #1
 80012d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 80012d8:	2200      	movs	r2, #0
 80012da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80012de:	2200      	movs	r2, #0
 80012e0:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 80012e4:	2200      	movs	r2, #0
 80012e6:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	msg->t0A_spectrum_log_file_length.tag_value_len=4;
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	2200      	movs	r2, #0
 80012ee:	f042 0204 	orr.w	r2, r2, #4
 80012f2:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 80012f6:	2200      	movs	r2, #0
 80012f8:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

	msg->t0E_waveform_sample_rate.tag=MSG_JOB_SETUP_TAG_WAVEFORM_SAMPLE_RATE;
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	2200      	movs	r2, #0
 8001300:	f042 020e 	orr.w	r2, r2, #14
 8001304:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8001308:	2200      	movs	r2, #0
 800130a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	msg->t0E_waveform_sample_rate.tag_value=wav_sample_rate;
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	68ba      	ldr	r2, [r7, #8]
 8001312:	63da      	str	r2, [r3, #60]	; 0x3c
	msg->t0E_waveform_sample_rate.tag_value_len=4;
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	2200      	movs	r2, #0
 8001318:	f042 0204 	orr.w	r2, r2, #4
 800131c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8001320:	2200      	movs	r2, #0
 8001322:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b

	msg->t0F_waveform_data_bit_depth.tag=MSG_JOB_SETUP_TAG_WAVEFORM_DATA_BITS_DEPTH;
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	2200      	movs	r2, #0
 800132a:	f042 020f 	orr.w	r2, r2, #15
 800132e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001332:	2200      	movs	r2, #0
 8001334:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	msg->t0F_waveform_data_bit_depth.tag_value=wav_sample_bit_depth;
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	645a      	str	r2, [r3, #68]	; 0x44
	msg->t0F_waveform_data_bit_depth.tag_value_len=4;
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	2200      	movs	r2, #0
 8001342:	f042 0204 	orr.w	r2, r2, #4
 8001346:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800134a:	2200      	movs	r2, #0
 800134c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	msg->t12_waveform_logging_mode.tag=MSG_JOB_SETUP_TAG_WAVEFROM_DATA_LOGGING_MODE;
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	2200      	movs	r2, #0
 8001354:	f042 0212 	orr.w	r2, r2, #18
 8001358:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 800135c:	2200      	movs	r2, #0
 800135e:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	msg->t12_waveform_logging_mode.tag_value=0;
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	2200      	movs	r2, #0
 8001366:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 800136a:	2200      	movs	r2, #0
 800136c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 8001370:	2200      	movs	r2, #0
 8001372:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 8001376:	2200      	movs	r2, #0
 8001378:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
	msg->t12_waveform_logging_mode.tag_value_len=4;
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	2200      	movs	r2, #0
 8001380:	f042 0204 	orr.w	r2, r2, #4
 8001384:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
 8001388:	2200      	movs	r2, #0
 800138a:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b

	msg->t13_waveform_log_file_length.tag=MSG_JOB_SETUP_TAG_WAVEFORM_LOG_FILE_LENGTH;
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	2200      	movs	r2, #0
 8001392:	f042 0213 	orr.w	r2, r2, #19
 8001396:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800139a:	2200      	movs	r2, #0
 800139c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	msg->t13_waveform_log_file_length.tag_value=1;
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	2200      	movs	r2, #0
 80013a4:	f042 0201 	orr.w	r2, r2, #1
 80013a8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 80013ac:	2200      	movs	r2, #0
 80013ae:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
 80013b2:	2200      	movs	r2, #0
 80013b4:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
 80013b8:	2200      	movs	r2, #0
 80013ba:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	msg->t13_waveform_log_file_length.tag_value_len=4;
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	2200      	movs	r2, #0
 80013c2:	f042 0204 	orr.w	r2, r2, #4
 80013c6:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
 80013ca:	2200      	movs	r2, #0
 80013cc:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53

	msg->t14_aux_pin_messages.tag=MSG_JOB_SETUP_TAG_AUX_PIN_MESSAGE;
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	2200      	movs	r2, #0
 80013d4:	f042 0214 	orr.w	r2, r2, #20
 80013d8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 80013dc:	2200      	movs	r2, #0
 80013de:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	msg->t14_aux_pin_messages.tag_value=1;
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	2200      	movs	r2, #0
 80013e6:	f042 0201 	orr.w	r2, r2, #1
 80013ea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 80013ee:	2200      	movs	r2, #0
 80013f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 80013f4:	2200      	movs	r2, #0
 80013f6:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
 80013fa:	2200      	movs	r2, #0
 80013fc:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
	msg->t14_aux_pin_messages.tag_value_len=4;
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	2200      	movs	r2, #0
 8001404:	f042 0204 	orr.w	r2, r2, #4
 8001408:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
 800140c:	2200      	movs	r2, #0
 800140e:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b


	msg->basic_hdr.length=sizeof(icListen_setup_full_msg)-4-2;
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	2200      	movs	r2, #0
 8001416:	f042 025c 	orr.w	r2, r2, #92	; 0x5c
 800141a:	709a      	strb	r2, [r3, #2]
 800141c:	2200      	movs	r2, #0
 800141e:	70da      	strb	r2, [r3, #3]
	msg->crc=get_crc16_arc((uint8_t*)msg,sizeof(icListen_setup_full_msg)-2);
 8001420:	2160      	movs	r1, #96	; 0x60
 8001422:	68f8      	ldr	r0, [r7, #12]
 8001424:	f7ff fd26 	bl	8000e74 <get_crc16_arc>
 8001428:	4603      	mov	r3, r0
 800142a:	461a      	mov	r2, r3
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
}
 8001432:	bf00      	nop
 8001434:	3710      	adds	r7, #16
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}

0800143a <icListen_prepare_collect_msg>:

void icListen_prepare_collect_msg(icListen_collect_short_mask_msg* msg,uint8_t mask)
{
 800143a:	b580      	push	{r7, lr}
 800143c:	b082      	sub	sp, #8
 800143e:	af00      	add	r7, sp, #0
 8001440:	6078      	str	r0, [r7, #4]
 8001442:	460b      	mov	r3, r1
 8001444:	70fb      	strb	r3, [r7, #3]
	msg->basic_hdr.sync=MSG_SYNC;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	222a      	movs	r2, #42	; 0x2a
 800144a:	701a      	strb	r2, [r3, #0]
    msg->basic_hdr.type=MSG_TYPE_COLLECT_DATA;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2243      	movs	r2, #67	; 0x43
 8001450:	705a      	strb	r2, [r3, #1]
    msg->mask_hdr.mask=mask;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	78fa      	ldrb	r2, [r7, #3]
 8001456:	711a      	strb	r2, [r3, #4]
    msg->basic_hdr.length=1;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2200      	movs	r2, #0
 800145c:	f042 0201 	orr.w	r2, r2, #1
 8001460:	709a      	strb	r2, [r3, #2]
 8001462:	2200      	movs	r2, #0
 8001464:	70da      	strb	r2, [r3, #3]
	msg->crc=get_crc16_arc((uint8_t*)msg,sizeof(icListen_collect_short_mask_msg)-2);
 8001466:	2105      	movs	r1, #5
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	f7ff fd03 	bl	8000e74 <get_crc16_arc>
 800146e:	4603      	mov	r3, r0
 8001470:	461a      	mov	r2, r3
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	f8a3 2005 	strh.w	r2, [r3, #5]
}
 8001478:	bf00      	nop
 800147a:	3708      	adds	r7, #8
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}

08001480 <icListen_prepare_enquire_device_msg>:

void icListen_prepare_enquire_device_msg(icListen_enquire_device_msg* msg)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
	msg->basic_hdr.sync=MSG_SYNC;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	222a      	movs	r2, #42	; 0x2a
 800148c:	701a      	strb	r2, [r3, #0]
    msg->basic_hdr.type=MSG_TYPE_ENQUIRE_DEVICE;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2245      	movs	r2, #69	; 0x45
 8001492:	705a      	strb	r2, [r3, #1]
    msg->basic_hdr.length=0;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2200      	movs	r2, #0
 8001498:	709a      	strb	r2, [r3, #2]
 800149a:	2200      	movs	r2, #0
 800149c:	70da      	strb	r2, [r3, #3]
	msg->crc=get_crc16_arc((uint8_t*)msg,sizeof(icListen_enquire_device_msg)-2);
 800149e:	2104      	movs	r1, #4
 80014a0:	6878      	ldr	r0, [r7, #4]
 80014a2:	f7ff fce7 	bl	8000e74 <get_crc16_arc>
 80014a6:	4603      	mov	r3, r0
 80014a8:	461a      	mov	r2, r3
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	809a      	strh	r2, [r3, #4]

}
 80014ae:	bf00      	nop
 80014b0:	3708      	adds	r7, #8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}

080014b6 <icListen_parse_msg>:

F_RES icListen_parse_msg(uint8_t* msg,icListen_object_typedef* self_object,uint8_t* msg_type,memory_region_pointer* parsed_data_ptr)
{
 80014b6:	b580      	push	{r7, lr}
 80014b8:	b088      	sub	sp, #32
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	60f8      	str	r0, [r7, #12]
 80014be:	60b9      	str	r1, [r7, #8]
 80014c0:	607a      	str	r2, [r7, #4]
 80014c2:	603b      	str	r3, [r7, #0]

	icListen_basic_header* basic_header=(icListen_basic_header*)msg;
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	61fb      	str	r3, [r7, #28]
	icListen_status_basic_msg* status_msg=(icListen_status_basic_msg*)msg;
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	61bb      	str	r3, [r7, #24]
	icListen_wav_full_header* collected_wav_header=(icListen_wav_full_header*)msg;
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	617b      	str	r3, [r7, #20]

	uint16_t crc_msg=*(uint16_t*)(msg+basic_header->length+4);
 80014d0:	69fb      	ldr	r3, [r7, #28]
 80014d2:	885b      	ldrh	r3, [r3, #2]
 80014d4:	b29b      	uxth	r3, r3
 80014d6:	3304      	adds	r3, #4
 80014d8:	68fa      	ldr	r2, [r7, #12]
 80014da:	4413      	add	r3, r2
 80014dc:	881b      	ldrh	r3, [r3, #0]
 80014de:	827b      	strh	r3, [r7, #18]

	if(basic_header->sync==MSG_SYNC){
 80014e0:	69fb      	ldr	r3, [r7, #28]
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	2b2a      	cmp	r3, #42	; 0x2a
 80014e6:	f040 8089 	bne.w	80015fc <icListen_parse_msg+0x146>
	*msg_type=basic_header->type;
 80014ea:	69fb      	ldr	r3, [r7, #28]
 80014ec:	785a      	ldrb	r2, [r3, #1]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	701a      	strb	r2, [r3, #0]
	switch(basic_header->type){
 80014f2:	69fb      	ldr	r3, [r7, #28]
 80014f4:	785b      	ldrb	r3, [r3, #1]
 80014f6:	2b43      	cmp	r3, #67	; 0x43
 80014f8:	d033      	beq.n	8001562 <icListen_parse_msg+0xac>
 80014fa:	2b45      	cmp	r3, #69	; 0x45
 80014fc:	d17c      	bne.n	80015f8 <icListen_parse_msg+0x142>
	     case MSG_TYPE_ENQUIRE_DEVICE:
	    	 if(crc_msg==get_crc16_arc(msg,(uint16_t)basic_header->length+4)){
 80014fe:	69fb      	ldr	r3, [r7, #28]
 8001500:	885b      	ldrh	r3, [r3, #2]
 8001502:	b29b      	uxth	r3, r3
 8001504:	3304      	adds	r3, #4
 8001506:	b29b      	uxth	r3, r3
 8001508:	4619      	mov	r1, r3
 800150a:	68f8      	ldr	r0, [r7, #12]
 800150c:	f7ff fcb2 	bl	8000e74 <get_crc16_arc>
 8001510:	4603      	mov	r3, r0
 8001512:	461a      	mov	r2, r3
 8001514:	8a7b      	ldrh	r3, [r7, #18]
 8001516:	4293      	cmp	r3, r2
 8001518:	d121      	bne.n	800155e <icListen_parse_msg+0xa8>
		    	  self_object->status=status_msg->status;
 800151a:	69bb      	ldr	r3, [r7, #24]
 800151c:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	775a      	strb	r2, [r3, #29]
		    	  memcpy(self_object->build_date,status_msg->build_date,18);
 8001524:	68bb      	ldr	r3, [r7, #8]
 8001526:	f103 000a 	add.w	r0, r3, #10
 800152a:	69bb      	ldr	r3, [r7, #24]
 800152c:	330e      	adds	r3, #14
 800152e:	2212      	movs	r2, #18
 8001530:	4619      	mov	r1, r3
 8001532:	f013 fa03 	bl	801493c <memcpy>
		    	  memcpy(self_object->firmware_version,status_msg->firmware_version,8);
 8001536:	68bb      	ldr	r3, [r7, #8]
 8001538:	1c98      	adds	r0, r3, #2
 800153a:	69bb      	ldr	r3, [r7, #24]
 800153c:	3306      	adds	r3, #6
 800153e:	2208      	movs	r2, #8
 8001540:	4619      	mov	r1, r3
 8001542:	f013 f9fb 	bl	801493c <memcpy>
		    	  self_object->serial_number=status_msg->serial_number;
 8001546:	69bb      	ldr	r3, [r7, #24]
 8001548:	889b      	ldrh	r3, [r3, #4]
 800154a:	b29a      	uxth	r2, r3
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	801a      	strh	r2, [r3, #0]
		    	  self_object->device_type=status_msg->device_type;
 8001550:	69bb      	ldr	r3, [r7, #24]
 8001552:	f893 2020 	ldrb.w	r2, [r3, #32]
 8001556:	68bb      	ldr	r3, [r7, #8]
 8001558:	771a      	strb	r2, [r3, #28]
		    	  return F_OK;
 800155a:	2300      	movs	r3, #0
 800155c:	e04f      	b.n	80015fe <icListen_parse_msg+0x148>
	    	  }
	    	 else return F_ERR;
 800155e:	2301      	movs	r3, #1
 8001560:	e04d      	b.n	80015fe <icListen_parse_msg+0x148>
	     break;
		 case MSG_TYPE_COLLECT_DATA:
			 if(collected_wav_header->basic_hdr.length>1){
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	885b      	ldrh	r3, [r3, #2]
 8001566:	b29b      	uxth	r3, r3
 8001568:	2b01      	cmp	r3, #1
 800156a:	d93a      	bls.n	80015e2 <icListen_parse_msg+0x12c>
			      if((self_object->last_collect_msg_num+1)!=collected_wav_header->wav_hdr.seq_num && self_object->last_collect_msg_num !=0){
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001570:	3301      	adds	r3, #1
 8001572:	697a      	ldr	r2, [r7, #20]
 8001574:	f8b2 2005 	ldrh.w	r2, [r2, #5]
 8001578:	b292      	uxth	r2, r2
 800157a:	4293      	cmp	r3, r2
 800157c:	d008      	beq.n	8001590 <icListen_parse_msg+0xda>
 800157e:	68bb      	ldr	r3, [r7, #8]
 8001580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001582:	2b00      	cmp	r3, #0
 8001584:	d004      	beq.n	8001590 <icListen_parse_msg+0xda>
			    	  self_object->collect_seq_num_err++;
 8001586:	68bb      	ldr	r3, [r7, #8]
 8001588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800158a:	1c5a      	adds	r2, r3, #1
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	629a      	str	r2, [r3, #40]	; 0x28
			      }
			      self_object->last_collect_msg_num=collected_wav_header->wav_hdr.seq_num;
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8001596:	b29b      	uxth	r3, r3
 8001598:	461a      	mov	r2, r3
 800159a:	68bb      	ldr	r3, [r7, #8]
 800159c:	625a      	str	r2, [r3, #36]	; 0x24
			      if(collected_wav_header->wav_hdr.sample_rate!=self_object->settings->wav_sample_rate || collected_wav_header->wav_hdr.bit_depth!=self_object->settings->wav_sample_bit_depth ){
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	f8d3 200b 	ldr.w	r2, [r3, #11]
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	6a1b      	ldr	r3, [r3, #32]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	429a      	cmp	r2, r3
 80015ac:	d107      	bne.n	80015be <icListen_parse_msg+0x108>
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	79db      	ldrb	r3, [r3, #7]
 80015b2:	461a      	mov	r2, r3
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	6a1b      	ldr	r3, [r3, #32]
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	429a      	cmp	r2, r3
 80015bc:	d004      	beq.n	80015c8 <icListen_parse_msg+0x112>
			        self_object->wav_misconfig_err++;
 80015be:	68bb      	ldr	r3, [r7, #8]
 80015c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015c2:	1c5a      	adds	r2, r3, #1
 80015c4:	68bb      	ldr	r3, [r7, #8]
 80015c6:	62da      	str	r2, [r3, #44]	; 0x2c
			      }
		    	  parsed_data_ptr->start_addr=msg+sizeof(icListen_wav_full_header);
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	f103 0213 	add.w	r2, r3, #19
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	601a      	str	r2, [r3, #0]
		    	  parsed_data_ptr->size=collected_wav_header->wav_hdr.num_of_bytes;
 80015d2:	697b      	ldr	r3, [r7, #20]
 80015d4:	891b      	ldrh	r3, [r3, #8]
 80015d6:	b29b      	uxth	r3, r3
 80015d8:	461a      	mov	r2, r3
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	605a      	str	r2, [r3, #4]
			    //parsed_data_ptr->start_addr=msg;
				//parsed_data_ptr->size=collected_wav_header->basic_hdr.length+4;
				  return F_OK;
 80015de:	2300      	movs	r3, #0
 80015e0:	e00d      	b.n	80015fe <icListen_parse_msg+0x148>
			 }
			 parsed_data_ptr->size=0;
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	2200      	movs	r2, #0
 80015e6:	711a      	strb	r2, [r3, #4]
 80015e8:	2200      	movs	r2, #0
 80015ea:	715a      	strb	r2, [r3, #5]
 80015ec:	2200      	movs	r2, #0
 80015ee:	719a      	strb	r2, [r3, #6]
 80015f0:	2200      	movs	r2, #0
 80015f2:	71da      	strb	r2, [r3, #7]
		     return F_OK;
 80015f4:	2300      	movs	r3, #0
 80015f6:	e002      	b.n	80015fe <icListen_parse_msg+0x148>
		 break;
		 default:
			 return F_ERR;
 80015f8:	2301      	movs	r3, #1
 80015fa:	e000      	b.n	80015fe <icListen_parse_msg+0x148>
	     break;
	 };
	}
	else{
		return F_ERR;
 80015fc:	2301      	movs	r3, #1
	}
	return F_ERR;
}
 80015fe:	4618      	mov	r0, r3
 8001600:	3720      	adds	r7, #32
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
	...

08001608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001608:	b5b0      	push	{r4, r5, r7, lr}
 800160a:	b0ac      	sub	sp, #176	; 0xb0
 800160c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800160e:	f001 fe5d 	bl	80032cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001612:	f000 f8cd 	bl	80017b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001616:	f000 fa5d 	bl	8001ad4 <MX_GPIO_Init>
  MX_SPI1_Init();
 800161a:	f000 f98f 	bl	800193c <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800161e:	f000 fa0f 	bl	8001a40 <MX_USART1_UART_Init>
  MX_DMA_Init();
 8001622:	f000 fa37 	bl	8001a94 <MX_DMA_Init>
  MX_TIM2_Init();
 8001626:	f000 f9bf 	bl	80019a8 <MX_TIM2_Init>
  MX_RTC_Init();
 800162a:	f000 f92d 	bl	8001888 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  UI_init(&user_interface);
 800162e:	484c      	ldr	r0, [pc, #304]	; (8001760 <main+0x158>)
 8001630:	f7fe ffb8 	bl	80005a4 <UI_init>
  HAL_UART_Receive_IT(&UI_UART,&(user_interface.media_rx_byte),1);
 8001634:	2201      	movs	r2, #1
 8001636:	494b      	ldr	r1, [pc, #300]	; (8001764 <main+0x15c>)
 8001638:	484b      	ldr	r0, [pc, #300]	; (8001768 <main+0x160>)
 800163a:	f006 fdc7 	bl	80081cc <HAL_UART_Receive_IT>
  mcu_flash_init(&mcu_flash,FLASH_SECTOR_11);
 800163e:	210b      	movs	r1, #11
 8001640:	484a      	ldr	r0, [pc, #296]	; (800176c <main+0x164>)
 8001642:	f000 fea7 	bl	8002394 <mcu_flash_init>

  system_status=SYSTEM_STARTED;
 8001646:	4b4a      	ldr	r3, [pc, #296]	; (8001770 <main+0x168>)
 8001648:	220b      	movs	r2, #11
 800164a:	701a      	strb	r2, [r3, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of AppliEvent */
  osMessageQDef(AppliEvent, 16, uint16_t);
 800164c:	4b49      	ldr	r3, [pc, #292]	; (8001774 <main+0x16c>)
 800164e:	f107 04a0 	add.w	r4, r7, #160	; 0xa0
 8001652:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001654:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  AppliEventHandle = osMessageCreate(osMessageQ(AppliEvent), NULL);
 8001658:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800165c:	2100      	movs	r1, #0
 800165e:	4618      	mov	r0, r3
 8001660:	f010 fab7 	bl	8011bd2 <osMessageCreate>
 8001664:	4603      	mov	r3, r0
 8001666:	4a44      	ldr	r2, [pc, #272]	; (8001778 <main+0x170>)
 8001668:	6013      	str	r3, [r2, #0]

  /* definition and creation of USB_rx */
  osMessageQDef(USB_rx, 10, uint32_t);
 800166a:	4b44      	ldr	r3, [pc, #272]	; (800177c <main+0x174>)
 800166c:	f107 0490 	add.w	r4, r7, #144	; 0x90
 8001670:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001672:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  USB_rxHandle = osMessageCreate(osMessageQ(USB_rx), NULL);
 8001676:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800167a:	2100      	movs	r1, #0
 800167c:	4618      	mov	r0, r3
 800167e:	f010 faa8 	bl	8011bd2 <osMessageCreate>
 8001682:	4603      	mov	r3, r0
 8001684:	4a3e      	ldr	r2, [pc, #248]	; (8001780 <main+0x178>)
 8001686:	6013      	str	r3, [r2, #0]

  /* definition and creation of USB_tx */
  osMessageQDef(USB_tx, 10, uint32_t);
 8001688:	4b3c      	ldr	r3, [pc, #240]	; (800177c <main+0x174>)
 800168a:	f107 0480 	add.w	r4, r7, #128	; 0x80
 800168e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001690:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  USB_txHandle = osMessageCreate(osMessageQ(USB_tx), NULL);
 8001694:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001698:	2100      	movs	r1, #0
 800169a:	4618      	mov	r0, r3
 800169c:	f010 fa99 	bl	8011bd2 <osMessageCreate>
 80016a0:	4603      	mov	r3, r0
 80016a2:	4a38      	ldr	r2, [pc, #224]	; (8001784 <main+0x17c>)
 80016a4:	6013      	str	r3, [r2, #0]

  /* definition and creation of storage_w */
  osMessageQDef(storage_w, 5, uint32_t);
 80016a6:	4b38      	ldr	r3, [pc, #224]	; (8001788 <main+0x180>)
 80016a8:	f107 0470 	add.w	r4, r7, #112	; 0x70
 80016ac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80016ae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  storage_wHandle = osMessageCreate(osMessageQ(storage_w), NULL);
 80016b2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80016b6:	2100      	movs	r1, #0
 80016b8:	4618      	mov	r0, r3
 80016ba:	f010 fa8a 	bl	8011bd2 <osMessageCreate>
 80016be:	4603      	mov	r3, r0
 80016c0:	4a32      	ldr	r2, [pc, #200]	; (800178c <main+0x184>)
 80016c2:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 80016c4:	4b32      	ldr	r3, [pc, #200]	; (8001790 <main+0x188>)
 80016c6:	f107 0454 	add.w	r4, r7, #84	; 0x54
 80016ca:	461d      	mov	r5, r3
 80016cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016d0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80016d4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80016d8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80016dc:	2100      	movs	r1, #0
 80016de:	4618      	mov	r0, r3
 80016e0:	f010 fa17 	bl	8011b12 <osThreadCreate>
 80016e4:	4603      	mov	r3, r0
 80016e6:	4a2b      	ldr	r2, [pc, #172]	; (8001794 <main+0x18c>)
 80016e8:	6013      	str	r3, [r2, #0]

  /* definition and creation of storage_t */
  osThreadDef(storage_t, storage_f, osPriorityNormal, 0, 512);
 80016ea:	4b2b      	ldr	r3, [pc, #172]	; (8001798 <main+0x190>)
 80016ec:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80016f0:	461d      	mov	r5, r3
 80016f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016f6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80016fa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  storage_tHandle = osThreadCreate(osThread(storage_t), NULL);
 80016fe:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001702:	2100      	movs	r1, #0
 8001704:	4618      	mov	r0, r3
 8001706:	f010 fa04 	bl	8011b12 <osThreadCreate>
 800170a:	4603      	mov	r3, r0
 800170c:	4a23      	ldr	r2, [pc, #140]	; (800179c <main+0x194>)
 800170e:	6013      	str	r3, [r2, #0]

  /* definition and creation of icListen_t */
  osThreadDef(icListen_t, icListen_f, osPriorityNormal, 0, 512);
 8001710:	4b23      	ldr	r3, [pc, #140]	; (80017a0 <main+0x198>)
 8001712:	f107 041c 	add.w	r4, r7, #28
 8001716:	461d      	mov	r5, r3
 8001718:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800171a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800171c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001720:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  icListen_tHandle = osThreadCreate(osThread(icListen_t), NULL);
 8001724:	f107 031c 	add.w	r3, r7, #28
 8001728:	2100      	movs	r1, #0
 800172a:	4618      	mov	r0, r3
 800172c:	f010 f9f1 	bl	8011b12 <osThreadCreate>
 8001730:	4603      	mov	r3, r0
 8001732:	4a1c      	ldr	r2, [pc, #112]	; (80017a4 <main+0x19c>)
 8001734:	6013      	str	r3, [r2, #0]

  /* definition and creation of uart_t */
  osThreadDef(uart_t, uart_f, osPriorityNormal, 0, 256);
 8001736:	4b1c      	ldr	r3, [pc, #112]	; (80017a8 <main+0x1a0>)
 8001738:	463c      	mov	r4, r7
 800173a:	461d      	mov	r5, r3
 800173c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800173e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001740:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001744:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  uart_tHandle = osThreadCreate(osThread(uart_t), NULL);
 8001748:	463b      	mov	r3, r7
 800174a:	2100      	movs	r1, #0
 800174c:	4618      	mov	r0, r3
 800174e:	f010 f9e0 	bl	8011b12 <osThreadCreate>
 8001752:	4603      	mov	r3, r0
 8001754:	4a15      	ldr	r2, [pc, #84]	; (80017ac <main+0x1a4>)
 8001756:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001758:	f010 f9d4 	bl	8011b04 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800175c:	e7fe      	b.n	800175c <main+0x154>
 800175e:	bf00      	nop
 8001760:	20000a64 	.word	0x20000a64
 8001764:	20000a70 	.word	0x20000a70
 8001768:	20000954 	.word	0x20000954
 800176c:	20000e78 	.word	0x20000e78
 8001770:	20001b70 	.word	0x20001b70
 8001774:	080172e0 	.word	0x080172e0
 8001778:	200009a8 	.word	0x200009a8
 800177c:	080172f0 	.word	0x080172f0
 8001780:	200009ac 	.word	0x200009ac
 8001784:	200009b0 	.word	0x200009b0
 8001788:	08017300 	.word	0x08017300
 800178c:	200009b4 	.word	0x200009b4
 8001790:	08017310 	.word	0x08017310
 8001794:	20000998 	.word	0x20000998
 8001798:	0801732c 	.word	0x0801732c
 800179c:	2000099c 	.word	0x2000099c
 80017a0:	08017348 	.word	0x08017348
 80017a4:	200009a0 	.word	0x200009a0
 80017a8:	08017364 	.word	0x08017364
 80017ac:	200009a4 	.word	0x200009a4

080017b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b094      	sub	sp, #80	; 0x50
 80017b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017b6:	f107 0320 	add.w	r3, r7, #32
 80017ba:	2230      	movs	r2, #48	; 0x30
 80017bc:	2100      	movs	r1, #0
 80017be:	4618      	mov	r0, r3
 80017c0:	f013 f8ca 	bl	8014958 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017c4:	f107 030c 	add.w	r3, r7, #12
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	605a      	str	r2, [r3, #4]
 80017ce:	609a      	str	r2, [r3, #8]
 80017d0:	60da      	str	r2, [r3, #12]
 80017d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80017d4:	2300      	movs	r3, #0
 80017d6:	60bb      	str	r3, [r7, #8]
 80017d8:	4b29      	ldr	r3, [pc, #164]	; (8001880 <SystemClock_Config+0xd0>)
 80017da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017dc:	4a28      	ldr	r2, [pc, #160]	; (8001880 <SystemClock_Config+0xd0>)
 80017de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017e2:	6413      	str	r3, [r2, #64]	; 0x40
 80017e4:	4b26      	ldr	r3, [pc, #152]	; (8001880 <SystemClock_Config+0xd0>)
 80017e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017ec:	60bb      	str	r3, [r7, #8]
 80017ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017f0:	2300      	movs	r3, #0
 80017f2:	607b      	str	r3, [r7, #4]
 80017f4:	4b23      	ldr	r3, [pc, #140]	; (8001884 <SystemClock_Config+0xd4>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a22      	ldr	r2, [pc, #136]	; (8001884 <SystemClock_Config+0xd4>)
 80017fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017fe:	6013      	str	r3, [r2, #0]
 8001800:	4b20      	ldr	r3, [pc, #128]	; (8001884 <SystemClock_Config+0xd4>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001808:	607b      	str	r3, [r7, #4]
 800180a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800180c:	2305      	movs	r3, #5
 800180e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001810:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001814:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001816:	2301      	movs	r3, #1
 8001818:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800181a:	2302      	movs	r3, #2
 800181c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800181e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001822:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8001824:	230f      	movs	r3, #15
 8001826:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8001828:	2390      	movs	r3, #144	; 0x90
 800182a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800182c:	2302      	movs	r3, #2
 800182e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8001830:	2305      	movs	r3, #5
 8001832:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001834:	f107 0320 	add.w	r3, r7, #32
 8001838:	4618      	mov	r0, r3
 800183a:	f004 faa3 	bl	8005d84 <HAL_RCC_OscConfig>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d001      	beq.n	8001848 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001844:	f000 fda0 	bl	8002388 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001848:	230f      	movs	r3, #15
 800184a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800184c:	2302      	movs	r3, #2
 800184e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001850:	2300      	movs	r3, #0
 8001852:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001854:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001858:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800185a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800185e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001860:	f107 030c 	add.w	r3, r7, #12
 8001864:	2103      	movs	r1, #3
 8001866:	4618      	mov	r0, r3
 8001868:	f004 fd04 	bl	8006274 <HAL_RCC_ClockConfig>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d001      	beq.n	8001876 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001872:	f000 fd89 	bl	8002388 <Error_Handler>
  }
}
 8001876:	bf00      	nop
 8001878:	3750      	adds	r7, #80	; 0x50
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	40023800 	.word	0x40023800
 8001884:	40007000 	.word	0x40007000

08001888 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b086      	sub	sp, #24
 800188c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800188e:	1d3b      	adds	r3, r7, #4
 8001890:	2200      	movs	r2, #0
 8001892:	601a      	str	r2, [r3, #0]
 8001894:	605a      	str	r2, [r3, #4]
 8001896:	609a      	str	r2, [r3, #8]
 8001898:	60da      	str	r2, [r3, #12]
 800189a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800189c:	2300      	movs	r3, #0
 800189e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80018a0:	4b24      	ldr	r3, [pc, #144]	; (8001934 <MX_RTC_Init+0xac>)
 80018a2:	4a25      	ldr	r2, [pc, #148]	; (8001938 <MX_RTC_Init+0xb0>)
 80018a4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80018a6:	4b23      	ldr	r3, [pc, #140]	; (8001934 <MX_RTC_Init+0xac>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80018ac:	4b21      	ldr	r3, [pc, #132]	; (8001934 <MX_RTC_Init+0xac>)
 80018ae:	227f      	movs	r2, #127	; 0x7f
 80018b0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80018b2:	4b20      	ldr	r3, [pc, #128]	; (8001934 <MX_RTC_Init+0xac>)
 80018b4:	22ff      	movs	r2, #255	; 0xff
 80018b6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80018b8:	4b1e      	ldr	r3, [pc, #120]	; (8001934 <MX_RTC_Init+0xac>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80018be:	4b1d      	ldr	r3, [pc, #116]	; (8001934 <MX_RTC_Init+0xac>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80018c4:	4b1b      	ldr	r3, [pc, #108]	; (8001934 <MX_RTC_Init+0xac>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80018ca:	481a      	ldr	r0, [pc, #104]	; (8001934 <MX_RTC_Init+0xac>)
 80018cc:	f004 ffc6 	bl	800685c <HAL_RTC_Init>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80018d6:	f000 fd57 	bl	8002388 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 80018da:	2300      	movs	r3, #0
 80018dc:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 80018de:	2300      	movs	r3, #0
 80018e0:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 80018e2:	2300      	movs	r3, #0
 80018e4:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80018e6:	2300      	movs	r3, #0
 80018e8:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80018ea:	2300      	movs	r3, #0
 80018ec:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80018ee:	1d3b      	adds	r3, r7, #4
 80018f0:	2200      	movs	r2, #0
 80018f2:	4619      	mov	r1, r3
 80018f4:	480f      	ldr	r0, [pc, #60]	; (8001934 <MX_RTC_Init+0xac>)
 80018f6:	f005 f827 	bl	8006948 <HAL_RTC_SetTime>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001900:	f000 fd42 	bl	8002388 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001904:	2301      	movs	r3, #1
 8001906:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001908:	2301      	movs	r3, #1
 800190a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 800190c:	2301      	movs	r3, #1
 800190e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8001910:	2300      	movs	r3, #0
 8001912:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001914:	463b      	mov	r3, r7
 8001916:	2200      	movs	r2, #0
 8001918:	4619      	mov	r1, r3
 800191a:	4806      	ldr	r0, [pc, #24]	; (8001934 <MX_RTC_Init+0xac>)
 800191c:	f005 f90c 	bl	8006b38 <HAL_RTC_SetDate>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d001      	beq.n	800192a <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001926:	f000 fd2f 	bl	8002388 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800192a:	bf00      	nop
 800192c:	3718      	adds	r7, #24
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	20000834 	.word	0x20000834
 8001938:	40002800 	.word	0x40002800

0800193c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001940:	4b17      	ldr	r3, [pc, #92]	; (80019a0 <MX_SPI1_Init+0x64>)
 8001942:	4a18      	ldr	r2, [pc, #96]	; (80019a4 <MX_SPI1_Init+0x68>)
 8001944:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001946:	4b16      	ldr	r3, [pc, #88]	; (80019a0 <MX_SPI1_Init+0x64>)
 8001948:	f44f 7282 	mov.w	r2, #260	; 0x104
 800194c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800194e:	4b14      	ldr	r3, [pc, #80]	; (80019a0 <MX_SPI1_Init+0x64>)
 8001950:	2200      	movs	r2, #0
 8001952:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001954:	4b12      	ldr	r3, [pc, #72]	; (80019a0 <MX_SPI1_Init+0x64>)
 8001956:	2200      	movs	r2, #0
 8001958:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800195a:	4b11      	ldr	r3, [pc, #68]	; (80019a0 <MX_SPI1_Init+0x64>)
 800195c:	2200      	movs	r2, #0
 800195e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001960:	4b0f      	ldr	r3, [pc, #60]	; (80019a0 <MX_SPI1_Init+0x64>)
 8001962:	2200      	movs	r2, #0
 8001964:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001966:	4b0e      	ldr	r3, [pc, #56]	; (80019a0 <MX_SPI1_Init+0x64>)
 8001968:	f44f 7200 	mov.w	r2, #512	; 0x200
 800196c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800196e:	4b0c      	ldr	r3, [pc, #48]	; (80019a0 <MX_SPI1_Init+0x64>)
 8001970:	2208      	movs	r2, #8
 8001972:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001974:	4b0a      	ldr	r3, [pc, #40]	; (80019a0 <MX_SPI1_Init+0x64>)
 8001976:	2200      	movs	r2, #0
 8001978:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800197a:	4b09      	ldr	r3, [pc, #36]	; (80019a0 <MX_SPI1_Init+0x64>)
 800197c:	2200      	movs	r2, #0
 800197e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001980:	4b07      	ldr	r3, [pc, #28]	; (80019a0 <MX_SPI1_Init+0x64>)
 8001982:	2200      	movs	r2, #0
 8001984:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001986:	4b06      	ldr	r3, [pc, #24]	; (80019a0 <MX_SPI1_Init+0x64>)
 8001988:	220a      	movs	r2, #10
 800198a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800198c:	4804      	ldr	r0, [pc, #16]	; (80019a0 <MX_SPI1_Init+0x64>)
 800198e:	f005 fa63 	bl	8006e58 <HAL_SPI_Init>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d001      	beq.n	800199c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001998:	f000 fcf6 	bl	8002388 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800199c:	bf00      	nop
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	20000854 	.word	0x20000854
 80019a4:	40013000 	.word	0x40013000

080019a8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b086      	sub	sp, #24
 80019ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019ae:	f107 0308 	add.w	r3, r7, #8
 80019b2:	2200      	movs	r2, #0
 80019b4:	601a      	str	r2, [r3, #0]
 80019b6:	605a      	str	r2, [r3, #4]
 80019b8:	609a      	str	r2, [r3, #8]
 80019ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019bc:	463b      	mov	r3, r7
 80019be:	2200      	movs	r2, #0
 80019c0:	601a      	str	r2, [r3, #0]
 80019c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019c4:	4b1d      	ldr	r3, [pc, #116]	; (8001a3c <MX_TIM2_Init+0x94>)
 80019c6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80019ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80019cc:	4b1b      	ldr	r3, [pc, #108]	; (8001a3c <MX_TIM2_Init+0x94>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019d2:	4b1a      	ldr	r3, [pc, #104]	; (8001a3c <MX_TIM2_Init+0x94>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80019d8:	4b18      	ldr	r3, [pc, #96]	; (8001a3c <MX_TIM2_Init+0x94>)
 80019da:	f04f 32ff 	mov.w	r2, #4294967295
 80019de:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019e0:	4b16      	ldr	r3, [pc, #88]	; (8001a3c <MX_TIM2_Init+0x94>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019e6:	4b15      	ldr	r3, [pc, #84]	; (8001a3c <MX_TIM2_Init+0x94>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80019ec:	4813      	ldr	r0, [pc, #76]	; (8001a3c <MX_TIM2_Init+0x94>)
 80019ee:	f005 fe47 	bl	8007680 <HAL_TIM_Base_Init>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80019f8:	f000 fcc6 	bl	8002388 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a00:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a02:	f107 0308 	add.w	r3, r7, #8
 8001a06:	4619      	mov	r1, r3
 8001a08:	480c      	ldr	r0, [pc, #48]	; (8001a3c <MX_TIM2_Init+0x94>)
 8001a0a:	f006 f801 	bl	8007a10 <HAL_TIM_ConfigClockSource>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001a14:	f000 fcb8 	bl	8002388 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a20:	463b      	mov	r3, r7
 8001a22:	4619      	mov	r1, r3
 8001a24:	4805      	ldr	r0, [pc, #20]	; (8001a3c <MX_TIM2_Init+0x94>)
 8001a26:	f006 fa1d 	bl	8007e64 <HAL_TIMEx_MasterConfigSynchronization>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d001      	beq.n	8001a34 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001a30:	f000 fcaa 	bl	8002388 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001a34:	bf00      	nop
 8001a36:	3718      	adds	r7, #24
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	2000090c 	.word	0x2000090c

08001a40 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001a44:	4b11      	ldr	r3, [pc, #68]	; (8001a8c <MX_USART1_UART_Init+0x4c>)
 8001a46:	4a12      	ldr	r2, [pc, #72]	; (8001a90 <MX_USART1_UART_Init+0x50>)
 8001a48:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001a4a:	4b10      	ldr	r3, [pc, #64]	; (8001a8c <MX_USART1_UART_Init+0x4c>)
 8001a4c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a50:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a52:	4b0e      	ldr	r3, [pc, #56]	; (8001a8c <MX_USART1_UART_Init+0x4c>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a58:	4b0c      	ldr	r3, [pc, #48]	; (8001a8c <MX_USART1_UART_Init+0x4c>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a5e:	4b0b      	ldr	r3, [pc, #44]	; (8001a8c <MX_USART1_UART_Init+0x4c>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a64:	4b09      	ldr	r3, [pc, #36]	; (8001a8c <MX_USART1_UART_Init+0x4c>)
 8001a66:	220c      	movs	r2, #12
 8001a68:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a6a:	4b08      	ldr	r3, [pc, #32]	; (8001a8c <MX_USART1_UART_Init+0x4c>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a70:	4b06      	ldr	r3, [pc, #24]	; (8001a8c <MX_USART1_UART_Init+0x4c>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a76:	4805      	ldr	r0, [pc, #20]	; (8001a8c <MX_USART1_UART_Init+0x4c>)
 8001a78:	f006 fa84 	bl	8007f84 <HAL_UART_Init>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001a82:	f000 fc81 	bl	8002388 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001a86:	bf00      	nop
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	20000954 	.word	0x20000954
 8001a90:	40011000 	.word	0x40011000

08001a94 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	607b      	str	r3, [r7, #4]
 8001a9e:	4b0c      	ldr	r3, [pc, #48]	; (8001ad0 <MX_DMA_Init+0x3c>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa2:	4a0b      	ldr	r2, [pc, #44]	; (8001ad0 <MX_DMA_Init+0x3c>)
 8001aa4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001aa8:	6313      	str	r3, [r2, #48]	; 0x30
 8001aaa:	4b09      	ldr	r3, [pc, #36]	; (8001ad0 <MX_DMA_Init+0x3c>)
 8001aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ab2:	607b      	str	r3, [r7, #4]
 8001ab4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	2105      	movs	r1, #5
 8001aba:	203b      	movs	r0, #59	; 0x3b
 8001abc:	f001 fd24 	bl	8003508 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001ac0:	203b      	movs	r0, #59	; 0x3b
 8001ac2:	f001 fd3d 	bl	8003540 <HAL_NVIC_EnableIRQ>

}
 8001ac6:	bf00      	nop
 8001ac8:	3708      	adds	r7, #8
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	40023800 	.word	0x40023800

08001ad4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b08a      	sub	sp, #40	; 0x28
 8001ad8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ada:	f107 0314 	add.w	r3, r7, #20
 8001ade:	2200      	movs	r2, #0
 8001ae0:	601a      	str	r2, [r3, #0]
 8001ae2:	605a      	str	r2, [r3, #4]
 8001ae4:	609a      	str	r2, [r3, #8]
 8001ae6:	60da      	str	r2, [r3, #12]
 8001ae8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aea:	2300      	movs	r3, #0
 8001aec:	613b      	str	r3, [r7, #16]
 8001aee:	4b39      	ldr	r3, [pc, #228]	; (8001bd4 <MX_GPIO_Init+0x100>)
 8001af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af2:	4a38      	ldr	r2, [pc, #224]	; (8001bd4 <MX_GPIO_Init+0x100>)
 8001af4:	f043 0304 	orr.w	r3, r3, #4
 8001af8:	6313      	str	r3, [r2, #48]	; 0x30
 8001afa:	4b36      	ldr	r3, [pc, #216]	; (8001bd4 <MX_GPIO_Init+0x100>)
 8001afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afe:	f003 0304 	and.w	r3, r3, #4
 8001b02:	613b      	str	r3, [r7, #16]
 8001b04:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b06:	2300      	movs	r3, #0
 8001b08:	60fb      	str	r3, [r7, #12]
 8001b0a:	4b32      	ldr	r3, [pc, #200]	; (8001bd4 <MX_GPIO_Init+0x100>)
 8001b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0e:	4a31      	ldr	r2, [pc, #196]	; (8001bd4 <MX_GPIO_Init+0x100>)
 8001b10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b14:	6313      	str	r3, [r2, #48]	; 0x30
 8001b16:	4b2f      	ldr	r3, [pc, #188]	; (8001bd4 <MX_GPIO_Init+0x100>)
 8001b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b1e:	60fb      	str	r3, [r7, #12]
 8001b20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b22:	2300      	movs	r3, #0
 8001b24:	60bb      	str	r3, [r7, #8]
 8001b26:	4b2b      	ldr	r3, [pc, #172]	; (8001bd4 <MX_GPIO_Init+0x100>)
 8001b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2a:	4a2a      	ldr	r2, [pc, #168]	; (8001bd4 <MX_GPIO_Init+0x100>)
 8001b2c:	f043 0301 	orr.w	r3, r3, #1
 8001b30:	6313      	str	r3, [r2, #48]	; 0x30
 8001b32:	4b28      	ldr	r3, [pc, #160]	; (8001bd4 <MX_GPIO_Init+0x100>)
 8001b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b36:	f003 0301 	and.w	r3, r3, #1
 8001b3a:	60bb      	str	r3, [r7, #8]
 8001b3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b3e:	2300      	movs	r3, #0
 8001b40:	607b      	str	r3, [r7, #4]
 8001b42:	4b24      	ldr	r3, [pc, #144]	; (8001bd4 <MX_GPIO_Init+0x100>)
 8001b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b46:	4a23      	ldr	r2, [pc, #140]	; (8001bd4 <MX_GPIO_Init+0x100>)
 8001b48:	f043 0302 	orr.w	r3, r3, #2
 8001b4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b4e:	4b21      	ldr	r3, [pc, #132]	; (8001bd4 <MX_GPIO_Init+0x100>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b52:	f003 0302 	and.w	r3, r3, #2
 8001b56:	607b      	str	r3, [r7, #4]
 8001b58:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SS_SD3_GPIO_Port, SS_SD3_Pin, GPIO_PIN_SET);
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	2102      	movs	r1, #2
 8001b5e:	481e      	ldr	r0, [pc, #120]	; (8001bd8 <MX_GPIO_Init+0x104>)
 8001b60:	f002 fcec 	bl	800453c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SS_SD1_Pin|SS_SD2_Pin|SS_SD4_Pin, GPIO_PIN_SET);
 8001b64:	2201      	movs	r2, #1
 8001b66:	2186      	movs	r1, #134	; 0x86
 8001b68:	481c      	ldr	r0, [pc, #112]	; (8001bdc <MX_GPIO_Init+0x108>)
 8001b6a:	f002 fce7 	bl	800453c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_VBUS_GPIO_Port, USB_VBUS_Pin, GPIO_PIN_SET);
 8001b6e:	2201      	movs	r2, #1
 8001b70:	2101      	movs	r1, #1
 8001b72:	481b      	ldr	r0, [pc, #108]	; (8001be0 <MX_GPIO_Init+0x10c>)
 8001b74:	f002 fce2 	bl	800453c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SS_SD3_Pin */
  GPIO_InitStruct.Pin = SS_SD3_Pin;
 8001b78:	2302      	movs	r3, #2
 8001b7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b80:	2301      	movs	r3, #1
 8001b82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b84:	2302      	movs	r3, #2
 8001b86:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SS_SD3_GPIO_Port, &GPIO_InitStruct);
 8001b88:	f107 0314 	add.w	r3, r7, #20
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	4812      	ldr	r0, [pc, #72]	; (8001bd8 <MX_GPIO_Init+0x104>)
 8001b90:	f002 fb38 	bl	8004204 <HAL_GPIO_Init>

  /*Configure GPIO pins : SS_SD1_Pin SS_SD2_Pin SS_SD4_Pin */
  GPIO_InitStruct.Pin = SS_SD1_Pin|SS_SD2_Pin|SS_SD4_Pin;
 8001b94:	2386      	movs	r3, #134	; 0x86
 8001b96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ba0:	2302      	movs	r3, #2
 8001ba2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ba4:	f107 0314 	add.w	r3, r7, #20
 8001ba8:	4619      	mov	r1, r3
 8001baa:	480c      	ldr	r0, [pc, #48]	; (8001bdc <MX_GPIO_Init+0x108>)
 8001bac:	f002 fb2a 	bl	8004204 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001bc0:	f107 0314 	add.w	r3, r7, #20
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	4806      	ldr	r0, [pc, #24]	; (8001be0 <MX_GPIO_Init+0x10c>)
 8001bc8:	f002 fb1c 	bl	8004204 <HAL_GPIO_Init>

}
 8001bcc:	bf00      	nop
 8001bce:	3728      	adds	r7, #40	; 0x28
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	40023800 	.word	0x40023800
 8001bd8:	40020800 	.word	0x40020800
 8001bdc:	40020000 	.word	0x40020000
 8001be0:	40020400 	.word	0x40020400

08001be4 <HAL_UART_RxCpltCallback>:

uint8_t tmp1;
uint8_t tmp2;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 if(huart==&UI_UART && system_status==SYSTEM_READY)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	4a0b      	ldr	r2, [pc, #44]	; (8001c1c <HAL_UART_RxCpltCallback+0x38>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d10e      	bne.n	8001c12 <HAL_UART_RxCpltCallback+0x2e>
 8001bf4:	4b0a      	ldr	r3, [pc, #40]	; (8001c20 <HAL_UART_RxCpltCallback+0x3c>)
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	2b0a      	cmp	r3, #10
 8001bfa:	d10a      	bne.n	8001c12 <HAL_UART_RxCpltCallback+0x2e>
 {
	 UI_media_process_byte(&user_interface,user_interface.media_rx_byte);
 8001bfc:	4b09      	ldr	r3, [pc, #36]	; (8001c24 <HAL_UART_RxCpltCallback+0x40>)
 8001bfe:	7b1b      	ldrb	r3, [r3, #12]
 8001c00:	4619      	mov	r1, r3
 8001c02:	4808      	ldr	r0, [pc, #32]	; (8001c24 <HAL_UART_RxCpltCallback+0x40>)
 8001c04:	f7fe fd38 	bl	8000678 <UI_media_process_byte>
	 HAL_UART_Receive_IT(&UI_UART,&(user_interface.media_rx_byte),1);
 8001c08:	2201      	movs	r2, #1
 8001c0a:	4907      	ldr	r1, [pc, #28]	; (8001c28 <HAL_UART_RxCpltCallback+0x44>)
 8001c0c:	4803      	ldr	r0, [pc, #12]	; (8001c1c <HAL_UART_RxCpltCallback+0x38>)
 8001c0e:	f006 fadd 	bl	80081cc <HAL_UART_Receive_IT>
 }
}
 8001c12:	bf00      	nop
 8001c14:	3708      	adds	r7, #8
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	20000954 	.word	0x20000954
 8001c20:	20001b70 	.word	0x20001b70
 8001c24:	20000a64 	.word	0x20000a64
 8001c28:	20000a70 	.word	0x20000a70

08001c2c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]

 if(huart==&UI_UART)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4a09      	ldr	r2, [pc, #36]	; (8001c5c <HAL_UART_TxCpltCallback+0x30>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d10b      	bne.n	8001c54 <HAL_UART_TxCpltCallback+0x28>
 {
  if(UI_media_get_byte(&user_interface,&tmp2)==UI_F_OK)
 8001c3c:	4908      	ldr	r1, [pc, #32]	; (8001c60 <HAL_UART_TxCpltCallback+0x34>)
 8001c3e:	4809      	ldr	r0, [pc, #36]	; (8001c64 <HAL_UART_TxCpltCallback+0x38>)
 8001c40:	f7fe fd98 	bl	8000774 <UI_media_get_byte>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d104      	bne.n	8001c54 <HAL_UART_TxCpltCallback+0x28>
  {
	    HAL_UART_Transmit_IT(&UI_UART,&tmp2,1);
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	4904      	ldr	r1, [pc, #16]	; (8001c60 <HAL_UART_TxCpltCallback+0x34>)
 8001c4e:	4803      	ldr	r0, [pc, #12]	; (8001c5c <HAL_UART_TxCpltCallback+0x30>)
 8001c50:	f006 fa77 	bl	8008142 <HAL_UART_Transmit_IT>
  }
 }
}
 8001c54:	bf00      	nop
 8001c56:	3708      	adds	r7, #8
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	20000954 	.word	0x20000954
 8001c60:	20001b84 	.word	0x20001b84
 8001c64:	20000a64 	.word	0x20000a64

08001c68 <icListen_prepare_messages>:

void icListen_prepare_messages(icListen_object_typedef* self_object)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  collect_msg_ptr.start_addr=(uint8_t*)&collect_msg;
 8001c70:	4b13      	ldr	r3, [pc, #76]	; (8001cc0 <icListen_prepare_messages+0x58>)
 8001c72:	4a14      	ldr	r2, [pc, #80]	; (8001cc4 <icListen_prepare_messages+0x5c>)
 8001c74:	601a      	str	r2, [r3, #0]
  collect_msg_ptr.size=sizeof(icListen_collect_short_mask_msg);
 8001c76:	4b12      	ldr	r3, [pc, #72]	; (8001cc0 <icListen_prepare_messages+0x58>)
 8001c78:	2207      	movs	r2, #7
 8001c7a:	605a      	str	r2, [r3, #4]

  status_msg_ptr.start_addr=(uint8_t*)&status_msg;
 8001c7c:	4b12      	ldr	r3, [pc, #72]	; (8001cc8 <icListen_prepare_messages+0x60>)
 8001c7e:	4a13      	ldr	r2, [pc, #76]	; (8001ccc <icListen_prepare_messages+0x64>)
 8001c80:	601a      	str	r2, [r3, #0]
  status_msg_ptr.size=sizeof(icListen_enquire_device_msg);
 8001c82:	4b11      	ldr	r3, [pc, #68]	; (8001cc8 <icListen_prepare_messages+0x60>)
 8001c84:	2206      	movs	r2, #6
 8001c86:	605a      	str	r2, [r3, #4]

  setup_msg_ptr.start_addr=(uint8_t*)&setup_msg;
 8001c88:	4b11      	ldr	r3, [pc, #68]	; (8001cd0 <icListen_prepare_messages+0x68>)
 8001c8a:	4a12      	ldr	r2, [pc, #72]	; (8001cd4 <icListen_prepare_messages+0x6c>)
 8001c8c:	601a      	str	r2, [r3, #0]
  setup_msg_ptr.size=sizeof(icListen_setup_full_msg);
 8001c8e:	4b10      	ldr	r3, [pc, #64]	; (8001cd0 <icListen_prepare_messages+0x68>)
 8001c90:	2262      	movs	r2, #98	; 0x62
 8001c92:	605a      	str	r2, [r3, #4]

  icListen_prepare_collect_msg(&collect_msg,0x20);
 8001c94:	2120      	movs	r1, #32
 8001c96:	480b      	ldr	r0, [pc, #44]	; (8001cc4 <icListen_prepare_messages+0x5c>)
 8001c98:	f7ff fbcf 	bl	800143a <icListen_prepare_collect_msg>
  icListen_prepare_enquire_device_msg(&status_msg);
 8001c9c:	480b      	ldr	r0, [pc, #44]	; (8001ccc <icListen_prepare_messages+0x64>)
 8001c9e:	f7ff fbef 	bl	8001480 <icListen_prepare_enquire_device_msg>
  icListen_prepare_setup_msg(&setup_msg,self_object->settings->wav_sample_rate,self_object->settings->wav_sample_bit_depth);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6a1b      	ldr	r3, [r3, #32]
 8001ca6:	6819      	ldr	r1, [r3, #0]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6a1b      	ldr	r3, [r3, #32]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	461a      	mov	r2, r3
 8001cb0:	4808      	ldr	r0, [pc, #32]	; (8001cd4 <icListen_prepare_messages+0x6c>)
 8001cb2:	f7ff fa61 	bl	8001178 <icListen_prepare_setup_msg>
  //HAL_UART_Transmit(&huart1,(uint8_t*)&setup_msg,98,100);
}
 8001cb6:	bf00      	nop
 8001cb8:	3708      	adds	r7, #8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	200009e8 	.word	0x200009e8
 8001cc4:	200009f0 	.word	0x200009f0
 8001cc8:	200009b8 	.word	0x200009b8
 8001ccc:	200009c0 	.word	0x200009c0
 8001cd0:	200009f8 	.word	0x200009f8
 8001cd4:	20000a00 	.word	0x20000a00

08001cd8 <open_new_wav_file>:

F_RES open_new_wav_file()
{
 8001cd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cda:	b091      	sub	sp, #68	; 0x44
 8001cdc:	af06      	add	r7, sp, #24
	char file_name[30];
	file_bytes_left=((icListen.settings->wav_sample_bit_depth/8)*icListen.settings->wav_sample_rate*icListen.settings->file_duration)-44;
 8001cde:	4b33      	ldr	r3, [pc, #204]	; (8001dac <open_new_wav_file+0xd4>)
 8001ce0:	6a1b      	ldr	r3, [r3, #32]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	08db      	lsrs	r3, r3, #3
 8001ce6:	4a31      	ldr	r2, [pc, #196]	; (8001dac <open_new_wav_file+0xd4>)
 8001ce8:	6a12      	ldr	r2, [r2, #32]
 8001cea:	6812      	ldr	r2, [r2, #0]
 8001cec:	fb02 f303 	mul.w	r3, r2, r3
 8001cf0:	4a2e      	ldr	r2, [pc, #184]	; (8001dac <open_new_wav_file+0xd4>)
 8001cf2:	6a12      	ldr	r2, [r2, #32]
 8001cf4:	6892      	ldr	r2, [r2, #8]
 8001cf6:	fb02 f303 	mul.w	r3, r2, r3
 8001cfa:	3b2c      	subs	r3, #44	; 0x2c
 8001cfc:	4a2c      	ldr	r2, [pc, #176]	; (8001db0 <open_new_wav_file+0xd8>)
 8001cfe:	6013      	str	r3, [r2, #0]
	read_time(&rtc);
 8001d00:	482c      	ldr	r0, [pc, #176]	; (8001db4 <open_new_wav_file+0xdc>)
 8001d02:	f000 fc1b 	bl	800253c <read_time>
	sprintf(file_name,"%d:%d_%02d%02d%02d_%02d%02d%02d.wav",microsd_storage.active_disk_indx,icListen.settings->file_index,rtc.time.Hours,rtc.time.Minutes,rtc.time.Seconds,rtc.date.Date,rtc.date.Month,rtc.date.Year);
 8001d06:	4b2c      	ldr	r3, [pc, #176]	; (8001db8 <open_new_wav_file+0xe0>)
 8001d08:	f893 3910 	ldrb.w	r3, [r3, #2320]	; 0x910
 8001d0c:	469c      	mov	ip, r3
 8001d0e:	4b27      	ldr	r3, [pc, #156]	; (8001dac <open_new_wav_file+0xd4>)
 8001d10:	6a1b      	ldr	r3, [r3, #32]
 8001d12:	68db      	ldr	r3, [r3, #12]
 8001d14:	4a27      	ldr	r2, [pc, #156]	; (8001db4 <open_new_wav_file+0xdc>)
 8001d16:	7812      	ldrb	r2, [r2, #0]
 8001d18:	4611      	mov	r1, r2
 8001d1a:	4a26      	ldr	r2, [pc, #152]	; (8001db4 <open_new_wav_file+0xdc>)
 8001d1c:	7852      	ldrb	r2, [r2, #1]
 8001d1e:	4614      	mov	r4, r2
 8001d20:	4a24      	ldr	r2, [pc, #144]	; (8001db4 <open_new_wav_file+0xdc>)
 8001d22:	7892      	ldrb	r2, [r2, #2]
 8001d24:	4615      	mov	r5, r2
 8001d26:	4a23      	ldr	r2, [pc, #140]	; (8001db4 <open_new_wav_file+0xdc>)
 8001d28:	7d92      	ldrb	r2, [r2, #22]
 8001d2a:	4616      	mov	r6, r2
 8001d2c:	4a21      	ldr	r2, [pc, #132]	; (8001db4 <open_new_wav_file+0xdc>)
 8001d2e:	7d52      	ldrb	r2, [r2, #21]
 8001d30:	607a      	str	r2, [r7, #4]
 8001d32:	4a20      	ldr	r2, [pc, #128]	; (8001db4 <open_new_wav_file+0xdc>)
 8001d34:	7dd2      	ldrb	r2, [r2, #23]
 8001d36:	f107 0008 	add.w	r0, r7, #8
 8001d3a:	9205      	str	r2, [sp, #20]
 8001d3c:	687a      	ldr	r2, [r7, #4]
 8001d3e:	9204      	str	r2, [sp, #16]
 8001d40:	9603      	str	r6, [sp, #12]
 8001d42:	9502      	str	r5, [sp, #8]
 8001d44:	9401      	str	r4, [sp, #4]
 8001d46:	9100      	str	r1, [sp, #0]
 8001d48:	4662      	mov	r2, ip
 8001d4a:	491c      	ldr	r1, [pc, #112]	; (8001dbc <open_new_wav_file+0xe4>)
 8001d4c:	f013 f9d8 	bl	8015100 <siprintf>
	if(disk_kbytes_left>(file_bytes_left/1024)){
 8001d50:	4b17      	ldr	r3, [pc, #92]	; (8001db0 <open_new_wav_file+0xd8>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	0a9a      	lsrs	r2, r3, #10
 8001d56:	4b1a      	ldr	r3, [pc, #104]	; (8001dc0 <open_new_wav_file+0xe8>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	429a      	cmp	r2, r3
 8001d5c:	d221      	bcs.n	8001da2 <open_new_wav_file+0xca>
	 if(wav_file_open(&wav_file,file_name,icListen.settings->wav_sample_bit_depth,icListen.settings->wav_sample_rate,1)==F_OK){
 8001d5e:	4b13      	ldr	r3, [pc, #76]	; (8001dac <open_new_wav_file+0xd4>)
 8001d60:	6a1b      	ldr	r3, [r3, #32]
 8001d62:	685a      	ldr	r2, [r3, #4]
 8001d64:	4b11      	ldr	r3, [pc, #68]	; (8001dac <open_new_wav_file+0xd4>)
 8001d66:	6a1b      	ldr	r3, [r3, #32]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f107 0108 	add.w	r1, r7, #8
 8001d6e:	2001      	movs	r0, #1
 8001d70:	9000      	str	r0, [sp, #0]
 8001d72:	4814      	ldr	r0, [pc, #80]	; (8001dc4 <open_new_wav_file+0xec>)
 8001d74:	f001 f9a8 	bl	80030c8 <wav_file_open>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d111      	bne.n	8001da2 <open_new_wav_file+0xca>
		disk_kbytes_left-=(file_bytes_left/1024);
 8001d7e:	4b10      	ldr	r3, [pc, #64]	; (8001dc0 <open_new_wav_file+0xe8>)
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	4b0b      	ldr	r3, [pc, #44]	; (8001db0 <open_new_wav_file+0xd8>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	0a9b      	lsrs	r3, r3, #10
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	4a0d      	ldr	r2, [pc, #52]	; (8001dc0 <open_new_wav_file+0xe8>)
 8001d8c:	6013      	str	r3, [r2, #0]
		icListen.settings->file_index++;
 8001d8e:	4b07      	ldr	r3, [pc, #28]	; (8001dac <open_new_wav_file+0xd4>)
 8001d90:	6a1b      	ldr	r3, [r3, #32]
 8001d92:	68da      	ldr	r2, [r3, #12]
 8001d94:	3201      	adds	r2, #1
 8001d96:	60da      	str	r2, [r3, #12]
		mcu_flash_save(&mcu_flash);
 8001d98:	480b      	ldr	r0, [pc, #44]	; (8001dc8 <open_new_wav_file+0xf0>)
 8001d9a:	f000 fb6d 	bl	8002478 <mcu_flash_save>
		return F_OK;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	e000      	b.n	8001da4 <open_new_wav_file+0xcc>
	 }
	}
    return F_ERR;
 8001da2:	2301      	movs	r3, #1
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	372c      	adds	r7, #44	; 0x2c
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001dac:	20000800 	.word	0x20000800
 8001db0:	20001b74 	.word	0x20001b74
 8001db4:	20001b88 	.word	0x20001b88
 8001db8:	20000e9c 	.word	0x20000e9c
 8001dbc:	08017380 	.word	0x08017380
 8001dc0:	20001b78 	.word	0x20001b78
 8001dc4:	200017b8 	.word	0x200017b8
 8001dc8:	20000e78 	.word	0x20000e78

08001dcc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b086      	sub	sp, #24
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 8001dd4:	f012 f970 	bl	80140b8 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
   osEvent event;

  if(mcu_flash_read(&mcu_flash)!=F_OK){
 8001dd8:	483c      	ldr	r0, [pc, #240]	; (8001ecc <StartDefaultTask+0x100>)
 8001dda:	f000 fb2d 	bl	8002438 <mcu_flash_read>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d02a      	beq.n	8001e3a <StartDefaultTask+0x6e>
  		icListen.settings->wav_sample_rate=ICLISTEN_DEFAULT_WAV_SAMPLE_RATE;
 8001de4:	4b3a      	ldr	r3, [pc, #232]	; (8001ed0 <StartDefaultTask+0x104>)
 8001de6:	6a1b      	ldr	r3, [r3, #32]
 8001de8:	2200      	movs	r2, #0
 8001dea:	701a      	strb	r2, [r3, #0]
 8001dec:	2200      	movs	r2, #0
 8001dee:	f042 027d 	orr.w	r2, r2, #125	; 0x7d
 8001df2:	705a      	strb	r2, [r3, #1]
 8001df4:	2200      	movs	r2, #0
 8001df6:	709a      	strb	r2, [r3, #2]
 8001df8:	2200      	movs	r2, #0
 8001dfa:	70da      	strb	r2, [r3, #3]
  		icListen.settings->wav_sample_bit_depth=ICLISTEN_DEFAULT_WAV_SAMPLE_BIT_DEPTH;
 8001dfc:	4b34      	ldr	r3, [pc, #208]	; (8001ed0 <StartDefaultTask+0x104>)
 8001dfe:	6a1b      	ldr	r3, [r3, #32]
 8001e00:	2200      	movs	r2, #0
 8001e02:	f042 0218 	orr.w	r2, r2, #24
 8001e06:	711a      	strb	r2, [r3, #4]
 8001e08:	2200      	movs	r2, #0
 8001e0a:	715a      	strb	r2, [r3, #5]
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	719a      	strb	r2, [r3, #6]
 8001e10:	2200      	movs	r2, #0
 8001e12:	71da      	strb	r2, [r3, #7]
  		icListen.settings->file_duration=ICLISTEN_DEFAULT_FILE_DURATION;
 8001e14:	4b2e      	ldr	r3, [pc, #184]	; (8001ed0 <StartDefaultTask+0x104>)
 8001e16:	6a1b      	ldr	r3, [r3, #32]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	f042 0278 	orr.w	r2, r2, #120	; 0x78
 8001e1e:	721a      	strb	r2, [r3, #8]
 8001e20:	2200      	movs	r2, #0
 8001e22:	725a      	strb	r2, [r3, #9]
 8001e24:	2200      	movs	r2, #0
 8001e26:	729a      	strb	r2, [r3, #10]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	72da      	strb	r2, [r3, #11]
  		mcu_flash_save(&mcu_flash);
 8001e2c:	4827      	ldr	r0, [pc, #156]	; (8001ecc <StartDefaultTask+0x100>)
 8001e2e:	f000 fb23 	bl	8002478 <mcu_flash_save>
  }
  while(microsd_storage.status!=STORAGE_NOT_INITTIALIZED) {osDelay(1);}
 8001e32:	e002      	b.n	8001e3a <StartDefaultTask+0x6e>
 8001e34:	2001      	movs	r0, #1
 8001e36:	f00f feb8 	bl	8011baa <osDelay>
 8001e3a:	4b26      	ldr	r3, [pc, #152]	; (8001ed4 <StartDefaultTask+0x108>)
 8001e3c:	f893 3919 	ldrb.w	r3, [r3, #2329]	; 0x919
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d1f7      	bne.n	8001e34 <StartDefaultTask+0x68>
  system_status=SYSTEM_READY;
 8001e44:	4b24      	ldr	r3, [pc, #144]	; (8001ed8 <StartDefaultTask+0x10c>)
 8001e46:	220a      	movs	r2, #10
 8001e48:	701a      	strb	r2, [r3, #0]

  /* Infinite loop */
  for(;;)
  {
	  event = osMessageGet(AppliEventHandle, osWaitForever);
 8001e4a:	4b24      	ldr	r3, [pc, #144]	; (8001edc <StartDefaultTask+0x110>)
 8001e4c:	6819      	ldr	r1, [r3, #0]
 8001e4e:	f107 030c 	add.w	r3, r7, #12
 8001e52:	f04f 32ff 	mov.w	r2, #4294967295
 8001e56:	4618      	mov	r0, r3
 8001e58:	f00f ff24 	bl	8011ca4 <osMessageGet>

	  if(event.status == osEventMessage)
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	2b10      	cmp	r3, #16
 8001e60:	d130      	bne.n	8001ec4 <StartDefaultTask+0xf8>
	  {
		switch(event.value.v)
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	2b03      	cmp	r3, #3
 8001e66:	d006      	beq.n	8001e76 <StartDefaultTask+0xaa>
 8001e68:	2b03      	cmp	r3, #3
 8001e6a:	d82d      	bhi.n	8001ec8 <StartDefaultTask+0xfc>
 8001e6c:	2b01      	cmp	r3, #1
 8001e6e:	d026      	beq.n	8001ebe <StartDefaultTask+0xf2>
 8001e70:	2b02      	cmp	r3, #2
 8001e72:	d004      	beq.n	8001e7e <StartDefaultTask+0xb2>
		 case APPLICATION_START:
		   USB_set_line_coding();
		 break;

		 default:
		 break;
 8001e74:	e028      	b.n	8001ec8 <StartDefaultTask+0xfc>
			 icListen_init_sensor_status(&icListen);
 8001e76:	4816      	ldr	r0, [pc, #88]	; (8001ed0 <StartDefaultTask+0x104>)
 8001e78:	f7ff f956 	bl	8001128 <icListen_init_sensor_status>
		 break;
 8001e7c:	e025      	b.n	8001eca <StartDefaultTask+0xfe>
			 osDelay(5000);
 8001e7e:	f241 3088 	movw	r0, #5000	; 0x1388
 8001e82:	f00f fe92 	bl	8011baa <osDelay>
			 icListen_init_sensor_status(&icListen);
 8001e86:	4812      	ldr	r0, [pc, #72]	; (8001ed0 <StartDefaultTask+0x104>)
 8001e88:	f7ff f94e 	bl	8001128 <icListen_init_sensor_status>
			 icListen.status=ICLISTEN_CONNECTED;
 8001e8c:	4b10      	ldr	r3, [pc, #64]	; (8001ed0 <StartDefaultTask+0x104>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	775a      	strb	r2, [r3, #29]
			 osMessagePut(USB_txHandle,(uint32_t)&status_msg_ptr, 0);
 8001e92:	4b13      	ldr	r3, [pc, #76]	; (8001ee0 <StartDefaultTask+0x114>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4913      	ldr	r1, [pc, #76]	; (8001ee4 <StartDefaultTask+0x118>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f00f fec2 	bl	8011c24 <osMessagePut>
			 osMessagePut(USB_txHandle,(uint32_t)&setup_msg_ptr, 0);
 8001ea0:	4b0f      	ldr	r3, [pc, #60]	; (8001ee0 <StartDefaultTask+0x114>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4910      	ldr	r1, [pc, #64]	; (8001ee8 <StartDefaultTask+0x11c>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f00f febb 	bl	8011c24 <osMessagePut>
			 osMessagePut(USB_txHandle,(uint32_t)&collect_msg_ptr, 0);
 8001eae:	4b0c      	ldr	r3, [pc, #48]	; (8001ee0 <StartDefaultTask+0x114>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	490e      	ldr	r1, [pc, #56]	; (8001eec <StartDefaultTask+0x120>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f00f feb4 	bl	8011c24 <osMessagePut>
		 break;
 8001ebc:	e005      	b.n	8001eca <StartDefaultTask+0xfe>
		   USB_set_line_coding();
 8001ebe:	f012 f8cd 	bl	801405c <USB_set_line_coding>
		 break;
 8001ec2:	e002      	b.n	8001eca <StartDefaultTask+0xfe>
		 }
	   }
 8001ec4:	bf00      	nop
 8001ec6:	e7c0      	b.n	8001e4a <StartDefaultTask+0x7e>
		 break;
 8001ec8:	bf00      	nop
	  event = osMessageGet(AppliEventHandle, osWaitForever);
 8001eca:	e7be      	b.n	8001e4a <StartDefaultTask+0x7e>
 8001ecc:	20000e78 	.word	0x20000e78
 8001ed0:	20000800 	.word	0x20000800
 8001ed4:	20000e9c 	.word	0x20000e9c
 8001ed8:	20001b70 	.word	0x20001b70
 8001edc:	200009a8 	.word	0x200009a8
 8001ee0:	200009b0 	.word	0x200009b0
 8001ee4:	200009b8 	.word	0x200009b8
 8001ee8:	200009f8 	.word	0x200009f8
 8001eec:	200009e8 	.word	0x200009e8

08001ef0 <storage_f>:
* @retval None
*/

/* USER CODE END Header_storage_f */
void storage_f(void const * argument)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b0a0      	sub	sp, #128	; 0x80
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN storage_f */
  osDelay(500);
 8001ef8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001efc:	f00f fe55 	bl	8011baa <osDelay>
  char info_msg[100];

  memory_region_pointer* data_ptr;
  osEvent storage_w_event;

  sprintf(info_msg,"Wait for storage init....");
 8001f00:	f107 0318 	add.w	r3, r7, #24
 8001f04:	499b      	ldr	r1, [pc, #620]	; (8002174 <storage_f+0x284>)
 8001f06:	4618      	mov	r0, r3
 8001f08:	f013 f8fa 	bl	8015100 <siprintf>
  HAL_UART_Transmit(&huart1,info_msg,strlen(info_msg),100);
 8001f0c:	f107 0318 	add.w	r3, r7, #24
 8001f10:	4618      	mov	r0, r3
 8001f12:	f7fe f967 	bl	80001e4 <strlen>
 8001f16:	4603      	mov	r3, r0
 8001f18:	b29a      	uxth	r2, r3
 8001f1a:	f107 0118 	add.w	r1, r7, #24
 8001f1e:	2364      	movs	r3, #100	; 0x64
 8001f20:	4895      	ldr	r0, [pc, #596]	; (8002178 <storage_f+0x288>)
 8001f22:	f006 f87c 	bl	800801e <HAL_UART_Transmit>

  sd_storage_link_ss(&microsd_storage,0,SS_SD1_Pin,GPIOA);
 8001f26:	4b95      	ldr	r3, [pc, #596]	; (800217c <storage_f+0x28c>)
 8001f28:	2202      	movs	r2, #2
 8001f2a:	2100      	movs	r1, #0
 8001f2c:	4894      	ldr	r0, [pc, #592]	; (8002180 <storage_f+0x290>)
 8001f2e:	f7ff f899 	bl	8001064 <sd_storage_link_ss>
  sd_storage_link_ss(&microsd_storage,1,SS_SD2_Pin,GPIOA);
 8001f32:	4b92      	ldr	r3, [pc, #584]	; (800217c <storage_f+0x28c>)
 8001f34:	2204      	movs	r2, #4
 8001f36:	2101      	movs	r1, #1
 8001f38:	4891      	ldr	r0, [pc, #580]	; (8002180 <storage_f+0x290>)
 8001f3a:	f7ff f893 	bl	8001064 <sd_storage_link_ss>
  sd_storage_link_ss(&microsd_storage,2,SS_SD3_Pin,SS_SD3_GPIO_Port);
 8001f3e:	4b91      	ldr	r3, [pc, #580]	; (8002184 <storage_f+0x294>)
 8001f40:	2202      	movs	r2, #2
 8001f42:	2102      	movs	r1, #2
 8001f44:	488e      	ldr	r0, [pc, #568]	; (8002180 <storage_f+0x290>)
 8001f46:	f7ff f88d 	bl	8001064 <sd_storage_link_ss>
  sd_storage_link_ss(&microsd_storage,3,SS_SD4_Pin,GPIOA);
 8001f4a:	4b8c      	ldr	r3, [pc, #560]	; (800217c <storage_f+0x28c>)
 8001f4c:	2280      	movs	r2, #128	; 0x80
 8001f4e:	2103      	movs	r1, #3
 8001f50:	488b      	ldr	r0, [pc, #556]	; (8002180 <storage_f+0x290>)
 8001f52:	f7ff f887 	bl	8001064 <sd_storage_link_ss>
  while(sd_storage_init(&microsd_storage)!=F_OK) osDelay(1000);
 8001f56:	e003      	b.n	8001f60 <storage_f+0x70>
 8001f58:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f5c:	f00f fe25 	bl	8011baa <osDelay>
 8001f60:	4887      	ldr	r0, [pc, #540]	; (8002180 <storage_f+0x290>)
 8001f62:	f7fe ffbd 	bl	8000ee0 <sd_storage_init>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d1f5      	bne.n	8001f58 <storage_f+0x68>

  sprintf(info_msg,"detected %d cards.\r",microsd_storage.num_of_discs);
 8001f6c:	4b84      	ldr	r3, [pc, #528]	; (8002180 <storage_f+0x290>)
 8001f6e:	f893 3918 	ldrb.w	r3, [r3, #2328]	; 0x918
 8001f72:	461a      	mov	r2, r3
 8001f74:	f107 0318 	add.w	r3, r7, #24
 8001f78:	4983      	ldr	r1, [pc, #524]	; (8002188 <storage_f+0x298>)
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f013 f8c0 	bl	8015100 <siprintf>
  HAL_UART_Transmit(&huart1,info_msg,strlen(info_msg),100);
 8001f80:	f107 0318 	add.w	r3, r7, #24
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7fe f92d 	bl	80001e4 <strlen>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	b29a      	uxth	r2, r3
 8001f8e:	f107 0118 	add.w	r1, r7, #24
 8001f92:	2364      	movs	r3, #100	; 0x64
 8001f94:	4878      	ldr	r0, [pc, #480]	; (8002178 <storage_f+0x288>)
 8001f96:	f006 f842 	bl	800801e <HAL_UART_Transmit>



  disk_kbytes_left=microsd_storage.disks[microsd_storage.active_disk_indx].free_space;
 8001f9a:	4b79      	ldr	r3, [pc, #484]	; (8002180 <storage_f+0x290>)
 8001f9c:	f893 3910 	ldrb.w	r3, [r3, #2320]	; 0x910
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	4a77      	ldr	r2, [pc, #476]	; (8002180 <storage_f+0x290>)
 8001fa4:	f44f 7311 	mov.w	r3, #580	; 0x244
 8001fa8:	fb01 f303 	mul.w	r3, r1, r3
 8001fac:	4413      	add	r3, r2
 8001fae:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a75      	ldr	r2, [pc, #468]	; (800218c <storage_f+0x29c>)
 8001fb6:	6013      	str	r3, [r2, #0]
  if(open_new_wav_file()!=F_OK){
 8001fb8:	f7ff fe8e 	bl	8001cd8 <open_new_wav_file>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d030      	beq.n	8002024 <storage_f+0x134>
  do{
     if(sd_storage_set_next_disk(&microsd_storage)!=F_OK){
 8001fc2:	486f      	ldr	r0, [pc, #444]	; (8002180 <storage_f+0x290>)
 8001fc4:	f7ff f86c 	bl	80010a0 <sd_storage_set_next_disk>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d016      	beq.n	8001ffc <storage_f+0x10c>
    	sprintf(info_msg,"End of storage reached.\r");
 8001fce:	f107 0318 	add.w	r3, r7, #24
 8001fd2:	496f      	ldr	r1, [pc, #444]	; (8002190 <storage_f+0x2a0>)
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f013 f893 	bl	8015100 <siprintf>
  	    HAL_UART_Transmit(&huart1,info_msg,strlen(info_msg),100);
 8001fda:	f107 0318 	add.w	r3, r7, #24
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f7fe f900 	bl	80001e4 <strlen>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	b29a      	uxth	r2, r3
 8001fe8:	f107 0118 	add.w	r1, r7, #24
 8001fec:	2364      	movs	r3, #100	; 0x64
 8001fee:	4862      	ldr	r0, [pc, #392]	; (8002178 <storage_f+0x288>)
 8001ff0:	f006 f815 	bl	800801e <HAL_UART_Transmit>
      	while(1){osDelay(1);}
 8001ff4:	2001      	movs	r0, #1
 8001ff6:	f00f fdd8 	bl	8011baa <osDelay>
 8001ffa:	e7fb      	b.n	8001ff4 <storage_f+0x104>
     }
  	 disk_kbytes_left=microsd_storage.disks[microsd_storage.active_disk_indx].free_space;
 8001ffc:	4b60      	ldr	r3, [pc, #384]	; (8002180 <storage_f+0x290>)
 8001ffe:	f893 3910 	ldrb.w	r3, [r3, #2320]	; 0x910
 8002002:	4619      	mov	r1, r3
 8002004:	4a5e      	ldr	r2, [pc, #376]	; (8002180 <storage_f+0x290>)
 8002006:	f44f 7311 	mov.w	r3, #580	; 0x244
 800200a:	fb01 f303 	mul.w	r3, r1, r3
 800200e:	4413      	add	r3, r2
 8002010:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a5d      	ldr	r2, [pc, #372]	; (800218c <storage_f+0x29c>)
 8002018:	6013      	str	r3, [r2, #0]
   }while(open_new_wav_file()!=F_OK);
 800201a:	f7ff fe5d 	bl	8001cd8 <open_new_wav_file>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d1ce      	bne.n	8001fc2 <storage_f+0xd2>

  /* Infinite loop */
  for(;;)
  {

   storage_w_event = osMessageGet(storage_wHandle, osWaitForever);
 8002024:	4b5b      	ldr	r3, [pc, #364]	; (8002194 <storage_f+0x2a4>)
 8002026:	6819      	ldr	r1, [r3, #0]
 8002028:	f107 030c 	add.w	r3, r7, #12
 800202c:	f04f 32ff 	mov.w	r2, #4294967295
 8002030:	4618      	mov	r0, r3
 8002032:	f00f fe37 	bl	8011ca4 <osMessageGet>
   if(storage_w_event.status == osEventMessage){
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	2b10      	cmp	r3, #16
 800203a:	d1f3      	bne.n	8002024 <storage_f+0x134>
	 data_ptr=(memory_region_pointer*)storage_w_event.value.v;
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	67fb      	str	r3, [r7, #124]	; 0x7c


	 if(file_bytes_left>data_ptr->size){
 8002040:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002042:	685a      	ldr	r2, [r3, #4]
 8002044:	4b54      	ldr	r3, [pc, #336]	; (8002198 <storage_f+0x2a8>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	429a      	cmp	r2, r3
 800204a:	d22c      	bcs.n	80020a6 <storage_f+0x1b6>
	   if(wav_file_write(&wav_file,data_ptr->start_addr,data_ptr->size)==F_OK){
 800204c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800204e:	6819      	ldr	r1, [r3, #0]
 8002050:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	461a      	mov	r2, r3
 8002056:	4851      	ldr	r0, [pc, #324]	; (800219c <storage_f+0x2ac>)
 8002058:	f001 f8eb 	bl	8003232 <wav_file_write>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d107      	bne.n	8002072 <storage_f+0x182>
	      file_bytes_left-=data_ptr->size;
 8002062:	4b4d      	ldr	r3, [pc, #308]	; (8002198 <storage_f+0x2a8>)
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	1ad3      	subs	r3, r2, r3
 800206c:	4a4a      	ldr	r2, [pc, #296]	; (8002198 <storage_f+0x2a8>)
 800206e:	6013      	str	r3, [r2, #0]
 8002070:	e7d8      	b.n	8002024 <storage_f+0x134>
	   }
	   else{
	      wav_file_close(&wav_file);
 8002072:	484a      	ldr	r0, [pc, #296]	; (800219c <storage_f+0x2ac>)
 8002074:	f001 f8ac 	bl	80031d0 <wav_file_close>
	      sprintf(info_msg,"Write error.\r");
 8002078:	f107 0318 	add.w	r3, r7, #24
 800207c:	4948      	ldr	r1, [pc, #288]	; (80021a0 <storage_f+0x2b0>)
 800207e:	4618      	mov	r0, r3
 8002080:	f013 f83e 	bl	8015100 <siprintf>
	      HAL_UART_Transmit(&huart1,info_msg,strlen(info_msg),100);
 8002084:	f107 0318 	add.w	r3, r7, #24
 8002088:	4618      	mov	r0, r3
 800208a:	f7fe f8ab 	bl	80001e4 <strlen>
 800208e:	4603      	mov	r3, r0
 8002090:	b29a      	uxth	r2, r3
 8002092:	f107 0118 	add.w	r1, r7, #24
 8002096:	2364      	movs	r3, #100	; 0x64
 8002098:	4837      	ldr	r0, [pc, #220]	; (8002178 <storage_f+0x288>)
 800209a:	f005 ffc0 	bl	800801e <HAL_UART_Transmit>
	      while(1){osDelay(1);}
 800209e:	2001      	movs	r0, #1
 80020a0:	f00f fd83 	bl	8011baa <osDelay>
 80020a4:	e7fb      	b.n	800209e <storage_f+0x1ae>
	   }
	 }
	 else{
		wav_file_close(&wav_file);
 80020a6:	483d      	ldr	r0, [pc, #244]	; (800219c <storage_f+0x2ac>)
 80020a8:	f001 f892 	bl	80031d0 <wav_file_close>
		if(open_new_wav_file()!=F_OK){
 80020ac:	f7ff fe14 	bl	8001cd8 <open_new_wav_file>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d030      	beq.n	8002118 <storage_f+0x228>
		  do{
				if(sd_storage_set_next_disk(&microsd_storage)!=F_OK){
 80020b6:	4832      	ldr	r0, [pc, #200]	; (8002180 <storage_f+0x290>)
 80020b8:	f7fe fff2 	bl	80010a0 <sd_storage_set_next_disk>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d016      	beq.n	80020f0 <storage_f+0x200>
	        		sprintf(info_msg,"End of storage reached.\r");
 80020c2:	f107 0318 	add.w	r3, r7, #24
 80020c6:	4932      	ldr	r1, [pc, #200]	; (8002190 <storage_f+0x2a0>)
 80020c8:	4618      	mov	r0, r3
 80020ca:	f013 f819 	bl	8015100 <siprintf>
		        	HAL_UART_Transmit(&huart1,info_msg,strlen(info_msg),100);
 80020ce:	f107 0318 	add.w	r3, r7, #24
 80020d2:	4618      	mov	r0, r3
 80020d4:	f7fe f886 	bl	80001e4 <strlen>
 80020d8:	4603      	mov	r3, r0
 80020da:	b29a      	uxth	r2, r3
 80020dc:	f107 0118 	add.w	r1, r7, #24
 80020e0:	2364      	movs	r3, #100	; 0x64
 80020e2:	4825      	ldr	r0, [pc, #148]	; (8002178 <storage_f+0x288>)
 80020e4:	f005 ff9b 	bl	800801e <HAL_UART_Transmit>
		        	while(1){osDelay(1);}
 80020e8:	2001      	movs	r0, #1
 80020ea:	f00f fd5e 	bl	8011baa <osDelay>
 80020ee:	e7fb      	b.n	80020e8 <storage_f+0x1f8>
				}
				disk_kbytes_left=microsd_storage.disks[microsd_storage.active_disk_indx].free_space;
 80020f0:	4b23      	ldr	r3, [pc, #140]	; (8002180 <storage_f+0x290>)
 80020f2:	f893 3910 	ldrb.w	r3, [r3, #2320]	; 0x910
 80020f6:	4619      	mov	r1, r3
 80020f8:	4a21      	ldr	r2, [pc, #132]	; (8002180 <storage_f+0x290>)
 80020fa:	f44f 7311 	mov.w	r3, #580	; 0x244
 80020fe:	fb01 f303 	mul.w	r3, r1, r3
 8002102:	4413      	add	r3, r2
 8002104:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a20      	ldr	r2, [pc, #128]	; (800218c <storage_f+0x29c>)
 800210c:	6013      	str	r3, [r2, #0]
		   }while(open_new_wav_file()!=F_OK);
 800210e:	f7ff fde3 	bl	8001cd8 <open_new_wav_file>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d1ce      	bne.n	80020b6 <storage_f+0x1c6>
	   	 }
		 if(wav_file_write(&wav_file,data_ptr->start_addr,data_ptr->size)==F_OK){
 8002118:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800211a:	6819      	ldr	r1, [r3, #0]
 800211c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	461a      	mov	r2, r3
 8002122:	481e      	ldr	r0, [pc, #120]	; (800219c <storage_f+0x2ac>)
 8002124:	f001 f885 	bl	8003232 <wav_file_write>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d107      	bne.n	800213e <storage_f+0x24e>
			 file_bytes_left-=data_ptr->size;
 800212e:	4b1a      	ldr	r3, [pc, #104]	; (8002198 <storage_f+0x2a8>)
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	1ad3      	subs	r3, r2, r3
 8002138:	4a17      	ldr	r2, [pc, #92]	; (8002198 <storage_f+0x2a8>)
 800213a:	6013      	str	r3, [r2, #0]
 800213c:	e772      	b.n	8002024 <storage_f+0x134>

	     }
		 else{
			 wav_file_close(&wav_file);
 800213e:	4817      	ldr	r0, [pc, #92]	; (800219c <storage_f+0x2ac>)
 8002140:	f001 f846 	bl	80031d0 <wav_file_close>
		     sprintf(info_msg,"Write error.\r");
 8002144:	f107 0318 	add.w	r3, r7, #24
 8002148:	4915      	ldr	r1, [pc, #84]	; (80021a0 <storage_f+0x2b0>)
 800214a:	4618      	mov	r0, r3
 800214c:	f012 ffd8 	bl	8015100 <siprintf>
		     HAL_UART_Transmit(&huart1,info_msg,strlen(info_msg),100);
 8002150:	f107 0318 	add.w	r3, r7, #24
 8002154:	4618      	mov	r0, r3
 8002156:	f7fe f845 	bl	80001e4 <strlen>
 800215a:	4603      	mov	r3, r0
 800215c:	b29a      	uxth	r2, r3
 800215e:	f107 0118 	add.w	r1, r7, #24
 8002162:	2364      	movs	r3, #100	; 0x64
 8002164:	4804      	ldr	r0, [pc, #16]	; (8002178 <storage_f+0x288>)
 8002166:	f005 ff5a 	bl	800801e <HAL_UART_Transmit>
		     while(1){osDelay(1);}
 800216a:	2001      	movs	r0, #1
 800216c:	f00f fd1d 	bl	8011baa <osDelay>
 8002170:	e7fb      	b.n	800216a <storage_f+0x27a>
 8002172:	bf00      	nop
 8002174:	080173a4 	.word	0x080173a4
 8002178:	20000954 	.word	0x20000954
 800217c:	40020000 	.word	0x40020000
 8002180:	20000e9c 	.word	0x20000e9c
 8002184:	40020800 	.word	0x40020800
 8002188:	080173c0 	.word	0x080173c0
 800218c:	20001b78 	.word	0x20001b78
 8002190:	080173d4 	.word	0x080173d4
 8002194:	200009b4 	.word	0x200009b4
 8002198:	20001b74 	.word	0x20001b74
 800219c:	200017b8 	.word	0x200017b8
 80021a0:	080173f0 	.word	0x080173f0

080021a4 <icListen_f>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_icListen_f */
void icListen_f(void const * argument)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b0a0      	sub	sp, #128	; 0x80
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN icListen_f */
  /* Infinite loop */
  uint8_t msg_type;
  memory_region_pointer* usb_tx_msg_ptr;
  memory_region_pointer  parsed_data_ptr[10];
  uint8_t                parsed_data_ptr_index=0;
 80021ac:	2300      	movs	r3, #0
 80021ae:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  osEvent event;

  while(system_status!=SYSTEM_READY) {osDelay(1);}
 80021b2:	e002      	b.n	80021ba <icListen_f+0x16>
 80021b4:	2001      	movs	r0, #1
 80021b6:	f00f fcf8 	bl	8011baa <osDelay>
 80021ba:	4b49      	ldr	r3, [pc, #292]	; (80022e0 <icListen_f+0x13c>)
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	2b0a      	cmp	r3, #10
 80021c0:	d1f8      	bne.n	80021b4 <icListen_f+0x10>
  icListen_init_sensor_status(&icListen);
 80021c2:	4848      	ldr	r0, [pc, #288]	; (80022e4 <icListen_f+0x140>)
 80021c4:	f7fe ffb0 	bl	8001128 <icListen_init_sensor_status>
  icListen.settings=(icListen_settings_typedef*)mcu_flash.data.raw_data;
 80021c8:	4b46      	ldr	r3, [pc, #280]	; (80022e4 <icListen_f+0x140>)
 80021ca:	4a47      	ldr	r2, [pc, #284]	; (80022e8 <icListen_f+0x144>)
 80021cc:	621a      	str	r2, [r3, #32]
  icListen_prepare_messages(&icListen);
 80021ce:	4845      	ldr	r0, [pc, #276]	; (80022e4 <icListen_f+0x140>)
 80021d0:	f7ff fd4a 	bl	8001c68 <icListen_prepare_messages>
  icListen.delay_time=((3000*1000)/((icListen.settings->wav_sample_bit_depth/8)*icListen.settings->wav_sample_rate))/3;
 80021d4:	4b43      	ldr	r3, [pc, #268]	; (80022e4 <icListen_f+0x140>)
 80021d6:	6a1b      	ldr	r3, [r3, #32]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	08db      	lsrs	r3, r3, #3
 80021dc:	4a41      	ldr	r2, [pc, #260]	; (80022e4 <icListen_f+0x140>)
 80021de:	6a12      	ldr	r2, [r2, #32]
 80021e0:	6812      	ldr	r2, [r2, #0]
 80021e2:	fb02 f303 	mul.w	r3, r2, r3
 80021e6:	4a41      	ldr	r2, [pc, #260]	; (80022ec <icListen_f+0x148>)
 80021e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80021ec:	b29a      	uxth	r2, r3
 80021ee:	4b3d      	ldr	r3, [pc, #244]	; (80022e4 <icListen_f+0x140>)
 80021f0:	861a      	strh	r2, [r3, #48]	; 0x30


  /* Infinite loop */
  for(;;)
  {
	   event = osMessageGet(USB_txHandle, osWaitForever);
 80021f2:	4b3f      	ldr	r3, [pc, #252]	; (80022f0 <icListen_f+0x14c>)
 80021f4:	6819      	ldr	r1, [r3, #0]
 80021f6:	f107 0318 	add.w	r3, r7, #24
 80021fa:	f04f 32ff 	mov.w	r2, #4294967295
 80021fe:	4618      	mov	r0, r3
 8002200:	f00f fd50 	bl	8011ca4 <osMessageGet>
	   if(icListen.status==ICLISTEN_CONNECTED){
 8002204:	4b37      	ldr	r3, [pc, #220]	; (80022e4 <icListen_f+0x140>)
 8002206:	7f5b      	ldrb	r3, [r3, #29]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d1f2      	bne.n	80021f2 <icListen_f+0x4e>
		if(event.status == osEventMessage){
 800220c:	69bb      	ldr	r3, [r7, #24]
 800220e:	2b10      	cmp	r3, #16
 8002210:	d109      	bne.n	8002226 <icListen_f+0x82>
		   usb_tx_msg_ptr=(memory_region_pointer*)event.value.v;
 8002212:	69fb      	ldr	r3, [r7, #28]
 8002214:	67bb      	str	r3, [r7, #120]	; 0x78
		   USB_transmit_msg(usb_tx_msg_ptr->start_addr,usb_tx_msg_ptr->size);
 8002216:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	4619      	mov	r1, r3
 8002220:	4610      	mov	r0, r2
 8002222:	f011 feeb 	bl	8013ffc <USB_transmit_msg>
		}

		event = osMessageGet(USB_rxHandle, 20);
 8002226:	4b33      	ldr	r3, [pc, #204]	; (80022f4 <icListen_f+0x150>)
 8002228:	6819      	ldr	r1, [r3, #0]
 800222a:	463b      	mov	r3, r7
 800222c:	2214      	movs	r2, #20
 800222e:	4618      	mov	r0, r3
 8002230:	f00f fd38 	bl	8011ca4 <osMessageGet>
 8002234:	f107 0318 	add.w	r3, r7, #24
 8002238:	463a      	mov	r2, r7
 800223a:	ca07      	ldmia	r2, {r0, r1, r2}
 800223c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		if(event.status == osEventMessage){
 8002240:	69bb      	ldr	r3, [r7, #24]
 8002242:	2b10      	cmp	r3, #16
 8002244:	d1d5      	bne.n	80021f2 <icListen_f+0x4e>

		   if(icListen_parse_msg((uint8_t*)event.value.v,&icListen,&msg_type,&parsed_data_ptr[parsed_data_ptr_index])==F_OK)
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	4618      	mov	r0, r3
 800224a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800224e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8002252:	00db      	lsls	r3, r3, #3
 8002254:	4413      	add	r3, r2
 8002256:	f107 0277 	add.w	r2, r7, #119	; 0x77
 800225a:	4922      	ldr	r1, [pc, #136]	; (80022e4 <icListen_f+0x140>)
 800225c:	f7ff f92b 	bl	80014b6 <icListen_parse_msg>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d1c5      	bne.n	80021f2 <icListen_f+0x4e>
		   {
			   if(msg_type==MSG_TYPE_COLLECT_DATA){
 8002266:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800226a:	2b43      	cmp	r3, #67	; 0x43
 800226c:	d1c1      	bne.n	80021f2 <icListen_f+0x4e>
			     if(parsed_data_ptr[parsed_data_ptr_index].size>7){
 800226e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8002272:	00db      	lsls	r3, r3, #3
 8002274:	3380      	adds	r3, #128	; 0x80
 8002276:	443b      	add	r3, r7
 8002278:	f853 3c58 	ldr.w	r3, [r3, #-88]
 800227c:	2b07      	cmp	r3, #7
 800227e:	d91d      	bls.n	80022bc <icListen_f+0x118>
				  osMessagePut(storage_wHandle,(uint32_t)&parsed_data_ptr[parsed_data_ptr_index],0);
 8002280:	4b1d      	ldr	r3, [pc, #116]	; (80022f8 <icListen_f+0x154>)
 8002282:	6818      	ldr	r0, [r3, #0]
 8002284:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8002288:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800228c:	00db      	lsls	r3, r3, #3
 800228e:	4413      	add	r3, r2
 8002290:	2200      	movs	r2, #0
 8002292:	4619      	mov	r1, r3
 8002294:	f00f fcc6 	bl	8011c24 <osMessagePut>
				  parsed_data_ptr_index++;
 8002298:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800229c:	3301      	adds	r3, #1
 800229e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
				  parsed_data_ptr_index%=10;
 80022a2:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 80022a6:	4b15      	ldr	r3, [pc, #84]	; (80022fc <icListen_f+0x158>)
 80022a8:	fba3 1302 	umull	r1, r3, r3, r2
 80022ac:	08d9      	lsrs	r1, r3, #3
 80022ae:	460b      	mov	r3, r1
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	440b      	add	r3, r1
 80022b4:	005b      	lsls	r3, r3, #1
 80022b6:	1ad3      	subs	r3, r2, r3
 80022b8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			     }
			     if(icListen.delay_time>0) osDelay(icListen.delay_time);
 80022bc:	4b09      	ldr	r3, [pc, #36]	; (80022e4 <icListen_f+0x140>)
 80022be:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d004      	beq.n	80022ce <icListen_f+0x12a>
 80022c4:	4b07      	ldr	r3, [pc, #28]	; (80022e4 <icListen_f+0x140>)
 80022c6:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80022c8:	4618      	mov	r0, r3
 80022ca:	f00f fc6e 	bl	8011baa <osDelay>
				 osMessagePut(USB_txHandle,(uint32_t)&collect_msg_ptr, 0);
 80022ce:	4b08      	ldr	r3, [pc, #32]	; (80022f0 <icListen_f+0x14c>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	490b      	ldr	r1, [pc, #44]	; (8002300 <icListen_f+0x15c>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	4618      	mov	r0, r3
 80022d8:	f00f fca4 	bl	8011c24 <osMessagePut>
	   event = osMessageGet(USB_txHandle, osWaitForever);
 80022dc:	e789      	b.n	80021f2 <icListen_f+0x4e>
 80022de:	bf00      	nop
 80022e0:	20001b70 	.word	0x20001b70
 80022e4:	20000800 	.word	0x20000800
 80022e8:	20000e84 	.word	0x20000e84
 80022ec:	000f4240 	.word	0x000f4240
 80022f0:	200009b0 	.word	0x200009b0
 80022f4:	200009ac 	.word	0x200009ac
 80022f8:	200009b4 	.word	0x200009b4
 80022fc:	cccccccd 	.word	0xcccccccd
 8002300:	200009e8 	.word	0x200009e8

08002304 <uart_f>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_uart_f */
void uart_f(void const * argument)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN uart_f */
  uint8_t tmp;
  while(system_status!=SYSTEM_READY) {osDelay(1);}
 800230c:	e002      	b.n	8002314 <uart_f+0x10>
 800230e:	2001      	movs	r0, #1
 8002310:	f00f fc4b 	bl	8011baa <osDelay>
 8002314:	4b10      	ldr	r3, [pc, #64]	; (8002358 <uart_f+0x54>)
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	2b0a      	cmp	r3, #10
 800231a:	d1f8      	bne.n	800230e <uart_f+0xa>
  user_interface.media_status=UI_MEDIA_READY;
 800231c:	4b0f      	ldr	r3, [pc, #60]	; (800235c <uart_f+0x58>)
 800231e:	220a      	movs	r2, #10
 8002320:	735a      	strb	r2, [r3, #13]
  /* Infinite loop */

  for(;;)
  {
   if(UI_UART.gState!=HAL_UART_STATE_BUSY_TX)
 8002322:	4b0f      	ldr	r3, [pc, #60]	; (8002360 <uart_f+0x5c>)
 8002324:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002328:	b2db      	uxtb	r3, r3
 800232a:	2b21      	cmp	r3, #33	; 0x21
 800232c:	d00f      	beq.n	800234e <uart_f+0x4a>
   {
 	if(UI_media_get_byte(&user_interface,&tmp)==UI_F_OK) HAL_UART_Transmit_IT(&UI_UART,&tmp,1);
 800232e:	f107 030f 	add.w	r3, r7, #15
 8002332:	4619      	mov	r1, r3
 8002334:	4809      	ldr	r0, [pc, #36]	; (800235c <uart_f+0x58>)
 8002336:	f7fe fa1d 	bl	8000774 <UI_media_get_byte>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d106      	bne.n	800234e <uart_f+0x4a>
 8002340:	f107 030f 	add.w	r3, r7, #15
 8002344:	2201      	movs	r2, #1
 8002346:	4619      	mov	r1, r3
 8002348:	4805      	ldr	r0, [pc, #20]	; (8002360 <uart_f+0x5c>)
 800234a:	f005 fefa 	bl	8008142 <HAL_UART_Transmit_IT>
   }
   osDelay(1);
 800234e:	2001      	movs	r0, #1
 8002350:	f00f fc2b 	bl	8011baa <osDelay>
   if(UI_UART.gState!=HAL_UART_STATE_BUSY_TX)
 8002354:	e7e5      	b.n	8002322 <uart_f+0x1e>
 8002356:	bf00      	nop
 8002358:	20001b70 	.word	0x20001b70
 800235c:	20000a64 	.word	0x20000a64
 8002360:	20000954 	.word	0x20000954

08002364 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a04      	ldr	r2, [pc, #16]	; (8002384 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d101      	bne.n	800237a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002376:	f000 ffcb 	bl	8003310 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800237a:	bf00      	nop
 800237c:	3708      	adds	r7, #8
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	40010000 	.word	0x40010000

08002388 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800238c:	b672      	cpsid	i
}
 800238e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002390:	e7fe      	b.n	8002390 <Error_Handler+0x8>
	...

08002394 <mcu_flash_init>:
#if defined(STM32F205xx)  //KB
uint32_t  flash_block_size[]={16,16,16,16,64,128,128,128,128,128,128,128};
#endif

void mcu_flash_init(mcu_flash_typedef* mcu_flash_obj,uint32_t first_block)
{
 8002394:	b480      	push	{r7}
 8002396:	b087      	sub	sp, #28
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
 800239c:	6039      	str	r1, [r7, #0]
	uint32_t temp=0;
 800239e:	2300      	movs	r3, #0
 80023a0:	617b      	str	r3, [r7, #20]
	int32_t temp2=0;
 80023a2:	2300      	movs	r3, #0
 80023a4:	613b      	str	r3, [r7, #16]
	if(first_block<FLASH_NUM_OF_BLOCKS){
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	2b0b      	cmp	r3, #11
 80023aa:	d83d      	bhi.n	8002428 <mcu_flash_init+0x94>
      mcu_flash_obj->first_block_num=first_block;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	683a      	ldr	r2, [r7, #0]
 80023b0:	605a      	str	r2, [r3, #4]
      for(int i=0;i<first_block;i++) temp+=flash_block_size[i];
 80023b2:	2300      	movs	r3, #0
 80023b4:	60fb      	str	r3, [r7, #12]
 80023b6:	e009      	b.n	80023cc <mcu_flash_init+0x38>
 80023b8:	4a1e      	ldr	r2, [pc, #120]	; (8002434 <mcu_flash_init+0xa0>)
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023c0:	697a      	ldr	r2, [r7, #20]
 80023c2:	4413      	add	r3, r2
 80023c4:	617b      	str	r3, [r7, #20]
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	3301      	adds	r3, #1
 80023ca:	60fb      	str	r3, [r7, #12]
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	683a      	ldr	r2, [r7, #0]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d8f1      	bhi.n	80023b8 <mcu_flash_init+0x24>
	  mcu_flash_obj->first_block_addr=FLASH_BASE+(temp*1024);
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80023da:	029a      	lsls	r2, r3, #10
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	601a      	str	r2, [r3, #0]

	  temp2=FLASH_DATA_SIZE+FLASH_DATA_CRC_SIZE;
 80023e0:	2316      	movs	r3, #22
 80023e2:	613b      	str	r3, [r7, #16]
	  mcu_flash_obj->num_of_blocks=0;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2200      	movs	r2, #0
 80023e8:	721a      	strb	r2, [r3, #8]
 80023ea:	2200      	movs	r2, #0
 80023ec:	725a      	strb	r2, [r3, #9]
 80023ee:	2200      	movs	r2, #0
 80023f0:	729a      	strb	r2, [r3, #10]
 80023f2:	2200      	movs	r2, #0
 80023f4:	72da      	strb	r2, [r3, #11]
	  for(int i=mcu_flash_obj->first_block_num;i<FLASH_NUM_OF_BLOCKS&&temp2>0;i++) {
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	60bb      	str	r3, [r7, #8]
 80023fc:	e00e      	b.n	800241c <mcu_flash_init+0x88>
		  temp2-=flash_block_size[i];
 80023fe:	693a      	ldr	r2, [r7, #16]
 8002400:	490c      	ldr	r1, [pc, #48]	; (8002434 <mcu_flash_init+0xa0>)
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	613b      	str	r3, [r7, #16]
		  mcu_flash_obj->num_of_blocks++;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	1c5a      	adds	r2, r3, #1
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	609a      	str	r2, [r3, #8]
	  for(int i=mcu_flash_obj->first_block_num;i<FLASH_NUM_OF_BLOCKS&&temp2>0;i++) {
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	3301      	adds	r3, #1
 800241a:	60bb      	str	r3, [r7, #8]
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	2b0b      	cmp	r3, #11
 8002420:	dc02      	bgt.n	8002428 <mcu_flash_init+0x94>
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	2b00      	cmp	r3, #0
 8002426:	dcea      	bgt.n	80023fe <mcu_flash_init+0x6a>
	  }
	}
}
 8002428:	bf00      	nop
 800242a:	371c      	adds	r7, #28
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr
 8002434:	20000200 	.word	0x20000200

08002438 <mcu_flash_read>:

F_RES mcu_flash_read(mcu_flash_typedef* mcu_flash_obj)
{
 8002438:	b590      	push	{r4, r7, lr}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
	 memcpy((uint8_t*)&(mcu_flash_obj->data),(uint8_t*)mcu_flash_obj->first_block_addr,FLASH_DATA_SIZE+FLASH_DATA_CRC_SIZE);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	f103 000c 	add.w	r0, r3, #12
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	2216      	movs	r2, #22
 800244c:	4619      	mov	r1, r3
 800244e:	f012 fa75 	bl	801493c <memcpy>
	 if(mcu_flash_obj->data.crc==get_crc16_arc(mcu_flash_obj->data.raw_data,FLASH_DATA_SIZE)){
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	8c1b      	ldrh	r3, [r3, #32]
 8002456:	b29c      	uxth	r4, r3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	330c      	adds	r3, #12
 800245c:	2114      	movs	r1, #20
 800245e:	4618      	mov	r0, r3
 8002460:	f7fe fd08 	bl	8000e74 <get_crc16_arc>
 8002464:	4603      	mov	r3, r0
 8002466:	429c      	cmp	r4, r3
 8002468:	d101      	bne.n	800246e <mcu_flash_read+0x36>
		 return F_OK;
 800246a:	2300      	movs	r3, #0
 800246c:	e000      	b.n	8002470 <mcu_flash_read+0x38>
	 }
	 else{
		 return F_ERR;
 800246e:	2301      	movs	r3, #1
	 }

}
 8002470:	4618      	mov	r0, r3
 8002472:	370c      	adds	r7, #12
 8002474:	46bd      	mov	sp, r7
 8002476:	bd90      	pop	{r4, r7, pc}

08002478 <mcu_flash_save>:
void mcu_flash_save(mcu_flash_typedef* mcu_flash_obj)
{
 8002478:	b5b0      	push	{r4, r5, r7, lr}
 800247a:	b08c      	sub	sp, #48	; 0x30
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
	uint32_t i=0;
 8002480:	2300      	movs	r3, #0
 8002482:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint16_t tmp;
	uint32_t pgerr = 0;
 8002484:	2300      	movs	r3, #0
 8002486:	623b      	str	r3, [r7, #32]
	uint8_t* data=(uint8_t*)&mcu_flash_obj->data;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	330c      	adds	r3, #12
 800248c:	627b      	str	r3, [r7, #36]	; 0x24

	mcu_flash_obj->data.crc=get_crc16_arc(mcu_flash_obj->data.raw_data,FLASH_DATA_SIZE);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	330c      	adds	r3, #12
 8002492:	2114      	movs	r1, #20
 8002494:	4618      	mov	r0, r3
 8002496:	f7fe fced 	bl	8000e74 <get_crc16_arc>
 800249a:	4603      	mov	r3, r0
 800249c:	461a      	mov	r2, r3
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	841a      	strh	r2, [r3, #32]

    HAL_FLASH_Unlock();
 80024a2:	f001 fc2b 	bl	8003cfc <HAL_FLASH_Unlock>
    #if defined(STM32F405xx)
	FLASH_EraseInitTypeDef erase_info = {
 80024a6:	f107 030c 	add.w	r3, r7, #12
 80024aa:	2200      	movs	r2, #0
 80024ac:	601a      	str	r2, [r3, #0]
 80024ae:	605a      	str	r2, [r3, #4]
 80024b0:	609a      	str	r2, [r3, #8]
 80024b2:	60da      	str	r2, [r3, #12]
 80024b4:	611a      	str	r2, [r3, #16]
		.TypeErase = FLASH_TYPEERASE_SECTORS,
		.Sector = mcu_flash_obj->first_block_num,
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	685b      	ldr	r3, [r3, #4]
	FLASH_EraseInitTypeDef erase_info = {
 80024ba:	617b      	str	r3, [r7, #20]
		.NbSectors = mcu_flash_obj->num_of_blocks,
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	689b      	ldr	r3, [r3, #8]
	FLASH_EraseInitTypeDef erase_info = {
 80024c0:	61bb      	str	r3, [r7, #24]
	.NbPages = mcu_flash_obj->num_of_blocks,
    };
    #endif


	HAL_FLASHEx_Erase(&erase_info, &pgerr);
 80024c2:	f107 0220 	add.w	r2, r7, #32
 80024c6:	f107 030c 	add.w	r3, r7, #12
 80024ca:	4611      	mov	r1, r2
 80024cc:	4618      	mov	r0, r3
 80024ce:	f001 fd77 	bl	8003fc0 <HAL_FLASHEx_Erase>

	if(pgerr != 0xFFFFFFFFul)
 80024d2:	6a3b      	ldr	r3, [r7, #32]
 80024d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024d8:	d027      	beq.n	800252a <mcu_flash_save+0xb2>
	{
		HAL_FLASH_Lock();
 80024da:	f001 fc31 	bl	8003d40 <HAL_FLASH_Lock>
 80024de:	e029      	b.n	8002534 <mcu_flash_save+0xbc>
		return ;
	}

	while(i<(FLASH_DATA_SIZE+FLASH_DATA_CRC_SIZE))
	{
        tmp=(tmp&0x0000)|(data[i]&0x00FF);
 80024e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024e4:	4413      	add	r3, r2
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	857b      	strh	r3, [r7, #42]	; 0x2a
		if((i+1)<(FLASH_DATA_SIZE+FLASH_DATA_CRC_SIZE)) tmp=tmp|(data[i+1]<<8&0xFF00);
 80024ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024ec:	3301      	adds	r3, #1
 80024ee:	2b15      	cmp	r3, #21
 80024f0:	d80b      	bhi.n	800250a <mcu_flash_save+0x92>
 80024f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024f4:	3301      	adds	r3, #1
 80024f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024f8:	4413      	add	r3, r2
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	021b      	lsls	r3, r3, #8
 80024fe:	b21a      	sxth	r2, r3
 8002500:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8002504:	4313      	orrs	r3, r2
 8002506:	b21b      	sxth	r3, r3
 8002508:	857b      	strh	r3, [r7, #42]	; 0x2a
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,mcu_flash_obj->first_block_addr+i,tmp);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002510:	18d1      	adds	r1, r2, r3
 8002512:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002514:	2200      	movs	r2, #0
 8002516:	461c      	mov	r4, r3
 8002518:	4615      	mov	r5, r2
 800251a:	4622      	mov	r2, r4
 800251c:	462b      	mov	r3, r5
 800251e:	2001      	movs	r0, #1
 8002520:	f001 fb98 	bl	8003c54 <HAL_FLASH_Program>
		i=i+2;
 8002524:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002526:	3302      	adds	r3, #2
 8002528:	62fb      	str	r3, [r7, #44]	; 0x2c
	while(i<(FLASH_DATA_SIZE+FLASH_DATA_CRC_SIZE))
 800252a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800252c:	2b15      	cmp	r3, #21
 800252e:	d9d7      	bls.n	80024e0 <mcu_flash_save+0x68>
	}

	HAL_FLASH_Lock();
 8002530:	f001 fc06 	bl	8003d40 <HAL_FLASH_Lock>
}
 8002534:	3730      	adds	r7, #48	; 0x30
 8002536:	46bd      	mov	sp, r7
 8002538:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800253c <read_time>:

extern RTC_HandleTypeDef hrtc;
rtc_typedef rtc;

time_t read_time(rtc_typedef* self_object)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b08c      	sub	sp, #48	; 0x30
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
	struct tm currTime;
	HAL_RTC_GetTime(&hrtc, &self_object->time, RTC_FORMAT_BIN);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2200      	movs	r2, #0
 8002548:	4619      	mov	r1, r3
 800254a:	4818      	ldr	r0, [pc, #96]	; (80025ac <read_time+0x70>)
 800254c:	f004 fa96 	bl	8006a7c <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &self_object->date, RTC_FORMAT_BIN);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	3314      	adds	r3, #20
 8002554:	2200      	movs	r2, #0
 8002556:	4619      	mov	r1, r3
 8002558:	4814      	ldr	r0, [pc, #80]	; (80025ac <read_time+0x70>)
 800255a:	f004 fb71 	bl	8006c40 <HAL_RTC_GetDate>
	currTime.tm_hour=self_object->time.Hours;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	617b      	str	r3, [r7, #20]
	currTime.tm_min=self_object->time.Minutes;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	785b      	ldrb	r3, [r3, #1]
 8002568:	613b      	str	r3, [r7, #16]
	currTime.tm_sec=self_object->time.Seconds;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	789b      	ldrb	r3, [r3, #2]
 800256e:	60fb      	str	r3, [r7, #12]
	currTime.tm_mday=self_object->date.Date;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	7d9b      	ldrb	r3, [r3, #22]
 8002574:	61bb      	str	r3, [r7, #24]
	currTime.tm_mon=self_object->date.Month-1;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	7d5b      	ldrb	r3, [r3, #21]
 800257a:	3b01      	subs	r3, #1
 800257c:	61fb      	str	r3, [r7, #28]
	currTime.tm_year=(2000+self_object->date.Year)-1900;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	7ddb      	ldrb	r3, [r3, #23]
 8002582:	3364      	adds	r3, #100	; 0x64
 8002584:	623b      	str	r3, [r7, #32]
	self_object->timestamp=mktime(&currTime);
 8002586:	f107 030c 	add.w	r3, r7, #12
 800258a:	4618      	mov	r0, r3
 800258c:	f012 fac4 	bl	8014b18 <mktime>
 8002590:	4602      	mov	r2, r0
 8002592:	460b      	mov	r3, r1
 8002594:	6879      	ldr	r1, [r7, #4]
 8002596:	e9c1 2306 	strd	r2, r3, [r1, #24]
	return self_object->timestamp;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
}
 80025a0:	4610      	mov	r0, r2
 80025a2:	4619      	mov	r1, r3
 80025a4:	3730      	adds	r7, #48	; 0x30
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	20000834 	.word	0x20000834

080025b0 <set_time>:

time_t set_time(rtc_typedef* self_object)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
	HAL_RTC_SetTime(&hrtc, &self_object->time, RTC_FORMAT_BIN);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2200      	movs	r2, #0
 80025bc:	4619      	mov	r1, r3
 80025be:	4808      	ldr	r0, [pc, #32]	; (80025e0 <set_time+0x30>)
 80025c0:	f004 f9c2 	bl	8006948 <HAL_RTC_SetTime>
	HAL_RTC_SetDate(&hrtc, &self_object->date, RTC_FORMAT_BIN);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	3314      	adds	r3, #20
 80025c8:	2200      	movs	r2, #0
 80025ca:	4619      	mov	r1, r3
 80025cc:	4804      	ldr	r0, [pc, #16]	; (80025e0 <set_time+0x30>)
 80025ce:	f004 fab3 	bl	8006b38 <HAL_RTC_SetDate>
}
 80025d2:	bf00      	nop
 80025d4:	4610      	mov	r0, r2
 80025d6:	4619      	mov	r1, r3
 80025d8:	3708      	adds	r7, #8
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	20000834 	.word	0x20000834

080025e4 <sd_ss_set_active>:
extern volatile uint16_t htim2;

uint8_t spi_rx_buffer[512];

void sd_ss_set_active(uint8_t drv)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	4603      	mov	r3, r0
 80025ec:	71fb      	strb	r3, [r7, #7]
  active_sd_ss_pin=sd_cards_ss[drv].sd_ss_pin;
 80025ee:	79fb      	ldrb	r3, [r7, #7]
 80025f0:	4a08      	ldr	r2, [pc, #32]	; (8002614 <sd_ss_set_active+0x30>)
 80025f2:	f832 2033 	ldrh.w	r2, [r2, r3, lsl #3]
 80025f6:	4b08      	ldr	r3, [pc, #32]	; (8002618 <sd_ss_set_active+0x34>)
 80025f8:	801a      	strh	r2, [r3, #0]
  active_sd_ss_port=sd_cards_ss[drv].sd_ss_port;
 80025fa:	79fb      	ldrb	r3, [r7, #7]
 80025fc:	4a05      	ldr	r2, [pc, #20]	; (8002614 <sd_ss_set_active+0x30>)
 80025fe:	00db      	lsls	r3, r3, #3
 8002600:	4413      	add	r3, r2
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	4a05      	ldr	r2, [pc, #20]	; (800261c <sd_ss_set_active+0x38>)
 8002606:	6013      	str	r3, [r2, #0]
}
 8002608:	bf00      	nop
 800260a:	370c      	adds	r7, #12
 800260c:	46bd      	mov	sp, r7
 800260e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002612:	4770      	bx	lr
 8002614:	20001bb0 	.word	0x20001bb0
 8002618:	20001baa 	.word	0x20001baa
 800261c:	20001bac 	.word	0x20001bac

08002620 <sd_ss_active_pin_down>:

void sd_ss_active_pin_down()
{
 8002620:	b580      	push	{r7, lr}
 8002622:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(active_sd_ss_port, active_sd_ss_pin, GPIO_PIN_RESET);
 8002624:	4b04      	ldr	r3, [pc, #16]	; (8002638 <sd_ss_active_pin_down+0x18>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a04      	ldr	r2, [pc, #16]	; (800263c <sd_ss_active_pin_down+0x1c>)
 800262a:	8811      	ldrh	r1, [r2, #0]
 800262c:	2200      	movs	r2, #0
 800262e:	4618      	mov	r0, r3
 8002630:	f001 ff84 	bl	800453c <HAL_GPIO_WritePin>
}
 8002634:	bf00      	nop
 8002636:	bd80      	pop	{r7, pc}
 8002638:	20001bac 	.word	0x20001bac
 800263c:	20001baa 	.word	0x20001baa

08002640 <sd_ss_active_pin_up>:
void sd_ss_active_pin_up()
{
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(active_sd_ss_port, active_sd_ss_pin, GPIO_PIN_SET);
 8002644:	4b04      	ldr	r3, [pc, #16]	; (8002658 <sd_ss_active_pin_up+0x18>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a04      	ldr	r2, [pc, #16]	; (800265c <sd_ss_active_pin_up+0x1c>)
 800264a:	8811      	ldrh	r1, [r2, #0]
 800264c:	2201      	movs	r2, #1
 800264e:	4618      	mov	r0, r3
 8002650:	f001 ff74 	bl	800453c <HAL_GPIO_WritePin>
}
 8002654:	bf00      	nop
 8002656:	bd80      	pop	{r7, pc}
 8002658:	20001bac 	.word	0x20001bac
 800265c:	20001baa 	.word	0x20001baa

08002660 <SD_cmd>:



//-----------------------------------------------
static uint8_t SD_cmd (uint8_t cmd, uint32_t arg)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b084      	sub	sp, #16
 8002664:	af00      	add	r7, sp, #0
 8002666:	4603      	mov	r3, r0
 8002668:	6039      	str	r1, [r7, #0]
 800266a:	71fb      	strb	r3, [r7, #7]
  uint8_t n, res;
  // ACMD<n> is the command sequense of CMD55-CMD<n>
  if (cmd & 0x80)
 800266c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002670:	2b00      	cmp	r3, #0
 8002672:	da0e      	bge.n	8002692 <SD_cmd+0x32>
  {
    cmd &= 0x7F;
 8002674:	79fb      	ldrb	r3, [r7, #7]
 8002676:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800267a:	71fb      	strb	r3, [r7, #7]
    res = SD_cmd(CMD55, 0);
 800267c:	2100      	movs	r1, #0
 800267e:	2077      	movs	r0, #119	; 0x77
 8002680:	f7ff ffee 	bl	8002660 <SD_cmd>
 8002684:	4603      	mov	r3, r0
 8002686:	73bb      	strb	r3, [r7, #14]
    if (res > 1) return res;
 8002688:	7bbb      	ldrb	r3, [r7, #14]
 800268a:	2b01      	cmp	r3, #1
 800268c:	d901      	bls.n	8002692 <SD_cmd+0x32>
 800268e:	7bbb      	ldrb	r3, [r7, #14]
 8002690:	e043      	b.n	800271a <SD_cmd+0xba>
  }
  // Select the card
  SS_SD_DESELECT();
 8002692:	f7ff ffd5 	bl	8002640 <sd_ss_active_pin_up>
  SPI_ReceiveByte();
 8002696:	f000 f96a 	bl	800296e <SPI_ReceiveByte>

  SS_SD_SELECT();
 800269a:	f7ff ffc1 	bl	8002620 <sd_ss_active_pin_down>
  SPI_ReceiveByte();
 800269e:	f000 f966 	bl	800296e <SPI_ReceiveByte>
  // Send a command packet
  SPI_SendByte(cmd); // Start + Command index
 80026a2:	79fb      	ldrb	r3, [r7, #7]
 80026a4:	4618      	mov	r0, r3
 80026a6:	f000 f955 	bl	8002954 <SPI_SendByte>
  SPI_SendByte((uint8_t)(arg >> 24)); // Argument[31..24]
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	0e1b      	lsrs	r3, r3, #24
 80026ae:	b2db      	uxtb	r3, r3
 80026b0:	4618      	mov	r0, r3
 80026b2:	f000 f94f 	bl	8002954 <SPI_SendByte>
  SPI_SendByte((uint8_t)(arg >> 16)); // Argument[23..16]
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	0c1b      	lsrs	r3, r3, #16
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	4618      	mov	r0, r3
 80026be:	f000 f949 	bl	8002954 <SPI_SendByte>
  SPI_SendByte((uint8_t)(arg >> 8)); // Argument[15..8]
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	0a1b      	lsrs	r3, r3, #8
 80026c6:	b2db      	uxtb	r3, r3
 80026c8:	4618      	mov	r0, r3
 80026ca:	f000 f943 	bl	8002954 <SPI_SendByte>
  SPI_SendByte((uint8_t)arg); // Argument[7..0]
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	4618      	mov	r0, r3
 80026d4:	f000 f93e 	bl	8002954 <SPI_SendByte>

  n = 0x01; // Dummy CRC + Stop
 80026d8:	2301      	movs	r3, #1
 80026da:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD0) {n = 0x95;} // Valid CRC for CMD0(0)
 80026dc:	79fb      	ldrb	r3, [r7, #7]
 80026de:	2b40      	cmp	r3, #64	; 0x40
 80026e0:	d101      	bne.n	80026e6 <SD_cmd+0x86>
 80026e2:	2395      	movs	r3, #149	; 0x95
 80026e4:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD8) {n = 0x87;} // Valid CRC for CMD8(0x1AA)
 80026e6:	79fb      	ldrb	r3, [r7, #7]
 80026e8:	2b48      	cmp	r3, #72	; 0x48
 80026ea:	d101      	bne.n	80026f0 <SD_cmd+0x90>
 80026ec:	2387      	movs	r3, #135	; 0x87
 80026ee:	73fb      	strb	r3, [r7, #15]
  SPI_SendByte(n);
 80026f0:	7bfb      	ldrb	r3, [r7, #15]
 80026f2:	4618      	mov	r0, r3
 80026f4:	f000 f92e 	bl	8002954 <SPI_SendByte>
  // Receive a command response
  n = 10; // Wait for a valid response in timeout of 10 attempts
 80026f8:	230a      	movs	r3, #10
 80026fa:	73fb      	strb	r3, [r7, #15]
  do {
    res = SPI_ReceiveByte();
 80026fc:	f000 f937 	bl	800296e <SPI_ReceiveByte>
 8002700:	4603      	mov	r3, r0
 8002702:	73bb      	strb	r3, [r7, #14]
  } while ((res & 0x80) && --n);
 8002704:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002708:	2b00      	cmp	r3, #0
 800270a:	da05      	bge.n	8002718 <SD_cmd+0xb8>
 800270c:	7bfb      	ldrb	r3, [r7, #15]
 800270e:	3b01      	subs	r3, #1
 8002710:	73fb      	strb	r3, [r7, #15]
 8002712:	7bfb      	ldrb	r3, [r7, #15]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d1f1      	bne.n	80026fc <SD_cmd+0x9c>
  return res;
 8002718:	7bbb      	ldrb	r3, [r7, #14]
}
 800271a:	4618      	mov	r0, r3
 800271c:	3710      	adds	r7, #16
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
	...

08002724 <sd_ini>:

uint8_t sd_ini(void)
{
 8002724:	b590      	push	{r4, r7, lr}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
	  uint8_t i, cmd;;
	  uint8_t ocr[4];
	  int16_t tmr;
	  uint32_t temp;
	  //LD_OFF;
	  sdinfo.type = 0;
 800272a:	4b57      	ldr	r3, [pc, #348]	; (8002888 <sd_ini+0x164>)
 800272c:	2200      	movs	r2, #0
 800272e:	701a      	strb	r2, [r3, #0]

	  hspi1.Init.BaudRatePrescaler = temp;
	  HAL_SPI_Init(&hspi1);
	  */

	  SS_SD_SELECT();
 8002730:	f7ff ff76 	bl	8002620 <sd_ss_active_pin_down>
	  if (SD_cmd(CMD0, 0) == 1) // Enter Idle state
 8002734:	2100      	movs	r1, #0
 8002736:	2040      	movs	r0, #64	; 0x40
 8002738:	f7ff ff92 	bl	8002660 <SD_cmd>
 800273c:	4603      	mov	r3, r0
 800273e:	2b01      	cmp	r3, #1
 8002740:	f040 809a 	bne.w	8002878 <sd_ini+0x154>
	  {
		  SPI_Release();
 8002744:	f000 f920 	bl	8002988 <SPI_Release>
		  if (SD_cmd(CMD8, 0x1AA) == 1) // SDv2
 8002748:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800274c:	2048      	movs	r0, #72	; 0x48
 800274e:	f7ff ff87 	bl	8002660 <SD_cmd>
 8002752:	4603      	mov	r3, r0
 8002754:	2b01      	cmp	r3, #1
 8002756:	d157      	bne.n	8002808 <sd_ini+0xe4>
		  {
			  for (i = 0; i < 4; i++) ocr[i] = SPI_ReceiveByte();
 8002758:	2300      	movs	r3, #0
 800275a:	71fb      	strb	r3, [r7, #7]
 800275c:	e00c      	b.n	8002778 <sd_ini+0x54>
 800275e:	79fc      	ldrb	r4, [r7, #7]
 8002760:	f000 f905 	bl	800296e <SPI_ReceiveByte>
 8002764:	4603      	mov	r3, r0
 8002766:	461a      	mov	r2, r3
 8002768:	f104 0308 	add.w	r3, r4, #8
 800276c:	443b      	add	r3, r7
 800276e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8002772:	79fb      	ldrb	r3, [r7, #7]
 8002774:	3301      	adds	r3, #1
 8002776:	71fb      	strb	r3, [r7, #7]
 8002778:	79fb      	ldrb	r3, [r7, #7]
 800277a:	2b03      	cmp	r3, #3
 800277c:	d9ef      	bls.n	800275e <sd_ini+0x3a>

			    // Get trailing return value of R7 resp
			    if (ocr[2] == 0x01 && ocr[3] == 0xAA) // The card can work at vdd range of 2.7-3.6V
 800277e:	78bb      	ldrb	r3, [r7, #2]
 8002780:	2b01      	cmp	r3, #1
 8002782:	d17b      	bne.n	800287c <sd_ini+0x158>
 8002784:	78fb      	ldrb	r3, [r7, #3]
 8002786:	2baa      	cmp	r3, #170	; 0xaa
 8002788:	d178      	bne.n	800287c <sd_ini+0x158>
			    {
			    	for (tmr = 12000; tmr && SD_cmd(ACMD41, 1UL << 30); tmr--)
 800278a:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 800278e:	80bb      	strh	r3, [r7, #4]
 8002790:	e005      	b.n	800279e <sd_ini+0x7a>
 8002792:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002796:	b29b      	uxth	r3, r3
 8002798:	3b01      	subs	r3, #1
 800279a:	b29b      	uxth	r3, r3
 800279c:	80bb      	strh	r3, [r7, #4]
 800279e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d007      	beq.n	80027b6 <sd_ini+0x92>
 80027a6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80027aa:	20e9      	movs	r0, #233	; 0xe9
 80027ac:	f7ff ff58 	bl	8002660 <SD_cmd>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d1ed      	bne.n	8002792 <sd_ini+0x6e>
			    	    ; // Wait for leaving idle state (ACMD41 with HCS bit)
			    	if (tmr && SD_cmd(CMD58, 0) == 0)
 80027b6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d05e      	beq.n	800287c <sd_ini+0x158>
 80027be:	2100      	movs	r1, #0
 80027c0:	207a      	movs	r0, #122	; 0x7a
 80027c2:	f7ff ff4d 	bl	8002660 <SD_cmd>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d157      	bne.n	800287c <sd_ini+0x158>
			    	 { // Check CCS bit in the OCR
			    	  for (i = 0; i < 4; i++) ocr[i] = SPI_ReceiveByte();
 80027cc:	2300      	movs	r3, #0
 80027ce:	71fb      	strb	r3, [r7, #7]
 80027d0:	e00c      	b.n	80027ec <sd_ini+0xc8>
 80027d2:	79fc      	ldrb	r4, [r7, #7]
 80027d4:	f000 f8cb 	bl	800296e <SPI_ReceiveByte>
 80027d8:	4603      	mov	r3, r0
 80027da:	461a      	mov	r2, r3
 80027dc:	f104 0308 	add.w	r3, r4, #8
 80027e0:	443b      	add	r3, r7
 80027e2:	f803 2c08 	strb.w	r2, [r3, #-8]
 80027e6:	79fb      	ldrb	r3, [r7, #7]
 80027e8:	3301      	adds	r3, #1
 80027ea:	71fb      	strb	r3, [r7, #7]
 80027ec:	79fb      	ldrb	r3, [r7, #7]
 80027ee:	2b03      	cmp	r3, #3
 80027f0:	d9ef      	bls.n	80027d2 <sd_ini+0xae>
			     	   sdinfo.type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2; // SDv2 (HC or SC)
 80027f2:	783b      	ldrb	r3, [r7, #0]
 80027f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d001      	beq.n	8002800 <sd_ini+0xdc>
 80027fc:	220c      	movs	r2, #12
 80027fe:	e000      	b.n	8002802 <sd_ini+0xde>
 8002800:	2204      	movs	r2, #4
 8002802:	4b21      	ldr	r3, [pc, #132]	; (8002888 <sd_ini+0x164>)
 8002804:	701a      	strb	r2, [r3, #0]
 8002806:	e039      	b.n	800287c <sd_ini+0x158>
			    	}
			    }
		  }
		  else //SDv1 or MMCv3
		  {
			  if (SD_cmd(ACMD41, 0) <= 1)
 8002808:	2100      	movs	r1, #0
 800280a:	20e9      	movs	r0, #233	; 0xe9
 800280c:	f7ff ff28 	bl	8002660 <SD_cmd>
 8002810:	4603      	mov	r3, r0
 8002812:	2b01      	cmp	r3, #1
 8002814:	d805      	bhi.n	8002822 <sd_ini+0xfe>
			    {
			      sdinfo.type = CT_SD1; cmd = ACMD41; // SDv1
 8002816:	4b1c      	ldr	r3, [pc, #112]	; (8002888 <sd_ini+0x164>)
 8002818:	2202      	movs	r2, #2
 800281a:	701a      	strb	r2, [r3, #0]
 800281c:	23e9      	movs	r3, #233	; 0xe9
 800281e:	71bb      	strb	r3, [r7, #6]
 8002820:	e004      	b.n	800282c <sd_ini+0x108>
			    }
			    else
			    {
			      sdinfo.type = CT_MMC; cmd = CMD1; // MMCv3
 8002822:	4b19      	ldr	r3, [pc, #100]	; (8002888 <sd_ini+0x164>)
 8002824:	2201      	movs	r2, #1
 8002826:	701a      	strb	r2, [r3, #0]
 8002828:	2341      	movs	r3, #65	; 0x41
 800282a:	71bb      	strb	r3, [r7, #6]
			    }
			    for (tmr = 25000; tmr && SD_cmd(cmd, 0); tmr--) ; // Wait for leaving idle state
 800282c:	f246 13a8 	movw	r3, #25000	; 0x61a8
 8002830:	80bb      	strh	r3, [r7, #4]
 8002832:	e005      	b.n	8002840 <sd_ini+0x11c>
 8002834:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002838:	b29b      	uxth	r3, r3
 800283a:	3b01      	subs	r3, #1
 800283c:	b29b      	uxth	r3, r3
 800283e:	80bb      	strh	r3, [r7, #4]
 8002840:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d007      	beq.n	8002858 <sd_ini+0x134>
 8002848:	79bb      	ldrb	r3, [r7, #6]
 800284a:	2100      	movs	r1, #0
 800284c:	4618      	mov	r0, r3
 800284e:	f7ff ff07 	bl	8002660 <SD_cmd>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d1ed      	bne.n	8002834 <sd_ini+0x110>
			    if (!tmr || SD_cmd(CMD16, 512) != 0) // Set R/W block length to 512
 8002858:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d007      	beq.n	8002870 <sd_ini+0x14c>
 8002860:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002864:	2050      	movs	r0, #80	; 0x50
 8002866:	f7ff fefb 	bl	8002660 <SD_cmd>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d005      	beq.n	800287c <sd_ini+0x158>
			    sdinfo.type = 0;
 8002870:	4b05      	ldr	r3, [pc, #20]	; (8002888 <sd_ini+0x164>)
 8002872:	2200      	movs	r2, #0
 8002874:	701a      	strb	r2, [r3, #0]
 8002876:	e001      	b.n	800287c <sd_ini+0x158>

	  }
	  else
	  {

	    return 1;
 8002878:	2301      	movs	r3, #1
 800287a:	e000      	b.n	800287e <sd_ini+0x15a>
	  }




  return 0;
 800287c:	2300      	movs	r3, #0
}
 800287e:	4618      	mov	r0, r3
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	bd90      	pop	{r4, r7, pc}
 8002886:	bf00      	nop
 8002888:	20001ba8 	.word	0x20001ba8

0800288c <Error>:

static void Error (void)
{
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0
  //LD_ON;
}
 8002890:	bf00      	nop
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr

0800289a <SPI_wait_ready>:

uint8_t SPI_wait_ready(void)
{
 800289a:	b580      	push	{r7, lr}
 800289c:	b082      	sub	sp, #8
 800289e:	af00      	add	r7, sp, #0
  uint8_t res;
  uint16_t cnt;
  cnt=0;
 80028a0:	2300      	movs	r3, #0
 80028a2:	80fb      	strh	r3, [r7, #6]
  do {
    res=SPI_ReceiveByte();
 80028a4:	f000 f863 	bl	800296e <SPI_ReceiveByte>
 80028a8:	4603      	mov	r3, r0
 80028aa:	717b      	strb	r3, [r7, #5]
    cnt++;
 80028ac:	88fb      	ldrh	r3, [r7, #6]
 80028ae:	3301      	adds	r3, #1
 80028b0:	80fb      	strh	r3, [r7, #6]
  } while ( (res!=0xFF)&&(cnt<0xFFFF) );
 80028b2:	797b      	ldrb	r3, [r7, #5]
 80028b4:	2bff      	cmp	r3, #255	; 0xff
 80028b6:	d004      	beq.n	80028c2 <SPI_wait_ready+0x28>
 80028b8:	88fb      	ldrh	r3, [r7, #6]
 80028ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80028be:	4293      	cmp	r3, r2
 80028c0:	d1f0      	bne.n	80028a4 <SPI_wait_ready+0xa>
  if (cnt>=0xFFFF) return 1;
 80028c2:	88fb      	ldrh	r3, [r7, #6]
 80028c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d101      	bne.n	80028d0 <SPI_wait_ready+0x36>
 80028cc:	2301      	movs	r3, #1
 80028ce:	e000      	b.n	80028d2 <SPI_wait_ready+0x38>
  return res;
 80028d0:	797b      	ldrb	r3, [r7, #5]
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3708      	adds	r7, #8
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
	...

080028dc <SPIx_Write_Multi>:
{
	if(HAL_SPI_GetState(&hspi1)==HAL_SPI_STATE_READY) return F_OK;
	else return F_ERR;
}
F_RES SPIx_Write_Multi(uint8_t* tx_buf,uint32_t size)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b084      	sub	sp, #16
 80028e0:	af02      	add	r7, sp, #8
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	6039      	str	r1, [r7, #0]
	if(HAL_SPI_TransmitReceive(&hspi1, tx_buf, spi_rx_buffer, size,HAL_MAX_DELAY)==HAL_OK) return F_OK;
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	b29b      	uxth	r3, r3
 80028ea:	f04f 32ff 	mov.w	r2, #4294967295
 80028ee:	9200      	str	r2, [sp, #0]
 80028f0:	4a07      	ldr	r2, [pc, #28]	; (8002910 <SPIx_Write_Multi+0x34>)
 80028f2:	6879      	ldr	r1, [r7, #4]
 80028f4:	4807      	ldr	r0, [pc, #28]	; (8002914 <SPIx_Write_Multi+0x38>)
 80028f6:	f004 fb38 	bl	8006f6a <HAL_SPI_TransmitReceive>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d101      	bne.n	8002904 <SPIx_Write_Multi+0x28>
 8002900:	2300      	movs	r3, #0
 8002902:	e000      	b.n	8002906 <SPIx_Write_Multi+0x2a>
		else return F_ERR;
 8002904:	2301      	movs	r3, #1
}
 8002906:	4618      	mov	r0, r3
 8002908:	3708      	adds	r7, #8
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	20001bd0 	.word	0x20001bd0
 8002914:	20000854 	.word	0x20000854

08002918 <SPIx_WriteRead>:
	if(HAL_SPI_Transmit_DMA(&hspi1, tx_buf, size)==HAL_OK) return F_OK;
	else return F_ERR;
}

uint8_t SPIx_WriteRead(uint8_t Byte)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b086      	sub	sp, #24
 800291c:	af02      	add	r7, sp, #8
 800291e:	4603      	mov	r3, r0
 8002920:	71fb      	strb	r3, [r7, #7]
  uint8_t receivedbyte = 0;
 8002922:	2300      	movs	r3, #0
 8002924:	73fb      	strb	r3, [r7, #15]
  if(HAL_SPI_TransmitReceive(&hspi1,(uint8_t*) &Byte,(uint8_t*) &receivedbyte,1,0x1000)!=HAL_OK)
 8002926:	f107 020f 	add.w	r2, r7, #15
 800292a:	1df9      	adds	r1, r7, #7
 800292c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002930:	9300      	str	r3, [sp, #0]
 8002932:	2301      	movs	r3, #1
 8002934:	4806      	ldr	r0, [pc, #24]	; (8002950 <SPIx_WriteRead+0x38>)
 8002936:	f004 fb18 	bl	8006f6a <HAL_SPI_TransmitReceive>
 800293a:	4603      	mov	r3, r0
 800293c:	2b00      	cmp	r3, #0
 800293e:	d001      	beq.n	8002944 <SPIx_WriteRead+0x2c>
  {
    Error();
 8002940:	f7ff ffa4 	bl	800288c <Error>
  }
  return receivedbyte;
 8002944:	7bfb      	ldrb	r3, [r7, #15]
}
 8002946:	4618      	mov	r0, r3
 8002948:	3710      	adds	r7, #16
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	20000854 	.word	0x20000854

08002954 <SPI_SendByte>:

void SPI_SendByte(uint8_t bt)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
 800295a:	4603      	mov	r3, r0
 800295c:	71fb      	strb	r3, [r7, #7]
  SPIx_WriteRead(bt);
 800295e:	79fb      	ldrb	r3, [r7, #7]
 8002960:	4618      	mov	r0, r3
 8002962:	f7ff ffd9 	bl	8002918 <SPIx_WriteRead>
}
 8002966:	bf00      	nop
 8002968:	3708      	adds	r7, #8
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}

0800296e <SPI_ReceiveByte>:

uint8_t SPI_ReceiveByte(void)
{
 800296e:	b580      	push	{r7, lr}
 8002970:	b082      	sub	sp, #8
 8002972:	af00      	add	r7, sp, #0
  uint8_t bt = SPIx_WriteRead(0xFF);
 8002974:	20ff      	movs	r0, #255	; 0xff
 8002976:	f7ff ffcf 	bl	8002918 <SPIx_WriteRead>
 800297a:	4603      	mov	r3, r0
 800297c:	71fb      	strb	r3, [r7, #7]
  return bt;
 800297e:	79fb      	ldrb	r3, [r7, #7]
}
 8002980:	4618      	mov	r0, r3
 8002982:	3708      	adds	r7, #8
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}

08002988 <SPI_Release>:
void SPI_Release(void)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	af00      	add	r7, sp, #0
  SPIx_WriteRead(0xFF);
 800298c:	20ff      	movs	r0, #255	; 0xff
 800298e:	f7ff ffc3 	bl	8002918 <SPIx_WriteRead>
}
 8002992:	bf00      	nop
 8002994:	bd80      	pop	{r7, pc}

08002996 <SD_Read_Block>:

uint8_t SD_Read_Block (uint8_t *buff, uint32_t lba)
{
 8002996:	b590      	push	{r4, r7, lr}
 8002998:	b085      	sub	sp, #20
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
 800299e:	6039      	str	r1, [r7, #0]
  uint8_t result;
  uint16_t cnt;

  result=SD_cmd (CMD17, lba);
 80029a0:	6839      	ldr	r1, [r7, #0]
 80029a2:	2051      	movs	r0, #81	; 0x51
 80029a4:	f7ff fe5c 	bl	8002660 <SD_cmd>
 80029a8:	4603      	mov	r3, r0
 80029aa:	737b      	strb	r3, [r7, #13]
  if (result!=0x00){
 80029ac:	7b7b      	ldrb	r3, [r7, #13]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d001      	beq.n	80029b6 <SD_Read_Block+0x20>
	  return 5;
 80029b2:	2305      	movs	r3, #5
 80029b4:	e02f      	b.n	8002a16 <SD_Read_Block+0x80>
  }

  SPI_Release();
 80029b6:	f7ff ffe7 	bl	8002988 <SPI_Release>
   cnt=0;
 80029ba:	2300      	movs	r3, #0
 80029bc:	81fb      	strh	r3, [r7, #14]
   do{
     result=SPI_ReceiveByte();
 80029be:	f7ff ffd6 	bl	800296e <SPI_ReceiveByte>
 80029c2:	4603      	mov	r3, r0
 80029c4:	737b      	strb	r3, [r7, #13]
     cnt++;
 80029c6:	89fb      	ldrh	r3, [r7, #14]
 80029c8:	3301      	adds	r3, #1
 80029ca:	81fb      	strh	r3, [r7, #14]
   } while ( (result!=0xFE)&&(cnt<0xFFFF) );
 80029cc:	7b7b      	ldrb	r3, [r7, #13]
 80029ce:	2bfe      	cmp	r3, #254	; 0xfe
 80029d0:	d004      	beq.n	80029dc <SD_Read_Block+0x46>
 80029d2:	89fb      	ldrh	r3, [r7, #14]
 80029d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80029d8:	4293      	cmp	r3, r2
 80029da:	d1f0      	bne.n	80029be <SD_Read_Block+0x28>
   if (cnt>=0xFFFF) {
 80029dc:	89fb      	ldrh	r3, [r7, #14]
 80029de:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d101      	bne.n	80029ea <SD_Read_Block+0x54>
	   return 5;
 80029e6:	2305      	movs	r3, #5
 80029e8:	e015      	b.n	8002a16 <SD_Read_Block+0x80>
   }
   for (cnt=0;cnt<512;cnt++) buff[cnt]=SPI_ReceiveByte();
 80029ea:	2300      	movs	r3, #0
 80029ec:	81fb      	strh	r3, [r7, #14]
 80029ee:	e009      	b.n	8002a04 <SD_Read_Block+0x6e>
 80029f0:	89fb      	ldrh	r3, [r7, #14]
 80029f2:	687a      	ldr	r2, [r7, #4]
 80029f4:	18d4      	adds	r4, r2, r3
 80029f6:	f7ff ffba 	bl	800296e <SPI_ReceiveByte>
 80029fa:	4603      	mov	r3, r0
 80029fc:	7023      	strb	r3, [r4, #0]
 80029fe:	89fb      	ldrh	r3, [r7, #14]
 8002a00:	3301      	adds	r3, #1
 8002a02:	81fb      	strh	r3, [r7, #14]
 8002a04:	89fb      	ldrh	r3, [r7, #14]
 8002a06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a0a:	d3f1      	bcc.n	80029f0 <SD_Read_Block+0x5a>
   SPI_Release();
 8002a0c:	f7ff ffbc 	bl	8002988 <SPI_Release>
   SPI_Release();
 8002a10:	f7ff ffba 	bl	8002988 <SPI_Release>



  return 0;
 8002a14:	2300      	movs	r3, #0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3714      	adds	r7, #20
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd90      	pop	{r4, r7, pc}
	...

08002a20 <SD_Write_Blocks>:

uint8_t SD_Write_Blocks (uint8_t *buff, uint32_t lba,uint16_t count)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b088      	sub	sp, #32
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	60f8      	str	r0, [r7, #12]
 8002a28:	60b9      	str	r1, [r7, #8]
 8002a2a:	4613      	mov	r3, r2
 8002a2c:	80fb      	strh	r3, [r7, #6]
  tick1=xTaskGetTickCount();
 8002a2e:	f010 fa97 	bl	8012f60 <xTaskGetTickCount>
 8002a32:	4603      	mov	r3, r0
 8002a34:	4a39      	ldr	r2, [pc, #228]	; (8002b1c <SD_Write_Blocks+0xfc>)
 8002a36:	6013      	str	r3, [r2, #0]
  uint8_t result;
  uint16_t cnt;


  result=SD_cmd(CMD25,lba);//CMD25
 8002a38:	68b9      	ldr	r1, [r7, #8]
 8002a3a:	2059      	movs	r0, #89	; 0x59
 8002a3c:	f7ff fe10 	bl	8002660 <SD_cmd>
 8002a40:	4603      	mov	r3, r0
 8002a42:	75fb      	strb	r3, [r7, #23]
  if (result!=0x00){
 8002a44:	7dfb      	ldrb	r3, [r7, #23]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d001      	beq.n	8002a4e <SD_Write_Blocks+0x2e>
	  return 6;
 8002a4a:	2306      	movs	r3, #6
 8002a4c:	e061      	b.n	8002b12 <SD_Write_Blocks+0xf2>
  }
  SPI_Release();  //1byte gap
 8002a4e:	f7ff ff9b 	bl	8002988 <SPI_Release>

  for(int i=0;i<count;i++){
 8002a52:	2300      	movs	r3, #0
 8002a54:	61bb      	str	r3, [r7, #24]
 8002a56:	e035      	b.n	8002ac4 <SD_Write_Blocks+0xa4>
   SPI_SendByte (0xFC);//token CMD25
 8002a58:	20fc      	movs	r0, #252	; 0xfc
 8002a5a:	f7ff ff7b 	bl	8002954 <SPI_SendByte>

   SPIx_Write_Multi(buff,512);
 8002a5e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002a62:	68f8      	ldr	r0, [r7, #12]
 8002a64:	f7ff ff3a 	bl	80028dc <SPIx_Write_Multi>
   buff+=512;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002a6e:	60fb      	str	r3, [r7, #12]
   SPI_Release();   //CRC
 8002a70:	f7ff ff8a 	bl	8002988 <SPI_Release>
   SPI_Release();   //CRC
 8002a74:	f7ff ff88 	bl	8002988 <SPI_Release>


   result=SPI_ReceiveByte();
 8002a78:	f7ff ff79 	bl	800296e <SPI_ReceiveByte>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	75fb      	strb	r3, [r7, #23]
   if ((result&0x1F)!=0x05) {
 8002a80:	7dfb      	ldrb	r3, [r7, #23]
 8002a82:	f003 031f 	and.w	r3, r3, #31
 8002a86:	2b05      	cmp	r3, #5
 8002a88:	d001      	beq.n	8002a8e <SD_Write_Blocks+0x6e>
	  return 6;
 8002a8a:	2306      	movs	r3, #6
 8002a8c:	e041      	b.n	8002b12 <SD_Write_Blocks+0xf2>
   }
   cnt=0;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	83fb      	strh	r3, [r7, #30]
   do {
    result=SPI_ReceiveByte();
 8002a92:	f7ff ff6c 	bl	800296e <SPI_ReceiveByte>
 8002a96:	4603      	mov	r3, r0
 8002a98:	75fb      	strb	r3, [r7, #23]
    cnt++;
 8002a9a:	8bfb      	ldrh	r3, [r7, #30]
 8002a9c:	3301      	adds	r3, #1
 8002a9e:	83fb      	strh	r3, [r7, #30]
   } while ( (result!=0xFF)&&(cnt<0xFFFF) );
 8002aa0:	7dfb      	ldrb	r3, [r7, #23]
 8002aa2:	2bff      	cmp	r3, #255	; 0xff
 8002aa4:	d004      	beq.n	8002ab0 <SD_Write_Blocks+0x90>
 8002aa6:	8bfb      	ldrh	r3, [r7, #30]
 8002aa8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d1f0      	bne.n	8002a92 <SD_Write_Blocks+0x72>
   if (cnt>=0xFFFF) {
 8002ab0:	8bfb      	ldrh	r3, [r7, #30]
 8002ab2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d101      	bne.n	8002abe <SD_Write_Blocks+0x9e>
	  return 6;
 8002aba:	2306      	movs	r3, #6
 8002abc:	e029      	b.n	8002b12 <SD_Write_Blocks+0xf2>
  for(int i=0;i<count;i++){
 8002abe:	69bb      	ldr	r3, [r7, #24]
 8002ac0:	3301      	adds	r3, #1
 8002ac2:	61bb      	str	r3, [r7, #24]
 8002ac4:	88fb      	ldrh	r3, [r7, #6]
 8002ac6:	69ba      	ldr	r2, [r7, #24]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	dbc5      	blt.n	8002a58 <SD_Write_Blocks+0x38>
   }
  }

  SPI_SendByte (0xFD); //stop transaction token for CMD25
 8002acc:	20fd      	movs	r0, #253	; 0xfd
 8002ace:	f7ff ff41 	bl	8002954 <SPI_SendByte>
  SPI_Release();       //1byte gap
 8002ad2:	f7ff ff59 	bl	8002988 <SPI_Release>
  cnt=0;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	83fb      	strh	r3, [r7, #30]
  do {
	result=SPI_ReceiveByte();
 8002ada:	f7ff ff48 	bl	800296e <SPI_ReceiveByte>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	75fb      	strb	r3, [r7, #23]
	cnt++;
 8002ae2:	8bfb      	ldrh	r3, [r7, #30]
 8002ae4:	3301      	adds	r3, #1
 8002ae6:	83fb      	strh	r3, [r7, #30]
  } while ( (result!=0xFF)&&(cnt<0xFFFF) );
 8002ae8:	7dfb      	ldrb	r3, [r7, #23]
 8002aea:	2bff      	cmp	r3, #255	; 0xff
 8002aec:	d004      	beq.n	8002af8 <SD_Write_Blocks+0xd8>
 8002aee:	8bfb      	ldrh	r3, [r7, #30]
 8002af0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d1f0      	bne.n	8002ada <SD_Write_Blocks+0xba>
  if (cnt>=0xFFFF) return 6;
 8002af8:	8bfb      	ldrh	r3, [r7, #30]
 8002afa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d101      	bne.n	8002b06 <SD_Write_Blocks+0xe6>
 8002b02:	2306      	movs	r3, #6
 8002b04:	e005      	b.n	8002b12 <SD_Write_Blocks+0xf2>
  tick2=xTaskGetTickCount();
 8002b06:	f010 fa2b 	bl	8012f60 <xTaskGetTickCount>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	4a04      	ldr	r2, [pc, #16]	; (8002b20 <SD_Write_Blocks+0x100>)
 8002b0e:	6013      	str	r3, [r2, #0]
  return 0;
 8002b10:	2300      	movs	r3, #0
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3720      	adds	r7, #32
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}
 8002b1a:	bf00      	nop
 8002b1c:	20001b7c 	.word	0x20001b7c
 8002b20:	20001b80 	.word	0x20001b80

08002b24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	607b      	str	r3, [r7, #4]
 8002b2e:	4b12      	ldr	r3, [pc, #72]	; (8002b78 <HAL_MspInit+0x54>)
 8002b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b32:	4a11      	ldr	r2, [pc, #68]	; (8002b78 <HAL_MspInit+0x54>)
 8002b34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b38:	6453      	str	r3, [r2, #68]	; 0x44
 8002b3a:	4b0f      	ldr	r3, [pc, #60]	; (8002b78 <HAL_MspInit+0x54>)
 8002b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b42:	607b      	str	r3, [r7, #4]
 8002b44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b46:	2300      	movs	r3, #0
 8002b48:	603b      	str	r3, [r7, #0]
 8002b4a:	4b0b      	ldr	r3, [pc, #44]	; (8002b78 <HAL_MspInit+0x54>)
 8002b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4e:	4a0a      	ldr	r2, [pc, #40]	; (8002b78 <HAL_MspInit+0x54>)
 8002b50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b54:	6413      	str	r3, [r2, #64]	; 0x40
 8002b56:	4b08      	ldr	r3, [pc, #32]	; (8002b78 <HAL_MspInit+0x54>)
 8002b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b5e:	603b      	str	r3, [r7, #0]
 8002b60:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002b62:	2200      	movs	r2, #0
 8002b64:	210f      	movs	r1, #15
 8002b66:	f06f 0001 	mvn.w	r0, #1
 8002b6a:	f000 fccd 	bl	8003508 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b6e:	bf00      	nop
 8002b70:	3708      	adds	r7, #8
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	40023800 	.word	0x40023800

08002b7c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b086      	sub	sp, #24
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002b84:	f107 0308 	add.w	r3, r7, #8
 8002b88:	2200      	movs	r2, #0
 8002b8a:	601a      	str	r2, [r3, #0]
 8002b8c:	605a      	str	r2, [r3, #4]
 8002b8e:	609a      	str	r2, [r3, #8]
 8002b90:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a0c      	ldr	r2, [pc, #48]	; (8002bc8 <HAL_RTC_MspInit+0x4c>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d111      	bne.n	8002bc0 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002b9c:	2302      	movs	r3, #2
 8002b9e:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002ba0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ba4:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ba6:	f107 0308 	add.w	r3, r7, #8
 8002baa:	4618      	mov	r0, r3
 8002bac:	f003 fd74 	bl	8006698 <HAL_RCCEx_PeriphCLKConfig>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d001      	beq.n	8002bba <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002bb6:	f7ff fbe7 	bl	8002388 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002bba:	4b04      	ldr	r3, [pc, #16]	; (8002bcc <HAL_RTC_MspInit+0x50>)
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002bc0:	bf00      	nop
 8002bc2:	3718      	adds	r7, #24
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	40002800 	.word	0x40002800
 8002bcc:	42470e3c 	.word	0x42470e3c

08002bd0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b08a      	sub	sp, #40	; 0x28
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd8:	f107 0314 	add.w	r3, r7, #20
 8002bdc:	2200      	movs	r2, #0
 8002bde:	601a      	str	r2, [r3, #0]
 8002be0:	605a      	str	r2, [r3, #4]
 8002be2:	609a      	str	r2, [r3, #8]
 8002be4:	60da      	str	r2, [r3, #12]
 8002be6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a34      	ldr	r2, [pc, #208]	; (8002cc0 <HAL_SPI_MspInit+0xf0>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d162      	bne.n	8002cb8 <HAL_SPI_MspInit+0xe8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	613b      	str	r3, [r7, #16]
 8002bf6:	4b33      	ldr	r3, [pc, #204]	; (8002cc4 <HAL_SPI_MspInit+0xf4>)
 8002bf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bfa:	4a32      	ldr	r2, [pc, #200]	; (8002cc4 <HAL_SPI_MspInit+0xf4>)
 8002bfc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002c00:	6453      	str	r3, [r2, #68]	; 0x44
 8002c02:	4b30      	ldr	r3, [pc, #192]	; (8002cc4 <HAL_SPI_MspInit+0xf4>)
 8002c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c06:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c0a:	613b      	str	r3, [r7, #16]
 8002c0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c0e:	2300      	movs	r3, #0
 8002c10:	60fb      	str	r3, [r7, #12]
 8002c12:	4b2c      	ldr	r3, [pc, #176]	; (8002cc4 <HAL_SPI_MspInit+0xf4>)
 8002c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c16:	4a2b      	ldr	r2, [pc, #172]	; (8002cc4 <HAL_SPI_MspInit+0xf4>)
 8002c18:	f043 0302 	orr.w	r3, r3, #2
 8002c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c1e:	4b29      	ldr	r3, [pc, #164]	; (8002cc4 <HAL_SPI_MspInit+0xf4>)
 8002c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c22:	f003 0302 	and.w	r3, r3, #2
 8002c26:	60fb      	str	r3, [r7, #12]
 8002c28:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002c2a:	2338      	movs	r3, #56	; 0x38
 8002c2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c2e:	2302      	movs	r3, #2
 8002c30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c32:	2301      	movs	r3, #1
 8002c34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c36:	2303      	movs	r3, #3
 8002c38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002c3a:	2305      	movs	r3, #5
 8002c3c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c3e:	f107 0314 	add.w	r3, r7, #20
 8002c42:	4619      	mov	r1, r3
 8002c44:	4820      	ldr	r0, [pc, #128]	; (8002cc8 <HAL_SPI_MspInit+0xf8>)
 8002c46:	f001 fadd 	bl	8004204 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8002c4a:	4b20      	ldr	r3, [pc, #128]	; (8002ccc <HAL_SPI_MspInit+0xfc>)
 8002c4c:	4a20      	ldr	r2, [pc, #128]	; (8002cd0 <HAL_SPI_MspInit+0x100>)
 8002c4e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8002c50:	4b1e      	ldr	r3, [pc, #120]	; (8002ccc <HAL_SPI_MspInit+0xfc>)
 8002c52:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002c56:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c58:	4b1c      	ldr	r3, [pc, #112]	; (8002ccc <HAL_SPI_MspInit+0xfc>)
 8002c5a:	2240      	movs	r2, #64	; 0x40
 8002c5c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c5e:	4b1b      	ldr	r3, [pc, #108]	; (8002ccc <HAL_SPI_MspInit+0xfc>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002c64:	4b19      	ldr	r3, [pc, #100]	; (8002ccc <HAL_SPI_MspInit+0xfc>)
 8002c66:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c6a:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002c6c:	4b17      	ldr	r3, [pc, #92]	; (8002ccc <HAL_SPI_MspInit+0xfc>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002c72:	4b16      	ldr	r3, [pc, #88]	; (8002ccc <HAL_SPI_MspInit+0xfc>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002c78:	4b14      	ldr	r3, [pc, #80]	; (8002ccc <HAL_SPI_MspInit+0xfc>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002c7e:	4b13      	ldr	r3, [pc, #76]	; (8002ccc <HAL_SPI_MspInit+0xfc>)
 8002c80:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002c84:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c86:	4b11      	ldr	r3, [pc, #68]	; (8002ccc <HAL_SPI_MspInit+0xfc>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002c8c:	480f      	ldr	r0, [pc, #60]	; (8002ccc <HAL_SPI_MspInit+0xfc>)
 8002c8e:	f000 fc65 	bl	800355c <HAL_DMA_Init>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d001      	beq.n	8002c9c <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8002c98:	f7ff fb76 	bl	8002388 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	4a0b      	ldr	r2, [pc, #44]	; (8002ccc <HAL_SPI_MspInit+0xfc>)
 8002ca0:	649a      	str	r2, [r3, #72]	; 0x48
 8002ca2:	4a0a      	ldr	r2, [pc, #40]	; (8002ccc <HAL_SPI_MspInit+0xfc>)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8002ca8:	2200      	movs	r2, #0
 8002caa:	2105      	movs	r1, #5
 8002cac:	2023      	movs	r0, #35	; 0x23
 8002cae:	f000 fc2b 	bl	8003508 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002cb2:	2023      	movs	r0, #35	; 0x23
 8002cb4:	f000 fc44 	bl	8003540 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002cb8:	bf00      	nop
 8002cba:	3728      	adds	r7, #40	; 0x28
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	40013000 	.word	0x40013000
 8002cc4:	40023800 	.word	0x40023800
 8002cc8:	40020400 	.word	0x40020400
 8002ccc:	200008ac 	.word	0x200008ac
 8002cd0:	40026458 	.word	0x40026458

08002cd4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b084      	sub	sp, #16
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ce4:	d115      	bne.n	8002d12 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	60fb      	str	r3, [r7, #12]
 8002cea:	4b0c      	ldr	r3, [pc, #48]	; (8002d1c <HAL_TIM_Base_MspInit+0x48>)
 8002cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cee:	4a0b      	ldr	r2, [pc, #44]	; (8002d1c <HAL_TIM_Base_MspInit+0x48>)
 8002cf0:	f043 0301 	orr.w	r3, r3, #1
 8002cf4:	6413      	str	r3, [r2, #64]	; 0x40
 8002cf6:	4b09      	ldr	r3, [pc, #36]	; (8002d1c <HAL_TIM_Base_MspInit+0x48>)
 8002cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfa:	f003 0301 	and.w	r3, r3, #1
 8002cfe:	60fb      	str	r3, [r7, #12]
 8002d00:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8002d02:	2200      	movs	r2, #0
 8002d04:	2105      	movs	r1, #5
 8002d06:	201c      	movs	r0, #28
 8002d08:	f000 fbfe 	bl	8003508 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002d0c:	201c      	movs	r0, #28
 8002d0e:	f000 fc17 	bl	8003540 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002d12:	bf00      	nop
 8002d14:	3710      	adds	r7, #16
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	40023800 	.word	0x40023800

08002d20 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b08a      	sub	sp, #40	; 0x28
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d28:	f107 0314 	add.w	r3, r7, #20
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	601a      	str	r2, [r3, #0]
 8002d30:	605a      	str	r2, [r3, #4]
 8002d32:	609a      	str	r2, [r3, #8]
 8002d34:	60da      	str	r2, [r3, #12]
 8002d36:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a1d      	ldr	r2, [pc, #116]	; (8002db4 <HAL_UART_MspInit+0x94>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d134      	bne.n	8002dac <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d42:	2300      	movs	r3, #0
 8002d44:	613b      	str	r3, [r7, #16]
 8002d46:	4b1c      	ldr	r3, [pc, #112]	; (8002db8 <HAL_UART_MspInit+0x98>)
 8002d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d4a:	4a1b      	ldr	r2, [pc, #108]	; (8002db8 <HAL_UART_MspInit+0x98>)
 8002d4c:	f043 0310 	orr.w	r3, r3, #16
 8002d50:	6453      	str	r3, [r2, #68]	; 0x44
 8002d52:	4b19      	ldr	r3, [pc, #100]	; (8002db8 <HAL_UART_MspInit+0x98>)
 8002d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d56:	f003 0310 	and.w	r3, r3, #16
 8002d5a:	613b      	str	r3, [r7, #16]
 8002d5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d5e:	2300      	movs	r3, #0
 8002d60:	60fb      	str	r3, [r7, #12]
 8002d62:	4b15      	ldr	r3, [pc, #84]	; (8002db8 <HAL_UART_MspInit+0x98>)
 8002d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d66:	4a14      	ldr	r2, [pc, #80]	; (8002db8 <HAL_UART_MspInit+0x98>)
 8002d68:	f043 0301 	orr.w	r3, r3, #1
 8002d6c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d6e:	4b12      	ldr	r3, [pc, #72]	; (8002db8 <HAL_UART_MspInit+0x98>)
 8002d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d72:	f003 0301 	and.w	r3, r3, #1
 8002d76:	60fb      	str	r3, [r7, #12]
 8002d78:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002d7a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002d7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d80:	2302      	movs	r3, #2
 8002d82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d84:	2300      	movs	r3, #0
 8002d86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d88:	2303      	movs	r3, #3
 8002d8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002d8c:	2307      	movs	r3, #7
 8002d8e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d90:	f107 0314 	add.w	r3, r7, #20
 8002d94:	4619      	mov	r1, r3
 8002d96:	4809      	ldr	r0, [pc, #36]	; (8002dbc <HAL_UART_MspInit+0x9c>)
 8002d98:	f001 fa34 	bl	8004204 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	2105      	movs	r1, #5
 8002da0:	2025      	movs	r0, #37	; 0x25
 8002da2:	f000 fbb1 	bl	8003508 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002da6:	2025      	movs	r0, #37	; 0x25
 8002da8:	f000 fbca 	bl	8003540 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002dac:	bf00      	nop
 8002dae:	3728      	adds	r7, #40	; 0x28
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}
 8002db4:	40011000 	.word	0x40011000
 8002db8:	40023800 	.word	0x40023800
 8002dbc:	40020000 	.word	0x40020000

08002dc0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b08c      	sub	sp, #48	; 0x30
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	6879      	ldr	r1, [r7, #4]
 8002dd4:	2019      	movs	r0, #25
 8002dd6:	f000 fb97 	bl	8003508 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002dda:	2019      	movs	r0, #25
 8002ddc:	f000 fbb0 	bl	8003540 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002de0:	2300      	movs	r3, #0
 8002de2:	60fb      	str	r3, [r7, #12]
 8002de4:	4b1f      	ldr	r3, [pc, #124]	; (8002e64 <HAL_InitTick+0xa4>)
 8002de6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002de8:	4a1e      	ldr	r2, [pc, #120]	; (8002e64 <HAL_InitTick+0xa4>)
 8002dea:	f043 0301 	orr.w	r3, r3, #1
 8002dee:	6453      	str	r3, [r2, #68]	; 0x44
 8002df0:	4b1c      	ldr	r3, [pc, #112]	; (8002e64 <HAL_InitTick+0xa4>)
 8002df2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002df4:	f003 0301 	and.w	r3, r3, #1
 8002df8:	60fb      	str	r3, [r7, #12]
 8002dfa:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002dfc:	f107 0210 	add.w	r2, r7, #16
 8002e00:	f107 0314 	add.w	r3, r7, #20
 8002e04:	4611      	mov	r1, r2
 8002e06:	4618      	mov	r0, r3
 8002e08:	f003 fc14 	bl	8006634 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002e0c:	f003 fbfe 	bl	800660c <HAL_RCC_GetPCLK2Freq>
 8002e10:	4603      	mov	r3, r0
 8002e12:	005b      	lsls	r3, r3, #1
 8002e14:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002e16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e18:	4a13      	ldr	r2, [pc, #76]	; (8002e68 <HAL_InitTick+0xa8>)
 8002e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e1e:	0c9b      	lsrs	r3, r3, #18
 8002e20:	3b01      	subs	r3, #1
 8002e22:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002e24:	4b11      	ldr	r3, [pc, #68]	; (8002e6c <HAL_InitTick+0xac>)
 8002e26:	4a12      	ldr	r2, [pc, #72]	; (8002e70 <HAL_InitTick+0xb0>)
 8002e28:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002e2a:	4b10      	ldr	r3, [pc, #64]	; (8002e6c <HAL_InitTick+0xac>)
 8002e2c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002e30:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002e32:	4a0e      	ldr	r2, [pc, #56]	; (8002e6c <HAL_InitTick+0xac>)
 8002e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e36:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002e38:	4b0c      	ldr	r3, [pc, #48]	; (8002e6c <HAL_InitTick+0xac>)
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e3e:	4b0b      	ldr	r3, [pc, #44]	; (8002e6c <HAL_InitTick+0xac>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002e44:	4809      	ldr	r0, [pc, #36]	; (8002e6c <HAL_InitTick+0xac>)
 8002e46:	f004 fc1b 	bl	8007680 <HAL_TIM_Base_Init>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d104      	bne.n	8002e5a <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8002e50:	4806      	ldr	r0, [pc, #24]	; (8002e6c <HAL_InitTick+0xac>)
 8002e52:	f004 fc65 	bl	8007720 <HAL_TIM_Base_Start_IT>
 8002e56:	4603      	mov	r3, r0
 8002e58:	e000      	b.n	8002e5c <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	3730      	adds	r7, #48	; 0x30
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	40023800 	.word	0x40023800
 8002e68:	431bde83 	.word	0x431bde83
 8002e6c:	20001dd0 	.word	0x20001dd0
 8002e70:	40010000 	.word	0x40010000

08002e74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e74:	b480      	push	{r7}
 8002e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002e78:	e7fe      	b.n	8002e78 <NMI_Handler+0x4>

08002e7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e7a:	b480      	push	{r7}
 8002e7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e7e:	e7fe      	b.n	8002e7e <HardFault_Handler+0x4>

08002e80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e80:	b480      	push	{r7}
 8002e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e84:	e7fe      	b.n	8002e84 <MemManage_Handler+0x4>

08002e86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e86:	b480      	push	{r7}
 8002e88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e8a:	e7fe      	b.n	8002e8a <BusFault_Handler+0x4>

08002e8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e90:	e7fe      	b.n	8002e90 <UsageFault_Handler+0x4>

08002e92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e92:	b480      	push	{r7}
 8002e94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e96:	bf00      	nop
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr

08002ea0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002ea4:	4802      	ldr	r0, [pc, #8]	; (8002eb0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002ea6:	f004 fcab 	bl	8007800 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002eaa:	bf00      	nop
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	20001dd0 	.word	0x20001dd0

08002eb4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002eb8:	4802      	ldr	r0, [pc, #8]	; (8002ec4 <TIM2_IRQHandler+0x10>)
 8002eba:	f004 fca1 	bl	8007800 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002ebe:	bf00      	nop
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	2000090c 	.word	0x2000090c

08002ec8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002ecc:	4802      	ldr	r0, [pc, #8]	; (8002ed8 <SPI1_IRQHandler+0x10>)
 8002ece:	f004 f9ef 	bl	80072b0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002ed2:	bf00      	nop
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	20000854 	.word	0x20000854

08002edc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002ee0:	4802      	ldr	r0, [pc, #8]	; (8002eec <USART1_IRQHandler+0x10>)
 8002ee2:	f005 f9a3 	bl	800822c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002ee6:	bf00      	nop
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	20000954 	.word	0x20000954

08002ef0 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002ef4:	4802      	ldr	r0, [pc, #8]	; (8002f00 <DMA2_Stream3_IRQHandler+0x10>)
 8002ef6:	f000 fc71 	bl	80037dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002efa:	bf00      	nop
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop
 8002f00:	200008ac 	.word	0x200008ac

08002f04 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002f08:	4802      	ldr	r0, [pc, #8]	; (8002f14 <OTG_FS_IRQHandler+0x10>)
 8002f0a:	f001 fd9b 	bl	8004a44 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002f0e:	bf00      	nop
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop
 8002f14:	2000e5c4 	.word	0x2000e5c4

08002f18 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	af00      	add	r7, sp, #0
	return 1;
 8002f1c:	2301      	movs	r3, #1
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr

08002f28 <_kill>:

int _kill(int pid, int sig)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b082      	sub	sp, #8
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002f32:	f011 fbcd 	bl	80146d0 <__errno>
 8002f36:	4603      	mov	r3, r0
 8002f38:	2216      	movs	r2, #22
 8002f3a:	601a      	str	r2, [r3, #0]
	return -1;
 8002f3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	3708      	adds	r7, #8
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}

08002f48 <_exit>:

void _exit (int status)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b082      	sub	sp, #8
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002f50:	f04f 31ff 	mov.w	r1, #4294967295
 8002f54:	6878      	ldr	r0, [r7, #4]
 8002f56:	f7ff ffe7 	bl	8002f28 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002f5a:	e7fe      	b.n	8002f5a <_exit+0x12>

08002f5c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b086      	sub	sp, #24
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	60f8      	str	r0, [r7, #12]
 8002f64:	60b9      	str	r1, [r7, #8]
 8002f66:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f68:	2300      	movs	r3, #0
 8002f6a:	617b      	str	r3, [r7, #20]
 8002f6c:	e00a      	b.n	8002f84 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002f6e:	f3af 8000 	nop.w
 8002f72:	4601      	mov	r1, r0
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	1c5a      	adds	r2, r3, #1
 8002f78:	60ba      	str	r2, [r7, #8]
 8002f7a:	b2ca      	uxtb	r2, r1
 8002f7c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	3301      	adds	r3, #1
 8002f82:	617b      	str	r3, [r7, #20]
 8002f84:	697a      	ldr	r2, [r7, #20]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	dbf0      	blt.n	8002f6e <_read+0x12>
	}

return len;
 8002f8c:	687b      	ldr	r3, [r7, #4]
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	3718      	adds	r7, #24
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}

08002f96 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f96:	b580      	push	{r7, lr}
 8002f98:	b086      	sub	sp, #24
 8002f9a:	af00      	add	r7, sp, #0
 8002f9c:	60f8      	str	r0, [r7, #12]
 8002f9e:	60b9      	str	r1, [r7, #8]
 8002fa0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	617b      	str	r3, [r7, #20]
 8002fa6:	e009      	b.n	8002fbc <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	1c5a      	adds	r2, r3, #1
 8002fac:	60ba      	str	r2, [r7, #8]
 8002fae:	781b      	ldrb	r3, [r3, #0]
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fb6:	697b      	ldr	r3, [r7, #20]
 8002fb8:	3301      	adds	r3, #1
 8002fba:	617b      	str	r3, [r7, #20]
 8002fbc:	697a      	ldr	r2, [r7, #20]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	dbf1      	blt.n	8002fa8 <_write+0x12>
	}
	return len;
 8002fc4:	687b      	ldr	r3, [r7, #4]
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3718      	adds	r7, #24
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}

08002fce <_close>:

int _close(int file)
{
 8002fce:	b480      	push	{r7}
 8002fd0:	b083      	sub	sp, #12
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	6078      	str	r0, [r7, #4]
	return -1;
 8002fd6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	370c      	adds	r7, #12
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr

08002fe6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002fe6:	b480      	push	{r7}
 8002fe8:	b083      	sub	sp, #12
 8002fea:	af00      	add	r7, sp, #0
 8002fec:	6078      	str	r0, [r7, #4]
 8002fee:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002ff6:	605a      	str	r2, [r3, #4]
	return 0;
 8002ff8:	2300      	movs	r3, #0
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	370c      	adds	r7, #12
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr

08003006 <_isatty>:

int _isatty(int file)
{
 8003006:	b480      	push	{r7}
 8003008:	b083      	sub	sp, #12
 800300a:	af00      	add	r7, sp, #0
 800300c:	6078      	str	r0, [r7, #4]
	return 1;
 800300e:	2301      	movs	r3, #1
}
 8003010:	4618      	mov	r0, r3
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800301c:	b480      	push	{r7}
 800301e:	b085      	sub	sp, #20
 8003020:	af00      	add	r7, sp, #0
 8003022:	60f8      	str	r0, [r7, #12]
 8003024:	60b9      	str	r1, [r7, #8]
 8003026:	607a      	str	r2, [r7, #4]
	return 0;
 8003028:	2300      	movs	r3, #0
}
 800302a:	4618      	mov	r0, r3
 800302c:	3714      	adds	r7, #20
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr
	...

08003038 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b086      	sub	sp, #24
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003040:	4a14      	ldr	r2, [pc, #80]	; (8003094 <_sbrk+0x5c>)
 8003042:	4b15      	ldr	r3, [pc, #84]	; (8003098 <_sbrk+0x60>)
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800304c:	4b13      	ldr	r3, [pc, #76]	; (800309c <_sbrk+0x64>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d102      	bne.n	800305a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003054:	4b11      	ldr	r3, [pc, #68]	; (800309c <_sbrk+0x64>)
 8003056:	4a12      	ldr	r2, [pc, #72]	; (80030a0 <_sbrk+0x68>)
 8003058:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800305a:	4b10      	ldr	r3, [pc, #64]	; (800309c <_sbrk+0x64>)
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	4413      	add	r3, r2
 8003062:	693a      	ldr	r2, [r7, #16]
 8003064:	429a      	cmp	r2, r3
 8003066:	d207      	bcs.n	8003078 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003068:	f011 fb32 	bl	80146d0 <__errno>
 800306c:	4603      	mov	r3, r0
 800306e:	220c      	movs	r2, #12
 8003070:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003072:	f04f 33ff 	mov.w	r3, #4294967295
 8003076:	e009      	b.n	800308c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003078:	4b08      	ldr	r3, [pc, #32]	; (800309c <_sbrk+0x64>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800307e:	4b07      	ldr	r3, [pc, #28]	; (800309c <_sbrk+0x64>)
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	4413      	add	r3, r2
 8003086:	4a05      	ldr	r2, [pc, #20]	; (800309c <_sbrk+0x64>)
 8003088:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800308a:	68fb      	ldr	r3, [r7, #12]
}
 800308c:	4618      	mov	r0, r3
 800308e:	3718      	adds	r7, #24
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}
 8003094:	20020000 	.word	0x20020000
 8003098:	00000400 	.word	0x00000400
 800309c:	20001e1c 	.word	0x20001e1c
 80030a0:	2000e900 	.word	0x2000e900

080030a4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80030a8:	4b06      	ldr	r3, [pc, #24]	; (80030c4 <SystemInit+0x20>)
 80030aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030ae:	4a05      	ldr	r2, [pc, #20]	; (80030c4 <SystemInit+0x20>)
 80030b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80030b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80030b8:	bf00      	nop
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr
 80030c2:	bf00      	nop
 80030c4:	e000ed00 	.word	0xe000ed00

080030c8 <wav_file_open>:


extern UART_HandleTypeDef huart1;

F_RES wav_file_open(wav_file_typedef* self_object,char* filename,uint32_t sample_size,uint32_t sample_rate,uint8_t num_channels)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	60f8      	str	r0, [r7, #12]
 80030d0:	60b9      	str	r1, [r7, #8]
 80030d2:	607a      	str	r2, [r7, #4]
 80030d4:	603b      	str	r3, [r7, #0]
  memcpy(self_object->header.chunk.prefix,"RIFF",4);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2204      	movs	r2, #4
 80030da:	4939      	ldr	r1, [pc, #228]	; (80031c0 <wav_file_open+0xf8>)
 80030dc:	4618      	mov	r0, r3
 80030de:	f011 fc2d 	bl	801493c <memcpy>
  memcpy(self_object->header.chunk.postfix,"WAVE",4);
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	3308      	adds	r3, #8
 80030e6:	2204      	movs	r2, #4
 80030e8:	4936      	ldr	r1, [pc, #216]	; (80031c4 <wav_file_open+0xfc>)
 80030ea:	4618      	mov	r0, r3
 80030ec:	f011 fc26 	bl	801493c <memcpy>
  memcpy(self_object->header.subchunk_fmt.prefix,"fmt ",4);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	330c      	adds	r3, #12
 80030f4:	2204      	movs	r2, #4
 80030f6:	4934      	ldr	r1, [pc, #208]	; (80031c8 <wav_file_open+0x100>)
 80030f8:	4618      	mov	r0, r3
 80030fa:	f011 fc1f 	bl	801493c <memcpy>
  self_object->header.subchunk_fmt.size=16;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2200      	movs	r2, #0
 8003102:	f042 0210 	orr.w	r2, r2, #16
 8003106:	741a      	strb	r2, [r3, #16]
 8003108:	2200      	movs	r2, #0
 800310a:	745a      	strb	r2, [r3, #17]
 800310c:	2200      	movs	r2, #0
 800310e:	749a      	strb	r2, [r3, #18]
 8003110:	2200      	movs	r2, #0
 8003112:	74da      	strb	r2, [r3, #19]
  self_object->header.subchunk_fmt.format=1;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2200      	movs	r2, #0
 8003118:	f042 0201 	orr.w	r2, r2, #1
 800311c:	751a      	strb	r2, [r3, #20]
 800311e:	2200      	movs	r2, #0
 8003120:	755a      	strb	r2, [r3, #21]
  self_object->header.subchunk_fmt.numchannels=num_channels;
 8003122:	7e3b      	ldrb	r3, [r7, #24]
 8003124:	b29a      	uxth	r2, r3
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	82da      	strh	r2, [r3, #22]
  self_object->header.subchunk_fmt.samplerate=sample_rate;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	683a      	ldr	r2, [r7, #0]
 800312e:	619a      	str	r2, [r3, #24]
  self_object->header.subchunk_fmt.bps=sample_size;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	b29a      	uxth	r2, r3
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	845a      	strh	r2, [r3, #34]	; 0x22
  self_object->header.subchunk_fmt.byterate=sample_rate*num_channels*(sample_size/8);
 8003138:	7e3b      	ldrb	r3, [r7, #24]
 800313a:	683a      	ldr	r2, [r7, #0]
 800313c:	fb02 f303 	mul.w	r3, r2, r3
 8003140:	687a      	ldr	r2, [r7, #4]
 8003142:	08d2      	lsrs	r2, r2, #3
 8003144:	fb03 f202 	mul.w	r2, r3, r2
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	61da      	str	r2, [r3, #28]
  self_object->header.subchunk_fmt.block_align=num_channels*(sample_size/8);
 800314c:	7e3b      	ldrb	r3, [r7, #24]
 800314e:	b29a      	uxth	r2, r3
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	08db      	lsrs	r3, r3, #3
 8003154:	b29b      	uxth	r3, r3
 8003156:	fb12 f303 	smulbb	r3, r2, r3
 800315a:	b29a      	uxth	r2, r3
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	841a      	strh	r2, [r3, #32]
  memcpy(self_object->header.subchunk_data.prefix,"data",4);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	3324      	adds	r3, #36	; 0x24
 8003164:	2204      	movs	r2, #4
 8003166:	4919      	ldr	r1, [pc, #100]	; (80031cc <wav_file_open+0x104>)
 8003168:	4618      	mov	r0, r3
 800316a:	f011 fbe7 	bl	801493c <memcpy>
  self_object->data_counter=0;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	2200      	movs	r2, #0
 8003172:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8003176:	2200      	movs	r2, #0
 8003178:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
 800317c:	2200      	movs	r2, #0
 800317e:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
 8003182:	2200      	movs	r2, #0
 8003184:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  if(f_open(&self_object->media.file,filename,FA_CREATE_ALWAYS|FA_WRITE)==FR_OK){
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	3330      	adds	r3, #48	; 0x30
 800318c:	220a      	movs	r2, #10
 800318e:	68b9      	ldr	r1, [r7, #8]
 8003190:	4618      	mov	r0, r3
 8003192:	f00d f8df 	bl	8010354 <f_open>
 8003196:	4603      	mov	r3, r0
 8003198:	2b00      	cmp	r3, #0
 800319a:	d10b      	bne.n	80031b4 <wav_file_open+0xec>
   f_lseek(&self_object->media.file, sizeof(self_object->header));
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80031a2:	f04f 022c 	mov.w	r2, #44	; 0x2c
 80031a6:	f04f 0300 	mov.w	r3, #0
 80031aa:	4608      	mov	r0, r1
 80031ac:	f00d fe8f 	bl	8010ece <f_lseek>
   return F_OK;
 80031b0:	2300      	movs	r3, #0
 80031b2:	e000      	b.n	80031b6 <wav_file_open+0xee>
  }
  return F_ERR;
 80031b4:	2301      	movs	r3, #1
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3710      	adds	r7, #16
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	bf00      	nop
 80031c0:	08017400 	.word	0x08017400
 80031c4:	08017408 	.word	0x08017408
 80031c8:	08017410 	.word	0x08017410
 80031cc:	08017418 	.word	0x08017418

080031d0 <wav_file_close>:

F_RES wav_file_close(wav_file_typedef* self_object)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b082      	sub	sp, #8
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
	self_object->header.subchunk_data.size=self_object->data_counter;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	629a      	str	r2, [r3, #40]	; 0x28
	self_object->header.chunk.size=36+self_object->data_counter;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e4:	f103 0224 	add.w	r2, r3, #36	; 0x24
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	605a      	str	r2, [r3, #4]
 	f_lseek(&self_object->media.file, 0);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80031f2:	f04f 0200 	mov.w	r2, #0
 80031f6:	f04f 0300 	mov.w	r3, #0
 80031fa:	4608      	mov	r0, r1
 80031fc:	f00d fe67 	bl	8010ece <f_lseek>
 	if(f_write(&self_object->media.file,(uint8_t*)&self_object->header,sizeof(self_object->header),(void*)&self_object->media.byteswritten)==FR_OK){
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8003206:	6879      	ldr	r1, [r7, #4]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	f503 736a 	add.w	r3, r3, #936	; 0x3a8
 800320e:	222c      	movs	r2, #44	; 0x2c
 8003210:	f00d fb61 	bl	80108d6 <f_write>
 8003214:	4603      	mov	r3, r0
 8003216:	2b00      	cmp	r3, #0
 8003218:	d106      	bne.n	8003228 <wav_file_close+0x58>
 	  f_close(&self_object->media.file);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	3330      	adds	r3, #48	; 0x30
 800321e:	4618      	mov	r0, r3
 8003220:	f00d fe2b 	bl	8010e7a <f_close>
 	  return F_OK;
 8003224:	2300      	movs	r3, #0
 8003226:	e000      	b.n	800322a <wav_file_close+0x5a>
 	}
 	return F_ERR;
 8003228:	2301      	movs	r3, #1
}
 800322a:	4618      	mov	r0, r3
 800322c:	3708      	adds	r7, #8
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}

08003232 <wav_file_write>:

F_RES wav_file_write(wav_file_typedef* self_object,uint8_t* data,uint32_t length)
{
 8003232:	b580      	push	{r7, lr}
 8003234:	b086      	sub	sp, #24
 8003236:	af00      	add	r7, sp, #0
 8003238:	60f8      	str	r0, [r7, #12]
 800323a:	60b9      	str	r1, [r7, #8]
 800323c:	607a      	str	r2, [r7, #4]
	FRESULT res;
	self_object->data_counter+=length;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	441a      	add	r2, r3
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	62da      	str	r2, [r3, #44]	; 0x2c
	res=f_write(&self_object->media.file,data,length,(void*)&self_object->media.byteswritten);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f503 736a 	add.w	r3, r3, #936	; 0x3a8
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	68b9      	ldr	r1, [r7, #8]
 800325a:	f00d fb3c 	bl	80108d6 <f_write>
 800325e:	4603      	mov	r3, r0
 8003260:	75fb      	strb	r3, [r7, #23]
	if(res==FR_OK) return F_OK;
 8003262:	7dfb      	ldrb	r3, [r7, #23]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d101      	bne.n	800326c <wav_file_write+0x3a>
 8003268:	2300      	movs	r3, #0
 800326a:	e000      	b.n	800326e <wav_file_write+0x3c>
	return F_ERR;
 800326c:	2301      	movs	r3, #1
}
 800326e:	4618      	mov	r0, r3
 8003270:	3718      	adds	r7, #24
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
	...

08003278 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003278:	f8df d034 	ldr.w	sp, [pc, #52]	; 80032b0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800327c:	480d      	ldr	r0, [pc, #52]	; (80032b4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800327e:	490e      	ldr	r1, [pc, #56]	; (80032b8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003280:	4a0e      	ldr	r2, [pc, #56]	; (80032bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003282:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003284:	e002      	b.n	800328c <LoopCopyDataInit>

08003286 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003286:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003288:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800328a:	3304      	adds	r3, #4

0800328c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800328c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800328e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003290:	d3f9      	bcc.n	8003286 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003292:	4a0b      	ldr	r2, [pc, #44]	; (80032c0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003294:	4c0b      	ldr	r4, [pc, #44]	; (80032c4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003296:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003298:	e001      	b.n	800329e <LoopFillZerobss>

0800329a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800329a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800329c:	3204      	adds	r2, #4

0800329e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800329e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032a0:	d3fb      	bcc.n	800329a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80032a2:	f7ff feff 	bl	80030a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80032a6:	f011 fb0f 	bl	80148c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80032aa:	f7fe f9ad 	bl	8001608 <main>
  bx  lr    
 80032ae:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80032b0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80032b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032b8:	20000378 	.word	0x20000378
  ldr r2, =_sidata
 80032bc:	08017ca4 	.word	0x08017ca4
  ldr r2, =_sbss
 80032c0:	20000378 	.word	0x20000378
  ldr r4, =_ebss
 80032c4:	2000e900 	.word	0x2000e900

080032c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80032c8:	e7fe      	b.n	80032c8 <ADC_IRQHandler>
	...

080032cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80032d0:	4b0e      	ldr	r3, [pc, #56]	; (800330c <HAL_Init+0x40>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a0d      	ldr	r2, [pc, #52]	; (800330c <HAL_Init+0x40>)
 80032d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80032dc:	4b0b      	ldr	r3, [pc, #44]	; (800330c <HAL_Init+0x40>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a0a      	ldr	r2, [pc, #40]	; (800330c <HAL_Init+0x40>)
 80032e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80032e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032e8:	4b08      	ldr	r3, [pc, #32]	; (800330c <HAL_Init+0x40>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a07      	ldr	r2, [pc, #28]	; (800330c <HAL_Init+0x40>)
 80032ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032f4:	2003      	movs	r0, #3
 80032f6:	f000 f8fc 	bl	80034f2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032fa:	200f      	movs	r0, #15
 80032fc:	f7ff fd60 	bl	8002dc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003300:	f7ff fc10 	bl	8002b24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003304:	2300      	movs	r3, #0
}
 8003306:	4618      	mov	r0, r3
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	40023c00 	.word	0x40023c00

08003310 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003310:	b480      	push	{r7}
 8003312:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003314:	4b06      	ldr	r3, [pc, #24]	; (8003330 <HAL_IncTick+0x20>)
 8003316:	781b      	ldrb	r3, [r3, #0]
 8003318:	461a      	mov	r2, r3
 800331a:	4b06      	ldr	r3, [pc, #24]	; (8003334 <HAL_IncTick+0x24>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4413      	add	r3, r2
 8003320:	4a04      	ldr	r2, [pc, #16]	; (8003334 <HAL_IncTick+0x24>)
 8003322:	6013      	str	r3, [r2, #0]
}
 8003324:	bf00      	nop
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	2000023c 	.word	0x2000023c
 8003334:	20001e20 	.word	0x20001e20

08003338 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003338:	b480      	push	{r7}
 800333a:	af00      	add	r7, sp, #0
  return uwTick;
 800333c:	4b03      	ldr	r3, [pc, #12]	; (800334c <HAL_GetTick+0x14>)
 800333e:	681b      	ldr	r3, [r3, #0]
}
 8003340:	4618      	mov	r0, r3
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr
 800334a:	bf00      	nop
 800334c:	20001e20 	.word	0x20001e20

08003350 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003358:	f7ff ffee 	bl	8003338 <HAL_GetTick>
 800335c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003368:	d005      	beq.n	8003376 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800336a:	4b0a      	ldr	r3, [pc, #40]	; (8003394 <HAL_Delay+0x44>)
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	461a      	mov	r2, r3
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	4413      	add	r3, r2
 8003374:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003376:	bf00      	nop
 8003378:	f7ff ffde 	bl	8003338 <HAL_GetTick>
 800337c:	4602      	mov	r2, r0
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	1ad3      	subs	r3, r2, r3
 8003382:	68fa      	ldr	r2, [r7, #12]
 8003384:	429a      	cmp	r2, r3
 8003386:	d8f7      	bhi.n	8003378 <HAL_Delay+0x28>
  {
  }
}
 8003388:	bf00      	nop
 800338a:	bf00      	nop
 800338c:	3710      	adds	r7, #16
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	2000023c 	.word	0x2000023c

08003398 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003398:	b480      	push	{r7}
 800339a:	b085      	sub	sp, #20
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f003 0307 	and.w	r3, r3, #7
 80033a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033a8:	4b0c      	ldr	r3, [pc, #48]	; (80033dc <__NVIC_SetPriorityGrouping+0x44>)
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033ae:	68ba      	ldr	r2, [r7, #8]
 80033b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80033b4:	4013      	ands	r3, r2
 80033b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80033c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033ca:	4a04      	ldr	r2, [pc, #16]	; (80033dc <__NVIC_SetPriorityGrouping+0x44>)
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	60d3      	str	r3, [r2, #12]
}
 80033d0:	bf00      	nop
 80033d2:	3714      	adds	r7, #20
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr
 80033dc:	e000ed00 	.word	0xe000ed00

080033e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033e0:	b480      	push	{r7}
 80033e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033e4:	4b04      	ldr	r3, [pc, #16]	; (80033f8 <__NVIC_GetPriorityGrouping+0x18>)
 80033e6:	68db      	ldr	r3, [r3, #12]
 80033e8:	0a1b      	lsrs	r3, r3, #8
 80033ea:	f003 0307 	and.w	r3, r3, #7
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr
 80033f8:	e000ed00 	.word	0xe000ed00

080033fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b083      	sub	sp, #12
 8003400:	af00      	add	r7, sp, #0
 8003402:	4603      	mov	r3, r0
 8003404:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800340a:	2b00      	cmp	r3, #0
 800340c:	db0b      	blt.n	8003426 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800340e:	79fb      	ldrb	r3, [r7, #7]
 8003410:	f003 021f 	and.w	r2, r3, #31
 8003414:	4907      	ldr	r1, [pc, #28]	; (8003434 <__NVIC_EnableIRQ+0x38>)
 8003416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800341a:	095b      	lsrs	r3, r3, #5
 800341c:	2001      	movs	r0, #1
 800341e:	fa00 f202 	lsl.w	r2, r0, r2
 8003422:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003426:	bf00      	nop
 8003428:	370c      	adds	r7, #12
 800342a:	46bd      	mov	sp, r7
 800342c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003430:	4770      	bx	lr
 8003432:	bf00      	nop
 8003434:	e000e100 	.word	0xe000e100

08003438 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	4603      	mov	r3, r0
 8003440:	6039      	str	r1, [r7, #0]
 8003442:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003444:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003448:	2b00      	cmp	r3, #0
 800344a:	db0a      	blt.n	8003462 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	b2da      	uxtb	r2, r3
 8003450:	490c      	ldr	r1, [pc, #48]	; (8003484 <__NVIC_SetPriority+0x4c>)
 8003452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003456:	0112      	lsls	r2, r2, #4
 8003458:	b2d2      	uxtb	r2, r2
 800345a:	440b      	add	r3, r1
 800345c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003460:	e00a      	b.n	8003478 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	b2da      	uxtb	r2, r3
 8003466:	4908      	ldr	r1, [pc, #32]	; (8003488 <__NVIC_SetPriority+0x50>)
 8003468:	79fb      	ldrb	r3, [r7, #7]
 800346a:	f003 030f 	and.w	r3, r3, #15
 800346e:	3b04      	subs	r3, #4
 8003470:	0112      	lsls	r2, r2, #4
 8003472:	b2d2      	uxtb	r2, r2
 8003474:	440b      	add	r3, r1
 8003476:	761a      	strb	r2, [r3, #24]
}
 8003478:	bf00      	nop
 800347a:	370c      	adds	r7, #12
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr
 8003484:	e000e100 	.word	0xe000e100
 8003488:	e000ed00 	.word	0xe000ed00

0800348c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800348c:	b480      	push	{r7}
 800348e:	b089      	sub	sp, #36	; 0x24
 8003490:	af00      	add	r7, sp, #0
 8003492:	60f8      	str	r0, [r7, #12]
 8003494:	60b9      	str	r1, [r7, #8]
 8003496:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	f003 0307 	and.w	r3, r3, #7
 800349e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034a0:	69fb      	ldr	r3, [r7, #28]
 80034a2:	f1c3 0307 	rsb	r3, r3, #7
 80034a6:	2b04      	cmp	r3, #4
 80034a8:	bf28      	it	cs
 80034aa:	2304      	movcs	r3, #4
 80034ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034ae:	69fb      	ldr	r3, [r7, #28]
 80034b0:	3304      	adds	r3, #4
 80034b2:	2b06      	cmp	r3, #6
 80034b4:	d902      	bls.n	80034bc <NVIC_EncodePriority+0x30>
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	3b03      	subs	r3, #3
 80034ba:	e000      	b.n	80034be <NVIC_EncodePriority+0x32>
 80034bc:	2300      	movs	r3, #0
 80034be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034c0:	f04f 32ff 	mov.w	r2, #4294967295
 80034c4:	69bb      	ldr	r3, [r7, #24]
 80034c6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ca:	43da      	mvns	r2, r3
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	401a      	ands	r2, r3
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034d4:	f04f 31ff 	mov.w	r1, #4294967295
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	fa01 f303 	lsl.w	r3, r1, r3
 80034de:	43d9      	mvns	r1, r3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034e4:	4313      	orrs	r3, r2
         );
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	3724      	adds	r7, #36	; 0x24
 80034ea:	46bd      	mov	sp, r7
 80034ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f0:	4770      	bx	lr

080034f2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034f2:	b580      	push	{r7, lr}
 80034f4:	b082      	sub	sp, #8
 80034f6:	af00      	add	r7, sp, #0
 80034f8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f7ff ff4c 	bl	8003398 <__NVIC_SetPriorityGrouping>
}
 8003500:	bf00      	nop
 8003502:	3708      	adds	r7, #8
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}

08003508 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003508:	b580      	push	{r7, lr}
 800350a:	b086      	sub	sp, #24
 800350c:	af00      	add	r7, sp, #0
 800350e:	4603      	mov	r3, r0
 8003510:	60b9      	str	r1, [r7, #8]
 8003512:	607a      	str	r2, [r7, #4]
 8003514:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003516:	2300      	movs	r3, #0
 8003518:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800351a:	f7ff ff61 	bl	80033e0 <__NVIC_GetPriorityGrouping>
 800351e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003520:	687a      	ldr	r2, [r7, #4]
 8003522:	68b9      	ldr	r1, [r7, #8]
 8003524:	6978      	ldr	r0, [r7, #20]
 8003526:	f7ff ffb1 	bl	800348c <NVIC_EncodePriority>
 800352a:	4602      	mov	r2, r0
 800352c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003530:	4611      	mov	r1, r2
 8003532:	4618      	mov	r0, r3
 8003534:	f7ff ff80 	bl	8003438 <__NVIC_SetPriority>
}
 8003538:	bf00      	nop
 800353a:	3718      	adds	r7, #24
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}

08003540 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b082      	sub	sp, #8
 8003544:	af00      	add	r7, sp, #0
 8003546:	4603      	mov	r3, r0
 8003548:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800354a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800354e:	4618      	mov	r0, r3
 8003550:	f7ff ff54 	bl	80033fc <__NVIC_EnableIRQ>
}
 8003554:	bf00      	nop
 8003556:	3708      	adds	r7, #8
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}

0800355c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b086      	sub	sp, #24
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003564:	2300      	movs	r3, #0
 8003566:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003568:	f7ff fee6 	bl	8003338 <HAL_GetTick>
 800356c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d101      	bne.n	8003578 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003574:	2301      	movs	r3, #1
 8003576:	e099      	b.n	80036ac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2202      	movs	r2, #2
 800357c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2200      	movs	r2, #0
 8003584:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f022 0201 	bic.w	r2, r2, #1
 8003596:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003598:	e00f      	b.n	80035ba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800359a:	f7ff fecd 	bl	8003338 <HAL_GetTick>
 800359e:	4602      	mov	r2, r0
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	1ad3      	subs	r3, r2, r3
 80035a4:	2b05      	cmp	r3, #5
 80035a6:	d908      	bls.n	80035ba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2220      	movs	r2, #32
 80035ac:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2203      	movs	r2, #3
 80035b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80035b6:	2303      	movs	r3, #3
 80035b8:	e078      	b.n	80036ac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f003 0301 	and.w	r3, r3, #1
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d1e8      	bne.n	800359a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80035d0:	697a      	ldr	r2, [r7, #20]
 80035d2:	4b38      	ldr	r3, [pc, #224]	; (80036b4 <HAL_DMA_Init+0x158>)
 80035d4:	4013      	ands	r3, r2
 80035d6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	685a      	ldr	r2, [r3, #4]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80035e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	691b      	ldr	r3, [r3, #16]
 80035ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	699b      	ldr	r3, [r3, #24]
 80035f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6a1b      	ldr	r3, [r3, #32]
 8003604:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003606:	697a      	ldr	r2, [r7, #20]
 8003608:	4313      	orrs	r3, r2
 800360a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003610:	2b04      	cmp	r3, #4
 8003612:	d107      	bne.n	8003624 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361c:	4313      	orrs	r3, r2
 800361e:	697a      	ldr	r2, [r7, #20]
 8003620:	4313      	orrs	r3, r2
 8003622:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	697a      	ldr	r2, [r7, #20]
 800362a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	695b      	ldr	r3, [r3, #20]
 8003632:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	f023 0307 	bic.w	r3, r3, #7
 800363a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003640:	697a      	ldr	r2, [r7, #20]
 8003642:	4313      	orrs	r3, r2
 8003644:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800364a:	2b04      	cmp	r3, #4
 800364c:	d117      	bne.n	800367e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003652:	697a      	ldr	r2, [r7, #20]
 8003654:	4313      	orrs	r3, r2
 8003656:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800365c:	2b00      	cmp	r3, #0
 800365e:	d00e      	beq.n	800367e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f000 fa7b 	bl	8003b5c <DMA_CheckFifoParam>
 8003666:	4603      	mov	r3, r0
 8003668:	2b00      	cmp	r3, #0
 800366a:	d008      	beq.n	800367e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2240      	movs	r2, #64	; 0x40
 8003670:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2201      	movs	r2, #1
 8003676:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800367a:	2301      	movs	r3, #1
 800367c:	e016      	b.n	80036ac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	697a      	ldr	r2, [r7, #20]
 8003684:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f000 fa32 	bl	8003af0 <DMA_CalcBaseAndBitshift>
 800368c:	4603      	mov	r3, r0
 800368e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003694:	223f      	movs	r2, #63	; 0x3f
 8003696:	409a      	lsls	r2, r3
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2200      	movs	r2, #0
 80036a0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2201      	movs	r2, #1
 80036a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80036aa:	2300      	movs	r3, #0
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3718      	adds	r7, #24
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	f010803f 	.word	0xf010803f

080036b8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b084      	sub	sp, #16
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036c4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80036c6:	f7ff fe37 	bl	8003338 <HAL_GetTick>
 80036ca:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80036d2:	b2db      	uxtb	r3, r3
 80036d4:	2b02      	cmp	r3, #2
 80036d6:	d008      	beq.n	80036ea <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2280      	movs	r2, #128	; 0x80
 80036dc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e052      	b.n	8003790 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f022 0216 	bic.w	r2, r2, #22
 80036f8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	695a      	ldr	r2, [r3, #20]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003708:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800370e:	2b00      	cmp	r3, #0
 8003710:	d103      	bne.n	800371a <HAL_DMA_Abort+0x62>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003716:	2b00      	cmp	r3, #0
 8003718:	d007      	beq.n	800372a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f022 0208 	bic.w	r2, r2, #8
 8003728:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f022 0201 	bic.w	r2, r2, #1
 8003738:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800373a:	e013      	b.n	8003764 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800373c:	f7ff fdfc 	bl	8003338 <HAL_GetTick>
 8003740:	4602      	mov	r2, r0
 8003742:	68bb      	ldr	r3, [r7, #8]
 8003744:	1ad3      	subs	r3, r2, r3
 8003746:	2b05      	cmp	r3, #5
 8003748:	d90c      	bls.n	8003764 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2220      	movs	r2, #32
 800374e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2203      	movs	r2, #3
 8003754:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2200      	movs	r2, #0
 800375c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003760:	2303      	movs	r3, #3
 8003762:	e015      	b.n	8003790 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0301 	and.w	r3, r3, #1
 800376e:	2b00      	cmp	r3, #0
 8003770:	d1e4      	bne.n	800373c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003776:	223f      	movs	r2, #63	; 0x3f
 8003778:	409a      	lsls	r2, r3
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2201      	movs	r2, #1
 8003782:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2200      	movs	r2, #0
 800378a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800378e:	2300      	movs	r3, #0
}
 8003790:	4618      	mov	r0, r3
 8003792:	3710      	adds	r7, #16
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}

08003798 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003798:	b480      	push	{r7}
 800379a:	b083      	sub	sp, #12
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037a6:	b2db      	uxtb	r3, r3
 80037a8:	2b02      	cmp	r3, #2
 80037aa:	d004      	beq.n	80037b6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2280      	movs	r2, #128	; 0x80
 80037b0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e00c      	b.n	80037d0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2205      	movs	r2, #5
 80037ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f022 0201 	bic.w	r2, r2, #1
 80037cc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80037ce:	2300      	movs	r3, #0
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	370c      	adds	r7, #12
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr

080037dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b086      	sub	sp, #24
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80037e4:	2300      	movs	r3, #0
 80037e6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80037e8:	4b8e      	ldr	r3, [pc, #568]	; (8003a24 <HAL_DMA_IRQHandler+0x248>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a8e      	ldr	r2, [pc, #568]	; (8003a28 <HAL_DMA_IRQHandler+0x24c>)
 80037ee:	fba2 2303 	umull	r2, r3, r2, r3
 80037f2:	0a9b      	lsrs	r3, r3, #10
 80037f4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037fa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003806:	2208      	movs	r2, #8
 8003808:	409a      	lsls	r2, r3
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	4013      	ands	r3, r2
 800380e:	2b00      	cmp	r3, #0
 8003810:	d01a      	beq.n	8003848 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 0304 	and.w	r3, r3, #4
 800381c:	2b00      	cmp	r3, #0
 800381e:	d013      	beq.n	8003848 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f022 0204 	bic.w	r2, r2, #4
 800382e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003834:	2208      	movs	r2, #8
 8003836:	409a      	lsls	r2, r3
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003840:	f043 0201 	orr.w	r2, r3, #1
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800384c:	2201      	movs	r2, #1
 800384e:	409a      	lsls	r2, r3
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	4013      	ands	r3, r2
 8003854:	2b00      	cmp	r3, #0
 8003856:	d012      	beq.n	800387e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	695b      	ldr	r3, [r3, #20]
 800385e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003862:	2b00      	cmp	r3, #0
 8003864:	d00b      	beq.n	800387e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800386a:	2201      	movs	r2, #1
 800386c:	409a      	lsls	r2, r3
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003876:	f043 0202 	orr.w	r2, r3, #2
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003882:	2204      	movs	r2, #4
 8003884:	409a      	lsls	r2, r3
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	4013      	ands	r3, r2
 800388a:	2b00      	cmp	r3, #0
 800388c:	d012      	beq.n	80038b4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0302 	and.w	r3, r3, #2
 8003898:	2b00      	cmp	r3, #0
 800389a:	d00b      	beq.n	80038b4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038a0:	2204      	movs	r2, #4
 80038a2:	409a      	lsls	r2, r3
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038ac:	f043 0204 	orr.w	r2, r3, #4
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038b8:	2210      	movs	r2, #16
 80038ba:	409a      	lsls	r2, r3
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	4013      	ands	r3, r2
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d043      	beq.n	800394c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0308 	and.w	r3, r3, #8
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d03c      	beq.n	800394c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038d6:	2210      	movs	r2, #16
 80038d8:	409a      	lsls	r2, r3
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d018      	beq.n	800391e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d108      	bne.n	800390c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d024      	beq.n	800394c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	4798      	blx	r3
 800390a:	e01f      	b.n	800394c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003910:	2b00      	cmp	r3, #0
 8003912:	d01b      	beq.n	800394c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003918:	6878      	ldr	r0, [r7, #4]
 800391a:	4798      	blx	r3
 800391c:	e016      	b.n	800394c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003928:	2b00      	cmp	r3, #0
 800392a:	d107      	bne.n	800393c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f022 0208 	bic.w	r2, r2, #8
 800393a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003940:	2b00      	cmp	r3, #0
 8003942:	d003      	beq.n	800394c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003950:	2220      	movs	r2, #32
 8003952:	409a      	lsls	r2, r3
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	4013      	ands	r3, r2
 8003958:	2b00      	cmp	r3, #0
 800395a:	f000 808f 	beq.w	8003a7c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 0310 	and.w	r3, r3, #16
 8003968:	2b00      	cmp	r3, #0
 800396a:	f000 8087 	beq.w	8003a7c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003972:	2220      	movs	r2, #32
 8003974:	409a      	lsls	r2, r3
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003980:	b2db      	uxtb	r3, r3
 8003982:	2b05      	cmp	r3, #5
 8003984:	d136      	bne.n	80039f4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f022 0216 	bic.w	r2, r2, #22
 8003994:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	695a      	ldr	r2, [r3, #20]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80039a4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d103      	bne.n	80039b6 <HAL_DMA_IRQHandler+0x1da>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d007      	beq.n	80039c6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f022 0208 	bic.w	r2, r2, #8
 80039c4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039ca:	223f      	movs	r2, #63	; 0x3f
 80039cc:	409a      	lsls	r2, r3
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2201      	movs	r2, #1
 80039d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2200      	movs	r2, #0
 80039de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d07e      	beq.n	8003ae8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	4798      	blx	r3
        }
        return;
 80039f2:	e079      	b.n	8003ae8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d01d      	beq.n	8003a3e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d10d      	bne.n	8003a2c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d031      	beq.n	8003a7c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a1c:	6878      	ldr	r0, [r7, #4]
 8003a1e:	4798      	blx	r3
 8003a20:	e02c      	b.n	8003a7c <HAL_DMA_IRQHandler+0x2a0>
 8003a22:	bf00      	nop
 8003a24:	20000234 	.word	0x20000234
 8003a28:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d023      	beq.n	8003a7c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	4798      	blx	r3
 8003a3c:	e01e      	b.n	8003a7c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d10f      	bne.n	8003a6c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f022 0210 	bic.w	r2, r2, #16
 8003a5a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2201      	movs	r2, #1
 8003a60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2200      	movs	r2, #0
 8003a68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d003      	beq.n	8003a7c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d032      	beq.n	8003aea <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a88:	f003 0301 	and.w	r3, r3, #1
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d022      	beq.n	8003ad6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2205      	movs	r2, #5
 8003a94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f022 0201 	bic.w	r2, r2, #1
 8003aa6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	3301      	adds	r3, #1
 8003aac:	60bb      	str	r3, [r7, #8]
 8003aae:	697a      	ldr	r2, [r7, #20]
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	d307      	bcc.n	8003ac4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 0301 	and.w	r3, r3, #1
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d1f2      	bne.n	8003aa8 <HAL_DMA_IRQHandler+0x2cc>
 8003ac2:	e000      	b.n	8003ac6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003ac4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d005      	beq.n	8003aea <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	4798      	blx	r3
 8003ae6:	e000      	b.n	8003aea <HAL_DMA_IRQHandler+0x30e>
        return;
 8003ae8:	bf00      	nop
    }
  }
}
 8003aea:	3718      	adds	r7, #24
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}

08003af0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b085      	sub	sp, #20
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	3b10      	subs	r3, #16
 8003b00:	4a14      	ldr	r2, [pc, #80]	; (8003b54 <DMA_CalcBaseAndBitshift+0x64>)
 8003b02:	fba2 2303 	umull	r2, r3, r2, r3
 8003b06:	091b      	lsrs	r3, r3, #4
 8003b08:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003b0a:	4a13      	ldr	r2, [pc, #76]	; (8003b58 <DMA_CalcBaseAndBitshift+0x68>)
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	4413      	add	r3, r2
 8003b10:	781b      	ldrb	r3, [r3, #0]
 8003b12:	461a      	mov	r2, r3
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2b03      	cmp	r3, #3
 8003b1c:	d909      	bls.n	8003b32 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003b26:	f023 0303 	bic.w	r3, r3, #3
 8003b2a:	1d1a      	adds	r2, r3, #4
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	659a      	str	r2, [r3, #88]	; 0x58
 8003b30:	e007      	b.n	8003b42 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003b3a:	f023 0303 	bic.w	r3, r3, #3
 8003b3e:	687a      	ldr	r2, [r7, #4]
 8003b40:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3714      	adds	r7, #20
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b50:	4770      	bx	lr
 8003b52:	bf00      	nop
 8003b54:	aaaaaaab 	.word	0xaaaaaaab
 8003b58:	080174e8 	.word	0x080174e8

08003b5c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b085      	sub	sp, #20
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b64:	2300      	movs	r3, #0
 8003b66:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b6c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	699b      	ldr	r3, [r3, #24]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d11f      	bne.n	8003bb6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003b76:	68bb      	ldr	r3, [r7, #8]
 8003b78:	2b03      	cmp	r3, #3
 8003b7a:	d856      	bhi.n	8003c2a <DMA_CheckFifoParam+0xce>
 8003b7c:	a201      	add	r2, pc, #4	; (adr r2, 8003b84 <DMA_CheckFifoParam+0x28>)
 8003b7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b82:	bf00      	nop
 8003b84:	08003b95 	.word	0x08003b95
 8003b88:	08003ba7 	.word	0x08003ba7
 8003b8c:	08003b95 	.word	0x08003b95
 8003b90:	08003c2b 	.word	0x08003c2b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b98:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d046      	beq.n	8003c2e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ba4:	e043      	b.n	8003c2e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003baa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003bae:	d140      	bne.n	8003c32 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bb4:	e03d      	b.n	8003c32 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	699b      	ldr	r3, [r3, #24]
 8003bba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003bbe:	d121      	bne.n	8003c04 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	2b03      	cmp	r3, #3
 8003bc4:	d837      	bhi.n	8003c36 <DMA_CheckFifoParam+0xda>
 8003bc6:	a201      	add	r2, pc, #4	; (adr r2, 8003bcc <DMA_CheckFifoParam+0x70>)
 8003bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bcc:	08003bdd 	.word	0x08003bdd
 8003bd0:	08003be3 	.word	0x08003be3
 8003bd4:	08003bdd 	.word	0x08003bdd
 8003bd8:	08003bf5 	.word	0x08003bf5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	73fb      	strb	r3, [r7, #15]
      break;
 8003be0:	e030      	b.n	8003c44 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003be6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d025      	beq.n	8003c3a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bf2:	e022      	b.n	8003c3a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bf8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003bfc:	d11f      	bne.n	8003c3e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003c02:	e01c      	b.n	8003c3e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	2b02      	cmp	r3, #2
 8003c08:	d903      	bls.n	8003c12 <DMA_CheckFifoParam+0xb6>
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	2b03      	cmp	r3, #3
 8003c0e:	d003      	beq.n	8003c18 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003c10:	e018      	b.n	8003c44 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	73fb      	strb	r3, [r7, #15]
      break;
 8003c16:	e015      	b.n	8003c44 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c1c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d00e      	beq.n	8003c42 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	73fb      	strb	r3, [r7, #15]
      break;
 8003c28:	e00b      	b.n	8003c42 <DMA_CheckFifoParam+0xe6>
      break;
 8003c2a:	bf00      	nop
 8003c2c:	e00a      	b.n	8003c44 <DMA_CheckFifoParam+0xe8>
      break;
 8003c2e:	bf00      	nop
 8003c30:	e008      	b.n	8003c44 <DMA_CheckFifoParam+0xe8>
      break;
 8003c32:	bf00      	nop
 8003c34:	e006      	b.n	8003c44 <DMA_CheckFifoParam+0xe8>
      break;
 8003c36:	bf00      	nop
 8003c38:	e004      	b.n	8003c44 <DMA_CheckFifoParam+0xe8>
      break;
 8003c3a:	bf00      	nop
 8003c3c:	e002      	b.n	8003c44 <DMA_CheckFifoParam+0xe8>
      break;   
 8003c3e:	bf00      	nop
 8003c40:	e000      	b.n	8003c44 <DMA_CheckFifoParam+0xe8>
      break;
 8003c42:	bf00      	nop
    }
  } 
  
  return status; 
 8003c44:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c46:	4618      	mov	r0, r3
 8003c48:	3714      	adds	r7, #20
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr
 8003c52:	bf00      	nop

08003c54 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b086      	sub	sp, #24
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	60f8      	str	r0, [r7, #12]
 8003c5c:	60b9      	str	r1, [r7, #8]
 8003c5e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003c66:	4b23      	ldr	r3, [pc, #140]	; (8003cf4 <HAL_FLASH_Program+0xa0>)
 8003c68:	7e1b      	ldrb	r3, [r3, #24]
 8003c6a:	2b01      	cmp	r3, #1
 8003c6c:	d101      	bne.n	8003c72 <HAL_FLASH_Program+0x1e>
 8003c6e:	2302      	movs	r3, #2
 8003c70:	e03b      	b.n	8003cea <HAL_FLASH_Program+0x96>
 8003c72:	4b20      	ldr	r3, [pc, #128]	; (8003cf4 <HAL_FLASH_Program+0xa0>)
 8003c74:	2201      	movs	r2, #1
 8003c76:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003c78:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003c7c:	f000 f870 	bl	8003d60 <FLASH_WaitForLastOperation>
 8003c80:	4603      	mov	r3, r0
 8003c82:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8003c84:	7dfb      	ldrb	r3, [r7, #23]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d12b      	bne.n	8003ce2 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d105      	bne.n	8003c9c <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8003c90:	783b      	ldrb	r3, [r7, #0]
 8003c92:	4619      	mov	r1, r3
 8003c94:	68b8      	ldr	r0, [r7, #8]
 8003c96:	f000 f91b 	bl	8003ed0 <FLASH_Program_Byte>
 8003c9a:	e016      	b.n	8003cca <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d105      	bne.n	8003cae <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8003ca2:	883b      	ldrh	r3, [r7, #0]
 8003ca4:	4619      	mov	r1, r3
 8003ca6:	68b8      	ldr	r0, [r7, #8]
 8003ca8:	f000 f8ee 	bl	8003e88 <FLASH_Program_HalfWord>
 8003cac:	e00d      	b.n	8003cca <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2b02      	cmp	r3, #2
 8003cb2:	d105      	bne.n	8003cc0 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	4619      	mov	r1, r3
 8003cb8:	68b8      	ldr	r0, [r7, #8]
 8003cba:	f000 f8c3 	bl	8003e44 <FLASH_Program_Word>
 8003cbe:	e004      	b.n	8003cca <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8003cc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003cc4:	68b8      	ldr	r0, [r7, #8]
 8003cc6:	f000 f88b 	bl	8003de0 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003cca:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003cce:	f000 f847 	bl	8003d60 <FLASH_WaitForLastOperation>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8003cd6:	4b08      	ldr	r3, [pc, #32]	; (8003cf8 <HAL_FLASH_Program+0xa4>)
 8003cd8:	691b      	ldr	r3, [r3, #16]
 8003cda:	4a07      	ldr	r2, [pc, #28]	; (8003cf8 <HAL_FLASH_Program+0xa4>)
 8003cdc:	f023 0301 	bic.w	r3, r3, #1
 8003ce0:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003ce2:	4b04      	ldr	r3, [pc, #16]	; (8003cf4 <HAL_FLASH_Program+0xa0>)
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	761a      	strb	r2, [r3, #24]
  
  return status;
 8003ce8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3718      	adds	r7, #24
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	20001e24 	.word	0x20001e24
 8003cf8:	40023c00 	.word	0x40023c00

08003cfc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003d02:	2300      	movs	r3, #0
 8003d04:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003d06:	4b0b      	ldr	r3, [pc, #44]	; (8003d34 <HAL_FLASH_Unlock+0x38>)
 8003d08:	691b      	ldr	r3, [r3, #16]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	da0b      	bge.n	8003d26 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003d0e:	4b09      	ldr	r3, [pc, #36]	; (8003d34 <HAL_FLASH_Unlock+0x38>)
 8003d10:	4a09      	ldr	r2, [pc, #36]	; (8003d38 <HAL_FLASH_Unlock+0x3c>)
 8003d12:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003d14:	4b07      	ldr	r3, [pc, #28]	; (8003d34 <HAL_FLASH_Unlock+0x38>)
 8003d16:	4a09      	ldr	r2, [pc, #36]	; (8003d3c <HAL_FLASH_Unlock+0x40>)
 8003d18:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003d1a:	4b06      	ldr	r3, [pc, #24]	; (8003d34 <HAL_FLASH_Unlock+0x38>)
 8003d1c:	691b      	ldr	r3, [r3, #16]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	da01      	bge.n	8003d26 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8003d26:	79fb      	ldrb	r3, [r7, #7]
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	370c      	adds	r7, #12
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d32:	4770      	bx	lr
 8003d34:	40023c00 	.word	0x40023c00
 8003d38:	45670123 	.word	0x45670123
 8003d3c:	cdef89ab 	.word	0xcdef89ab

08003d40 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003d40:	b480      	push	{r7}
 8003d42:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8003d44:	4b05      	ldr	r3, [pc, #20]	; (8003d5c <HAL_FLASH_Lock+0x1c>)
 8003d46:	691b      	ldr	r3, [r3, #16]
 8003d48:	4a04      	ldr	r2, [pc, #16]	; (8003d5c <HAL_FLASH_Lock+0x1c>)
 8003d4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003d4e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8003d50:	2300      	movs	r3, #0
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	46bd      	mov	sp, r7
 8003d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5a:	4770      	bx	lr
 8003d5c:	40023c00 	.word	0x40023c00

08003d60 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b084      	sub	sp, #16
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003d6c:	4b1a      	ldr	r3, [pc, #104]	; (8003dd8 <FLASH_WaitForLastOperation+0x78>)
 8003d6e:	2200      	movs	r2, #0
 8003d70:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8003d72:	f7ff fae1 	bl	8003338 <HAL_GetTick>
 8003d76:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003d78:	e010      	b.n	8003d9c <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d80:	d00c      	beq.n	8003d9c <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d007      	beq.n	8003d98 <FLASH_WaitForLastOperation+0x38>
 8003d88:	f7ff fad6 	bl	8003338 <HAL_GetTick>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	1ad3      	subs	r3, r2, r3
 8003d92:	687a      	ldr	r2, [r7, #4]
 8003d94:	429a      	cmp	r2, r3
 8003d96:	d201      	bcs.n	8003d9c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8003d98:	2303      	movs	r3, #3
 8003d9a:	e019      	b.n	8003dd0 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003d9c:	4b0f      	ldr	r3, [pc, #60]	; (8003ddc <FLASH_WaitForLastOperation+0x7c>)
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d1e8      	bne.n	8003d7a <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8003da8:	4b0c      	ldr	r3, [pc, #48]	; (8003ddc <FLASH_WaitForLastOperation+0x7c>)
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	f003 0301 	and.w	r3, r3, #1
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d002      	beq.n	8003dba <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003db4:	4b09      	ldr	r3, [pc, #36]	; (8003ddc <FLASH_WaitForLastOperation+0x7c>)
 8003db6:	2201      	movs	r2, #1
 8003db8:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8003dba:	4b08      	ldr	r3, [pc, #32]	; (8003ddc <FLASH_WaitForLastOperation+0x7c>)
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d003      	beq.n	8003dce <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003dc6:	f000 f8a5 	bl	8003f14 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e000      	b.n	8003dd0 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8003dce:	2300      	movs	r3, #0
  
}  
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3710      	adds	r7, #16
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}
 8003dd8:	20001e24 	.word	0x20001e24
 8003ddc:	40023c00 	.word	0x40023c00

08003de0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b085      	sub	sp, #20
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	60f8      	str	r0, [r7, #12]
 8003de8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003dec:	4b14      	ldr	r3, [pc, #80]	; (8003e40 <FLASH_Program_DoubleWord+0x60>)
 8003dee:	691b      	ldr	r3, [r3, #16]
 8003df0:	4a13      	ldr	r2, [pc, #76]	; (8003e40 <FLASH_Program_DoubleWord+0x60>)
 8003df2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003df6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8003df8:	4b11      	ldr	r3, [pc, #68]	; (8003e40 <FLASH_Program_DoubleWord+0x60>)
 8003dfa:	691b      	ldr	r3, [r3, #16]
 8003dfc:	4a10      	ldr	r2, [pc, #64]	; (8003e40 <FLASH_Program_DoubleWord+0x60>)
 8003dfe:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003e02:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003e04:	4b0e      	ldr	r3, [pc, #56]	; (8003e40 <FLASH_Program_DoubleWord+0x60>)
 8003e06:	691b      	ldr	r3, [r3, #16]
 8003e08:	4a0d      	ldr	r2, [pc, #52]	; (8003e40 <FLASH_Program_DoubleWord+0x60>)
 8003e0a:	f043 0301 	orr.w	r3, r3, #1
 8003e0e:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	683a      	ldr	r2, [r7, #0]
 8003e14:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8003e16:	f3bf 8f6f 	isb	sy
}
 8003e1a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8003e1c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003e20:	f04f 0200 	mov.w	r2, #0
 8003e24:	f04f 0300 	mov.w	r3, #0
 8003e28:	000a      	movs	r2, r1
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	68f9      	ldr	r1, [r7, #12]
 8003e2e:	3104      	adds	r1, #4
 8003e30:	4613      	mov	r3, r2
 8003e32:	600b      	str	r3, [r1, #0]
}
 8003e34:	bf00      	nop
 8003e36:	3714      	adds	r7, #20
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3e:	4770      	bx	lr
 8003e40:	40023c00 	.word	0x40023c00

08003e44 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b083      	sub	sp, #12
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
 8003e4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003e4e:	4b0d      	ldr	r3, [pc, #52]	; (8003e84 <FLASH_Program_Word+0x40>)
 8003e50:	691b      	ldr	r3, [r3, #16]
 8003e52:	4a0c      	ldr	r2, [pc, #48]	; (8003e84 <FLASH_Program_Word+0x40>)
 8003e54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e58:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8003e5a:	4b0a      	ldr	r3, [pc, #40]	; (8003e84 <FLASH_Program_Word+0x40>)
 8003e5c:	691b      	ldr	r3, [r3, #16]
 8003e5e:	4a09      	ldr	r2, [pc, #36]	; (8003e84 <FLASH_Program_Word+0x40>)
 8003e60:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e64:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003e66:	4b07      	ldr	r3, [pc, #28]	; (8003e84 <FLASH_Program_Word+0x40>)
 8003e68:	691b      	ldr	r3, [r3, #16]
 8003e6a:	4a06      	ldr	r2, [pc, #24]	; (8003e84 <FLASH_Program_Word+0x40>)
 8003e6c:	f043 0301 	orr.w	r3, r3, #1
 8003e70:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	683a      	ldr	r2, [r7, #0]
 8003e76:	601a      	str	r2, [r3, #0]
}
 8003e78:	bf00      	nop
 8003e7a:	370c      	adds	r7, #12
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e82:	4770      	bx	lr
 8003e84:	40023c00 	.word	0x40023c00

08003e88 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b083      	sub	sp, #12
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
 8003e90:	460b      	mov	r3, r1
 8003e92:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003e94:	4b0d      	ldr	r3, [pc, #52]	; (8003ecc <FLASH_Program_HalfWord+0x44>)
 8003e96:	691b      	ldr	r3, [r3, #16]
 8003e98:	4a0c      	ldr	r2, [pc, #48]	; (8003ecc <FLASH_Program_HalfWord+0x44>)
 8003e9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e9e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8003ea0:	4b0a      	ldr	r3, [pc, #40]	; (8003ecc <FLASH_Program_HalfWord+0x44>)
 8003ea2:	691b      	ldr	r3, [r3, #16]
 8003ea4:	4a09      	ldr	r2, [pc, #36]	; (8003ecc <FLASH_Program_HalfWord+0x44>)
 8003ea6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003eaa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003eac:	4b07      	ldr	r3, [pc, #28]	; (8003ecc <FLASH_Program_HalfWord+0x44>)
 8003eae:	691b      	ldr	r3, [r3, #16]
 8003eb0:	4a06      	ldr	r2, [pc, #24]	; (8003ecc <FLASH_Program_HalfWord+0x44>)
 8003eb2:	f043 0301 	orr.w	r3, r3, #1
 8003eb6:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	887a      	ldrh	r2, [r7, #2]
 8003ebc:	801a      	strh	r2, [r3, #0]
}
 8003ebe:	bf00      	nop
 8003ec0:	370c      	adds	r7, #12
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec8:	4770      	bx	lr
 8003eca:	bf00      	nop
 8003ecc:	40023c00 	.word	0x40023c00

08003ed0 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
 8003ed8:	460b      	mov	r3, r1
 8003eda:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003edc:	4b0c      	ldr	r3, [pc, #48]	; (8003f10 <FLASH_Program_Byte+0x40>)
 8003ede:	691b      	ldr	r3, [r3, #16]
 8003ee0:	4a0b      	ldr	r2, [pc, #44]	; (8003f10 <FLASH_Program_Byte+0x40>)
 8003ee2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ee6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8003ee8:	4b09      	ldr	r3, [pc, #36]	; (8003f10 <FLASH_Program_Byte+0x40>)
 8003eea:	4a09      	ldr	r2, [pc, #36]	; (8003f10 <FLASH_Program_Byte+0x40>)
 8003eec:	691b      	ldr	r3, [r3, #16]
 8003eee:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003ef0:	4b07      	ldr	r3, [pc, #28]	; (8003f10 <FLASH_Program_Byte+0x40>)
 8003ef2:	691b      	ldr	r3, [r3, #16]
 8003ef4:	4a06      	ldr	r2, [pc, #24]	; (8003f10 <FLASH_Program_Byte+0x40>)
 8003ef6:	f043 0301 	orr.w	r3, r3, #1
 8003efa:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	78fa      	ldrb	r2, [r7, #3]
 8003f00:	701a      	strb	r2, [r3, #0]
}
 8003f02:	bf00      	nop
 8003f04:	370c      	adds	r7, #12
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr
 8003f0e:	bf00      	nop
 8003f10:	40023c00 	.word	0x40023c00

08003f14 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8003f14:	b480      	push	{r7}
 8003f16:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8003f18:	4b27      	ldr	r3, [pc, #156]	; (8003fb8 <FLASH_SetErrorCode+0xa4>)
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	f003 0310 	and.w	r3, r3, #16
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d008      	beq.n	8003f36 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003f24:	4b25      	ldr	r3, [pc, #148]	; (8003fbc <FLASH_SetErrorCode+0xa8>)
 8003f26:	69db      	ldr	r3, [r3, #28]
 8003f28:	f043 0310 	orr.w	r3, r3, #16
 8003f2c:	4a23      	ldr	r2, [pc, #140]	; (8003fbc <FLASH_SetErrorCode+0xa8>)
 8003f2e:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8003f30:	4b21      	ldr	r3, [pc, #132]	; (8003fb8 <FLASH_SetErrorCode+0xa4>)
 8003f32:	2210      	movs	r2, #16
 8003f34:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8003f36:	4b20      	ldr	r3, [pc, #128]	; (8003fb8 <FLASH_SetErrorCode+0xa4>)
 8003f38:	68db      	ldr	r3, [r3, #12]
 8003f3a:	f003 0320 	and.w	r3, r3, #32
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d008      	beq.n	8003f54 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8003f42:	4b1e      	ldr	r3, [pc, #120]	; (8003fbc <FLASH_SetErrorCode+0xa8>)
 8003f44:	69db      	ldr	r3, [r3, #28]
 8003f46:	f043 0308 	orr.w	r3, r3, #8
 8003f4a:	4a1c      	ldr	r2, [pc, #112]	; (8003fbc <FLASH_SetErrorCode+0xa8>)
 8003f4c:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8003f4e:	4b1a      	ldr	r3, [pc, #104]	; (8003fb8 <FLASH_SetErrorCode+0xa4>)
 8003f50:	2220      	movs	r2, #32
 8003f52:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8003f54:	4b18      	ldr	r3, [pc, #96]	; (8003fb8 <FLASH_SetErrorCode+0xa4>)
 8003f56:	68db      	ldr	r3, [r3, #12]
 8003f58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d008      	beq.n	8003f72 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8003f60:	4b16      	ldr	r3, [pc, #88]	; (8003fbc <FLASH_SetErrorCode+0xa8>)
 8003f62:	69db      	ldr	r3, [r3, #28]
 8003f64:	f043 0304 	orr.w	r3, r3, #4
 8003f68:	4a14      	ldr	r2, [pc, #80]	; (8003fbc <FLASH_SetErrorCode+0xa8>)
 8003f6a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8003f6c:	4b12      	ldr	r3, [pc, #72]	; (8003fb8 <FLASH_SetErrorCode+0xa4>)
 8003f6e:	2240      	movs	r2, #64	; 0x40
 8003f70:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8003f72:	4b11      	ldr	r3, [pc, #68]	; (8003fb8 <FLASH_SetErrorCode+0xa4>)
 8003f74:	68db      	ldr	r3, [r3, #12]
 8003f76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d008      	beq.n	8003f90 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8003f7e:	4b0f      	ldr	r3, [pc, #60]	; (8003fbc <FLASH_SetErrorCode+0xa8>)
 8003f80:	69db      	ldr	r3, [r3, #28]
 8003f82:	f043 0302 	orr.w	r3, r3, #2
 8003f86:	4a0d      	ldr	r2, [pc, #52]	; (8003fbc <FLASH_SetErrorCode+0xa8>)
 8003f88:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8003f8a:	4b0b      	ldr	r3, [pc, #44]	; (8003fb8 <FLASH_SetErrorCode+0xa4>)
 8003f8c:	2280      	movs	r2, #128	; 0x80
 8003f8e:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8003f90:	4b09      	ldr	r3, [pc, #36]	; (8003fb8 <FLASH_SetErrorCode+0xa4>)
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	f003 0302 	and.w	r3, r3, #2
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d008      	beq.n	8003fae <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8003f9c:	4b07      	ldr	r3, [pc, #28]	; (8003fbc <FLASH_SetErrorCode+0xa8>)
 8003f9e:	69db      	ldr	r3, [r3, #28]
 8003fa0:	f043 0320 	orr.w	r3, r3, #32
 8003fa4:	4a05      	ldr	r2, [pc, #20]	; (8003fbc <FLASH_SetErrorCode+0xa8>)
 8003fa6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8003fa8:	4b03      	ldr	r3, [pc, #12]	; (8003fb8 <FLASH_SetErrorCode+0xa4>)
 8003faa:	2202      	movs	r2, #2
 8003fac:	60da      	str	r2, [r3, #12]
  }
}
 8003fae:	bf00      	nop
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr
 8003fb8:	40023c00 	.word	0x40023c00
 8003fbc:	20001e24 	.word	0x20001e24

08003fc0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b084      	sub	sp, #16
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
 8003fc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003fd2:	4b31      	ldr	r3, [pc, #196]	; (8004098 <HAL_FLASHEx_Erase+0xd8>)
 8003fd4:	7e1b      	ldrb	r3, [r3, #24]
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d101      	bne.n	8003fde <HAL_FLASHEx_Erase+0x1e>
 8003fda:	2302      	movs	r3, #2
 8003fdc:	e058      	b.n	8004090 <HAL_FLASHEx_Erase+0xd0>
 8003fde:	4b2e      	ldr	r3, [pc, #184]	; (8004098 <HAL_FLASHEx_Erase+0xd8>)
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003fe4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003fe8:	f7ff feba 	bl	8003d60 <FLASH_WaitForLastOperation>
 8003fec:	4603      	mov	r3, r0
 8003fee:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8003ff0:	7bfb      	ldrb	r3, [r7, #15]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d148      	bne.n	8004088 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	f04f 32ff 	mov.w	r2, #4294967295
 8003ffc:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	2b01      	cmp	r3, #1
 8004004:	d115      	bne.n	8004032 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	691b      	ldr	r3, [r3, #16]
 800400a:	b2da      	uxtb	r2, r3
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	4619      	mov	r1, r3
 8004012:	4610      	mov	r0, r2
 8004014:	f000 f844 	bl	80040a0 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004018:	f24c 3050 	movw	r0, #50000	; 0xc350
 800401c:	f7ff fea0 	bl	8003d60 <FLASH_WaitForLastOperation>
 8004020:	4603      	mov	r3, r0
 8004022:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8004024:	4b1d      	ldr	r3, [pc, #116]	; (800409c <HAL_FLASHEx_Erase+0xdc>)
 8004026:	691b      	ldr	r3, [r3, #16]
 8004028:	4a1c      	ldr	r2, [pc, #112]	; (800409c <HAL_FLASHEx_Erase+0xdc>)
 800402a:	f023 0304 	bic.w	r3, r3, #4
 800402e:	6113      	str	r3, [r2, #16]
 8004030:	e028      	b.n	8004084 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	60bb      	str	r3, [r7, #8]
 8004038:	e01c      	b.n	8004074 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	b2db      	uxtb	r3, r3
 8004040:	4619      	mov	r1, r3
 8004042:	68b8      	ldr	r0, [r7, #8]
 8004044:	f000 f850 	bl	80040e8 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004048:	f24c 3050 	movw	r0, #50000	; 0xc350
 800404c:	f7ff fe88 	bl	8003d60 <FLASH_WaitForLastOperation>
 8004050:	4603      	mov	r3, r0
 8004052:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8004054:	4b11      	ldr	r3, [pc, #68]	; (800409c <HAL_FLASHEx_Erase+0xdc>)
 8004056:	691b      	ldr	r3, [r3, #16]
 8004058:	4a10      	ldr	r2, [pc, #64]	; (800409c <HAL_FLASHEx_Erase+0xdc>)
 800405a:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800405e:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8004060:	7bfb      	ldrb	r3, [r7, #15]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d003      	beq.n	800406e <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	68ba      	ldr	r2, [r7, #8]
 800406a:	601a      	str	r2, [r3, #0]
          break;
 800406c:	e00a      	b.n	8004084 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	3301      	adds	r3, #1
 8004072:	60bb      	str	r3, [r7, #8]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	68da      	ldr	r2, [r3, #12]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	4413      	add	r3, r2
 800407e:	68ba      	ldr	r2, [r7, #8]
 8004080:	429a      	cmp	r2, r3
 8004082:	d3da      	bcc.n	800403a <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8004084:	f000 f878 	bl	8004178 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004088:	4b03      	ldr	r3, [pc, #12]	; (8004098 <HAL_FLASHEx_Erase+0xd8>)
 800408a:	2200      	movs	r2, #0
 800408c:	761a      	strb	r2, [r3, #24]

  return status;
 800408e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004090:	4618      	mov	r0, r3
 8004092:	3710      	adds	r7, #16
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	20001e24 	.word	0x20001e24
 800409c:	40023c00 	.word	0x40023c00

080040a0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b083      	sub	sp, #12
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	4603      	mov	r3, r0
 80040a8:	6039      	str	r1, [r7, #0]
 80040aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80040ac:	4b0d      	ldr	r3, [pc, #52]	; (80040e4 <FLASH_MassErase+0x44>)
 80040ae:	691b      	ldr	r3, [r3, #16]
 80040b0:	4a0c      	ldr	r2, [pc, #48]	; (80040e4 <FLASH_MassErase+0x44>)
 80040b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040b6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80040b8:	4b0a      	ldr	r3, [pc, #40]	; (80040e4 <FLASH_MassErase+0x44>)
 80040ba:	691b      	ldr	r3, [r3, #16]
 80040bc:	4a09      	ldr	r2, [pc, #36]	; (80040e4 <FLASH_MassErase+0x44>)
 80040be:	f043 0304 	orr.w	r3, r3, #4
 80040c2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 80040c4:	4b07      	ldr	r3, [pc, #28]	; (80040e4 <FLASH_MassErase+0x44>)
 80040c6:	691a      	ldr	r2, [r3, #16]
 80040c8:	79fb      	ldrb	r3, [r7, #7]
 80040ca:	021b      	lsls	r3, r3, #8
 80040cc:	4313      	orrs	r3, r2
 80040ce:	4a05      	ldr	r2, [pc, #20]	; (80040e4 <FLASH_MassErase+0x44>)
 80040d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040d4:	6113      	str	r3, [r2, #16]
}
 80040d6:	bf00      	nop
 80040d8:	370c      	adds	r7, #12
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr
 80040e2:	bf00      	nop
 80040e4:	40023c00 	.word	0x40023c00

080040e8 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b085      	sub	sp, #20
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	460b      	mov	r3, r1
 80040f2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80040f4:	2300      	movs	r3, #0
 80040f6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80040f8:	78fb      	ldrb	r3, [r7, #3]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d102      	bne.n	8004104 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80040fe:	2300      	movs	r3, #0
 8004100:	60fb      	str	r3, [r7, #12]
 8004102:	e010      	b.n	8004126 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004104:	78fb      	ldrb	r3, [r7, #3]
 8004106:	2b01      	cmp	r3, #1
 8004108:	d103      	bne.n	8004112 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800410a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800410e:	60fb      	str	r3, [r7, #12]
 8004110:	e009      	b.n	8004126 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8004112:	78fb      	ldrb	r3, [r7, #3]
 8004114:	2b02      	cmp	r3, #2
 8004116:	d103      	bne.n	8004120 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8004118:	f44f 7300 	mov.w	r3, #512	; 0x200
 800411c:	60fb      	str	r3, [r7, #12]
 800411e:	e002      	b.n	8004126 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004120:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004124:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004126:	4b13      	ldr	r3, [pc, #76]	; (8004174 <FLASH_Erase_Sector+0x8c>)
 8004128:	691b      	ldr	r3, [r3, #16]
 800412a:	4a12      	ldr	r2, [pc, #72]	; (8004174 <FLASH_Erase_Sector+0x8c>)
 800412c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004130:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8004132:	4b10      	ldr	r3, [pc, #64]	; (8004174 <FLASH_Erase_Sector+0x8c>)
 8004134:	691a      	ldr	r2, [r3, #16]
 8004136:	490f      	ldr	r1, [pc, #60]	; (8004174 <FLASH_Erase_Sector+0x8c>)
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	4313      	orrs	r3, r2
 800413c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800413e:	4b0d      	ldr	r3, [pc, #52]	; (8004174 <FLASH_Erase_Sector+0x8c>)
 8004140:	691b      	ldr	r3, [r3, #16]
 8004142:	4a0c      	ldr	r2, [pc, #48]	; (8004174 <FLASH_Erase_Sector+0x8c>)
 8004144:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004148:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800414a:	4b0a      	ldr	r3, [pc, #40]	; (8004174 <FLASH_Erase_Sector+0x8c>)
 800414c:	691a      	ldr	r2, [r3, #16]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	00db      	lsls	r3, r3, #3
 8004152:	4313      	orrs	r3, r2
 8004154:	4a07      	ldr	r2, [pc, #28]	; (8004174 <FLASH_Erase_Sector+0x8c>)
 8004156:	f043 0302 	orr.w	r3, r3, #2
 800415a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800415c:	4b05      	ldr	r3, [pc, #20]	; (8004174 <FLASH_Erase_Sector+0x8c>)
 800415e:	691b      	ldr	r3, [r3, #16]
 8004160:	4a04      	ldr	r2, [pc, #16]	; (8004174 <FLASH_Erase_Sector+0x8c>)
 8004162:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004166:	6113      	str	r3, [r2, #16]
}
 8004168:	bf00      	nop
 800416a:	3714      	adds	r7, #20
 800416c:	46bd      	mov	sp, r7
 800416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004172:	4770      	bx	lr
 8004174:	40023c00 	.word	0x40023c00

08004178 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8004178:	b480      	push	{r7}
 800417a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 800417c:	4b20      	ldr	r3, [pc, #128]	; (8004200 <FLASH_FlushCaches+0x88>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004184:	2b00      	cmp	r3, #0
 8004186:	d017      	beq.n	80041b8 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004188:	4b1d      	ldr	r3, [pc, #116]	; (8004200 <FLASH_FlushCaches+0x88>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a1c      	ldr	r2, [pc, #112]	; (8004200 <FLASH_FlushCaches+0x88>)
 800418e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004192:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004194:	4b1a      	ldr	r3, [pc, #104]	; (8004200 <FLASH_FlushCaches+0x88>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a19      	ldr	r2, [pc, #100]	; (8004200 <FLASH_FlushCaches+0x88>)
 800419a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800419e:	6013      	str	r3, [r2, #0]
 80041a0:	4b17      	ldr	r3, [pc, #92]	; (8004200 <FLASH_FlushCaches+0x88>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a16      	ldr	r2, [pc, #88]	; (8004200 <FLASH_FlushCaches+0x88>)
 80041a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80041aa:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80041ac:	4b14      	ldr	r3, [pc, #80]	; (8004200 <FLASH_FlushCaches+0x88>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a13      	ldr	r2, [pc, #76]	; (8004200 <FLASH_FlushCaches+0x88>)
 80041b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80041b6:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80041b8:	4b11      	ldr	r3, [pc, #68]	; (8004200 <FLASH_FlushCaches+0x88>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d017      	beq.n	80041f4 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80041c4:	4b0e      	ldr	r3, [pc, #56]	; (8004200 <FLASH_FlushCaches+0x88>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a0d      	ldr	r2, [pc, #52]	; (8004200 <FLASH_FlushCaches+0x88>)
 80041ca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80041ce:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80041d0:	4b0b      	ldr	r3, [pc, #44]	; (8004200 <FLASH_FlushCaches+0x88>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a0a      	ldr	r2, [pc, #40]	; (8004200 <FLASH_FlushCaches+0x88>)
 80041d6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80041da:	6013      	str	r3, [r2, #0]
 80041dc:	4b08      	ldr	r3, [pc, #32]	; (8004200 <FLASH_FlushCaches+0x88>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a07      	ldr	r2, [pc, #28]	; (8004200 <FLASH_FlushCaches+0x88>)
 80041e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80041e6:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80041e8:	4b05      	ldr	r3, [pc, #20]	; (8004200 <FLASH_FlushCaches+0x88>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a04      	ldr	r2, [pc, #16]	; (8004200 <FLASH_FlushCaches+0x88>)
 80041ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80041f2:	6013      	str	r3, [r2, #0]
  }
}
 80041f4:	bf00      	nop
 80041f6:	46bd      	mov	sp, r7
 80041f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fc:	4770      	bx	lr
 80041fe:	bf00      	nop
 8004200:	40023c00 	.word	0x40023c00

08004204 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004204:	b480      	push	{r7}
 8004206:	b089      	sub	sp, #36	; 0x24
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
 800420c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800420e:	2300      	movs	r3, #0
 8004210:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004212:	2300      	movs	r3, #0
 8004214:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004216:	2300      	movs	r3, #0
 8004218:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800421a:	2300      	movs	r3, #0
 800421c:	61fb      	str	r3, [r7, #28]
 800421e:	e16b      	b.n	80044f8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004220:	2201      	movs	r2, #1
 8004222:	69fb      	ldr	r3, [r7, #28]
 8004224:	fa02 f303 	lsl.w	r3, r2, r3
 8004228:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	697a      	ldr	r2, [r7, #20]
 8004230:	4013      	ands	r3, r2
 8004232:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004234:	693a      	ldr	r2, [r7, #16]
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	429a      	cmp	r2, r3
 800423a:	f040 815a 	bne.w	80044f2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	f003 0303 	and.w	r3, r3, #3
 8004246:	2b01      	cmp	r3, #1
 8004248:	d005      	beq.n	8004256 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004252:	2b02      	cmp	r3, #2
 8004254:	d130      	bne.n	80042b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800425c:	69fb      	ldr	r3, [r7, #28]
 800425e:	005b      	lsls	r3, r3, #1
 8004260:	2203      	movs	r2, #3
 8004262:	fa02 f303 	lsl.w	r3, r2, r3
 8004266:	43db      	mvns	r3, r3
 8004268:	69ba      	ldr	r2, [r7, #24]
 800426a:	4013      	ands	r3, r2
 800426c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	68da      	ldr	r2, [r3, #12]
 8004272:	69fb      	ldr	r3, [r7, #28]
 8004274:	005b      	lsls	r3, r3, #1
 8004276:	fa02 f303 	lsl.w	r3, r2, r3
 800427a:	69ba      	ldr	r2, [r7, #24]
 800427c:	4313      	orrs	r3, r2
 800427e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	69ba      	ldr	r2, [r7, #24]
 8004284:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800428c:	2201      	movs	r2, #1
 800428e:	69fb      	ldr	r3, [r7, #28]
 8004290:	fa02 f303 	lsl.w	r3, r2, r3
 8004294:	43db      	mvns	r3, r3
 8004296:	69ba      	ldr	r2, [r7, #24]
 8004298:	4013      	ands	r3, r2
 800429a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	091b      	lsrs	r3, r3, #4
 80042a2:	f003 0201 	and.w	r2, r3, #1
 80042a6:	69fb      	ldr	r3, [r7, #28]
 80042a8:	fa02 f303 	lsl.w	r3, r2, r3
 80042ac:	69ba      	ldr	r2, [r7, #24]
 80042ae:	4313      	orrs	r3, r2
 80042b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	69ba      	ldr	r2, [r7, #24]
 80042b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	f003 0303 	and.w	r3, r3, #3
 80042c0:	2b03      	cmp	r3, #3
 80042c2:	d017      	beq.n	80042f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	68db      	ldr	r3, [r3, #12]
 80042c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80042ca:	69fb      	ldr	r3, [r7, #28]
 80042cc:	005b      	lsls	r3, r3, #1
 80042ce:	2203      	movs	r2, #3
 80042d0:	fa02 f303 	lsl.w	r3, r2, r3
 80042d4:	43db      	mvns	r3, r3
 80042d6:	69ba      	ldr	r2, [r7, #24]
 80042d8:	4013      	ands	r3, r2
 80042da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	689a      	ldr	r2, [r3, #8]
 80042e0:	69fb      	ldr	r3, [r7, #28]
 80042e2:	005b      	lsls	r3, r3, #1
 80042e4:	fa02 f303 	lsl.w	r3, r2, r3
 80042e8:	69ba      	ldr	r2, [r7, #24]
 80042ea:	4313      	orrs	r3, r2
 80042ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	69ba      	ldr	r2, [r7, #24]
 80042f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	f003 0303 	and.w	r3, r3, #3
 80042fc:	2b02      	cmp	r3, #2
 80042fe:	d123      	bne.n	8004348 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004300:	69fb      	ldr	r3, [r7, #28]
 8004302:	08da      	lsrs	r2, r3, #3
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	3208      	adds	r2, #8
 8004308:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800430c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800430e:	69fb      	ldr	r3, [r7, #28]
 8004310:	f003 0307 	and.w	r3, r3, #7
 8004314:	009b      	lsls	r3, r3, #2
 8004316:	220f      	movs	r2, #15
 8004318:	fa02 f303 	lsl.w	r3, r2, r3
 800431c:	43db      	mvns	r3, r3
 800431e:	69ba      	ldr	r2, [r7, #24]
 8004320:	4013      	ands	r3, r2
 8004322:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	691a      	ldr	r2, [r3, #16]
 8004328:	69fb      	ldr	r3, [r7, #28]
 800432a:	f003 0307 	and.w	r3, r3, #7
 800432e:	009b      	lsls	r3, r3, #2
 8004330:	fa02 f303 	lsl.w	r3, r2, r3
 8004334:	69ba      	ldr	r2, [r7, #24]
 8004336:	4313      	orrs	r3, r2
 8004338:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800433a:	69fb      	ldr	r3, [r7, #28]
 800433c:	08da      	lsrs	r2, r3, #3
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	3208      	adds	r2, #8
 8004342:	69b9      	ldr	r1, [r7, #24]
 8004344:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800434e:	69fb      	ldr	r3, [r7, #28]
 8004350:	005b      	lsls	r3, r3, #1
 8004352:	2203      	movs	r2, #3
 8004354:	fa02 f303 	lsl.w	r3, r2, r3
 8004358:	43db      	mvns	r3, r3
 800435a:	69ba      	ldr	r2, [r7, #24]
 800435c:	4013      	ands	r3, r2
 800435e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	f003 0203 	and.w	r2, r3, #3
 8004368:	69fb      	ldr	r3, [r7, #28]
 800436a:	005b      	lsls	r3, r3, #1
 800436c:	fa02 f303 	lsl.w	r3, r2, r3
 8004370:	69ba      	ldr	r2, [r7, #24]
 8004372:	4313      	orrs	r3, r2
 8004374:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	69ba      	ldr	r2, [r7, #24]
 800437a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004384:	2b00      	cmp	r3, #0
 8004386:	f000 80b4 	beq.w	80044f2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800438a:	2300      	movs	r3, #0
 800438c:	60fb      	str	r3, [r7, #12]
 800438e:	4b60      	ldr	r3, [pc, #384]	; (8004510 <HAL_GPIO_Init+0x30c>)
 8004390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004392:	4a5f      	ldr	r2, [pc, #380]	; (8004510 <HAL_GPIO_Init+0x30c>)
 8004394:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004398:	6453      	str	r3, [r2, #68]	; 0x44
 800439a:	4b5d      	ldr	r3, [pc, #372]	; (8004510 <HAL_GPIO_Init+0x30c>)
 800439c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800439e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043a2:	60fb      	str	r3, [r7, #12]
 80043a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80043a6:	4a5b      	ldr	r2, [pc, #364]	; (8004514 <HAL_GPIO_Init+0x310>)
 80043a8:	69fb      	ldr	r3, [r7, #28]
 80043aa:	089b      	lsrs	r3, r3, #2
 80043ac:	3302      	adds	r3, #2
 80043ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80043b4:	69fb      	ldr	r3, [r7, #28]
 80043b6:	f003 0303 	and.w	r3, r3, #3
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	220f      	movs	r2, #15
 80043be:	fa02 f303 	lsl.w	r3, r2, r3
 80043c2:	43db      	mvns	r3, r3
 80043c4:	69ba      	ldr	r2, [r7, #24]
 80043c6:	4013      	ands	r3, r2
 80043c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	4a52      	ldr	r2, [pc, #328]	; (8004518 <HAL_GPIO_Init+0x314>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d02b      	beq.n	800442a <HAL_GPIO_Init+0x226>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	4a51      	ldr	r2, [pc, #324]	; (800451c <HAL_GPIO_Init+0x318>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d025      	beq.n	8004426 <HAL_GPIO_Init+0x222>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	4a50      	ldr	r2, [pc, #320]	; (8004520 <HAL_GPIO_Init+0x31c>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d01f      	beq.n	8004422 <HAL_GPIO_Init+0x21e>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	4a4f      	ldr	r2, [pc, #316]	; (8004524 <HAL_GPIO_Init+0x320>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d019      	beq.n	800441e <HAL_GPIO_Init+0x21a>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	4a4e      	ldr	r2, [pc, #312]	; (8004528 <HAL_GPIO_Init+0x324>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d013      	beq.n	800441a <HAL_GPIO_Init+0x216>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	4a4d      	ldr	r2, [pc, #308]	; (800452c <HAL_GPIO_Init+0x328>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d00d      	beq.n	8004416 <HAL_GPIO_Init+0x212>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	4a4c      	ldr	r2, [pc, #304]	; (8004530 <HAL_GPIO_Init+0x32c>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d007      	beq.n	8004412 <HAL_GPIO_Init+0x20e>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	4a4b      	ldr	r2, [pc, #300]	; (8004534 <HAL_GPIO_Init+0x330>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d101      	bne.n	800440e <HAL_GPIO_Init+0x20a>
 800440a:	2307      	movs	r3, #7
 800440c:	e00e      	b.n	800442c <HAL_GPIO_Init+0x228>
 800440e:	2308      	movs	r3, #8
 8004410:	e00c      	b.n	800442c <HAL_GPIO_Init+0x228>
 8004412:	2306      	movs	r3, #6
 8004414:	e00a      	b.n	800442c <HAL_GPIO_Init+0x228>
 8004416:	2305      	movs	r3, #5
 8004418:	e008      	b.n	800442c <HAL_GPIO_Init+0x228>
 800441a:	2304      	movs	r3, #4
 800441c:	e006      	b.n	800442c <HAL_GPIO_Init+0x228>
 800441e:	2303      	movs	r3, #3
 8004420:	e004      	b.n	800442c <HAL_GPIO_Init+0x228>
 8004422:	2302      	movs	r3, #2
 8004424:	e002      	b.n	800442c <HAL_GPIO_Init+0x228>
 8004426:	2301      	movs	r3, #1
 8004428:	e000      	b.n	800442c <HAL_GPIO_Init+0x228>
 800442a:	2300      	movs	r3, #0
 800442c:	69fa      	ldr	r2, [r7, #28]
 800442e:	f002 0203 	and.w	r2, r2, #3
 8004432:	0092      	lsls	r2, r2, #2
 8004434:	4093      	lsls	r3, r2
 8004436:	69ba      	ldr	r2, [r7, #24]
 8004438:	4313      	orrs	r3, r2
 800443a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800443c:	4935      	ldr	r1, [pc, #212]	; (8004514 <HAL_GPIO_Init+0x310>)
 800443e:	69fb      	ldr	r3, [r7, #28]
 8004440:	089b      	lsrs	r3, r3, #2
 8004442:	3302      	adds	r3, #2
 8004444:	69ba      	ldr	r2, [r7, #24]
 8004446:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800444a:	4b3b      	ldr	r3, [pc, #236]	; (8004538 <HAL_GPIO_Init+0x334>)
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	43db      	mvns	r3, r3
 8004454:	69ba      	ldr	r2, [r7, #24]
 8004456:	4013      	ands	r3, r2
 8004458:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004462:	2b00      	cmp	r3, #0
 8004464:	d003      	beq.n	800446e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004466:	69ba      	ldr	r2, [r7, #24]
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	4313      	orrs	r3, r2
 800446c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800446e:	4a32      	ldr	r2, [pc, #200]	; (8004538 <HAL_GPIO_Init+0x334>)
 8004470:	69bb      	ldr	r3, [r7, #24]
 8004472:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004474:	4b30      	ldr	r3, [pc, #192]	; (8004538 <HAL_GPIO_Init+0x334>)
 8004476:	68db      	ldr	r3, [r3, #12]
 8004478:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	43db      	mvns	r3, r3
 800447e:	69ba      	ldr	r2, [r7, #24]
 8004480:	4013      	ands	r3, r2
 8004482:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800448c:	2b00      	cmp	r3, #0
 800448e:	d003      	beq.n	8004498 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004490:	69ba      	ldr	r2, [r7, #24]
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	4313      	orrs	r3, r2
 8004496:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004498:	4a27      	ldr	r2, [pc, #156]	; (8004538 <HAL_GPIO_Init+0x334>)
 800449a:	69bb      	ldr	r3, [r7, #24]
 800449c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800449e:	4b26      	ldr	r3, [pc, #152]	; (8004538 <HAL_GPIO_Init+0x334>)
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	43db      	mvns	r3, r3
 80044a8:	69ba      	ldr	r2, [r7, #24]
 80044aa:	4013      	ands	r3, r2
 80044ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d003      	beq.n	80044c2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80044ba:	69ba      	ldr	r2, [r7, #24]
 80044bc:	693b      	ldr	r3, [r7, #16]
 80044be:	4313      	orrs	r3, r2
 80044c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80044c2:	4a1d      	ldr	r2, [pc, #116]	; (8004538 <HAL_GPIO_Init+0x334>)
 80044c4:	69bb      	ldr	r3, [r7, #24]
 80044c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80044c8:	4b1b      	ldr	r3, [pc, #108]	; (8004538 <HAL_GPIO_Init+0x334>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	43db      	mvns	r3, r3
 80044d2:	69ba      	ldr	r2, [r7, #24]
 80044d4:	4013      	ands	r3, r2
 80044d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d003      	beq.n	80044ec <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80044e4:	69ba      	ldr	r2, [r7, #24]
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	4313      	orrs	r3, r2
 80044ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80044ec:	4a12      	ldr	r2, [pc, #72]	; (8004538 <HAL_GPIO_Init+0x334>)
 80044ee:	69bb      	ldr	r3, [r7, #24]
 80044f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044f2:	69fb      	ldr	r3, [r7, #28]
 80044f4:	3301      	adds	r3, #1
 80044f6:	61fb      	str	r3, [r7, #28]
 80044f8:	69fb      	ldr	r3, [r7, #28]
 80044fa:	2b0f      	cmp	r3, #15
 80044fc:	f67f ae90 	bls.w	8004220 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004500:	bf00      	nop
 8004502:	bf00      	nop
 8004504:	3724      	adds	r7, #36	; 0x24
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr
 800450e:	bf00      	nop
 8004510:	40023800 	.word	0x40023800
 8004514:	40013800 	.word	0x40013800
 8004518:	40020000 	.word	0x40020000
 800451c:	40020400 	.word	0x40020400
 8004520:	40020800 	.word	0x40020800
 8004524:	40020c00 	.word	0x40020c00
 8004528:	40021000 	.word	0x40021000
 800452c:	40021400 	.word	0x40021400
 8004530:	40021800 	.word	0x40021800
 8004534:	40021c00 	.word	0x40021c00
 8004538:	40013c00 	.word	0x40013c00

0800453c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800453c:	b480      	push	{r7}
 800453e:	b083      	sub	sp, #12
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
 8004544:	460b      	mov	r3, r1
 8004546:	807b      	strh	r3, [r7, #2]
 8004548:	4613      	mov	r3, r2
 800454a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800454c:	787b      	ldrb	r3, [r7, #1]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d003      	beq.n	800455a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004552:	887a      	ldrh	r2, [r7, #2]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004558:	e003      	b.n	8004562 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800455a:	887b      	ldrh	r3, [r7, #2]
 800455c:	041a      	lsls	r2, r3, #16
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	619a      	str	r2, [r3, #24]
}
 8004562:	bf00      	nop
 8004564:	370c      	adds	r7, #12
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr

0800456e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800456e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004570:	b08f      	sub	sp, #60	; 0x3c
 8004572:	af0a      	add	r7, sp, #40	; 0x28
 8004574:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d101      	bne.n	8004580 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800457c:	2301      	movs	r3, #1
 800457e:	e054      	b.n	800462a <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 800458c:	b2db      	uxtb	r3, r3
 800458e:	2b00      	cmp	r3, #0
 8004590:	d106      	bne.n	80045a0 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2200      	movs	r2, #0
 8004596:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f00f fdf4 	bl	8014188 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2203      	movs	r2, #3
 80045a4:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d102      	bne.n	80045ba <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2200      	movs	r2, #0
 80045b8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4618      	mov	r0, r3
 80045c0:	f004 fe04 	bl	80091cc <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	603b      	str	r3, [r7, #0]
 80045ca:	687e      	ldr	r6, [r7, #4]
 80045cc:	466d      	mov	r5, sp
 80045ce:	f106 0410 	add.w	r4, r6, #16
 80045d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80045d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80045d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80045d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80045da:	e894 0003 	ldmia.w	r4, {r0, r1}
 80045de:	e885 0003 	stmia.w	r5, {r0, r1}
 80045e2:	1d33      	adds	r3, r6, #4
 80045e4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80045e6:	6838      	ldr	r0, [r7, #0]
 80045e8:	f004 fd7e 	bl	80090e8 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	2101      	movs	r1, #1
 80045f2:	4618      	mov	r0, r3
 80045f4:	f004 fdfb 	bl	80091ee <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	603b      	str	r3, [r7, #0]
 80045fe:	687e      	ldr	r6, [r7, #4]
 8004600:	466d      	mov	r5, sp
 8004602:	f106 0410 	add.w	r4, r6, #16
 8004606:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004608:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800460a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800460c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800460e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004612:	e885 0003 	stmia.w	r5, {r0, r1}
 8004616:	1d33      	adds	r3, r6, #4
 8004618:	cb0e      	ldmia	r3, {r1, r2, r3}
 800461a:	6838      	ldr	r0, [r7, #0]
 800461c:	f004 ff84 	bl	8009528 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2201      	movs	r2, #1
 8004624:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8004628:	2300      	movs	r3, #0
}
 800462a:	4618      	mov	r0, r3
 800462c:	3714      	adds	r7, #20
 800462e:	46bd      	mov	sp, r7
 8004630:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004632 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8004632:	b590      	push	{r4, r7, lr}
 8004634:	b089      	sub	sp, #36	; 0x24
 8004636:	af04      	add	r7, sp, #16
 8004638:	6078      	str	r0, [r7, #4]
 800463a:	4608      	mov	r0, r1
 800463c:	4611      	mov	r1, r2
 800463e:	461a      	mov	r2, r3
 8004640:	4603      	mov	r3, r0
 8004642:	70fb      	strb	r3, [r7, #3]
 8004644:	460b      	mov	r3, r1
 8004646:	70bb      	strb	r3, [r7, #2]
 8004648:	4613      	mov	r3, r2
 800464a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8004652:	2b01      	cmp	r3, #1
 8004654:	d101      	bne.n	800465a <HAL_HCD_HC_Init+0x28>
 8004656:	2302      	movs	r3, #2
 8004658:	e076      	b.n	8004748 <HAL_HCD_HC_Init+0x116>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2201      	movs	r2, #1
 800465e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8004662:	78fb      	ldrb	r3, [r7, #3]
 8004664:	687a      	ldr	r2, [r7, #4]
 8004666:	212c      	movs	r1, #44	; 0x2c
 8004668:	fb01 f303 	mul.w	r3, r1, r3
 800466c:	4413      	add	r3, r2
 800466e:	333d      	adds	r3, #61	; 0x3d
 8004670:	2200      	movs	r2, #0
 8004672:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8004674:	78fb      	ldrb	r3, [r7, #3]
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	212c      	movs	r1, #44	; 0x2c
 800467a:	fb01 f303 	mul.w	r3, r1, r3
 800467e:	4413      	add	r3, r2
 8004680:	3338      	adds	r3, #56	; 0x38
 8004682:	787a      	ldrb	r2, [r7, #1]
 8004684:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8004686:	78fb      	ldrb	r3, [r7, #3]
 8004688:	687a      	ldr	r2, [r7, #4]
 800468a:	212c      	movs	r1, #44	; 0x2c
 800468c:	fb01 f303 	mul.w	r3, r1, r3
 8004690:	4413      	add	r3, r2
 8004692:	3340      	adds	r3, #64	; 0x40
 8004694:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004696:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8004698:	78fb      	ldrb	r3, [r7, #3]
 800469a:	687a      	ldr	r2, [r7, #4]
 800469c:	212c      	movs	r1, #44	; 0x2c
 800469e:	fb01 f303 	mul.w	r3, r1, r3
 80046a2:	4413      	add	r3, r2
 80046a4:	3339      	adds	r3, #57	; 0x39
 80046a6:	78fa      	ldrb	r2, [r7, #3]
 80046a8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80046aa:	78fb      	ldrb	r3, [r7, #3]
 80046ac:	687a      	ldr	r2, [r7, #4]
 80046ae:	212c      	movs	r1, #44	; 0x2c
 80046b0:	fb01 f303 	mul.w	r3, r1, r3
 80046b4:	4413      	add	r3, r2
 80046b6:	333f      	adds	r3, #63	; 0x3f
 80046b8:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80046bc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80046be:	78fb      	ldrb	r3, [r7, #3]
 80046c0:	78ba      	ldrb	r2, [r7, #2]
 80046c2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80046c6:	b2d0      	uxtb	r0, r2
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	212c      	movs	r1, #44	; 0x2c
 80046cc:	fb01 f303 	mul.w	r3, r1, r3
 80046d0:	4413      	add	r3, r2
 80046d2:	333a      	adds	r3, #58	; 0x3a
 80046d4:	4602      	mov	r2, r0
 80046d6:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80046d8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	da09      	bge.n	80046f4 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80046e0:	78fb      	ldrb	r3, [r7, #3]
 80046e2:	687a      	ldr	r2, [r7, #4]
 80046e4:	212c      	movs	r1, #44	; 0x2c
 80046e6:	fb01 f303 	mul.w	r3, r1, r3
 80046ea:	4413      	add	r3, r2
 80046ec:	333b      	adds	r3, #59	; 0x3b
 80046ee:	2201      	movs	r2, #1
 80046f0:	701a      	strb	r2, [r3, #0]
 80046f2:	e008      	b.n	8004706 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80046f4:	78fb      	ldrb	r3, [r7, #3]
 80046f6:	687a      	ldr	r2, [r7, #4]
 80046f8:	212c      	movs	r1, #44	; 0x2c
 80046fa:	fb01 f303 	mul.w	r3, r1, r3
 80046fe:	4413      	add	r3, r2
 8004700:	333b      	adds	r3, #59	; 0x3b
 8004702:	2200      	movs	r2, #0
 8004704:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8004706:	78fb      	ldrb	r3, [r7, #3]
 8004708:	687a      	ldr	r2, [r7, #4]
 800470a:	212c      	movs	r1, #44	; 0x2c
 800470c:	fb01 f303 	mul.w	r3, r1, r3
 8004710:	4413      	add	r3, r2
 8004712:	333c      	adds	r3, #60	; 0x3c
 8004714:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004718:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6818      	ldr	r0, [r3, #0]
 800471e:	787c      	ldrb	r4, [r7, #1]
 8004720:	78ba      	ldrb	r2, [r7, #2]
 8004722:	78f9      	ldrb	r1, [r7, #3]
 8004724:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004726:	9302      	str	r3, [sp, #8]
 8004728:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800472c:	9301      	str	r3, [sp, #4]
 800472e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004732:	9300      	str	r3, [sp, #0]
 8004734:	4623      	mov	r3, r4
 8004736:	f005 f87d 	bl	8009834 <USB_HC_Init>
 800473a:	4603      	mov	r3, r0
 800473c:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2200      	movs	r2, #0
 8004742:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8004746:	7bfb      	ldrb	r3, [r7, #15]
}
 8004748:	4618      	mov	r0, r3
 800474a:	3714      	adds	r7, #20
 800474c:	46bd      	mov	sp, r7
 800474e:	bd90      	pop	{r4, r7, pc}

08004750 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b084      	sub	sp, #16
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
 8004758:	460b      	mov	r3, r1
 800475a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800475c:	2300      	movs	r3, #0
 800475e:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8004766:	2b01      	cmp	r3, #1
 8004768:	d101      	bne.n	800476e <HAL_HCD_HC_Halt+0x1e>
 800476a:	2302      	movs	r3, #2
 800476c:	e00f      	b.n	800478e <HAL_HCD_HC_Halt+0x3e>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2201      	movs	r2, #1
 8004772:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	78fa      	ldrb	r2, [r7, #3]
 800477c:	4611      	mov	r1, r2
 800477e:	4618      	mov	r0, r3
 8004780:	f005 facd 	bl	8009d1e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2200      	movs	r2, #0
 8004788:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 800478c:	7bfb      	ldrb	r3, [r7, #15]
}
 800478e:	4618      	mov	r0, r3
 8004790:	3710      	adds	r7, #16
 8004792:	46bd      	mov	sp, r7
 8004794:	bd80      	pop	{r7, pc}
	...

08004798 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b082      	sub	sp, #8
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
 80047a0:	4608      	mov	r0, r1
 80047a2:	4611      	mov	r1, r2
 80047a4:	461a      	mov	r2, r3
 80047a6:	4603      	mov	r3, r0
 80047a8:	70fb      	strb	r3, [r7, #3]
 80047aa:	460b      	mov	r3, r1
 80047ac:	70bb      	strb	r3, [r7, #2]
 80047ae:	4613      	mov	r3, r2
 80047b0:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80047b2:	78fb      	ldrb	r3, [r7, #3]
 80047b4:	687a      	ldr	r2, [r7, #4]
 80047b6:	212c      	movs	r1, #44	; 0x2c
 80047b8:	fb01 f303 	mul.w	r3, r1, r3
 80047bc:	4413      	add	r3, r2
 80047be:	333b      	adds	r3, #59	; 0x3b
 80047c0:	78ba      	ldrb	r2, [r7, #2]
 80047c2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80047c4:	78fb      	ldrb	r3, [r7, #3]
 80047c6:	687a      	ldr	r2, [r7, #4]
 80047c8:	212c      	movs	r1, #44	; 0x2c
 80047ca:	fb01 f303 	mul.w	r3, r1, r3
 80047ce:	4413      	add	r3, r2
 80047d0:	333f      	adds	r3, #63	; 0x3f
 80047d2:	787a      	ldrb	r2, [r7, #1]
 80047d4:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80047d6:	7c3b      	ldrb	r3, [r7, #16]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d112      	bne.n	8004802 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80047dc:	78fb      	ldrb	r3, [r7, #3]
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	212c      	movs	r1, #44	; 0x2c
 80047e2:	fb01 f303 	mul.w	r3, r1, r3
 80047e6:	4413      	add	r3, r2
 80047e8:	3342      	adds	r3, #66	; 0x42
 80047ea:	2203      	movs	r2, #3
 80047ec:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80047ee:	78fb      	ldrb	r3, [r7, #3]
 80047f0:	687a      	ldr	r2, [r7, #4]
 80047f2:	212c      	movs	r1, #44	; 0x2c
 80047f4:	fb01 f303 	mul.w	r3, r1, r3
 80047f8:	4413      	add	r3, r2
 80047fa:	333d      	adds	r3, #61	; 0x3d
 80047fc:	7f3a      	ldrb	r2, [r7, #28]
 80047fe:	701a      	strb	r2, [r3, #0]
 8004800:	e008      	b.n	8004814 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004802:	78fb      	ldrb	r3, [r7, #3]
 8004804:	687a      	ldr	r2, [r7, #4]
 8004806:	212c      	movs	r1, #44	; 0x2c
 8004808:	fb01 f303 	mul.w	r3, r1, r3
 800480c:	4413      	add	r3, r2
 800480e:	3342      	adds	r3, #66	; 0x42
 8004810:	2202      	movs	r2, #2
 8004812:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8004814:	787b      	ldrb	r3, [r7, #1]
 8004816:	2b03      	cmp	r3, #3
 8004818:	f200 80c6 	bhi.w	80049a8 <HAL_HCD_HC_SubmitRequest+0x210>
 800481c:	a201      	add	r2, pc, #4	; (adr r2, 8004824 <HAL_HCD_HC_SubmitRequest+0x8c>)
 800481e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004822:	bf00      	nop
 8004824:	08004835 	.word	0x08004835
 8004828:	08004995 	.word	0x08004995
 800482c:	08004899 	.word	0x08004899
 8004830:	08004917 	.word	0x08004917
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8004834:	7c3b      	ldrb	r3, [r7, #16]
 8004836:	2b01      	cmp	r3, #1
 8004838:	f040 80b8 	bne.w	80049ac <HAL_HCD_HC_SubmitRequest+0x214>
 800483c:	78bb      	ldrb	r3, [r7, #2]
 800483e:	2b00      	cmp	r3, #0
 8004840:	f040 80b4 	bne.w	80049ac <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8004844:	8b3b      	ldrh	r3, [r7, #24]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d108      	bne.n	800485c <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 800484a:	78fb      	ldrb	r3, [r7, #3]
 800484c:	687a      	ldr	r2, [r7, #4]
 800484e:	212c      	movs	r1, #44	; 0x2c
 8004850:	fb01 f303 	mul.w	r3, r1, r3
 8004854:	4413      	add	r3, r2
 8004856:	3355      	adds	r3, #85	; 0x55
 8004858:	2201      	movs	r2, #1
 800485a:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800485c:	78fb      	ldrb	r3, [r7, #3]
 800485e:	687a      	ldr	r2, [r7, #4]
 8004860:	212c      	movs	r1, #44	; 0x2c
 8004862:	fb01 f303 	mul.w	r3, r1, r3
 8004866:	4413      	add	r3, r2
 8004868:	3355      	adds	r3, #85	; 0x55
 800486a:	781b      	ldrb	r3, [r3, #0]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d109      	bne.n	8004884 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004870:	78fb      	ldrb	r3, [r7, #3]
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	212c      	movs	r1, #44	; 0x2c
 8004876:	fb01 f303 	mul.w	r3, r1, r3
 800487a:	4413      	add	r3, r2
 800487c:	3342      	adds	r3, #66	; 0x42
 800487e:	2200      	movs	r2, #0
 8004880:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8004882:	e093      	b.n	80049ac <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004884:	78fb      	ldrb	r3, [r7, #3]
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	212c      	movs	r1, #44	; 0x2c
 800488a:	fb01 f303 	mul.w	r3, r1, r3
 800488e:	4413      	add	r3, r2
 8004890:	3342      	adds	r3, #66	; 0x42
 8004892:	2202      	movs	r2, #2
 8004894:	701a      	strb	r2, [r3, #0]
      break;
 8004896:	e089      	b.n	80049ac <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8004898:	78bb      	ldrb	r3, [r7, #2]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d11d      	bne.n	80048da <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800489e:	78fb      	ldrb	r3, [r7, #3]
 80048a0:	687a      	ldr	r2, [r7, #4]
 80048a2:	212c      	movs	r1, #44	; 0x2c
 80048a4:	fb01 f303 	mul.w	r3, r1, r3
 80048a8:	4413      	add	r3, r2
 80048aa:	3355      	adds	r3, #85	; 0x55
 80048ac:	781b      	ldrb	r3, [r3, #0]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d109      	bne.n	80048c6 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80048b2:	78fb      	ldrb	r3, [r7, #3]
 80048b4:	687a      	ldr	r2, [r7, #4]
 80048b6:	212c      	movs	r1, #44	; 0x2c
 80048b8:	fb01 f303 	mul.w	r3, r1, r3
 80048bc:	4413      	add	r3, r2
 80048be:	3342      	adds	r3, #66	; 0x42
 80048c0:	2200      	movs	r2, #0
 80048c2:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80048c4:	e073      	b.n	80049ae <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80048c6:	78fb      	ldrb	r3, [r7, #3]
 80048c8:	687a      	ldr	r2, [r7, #4]
 80048ca:	212c      	movs	r1, #44	; 0x2c
 80048cc:	fb01 f303 	mul.w	r3, r1, r3
 80048d0:	4413      	add	r3, r2
 80048d2:	3342      	adds	r3, #66	; 0x42
 80048d4:	2202      	movs	r2, #2
 80048d6:	701a      	strb	r2, [r3, #0]
      break;
 80048d8:	e069      	b.n	80049ae <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80048da:	78fb      	ldrb	r3, [r7, #3]
 80048dc:	687a      	ldr	r2, [r7, #4]
 80048de:	212c      	movs	r1, #44	; 0x2c
 80048e0:	fb01 f303 	mul.w	r3, r1, r3
 80048e4:	4413      	add	r3, r2
 80048e6:	3354      	adds	r3, #84	; 0x54
 80048e8:	781b      	ldrb	r3, [r3, #0]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d109      	bne.n	8004902 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80048ee:	78fb      	ldrb	r3, [r7, #3]
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	212c      	movs	r1, #44	; 0x2c
 80048f4:	fb01 f303 	mul.w	r3, r1, r3
 80048f8:	4413      	add	r3, r2
 80048fa:	3342      	adds	r3, #66	; 0x42
 80048fc:	2200      	movs	r2, #0
 80048fe:	701a      	strb	r2, [r3, #0]
      break;
 8004900:	e055      	b.n	80049ae <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004902:	78fb      	ldrb	r3, [r7, #3]
 8004904:	687a      	ldr	r2, [r7, #4]
 8004906:	212c      	movs	r1, #44	; 0x2c
 8004908:	fb01 f303 	mul.w	r3, r1, r3
 800490c:	4413      	add	r3, r2
 800490e:	3342      	adds	r3, #66	; 0x42
 8004910:	2202      	movs	r2, #2
 8004912:	701a      	strb	r2, [r3, #0]
      break;
 8004914:	e04b      	b.n	80049ae <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8004916:	78bb      	ldrb	r3, [r7, #2]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d11d      	bne.n	8004958 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800491c:	78fb      	ldrb	r3, [r7, #3]
 800491e:	687a      	ldr	r2, [r7, #4]
 8004920:	212c      	movs	r1, #44	; 0x2c
 8004922:	fb01 f303 	mul.w	r3, r1, r3
 8004926:	4413      	add	r3, r2
 8004928:	3355      	adds	r3, #85	; 0x55
 800492a:	781b      	ldrb	r3, [r3, #0]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d109      	bne.n	8004944 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004930:	78fb      	ldrb	r3, [r7, #3]
 8004932:	687a      	ldr	r2, [r7, #4]
 8004934:	212c      	movs	r1, #44	; 0x2c
 8004936:	fb01 f303 	mul.w	r3, r1, r3
 800493a:	4413      	add	r3, r2
 800493c:	3342      	adds	r3, #66	; 0x42
 800493e:	2200      	movs	r2, #0
 8004940:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8004942:	e034      	b.n	80049ae <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004944:	78fb      	ldrb	r3, [r7, #3]
 8004946:	687a      	ldr	r2, [r7, #4]
 8004948:	212c      	movs	r1, #44	; 0x2c
 800494a:	fb01 f303 	mul.w	r3, r1, r3
 800494e:	4413      	add	r3, r2
 8004950:	3342      	adds	r3, #66	; 0x42
 8004952:	2202      	movs	r2, #2
 8004954:	701a      	strb	r2, [r3, #0]
      break;
 8004956:	e02a      	b.n	80049ae <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004958:	78fb      	ldrb	r3, [r7, #3]
 800495a:	687a      	ldr	r2, [r7, #4]
 800495c:	212c      	movs	r1, #44	; 0x2c
 800495e:	fb01 f303 	mul.w	r3, r1, r3
 8004962:	4413      	add	r3, r2
 8004964:	3354      	adds	r3, #84	; 0x54
 8004966:	781b      	ldrb	r3, [r3, #0]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d109      	bne.n	8004980 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800496c:	78fb      	ldrb	r3, [r7, #3]
 800496e:	687a      	ldr	r2, [r7, #4]
 8004970:	212c      	movs	r1, #44	; 0x2c
 8004972:	fb01 f303 	mul.w	r3, r1, r3
 8004976:	4413      	add	r3, r2
 8004978:	3342      	adds	r3, #66	; 0x42
 800497a:	2200      	movs	r2, #0
 800497c:	701a      	strb	r2, [r3, #0]
      break;
 800497e:	e016      	b.n	80049ae <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004980:	78fb      	ldrb	r3, [r7, #3]
 8004982:	687a      	ldr	r2, [r7, #4]
 8004984:	212c      	movs	r1, #44	; 0x2c
 8004986:	fb01 f303 	mul.w	r3, r1, r3
 800498a:	4413      	add	r3, r2
 800498c:	3342      	adds	r3, #66	; 0x42
 800498e:	2202      	movs	r2, #2
 8004990:	701a      	strb	r2, [r3, #0]
      break;
 8004992:	e00c      	b.n	80049ae <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004994:	78fb      	ldrb	r3, [r7, #3]
 8004996:	687a      	ldr	r2, [r7, #4]
 8004998:	212c      	movs	r1, #44	; 0x2c
 800499a:	fb01 f303 	mul.w	r3, r1, r3
 800499e:	4413      	add	r3, r2
 80049a0:	3342      	adds	r3, #66	; 0x42
 80049a2:	2200      	movs	r2, #0
 80049a4:	701a      	strb	r2, [r3, #0]
      break;
 80049a6:	e002      	b.n	80049ae <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 80049a8:	bf00      	nop
 80049aa:	e000      	b.n	80049ae <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 80049ac:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80049ae:	78fb      	ldrb	r3, [r7, #3]
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	212c      	movs	r1, #44	; 0x2c
 80049b4:	fb01 f303 	mul.w	r3, r1, r3
 80049b8:	4413      	add	r3, r2
 80049ba:	3344      	adds	r3, #68	; 0x44
 80049bc:	697a      	ldr	r2, [r7, #20]
 80049be:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80049c0:	78fb      	ldrb	r3, [r7, #3]
 80049c2:	8b3a      	ldrh	r2, [r7, #24]
 80049c4:	6879      	ldr	r1, [r7, #4]
 80049c6:	202c      	movs	r0, #44	; 0x2c
 80049c8:	fb00 f303 	mul.w	r3, r0, r3
 80049cc:	440b      	add	r3, r1
 80049ce:	334c      	adds	r3, #76	; 0x4c
 80049d0:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80049d2:	78fb      	ldrb	r3, [r7, #3]
 80049d4:	687a      	ldr	r2, [r7, #4]
 80049d6:	212c      	movs	r1, #44	; 0x2c
 80049d8:	fb01 f303 	mul.w	r3, r1, r3
 80049dc:	4413      	add	r3, r2
 80049de:	3360      	adds	r3, #96	; 0x60
 80049e0:	2200      	movs	r2, #0
 80049e2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80049e4:	78fb      	ldrb	r3, [r7, #3]
 80049e6:	687a      	ldr	r2, [r7, #4]
 80049e8:	212c      	movs	r1, #44	; 0x2c
 80049ea:	fb01 f303 	mul.w	r3, r1, r3
 80049ee:	4413      	add	r3, r2
 80049f0:	3350      	adds	r3, #80	; 0x50
 80049f2:	2200      	movs	r2, #0
 80049f4:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80049f6:	78fb      	ldrb	r3, [r7, #3]
 80049f8:	687a      	ldr	r2, [r7, #4]
 80049fa:	212c      	movs	r1, #44	; 0x2c
 80049fc:	fb01 f303 	mul.w	r3, r1, r3
 8004a00:	4413      	add	r3, r2
 8004a02:	3339      	adds	r3, #57	; 0x39
 8004a04:	78fa      	ldrb	r2, [r7, #3]
 8004a06:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8004a08:	78fb      	ldrb	r3, [r7, #3]
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	212c      	movs	r1, #44	; 0x2c
 8004a0e:	fb01 f303 	mul.w	r3, r1, r3
 8004a12:	4413      	add	r3, r2
 8004a14:	3361      	adds	r3, #97	; 0x61
 8004a16:	2200      	movs	r2, #0
 8004a18:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6818      	ldr	r0, [r3, #0]
 8004a1e:	78fb      	ldrb	r3, [r7, #3]
 8004a20:	222c      	movs	r2, #44	; 0x2c
 8004a22:	fb02 f303 	mul.w	r3, r2, r3
 8004a26:	3338      	adds	r3, #56	; 0x38
 8004a28:	687a      	ldr	r2, [r7, #4]
 8004a2a:	18d1      	adds	r1, r2, r3
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	691b      	ldr	r3, [r3, #16]
 8004a30:	b2db      	uxtb	r3, r3
 8004a32:	461a      	mov	r2, r3
 8004a34:	f005 f820 	bl	8009a78 <USB_HC_StartXfer>
 8004a38:	4603      	mov	r3, r0
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3708      	adds	r7, #8
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}
 8004a42:	bf00      	nop

08004a44 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b086      	sub	sp, #24
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f004 fd21 	bl	80094a2 <USB_GetMode>
 8004a60:	4603      	mov	r3, r0
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	f040 80f6 	bne.w	8004c54 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f004 fd05 	bl	800947c <USB_ReadInterrupts>
 8004a72:	4603      	mov	r3, r0
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	f000 80ec 	beq.w	8004c52 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f004 fcfc 	bl	800947c <USB_ReadInterrupts>
 8004a84:	4603      	mov	r3, r0
 8004a86:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a8a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004a8e:	d104      	bne.n	8004a9a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004a98:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f004 fcec 	bl	800947c <USB_ReadInterrupts>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004aaa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004aae:	d104      	bne.n	8004aba <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004ab8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4618      	mov	r0, r3
 8004ac0:	f004 fcdc 	bl	800947c <USB_ReadInterrupts>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004aca:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004ace:	d104      	bne.n	8004ada <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004ad8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f004 fccc 	bl	800947c <USB_ReadInterrupts>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	f003 0302 	and.w	r3, r3, #2
 8004aea:	2b02      	cmp	r3, #2
 8004aec:	d103      	bne.n	8004af6 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	2202      	movs	r2, #2
 8004af4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4618      	mov	r0, r3
 8004afc:	f004 fcbe 	bl	800947c <USB_ReadInterrupts>
 8004b00:	4603      	mov	r3, r0
 8004b02:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004b06:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004b0a:	d11c      	bne.n	8004b46 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8004b14:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0301 	and.w	r3, r3, #1
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d10f      	bne.n	8004b46 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8004b26:	2110      	movs	r1, #16
 8004b28:	6938      	ldr	r0, [r7, #16]
 8004b2a:	f004 fbad 	bl	8009288 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8004b2e:	6938      	ldr	r0, [r7, #16]
 8004b30:	f004 fbde 	bl	80092f0 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	2101      	movs	r1, #1
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f004 fdb4 	bl	80096a8 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8004b40:	6878      	ldr	r0, [r7, #4]
 8004b42:	f00f fb91 	bl	8014268 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f004 fc96 	bl	800947c <USB_ReadInterrupts>
 8004b50:	4603      	mov	r3, r0
 8004b52:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004b56:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004b5a:	d102      	bne.n	8004b62 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8004b5c:	6878      	ldr	r0, [r7, #4]
 8004b5e:	f001 f89e 	bl	8005c9e <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4618      	mov	r0, r3
 8004b68:	f004 fc88 	bl	800947c <USB_ReadInterrupts>
 8004b6c:	4603      	mov	r3, r0
 8004b6e:	f003 0308 	and.w	r3, r3, #8
 8004b72:	2b08      	cmp	r3, #8
 8004b74:	d106      	bne.n	8004b84 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f00f fb5a 	bl	8014230 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	2208      	movs	r2, #8
 8004b82:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4618      	mov	r0, r3
 8004b8a:	f004 fc77 	bl	800947c <USB_ReadInterrupts>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	f003 0310 	and.w	r3, r3, #16
 8004b94:	2b10      	cmp	r3, #16
 8004b96:	d101      	bne.n	8004b9c <HAL_HCD_IRQHandler+0x158>
 8004b98:	2301      	movs	r3, #1
 8004b9a:	e000      	b.n	8004b9e <HAL_HCD_IRQHandler+0x15a>
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d012      	beq.n	8004bc8 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	699a      	ldr	r2, [r3, #24]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f022 0210 	bic.w	r2, r2, #16
 8004bb0:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8004bb2:	6878      	ldr	r0, [r7, #4]
 8004bb4:	f000 ffa1 	bl	8005afa <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	699a      	ldr	r2, [r3, #24]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f042 0210 	orr.w	r2, r2, #16
 8004bc6:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4618      	mov	r0, r3
 8004bce:	f004 fc55 	bl	800947c <USB_ReadInterrupts>
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bd8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004bdc:	d13a      	bne.n	8004c54 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4618      	mov	r0, r3
 8004be4:	f005 f88a 	bl	8009cfc <USB_HC_ReadInterrupt>
 8004be8:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004bea:	2300      	movs	r3, #0
 8004bec:	617b      	str	r3, [r7, #20]
 8004bee:	e025      	b.n	8004c3c <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	f003 030f 	and.w	r3, r3, #15
 8004bf6:	68ba      	ldr	r2, [r7, #8]
 8004bf8:	fa22 f303 	lsr.w	r3, r2, r3
 8004bfc:	f003 0301 	and.w	r3, r3, #1
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d018      	beq.n	8004c36 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	015a      	lsls	r2, r3, #5
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	4413      	add	r3, r2
 8004c0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c1a:	d106      	bne.n	8004c2a <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	4619      	mov	r1, r3
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f000 f8ab 	bl	8004d7e <HCD_HC_IN_IRQHandler>
 8004c28:	e005      	b.n	8004c36 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	4619      	mov	r1, r3
 8004c30:	6878      	ldr	r0, [r7, #4]
 8004c32:	f000 fbf9 	bl	8005428 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	3301      	adds	r3, #1
 8004c3a:	617b      	str	r3, [r7, #20]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	689b      	ldr	r3, [r3, #8]
 8004c40:	697a      	ldr	r2, [r7, #20]
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d3d4      	bcc.n	8004bf0 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004c4e:	615a      	str	r2, [r3, #20]
 8004c50:	e000      	b.n	8004c54 <HAL_HCD_IRQHandler+0x210>
      return;
 8004c52:	bf00      	nop
    }
  }
}
 8004c54:	3718      	adds	r7, #24
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}

08004c5a <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8004c5a:	b580      	push	{r7, lr}
 8004c5c:	b082      	sub	sp, #8
 8004c5e:	af00      	add	r7, sp, #0
 8004c60:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8004c68:	2b01      	cmp	r3, #1
 8004c6a:	d101      	bne.n	8004c70 <HAL_HCD_Start+0x16>
 8004c6c:	2302      	movs	r3, #2
 8004c6e:	e013      	b.n	8004c98 <HAL_HCD_Start+0x3e>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2201      	movs	r2, #1
 8004c74:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2101      	movs	r1, #1
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f004 fd76 	bl	8009770 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4618      	mov	r0, r3
 8004c8a:	f004 fa8e 	bl	80091aa <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2200      	movs	r2, #0
 8004c92:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8004c96:	2300      	movs	r3, #0
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	3708      	adds	r7, #8
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bd80      	pop	{r7, pc}

08004ca0 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b082      	sub	sp, #8
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8004cae:	2b01      	cmp	r3, #1
 8004cb0:	d101      	bne.n	8004cb6 <HAL_HCD_Stop+0x16>
 8004cb2:	2302      	movs	r3, #2
 8004cb4:	e00d      	b.n	8004cd2 <HAL_HCD_Stop+0x32>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2201      	movs	r2, #1
 8004cba:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	f005 f964 	bl	8009f90 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8004cd0:	2300      	movs	r3, #0
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	3708      	adds	r7, #8
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}

08004cda <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8004cda:	b580      	push	{r7, lr}
 8004cdc:	b082      	sub	sp, #8
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	f004 fd18 	bl	800971c <USB_ResetPort>
 8004cec:	4603      	mov	r3, r0
}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	3708      	adds	r7, #8
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd80      	pop	{r7, pc}

08004cf6 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004cf6:	b480      	push	{r7}
 8004cf8:	b083      	sub	sp, #12
 8004cfa:	af00      	add	r7, sp, #0
 8004cfc:	6078      	str	r0, [r7, #4]
 8004cfe:	460b      	mov	r3, r1
 8004d00:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8004d02:	78fb      	ldrb	r3, [r7, #3]
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	212c      	movs	r1, #44	; 0x2c
 8004d08:	fb01 f303 	mul.w	r3, r1, r3
 8004d0c:	4413      	add	r3, r2
 8004d0e:	3360      	adds	r3, #96	; 0x60
 8004d10:	781b      	ldrb	r3, [r3, #0]
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	370c      	adds	r7, #12
 8004d16:	46bd      	mov	sp, r7
 8004d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1c:	4770      	bx	lr

08004d1e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004d1e:	b480      	push	{r7}
 8004d20:	b083      	sub	sp, #12
 8004d22:	af00      	add	r7, sp, #0
 8004d24:	6078      	str	r0, [r7, #4]
 8004d26:	460b      	mov	r3, r1
 8004d28:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8004d2a:	78fb      	ldrb	r3, [r7, #3]
 8004d2c:	687a      	ldr	r2, [r7, #4]
 8004d2e:	212c      	movs	r1, #44	; 0x2c
 8004d30:	fb01 f303 	mul.w	r3, r1, r3
 8004d34:	4413      	add	r3, r2
 8004d36:	3350      	adds	r3, #80	; 0x50
 8004d38:	681b      	ldr	r3, [r3, #0]
}
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	370c      	adds	r7, #12
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d44:	4770      	bx	lr

08004d46 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8004d46:	b580      	push	{r7, lr}
 8004d48:	b082      	sub	sp, #8
 8004d4a:	af00      	add	r7, sp, #0
 8004d4c:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4618      	mov	r0, r3
 8004d54:	f004 fd5c 	bl	8009810 <USB_GetCurrentFrame>
 8004d58:	4603      	mov	r3, r0
}
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	3708      	adds	r7, #8
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}

08004d62 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8004d62:	b580      	push	{r7, lr}
 8004d64:	b082      	sub	sp, #8
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f004 fd37 	bl	80097e2 <USB_GetHostSpeed>
 8004d74:	4603      	mov	r3, r0
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	3708      	adds	r7, #8
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}

08004d7e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004d7e:	b580      	push	{r7, lr}
 8004d80:	b086      	sub	sp, #24
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	6078      	str	r0, [r7, #4]
 8004d86:	460b      	mov	r3, r1
 8004d88:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8004d94:	78fb      	ldrb	r3, [r7, #3]
 8004d96:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	015a      	lsls	r2, r3, #5
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	4413      	add	r3, r2
 8004da0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	f003 0304 	and.w	r3, r3, #4
 8004daa:	2b04      	cmp	r3, #4
 8004dac:	d11a      	bne.n	8004de4 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	015a      	lsls	r2, r3, #5
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	4413      	add	r3, r2
 8004db6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004dba:	461a      	mov	r2, r3
 8004dbc:	2304      	movs	r3, #4
 8004dbe:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8004dc0:	687a      	ldr	r2, [r7, #4]
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	212c      	movs	r1, #44	; 0x2c
 8004dc6:	fb01 f303 	mul.w	r3, r1, r3
 8004dca:	4413      	add	r3, r2
 8004dcc:	3361      	adds	r3, #97	; 0x61
 8004dce:	2206      	movs	r2, #6
 8004dd0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	68fa      	ldr	r2, [r7, #12]
 8004dd8:	b2d2      	uxtb	r2, r2
 8004dda:	4611      	mov	r1, r2
 8004ddc:	4618      	mov	r0, r3
 8004dde:	f004 ff9e 	bl	8009d1e <USB_HC_Halt>
 8004de2:	e0af      	b.n	8004f44 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	015a      	lsls	r2, r3, #5
 8004de8:	693b      	ldr	r3, [r7, #16]
 8004dea:	4413      	add	r3, r2
 8004dec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004df6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004dfa:	d11b      	bne.n	8004e34 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	015a      	lsls	r2, r3, #5
 8004e00:	693b      	ldr	r3, [r7, #16]
 8004e02:	4413      	add	r3, r2
 8004e04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e08:	461a      	mov	r2, r3
 8004e0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e0e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8004e10:	687a      	ldr	r2, [r7, #4]
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	212c      	movs	r1, #44	; 0x2c
 8004e16:	fb01 f303 	mul.w	r3, r1, r3
 8004e1a:	4413      	add	r3, r2
 8004e1c:	3361      	adds	r3, #97	; 0x61
 8004e1e:	2207      	movs	r2, #7
 8004e20:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	68fa      	ldr	r2, [r7, #12]
 8004e28:	b2d2      	uxtb	r2, r2
 8004e2a:	4611      	mov	r1, r2
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	f004 ff76 	bl	8009d1e <USB_HC_Halt>
 8004e32:	e087      	b.n	8004f44 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	015a      	lsls	r2, r3, #5
 8004e38:	693b      	ldr	r3, [r7, #16]
 8004e3a:	4413      	add	r3, r2
 8004e3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	f003 0320 	and.w	r3, r3, #32
 8004e46:	2b20      	cmp	r3, #32
 8004e48:	d109      	bne.n	8004e5e <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	015a      	lsls	r2, r3, #5
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	4413      	add	r3, r2
 8004e52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e56:	461a      	mov	r2, r3
 8004e58:	2320      	movs	r3, #32
 8004e5a:	6093      	str	r3, [r2, #8]
 8004e5c:	e072      	b.n	8004f44 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	015a      	lsls	r2, r3, #5
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	4413      	add	r3, r2
 8004e66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	f003 0308 	and.w	r3, r3, #8
 8004e70:	2b08      	cmp	r3, #8
 8004e72:	d11a      	bne.n	8004eaa <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	015a      	lsls	r2, r3, #5
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	4413      	add	r3, r2
 8004e7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e80:	461a      	mov	r2, r3
 8004e82:	2308      	movs	r3, #8
 8004e84:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8004e86:	687a      	ldr	r2, [r7, #4]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	212c      	movs	r1, #44	; 0x2c
 8004e8c:	fb01 f303 	mul.w	r3, r1, r3
 8004e90:	4413      	add	r3, r2
 8004e92:	3361      	adds	r3, #97	; 0x61
 8004e94:	2205      	movs	r2, #5
 8004e96:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	68fa      	ldr	r2, [r7, #12]
 8004e9e:	b2d2      	uxtb	r2, r2
 8004ea0:	4611      	mov	r1, r2
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	f004 ff3b 	bl	8009d1e <USB_HC_Halt>
 8004ea8:	e04c      	b.n	8004f44 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	015a      	lsls	r2, r3, #5
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	4413      	add	r3, r2
 8004eb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004eb6:	689b      	ldr	r3, [r3, #8]
 8004eb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ebc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ec0:	d11b      	bne.n	8004efa <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	015a      	lsls	r2, r3, #5
 8004ec6:	693b      	ldr	r3, [r7, #16]
 8004ec8:	4413      	add	r3, r2
 8004eca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ece:	461a      	mov	r2, r3
 8004ed0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ed4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8004ed6:	687a      	ldr	r2, [r7, #4]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	212c      	movs	r1, #44	; 0x2c
 8004edc:	fb01 f303 	mul.w	r3, r1, r3
 8004ee0:	4413      	add	r3, r2
 8004ee2:	3361      	adds	r3, #97	; 0x61
 8004ee4:	2208      	movs	r2, #8
 8004ee6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	68fa      	ldr	r2, [r7, #12]
 8004eee:	b2d2      	uxtb	r2, r2
 8004ef0:	4611      	mov	r1, r2
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f004 ff13 	bl	8009d1e <USB_HC_Halt>
 8004ef8:	e024      	b.n	8004f44 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	015a      	lsls	r2, r3, #5
 8004efe:	693b      	ldr	r3, [r7, #16]
 8004f00:	4413      	add	r3, r2
 8004f02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f0c:	2b80      	cmp	r3, #128	; 0x80
 8004f0e:	d119      	bne.n	8004f44 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	015a      	lsls	r2, r3, #5
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	4413      	add	r3, r2
 8004f18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	2380      	movs	r3, #128	; 0x80
 8004f20:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8004f22:	687a      	ldr	r2, [r7, #4]
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	212c      	movs	r1, #44	; 0x2c
 8004f28:	fb01 f303 	mul.w	r3, r1, r3
 8004f2c:	4413      	add	r3, r2
 8004f2e:	3361      	adds	r3, #97	; 0x61
 8004f30:	2206      	movs	r2, #6
 8004f32:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	68fa      	ldr	r2, [r7, #12]
 8004f3a:	b2d2      	uxtb	r2, r2
 8004f3c:	4611      	mov	r1, r2
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f004 feed 	bl	8009d1e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	015a      	lsls	r2, r3, #5
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	4413      	add	r3, r2
 8004f4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f50:	689b      	ldr	r3, [r3, #8]
 8004f52:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f5a:	d112      	bne.n	8004f82 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	68fa      	ldr	r2, [r7, #12]
 8004f62:	b2d2      	uxtb	r2, r2
 8004f64:	4611      	mov	r1, r2
 8004f66:	4618      	mov	r0, r3
 8004f68:	f004 fed9 	bl	8009d1e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	015a      	lsls	r2, r3, #5
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	4413      	add	r3, r2
 8004f74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f78:	461a      	mov	r2, r3
 8004f7a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004f7e:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8004f80:	e24e      	b.n	8005420 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	015a      	lsls	r2, r3, #5
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	4413      	add	r3, r2
 8004f8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	f003 0301 	and.w	r3, r3, #1
 8004f94:	2b01      	cmp	r3, #1
 8004f96:	f040 80df 	bne.w	8005158 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	691b      	ldr	r3, [r3, #16]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d019      	beq.n	8004fd6 <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8004fa2:	687a      	ldr	r2, [r7, #4]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	212c      	movs	r1, #44	; 0x2c
 8004fa8:	fb01 f303 	mul.w	r3, r1, r3
 8004fac:	4413      	add	r3, r2
 8004fae:	3348      	adds	r3, #72	; 0x48
 8004fb0:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	0159      	lsls	r1, r3, #5
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	440b      	add	r3, r1
 8004fba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fbe:	691b      	ldr	r3, [r3, #16]
 8004fc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8004fc4:	1ad2      	subs	r2, r2, r3
 8004fc6:	6879      	ldr	r1, [r7, #4]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	202c      	movs	r0, #44	; 0x2c
 8004fcc:	fb00 f303 	mul.w	r3, r0, r3
 8004fd0:	440b      	add	r3, r1
 8004fd2:	3350      	adds	r3, #80	; 0x50
 8004fd4:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8004fd6:	687a      	ldr	r2, [r7, #4]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	212c      	movs	r1, #44	; 0x2c
 8004fdc:	fb01 f303 	mul.w	r3, r1, r3
 8004fe0:	4413      	add	r3, r2
 8004fe2:	3361      	adds	r3, #97	; 0x61
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004fe8:	687a      	ldr	r2, [r7, #4]
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	212c      	movs	r1, #44	; 0x2c
 8004fee:	fb01 f303 	mul.w	r3, r1, r3
 8004ff2:	4413      	add	r3, r2
 8004ff4:	335c      	adds	r3, #92	; 0x5c
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	015a      	lsls	r2, r3, #5
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	4413      	add	r3, r2
 8005002:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005006:	461a      	mov	r2, r3
 8005008:	2301      	movs	r3, #1
 800500a:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800500c:	687a      	ldr	r2, [r7, #4]
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	212c      	movs	r1, #44	; 0x2c
 8005012:	fb01 f303 	mul.w	r3, r1, r3
 8005016:	4413      	add	r3, r2
 8005018:	333f      	adds	r3, #63	; 0x3f
 800501a:	781b      	ldrb	r3, [r3, #0]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d009      	beq.n	8005034 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8005020:	687a      	ldr	r2, [r7, #4]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	212c      	movs	r1, #44	; 0x2c
 8005026:	fb01 f303 	mul.w	r3, r1, r3
 800502a:	4413      	add	r3, r2
 800502c:	333f      	adds	r3, #63	; 0x3f
 800502e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005030:	2b02      	cmp	r3, #2
 8005032:	d111      	bne.n	8005058 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	68fa      	ldr	r2, [r7, #12]
 800503a:	b2d2      	uxtb	r2, r2
 800503c:	4611      	mov	r1, r2
 800503e:	4618      	mov	r0, r3
 8005040:	f004 fe6d 	bl	8009d1e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	015a      	lsls	r2, r3, #5
 8005048:	693b      	ldr	r3, [r7, #16]
 800504a:	4413      	add	r3, r2
 800504c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005050:	461a      	mov	r2, r3
 8005052:	2310      	movs	r3, #16
 8005054:	6093      	str	r3, [r2, #8]
 8005056:	e03a      	b.n	80050ce <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8005058:	687a      	ldr	r2, [r7, #4]
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	212c      	movs	r1, #44	; 0x2c
 800505e:	fb01 f303 	mul.w	r3, r1, r3
 8005062:	4413      	add	r3, r2
 8005064:	333f      	adds	r3, #63	; 0x3f
 8005066:	781b      	ldrb	r3, [r3, #0]
 8005068:	2b03      	cmp	r3, #3
 800506a:	d009      	beq.n	8005080 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 800506c:	687a      	ldr	r2, [r7, #4]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	212c      	movs	r1, #44	; 0x2c
 8005072:	fb01 f303 	mul.w	r3, r1, r3
 8005076:	4413      	add	r3, r2
 8005078:	333f      	adds	r3, #63	; 0x3f
 800507a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 800507c:	2b01      	cmp	r3, #1
 800507e:	d126      	bne.n	80050ce <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	015a      	lsls	r2, r3, #5
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	4413      	add	r3, r2
 8005088:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	68fa      	ldr	r2, [r7, #12]
 8005090:	0151      	lsls	r1, r2, #5
 8005092:	693a      	ldr	r2, [r7, #16]
 8005094:	440a      	add	r2, r1
 8005096:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800509a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800509e:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80050a0:	687a      	ldr	r2, [r7, #4]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	212c      	movs	r1, #44	; 0x2c
 80050a6:	fb01 f303 	mul.w	r3, r1, r3
 80050aa:	4413      	add	r3, r2
 80050ac:	3360      	adds	r3, #96	; 0x60
 80050ae:	2201      	movs	r2, #1
 80050b0:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	b2d9      	uxtb	r1, r3
 80050b6:	687a      	ldr	r2, [r7, #4]
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	202c      	movs	r0, #44	; 0x2c
 80050bc:	fb00 f303 	mul.w	r3, r0, r3
 80050c0:	4413      	add	r3, r2
 80050c2:	3360      	adds	r3, #96	; 0x60
 80050c4:	781b      	ldrb	r3, [r3, #0]
 80050c6:	461a      	mov	r2, r3
 80050c8:	6878      	ldr	r0, [r7, #4]
 80050ca:	f00f f8db 	bl	8014284 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	691b      	ldr	r3, [r3, #16]
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d12b      	bne.n	800512e <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 80050d6:	687a      	ldr	r2, [r7, #4]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	212c      	movs	r1, #44	; 0x2c
 80050dc:	fb01 f303 	mul.w	r3, r1, r3
 80050e0:	4413      	add	r3, r2
 80050e2:	3348      	adds	r3, #72	; 0x48
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	6879      	ldr	r1, [r7, #4]
 80050e8:	68fa      	ldr	r2, [r7, #12]
 80050ea:	202c      	movs	r0, #44	; 0x2c
 80050ec:	fb00 f202 	mul.w	r2, r0, r2
 80050f0:	440a      	add	r2, r1
 80050f2:	3240      	adds	r2, #64	; 0x40
 80050f4:	8812      	ldrh	r2, [r2, #0]
 80050f6:	fbb3 f3f2 	udiv	r3, r3, r2
 80050fa:	f003 0301 	and.w	r3, r3, #1
 80050fe:	2b00      	cmp	r3, #0
 8005100:	f000 818e 	beq.w	8005420 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8005104:	687a      	ldr	r2, [r7, #4]
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	212c      	movs	r1, #44	; 0x2c
 800510a:	fb01 f303 	mul.w	r3, r1, r3
 800510e:	4413      	add	r3, r2
 8005110:	3354      	adds	r3, #84	; 0x54
 8005112:	781b      	ldrb	r3, [r3, #0]
 8005114:	f083 0301 	eor.w	r3, r3, #1
 8005118:	b2d8      	uxtb	r0, r3
 800511a:	687a      	ldr	r2, [r7, #4]
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	212c      	movs	r1, #44	; 0x2c
 8005120:	fb01 f303 	mul.w	r3, r1, r3
 8005124:	4413      	add	r3, r2
 8005126:	3354      	adds	r3, #84	; 0x54
 8005128:	4602      	mov	r2, r0
 800512a:	701a      	strb	r2, [r3, #0]
}
 800512c:	e178      	b.n	8005420 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 800512e:	687a      	ldr	r2, [r7, #4]
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	212c      	movs	r1, #44	; 0x2c
 8005134:	fb01 f303 	mul.w	r3, r1, r3
 8005138:	4413      	add	r3, r2
 800513a:	3354      	adds	r3, #84	; 0x54
 800513c:	781b      	ldrb	r3, [r3, #0]
 800513e:	f083 0301 	eor.w	r3, r3, #1
 8005142:	b2d8      	uxtb	r0, r3
 8005144:	687a      	ldr	r2, [r7, #4]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	212c      	movs	r1, #44	; 0x2c
 800514a:	fb01 f303 	mul.w	r3, r1, r3
 800514e:	4413      	add	r3, r2
 8005150:	3354      	adds	r3, #84	; 0x54
 8005152:	4602      	mov	r2, r0
 8005154:	701a      	strb	r2, [r3, #0]
}
 8005156:	e163      	b.n	8005420 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	015a      	lsls	r2, r3, #5
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	4413      	add	r3, r2
 8005160:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	f003 0302 	and.w	r3, r3, #2
 800516a:	2b02      	cmp	r3, #2
 800516c:	f040 80f6 	bne.w	800535c <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005170:	687a      	ldr	r2, [r7, #4]
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	212c      	movs	r1, #44	; 0x2c
 8005176:	fb01 f303 	mul.w	r3, r1, r3
 800517a:	4413      	add	r3, r2
 800517c:	3361      	adds	r3, #97	; 0x61
 800517e:	781b      	ldrb	r3, [r3, #0]
 8005180:	2b01      	cmp	r3, #1
 8005182:	d109      	bne.n	8005198 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005184:	687a      	ldr	r2, [r7, #4]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	212c      	movs	r1, #44	; 0x2c
 800518a:	fb01 f303 	mul.w	r3, r1, r3
 800518e:	4413      	add	r3, r2
 8005190:	3360      	adds	r3, #96	; 0x60
 8005192:	2201      	movs	r2, #1
 8005194:	701a      	strb	r2, [r3, #0]
 8005196:	e0c9      	b.n	800532c <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8005198:	687a      	ldr	r2, [r7, #4]
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	212c      	movs	r1, #44	; 0x2c
 800519e:	fb01 f303 	mul.w	r3, r1, r3
 80051a2:	4413      	add	r3, r2
 80051a4:	3361      	adds	r3, #97	; 0x61
 80051a6:	781b      	ldrb	r3, [r3, #0]
 80051a8:	2b05      	cmp	r3, #5
 80051aa:	d109      	bne.n	80051c0 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 80051ac:	687a      	ldr	r2, [r7, #4]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	212c      	movs	r1, #44	; 0x2c
 80051b2:	fb01 f303 	mul.w	r3, r1, r3
 80051b6:	4413      	add	r3, r2
 80051b8:	3360      	adds	r3, #96	; 0x60
 80051ba:	2205      	movs	r2, #5
 80051bc:	701a      	strb	r2, [r3, #0]
 80051be:	e0b5      	b.n	800532c <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80051c0:	687a      	ldr	r2, [r7, #4]
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	212c      	movs	r1, #44	; 0x2c
 80051c6:	fb01 f303 	mul.w	r3, r1, r3
 80051ca:	4413      	add	r3, r2
 80051cc:	3361      	adds	r3, #97	; 0x61
 80051ce:	781b      	ldrb	r3, [r3, #0]
 80051d0:	2b06      	cmp	r3, #6
 80051d2:	d009      	beq.n	80051e8 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80051d4:	687a      	ldr	r2, [r7, #4]
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	212c      	movs	r1, #44	; 0x2c
 80051da:	fb01 f303 	mul.w	r3, r1, r3
 80051de:	4413      	add	r3, r2
 80051e0:	3361      	adds	r3, #97	; 0x61
 80051e2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80051e4:	2b08      	cmp	r3, #8
 80051e6:	d150      	bne.n	800528a <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 80051e8:	687a      	ldr	r2, [r7, #4]
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	212c      	movs	r1, #44	; 0x2c
 80051ee:	fb01 f303 	mul.w	r3, r1, r3
 80051f2:	4413      	add	r3, r2
 80051f4:	335c      	adds	r3, #92	; 0x5c
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	1c5a      	adds	r2, r3, #1
 80051fa:	6879      	ldr	r1, [r7, #4]
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	202c      	movs	r0, #44	; 0x2c
 8005200:	fb00 f303 	mul.w	r3, r0, r3
 8005204:	440b      	add	r3, r1
 8005206:	335c      	adds	r3, #92	; 0x5c
 8005208:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800520a:	687a      	ldr	r2, [r7, #4]
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	212c      	movs	r1, #44	; 0x2c
 8005210:	fb01 f303 	mul.w	r3, r1, r3
 8005214:	4413      	add	r3, r2
 8005216:	335c      	adds	r3, #92	; 0x5c
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	2b02      	cmp	r3, #2
 800521c:	d912      	bls.n	8005244 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800521e:	687a      	ldr	r2, [r7, #4]
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	212c      	movs	r1, #44	; 0x2c
 8005224:	fb01 f303 	mul.w	r3, r1, r3
 8005228:	4413      	add	r3, r2
 800522a:	335c      	adds	r3, #92	; 0x5c
 800522c:	2200      	movs	r2, #0
 800522e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005230:	687a      	ldr	r2, [r7, #4]
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	212c      	movs	r1, #44	; 0x2c
 8005236:	fb01 f303 	mul.w	r3, r1, r3
 800523a:	4413      	add	r3, r2
 800523c:	3360      	adds	r3, #96	; 0x60
 800523e:	2204      	movs	r2, #4
 8005240:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8005242:	e073      	b.n	800532c <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005244:	687a      	ldr	r2, [r7, #4]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	212c      	movs	r1, #44	; 0x2c
 800524a:	fb01 f303 	mul.w	r3, r1, r3
 800524e:	4413      	add	r3, r2
 8005250:	3360      	adds	r3, #96	; 0x60
 8005252:	2202      	movs	r2, #2
 8005254:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	015a      	lsls	r2, r3, #5
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	4413      	add	r3, r2
 800525e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800526c:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005274:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	015a      	lsls	r2, r3, #5
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	4413      	add	r3, r2
 800527e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005282:	461a      	mov	r2, r3
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8005288:	e050      	b.n	800532c <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800528a:	687a      	ldr	r2, [r7, #4]
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	212c      	movs	r1, #44	; 0x2c
 8005290:	fb01 f303 	mul.w	r3, r1, r3
 8005294:	4413      	add	r3, r2
 8005296:	3361      	adds	r3, #97	; 0x61
 8005298:	781b      	ldrb	r3, [r3, #0]
 800529a:	2b03      	cmp	r3, #3
 800529c:	d122      	bne.n	80052e4 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800529e:	687a      	ldr	r2, [r7, #4]
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	212c      	movs	r1, #44	; 0x2c
 80052a4:	fb01 f303 	mul.w	r3, r1, r3
 80052a8:	4413      	add	r3, r2
 80052aa:	3360      	adds	r3, #96	; 0x60
 80052ac:	2202      	movs	r2, #2
 80052ae:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	015a      	lsls	r2, r3, #5
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	4413      	add	r3, r2
 80052b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80052c6:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80052ce:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	015a      	lsls	r2, r3, #5
 80052d4:	693b      	ldr	r3, [r7, #16]
 80052d6:	4413      	add	r3, r2
 80052d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052dc:	461a      	mov	r2, r3
 80052de:	68bb      	ldr	r3, [r7, #8]
 80052e0:	6013      	str	r3, [r2, #0]
 80052e2:	e023      	b.n	800532c <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 80052e4:	687a      	ldr	r2, [r7, #4]
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	212c      	movs	r1, #44	; 0x2c
 80052ea:	fb01 f303 	mul.w	r3, r1, r3
 80052ee:	4413      	add	r3, r2
 80052f0:	3361      	adds	r3, #97	; 0x61
 80052f2:	781b      	ldrb	r3, [r3, #0]
 80052f4:	2b07      	cmp	r3, #7
 80052f6:	d119      	bne.n	800532c <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 80052f8:	687a      	ldr	r2, [r7, #4]
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	212c      	movs	r1, #44	; 0x2c
 80052fe:	fb01 f303 	mul.w	r3, r1, r3
 8005302:	4413      	add	r3, r2
 8005304:	335c      	adds	r3, #92	; 0x5c
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	1c5a      	adds	r2, r3, #1
 800530a:	6879      	ldr	r1, [r7, #4]
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	202c      	movs	r0, #44	; 0x2c
 8005310:	fb00 f303 	mul.w	r3, r0, r3
 8005314:	440b      	add	r3, r1
 8005316:	335c      	adds	r3, #92	; 0x5c
 8005318:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800531a:	687a      	ldr	r2, [r7, #4]
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	212c      	movs	r1, #44	; 0x2c
 8005320:	fb01 f303 	mul.w	r3, r1, r3
 8005324:	4413      	add	r3, r2
 8005326:	3360      	adds	r3, #96	; 0x60
 8005328:	2204      	movs	r2, #4
 800532a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	015a      	lsls	r2, r3, #5
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	4413      	add	r3, r2
 8005334:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005338:	461a      	mov	r2, r3
 800533a:	2302      	movs	r3, #2
 800533c:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	b2d9      	uxtb	r1, r3
 8005342:	687a      	ldr	r2, [r7, #4]
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	202c      	movs	r0, #44	; 0x2c
 8005348:	fb00 f303 	mul.w	r3, r0, r3
 800534c:	4413      	add	r3, r2
 800534e:	3360      	adds	r3, #96	; 0x60
 8005350:	781b      	ldrb	r3, [r3, #0]
 8005352:	461a      	mov	r2, r3
 8005354:	6878      	ldr	r0, [r7, #4]
 8005356:	f00e ff95 	bl	8014284 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800535a:	e061      	b.n	8005420 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	015a      	lsls	r2, r3, #5
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	4413      	add	r3, r2
 8005364:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	f003 0310 	and.w	r3, r3, #16
 800536e:	2b10      	cmp	r3, #16
 8005370:	d156      	bne.n	8005420 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8005372:	687a      	ldr	r2, [r7, #4]
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	212c      	movs	r1, #44	; 0x2c
 8005378:	fb01 f303 	mul.w	r3, r1, r3
 800537c:	4413      	add	r3, r2
 800537e:	333f      	adds	r3, #63	; 0x3f
 8005380:	781b      	ldrb	r3, [r3, #0]
 8005382:	2b03      	cmp	r3, #3
 8005384:	d111      	bne.n	80053aa <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8005386:	687a      	ldr	r2, [r7, #4]
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	212c      	movs	r1, #44	; 0x2c
 800538c:	fb01 f303 	mul.w	r3, r1, r3
 8005390:	4413      	add	r3, r2
 8005392:	335c      	adds	r3, #92	; 0x5c
 8005394:	2200      	movs	r2, #0
 8005396:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	68fa      	ldr	r2, [r7, #12]
 800539e:	b2d2      	uxtb	r2, r2
 80053a0:	4611      	mov	r1, r2
 80053a2:	4618      	mov	r0, r3
 80053a4:	f004 fcbb 	bl	8009d1e <USB_HC_Halt>
 80053a8:	e031      	b.n	800540e <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80053aa:	687a      	ldr	r2, [r7, #4]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	212c      	movs	r1, #44	; 0x2c
 80053b0:	fb01 f303 	mul.w	r3, r1, r3
 80053b4:	4413      	add	r3, r2
 80053b6:	333f      	adds	r3, #63	; 0x3f
 80053b8:	781b      	ldrb	r3, [r3, #0]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d009      	beq.n	80053d2 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80053be:	687a      	ldr	r2, [r7, #4]
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	212c      	movs	r1, #44	; 0x2c
 80053c4:	fb01 f303 	mul.w	r3, r1, r3
 80053c8:	4413      	add	r3, r2
 80053ca:	333f      	adds	r3, #63	; 0x3f
 80053cc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80053ce:	2b02      	cmp	r3, #2
 80053d0:	d11d      	bne.n	800540e <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80053d2:	687a      	ldr	r2, [r7, #4]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	212c      	movs	r1, #44	; 0x2c
 80053d8:	fb01 f303 	mul.w	r3, r1, r3
 80053dc:	4413      	add	r3, r2
 80053de:	335c      	adds	r3, #92	; 0x5c
 80053e0:	2200      	movs	r2, #0
 80053e2:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	691b      	ldr	r3, [r3, #16]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d110      	bne.n	800540e <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 80053ec:	687a      	ldr	r2, [r7, #4]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	212c      	movs	r1, #44	; 0x2c
 80053f2:	fb01 f303 	mul.w	r3, r1, r3
 80053f6:	4413      	add	r3, r2
 80053f8:	3361      	adds	r3, #97	; 0x61
 80053fa:	2203      	movs	r2, #3
 80053fc:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	68fa      	ldr	r2, [r7, #12]
 8005404:	b2d2      	uxtb	r2, r2
 8005406:	4611      	mov	r1, r2
 8005408:	4618      	mov	r0, r3
 800540a:	f004 fc88 	bl	8009d1e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	015a      	lsls	r2, r3, #5
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	4413      	add	r3, r2
 8005416:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800541a:	461a      	mov	r2, r3
 800541c:	2310      	movs	r3, #16
 800541e:	6093      	str	r3, [r2, #8]
}
 8005420:	bf00      	nop
 8005422:	3718      	adds	r7, #24
 8005424:	46bd      	mov	sp, r7
 8005426:	bd80      	pop	{r7, pc}

08005428 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b088      	sub	sp, #32
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
 8005430:	460b      	mov	r3, r1
 8005432:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800543a:	69fb      	ldr	r3, [r7, #28]
 800543c:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 800543e:	78fb      	ldrb	r3, [r7, #3]
 8005440:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8005442:	697b      	ldr	r3, [r7, #20]
 8005444:	015a      	lsls	r2, r3, #5
 8005446:	69bb      	ldr	r3, [r7, #24]
 8005448:	4413      	add	r3, r2
 800544a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800544e:	689b      	ldr	r3, [r3, #8]
 8005450:	f003 0304 	and.w	r3, r3, #4
 8005454:	2b04      	cmp	r3, #4
 8005456:	d11a      	bne.n	800548e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	015a      	lsls	r2, r3, #5
 800545c:	69bb      	ldr	r3, [r7, #24]
 800545e:	4413      	add	r3, r2
 8005460:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005464:	461a      	mov	r2, r3
 8005466:	2304      	movs	r3, #4
 8005468:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800546a:	687a      	ldr	r2, [r7, #4]
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	212c      	movs	r1, #44	; 0x2c
 8005470:	fb01 f303 	mul.w	r3, r1, r3
 8005474:	4413      	add	r3, r2
 8005476:	3361      	adds	r3, #97	; 0x61
 8005478:	2206      	movs	r2, #6
 800547a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	697a      	ldr	r2, [r7, #20]
 8005482:	b2d2      	uxtb	r2, r2
 8005484:	4611      	mov	r1, r2
 8005486:	4618      	mov	r0, r3
 8005488:	f004 fc49 	bl	8009d1e <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 800548c:	e331      	b.n	8005af2 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	015a      	lsls	r2, r3, #5
 8005492:	69bb      	ldr	r3, [r7, #24]
 8005494:	4413      	add	r3, r2
 8005496:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800549a:	689b      	ldr	r3, [r3, #8]
 800549c:	f003 0320 	and.w	r3, r3, #32
 80054a0:	2b20      	cmp	r3, #32
 80054a2:	d12e      	bne.n	8005502 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80054a4:	697b      	ldr	r3, [r7, #20]
 80054a6:	015a      	lsls	r2, r3, #5
 80054a8:	69bb      	ldr	r3, [r7, #24]
 80054aa:	4413      	add	r3, r2
 80054ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054b0:	461a      	mov	r2, r3
 80054b2:	2320      	movs	r3, #32
 80054b4:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80054b6:	687a      	ldr	r2, [r7, #4]
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	212c      	movs	r1, #44	; 0x2c
 80054bc:	fb01 f303 	mul.w	r3, r1, r3
 80054c0:	4413      	add	r3, r2
 80054c2:	333d      	adds	r3, #61	; 0x3d
 80054c4:	781b      	ldrb	r3, [r3, #0]
 80054c6:	2b01      	cmp	r3, #1
 80054c8:	f040 8313 	bne.w	8005af2 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 80054cc:	687a      	ldr	r2, [r7, #4]
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	212c      	movs	r1, #44	; 0x2c
 80054d2:	fb01 f303 	mul.w	r3, r1, r3
 80054d6:	4413      	add	r3, r2
 80054d8:	333d      	adds	r3, #61	; 0x3d
 80054da:	2200      	movs	r2, #0
 80054dc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80054de:	687a      	ldr	r2, [r7, #4]
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	212c      	movs	r1, #44	; 0x2c
 80054e4:	fb01 f303 	mul.w	r3, r1, r3
 80054e8:	4413      	add	r3, r2
 80054ea:	3360      	adds	r3, #96	; 0x60
 80054ec:	2202      	movs	r2, #2
 80054ee:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	697a      	ldr	r2, [r7, #20]
 80054f6:	b2d2      	uxtb	r2, r2
 80054f8:	4611      	mov	r1, r2
 80054fa:	4618      	mov	r0, r3
 80054fc:	f004 fc0f 	bl	8009d1e <USB_HC_Halt>
}
 8005500:	e2f7      	b.n	8005af2 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	015a      	lsls	r2, r3, #5
 8005506:	69bb      	ldr	r3, [r7, #24]
 8005508:	4413      	add	r3, r2
 800550a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800550e:	689b      	ldr	r3, [r3, #8]
 8005510:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005514:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005518:	d112      	bne.n	8005540 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	015a      	lsls	r2, r3, #5
 800551e:	69bb      	ldr	r3, [r7, #24]
 8005520:	4413      	add	r3, r2
 8005522:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005526:	461a      	mov	r2, r3
 8005528:	f44f 7300 	mov.w	r3, #512	; 0x200
 800552c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	697a      	ldr	r2, [r7, #20]
 8005534:	b2d2      	uxtb	r2, r2
 8005536:	4611      	mov	r1, r2
 8005538:	4618      	mov	r0, r3
 800553a:	f004 fbf0 	bl	8009d1e <USB_HC_Halt>
}
 800553e:	e2d8      	b.n	8005af2 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	015a      	lsls	r2, r3, #5
 8005544:	69bb      	ldr	r3, [r7, #24]
 8005546:	4413      	add	r3, r2
 8005548:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	f003 0301 	and.w	r3, r3, #1
 8005552:	2b01      	cmp	r3, #1
 8005554:	d140      	bne.n	80055d8 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005556:	687a      	ldr	r2, [r7, #4]
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	212c      	movs	r1, #44	; 0x2c
 800555c:	fb01 f303 	mul.w	r3, r1, r3
 8005560:	4413      	add	r3, r2
 8005562:	335c      	adds	r3, #92	; 0x5c
 8005564:	2200      	movs	r2, #0
 8005566:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	015a      	lsls	r2, r3, #5
 800556c:	69bb      	ldr	r3, [r7, #24]
 800556e:	4413      	add	r3, r2
 8005570:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800557a:	2b40      	cmp	r3, #64	; 0x40
 800557c:	d111      	bne.n	80055a2 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	212c      	movs	r1, #44	; 0x2c
 8005584:	fb01 f303 	mul.w	r3, r1, r3
 8005588:	4413      	add	r3, r2
 800558a:	333d      	adds	r3, #61	; 0x3d
 800558c:	2201      	movs	r2, #1
 800558e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	015a      	lsls	r2, r3, #5
 8005594:	69bb      	ldr	r3, [r7, #24]
 8005596:	4413      	add	r3, r2
 8005598:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800559c:	461a      	mov	r2, r3
 800559e:	2340      	movs	r3, #64	; 0x40
 80055a0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80055a2:	697b      	ldr	r3, [r7, #20]
 80055a4:	015a      	lsls	r2, r3, #5
 80055a6:	69bb      	ldr	r3, [r7, #24]
 80055a8:	4413      	add	r3, r2
 80055aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055ae:	461a      	mov	r2, r3
 80055b0:	2301      	movs	r3, #1
 80055b2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80055b4:	687a      	ldr	r2, [r7, #4]
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	212c      	movs	r1, #44	; 0x2c
 80055ba:	fb01 f303 	mul.w	r3, r1, r3
 80055be:	4413      	add	r3, r2
 80055c0:	3361      	adds	r3, #97	; 0x61
 80055c2:	2201      	movs	r2, #1
 80055c4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	697a      	ldr	r2, [r7, #20]
 80055cc:	b2d2      	uxtb	r2, r2
 80055ce:	4611      	mov	r1, r2
 80055d0:	4618      	mov	r0, r3
 80055d2:	f004 fba4 	bl	8009d1e <USB_HC_Halt>
}
 80055d6:	e28c      	b.n	8005af2 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80055d8:	697b      	ldr	r3, [r7, #20]
 80055da:	015a      	lsls	r2, r3, #5
 80055dc:	69bb      	ldr	r3, [r7, #24]
 80055de:	4413      	add	r3, r2
 80055e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055e4:	689b      	ldr	r3, [r3, #8]
 80055e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055ea:	2b40      	cmp	r3, #64	; 0x40
 80055ec:	d12c      	bne.n	8005648 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 80055ee:	687a      	ldr	r2, [r7, #4]
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	212c      	movs	r1, #44	; 0x2c
 80055f4:	fb01 f303 	mul.w	r3, r1, r3
 80055f8:	4413      	add	r3, r2
 80055fa:	3361      	adds	r3, #97	; 0x61
 80055fc:	2204      	movs	r2, #4
 80055fe:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8005600:	687a      	ldr	r2, [r7, #4]
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	212c      	movs	r1, #44	; 0x2c
 8005606:	fb01 f303 	mul.w	r3, r1, r3
 800560a:	4413      	add	r3, r2
 800560c:	333d      	adds	r3, #61	; 0x3d
 800560e:	2201      	movs	r2, #1
 8005610:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005612:	687a      	ldr	r2, [r7, #4]
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	212c      	movs	r1, #44	; 0x2c
 8005618:	fb01 f303 	mul.w	r3, r1, r3
 800561c:	4413      	add	r3, r2
 800561e:	335c      	adds	r3, #92	; 0x5c
 8005620:	2200      	movs	r2, #0
 8005622:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	697a      	ldr	r2, [r7, #20]
 800562a:	b2d2      	uxtb	r2, r2
 800562c:	4611      	mov	r1, r2
 800562e:	4618      	mov	r0, r3
 8005630:	f004 fb75 	bl	8009d1e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	015a      	lsls	r2, r3, #5
 8005638:	69bb      	ldr	r3, [r7, #24]
 800563a:	4413      	add	r3, r2
 800563c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005640:	461a      	mov	r2, r3
 8005642:	2340      	movs	r3, #64	; 0x40
 8005644:	6093      	str	r3, [r2, #8]
}
 8005646:	e254      	b.n	8005af2 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8005648:	697b      	ldr	r3, [r7, #20]
 800564a:	015a      	lsls	r2, r3, #5
 800564c:	69bb      	ldr	r3, [r7, #24]
 800564e:	4413      	add	r3, r2
 8005650:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005654:	689b      	ldr	r3, [r3, #8]
 8005656:	f003 0308 	and.w	r3, r3, #8
 800565a:	2b08      	cmp	r3, #8
 800565c:	d11a      	bne.n	8005694 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	015a      	lsls	r2, r3, #5
 8005662:	69bb      	ldr	r3, [r7, #24]
 8005664:	4413      	add	r3, r2
 8005666:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800566a:	461a      	mov	r2, r3
 800566c:	2308      	movs	r3, #8
 800566e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8005670:	687a      	ldr	r2, [r7, #4]
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	212c      	movs	r1, #44	; 0x2c
 8005676:	fb01 f303 	mul.w	r3, r1, r3
 800567a:	4413      	add	r3, r2
 800567c:	3361      	adds	r3, #97	; 0x61
 800567e:	2205      	movs	r2, #5
 8005680:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	697a      	ldr	r2, [r7, #20]
 8005688:	b2d2      	uxtb	r2, r2
 800568a:	4611      	mov	r1, r2
 800568c:	4618      	mov	r0, r3
 800568e:	f004 fb46 	bl	8009d1e <USB_HC_Halt>
}
 8005692:	e22e      	b.n	8005af2 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8005694:	697b      	ldr	r3, [r7, #20]
 8005696:	015a      	lsls	r2, r3, #5
 8005698:	69bb      	ldr	r3, [r7, #24]
 800569a:	4413      	add	r3, r2
 800569c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	f003 0310 	and.w	r3, r3, #16
 80056a6:	2b10      	cmp	r3, #16
 80056a8:	d140      	bne.n	800572c <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80056aa:	687a      	ldr	r2, [r7, #4]
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	212c      	movs	r1, #44	; 0x2c
 80056b0:	fb01 f303 	mul.w	r3, r1, r3
 80056b4:	4413      	add	r3, r2
 80056b6:	335c      	adds	r3, #92	; 0x5c
 80056b8:	2200      	movs	r2, #0
 80056ba:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80056bc:	687a      	ldr	r2, [r7, #4]
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	212c      	movs	r1, #44	; 0x2c
 80056c2:	fb01 f303 	mul.w	r3, r1, r3
 80056c6:	4413      	add	r3, r2
 80056c8:	3361      	adds	r3, #97	; 0x61
 80056ca:	2203      	movs	r2, #3
 80056cc:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 80056ce:	687a      	ldr	r2, [r7, #4]
 80056d0:	697b      	ldr	r3, [r7, #20]
 80056d2:	212c      	movs	r1, #44	; 0x2c
 80056d4:	fb01 f303 	mul.w	r3, r1, r3
 80056d8:	4413      	add	r3, r2
 80056da:	333d      	adds	r3, #61	; 0x3d
 80056dc:	781b      	ldrb	r3, [r3, #0]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d112      	bne.n	8005708 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 80056e2:	687a      	ldr	r2, [r7, #4]
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	212c      	movs	r1, #44	; 0x2c
 80056e8:	fb01 f303 	mul.w	r3, r1, r3
 80056ec:	4413      	add	r3, r2
 80056ee:	333c      	adds	r3, #60	; 0x3c
 80056f0:	781b      	ldrb	r3, [r3, #0]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d108      	bne.n	8005708 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 80056f6:	687a      	ldr	r2, [r7, #4]
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	212c      	movs	r1, #44	; 0x2c
 80056fc:	fb01 f303 	mul.w	r3, r1, r3
 8005700:	4413      	add	r3, r2
 8005702:	333d      	adds	r3, #61	; 0x3d
 8005704:	2201      	movs	r2, #1
 8005706:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	697a      	ldr	r2, [r7, #20]
 800570e:	b2d2      	uxtb	r2, r2
 8005710:	4611      	mov	r1, r2
 8005712:	4618      	mov	r0, r3
 8005714:	f004 fb03 	bl	8009d1e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	015a      	lsls	r2, r3, #5
 800571c:	69bb      	ldr	r3, [r7, #24]
 800571e:	4413      	add	r3, r2
 8005720:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005724:	461a      	mov	r2, r3
 8005726:	2310      	movs	r3, #16
 8005728:	6093      	str	r3, [r2, #8]
}
 800572a:	e1e2      	b.n	8005af2 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	015a      	lsls	r2, r3, #5
 8005730:	69bb      	ldr	r3, [r7, #24]
 8005732:	4413      	add	r3, r2
 8005734:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005738:	689b      	ldr	r3, [r3, #8]
 800573a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800573e:	2b80      	cmp	r3, #128	; 0x80
 8005740:	d164      	bne.n	800580c <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	691b      	ldr	r3, [r3, #16]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d111      	bne.n	800576e <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 800574a:	687a      	ldr	r2, [r7, #4]
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	212c      	movs	r1, #44	; 0x2c
 8005750:	fb01 f303 	mul.w	r3, r1, r3
 8005754:	4413      	add	r3, r2
 8005756:	3361      	adds	r3, #97	; 0x61
 8005758:	2206      	movs	r2, #6
 800575a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	697a      	ldr	r2, [r7, #20]
 8005762:	b2d2      	uxtb	r2, r2
 8005764:	4611      	mov	r1, r2
 8005766:	4618      	mov	r0, r3
 8005768:	f004 fad9 	bl	8009d1e <USB_HC_Halt>
 800576c:	e044      	b.n	80057f8 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 800576e:	687a      	ldr	r2, [r7, #4]
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	212c      	movs	r1, #44	; 0x2c
 8005774:	fb01 f303 	mul.w	r3, r1, r3
 8005778:	4413      	add	r3, r2
 800577a:	335c      	adds	r3, #92	; 0x5c
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	1c5a      	adds	r2, r3, #1
 8005780:	6879      	ldr	r1, [r7, #4]
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	202c      	movs	r0, #44	; 0x2c
 8005786:	fb00 f303 	mul.w	r3, r0, r3
 800578a:	440b      	add	r3, r1
 800578c:	335c      	adds	r3, #92	; 0x5c
 800578e:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8005790:	687a      	ldr	r2, [r7, #4]
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	212c      	movs	r1, #44	; 0x2c
 8005796:	fb01 f303 	mul.w	r3, r1, r3
 800579a:	4413      	add	r3, r2
 800579c:	335c      	adds	r3, #92	; 0x5c
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	2b02      	cmp	r3, #2
 80057a2:	d920      	bls.n	80057e6 <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80057a4:	687a      	ldr	r2, [r7, #4]
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	212c      	movs	r1, #44	; 0x2c
 80057aa:	fb01 f303 	mul.w	r3, r1, r3
 80057ae:	4413      	add	r3, r2
 80057b0:	335c      	adds	r3, #92	; 0x5c
 80057b2:	2200      	movs	r2, #0
 80057b4:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80057b6:	687a      	ldr	r2, [r7, #4]
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	212c      	movs	r1, #44	; 0x2c
 80057bc:	fb01 f303 	mul.w	r3, r1, r3
 80057c0:	4413      	add	r3, r2
 80057c2:	3360      	adds	r3, #96	; 0x60
 80057c4:	2204      	movs	r2, #4
 80057c6:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	b2d9      	uxtb	r1, r3
 80057cc:	687a      	ldr	r2, [r7, #4]
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	202c      	movs	r0, #44	; 0x2c
 80057d2:	fb00 f303 	mul.w	r3, r0, r3
 80057d6:	4413      	add	r3, r2
 80057d8:	3360      	adds	r3, #96	; 0x60
 80057da:	781b      	ldrb	r3, [r3, #0]
 80057dc:	461a      	mov	r2, r3
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f00e fd50 	bl	8014284 <HAL_HCD_HC_NotifyURBChange_Callback>
 80057e4:	e008      	b.n	80057f8 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80057e6:	687a      	ldr	r2, [r7, #4]
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	212c      	movs	r1, #44	; 0x2c
 80057ec:	fb01 f303 	mul.w	r3, r1, r3
 80057f0:	4413      	add	r3, r2
 80057f2:	3360      	adds	r3, #96	; 0x60
 80057f4:	2202      	movs	r2, #2
 80057f6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	015a      	lsls	r2, r3, #5
 80057fc:	69bb      	ldr	r3, [r7, #24]
 80057fe:	4413      	add	r3, r2
 8005800:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005804:	461a      	mov	r2, r3
 8005806:	2380      	movs	r3, #128	; 0x80
 8005808:	6093      	str	r3, [r2, #8]
}
 800580a:	e172      	b.n	8005af2 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	015a      	lsls	r2, r3, #5
 8005810:	69bb      	ldr	r3, [r7, #24]
 8005812:	4413      	add	r3, r2
 8005814:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005818:	689b      	ldr	r3, [r3, #8]
 800581a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800581e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005822:	d11b      	bne.n	800585c <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8005824:	687a      	ldr	r2, [r7, #4]
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	212c      	movs	r1, #44	; 0x2c
 800582a:	fb01 f303 	mul.w	r3, r1, r3
 800582e:	4413      	add	r3, r2
 8005830:	3361      	adds	r3, #97	; 0x61
 8005832:	2208      	movs	r2, #8
 8005834:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	697a      	ldr	r2, [r7, #20]
 800583c:	b2d2      	uxtb	r2, r2
 800583e:	4611      	mov	r1, r2
 8005840:	4618      	mov	r0, r3
 8005842:	f004 fa6c 	bl	8009d1e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8005846:	697b      	ldr	r3, [r7, #20]
 8005848:	015a      	lsls	r2, r3, #5
 800584a:	69bb      	ldr	r3, [r7, #24]
 800584c:	4413      	add	r3, r2
 800584e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005852:	461a      	mov	r2, r3
 8005854:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005858:	6093      	str	r3, [r2, #8]
}
 800585a:	e14a      	b.n	8005af2 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	015a      	lsls	r2, r3, #5
 8005860:	69bb      	ldr	r3, [r7, #24]
 8005862:	4413      	add	r3, r2
 8005864:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005868:	689b      	ldr	r3, [r3, #8]
 800586a:	f003 0302 	and.w	r3, r3, #2
 800586e:	2b02      	cmp	r3, #2
 8005870:	f040 813f 	bne.w	8005af2 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005874:	687a      	ldr	r2, [r7, #4]
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	212c      	movs	r1, #44	; 0x2c
 800587a:	fb01 f303 	mul.w	r3, r1, r3
 800587e:	4413      	add	r3, r2
 8005880:	3361      	adds	r3, #97	; 0x61
 8005882:	781b      	ldrb	r3, [r3, #0]
 8005884:	2b01      	cmp	r3, #1
 8005886:	d17d      	bne.n	8005984 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8005888:	687a      	ldr	r2, [r7, #4]
 800588a:	697b      	ldr	r3, [r7, #20]
 800588c:	212c      	movs	r1, #44	; 0x2c
 800588e:	fb01 f303 	mul.w	r3, r1, r3
 8005892:	4413      	add	r3, r2
 8005894:	3360      	adds	r3, #96	; 0x60
 8005896:	2201      	movs	r2, #1
 8005898:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800589a:	687a      	ldr	r2, [r7, #4]
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	212c      	movs	r1, #44	; 0x2c
 80058a0:	fb01 f303 	mul.w	r3, r1, r3
 80058a4:	4413      	add	r3, r2
 80058a6:	333f      	adds	r3, #63	; 0x3f
 80058a8:	781b      	ldrb	r3, [r3, #0]
 80058aa:	2b02      	cmp	r3, #2
 80058ac:	d00a      	beq.n	80058c4 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80058ae:	687a      	ldr	r2, [r7, #4]
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	212c      	movs	r1, #44	; 0x2c
 80058b4:	fb01 f303 	mul.w	r3, r1, r3
 80058b8:	4413      	add	r3, r2
 80058ba:	333f      	adds	r3, #63	; 0x3f
 80058bc:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80058be:	2b03      	cmp	r3, #3
 80058c0:	f040 8100 	bne.w	8005ac4 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	691b      	ldr	r3, [r3, #16]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d113      	bne.n	80058f4 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 80058cc:	687a      	ldr	r2, [r7, #4]
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	212c      	movs	r1, #44	; 0x2c
 80058d2:	fb01 f303 	mul.w	r3, r1, r3
 80058d6:	4413      	add	r3, r2
 80058d8:	3355      	adds	r3, #85	; 0x55
 80058da:	781b      	ldrb	r3, [r3, #0]
 80058dc:	f083 0301 	eor.w	r3, r3, #1
 80058e0:	b2d8      	uxtb	r0, r3
 80058e2:	687a      	ldr	r2, [r7, #4]
 80058e4:	697b      	ldr	r3, [r7, #20]
 80058e6:	212c      	movs	r1, #44	; 0x2c
 80058e8:	fb01 f303 	mul.w	r3, r1, r3
 80058ec:	4413      	add	r3, r2
 80058ee:	3355      	adds	r3, #85	; 0x55
 80058f0:	4602      	mov	r2, r0
 80058f2:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	691b      	ldr	r3, [r3, #16]
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	f040 80e3 	bne.w	8005ac4 <HCD_HC_OUT_IRQHandler+0x69c>
 80058fe:	687a      	ldr	r2, [r7, #4]
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	212c      	movs	r1, #44	; 0x2c
 8005904:	fb01 f303 	mul.w	r3, r1, r3
 8005908:	4413      	add	r3, r2
 800590a:	334c      	adds	r3, #76	; 0x4c
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	2b00      	cmp	r3, #0
 8005910:	f000 80d8 	beq.w	8005ac4 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8005914:	687a      	ldr	r2, [r7, #4]
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	212c      	movs	r1, #44	; 0x2c
 800591a:	fb01 f303 	mul.w	r3, r1, r3
 800591e:	4413      	add	r3, r2
 8005920:	334c      	adds	r3, #76	; 0x4c
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	6879      	ldr	r1, [r7, #4]
 8005926:	697a      	ldr	r2, [r7, #20]
 8005928:	202c      	movs	r0, #44	; 0x2c
 800592a:	fb00 f202 	mul.w	r2, r0, r2
 800592e:	440a      	add	r2, r1
 8005930:	3240      	adds	r2, #64	; 0x40
 8005932:	8812      	ldrh	r2, [r2, #0]
 8005934:	4413      	add	r3, r2
 8005936:	3b01      	subs	r3, #1
 8005938:	6879      	ldr	r1, [r7, #4]
 800593a:	697a      	ldr	r2, [r7, #20]
 800593c:	202c      	movs	r0, #44	; 0x2c
 800593e:	fb00 f202 	mul.w	r2, r0, r2
 8005942:	440a      	add	r2, r1
 8005944:	3240      	adds	r2, #64	; 0x40
 8005946:	8812      	ldrh	r2, [r2, #0]
 8005948:	fbb3 f3f2 	udiv	r3, r3, r2
 800594c:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	f003 0301 	and.w	r3, r3, #1
 8005954:	2b00      	cmp	r3, #0
 8005956:	f000 80b5 	beq.w	8005ac4 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 800595a:	687a      	ldr	r2, [r7, #4]
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	212c      	movs	r1, #44	; 0x2c
 8005960:	fb01 f303 	mul.w	r3, r1, r3
 8005964:	4413      	add	r3, r2
 8005966:	3355      	adds	r3, #85	; 0x55
 8005968:	781b      	ldrb	r3, [r3, #0]
 800596a:	f083 0301 	eor.w	r3, r3, #1
 800596e:	b2d8      	uxtb	r0, r3
 8005970:	687a      	ldr	r2, [r7, #4]
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	212c      	movs	r1, #44	; 0x2c
 8005976:	fb01 f303 	mul.w	r3, r1, r3
 800597a:	4413      	add	r3, r2
 800597c:	3355      	adds	r3, #85	; 0x55
 800597e:	4602      	mov	r2, r0
 8005980:	701a      	strb	r2, [r3, #0]
 8005982:	e09f      	b.n	8005ac4 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8005984:	687a      	ldr	r2, [r7, #4]
 8005986:	697b      	ldr	r3, [r7, #20]
 8005988:	212c      	movs	r1, #44	; 0x2c
 800598a:	fb01 f303 	mul.w	r3, r1, r3
 800598e:	4413      	add	r3, r2
 8005990:	3361      	adds	r3, #97	; 0x61
 8005992:	781b      	ldrb	r3, [r3, #0]
 8005994:	2b03      	cmp	r3, #3
 8005996:	d109      	bne.n	80059ac <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005998:	687a      	ldr	r2, [r7, #4]
 800599a:	697b      	ldr	r3, [r7, #20]
 800599c:	212c      	movs	r1, #44	; 0x2c
 800599e:	fb01 f303 	mul.w	r3, r1, r3
 80059a2:	4413      	add	r3, r2
 80059a4:	3360      	adds	r3, #96	; 0x60
 80059a6:	2202      	movs	r2, #2
 80059a8:	701a      	strb	r2, [r3, #0]
 80059aa:	e08b      	b.n	8005ac4 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80059ac:	687a      	ldr	r2, [r7, #4]
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	212c      	movs	r1, #44	; 0x2c
 80059b2:	fb01 f303 	mul.w	r3, r1, r3
 80059b6:	4413      	add	r3, r2
 80059b8:	3361      	adds	r3, #97	; 0x61
 80059ba:	781b      	ldrb	r3, [r3, #0]
 80059bc:	2b04      	cmp	r3, #4
 80059be:	d109      	bne.n	80059d4 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80059c0:	687a      	ldr	r2, [r7, #4]
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	212c      	movs	r1, #44	; 0x2c
 80059c6:	fb01 f303 	mul.w	r3, r1, r3
 80059ca:	4413      	add	r3, r2
 80059cc:	3360      	adds	r3, #96	; 0x60
 80059ce:	2202      	movs	r2, #2
 80059d0:	701a      	strb	r2, [r3, #0]
 80059d2:	e077      	b.n	8005ac4 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80059d4:	687a      	ldr	r2, [r7, #4]
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	212c      	movs	r1, #44	; 0x2c
 80059da:	fb01 f303 	mul.w	r3, r1, r3
 80059de:	4413      	add	r3, r2
 80059e0:	3361      	adds	r3, #97	; 0x61
 80059e2:	781b      	ldrb	r3, [r3, #0]
 80059e4:	2b05      	cmp	r3, #5
 80059e6:	d109      	bne.n	80059fc <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80059e8:	687a      	ldr	r2, [r7, #4]
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	212c      	movs	r1, #44	; 0x2c
 80059ee:	fb01 f303 	mul.w	r3, r1, r3
 80059f2:	4413      	add	r3, r2
 80059f4:	3360      	adds	r3, #96	; 0x60
 80059f6:	2205      	movs	r2, #5
 80059f8:	701a      	strb	r2, [r3, #0]
 80059fa:	e063      	b.n	8005ac4 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80059fc:	687a      	ldr	r2, [r7, #4]
 80059fe:	697b      	ldr	r3, [r7, #20]
 8005a00:	212c      	movs	r1, #44	; 0x2c
 8005a02:	fb01 f303 	mul.w	r3, r1, r3
 8005a06:	4413      	add	r3, r2
 8005a08:	3361      	adds	r3, #97	; 0x61
 8005a0a:	781b      	ldrb	r3, [r3, #0]
 8005a0c:	2b06      	cmp	r3, #6
 8005a0e:	d009      	beq.n	8005a24 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8005a10:	687a      	ldr	r2, [r7, #4]
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	212c      	movs	r1, #44	; 0x2c
 8005a16:	fb01 f303 	mul.w	r3, r1, r3
 8005a1a:	4413      	add	r3, r2
 8005a1c:	3361      	adds	r3, #97	; 0x61
 8005a1e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005a20:	2b08      	cmp	r3, #8
 8005a22:	d14f      	bne.n	8005ac4 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8005a24:	687a      	ldr	r2, [r7, #4]
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	212c      	movs	r1, #44	; 0x2c
 8005a2a:	fb01 f303 	mul.w	r3, r1, r3
 8005a2e:	4413      	add	r3, r2
 8005a30:	335c      	adds	r3, #92	; 0x5c
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	1c5a      	adds	r2, r3, #1
 8005a36:	6879      	ldr	r1, [r7, #4]
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	202c      	movs	r0, #44	; 0x2c
 8005a3c:	fb00 f303 	mul.w	r3, r0, r3
 8005a40:	440b      	add	r3, r1
 8005a42:	335c      	adds	r3, #92	; 0x5c
 8005a44:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8005a46:	687a      	ldr	r2, [r7, #4]
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	212c      	movs	r1, #44	; 0x2c
 8005a4c:	fb01 f303 	mul.w	r3, r1, r3
 8005a50:	4413      	add	r3, r2
 8005a52:	335c      	adds	r3, #92	; 0x5c
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	2b02      	cmp	r3, #2
 8005a58:	d912      	bls.n	8005a80 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005a5a:	687a      	ldr	r2, [r7, #4]
 8005a5c:	697b      	ldr	r3, [r7, #20]
 8005a5e:	212c      	movs	r1, #44	; 0x2c
 8005a60:	fb01 f303 	mul.w	r3, r1, r3
 8005a64:	4413      	add	r3, r2
 8005a66:	335c      	adds	r3, #92	; 0x5c
 8005a68:	2200      	movs	r2, #0
 8005a6a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005a6c:	687a      	ldr	r2, [r7, #4]
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	212c      	movs	r1, #44	; 0x2c
 8005a72:	fb01 f303 	mul.w	r3, r1, r3
 8005a76:	4413      	add	r3, r2
 8005a78:	3360      	adds	r3, #96	; 0x60
 8005a7a:	2204      	movs	r2, #4
 8005a7c:	701a      	strb	r2, [r3, #0]
 8005a7e:	e021      	b.n	8005ac4 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005a80:	687a      	ldr	r2, [r7, #4]
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	212c      	movs	r1, #44	; 0x2c
 8005a86:	fb01 f303 	mul.w	r3, r1, r3
 8005a8a:	4413      	add	r3, r2
 8005a8c:	3360      	adds	r3, #96	; 0x60
 8005a8e:	2202      	movs	r2, #2
 8005a90:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	015a      	lsls	r2, r3, #5
 8005a96:	69bb      	ldr	r3, [r7, #24]
 8005a98:	4413      	add	r3, r2
 8005a9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005aa2:	693b      	ldr	r3, [r7, #16]
 8005aa4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005aa8:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005aaa:	693b      	ldr	r3, [r7, #16]
 8005aac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005ab0:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005ab2:	697b      	ldr	r3, [r7, #20]
 8005ab4:	015a      	lsls	r2, r3, #5
 8005ab6:	69bb      	ldr	r3, [r7, #24]
 8005ab8:	4413      	add	r3, r2
 8005aba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005abe:	461a      	mov	r2, r3
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	015a      	lsls	r2, r3, #5
 8005ac8:	69bb      	ldr	r3, [r7, #24]
 8005aca:	4413      	add	r3, r2
 8005acc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ad0:	461a      	mov	r2, r3
 8005ad2:	2302      	movs	r3, #2
 8005ad4:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	b2d9      	uxtb	r1, r3
 8005ada:	687a      	ldr	r2, [r7, #4]
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	202c      	movs	r0, #44	; 0x2c
 8005ae0:	fb00 f303 	mul.w	r3, r0, r3
 8005ae4:	4413      	add	r3, r2
 8005ae6:	3360      	adds	r3, #96	; 0x60
 8005ae8:	781b      	ldrb	r3, [r3, #0]
 8005aea:	461a      	mov	r2, r3
 8005aec:	6878      	ldr	r0, [r7, #4]
 8005aee:	f00e fbc9 	bl	8014284 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8005af2:	bf00      	nop
 8005af4:	3720      	adds	r7, #32
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}

08005afa <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005afa:	b580      	push	{r7, lr}
 8005afc:	b08a      	sub	sp, #40	; 0x28
 8005afe:	af00      	add	r7, sp, #0
 8005b00:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b0a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	6a1b      	ldr	r3, [r3, #32]
 8005b12:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8005b14:	69fb      	ldr	r3, [r7, #28]
 8005b16:	f003 030f 	and.w	r3, r3, #15
 8005b1a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8005b1c:	69fb      	ldr	r3, [r7, #28]
 8005b1e:	0c5b      	lsrs	r3, r3, #17
 8005b20:	f003 030f 	and.w	r3, r3, #15
 8005b24:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005b26:	69fb      	ldr	r3, [r7, #28]
 8005b28:	091b      	lsrs	r3, r3, #4
 8005b2a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b2e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	2b02      	cmp	r3, #2
 8005b34:	d004      	beq.n	8005b40 <HCD_RXQLVL_IRQHandler+0x46>
 8005b36:	697b      	ldr	r3, [r7, #20]
 8005b38:	2b05      	cmp	r3, #5
 8005b3a:	f000 80a9 	beq.w	8005c90 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8005b3e:	e0aa      	b.n	8005c96 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	f000 80a6 	beq.w	8005c94 <HCD_RXQLVL_IRQHandler+0x19a>
 8005b48:	687a      	ldr	r2, [r7, #4]
 8005b4a:	69bb      	ldr	r3, [r7, #24]
 8005b4c:	212c      	movs	r1, #44	; 0x2c
 8005b4e:	fb01 f303 	mul.w	r3, r1, r3
 8005b52:	4413      	add	r3, r2
 8005b54:	3344      	adds	r3, #68	; 0x44
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	f000 809b 	beq.w	8005c94 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8005b5e:	687a      	ldr	r2, [r7, #4]
 8005b60:	69bb      	ldr	r3, [r7, #24]
 8005b62:	212c      	movs	r1, #44	; 0x2c
 8005b64:	fb01 f303 	mul.w	r3, r1, r3
 8005b68:	4413      	add	r3, r2
 8005b6a:	3350      	adds	r3, #80	; 0x50
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	441a      	add	r2, r3
 8005b72:	6879      	ldr	r1, [r7, #4]
 8005b74:	69bb      	ldr	r3, [r7, #24]
 8005b76:	202c      	movs	r0, #44	; 0x2c
 8005b78:	fb00 f303 	mul.w	r3, r0, r3
 8005b7c:	440b      	add	r3, r1
 8005b7e:	334c      	adds	r3, #76	; 0x4c
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	429a      	cmp	r2, r3
 8005b84:	d87a      	bhi.n	8005c7c <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6818      	ldr	r0, [r3, #0]
 8005b8a:	687a      	ldr	r2, [r7, #4]
 8005b8c:	69bb      	ldr	r3, [r7, #24]
 8005b8e:	212c      	movs	r1, #44	; 0x2c
 8005b90:	fb01 f303 	mul.w	r3, r1, r3
 8005b94:	4413      	add	r3, r2
 8005b96:	3344      	adds	r3, #68	; 0x44
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	693a      	ldr	r2, [r7, #16]
 8005b9c:	b292      	uxth	r2, r2
 8005b9e:	4619      	mov	r1, r3
 8005ba0:	f003 fc14 	bl	80093cc <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8005ba4:	687a      	ldr	r2, [r7, #4]
 8005ba6:	69bb      	ldr	r3, [r7, #24]
 8005ba8:	212c      	movs	r1, #44	; 0x2c
 8005baa:	fb01 f303 	mul.w	r3, r1, r3
 8005bae:	4413      	add	r3, r2
 8005bb0:	3344      	adds	r3, #68	; 0x44
 8005bb2:	681a      	ldr	r2, [r3, #0]
 8005bb4:	693b      	ldr	r3, [r7, #16]
 8005bb6:	441a      	add	r2, r3
 8005bb8:	6879      	ldr	r1, [r7, #4]
 8005bba:	69bb      	ldr	r3, [r7, #24]
 8005bbc:	202c      	movs	r0, #44	; 0x2c
 8005bbe:	fb00 f303 	mul.w	r3, r0, r3
 8005bc2:	440b      	add	r3, r1
 8005bc4:	3344      	adds	r3, #68	; 0x44
 8005bc6:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	69bb      	ldr	r3, [r7, #24]
 8005bcc:	212c      	movs	r1, #44	; 0x2c
 8005bce:	fb01 f303 	mul.w	r3, r1, r3
 8005bd2:	4413      	add	r3, r2
 8005bd4:	3350      	adds	r3, #80	; 0x50
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	693b      	ldr	r3, [r7, #16]
 8005bda:	441a      	add	r2, r3
 8005bdc:	6879      	ldr	r1, [r7, #4]
 8005bde:	69bb      	ldr	r3, [r7, #24]
 8005be0:	202c      	movs	r0, #44	; 0x2c
 8005be2:	fb00 f303 	mul.w	r3, r0, r3
 8005be6:	440b      	add	r3, r1
 8005be8:	3350      	adds	r3, #80	; 0x50
 8005bea:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8005bec:	69bb      	ldr	r3, [r7, #24]
 8005bee:	015a      	lsls	r2, r3, #5
 8005bf0:	6a3b      	ldr	r3, [r7, #32]
 8005bf2:	4413      	add	r3, r2
 8005bf4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bf8:	691b      	ldr	r3, [r3, #16]
 8005bfa:	0cdb      	lsrs	r3, r3, #19
 8005bfc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005c00:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8005c02:	687a      	ldr	r2, [r7, #4]
 8005c04:	69bb      	ldr	r3, [r7, #24]
 8005c06:	212c      	movs	r1, #44	; 0x2c
 8005c08:	fb01 f303 	mul.w	r3, r1, r3
 8005c0c:	4413      	add	r3, r2
 8005c0e:	3340      	adds	r3, #64	; 0x40
 8005c10:	881b      	ldrh	r3, [r3, #0]
 8005c12:	461a      	mov	r2, r3
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d13c      	bne.n	8005c94 <HCD_RXQLVL_IRQHandler+0x19a>
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d039      	beq.n	8005c94 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005c20:	69bb      	ldr	r3, [r7, #24]
 8005c22:	015a      	lsls	r2, r3, #5
 8005c24:	6a3b      	ldr	r3, [r7, #32]
 8005c26:	4413      	add	r3, r2
 8005c28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005c36:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005c3e:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005c40:	69bb      	ldr	r3, [r7, #24]
 8005c42:	015a      	lsls	r2, r3, #5
 8005c44:	6a3b      	ldr	r3, [r7, #32]
 8005c46:	4413      	add	r3, r2
 8005c48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c4c:	461a      	mov	r2, r3
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8005c52:	687a      	ldr	r2, [r7, #4]
 8005c54:	69bb      	ldr	r3, [r7, #24]
 8005c56:	212c      	movs	r1, #44	; 0x2c
 8005c58:	fb01 f303 	mul.w	r3, r1, r3
 8005c5c:	4413      	add	r3, r2
 8005c5e:	3354      	adds	r3, #84	; 0x54
 8005c60:	781b      	ldrb	r3, [r3, #0]
 8005c62:	f083 0301 	eor.w	r3, r3, #1
 8005c66:	b2d8      	uxtb	r0, r3
 8005c68:	687a      	ldr	r2, [r7, #4]
 8005c6a:	69bb      	ldr	r3, [r7, #24]
 8005c6c:	212c      	movs	r1, #44	; 0x2c
 8005c6e:	fb01 f303 	mul.w	r3, r1, r3
 8005c72:	4413      	add	r3, r2
 8005c74:	3354      	adds	r3, #84	; 0x54
 8005c76:	4602      	mov	r2, r0
 8005c78:	701a      	strb	r2, [r3, #0]
      break;
 8005c7a:	e00b      	b.n	8005c94 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005c7c:	687a      	ldr	r2, [r7, #4]
 8005c7e:	69bb      	ldr	r3, [r7, #24]
 8005c80:	212c      	movs	r1, #44	; 0x2c
 8005c82:	fb01 f303 	mul.w	r3, r1, r3
 8005c86:	4413      	add	r3, r2
 8005c88:	3360      	adds	r3, #96	; 0x60
 8005c8a:	2204      	movs	r2, #4
 8005c8c:	701a      	strb	r2, [r3, #0]
      break;
 8005c8e:	e001      	b.n	8005c94 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8005c90:	bf00      	nop
 8005c92:	e000      	b.n	8005c96 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8005c94:	bf00      	nop
  }
}
 8005c96:	bf00      	nop
 8005c98:	3728      	adds	r7, #40	; 0x28
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	bd80      	pop	{r7, pc}

08005c9e <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005c9e:	b580      	push	{r7, lr}
 8005ca0:	b086      	sub	sp, #24
 8005ca2:	af00      	add	r7, sp, #0
 8005ca4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cac:	697b      	ldr	r3, [r7, #20]
 8005cae:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005cb0:	693b      	ldr	r3, [r7, #16]
 8005cb2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005cca:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	f003 0302 	and.w	r3, r3, #2
 8005cd2:	2b02      	cmp	r3, #2
 8005cd4:	d10b      	bne.n	8005cee <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	f003 0301 	and.w	r3, r3, #1
 8005cdc:	2b01      	cmp	r3, #1
 8005cde:	d102      	bne.n	8005ce6 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	f00e fab3 	bl	801424c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	f043 0302 	orr.w	r3, r3, #2
 8005cec:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	f003 0308 	and.w	r3, r3, #8
 8005cf4:	2b08      	cmp	r3, #8
 8005cf6:	d132      	bne.n	8005d5e <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	f043 0308 	orr.w	r3, r3, #8
 8005cfe:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	f003 0304 	and.w	r3, r3, #4
 8005d06:	2b04      	cmp	r3, #4
 8005d08:	d126      	bne.n	8005d58 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	699b      	ldr	r3, [r3, #24]
 8005d0e:	2b02      	cmp	r3, #2
 8005d10:	d113      	bne.n	8005d3a <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8005d18:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005d1c:	d106      	bne.n	8005d2c <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	2102      	movs	r1, #2
 8005d24:	4618      	mov	r0, r3
 8005d26:	f003 fcbf 	bl	80096a8 <USB_InitFSLSPClkSel>
 8005d2a:	e011      	b.n	8005d50 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	2101      	movs	r1, #1
 8005d32:	4618      	mov	r0, r3
 8005d34:	f003 fcb8 	bl	80096a8 <USB_InitFSLSPClkSel>
 8005d38:	e00a      	b.n	8005d50 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	68db      	ldr	r3, [r3, #12]
 8005d3e:	2b01      	cmp	r3, #1
 8005d40:	d106      	bne.n	8005d50 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8005d42:	693b      	ldr	r3, [r7, #16]
 8005d44:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d48:	461a      	mov	r2, r3
 8005d4a:	f64e 2360 	movw	r3, #60000	; 0xea60
 8005d4e:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8005d50:	6878      	ldr	r0, [r7, #4]
 8005d52:	f00e faa9 	bl	80142a8 <HAL_HCD_PortEnabled_Callback>
 8005d56:	e002      	b.n	8005d5e <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8005d58:	6878      	ldr	r0, [r7, #4]
 8005d5a:	f00e fab3 	bl	80142c4 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	f003 0320 	and.w	r3, r3, #32
 8005d64:	2b20      	cmp	r3, #32
 8005d66:	d103      	bne.n	8005d70 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8005d68:	68bb      	ldr	r3, [r7, #8]
 8005d6a:	f043 0320 	orr.w	r3, r3, #32
 8005d6e:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8005d70:	693b      	ldr	r3, [r7, #16]
 8005d72:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005d76:	461a      	mov	r2, r3
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	6013      	str	r3, [r2, #0]
}
 8005d7c:	bf00      	nop
 8005d7e:	3718      	adds	r7, #24
 8005d80:	46bd      	mov	sp, r7
 8005d82:	bd80      	pop	{r7, pc}

08005d84 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b086      	sub	sp, #24
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d101      	bne.n	8005d96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005d92:	2301      	movs	r3, #1
 8005d94:	e267      	b.n	8006266 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f003 0301 	and.w	r3, r3, #1
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d075      	beq.n	8005e8e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005da2:	4b88      	ldr	r3, [pc, #544]	; (8005fc4 <HAL_RCC_OscConfig+0x240>)
 8005da4:	689b      	ldr	r3, [r3, #8]
 8005da6:	f003 030c 	and.w	r3, r3, #12
 8005daa:	2b04      	cmp	r3, #4
 8005dac:	d00c      	beq.n	8005dc8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005dae:	4b85      	ldr	r3, [pc, #532]	; (8005fc4 <HAL_RCC_OscConfig+0x240>)
 8005db0:	689b      	ldr	r3, [r3, #8]
 8005db2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005db6:	2b08      	cmp	r3, #8
 8005db8:	d112      	bne.n	8005de0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005dba:	4b82      	ldr	r3, [pc, #520]	; (8005fc4 <HAL_RCC_OscConfig+0x240>)
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005dc2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005dc6:	d10b      	bne.n	8005de0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005dc8:	4b7e      	ldr	r3, [pc, #504]	; (8005fc4 <HAL_RCC_OscConfig+0x240>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d05b      	beq.n	8005e8c <HAL_RCC_OscConfig+0x108>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d157      	bne.n	8005e8c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	e242      	b.n	8006266 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005de8:	d106      	bne.n	8005df8 <HAL_RCC_OscConfig+0x74>
 8005dea:	4b76      	ldr	r3, [pc, #472]	; (8005fc4 <HAL_RCC_OscConfig+0x240>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4a75      	ldr	r2, [pc, #468]	; (8005fc4 <HAL_RCC_OscConfig+0x240>)
 8005df0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005df4:	6013      	str	r3, [r2, #0]
 8005df6:	e01d      	b.n	8005e34 <HAL_RCC_OscConfig+0xb0>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005e00:	d10c      	bne.n	8005e1c <HAL_RCC_OscConfig+0x98>
 8005e02:	4b70      	ldr	r3, [pc, #448]	; (8005fc4 <HAL_RCC_OscConfig+0x240>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4a6f      	ldr	r2, [pc, #444]	; (8005fc4 <HAL_RCC_OscConfig+0x240>)
 8005e08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005e0c:	6013      	str	r3, [r2, #0]
 8005e0e:	4b6d      	ldr	r3, [pc, #436]	; (8005fc4 <HAL_RCC_OscConfig+0x240>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a6c      	ldr	r2, [pc, #432]	; (8005fc4 <HAL_RCC_OscConfig+0x240>)
 8005e14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e18:	6013      	str	r3, [r2, #0]
 8005e1a:	e00b      	b.n	8005e34 <HAL_RCC_OscConfig+0xb0>
 8005e1c:	4b69      	ldr	r3, [pc, #420]	; (8005fc4 <HAL_RCC_OscConfig+0x240>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4a68      	ldr	r2, [pc, #416]	; (8005fc4 <HAL_RCC_OscConfig+0x240>)
 8005e22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e26:	6013      	str	r3, [r2, #0]
 8005e28:	4b66      	ldr	r3, [pc, #408]	; (8005fc4 <HAL_RCC_OscConfig+0x240>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4a65      	ldr	r2, [pc, #404]	; (8005fc4 <HAL_RCC_OscConfig+0x240>)
 8005e2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005e32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d013      	beq.n	8005e64 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e3c:	f7fd fa7c 	bl	8003338 <HAL_GetTick>
 8005e40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e42:	e008      	b.n	8005e56 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e44:	f7fd fa78 	bl	8003338 <HAL_GetTick>
 8005e48:	4602      	mov	r2, r0
 8005e4a:	693b      	ldr	r3, [r7, #16]
 8005e4c:	1ad3      	subs	r3, r2, r3
 8005e4e:	2b64      	cmp	r3, #100	; 0x64
 8005e50:	d901      	bls.n	8005e56 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005e52:	2303      	movs	r3, #3
 8005e54:	e207      	b.n	8006266 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e56:	4b5b      	ldr	r3, [pc, #364]	; (8005fc4 <HAL_RCC_OscConfig+0x240>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d0f0      	beq.n	8005e44 <HAL_RCC_OscConfig+0xc0>
 8005e62:	e014      	b.n	8005e8e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e64:	f7fd fa68 	bl	8003338 <HAL_GetTick>
 8005e68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e6a:	e008      	b.n	8005e7e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e6c:	f7fd fa64 	bl	8003338 <HAL_GetTick>
 8005e70:	4602      	mov	r2, r0
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	1ad3      	subs	r3, r2, r3
 8005e76:	2b64      	cmp	r3, #100	; 0x64
 8005e78:	d901      	bls.n	8005e7e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005e7a:	2303      	movs	r3, #3
 8005e7c:	e1f3      	b.n	8006266 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e7e:	4b51      	ldr	r3, [pc, #324]	; (8005fc4 <HAL_RCC_OscConfig+0x240>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d1f0      	bne.n	8005e6c <HAL_RCC_OscConfig+0xe8>
 8005e8a:	e000      	b.n	8005e8e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f003 0302 	and.w	r3, r3, #2
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d063      	beq.n	8005f62 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005e9a:	4b4a      	ldr	r3, [pc, #296]	; (8005fc4 <HAL_RCC_OscConfig+0x240>)
 8005e9c:	689b      	ldr	r3, [r3, #8]
 8005e9e:	f003 030c 	and.w	r3, r3, #12
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d00b      	beq.n	8005ebe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ea6:	4b47      	ldr	r3, [pc, #284]	; (8005fc4 <HAL_RCC_OscConfig+0x240>)
 8005ea8:	689b      	ldr	r3, [r3, #8]
 8005eaa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005eae:	2b08      	cmp	r3, #8
 8005eb0:	d11c      	bne.n	8005eec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005eb2:	4b44      	ldr	r3, [pc, #272]	; (8005fc4 <HAL_RCC_OscConfig+0x240>)
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d116      	bne.n	8005eec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ebe:	4b41      	ldr	r3, [pc, #260]	; (8005fc4 <HAL_RCC_OscConfig+0x240>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f003 0302 	and.w	r3, r3, #2
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d005      	beq.n	8005ed6 <HAL_RCC_OscConfig+0x152>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	68db      	ldr	r3, [r3, #12]
 8005ece:	2b01      	cmp	r3, #1
 8005ed0:	d001      	beq.n	8005ed6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e1c7      	b.n	8006266 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ed6:	4b3b      	ldr	r3, [pc, #236]	; (8005fc4 <HAL_RCC_OscConfig+0x240>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	691b      	ldr	r3, [r3, #16]
 8005ee2:	00db      	lsls	r3, r3, #3
 8005ee4:	4937      	ldr	r1, [pc, #220]	; (8005fc4 <HAL_RCC_OscConfig+0x240>)
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005eea:	e03a      	b.n	8005f62 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	68db      	ldr	r3, [r3, #12]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d020      	beq.n	8005f36 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005ef4:	4b34      	ldr	r3, [pc, #208]	; (8005fc8 <HAL_RCC_OscConfig+0x244>)
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005efa:	f7fd fa1d 	bl	8003338 <HAL_GetTick>
 8005efe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f00:	e008      	b.n	8005f14 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f02:	f7fd fa19 	bl	8003338 <HAL_GetTick>
 8005f06:	4602      	mov	r2, r0
 8005f08:	693b      	ldr	r3, [r7, #16]
 8005f0a:	1ad3      	subs	r3, r2, r3
 8005f0c:	2b02      	cmp	r3, #2
 8005f0e:	d901      	bls.n	8005f14 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005f10:	2303      	movs	r3, #3
 8005f12:	e1a8      	b.n	8006266 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f14:	4b2b      	ldr	r3, [pc, #172]	; (8005fc4 <HAL_RCC_OscConfig+0x240>)
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f003 0302 	and.w	r3, r3, #2
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d0f0      	beq.n	8005f02 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f20:	4b28      	ldr	r3, [pc, #160]	; (8005fc4 <HAL_RCC_OscConfig+0x240>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	691b      	ldr	r3, [r3, #16]
 8005f2c:	00db      	lsls	r3, r3, #3
 8005f2e:	4925      	ldr	r1, [pc, #148]	; (8005fc4 <HAL_RCC_OscConfig+0x240>)
 8005f30:	4313      	orrs	r3, r2
 8005f32:	600b      	str	r3, [r1, #0]
 8005f34:	e015      	b.n	8005f62 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f36:	4b24      	ldr	r3, [pc, #144]	; (8005fc8 <HAL_RCC_OscConfig+0x244>)
 8005f38:	2200      	movs	r2, #0
 8005f3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f3c:	f7fd f9fc 	bl	8003338 <HAL_GetTick>
 8005f40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f42:	e008      	b.n	8005f56 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f44:	f7fd f9f8 	bl	8003338 <HAL_GetTick>
 8005f48:	4602      	mov	r2, r0
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	1ad3      	subs	r3, r2, r3
 8005f4e:	2b02      	cmp	r3, #2
 8005f50:	d901      	bls.n	8005f56 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005f52:	2303      	movs	r3, #3
 8005f54:	e187      	b.n	8006266 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f56:	4b1b      	ldr	r3, [pc, #108]	; (8005fc4 <HAL_RCC_OscConfig+0x240>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f003 0302 	and.w	r3, r3, #2
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d1f0      	bne.n	8005f44 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f003 0308 	and.w	r3, r3, #8
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d036      	beq.n	8005fdc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	695b      	ldr	r3, [r3, #20]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d016      	beq.n	8005fa4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f76:	4b15      	ldr	r3, [pc, #84]	; (8005fcc <HAL_RCC_OscConfig+0x248>)
 8005f78:	2201      	movs	r2, #1
 8005f7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f7c:	f7fd f9dc 	bl	8003338 <HAL_GetTick>
 8005f80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f82:	e008      	b.n	8005f96 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f84:	f7fd f9d8 	bl	8003338 <HAL_GetTick>
 8005f88:	4602      	mov	r2, r0
 8005f8a:	693b      	ldr	r3, [r7, #16]
 8005f8c:	1ad3      	subs	r3, r2, r3
 8005f8e:	2b02      	cmp	r3, #2
 8005f90:	d901      	bls.n	8005f96 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005f92:	2303      	movs	r3, #3
 8005f94:	e167      	b.n	8006266 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f96:	4b0b      	ldr	r3, [pc, #44]	; (8005fc4 <HAL_RCC_OscConfig+0x240>)
 8005f98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f9a:	f003 0302 	and.w	r3, r3, #2
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d0f0      	beq.n	8005f84 <HAL_RCC_OscConfig+0x200>
 8005fa2:	e01b      	b.n	8005fdc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005fa4:	4b09      	ldr	r3, [pc, #36]	; (8005fcc <HAL_RCC_OscConfig+0x248>)
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005faa:	f7fd f9c5 	bl	8003338 <HAL_GetTick>
 8005fae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005fb0:	e00e      	b.n	8005fd0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005fb2:	f7fd f9c1 	bl	8003338 <HAL_GetTick>
 8005fb6:	4602      	mov	r2, r0
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	1ad3      	subs	r3, r2, r3
 8005fbc:	2b02      	cmp	r3, #2
 8005fbe:	d907      	bls.n	8005fd0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005fc0:	2303      	movs	r3, #3
 8005fc2:	e150      	b.n	8006266 <HAL_RCC_OscConfig+0x4e2>
 8005fc4:	40023800 	.word	0x40023800
 8005fc8:	42470000 	.word	0x42470000
 8005fcc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005fd0:	4b88      	ldr	r3, [pc, #544]	; (80061f4 <HAL_RCC_OscConfig+0x470>)
 8005fd2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005fd4:	f003 0302 	and.w	r3, r3, #2
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d1ea      	bne.n	8005fb2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f003 0304 	and.w	r3, r3, #4
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	f000 8097 	beq.w	8006118 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005fea:	2300      	movs	r3, #0
 8005fec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005fee:	4b81      	ldr	r3, [pc, #516]	; (80061f4 <HAL_RCC_OscConfig+0x470>)
 8005ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ff2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d10f      	bne.n	800601a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	60bb      	str	r3, [r7, #8]
 8005ffe:	4b7d      	ldr	r3, [pc, #500]	; (80061f4 <HAL_RCC_OscConfig+0x470>)
 8006000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006002:	4a7c      	ldr	r2, [pc, #496]	; (80061f4 <HAL_RCC_OscConfig+0x470>)
 8006004:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006008:	6413      	str	r3, [r2, #64]	; 0x40
 800600a:	4b7a      	ldr	r3, [pc, #488]	; (80061f4 <HAL_RCC_OscConfig+0x470>)
 800600c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800600e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006012:	60bb      	str	r3, [r7, #8]
 8006014:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006016:	2301      	movs	r3, #1
 8006018:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800601a:	4b77      	ldr	r3, [pc, #476]	; (80061f8 <HAL_RCC_OscConfig+0x474>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006022:	2b00      	cmp	r3, #0
 8006024:	d118      	bne.n	8006058 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006026:	4b74      	ldr	r3, [pc, #464]	; (80061f8 <HAL_RCC_OscConfig+0x474>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4a73      	ldr	r2, [pc, #460]	; (80061f8 <HAL_RCC_OscConfig+0x474>)
 800602c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006030:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006032:	f7fd f981 	bl	8003338 <HAL_GetTick>
 8006036:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006038:	e008      	b.n	800604c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800603a:	f7fd f97d 	bl	8003338 <HAL_GetTick>
 800603e:	4602      	mov	r2, r0
 8006040:	693b      	ldr	r3, [r7, #16]
 8006042:	1ad3      	subs	r3, r2, r3
 8006044:	2b02      	cmp	r3, #2
 8006046:	d901      	bls.n	800604c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006048:	2303      	movs	r3, #3
 800604a:	e10c      	b.n	8006266 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800604c:	4b6a      	ldr	r3, [pc, #424]	; (80061f8 <HAL_RCC_OscConfig+0x474>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006054:	2b00      	cmp	r3, #0
 8006056:	d0f0      	beq.n	800603a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	2b01      	cmp	r3, #1
 800605e:	d106      	bne.n	800606e <HAL_RCC_OscConfig+0x2ea>
 8006060:	4b64      	ldr	r3, [pc, #400]	; (80061f4 <HAL_RCC_OscConfig+0x470>)
 8006062:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006064:	4a63      	ldr	r2, [pc, #396]	; (80061f4 <HAL_RCC_OscConfig+0x470>)
 8006066:	f043 0301 	orr.w	r3, r3, #1
 800606a:	6713      	str	r3, [r2, #112]	; 0x70
 800606c:	e01c      	b.n	80060a8 <HAL_RCC_OscConfig+0x324>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	2b05      	cmp	r3, #5
 8006074:	d10c      	bne.n	8006090 <HAL_RCC_OscConfig+0x30c>
 8006076:	4b5f      	ldr	r3, [pc, #380]	; (80061f4 <HAL_RCC_OscConfig+0x470>)
 8006078:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800607a:	4a5e      	ldr	r2, [pc, #376]	; (80061f4 <HAL_RCC_OscConfig+0x470>)
 800607c:	f043 0304 	orr.w	r3, r3, #4
 8006080:	6713      	str	r3, [r2, #112]	; 0x70
 8006082:	4b5c      	ldr	r3, [pc, #368]	; (80061f4 <HAL_RCC_OscConfig+0x470>)
 8006084:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006086:	4a5b      	ldr	r2, [pc, #364]	; (80061f4 <HAL_RCC_OscConfig+0x470>)
 8006088:	f043 0301 	orr.w	r3, r3, #1
 800608c:	6713      	str	r3, [r2, #112]	; 0x70
 800608e:	e00b      	b.n	80060a8 <HAL_RCC_OscConfig+0x324>
 8006090:	4b58      	ldr	r3, [pc, #352]	; (80061f4 <HAL_RCC_OscConfig+0x470>)
 8006092:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006094:	4a57      	ldr	r2, [pc, #348]	; (80061f4 <HAL_RCC_OscConfig+0x470>)
 8006096:	f023 0301 	bic.w	r3, r3, #1
 800609a:	6713      	str	r3, [r2, #112]	; 0x70
 800609c:	4b55      	ldr	r3, [pc, #340]	; (80061f4 <HAL_RCC_OscConfig+0x470>)
 800609e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060a0:	4a54      	ldr	r2, [pc, #336]	; (80061f4 <HAL_RCC_OscConfig+0x470>)
 80060a2:	f023 0304 	bic.w	r3, r3, #4
 80060a6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	689b      	ldr	r3, [r3, #8]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d015      	beq.n	80060dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060b0:	f7fd f942 	bl	8003338 <HAL_GetTick>
 80060b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060b6:	e00a      	b.n	80060ce <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060b8:	f7fd f93e 	bl	8003338 <HAL_GetTick>
 80060bc:	4602      	mov	r2, r0
 80060be:	693b      	ldr	r3, [r7, #16]
 80060c0:	1ad3      	subs	r3, r2, r3
 80060c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d901      	bls.n	80060ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80060ca:	2303      	movs	r3, #3
 80060cc:	e0cb      	b.n	8006266 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060ce:	4b49      	ldr	r3, [pc, #292]	; (80061f4 <HAL_RCC_OscConfig+0x470>)
 80060d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060d2:	f003 0302 	and.w	r3, r3, #2
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d0ee      	beq.n	80060b8 <HAL_RCC_OscConfig+0x334>
 80060da:	e014      	b.n	8006106 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060dc:	f7fd f92c 	bl	8003338 <HAL_GetTick>
 80060e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060e2:	e00a      	b.n	80060fa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060e4:	f7fd f928 	bl	8003338 <HAL_GetTick>
 80060e8:	4602      	mov	r2, r0
 80060ea:	693b      	ldr	r3, [r7, #16]
 80060ec:	1ad3      	subs	r3, r2, r3
 80060ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d901      	bls.n	80060fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80060f6:	2303      	movs	r3, #3
 80060f8:	e0b5      	b.n	8006266 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060fa:	4b3e      	ldr	r3, [pc, #248]	; (80061f4 <HAL_RCC_OscConfig+0x470>)
 80060fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060fe:	f003 0302 	and.w	r3, r3, #2
 8006102:	2b00      	cmp	r3, #0
 8006104:	d1ee      	bne.n	80060e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006106:	7dfb      	ldrb	r3, [r7, #23]
 8006108:	2b01      	cmp	r3, #1
 800610a:	d105      	bne.n	8006118 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800610c:	4b39      	ldr	r3, [pc, #228]	; (80061f4 <HAL_RCC_OscConfig+0x470>)
 800610e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006110:	4a38      	ldr	r2, [pc, #224]	; (80061f4 <HAL_RCC_OscConfig+0x470>)
 8006112:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006116:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	699b      	ldr	r3, [r3, #24]
 800611c:	2b00      	cmp	r3, #0
 800611e:	f000 80a1 	beq.w	8006264 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006122:	4b34      	ldr	r3, [pc, #208]	; (80061f4 <HAL_RCC_OscConfig+0x470>)
 8006124:	689b      	ldr	r3, [r3, #8]
 8006126:	f003 030c 	and.w	r3, r3, #12
 800612a:	2b08      	cmp	r3, #8
 800612c:	d05c      	beq.n	80061e8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	699b      	ldr	r3, [r3, #24]
 8006132:	2b02      	cmp	r3, #2
 8006134:	d141      	bne.n	80061ba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006136:	4b31      	ldr	r3, [pc, #196]	; (80061fc <HAL_RCC_OscConfig+0x478>)
 8006138:	2200      	movs	r2, #0
 800613a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800613c:	f7fd f8fc 	bl	8003338 <HAL_GetTick>
 8006140:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006142:	e008      	b.n	8006156 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006144:	f7fd f8f8 	bl	8003338 <HAL_GetTick>
 8006148:	4602      	mov	r2, r0
 800614a:	693b      	ldr	r3, [r7, #16]
 800614c:	1ad3      	subs	r3, r2, r3
 800614e:	2b02      	cmp	r3, #2
 8006150:	d901      	bls.n	8006156 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006152:	2303      	movs	r3, #3
 8006154:	e087      	b.n	8006266 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006156:	4b27      	ldr	r3, [pc, #156]	; (80061f4 <HAL_RCC_OscConfig+0x470>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800615e:	2b00      	cmp	r3, #0
 8006160:	d1f0      	bne.n	8006144 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	69da      	ldr	r2, [r3, #28]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6a1b      	ldr	r3, [r3, #32]
 800616a:	431a      	orrs	r2, r3
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006170:	019b      	lsls	r3, r3, #6
 8006172:	431a      	orrs	r2, r3
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006178:	085b      	lsrs	r3, r3, #1
 800617a:	3b01      	subs	r3, #1
 800617c:	041b      	lsls	r3, r3, #16
 800617e:	431a      	orrs	r2, r3
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006184:	061b      	lsls	r3, r3, #24
 8006186:	491b      	ldr	r1, [pc, #108]	; (80061f4 <HAL_RCC_OscConfig+0x470>)
 8006188:	4313      	orrs	r3, r2
 800618a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800618c:	4b1b      	ldr	r3, [pc, #108]	; (80061fc <HAL_RCC_OscConfig+0x478>)
 800618e:	2201      	movs	r2, #1
 8006190:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006192:	f7fd f8d1 	bl	8003338 <HAL_GetTick>
 8006196:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006198:	e008      	b.n	80061ac <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800619a:	f7fd f8cd 	bl	8003338 <HAL_GetTick>
 800619e:	4602      	mov	r2, r0
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	1ad3      	subs	r3, r2, r3
 80061a4:	2b02      	cmp	r3, #2
 80061a6:	d901      	bls.n	80061ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80061a8:	2303      	movs	r3, #3
 80061aa:	e05c      	b.n	8006266 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061ac:	4b11      	ldr	r3, [pc, #68]	; (80061f4 <HAL_RCC_OscConfig+0x470>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d0f0      	beq.n	800619a <HAL_RCC_OscConfig+0x416>
 80061b8:	e054      	b.n	8006264 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061ba:	4b10      	ldr	r3, [pc, #64]	; (80061fc <HAL_RCC_OscConfig+0x478>)
 80061bc:	2200      	movs	r2, #0
 80061be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061c0:	f7fd f8ba 	bl	8003338 <HAL_GetTick>
 80061c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061c6:	e008      	b.n	80061da <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061c8:	f7fd f8b6 	bl	8003338 <HAL_GetTick>
 80061cc:	4602      	mov	r2, r0
 80061ce:	693b      	ldr	r3, [r7, #16]
 80061d0:	1ad3      	subs	r3, r2, r3
 80061d2:	2b02      	cmp	r3, #2
 80061d4:	d901      	bls.n	80061da <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80061d6:	2303      	movs	r3, #3
 80061d8:	e045      	b.n	8006266 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061da:	4b06      	ldr	r3, [pc, #24]	; (80061f4 <HAL_RCC_OscConfig+0x470>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d1f0      	bne.n	80061c8 <HAL_RCC_OscConfig+0x444>
 80061e6:	e03d      	b.n	8006264 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	699b      	ldr	r3, [r3, #24]
 80061ec:	2b01      	cmp	r3, #1
 80061ee:	d107      	bne.n	8006200 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80061f0:	2301      	movs	r3, #1
 80061f2:	e038      	b.n	8006266 <HAL_RCC_OscConfig+0x4e2>
 80061f4:	40023800 	.word	0x40023800
 80061f8:	40007000 	.word	0x40007000
 80061fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006200:	4b1b      	ldr	r3, [pc, #108]	; (8006270 <HAL_RCC_OscConfig+0x4ec>)
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	699b      	ldr	r3, [r3, #24]
 800620a:	2b01      	cmp	r3, #1
 800620c:	d028      	beq.n	8006260 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006218:	429a      	cmp	r2, r3
 800621a:	d121      	bne.n	8006260 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006226:	429a      	cmp	r2, r3
 8006228:	d11a      	bne.n	8006260 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800622a:	68fa      	ldr	r2, [r7, #12]
 800622c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006230:	4013      	ands	r3, r2
 8006232:	687a      	ldr	r2, [r7, #4]
 8006234:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006236:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006238:	4293      	cmp	r3, r2
 800623a:	d111      	bne.n	8006260 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006246:	085b      	lsrs	r3, r3, #1
 8006248:	3b01      	subs	r3, #1
 800624a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800624c:	429a      	cmp	r2, r3
 800624e:	d107      	bne.n	8006260 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800625a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800625c:	429a      	cmp	r2, r3
 800625e:	d001      	beq.n	8006264 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006260:	2301      	movs	r3, #1
 8006262:	e000      	b.n	8006266 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006264:	2300      	movs	r3, #0
}
 8006266:	4618      	mov	r0, r3
 8006268:	3718      	adds	r7, #24
 800626a:	46bd      	mov	sp, r7
 800626c:	bd80      	pop	{r7, pc}
 800626e:	bf00      	nop
 8006270:	40023800 	.word	0x40023800

08006274 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b084      	sub	sp, #16
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
 800627c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d101      	bne.n	8006288 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006284:	2301      	movs	r3, #1
 8006286:	e0cc      	b.n	8006422 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006288:	4b68      	ldr	r3, [pc, #416]	; (800642c <HAL_RCC_ClockConfig+0x1b8>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f003 0307 	and.w	r3, r3, #7
 8006290:	683a      	ldr	r2, [r7, #0]
 8006292:	429a      	cmp	r2, r3
 8006294:	d90c      	bls.n	80062b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006296:	4b65      	ldr	r3, [pc, #404]	; (800642c <HAL_RCC_ClockConfig+0x1b8>)
 8006298:	683a      	ldr	r2, [r7, #0]
 800629a:	b2d2      	uxtb	r2, r2
 800629c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800629e:	4b63      	ldr	r3, [pc, #396]	; (800642c <HAL_RCC_ClockConfig+0x1b8>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f003 0307 	and.w	r3, r3, #7
 80062a6:	683a      	ldr	r2, [r7, #0]
 80062a8:	429a      	cmp	r2, r3
 80062aa:	d001      	beq.n	80062b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80062ac:	2301      	movs	r3, #1
 80062ae:	e0b8      	b.n	8006422 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f003 0302 	and.w	r3, r3, #2
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d020      	beq.n	80062fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f003 0304 	and.w	r3, r3, #4
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d005      	beq.n	80062d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80062c8:	4b59      	ldr	r3, [pc, #356]	; (8006430 <HAL_RCC_ClockConfig+0x1bc>)
 80062ca:	689b      	ldr	r3, [r3, #8]
 80062cc:	4a58      	ldr	r2, [pc, #352]	; (8006430 <HAL_RCC_ClockConfig+0x1bc>)
 80062ce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80062d2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f003 0308 	and.w	r3, r3, #8
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d005      	beq.n	80062ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80062e0:	4b53      	ldr	r3, [pc, #332]	; (8006430 <HAL_RCC_ClockConfig+0x1bc>)
 80062e2:	689b      	ldr	r3, [r3, #8]
 80062e4:	4a52      	ldr	r2, [pc, #328]	; (8006430 <HAL_RCC_ClockConfig+0x1bc>)
 80062e6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80062ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80062ec:	4b50      	ldr	r3, [pc, #320]	; (8006430 <HAL_RCC_ClockConfig+0x1bc>)
 80062ee:	689b      	ldr	r3, [r3, #8]
 80062f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	689b      	ldr	r3, [r3, #8]
 80062f8:	494d      	ldr	r1, [pc, #308]	; (8006430 <HAL_RCC_ClockConfig+0x1bc>)
 80062fa:	4313      	orrs	r3, r2
 80062fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f003 0301 	and.w	r3, r3, #1
 8006306:	2b00      	cmp	r3, #0
 8006308:	d044      	beq.n	8006394 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	2b01      	cmp	r3, #1
 8006310:	d107      	bne.n	8006322 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006312:	4b47      	ldr	r3, [pc, #284]	; (8006430 <HAL_RCC_ClockConfig+0x1bc>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800631a:	2b00      	cmp	r3, #0
 800631c:	d119      	bne.n	8006352 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800631e:	2301      	movs	r3, #1
 8006320:	e07f      	b.n	8006422 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	2b02      	cmp	r3, #2
 8006328:	d003      	beq.n	8006332 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800632e:	2b03      	cmp	r3, #3
 8006330:	d107      	bne.n	8006342 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006332:	4b3f      	ldr	r3, [pc, #252]	; (8006430 <HAL_RCC_ClockConfig+0x1bc>)
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800633a:	2b00      	cmp	r3, #0
 800633c:	d109      	bne.n	8006352 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800633e:	2301      	movs	r3, #1
 8006340:	e06f      	b.n	8006422 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006342:	4b3b      	ldr	r3, [pc, #236]	; (8006430 <HAL_RCC_ClockConfig+0x1bc>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f003 0302 	and.w	r3, r3, #2
 800634a:	2b00      	cmp	r3, #0
 800634c:	d101      	bne.n	8006352 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800634e:	2301      	movs	r3, #1
 8006350:	e067      	b.n	8006422 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006352:	4b37      	ldr	r3, [pc, #220]	; (8006430 <HAL_RCC_ClockConfig+0x1bc>)
 8006354:	689b      	ldr	r3, [r3, #8]
 8006356:	f023 0203 	bic.w	r2, r3, #3
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	685b      	ldr	r3, [r3, #4]
 800635e:	4934      	ldr	r1, [pc, #208]	; (8006430 <HAL_RCC_ClockConfig+0x1bc>)
 8006360:	4313      	orrs	r3, r2
 8006362:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006364:	f7fc ffe8 	bl	8003338 <HAL_GetTick>
 8006368:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800636a:	e00a      	b.n	8006382 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800636c:	f7fc ffe4 	bl	8003338 <HAL_GetTick>
 8006370:	4602      	mov	r2, r0
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	1ad3      	subs	r3, r2, r3
 8006376:	f241 3288 	movw	r2, #5000	; 0x1388
 800637a:	4293      	cmp	r3, r2
 800637c:	d901      	bls.n	8006382 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800637e:	2303      	movs	r3, #3
 8006380:	e04f      	b.n	8006422 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006382:	4b2b      	ldr	r3, [pc, #172]	; (8006430 <HAL_RCC_ClockConfig+0x1bc>)
 8006384:	689b      	ldr	r3, [r3, #8]
 8006386:	f003 020c 	and.w	r2, r3, #12
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	685b      	ldr	r3, [r3, #4]
 800638e:	009b      	lsls	r3, r3, #2
 8006390:	429a      	cmp	r2, r3
 8006392:	d1eb      	bne.n	800636c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006394:	4b25      	ldr	r3, [pc, #148]	; (800642c <HAL_RCC_ClockConfig+0x1b8>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f003 0307 	and.w	r3, r3, #7
 800639c:	683a      	ldr	r2, [r7, #0]
 800639e:	429a      	cmp	r2, r3
 80063a0:	d20c      	bcs.n	80063bc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063a2:	4b22      	ldr	r3, [pc, #136]	; (800642c <HAL_RCC_ClockConfig+0x1b8>)
 80063a4:	683a      	ldr	r2, [r7, #0]
 80063a6:	b2d2      	uxtb	r2, r2
 80063a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80063aa:	4b20      	ldr	r3, [pc, #128]	; (800642c <HAL_RCC_ClockConfig+0x1b8>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f003 0307 	and.w	r3, r3, #7
 80063b2:	683a      	ldr	r2, [r7, #0]
 80063b4:	429a      	cmp	r2, r3
 80063b6:	d001      	beq.n	80063bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80063b8:	2301      	movs	r3, #1
 80063ba:	e032      	b.n	8006422 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f003 0304 	and.w	r3, r3, #4
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d008      	beq.n	80063da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80063c8:	4b19      	ldr	r3, [pc, #100]	; (8006430 <HAL_RCC_ClockConfig+0x1bc>)
 80063ca:	689b      	ldr	r3, [r3, #8]
 80063cc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	68db      	ldr	r3, [r3, #12]
 80063d4:	4916      	ldr	r1, [pc, #88]	; (8006430 <HAL_RCC_ClockConfig+0x1bc>)
 80063d6:	4313      	orrs	r3, r2
 80063d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f003 0308 	and.w	r3, r3, #8
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d009      	beq.n	80063fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80063e6:	4b12      	ldr	r3, [pc, #72]	; (8006430 <HAL_RCC_ClockConfig+0x1bc>)
 80063e8:	689b      	ldr	r3, [r3, #8]
 80063ea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	691b      	ldr	r3, [r3, #16]
 80063f2:	00db      	lsls	r3, r3, #3
 80063f4:	490e      	ldr	r1, [pc, #56]	; (8006430 <HAL_RCC_ClockConfig+0x1bc>)
 80063f6:	4313      	orrs	r3, r2
 80063f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80063fa:	f000 f821 	bl	8006440 <HAL_RCC_GetSysClockFreq>
 80063fe:	4602      	mov	r2, r0
 8006400:	4b0b      	ldr	r3, [pc, #44]	; (8006430 <HAL_RCC_ClockConfig+0x1bc>)
 8006402:	689b      	ldr	r3, [r3, #8]
 8006404:	091b      	lsrs	r3, r3, #4
 8006406:	f003 030f 	and.w	r3, r3, #15
 800640a:	490a      	ldr	r1, [pc, #40]	; (8006434 <HAL_RCC_ClockConfig+0x1c0>)
 800640c:	5ccb      	ldrb	r3, [r1, r3]
 800640e:	fa22 f303 	lsr.w	r3, r2, r3
 8006412:	4a09      	ldr	r2, [pc, #36]	; (8006438 <HAL_RCC_ClockConfig+0x1c4>)
 8006414:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006416:	4b09      	ldr	r3, [pc, #36]	; (800643c <HAL_RCC_ClockConfig+0x1c8>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4618      	mov	r0, r3
 800641c:	f7fc fcd0 	bl	8002dc0 <HAL_InitTick>

  return HAL_OK;
 8006420:	2300      	movs	r3, #0
}
 8006422:	4618      	mov	r0, r3
 8006424:	3710      	adds	r7, #16
 8006426:	46bd      	mov	sp, r7
 8006428:	bd80      	pop	{r7, pc}
 800642a:	bf00      	nop
 800642c:	40023c00 	.word	0x40023c00
 8006430:	40023800 	.word	0x40023800
 8006434:	080174d0 	.word	0x080174d0
 8006438:	20000234 	.word	0x20000234
 800643c:	20000238 	.word	0x20000238

08006440 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006440:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006444:	b090      	sub	sp, #64	; 0x40
 8006446:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006448:	2300      	movs	r3, #0
 800644a:	637b      	str	r3, [r7, #52]	; 0x34
 800644c:	2300      	movs	r3, #0
 800644e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006450:	2300      	movs	r3, #0
 8006452:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8006454:	2300      	movs	r3, #0
 8006456:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006458:	4b59      	ldr	r3, [pc, #356]	; (80065c0 <HAL_RCC_GetSysClockFreq+0x180>)
 800645a:	689b      	ldr	r3, [r3, #8]
 800645c:	f003 030c 	and.w	r3, r3, #12
 8006460:	2b08      	cmp	r3, #8
 8006462:	d00d      	beq.n	8006480 <HAL_RCC_GetSysClockFreq+0x40>
 8006464:	2b08      	cmp	r3, #8
 8006466:	f200 80a1 	bhi.w	80065ac <HAL_RCC_GetSysClockFreq+0x16c>
 800646a:	2b00      	cmp	r3, #0
 800646c:	d002      	beq.n	8006474 <HAL_RCC_GetSysClockFreq+0x34>
 800646e:	2b04      	cmp	r3, #4
 8006470:	d003      	beq.n	800647a <HAL_RCC_GetSysClockFreq+0x3a>
 8006472:	e09b      	b.n	80065ac <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006474:	4b53      	ldr	r3, [pc, #332]	; (80065c4 <HAL_RCC_GetSysClockFreq+0x184>)
 8006476:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8006478:	e09b      	b.n	80065b2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800647a:	4b53      	ldr	r3, [pc, #332]	; (80065c8 <HAL_RCC_GetSysClockFreq+0x188>)
 800647c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800647e:	e098      	b.n	80065b2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006480:	4b4f      	ldr	r3, [pc, #316]	; (80065c0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006488:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800648a:	4b4d      	ldr	r3, [pc, #308]	; (80065c0 <HAL_RCC_GetSysClockFreq+0x180>)
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006492:	2b00      	cmp	r3, #0
 8006494:	d028      	beq.n	80064e8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006496:	4b4a      	ldr	r3, [pc, #296]	; (80065c0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	099b      	lsrs	r3, r3, #6
 800649c:	2200      	movs	r2, #0
 800649e:	623b      	str	r3, [r7, #32]
 80064a0:	627a      	str	r2, [r7, #36]	; 0x24
 80064a2:	6a3b      	ldr	r3, [r7, #32]
 80064a4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80064a8:	2100      	movs	r1, #0
 80064aa:	4b47      	ldr	r3, [pc, #284]	; (80065c8 <HAL_RCC_GetSysClockFreq+0x188>)
 80064ac:	fb03 f201 	mul.w	r2, r3, r1
 80064b0:	2300      	movs	r3, #0
 80064b2:	fb00 f303 	mul.w	r3, r0, r3
 80064b6:	4413      	add	r3, r2
 80064b8:	4a43      	ldr	r2, [pc, #268]	; (80065c8 <HAL_RCC_GetSysClockFreq+0x188>)
 80064ba:	fba0 1202 	umull	r1, r2, r0, r2
 80064be:	62fa      	str	r2, [r7, #44]	; 0x2c
 80064c0:	460a      	mov	r2, r1
 80064c2:	62ba      	str	r2, [r7, #40]	; 0x28
 80064c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80064c6:	4413      	add	r3, r2
 80064c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80064ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064cc:	2200      	movs	r2, #0
 80064ce:	61bb      	str	r3, [r7, #24]
 80064d0:	61fa      	str	r2, [r7, #28]
 80064d2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80064d6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80064da:	f7f9 fee1 	bl	80002a0 <__aeabi_uldivmod>
 80064de:	4602      	mov	r2, r0
 80064e0:	460b      	mov	r3, r1
 80064e2:	4613      	mov	r3, r2
 80064e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80064e6:	e053      	b.n	8006590 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80064e8:	4b35      	ldr	r3, [pc, #212]	; (80065c0 <HAL_RCC_GetSysClockFreq+0x180>)
 80064ea:	685b      	ldr	r3, [r3, #4]
 80064ec:	099b      	lsrs	r3, r3, #6
 80064ee:	2200      	movs	r2, #0
 80064f0:	613b      	str	r3, [r7, #16]
 80064f2:	617a      	str	r2, [r7, #20]
 80064f4:	693b      	ldr	r3, [r7, #16]
 80064f6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80064fa:	f04f 0b00 	mov.w	fp, #0
 80064fe:	4652      	mov	r2, sl
 8006500:	465b      	mov	r3, fp
 8006502:	f04f 0000 	mov.w	r0, #0
 8006506:	f04f 0100 	mov.w	r1, #0
 800650a:	0159      	lsls	r1, r3, #5
 800650c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006510:	0150      	lsls	r0, r2, #5
 8006512:	4602      	mov	r2, r0
 8006514:	460b      	mov	r3, r1
 8006516:	ebb2 080a 	subs.w	r8, r2, sl
 800651a:	eb63 090b 	sbc.w	r9, r3, fp
 800651e:	f04f 0200 	mov.w	r2, #0
 8006522:	f04f 0300 	mov.w	r3, #0
 8006526:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800652a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800652e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006532:	ebb2 0408 	subs.w	r4, r2, r8
 8006536:	eb63 0509 	sbc.w	r5, r3, r9
 800653a:	f04f 0200 	mov.w	r2, #0
 800653e:	f04f 0300 	mov.w	r3, #0
 8006542:	00eb      	lsls	r3, r5, #3
 8006544:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006548:	00e2      	lsls	r2, r4, #3
 800654a:	4614      	mov	r4, r2
 800654c:	461d      	mov	r5, r3
 800654e:	eb14 030a 	adds.w	r3, r4, sl
 8006552:	603b      	str	r3, [r7, #0]
 8006554:	eb45 030b 	adc.w	r3, r5, fp
 8006558:	607b      	str	r3, [r7, #4]
 800655a:	f04f 0200 	mov.w	r2, #0
 800655e:	f04f 0300 	mov.w	r3, #0
 8006562:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006566:	4629      	mov	r1, r5
 8006568:	028b      	lsls	r3, r1, #10
 800656a:	4621      	mov	r1, r4
 800656c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006570:	4621      	mov	r1, r4
 8006572:	028a      	lsls	r2, r1, #10
 8006574:	4610      	mov	r0, r2
 8006576:	4619      	mov	r1, r3
 8006578:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800657a:	2200      	movs	r2, #0
 800657c:	60bb      	str	r3, [r7, #8]
 800657e:	60fa      	str	r2, [r7, #12]
 8006580:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006584:	f7f9 fe8c 	bl	80002a0 <__aeabi_uldivmod>
 8006588:	4602      	mov	r2, r0
 800658a:	460b      	mov	r3, r1
 800658c:	4613      	mov	r3, r2
 800658e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006590:	4b0b      	ldr	r3, [pc, #44]	; (80065c0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006592:	685b      	ldr	r3, [r3, #4]
 8006594:	0c1b      	lsrs	r3, r3, #16
 8006596:	f003 0303 	and.w	r3, r3, #3
 800659a:	3301      	adds	r3, #1
 800659c:	005b      	lsls	r3, r3, #1
 800659e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80065a0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80065a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80065a8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80065aa:	e002      	b.n	80065b2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80065ac:	4b05      	ldr	r3, [pc, #20]	; (80065c4 <HAL_RCC_GetSysClockFreq+0x184>)
 80065ae:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80065b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80065b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80065b4:	4618      	mov	r0, r3
 80065b6:	3740      	adds	r7, #64	; 0x40
 80065b8:	46bd      	mov	sp, r7
 80065ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80065be:	bf00      	nop
 80065c0:	40023800 	.word	0x40023800
 80065c4:	00f42400 	.word	0x00f42400
 80065c8:	017d7840 	.word	0x017d7840

080065cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80065cc:	b480      	push	{r7}
 80065ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80065d0:	4b03      	ldr	r3, [pc, #12]	; (80065e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80065d2:	681b      	ldr	r3, [r3, #0]
}
 80065d4:	4618      	mov	r0, r3
 80065d6:	46bd      	mov	sp, r7
 80065d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065dc:	4770      	bx	lr
 80065de:	bf00      	nop
 80065e0:	20000234 	.word	0x20000234

080065e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80065e8:	f7ff fff0 	bl	80065cc <HAL_RCC_GetHCLKFreq>
 80065ec:	4602      	mov	r2, r0
 80065ee:	4b05      	ldr	r3, [pc, #20]	; (8006604 <HAL_RCC_GetPCLK1Freq+0x20>)
 80065f0:	689b      	ldr	r3, [r3, #8]
 80065f2:	0a9b      	lsrs	r3, r3, #10
 80065f4:	f003 0307 	and.w	r3, r3, #7
 80065f8:	4903      	ldr	r1, [pc, #12]	; (8006608 <HAL_RCC_GetPCLK1Freq+0x24>)
 80065fa:	5ccb      	ldrb	r3, [r1, r3]
 80065fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006600:	4618      	mov	r0, r3
 8006602:	bd80      	pop	{r7, pc}
 8006604:	40023800 	.word	0x40023800
 8006608:	080174e0 	.word	0x080174e0

0800660c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006610:	f7ff ffdc 	bl	80065cc <HAL_RCC_GetHCLKFreq>
 8006614:	4602      	mov	r2, r0
 8006616:	4b05      	ldr	r3, [pc, #20]	; (800662c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006618:	689b      	ldr	r3, [r3, #8]
 800661a:	0b5b      	lsrs	r3, r3, #13
 800661c:	f003 0307 	and.w	r3, r3, #7
 8006620:	4903      	ldr	r1, [pc, #12]	; (8006630 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006622:	5ccb      	ldrb	r3, [r1, r3]
 8006624:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006628:	4618      	mov	r0, r3
 800662a:	bd80      	pop	{r7, pc}
 800662c:	40023800 	.word	0x40023800
 8006630:	080174e0 	.word	0x080174e0

08006634 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006634:	b480      	push	{r7}
 8006636:	b083      	sub	sp, #12
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
 800663c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	220f      	movs	r2, #15
 8006642:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006644:	4b12      	ldr	r3, [pc, #72]	; (8006690 <HAL_RCC_GetClockConfig+0x5c>)
 8006646:	689b      	ldr	r3, [r3, #8]
 8006648:	f003 0203 	and.w	r2, r3, #3
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006650:	4b0f      	ldr	r3, [pc, #60]	; (8006690 <HAL_RCC_GetClockConfig+0x5c>)
 8006652:	689b      	ldr	r3, [r3, #8]
 8006654:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800665c:	4b0c      	ldr	r3, [pc, #48]	; (8006690 <HAL_RCC_GetClockConfig+0x5c>)
 800665e:	689b      	ldr	r3, [r3, #8]
 8006660:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006668:	4b09      	ldr	r3, [pc, #36]	; (8006690 <HAL_RCC_GetClockConfig+0x5c>)
 800666a:	689b      	ldr	r3, [r3, #8]
 800666c:	08db      	lsrs	r3, r3, #3
 800666e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006676:	4b07      	ldr	r3, [pc, #28]	; (8006694 <HAL_RCC_GetClockConfig+0x60>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f003 0207 	and.w	r2, r3, #7
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	601a      	str	r2, [r3, #0]
}
 8006682:	bf00      	nop
 8006684:	370c      	adds	r7, #12
 8006686:	46bd      	mov	sp, r7
 8006688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668c:	4770      	bx	lr
 800668e:	bf00      	nop
 8006690:	40023800 	.word	0x40023800
 8006694:	40023c00 	.word	0x40023c00

08006698 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b086      	sub	sp, #24
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80066a0:	2300      	movs	r3, #0
 80066a2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80066a4:	2300      	movs	r3, #0
 80066a6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f003 0301 	and.w	r3, r3, #1
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d105      	bne.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d035      	beq.n	800672c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80066c0:	4b62      	ldr	r3, [pc, #392]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80066c2:	2200      	movs	r2, #0
 80066c4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80066c6:	f7fc fe37 	bl	8003338 <HAL_GetTick>
 80066ca:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80066cc:	e008      	b.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80066ce:	f7fc fe33 	bl	8003338 <HAL_GetTick>
 80066d2:	4602      	mov	r2, r0
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	1ad3      	subs	r3, r2, r3
 80066d8:	2b02      	cmp	r3, #2
 80066da:	d901      	bls.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80066dc:	2303      	movs	r3, #3
 80066de:	e0b0      	b.n	8006842 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80066e0:	4b5b      	ldr	r3, [pc, #364]	; (8006850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d1f0      	bne.n	80066ce <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	019a      	lsls	r2, r3, #6
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	689b      	ldr	r3, [r3, #8]
 80066f6:	071b      	lsls	r3, r3, #28
 80066f8:	4955      	ldr	r1, [pc, #340]	; (8006850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80066fa:	4313      	orrs	r3, r2
 80066fc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006700:	4b52      	ldr	r3, [pc, #328]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006702:	2201      	movs	r2, #1
 8006704:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006706:	f7fc fe17 	bl	8003338 <HAL_GetTick>
 800670a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800670c:	e008      	b.n	8006720 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800670e:	f7fc fe13 	bl	8003338 <HAL_GetTick>
 8006712:	4602      	mov	r2, r0
 8006714:	697b      	ldr	r3, [r7, #20]
 8006716:	1ad3      	subs	r3, r2, r3
 8006718:	2b02      	cmp	r3, #2
 800671a:	d901      	bls.n	8006720 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800671c:	2303      	movs	r3, #3
 800671e:	e090      	b.n	8006842 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006720:	4b4b      	ldr	r3, [pc, #300]	; (8006850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006728:	2b00      	cmp	r3, #0
 800672a:	d0f0      	beq.n	800670e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f003 0302 	and.w	r3, r3, #2
 8006734:	2b00      	cmp	r3, #0
 8006736:	f000 8083 	beq.w	8006840 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800673a:	2300      	movs	r3, #0
 800673c:	60fb      	str	r3, [r7, #12]
 800673e:	4b44      	ldr	r3, [pc, #272]	; (8006850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006742:	4a43      	ldr	r2, [pc, #268]	; (8006850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006744:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006748:	6413      	str	r3, [r2, #64]	; 0x40
 800674a:	4b41      	ldr	r3, [pc, #260]	; (8006850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800674c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800674e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006752:	60fb      	str	r3, [r7, #12]
 8006754:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006756:	4b3f      	ldr	r3, [pc, #252]	; (8006854 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a3e      	ldr	r2, [pc, #248]	; (8006854 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800675c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006760:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006762:	f7fc fde9 	bl	8003338 <HAL_GetTick>
 8006766:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006768:	e008      	b.n	800677c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800676a:	f7fc fde5 	bl	8003338 <HAL_GetTick>
 800676e:	4602      	mov	r2, r0
 8006770:	697b      	ldr	r3, [r7, #20]
 8006772:	1ad3      	subs	r3, r2, r3
 8006774:	2b02      	cmp	r3, #2
 8006776:	d901      	bls.n	800677c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006778:	2303      	movs	r3, #3
 800677a:	e062      	b.n	8006842 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800677c:	4b35      	ldr	r3, [pc, #212]	; (8006854 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006784:	2b00      	cmp	r3, #0
 8006786:	d0f0      	beq.n	800676a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006788:	4b31      	ldr	r3, [pc, #196]	; (8006850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800678a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800678c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006790:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d02f      	beq.n	80067f8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	68db      	ldr	r3, [r3, #12]
 800679c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80067a0:	693a      	ldr	r2, [r7, #16]
 80067a2:	429a      	cmp	r2, r3
 80067a4:	d028      	beq.n	80067f8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80067a6:	4b2a      	ldr	r3, [pc, #168]	; (8006850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80067a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067ae:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80067b0:	4b29      	ldr	r3, [pc, #164]	; (8006858 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80067b2:	2201      	movs	r2, #1
 80067b4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80067b6:	4b28      	ldr	r3, [pc, #160]	; (8006858 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80067b8:	2200      	movs	r2, #0
 80067ba:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80067bc:	4a24      	ldr	r2, [pc, #144]	; (8006850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80067be:	693b      	ldr	r3, [r7, #16]
 80067c0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80067c2:	4b23      	ldr	r3, [pc, #140]	; (8006850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80067c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067c6:	f003 0301 	and.w	r3, r3, #1
 80067ca:	2b01      	cmp	r3, #1
 80067cc:	d114      	bne.n	80067f8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80067ce:	f7fc fdb3 	bl	8003338 <HAL_GetTick>
 80067d2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067d4:	e00a      	b.n	80067ec <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80067d6:	f7fc fdaf 	bl	8003338 <HAL_GetTick>
 80067da:	4602      	mov	r2, r0
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	1ad3      	subs	r3, r2, r3
 80067e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d901      	bls.n	80067ec <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80067e8:	2303      	movs	r3, #3
 80067ea:	e02a      	b.n	8006842 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067ec:	4b18      	ldr	r3, [pc, #96]	; (8006850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80067ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067f0:	f003 0302 	and.w	r3, r3, #2
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d0ee      	beq.n	80067d6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	68db      	ldr	r3, [r3, #12]
 80067fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006800:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006804:	d10d      	bne.n	8006822 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006806:	4b12      	ldr	r3, [pc, #72]	; (8006850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006808:	689b      	ldr	r3, [r3, #8]
 800680a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	68db      	ldr	r3, [r3, #12]
 8006812:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006816:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800681a:	490d      	ldr	r1, [pc, #52]	; (8006850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800681c:	4313      	orrs	r3, r2
 800681e:	608b      	str	r3, [r1, #8]
 8006820:	e005      	b.n	800682e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006822:	4b0b      	ldr	r3, [pc, #44]	; (8006850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006824:	689b      	ldr	r3, [r3, #8]
 8006826:	4a0a      	ldr	r2, [pc, #40]	; (8006850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006828:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800682c:	6093      	str	r3, [r2, #8]
 800682e:	4b08      	ldr	r3, [pc, #32]	; (8006850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006830:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	68db      	ldr	r3, [r3, #12]
 8006836:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800683a:	4905      	ldr	r1, [pc, #20]	; (8006850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800683c:	4313      	orrs	r3, r2
 800683e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006840:	2300      	movs	r3, #0
}
 8006842:	4618      	mov	r0, r3
 8006844:	3718      	adds	r7, #24
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}
 800684a:	bf00      	nop
 800684c:	42470068 	.word	0x42470068
 8006850:	40023800 	.word	0x40023800
 8006854:	40007000 	.word	0x40007000
 8006858:	42470e40 	.word	0x42470e40

0800685c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b084      	sub	sp, #16
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006864:	2301      	movs	r3, #1
 8006866:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d101      	bne.n	8006872 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800686e:	2301      	movs	r3, #1
 8006870:	e066      	b.n	8006940 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	7f5b      	ldrb	r3, [r3, #29]
 8006876:	b2db      	uxtb	r3, r3
 8006878:	2b00      	cmp	r3, #0
 800687a:	d105      	bne.n	8006888 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2200      	movs	r2, #0
 8006880:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006882:	6878      	ldr	r0, [r7, #4]
 8006884:	f7fc f97a 	bl	8002b7c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2202      	movs	r2, #2
 800688c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	22ca      	movs	r2, #202	; 0xca
 8006894:	625a      	str	r2, [r3, #36]	; 0x24
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	2253      	movs	r2, #83	; 0x53
 800689c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800689e:	6878      	ldr	r0, [r7, #4]
 80068a0:	f000 fa45 	bl	8006d2e <RTC_EnterInitMode>
 80068a4:	4603      	mov	r3, r0
 80068a6:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80068a8:	7bfb      	ldrb	r3, [r7, #15]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d12c      	bne.n	8006908 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	689b      	ldr	r3, [r3, #8]
 80068b4:	687a      	ldr	r2, [r7, #4]
 80068b6:	6812      	ldr	r2, [r2, #0]
 80068b8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80068bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80068c0:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	6899      	ldr	r1, [r3, #8]
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	685a      	ldr	r2, [r3, #4]
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	691b      	ldr	r3, [r3, #16]
 80068d0:	431a      	orrs	r2, r3
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	695b      	ldr	r3, [r3, #20]
 80068d6:	431a      	orrs	r2, r3
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	430a      	orrs	r2, r1
 80068de:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	687a      	ldr	r2, [r7, #4]
 80068e6:	68d2      	ldr	r2, [r2, #12]
 80068e8:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	6919      	ldr	r1, [r3, #16]
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	689b      	ldr	r3, [r3, #8]
 80068f4:	041a      	lsls	r2, r3, #16
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	430a      	orrs	r2, r1
 80068fc:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80068fe:	6878      	ldr	r0, [r7, #4]
 8006900:	f000 fa4c 	bl	8006d9c <RTC_ExitInitMode>
 8006904:	4603      	mov	r3, r0
 8006906:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8006908:	7bfb      	ldrb	r3, [r7, #15]
 800690a:	2b00      	cmp	r3, #0
 800690c:	d113      	bne.n	8006936 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800691c:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	699a      	ldr	r2, [r3, #24]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	430a      	orrs	r2, r1
 800692e:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2201      	movs	r2, #1
 8006934:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	22ff      	movs	r2, #255	; 0xff
 800693c:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 800693e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006940:	4618      	mov	r0, r3
 8006942:	3710      	adds	r7, #16
 8006944:	46bd      	mov	sp, r7
 8006946:	bd80      	pop	{r7, pc}

08006948 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006948:	b590      	push	{r4, r7, lr}
 800694a:	b087      	sub	sp, #28
 800694c:	af00      	add	r7, sp, #0
 800694e:	60f8      	str	r0, [r7, #12]
 8006950:	60b9      	str	r1, [r7, #8]
 8006952:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006954:	2300      	movs	r3, #0
 8006956:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	7f1b      	ldrb	r3, [r3, #28]
 800695c:	2b01      	cmp	r3, #1
 800695e:	d101      	bne.n	8006964 <HAL_RTC_SetTime+0x1c>
 8006960:	2302      	movs	r3, #2
 8006962:	e087      	b.n	8006a74 <HAL_RTC_SetTime+0x12c>
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	2201      	movs	r2, #1
 8006968:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	2202      	movs	r2, #2
 800696e:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d126      	bne.n	80069c4 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	689b      	ldr	r3, [r3, #8]
 800697c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006980:	2b00      	cmp	r3, #0
 8006982:	d102      	bne.n	800698a <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	2200      	movs	r2, #0
 8006988:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	781b      	ldrb	r3, [r3, #0]
 800698e:	4618      	mov	r0, r3
 8006990:	f000 fa29 	bl	8006de6 <RTC_ByteToBcd2>
 8006994:	4603      	mov	r3, r0
 8006996:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	785b      	ldrb	r3, [r3, #1]
 800699c:	4618      	mov	r0, r3
 800699e:	f000 fa22 	bl	8006de6 <RTC_ByteToBcd2>
 80069a2:	4603      	mov	r3, r0
 80069a4:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80069a6:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	789b      	ldrb	r3, [r3, #2]
 80069ac:	4618      	mov	r0, r3
 80069ae:	f000 fa1a 	bl	8006de6 <RTC_ByteToBcd2>
 80069b2:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80069b4:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	78db      	ldrb	r3, [r3, #3]
 80069bc:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80069be:	4313      	orrs	r3, r2
 80069c0:	617b      	str	r3, [r7, #20]
 80069c2:	e018      	b.n	80069f6 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	689b      	ldr	r3, [r3, #8]
 80069ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d102      	bne.n	80069d8 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	2200      	movs	r2, #0
 80069d6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	781b      	ldrb	r3, [r3, #0]
 80069dc:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	785b      	ldrb	r3, [r3, #1]
 80069e2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80069e4:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80069e6:	68ba      	ldr	r2, [r7, #8]
 80069e8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80069ea:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	78db      	ldrb	r3, [r3, #3]
 80069f0:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80069f2:	4313      	orrs	r3, r2
 80069f4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	22ca      	movs	r2, #202	; 0xca
 80069fc:	625a      	str	r2, [r3, #36]	; 0x24
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	2253      	movs	r2, #83	; 0x53
 8006a04:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006a06:	68f8      	ldr	r0, [r7, #12]
 8006a08:	f000 f991 	bl	8006d2e <RTC_EnterInitMode>
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006a10:	7cfb      	ldrb	r3, [r7, #19]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d120      	bne.n	8006a58 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681a      	ldr	r2, [r3, #0]
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006a20:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006a24:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	689a      	ldr	r2, [r3, #8]
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006a34:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	6899      	ldr	r1, [r3, #8]
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	68da      	ldr	r2, [r3, #12]
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	691b      	ldr	r3, [r3, #16]
 8006a44:	431a      	orrs	r2, r3
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	430a      	orrs	r2, r1
 8006a4c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006a4e:	68f8      	ldr	r0, [r7, #12]
 8006a50:	f000 f9a4 	bl	8006d9c <RTC_ExitInitMode>
 8006a54:	4603      	mov	r3, r0
 8006a56:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006a58:	7cfb      	ldrb	r3, [r7, #19]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d102      	bne.n	8006a64 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	2201      	movs	r2, #1
 8006a62:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	22ff      	movs	r2, #255	; 0xff
 8006a6a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	771a      	strb	r2, [r3, #28]

  return status;
 8006a72:	7cfb      	ldrb	r3, [r7, #19]
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	371c      	adds	r7, #28
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bd90      	pop	{r4, r7, pc}

08006a7c <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b086      	sub	sp, #24
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	60f8      	str	r0, [r7, #12]
 8006a84:	60b9      	str	r1, [r7, #8]
 8006a86:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	691b      	ldr	r3, [r3, #16]
 8006a9c:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006aae:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006ab2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8006ab4:	697b      	ldr	r3, [r7, #20]
 8006ab6:	0c1b      	lsrs	r3, r3, #16
 8006ab8:	b2db      	uxtb	r3, r3
 8006aba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006abe:	b2da      	uxtb	r2, r3
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006ac4:	697b      	ldr	r3, [r7, #20]
 8006ac6:	0a1b      	lsrs	r3, r3, #8
 8006ac8:	b2db      	uxtb	r3, r3
 8006aca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006ace:	b2da      	uxtb	r2, r3
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	b2db      	uxtb	r3, r3
 8006ad8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006adc:	b2da      	uxtb	r2, r3
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8006ae2:	697b      	ldr	r3, [r7, #20]
 8006ae4:	0d9b      	lsrs	r3, r3, #22
 8006ae6:	b2db      	uxtb	r3, r3
 8006ae8:	f003 0301 	and.w	r3, r3, #1
 8006aec:	b2da      	uxtb	r2, r3
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d11a      	bne.n	8006b2e <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	781b      	ldrb	r3, [r3, #0]
 8006afc:	4618      	mov	r0, r3
 8006afe:	f000 f98f 	bl	8006e20 <RTC_Bcd2ToByte>
 8006b02:	4603      	mov	r3, r0
 8006b04:	461a      	mov	r2, r3
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	785b      	ldrb	r3, [r3, #1]
 8006b0e:	4618      	mov	r0, r3
 8006b10:	f000 f986 	bl	8006e20 <RTC_Bcd2ToByte>
 8006b14:	4603      	mov	r3, r0
 8006b16:	461a      	mov	r2, r3
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	789b      	ldrb	r3, [r3, #2]
 8006b20:	4618      	mov	r0, r3
 8006b22:	f000 f97d 	bl	8006e20 <RTC_Bcd2ToByte>
 8006b26:	4603      	mov	r3, r0
 8006b28:	461a      	mov	r2, r3
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8006b2e:	2300      	movs	r3, #0
}
 8006b30:	4618      	mov	r0, r3
 8006b32:	3718      	adds	r7, #24
 8006b34:	46bd      	mov	sp, r7
 8006b36:	bd80      	pop	{r7, pc}

08006b38 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006b38:	b590      	push	{r4, r7, lr}
 8006b3a:	b087      	sub	sp, #28
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	60f8      	str	r0, [r7, #12]
 8006b40:	60b9      	str	r1, [r7, #8]
 8006b42:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006b44:	2300      	movs	r3, #0
 8006b46:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	7f1b      	ldrb	r3, [r3, #28]
 8006b4c:	2b01      	cmp	r3, #1
 8006b4e:	d101      	bne.n	8006b54 <HAL_RTC_SetDate+0x1c>
 8006b50:	2302      	movs	r3, #2
 8006b52:	e071      	b.n	8006c38 <HAL_RTC_SetDate+0x100>
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	2201      	movs	r2, #1
 8006b58:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	2202      	movs	r2, #2
 8006b5e:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d10e      	bne.n	8006b84 <HAL_RTC_SetDate+0x4c>
 8006b66:	68bb      	ldr	r3, [r7, #8]
 8006b68:	785b      	ldrb	r3, [r3, #1]
 8006b6a:	f003 0310 	and.w	r3, r3, #16
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d008      	beq.n	8006b84 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	785b      	ldrb	r3, [r3, #1]
 8006b76:	f023 0310 	bic.w	r3, r3, #16
 8006b7a:	b2db      	uxtb	r3, r3
 8006b7c:	330a      	adds	r3, #10
 8006b7e:	b2da      	uxtb	r2, r3
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d11c      	bne.n	8006bc4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	78db      	ldrb	r3, [r3, #3]
 8006b8e:	4618      	mov	r0, r3
 8006b90:	f000 f929 	bl	8006de6 <RTC_ByteToBcd2>
 8006b94:	4603      	mov	r3, r0
 8006b96:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	785b      	ldrb	r3, [r3, #1]
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	f000 f922 	bl	8006de6 <RTC_ByteToBcd2>
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006ba6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8006ba8:	68bb      	ldr	r3, [r7, #8]
 8006baa:	789b      	ldrb	r3, [r3, #2]
 8006bac:	4618      	mov	r0, r3
 8006bae:	f000 f91a 	bl	8006de6 <RTC_ByteToBcd2>
 8006bb2:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006bb4:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	781b      	ldrb	r3, [r3, #0]
 8006bbc:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	617b      	str	r3, [r7, #20]
 8006bc2:	e00e      	b.n	8006be2 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	78db      	ldrb	r3, [r3, #3]
 8006bc8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	785b      	ldrb	r3, [r3, #1]
 8006bce:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006bd0:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8006bd2:	68ba      	ldr	r2, [r7, #8]
 8006bd4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006bd6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006bd8:	68bb      	ldr	r3, [r7, #8]
 8006bda:	781b      	ldrb	r3, [r3, #0]
 8006bdc:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006bde:	4313      	orrs	r3, r2
 8006be0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	22ca      	movs	r2, #202	; 0xca
 8006be8:	625a      	str	r2, [r3, #36]	; 0x24
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	2253      	movs	r2, #83	; 0x53
 8006bf0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006bf2:	68f8      	ldr	r0, [r7, #12]
 8006bf4:	f000 f89b 	bl	8006d2e <RTC_EnterInitMode>
 8006bf8:	4603      	mov	r3, r0
 8006bfa:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006bfc:	7cfb      	ldrb	r3, [r7, #19]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d10c      	bne.n	8006c1c <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681a      	ldr	r2, [r3, #0]
 8006c06:	697b      	ldr	r3, [r7, #20]
 8006c08:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006c0c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006c10:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006c12:	68f8      	ldr	r0, [r7, #12]
 8006c14:	f000 f8c2 	bl	8006d9c <RTC_ExitInitMode>
 8006c18:	4603      	mov	r3, r0
 8006c1a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006c1c:	7cfb      	ldrb	r3, [r7, #19]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d102      	bne.n	8006c28 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	2201      	movs	r2, #1
 8006c26:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	22ff      	movs	r2, #255	; 0xff
 8006c2e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2200      	movs	r2, #0
 8006c34:	771a      	strb	r2, [r3, #28]

  return status;
 8006c36:	7cfb      	ldrb	r3, [r7, #19]
}
 8006c38:	4618      	mov	r0, r3
 8006c3a:	371c      	adds	r7, #28
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	bd90      	pop	{r4, r7, pc}

08006c40 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b086      	sub	sp, #24
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	60f8      	str	r0, [r7, #12]
 8006c48:	60b9      	str	r1, [r7, #8]
 8006c4a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	685b      	ldr	r3, [r3, #4]
 8006c56:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006c5a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006c5e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8006c60:	697b      	ldr	r3, [r7, #20]
 8006c62:	0c1b      	lsrs	r3, r3, #16
 8006c64:	b2da      	uxtb	r2, r3
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	0a1b      	lsrs	r3, r3, #8
 8006c6e:	b2db      	uxtb	r3, r3
 8006c70:	f003 031f 	and.w	r3, r3, #31
 8006c74:	b2da      	uxtb	r2, r3
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8006c7a:	697b      	ldr	r3, [r7, #20]
 8006c7c:	b2db      	uxtb	r3, r3
 8006c7e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006c82:	b2da      	uxtb	r2, r3
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8006c88:	697b      	ldr	r3, [r7, #20]
 8006c8a:	0b5b      	lsrs	r3, r3, #13
 8006c8c:	b2db      	uxtb	r3, r3
 8006c8e:	f003 0307 	and.w	r3, r3, #7
 8006c92:	b2da      	uxtb	r2, r3
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d11a      	bne.n	8006cd4 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	78db      	ldrb	r3, [r3, #3]
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	f000 f8bc 	bl	8006e20 <RTC_Bcd2ToByte>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	461a      	mov	r2, r3
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	785b      	ldrb	r3, [r3, #1]
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	f000 f8b3 	bl	8006e20 <RTC_Bcd2ToByte>
 8006cba:	4603      	mov	r3, r0
 8006cbc:	461a      	mov	r2, r3
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	789b      	ldrb	r3, [r3, #2]
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	f000 f8aa 	bl	8006e20 <RTC_Bcd2ToByte>
 8006ccc:	4603      	mov	r3, r0
 8006cce:	461a      	mov	r2, r3
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006cd4:	2300      	movs	r3, #0
}
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	3718      	adds	r7, #24
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	bd80      	pop	{r7, pc}

08006cde <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006cde:	b580      	push	{r7, lr}
 8006ce0:	b084      	sub	sp, #16
 8006ce2:	af00      	add	r7, sp, #0
 8006ce4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	68da      	ldr	r2, [r3, #12]
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006cf8:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006cfa:	f7fc fb1d 	bl	8003338 <HAL_GetTick>
 8006cfe:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006d00:	e009      	b.n	8006d16 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006d02:	f7fc fb19 	bl	8003338 <HAL_GetTick>
 8006d06:	4602      	mov	r2, r0
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	1ad3      	subs	r3, r2, r3
 8006d0c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006d10:	d901      	bls.n	8006d16 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8006d12:	2303      	movs	r3, #3
 8006d14:	e007      	b.n	8006d26 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	68db      	ldr	r3, [r3, #12]
 8006d1c:	f003 0320 	and.w	r3, r3, #32
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d0ee      	beq.n	8006d02 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8006d24:	2300      	movs	r3, #0
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	3710      	adds	r7, #16
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}

08006d2e <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006d2e:	b580      	push	{r7, lr}
 8006d30:	b084      	sub	sp, #16
 8006d32:	af00      	add	r7, sp, #0
 8006d34:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006d36:	2300      	movs	r3, #0
 8006d38:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	68db      	ldr	r3, [r3, #12]
 8006d44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d122      	bne.n	8006d92 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	68da      	ldr	r2, [r3, #12]
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006d5a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006d5c:	f7fc faec 	bl	8003338 <HAL_GetTick>
 8006d60:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006d62:	e00c      	b.n	8006d7e <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006d64:	f7fc fae8 	bl	8003338 <HAL_GetTick>
 8006d68:	4602      	mov	r2, r0
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	1ad3      	subs	r3, r2, r3
 8006d6e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006d72:	d904      	bls.n	8006d7e <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2204      	movs	r2, #4
 8006d78:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	68db      	ldr	r3, [r3, #12]
 8006d84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d102      	bne.n	8006d92 <RTC_EnterInitMode+0x64>
 8006d8c:	7bfb      	ldrb	r3, [r7, #15]
 8006d8e:	2b01      	cmp	r3, #1
 8006d90:	d1e8      	bne.n	8006d64 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8006d92:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d94:	4618      	mov	r0, r3
 8006d96:	3710      	adds	r7, #16
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bd80      	pop	{r7, pc}

08006d9c <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b084      	sub	sp, #16
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006da4:	2300      	movs	r3, #0
 8006da6:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	68da      	ldr	r2, [r3, #12]
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006db6:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	f003 0320 	and.w	r3, r3, #32
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d10a      	bne.n	8006ddc <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f7ff ff89 	bl	8006cde <HAL_RTC_WaitForSynchro>
 8006dcc:	4603      	mov	r3, r0
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d004      	beq.n	8006ddc <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2204      	movs	r2, #4
 8006dd6:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8006dd8:	2301      	movs	r3, #1
 8006dda:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dde:	4618      	mov	r0, r3
 8006de0:	3710      	adds	r7, #16
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bd80      	pop	{r7, pc}

08006de6 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8006de6:	b480      	push	{r7}
 8006de8:	b085      	sub	sp, #20
 8006dea:	af00      	add	r7, sp, #0
 8006dec:	4603      	mov	r3, r0
 8006dee:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8006df0:	2300      	movs	r3, #0
 8006df2:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8006df4:	e005      	b.n	8006e02 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8006df6:	7bfb      	ldrb	r3, [r7, #15]
 8006df8:	3301      	adds	r3, #1
 8006dfa:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8006dfc:	79fb      	ldrb	r3, [r7, #7]
 8006dfe:	3b0a      	subs	r3, #10
 8006e00:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8006e02:	79fb      	ldrb	r3, [r7, #7]
 8006e04:	2b09      	cmp	r3, #9
 8006e06:	d8f6      	bhi.n	8006df6 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8006e08:	7bfb      	ldrb	r3, [r7, #15]
 8006e0a:	011b      	lsls	r3, r3, #4
 8006e0c:	b2da      	uxtb	r2, r3
 8006e0e:	79fb      	ldrb	r3, [r7, #7]
 8006e10:	4313      	orrs	r3, r2
 8006e12:	b2db      	uxtb	r3, r3
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	3714      	adds	r7, #20
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1e:	4770      	bx	lr

08006e20 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8006e20:	b480      	push	{r7}
 8006e22:	b085      	sub	sp, #20
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	4603      	mov	r3, r0
 8006e28:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8006e2e:	79fb      	ldrb	r3, [r7, #7]
 8006e30:	091b      	lsrs	r3, r3, #4
 8006e32:	b2db      	uxtb	r3, r3
 8006e34:	461a      	mov	r2, r3
 8006e36:	0092      	lsls	r2, r2, #2
 8006e38:	4413      	add	r3, r2
 8006e3a:	005b      	lsls	r3, r3, #1
 8006e3c:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8006e3e:	79fb      	ldrb	r3, [r7, #7]
 8006e40:	f003 030f 	and.w	r3, r3, #15
 8006e44:	b2da      	uxtb	r2, r3
 8006e46:	7bfb      	ldrb	r3, [r7, #15]
 8006e48:	4413      	add	r3, r2
 8006e4a:	b2db      	uxtb	r3, r3
}
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	3714      	adds	r7, #20
 8006e50:	46bd      	mov	sp, r7
 8006e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e56:	4770      	bx	lr

08006e58 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b082      	sub	sp, #8
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d101      	bne.n	8006e6a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006e66:	2301      	movs	r3, #1
 8006e68:	e07b      	b.n	8006f62 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d108      	bne.n	8006e84 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	685b      	ldr	r3, [r3, #4]
 8006e76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006e7a:	d009      	beq.n	8006e90 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	61da      	str	r2, [r3, #28]
 8006e82:	e005      	b.n	8006e90 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2200      	movs	r2, #0
 8006e88:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2200      	movs	r2, #0
 8006e94:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006e9c:	b2db      	uxtb	r3, r3
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d106      	bne.n	8006eb0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f7fb fe90 	bl	8002bd0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2202      	movs	r2, #2
 8006eb4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	681a      	ldr	r2, [r3, #0]
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ec6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	685b      	ldr	r3, [r3, #4]
 8006ecc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	689b      	ldr	r3, [r3, #8]
 8006ed4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006ed8:	431a      	orrs	r2, r3
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	68db      	ldr	r3, [r3, #12]
 8006ede:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ee2:	431a      	orrs	r2, r3
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	691b      	ldr	r3, [r3, #16]
 8006ee8:	f003 0302 	and.w	r3, r3, #2
 8006eec:	431a      	orrs	r2, r3
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	695b      	ldr	r3, [r3, #20]
 8006ef2:	f003 0301 	and.w	r3, r3, #1
 8006ef6:	431a      	orrs	r2, r3
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	699b      	ldr	r3, [r3, #24]
 8006efc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006f00:	431a      	orrs	r2, r3
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	69db      	ldr	r3, [r3, #28]
 8006f06:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006f0a:	431a      	orrs	r2, r3
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6a1b      	ldr	r3, [r3, #32]
 8006f10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f14:	ea42 0103 	orr.w	r1, r2, r3
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f1c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	430a      	orrs	r2, r1
 8006f26:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	699b      	ldr	r3, [r3, #24]
 8006f2c:	0c1b      	lsrs	r3, r3, #16
 8006f2e:	f003 0104 	and.w	r1, r3, #4
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f36:	f003 0210 	and.w	r2, r3, #16
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	430a      	orrs	r2, r1
 8006f40:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	69da      	ldr	r2, [r3, #28]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006f50:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2200      	movs	r2, #0
 8006f56:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006f60:	2300      	movs	r3, #0
}
 8006f62:	4618      	mov	r0, r3
 8006f64:	3708      	adds	r7, #8
 8006f66:	46bd      	mov	sp, r7
 8006f68:	bd80      	pop	{r7, pc}

08006f6a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006f6a:	b580      	push	{r7, lr}
 8006f6c:	b08c      	sub	sp, #48	; 0x30
 8006f6e:	af00      	add	r7, sp, #0
 8006f70:	60f8      	str	r0, [r7, #12]
 8006f72:	60b9      	str	r1, [r7, #8]
 8006f74:	607a      	str	r2, [r7, #4]
 8006f76:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006f88:	2b01      	cmp	r3, #1
 8006f8a:	d101      	bne.n	8006f90 <HAL_SPI_TransmitReceive+0x26>
 8006f8c:	2302      	movs	r3, #2
 8006f8e:	e18a      	b.n	80072a6 <HAL_SPI_TransmitReceive+0x33c>
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	2201      	movs	r2, #1
 8006f94:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f98:	f7fc f9ce 	bl	8003338 <HAL_GetTick>
 8006f9c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006fa4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006fae:	887b      	ldrh	r3, [r7, #2]
 8006fb0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006fb2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006fb6:	2b01      	cmp	r3, #1
 8006fb8:	d00f      	beq.n	8006fda <HAL_SPI_TransmitReceive+0x70>
 8006fba:	69fb      	ldr	r3, [r7, #28]
 8006fbc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006fc0:	d107      	bne.n	8006fd2 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	689b      	ldr	r3, [r3, #8]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d103      	bne.n	8006fd2 <HAL_SPI_TransmitReceive+0x68>
 8006fca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006fce:	2b04      	cmp	r3, #4
 8006fd0:	d003      	beq.n	8006fda <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006fd2:	2302      	movs	r3, #2
 8006fd4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006fd8:	e15b      	b.n	8007292 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d005      	beq.n	8006fec <HAL_SPI_TransmitReceive+0x82>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d002      	beq.n	8006fec <HAL_SPI_TransmitReceive+0x82>
 8006fe6:	887b      	ldrh	r3, [r7, #2]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d103      	bne.n	8006ff4 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006fec:	2301      	movs	r3, #1
 8006fee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006ff2:	e14e      	b.n	8007292 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006ffa:	b2db      	uxtb	r3, r3
 8006ffc:	2b04      	cmp	r3, #4
 8006ffe:	d003      	beq.n	8007008 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2205      	movs	r2, #5
 8007004:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	2200      	movs	r2, #0
 800700c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	687a      	ldr	r2, [r7, #4]
 8007012:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	887a      	ldrh	r2, [r7, #2]
 8007018:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	887a      	ldrh	r2, [r7, #2]
 800701e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	68ba      	ldr	r2, [r7, #8]
 8007024:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	887a      	ldrh	r2, [r7, #2]
 800702a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	887a      	ldrh	r2, [r7, #2]
 8007030:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	2200      	movs	r2, #0
 8007036:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	2200      	movs	r2, #0
 800703c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007048:	2b40      	cmp	r3, #64	; 0x40
 800704a:	d007      	beq.n	800705c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	681a      	ldr	r2, [r3, #0]
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800705a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	68db      	ldr	r3, [r3, #12]
 8007060:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007064:	d178      	bne.n	8007158 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	685b      	ldr	r3, [r3, #4]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d002      	beq.n	8007074 <HAL_SPI_TransmitReceive+0x10a>
 800706e:	8b7b      	ldrh	r3, [r7, #26]
 8007070:	2b01      	cmp	r3, #1
 8007072:	d166      	bne.n	8007142 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007078:	881a      	ldrh	r2, [r3, #0]
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007084:	1c9a      	adds	r2, r3, #2
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800708e:	b29b      	uxth	r3, r3
 8007090:	3b01      	subs	r3, #1
 8007092:	b29a      	uxth	r2, r3
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007098:	e053      	b.n	8007142 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	689b      	ldr	r3, [r3, #8]
 80070a0:	f003 0302 	and.w	r3, r3, #2
 80070a4:	2b02      	cmp	r3, #2
 80070a6:	d11b      	bne.n	80070e0 <HAL_SPI_TransmitReceive+0x176>
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80070ac:	b29b      	uxth	r3, r3
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d016      	beq.n	80070e0 <HAL_SPI_TransmitReceive+0x176>
 80070b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070b4:	2b01      	cmp	r3, #1
 80070b6:	d113      	bne.n	80070e0 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070bc:	881a      	ldrh	r2, [r3, #0]
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070c8:	1c9a      	adds	r2, r3, #2
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80070d2:	b29b      	uxth	r3, r3
 80070d4:	3b01      	subs	r3, #1
 80070d6:	b29a      	uxth	r2, r3
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80070dc:	2300      	movs	r3, #0
 80070de:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	689b      	ldr	r3, [r3, #8]
 80070e6:	f003 0301 	and.w	r3, r3, #1
 80070ea:	2b01      	cmp	r3, #1
 80070ec:	d119      	bne.n	8007122 <HAL_SPI_TransmitReceive+0x1b8>
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80070f2:	b29b      	uxth	r3, r3
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d014      	beq.n	8007122 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	68da      	ldr	r2, [r3, #12]
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007102:	b292      	uxth	r2, r2
 8007104:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800710a:	1c9a      	adds	r2, r3, #2
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007114:	b29b      	uxth	r3, r3
 8007116:	3b01      	subs	r3, #1
 8007118:	b29a      	uxth	r2, r3
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800711e:	2301      	movs	r3, #1
 8007120:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007122:	f7fc f909 	bl	8003338 <HAL_GetTick>
 8007126:	4602      	mov	r2, r0
 8007128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800712a:	1ad3      	subs	r3, r2, r3
 800712c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800712e:	429a      	cmp	r2, r3
 8007130:	d807      	bhi.n	8007142 <HAL_SPI_TransmitReceive+0x1d8>
 8007132:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007134:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007138:	d003      	beq.n	8007142 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800713a:	2303      	movs	r3, #3
 800713c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007140:	e0a7      	b.n	8007292 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007146:	b29b      	uxth	r3, r3
 8007148:	2b00      	cmp	r3, #0
 800714a:	d1a6      	bne.n	800709a <HAL_SPI_TransmitReceive+0x130>
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007150:	b29b      	uxth	r3, r3
 8007152:	2b00      	cmp	r3, #0
 8007154:	d1a1      	bne.n	800709a <HAL_SPI_TransmitReceive+0x130>
 8007156:	e07c      	b.n	8007252 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	685b      	ldr	r3, [r3, #4]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d002      	beq.n	8007166 <HAL_SPI_TransmitReceive+0x1fc>
 8007160:	8b7b      	ldrh	r3, [r7, #26]
 8007162:	2b01      	cmp	r3, #1
 8007164:	d16b      	bne.n	800723e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	330c      	adds	r3, #12
 8007170:	7812      	ldrb	r2, [r2, #0]
 8007172:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007178:	1c5a      	adds	r2, r3, #1
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007182:	b29b      	uxth	r3, r3
 8007184:	3b01      	subs	r3, #1
 8007186:	b29a      	uxth	r2, r3
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800718c:	e057      	b.n	800723e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	689b      	ldr	r3, [r3, #8]
 8007194:	f003 0302 	and.w	r3, r3, #2
 8007198:	2b02      	cmp	r3, #2
 800719a:	d11c      	bne.n	80071d6 <HAL_SPI_TransmitReceive+0x26c>
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80071a0:	b29b      	uxth	r3, r3
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d017      	beq.n	80071d6 <HAL_SPI_TransmitReceive+0x26c>
 80071a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071a8:	2b01      	cmp	r3, #1
 80071aa:	d114      	bne.n	80071d6 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	330c      	adds	r3, #12
 80071b6:	7812      	ldrb	r2, [r2, #0]
 80071b8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071be:	1c5a      	adds	r2, r3, #1
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80071c8:	b29b      	uxth	r3, r3
 80071ca:	3b01      	subs	r3, #1
 80071cc:	b29a      	uxth	r2, r3
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80071d2:	2300      	movs	r3, #0
 80071d4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	689b      	ldr	r3, [r3, #8]
 80071dc:	f003 0301 	and.w	r3, r3, #1
 80071e0:	2b01      	cmp	r3, #1
 80071e2:	d119      	bne.n	8007218 <HAL_SPI_TransmitReceive+0x2ae>
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071e8:	b29b      	uxth	r3, r3
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d014      	beq.n	8007218 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	68da      	ldr	r2, [r3, #12]
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071f8:	b2d2      	uxtb	r2, r2
 80071fa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007200:	1c5a      	adds	r2, r3, #1
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800720a:	b29b      	uxth	r3, r3
 800720c:	3b01      	subs	r3, #1
 800720e:	b29a      	uxth	r2, r3
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007214:	2301      	movs	r3, #1
 8007216:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007218:	f7fc f88e 	bl	8003338 <HAL_GetTick>
 800721c:	4602      	mov	r2, r0
 800721e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007220:	1ad3      	subs	r3, r2, r3
 8007222:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007224:	429a      	cmp	r2, r3
 8007226:	d803      	bhi.n	8007230 <HAL_SPI_TransmitReceive+0x2c6>
 8007228:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800722a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800722e:	d102      	bne.n	8007236 <HAL_SPI_TransmitReceive+0x2cc>
 8007230:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007232:	2b00      	cmp	r3, #0
 8007234:	d103      	bne.n	800723e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007236:	2303      	movs	r3, #3
 8007238:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800723c:	e029      	b.n	8007292 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007242:	b29b      	uxth	r3, r3
 8007244:	2b00      	cmp	r3, #0
 8007246:	d1a2      	bne.n	800718e <HAL_SPI_TransmitReceive+0x224>
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800724c:	b29b      	uxth	r3, r3
 800724e:	2b00      	cmp	r3, #0
 8007250:	d19d      	bne.n	800718e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007252:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007254:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007256:	68f8      	ldr	r0, [r7, #12]
 8007258:	f000 f9d0 	bl	80075fc <SPI_EndRxTxTransaction>
 800725c:	4603      	mov	r3, r0
 800725e:	2b00      	cmp	r3, #0
 8007260:	d006      	beq.n	8007270 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007262:	2301      	movs	r3, #1
 8007264:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	2220      	movs	r2, #32
 800726c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800726e:	e010      	b.n	8007292 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	689b      	ldr	r3, [r3, #8]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d10b      	bne.n	8007290 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007278:	2300      	movs	r3, #0
 800727a:	617b      	str	r3, [r7, #20]
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	68db      	ldr	r3, [r3, #12]
 8007282:	617b      	str	r3, [r7, #20]
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	689b      	ldr	r3, [r3, #8]
 800728a:	617b      	str	r3, [r7, #20]
 800728c:	697b      	ldr	r3, [r7, #20]
 800728e:	e000      	b.n	8007292 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007290:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	2201      	movs	r2, #1
 8007296:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	2200      	movs	r2, #0
 800729e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80072a2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80072a6:	4618      	mov	r0, r3
 80072a8:	3730      	adds	r7, #48	; 0x30
 80072aa:	46bd      	mov	sp, r7
 80072ac:	bd80      	pop	{r7, pc}
	...

080072b0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b088      	sub	sp, #32
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	685b      	ldr	r3, [r3, #4]
 80072be:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	689b      	ldr	r3, [r3, #8]
 80072c6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80072c8:	69bb      	ldr	r3, [r7, #24]
 80072ca:	099b      	lsrs	r3, r3, #6
 80072cc:	f003 0301 	and.w	r3, r3, #1
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d10f      	bne.n	80072f4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80072d4:	69bb      	ldr	r3, [r7, #24]
 80072d6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d00a      	beq.n	80072f4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80072de:	69fb      	ldr	r3, [r7, #28]
 80072e0:	099b      	lsrs	r3, r3, #6
 80072e2:	f003 0301 	and.w	r3, r3, #1
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d004      	beq.n	80072f4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072ee:	6878      	ldr	r0, [r7, #4]
 80072f0:	4798      	blx	r3
    return;
 80072f2:	e0d7      	b.n	80074a4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80072f4:	69bb      	ldr	r3, [r7, #24]
 80072f6:	085b      	lsrs	r3, r3, #1
 80072f8:	f003 0301 	and.w	r3, r3, #1
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d00a      	beq.n	8007316 <HAL_SPI_IRQHandler+0x66>
 8007300:	69fb      	ldr	r3, [r7, #28]
 8007302:	09db      	lsrs	r3, r3, #7
 8007304:	f003 0301 	and.w	r3, r3, #1
 8007308:	2b00      	cmp	r3, #0
 800730a:	d004      	beq.n	8007316 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007310:	6878      	ldr	r0, [r7, #4]
 8007312:	4798      	blx	r3
    return;
 8007314:	e0c6      	b.n	80074a4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007316:	69bb      	ldr	r3, [r7, #24]
 8007318:	095b      	lsrs	r3, r3, #5
 800731a:	f003 0301 	and.w	r3, r3, #1
 800731e:	2b00      	cmp	r3, #0
 8007320:	d10c      	bne.n	800733c <HAL_SPI_IRQHandler+0x8c>
 8007322:	69bb      	ldr	r3, [r7, #24]
 8007324:	099b      	lsrs	r3, r3, #6
 8007326:	f003 0301 	and.w	r3, r3, #1
 800732a:	2b00      	cmp	r3, #0
 800732c:	d106      	bne.n	800733c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800732e:	69bb      	ldr	r3, [r7, #24]
 8007330:	0a1b      	lsrs	r3, r3, #8
 8007332:	f003 0301 	and.w	r3, r3, #1
 8007336:	2b00      	cmp	r3, #0
 8007338:	f000 80b4 	beq.w	80074a4 <HAL_SPI_IRQHandler+0x1f4>
 800733c:	69fb      	ldr	r3, [r7, #28]
 800733e:	095b      	lsrs	r3, r3, #5
 8007340:	f003 0301 	and.w	r3, r3, #1
 8007344:	2b00      	cmp	r3, #0
 8007346:	f000 80ad 	beq.w	80074a4 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800734a:	69bb      	ldr	r3, [r7, #24]
 800734c:	099b      	lsrs	r3, r3, #6
 800734e:	f003 0301 	and.w	r3, r3, #1
 8007352:	2b00      	cmp	r3, #0
 8007354:	d023      	beq.n	800739e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800735c:	b2db      	uxtb	r3, r3
 800735e:	2b03      	cmp	r3, #3
 8007360:	d011      	beq.n	8007386 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007366:	f043 0204 	orr.w	r2, r3, #4
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800736e:	2300      	movs	r3, #0
 8007370:	617b      	str	r3, [r7, #20]
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	68db      	ldr	r3, [r3, #12]
 8007378:	617b      	str	r3, [r7, #20]
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	689b      	ldr	r3, [r3, #8]
 8007380:	617b      	str	r3, [r7, #20]
 8007382:	697b      	ldr	r3, [r7, #20]
 8007384:	e00b      	b.n	800739e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007386:	2300      	movs	r3, #0
 8007388:	613b      	str	r3, [r7, #16]
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	68db      	ldr	r3, [r3, #12]
 8007390:	613b      	str	r3, [r7, #16]
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	689b      	ldr	r3, [r3, #8]
 8007398:	613b      	str	r3, [r7, #16]
 800739a:	693b      	ldr	r3, [r7, #16]
        return;
 800739c:	e082      	b.n	80074a4 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800739e:	69bb      	ldr	r3, [r7, #24]
 80073a0:	095b      	lsrs	r3, r3, #5
 80073a2:	f003 0301 	and.w	r3, r3, #1
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d014      	beq.n	80073d4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073ae:	f043 0201 	orr.w	r2, r3, #1
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80073b6:	2300      	movs	r3, #0
 80073b8:	60fb      	str	r3, [r7, #12]
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	689b      	ldr	r3, [r3, #8]
 80073c0:	60fb      	str	r3, [r7, #12]
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	681a      	ldr	r2, [r3, #0]
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80073d0:	601a      	str	r2, [r3, #0]
 80073d2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80073d4:	69bb      	ldr	r3, [r7, #24]
 80073d6:	0a1b      	lsrs	r3, r3, #8
 80073d8:	f003 0301 	and.w	r3, r3, #1
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d00c      	beq.n	80073fa <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073e4:	f043 0208 	orr.w	r2, r3, #8
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80073ec:	2300      	movs	r3, #0
 80073ee:	60bb      	str	r3, [r7, #8]
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	689b      	ldr	r3, [r3, #8]
 80073f6:	60bb      	str	r3, [r7, #8]
 80073f8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d04f      	beq.n	80074a2 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	685a      	ldr	r2, [r3, #4]
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007410:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2201      	movs	r2, #1
 8007416:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800741a:	69fb      	ldr	r3, [r7, #28]
 800741c:	f003 0302 	and.w	r3, r3, #2
 8007420:	2b00      	cmp	r3, #0
 8007422:	d104      	bne.n	800742e <HAL_SPI_IRQHandler+0x17e>
 8007424:	69fb      	ldr	r3, [r7, #28]
 8007426:	f003 0301 	and.w	r3, r3, #1
 800742a:	2b00      	cmp	r3, #0
 800742c:	d034      	beq.n	8007498 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	685a      	ldr	r2, [r3, #4]
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f022 0203 	bic.w	r2, r2, #3
 800743c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007442:	2b00      	cmp	r3, #0
 8007444:	d011      	beq.n	800746a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800744a:	4a18      	ldr	r2, [pc, #96]	; (80074ac <HAL_SPI_IRQHandler+0x1fc>)
 800744c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007452:	4618      	mov	r0, r3
 8007454:	f7fc f9a0 	bl	8003798 <HAL_DMA_Abort_IT>
 8007458:	4603      	mov	r3, r0
 800745a:	2b00      	cmp	r3, #0
 800745c:	d005      	beq.n	800746a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007462:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800746e:	2b00      	cmp	r3, #0
 8007470:	d016      	beq.n	80074a0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007476:	4a0d      	ldr	r2, [pc, #52]	; (80074ac <HAL_SPI_IRQHandler+0x1fc>)
 8007478:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800747e:	4618      	mov	r0, r3
 8007480:	f7fc f98a 	bl	8003798 <HAL_DMA_Abort_IT>
 8007484:	4603      	mov	r3, r0
 8007486:	2b00      	cmp	r3, #0
 8007488:	d00a      	beq.n	80074a0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800748e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8007496:	e003      	b.n	80074a0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007498:	6878      	ldr	r0, [r7, #4]
 800749a:	f000 f809 	bl	80074b0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800749e:	e000      	b.n	80074a2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80074a0:	bf00      	nop
    return;
 80074a2:	bf00      	nop
  }
}
 80074a4:	3720      	adds	r7, #32
 80074a6:	46bd      	mov	sp, r7
 80074a8:	bd80      	pop	{r7, pc}
 80074aa:	bf00      	nop
 80074ac:	080074c5 	.word	0x080074c5

080074b0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80074b0:	b480      	push	{r7}
 80074b2:	b083      	sub	sp, #12
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80074b8:	bf00      	nop
 80074ba:	370c      	adds	r7, #12
 80074bc:	46bd      	mov	sp, r7
 80074be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c2:	4770      	bx	lr

080074c4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b084      	sub	sp, #16
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074d0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	2200      	movs	r2, #0
 80074d6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	2200      	movs	r2, #0
 80074dc:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80074de:	68f8      	ldr	r0, [r7, #12]
 80074e0:	f7ff ffe6 	bl	80074b0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80074e4:	bf00      	nop
 80074e6:	3710      	adds	r7, #16
 80074e8:	46bd      	mov	sp, r7
 80074ea:	bd80      	pop	{r7, pc}

080074ec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b088      	sub	sp, #32
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	60f8      	str	r0, [r7, #12]
 80074f4:	60b9      	str	r1, [r7, #8]
 80074f6:	603b      	str	r3, [r7, #0]
 80074f8:	4613      	mov	r3, r2
 80074fa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80074fc:	f7fb ff1c 	bl	8003338 <HAL_GetTick>
 8007500:	4602      	mov	r2, r0
 8007502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007504:	1a9b      	subs	r3, r3, r2
 8007506:	683a      	ldr	r2, [r7, #0]
 8007508:	4413      	add	r3, r2
 800750a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800750c:	f7fb ff14 	bl	8003338 <HAL_GetTick>
 8007510:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007512:	4b39      	ldr	r3, [pc, #228]	; (80075f8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	015b      	lsls	r3, r3, #5
 8007518:	0d1b      	lsrs	r3, r3, #20
 800751a:	69fa      	ldr	r2, [r7, #28]
 800751c:	fb02 f303 	mul.w	r3, r2, r3
 8007520:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007522:	e054      	b.n	80075ce <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	f1b3 3fff 	cmp.w	r3, #4294967295
 800752a:	d050      	beq.n	80075ce <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800752c:	f7fb ff04 	bl	8003338 <HAL_GetTick>
 8007530:	4602      	mov	r2, r0
 8007532:	69bb      	ldr	r3, [r7, #24]
 8007534:	1ad3      	subs	r3, r2, r3
 8007536:	69fa      	ldr	r2, [r7, #28]
 8007538:	429a      	cmp	r2, r3
 800753a:	d902      	bls.n	8007542 <SPI_WaitFlagStateUntilTimeout+0x56>
 800753c:	69fb      	ldr	r3, [r7, #28]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d13d      	bne.n	80075be <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	685a      	ldr	r2, [r3, #4]
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007550:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	685b      	ldr	r3, [r3, #4]
 8007556:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800755a:	d111      	bne.n	8007580 <SPI_WaitFlagStateUntilTimeout+0x94>
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	689b      	ldr	r3, [r3, #8]
 8007560:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007564:	d004      	beq.n	8007570 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	689b      	ldr	r3, [r3, #8]
 800756a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800756e:	d107      	bne.n	8007580 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	681a      	ldr	r2, [r3, #0]
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800757e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007584:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007588:	d10f      	bne.n	80075aa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	681a      	ldr	r2, [r3, #0]
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007598:	601a      	str	r2, [r3, #0]
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	681a      	ldr	r2, [r3, #0]
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80075a8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	2201      	movs	r2, #1
 80075ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	2200      	movs	r2, #0
 80075b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80075ba:	2303      	movs	r3, #3
 80075bc:	e017      	b.n	80075ee <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80075be:	697b      	ldr	r3, [r7, #20]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d101      	bne.n	80075c8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80075c4:	2300      	movs	r3, #0
 80075c6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80075c8:	697b      	ldr	r3, [r7, #20]
 80075ca:	3b01      	subs	r3, #1
 80075cc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	689a      	ldr	r2, [r3, #8]
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	4013      	ands	r3, r2
 80075d8:	68ba      	ldr	r2, [r7, #8]
 80075da:	429a      	cmp	r2, r3
 80075dc:	bf0c      	ite	eq
 80075de:	2301      	moveq	r3, #1
 80075e0:	2300      	movne	r3, #0
 80075e2:	b2db      	uxtb	r3, r3
 80075e4:	461a      	mov	r2, r3
 80075e6:	79fb      	ldrb	r3, [r7, #7]
 80075e8:	429a      	cmp	r2, r3
 80075ea:	d19b      	bne.n	8007524 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80075ec:	2300      	movs	r3, #0
}
 80075ee:	4618      	mov	r0, r3
 80075f0:	3720      	adds	r7, #32
 80075f2:	46bd      	mov	sp, r7
 80075f4:	bd80      	pop	{r7, pc}
 80075f6:	bf00      	nop
 80075f8:	20000234 	.word	0x20000234

080075fc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b088      	sub	sp, #32
 8007600:	af02      	add	r7, sp, #8
 8007602:	60f8      	str	r0, [r7, #12]
 8007604:	60b9      	str	r1, [r7, #8]
 8007606:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007608:	4b1b      	ldr	r3, [pc, #108]	; (8007678 <SPI_EndRxTxTransaction+0x7c>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	4a1b      	ldr	r2, [pc, #108]	; (800767c <SPI_EndRxTxTransaction+0x80>)
 800760e:	fba2 2303 	umull	r2, r3, r2, r3
 8007612:	0d5b      	lsrs	r3, r3, #21
 8007614:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007618:	fb02 f303 	mul.w	r3, r2, r3
 800761c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	685b      	ldr	r3, [r3, #4]
 8007622:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007626:	d112      	bne.n	800764e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	9300      	str	r3, [sp, #0]
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	2200      	movs	r2, #0
 8007630:	2180      	movs	r1, #128	; 0x80
 8007632:	68f8      	ldr	r0, [r7, #12]
 8007634:	f7ff ff5a 	bl	80074ec <SPI_WaitFlagStateUntilTimeout>
 8007638:	4603      	mov	r3, r0
 800763a:	2b00      	cmp	r3, #0
 800763c:	d016      	beq.n	800766c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007642:	f043 0220 	orr.w	r2, r3, #32
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800764a:	2303      	movs	r3, #3
 800764c:	e00f      	b.n	800766e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800764e:	697b      	ldr	r3, [r7, #20]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d00a      	beq.n	800766a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007654:	697b      	ldr	r3, [r7, #20]
 8007656:	3b01      	subs	r3, #1
 8007658:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	689b      	ldr	r3, [r3, #8]
 8007660:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007664:	2b80      	cmp	r3, #128	; 0x80
 8007666:	d0f2      	beq.n	800764e <SPI_EndRxTxTransaction+0x52>
 8007668:	e000      	b.n	800766c <SPI_EndRxTxTransaction+0x70>
        break;
 800766a:	bf00      	nop
  }

  return HAL_OK;
 800766c:	2300      	movs	r3, #0
}
 800766e:	4618      	mov	r0, r3
 8007670:	3718      	adds	r7, #24
 8007672:	46bd      	mov	sp, r7
 8007674:	bd80      	pop	{r7, pc}
 8007676:	bf00      	nop
 8007678:	20000234 	.word	0x20000234
 800767c:	165e9f81 	.word	0x165e9f81

08007680 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b082      	sub	sp, #8
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d101      	bne.n	8007692 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800768e:	2301      	movs	r3, #1
 8007690:	e041      	b.n	8007716 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007698:	b2db      	uxtb	r3, r3
 800769a:	2b00      	cmp	r3, #0
 800769c:	d106      	bne.n	80076ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2200      	movs	r2, #0
 80076a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	f7fb fb14 	bl	8002cd4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2202      	movs	r2, #2
 80076b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681a      	ldr	r2, [r3, #0]
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	3304      	adds	r3, #4
 80076bc:	4619      	mov	r1, r3
 80076be:	4610      	mov	r0, r2
 80076c0:	f000 fa96 	bl	8007bf0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2201      	movs	r2, #1
 80076c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2201      	movs	r2, #1
 80076d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2201      	movs	r2, #1
 80076d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2201      	movs	r2, #1
 80076e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2201      	movs	r2, #1
 80076e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2201      	movs	r2, #1
 80076f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2201      	movs	r2, #1
 80076f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2201      	movs	r2, #1
 8007700:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2201      	movs	r2, #1
 8007708:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2201      	movs	r2, #1
 8007710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007714:	2300      	movs	r3, #0
}
 8007716:	4618      	mov	r0, r3
 8007718:	3708      	adds	r7, #8
 800771a:	46bd      	mov	sp, r7
 800771c:	bd80      	pop	{r7, pc}
	...

08007720 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007720:	b480      	push	{r7}
 8007722:	b085      	sub	sp, #20
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800772e:	b2db      	uxtb	r3, r3
 8007730:	2b01      	cmp	r3, #1
 8007732:	d001      	beq.n	8007738 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007734:	2301      	movs	r3, #1
 8007736:	e04e      	b.n	80077d6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2202      	movs	r2, #2
 800773c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	68da      	ldr	r2, [r3, #12]
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f042 0201 	orr.w	r2, r2, #1
 800774e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	4a23      	ldr	r2, [pc, #140]	; (80077e4 <HAL_TIM_Base_Start_IT+0xc4>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d022      	beq.n	80077a0 <HAL_TIM_Base_Start_IT+0x80>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007762:	d01d      	beq.n	80077a0 <HAL_TIM_Base_Start_IT+0x80>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	4a1f      	ldr	r2, [pc, #124]	; (80077e8 <HAL_TIM_Base_Start_IT+0xc8>)
 800776a:	4293      	cmp	r3, r2
 800776c:	d018      	beq.n	80077a0 <HAL_TIM_Base_Start_IT+0x80>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	4a1e      	ldr	r2, [pc, #120]	; (80077ec <HAL_TIM_Base_Start_IT+0xcc>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d013      	beq.n	80077a0 <HAL_TIM_Base_Start_IT+0x80>
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a1c      	ldr	r2, [pc, #112]	; (80077f0 <HAL_TIM_Base_Start_IT+0xd0>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d00e      	beq.n	80077a0 <HAL_TIM_Base_Start_IT+0x80>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4a1b      	ldr	r2, [pc, #108]	; (80077f4 <HAL_TIM_Base_Start_IT+0xd4>)
 8007788:	4293      	cmp	r3, r2
 800778a:	d009      	beq.n	80077a0 <HAL_TIM_Base_Start_IT+0x80>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4a19      	ldr	r2, [pc, #100]	; (80077f8 <HAL_TIM_Base_Start_IT+0xd8>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d004      	beq.n	80077a0 <HAL_TIM_Base_Start_IT+0x80>
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	4a18      	ldr	r2, [pc, #96]	; (80077fc <HAL_TIM_Base_Start_IT+0xdc>)
 800779c:	4293      	cmp	r3, r2
 800779e:	d111      	bne.n	80077c4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	689b      	ldr	r3, [r3, #8]
 80077a6:	f003 0307 	and.w	r3, r3, #7
 80077aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	2b06      	cmp	r3, #6
 80077b0:	d010      	beq.n	80077d4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	681a      	ldr	r2, [r3, #0]
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f042 0201 	orr.w	r2, r2, #1
 80077c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077c2:	e007      	b.n	80077d4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	681a      	ldr	r2, [r3, #0]
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	f042 0201 	orr.w	r2, r2, #1
 80077d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80077d4:	2300      	movs	r3, #0
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	3714      	adds	r7, #20
 80077da:	46bd      	mov	sp, r7
 80077dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e0:	4770      	bx	lr
 80077e2:	bf00      	nop
 80077e4:	40010000 	.word	0x40010000
 80077e8:	40000400 	.word	0x40000400
 80077ec:	40000800 	.word	0x40000800
 80077f0:	40000c00 	.word	0x40000c00
 80077f4:	40010400 	.word	0x40010400
 80077f8:	40014000 	.word	0x40014000
 80077fc:	40001800 	.word	0x40001800

08007800 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b082      	sub	sp, #8
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	691b      	ldr	r3, [r3, #16]
 800780e:	f003 0302 	and.w	r3, r3, #2
 8007812:	2b02      	cmp	r3, #2
 8007814:	d122      	bne.n	800785c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	68db      	ldr	r3, [r3, #12]
 800781c:	f003 0302 	and.w	r3, r3, #2
 8007820:	2b02      	cmp	r3, #2
 8007822:	d11b      	bne.n	800785c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f06f 0202 	mvn.w	r2, #2
 800782c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2201      	movs	r2, #1
 8007832:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	699b      	ldr	r3, [r3, #24]
 800783a:	f003 0303 	and.w	r3, r3, #3
 800783e:	2b00      	cmp	r3, #0
 8007840:	d003      	beq.n	800784a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f000 f9b5 	bl	8007bb2 <HAL_TIM_IC_CaptureCallback>
 8007848:	e005      	b.n	8007856 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	f000 f9a7 	bl	8007b9e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007850:	6878      	ldr	r0, [r7, #4]
 8007852:	f000 f9b8 	bl	8007bc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2200      	movs	r2, #0
 800785a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	691b      	ldr	r3, [r3, #16]
 8007862:	f003 0304 	and.w	r3, r3, #4
 8007866:	2b04      	cmp	r3, #4
 8007868:	d122      	bne.n	80078b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	68db      	ldr	r3, [r3, #12]
 8007870:	f003 0304 	and.w	r3, r3, #4
 8007874:	2b04      	cmp	r3, #4
 8007876:	d11b      	bne.n	80078b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f06f 0204 	mvn.w	r2, #4
 8007880:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2202      	movs	r2, #2
 8007886:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	699b      	ldr	r3, [r3, #24]
 800788e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007892:	2b00      	cmp	r3, #0
 8007894:	d003      	beq.n	800789e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007896:	6878      	ldr	r0, [r7, #4]
 8007898:	f000 f98b 	bl	8007bb2 <HAL_TIM_IC_CaptureCallback>
 800789c:	e005      	b.n	80078aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800789e:	6878      	ldr	r0, [r7, #4]
 80078a0:	f000 f97d 	bl	8007b9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078a4:	6878      	ldr	r0, [r7, #4]
 80078a6:	f000 f98e 	bl	8007bc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2200      	movs	r2, #0
 80078ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	691b      	ldr	r3, [r3, #16]
 80078b6:	f003 0308 	and.w	r3, r3, #8
 80078ba:	2b08      	cmp	r3, #8
 80078bc:	d122      	bne.n	8007904 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	68db      	ldr	r3, [r3, #12]
 80078c4:	f003 0308 	and.w	r3, r3, #8
 80078c8:	2b08      	cmp	r3, #8
 80078ca:	d11b      	bne.n	8007904 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	f06f 0208 	mvn.w	r2, #8
 80078d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2204      	movs	r2, #4
 80078da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	69db      	ldr	r3, [r3, #28]
 80078e2:	f003 0303 	and.w	r3, r3, #3
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d003      	beq.n	80078f2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	f000 f961 	bl	8007bb2 <HAL_TIM_IC_CaptureCallback>
 80078f0:	e005      	b.n	80078fe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078f2:	6878      	ldr	r0, [r7, #4]
 80078f4:	f000 f953 	bl	8007b9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078f8:	6878      	ldr	r0, [r7, #4]
 80078fa:	f000 f964 	bl	8007bc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2200      	movs	r2, #0
 8007902:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	691b      	ldr	r3, [r3, #16]
 800790a:	f003 0310 	and.w	r3, r3, #16
 800790e:	2b10      	cmp	r3, #16
 8007910:	d122      	bne.n	8007958 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	68db      	ldr	r3, [r3, #12]
 8007918:	f003 0310 	and.w	r3, r3, #16
 800791c:	2b10      	cmp	r3, #16
 800791e:	d11b      	bne.n	8007958 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f06f 0210 	mvn.w	r2, #16
 8007928:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2208      	movs	r2, #8
 800792e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	69db      	ldr	r3, [r3, #28]
 8007936:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800793a:	2b00      	cmp	r3, #0
 800793c:	d003      	beq.n	8007946 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800793e:	6878      	ldr	r0, [r7, #4]
 8007940:	f000 f937 	bl	8007bb2 <HAL_TIM_IC_CaptureCallback>
 8007944:	e005      	b.n	8007952 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007946:	6878      	ldr	r0, [r7, #4]
 8007948:	f000 f929 	bl	8007b9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	f000 f93a 	bl	8007bc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2200      	movs	r2, #0
 8007956:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	691b      	ldr	r3, [r3, #16]
 800795e:	f003 0301 	and.w	r3, r3, #1
 8007962:	2b01      	cmp	r3, #1
 8007964:	d10e      	bne.n	8007984 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	68db      	ldr	r3, [r3, #12]
 800796c:	f003 0301 	and.w	r3, r3, #1
 8007970:	2b01      	cmp	r3, #1
 8007972:	d107      	bne.n	8007984 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f06f 0201 	mvn.w	r2, #1
 800797c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f7fa fcf0 	bl	8002364 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	691b      	ldr	r3, [r3, #16]
 800798a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800798e:	2b80      	cmp	r3, #128	; 0x80
 8007990:	d10e      	bne.n	80079b0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	68db      	ldr	r3, [r3, #12]
 8007998:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800799c:	2b80      	cmp	r3, #128	; 0x80
 800799e:	d107      	bne.n	80079b0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80079a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f000 fae0 	bl	8007f70 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	691b      	ldr	r3, [r3, #16]
 80079b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079ba:	2b40      	cmp	r3, #64	; 0x40
 80079bc:	d10e      	bne.n	80079dc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	68db      	ldr	r3, [r3, #12]
 80079c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079c8:	2b40      	cmp	r3, #64	; 0x40
 80079ca:	d107      	bne.n	80079dc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80079d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80079d6:	6878      	ldr	r0, [r7, #4]
 80079d8:	f000 f8ff 	bl	8007bda <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	691b      	ldr	r3, [r3, #16]
 80079e2:	f003 0320 	and.w	r3, r3, #32
 80079e6:	2b20      	cmp	r3, #32
 80079e8:	d10e      	bne.n	8007a08 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	68db      	ldr	r3, [r3, #12]
 80079f0:	f003 0320 	and.w	r3, r3, #32
 80079f4:	2b20      	cmp	r3, #32
 80079f6:	d107      	bne.n	8007a08 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f06f 0220 	mvn.w	r2, #32
 8007a00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007a02:	6878      	ldr	r0, [r7, #4]
 8007a04:	f000 faaa 	bl	8007f5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007a08:	bf00      	nop
 8007a0a:	3708      	adds	r7, #8
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	bd80      	pop	{r7, pc}

08007a10 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b084      	sub	sp, #16
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
 8007a18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a24:	2b01      	cmp	r3, #1
 8007a26:	d101      	bne.n	8007a2c <HAL_TIM_ConfigClockSource+0x1c>
 8007a28:	2302      	movs	r3, #2
 8007a2a:	e0b4      	b.n	8007b96 <HAL_TIM_ConfigClockSource+0x186>
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2201      	movs	r2, #1
 8007a30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2202      	movs	r2, #2
 8007a38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	689b      	ldr	r3, [r3, #8]
 8007a42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007a44:	68bb      	ldr	r3, [r7, #8]
 8007a46:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007a4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007a52:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	68ba      	ldr	r2, [r7, #8]
 8007a5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a64:	d03e      	beq.n	8007ae4 <HAL_TIM_ConfigClockSource+0xd4>
 8007a66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a6a:	f200 8087 	bhi.w	8007b7c <HAL_TIM_ConfigClockSource+0x16c>
 8007a6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a72:	f000 8086 	beq.w	8007b82 <HAL_TIM_ConfigClockSource+0x172>
 8007a76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a7a:	d87f      	bhi.n	8007b7c <HAL_TIM_ConfigClockSource+0x16c>
 8007a7c:	2b70      	cmp	r3, #112	; 0x70
 8007a7e:	d01a      	beq.n	8007ab6 <HAL_TIM_ConfigClockSource+0xa6>
 8007a80:	2b70      	cmp	r3, #112	; 0x70
 8007a82:	d87b      	bhi.n	8007b7c <HAL_TIM_ConfigClockSource+0x16c>
 8007a84:	2b60      	cmp	r3, #96	; 0x60
 8007a86:	d050      	beq.n	8007b2a <HAL_TIM_ConfigClockSource+0x11a>
 8007a88:	2b60      	cmp	r3, #96	; 0x60
 8007a8a:	d877      	bhi.n	8007b7c <HAL_TIM_ConfigClockSource+0x16c>
 8007a8c:	2b50      	cmp	r3, #80	; 0x50
 8007a8e:	d03c      	beq.n	8007b0a <HAL_TIM_ConfigClockSource+0xfa>
 8007a90:	2b50      	cmp	r3, #80	; 0x50
 8007a92:	d873      	bhi.n	8007b7c <HAL_TIM_ConfigClockSource+0x16c>
 8007a94:	2b40      	cmp	r3, #64	; 0x40
 8007a96:	d058      	beq.n	8007b4a <HAL_TIM_ConfigClockSource+0x13a>
 8007a98:	2b40      	cmp	r3, #64	; 0x40
 8007a9a:	d86f      	bhi.n	8007b7c <HAL_TIM_ConfigClockSource+0x16c>
 8007a9c:	2b30      	cmp	r3, #48	; 0x30
 8007a9e:	d064      	beq.n	8007b6a <HAL_TIM_ConfigClockSource+0x15a>
 8007aa0:	2b30      	cmp	r3, #48	; 0x30
 8007aa2:	d86b      	bhi.n	8007b7c <HAL_TIM_ConfigClockSource+0x16c>
 8007aa4:	2b20      	cmp	r3, #32
 8007aa6:	d060      	beq.n	8007b6a <HAL_TIM_ConfigClockSource+0x15a>
 8007aa8:	2b20      	cmp	r3, #32
 8007aaa:	d867      	bhi.n	8007b7c <HAL_TIM_ConfigClockSource+0x16c>
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d05c      	beq.n	8007b6a <HAL_TIM_ConfigClockSource+0x15a>
 8007ab0:	2b10      	cmp	r3, #16
 8007ab2:	d05a      	beq.n	8007b6a <HAL_TIM_ConfigClockSource+0x15a>
 8007ab4:	e062      	b.n	8007b7c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6818      	ldr	r0, [r3, #0]
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	6899      	ldr	r1, [r3, #8]
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	685a      	ldr	r2, [r3, #4]
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	68db      	ldr	r3, [r3, #12]
 8007ac6:	f000 f9ad 	bl	8007e24 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	689b      	ldr	r3, [r3, #8]
 8007ad0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007ad2:	68bb      	ldr	r3, [r7, #8]
 8007ad4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007ad8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	68ba      	ldr	r2, [r7, #8]
 8007ae0:	609a      	str	r2, [r3, #8]
      break;
 8007ae2:	e04f      	b.n	8007b84 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6818      	ldr	r0, [r3, #0]
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	6899      	ldr	r1, [r3, #8]
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	685a      	ldr	r2, [r3, #4]
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	68db      	ldr	r3, [r3, #12]
 8007af4:	f000 f996 	bl	8007e24 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	689a      	ldr	r2, [r3, #8]
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007b06:	609a      	str	r2, [r3, #8]
      break;
 8007b08:	e03c      	b.n	8007b84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6818      	ldr	r0, [r3, #0]
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	6859      	ldr	r1, [r3, #4]
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	68db      	ldr	r3, [r3, #12]
 8007b16:	461a      	mov	r2, r3
 8007b18:	f000 f90a 	bl	8007d30 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	2150      	movs	r1, #80	; 0x50
 8007b22:	4618      	mov	r0, r3
 8007b24:	f000 f963 	bl	8007dee <TIM_ITRx_SetConfig>
      break;
 8007b28:	e02c      	b.n	8007b84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6818      	ldr	r0, [r3, #0]
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	6859      	ldr	r1, [r3, #4]
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	68db      	ldr	r3, [r3, #12]
 8007b36:	461a      	mov	r2, r3
 8007b38:	f000 f929 	bl	8007d8e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	2160      	movs	r1, #96	; 0x60
 8007b42:	4618      	mov	r0, r3
 8007b44:	f000 f953 	bl	8007dee <TIM_ITRx_SetConfig>
      break;
 8007b48:	e01c      	b.n	8007b84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6818      	ldr	r0, [r3, #0]
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	6859      	ldr	r1, [r3, #4]
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	68db      	ldr	r3, [r3, #12]
 8007b56:	461a      	mov	r2, r3
 8007b58:	f000 f8ea 	bl	8007d30 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	2140      	movs	r1, #64	; 0x40
 8007b62:	4618      	mov	r0, r3
 8007b64:	f000 f943 	bl	8007dee <TIM_ITRx_SetConfig>
      break;
 8007b68:	e00c      	b.n	8007b84 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681a      	ldr	r2, [r3, #0]
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	4619      	mov	r1, r3
 8007b74:	4610      	mov	r0, r2
 8007b76:	f000 f93a 	bl	8007dee <TIM_ITRx_SetConfig>
      break;
 8007b7a:	e003      	b.n	8007b84 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007b7c:	2301      	movs	r3, #1
 8007b7e:	73fb      	strb	r3, [r7, #15]
      break;
 8007b80:	e000      	b.n	8007b84 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007b82:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2201      	movs	r2, #1
 8007b88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2200      	movs	r2, #0
 8007b90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007b94:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b96:	4618      	mov	r0, r3
 8007b98:	3710      	adds	r7, #16
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}

08007b9e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007b9e:	b480      	push	{r7}
 8007ba0:	b083      	sub	sp, #12
 8007ba2:	af00      	add	r7, sp, #0
 8007ba4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007ba6:	bf00      	nop
 8007ba8:	370c      	adds	r7, #12
 8007baa:	46bd      	mov	sp, r7
 8007bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb0:	4770      	bx	lr

08007bb2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007bb2:	b480      	push	{r7}
 8007bb4:	b083      	sub	sp, #12
 8007bb6:	af00      	add	r7, sp, #0
 8007bb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007bba:	bf00      	nop
 8007bbc:	370c      	adds	r7, #12
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc4:	4770      	bx	lr

08007bc6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007bc6:	b480      	push	{r7}
 8007bc8:	b083      	sub	sp, #12
 8007bca:	af00      	add	r7, sp, #0
 8007bcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007bce:	bf00      	nop
 8007bd0:	370c      	adds	r7, #12
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd8:	4770      	bx	lr

08007bda <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007bda:	b480      	push	{r7}
 8007bdc:	b083      	sub	sp, #12
 8007bde:	af00      	add	r7, sp, #0
 8007be0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007be2:	bf00      	nop
 8007be4:	370c      	adds	r7, #12
 8007be6:	46bd      	mov	sp, r7
 8007be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bec:	4770      	bx	lr
	...

08007bf0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007bf0:	b480      	push	{r7}
 8007bf2:	b085      	sub	sp, #20
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
 8007bf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	4a40      	ldr	r2, [pc, #256]	; (8007d04 <TIM_Base_SetConfig+0x114>)
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d013      	beq.n	8007c30 <TIM_Base_SetConfig+0x40>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c0e:	d00f      	beq.n	8007c30 <TIM_Base_SetConfig+0x40>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	4a3d      	ldr	r2, [pc, #244]	; (8007d08 <TIM_Base_SetConfig+0x118>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d00b      	beq.n	8007c30 <TIM_Base_SetConfig+0x40>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	4a3c      	ldr	r2, [pc, #240]	; (8007d0c <TIM_Base_SetConfig+0x11c>)
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d007      	beq.n	8007c30 <TIM_Base_SetConfig+0x40>
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	4a3b      	ldr	r2, [pc, #236]	; (8007d10 <TIM_Base_SetConfig+0x120>)
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d003      	beq.n	8007c30 <TIM_Base_SetConfig+0x40>
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	4a3a      	ldr	r2, [pc, #232]	; (8007d14 <TIM_Base_SetConfig+0x124>)
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d108      	bne.n	8007c42 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	685b      	ldr	r3, [r3, #4]
 8007c3c:	68fa      	ldr	r2, [r7, #12]
 8007c3e:	4313      	orrs	r3, r2
 8007c40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	4a2f      	ldr	r2, [pc, #188]	; (8007d04 <TIM_Base_SetConfig+0x114>)
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d02b      	beq.n	8007ca2 <TIM_Base_SetConfig+0xb2>
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c50:	d027      	beq.n	8007ca2 <TIM_Base_SetConfig+0xb2>
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	4a2c      	ldr	r2, [pc, #176]	; (8007d08 <TIM_Base_SetConfig+0x118>)
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d023      	beq.n	8007ca2 <TIM_Base_SetConfig+0xb2>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	4a2b      	ldr	r2, [pc, #172]	; (8007d0c <TIM_Base_SetConfig+0x11c>)
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d01f      	beq.n	8007ca2 <TIM_Base_SetConfig+0xb2>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	4a2a      	ldr	r2, [pc, #168]	; (8007d10 <TIM_Base_SetConfig+0x120>)
 8007c66:	4293      	cmp	r3, r2
 8007c68:	d01b      	beq.n	8007ca2 <TIM_Base_SetConfig+0xb2>
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	4a29      	ldr	r2, [pc, #164]	; (8007d14 <TIM_Base_SetConfig+0x124>)
 8007c6e:	4293      	cmp	r3, r2
 8007c70:	d017      	beq.n	8007ca2 <TIM_Base_SetConfig+0xb2>
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	4a28      	ldr	r2, [pc, #160]	; (8007d18 <TIM_Base_SetConfig+0x128>)
 8007c76:	4293      	cmp	r3, r2
 8007c78:	d013      	beq.n	8007ca2 <TIM_Base_SetConfig+0xb2>
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	4a27      	ldr	r2, [pc, #156]	; (8007d1c <TIM_Base_SetConfig+0x12c>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d00f      	beq.n	8007ca2 <TIM_Base_SetConfig+0xb2>
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	4a26      	ldr	r2, [pc, #152]	; (8007d20 <TIM_Base_SetConfig+0x130>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d00b      	beq.n	8007ca2 <TIM_Base_SetConfig+0xb2>
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	4a25      	ldr	r2, [pc, #148]	; (8007d24 <TIM_Base_SetConfig+0x134>)
 8007c8e:	4293      	cmp	r3, r2
 8007c90:	d007      	beq.n	8007ca2 <TIM_Base_SetConfig+0xb2>
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	4a24      	ldr	r2, [pc, #144]	; (8007d28 <TIM_Base_SetConfig+0x138>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d003      	beq.n	8007ca2 <TIM_Base_SetConfig+0xb2>
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	4a23      	ldr	r2, [pc, #140]	; (8007d2c <TIM_Base_SetConfig+0x13c>)
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d108      	bne.n	8007cb4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ca8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	68db      	ldr	r3, [r3, #12]
 8007cae:	68fa      	ldr	r2, [r7, #12]
 8007cb0:	4313      	orrs	r3, r2
 8007cb2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	695b      	ldr	r3, [r3, #20]
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	68fa      	ldr	r2, [r7, #12]
 8007cc6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	689a      	ldr	r2, [r3, #8]
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	681a      	ldr	r2, [r3, #0]
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	4a0a      	ldr	r2, [pc, #40]	; (8007d04 <TIM_Base_SetConfig+0x114>)
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	d003      	beq.n	8007ce8 <TIM_Base_SetConfig+0xf8>
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	4a0c      	ldr	r2, [pc, #48]	; (8007d14 <TIM_Base_SetConfig+0x124>)
 8007ce4:	4293      	cmp	r3, r2
 8007ce6:	d103      	bne.n	8007cf0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	691a      	ldr	r2, [r3, #16]
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2201      	movs	r2, #1
 8007cf4:	615a      	str	r2, [r3, #20]
}
 8007cf6:	bf00      	nop
 8007cf8:	3714      	adds	r7, #20
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d00:	4770      	bx	lr
 8007d02:	bf00      	nop
 8007d04:	40010000 	.word	0x40010000
 8007d08:	40000400 	.word	0x40000400
 8007d0c:	40000800 	.word	0x40000800
 8007d10:	40000c00 	.word	0x40000c00
 8007d14:	40010400 	.word	0x40010400
 8007d18:	40014000 	.word	0x40014000
 8007d1c:	40014400 	.word	0x40014400
 8007d20:	40014800 	.word	0x40014800
 8007d24:	40001800 	.word	0x40001800
 8007d28:	40001c00 	.word	0x40001c00
 8007d2c:	40002000 	.word	0x40002000

08007d30 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d30:	b480      	push	{r7}
 8007d32:	b087      	sub	sp, #28
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	60f8      	str	r0, [r7, #12]
 8007d38:	60b9      	str	r1, [r7, #8]
 8007d3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	6a1b      	ldr	r3, [r3, #32]
 8007d40:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	6a1b      	ldr	r3, [r3, #32]
 8007d46:	f023 0201 	bic.w	r2, r3, #1
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	699b      	ldr	r3, [r3, #24]
 8007d52:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007d54:	693b      	ldr	r3, [r7, #16]
 8007d56:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007d5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	011b      	lsls	r3, r3, #4
 8007d60:	693a      	ldr	r2, [r7, #16]
 8007d62:	4313      	orrs	r3, r2
 8007d64:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007d66:	697b      	ldr	r3, [r7, #20]
 8007d68:	f023 030a 	bic.w	r3, r3, #10
 8007d6c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007d6e:	697a      	ldr	r2, [r7, #20]
 8007d70:	68bb      	ldr	r3, [r7, #8]
 8007d72:	4313      	orrs	r3, r2
 8007d74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	693a      	ldr	r2, [r7, #16]
 8007d7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	697a      	ldr	r2, [r7, #20]
 8007d80:	621a      	str	r2, [r3, #32]
}
 8007d82:	bf00      	nop
 8007d84:	371c      	adds	r7, #28
 8007d86:	46bd      	mov	sp, r7
 8007d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8c:	4770      	bx	lr

08007d8e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d8e:	b480      	push	{r7}
 8007d90:	b087      	sub	sp, #28
 8007d92:	af00      	add	r7, sp, #0
 8007d94:	60f8      	str	r0, [r7, #12]
 8007d96:	60b9      	str	r1, [r7, #8]
 8007d98:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	6a1b      	ldr	r3, [r3, #32]
 8007d9e:	f023 0210 	bic.w	r2, r3, #16
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	699b      	ldr	r3, [r3, #24]
 8007daa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	6a1b      	ldr	r3, [r3, #32]
 8007db0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007db2:	697b      	ldr	r3, [r7, #20]
 8007db4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007db8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	031b      	lsls	r3, r3, #12
 8007dbe:	697a      	ldr	r2, [r7, #20]
 8007dc0:	4313      	orrs	r3, r2
 8007dc2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007dc4:	693b      	ldr	r3, [r7, #16]
 8007dc6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007dca:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	011b      	lsls	r3, r3, #4
 8007dd0:	693a      	ldr	r2, [r7, #16]
 8007dd2:	4313      	orrs	r3, r2
 8007dd4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	697a      	ldr	r2, [r7, #20]
 8007dda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	693a      	ldr	r2, [r7, #16]
 8007de0:	621a      	str	r2, [r3, #32]
}
 8007de2:	bf00      	nop
 8007de4:	371c      	adds	r7, #28
 8007de6:	46bd      	mov	sp, r7
 8007de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dec:	4770      	bx	lr

08007dee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007dee:	b480      	push	{r7}
 8007df0:	b085      	sub	sp, #20
 8007df2:	af00      	add	r7, sp, #0
 8007df4:	6078      	str	r0, [r7, #4]
 8007df6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	689b      	ldr	r3, [r3, #8]
 8007dfc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e04:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007e06:	683a      	ldr	r2, [r7, #0]
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	4313      	orrs	r3, r2
 8007e0c:	f043 0307 	orr.w	r3, r3, #7
 8007e10:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	68fa      	ldr	r2, [r7, #12]
 8007e16:	609a      	str	r2, [r3, #8]
}
 8007e18:	bf00      	nop
 8007e1a:	3714      	adds	r7, #20
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e22:	4770      	bx	lr

08007e24 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007e24:	b480      	push	{r7}
 8007e26:	b087      	sub	sp, #28
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	60f8      	str	r0, [r7, #12]
 8007e2c:	60b9      	str	r1, [r7, #8]
 8007e2e:	607a      	str	r2, [r7, #4]
 8007e30:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	689b      	ldr	r3, [r3, #8]
 8007e36:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007e38:	697b      	ldr	r3, [r7, #20]
 8007e3a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007e3e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	021a      	lsls	r2, r3, #8
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	431a      	orrs	r2, r3
 8007e48:	68bb      	ldr	r3, [r7, #8]
 8007e4a:	4313      	orrs	r3, r2
 8007e4c:	697a      	ldr	r2, [r7, #20]
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	697a      	ldr	r2, [r7, #20]
 8007e56:	609a      	str	r2, [r3, #8]
}
 8007e58:	bf00      	nop
 8007e5a:	371c      	adds	r7, #28
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e62:	4770      	bx	lr

08007e64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007e64:	b480      	push	{r7}
 8007e66:	b085      	sub	sp, #20
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
 8007e6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e74:	2b01      	cmp	r3, #1
 8007e76:	d101      	bne.n	8007e7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007e78:	2302      	movs	r3, #2
 8007e7a:	e05a      	b.n	8007f32 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2201      	movs	r2, #1
 8007e80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2202      	movs	r2, #2
 8007e88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	685b      	ldr	r3, [r3, #4]
 8007e92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	689b      	ldr	r3, [r3, #8]
 8007e9a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ea2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007ea4:	683b      	ldr	r3, [r7, #0]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	68fa      	ldr	r2, [r7, #12]
 8007eaa:	4313      	orrs	r3, r2
 8007eac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	68fa      	ldr	r2, [r7, #12]
 8007eb4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	4a21      	ldr	r2, [pc, #132]	; (8007f40 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	d022      	beq.n	8007f06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ec8:	d01d      	beq.n	8007f06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	4a1d      	ldr	r2, [pc, #116]	; (8007f44 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007ed0:	4293      	cmp	r3, r2
 8007ed2:	d018      	beq.n	8007f06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	4a1b      	ldr	r2, [pc, #108]	; (8007f48 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d013      	beq.n	8007f06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	4a1a      	ldr	r2, [pc, #104]	; (8007f4c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007ee4:	4293      	cmp	r3, r2
 8007ee6:	d00e      	beq.n	8007f06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	4a18      	ldr	r2, [pc, #96]	; (8007f50 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007eee:	4293      	cmp	r3, r2
 8007ef0:	d009      	beq.n	8007f06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	4a17      	ldr	r2, [pc, #92]	; (8007f54 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007ef8:	4293      	cmp	r3, r2
 8007efa:	d004      	beq.n	8007f06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	4a15      	ldr	r2, [pc, #84]	; (8007f58 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007f02:	4293      	cmp	r3, r2
 8007f04:	d10c      	bne.n	8007f20 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007f06:	68bb      	ldr	r3, [r7, #8]
 8007f08:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007f0c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	685b      	ldr	r3, [r3, #4]
 8007f12:	68ba      	ldr	r2, [r7, #8]
 8007f14:	4313      	orrs	r3, r2
 8007f16:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	68ba      	ldr	r2, [r7, #8]
 8007f1e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2201      	movs	r2, #1
 8007f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007f30:	2300      	movs	r3, #0
}
 8007f32:	4618      	mov	r0, r3
 8007f34:	3714      	adds	r7, #20
 8007f36:	46bd      	mov	sp, r7
 8007f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3c:	4770      	bx	lr
 8007f3e:	bf00      	nop
 8007f40:	40010000 	.word	0x40010000
 8007f44:	40000400 	.word	0x40000400
 8007f48:	40000800 	.word	0x40000800
 8007f4c:	40000c00 	.word	0x40000c00
 8007f50:	40010400 	.word	0x40010400
 8007f54:	40014000 	.word	0x40014000
 8007f58:	40001800 	.word	0x40001800

08007f5c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007f5c:	b480      	push	{r7}
 8007f5e:	b083      	sub	sp, #12
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007f64:	bf00      	nop
 8007f66:	370c      	adds	r7, #12
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6e:	4770      	bx	lr

08007f70 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007f70:	b480      	push	{r7}
 8007f72:	b083      	sub	sp, #12
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007f78:	bf00      	nop
 8007f7a:	370c      	adds	r7, #12
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f82:	4770      	bx	lr

08007f84 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b082      	sub	sp, #8
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d101      	bne.n	8007f96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007f92:	2301      	movs	r3, #1
 8007f94:	e03f      	b.n	8008016 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f9c:	b2db      	uxtb	r3, r3
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d106      	bne.n	8007fb0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007faa:	6878      	ldr	r0, [r7, #4]
 8007fac:	f7fa feb8 	bl	8002d20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2224      	movs	r2, #36	; 0x24
 8007fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	68da      	ldr	r2, [r3, #12]
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007fc6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007fc8:	6878      	ldr	r0, [r7, #4]
 8007fca:	f000 fe19 	bl	8008c00 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	691a      	ldr	r2, [r3, #16]
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007fdc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	695a      	ldr	r2, [r3, #20]
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007fec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	68da      	ldr	r2, [r3, #12]
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007ffc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2200      	movs	r2, #0
 8008002:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2220      	movs	r2, #32
 8008008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2220      	movs	r2, #32
 8008010:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008014:	2300      	movs	r3, #0
}
 8008016:	4618      	mov	r0, r3
 8008018:	3708      	adds	r7, #8
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}

0800801e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800801e:	b580      	push	{r7, lr}
 8008020:	b08a      	sub	sp, #40	; 0x28
 8008022:	af02      	add	r7, sp, #8
 8008024:	60f8      	str	r0, [r7, #12]
 8008026:	60b9      	str	r1, [r7, #8]
 8008028:	603b      	str	r3, [r7, #0]
 800802a:	4613      	mov	r3, r2
 800802c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800802e:	2300      	movs	r3, #0
 8008030:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008038:	b2db      	uxtb	r3, r3
 800803a:	2b20      	cmp	r3, #32
 800803c:	d17c      	bne.n	8008138 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800803e:	68bb      	ldr	r3, [r7, #8]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d002      	beq.n	800804a <HAL_UART_Transmit+0x2c>
 8008044:	88fb      	ldrh	r3, [r7, #6]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d101      	bne.n	800804e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800804a:	2301      	movs	r3, #1
 800804c:	e075      	b.n	800813a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008054:	2b01      	cmp	r3, #1
 8008056:	d101      	bne.n	800805c <HAL_UART_Transmit+0x3e>
 8008058:	2302      	movs	r3, #2
 800805a:	e06e      	b.n	800813a <HAL_UART_Transmit+0x11c>
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	2201      	movs	r2, #1
 8008060:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	2200      	movs	r2, #0
 8008068:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	2221      	movs	r2, #33	; 0x21
 800806e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008072:	f7fb f961 	bl	8003338 <HAL_GetTick>
 8008076:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	88fa      	ldrh	r2, [r7, #6]
 800807c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	88fa      	ldrh	r2, [r7, #6]
 8008082:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	689b      	ldr	r3, [r3, #8]
 8008088:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800808c:	d108      	bne.n	80080a0 <HAL_UART_Transmit+0x82>
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	691b      	ldr	r3, [r3, #16]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d104      	bne.n	80080a0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8008096:	2300      	movs	r3, #0
 8008098:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	61bb      	str	r3, [r7, #24]
 800809e:	e003      	b.n	80080a8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80080a4:	2300      	movs	r3, #0
 80080a6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	2200      	movs	r2, #0
 80080ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80080b0:	e02a      	b.n	8008108 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	9300      	str	r3, [sp, #0]
 80080b6:	697b      	ldr	r3, [r7, #20]
 80080b8:	2200      	movs	r2, #0
 80080ba:	2180      	movs	r1, #128	; 0x80
 80080bc:	68f8      	ldr	r0, [r7, #12]
 80080be:	f000 fb59 	bl	8008774 <UART_WaitOnFlagUntilTimeout>
 80080c2:	4603      	mov	r3, r0
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d001      	beq.n	80080cc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80080c8:	2303      	movs	r3, #3
 80080ca:	e036      	b.n	800813a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80080cc:	69fb      	ldr	r3, [r7, #28]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d10b      	bne.n	80080ea <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80080d2:	69bb      	ldr	r3, [r7, #24]
 80080d4:	881b      	ldrh	r3, [r3, #0]
 80080d6:	461a      	mov	r2, r3
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80080e0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80080e2:	69bb      	ldr	r3, [r7, #24]
 80080e4:	3302      	adds	r3, #2
 80080e6:	61bb      	str	r3, [r7, #24]
 80080e8:	e007      	b.n	80080fa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80080ea:	69fb      	ldr	r3, [r7, #28]
 80080ec:	781a      	ldrb	r2, [r3, #0]
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80080f4:	69fb      	ldr	r3, [r7, #28]
 80080f6:	3301      	adds	r3, #1
 80080f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80080fe:	b29b      	uxth	r3, r3
 8008100:	3b01      	subs	r3, #1
 8008102:	b29a      	uxth	r2, r3
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800810c:	b29b      	uxth	r3, r3
 800810e:	2b00      	cmp	r3, #0
 8008110:	d1cf      	bne.n	80080b2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	9300      	str	r3, [sp, #0]
 8008116:	697b      	ldr	r3, [r7, #20]
 8008118:	2200      	movs	r2, #0
 800811a:	2140      	movs	r1, #64	; 0x40
 800811c:	68f8      	ldr	r0, [r7, #12]
 800811e:	f000 fb29 	bl	8008774 <UART_WaitOnFlagUntilTimeout>
 8008122:	4603      	mov	r3, r0
 8008124:	2b00      	cmp	r3, #0
 8008126:	d001      	beq.n	800812c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008128:	2303      	movs	r3, #3
 800812a:	e006      	b.n	800813a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	2220      	movs	r2, #32
 8008130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008134:	2300      	movs	r3, #0
 8008136:	e000      	b.n	800813a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008138:	2302      	movs	r3, #2
  }
}
 800813a:	4618      	mov	r0, r3
 800813c:	3720      	adds	r7, #32
 800813e:	46bd      	mov	sp, r7
 8008140:	bd80      	pop	{r7, pc}

08008142 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008142:	b480      	push	{r7}
 8008144:	b085      	sub	sp, #20
 8008146:	af00      	add	r7, sp, #0
 8008148:	60f8      	str	r0, [r7, #12]
 800814a:	60b9      	str	r1, [r7, #8]
 800814c:	4613      	mov	r3, r2
 800814e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008156:	b2db      	uxtb	r3, r3
 8008158:	2b20      	cmp	r3, #32
 800815a:	d130      	bne.n	80081be <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d002      	beq.n	8008168 <HAL_UART_Transmit_IT+0x26>
 8008162:	88fb      	ldrh	r3, [r7, #6]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d101      	bne.n	800816c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8008168:	2301      	movs	r3, #1
 800816a:	e029      	b.n	80081c0 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008172:	2b01      	cmp	r3, #1
 8008174:	d101      	bne.n	800817a <HAL_UART_Transmit_IT+0x38>
 8008176:	2302      	movs	r3, #2
 8008178:	e022      	b.n	80081c0 <HAL_UART_Transmit_IT+0x7e>
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	2201      	movs	r2, #1
 800817e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	68ba      	ldr	r2, [r7, #8]
 8008186:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	88fa      	ldrh	r2, [r7, #6]
 800818c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	88fa      	ldrh	r2, [r7, #6]
 8008192:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	2200      	movs	r2, #0
 8008198:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	2221      	movs	r2, #33	; 0x21
 800819e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	2200      	movs	r2, #0
 80081a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	68da      	ldr	r2, [r3, #12]
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80081b8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80081ba:	2300      	movs	r3, #0
 80081bc:	e000      	b.n	80081c0 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80081be:	2302      	movs	r3, #2
  }
}
 80081c0:	4618      	mov	r0, r3
 80081c2:	3714      	adds	r7, #20
 80081c4:	46bd      	mov	sp, r7
 80081c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ca:	4770      	bx	lr

080081cc <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b084      	sub	sp, #16
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	60f8      	str	r0, [r7, #12]
 80081d4:	60b9      	str	r1, [r7, #8]
 80081d6:	4613      	mov	r3, r2
 80081d8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80081e0:	b2db      	uxtb	r3, r3
 80081e2:	2b20      	cmp	r3, #32
 80081e4:	d11d      	bne.n	8008222 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d002      	beq.n	80081f2 <HAL_UART_Receive_IT+0x26>
 80081ec:	88fb      	ldrh	r3, [r7, #6]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d101      	bne.n	80081f6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80081f2:	2301      	movs	r3, #1
 80081f4:	e016      	b.n	8008224 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80081fc:	2b01      	cmp	r3, #1
 80081fe:	d101      	bne.n	8008204 <HAL_UART_Receive_IT+0x38>
 8008200:	2302      	movs	r3, #2
 8008202:	e00f      	b.n	8008224 <HAL_UART_Receive_IT+0x58>
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	2201      	movs	r2, #1
 8008208:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	2200      	movs	r2, #0
 8008210:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008212:	88fb      	ldrh	r3, [r7, #6]
 8008214:	461a      	mov	r2, r3
 8008216:	68b9      	ldr	r1, [r7, #8]
 8008218:	68f8      	ldr	r0, [r7, #12]
 800821a:	f000 fb19 	bl	8008850 <UART_Start_Receive_IT>
 800821e:	4603      	mov	r3, r0
 8008220:	e000      	b.n	8008224 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8008222:	2302      	movs	r3, #2
  }
}
 8008224:	4618      	mov	r0, r3
 8008226:	3710      	adds	r7, #16
 8008228:	46bd      	mov	sp, r7
 800822a:	bd80      	pop	{r7, pc}

0800822c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b0ba      	sub	sp, #232	; 0xe8
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	68db      	ldr	r3, [r3, #12]
 8008244:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	695b      	ldr	r3, [r3, #20]
 800824e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8008252:	2300      	movs	r3, #0
 8008254:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008258:	2300      	movs	r3, #0
 800825a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800825e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008262:	f003 030f 	and.w	r3, r3, #15
 8008266:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800826a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800826e:	2b00      	cmp	r3, #0
 8008270:	d10f      	bne.n	8008292 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008272:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008276:	f003 0320 	and.w	r3, r3, #32
 800827a:	2b00      	cmp	r3, #0
 800827c:	d009      	beq.n	8008292 <HAL_UART_IRQHandler+0x66>
 800827e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008282:	f003 0320 	and.w	r3, r3, #32
 8008286:	2b00      	cmp	r3, #0
 8008288:	d003      	beq.n	8008292 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f000 fbfd 	bl	8008a8a <UART_Receive_IT>
      return;
 8008290:	e256      	b.n	8008740 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008292:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008296:	2b00      	cmp	r3, #0
 8008298:	f000 80de 	beq.w	8008458 <HAL_UART_IRQHandler+0x22c>
 800829c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80082a0:	f003 0301 	and.w	r3, r3, #1
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d106      	bne.n	80082b6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80082a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082ac:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	f000 80d1 	beq.w	8008458 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80082b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082ba:	f003 0301 	and.w	r3, r3, #1
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d00b      	beq.n	80082da <HAL_UART_IRQHandler+0xae>
 80082c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d005      	beq.n	80082da <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082d2:	f043 0201 	orr.w	r2, r3, #1
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80082da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082de:	f003 0304 	and.w	r3, r3, #4
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d00b      	beq.n	80082fe <HAL_UART_IRQHandler+0xd2>
 80082e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80082ea:	f003 0301 	and.w	r3, r3, #1
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d005      	beq.n	80082fe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082f6:	f043 0202 	orr.w	r2, r3, #2
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80082fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008302:	f003 0302 	and.w	r3, r3, #2
 8008306:	2b00      	cmp	r3, #0
 8008308:	d00b      	beq.n	8008322 <HAL_UART_IRQHandler+0xf6>
 800830a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800830e:	f003 0301 	and.w	r3, r3, #1
 8008312:	2b00      	cmp	r3, #0
 8008314:	d005      	beq.n	8008322 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800831a:	f043 0204 	orr.w	r2, r3, #4
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008322:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008326:	f003 0308 	and.w	r3, r3, #8
 800832a:	2b00      	cmp	r3, #0
 800832c:	d011      	beq.n	8008352 <HAL_UART_IRQHandler+0x126>
 800832e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008332:	f003 0320 	and.w	r3, r3, #32
 8008336:	2b00      	cmp	r3, #0
 8008338:	d105      	bne.n	8008346 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800833a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800833e:	f003 0301 	and.w	r3, r3, #1
 8008342:	2b00      	cmp	r3, #0
 8008344:	d005      	beq.n	8008352 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800834a:	f043 0208 	orr.w	r2, r3, #8
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008356:	2b00      	cmp	r3, #0
 8008358:	f000 81ed 	beq.w	8008736 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800835c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008360:	f003 0320 	and.w	r3, r3, #32
 8008364:	2b00      	cmp	r3, #0
 8008366:	d008      	beq.n	800837a <HAL_UART_IRQHandler+0x14e>
 8008368:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800836c:	f003 0320 	and.w	r3, r3, #32
 8008370:	2b00      	cmp	r3, #0
 8008372:	d002      	beq.n	800837a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008374:	6878      	ldr	r0, [r7, #4]
 8008376:	f000 fb88 	bl	8008a8a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	695b      	ldr	r3, [r3, #20]
 8008380:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008384:	2b40      	cmp	r3, #64	; 0x40
 8008386:	bf0c      	ite	eq
 8008388:	2301      	moveq	r3, #1
 800838a:	2300      	movne	r3, #0
 800838c:	b2db      	uxtb	r3, r3
 800838e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008396:	f003 0308 	and.w	r3, r3, #8
 800839a:	2b00      	cmp	r3, #0
 800839c:	d103      	bne.n	80083a6 <HAL_UART_IRQHandler+0x17a>
 800839e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d04f      	beq.n	8008446 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80083a6:	6878      	ldr	r0, [r7, #4]
 80083a8:	f000 fa90 	bl	80088cc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	695b      	ldr	r3, [r3, #20]
 80083b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083b6:	2b40      	cmp	r3, #64	; 0x40
 80083b8:	d141      	bne.n	800843e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	3314      	adds	r3, #20
 80083c0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80083c8:	e853 3f00 	ldrex	r3, [r3]
 80083cc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80083d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80083d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80083d8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	3314      	adds	r3, #20
 80083e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80083e6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80083ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80083f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80083f6:	e841 2300 	strex	r3, r2, [r1]
 80083fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80083fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008402:	2b00      	cmp	r3, #0
 8008404:	d1d9      	bne.n	80083ba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800840a:	2b00      	cmp	r3, #0
 800840c:	d013      	beq.n	8008436 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008412:	4a7d      	ldr	r2, [pc, #500]	; (8008608 <HAL_UART_IRQHandler+0x3dc>)
 8008414:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800841a:	4618      	mov	r0, r3
 800841c:	f7fb f9bc 	bl	8003798 <HAL_DMA_Abort_IT>
 8008420:	4603      	mov	r3, r0
 8008422:	2b00      	cmp	r3, #0
 8008424:	d016      	beq.n	8008454 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800842a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800842c:	687a      	ldr	r2, [r7, #4]
 800842e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008430:	4610      	mov	r0, r2
 8008432:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008434:	e00e      	b.n	8008454 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	f000 f986 	bl	8008748 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800843c:	e00a      	b.n	8008454 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800843e:	6878      	ldr	r0, [r7, #4]
 8008440:	f000 f982 	bl	8008748 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008444:	e006      	b.n	8008454 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008446:	6878      	ldr	r0, [r7, #4]
 8008448:	f000 f97e 	bl	8008748 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2200      	movs	r2, #0
 8008450:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008452:	e170      	b.n	8008736 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008454:	bf00      	nop
    return;
 8008456:	e16e      	b.n	8008736 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800845c:	2b01      	cmp	r3, #1
 800845e:	f040 814a 	bne.w	80086f6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008462:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008466:	f003 0310 	and.w	r3, r3, #16
 800846a:	2b00      	cmp	r3, #0
 800846c:	f000 8143 	beq.w	80086f6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008470:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008474:	f003 0310 	and.w	r3, r3, #16
 8008478:	2b00      	cmp	r3, #0
 800847a:	f000 813c 	beq.w	80086f6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800847e:	2300      	movs	r3, #0
 8008480:	60bb      	str	r3, [r7, #8]
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	60bb      	str	r3, [r7, #8]
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	685b      	ldr	r3, [r3, #4]
 8008490:	60bb      	str	r3, [r7, #8]
 8008492:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	695b      	ldr	r3, [r3, #20]
 800849a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800849e:	2b40      	cmp	r3, #64	; 0x40
 80084a0:	f040 80b4 	bne.w	800860c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	685b      	ldr	r3, [r3, #4]
 80084ac:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80084b0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	f000 8140 	beq.w	800873a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80084be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80084c2:	429a      	cmp	r2, r3
 80084c4:	f080 8139 	bcs.w	800873a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80084ce:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084d4:	69db      	ldr	r3, [r3, #28]
 80084d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80084da:	f000 8088 	beq.w	80085ee <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	330c      	adds	r3, #12
 80084e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80084ec:	e853 3f00 	ldrex	r3, [r3]
 80084f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80084f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80084f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80084fc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	330c      	adds	r3, #12
 8008506:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800850a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800850e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008512:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008516:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800851a:	e841 2300 	strex	r3, r2, [r1]
 800851e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008522:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008526:	2b00      	cmp	r3, #0
 8008528:	d1d9      	bne.n	80084de <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	3314      	adds	r3, #20
 8008530:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008532:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008534:	e853 3f00 	ldrex	r3, [r3]
 8008538:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800853a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800853c:	f023 0301 	bic.w	r3, r3, #1
 8008540:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	3314      	adds	r3, #20
 800854a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800854e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008552:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008554:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008556:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800855a:	e841 2300 	strex	r3, r2, [r1]
 800855e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008560:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008562:	2b00      	cmp	r3, #0
 8008564:	d1e1      	bne.n	800852a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	3314      	adds	r3, #20
 800856c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800856e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008570:	e853 3f00 	ldrex	r3, [r3]
 8008574:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008576:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008578:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800857c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	3314      	adds	r3, #20
 8008586:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800858a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800858c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800858e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008590:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008592:	e841 2300 	strex	r3, r2, [r1]
 8008596:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008598:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800859a:	2b00      	cmp	r3, #0
 800859c:	d1e3      	bne.n	8008566 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	2220      	movs	r2, #32
 80085a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2200      	movs	r2, #0
 80085aa:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	330c      	adds	r3, #12
 80085b2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80085b6:	e853 3f00 	ldrex	r3, [r3]
 80085ba:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80085bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80085be:	f023 0310 	bic.w	r3, r3, #16
 80085c2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	330c      	adds	r3, #12
 80085cc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80085d0:	65ba      	str	r2, [r7, #88]	; 0x58
 80085d2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085d4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80085d6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80085d8:	e841 2300 	strex	r3, r2, [r1]
 80085dc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80085de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d1e3      	bne.n	80085ac <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085e8:	4618      	mov	r0, r3
 80085ea:	f7fb f865 	bl	80036b8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80085f6:	b29b      	uxth	r3, r3
 80085f8:	1ad3      	subs	r3, r2, r3
 80085fa:	b29b      	uxth	r3, r3
 80085fc:	4619      	mov	r1, r3
 80085fe:	6878      	ldr	r0, [r7, #4]
 8008600:	f000 f8ac 	bl	800875c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008604:	e099      	b.n	800873a <HAL_UART_IRQHandler+0x50e>
 8008606:	bf00      	nop
 8008608:	08008993 	.word	0x08008993
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008614:	b29b      	uxth	r3, r3
 8008616:	1ad3      	subs	r3, r2, r3
 8008618:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008620:	b29b      	uxth	r3, r3
 8008622:	2b00      	cmp	r3, #0
 8008624:	f000 808b 	beq.w	800873e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008628:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800862c:	2b00      	cmp	r3, #0
 800862e:	f000 8086 	beq.w	800873e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	330c      	adds	r3, #12
 8008638:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800863a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800863c:	e853 3f00 	ldrex	r3, [r3]
 8008640:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008642:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008644:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008648:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	330c      	adds	r3, #12
 8008652:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008656:	647a      	str	r2, [r7, #68]	; 0x44
 8008658:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800865a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800865c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800865e:	e841 2300 	strex	r3, r2, [r1]
 8008662:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008664:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008666:	2b00      	cmp	r3, #0
 8008668:	d1e3      	bne.n	8008632 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	3314      	adds	r3, #20
 8008670:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008674:	e853 3f00 	ldrex	r3, [r3]
 8008678:	623b      	str	r3, [r7, #32]
   return(result);
 800867a:	6a3b      	ldr	r3, [r7, #32]
 800867c:	f023 0301 	bic.w	r3, r3, #1
 8008680:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	3314      	adds	r3, #20
 800868a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800868e:	633a      	str	r2, [r7, #48]	; 0x30
 8008690:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008692:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008694:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008696:	e841 2300 	strex	r3, r2, [r1]
 800869a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800869c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d1e3      	bne.n	800866a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	2220      	movs	r2, #32
 80086a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2200      	movs	r2, #0
 80086ae:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	330c      	adds	r3, #12
 80086b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086b8:	693b      	ldr	r3, [r7, #16]
 80086ba:	e853 3f00 	ldrex	r3, [r3]
 80086be:	60fb      	str	r3, [r7, #12]
   return(result);
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	f023 0310 	bic.w	r3, r3, #16
 80086c6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	330c      	adds	r3, #12
 80086d0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80086d4:	61fa      	str	r2, [r7, #28]
 80086d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086d8:	69b9      	ldr	r1, [r7, #24]
 80086da:	69fa      	ldr	r2, [r7, #28]
 80086dc:	e841 2300 	strex	r3, r2, [r1]
 80086e0:	617b      	str	r3, [r7, #20]
   return(result);
 80086e2:	697b      	ldr	r3, [r7, #20]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d1e3      	bne.n	80086b0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80086e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80086ec:	4619      	mov	r1, r3
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f000 f834 	bl	800875c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80086f4:	e023      	b.n	800873e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80086f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d009      	beq.n	8008716 <HAL_UART_IRQHandler+0x4ea>
 8008702:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008706:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800870a:	2b00      	cmp	r3, #0
 800870c:	d003      	beq.n	8008716 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800870e:	6878      	ldr	r0, [r7, #4]
 8008710:	f000 f953 	bl	80089ba <UART_Transmit_IT>
    return;
 8008714:	e014      	b.n	8008740 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008716:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800871a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800871e:	2b00      	cmp	r3, #0
 8008720:	d00e      	beq.n	8008740 <HAL_UART_IRQHandler+0x514>
 8008722:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008726:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800872a:	2b00      	cmp	r3, #0
 800872c:	d008      	beq.n	8008740 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800872e:	6878      	ldr	r0, [r7, #4]
 8008730:	f000 f993 	bl	8008a5a <UART_EndTransmit_IT>
    return;
 8008734:	e004      	b.n	8008740 <HAL_UART_IRQHandler+0x514>
    return;
 8008736:	bf00      	nop
 8008738:	e002      	b.n	8008740 <HAL_UART_IRQHandler+0x514>
      return;
 800873a:	bf00      	nop
 800873c:	e000      	b.n	8008740 <HAL_UART_IRQHandler+0x514>
      return;
 800873e:	bf00      	nop
  }
}
 8008740:	37e8      	adds	r7, #232	; 0xe8
 8008742:	46bd      	mov	sp, r7
 8008744:	bd80      	pop	{r7, pc}
 8008746:	bf00      	nop

08008748 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008748:	b480      	push	{r7}
 800874a:	b083      	sub	sp, #12
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008750:	bf00      	nop
 8008752:	370c      	adds	r7, #12
 8008754:	46bd      	mov	sp, r7
 8008756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875a:	4770      	bx	lr

0800875c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800875c:	b480      	push	{r7}
 800875e:	b083      	sub	sp, #12
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
 8008764:	460b      	mov	r3, r1
 8008766:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008768:	bf00      	nop
 800876a:	370c      	adds	r7, #12
 800876c:	46bd      	mov	sp, r7
 800876e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008772:	4770      	bx	lr

08008774 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008774:	b580      	push	{r7, lr}
 8008776:	b090      	sub	sp, #64	; 0x40
 8008778:	af00      	add	r7, sp, #0
 800877a:	60f8      	str	r0, [r7, #12]
 800877c:	60b9      	str	r1, [r7, #8]
 800877e:	603b      	str	r3, [r7, #0]
 8008780:	4613      	mov	r3, r2
 8008782:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008784:	e050      	b.n	8008828 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008786:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800878c:	d04c      	beq.n	8008828 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800878e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008790:	2b00      	cmp	r3, #0
 8008792:	d007      	beq.n	80087a4 <UART_WaitOnFlagUntilTimeout+0x30>
 8008794:	f7fa fdd0 	bl	8003338 <HAL_GetTick>
 8008798:	4602      	mov	r2, r0
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	1ad3      	subs	r3, r2, r3
 800879e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80087a0:	429a      	cmp	r2, r3
 80087a2:	d241      	bcs.n	8008828 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	330c      	adds	r3, #12
 80087aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087ae:	e853 3f00 	ldrex	r3, [r3]
 80087b2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80087b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087b6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80087ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	330c      	adds	r3, #12
 80087c2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80087c4:	637a      	str	r2, [r7, #52]	; 0x34
 80087c6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087c8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80087ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80087cc:	e841 2300 	strex	r3, r2, [r1]
 80087d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80087d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d1e5      	bne.n	80087a4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	3314      	adds	r3, #20
 80087de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087e0:	697b      	ldr	r3, [r7, #20]
 80087e2:	e853 3f00 	ldrex	r3, [r3]
 80087e6:	613b      	str	r3, [r7, #16]
   return(result);
 80087e8:	693b      	ldr	r3, [r7, #16]
 80087ea:	f023 0301 	bic.w	r3, r3, #1
 80087ee:	63bb      	str	r3, [r7, #56]	; 0x38
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	3314      	adds	r3, #20
 80087f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80087f8:	623a      	str	r2, [r7, #32]
 80087fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087fc:	69f9      	ldr	r1, [r7, #28]
 80087fe:	6a3a      	ldr	r2, [r7, #32]
 8008800:	e841 2300 	strex	r3, r2, [r1]
 8008804:	61bb      	str	r3, [r7, #24]
   return(result);
 8008806:	69bb      	ldr	r3, [r7, #24]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d1e5      	bne.n	80087d8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	2220      	movs	r2, #32
 8008810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	2220      	movs	r2, #32
 8008818:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	2200      	movs	r2, #0
 8008820:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008824:	2303      	movs	r3, #3
 8008826:	e00f      	b.n	8008848 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	681a      	ldr	r2, [r3, #0]
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	4013      	ands	r3, r2
 8008832:	68ba      	ldr	r2, [r7, #8]
 8008834:	429a      	cmp	r2, r3
 8008836:	bf0c      	ite	eq
 8008838:	2301      	moveq	r3, #1
 800883a:	2300      	movne	r3, #0
 800883c:	b2db      	uxtb	r3, r3
 800883e:	461a      	mov	r2, r3
 8008840:	79fb      	ldrb	r3, [r7, #7]
 8008842:	429a      	cmp	r2, r3
 8008844:	d09f      	beq.n	8008786 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008846:	2300      	movs	r3, #0
}
 8008848:	4618      	mov	r0, r3
 800884a:	3740      	adds	r7, #64	; 0x40
 800884c:	46bd      	mov	sp, r7
 800884e:	bd80      	pop	{r7, pc}

08008850 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008850:	b480      	push	{r7}
 8008852:	b085      	sub	sp, #20
 8008854:	af00      	add	r7, sp, #0
 8008856:	60f8      	str	r0, [r7, #12]
 8008858:	60b9      	str	r1, [r7, #8]
 800885a:	4613      	mov	r3, r2
 800885c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	68ba      	ldr	r2, [r7, #8]
 8008862:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	88fa      	ldrh	r2, [r7, #6]
 8008868:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	88fa      	ldrh	r2, [r7, #6]
 800886e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	2200      	movs	r2, #0
 8008874:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	2222      	movs	r2, #34	; 0x22
 800887a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	2200      	movs	r2, #0
 8008882:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	691b      	ldr	r3, [r3, #16]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d007      	beq.n	800889e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	68da      	ldr	r2, [r3, #12]
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800889c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	695a      	ldr	r2, [r3, #20]
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	f042 0201 	orr.w	r2, r2, #1
 80088ac:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	68da      	ldr	r2, [r3, #12]
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	f042 0220 	orr.w	r2, r2, #32
 80088bc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80088be:	2300      	movs	r3, #0
}
 80088c0:	4618      	mov	r0, r3
 80088c2:	3714      	adds	r7, #20
 80088c4:	46bd      	mov	sp, r7
 80088c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ca:	4770      	bx	lr

080088cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80088cc:	b480      	push	{r7}
 80088ce:	b095      	sub	sp, #84	; 0x54
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	330c      	adds	r3, #12
 80088da:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088de:	e853 3f00 	ldrex	r3, [r3]
 80088e2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80088e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088e6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80088ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	330c      	adds	r3, #12
 80088f2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80088f4:	643a      	str	r2, [r7, #64]	; 0x40
 80088f6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088f8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80088fa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80088fc:	e841 2300 	strex	r3, r2, [r1]
 8008900:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008902:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008904:	2b00      	cmp	r3, #0
 8008906:	d1e5      	bne.n	80088d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	3314      	adds	r3, #20
 800890e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008910:	6a3b      	ldr	r3, [r7, #32]
 8008912:	e853 3f00 	ldrex	r3, [r3]
 8008916:	61fb      	str	r3, [r7, #28]
   return(result);
 8008918:	69fb      	ldr	r3, [r7, #28]
 800891a:	f023 0301 	bic.w	r3, r3, #1
 800891e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	3314      	adds	r3, #20
 8008926:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008928:	62fa      	str	r2, [r7, #44]	; 0x2c
 800892a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800892c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800892e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008930:	e841 2300 	strex	r3, r2, [r1]
 8008934:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008938:	2b00      	cmp	r3, #0
 800893a:	d1e5      	bne.n	8008908 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008940:	2b01      	cmp	r3, #1
 8008942:	d119      	bne.n	8008978 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	330c      	adds	r3, #12
 800894a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	e853 3f00 	ldrex	r3, [r3]
 8008952:	60bb      	str	r3, [r7, #8]
   return(result);
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	f023 0310 	bic.w	r3, r3, #16
 800895a:	647b      	str	r3, [r7, #68]	; 0x44
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	330c      	adds	r3, #12
 8008962:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008964:	61ba      	str	r2, [r7, #24]
 8008966:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008968:	6979      	ldr	r1, [r7, #20]
 800896a:	69ba      	ldr	r2, [r7, #24]
 800896c:	e841 2300 	strex	r3, r2, [r1]
 8008970:	613b      	str	r3, [r7, #16]
   return(result);
 8008972:	693b      	ldr	r3, [r7, #16]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d1e5      	bne.n	8008944 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2220      	movs	r2, #32
 800897c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	2200      	movs	r2, #0
 8008984:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008986:	bf00      	nop
 8008988:	3754      	adds	r7, #84	; 0x54
 800898a:	46bd      	mov	sp, r7
 800898c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008990:	4770      	bx	lr

08008992 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008992:	b580      	push	{r7, lr}
 8008994:	b084      	sub	sp, #16
 8008996:	af00      	add	r7, sp, #0
 8008998:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800899e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	2200      	movs	r2, #0
 80089a4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	2200      	movs	r2, #0
 80089aa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80089ac:	68f8      	ldr	r0, [r7, #12]
 80089ae:	f7ff fecb 	bl	8008748 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80089b2:	bf00      	nop
 80089b4:	3710      	adds	r7, #16
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}

080089ba <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80089ba:	b480      	push	{r7}
 80089bc:	b085      	sub	sp, #20
 80089be:	af00      	add	r7, sp, #0
 80089c0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80089c8:	b2db      	uxtb	r3, r3
 80089ca:	2b21      	cmp	r3, #33	; 0x21
 80089cc:	d13e      	bne.n	8008a4c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	689b      	ldr	r3, [r3, #8]
 80089d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80089d6:	d114      	bne.n	8008a02 <UART_Transmit_IT+0x48>
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	691b      	ldr	r3, [r3, #16]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d110      	bne.n	8008a02 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	6a1b      	ldr	r3, [r3, #32]
 80089e4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	881b      	ldrh	r3, [r3, #0]
 80089ea:	461a      	mov	r2, r3
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80089f4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	6a1b      	ldr	r3, [r3, #32]
 80089fa:	1c9a      	adds	r2, r3, #2
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	621a      	str	r2, [r3, #32]
 8008a00:	e008      	b.n	8008a14 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6a1b      	ldr	r3, [r3, #32]
 8008a06:	1c59      	adds	r1, r3, #1
 8008a08:	687a      	ldr	r2, [r7, #4]
 8008a0a:	6211      	str	r1, [r2, #32]
 8008a0c:	781a      	ldrb	r2, [r3, #0]
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008a18:	b29b      	uxth	r3, r3
 8008a1a:	3b01      	subs	r3, #1
 8008a1c:	b29b      	uxth	r3, r3
 8008a1e:	687a      	ldr	r2, [r7, #4]
 8008a20:	4619      	mov	r1, r3
 8008a22:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d10f      	bne.n	8008a48 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	68da      	ldr	r2, [r3, #12]
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008a36:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	68da      	ldr	r2, [r3, #12]
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008a46:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008a48:	2300      	movs	r3, #0
 8008a4a:	e000      	b.n	8008a4e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008a4c:	2302      	movs	r3, #2
  }
}
 8008a4e:	4618      	mov	r0, r3
 8008a50:	3714      	adds	r7, #20
 8008a52:	46bd      	mov	sp, r7
 8008a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a58:	4770      	bx	lr

08008a5a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008a5a:	b580      	push	{r7, lr}
 8008a5c:	b082      	sub	sp, #8
 8008a5e:	af00      	add	r7, sp, #0
 8008a60:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	68da      	ldr	r2, [r3, #12]
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a70:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2220      	movs	r2, #32
 8008a76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008a7a:	6878      	ldr	r0, [r7, #4]
 8008a7c:	f7f9 f8d6 	bl	8001c2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008a80:	2300      	movs	r3, #0
}
 8008a82:	4618      	mov	r0, r3
 8008a84:	3708      	adds	r7, #8
 8008a86:	46bd      	mov	sp, r7
 8008a88:	bd80      	pop	{r7, pc}

08008a8a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008a8a:	b580      	push	{r7, lr}
 8008a8c:	b08c      	sub	sp, #48	; 0x30
 8008a8e:	af00      	add	r7, sp, #0
 8008a90:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008a98:	b2db      	uxtb	r3, r3
 8008a9a:	2b22      	cmp	r3, #34	; 0x22
 8008a9c:	f040 80ab 	bne.w	8008bf6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	689b      	ldr	r3, [r3, #8]
 8008aa4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008aa8:	d117      	bne.n	8008ada <UART_Receive_IT+0x50>
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	691b      	ldr	r3, [r3, #16]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d113      	bne.n	8008ada <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008aba:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	685b      	ldr	r3, [r3, #4]
 8008ac2:	b29b      	uxth	r3, r3
 8008ac4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ac8:	b29a      	uxth	r2, r3
 8008aca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008acc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ad2:	1c9a      	adds	r2, r3, #2
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	629a      	str	r2, [r3, #40]	; 0x28
 8008ad8:	e026      	b.n	8008b28 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ade:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	689b      	ldr	r3, [r3, #8]
 8008ae8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008aec:	d007      	beq.n	8008afe <UART_Receive_IT+0x74>
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	689b      	ldr	r3, [r3, #8]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d10a      	bne.n	8008b0c <UART_Receive_IT+0x82>
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	691b      	ldr	r3, [r3, #16]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d106      	bne.n	8008b0c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	685b      	ldr	r3, [r3, #4]
 8008b04:	b2da      	uxtb	r2, r3
 8008b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b08:	701a      	strb	r2, [r3, #0]
 8008b0a:	e008      	b.n	8008b1e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	685b      	ldr	r3, [r3, #4]
 8008b12:	b2db      	uxtb	r3, r3
 8008b14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008b18:	b2da      	uxtb	r2, r3
 8008b1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b1c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b22:	1c5a      	adds	r2, r3, #1
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008b2c:	b29b      	uxth	r3, r3
 8008b2e:	3b01      	subs	r3, #1
 8008b30:	b29b      	uxth	r3, r3
 8008b32:	687a      	ldr	r2, [r7, #4]
 8008b34:	4619      	mov	r1, r3
 8008b36:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d15a      	bne.n	8008bf2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	68da      	ldr	r2, [r3, #12]
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	f022 0220 	bic.w	r2, r2, #32
 8008b4a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	68da      	ldr	r2, [r3, #12]
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008b5a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	695a      	ldr	r2, [r3, #20]
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	f022 0201 	bic.w	r2, r2, #1
 8008b6a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2220      	movs	r2, #32
 8008b70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b78:	2b01      	cmp	r3, #1
 8008b7a:	d135      	bne.n	8008be8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2200      	movs	r2, #0
 8008b80:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	330c      	adds	r3, #12
 8008b88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b8a:	697b      	ldr	r3, [r7, #20]
 8008b8c:	e853 3f00 	ldrex	r3, [r3]
 8008b90:	613b      	str	r3, [r7, #16]
   return(result);
 8008b92:	693b      	ldr	r3, [r7, #16]
 8008b94:	f023 0310 	bic.w	r3, r3, #16
 8008b98:	627b      	str	r3, [r7, #36]	; 0x24
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	330c      	adds	r3, #12
 8008ba0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ba2:	623a      	str	r2, [r7, #32]
 8008ba4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ba6:	69f9      	ldr	r1, [r7, #28]
 8008ba8:	6a3a      	ldr	r2, [r7, #32]
 8008baa:	e841 2300 	strex	r3, r2, [r1]
 8008bae:	61bb      	str	r3, [r7, #24]
   return(result);
 8008bb0:	69bb      	ldr	r3, [r7, #24]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d1e5      	bne.n	8008b82 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	f003 0310 	and.w	r3, r3, #16
 8008bc0:	2b10      	cmp	r3, #16
 8008bc2:	d10a      	bne.n	8008bda <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	60fb      	str	r3, [r7, #12]
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	60fb      	str	r3, [r7, #12]
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	685b      	ldr	r3, [r3, #4]
 8008bd6:	60fb      	str	r3, [r7, #12]
 8008bd8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008bde:	4619      	mov	r1, r3
 8008be0:	6878      	ldr	r0, [r7, #4]
 8008be2:	f7ff fdbb 	bl	800875c <HAL_UARTEx_RxEventCallback>
 8008be6:	e002      	b.n	8008bee <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f7f8 fffb 	bl	8001be4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	e002      	b.n	8008bf8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	e000      	b.n	8008bf8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008bf6:	2302      	movs	r3, #2
  }
}
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	3730      	adds	r7, #48	; 0x30
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	bd80      	pop	{r7, pc}

08008c00 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008c00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008c04:	b0c0      	sub	sp, #256	; 0x100
 8008c06:	af00      	add	r7, sp, #0
 8008c08:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	691b      	ldr	r3, [r3, #16]
 8008c14:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c1c:	68d9      	ldr	r1, [r3, #12]
 8008c1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c22:	681a      	ldr	r2, [r3, #0]
 8008c24:	ea40 0301 	orr.w	r3, r0, r1
 8008c28:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008c2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c2e:	689a      	ldr	r2, [r3, #8]
 8008c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c34:	691b      	ldr	r3, [r3, #16]
 8008c36:	431a      	orrs	r2, r3
 8008c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c3c:	695b      	ldr	r3, [r3, #20]
 8008c3e:	431a      	orrs	r2, r3
 8008c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c44:	69db      	ldr	r3, [r3, #28]
 8008c46:	4313      	orrs	r3, r2
 8008c48:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008c4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	68db      	ldr	r3, [r3, #12]
 8008c54:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008c58:	f021 010c 	bic.w	r1, r1, #12
 8008c5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c60:	681a      	ldr	r2, [r3, #0]
 8008c62:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008c66:	430b      	orrs	r3, r1
 8008c68:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008c6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	695b      	ldr	r3, [r3, #20]
 8008c72:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008c76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c7a:	6999      	ldr	r1, [r3, #24]
 8008c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c80:	681a      	ldr	r2, [r3, #0]
 8008c82:	ea40 0301 	orr.w	r3, r0, r1
 8008c86:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008c88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c8c:	681a      	ldr	r2, [r3, #0]
 8008c8e:	4b8f      	ldr	r3, [pc, #572]	; (8008ecc <UART_SetConfig+0x2cc>)
 8008c90:	429a      	cmp	r2, r3
 8008c92:	d005      	beq.n	8008ca0 <UART_SetConfig+0xa0>
 8008c94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c98:	681a      	ldr	r2, [r3, #0]
 8008c9a:	4b8d      	ldr	r3, [pc, #564]	; (8008ed0 <UART_SetConfig+0x2d0>)
 8008c9c:	429a      	cmp	r2, r3
 8008c9e:	d104      	bne.n	8008caa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008ca0:	f7fd fcb4 	bl	800660c <HAL_RCC_GetPCLK2Freq>
 8008ca4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008ca8:	e003      	b.n	8008cb2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008caa:	f7fd fc9b 	bl	80065e4 <HAL_RCC_GetPCLK1Freq>
 8008cae:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008cb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008cb6:	69db      	ldr	r3, [r3, #28]
 8008cb8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008cbc:	f040 810c 	bne.w	8008ed8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008cc0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008cca:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008cce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008cd2:	4622      	mov	r2, r4
 8008cd4:	462b      	mov	r3, r5
 8008cd6:	1891      	adds	r1, r2, r2
 8008cd8:	65b9      	str	r1, [r7, #88]	; 0x58
 8008cda:	415b      	adcs	r3, r3
 8008cdc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008cde:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008ce2:	4621      	mov	r1, r4
 8008ce4:	eb12 0801 	adds.w	r8, r2, r1
 8008ce8:	4629      	mov	r1, r5
 8008cea:	eb43 0901 	adc.w	r9, r3, r1
 8008cee:	f04f 0200 	mov.w	r2, #0
 8008cf2:	f04f 0300 	mov.w	r3, #0
 8008cf6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008cfa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008cfe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008d02:	4690      	mov	r8, r2
 8008d04:	4699      	mov	r9, r3
 8008d06:	4623      	mov	r3, r4
 8008d08:	eb18 0303 	adds.w	r3, r8, r3
 8008d0c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008d10:	462b      	mov	r3, r5
 8008d12:	eb49 0303 	adc.w	r3, r9, r3
 8008d16:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008d1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d1e:	685b      	ldr	r3, [r3, #4]
 8008d20:	2200      	movs	r2, #0
 8008d22:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008d26:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008d2a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008d2e:	460b      	mov	r3, r1
 8008d30:	18db      	adds	r3, r3, r3
 8008d32:	653b      	str	r3, [r7, #80]	; 0x50
 8008d34:	4613      	mov	r3, r2
 8008d36:	eb42 0303 	adc.w	r3, r2, r3
 8008d3a:	657b      	str	r3, [r7, #84]	; 0x54
 8008d3c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008d40:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008d44:	f7f7 faac 	bl	80002a0 <__aeabi_uldivmod>
 8008d48:	4602      	mov	r2, r0
 8008d4a:	460b      	mov	r3, r1
 8008d4c:	4b61      	ldr	r3, [pc, #388]	; (8008ed4 <UART_SetConfig+0x2d4>)
 8008d4e:	fba3 2302 	umull	r2, r3, r3, r2
 8008d52:	095b      	lsrs	r3, r3, #5
 8008d54:	011c      	lsls	r4, r3, #4
 8008d56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008d60:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008d64:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008d68:	4642      	mov	r2, r8
 8008d6a:	464b      	mov	r3, r9
 8008d6c:	1891      	adds	r1, r2, r2
 8008d6e:	64b9      	str	r1, [r7, #72]	; 0x48
 8008d70:	415b      	adcs	r3, r3
 8008d72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008d74:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008d78:	4641      	mov	r1, r8
 8008d7a:	eb12 0a01 	adds.w	sl, r2, r1
 8008d7e:	4649      	mov	r1, r9
 8008d80:	eb43 0b01 	adc.w	fp, r3, r1
 8008d84:	f04f 0200 	mov.w	r2, #0
 8008d88:	f04f 0300 	mov.w	r3, #0
 8008d8c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008d90:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008d94:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008d98:	4692      	mov	sl, r2
 8008d9a:	469b      	mov	fp, r3
 8008d9c:	4643      	mov	r3, r8
 8008d9e:	eb1a 0303 	adds.w	r3, sl, r3
 8008da2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008da6:	464b      	mov	r3, r9
 8008da8:	eb4b 0303 	adc.w	r3, fp, r3
 8008dac:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008db0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008db4:	685b      	ldr	r3, [r3, #4]
 8008db6:	2200      	movs	r2, #0
 8008db8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008dbc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008dc0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008dc4:	460b      	mov	r3, r1
 8008dc6:	18db      	adds	r3, r3, r3
 8008dc8:	643b      	str	r3, [r7, #64]	; 0x40
 8008dca:	4613      	mov	r3, r2
 8008dcc:	eb42 0303 	adc.w	r3, r2, r3
 8008dd0:	647b      	str	r3, [r7, #68]	; 0x44
 8008dd2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008dd6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008dda:	f7f7 fa61 	bl	80002a0 <__aeabi_uldivmod>
 8008dde:	4602      	mov	r2, r0
 8008de0:	460b      	mov	r3, r1
 8008de2:	4611      	mov	r1, r2
 8008de4:	4b3b      	ldr	r3, [pc, #236]	; (8008ed4 <UART_SetConfig+0x2d4>)
 8008de6:	fba3 2301 	umull	r2, r3, r3, r1
 8008dea:	095b      	lsrs	r3, r3, #5
 8008dec:	2264      	movs	r2, #100	; 0x64
 8008dee:	fb02 f303 	mul.w	r3, r2, r3
 8008df2:	1acb      	subs	r3, r1, r3
 8008df4:	00db      	lsls	r3, r3, #3
 8008df6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008dfa:	4b36      	ldr	r3, [pc, #216]	; (8008ed4 <UART_SetConfig+0x2d4>)
 8008dfc:	fba3 2302 	umull	r2, r3, r3, r2
 8008e00:	095b      	lsrs	r3, r3, #5
 8008e02:	005b      	lsls	r3, r3, #1
 8008e04:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008e08:	441c      	add	r4, r3
 8008e0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008e0e:	2200      	movs	r2, #0
 8008e10:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008e14:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008e18:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008e1c:	4642      	mov	r2, r8
 8008e1e:	464b      	mov	r3, r9
 8008e20:	1891      	adds	r1, r2, r2
 8008e22:	63b9      	str	r1, [r7, #56]	; 0x38
 8008e24:	415b      	adcs	r3, r3
 8008e26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008e28:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008e2c:	4641      	mov	r1, r8
 8008e2e:	1851      	adds	r1, r2, r1
 8008e30:	6339      	str	r1, [r7, #48]	; 0x30
 8008e32:	4649      	mov	r1, r9
 8008e34:	414b      	adcs	r3, r1
 8008e36:	637b      	str	r3, [r7, #52]	; 0x34
 8008e38:	f04f 0200 	mov.w	r2, #0
 8008e3c:	f04f 0300 	mov.w	r3, #0
 8008e40:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008e44:	4659      	mov	r1, fp
 8008e46:	00cb      	lsls	r3, r1, #3
 8008e48:	4651      	mov	r1, sl
 8008e4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008e4e:	4651      	mov	r1, sl
 8008e50:	00ca      	lsls	r2, r1, #3
 8008e52:	4610      	mov	r0, r2
 8008e54:	4619      	mov	r1, r3
 8008e56:	4603      	mov	r3, r0
 8008e58:	4642      	mov	r2, r8
 8008e5a:	189b      	adds	r3, r3, r2
 8008e5c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008e60:	464b      	mov	r3, r9
 8008e62:	460a      	mov	r2, r1
 8008e64:	eb42 0303 	adc.w	r3, r2, r3
 8008e68:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e70:	685b      	ldr	r3, [r3, #4]
 8008e72:	2200      	movs	r2, #0
 8008e74:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008e78:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008e7c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008e80:	460b      	mov	r3, r1
 8008e82:	18db      	adds	r3, r3, r3
 8008e84:	62bb      	str	r3, [r7, #40]	; 0x28
 8008e86:	4613      	mov	r3, r2
 8008e88:	eb42 0303 	adc.w	r3, r2, r3
 8008e8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008e8e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008e92:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008e96:	f7f7 fa03 	bl	80002a0 <__aeabi_uldivmod>
 8008e9a:	4602      	mov	r2, r0
 8008e9c:	460b      	mov	r3, r1
 8008e9e:	4b0d      	ldr	r3, [pc, #52]	; (8008ed4 <UART_SetConfig+0x2d4>)
 8008ea0:	fba3 1302 	umull	r1, r3, r3, r2
 8008ea4:	095b      	lsrs	r3, r3, #5
 8008ea6:	2164      	movs	r1, #100	; 0x64
 8008ea8:	fb01 f303 	mul.w	r3, r1, r3
 8008eac:	1ad3      	subs	r3, r2, r3
 8008eae:	00db      	lsls	r3, r3, #3
 8008eb0:	3332      	adds	r3, #50	; 0x32
 8008eb2:	4a08      	ldr	r2, [pc, #32]	; (8008ed4 <UART_SetConfig+0x2d4>)
 8008eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8008eb8:	095b      	lsrs	r3, r3, #5
 8008eba:	f003 0207 	and.w	r2, r3, #7
 8008ebe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	4422      	add	r2, r4
 8008ec6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008ec8:	e105      	b.n	80090d6 <UART_SetConfig+0x4d6>
 8008eca:	bf00      	nop
 8008ecc:	40011000 	.word	0x40011000
 8008ed0:	40011400 	.word	0x40011400
 8008ed4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008ed8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008edc:	2200      	movs	r2, #0
 8008ede:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008ee2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008ee6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008eea:	4642      	mov	r2, r8
 8008eec:	464b      	mov	r3, r9
 8008eee:	1891      	adds	r1, r2, r2
 8008ef0:	6239      	str	r1, [r7, #32]
 8008ef2:	415b      	adcs	r3, r3
 8008ef4:	627b      	str	r3, [r7, #36]	; 0x24
 8008ef6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008efa:	4641      	mov	r1, r8
 8008efc:	1854      	adds	r4, r2, r1
 8008efe:	4649      	mov	r1, r9
 8008f00:	eb43 0501 	adc.w	r5, r3, r1
 8008f04:	f04f 0200 	mov.w	r2, #0
 8008f08:	f04f 0300 	mov.w	r3, #0
 8008f0c:	00eb      	lsls	r3, r5, #3
 8008f0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008f12:	00e2      	lsls	r2, r4, #3
 8008f14:	4614      	mov	r4, r2
 8008f16:	461d      	mov	r5, r3
 8008f18:	4643      	mov	r3, r8
 8008f1a:	18e3      	adds	r3, r4, r3
 8008f1c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008f20:	464b      	mov	r3, r9
 8008f22:	eb45 0303 	adc.w	r3, r5, r3
 8008f26:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008f2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f2e:	685b      	ldr	r3, [r3, #4]
 8008f30:	2200      	movs	r2, #0
 8008f32:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008f36:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008f3a:	f04f 0200 	mov.w	r2, #0
 8008f3e:	f04f 0300 	mov.w	r3, #0
 8008f42:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008f46:	4629      	mov	r1, r5
 8008f48:	008b      	lsls	r3, r1, #2
 8008f4a:	4621      	mov	r1, r4
 8008f4c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008f50:	4621      	mov	r1, r4
 8008f52:	008a      	lsls	r2, r1, #2
 8008f54:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008f58:	f7f7 f9a2 	bl	80002a0 <__aeabi_uldivmod>
 8008f5c:	4602      	mov	r2, r0
 8008f5e:	460b      	mov	r3, r1
 8008f60:	4b60      	ldr	r3, [pc, #384]	; (80090e4 <UART_SetConfig+0x4e4>)
 8008f62:	fba3 2302 	umull	r2, r3, r3, r2
 8008f66:	095b      	lsrs	r3, r3, #5
 8008f68:	011c      	lsls	r4, r3, #4
 8008f6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008f6e:	2200      	movs	r2, #0
 8008f70:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008f74:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008f78:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008f7c:	4642      	mov	r2, r8
 8008f7e:	464b      	mov	r3, r9
 8008f80:	1891      	adds	r1, r2, r2
 8008f82:	61b9      	str	r1, [r7, #24]
 8008f84:	415b      	adcs	r3, r3
 8008f86:	61fb      	str	r3, [r7, #28]
 8008f88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008f8c:	4641      	mov	r1, r8
 8008f8e:	1851      	adds	r1, r2, r1
 8008f90:	6139      	str	r1, [r7, #16]
 8008f92:	4649      	mov	r1, r9
 8008f94:	414b      	adcs	r3, r1
 8008f96:	617b      	str	r3, [r7, #20]
 8008f98:	f04f 0200 	mov.w	r2, #0
 8008f9c:	f04f 0300 	mov.w	r3, #0
 8008fa0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008fa4:	4659      	mov	r1, fp
 8008fa6:	00cb      	lsls	r3, r1, #3
 8008fa8:	4651      	mov	r1, sl
 8008faa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008fae:	4651      	mov	r1, sl
 8008fb0:	00ca      	lsls	r2, r1, #3
 8008fb2:	4610      	mov	r0, r2
 8008fb4:	4619      	mov	r1, r3
 8008fb6:	4603      	mov	r3, r0
 8008fb8:	4642      	mov	r2, r8
 8008fba:	189b      	adds	r3, r3, r2
 8008fbc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008fc0:	464b      	mov	r3, r9
 8008fc2:	460a      	mov	r2, r1
 8008fc4:	eb42 0303 	adc.w	r3, r2, r3
 8008fc8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fd0:	685b      	ldr	r3, [r3, #4]
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	67bb      	str	r3, [r7, #120]	; 0x78
 8008fd6:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008fd8:	f04f 0200 	mov.w	r2, #0
 8008fdc:	f04f 0300 	mov.w	r3, #0
 8008fe0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008fe4:	4649      	mov	r1, r9
 8008fe6:	008b      	lsls	r3, r1, #2
 8008fe8:	4641      	mov	r1, r8
 8008fea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008fee:	4641      	mov	r1, r8
 8008ff0:	008a      	lsls	r2, r1, #2
 8008ff2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008ff6:	f7f7 f953 	bl	80002a0 <__aeabi_uldivmod>
 8008ffa:	4602      	mov	r2, r0
 8008ffc:	460b      	mov	r3, r1
 8008ffe:	4b39      	ldr	r3, [pc, #228]	; (80090e4 <UART_SetConfig+0x4e4>)
 8009000:	fba3 1302 	umull	r1, r3, r3, r2
 8009004:	095b      	lsrs	r3, r3, #5
 8009006:	2164      	movs	r1, #100	; 0x64
 8009008:	fb01 f303 	mul.w	r3, r1, r3
 800900c:	1ad3      	subs	r3, r2, r3
 800900e:	011b      	lsls	r3, r3, #4
 8009010:	3332      	adds	r3, #50	; 0x32
 8009012:	4a34      	ldr	r2, [pc, #208]	; (80090e4 <UART_SetConfig+0x4e4>)
 8009014:	fba2 2303 	umull	r2, r3, r2, r3
 8009018:	095b      	lsrs	r3, r3, #5
 800901a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800901e:	441c      	add	r4, r3
 8009020:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009024:	2200      	movs	r2, #0
 8009026:	673b      	str	r3, [r7, #112]	; 0x70
 8009028:	677a      	str	r2, [r7, #116]	; 0x74
 800902a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800902e:	4642      	mov	r2, r8
 8009030:	464b      	mov	r3, r9
 8009032:	1891      	adds	r1, r2, r2
 8009034:	60b9      	str	r1, [r7, #8]
 8009036:	415b      	adcs	r3, r3
 8009038:	60fb      	str	r3, [r7, #12]
 800903a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800903e:	4641      	mov	r1, r8
 8009040:	1851      	adds	r1, r2, r1
 8009042:	6039      	str	r1, [r7, #0]
 8009044:	4649      	mov	r1, r9
 8009046:	414b      	adcs	r3, r1
 8009048:	607b      	str	r3, [r7, #4]
 800904a:	f04f 0200 	mov.w	r2, #0
 800904e:	f04f 0300 	mov.w	r3, #0
 8009052:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009056:	4659      	mov	r1, fp
 8009058:	00cb      	lsls	r3, r1, #3
 800905a:	4651      	mov	r1, sl
 800905c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009060:	4651      	mov	r1, sl
 8009062:	00ca      	lsls	r2, r1, #3
 8009064:	4610      	mov	r0, r2
 8009066:	4619      	mov	r1, r3
 8009068:	4603      	mov	r3, r0
 800906a:	4642      	mov	r2, r8
 800906c:	189b      	adds	r3, r3, r2
 800906e:	66bb      	str	r3, [r7, #104]	; 0x68
 8009070:	464b      	mov	r3, r9
 8009072:	460a      	mov	r2, r1
 8009074:	eb42 0303 	adc.w	r3, r2, r3
 8009078:	66fb      	str	r3, [r7, #108]	; 0x6c
 800907a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800907e:	685b      	ldr	r3, [r3, #4]
 8009080:	2200      	movs	r2, #0
 8009082:	663b      	str	r3, [r7, #96]	; 0x60
 8009084:	667a      	str	r2, [r7, #100]	; 0x64
 8009086:	f04f 0200 	mov.w	r2, #0
 800908a:	f04f 0300 	mov.w	r3, #0
 800908e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009092:	4649      	mov	r1, r9
 8009094:	008b      	lsls	r3, r1, #2
 8009096:	4641      	mov	r1, r8
 8009098:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800909c:	4641      	mov	r1, r8
 800909e:	008a      	lsls	r2, r1, #2
 80090a0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80090a4:	f7f7 f8fc 	bl	80002a0 <__aeabi_uldivmod>
 80090a8:	4602      	mov	r2, r0
 80090aa:	460b      	mov	r3, r1
 80090ac:	4b0d      	ldr	r3, [pc, #52]	; (80090e4 <UART_SetConfig+0x4e4>)
 80090ae:	fba3 1302 	umull	r1, r3, r3, r2
 80090b2:	095b      	lsrs	r3, r3, #5
 80090b4:	2164      	movs	r1, #100	; 0x64
 80090b6:	fb01 f303 	mul.w	r3, r1, r3
 80090ba:	1ad3      	subs	r3, r2, r3
 80090bc:	011b      	lsls	r3, r3, #4
 80090be:	3332      	adds	r3, #50	; 0x32
 80090c0:	4a08      	ldr	r2, [pc, #32]	; (80090e4 <UART_SetConfig+0x4e4>)
 80090c2:	fba2 2303 	umull	r2, r3, r2, r3
 80090c6:	095b      	lsrs	r3, r3, #5
 80090c8:	f003 020f 	and.w	r2, r3, #15
 80090cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	4422      	add	r2, r4
 80090d4:	609a      	str	r2, [r3, #8]
}
 80090d6:	bf00      	nop
 80090d8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80090dc:	46bd      	mov	sp, r7
 80090de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80090e2:	bf00      	nop
 80090e4:	51eb851f 	.word	0x51eb851f

080090e8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80090e8:	b084      	sub	sp, #16
 80090ea:	b580      	push	{r7, lr}
 80090ec:	b084      	sub	sp, #16
 80090ee:	af00      	add	r7, sp, #0
 80090f0:	6078      	str	r0, [r7, #4]
 80090f2:	f107 001c 	add.w	r0, r7, #28
 80090f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80090fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090fc:	2b01      	cmp	r3, #1
 80090fe:	d122      	bne.n	8009146 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009104:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	68db      	ldr	r3, [r3, #12]
 8009110:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8009114:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009118:	687a      	ldr	r2, [r7, #4]
 800911a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	68db      	ldr	r3, [r3, #12]
 8009120:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009128:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800912a:	2b01      	cmp	r3, #1
 800912c:	d105      	bne.n	800913a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	68db      	ldr	r3, [r3, #12]
 8009132:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	f000 f9c0 	bl	80094c0 <USB_CoreReset>
 8009140:	4603      	mov	r3, r0
 8009142:	73fb      	strb	r3, [r7, #15]
 8009144:	e01a      	b.n	800917c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	68db      	ldr	r3, [r3, #12]
 800914a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009152:	6878      	ldr	r0, [r7, #4]
 8009154:	f000 f9b4 	bl	80094c0 <USB_CoreReset>
 8009158:	4603      	mov	r3, r0
 800915a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800915c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800915e:	2b00      	cmp	r3, #0
 8009160:	d106      	bne.n	8009170 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009166:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	639a      	str	r2, [r3, #56]	; 0x38
 800916e:	e005      	b.n	800917c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009174:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800917c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800917e:	2b01      	cmp	r3, #1
 8009180:	d10b      	bne.n	800919a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	689b      	ldr	r3, [r3, #8]
 8009186:	f043 0206 	orr.w	r2, r3, #6
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	689b      	ldr	r3, [r3, #8]
 8009192:	f043 0220 	orr.w	r2, r3, #32
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800919a:	7bfb      	ldrb	r3, [r7, #15]
}
 800919c:	4618      	mov	r0, r3
 800919e:	3710      	adds	r7, #16
 80091a0:	46bd      	mov	sp, r7
 80091a2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80091a6:	b004      	add	sp, #16
 80091a8:	4770      	bx	lr

080091aa <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80091aa:	b480      	push	{r7}
 80091ac:	b083      	sub	sp, #12
 80091ae:	af00      	add	r7, sp, #0
 80091b0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	689b      	ldr	r3, [r3, #8]
 80091b6:	f043 0201 	orr.w	r2, r3, #1
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80091be:	2300      	movs	r3, #0
}
 80091c0:	4618      	mov	r0, r3
 80091c2:	370c      	adds	r7, #12
 80091c4:	46bd      	mov	sp, r7
 80091c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ca:	4770      	bx	lr

080091cc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80091cc:	b480      	push	{r7}
 80091ce:	b083      	sub	sp, #12
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	689b      	ldr	r3, [r3, #8]
 80091d8:	f023 0201 	bic.w	r2, r3, #1
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80091e0:	2300      	movs	r3, #0
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	370c      	adds	r7, #12
 80091e6:	46bd      	mov	sp, r7
 80091e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ec:	4770      	bx	lr

080091ee <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80091ee:	b580      	push	{r7, lr}
 80091f0:	b084      	sub	sp, #16
 80091f2:	af00      	add	r7, sp, #0
 80091f4:	6078      	str	r0, [r7, #4]
 80091f6:	460b      	mov	r3, r1
 80091f8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80091fa:	2300      	movs	r3, #0
 80091fc:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	68db      	ldr	r3, [r3, #12]
 8009202:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800920a:	78fb      	ldrb	r3, [r7, #3]
 800920c:	2b01      	cmp	r3, #1
 800920e:	d115      	bne.n	800923c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	68db      	ldr	r3, [r3, #12]
 8009214:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800921c:	2001      	movs	r0, #1
 800921e:	f7fa f897 	bl	8003350 <HAL_Delay>
      ms++;
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	3301      	adds	r3, #1
 8009226:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8009228:	6878      	ldr	r0, [r7, #4]
 800922a:	f000 f93a 	bl	80094a2 <USB_GetMode>
 800922e:	4603      	mov	r3, r0
 8009230:	2b01      	cmp	r3, #1
 8009232:	d01e      	beq.n	8009272 <USB_SetCurrentMode+0x84>
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	2b31      	cmp	r3, #49	; 0x31
 8009238:	d9f0      	bls.n	800921c <USB_SetCurrentMode+0x2e>
 800923a:	e01a      	b.n	8009272 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800923c:	78fb      	ldrb	r3, [r7, #3]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d115      	bne.n	800926e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	68db      	ldr	r3, [r3, #12]
 8009246:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800924e:	2001      	movs	r0, #1
 8009250:	f7fa f87e 	bl	8003350 <HAL_Delay>
      ms++;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	3301      	adds	r3, #1
 8009258:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800925a:	6878      	ldr	r0, [r7, #4]
 800925c:	f000 f921 	bl	80094a2 <USB_GetMode>
 8009260:	4603      	mov	r3, r0
 8009262:	2b00      	cmp	r3, #0
 8009264:	d005      	beq.n	8009272 <USB_SetCurrentMode+0x84>
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	2b31      	cmp	r3, #49	; 0x31
 800926a:	d9f0      	bls.n	800924e <USB_SetCurrentMode+0x60>
 800926c:	e001      	b.n	8009272 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800926e:	2301      	movs	r3, #1
 8009270:	e005      	b.n	800927e <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	2b32      	cmp	r3, #50	; 0x32
 8009276:	d101      	bne.n	800927c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009278:	2301      	movs	r3, #1
 800927a:	e000      	b.n	800927e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800927c:	2300      	movs	r3, #0
}
 800927e:	4618      	mov	r0, r3
 8009280:	3710      	adds	r7, #16
 8009282:	46bd      	mov	sp, r7
 8009284:	bd80      	pop	{r7, pc}
	...

08009288 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009288:	b480      	push	{r7}
 800928a:	b085      	sub	sp, #20
 800928c:	af00      	add	r7, sp, #0
 800928e:	6078      	str	r0, [r7, #4]
 8009290:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009292:	2300      	movs	r3, #0
 8009294:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	3301      	adds	r3, #1
 800929a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	4a13      	ldr	r2, [pc, #76]	; (80092ec <USB_FlushTxFifo+0x64>)
 80092a0:	4293      	cmp	r3, r2
 80092a2:	d901      	bls.n	80092a8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80092a4:	2303      	movs	r3, #3
 80092a6:	e01b      	b.n	80092e0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	691b      	ldr	r3, [r3, #16]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	daf2      	bge.n	8009296 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80092b0:	2300      	movs	r3, #0
 80092b2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	019b      	lsls	r3, r3, #6
 80092b8:	f043 0220 	orr.w	r2, r3, #32
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	3301      	adds	r3, #1
 80092c4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	4a08      	ldr	r2, [pc, #32]	; (80092ec <USB_FlushTxFifo+0x64>)
 80092ca:	4293      	cmp	r3, r2
 80092cc:	d901      	bls.n	80092d2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80092ce:	2303      	movs	r3, #3
 80092d0:	e006      	b.n	80092e0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	691b      	ldr	r3, [r3, #16]
 80092d6:	f003 0320 	and.w	r3, r3, #32
 80092da:	2b20      	cmp	r3, #32
 80092dc:	d0f0      	beq.n	80092c0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80092de:	2300      	movs	r3, #0
}
 80092e0:	4618      	mov	r0, r3
 80092e2:	3714      	adds	r7, #20
 80092e4:	46bd      	mov	sp, r7
 80092e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ea:	4770      	bx	lr
 80092ec:	00030d40 	.word	0x00030d40

080092f0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80092f0:	b480      	push	{r7}
 80092f2:	b085      	sub	sp, #20
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80092f8:	2300      	movs	r3, #0
 80092fa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	3301      	adds	r3, #1
 8009300:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	4a11      	ldr	r2, [pc, #68]	; (800934c <USB_FlushRxFifo+0x5c>)
 8009306:	4293      	cmp	r3, r2
 8009308:	d901      	bls.n	800930e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800930a:	2303      	movs	r3, #3
 800930c:	e018      	b.n	8009340 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	691b      	ldr	r3, [r3, #16]
 8009312:	2b00      	cmp	r3, #0
 8009314:	daf2      	bge.n	80092fc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009316:	2300      	movs	r3, #0
 8009318:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2210      	movs	r2, #16
 800931e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	3301      	adds	r3, #1
 8009324:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	4a08      	ldr	r2, [pc, #32]	; (800934c <USB_FlushRxFifo+0x5c>)
 800932a:	4293      	cmp	r3, r2
 800932c:	d901      	bls.n	8009332 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800932e:	2303      	movs	r3, #3
 8009330:	e006      	b.n	8009340 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	691b      	ldr	r3, [r3, #16]
 8009336:	f003 0310 	and.w	r3, r3, #16
 800933a:	2b10      	cmp	r3, #16
 800933c:	d0f0      	beq.n	8009320 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800933e:	2300      	movs	r3, #0
}
 8009340:	4618      	mov	r0, r3
 8009342:	3714      	adds	r7, #20
 8009344:	46bd      	mov	sp, r7
 8009346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934a:	4770      	bx	lr
 800934c:	00030d40 	.word	0x00030d40

08009350 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009350:	b480      	push	{r7}
 8009352:	b089      	sub	sp, #36	; 0x24
 8009354:	af00      	add	r7, sp, #0
 8009356:	60f8      	str	r0, [r7, #12]
 8009358:	60b9      	str	r1, [r7, #8]
 800935a:	4611      	mov	r1, r2
 800935c:	461a      	mov	r2, r3
 800935e:	460b      	mov	r3, r1
 8009360:	71fb      	strb	r3, [r7, #7]
 8009362:	4613      	mov	r3, r2
 8009364:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800936a:	68bb      	ldr	r3, [r7, #8]
 800936c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800936e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009372:	2b00      	cmp	r3, #0
 8009374:	d123      	bne.n	80093be <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009376:	88bb      	ldrh	r3, [r7, #4]
 8009378:	3303      	adds	r3, #3
 800937a:	089b      	lsrs	r3, r3, #2
 800937c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800937e:	2300      	movs	r3, #0
 8009380:	61bb      	str	r3, [r7, #24]
 8009382:	e018      	b.n	80093b6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009384:	79fb      	ldrb	r3, [r7, #7]
 8009386:	031a      	lsls	r2, r3, #12
 8009388:	697b      	ldr	r3, [r7, #20]
 800938a:	4413      	add	r3, r2
 800938c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009390:	461a      	mov	r2, r3
 8009392:	69fb      	ldr	r3, [r7, #28]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009398:	69fb      	ldr	r3, [r7, #28]
 800939a:	3301      	adds	r3, #1
 800939c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800939e:	69fb      	ldr	r3, [r7, #28]
 80093a0:	3301      	adds	r3, #1
 80093a2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80093a4:	69fb      	ldr	r3, [r7, #28]
 80093a6:	3301      	adds	r3, #1
 80093a8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80093aa:	69fb      	ldr	r3, [r7, #28]
 80093ac:	3301      	adds	r3, #1
 80093ae:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80093b0:	69bb      	ldr	r3, [r7, #24]
 80093b2:	3301      	adds	r3, #1
 80093b4:	61bb      	str	r3, [r7, #24]
 80093b6:	69ba      	ldr	r2, [r7, #24]
 80093b8:	693b      	ldr	r3, [r7, #16]
 80093ba:	429a      	cmp	r2, r3
 80093bc:	d3e2      	bcc.n	8009384 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80093be:	2300      	movs	r3, #0
}
 80093c0:	4618      	mov	r0, r3
 80093c2:	3724      	adds	r7, #36	; 0x24
 80093c4:	46bd      	mov	sp, r7
 80093c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ca:	4770      	bx	lr

080093cc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80093cc:	b480      	push	{r7}
 80093ce:	b08b      	sub	sp, #44	; 0x2c
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	60f8      	str	r0, [r7, #12]
 80093d4:	60b9      	str	r1, [r7, #8]
 80093d6:	4613      	mov	r3, r2
 80093d8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80093de:	68bb      	ldr	r3, [r7, #8]
 80093e0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80093e2:	88fb      	ldrh	r3, [r7, #6]
 80093e4:	089b      	lsrs	r3, r3, #2
 80093e6:	b29b      	uxth	r3, r3
 80093e8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80093ea:	88fb      	ldrh	r3, [r7, #6]
 80093ec:	f003 0303 	and.w	r3, r3, #3
 80093f0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80093f2:	2300      	movs	r3, #0
 80093f4:	623b      	str	r3, [r7, #32]
 80093f6:	e014      	b.n	8009422 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80093f8:	69bb      	ldr	r3, [r7, #24]
 80093fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80093fe:	681a      	ldr	r2, [r3, #0]
 8009400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009402:	601a      	str	r2, [r3, #0]
    pDest++;
 8009404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009406:	3301      	adds	r3, #1
 8009408:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800940a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800940c:	3301      	adds	r3, #1
 800940e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009412:	3301      	adds	r3, #1
 8009414:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009418:	3301      	adds	r3, #1
 800941a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800941c:	6a3b      	ldr	r3, [r7, #32]
 800941e:	3301      	adds	r3, #1
 8009420:	623b      	str	r3, [r7, #32]
 8009422:	6a3a      	ldr	r2, [r7, #32]
 8009424:	697b      	ldr	r3, [r7, #20]
 8009426:	429a      	cmp	r2, r3
 8009428:	d3e6      	bcc.n	80093f8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800942a:	8bfb      	ldrh	r3, [r7, #30]
 800942c:	2b00      	cmp	r3, #0
 800942e:	d01e      	beq.n	800946e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009430:	2300      	movs	r3, #0
 8009432:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009434:	69bb      	ldr	r3, [r7, #24]
 8009436:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800943a:	461a      	mov	r2, r3
 800943c:	f107 0310 	add.w	r3, r7, #16
 8009440:	6812      	ldr	r2, [r2, #0]
 8009442:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009444:	693a      	ldr	r2, [r7, #16]
 8009446:	6a3b      	ldr	r3, [r7, #32]
 8009448:	b2db      	uxtb	r3, r3
 800944a:	00db      	lsls	r3, r3, #3
 800944c:	fa22 f303 	lsr.w	r3, r2, r3
 8009450:	b2da      	uxtb	r2, r3
 8009452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009454:	701a      	strb	r2, [r3, #0]
      i++;
 8009456:	6a3b      	ldr	r3, [r7, #32]
 8009458:	3301      	adds	r3, #1
 800945a:	623b      	str	r3, [r7, #32]
      pDest++;
 800945c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800945e:	3301      	adds	r3, #1
 8009460:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8009462:	8bfb      	ldrh	r3, [r7, #30]
 8009464:	3b01      	subs	r3, #1
 8009466:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009468:	8bfb      	ldrh	r3, [r7, #30]
 800946a:	2b00      	cmp	r3, #0
 800946c:	d1ea      	bne.n	8009444 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800946e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009470:	4618      	mov	r0, r3
 8009472:	372c      	adds	r7, #44	; 0x2c
 8009474:	46bd      	mov	sp, r7
 8009476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947a:	4770      	bx	lr

0800947c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800947c:	b480      	push	{r7}
 800947e:	b085      	sub	sp, #20
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	695b      	ldr	r3, [r3, #20]
 8009488:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	699b      	ldr	r3, [r3, #24]
 800948e:	68fa      	ldr	r2, [r7, #12]
 8009490:	4013      	ands	r3, r2
 8009492:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009494:	68fb      	ldr	r3, [r7, #12]
}
 8009496:	4618      	mov	r0, r3
 8009498:	3714      	adds	r7, #20
 800949a:	46bd      	mov	sp, r7
 800949c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a0:	4770      	bx	lr

080094a2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80094a2:	b480      	push	{r7}
 80094a4:	b083      	sub	sp, #12
 80094a6:	af00      	add	r7, sp, #0
 80094a8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	695b      	ldr	r3, [r3, #20]
 80094ae:	f003 0301 	and.w	r3, r3, #1
}
 80094b2:	4618      	mov	r0, r3
 80094b4:	370c      	adds	r7, #12
 80094b6:	46bd      	mov	sp, r7
 80094b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094bc:	4770      	bx	lr
	...

080094c0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80094c0:	b480      	push	{r7}
 80094c2:	b085      	sub	sp, #20
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80094c8:	2300      	movs	r3, #0
 80094ca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	3301      	adds	r3, #1
 80094d0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	4a13      	ldr	r2, [pc, #76]	; (8009524 <USB_CoreReset+0x64>)
 80094d6:	4293      	cmp	r3, r2
 80094d8:	d901      	bls.n	80094de <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80094da:	2303      	movs	r3, #3
 80094dc:	e01b      	b.n	8009516 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	691b      	ldr	r3, [r3, #16]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	daf2      	bge.n	80094cc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80094e6:	2300      	movs	r3, #0
 80094e8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	691b      	ldr	r3, [r3, #16]
 80094ee:	f043 0201 	orr.w	r2, r3, #1
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	3301      	adds	r3, #1
 80094fa:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	4a09      	ldr	r2, [pc, #36]	; (8009524 <USB_CoreReset+0x64>)
 8009500:	4293      	cmp	r3, r2
 8009502:	d901      	bls.n	8009508 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009504:	2303      	movs	r3, #3
 8009506:	e006      	b.n	8009516 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	691b      	ldr	r3, [r3, #16]
 800950c:	f003 0301 	and.w	r3, r3, #1
 8009510:	2b01      	cmp	r3, #1
 8009512:	d0f0      	beq.n	80094f6 <USB_CoreReset+0x36>

  return HAL_OK;
 8009514:	2300      	movs	r3, #0
}
 8009516:	4618      	mov	r0, r3
 8009518:	3714      	adds	r7, #20
 800951a:	46bd      	mov	sp, r7
 800951c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009520:	4770      	bx	lr
 8009522:	bf00      	nop
 8009524:	00030d40 	.word	0x00030d40

08009528 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009528:	b084      	sub	sp, #16
 800952a:	b580      	push	{r7, lr}
 800952c:	b086      	sub	sp, #24
 800952e:	af00      	add	r7, sp, #0
 8009530:	6078      	str	r0, [r7, #4]
 8009532:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8009536:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800953a:	2300      	movs	r3, #0
 800953c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009548:	461a      	mov	r2, r3
 800954a:	2300      	movs	r3, #0
 800954c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009552:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800955e:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800956a:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009576:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800957a:	2b00      	cmp	r3, #0
 800957c:	d018      	beq.n	80095b0 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800957e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009580:	2b01      	cmp	r3, #1
 8009582:	d10a      	bne.n	800959a <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	68fa      	ldr	r2, [r7, #12]
 800958e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009592:	f043 0304 	orr.w	r3, r3, #4
 8009596:	6013      	str	r3, [r2, #0]
 8009598:	e014      	b.n	80095c4 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	68fa      	ldr	r2, [r7, #12]
 80095a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80095a8:	f023 0304 	bic.w	r3, r3, #4
 80095ac:	6013      	str	r3, [r2, #0]
 80095ae:	e009      	b.n	80095c4 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	68fa      	ldr	r2, [r7, #12]
 80095ba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80095be:	f023 0304 	bic.w	r3, r3, #4
 80095c2:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80095c4:	2110      	movs	r1, #16
 80095c6:	6878      	ldr	r0, [r7, #4]
 80095c8:	f7ff fe5e 	bl	8009288 <USB_FlushTxFifo>
 80095cc:	4603      	mov	r3, r0
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d001      	beq.n	80095d6 <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 80095d2:	2301      	movs	r3, #1
 80095d4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80095d6:	6878      	ldr	r0, [r7, #4]
 80095d8:	f7ff fe8a 	bl	80092f0 <USB_FlushRxFifo>
 80095dc:	4603      	mov	r3, r0
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d001      	beq.n	80095e6 <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 80095e2:	2301      	movs	r3, #1
 80095e4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80095e6:	2300      	movs	r3, #0
 80095e8:	613b      	str	r3, [r7, #16]
 80095ea:	e015      	b.n	8009618 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 80095ec:	693b      	ldr	r3, [r7, #16]
 80095ee:	015a      	lsls	r2, r3, #5
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	4413      	add	r3, r2
 80095f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80095f8:	461a      	mov	r2, r3
 80095fa:	f04f 33ff 	mov.w	r3, #4294967295
 80095fe:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8009600:	693b      	ldr	r3, [r7, #16]
 8009602:	015a      	lsls	r2, r3, #5
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	4413      	add	r3, r2
 8009608:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800960c:	461a      	mov	r2, r3
 800960e:	2300      	movs	r3, #0
 8009610:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8009612:	693b      	ldr	r3, [r7, #16]
 8009614:	3301      	adds	r3, #1
 8009616:	613b      	str	r3, [r7, #16]
 8009618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800961a:	693a      	ldr	r2, [r7, #16]
 800961c:	429a      	cmp	r2, r3
 800961e:	d3e5      	bcc.n	80095ec <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	2200      	movs	r2, #0
 8009624:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	f04f 32ff 	mov.w	r2, #4294967295
 800962c:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009632:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009636:	2b00      	cmp	r3, #0
 8009638:	d00b      	beq.n	8009652 <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009640:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	4a13      	ldr	r2, [pc, #76]	; (8009694 <USB_HostInit+0x16c>)
 8009646:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	4a13      	ldr	r2, [pc, #76]	; (8009698 <USB_HostInit+0x170>)
 800964c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8009650:	e009      	b.n	8009666 <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	2280      	movs	r2, #128	; 0x80
 8009656:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	4a10      	ldr	r2, [pc, #64]	; (800969c <USB_HostInit+0x174>)
 800965c:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	4a0f      	ldr	r2, [pc, #60]	; (80096a0 <USB_HostInit+0x178>)
 8009662:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009668:	2b00      	cmp	r3, #0
 800966a:	d105      	bne.n	8009678 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	699b      	ldr	r3, [r3, #24]
 8009670:	f043 0210 	orr.w	r2, r3, #16
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	699a      	ldr	r2, [r3, #24]
 800967c:	4b09      	ldr	r3, [pc, #36]	; (80096a4 <USB_HostInit+0x17c>)
 800967e:	4313      	orrs	r3, r2
 8009680:	687a      	ldr	r2, [r7, #4]
 8009682:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8009684:	7dfb      	ldrb	r3, [r7, #23]
}
 8009686:	4618      	mov	r0, r3
 8009688:	3718      	adds	r7, #24
 800968a:	46bd      	mov	sp, r7
 800968c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009690:	b004      	add	sp, #16
 8009692:	4770      	bx	lr
 8009694:	01000200 	.word	0x01000200
 8009698:	00e00300 	.word	0x00e00300
 800969c:	00600080 	.word	0x00600080
 80096a0:	004000e0 	.word	0x004000e0
 80096a4:	a3200008 	.word	0xa3200008

080096a8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80096a8:	b480      	push	{r7}
 80096aa:	b085      	sub	sp, #20
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
 80096b0:	460b      	mov	r3, r1
 80096b2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	68fa      	ldr	r2, [r7, #12]
 80096c2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80096c6:	f023 0303 	bic.w	r3, r3, #3
 80096ca:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80096d2:	681a      	ldr	r2, [r3, #0]
 80096d4:	78fb      	ldrb	r3, [r7, #3]
 80096d6:	f003 0303 	and.w	r3, r3, #3
 80096da:	68f9      	ldr	r1, [r7, #12]
 80096dc:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80096e0:	4313      	orrs	r3, r2
 80096e2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80096e4:	78fb      	ldrb	r3, [r7, #3]
 80096e6:	2b01      	cmp	r3, #1
 80096e8:	d107      	bne.n	80096fa <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80096f0:	461a      	mov	r2, r3
 80096f2:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80096f6:	6053      	str	r3, [r2, #4]
 80096f8:	e009      	b.n	800970e <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 80096fa:	78fb      	ldrb	r3, [r7, #3]
 80096fc:	2b02      	cmp	r3, #2
 80096fe:	d106      	bne.n	800970e <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009706:	461a      	mov	r2, r3
 8009708:	f241 7370 	movw	r3, #6000	; 0x1770
 800970c:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800970e:	2300      	movs	r3, #0
}
 8009710:	4618      	mov	r0, r3
 8009712:	3714      	adds	r7, #20
 8009714:	46bd      	mov	sp, r7
 8009716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971a:	4770      	bx	lr

0800971c <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800971c:	b580      	push	{r7, lr}
 800971e:	b084      	sub	sp, #16
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8009728:	2300      	movs	r3, #0
 800972a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009736:	68bb      	ldr	r3, [r7, #8]
 8009738:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800973c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	68fa      	ldr	r2, [r7, #12]
 8009742:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009746:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800974a:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800974c:	2064      	movs	r0, #100	; 0x64
 800974e:	f7f9 fdff 	bl	8003350 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8009752:	68bb      	ldr	r3, [r7, #8]
 8009754:	68fa      	ldr	r2, [r7, #12]
 8009756:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800975a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800975e:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8009760:	200a      	movs	r0, #10
 8009762:	f7f9 fdf5 	bl	8003350 <HAL_Delay>

  return HAL_OK;
 8009766:	2300      	movs	r3, #0
}
 8009768:	4618      	mov	r0, r3
 800976a:	3710      	adds	r7, #16
 800976c:	46bd      	mov	sp, r7
 800976e:	bd80      	pop	{r7, pc}

08009770 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8009770:	b480      	push	{r7}
 8009772:	b085      	sub	sp, #20
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
 8009778:	460b      	mov	r3, r1
 800977a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009780:	2300      	movs	r3, #0
 8009782:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800978e:	68bb      	ldr	r3, [r7, #8]
 8009790:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8009794:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8009796:	68bb      	ldr	r3, [r7, #8]
 8009798:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800979c:	2b00      	cmp	r3, #0
 800979e:	d109      	bne.n	80097b4 <USB_DriveVbus+0x44>
 80097a0:	78fb      	ldrb	r3, [r7, #3]
 80097a2:	2b01      	cmp	r3, #1
 80097a4:	d106      	bne.n	80097b4 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80097a6:	68bb      	ldr	r3, [r7, #8]
 80097a8:	68fa      	ldr	r2, [r7, #12]
 80097aa:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80097ae:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80097b2:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80097b4:	68bb      	ldr	r3, [r7, #8]
 80097b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80097ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80097be:	d109      	bne.n	80097d4 <USB_DriveVbus+0x64>
 80097c0:	78fb      	ldrb	r3, [r7, #3]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d106      	bne.n	80097d4 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80097c6:	68bb      	ldr	r3, [r7, #8]
 80097c8:	68fa      	ldr	r2, [r7, #12]
 80097ca:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80097ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80097d2:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80097d4:	2300      	movs	r3, #0
}
 80097d6:	4618      	mov	r0, r3
 80097d8:	3714      	adds	r7, #20
 80097da:	46bd      	mov	sp, r7
 80097dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e0:	4770      	bx	lr

080097e2 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80097e2:	b480      	push	{r7}
 80097e4:	b085      	sub	sp, #20
 80097e6:	af00      	add	r7, sp, #0
 80097e8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80097ee:	2300      	movs	r3, #0
 80097f0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80097fc:	68bb      	ldr	r3, [r7, #8]
 80097fe:	0c5b      	lsrs	r3, r3, #17
 8009800:	f003 0303 	and.w	r3, r3, #3
}
 8009804:	4618      	mov	r0, r3
 8009806:	3714      	adds	r7, #20
 8009808:	46bd      	mov	sp, r7
 800980a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980e:	4770      	bx	lr

08009810 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8009810:	b480      	push	{r7}
 8009812:	b085      	sub	sp, #20
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009822:	689b      	ldr	r3, [r3, #8]
 8009824:	b29b      	uxth	r3, r3
}
 8009826:	4618      	mov	r0, r3
 8009828:	3714      	adds	r7, #20
 800982a:	46bd      	mov	sp, r7
 800982c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009830:	4770      	bx	lr
	...

08009834 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8009834:	b580      	push	{r7, lr}
 8009836:	b088      	sub	sp, #32
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
 800983c:	4608      	mov	r0, r1
 800983e:	4611      	mov	r1, r2
 8009840:	461a      	mov	r2, r3
 8009842:	4603      	mov	r3, r0
 8009844:	70fb      	strb	r3, [r7, #3]
 8009846:	460b      	mov	r3, r1
 8009848:	70bb      	strb	r3, [r7, #2]
 800984a:	4613      	mov	r3, r2
 800984c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800984e:	2300      	movs	r3, #0
 8009850:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8009856:	78fb      	ldrb	r3, [r7, #3]
 8009858:	015a      	lsls	r2, r3, #5
 800985a:	693b      	ldr	r3, [r7, #16]
 800985c:	4413      	add	r3, r2
 800985e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009862:	461a      	mov	r2, r3
 8009864:	f04f 33ff 	mov.w	r3, #4294967295
 8009868:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800986a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800986e:	2b03      	cmp	r3, #3
 8009870:	d87e      	bhi.n	8009970 <USB_HC_Init+0x13c>
 8009872:	a201      	add	r2, pc, #4	; (adr r2, 8009878 <USB_HC_Init+0x44>)
 8009874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009878:	08009889 	.word	0x08009889
 800987c:	08009933 	.word	0x08009933
 8009880:	08009889 	.word	0x08009889
 8009884:	080098f5 	.word	0x080098f5
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009888:	78fb      	ldrb	r3, [r7, #3]
 800988a:	015a      	lsls	r2, r3, #5
 800988c:	693b      	ldr	r3, [r7, #16]
 800988e:	4413      	add	r3, r2
 8009890:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009894:	461a      	mov	r2, r3
 8009896:	f240 439d 	movw	r3, #1181	; 0x49d
 800989a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800989c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	da10      	bge.n	80098c6 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80098a4:	78fb      	ldrb	r3, [r7, #3]
 80098a6:	015a      	lsls	r2, r3, #5
 80098a8:	693b      	ldr	r3, [r7, #16]
 80098aa:	4413      	add	r3, r2
 80098ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80098b0:	68db      	ldr	r3, [r3, #12]
 80098b2:	78fa      	ldrb	r2, [r7, #3]
 80098b4:	0151      	lsls	r1, r2, #5
 80098b6:	693a      	ldr	r2, [r7, #16]
 80098b8:	440a      	add	r2, r1
 80098ba:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80098be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80098c2:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 80098c4:	e057      	b.n	8009976 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80098ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d051      	beq.n	8009976 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80098d2:	78fb      	ldrb	r3, [r7, #3]
 80098d4:	015a      	lsls	r2, r3, #5
 80098d6:	693b      	ldr	r3, [r7, #16]
 80098d8:	4413      	add	r3, r2
 80098da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80098de:	68db      	ldr	r3, [r3, #12]
 80098e0:	78fa      	ldrb	r2, [r7, #3]
 80098e2:	0151      	lsls	r1, r2, #5
 80098e4:	693a      	ldr	r2, [r7, #16]
 80098e6:	440a      	add	r2, r1
 80098e8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80098ec:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80098f0:	60d3      	str	r3, [r2, #12]
      break;
 80098f2:	e040      	b.n	8009976 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80098f4:	78fb      	ldrb	r3, [r7, #3]
 80098f6:	015a      	lsls	r2, r3, #5
 80098f8:	693b      	ldr	r3, [r7, #16]
 80098fa:	4413      	add	r3, r2
 80098fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009900:	461a      	mov	r2, r3
 8009902:	f240 639d 	movw	r3, #1693	; 0x69d
 8009906:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009908:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800990c:	2b00      	cmp	r3, #0
 800990e:	da34      	bge.n	800997a <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009910:	78fb      	ldrb	r3, [r7, #3]
 8009912:	015a      	lsls	r2, r3, #5
 8009914:	693b      	ldr	r3, [r7, #16]
 8009916:	4413      	add	r3, r2
 8009918:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800991c:	68db      	ldr	r3, [r3, #12]
 800991e:	78fa      	ldrb	r2, [r7, #3]
 8009920:	0151      	lsls	r1, r2, #5
 8009922:	693a      	ldr	r2, [r7, #16]
 8009924:	440a      	add	r2, r1
 8009926:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800992a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800992e:	60d3      	str	r3, [r2, #12]
      }

      break;
 8009930:	e023      	b.n	800997a <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009932:	78fb      	ldrb	r3, [r7, #3]
 8009934:	015a      	lsls	r2, r3, #5
 8009936:	693b      	ldr	r3, [r7, #16]
 8009938:	4413      	add	r3, r2
 800993a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800993e:	461a      	mov	r2, r3
 8009940:	f240 2325 	movw	r3, #549	; 0x225
 8009944:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009946:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800994a:	2b00      	cmp	r3, #0
 800994c:	da17      	bge.n	800997e <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800994e:	78fb      	ldrb	r3, [r7, #3]
 8009950:	015a      	lsls	r2, r3, #5
 8009952:	693b      	ldr	r3, [r7, #16]
 8009954:	4413      	add	r3, r2
 8009956:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800995a:	68db      	ldr	r3, [r3, #12]
 800995c:	78fa      	ldrb	r2, [r7, #3]
 800995e:	0151      	lsls	r1, r2, #5
 8009960:	693a      	ldr	r2, [r7, #16]
 8009962:	440a      	add	r2, r1
 8009964:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009968:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800996c:	60d3      	str	r3, [r2, #12]
      }
      break;
 800996e:	e006      	b.n	800997e <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8009970:	2301      	movs	r3, #1
 8009972:	77fb      	strb	r3, [r7, #31]
      break;
 8009974:	e004      	b.n	8009980 <USB_HC_Init+0x14c>
      break;
 8009976:	bf00      	nop
 8009978:	e002      	b.n	8009980 <USB_HC_Init+0x14c>
      break;
 800997a:	bf00      	nop
 800997c:	e000      	b.n	8009980 <USB_HC_Init+0x14c>
      break;
 800997e:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8009980:	78fb      	ldrb	r3, [r7, #3]
 8009982:	015a      	lsls	r2, r3, #5
 8009984:	693b      	ldr	r3, [r7, #16]
 8009986:	4413      	add	r3, r2
 8009988:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800998c:	68db      	ldr	r3, [r3, #12]
 800998e:	78fa      	ldrb	r2, [r7, #3]
 8009990:	0151      	lsls	r1, r2, #5
 8009992:	693a      	ldr	r2, [r7, #16]
 8009994:	440a      	add	r2, r1
 8009996:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800999a:	f043 0302 	orr.w	r3, r3, #2
 800999e:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80099a0:	693b      	ldr	r3, [r7, #16]
 80099a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80099a6:	699a      	ldr	r2, [r3, #24]
 80099a8:	78fb      	ldrb	r3, [r7, #3]
 80099aa:	f003 030f 	and.w	r3, r3, #15
 80099ae:	2101      	movs	r1, #1
 80099b0:	fa01 f303 	lsl.w	r3, r1, r3
 80099b4:	6939      	ldr	r1, [r7, #16]
 80099b6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80099ba:	4313      	orrs	r3, r2
 80099bc:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	699b      	ldr	r3, [r3, #24]
 80099c2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80099ca:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	da03      	bge.n	80099da <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80099d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80099d6:	61bb      	str	r3, [r7, #24]
 80099d8:	e001      	b.n	80099de <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 80099da:	2300      	movs	r3, #0
 80099dc:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80099de:	6878      	ldr	r0, [r7, #4]
 80099e0:	f7ff feff 	bl	80097e2 <USB_GetHostSpeed>
 80099e4:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80099e6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80099ea:	2b02      	cmp	r3, #2
 80099ec:	d106      	bne.n	80099fc <USB_HC_Init+0x1c8>
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	2b02      	cmp	r3, #2
 80099f2:	d003      	beq.n	80099fc <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80099f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80099f8:	617b      	str	r3, [r7, #20]
 80099fa:	e001      	b.n	8009a00 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80099fc:	2300      	movs	r3, #0
 80099fe:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009a00:	787b      	ldrb	r3, [r7, #1]
 8009a02:	059b      	lsls	r3, r3, #22
 8009a04:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8009a08:	78bb      	ldrb	r3, [r7, #2]
 8009a0a:	02db      	lsls	r3, r3, #11
 8009a0c:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009a10:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009a12:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8009a16:	049b      	lsls	r3, r3, #18
 8009a18:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8009a1c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8009a1e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8009a20:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009a24:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8009a26:	69bb      	ldr	r3, [r7, #24]
 8009a28:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009a2a:	78fb      	ldrb	r3, [r7, #3]
 8009a2c:	0159      	lsls	r1, r3, #5
 8009a2e:	693b      	ldr	r3, [r7, #16]
 8009a30:	440b      	add	r3, r1
 8009a32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009a36:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8009a38:	697b      	ldr	r3, [r7, #20]
 8009a3a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009a3c:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8009a3e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8009a42:	2b03      	cmp	r3, #3
 8009a44:	d003      	beq.n	8009a4e <USB_HC_Init+0x21a>
 8009a46:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8009a4a:	2b01      	cmp	r3, #1
 8009a4c:	d10f      	bne.n	8009a6e <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8009a4e:	78fb      	ldrb	r3, [r7, #3]
 8009a50:	015a      	lsls	r2, r3, #5
 8009a52:	693b      	ldr	r3, [r7, #16]
 8009a54:	4413      	add	r3, r2
 8009a56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	78fa      	ldrb	r2, [r7, #3]
 8009a5e:	0151      	lsls	r1, r2, #5
 8009a60:	693a      	ldr	r2, [r7, #16]
 8009a62:	440a      	add	r2, r1
 8009a64:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009a68:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009a6c:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8009a6e:	7ffb      	ldrb	r3, [r7, #31]
}
 8009a70:	4618      	mov	r0, r3
 8009a72:	3720      	adds	r7, #32
 8009a74:	46bd      	mov	sp, r7
 8009a76:	bd80      	pop	{r7, pc}

08009a78 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b08c      	sub	sp, #48	; 0x30
 8009a7c:	af02      	add	r7, sp, #8
 8009a7e:	60f8      	str	r0, [r7, #12]
 8009a80:	60b9      	str	r1, [r7, #8]
 8009a82:	4613      	mov	r3, r2
 8009a84:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8009a8a:	68bb      	ldr	r3, [r7, #8]
 8009a8c:	785b      	ldrb	r3, [r3, #1]
 8009a8e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8009a90:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009a94:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d02d      	beq.n	8009afe <USB_HC_StartXfer+0x86>
 8009aa2:	68bb      	ldr	r3, [r7, #8]
 8009aa4:	791b      	ldrb	r3, [r3, #4]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d129      	bne.n	8009afe <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8009aaa:	79fb      	ldrb	r3, [r7, #7]
 8009aac:	2b01      	cmp	r3, #1
 8009aae:	d117      	bne.n	8009ae0 <USB_HC_StartXfer+0x68>
 8009ab0:	68bb      	ldr	r3, [r7, #8]
 8009ab2:	79db      	ldrb	r3, [r3, #7]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d003      	beq.n	8009ac0 <USB_HC_StartXfer+0x48>
 8009ab8:	68bb      	ldr	r3, [r7, #8]
 8009aba:	79db      	ldrb	r3, [r3, #7]
 8009abc:	2b02      	cmp	r3, #2
 8009abe:	d10f      	bne.n	8009ae0 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8009ac0:	69fb      	ldr	r3, [r7, #28]
 8009ac2:	015a      	lsls	r2, r3, #5
 8009ac4:	6a3b      	ldr	r3, [r7, #32]
 8009ac6:	4413      	add	r3, r2
 8009ac8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009acc:	68db      	ldr	r3, [r3, #12]
 8009ace:	69fa      	ldr	r2, [r7, #28]
 8009ad0:	0151      	lsls	r1, r2, #5
 8009ad2:	6a3a      	ldr	r2, [r7, #32]
 8009ad4:	440a      	add	r2, r1
 8009ad6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009ada:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ade:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8009ae0:	79fb      	ldrb	r3, [r7, #7]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d10b      	bne.n	8009afe <USB_HC_StartXfer+0x86>
 8009ae6:	68bb      	ldr	r3, [r7, #8]
 8009ae8:	795b      	ldrb	r3, [r3, #5]
 8009aea:	2b01      	cmp	r3, #1
 8009aec:	d107      	bne.n	8009afe <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8009aee:	68bb      	ldr	r3, [r7, #8]
 8009af0:	785b      	ldrb	r3, [r3, #1]
 8009af2:	4619      	mov	r1, r3
 8009af4:	68f8      	ldr	r0, [r7, #12]
 8009af6:	f000 fa0f 	bl	8009f18 <USB_DoPing>
      return HAL_OK;
 8009afa:	2300      	movs	r3, #0
 8009afc:	e0f8      	b.n	8009cf0 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8009afe:	68bb      	ldr	r3, [r7, #8]
 8009b00:	695b      	ldr	r3, [r3, #20]
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d018      	beq.n	8009b38 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8009b06:	68bb      	ldr	r3, [r7, #8]
 8009b08:	695b      	ldr	r3, [r3, #20]
 8009b0a:	68ba      	ldr	r2, [r7, #8]
 8009b0c:	8912      	ldrh	r2, [r2, #8]
 8009b0e:	4413      	add	r3, r2
 8009b10:	3b01      	subs	r3, #1
 8009b12:	68ba      	ldr	r2, [r7, #8]
 8009b14:	8912      	ldrh	r2, [r2, #8]
 8009b16:	fbb3 f3f2 	udiv	r3, r3, r2
 8009b1a:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8009b1c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8009b1e:	8b7b      	ldrh	r3, [r7, #26]
 8009b20:	429a      	cmp	r2, r3
 8009b22:	d90b      	bls.n	8009b3c <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8009b24:	8b7b      	ldrh	r3, [r7, #26]
 8009b26:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009b28:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009b2a:	68ba      	ldr	r2, [r7, #8]
 8009b2c:	8912      	ldrh	r2, [r2, #8]
 8009b2e:	fb03 f202 	mul.w	r2, r3, r2
 8009b32:	68bb      	ldr	r3, [r7, #8]
 8009b34:	611a      	str	r2, [r3, #16]
 8009b36:	e001      	b.n	8009b3c <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8009b38:	2301      	movs	r3, #1
 8009b3a:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8009b3c:	68bb      	ldr	r3, [r7, #8]
 8009b3e:	78db      	ldrb	r3, [r3, #3]
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d007      	beq.n	8009b54 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009b44:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009b46:	68ba      	ldr	r2, [r7, #8]
 8009b48:	8912      	ldrh	r2, [r2, #8]
 8009b4a:	fb03 f202 	mul.w	r2, r3, r2
 8009b4e:	68bb      	ldr	r3, [r7, #8]
 8009b50:	611a      	str	r2, [r3, #16]
 8009b52:	e003      	b.n	8009b5c <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8009b54:	68bb      	ldr	r3, [r7, #8]
 8009b56:	695a      	ldr	r2, [r3, #20]
 8009b58:	68bb      	ldr	r3, [r7, #8]
 8009b5a:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009b5c:	68bb      	ldr	r3, [r7, #8]
 8009b5e:	691b      	ldr	r3, [r3, #16]
 8009b60:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009b64:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009b66:	04d9      	lsls	r1, r3, #19
 8009b68:	4b63      	ldr	r3, [pc, #396]	; (8009cf8 <USB_HC_StartXfer+0x280>)
 8009b6a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009b6c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8009b6e:	68bb      	ldr	r3, [r7, #8]
 8009b70:	7a9b      	ldrb	r3, [r3, #10]
 8009b72:	075b      	lsls	r3, r3, #29
 8009b74:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009b78:	69f9      	ldr	r1, [r7, #28]
 8009b7a:	0148      	lsls	r0, r1, #5
 8009b7c:	6a39      	ldr	r1, [r7, #32]
 8009b7e:	4401      	add	r1, r0
 8009b80:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009b84:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009b86:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8009b88:	79fb      	ldrb	r3, [r7, #7]
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d009      	beq.n	8009ba2 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8009b8e:	68bb      	ldr	r3, [r7, #8]
 8009b90:	68d9      	ldr	r1, [r3, #12]
 8009b92:	69fb      	ldr	r3, [r7, #28]
 8009b94:	015a      	lsls	r2, r3, #5
 8009b96:	6a3b      	ldr	r3, [r7, #32]
 8009b98:	4413      	add	r3, r2
 8009b9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009b9e:	460a      	mov	r2, r1
 8009ba0:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8009ba2:	6a3b      	ldr	r3, [r7, #32]
 8009ba4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009ba8:	689b      	ldr	r3, [r3, #8]
 8009baa:	f003 0301 	and.w	r3, r3, #1
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	bf0c      	ite	eq
 8009bb2:	2301      	moveq	r3, #1
 8009bb4:	2300      	movne	r3, #0
 8009bb6:	b2db      	uxtb	r3, r3
 8009bb8:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8009bba:	69fb      	ldr	r3, [r7, #28]
 8009bbc:	015a      	lsls	r2, r3, #5
 8009bbe:	6a3b      	ldr	r3, [r7, #32]
 8009bc0:	4413      	add	r3, r2
 8009bc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	69fa      	ldr	r2, [r7, #28]
 8009bca:	0151      	lsls	r1, r2, #5
 8009bcc:	6a3a      	ldr	r2, [r7, #32]
 8009bce:	440a      	add	r2, r1
 8009bd0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009bd4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009bd8:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8009bda:	69fb      	ldr	r3, [r7, #28]
 8009bdc:	015a      	lsls	r2, r3, #5
 8009bde:	6a3b      	ldr	r3, [r7, #32]
 8009be0:	4413      	add	r3, r2
 8009be2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009be6:	681a      	ldr	r2, [r3, #0]
 8009be8:	7e7b      	ldrb	r3, [r7, #25]
 8009bea:	075b      	lsls	r3, r3, #29
 8009bec:	69f9      	ldr	r1, [r7, #28]
 8009bee:	0148      	lsls	r0, r1, #5
 8009bf0:	6a39      	ldr	r1, [r7, #32]
 8009bf2:	4401      	add	r1, r0
 8009bf4:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8009bf8:	4313      	orrs	r3, r2
 8009bfa:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8009bfc:	69fb      	ldr	r3, [r7, #28]
 8009bfe:	015a      	lsls	r2, r3, #5
 8009c00:	6a3b      	ldr	r3, [r7, #32]
 8009c02:	4413      	add	r3, r2
 8009c04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009c0c:	693b      	ldr	r3, [r7, #16]
 8009c0e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009c12:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8009c14:	68bb      	ldr	r3, [r7, #8]
 8009c16:	78db      	ldrb	r3, [r3, #3]
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d004      	beq.n	8009c26 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8009c1c:	693b      	ldr	r3, [r7, #16]
 8009c1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009c22:	613b      	str	r3, [r7, #16]
 8009c24:	e003      	b.n	8009c2e <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8009c26:	693b      	ldr	r3, [r7, #16]
 8009c28:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009c2c:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009c2e:	693b      	ldr	r3, [r7, #16]
 8009c30:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009c34:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8009c36:	69fb      	ldr	r3, [r7, #28]
 8009c38:	015a      	lsls	r2, r3, #5
 8009c3a:	6a3b      	ldr	r3, [r7, #32]
 8009c3c:	4413      	add	r3, r2
 8009c3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009c42:	461a      	mov	r2, r3
 8009c44:	693b      	ldr	r3, [r7, #16]
 8009c46:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8009c48:	79fb      	ldrb	r3, [r7, #7]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d001      	beq.n	8009c52 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8009c4e:	2300      	movs	r3, #0
 8009c50:	e04e      	b.n	8009cf0 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8009c52:	68bb      	ldr	r3, [r7, #8]
 8009c54:	78db      	ldrb	r3, [r3, #3]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d149      	bne.n	8009cee <USB_HC_StartXfer+0x276>
 8009c5a:	68bb      	ldr	r3, [r7, #8]
 8009c5c:	695b      	ldr	r3, [r3, #20]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d045      	beq.n	8009cee <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8009c62:	68bb      	ldr	r3, [r7, #8]
 8009c64:	79db      	ldrb	r3, [r3, #7]
 8009c66:	2b03      	cmp	r3, #3
 8009c68:	d830      	bhi.n	8009ccc <USB_HC_StartXfer+0x254>
 8009c6a:	a201      	add	r2, pc, #4	; (adr r2, 8009c70 <USB_HC_StartXfer+0x1f8>)
 8009c6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c70:	08009c81 	.word	0x08009c81
 8009c74:	08009ca5 	.word	0x08009ca5
 8009c78:	08009c81 	.word	0x08009c81
 8009c7c:	08009ca5 	.word	0x08009ca5
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8009c80:	68bb      	ldr	r3, [r7, #8]
 8009c82:	695b      	ldr	r3, [r3, #20]
 8009c84:	3303      	adds	r3, #3
 8009c86:	089b      	lsrs	r3, r3, #2
 8009c88:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8009c8a:	8afa      	ldrh	r2, [r7, #22]
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c90:	b29b      	uxth	r3, r3
 8009c92:	429a      	cmp	r2, r3
 8009c94:	d91c      	bls.n	8009cd0 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	699b      	ldr	r3, [r3, #24]
 8009c9a:	f043 0220 	orr.w	r2, r3, #32
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	619a      	str	r2, [r3, #24]
        }
        break;
 8009ca2:	e015      	b.n	8009cd0 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8009ca4:	68bb      	ldr	r3, [r7, #8]
 8009ca6:	695b      	ldr	r3, [r3, #20]
 8009ca8:	3303      	adds	r3, #3
 8009caa:	089b      	lsrs	r3, r3, #2
 8009cac:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8009cae:	8afa      	ldrh	r2, [r7, #22]
 8009cb0:	6a3b      	ldr	r3, [r7, #32]
 8009cb2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009cb6:	691b      	ldr	r3, [r3, #16]
 8009cb8:	b29b      	uxth	r3, r3
 8009cba:	429a      	cmp	r2, r3
 8009cbc:	d90a      	bls.n	8009cd4 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	699b      	ldr	r3, [r3, #24]
 8009cc2:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	619a      	str	r2, [r3, #24]
        }
        break;
 8009cca:	e003      	b.n	8009cd4 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8009ccc:	bf00      	nop
 8009cce:	e002      	b.n	8009cd6 <USB_HC_StartXfer+0x25e>
        break;
 8009cd0:	bf00      	nop
 8009cd2:	e000      	b.n	8009cd6 <USB_HC_StartXfer+0x25e>
        break;
 8009cd4:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8009cd6:	68bb      	ldr	r3, [r7, #8]
 8009cd8:	68d9      	ldr	r1, [r3, #12]
 8009cda:	68bb      	ldr	r3, [r7, #8]
 8009cdc:	785a      	ldrb	r2, [r3, #1]
 8009cde:	68bb      	ldr	r3, [r7, #8]
 8009ce0:	695b      	ldr	r3, [r3, #20]
 8009ce2:	b29b      	uxth	r3, r3
 8009ce4:	2000      	movs	r0, #0
 8009ce6:	9000      	str	r0, [sp, #0]
 8009ce8:	68f8      	ldr	r0, [r7, #12]
 8009cea:	f7ff fb31 	bl	8009350 <USB_WritePacket>
  }

  return HAL_OK;
 8009cee:	2300      	movs	r3, #0
}
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	3728      	adds	r7, #40	; 0x28
 8009cf4:	46bd      	mov	sp, r7
 8009cf6:	bd80      	pop	{r7, pc}
 8009cf8:	1ff80000 	.word	0x1ff80000

08009cfc <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009cfc:	b480      	push	{r7}
 8009cfe:	b085      	sub	sp, #20
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009d0e:	695b      	ldr	r3, [r3, #20]
 8009d10:	b29b      	uxth	r3, r3
}
 8009d12:	4618      	mov	r0, r3
 8009d14:	3714      	adds	r7, #20
 8009d16:	46bd      	mov	sp, r7
 8009d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1c:	4770      	bx	lr

08009d1e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8009d1e:	b480      	push	{r7}
 8009d20:	b089      	sub	sp, #36	; 0x24
 8009d22:	af00      	add	r7, sp, #0
 8009d24:	6078      	str	r0, [r7, #4]
 8009d26:	460b      	mov	r3, r1
 8009d28:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8009d2e:	78fb      	ldrb	r3, [r7, #3]
 8009d30:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8009d32:	2300      	movs	r3, #0
 8009d34:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8009d36:	69bb      	ldr	r3, [r7, #24]
 8009d38:	015a      	lsls	r2, r3, #5
 8009d3a:	69fb      	ldr	r3, [r7, #28]
 8009d3c:	4413      	add	r3, r2
 8009d3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	0c9b      	lsrs	r3, r3, #18
 8009d46:	f003 0303 	and.w	r3, r3, #3
 8009d4a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8009d4c:	69bb      	ldr	r3, [r7, #24]
 8009d4e:	015a      	lsls	r2, r3, #5
 8009d50:	69fb      	ldr	r3, [r7, #28]
 8009d52:	4413      	add	r3, r2
 8009d54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	0fdb      	lsrs	r3, r3, #31
 8009d5c:	f003 0301 	and.w	r3, r3, #1
 8009d60:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	689b      	ldr	r3, [r3, #8]
 8009d66:	f003 0320 	and.w	r3, r3, #32
 8009d6a:	2b20      	cmp	r3, #32
 8009d6c:	d104      	bne.n	8009d78 <USB_HC_Halt+0x5a>
 8009d6e:	693b      	ldr	r3, [r7, #16]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d101      	bne.n	8009d78 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8009d74:	2300      	movs	r3, #0
 8009d76:	e0c8      	b.n	8009f0a <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8009d78:	697b      	ldr	r3, [r7, #20]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d002      	beq.n	8009d84 <USB_HC_Halt+0x66>
 8009d7e:	697b      	ldr	r3, [r7, #20]
 8009d80:	2b02      	cmp	r3, #2
 8009d82:	d163      	bne.n	8009e4c <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8009d84:	69bb      	ldr	r3, [r7, #24]
 8009d86:	015a      	lsls	r2, r3, #5
 8009d88:	69fb      	ldr	r3, [r7, #28]
 8009d8a:	4413      	add	r3, r2
 8009d8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	69ba      	ldr	r2, [r7, #24]
 8009d94:	0151      	lsls	r1, r2, #5
 8009d96:	69fa      	ldr	r2, [r7, #28]
 8009d98:	440a      	add	r2, r1
 8009d9a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009d9e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009da2:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	689b      	ldr	r3, [r3, #8]
 8009da8:	f003 0320 	and.w	r3, r3, #32
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	f040 80ab 	bne.w	8009f08 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009db6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d133      	bne.n	8009e26 <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8009dbe:	69bb      	ldr	r3, [r7, #24]
 8009dc0:	015a      	lsls	r2, r3, #5
 8009dc2:	69fb      	ldr	r3, [r7, #28]
 8009dc4:	4413      	add	r3, r2
 8009dc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	69ba      	ldr	r2, [r7, #24]
 8009dce:	0151      	lsls	r1, r2, #5
 8009dd0:	69fa      	ldr	r2, [r7, #28]
 8009dd2:	440a      	add	r2, r1
 8009dd4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009dd8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009ddc:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009dde:	69bb      	ldr	r3, [r7, #24]
 8009de0:	015a      	lsls	r2, r3, #5
 8009de2:	69fb      	ldr	r3, [r7, #28]
 8009de4:	4413      	add	r3, r2
 8009de6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	69ba      	ldr	r2, [r7, #24]
 8009dee:	0151      	lsls	r1, r2, #5
 8009df0:	69fa      	ldr	r2, [r7, #28]
 8009df2:	440a      	add	r2, r1
 8009df4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009df8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009dfc:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	3301      	adds	r3, #1
 8009e02:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009e0a:	d81d      	bhi.n	8009e48 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009e0c:	69bb      	ldr	r3, [r7, #24]
 8009e0e:	015a      	lsls	r2, r3, #5
 8009e10:	69fb      	ldr	r3, [r7, #28]
 8009e12:	4413      	add	r3, r2
 8009e14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009e1e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009e22:	d0ec      	beq.n	8009dfe <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009e24:	e070      	b.n	8009f08 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009e26:	69bb      	ldr	r3, [r7, #24]
 8009e28:	015a      	lsls	r2, r3, #5
 8009e2a:	69fb      	ldr	r3, [r7, #28]
 8009e2c:	4413      	add	r3, r2
 8009e2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	69ba      	ldr	r2, [r7, #24]
 8009e36:	0151      	lsls	r1, r2, #5
 8009e38:	69fa      	ldr	r2, [r7, #28]
 8009e3a:	440a      	add	r2, r1
 8009e3c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009e40:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009e44:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009e46:	e05f      	b.n	8009f08 <USB_HC_Halt+0x1ea>
            break;
 8009e48:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009e4a:	e05d      	b.n	8009f08 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8009e4c:	69bb      	ldr	r3, [r7, #24]
 8009e4e:	015a      	lsls	r2, r3, #5
 8009e50:	69fb      	ldr	r3, [r7, #28]
 8009e52:	4413      	add	r3, r2
 8009e54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	69ba      	ldr	r2, [r7, #24]
 8009e5c:	0151      	lsls	r1, r2, #5
 8009e5e:	69fa      	ldr	r2, [r7, #28]
 8009e60:	440a      	add	r2, r1
 8009e62:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009e66:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009e6a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8009e6c:	69fb      	ldr	r3, [r7, #28]
 8009e6e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009e72:	691b      	ldr	r3, [r3, #16]
 8009e74:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d133      	bne.n	8009ee4 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8009e7c:	69bb      	ldr	r3, [r7, #24]
 8009e7e:	015a      	lsls	r2, r3, #5
 8009e80:	69fb      	ldr	r3, [r7, #28]
 8009e82:	4413      	add	r3, r2
 8009e84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	69ba      	ldr	r2, [r7, #24]
 8009e8c:	0151      	lsls	r1, r2, #5
 8009e8e:	69fa      	ldr	r2, [r7, #28]
 8009e90:	440a      	add	r2, r1
 8009e92:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009e96:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009e9a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009e9c:	69bb      	ldr	r3, [r7, #24]
 8009e9e:	015a      	lsls	r2, r3, #5
 8009ea0:	69fb      	ldr	r3, [r7, #28]
 8009ea2:	4413      	add	r3, r2
 8009ea4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	69ba      	ldr	r2, [r7, #24]
 8009eac:	0151      	lsls	r1, r2, #5
 8009eae:	69fa      	ldr	r2, [r7, #28]
 8009eb0:	440a      	add	r2, r1
 8009eb2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009eb6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009eba:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	3301      	adds	r3, #1
 8009ec0:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009ec8:	d81d      	bhi.n	8009f06 <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009eca:	69bb      	ldr	r3, [r7, #24]
 8009ecc:	015a      	lsls	r2, r3, #5
 8009ece:	69fb      	ldr	r3, [r7, #28]
 8009ed0:	4413      	add	r3, r2
 8009ed2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009edc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009ee0:	d0ec      	beq.n	8009ebc <USB_HC_Halt+0x19e>
 8009ee2:	e011      	b.n	8009f08 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009ee4:	69bb      	ldr	r3, [r7, #24]
 8009ee6:	015a      	lsls	r2, r3, #5
 8009ee8:	69fb      	ldr	r3, [r7, #28]
 8009eea:	4413      	add	r3, r2
 8009eec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	69ba      	ldr	r2, [r7, #24]
 8009ef4:	0151      	lsls	r1, r2, #5
 8009ef6:	69fa      	ldr	r2, [r7, #28]
 8009ef8:	440a      	add	r2, r1
 8009efa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009efe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009f02:	6013      	str	r3, [r2, #0]
 8009f04:	e000      	b.n	8009f08 <USB_HC_Halt+0x1ea>
          break;
 8009f06:	bf00      	nop
    }
  }

  return HAL_OK;
 8009f08:	2300      	movs	r3, #0
}
 8009f0a:	4618      	mov	r0, r3
 8009f0c:	3724      	adds	r7, #36	; 0x24
 8009f0e:	46bd      	mov	sp, r7
 8009f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f14:	4770      	bx	lr
	...

08009f18 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8009f18:	b480      	push	{r7}
 8009f1a:	b087      	sub	sp, #28
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
 8009f20:	460b      	mov	r3, r1
 8009f22:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8009f28:	78fb      	ldrb	r3, [r7, #3]
 8009f2a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8009f2c:	2301      	movs	r3, #1
 8009f2e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	04da      	lsls	r2, r3, #19
 8009f34:	4b15      	ldr	r3, [pc, #84]	; (8009f8c <USB_DoPing+0x74>)
 8009f36:	4013      	ands	r3, r2
 8009f38:	693a      	ldr	r2, [r7, #16]
 8009f3a:	0151      	lsls	r1, r2, #5
 8009f3c:	697a      	ldr	r2, [r7, #20]
 8009f3e:	440a      	add	r2, r1
 8009f40:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009f44:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009f48:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8009f4a:	693b      	ldr	r3, [r7, #16]
 8009f4c:	015a      	lsls	r2, r3, #5
 8009f4e:	697b      	ldr	r3, [r7, #20]
 8009f50:	4413      	add	r3, r2
 8009f52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009f5a:	68bb      	ldr	r3, [r7, #8]
 8009f5c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009f60:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009f62:	68bb      	ldr	r3, [r7, #8]
 8009f64:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009f68:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8009f6a:	693b      	ldr	r3, [r7, #16]
 8009f6c:	015a      	lsls	r2, r3, #5
 8009f6e:	697b      	ldr	r3, [r7, #20]
 8009f70:	4413      	add	r3, r2
 8009f72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009f76:	461a      	mov	r2, r3
 8009f78:	68bb      	ldr	r3, [r7, #8]
 8009f7a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8009f7c:	2300      	movs	r3, #0
}
 8009f7e:	4618      	mov	r0, r3
 8009f80:	371c      	adds	r7, #28
 8009f82:	46bd      	mov	sp, r7
 8009f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f88:	4770      	bx	lr
 8009f8a:	bf00      	nop
 8009f8c:	1ff80000 	.word	0x1ff80000

08009f90 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b088      	sub	sp, #32
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8009f98:	2300      	movs	r3, #0
 8009f9a:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8009fa4:	6878      	ldr	r0, [r7, #4]
 8009fa6:	f7ff f911 	bl	80091cc <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009faa:	2110      	movs	r1, #16
 8009fac:	6878      	ldr	r0, [r7, #4]
 8009fae:	f7ff f96b 	bl	8009288 <USB_FlushTxFifo>
 8009fb2:	4603      	mov	r3, r0
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d001      	beq.n	8009fbc <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8009fb8:	2301      	movs	r3, #1
 8009fba:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009fbc:	6878      	ldr	r0, [r7, #4]
 8009fbe:	f7ff f997 	bl	80092f0 <USB_FlushRxFifo>
 8009fc2:	4603      	mov	r3, r0
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d001      	beq.n	8009fcc <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8009fc8:	2301      	movs	r3, #1
 8009fca:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8009fcc:	2300      	movs	r3, #0
 8009fce:	61bb      	str	r3, [r7, #24]
 8009fd0:	e01f      	b.n	800a012 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8009fd2:	69bb      	ldr	r3, [r7, #24]
 8009fd4:	015a      	lsls	r2, r3, #5
 8009fd6:	697b      	ldr	r3, [r7, #20]
 8009fd8:	4413      	add	r3, r2
 8009fda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8009fe2:	693b      	ldr	r3, [r7, #16]
 8009fe4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009fe8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8009fea:	693b      	ldr	r3, [r7, #16]
 8009fec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009ff0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8009ff2:	693b      	ldr	r3, [r7, #16]
 8009ff4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009ff8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8009ffa:	69bb      	ldr	r3, [r7, #24]
 8009ffc:	015a      	lsls	r2, r3, #5
 8009ffe:	697b      	ldr	r3, [r7, #20]
 800a000:	4413      	add	r3, r2
 800a002:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a006:	461a      	mov	r2, r3
 800a008:	693b      	ldr	r3, [r7, #16]
 800a00a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800a00c:	69bb      	ldr	r3, [r7, #24]
 800a00e:	3301      	adds	r3, #1
 800a010:	61bb      	str	r3, [r7, #24]
 800a012:	69bb      	ldr	r3, [r7, #24]
 800a014:	2b0f      	cmp	r3, #15
 800a016:	d9dc      	bls.n	8009fd2 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800a018:	2300      	movs	r3, #0
 800a01a:	61bb      	str	r3, [r7, #24]
 800a01c:	e034      	b.n	800a088 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800a01e:	69bb      	ldr	r3, [r7, #24]
 800a020:	015a      	lsls	r2, r3, #5
 800a022:	697b      	ldr	r3, [r7, #20]
 800a024:	4413      	add	r3, r2
 800a026:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800a02e:	693b      	ldr	r3, [r7, #16]
 800a030:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a034:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800a036:	693b      	ldr	r3, [r7, #16]
 800a038:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a03c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a03e:	693b      	ldr	r3, [r7, #16]
 800a040:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a044:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800a046:	69bb      	ldr	r3, [r7, #24]
 800a048:	015a      	lsls	r2, r3, #5
 800a04a:	697b      	ldr	r3, [r7, #20]
 800a04c:	4413      	add	r3, r2
 800a04e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a052:	461a      	mov	r2, r3
 800a054:	693b      	ldr	r3, [r7, #16]
 800a056:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	3301      	adds	r3, #1
 800a05c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a064:	d80c      	bhi.n	800a080 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a066:	69bb      	ldr	r3, [r7, #24]
 800a068:	015a      	lsls	r2, r3, #5
 800a06a:	697b      	ldr	r3, [r7, #20]
 800a06c:	4413      	add	r3, r2
 800a06e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a078:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a07c:	d0ec      	beq.n	800a058 <USB_StopHost+0xc8>
 800a07e:	e000      	b.n	800a082 <USB_StopHost+0xf2>
        break;
 800a080:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800a082:	69bb      	ldr	r3, [r7, #24]
 800a084:	3301      	adds	r3, #1
 800a086:	61bb      	str	r3, [r7, #24]
 800a088:	69bb      	ldr	r3, [r7, #24]
 800a08a:	2b0f      	cmp	r3, #15
 800a08c:	d9c7      	bls.n	800a01e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800a08e:	697b      	ldr	r3, [r7, #20]
 800a090:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a094:	461a      	mov	r2, r3
 800a096:	f04f 33ff 	mov.w	r3, #4294967295
 800a09a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	f04f 32ff 	mov.w	r2, #4294967295
 800a0a2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800a0a4:	6878      	ldr	r0, [r7, #4]
 800a0a6:	f7ff f880 	bl	80091aa <USB_EnableGlobalInt>

  return ret;
 800a0aa:	7ffb      	ldrb	r3, [r7, #31]
}
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	3720      	adds	r7, #32
 800a0b0:	46bd      	mov	sp, r7
 800a0b2:	bd80      	pop	{r7, pc}

0800a0b4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a0b4:	b580      	push	{r7, lr}
 800a0b6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  //retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
	FATFS_LinkDriver(&SD0_Driver, SD0Path);
 800a0b8:	4908      	ldr	r1, [pc, #32]	; (800a0dc <MX_FATFS_Init+0x28>)
 800a0ba:	4809      	ldr	r0, [pc, #36]	; (800a0e0 <MX_FATFS_Init+0x2c>)
 800a0bc:	f007 fc22 	bl	8011904 <FATFS_LinkDriver>
	FATFS_LinkDriver(&SD1_Driver, SD1Path);
 800a0c0:	4908      	ldr	r1, [pc, #32]	; (800a0e4 <MX_FATFS_Init+0x30>)
 800a0c2:	4809      	ldr	r0, [pc, #36]	; (800a0e8 <MX_FATFS_Init+0x34>)
 800a0c4:	f007 fc1e 	bl	8011904 <FATFS_LinkDriver>
	FATFS_LinkDriver(&SD2_Driver, SD2Path);
 800a0c8:	4908      	ldr	r1, [pc, #32]	; (800a0ec <MX_FATFS_Init+0x38>)
 800a0ca:	4809      	ldr	r0, [pc, #36]	; (800a0f0 <MX_FATFS_Init+0x3c>)
 800a0cc:	f007 fc1a 	bl	8011904 <FATFS_LinkDriver>
	FATFS_LinkDriver(&SD3_Driver, SD3Path);
 800a0d0:	4908      	ldr	r1, [pc, #32]	; (800a0f4 <MX_FATFS_Init+0x40>)
 800a0d2:	4809      	ldr	r0, [pc, #36]	; (800a0f8 <MX_FATFS_Init+0x44>)
 800a0d4:	f007 fc16 	bl	8011904 <FATFS_LinkDriver>


  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a0d8:	bf00      	nop
 800a0da:	bd80      	pop	{r7, pc}
 800a0dc:	20001e44 	.word	0x20001e44
 800a0e0:	20000240 	.word	0x20000240
 800a0e4:	20001e48 	.word	0x20001e48
 800a0e8:	20000254 	.word	0x20000254
 800a0ec:	20001e4c 	.word	0x20001e4c
 800a0f0:	20000268 	.word	0x20000268
 800a0f4:	20001e50 	.word	0x20001e50
 800a0f8:	2000027c 	.word	0x2000027c

0800a0fc <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800a0fc:	b480      	push	{r7}
 800a0fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800a100:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800a102:	4618      	mov	r0, r3
 800a104:	46bd      	mov	sp, r7
 800a106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10a:	4770      	bx	lr

0800a10c <SD0_initialize>:
  * @brief  Initializes a Drive
  * @param  pdrv: Physical drive number (0..)
  * @retval DSTATUS: Operation status
  */
DSTATUS SD0_initialize (BYTE pdrv)
{
 800a10c:	b580      	push	{r7, lr}
 800a10e:	b082      	sub	sp, #8
 800a110:	af00      	add	r7, sp, #0
 800a112:	4603      	mov	r3, r0
 800a114:	71fb      	strb	r3, [r7, #7]
	sd_ss_set_active(0);
 800a116:	2000      	movs	r0, #0
 800a118:	f7f8 fa64 	bl	80025e4 <sd_ss_set_active>
	return USER_initialize(pdrv);
 800a11c:	79fb      	ldrb	r3, [r7, #7]
 800a11e:	4618      	mov	r0, r3
 800a120:	f000 f838 	bl	800a194 <USER_initialize>
 800a124:	4603      	mov	r3, r0
}
 800a126:	4618      	mov	r0, r3
 800a128:	3708      	adds	r7, #8
 800a12a:	46bd      	mov	sp, r7
 800a12c:	bd80      	pop	{r7, pc}

0800a12e <SD1_initialize>:
DSTATUS SD1_initialize (BYTE pdrv)
{
 800a12e:	b580      	push	{r7, lr}
 800a130:	b082      	sub	sp, #8
 800a132:	af00      	add	r7, sp, #0
 800a134:	4603      	mov	r3, r0
 800a136:	71fb      	strb	r3, [r7, #7]
	sd_ss_set_active(1);
 800a138:	2001      	movs	r0, #1
 800a13a:	f7f8 fa53 	bl	80025e4 <sd_ss_set_active>
	return USER_initialize(pdrv);
 800a13e:	79fb      	ldrb	r3, [r7, #7]
 800a140:	4618      	mov	r0, r3
 800a142:	f000 f827 	bl	800a194 <USER_initialize>
 800a146:	4603      	mov	r3, r0
}
 800a148:	4618      	mov	r0, r3
 800a14a:	3708      	adds	r7, #8
 800a14c:	46bd      	mov	sp, r7
 800a14e:	bd80      	pop	{r7, pc}

0800a150 <SD2_initialize>:
DSTATUS SD2_initialize (BYTE pdrv)
{
 800a150:	b580      	push	{r7, lr}
 800a152:	b082      	sub	sp, #8
 800a154:	af00      	add	r7, sp, #0
 800a156:	4603      	mov	r3, r0
 800a158:	71fb      	strb	r3, [r7, #7]
	sd_ss_set_active(2);
 800a15a:	2002      	movs	r0, #2
 800a15c:	f7f8 fa42 	bl	80025e4 <sd_ss_set_active>
	return USER_initialize(pdrv);
 800a160:	79fb      	ldrb	r3, [r7, #7]
 800a162:	4618      	mov	r0, r3
 800a164:	f000 f816 	bl	800a194 <USER_initialize>
 800a168:	4603      	mov	r3, r0
}
 800a16a:	4618      	mov	r0, r3
 800a16c:	3708      	adds	r7, #8
 800a16e:	46bd      	mov	sp, r7
 800a170:	bd80      	pop	{r7, pc}

0800a172 <SD3_initialize>:
DSTATUS SD3_initialize (BYTE pdrv)
{
 800a172:	b580      	push	{r7, lr}
 800a174:	b082      	sub	sp, #8
 800a176:	af00      	add	r7, sp, #0
 800a178:	4603      	mov	r3, r0
 800a17a:	71fb      	strb	r3, [r7, #7]
	sd_ss_set_active(3);
 800a17c:	2003      	movs	r0, #3
 800a17e:	f7f8 fa31 	bl	80025e4 <sd_ss_set_active>
	return USER_initialize(pdrv);
 800a182:	79fb      	ldrb	r3, [r7, #7]
 800a184:	4618      	mov	r0, r3
 800a186:	f000 f805 	bl	800a194 <USER_initialize>
 800a18a:	4603      	mov	r3, r0
}
 800a18c:	4618      	mov	r0, r3
 800a18e:	3708      	adds	r7, #8
 800a190:	46bd      	mov	sp, r7
 800a192:	bd80      	pop	{r7, pc}

0800a194 <USER_initialize>:

DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b082      	sub	sp, #8
 800a198:	af00      	add	r7, sp, #0
 800a19a:	4603      	mov	r3, r0
 800a19c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	//SD_PowerOn();
	SS_SD_SELECT();
 800a19e:	f7f8 fa3f 	bl	8002620 <sd_ss_active_pin_down>
	if(sd_ini()==0) {Stat &= ~STA_NOINIT;} // STA_NOINIT
 800a1a2:	f7f8 fabf 	bl	8002724 <sd_ini>
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d107      	bne.n	800a1bc <USER_initialize+0x28>
 800a1ac:	4b08      	ldr	r3, [pc, #32]	; (800a1d0 <USER_initialize+0x3c>)
 800a1ae:	781b      	ldrb	r3, [r3, #0]
 800a1b0:	b2db      	uxtb	r3, r3
 800a1b2:	f023 0301 	bic.w	r3, r3, #1
 800a1b6:	b2da      	uxtb	r2, r3
 800a1b8:	4b05      	ldr	r3, [pc, #20]	; (800a1d0 <USER_initialize+0x3c>)
 800a1ba:	701a      	strb	r2, [r3, #0]
	SS_SD_DESELECT();
 800a1bc:	f7f8 fa40 	bl	8002640 <sd_ss_active_pin_up>
    return Stat;
 800a1c0:	4b03      	ldr	r3, [pc, #12]	; (800a1d0 <USER_initialize+0x3c>)
 800a1c2:	781b      	ldrb	r3, [r3, #0]
 800a1c4:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	3708      	adds	r7, #8
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	bd80      	pop	{r7, pc}
 800a1ce:	bf00      	nop
 800a1d0:	2000023d 	.word	0x2000023d

0800a1d4 <SD0_status>:
  * @brief  Gets Disk Status
  * @param  pdrv: Physical drive number (0..)
  * @retval DSTATUS: Operation status
  */
DSTATUS SD0_status (BYTE pdrv)
{
 800a1d4:	b580      	push	{r7, lr}
 800a1d6:	b082      	sub	sp, #8
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	4603      	mov	r3, r0
 800a1dc:	71fb      	strb	r3, [r7, #7]
	sd_ss_set_active(0);
 800a1de:	2000      	movs	r0, #0
 800a1e0:	f7f8 fa00 	bl	80025e4 <sd_ss_set_active>
	return USER_status(pdrv);
 800a1e4:	79fb      	ldrb	r3, [r7, #7]
 800a1e6:	4618      	mov	r0, r3
 800a1e8:	f000 f838 	bl	800a25c <USER_status>
 800a1ec:	4603      	mov	r3, r0
}
 800a1ee:	4618      	mov	r0, r3
 800a1f0:	3708      	adds	r7, #8
 800a1f2:	46bd      	mov	sp, r7
 800a1f4:	bd80      	pop	{r7, pc}

0800a1f6 <SD1_status>:
DSTATUS SD1_status (BYTE pdrv)
{
 800a1f6:	b580      	push	{r7, lr}
 800a1f8:	b082      	sub	sp, #8
 800a1fa:	af00      	add	r7, sp, #0
 800a1fc:	4603      	mov	r3, r0
 800a1fe:	71fb      	strb	r3, [r7, #7]
	sd_ss_set_active(1);
 800a200:	2001      	movs	r0, #1
 800a202:	f7f8 f9ef 	bl	80025e4 <sd_ss_set_active>
	return USER_status(pdrv);
 800a206:	79fb      	ldrb	r3, [r7, #7]
 800a208:	4618      	mov	r0, r3
 800a20a:	f000 f827 	bl	800a25c <USER_status>
 800a20e:	4603      	mov	r3, r0
}
 800a210:	4618      	mov	r0, r3
 800a212:	3708      	adds	r7, #8
 800a214:	46bd      	mov	sp, r7
 800a216:	bd80      	pop	{r7, pc}

0800a218 <SD2_status>:
DSTATUS SD2_status (BYTE pdrv)
{
 800a218:	b580      	push	{r7, lr}
 800a21a:	b082      	sub	sp, #8
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	4603      	mov	r3, r0
 800a220:	71fb      	strb	r3, [r7, #7]
	sd_ss_set_active(2);
 800a222:	2002      	movs	r0, #2
 800a224:	f7f8 f9de 	bl	80025e4 <sd_ss_set_active>
	return USER_status(pdrv);
 800a228:	79fb      	ldrb	r3, [r7, #7]
 800a22a:	4618      	mov	r0, r3
 800a22c:	f000 f816 	bl	800a25c <USER_status>
 800a230:	4603      	mov	r3, r0
}
 800a232:	4618      	mov	r0, r3
 800a234:	3708      	adds	r7, #8
 800a236:	46bd      	mov	sp, r7
 800a238:	bd80      	pop	{r7, pc}

0800a23a <SD3_status>:
DSTATUS SD3_status (BYTE pdrv)
{
 800a23a:	b580      	push	{r7, lr}
 800a23c:	b082      	sub	sp, #8
 800a23e:	af00      	add	r7, sp, #0
 800a240:	4603      	mov	r3, r0
 800a242:	71fb      	strb	r3, [r7, #7]
	sd_ss_set_active(3);
 800a244:	2003      	movs	r0, #3
 800a246:	f7f8 f9cd 	bl	80025e4 <sd_ss_set_active>
	return USER_status(pdrv);
 800a24a:	79fb      	ldrb	r3, [r7, #7]
 800a24c:	4618      	mov	r0, r3
 800a24e:	f000 f805 	bl	800a25c <USER_status>
 800a252:	4603      	mov	r3, r0
}
 800a254:	4618      	mov	r0, r3
 800a256:	3708      	adds	r7, #8
 800a258:	46bd      	mov	sp, r7
 800a25a:	bd80      	pop	{r7, pc}

0800a25c <USER_status>:

DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800a25c:	b580      	push	{r7, lr}
 800a25e:	b082      	sub	sp, #8
 800a260:	af00      	add	r7, sp, #0
 800a262:	4603      	mov	r3, r0
 800a264:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	SS_SD_SELECT();
 800a266:	f7f8 f9db 	bl	8002620 <sd_ss_active_pin_down>
	if (pdrv) return STA_NOINIT;
 800a26a:	79fb      	ldrb	r3, [r7, #7]
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d001      	beq.n	800a274 <USER_status+0x18>
 800a270:	2301      	movs	r3, #1
 800a272:	e004      	b.n	800a27e <USER_status+0x22>
	SS_SD_DESELECT();
 800a274:	f7f8 f9e4 	bl	8002640 <sd_ss_active_pin_up>
    return Stat;
 800a278:	4b03      	ldr	r3, [pc, #12]	; (800a288 <USER_status+0x2c>)
 800a27a:	781b      	ldrb	r3, [r3, #0]
 800a27c:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800a27e:	4618      	mov	r0, r3
 800a280:	3708      	adds	r7, #8
 800a282:	46bd      	mov	sp, r7
 800a284:	bd80      	pop	{r7, pc}
 800a286:	bf00      	nop
 800a288:	2000023d 	.word	0x2000023d

0800a28c <SD0_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DSTATUS SD0_read (BYTE pdrv,BYTE *buff,DWORD sector,UINT count)
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b084      	sub	sp, #16
 800a290:	af00      	add	r7, sp, #0
 800a292:	60b9      	str	r1, [r7, #8]
 800a294:	607a      	str	r2, [r7, #4]
 800a296:	603b      	str	r3, [r7, #0]
 800a298:	4603      	mov	r3, r0
 800a29a:	73fb      	strb	r3, [r7, #15]
	sd_ss_set_active(0);
 800a29c:	2000      	movs	r0, #0
 800a29e:	f7f8 f9a1 	bl	80025e4 <sd_ss_set_active>
	return USER_read(pdrv,buff,sector,count);
 800a2a2:	7bf8      	ldrb	r0, [r7, #15]
 800a2a4:	683b      	ldr	r3, [r7, #0]
 800a2a6:	687a      	ldr	r2, [r7, #4]
 800a2a8:	68b9      	ldr	r1, [r7, #8]
 800a2aa:	f000 f847 	bl	800a33c <USER_read>
 800a2ae:	4603      	mov	r3, r0
}
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	3710      	adds	r7, #16
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	bd80      	pop	{r7, pc}

0800a2b8 <SD1_read>:
DSTATUS SD1_read (BYTE pdrv,BYTE *buff,DWORD sector,UINT count)
{
 800a2b8:	b580      	push	{r7, lr}
 800a2ba:	b084      	sub	sp, #16
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	60b9      	str	r1, [r7, #8]
 800a2c0:	607a      	str	r2, [r7, #4]
 800a2c2:	603b      	str	r3, [r7, #0]
 800a2c4:	4603      	mov	r3, r0
 800a2c6:	73fb      	strb	r3, [r7, #15]
	sd_ss_set_active(1);
 800a2c8:	2001      	movs	r0, #1
 800a2ca:	f7f8 f98b 	bl	80025e4 <sd_ss_set_active>
	return USER_read(pdrv,buff,sector,count);
 800a2ce:	7bf8      	ldrb	r0, [r7, #15]
 800a2d0:	683b      	ldr	r3, [r7, #0]
 800a2d2:	687a      	ldr	r2, [r7, #4]
 800a2d4:	68b9      	ldr	r1, [r7, #8]
 800a2d6:	f000 f831 	bl	800a33c <USER_read>
 800a2da:	4603      	mov	r3, r0
}
 800a2dc:	4618      	mov	r0, r3
 800a2de:	3710      	adds	r7, #16
 800a2e0:	46bd      	mov	sp, r7
 800a2e2:	bd80      	pop	{r7, pc}

0800a2e4 <SD2_read>:
DSTATUS SD2_read (BYTE pdrv,BYTE *buff,DWORD sector,UINT count)
{
 800a2e4:	b580      	push	{r7, lr}
 800a2e6:	b084      	sub	sp, #16
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	60b9      	str	r1, [r7, #8]
 800a2ec:	607a      	str	r2, [r7, #4]
 800a2ee:	603b      	str	r3, [r7, #0]
 800a2f0:	4603      	mov	r3, r0
 800a2f2:	73fb      	strb	r3, [r7, #15]
	sd_ss_set_active(2);
 800a2f4:	2002      	movs	r0, #2
 800a2f6:	f7f8 f975 	bl	80025e4 <sd_ss_set_active>
	return USER_read(pdrv,buff,sector,count);
 800a2fa:	7bf8      	ldrb	r0, [r7, #15]
 800a2fc:	683b      	ldr	r3, [r7, #0]
 800a2fe:	687a      	ldr	r2, [r7, #4]
 800a300:	68b9      	ldr	r1, [r7, #8]
 800a302:	f000 f81b 	bl	800a33c <USER_read>
 800a306:	4603      	mov	r3, r0
}
 800a308:	4618      	mov	r0, r3
 800a30a:	3710      	adds	r7, #16
 800a30c:	46bd      	mov	sp, r7
 800a30e:	bd80      	pop	{r7, pc}

0800a310 <SD3_read>:
DSTATUS SD3_read (BYTE pdrv,BYTE *buff,DWORD sector,UINT count)
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b084      	sub	sp, #16
 800a314:	af00      	add	r7, sp, #0
 800a316:	60b9      	str	r1, [r7, #8]
 800a318:	607a      	str	r2, [r7, #4]
 800a31a:	603b      	str	r3, [r7, #0]
 800a31c:	4603      	mov	r3, r0
 800a31e:	73fb      	strb	r3, [r7, #15]
	sd_ss_set_active(3);
 800a320:	2003      	movs	r0, #3
 800a322:	f7f8 f95f 	bl	80025e4 <sd_ss_set_active>
	return USER_read(pdrv,buff,sector,count);
 800a326:	7bf8      	ldrb	r0, [r7, #15]
 800a328:	683b      	ldr	r3, [r7, #0]
 800a32a:	687a      	ldr	r2, [r7, #4]
 800a32c:	68b9      	ldr	r1, [r7, #8]
 800a32e:	f000 f805 	bl	800a33c <USER_read>
 800a332:	4603      	mov	r3, r0
}
 800a334:	4618      	mov	r0, r3
 800a336:	3710      	adds	r7, #16
 800a338:	46bd      	mov	sp, r7
 800a33a:	bd80      	pop	{r7, pc}

0800a33c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b084      	sub	sp, #16
 800a340:	af00      	add	r7, sp, #0
 800a342:	60b9      	str	r1, [r7, #8]
 800a344:	607a      	str	r2, [r7, #4]
 800a346:	603b      	str	r3, [r7, #0]
 800a348:	4603      	mov	r3, r0
 800a34a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	SS_SD_SELECT();
 800a34c:	f7f8 f968 	bl	8002620 <sd_ss_active_pin_down>
	if (pdrv || !count) return RES_PARERR;
 800a350:	7bfb      	ldrb	r3, [r7, #15]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d102      	bne.n	800a35c <USER_read+0x20>
 800a356:	683b      	ldr	r3, [r7, #0]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d101      	bne.n	800a360 <USER_read+0x24>
 800a35c:	2304      	movs	r3, #4
 800a35e:	e043      	b.n	800a3e8 <USER_read+0xac>
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 800a360:	4b23      	ldr	r3, [pc, #140]	; (800a3f0 <USER_read+0xb4>)
 800a362:	781b      	ldrb	r3, [r3, #0]
 800a364:	b2db      	uxtb	r3, r3
 800a366:	f003 0301 	and.w	r3, r3, #1
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d001      	beq.n	800a372 <USER_read+0x36>
 800a36e:	2303      	movs	r3, #3
 800a370:	e03a      	b.n	800a3e8 <USER_read+0xac>
	if (!(sdinfo.type & 4)) sector *= 512; /* Convert to byte address if needed */
 800a372:	4b20      	ldr	r3, [pc, #128]	; (800a3f4 <USER_read+0xb8>)
 800a374:	781b      	ldrb	r3, [r3, #0]
 800a376:	b2db      	uxtb	r3, r3
 800a378:	f003 0304 	and.w	r3, r3, #4
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d102      	bne.n	800a386 <USER_read+0x4a>
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	025b      	lsls	r3, r3, #9
 800a384:	607b      	str	r3, [r7, #4]
	if (count == 1) /* Single block read */
 800a386:	683b      	ldr	r3, [r7, #0]
 800a388:	2b01      	cmp	r3, #1
 800a38a:	d106      	bne.n	800a39a <USER_read+0x5e>
	{
	  SD_Read_Block(buff,sector); //   
 800a38c:	6879      	ldr	r1, [r7, #4]
 800a38e:	68b8      	ldr	r0, [r7, #8]
 800a390:	f7f8 fb01 	bl	8002996 <SD_Read_Block>
	  count = 0;
 800a394:	2300      	movs	r3, #0
 800a396:	603b      	str	r3, [r7, #0]
 800a398:	e01c      	b.n	800a3d4 <USER_read+0x98>
	}
	else /* Multiple block read */
	{
		do{
			SD_Read_Block((BYTE*)buff,sector);
 800a39a:	6879      	ldr	r1, [r7, #4]
 800a39c:	68b8      	ldr	r0, [r7, #8]
 800a39e:	f7f8 fafa 	bl	8002996 <SD_Read_Block>
			if (!(sdinfo.type & 4)){
 800a3a2:	4b14      	ldr	r3, [pc, #80]	; (800a3f4 <USER_read+0xb8>)
 800a3a4:	781b      	ldrb	r3, [r3, #0]
 800a3a6:	b2db      	uxtb	r3, r3
 800a3a8:	f003 0304 	and.w	r3, r3, #4
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d104      	bne.n	800a3ba <USER_read+0x7e>
				sector+=512;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800a3b6:	607b      	str	r3, [r7, #4]
 800a3b8:	e002      	b.n	800a3c0 <USER_read+0x84>
			}
			else sector++;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	3301      	adds	r3, #1
 800a3be:	607b      	str	r3, [r7, #4]
			buff+=512;
 800a3c0:	68bb      	ldr	r3, [r7, #8]
 800a3c2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800a3c6:	60bb      	str	r3, [r7, #8]
			count--;
 800a3c8:	683b      	ldr	r3, [r7, #0]
 800a3ca:	3b01      	subs	r3, #1
 800a3cc:	603b      	str	r3, [r7, #0]
		}while(count>0);
 800a3ce:	683b      	ldr	r3, [r7, #0]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d1e2      	bne.n	800a39a <USER_read+0x5e>
	}
	SPI_Release();
 800a3d4:	f7f8 fad8 	bl	8002988 <SPI_Release>
	SS_SD_DESELECT();
 800a3d8:	f7f8 f932 	bl	8002640 <sd_ss_active_pin_up>
	return count ? RES_ERROR : RES_OK;
 800a3dc:	683b      	ldr	r3, [r7, #0]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	bf14      	ite	ne
 800a3e2:	2301      	movne	r3, #1
 800a3e4:	2300      	moveq	r3, #0
 800a3e6:	b2db      	uxtb	r3, r3
    return RES_OK;
  /* USER CODE END READ */
}
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	3710      	adds	r7, #16
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	bd80      	pop	{r7, pc}
 800a3f0:	2000023d 	.word	0x2000023d
 800a3f4:	20001ba8 	.word	0x20001ba8

0800a3f8 <SD0_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DSTATUS SD0_write (BYTE pdrv,const BYTE *buff,DWORD sector,UINT count)
{
 800a3f8:	b580      	push	{r7, lr}
 800a3fa:	b084      	sub	sp, #16
 800a3fc:	af00      	add	r7, sp, #0
 800a3fe:	60b9      	str	r1, [r7, #8]
 800a400:	607a      	str	r2, [r7, #4]
 800a402:	603b      	str	r3, [r7, #0]
 800a404:	4603      	mov	r3, r0
 800a406:	73fb      	strb	r3, [r7, #15]
	sd_ss_set_active(0);
 800a408:	2000      	movs	r0, #0
 800a40a:	f7f8 f8eb 	bl	80025e4 <sd_ss_set_active>
	return USER_write(pdrv,buff,sector,count);
 800a40e:	7bf8      	ldrb	r0, [r7, #15]
 800a410:	683b      	ldr	r3, [r7, #0]
 800a412:	687a      	ldr	r2, [r7, #4]
 800a414:	68b9      	ldr	r1, [r7, #8]
 800a416:	f000 f847 	bl	800a4a8 <USER_write>
 800a41a:	4603      	mov	r3, r0
}
 800a41c:	4618      	mov	r0, r3
 800a41e:	3710      	adds	r7, #16
 800a420:	46bd      	mov	sp, r7
 800a422:	bd80      	pop	{r7, pc}

0800a424 <SD1_write>:
DSTATUS SD1_write (BYTE pdrv,const BYTE *buff,DWORD sector,UINT count)
{
 800a424:	b580      	push	{r7, lr}
 800a426:	b084      	sub	sp, #16
 800a428:	af00      	add	r7, sp, #0
 800a42a:	60b9      	str	r1, [r7, #8]
 800a42c:	607a      	str	r2, [r7, #4]
 800a42e:	603b      	str	r3, [r7, #0]
 800a430:	4603      	mov	r3, r0
 800a432:	73fb      	strb	r3, [r7, #15]
	sd_ss_set_active(1);
 800a434:	2001      	movs	r0, #1
 800a436:	f7f8 f8d5 	bl	80025e4 <sd_ss_set_active>
	return USER_write(pdrv,buff,sector,count);
 800a43a:	7bf8      	ldrb	r0, [r7, #15]
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	687a      	ldr	r2, [r7, #4]
 800a440:	68b9      	ldr	r1, [r7, #8]
 800a442:	f000 f831 	bl	800a4a8 <USER_write>
 800a446:	4603      	mov	r3, r0
}
 800a448:	4618      	mov	r0, r3
 800a44a:	3710      	adds	r7, #16
 800a44c:	46bd      	mov	sp, r7
 800a44e:	bd80      	pop	{r7, pc}

0800a450 <SD2_write>:
DSTATUS SD2_write (BYTE pdrv,const BYTE *buff,DWORD sector,UINT count)
{
 800a450:	b580      	push	{r7, lr}
 800a452:	b084      	sub	sp, #16
 800a454:	af00      	add	r7, sp, #0
 800a456:	60b9      	str	r1, [r7, #8]
 800a458:	607a      	str	r2, [r7, #4]
 800a45a:	603b      	str	r3, [r7, #0]
 800a45c:	4603      	mov	r3, r0
 800a45e:	73fb      	strb	r3, [r7, #15]
	sd_ss_set_active(2);
 800a460:	2002      	movs	r0, #2
 800a462:	f7f8 f8bf 	bl	80025e4 <sd_ss_set_active>
	return USER_write(pdrv,buff,sector,count);
 800a466:	7bf8      	ldrb	r0, [r7, #15]
 800a468:	683b      	ldr	r3, [r7, #0]
 800a46a:	687a      	ldr	r2, [r7, #4]
 800a46c:	68b9      	ldr	r1, [r7, #8]
 800a46e:	f000 f81b 	bl	800a4a8 <USER_write>
 800a472:	4603      	mov	r3, r0
}
 800a474:	4618      	mov	r0, r3
 800a476:	3710      	adds	r7, #16
 800a478:	46bd      	mov	sp, r7
 800a47a:	bd80      	pop	{r7, pc}

0800a47c <SD3_write>:
DSTATUS SD3_write (BYTE pdrv,const BYTE *buff,DWORD sector,UINT count)
{
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b084      	sub	sp, #16
 800a480:	af00      	add	r7, sp, #0
 800a482:	60b9      	str	r1, [r7, #8]
 800a484:	607a      	str	r2, [r7, #4]
 800a486:	603b      	str	r3, [r7, #0]
 800a488:	4603      	mov	r3, r0
 800a48a:	73fb      	strb	r3, [r7, #15]
	sd_ss_set_active(3);
 800a48c:	2003      	movs	r0, #3
 800a48e:	f7f8 f8a9 	bl	80025e4 <sd_ss_set_active>
	return USER_write(pdrv,buff,sector,count);
 800a492:	7bf8      	ldrb	r0, [r7, #15]
 800a494:	683b      	ldr	r3, [r7, #0]
 800a496:	687a      	ldr	r2, [r7, #4]
 800a498:	68b9      	ldr	r1, [r7, #8]
 800a49a:	f000 f805 	bl	800a4a8 <USER_write>
 800a49e:	4603      	mov	r3, r0
}
 800a4a0:	4618      	mov	r0, r3
 800a4a2:	3710      	adds	r7, #16
 800a4a4:	46bd      	mov	sp, r7
 800a4a6:	bd80      	pop	{r7, pc}

0800a4a8 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b086      	sub	sp, #24
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	60b9      	str	r1, [r7, #8]
 800a4b0:	607a      	str	r2, [r7, #4]
 800a4b2:	603b      	str	r3, [r7, #0]
 800a4b4:	4603      	mov	r3, r0
 800a4b6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	uint8_t res;
	SS_SD_SELECT();
 800a4b8:	f7f8 f8b2 	bl	8002620 <sd_ss_active_pin_down>
	if (pdrv || !count) return RES_PARERR;
 800a4bc:	7bfb      	ldrb	r3, [r7, #15]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d102      	bne.n	800a4c8 <USER_write+0x20>
 800a4c2:	683b      	ldr	r3, [r7, #0]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d101      	bne.n	800a4cc <USER_write+0x24>
 800a4c8:	2304      	movs	r3, #4
 800a4ca:	e02c      	b.n	800a526 <USER_write+0x7e>
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 800a4cc:	4b18      	ldr	r3, [pc, #96]	; (800a530 <USER_write+0x88>)
 800a4ce:	781b      	ldrb	r3, [r3, #0]
 800a4d0:	b2db      	uxtb	r3, r3
 800a4d2:	f003 0301 	and.w	r3, r3, #1
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d001      	beq.n	800a4de <USER_write+0x36>
 800a4da:	2303      	movs	r3, #3
 800a4dc:	e023      	b.n	800a526 <USER_write+0x7e>
	if (Stat & STA_PROTECT) return RES_WRPRT;
 800a4de:	4b14      	ldr	r3, [pc, #80]	; (800a530 <USER_write+0x88>)
 800a4e0:	781b      	ldrb	r3, [r3, #0]
 800a4e2:	b2db      	uxtb	r3, r3
 800a4e4:	f003 0304 	and.w	r3, r3, #4
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d001      	beq.n	800a4f0 <USER_write+0x48>
 800a4ec:	2302      	movs	r3, #2
 800a4ee:	e01a      	b.n	800a526 <USER_write+0x7e>
	if (!(sdinfo.type & 4)) sector *= 512; /* Convert to byte address if needed */
 800a4f0:	4b10      	ldr	r3, [pc, #64]	; (800a534 <USER_write+0x8c>)
 800a4f2:	781b      	ldrb	r3, [r3, #0]
 800a4f4:	b2db      	uxtb	r3, r3
 800a4f6:	f003 0304 	and.w	r3, r3, #4
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d102      	bne.n	800a504 <USER_write+0x5c>
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	025b      	lsls	r3, r3, #9
 800a502:	607b      	str	r3, [r7, #4]
  	res=SD_Write_Blocks((BYTE*)buff,sector,count);
 800a504:	683b      	ldr	r3, [r7, #0]
 800a506:	b29b      	uxth	r3, r3
 800a508:	461a      	mov	r2, r3
 800a50a:	6879      	ldr	r1, [r7, #4]
 800a50c:	68b8      	ldr	r0, [r7, #8]
 800a50e:	f7f8 fa87 	bl	8002a20 <SD_Write_Blocks>
 800a512:	4603      	mov	r3, r0
 800a514:	75fb      	strb	r3, [r7, #23]
	SS_SD_DESELECT();
 800a516:	f7f8 f893 	bl	8002640 <sd_ss_active_pin_up>

	return res ? RES_ERROR : RES_OK;
 800a51a:	7dfb      	ldrb	r3, [r7, #23]
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	bf14      	ite	ne
 800a520:	2301      	movne	r3, #1
 800a522:	2300      	moveq	r3, #0
 800a524:	b2db      	uxtb	r3, r3
  /* USER CODE END WRITE */
}
 800a526:	4618      	mov	r0, r3
 800a528:	3718      	adds	r7, #24
 800a52a:	46bd      	mov	sp, r7
 800a52c:	bd80      	pop	{r7, pc}
 800a52e:	bf00      	nop
 800a530:	2000023d 	.word	0x2000023d
 800a534:	20001ba8 	.word	0x20001ba8

0800a538 <SD0_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DSTATUS SD0_ioctl (BYTE pdrv,BYTE cmd,void *buff)
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b082      	sub	sp, #8
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	4603      	mov	r3, r0
 800a540:	603a      	str	r2, [r7, #0]
 800a542:	71fb      	strb	r3, [r7, #7]
 800a544:	460b      	mov	r3, r1
 800a546:	71bb      	strb	r3, [r7, #6]
	sd_ss_set_active(0);
 800a548:	2000      	movs	r0, #0
 800a54a:	f7f8 f84b 	bl	80025e4 <sd_ss_set_active>
	return USER_ioctl(pdrv,cmd,buff);
 800a54e:	79b9      	ldrb	r1, [r7, #6]
 800a550:	79fb      	ldrb	r3, [r7, #7]
 800a552:	683a      	ldr	r2, [r7, #0]
 800a554:	4618      	mov	r0, r3
 800a556:	f000 f847 	bl	800a5e8 <USER_ioctl>
 800a55a:	4603      	mov	r3, r0
}
 800a55c:	4618      	mov	r0, r3
 800a55e:	3708      	adds	r7, #8
 800a560:	46bd      	mov	sp, r7
 800a562:	bd80      	pop	{r7, pc}

0800a564 <SD1_ioctl>:
DSTATUS SD1_ioctl (BYTE pdrv,BYTE cmd,void *buff)
{
 800a564:	b580      	push	{r7, lr}
 800a566:	b082      	sub	sp, #8
 800a568:	af00      	add	r7, sp, #0
 800a56a:	4603      	mov	r3, r0
 800a56c:	603a      	str	r2, [r7, #0]
 800a56e:	71fb      	strb	r3, [r7, #7]
 800a570:	460b      	mov	r3, r1
 800a572:	71bb      	strb	r3, [r7, #6]
	sd_ss_set_active(1);
 800a574:	2001      	movs	r0, #1
 800a576:	f7f8 f835 	bl	80025e4 <sd_ss_set_active>
	return USER_ioctl(pdrv,cmd,buff);
 800a57a:	79b9      	ldrb	r1, [r7, #6]
 800a57c:	79fb      	ldrb	r3, [r7, #7]
 800a57e:	683a      	ldr	r2, [r7, #0]
 800a580:	4618      	mov	r0, r3
 800a582:	f000 f831 	bl	800a5e8 <USER_ioctl>
 800a586:	4603      	mov	r3, r0
}
 800a588:	4618      	mov	r0, r3
 800a58a:	3708      	adds	r7, #8
 800a58c:	46bd      	mov	sp, r7
 800a58e:	bd80      	pop	{r7, pc}

0800a590 <SD2_ioctl>:
DSTATUS SD2_ioctl (BYTE pdrv,BYTE cmd,void *buff)
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b082      	sub	sp, #8
 800a594:	af00      	add	r7, sp, #0
 800a596:	4603      	mov	r3, r0
 800a598:	603a      	str	r2, [r7, #0]
 800a59a:	71fb      	strb	r3, [r7, #7]
 800a59c:	460b      	mov	r3, r1
 800a59e:	71bb      	strb	r3, [r7, #6]
	sd_ss_set_active(2);
 800a5a0:	2002      	movs	r0, #2
 800a5a2:	f7f8 f81f 	bl	80025e4 <sd_ss_set_active>
	return USER_ioctl(pdrv,cmd,buff);
 800a5a6:	79b9      	ldrb	r1, [r7, #6]
 800a5a8:	79fb      	ldrb	r3, [r7, #7]
 800a5aa:	683a      	ldr	r2, [r7, #0]
 800a5ac:	4618      	mov	r0, r3
 800a5ae:	f000 f81b 	bl	800a5e8 <USER_ioctl>
 800a5b2:	4603      	mov	r3, r0
}
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	3708      	adds	r7, #8
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	bd80      	pop	{r7, pc}

0800a5bc <SD3_ioctl>:
DSTATUS SD3_ioctl (BYTE pdrv,BYTE cmd,void *buff)
{
 800a5bc:	b580      	push	{r7, lr}
 800a5be:	b082      	sub	sp, #8
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	4603      	mov	r3, r0
 800a5c4:	603a      	str	r2, [r7, #0]
 800a5c6:	71fb      	strb	r3, [r7, #7]
 800a5c8:	460b      	mov	r3, r1
 800a5ca:	71bb      	strb	r3, [r7, #6]
	sd_ss_set_active(3);
 800a5cc:	2003      	movs	r0, #3
 800a5ce:	f7f8 f809 	bl	80025e4 <sd_ss_set_active>
	return USER_ioctl(pdrv,cmd,buff);
 800a5d2:	79b9      	ldrb	r1, [r7, #6]
 800a5d4:	79fb      	ldrb	r3, [r7, #7]
 800a5d6:	683a      	ldr	r2, [r7, #0]
 800a5d8:	4618      	mov	r0, r3
 800a5da:	f000 f805 	bl	800a5e8 <USER_ioctl>
 800a5de:	4603      	mov	r3, r0
}
 800a5e0:	4618      	mov	r0, r3
 800a5e2:	3708      	adds	r7, #8
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	bd80      	pop	{r7, pc}

0800a5e8 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800a5e8:	b580      	push	{r7, lr}
 800a5ea:	b084      	sub	sp, #16
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	4603      	mov	r3, r0
 800a5f0:	603a      	str	r2, [r7, #0]
 800a5f2:	71fb      	strb	r3, [r7, #7]
 800a5f4:	460b      	mov	r3, r1
 800a5f6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	DRESULT res;
	sd_ss_set_active(pdrv);
 800a5f8:	79fb      	ldrb	r3, [r7, #7]
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	f7f7 fff2 	bl	80025e4 <sd_ss_set_active>
	SS_SD_SELECT();
 800a600:	f7f8 f80e 	bl	8002620 <sd_ss_active_pin_down>
	if (pdrv) return RES_PARERR;
 800a604:	79fb      	ldrb	r3, [r7, #7]
 800a606:	2b00      	cmp	r3, #0
 800a608:	d001      	beq.n	800a60e <USER_ioctl+0x26>
 800a60a:	2304      	movs	r3, #4
 800a60c:	e02a      	b.n	800a664 <USER_ioctl+0x7c>
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 800a60e:	4b17      	ldr	r3, [pc, #92]	; (800a66c <USER_ioctl+0x84>)
 800a610:	781b      	ldrb	r3, [r3, #0]
 800a612:	b2db      	uxtb	r3, r3
 800a614:	f003 0301 	and.w	r3, r3, #1
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d001      	beq.n	800a620 <USER_ioctl+0x38>
 800a61c:	2303      	movs	r3, #3
 800a61e:	e021      	b.n	800a664 <USER_ioctl+0x7c>
	res = RES_ERROR;
 800a620:	2301      	movs	r3, #1
 800a622:	73fb      	strb	r3, [r7, #15]
	switch (cmd)
 800a624:	79bb      	ldrb	r3, [r7, #6]
 800a626:	2b00      	cmp	r3, #0
 800a628:	d002      	beq.n	800a630 <USER_ioctl+0x48>
 800a62a:	2b02      	cmp	r3, #2
 800a62c:	d00a      	beq.n	800a644 <USER_ioctl+0x5c>
 800a62e:	e010      	b.n	800a652 <USER_ioctl+0x6a>
	{
	  case CTRL_SYNC : /* Flush dirty buffer if present */
	    SS_SD_SELECT();
 800a630:	f7f7 fff6 	bl	8002620 <sd_ss_active_pin_down>
	    if (SPI_wait_ready() == 0xFF)
 800a634:	f7f8 f931 	bl	800289a <SPI_wait_ready>
 800a638:	4603      	mov	r3, r0
 800a63a:	2bff      	cmp	r3, #255	; 0xff
 800a63c:	d10c      	bne.n	800a658 <USER_ioctl+0x70>
	    res = RES_OK;
 800a63e:	2300      	movs	r3, #0
 800a640:	73fb      	strb	r3, [r7, #15]
	    break;
 800a642:	e009      	b.n	800a658 <USER_ioctl+0x70>
	  case GET_SECTOR_SIZE : /* Get sectors on the disk (WORD) */
	    *(WORD*)buff = 512;
 800a644:	683b      	ldr	r3, [r7, #0]
 800a646:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a64a:	801a      	strh	r2, [r3, #0]
	    res = RES_OK;
 800a64c:	2300      	movs	r3, #0
 800a64e:	73fb      	strb	r3, [r7, #15]
	    break;
 800a650:	e003      	b.n	800a65a <USER_ioctl+0x72>
	  default:
	    res = RES_PARERR;
 800a652:	2304      	movs	r3, #4
 800a654:	73fb      	strb	r3, [r7, #15]
 800a656:	e000      	b.n	800a65a <USER_ioctl+0x72>
	    break;
 800a658:	bf00      	nop
	}
	SPI_Release();
 800a65a:	f7f8 f995 	bl	8002988 <SPI_Release>
	SS_SD_DESELECT();
 800a65e:	f7f7 ffef 	bl	8002640 <sd_ss_active_pin_up>
    return res;
 800a662:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800a664:	4618      	mov	r0, r3
 800a666:	3710      	adds	r7, #16
 800a668:	46bd      	mov	sp, r7
 800a66a:	bd80      	pop	{r7, pc}
 800a66c:	2000023d 	.word	0x2000023d

0800a670 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800a670:	b590      	push	{r4, r7, lr}
 800a672:	b089      	sub	sp, #36	; 0x24
 800a674:	af04      	add	r7, sp, #16
 800a676:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800a678:	2301      	movs	r3, #1
 800a67a:	2202      	movs	r2, #2
 800a67c:	2102      	movs	r1, #2
 800a67e:	6878      	ldr	r0, [r7, #4]
 800a680:	f000 fdb2 	bl	800b1e8 <USBH_FindInterface>
 800a684:	4603      	mov	r3, r0
 800a686:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800a688:	7bfb      	ldrb	r3, [r7, #15]
 800a68a:	2bff      	cmp	r3, #255	; 0xff
 800a68c:	d002      	beq.n	800a694 <USBH_CDC_InterfaceInit+0x24>
 800a68e:	7bfb      	ldrb	r3, [r7, #15]
 800a690:	2b01      	cmp	r3, #1
 800a692:	d901      	bls.n	800a698 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800a694:	2302      	movs	r3, #2
 800a696:	e13d      	b.n	800a914 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800a698:	7bfb      	ldrb	r3, [r7, #15]
 800a69a:	4619      	mov	r1, r3
 800a69c:	6878      	ldr	r0, [r7, #4]
 800a69e:	f000 fd87 	bl	800b1b0 <USBH_SelectInterface>
 800a6a2:	4603      	mov	r3, r0
 800a6a4:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800a6a6:	7bbb      	ldrb	r3, [r7, #14]
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d001      	beq.n	800a6b0 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800a6ac:	2302      	movs	r3, #2
 800a6ae:	e131      	b.n	800a914 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800a6b6:	2050      	movs	r0, #80	; 0x50
 800a6b8:	f00a f930 	bl	801491c <malloc>
 800a6bc:	4603      	mov	r3, r0
 800a6be:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a6c6:	69db      	ldr	r3, [r3, #28]
 800a6c8:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800a6ca:	68bb      	ldr	r3, [r7, #8]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d101      	bne.n	800a6d4 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800a6d0:	2302      	movs	r3, #2
 800a6d2:	e11f      	b.n	800a914 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800a6d4:	2250      	movs	r2, #80	; 0x50
 800a6d6:	2100      	movs	r1, #0
 800a6d8:	68b8      	ldr	r0, [r7, #8]
 800a6da:	f00a f93d 	bl	8014958 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800a6de:	7bfb      	ldrb	r3, [r7, #15]
 800a6e0:	687a      	ldr	r2, [r7, #4]
 800a6e2:	211a      	movs	r1, #26
 800a6e4:	fb01 f303 	mul.w	r3, r1, r3
 800a6e8:	4413      	add	r3, r2
 800a6ea:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800a6ee:	781b      	ldrb	r3, [r3, #0]
 800a6f0:	b25b      	sxtb	r3, r3
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	da15      	bge.n	800a722 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a6f6:	7bfb      	ldrb	r3, [r7, #15]
 800a6f8:	687a      	ldr	r2, [r7, #4]
 800a6fa:	211a      	movs	r1, #26
 800a6fc:	fb01 f303 	mul.w	r3, r1, r3
 800a700:	4413      	add	r3, r2
 800a702:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800a706:	781a      	ldrb	r2, [r3, #0]
 800a708:	68bb      	ldr	r3, [r7, #8]
 800a70a:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a70c:	7bfb      	ldrb	r3, [r7, #15]
 800a70e:	687a      	ldr	r2, [r7, #4]
 800a710:	211a      	movs	r1, #26
 800a712:	fb01 f303 	mul.w	r3, r1, r3
 800a716:	4413      	add	r3, r2
 800a718:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800a71c:	881a      	ldrh	r2, [r3, #0]
 800a71e:	68bb      	ldr	r3, [r7, #8]
 800a720:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800a722:	68bb      	ldr	r3, [r7, #8]
 800a724:	785b      	ldrb	r3, [r3, #1]
 800a726:	4619      	mov	r1, r3
 800a728:	6878      	ldr	r0, [r7, #4]
 800a72a:	f002 fa82 	bl	800cc32 <USBH_AllocPipe>
 800a72e:	4603      	mov	r3, r0
 800a730:	461a      	mov	r2, r3
 800a732:	68bb      	ldr	r3, [r7, #8]
 800a734:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800a736:	68bb      	ldr	r3, [r7, #8]
 800a738:	7819      	ldrb	r1, [r3, #0]
 800a73a:	68bb      	ldr	r3, [r7, #8]
 800a73c:	7858      	ldrb	r0, [r3, #1]
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a74a:	68ba      	ldr	r2, [r7, #8]
 800a74c:	8952      	ldrh	r2, [r2, #10]
 800a74e:	9202      	str	r2, [sp, #8]
 800a750:	2203      	movs	r2, #3
 800a752:	9201      	str	r2, [sp, #4]
 800a754:	9300      	str	r3, [sp, #0]
 800a756:	4623      	mov	r3, r4
 800a758:	4602      	mov	r2, r0
 800a75a:	6878      	ldr	r0, [r7, #4]
 800a75c:	f002 fa3a 	bl	800cbd4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800a760:	68bb      	ldr	r3, [r7, #8]
 800a762:	781b      	ldrb	r3, [r3, #0]
 800a764:	2200      	movs	r2, #0
 800a766:	4619      	mov	r1, r3
 800a768:	6878      	ldr	r0, [r7, #4]
 800a76a:	f009 ff29 	bl	80145c0 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800a76e:	2300      	movs	r3, #0
 800a770:	2200      	movs	r2, #0
 800a772:	210a      	movs	r1, #10
 800a774:	6878      	ldr	r0, [r7, #4]
 800a776:	f000 fd37 	bl	800b1e8 <USBH_FindInterface>
 800a77a:	4603      	mov	r3, r0
 800a77c:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800a77e:	7bfb      	ldrb	r3, [r7, #15]
 800a780:	2bff      	cmp	r3, #255	; 0xff
 800a782:	d002      	beq.n	800a78a <USBH_CDC_InterfaceInit+0x11a>
 800a784:	7bfb      	ldrb	r3, [r7, #15]
 800a786:	2b01      	cmp	r3, #1
 800a788:	d901      	bls.n	800a78e <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800a78a:	2302      	movs	r3, #2
 800a78c:	e0c2      	b.n	800a914 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800a78e:	7bfb      	ldrb	r3, [r7, #15]
 800a790:	687a      	ldr	r2, [r7, #4]
 800a792:	211a      	movs	r1, #26
 800a794:	fb01 f303 	mul.w	r3, r1, r3
 800a798:	4413      	add	r3, r2
 800a79a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800a79e:	781b      	ldrb	r3, [r3, #0]
 800a7a0:	b25b      	sxtb	r3, r3
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	da16      	bge.n	800a7d4 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a7a6:	7bfb      	ldrb	r3, [r7, #15]
 800a7a8:	687a      	ldr	r2, [r7, #4]
 800a7aa:	211a      	movs	r1, #26
 800a7ac:	fb01 f303 	mul.w	r3, r1, r3
 800a7b0:	4413      	add	r3, r2
 800a7b2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800a7b6:	781a      	ldrb	r2, [r3, #0]
 800a7b8:	68bb      	ldr	r3, [r7, #8]
 800a7ba:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a7bc:	7bfb      	ldrb	r3, [r7, #15]
 800a7be:	687a      	ldr	r2, [r7, #4]
 800a7c0:	211a      	movs	r1, #26
 800a7c2:	fb01 f303 	mul.w	r3, r1, r3
 800a7c6:	4413      	add	r3, r2
 800a7c8:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800a7cc:	881a      	ldrh	r2, [r3, #0]
 800a7ce:	68bb      	ldr	r3, [r7, #8]
 800a7d0:	835a      	strh	r2, [r3, #26]
 800a7d2:	e015      	b.n	800a800 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a7d4:	7bfb      	ldrb	r3, [r7, #15]
 800a7d6:	687a      	ldr	r2, [r7, #4]
 800a7d8:	211a      	movs	r1, #26
 800a7da:	fb01 f303 	mul.w	r3, r1, r3
 800a7de:	4413      	add	r3, r2
 800a7e0:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800a7e4:	781a      	ldrb	r2, [r3, #0]
 800a7e6:	68bb      	ldr	r3, [r7, #8]
 800a7e8:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a7ea:	7bfb      	ldrb	r3, [r7, #15]
 800a7ec:	687a      	ldr	r2, [r7, #4]
 800a7ee:	211a      	movs	r1, #26
 800a7f0:	fb01 f303 	mul.w	r3, r1, r3
 800a7f4:	4413      	add	r3, r2
 800a7f6:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800a7fa:	881a      	ldrh	r2, [r3, #0]
 800a7fc:	68bb      	ldr	r3, [r7, #8]
 800a7fe:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800a800:	7bfb      	ldrb	r3, [r7, #15]
 800a802:	687a      	ldr	r2, [r7, #4]
 800a804:	211a      	movs	r1, #26
 800a806:	fb01 f303 	mul.w	r3, r1, r3
 800a80a:	4413      	add	r3, r2
 800a80c:	f203 3356 	addw	r3, r3, #854	; 0x356
 800a810:	781b      	ldrb	r3, [r3, #0]
 800a812:	b25b      	sxtb	r3, r3
 800a814:	2b00      	cmp	r3, #0
 800a816:	da16      	bge.n	800a846 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800a818:	7bfb      	ldrb	r3, [r7, #15]
 800a81a:	687a      	ldr	r2, [r7, #4]
 800a81c:	211a      	movs	r1, #26
 800a81e:	fb01 f303 	mul.w	r3, r1, r3
 800a822:	4413      	add	r3, r2
 800a824:	f203 3356 	addw	r3, r3, #854	; 0x356
 800a828:	781a      	ldrb	r2, [r3, #0]
 800a82a:	68bb      	ldr	r3, [r7, #8]
 800a82c:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800a82e:	7bfb      	ldrb	r3, [r7, #15]
 800a830:	687a      	ldr	r2, [r7, #4]
 800a832:	211a      	movs	r1, #26
 800a834:	fb01 f303 	mul.w	r3, r1, r3
 800a838:	4413      	add	r3, r2
 800a83a:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800a83e:	881a      	ldrh	r2, [r3, #0]
 800a840:	68bb      	ldr	r3, [r7, #8]
 800a842:	835a      	strh	r2, [r3, #26]
 800a844:	e015      	b.n	800a872 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800a846:	7bfb      	ldrb	r3, [r7, #15]
 800a848:	687a      	ldr	r2, [r7, #4]
 800a84a:	211a      	movs	r1, #26
 800a84c:	fb01 f303 	mul.w	r3, r1, r3
 800a850:	4413      	add	r3, r2
 800a852:	f203 3356 	addw	r3, r3, #854	; 0x356
 800a856:	781a      	ldrb	r2, [r3, #0]
 800a858:	68bb      	ldr	r3, [r7, #8]
 800a85a:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800a85c:	7bfb      	ldrb	r3, [r7, #15]
 800a85e:	687a      	ldr	r2, [r7, #4]
 800a860:	211a      	movs	r1, #26
 800a862:	fb01 f303 	mul.w	r3, r1, r3
 800a866:	4413      	add	r3, r2
 800a868:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800a86c:	881a      	ldrh	r2, [r3, #0]
 800a86e:	68bb      	ldr	r3, [r7, #8]
 800a870:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800a872:	68bb      	ldr	r3, [r7, #8]
 800a874:	7b9b      	ldrb	r3, [r3, #14]
 800a876:	4619      	mov	r1, r3
 800a878:	6878      	ldr	r0, [r7, #4]
 800a87a:	f002 f9da 	bl	800cc32 <USBH_AllocPipe>
 800a87e:	4603      	mov	r3, r0
 800a880:	461a      	mov	r2, r3
 800a882:	68bb      	ldr	r3, [r7, #8]
 800a884:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800a886:	68bb      	ldr	r3, [r7, #8]
 800a888:	7bdb      	ldrb	r3, [r3, #15]
 800a88a:	4619      	mov	r1, r3
 800a88c:	6878      	ldr	r0, [r7, #4]
 800a88e:	f002 f9d0 	bl	800cc32 <USBH_AllocPipe>
 800a892:	4603      	mov	r3, r0
 800a894:	461a      	mov	r2, r3
 800a896:	68bb      	ldr	r3, [r7, #8]
 800a898:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800a89a:	68bb      	ldr	r3, [r7, #8]
 800a89c:	7b59      	ldrb	r1, [r3, #13]
 800a89e:	68bb      	ldr	r3, [r7, #8]
 800a8a0:	7b98      	ldrb	r0, [r3, #14]
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a8ae:	68ba      	ldr	r2, [r7, #8]
 800a8b0:	8b12      	ldrh	r2, [r2, #24]
 800a8b2:	9202      	str	r2, [sp, #8]
 800a8b4:	2202      	movs	r2, #2
 800a8b6:	9201      	str	r2, [sp, #4]
 800a8b8:	9300      	str	r3, [sp, #0]
 800a8ba:	4623      	mov	r3, r4
 800a8bc:	4602      	mov	r2, r0
 800a8be:	6878      	ldr	r0, [r7, #4]
 800a8c0:	f002 f988 	bl	800cbd4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800a8c4:	68bb      	ldr	r3, [r7, #8]
 800a8c6:	7b19      	ldrb	r1, [r3, #12]
 800a8c8:	68bb      	ldr	r3, [r7, #8]
 800a8ca:	7bd8      	ldrb	r0, [r3, #15]
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a8d8:	68ba      	ldr	r2, [r7, #8]
 800a8da:	8b52      	ldrh	r2, [r2, #26]
 800a8dc:	9202      	str	r2, [sp, #8]
 800a8de:	2202      	movs	r2, #2
 800a8e0:	9201      	str	r2, [sp, #4]
 800a8e2:	9300      	str	r3, [sp, #0]
 800a8e4:	4623      	mov	r3, r4
 800a8e6:	4602      	mov	r2, r0
 800a8e8:	6878      	ldr	r0, [r7, #4]
 800a8ea:	f002 f973 	bl	800cbd4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800a8ee:	68bb      	ldr	r3, [r7, #8]
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800a8f6:	68bb      	ldr	r3, [r7, #8]
 800a8f8:	7b5b      	ldrb	r3, [r3, #13]
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	4619      	mov	r1, r3
 800a8fe:	6878      	ldr	r0, [r7, #4]
 800a900:	f009 fe5e 	bl	80145c0 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800a904:	68bb      	ldr	r3, [r7, #8]
 800a906:	7b1b      	ldrb	r3, [r3, #12]
 800a908:	2200      	movs	r2, #0
 800a90a:	4619      	mov	r1, r3
 800a90c:	6878      	ldr	r0, [r7, #4]
 800a90e:	f009 fe57 	bl	80145c0 <USBH_LL_SetToggle>

  return USBH_OK;
 800a912:	2300      	movs	r3, #0
}
 800a914:	4618      	mov	r0, r3
 800a916:	3714      	adds	r7, #20
 800a918:	46bd      	mov	sp, r7
 800a91a:	bd90      	pop	{r4, r7, pc}

0800a91c <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800a91c:	b580      	push	{r7, lr}
 800a91e:	b084      	sub	sp, #16
 800a920:	af00      	add	r7, sp, #0
 800a922:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a92a:	69db      	ldr	r3, [r3, #28]
 800a92c:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	781b      	ldrb	r3, [r3, #0]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d00e      	beq.n	800a954 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	781b      	ldrb	r3, [r3, #0]
 800a93a:	4619      	mov	r1, r3
 800a93c:	6878      	ldr	r0, [r7, #4]
 800a93e:	f002 f968 	bl	800cc12 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	781b      	ldrb	r3, [r3, #0]
 800a946:	4619      	mov	r1, r3
 800a948:	6878      	ldr	r0, [r7, #4]
 800a94a:	f002 f993 	bl	800cc74 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	2200      	movs	r2, #0
 800a952:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	7b1b      	ldrb	r3, [r3, #12]
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d00e      	beq.n	800a97a <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	7b1b      	ldrb	r3, [r3, #12]
 800a960:	4619      	mov	r1, r3
 800a962:	6878      	ldr	r0, [r7, #4]
 800a964:	f002 f955 	bl	800cc12 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	7b1b      	ldrb	r3, [r3, #12]
 800a96c:	4619      	mov	r1, r3
 800a96e:	6878      	ldr	r0, [r7, #4]
 800a970:	f002 f980 	bl	800cc74 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	2200      	movs	r2, #0
 800a978:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	7b5b      	ldrb	r3, [r3, #13]
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d00e      	beq.n	800a9a0 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	7b5b      	ldrb	r3, [r3, #13]
 800a986:	4619      	mov	r1, r3
 800a988:	6878      	ldr	r0, [r7, #4]
 800a98a:	f002 f942 	bl	800cc12 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	7b5b      	ldrb	r3, [r3, #13]
 800a992:	4619      	mov	r1, r3
 800a994:	6878      	ldr	r0, [r7, #4]
 800a996:	f002 f96d 	bl	800cc74 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	2200      	movs	r2, #0
 800a99e:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a9a6:	69db      	ldr	r3, [r3, #28]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d00b      	beq.n	800a9c4 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a9b2:	69db      	ldr	r3, [r3, #28]
 800a9b4:	4618      	mov	r0, r3
 800a9b6:	f009 ffb9 	bl	801492c <free>
    phost->pActiveClass->pData = 0U;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800a9c4:	2300      	movs	r3, #0
}
 800a9c6:	4618      	mov	r0, r3
 800a9c8:	3710      	adds	r7, #16
 800a9ca:	46bd      	mov	sp, r7
 800a9cc:	bd80      	pop	{r7, pc}

0800a9ce <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800a9ce:	b580      	push	{r7, lr}
 800a9d0:	b084      	sub	sp, #16
 800a9d2:	af00      	add	r7, sp, #0
 800a9d4:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a9dc:	69db      	ldr	r3, [r3, #28]
 800a9de:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	3340      	adds	r3, #64	; 0x40
 800a9e4:	4619      	mov	r1, r3
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	f000 f8da 	bl	800aba0 <GetLineCoding>
 800a9ec:	4603      	mov	r3, r0
 800a9ee:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800a9f0:	7afb      	ldrb	r3, [r7, #11]
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d105      	bne.n	800aa02 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a9fc:	2102      	movs	r1, #2
 800a9fe:	6878      	ldr	r0, [r7, #4]
 800aa00:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800aa02:	7afb      	ldrb	r3, [r7, #11]
}
 800aa04:	4618      	mov	r0, r3
 800aa06:	3710      	adds	r7, #16
 800aa08:	46bd      	mov	sp, r7
 800aa0a:	bd80      	pop	{r7, pc}

0800aa0c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800aa0c:	b580      	push	{r7, lr}
 800aa0e:	b084      	sub	sp, #16
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800aa14:	2301      	movs	r3, #1
 800aa16:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800aa18:	2300      	movs	r3, #0
 800aa1a:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800aa22:	69db      	ldr	r3, [r3, #28]
 800aa24:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800aa26:	68bb      	ldr	r3, [r7, #8]
 800aa28:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800aa2c:	2b04      	cmp	r3, #4
 800aa2e:	d877      	bhi.n	800ab20 <USBH_CDC_Process+0x114>
 800aa30:	a201      	add	r2, pc, #4	; (adr r2, 800aa38 <USBH_CDC_Process+0x2c>)
 800aa32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa36:	bf00      	nop
 800aa38:	0800aa4d 	.word	0x0800aa4d
 800aa3c:	0800aa53 	.word	0x0800aa53
 800aa40:	0800aa83 	.word	0x0800aa83
 800aa44:	0800aaf7 	.word	0x0800aaf7
 800aa48:	0800ab05 	.word	0x0800ab05
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	73fb      	strb	r3, [r7, #15]
      break;
 800aa50:	e06d      	b.n	800ab2e <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800aa52:	68bb      	ldr	r3, [r7, #8]
 800aa54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aa56:	4619      	mov	r1, r3
 800aa58:	6878      	ldr	r0, [r7, #4]
 800aa5a:	f000 f8c0 	bl	800abde <SetLineCoding>
 800aa5e:	4603      	mov	r3, r0
 800aa60:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800aa62:	7bbb      	ldrb	r3, [r7, #14]
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d104      	bne.n	800aa72 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800aa68:	68bb      	ldr	r3, [r7, #8]
 800aa6a:	2202      	movs	r2, #2
 800aa6c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800aa70:	e058      	b.n	800ab24 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800aa72:	7bbb      	ldrb	r3, [r7, #14]
 800aa74:	2b01      	cmp	r3, #1
 800aa76:	d055      	beq.n	800ab24 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800aa78:	68bb      	ldr	r3, [r7, #8]
 800aa7a:	2204      	movs	r2, #4
 800aa7c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800aa80:	e050      	b.n	800ab24 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800aa82:	68bb      	ldr	r3, [r7, #8]
 800aa84:	3340      	adds	r3, #64	; 0x40
 800aa86:	4619      	mov	r1, r3
 800aa88:	6878      	ldr	r0, [r7, #4]
 800aa8a:	f000 f889 	bl	800aba0 <GetLineCoding>
 800aa8e:	4603      	mov	r3, r0
 800aa90:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800aa92:	7bbb      	ldrb	r3, [r7, #14]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d126      	bne.n	800aae6 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800aa98:	68bb      	ldr	r3, [r7, #8]
 800aa9a:	2200      	movs	r2, #0
 800aa9c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800aaa0:	68bb      	ldr	r3, [r7, #8]
 800aaa2:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800aaa6:	68bb      	ldr	r3, [r7, #8]
 800aaa8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aaaa:	791b      	ldrb	r3, [r3, #4]
 800aaac:	429a      	cmp	r2, r3
 800aaae:	d13b      	bne.n	800ab28 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800aab0:	68bb      	ldr	r3, [r7, #8]
 800aab2:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800aab6:	68bb      	ldr	r3, [r7, #8]
 800aab8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aaba:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800aabc:	429a      	cmp	r2, r3
 800aabe:	d133      	bne.n	800ab28 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800aac0:	68bb      	ldr	r3, [r7, #8]
 800aac2:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800aac6:	68bb      	ldr	r3, [r7, #8]
 800aac8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aaca:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800aacc:	429a      	cmp	r2, r3
 800aace:	d12b      	bne.n	800ab28 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800aad0:	68bb      	ldr	r3, [r7, #8]
 800aad2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800aad4:	68bb      	ldr	r3, [r7, #8]
 800aad6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aad8:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800aada:	429a      	cmp	r2, r3
 800aadc:	d124      	bne.n	800ab28 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800aade:	6878      	ldr	r0, [r7, #4]
 800aae0:	f000 fa7c 	bl	800afdc <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800aae4:	e020      	b.n	800ab28 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800aae6:	7bbb      	ldrb	r3, [r7, #14]
 800aae8:	2b01      	cmp	r3, #1
 800aaea:	d01d      	beq.n	800ab28 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800aaec:	68bb      	ldr	r3, [r7, #8]
 800aaee:	2204      	movs	r2, #4
 800aaf0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800aaf4:	e018      	b.n	800ab28 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800aaf6:	6878      	ldr	r0, [r7, #4]
 800aaf8:	f000 f934 	bl	800ad64 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800aafc:	6878      	ldr	r0, [r7, #4]
 800aafe:	f000 f9c3 	bl	800ae88 <CDC_ProcessReception>
      break;
 800ab02:	e014      	b.n	800ab2e <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800ab04:	2100      	movs	r1, #0
 800ab06:	6878      	ldr	r0, [r7, #4]
 800ab08:	f001 fa55 	bl	800bfb6 <USBH_ClrFeature>
 800ab0c:	4603      	mov	r3, r0
 800ab0e:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800ab10:	7bbb      	ldrb	r3, [r7, #14]
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d10a      	bne.n	800ab2c <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800ab16:	68bb      	ldr	r3, [r7, #8]
 800ab18:	2200      	movs	r2, #0
 800ab1a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 800ab1e:	e005      	b.n	800ab2c <USBH_CDC_Process+0x120>

    default:
      break;
 800ab20:	bf00      	nop
 800ab22:	e004      	b.n	800ab2e <USBH_CDC_Process+0x122>
      break;
 800ab24:	bf00      	nop
 800ab26:	e002      	b.n	800ab2e <USBH_CDC_Process+0x122>
      break;
 800ab28:	bf00      	nop
 800ab2a:	e000      	b.n	800ab2e <USBH_CDC_Process+0x122>
      break;
 800ab2c:	bf00      	nop

  }

  return status;
 800ab2e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab30:	4618      	mov	r0, r3
 800ab32:	3710      	adds	r7, #16
 800ab34:	46bd      	mov	sp, r7
 800ab36:	bd80      	pop	{r7, pc}

0800ab38 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800ab38:	b480      	push	{r7}
 800ab3a:	b083      	sub	sp, #12
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800ab40:	2300      	movs	r3, #0
}
 800ab42:	4618      	mov	r0, r3
 800ab44:	370c      	adds	r7, #12
 800ab46:	46bd      	mov	sp, r7
 800ab48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4c:	4770      	bx	lr

0800ab4e <USBH_CDC_Stop>:
  *         Stop current CDC Transmission
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_CDC_Stop(USBH_HandleTypeDef *phost)
{
 800ab4e:	b580      	push	{r7, lr}
 800ab50:	b084      	sub	sp, #16
 800ab52:	af00      	add	r7, sp, #0
 800ab54:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ab5c:	69db      	ldr	r3, [r3, #28]
 800ab5e:	60fb      	str	r3, [r7, #12]

  if (phost->gState == HOST_CLASS)
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	781b      	ldrb	r3, [r3, #0]
 800ab64:	b2db      	uxtb	r3, r3
 800ab66:	2b0b      	cmp	r3, #11
 800ab68:	d115      	bne.n	800ab96 <USBH_CDC_Stop+0x48>
  {
    CDC_Handle->state = CDC_IDLE_STATE;
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	781b      	ldrb	r3, [r3, #0]
 800ab76:	4619      	mov	r1, r3
 800ab78:	6878      	ldr	r0, [r7, #4]
 800ab7a:	f002 f84a 	bl	800cc12 <USBH_ClosePipe>
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	7b1b      	ldrb	r3, [r3, #12]
 800ab82:	4619      	mov	r1, r3
 800ab84:	6878      	ldr	r0, [r7, #4]
 800ab86:	f002 f844 	bl	800cc12 <USBH_ClosePipe>
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	7b5b      	ldrb	r3, [r3, #13]
 800ab8e:	4619      	mov	r1, r3
 800ab90:	6878      	ldr	r0, [r7, #4]
 800ab92:	f002 f83e 	bl	800cc12 <USBH_ClosePipe>
  }
  return USBH_OK;
 800ab96:	2300      	movs	r3, #0
}
 800ab98:	4618      	mov	r0, r3
 800ab9a:	3710      	adds	r7, #16
 800ab9c:	46bd      	mov	sp, r7
 800ab9e:	bd80      	pop	{r7, pc}

0800aba0 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800aba0:	b580      	push	{r7, lr}
 800aba2:	b082      	sub	sp, #8
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	6078      	str	r0, [r7, #4]
 800aba8:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	22a1      	movs	r2, #161	; 0xa1
 800abae:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	2221      	movs	r2, #33	; 0x21
 800abb4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	2200      	movs	r2, #0
 800abba:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	2200      	movs	r2, #0
 800abc0:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	2207      	movs	r2, #7
 800abc6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800abc8:	683b      	ldr	r3, [r7, #0]
 800abca:	2207      	movs	r2, #7
 800abcc:	4619      	mov	r1, r3
 800abce:	6878      	ldr	r0, [r7, #4]
 800abd0:	f001 fcbe 	bl	800c550 <USBH_CtlReq>
 800abd4:	4603      	mov	r3, r0
}
 800abd6:	4618      	mov	r0, r3
 800abd8:	3708      	adds	r7, #8
 800abda:	46bd      	mov	sp, r7
 800abdc:	bd80      	pop	{r7, pc}

0800abde <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800abde:	b580      	push	{r7, lr}
 800abe0:	b082      	sub	sp, #8
 800abe2:	af00      	add	r7, sp, #0
 800abe4:	6078      	str	r0, [r7, #4]
 800abe6:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	2221      	movs	r2, #33	; 0x21
 800abec:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	2220      	movs	r2, #32
 800abf2:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	2200      	movs	r2, #0
 800abf8:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	2200      	movs	r2, #0
 800abfe:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	2207      	movs	r2, #7
 800ac04:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800ac06:	683b      	ldr	r3, [r7, #0]
 800ac08:	2207      	movs	r2, #7
 800ac0a:	4619      	mov	r1, r3
 800ac0c:	6878      	ldr	r0, [r7, #4]
 800ac0e:	f001 fc9f 	bl	800c550 <USBH_CtlReq>
 800ac12:	4603      	mov	r3, r0
}
 800ac14:	4618      	mov	r0, r3
 800ac16:	3708      	adds	r7, #8
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	bd80      	pop	{r7, pc}

0800ac1c <USBH_CDC_SetLineCoding>:
  * @param  None
  * @retval None
  */
USBH_StatusTypeDef USBH_CDC_SetLineCoding(USBH_HandleTypeDef *phost,
                                          CDC_LineCodingTypeDef *linecoding)
{
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	b084      	sub	sp, #16
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	6078      	str	r0, [r7, #4]
 800ac24:	6039      	str	r1, [r7, #0]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ac2c:	69db      	ldr	r3, [r3, #28]
 800ac2e:	60fb      	str	r3, [r7, #12]

  if (phost->gState == HOST_CLASS)
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	781b      	ldrb	r3, [r3, #0]
 800ac34:	b2db      	uxtb	r3, r3
 800ac36:	2b0b      	cmp	r3, #11
 800ac38:	d114      	bne.n	800ac64 <USBH_CDC_SetLineCoding+0x48>
  {
    CDC_Handle->state = CDC_SET_LINE_CODING_STATE;
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	2201      	movs	r2, #1
 800ac3e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    CDC_Handle->pUserLineCoding = linecoding;
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	683a      	ldr	r2, [r7, #0]
 800ac46:	649a      	str	r2, [r3, #72]	; 0x48

#if (USBH_USE_OS == 1U)
    phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	2204      	movs	r2, #4
 800ac4c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800ac5c:	2200      	movs	r2, #0
 800ac5e:	4619      	mov	r1, r3
 800ac60:	f006 ffe0 	bl	8011c24 <osMessagePut>
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
  }

  return USBH_OK;
 800ac64:	2300      	movs	r3, #0
}
 800ac66:	4618      	mov	r0, r3
 800ac68:	3710      	adds	r7, #16
 800ac6a:	46bd      	mov	sp, r7
 800ac6c:	bd80      	pop	{r7, pc}

0800ac6e <USBH_CDC_Transmit>:
  * @brief  This function prepares the state before issuing the class specific commands
  * @param  None
  * @retval None
  */
USBH_StatusTypeDef  USBH_CDC_Transmit(USBH_HandleTypeDef *phost, uint8_t *pbuff, uint32_t length)
{
 800ac6e:	b580      	push	{r7, lr}
 800ac70:	b086      	sub	sp, #24
 800ac72:	af00      	add	r7, sp, #0
 800ac74:	60f8      	str	r0, [r7, #12]
 800ac76:	60b9      	str	r1, [r7, #8]
 800ac78:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800ac7a:	2301      	movs	r3, #1
 800ac7c:	75fb      	strb	r3, [r7, #23]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ac84:	69db      	ldr	r3, [r3, #28]
 800ac86:	613b      	str	r3, [r7, #16]

  if ((CDC_Handle->state == CDC_IDLE_STATE) || (CDC_Handle->state == CDC_TRANSFER_DATA))
 800ac88:	693b      	ldr	r3, [r7, #16]
 800ac8a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d004      	beq.n	800ac9c <USBH_CDC_Transmit+0x2e>
 800ac92:	693b      	ldr	r3, [r7, #16]
 800ac94:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800ac98:	2b03      	cmp	r3, #3
 800ac9a:	d11d      	bne.n	800acd8 <USBH_CDC_Transmit+0x6a>
  {
    CDC_Handle->pTxData = pbuff;
 800ac9c:	693b      	ldr	r3, [r7, #16]
 800ac9e:	68ba      	ldr	r2, [r7, #8]
 800aca0:	61da      	str	r2, [r3, #28]
    CDC_Handle->TxDataLength = length;
 800aca2:	693b      	ldr	r3, [r7, #16]
 800aca4:	687a      	ldr	r2, [r7, #4]
 800aca6:	625a      	str	r2, [r3, #36]	; 0x24
    CDC_Handle->state = CDC_TRANSFER_DATA;
 800aca8:	693b      	ldr	r3, [r7, #16]
 800acaa:	2203      	movs	r2, #3
 800acac:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800acb0:	693b      	ldr	r3, [r7, #16]
 800acb2:	2201      	movs	r2, #1
 800acb4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    Status = USBH_OK;
 800acb8:	2300      	movs	r3, #0
 800acba:	75fb      	strb	r3, [r7, #23]

#if (USBH_USE_OS == 1U)
    phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	2204      	movs	r2, #4
 800acc0:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800acd0:	2200      	movs	r2, #0
 800acd2:	4619      	mov	r1, r3
 800acd4:	f006 ffa6 	bl	8011c24 <osMessagePut>
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
  }
  return Status;
 800acd8:	7dfb      	ldrb	r3, [r7, #23]
}
 800acda:	4618      	mov	r0, r3
 800acdc:	3718      	adds	r7, #24
 800acde:	46bd      	mov	sp, r7
 800ace0:	bd80      	pop	{r7, pc}
	...

0800ace4 <USBH_CDC_Receive>:
  * @brief  This function prepares the state before issuing the class specific commands
  * @param  None
  * @retval None
  */
USBH_StatusTypeDef  USBH_CDC_Receive(USBH_HandleTypeDef *phost, uint8_t *pbuff, uint32_t length)
{
 800ace4:	b580      	push	{r7, lr}
 800ace6:	b086      	sub	sp, #24
 800ace8:	af00      	add	r7, sp, #0
 800acea:	60f8      	str	r0, [r7, #12]
 800acec:	60b9      	str	r1, [r7, #8]
 800acee:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800acf0:	2301      	movs	r3, #1
 800acf2:	75fb      	strb	r3, [r7, #23]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800acfa:	69db      	ldr	r3, [r3, #28]
 800acfc:	613b      	str	r3, [r7, #16]

  if ((CDC_Handle->state == CDC_IDLE_STATE) || (CDC_Handle->state == CDC_TRANSFER_DATA))
 800acfe:	693b      	ldr	r3, [r7, #16]
 800ad00:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d004      	beq.n	800ad12 <USBH_CDC_Receive+0x2e>
 800ad08:	693b      	ldr	r3, [r7, #16]
 800ad0a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800ad0e:	2b03      	cmp	r3, #3
 800ad10:	d120      	bne.n	800ad54 <USBH_CDC_Receive+0x70>
  {
	icListen_rx_msg_basic_header=(icListen_wav_full_header*)pbuff;
 800ad12:	4a13      	ldr	r2, [pc, #76]	; (800ad60 <USBH_CDC_Receive+0x7c>)
 800ad14:	68bb      	ldr	r3, [r7, #8]
 800ad16:	6013      	str	r3, [r2, #0]
    CDC_Handle->pRxData = pbuff;
 800ad18:	693b      	ldr	r3, [r7, #16]
 800ad1a:	68ba      	ldr	r2, [r7, #8]
 800ad1c:	621a      	str	r2, [r3, #32]
    CDC_Handle->RxDataLength = length;
 800ad1e:	693b      	ldr	r3, [r7, #16]
 800ad20:	687a      	ldr	r2, [r7, #4]
 800ad22:	629a      	str	r2, [r3, #40]	; 0x28
    CDC_Handle->state = CDC_TRANSFER_DATA;
 800ad24:	693b      	ldr	r3, [r7, #16]
 800ad26:	2203      	movs	r2, #3
 800ad28:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800ad2c:	693b      	ldr	r3, [r7, #16]
 800ad2e:	2203      	movs	r2, #3
 800ad30:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    Status = USBH_OK;
 800ad34:	2300      	movs	r3, #0
 800ad36:	75fb      	strb	r3, [r7, #23]

#if (USBH_USE_OS == 1U)
    phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	2204      	movs	r2, #4
 800ad3c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	4619      	mov	r1, r3
 800ad50:	f006 ff68 	bl	8011c24 <osMessagePut>
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
  }
  return Status;
 800ad54:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad56:	4618      	mov	r0, r3
 800ad58:	3718      	adds	r7, #24
 800ad5a:	46bd      	mov	sp, r7
 800ad5c:	bd80      	pop	{r7, pc}
 800ad5e:	bf00      	nop
 800ad60:	20001e54 	.word	0x20001e54

0800ad64 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800ad64:	b580      	push	{r7, lr}
 800ad66:	b086      	sub	sp, #24
 800ad68:	af02      	add	r7, sp, #8
 800ad6a:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ad72:	69db      	ldr	r3, [r3, #28]
 800ad74:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ad76:	2300      	movs	r3, #0
 800ad78:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800ad80:	2b01      	cmp	r3, #1
 800ad82:	d002      	beq.n	800ad8a <CDC_ProcessTransmission+0x26>
 800ad84:	2b02      	cmp	r3, #2
 800ad86:	d023      	beq.n	800add0 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800ad88:	e07a      	b.n	800ae80 <CDC_ProcessTransmission+0x11c>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad8e:	68fa      	ldr	r2, [r7, #12]
 800ad90:	8b12      	ldrh	r2, [r2, #24]
 800ad92:	4293      	cmp	r3, r2
 800ad94:	d90b      	bls.n	800adae <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	69d9      	ldr	r1, [r3, #28]
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	8b1a      	ldrh	r2, [r3, #24]
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	7b5b      	ldrb	r3, [r3, #13]
 800ada2:	2001      	movs	r0, #1
 800ada4:	9000      	str	r0, [sp, #0]
 800ada6:	6878      	ldr	r0, [r7, #4]
 800ada8:	f001 fed1 	bl	800cb4e <USBH_BulkSendData>
 800adac:	e00b      	b.n	800adc6 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 800adb6:	b29a      	uxth	r2, r3
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	7b5b      	ldrb	r3, [r3, #13]
 800adbc:	2001      	movs	r0, #1
 800adbe:	9000      	str	r0, [sp, #0]
 800adc0:	6878      	ldr	r0, [r7, #4]
 800adc2:	f001 fec4 	bl	800cb4e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	2202      	movs	r2, #2
 800adca:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800adce:	e057      	b.n	800ae80 <CDC_ProcessTransmission+0x11c>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	7b5b      	ldrb	r3, [r3, #13]
 800add4:	4619      	mov	r1, r3
 800add6:	6878      	ldr	r0, [r7, #4]
 800add8:	f009 fbc8 	bl	801456c <USBH_LL_GetURBState>
 800addc:	4603      	mov	r3, r0
 800adde:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800ade0:	7afb      	ldrb	r3, [r7, #11]
 800ade2:	2b01      	cmp	r3, #1
 800ade4:	d136      	bne.n	800ae54 <CDC_ProcessTransmission+0xf0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adea:	68fa      	ldr	r2, [r7, #12]
 800adec:	8b12      	ldrh	r2, [r2, #24]
 800adee:	4293      	cmp	r3, r2
 800adf0:	d90e      	bls.n	800ae10 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adf6:	68fa      	ldr	r2, [r7, #12]
 800adf8:	8b12      	ldrh	r2, [r2, #24]
 800adfa:	1a9a      	subs	r2, r3, r2
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	69db      	ldr	r3, [r3, #28]
 800ae04:	68fa      	ldr	r2, [r7, #12]
 800ae06:	8b12      	ldrh	r2, [r2, #24]
 800ae08:	441a      	add	r2, r3
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	61da      	str	r2, [r3, #28]
 800ae0e:	e002      	b.n	800ae16 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	2200      	movs	r2, #0
 800ae14:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d004      	beq.n	800ae28 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	2201      	movs	r2, #1
 800ae22:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 800ae26:	e006      	b.n	800ae36 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	2200      	movs	r2, #0
 800ae2c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 800ae30:	6878      	ldr	r0, [r7, #4]
 800ae32:	f009 f92d 	bl	8014090 <USBH_CDC_TransmitCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	2204      	movs	r2, #4
 800ae3a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800ae4a:	2200      	movs	r2, #0
 800ae4c:	4619      	mov	r1, r3
 800ae4e:	f006 fee9 	bl	8011c24 <osMessagePut>
      break;
 800ae52:	e014      	b.n	800ae7e <CDC_ProcessTransmission+0x11a>
        if (URB_Status == USBH_URB_NOTREADY)
 800ae54:	7afb      	ldrb	r3, [r7, #11]
 800ae56:	2b02      	cmp	r3, #2
 800ae58:	d111      	bne.n	800ae7e <CDC_ProcessTransmission+0x11a>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	2201      	movs	r2, #1
 800ae5e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	2204      	movs	r2, #4
 800ae66:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800ae76:	2200      	movs	r2, #0
 800ae78:	4619      	mov	r1, r3
 800ae7a:	f006 fed3 	bl	8011c24 <osMessagePut>
      break;
 800ae7e:	bf00      	nop
  }
}
 800ae80:	bf00      	nop
 800ae82:	3710      	adds	r7, #16
 800ae84:	46bd      	mov	sp, r7
 800ae86:	bd80      	pop	{r7, pc}

0800ae88 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b086      	sub	sp, #24
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ae96:	69db      	ldr	r3, [r3, #28]
 800ae98:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ae9a:	2300      	movs	r3, #0
 800ae9c:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800ae9e:	697b      	ldr	r3, [r7, #20]
 800aea0:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800aea4:	2b03      	cmp	r3, #3
 800aea6:	d002      	beq.n	800aeae <CDC_ProcessReception+0x26>
 800aea8:	2b04      	cmp	r3, #4
 800aeaa:	d00e      	beq.n	800aeca <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800aeac:	e088      	b.n	800afc0 <CDC_ProcessReception+0x138>
      (void)USBH_BulkReceiveData(phost,
 800aeae:	697b      	ldr	r3, [r7, #20]
 800aeb0:	6a19      	ldr	r1, [r3, #32]
 800aeb2:	697b      	ldr	r3, [r7, #20]
 800aeb4:	8b5a      	ldrh	r2, [r3, #26]
 800aeb6:	697b      	ldr	r3, [r7, #20]
 800aeb8:	7b1b      	ldrb	r3, [r3, #12]
 800aeba:	6878      	ldr	r0, [r7, #4]
 800aebc:	f001 fe6c 	bl	800cb98 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800aec0:	697b      	ldr	r3, [r7, #20]
 800aec2:	2204      	movs	r2, #4
 800aec4:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800aec8:	e07a      	b.n	800afc0 <CDC_ProcessReception+0x138>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800aeca:	697b      	ldr	r3, [r7, #20]
 800aecc:	7b1b      	ldrb	r3, [r3, #12]
 800aece:	4619      	mov	r1, r3
 800aed0:	6878      	ldr	r0, [r7, #4]
 800aed2:	f009 fb4b 	bl	801456c <USBH_LL_GetURBState>
 800aed6:	4603      	mov	r3, r0
 800aed8:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800aeda:	7cfb      	ldrb	r3, [r7, #19]
 800aedc:	2b01      	cmp	r3, #1
 800aede:	d16e      	bne.n	800afbe <CDC_ProcessReception+0x136>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800aee0:	697b      	ldr	r3, [r7, #20]
 800aee2:	7b1b      	ldrb	r3, [r3, #12]
 800aee4:	4619      	mov	r1, r3
 800aee6:	6878      	ldr	r0, [r7, #4]
 800aee8:	f009 faae 	bl	8014448 <USBH_LL_GetLastXferSize>
 800aeec:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (CDC_Handle->RxDataLength > CDC_Handle->DataItf.InEpSize))
 800aeee:	697b      	ldr	r3, [r7, #20]
 800aef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aef2:	68fa      	ldr	r2, [r7, #12]
 800aef4:	429a      	cmp	r2, r3
 800aef6:	d04d      	beq.n	800af94 <CDC_ProcessReception+0x10c>
 800aef8:	697b      	ldr	r3, [r7, #20]
 800aefa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aefc:	697a      	ldr	r2, [r7, #20]
 800aefe:	8b52      	ldrh	r2, [r2, #26]
 800af00:	4293      	cmp	r3, r2
 800af02:	d947      	bls.n	800af94 <CDC_ProcessReception+0x10c>
           CDC_Handle->RxDataLength -= length ;
 800af04:	697b      	ldr	r3, [r7, #20]
 800af06:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	1ad2      	subs	r2, r2, r3
 800af0c:	697b      	ldr	r3, [r7, #20]
 800af0e:	629a      	str	r2, [r3, #40]	; 0x28
           CDC_Handle->pRxData += length;
 800af10:	697b      	ldr	r3, [r7, #20]
 800af12:	6a1a      	ldr	r2, [r3, #32]
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	441a      	add	r2, r3
 800af18:	697b      	ldr	r3, [r7, #20]
 800af1a:	621a      	str	r2, [r3, #32]
           if((icListen_rx_msg_basic_header->length+6)==(USB_RX_BUFF_SIZE-CDC_Handle->RxDataLength))
 800af1c:	4b2a      	ldr	r3, [pc, #168]	; (800afc8 <CDC_ProcessReception+0x140>)
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	885b      	ldrh	r3, [r3, #2]
 800af22:	b29b      	uxth	r3, r3
 800af24:	3306      	adds	r3, #6
 800af26:	461a      	mov	r2, r3
 800af28:	697b      	ldr	r3, [r7, #20]
 800af2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af2c:	f5c3 635a 	rsb	r3, r3, #3488	; 0xda0
 800af30:	330c      	adds	r3, #12
 800af32:	429a      	cmp	r2, r3
 800af34:	d129      	bne.n	800af8a <CDC_ProcessReception+0x102>
               CDC_Handle->data_rx_state = CDC_IDLE;
 800af36:	697b      	ldr	r3, [r7, #20]
 800af38:	2200      	movs	r2, #0
 800af3a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
               osMessagePut(USB_rxHandle, (uint8_t*)usb_rx_buff[usb_rx_buff_active], 0U);
 800af3e:	4b23      	ldr	r3, [pc, #140]	; (800afcc <CDC_ProcessReception+0x144>)
 800af40:	6818      	ldr	r0, [r3, #0]
 800af42:	4b23      	ldr	r3, [pc, #140]	; (800afd0 <CDC_ProcessReception+0x148>)
 800af44:	781b      	ldrb	r3, [r3, #0]
 800af46:	461a      	mov	r2, r3
 800af48:	f640 53ac 	movw	r3, #3500	; 0xdac
 800af4c:	fb02 f303 	mul.w	r3, r2, r3
 800af50:	4a20      	ldr	r2, [pc, #128]	; (800afd4 <CDC_ProcessReception+0x14c>)
 800af52:	4413      	add	r3, r2
 800af54:	2200      	movs	r2, #0
 800af56:	4619      	mov	r1, r3
 800af58:	f006 fe64 	bl	8011c24 <osMessagePut>
               usb_rx_buff_active++;
 800af5c:	4b1c      	ldr	r3, [pc, #112]	; (800afd0 <CDC_ProcessReception+0x148>)
 800af5e:	781b      	ldrb	r3, [r3, #0]
 800af60:	3301      	adds	r3, #1
 800af62:	b2da      	uxtb	r2, r3
 800af64:	4b1a      	ldr	r3, [pc, #104]	; (800afd0 <CDC_ProcessReception+0x148>)
 800af66:	701a      	strb	r2, [r3, #0]
               usb_rx_buff_active%=USB_RX_NUM_OF_BUFFERS;
 800af68:	4b19      	ldr	r3, [pc, #100]	; (800afd0 <CDC_ProcessReception+0x148>)
 800af6a:	781a      	ldrb	r2, [r3, #0]
 800af6c:	4b1a      	ldr	r3, [pc, #104]	; (800afd8 <CDC_ProcessReception+0x150>)
 800af6e:	fba3 1302 	umull	r1, r3, r3, r2
 800af72:	1ad1      	subs	r1, r2, r3
 800af74:	0849      	lsrs	r1, r1, #1
 800af76:	440b      	add	r3, r1
 800af78:	0899      	lsrs	r1, r3, #2
 800af7a:	460b      	mov	r3, r1
 800af7c:	00db      	lsls	r3, r3, #3
 800af7e:	1a5b      	subs	r3, r3, r1
 800af80:	1ad3      	subs	r3, r2, r3
 800af82:	b2da      	uxtb	r2, r3
 800af84:	4b12      	ldr	r3, [pc, #72]	; (800afd0 <CDC_ProcessReception+0x148>)
 800af86:	701a      	strb	r2, [r3, #0]
           if((icListen_rx_msg_basic_header->length+6)==(USB_RX_BUFF_SIZE-CDC_Handle->RxDataLength))
 800af88:	e00b      	b.n	800afa2 <CDC_ProcessReception+0x11a>
         	CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800af8a:	697b      	ldr	r3, [r7, #20]
 800af8c:	2203      	movs	r2, #3
 800af8e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
           if((icListen_rx_msg_basic_header->length+6)==(USB_RX_BUFF_SIZE-CDC_Handle->RxDataLength))
 800af92:	e006      	b.n	800afa2 <CDC_ProcessReception+0x11a>
           CDC_Handle->data_rx_state = CDC_IDLE;
 800af94:	697b      	ldr	r3, [r7, #20]
 800af96:	2200      	movs	r2, #0
 800af98:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
           USBH_CDC_ReceiveCallback(phost);
 800af9c:	6878      	ldr	r0, [r7, #4]
 800af9e:	f009 f881 	bl	80140a4 <USBH_CDC_ReceiveCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	2204      	movs	r2, #4
 800afa6:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800afb6:	2200      	movs	r2, #0
 800afb8:	4619      	mov	r1, r3
 800afba:	f006 fe33 	bl	8011c24 <osMessagePut>
      break;
 800afbe:	bf00      	nop
  }
}
 800afc0:	bf00      	nop
 800afc2:	3718      	adds	r7, #24
 800afc4:	46bd      	mov	sp, r7
 800afc6:	bd80      	pop	{r7, pc}
 800afc8:	20001e54 	.word	0x20001e54
 800afcc:	200009ac 	.word	0x200009ac
 800afd0:	2000e1d8 	.word	0x2000e1d8
 800afd4:	20008224 	.word	0x20008224
 800afd8:	24924925 	.word	0x24924925

0800afdc <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800afdc:	b480      	push	{r7}
 800afde:	b083      	sub	sp, #12
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800afe4:	bf00      	nop
 800afe6:	370c      	adds	r7, #12
 800afe8:	46bd      	mov	sp, r7
 800afea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afee:	4770      	bx	lr

0800aff0 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 800aff0:	b5b0      	push	{r4, r5, r7, lr}
 800aff2:	b090      	sub	sp, #64	; 0x40
 800aff4:	af00      	add	r7, sp, #0
 800aff6:	60f8      	str	r0, [r7, #12]
 800aff8:	60b9      	str	r1, [r7, #8]
 800affa:	4613      	mov	r3, r2
 800affc:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	2b00      	cmp	r3, #0
 800b002:	d101      	bne.n	800b008 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800b004:	2302      	movs	r3, #2
 800b006:	e04d      	b.n	800b0a4 <USBH_Init+0xb4>
  }

  /* Set DRiver ID */
  phost->id = id;
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	79fa      	ldrb	r2, [r7, #7]
 800b00c:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	2200      	movs	r2, #0
 800b014:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	2200      	movs	r2, #0
 800b01c:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800b020:	68f8      	ldr	r0, [r7, #12]
 800b022:	f000 f847 	bl	800b0b4 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	2200      	movs	r2, #0
 800b02a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	2200      	movs	r2, #0
 800b032:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	2200      	movs	r2, #0
 800b03a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	2200      	movs	r2, #0
 800b042:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800b046:	68bb      	ldr	r3, [r7, #8]
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d003      	beq.n	800b054 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	68ba      	ldr	r2, [r7, #8]
 800b050:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 800b054:	4b15      	ldr	r3, [pc, #84]	; (800b0ac <USBH_Init+0xbc>)
 800b056:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800b05a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b05c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  phost->os_event = osMessageCreate(osMessageQ(USBH_Queue), NULL);
 800b060:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800b064:	2100      	movs	r1, #0
 800b066:	4618      	mov	r0, r3
 800b068:	f006 fdb3 	bl	8011bd2 <osMessageCreate>
 800b06c:	4602      	mov	r2, r0
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 800b074:	4b0e      	ldr	r3, [pc, #56]	; (800b0b0 <USBH_Init+0xc0>)
 800b076:	f107 0414 	add.w	r4, r7, #20
 800b07a:	461d      	mov	r5, r3
 800b07c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b07e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b080:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800b084:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);
 800b088:	f107 0314 	add.w	r3, r7, #20
 800b08c:	68f9      	ldr	r1, [r7, #12]
 800b08e:	4618      	mov	r0, r3
 800b090:	f006 fd3f 	bl	8011b12 <osThreadCreate>
 800b094:	4602      	mov	r2, r0
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	f8c3 23dc 	str.w	r2, [r3, #988]	; 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800b09c:	68f8      	ldr	r0, [r7, #12]
 800b09e:	f009 f91f 	bl	80142e0 <USBH_LL_Init>

  return USBH_OK;
 800b0a2:	2300      	movs	r3, #0
}
 800b0a4:	4618      	mov	r0, r3
 800b0a6:	3740      	adds	r7, #64	; 0x40
 800b0a8:	46bd      	mov	sp, r7
 800b0aa:	bdb0      	pop	{r4, r5, r7, pc}
 800b0ac:	0801743c 	.word	0x0801743c
 800b0b0:	0801744c 	.word	0x0801744c

0800b0b4 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800b0b4:	b480      	push	{r7}
 800b0b6:	b085      	sub	sp, #20
 800b0b8:	af00      	add	r7, sp, #0
 800b0ba:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800b0bc:	2300      	movs	r3, #0
 800b0be:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800b0c0:	2300      	movs	r3, #0
 800b0c2:	60fb      	str	r3, [r7, #12]
 800b0c4:	e009      	b.n	800b0da <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800b0c6:	687a      	ldr	r2, [r7, #4]
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	33e0      	adds	r3, #224	; 0xe0
 800b0cc:	009b      	lsls	r3, r3, #2
 800b0ce:	4413      	add	r3, r2
 800b0d0:	2200      	movs	r2, #0
 800b0d2:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	3301      	adds	r3, #1
 800b0d8:	60fb      	str	r3, [r7, #12]
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	2b0f      	cmp	r3, #15
 800b0de:	d9f2      	bls.n	800b0c6 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	60fb      	str	r3, [r7, #12]
 800b0e4:	e009      	b.n	800b0fa <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800b0e6:	687a      	ldr	r2, [r7, #4]
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	4413      	add	r3, r2
 800b0ec:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800b0f0:	2200      	movs	r2, #0
 800b0f2:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	3301      	adds	r3, #1
 800b0f8:	60fb      	str	r3, [r7, #12]
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b100:	d3f1      	bcc.n	800b0e6 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	2200      	movs	r2, #0
 800b106:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	2200      	movs	r2, #0
 800b10c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	2201      	movs	r2, #1
 800b112:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	2200      	movs	r2, #0
 800b118:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	2201      	movs	r2, #1
 800b120:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	2240      	movs	r2, #64	; 0x40
 800b126:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	2200      	movs	r2, #0
 800b12c:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	2200      	movs	r2, #0
 800b132:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	2201      	movs	r2, #1
 800b13a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	2200      	movs	r2, #0
 800b142:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	2200      	movs	r2, #0
 800b14a:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800b14e:	2300      	movs	r3, #0
}
 800b150:	4618      	mov	r0, r3
 800b152:	3714      	adds	r7, #20
 800b154:	46bd      	mov	sp, r7
 800b156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b15a:	4770      	bx	lr

0800b15c <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800b15c:	b480      	push	{r7}
 800b15e:	b085      	sub	sp, #20
 800b160:	af00      	add	r7, sp, #0
 800b162:	6078      	str	r0, [r7, #4]
 800b164:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800b166:	2300      	movs	r3, #0
 800b168:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800b16a:	683b      	ldr	r3, [r7, #0]
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d016      	beq.n	800b19e <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800b176:	2b00      	cmp	r3, #0
 800b178:	d10e      	bne.n	800b198 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800b180:	1c59      	adds	r1, r3, #1
 800b182:	687a      	ldr	r2, [r7, #4]
 800b184:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800b188:	687a      	ldr	r2, [r7, #4]
 800b18a:	33de      	adds	r3, #222	; 0xde
 800b18c:	6839      	ldr	r1, [r7, #0]
 800b18e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800b192:	2300      	movs	r3, #0
 800b194:	73fb      	strb	r3, [r7, #15]
 800b196:	e004      	b.n	800b1a2 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800b198:	2302      	movs	r3, #2
 800b19a:	73fb      	strb	r3, [r7, #15]
 800b19c:	e001      	b.n	800b1a2 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800b19e:	2302      	movs	r3, #2
 800b1a0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b1a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1a4:	4618      	mov	r0, r3
 800b1a6:	3714      	adds	r7, #20
 800b1a8:	46bd      	mov	sp, r7
 800b1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ae:	4770      	bx	lr

0800b1b0 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800b1b0:	b480      	push	{r7}
 800b1b2:	b085      	sub	sp, #20
 800b1b4:	af00      	add	r7, sp, #0
 800b1b6:	6078      	str	r0, [r7, #4]
 800b1b8:	460b      	mov	r3, r1
 800b1ba:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800b1bc:	2300      	movs	r3, #0
 800b1be:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800b1c6:	78fa      	ldrb	r2, [r7, #3]
 800b1c8:	429a      	cmp	r2, r3
 800b1ca:	d204      	bcs.n	800b1d6 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	78fa      	ldrb	r2, [r7, #3]
 800b1d0:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800b1d4:	e001      	b.n	800b1da <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800b1d6:	2302      	movs	r3, #2
 800b1d8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b1da:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1dc:	4618      	mov	r0, r3
 800b1de:	3714      	adds	r7, #20
 800b1e0:	46bd      	mov	sp, r7
 800b1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e6:	4770      	bx	lr

0800b1e8 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800b1e8:	b480      	push	{r7}
 800b1ea:	b087      	sub	sp, #28
 800b1ec:	af00      	add	r7, sp, #0
 800b1ee:	6078      	str	r0, [r7, #4]
 800b1f0:	4608      	mov	r0, r1
 800b1f2:	4611      	mov	r1, r2
 800b1f4:	461a      	mov	r2, r3
 800b1f6:	4603      	mov	r3, r0
 800b1f8:	70fb      	strb	r3, [r7, #3]
 800b1fa:	460b      	mov	r3, r1
 800b1fc:	70bb      	strb	r3, [r7, #2]
 800b1fe:	4613      	mov	r3, r2
 800b200:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800b202:	2300      	movs	r3, #0
 800b204:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800b206:	2300      	movs	r3, #0
 800b208:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800b210:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b212:	e025      	b.n	800b260 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800b214:	7dfb      	ldrb	r3, [r7, #23]
 800b216:	221a      	movs	r2, #26
 800b218:	fb02 f303 	mul.w	r3, r2, r3
 800b21c:	3308      	adds	r3, #8
 800b21e:	68fa      	ldr	r2, [r7, #12]
 800b220:	4413      	add	r3, r2
 800b222:	3302      	adds	r3, #2
 800b224:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800b226:	693b      	ldr	r3, [r7, #16]
 800b228:	795b      	ldrb	r3, [r3, #5]
 800b22a:	78fa      	ldrb	r2, [r7, #3]
 800b22c:	429a      	cmp	r2, r3
 800b22e:	d002      	beq.n	800b236 <USBH_FindInterface+0x4e>
 800b230:	78fb      	ldrb	r3, [r7, #3]
 800b232:	2bff      	cmp	r3, #255	; 0xff
 800b234:	d111      	bne.n	800b25a <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b236:	693b      	ldr	r3, [r7, #16]
 800b238:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800b23a:	78ba      	ldrb	r2, [r7, #2]
 800b23c:	429a      	cmp	r2, r3
 800b23e:	d002      	beq.n	800b246 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b240:	78bb      	ldrb	r3, [r7, #2]
 800b242:	2bff      	cmp	r3, #255	; 0xff
 800b244:	d109      	bne.n	800b25a <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b246:	693b      	ldr	r3, [r7, #16]
 800b248:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b24a:	787a      	ldrb	r2, [r7, #1]
 800b24c:	429a      	cmp	r2, r3
 800b24e:	d002      	beq.n	800b256 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b250:	787b      	ldrb	r3, [r7, #1]
 800b252:	2bff      	cmp	r3, #255	; 0xff
 800b254:	d101      	bne.n	800b25a <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800b256:	7dfb      	ldrb	r3, [r7, #23]
 800b258:	e006      	b.n	800b268 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800b25a:	7dfb      	ldrb	r3, [r7, #23]
 800b25c:	3301      	adds	r3, #1
 800b25e:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b260:	7dfb      	ldrb	r3, [r7, #23]
 800b262:	2b01      	cmp	r3, #1
 800b264:	d9d6      	bls.n	800b214 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800b266:	23ff      	movs	r3, #255	; 0xff
}
 800b268:	4618      	mov	r0, r3
 800b26a:	371c      	adds	r7, #28
 800b26c:	46bd      	mov	sp, r7
 800b26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b272:	4770      	bx	lr

0800b274 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800b274:	b580      	push	{r7, lr}
 800b276:	b082      	sub	sp, #8
 800b278:	af00      	add	r7, sp, #0
 800b27a:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800b27c:	6878      	ldr	r0, [r7, #4]
 800b27e:	f009 f86b 	bl	8014358 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800b282:	2101      	movs	r1, #1
 800b284:	6878      	ldr	r0, [r7, #4]
 800b286:	f009 f984 	bl	8014592 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800b28a:	2300      	movs	r3, #0
}
 800b28c:	4618      	mov	r0, r3
 800b28e:	3708      	adds	r7, #8
 800b290:	46bd      	mov	sp, r7
 800b292:	bd80      	pop	{r7, pc}

0800b294 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800b294:	b580      	push	{r7, lr}
 800b296:	b088      	sub	sp, #32
 800b298:	af04      	add	r7, sp, #16
 800b29a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800b29c:	2302      	movs	r3, #2
 800b29e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800b2aa:	b2db      	uxtb	r3, r3
 800b2ac:	2b01      	cmp	r3, #1
 800b2ae:	d102      	bne.n	800b2b6 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	2203      	movs	r2, #3
 800b2b4:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	781b      	ldrb	r3, [r3, #0]
 800b2ba:	b2db      	uxtb	r3, r3
 800b2bc:	2b0b      	cmp	r3, #11
 800b2be:	f200 8247 	bhi.w	800b750 <USBH_Process+0x4bc>
 800b2c2:	a201      	add	r2, pc, #4	; (adr r2, 800b2c8 <USBH_Process+0x34>)
 800b2c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2c8:	0800b2f9 	.word	0x0800b2f9
 800b2cc:	0800b347 	.word	0x0800b347
 800b2d0:	0800b3cb 	.word	0x0800b3cb
 800b2d4:	0800b6cf 	.word	0x0800b6cf
 800b2d8:	0800b751 	.word	0x0800b751
 800b2dc:	0800b48b 	.word	0x0800b48b
 800b2e0:	0800b659 	.word	0x0800b659
 800b2e4:	0800b4dd 	.word	0x0800b4dd
 800b2e8:	0800b519 	.word	0x0800b519
 800b2ec:	0800b553 	.word	0x0800b553
 800b2f0:	0800b5b1 	.word	0x0800b5b1
 800b2f4:	0800b6b7 	.word	0x0800b6b7
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b2fe:	b2db      	uxtb	r3, r3
 800b300:	2b00      	cmp	r3, #0
 800b302:	f000 8227 	beq.w	800b754 <USBH_Process+0x4c0>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	2201      	movs	r2, #1
 800b30a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800b30c:	20c8      	movs	r0, #200	; 0xc8
 800b30e:	f009 f987 	bl	8014620 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800b312:	6878      	ldr	r0, [r7, #4]
 800b314:	f009 f87d 	bl	8014412 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	2200      	movs	r2, #0
 800b31c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	2200      	movs	r2, #0
 800b324:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	2201      	movs	r2, #1
 800b32c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800b33c:	2200      	movs	r2, #0
 800b33e:	4619      	mov	r1, r3
 800b340:	f006 fc70 	bl	8011c24 <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800b344:	e206      	b.n	800b754 <USBH_Process+0x4c0>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800b34c:	2b01      	cmp	r3, #1
 800b34e:	d107      	bne.n	800b360 <USBH_Process+0xcc>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	2200      	movs	r2, #0
 800b354:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	2202      	movs	r2, #2
 800b35c:	701a      	strb	r2, [r3, #0]
 800b35e:	e025      	b.n	800b3ac <USBH_Process+0x118>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b366:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b36a:	d914      	bls.n	800b396 <USBH_Process+0x102>
        {
          phost->device.RstCnt++;
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800b372:	3301      	adds	r3, #1
 800b374:	b2da      	uxtb	r2, r3
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800b382:	2b03      	cmp	r3, #3
 800b384:	d903      	bls.n	800b38e <USBH_Process+0xfa>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	220d      	movs	r2, #13
 800b38a:	701a      	strb	r2, [r3, #0]
 800b38c:	e00e      	b.n	800b3ac <USBH_Process+0x118>
          }
          else
          {
            phost->gState = HOST_IDLE;
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	2200      	movs	r2, #0
 800b392:	701a      	strb	r2, [r3, #0]
 800b394:	e00a      	b.n	800b3ac <USBH_Process+0x118>
          }
        }
        else
        {
          phost->Timeout += 10U;
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b39c:	f103 020a 	add.w	r2, r3, #10
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800b3a6:	200a      	movs	r0, #10
 800b3a8:	f009 f93a 	bl	8014620 <USBH_Delay>
        }
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	2201      	movs	r2, #1
 800b3b0:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800b3c0:	2200      	movs	r2, #0
 800b3c2:	4619      	mov	r1, r3
 800b3c4:	f006 fc2e 	bl	8011c24 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b3c8:	e1cb      	b.n	800b762 <USBH_Process+0x4ce>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d005      	beq.n	800b3e0 <USBH_Process+0x14c>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b3da:	2104      	movs	r1, #4
 800b3dc:	6878      	ldr	r0, [r7, #4]
 800b3de:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800b3e0:	2064      	movs	r0, #100	; 0x64
 800b3e2:	f009 f91d 	bl	8014620 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800b3e6:	6878      	ldr	r0, [r7, #4]
 800b3e8:	f008 ffec 	bl	80143c4 <USBH_LL_GetSpeed>
 800b3ec:	4603      	mov	r3, r0
 800b3ee:	461a      	mov	r2, r3
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	2205      	movs	r2, #5
 800b3fa:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800b3fc:	2100      	movs	r1, #0
 800b3fe:	6878      	ldr	r0, [r7, #4]
 800b400:	f001 fc17 	bl	800cc32 <USBH_AllocPipe>
 800b404:	4603      	mov	r3, r0
 800b406:	461a      	mov	r2, r3
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800b40c:	2180      	movs	r1, #128	; 0x80
 800b40e:	6878      	ldr	r0, [r7, #4]
 800b410:	f001 fc0f 	bl	800cc32 <USBH_AllocPipe>
 800b414:	4603      	mov	r3, r0
 800b416:	461a      	mov	r2, r3
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	7919      	ldrb	r1, [r3, #4]
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800b42c:	687a      	ldr	r2, [r7, #4]
 800b42e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800b430:	b292      	uxth	r2, r2
 800b432:	9202      	str	r2, [sp, #8]
 800b434:	2200      	movs	r2, #0
 800b436:	9201      	str	r2, [sp, #4]
 800b438:	9300      	str	r3, [sp, #0]
 800b43a:	4603      	mov	r3, r0
 800b43c:	2280      	movs	r2, #128	; 0x80
 800b43e:	6878      	ldr	r0, [r7, #4]
 800b440:	f001 fbc8 	bl	800cbd4 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	7959      	ldrb	r1, [r3, #5]
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800b454:	687a      	ldr	r2, [r7, #4]
 800b456:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800b458:	b292      	uxth	r2, r2
 800b45a:	9202      	str	r2, [sp, #8]
 800b45c:	2200      	movs	r2, #0
 800b45e:	9201      	str	r2, [sp, #4]
 800b460:	9300      	str	r3, [sp, #0]
 800b462:	4603      	mov	r3, r0
 800b464:	2200      	movs	r2, #0
 800b466:	6878      	ldr	r0, [r7, #4]
 800b468:	f001 fbb4 	bl	800cbd4 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	2201      	movs	r2, #1
 800b470:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800b480:	2200      	movs	r2, #0
 800b482:	4619      	mov	r1, r3
 800b484:	f006 fbce 	bl	8011c24 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b488:	e16b      	b.n	800b762 <USBH_Process+0x4ce>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800b48a:	6878      	ldr	r0, [r7, #4]
 800b48c:	f000 f96e 	bl	800b76c <USBH_HandleEnum>
 800b490:	4603      	mov	r3, r0
 800b492:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800b494:	7bbb      	ldrb	r3, [r7, #14]
 800b496:	b2db      	uxtb	r3, r3
 800b498:	2b00      	cmp	r3, #0
 800b49a:	f040 815d 	bne.w	800b758 <USBH_Process+0x4c4>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	2200      	movs	r2, #0
 800b4a2:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800b4ac:	2b01      	cmp	r3, #1
 800b4ae:	d103      	bne.n	800b4b8 <USBH_Process+0x224>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	2208      	movs	r2, #8
 800b4b4:	701a      	strb	r2, [r3, #0]
 800b4b6:	e002      	b.n	800b4be <USBH_Process+0x22a>
        }
        else
        {
          phost->gState = HOST_INPUT;
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	2207      	movs	r2, #7
 800b4bc:	701a      	strb	r2, [r3, #0]
        }
#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	2205      	movs	r2, #5
 800b4c2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800b4d2:	2200      	movs	r2, #0
 800b4d4:	4619      	mov	r1, r3
 800b4d6:	f006 fba5 	bl	8011c24 <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800b4da:	e13d      	b.n	800b758 <USBH_Process+0x4c4>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	f000 813a 	beq.w	800b75c <USBH_Process+0x4c8>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b4ee:	2101      	movs	r1, #1
 800b4f0:	6878      	ldr	r0, [r7, #4]
 800b4f2:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	2208      	movs	r2, #8
 800b4f8:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	2205      	movs	r2, #5
 800b4fe:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800b50e:	2200      	movs	r2, #0
 800b510:	4619      	mov	r1, r3
 800b512:	f006 fb87 	bl	8011c24 <osMessagePut>
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800b516:	e121      	b.n	800b75c <USBH_Process+0x4c8>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800b51e:	b29b      	uxth	r3, r3
 800b520:	4619      	mov	r1, r3
 800b522:	6878      	ldr	r0, [r7, #4]
 800b524:	f000 fd00 	bl	800bf28 <USBH_SetCfg>
 800b528:	4603      	mov	r3, r0
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d102      	bne.n	800b534 <USBH_Process+0x2a0>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	2209      	movs	r2, #9
 800b532:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	2201      	movs	r2, #1
 800b538:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800b548:	2200      	movs	r2, #0
 800b54a:	4619      	mov	r1, r3
 800b54c:	f006 fb6a 	bl	8011c24 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b550:	e107      	b.n	800b762 <USBH_Process+0x4ce>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800b558:	f003 0320 	and.w	r3, r3, #32
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d015      	beq.n	800b58c <USBH_Process+0x2f8>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800b560:	2101      	movs	r1, #1
 800b562:	6878      	ldr	r0, [r7, #4]
 800b564:	f000 fd03 	bl	800bf6e <USBH_SetFeature>
 800b568:	4603      	mov	r3, r0
 800b56a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800b56c:	7bbb      	ldrb	r3, [r7, #14]
 800b56e:	b2db      	uxtb	r3, r3
 800b570:	2b00      	cmp	r3, #0
 800b572:	d103      	bne.n	800b57c <USBH_Process+0x2e8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	220a      	movs	r2, #10
 800b578:	701a      	strb	r2, [r3, #0]
 800b57a:	e00a      	b.n	800b592 <USBH_Process+0x2fe>
        }
        else if (status == USBH_NOT_SUPPORTED)
 800b57c:	7bbb      	ldrb	r3, [r7, #14]
 800b57e:	b2db      	uxtb	r3, r3
 800b580:	2b03      	cmp	r3, #3
 800b582:	d106      	bne.n	800b592 <USBH_Process+0x2fe>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	220a      	movs	r2, #10
 800b588:	701a      	strb	r2, [r3, #0]
 800b58a:	e002      	b.n	800b592 <USBH_Process+0x2fe>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	220a      	movs	r2, #10
 800b590:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	2201      	movs	r2, #1
 800b596:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800b5a6:	2200      	movs	r2, #0
 800b5a8:	4619      	mov	r1, r3
 800b5aa:	f006 fb3b 	bl	8011c24 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b5ae:	e0d8      	b.n	800b762 <USBH_Process+0x4ce>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d03f      	beq.n	800b63a <USBH_Process+0x3a6>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	2200      	movs	r2, #0
 800b5be:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b5c2:	2300      	movs	r3, #0
 800b5c4:	73fb      	strb	r3, [r7, #15]
 800b5c6:	e016      	b.n	800b5f6 <USBH_Process+0x362>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800b5c8:	7bfa      	ldrb	r2, [r7, #15]
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	32de      	adds	r2, #222	; 0xde
 800b5ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b5d2:	791a      	ldrb	r2, [r3, #4]
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800b5da:	429a      	cmp	r2, r3
 800b5dc:	d108      	bne.n	800b5f0 <USBH_Process+0x35c>
          {
            phost->pActiveClass = phost->pClass[idx];
 800b5de:	7bfa      	ldrb	r2, [r7, #15]
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	32de      	adds	r2, #222	; 0xde
 800b5e4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800b5ee:	e005      	b.n	800b5fc <USBH_Process+0x368>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b5f0:	7bfb      	ldrb	r3, [r7, #15]
 800b5f2:	3301      	adds	r3, #1
 800b5f4:	73fb      	strb	r3, [r7, #15]
 800b5f6:	7bfb      	ldrb	r3, [r7, #15]
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d0e5      	beq.n	800b5c8 <USBH_Process+0x334>
          }
        }

        if (phost->pActiveClass != NULL)
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b602:	2b00      	cmp	r3, #0
 800b604:	d016      	beq.n	800b634 <USBH_Process+0x3a0>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b60c:	689b      	ldr	r3, [r3, #8]
 800b60e:	6878      	ldr	r0, [r7, #4]
 800b610:	4798      	blx	r3
 800b612:	4603      	mov	r3, r0
 800b614:	2b00      	cmp	r3, #0
 800b616:	d109      	bne.n	800b62c <USBH_Process+0x398>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	2206      	movs	r2, #6
 800b61c:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b624:	2103      	movs	r1, #3
 800b626:	6878      	ldr	r0, [r7, #4]
 800b628:	4798      	blx	r3
 800b62a:	e006      	b.n	800b63a <USBH_Process+0x3a6>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	220d      	movs	r2, #13
 800b630:	701a      	strb	r2, [r3, #0]
 800b632:	e002      	b.n	800b63a <USBH_Process+0x3a6>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	220d      	movs	r2, #13
 800b638:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	2205      	movs	r2, #5
 800b63e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800b64e:	2200      	movs	r2, #0
 800b650:	4619      	mov	r1, r3
 800b652:	f006 fae7 	bl	8011c24 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b656:	e084      	b.n	800b762 <USBH_Process+0x4ce>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d017      	beq.n	800b692 <USBH_Process+0x3fe>
      {
        status = phost->pActiveClass->Requests(phost);
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b668:	691b      	ldr	r3, [r3, #16]
 800b66a:	6878      	ldr	r0, [r7, #4]
 800b66c:	4798      	blx	r3
 800b66e:	4603      	mov	r3, r0
 800b670:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800b672:	7bbb      	ldrb	r3, [r7, #14]
 800b674:	b2db      	uxtb	r3, r3
 800b676:	2b00      	cmp	r3, #0
 800b678:	d103      	bne.n	800b682 <USBH_Process+0x3ee>
        {
          phost->gState = HOST_CLASS;
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	220b      	movs	r2, #11
 800b67e:	701a      	strb	r2, [r3, #0]
 800b680:	e00a      	b.n	800b698 <USBH_Process+0x404>
        }
        else if (status == USBH_FAIL)
 800b682:	7bbb      	ldrb	r3, [r7, #14]
 800b684:	b2db      	uxtb	r3, r3
 800b686:	2b02      	cmp	r3, #2
 800b688:	d106      	bne.n	800b698 <USBH_Process+0x404>
        {
          phost->gState = HOST_ABORT_STATE;
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	220d      	movs	r2, #13
 800b68e:	701a      	strb	r2, [r3, #0]
 800b690:	e002      	b.n	800b698 <USBH_Process+0x404>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	220d      	movs	r2, #13
 800b696:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	2205      	movs	r2, #5
 800b69c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800b6ac:	2200      	movs	r2, #0
 800b6ae:	4619      	mov	r1, r3
 800b6b0:	f006 fab8 	bl	8011c24 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b6b4:	e055      	b.n	800b762 <USBH_Process+0x4ce>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d04f      	beq.n	800b760 <USBH_Process+0x4cc>
      {
        phost->pActiveClass->BgndProcess(phost);
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b6c6:	695b      	ldr	r3, [r3, #20]
 800b6c8:	6878      	ldr	r0, [r7, #4]
 800b6ca:	4798      	blx	r3
      }
      break;
 800b6cc:	e048      	b.n	800b760 <USBH_Process+0x4cc>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	2200      	movs	r2, #0
 800b6d2:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 800b6d6:	6878      	ldr	r0, [r7, #4]
 800b6d8:	f7ff fcec 	bl	800b0b4 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d009      	beq.n	800b6fa <USBH_Process+0x466>
      {
        phost->pActiveClass->DeInit(phost);
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b6ec:	68db      	ldr	r3, [r3, #12]
 800b6ee:	6878      	ldr	r0, [r7, #4]
 800b6f0:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b700:	2b00      	cmp	r3, #0
 800b702:	d005      	beq.n	800b710 <USBH_Process+0x47c>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b70a:	2105      	movs	r1, #5
 800b70c:	6878      	ldr	r0, [r7, #4]
 800b70e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800b716:	b2db      	uxtb	r3, r3
 800b718:	2b01      	cmp	r3, #1
 800b71a:	d107      	bne.n	800b72c <USBH_Process+0x498>
      {
        phost->device.is_ReEnumerated = 0U;
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	2200      	movs	r2, #0
 800b720:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800b724:	6878      	ldr	r0, [r7, #4]
 800b726:	f7ff fda5 	bl	800b274 <USBH_Start>
 800b72a:	e002      	b.n	800b732 <USBH_Process+0x49e>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 800b72c:	6878      	ldr	r0, [r7, #4]
 800b72e:	f008 fe13 	bl	8014358 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	2201      	movs	r2, #1
 800b736:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800b746:	2200      	movs	r2, #0
 800b748:	4619      	mov	r1, r3
 800b74a:	f006 fa6b 	bl	8011c24 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b74e:	e008      	b.n	800b762 <USBH_Process+0x4ce>

    case HOST_ABORT_STATE:
    default :
      break;
 800b750:	bf00      	nop
 800b752:	e006      	b.n	800b762 <USBH_Process+0x4ce>
      break;
 800b754:	bf00      	nop
 800b756:	e004      	b.n	800b762 <USBH_Process+0x4ce>
      break;
 800b758:	bf00      	nop
 800b75a:	e002      	b.n	800b762 <USBH_Process+0x4ce>
    break;
 800b75c:	bf00      	nop
 800b75e:	e000      	b.n	800b762 <USBH_Process+0x4ce>
      break;
 800b760:	bf00      	nop
  }
  return USBH_OK;
 800b762:	2300      	movs	r3, #0
}
 800b764:	4618      	mov	r0, r3
 800b766:	3710      	adds	r7, #16
 800b768:	46bd      	mov	sp, r7
 800b76a:	bd80      	pop	{r7, pc}

0800b76c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800b76c:	b580      	push	{r7, lr}
 800b76e:	b088      	sub	sp, #32
 800b770:	af04      	add	r7, sp, #16
 800b772:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b774:	2301      	movs	r3, #1
 800b776:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800b778:	2301      	movs	r3, #1
 800b77a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	785b      	ldrb	r3, [r3, #1]
 800b780:	2b07      	cmp	r3, #7
 800b782:	f200 8208 	bhi.w	800bb96 <USBH_HandleEnum+0x42a>
 800b786:	a201      	add	r2, pc, #4	; (adr r2, 800b78c <USBH_HandleEnum+0x20>)
 800b788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b78c:	0800b7ad 	.word	0x0800b7ad
 800b790:	0800b86b 	.word	0x0800b86b
 800b794:	0800b8d5 	.word	0x0800b8d5
 800b798:	0800b963 	.word	0x0800b963
 800b79c:	0800b9cd 	.word	0x0800b9cd
 800b7a0:	0800ba3d 	.word	0x0800ba3d
 800b7a4:	0800bad9 	.word	0x0800bad9
 800b7a8:	0800bb57 	.word	0x0800bb57
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800b7ac:	2108      	movs	r1, #8
 800b7ae:	6878      	ldr	r0, [r7, #4]
 800b7b0:	f000 faea 	bl	800bd88 <USBH_Get_DevDesc>
 800b7b4:	4603      	mov	r3, r0
 800b7b6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b7b8:	7bbb      	ldrb	r3, [r7, #14]
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d130      	bne.n	800b820 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	2201      	movs	r2, #1
 800b7cc:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	7919      	ldrb	r1, [r3, #4]
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b7de:	687a      	ldr	r2, [r7, #4]
 800b7e0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800b7e2:	b292      	uxth	r2, r2
 800b7e4:	9202      	str	r2, [sp, #8]
 800b7e6:	2200      	movs	r2, #0
 800b7e8:	9201      	str	r2, [sp, #4]
 800b7ea:	9300      	str	r3, [sp, #0]
 800b7ec:	4603      	mov	r3, r0
 800b7ee:	2280      	movs	r2, #128	; 0x80
 800b7f0:	6878      	ldr	r0, [r7, #4]
 800b7f2:	f001 f9ef 	bl	800cbd4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	7959      	ldrb	r1, [r3, #5]
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b806:	687a      	ldr	r2, [r7, #4]
 800b808:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b80a:	b292      	uxth	r2, r2
 800b80c:	9202      	str	r2, [sp, #8]
 800b80e:	2200      	movs	r2, #0
 800b810:	9201      	str	r2, [sp, #4]
 800b812:	9300      	str	r3, [sp, #0]
 800b814:	4603      	mov	r3, r0
 800b816:	2200      	movs	r2, #0
 800b818:	6878      	ldr	r0, [r7, #4]
 800b81a:	f001 f9db 	bl	800cbd4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800b81e:	e1bc      	b.n	800bb9a <USBH_HandleEnum+0x42e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b820:	7bbb      	ldrb	r3, [r7, #14]
 800b822:	2b03      	cmp	r3, #3
 800b824:	f040 81b9 	bne.w	800bb9a <USBH_HandleEnum+0x42e>
        phost->device.EnumCnt++;
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b82e:	3301      	adds	r3, #1
 800b830:	b2da      	uxtb	r2, r3
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b83e:	2b03      	cmp	r3, #3
 800b840:	d903      	bls.n	800b84a <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	220d      	movs	r2, #13
 800b846:	701a      	strb	r2, [r3, #0]
      break;
 800b848:	e1a7      	b.n	800bb9a <USBH_HandleEnum+0x42e>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	795b      	ldrb	r3, [r3, #5]
 800b84e:	4619      	mov	r1, r3
 800b850:	6878      	ldr	r0, [r7, #4]
 800b852:	f001 fa0f 	bl	800cc74 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	791b      	ldrb	r3, [r3, #4]
 800b85a:	4619      	mov	r1, r3
 800b85c:	6878      	ldr	r0, [r7, #4]
 800b85e:	f001 fa09 	bl	800cc74 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	2200      	movs	r2, #0
 800b866:	701a      	strb	r2, [r3, #0]
      break;
 800b868:	e197      	b.n	800bb9a <USBH_HandleEnum+0x42e>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800b86a:	2112      	movs	r1, #18
 800b86c:	6878      	ldr	r0, [r7, #4]
 800b86e:	f000 fa8b 	bl	800bd88 <USBH_Get_DevDesc>
 800b872:	4603      	mov	r3, r0
 800b874:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b876:	7bbb      	ldrb	r3, [r7, #14]
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d103      	bne.n	800b884 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	2202      	movs	r2, #2
 800b880:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b882:	e18c      	b.n	800bb9e <USBH_HandleEnum+0x432>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b884:	7bbb      	ldrb	r3, [r7, #14]
 800b886:	2b03      	cmp	r3, #3
 800b888:	f040 8189 	bne.w	800bb9e <USBH_HandleEnum+0x432>
        phost->device.EnumCnt++;
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b892:	3301      	adds	r3, #1
 800b894:	b2da      	uxtb	r2, r3
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b8a2:	2b03      	cmp	r3, #3
 800b8a4:	d903      	bls.n	800b8ae <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	220d      	movs	r2, #13
 800b8aa:	701a      	strb	r2, [r3, #0]
      break;
 800b8ac:	e177      	b.n	800bb9e <USBH_HandleEnum+0x432>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	795b      	ldrb	r3, [r3, #5]
 800b8b2:	4619      	mov	r1, r3
 800b8b4:	6878      	ldr	r0, [r7, #4]
 800b8b6:	f001 f9dd 	bl	800cc74 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	791b      	ldrb	r3, [r3, #4]
 800b8be:	4619      	mov	r1, r3
 800b8c0:	6878      	ldr	r0, [r7, #4]
 800b8c2:	f001 f9d7 	bl	800cc74 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	2200      	movs	r2, #0
 800b8ca:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	2200      	movs	r2, #0
 800b8d0:	701a      	strb	r2, [r3, #0]
      break;
 800b8d2:	e164      	b.n	800bb9e <USBH_HandleEnum+0x432>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800b8d4:	2101      	movs	r1, #1
 800b8d6:	6878      	ldr	r0, [r7, #4]
 800b8d8:	f000 fb02 	bl	800bee0 <USBH_SetAddress>
 800b8dc:	4603      	mov	r3, r0
 800b8de:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b8e0:	7bbb      	ldrb	r3, [r7, #14]
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d132      	bne.n	800b94c <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800b8e6:	2002      	movs	r0, #2
 800b8e8:	f008 fe9a 	bl	8014620 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	2201      	movs	r2, #1
 800b8f0:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	2203      	movs	r2, #3
 800b8f8:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	7919      	ldrb	r1, [r3, #4]
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b90a:	687a      	ldr	r2, [r7, #4]
 800b90c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800b90e:	b292      	uxth	r2, r2
 800b910:	9202      	str	r2, [sp, #8]
 800b912:	2200      	movs	r2, #0
 800b914:	9201      	str	r2, [sp, #4]
 800b916:	9300      	str	r3, [sp, #0]
 800b918:	4603      	mov	r3, r0
 800b91a:	2280      	movs	r2, #128	; 0x80
 800b91c:	6878      	ldr	r0, [r7, #4]
 800b91e:	f001 f959 	bl	800cbd4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	7959      	ldrb	r1, [r3, #5]
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b932:	687a      	ldr	r2, [r7, #4]
 800b934:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b936:	b292      	uxth	r2, r2
 800b938:	9202      	str	r2, [sp, #8]
 800b93a:	2200      	movs	r2, #0
 800b93c:	9201      	str	r2, [sp, #4]
 800b93e:	9300      	str	r3, [sp, #0]
 800b940:	4603      	mov	r3, r0
 800b942:	2200      	movs	r2, #0
 800b944:	6878      	ldr	r0, [r7, #4]
 800b946:	f001 f945 	bl	800cbd4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800b94a:	e12a      	b.n	800bba2 <USBH_HandleEnum+0x436>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b94c:	7bbb      	ldrb	r3, [r7, #14]
 800b94e:	2b03      	cmp	r3, #3
 800b950:	f040 8127 	bne.w	800bba2 <USBH_HandleEnum+0x436>
        phost->gState = HOST_ABORT_STATE;
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	220d      	movs	r2, #13
 800b958:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	2200      	movs	r2, #0
 800b95e:	705a      	strb	r2, [r3, #1]
      break;
 800b960:	e11f      	b.n	800bba2 <USBH_HandleEnum+0x436>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800b962:	2109      	movs	r1, #9
 800b964:	6878      	ldr	r0, [r7, #4]
 800b966:	f000 fa37 	bl	800bdd8 <USBH_Get_CfgDesc>
 800b96a:	4603      	mov	r3, r0
 800b96c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b96e:	7bbb      	ldrb	r3, [r7, #14]
 800b970:	2b00      	cmp	r3, #0
 800b972:	d103      	bne.n	800b97c <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	2204      	movs	r2, #4
 800b978:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b97a:	e114      	b.n	800bba6 <USBH_HandleEnum+0x43a>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b97c:	7bbb      	ldrb	r3, [r7, #14]
 800b97e:	2b03      	cmp	r3, #3
 800b980:	f040 8111 	bne.w	800bba6 <USBH_HandleEnum+0x43a>
        phost->device.EnumCnt++;
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b98a:	3301      	adds	r3, #1
 800b98c:	b2da      	uxtb	r2, r3
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b99a:	2b03      	cmp	r3, #3
 800b99c:	d903      	bls.n	800b9a6 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	220d      	movs	r2, #13
 800b9a2:	701a      	strb	r2, [r3, #0]
      break;
 800b9a4:	e0ff      	b.n	800bba6 <USBH_HandleEnum+0x43a>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	795b      	ldrb	r3, [r3, #5]
 800b9aa:	4619      	mov	r1, r3
 800b9ac:	6878      	ldr	r0, [r7, #4]
 800b9ae:	f001 f961 	bl	800cc74 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	791b      	ldrb	r3, [r3, #4]
 800b9b6:	4619      	mov	r1, r3
 800b9b8:	6878      	ldr	r0, [r7, #4]
 800b9ba:	f001 f95b 	bl	800cc74 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	2200      	movs	r2, #0
 800b9c2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	2200      	movs	r2, #0
 800b9c8:	701a      	strb	r2, [r3, #0]
      break;
 800b9ca:	e0ec      	b.n	800bba6 <USBH_HandleEnum+0x43a>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800b9d2:	4619      	mov	r1, r3
 800b9d4:	6878      	ldr	r0, [r7, #4]
 800b9d6:	f000 f9ff 	bl	800bdd8 <USBH_Get_CfgDesc>
 800b9da:	4603      	mov	r3, r0
 800b9dc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b9de:	7bbb      	ldrb	r3, [r7, #14]
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d103      	bne.n	800b9ec <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	2205      	movs	r2, #5
 800b9e8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b9ea:	e0de      	b.n	800bbaa <USBH_HandleEnum+0x43e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b9ec:	7bbb      	ldrb	r3, [r7, #14]
 800b9ee:	2b03      	cmp	r3, #3
 800b9f0:	f040 80db 	bne.w	800bbaa <USBH_HandleEnum+0x43e>
        phost->device.EnumCnt++;
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b9fa:	3301      	adds	r3, #1
 800b9fc:	b2da      	uxtb	r2, r3
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800ba0a:	2b03      	cmp	r3, #3
 800ba0c:	d903      	bls.n	800ba16 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	220d      	movs	r2, #13
 800ba12:	701a      	strb	r2, [r3, #0]
      break;
 800ba14:	e0c9      	b.n	800bbaa <USBH_HandleEnum+0x43e>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	795b      	ldrb	r3, [r3, #5]
 800ba1a:	4619      	mov	r1, r3
 800ba1c:	6878      	ldr	r0, [r7, #4]
 800ba1e:	f001 f929 	bl	800cc74 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	791b      	ldrb	r3, [r3, #4]
 800ba26:	4619      	mov	r1, r3
 800ba28:	6878      	ldr	r0, [r7, #4]
 800ba2a:	f001 f923 	bl	800cc74 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	2200      	movs	r2, #0
 800ba32:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	2200      	movs	r2, #0
 800ba38:	701a      	strb	r2, [r3, #0]
      break;
 800ba3a:	e0b6      	b.n	800bbaa <USBH_HandleEnum+0x43e>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d036      	beq.n	800bab4 <USBH_HandleEnum+0x348>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800ba52:	23ff      	movs	r3, #255	; 0xff
 800ba54:	6878      	ldr	r0, [r7, #4]
 800ba56:	f000 f9e3 	bl	800be20 <USBH_Get_StringDesc>
 800ba5a:	4603      	mov	r3, r0
 800ba5c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800ba5e:	7bbb      	ldrb	r3, [r7, #14]
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d111      	bne.n	800ba88 <USBH_HandleEnum+0x31c>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	2206      	movs	r2, #6
 800ba68:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	2205      	movs	r2, #5
 800ba6e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800ba7e:	2200      	movs	r2, #0
 800ba80:	4619      	mov	r1, r3
 800ba82:	f006 f8cf 	bl	8011c24 <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800ba86:	e092      	b.n	800bbae <USBH_HandleEnum+0x442>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ba88:	7bbb      	ldrb	r3, [r7, #14]
 800ba8a:	2b03      	cmp	r3, #3
 800ba8c:	f040 808f 	bne.w	800bbae <USBH_HandleEnum+0x442>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	2206      	movs	r2, #6
 800ba94:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	2205      	movs	r2, #5
 800ba9a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800baaa:	2200      	movs	r2, #0
 800baac:	4619      	mov	r1, r3
 800baae:	f006 f8b9 	bl	8011c24 <osMessagePut>
      break;
 800bab2:	e07c      	b.n	800bbae <USBH_HandleEnum+0x442>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	2206      	movs	r2, #6
 800bab8:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	2205      	movs	r2, #5
 800babe:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800bace:	2200      	movs	r2, #0
 800bad0:	4619      	mov	r1, r3
 800bad2:	f006 f8a7 	bl	8011c24 <osMessagePut>
      break;
 800bad6:	e06a      	b.n	800bbae <USBH_HandleEnum+0x442>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d027      	beq.n	800bb32 <USBH_HandleEnum+0x3c6>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800baee:	23ff      	movs	r3, #255	; 0xff
 800baf0:	6878      	ldr	r0, [r7, #4]
 800baf2:	f000 f995 	bl	800be20 <USBH_Get_StringDesc>
 800baf6:	4603      	mov	r3, r0
 800baf8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800bafa:	7bbb      	ldrb	r3, [r7, #14]
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d103      	bne.n	800bb08 <USBH_HandleEnum+0x39c>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	2207      	movs	r2, #7
 800bb04:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800bb06:	e054      	b.n	800bbb2 <USBH_HandleEnum+0x446>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bb08:	7bbb      	ldrb	r3, [r7, #14]
 800bb0a:	2b03      	cmp	r3, #3
 800bb0c:	d151      	bne.n	800bbb2 <USBH_HandleEnum+0x446>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	2207      	movs	r2, #7
 800bb12:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	2205      	movs	r2, #5
 800bb18:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800bb28:	2200      	movs	r2, #0
 800bb2a:	4619      	mov	r1, r3
 800bb2c:	f006 f87a 	bl	8011c24 <osMessagePut>
      break;
 800bb30:	e03f      	b.n	800bbb2 <USBH_HandleEnum+0x446>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	2207      	movs	r2, #7
 800bb36:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	2205      	movs	r2, #5
 800bb3c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800bb4c:	2200      	movs	r2, #0
 800bb4e:	4619      	mov	r1, r3
 800bb50:	f006 f868 	bl	8011c24 <osMessagePut>
      break;
 800bb54:	e02d      	b.n	800bbb2 <USBH_HandleEnum+0x446>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d017      	beq.n	800bb90 <USBH_HandleEnum+0x424>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800bb6c:	23ff      	movs	r3, #255	; 0xff
 800bb6e:	6878      	ldr	r0, [r7, #4]
 800bb70:	f000 f956 	bl	800be20 <USBH_Get_StringDesc>
 800bb74:	4603      	mov	r3, r0
 800bb76:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800bb78:	7bbb      	ldrb	r3, [r7, #14]
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d102      	bne.n	800bb84 <USBH_HandleEnum+0x418>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800bb7e:	2300      	movs	r3, #0
 800bb80:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800bb82:	e018      	b.n	800bbb6 <USBH_HandleEnum+0x44a>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bb84:	7bbb      	ldrb	r3, [r7, #14]
 800bb86:	2b03      	cmp	r3, #3
 800bb88:	d115      	bne.n	800bbb6 <USBH_HandleEnum+0x44a>
          Status = USBH_OK;
 800bb8a:	2300      	movs	r3, #0
 800bb8c:	73fb      	strb	r3, [r7, #15]
      break;
 800bb8e:	e012      	b.n	800bbb6 <USBH_HandleEnum+0x44a>
        Status = USBH_OK;
 800bb90:	2300      	movs	r3, #0
 800bb92:	73fb      	strb	r3, [r7, #15]
      break;
 800bb94:	e00f      	b.n	800bbb6 <USBH_HandleEnum+0x44a>

    default:
      break;
 800bb96:	bf00      	nop
 800bb98:	e00e      	b.n	800bbb8 <USBH_HandleEnum+0x44c>
      break;
 800bb9a:	bf00      	nop
 800bb9c:	e00c      	b.n	800bbb8 <USBH_HandleEnum+0x44c>
      break;
 800bb9e:	bf00      	nop
 800bba0:	e00a      	b.n	800bbb8 <USBH_HandleEnum+0x44c>
      break;
 800bba2:	bf00      	nop
 800bba4:	e008      	b.n	800bbb8 <USBH_HandleEnum+0x44c>
      break;
 800bba6:	bf00      	nop
 800bba8:	e006      	b.n	800bbb8 <USBH_HandleEnum+0x44c>
      break;
 800bbaa:	bf00      	nop
 800bbac:	e004      	b.n	800bbb8 <USBH_HandleEnum+0x44c>
      break;
 800bbae:	bf00      	nop
 800bbb0:	e002      	b.n	800bbb8 <USBH_HandleEnum+0x44c>
      break;
 800bbb2:	bf00      	nop
 800bbb4:	e000      	b.n	800bbb8 <USBH_HandleEnum+0x44c>
      break;
 800bbb6:	bf00      	nop
  }
  return Status;
 800bbb8:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbba:	4618      	mov	r0, r3
 800bbbc:	3710      	adds	r7, #16
 800bbbe:	46bd      	mov	sp, r7
 800bbc0:	bd80      	pop	{r7, pc}
 800bbc2:	bf00      	nop

0800bbc4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800bbc4:	b480      	push	{r7}
 800bbc6:	b083      	sub	sp, #12
 800bbc8:	af00      	add	r7, sp, #0
 800bbca:	6078      	str	r0, [r7, #4]
 800bbcc:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	683a      	ldr	r2, [r7, #0]
 800bbd2:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800bbd6:	bf00      	nop
 800bbd8:	370c      	adds	r7, #12
 800bbda:	46bd      	mov	sp, r7
 800bbdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbe0:	4770      	bx	lr

0800bbe2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800bbe2:	b580      	push	{r7, lr}
 800bbe4:	b082      	sub	sp, #8
 800bbe6:	af00      	add	r7, sp, #0
 800bbe8:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800bbf0:	1c5a      	adds	r2, r3, #1
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800bbf8:	6878      	ldr	r0, [r7, #4]
 800bbfa:	f000 f804 	bl	800bc06 <USBH_HandleSof>
}
 800bbfe:	bf00      	nop
 800bc00:	3708      	adds	r7, #8
 800bc02:	46bd      	mov	sp, r7
 800bc04:	bd80      	pop	{r7, pc}

0800bc06 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800bc06:	b580      	push	{r7, lr}
 800bc08:	b082      	sub	sp, #8
 800bc0a:	af00      	add	r7, sp, #0
 800bc0c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	781b      	ldrb	r3, [r3, #0]
 800bc12:	b2db      	uxtb	r3, r3
 800bc14:	2b0b      	cmp	r3, #11
 800bc16:	d10a      	bne.n	800bc2e <USBH_HandleSof+0x28>
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d005      	beq.n	800bc2e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bc28:	699b      	ldr	r3, [r3, #24]
 800bc2a:	6878      	ldr	r0, [r7, #4]
 800bc2c:	4798      	blx	r3
  }
}
 800bc2e:	bf00      	nop
 800bc30:	3708      	adds	r7, #8
 800bc32:	46bd      	mov	sp, r7
 800bc34:	bd80      	pop	{r7, pc}

0800bc36 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800bc36:	b580      	push	{r7, lr}
 800bc38:	b082      	sub	sp, #8
 800bc3a:	af00      	add	r7, sp, #0
 800bc3c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	2201      	movs	r2, #1
 800bc42:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	2201      	movs	r2, #1
 800bc4a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800bc5a:	2200      	movs	r2, #0
 800bc5c:	4619      	mov	r1, r3
 800bc5e:	f005 ffe1 	bl	8011c24 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800bc62:	bf00      	nop
}
 800bc64:	3708      	adds	r7, #8
 800bc66:	46bd      	mov	sp, r7
 800bc68:	bd80      	pop	{r7, pc}

0800bc6a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800bc6a:	b480      	push	{r7}
 800bc6c:	b083      	sub	sp, #12
 800bc6e:	af00      	add	r7, sp, #0
 800bc70:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	2200      	movs	r2, #0
 800bc76:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800bc7a:	bf00      	nop
}
 800bc7c:	370c      	adds	r7, #12
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc84:	4770      	bx	lr

0800bc86 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800bc86:	b580      	push	{r7, lr}
 800bc88:	b082      	sub	sp, #8
 800bc8a:	af00      	add	r7, sp, #0
 800bc8c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	2201      	movs	r2, #1
 800bc92:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	2200      	movs	r2, #0
 800bc9a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	2200      	movs	r2, #0
 800bca2:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322


#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	2201      	movs	r2, #1
 800bcaa:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800bcba:	2200      	movs	r2, #0
 800bcbc:	4619      	mov	r1, r3
 800bcbe:	f005 ffb1 	bl	8011c24 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800bcc2:	2300      	movs	r3, #0
}
 800bcc4:	4618      	mov	r0, r3
 800bcc6:	3708      	adds	r7, #8
 800bcc8:	46bd      	mov	sp, r7
 800bcca:	bd80      	pop	{r7, pc}

0800bccc <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800bccc:	b580      	push	{r7, lr}
 800bcce:	b082      	sub	sp, #8
 800bcd0:	af00      	add	r7, sp, #0
 800bcd2:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	2201      	movs	r2, #1
 800bcd8:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	2200      	movs	r2, #0
 800bce0:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	2200      	movs	r2, #0
 800bce8:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800bcec:	6878      	ldr	r0, [r7, #4]
 800bcee:	f008 fb4e 	bl	801438e <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	791b      	ldrb	r3, [r3, #4]
 800bcf6:	4619      	mov	r1, r3
 800bcf8:	6878      	ldr	r0, [r7, #4]
 800bcfa:	f000 ffbb 	bl	800cc74 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	795b      	ldrb	r3, [r3, #5]
 800bd02:	4619      	mov	r1, r3
 800bd04:	6878      	ldr	r0, [r7, #4]
 800bd06:	f000 ffb5 	bl	800cc74 <USBH_FreePipe>
#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	2201      	movs	r2, #1
 800bd0e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800bd1e:	2200      	movs	r2, #0
 800bd20:	4619      	mov	r1, r3
 800bd22:	f005 ff7f 	bl	8011c24 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800bd26:	2300      	movs	r3, #0
}
 800bd28:	4618      	mov	r0, r3
 800bd2a:	3708      	adds	r7, #8
 800bd2c:	46bd      	mov	sp, r7
 800bd2e:	bd80      	pop	{r7, pc}

0800bd30 <USBH_Process_OS>:
  * @retval None
  */

#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 800bd30:	b580      	push	{r7, lr}
 800bd32:	b086      	sub	sp, #24
 800bd34:	af00      	add	r7, sp, #0
 800bd36:	6078      	str	r0, [r7, #4]
  osEvent event;

  for (;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	f8d3 13d8 	ldr.w	r1, [r3, #984]	; 0x3d8
 800bd3e:	f107 030c 	add.w	r3, r7, #12
 800bd42:	f04f 32ff 	mov.w	r2, #4294967295
 800bd46:	4618      	mov	r0, r3
 800bd48:	f005 ffac 	bl	8011ca4 <osMessageGet>
    if (event.status == osEventMessage)
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	2b10      	cmp	r3, #16
 800bd50:	d1f2      	bne.n	800bd38 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 800bd52:	6878      	ldr	r0, [r7, #4]
 800bd54:	f7ff fa9e 	bl	800b294 <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 800bd58:	e7ee      	b.n	800bd38 <USBH_Process_OS+0x8>

0800bd5a <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 800bd5a:	b580      	push	{r7, lr}
 800bd5c:	b082      	sub	sp, #8
 800bd5e:	af00      	add	r7, sp, #0
 800bd60:	6078      	str	r0, [r7, #4]
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	2201      	movs	r2, #1
 800bd66:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0

#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800bd76:	2200      	movs	r2, #0
 800bd78:	4619      	mov	r1, r3
 800bd7a:	f005 ff53 	bl	8011c24 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif

  return USBH_OK;
 800bd7e:	2300      	movs	r3, #0
}
 800bd80:	4618      	mov	r0, r3
 800bd82:	3708      	adds	r7, #8
 800bd84:	46bd      	mov	sp, r7
 800bd86:	bd80      	pop	{r7, pc}

0800bd88 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800bd88:	b580      	push	{r7, lr}
 800bd8a:	b086      	sub	sp, #24
 800bd8c:	af02      	add	r7, sp, #8
 800bd8e:	6078      	str	r0, [r7, #4]
 800bd90:	460b      	mov	r3, r1
 800bd92:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800bd9a:	78fb      	ldrb	r3, [r7, #3]
 800bd9c:	b29b      	uxth	r3, r3
 800bd9e:	9300      	str	r3, [sp, #0]
 800bda0:	4613      	mov	r3, r2
 800bda2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800bda6:	2100      	movs	r1, #0
 800bda8:	6878      	ldr	r0, [r7, #4]
 800bdaa:	f000 f864 	bl	800be76 <USBH_GetDescriptor>
 800bdae:	4603      	mov	r3, r0
 800bdb0:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 800bdb2:	7bfb      	ldrb	r3, [r7, #15]
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d10a      	bne.n	800bdce <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	f203 3026 	addw	r0, r3, #806	; 0x326
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800bdc4:	78fa      	ldrb	r2, [r7, #3]
 800bdc6:	b292      	uxth	r2, r2
 800bdc8:	4619      	mov	r1, r3
 800bdca:	f000 f918 	bl	800bffe <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800bdce:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdd0:	4618      	mov	r0, r3
 800bdd2:	3710      	adds	r7, #16
 800bdd4:	46bd      	mov	sp, r7
 800bdd6:	bd80      	pop	{r7, pc}

0800bdd8 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800bdd8:	b580      	push	{r7, lr}
 800bdda:	b086      	sub	sp, #24
 800bddc:	af02      	add	r7, sp, #8
 800bdde:	6078      	str	r0, [r7, #4]
 800bde0:	460b      	mov	r3, r1
 800bde2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	331c      	adds	r3, #28
 800bde8:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800bdea:	887b      	ldrh	r3, [r7, #2]
 800bdec:	9300      	str	r3, [sp, #0]
 800bdee:	68bb      	ldr	r3, [r7, #8]
 800bdf0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bdf4:	2100      	movs	r1, #0
 800bdf6:	6878      	ldr	r0, [r7, #4]
 800bdf8:	f000 f83d 	bl	800be76 <USBH_GetDescriptor>
 800bdfc:	4603      	mov	r3, r0
 800bdfe:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800be00:	7bfb      	ldrb	r3, [r7, #15]
 800be02:	2b00      	cmp	r3, #0
 800be04:	d107      	bne.n	800be16 <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800be06:	887b      	ldrh	r3, [r7, #2]
 800be08:	461a      	mov	r2, r3
 800be0a:	68b9      	ldr	r1, [r7, #8]
 800be0c:	6878      	ldr	r0, [r7, #4]
 800be0e:	f000 f987 	bl	800c120 <USBH_ParseCfgDesc>
 800be12:	4603      	mov	r3, r0
 800be14:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800be16:	7bfb      	ldrb	r3, [r7, #15]
}
 800be18:	4618      	mov	r0, r3
 800be1a:	3710      	adds	r7, #16
 800be1c:	46bd      	mov	sp, r7
 800be1e:	bd80      	pop	{r7, pc}

0800be20 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800be20:	b580      	push	{r7, lr}
 800be22:	b088      	sub	sp, #32
 800be24:	af02      	add	r7, sp, #8
 800be26:	60f8      	str	r0, [r7, #12]
 800be28:	607a      	str	r2, [r7, #4]
 800be2a:	461a      	mov	r2, r3
 800be2c:	460b      	mov	r3, r1
 800be2e:	72fb      	strb	r3, [r7, #11]
 800be30:	4613      	mov	r3, r2
 800be32:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 800be34:	7afb      	ldrb	r3, [r7, #11]
 800be36:	b29b      	uxth	r3, r3
 800be38:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800be3c:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800be44:	893b      	ldrh	r3, [r7, #8]
 800be46:	9300      	str	r3, [sp, #0]
 800be48:	460b      	mov	r3, r1
 800be4a:	2100      	movs	r1, #0
 800be4c:	68f8      	ldr	r0, [r7, #12]
 800be4e:	f000 f812 	bl	800be76 <USBH_GetDescriptor>
 800be52:	4603      	mov	r3, r0
 800be54:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800be56:	7dfb      	ldrb	r3, [r7, #23]
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d107      	bne.n	800be6c <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800be62:	893a      	ldrh	r2, [r7, #8]
 800be64:	6879      	ldr	r1, [r7, #4]
 800be66:	4618      	mov	r0, r3
 800be68:	f000 fb24 	bl	800c4b4 <USBH_ParseStringDesc>
  }

  return status;
 800be6c:	7dfb      	ldrb	r3, [r7, #23]
}
 800be6e:	4618      	mov	r0, r3
 800be70:	3718      	adds	r7, #24
 800be72:	46bd      	mov	sp, r7
 800be74:	bd80      	pop	{r7, pc}

0800be76 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800be76:	b580      	push	{r7, lr}
 800be78:	b084      	sub	sp, #16
 800be7a:	af00      	add	r7, sp, #0
 800be7c:	60f8      	str	r0, [r7, #12]
 800be7e:	607b      	str	r3, [r7, #4]
 800be80:	460b      	mov	r3, r1
 800be82:	72fb      	strb	r3, [r7, #11]
 800be84:	4613      	mov	r3, r2
 800be86:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	789b      	ldrb	r3, [r3, #2]
 800be8c:	2b01      	cmp	r3, #1
 800be8e:	d11c      	bne.n	800beca <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800be90:	7afb      	ldrb	r3, [r7, #11]
 800be92:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800be96:	b2da      	uxtb	r2, r3
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	2206      	movs	r2, #6
 800bea0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	893a      	ldrh	r2, [r7, #8]
 800bea6:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800bea8:	893b      	ldrh	r3, [r7, #8]
 800beaa:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800beae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800beb2:	d104      	bne.n	800bebe <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	f240 4209 	movw	r2, #1033	; 0x409
 800beba:	829a      	strh	r2, [r3, #20]
 800bebc:	e002      	b.n	800bec4 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	2200      	movs	r2, #0
 800bec2:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	8b3a      	ldrh	r2, [r7, #24]
 800bec8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800beca:	8b3b      	ldrh	r3, [r7, #24]
 800becc:	461a      	mov	r2, r3
 800bece:	6879      	ldr	r1, [r7, #4]
 800bed0:	68f8      	ldr	r0, [r7, #12]
 800bed2:	f000 fb3d 	bl	800c550 <USBH_CtlReq>
 800bed6:	4603      	mov	r3, r0
}
 800bed8:	4618      	mov	r0, r3
 800beda:	3710      	adds	r7, #16
 800bedc:	46bd      	mov	sp, r7
 800bede:	bd80      	pop	{r7, pc}

0800bee0 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800bee0:	b580      	push	{r7, lr}
 800bee2:	b082      	sub	sp, #8
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	6078      	str	r0, [r7, #4]
 800bee8:	460b      	mov	r3, r1
 800beea:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	789b      	ldrb	r3, [r3, #2]
 800bef0:	2b01      	cmp	r3, #1
 800bef2:	d10f      	bne.n	800bf14 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	2200      	movs	r2, #0
 800bef8:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	2205      	movs	r2, #5
 800befe:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800bf00:	78fb      	ldrb	r3, [r7, #3]
 800bf02:	b29a      	uxth	r2, r3
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	2200      	movs	r2, #0
 800bf0c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	2200      	movs	r2, #0
 800bf12:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800bf14:	2200      	movs	r2, #0
 800bf16:	2100      	movs	r1, #0
 800bf18:	6878      	ldr	r0, [r7, #4]
 800bf1a:	f000 fb19 	bl	800c550 <USBH_CtlReq>
 800bf1e:	4603      	mov	r3, r0
}
 800bf20:	4618      	mov	r0, r3
 800bf22:	3708      	adds	r7, #8
 800bf24:	46bd      	mov	sp, r7
 800bf26:	bd80      	pop	{r7, pc}

0800bf28 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	b082      	sub	sp, #8
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	6078      	str	r0, [r7, #4]
 800bf30:	460b      	mov	r3, r1
 800bf32:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	789b      	ldrb	r3, [r3, #2]
 800bf38:	2b01      	cmp	r3, #1
 800bf3a:	d10e      	bne.n	800bf5a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	2200      	movs	r2, #0
 800bf40:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	2209      	movs	r2, #9
 800bf46:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	887a      	ldrh	r2, [r7, #2]
 800bf4c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	2200      	movs	r2, #0
 800bf52:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	2200      	movs	r2, #0
 800bf58:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	2100      	movs	r1, #0
 800bf5e:	6878      	ldr	r0, [r7, #4]
 800bf60:	f000 faf6 	bl	800c550 <USBH_CtlReq>
 800bf64:	4603      	mov	r3, r0
}
 800bf66:	4618      	mov	r0, r3
 800bf68:	3708      	adds	r7, #8
 800bf6a:	46bd      	mov	sp, r7
 800bf6c:	bd80      	pop	{r7, pc}

0800bf6e <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800bf6e:	b580      	push	{r7, lr}
 800bf70:	b082      	sub	sp, #8
 800bf72:	af00      	add	r7, sp, #0
 800bf74:	6078      	str	r0, [r7, #4]
 800bf76:	460b      	mov	r3, r1
 800bf78:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	789b      	ldrb	r3, [r3, #2]
 800bf7e:	2b01      	cmp	r3, #1
 800bf80:	d10f      	bne.n	800bfa2 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	2200      	movs	r2, #0
 800bf86:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	2203      	movs	r2, #3
 800bf8c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800bf8e:	78fb      	ldrb	r3, [r7, #3]
 800bf90:	b29a      	uxth	r2, r3
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	2200      	movs	r2, #0
 800bf9a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	2200      	movs	r2, #0
 800bfa0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800bfa2:	2200      	movs	r2, #0
 800bfa4:	2100      	movs	r1, #0
 800bfa6:	6878      	ldr	r0, [r7, #4]
 800bfa8:	f000 fad2 	bl	800c550 <USBH_CtlReq>
 800bfac:	4603      	mov	r3, r0
}
 800bfae:	4618      	mov	r0, r3
 800bfb0:	3708      	adds	r7, #8
 800bfb2:	46bd      	mov	sp, r7
 800bfb4:	bd80      	pop	{r7, pc}

0800bfb6 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800bfb6:	b580      	push	{r7, lr}
 800bfb8:	b082      	sub	sp, #8
 800bfba:	af00      	add	r7, sp, #0
 800bfbc:	6078      	str	r0, [r7, #4]
 800bfbe:	460b      	mov	r3, r1
 800bfc0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	789b      	ldrb	r3, [r3, #2]
 800bfc6:	2b01      	cmp	r3, #1
 800bfc8:	d10f      	bne.n	800bfea <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	2202      	movs	r2, #2
 800bfce:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	2201      	movs	r2, #1
 800bfd4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	2200      	movs	r2, #0
 800bfda:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800bfdc:	78fb      	ldrb	r3, [r7, #3]
 800bfde:	b29a      	uxth	r2, r3
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	2200      	movs	r2, #0
 800bfe8:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 800bfea:	2200      	movs	r2, #0
 800bfec:	2100      	movs	r1, #0
 800bfee:	6878      	ldr	r0, [r7, #4]
 800bff0:	f000 faae 	bl	800c550 <USBH_CtlReq>
 800bff4:	4603      	mov	r3, r0
}
 800bff6:	4618      	mov	r0, r3
 800bff8:	3708      	adds	r7, #8
 800bffa:	46bd      	mov	sp, r7
 800bffc:	bd80      	pop	{r7, pc}

0800bffe <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800bffe:	b480      	push	{r7}
 800c000:	b085      	sub	sp, #20
 800c002:	af00      	add	r7, sp, #0
 800c004:	60f8      	str	r0, [r7, #12]
 800c006:	60b9      	str	r1, [r7, #8]
 800c008:	4613      	mov	r3, r2
 800c00a:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800c00c:	68bb      	ldr	r3, [r7, #8]
 800c00e:	781a      	ldrb	r2, [r3, #0]
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800c014:	68bb      	ldr	r3, [r7, #8]
 800c016:	785a      	ldrb	r2, [r3, #1]
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800c01c:	68bb      	ldr	r3, [r7, #8]
 800c01e:	3302      	adds	r3, #2
 800c020:	781b      	ldrb	r3, [r3, #0]
 800c022:	b29a      	uxth	r2, r3
 800c024:	68bb      	ldr	r3, [r7, #8]
 800c026:	3303      	adds	r3, #3
 800c028:	781b      	ldrb	r3, [r3, #0]
 800c02a:	b29b      	uxth	r3, r3
 800c02c:	021b      	lsls	r3, r3, #8
 800c02e:	b29b      	uxth	r3, r3
 800c030:	4313      	orrs	r3, r2
 800c032:	b29a      	uxth	r2, r3
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800c038:	68bb      	ldr	r3, [r7, #8]
 800c03a:	791a      	ldrb	r2, [r3, #4]
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800c040:	68bb      	ldr	r3, [r7, #8]
 800c042:	795a      	ldrb	r2, [r3, #5]
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800c048:	68bb      	ldr	r3, [r7, #8]
 800c04a:	799a      	ldrb	r2, [r3, #6]
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800c050:	68bb      	ldr	r3, [r7, #8]
 800c052:	79da      	ldrb	r2, [r3, #7]
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	79db      	ldrb	r3, [r3, #7]
 800c05c:	2b20      	cmp	r3, #32
 800c05e:	dc11      	bgt.n	800c084 <USBH_ParseDevDesc+0x86>
 800c060:	2b08      	cmp	r3, #8
 800c062:	db16      	blt.n	800c092 <USBH_ParseDevDesc+0x94>
 800c064:	3b08      	subs	r3, #8
 800c066:	2201      	movs	r2, #1
 800c068:	fa02 f303 	lsl.w	r3, r2, r3
 800c06c:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 800c070:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c074:	2b00      	cmp	r3, #0
 800c076:	bf14      	ite	ne
 800c078:	2301      	movne	r3, #1
 800c07a:	2300      	moveq	r3, #0
 800c07c:	b2db      	uxtb	r3, r3
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d102      	bne.n	800c088 <USBH_ParseDevDesc+0x8a>
 800c082:	e006      	b.n	800c092 <USBH_ParseDevDesc+0x94>
 800c084:	2b40      	cmp	r3, #64	; 0x40
 800c086:	d104      	bne.n	800c092 <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	79da      	ldrb	r2, [r3, #7]
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	71da      	strb	r2, [r3, #7]
      break;
 800c090:	e003      	b.n	800c09a <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	2240      	movs	r2, #64	; 0x40
 800c096:	71da      	strb	r2, [r3, #7]
      break;
 800c098:	bf00      	nop
  }

  if (length > 8U)
 800c09a:	88fb      	ldrh	r3, [r7, #6]
 800c09c:	2b08      	cmp	r3, #8
 800c09e:	d939      	bls.n	800c114 <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800c0a0:	68bb      	ldr	r3, [r7, #8]
 800c0a2:	3308      	adds	r3, #8
 800c0a4:	781b      	ldrb	r3, [r3, #0]
 800c0a6:	b29a      	uxth	r2, r3
 800c0a8:	68bb      	ldr	r3, [r7, #8]
 800c0aa:	3309      	adds	r3, #9
 800c0ac:	781b      	ldrb	r3, [r3, #0]
 800c0ae:	b29b      	uxth	r3, r3
 800c0b0:	021b      	lsls	r3, r3, #8
 800c0b2:	b29b      	uxth	r3, r3
 800c0b4:	4313      	orrs	r3, r2
 800c0b6:	b29a      	uxth	r2, r3
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800c0bc:	68bb      	ldr	r3, [r7, #8]
 800c0be:	330a      	adds	r3, #10
 800c0c0:	781b      	ldrb	r3, [r3, #0]
 800c0c2:	b29a      	uxth	r2, r3
 800c0c4:	68bb      	ldr	r3, [r7, #8]
 800c0c6:	330b      	adds	r3, #11
 800c0c8:	781b      	ldrb	r3, [r3, #0]
 800c0ca:	b29b      	uxth	r3, r3
 800c0cc:	021b      	lsls	r3, r3, #8
 800c0ce:	b29b      	uxth	r3, r3
 800c0d0:	4313      	orrs	r3, r2
 800c0d2:	b29a      	uxth	r2, r3
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800c0d8:	68bb      	ldr	r3, [r7, #8]
 800c0da:	330c      	adds	r3, #12
 800c0dc:	781b      	ldrb	r3, [r3, #0]
 800c0de:	b29a      	uxth	r2, r3
 800c0e0:	68bb      	ldr	r3, [r7, #8]
 800c0e2:	330d      	adds	r3, #13
 800c0e4:	781b      	ldrb	r3, [r3, #0]
 800c0e6:	b29b      	uxth	r3, r3
 800c0e8:	021b      	lsls	r3, r3, #8
 800c0ea:	b29b      	uxth	r3, r3
 800c0ec:	4313      	orrs	r3, r2
 800c0ee:	b29a      	uxth	r2, r3
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800c0f4:	68bb      	ldr	r3, [r7, #8]
 800c0f6:	7b9a      	ldrb	r2, [r3, #14]
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800c0fc:	68bb      	ldr	r3, [r7, #8]
 800c0fe:	7bda      	ldrb	r2, [r3, #15]
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800c104:	68bb      	ldr	r3, [r7, #8]
 800c106:	7c1a      	ldrb	r2, [r3, #16]
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800c10c:	68bb      	ldr	r3, [r7, #8]
 800c10e:	7c5a      	ldrb	r2, [r3, #17]
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	745a      	strb	r2, [r3, #17]
  }
}
 800c114:	bf00      	nop
 800c116:	3714      	adds	r7, #20
 800c118:	46bd      	mov	sp, r7
 800c11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c11e:	4770      	bx	lr

0800c120 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800c120:	b580      	push	{r7, lr}
 800c122:	b08c      	sub	sp, #48	; 0x30
 800c124:	af00      	add	r7, sp, #0
 800c126:	60f8      	str	r0, [r7, #12]
 800c128:	60b9      	str	r1, [r7, #8]
 800c12a:	4613      	mov	r3, r2
 800c12c:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800c134:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800c136:	2300      	movs	r3, #0
 800c138:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800c13c:	68bb      	ldr	r3, [r7, #8]
 800c13e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800c140:	2300      	movs	r3, #0
 800c142:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 800c146:	2300      	movs	r3, #0
 800c148:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800c14c:	68bb      	ldr	r3, [r7, #8]
 800c14e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800c150:	68bb      	ldr	r3, [r7, #8]
 800c152:	781a      	ldrb	r2, [r3, #0]
 800c154:	6a3b      	ldr	r3, [r7, #32]
 800c156:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800c158:	68bb      	ldr	r3, [r7, #8]
 800c15a:	785a      	ldrb	r2, [r3, #1]
 800c15c:	6a3b      	ldr	r3, [r7, #32]
 800c15e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800c160:	68bb      	ldr	r3, [r7, #8]
 800c162:	3302      	adds	r3, #2
 800c164:	781b      	ldrb	r3, [r3, #0]
 800c166:	b29a      	uxth	r2, r3
 800c168:	68bb      	ldr	r3, [r7, #8]
 800c16a:	3303      	adds	r3, #3
 800c16c:	781b      	ldrb	r3, [r3, #0]
 800c16e:	b29b      	uxth	r3, r3
 800c170:	021b      	lsls	r3, r3, #8
 800c172:	b29b      	uxth	r3, r3
 800c174:	4313      	orrs	r3, r2
 800c176:	b29b      	uxth	r3, r3
 800c178:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c17c:	bf28      	it	cs
 800c17e:	f44f 7380 	movcs.w	r3, #256	; 0x100
 800c182:	b29a      	uxth	r2, r3
 800c184:	6a3b      	ldr	r3, [r7, #32]
 800c186:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800c188:	68bb      	ldr	r3, [r7, #8]
 800c18a:	791a      	ldrb	r2, [r3, #4]
 800c18c:	6a3b      	ldr	r3, [r7, #32]
 800c18e:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800c190:	68bb      	ldr	r3, [r7, #8]
 800c192:	795a      	ldrb	r2, [r3, #5]
 800c194:	6a3b      	ldr	r3, [r7, #32]
 800c196:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800c198:	68bb      	ldr	r3, [r7, #8]
 800c19a:	799a      	ldrb	r2, [r3, #6]
 800c19c:	6a3b      	ldr	r3, [r7, #32]
 800c19e:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800c1a0:	68bb      	ldr	r3, [r7, #8]
 800c1a2:	79da      	ldrb	r2, [r3, #7]
 800c1a4:	6a3b      	ldr	r3, [r7, #32]
 800c1a6:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800c1a8:	68bb      	ldr	r3, [r7, #8]
 800c1aa:	7a1a      	ldrb	r2, [r3, #8]
 800c1ac:	6a3b      	ldr	r3, [r7, #32]
 800c1ae:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 800c1b0:	6a3b      	ldr	r3, [r7, #32]
 800c1b2:	781b      	ldrb	r3, [r3, #0]
 800c1b4:	2b09      	cmp	r3, #9
 800c1b6:	d002      	beq.n	800c1be <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800c1b8:	6a3b      	ldr	r3, [r7, #32]
 800c1ba:	2209      	movs	r2, #9
 800c1bc:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800c1be:	88fb      	ldrh	r3, [r7, #6]
 800c1c0:	2b09      	cmp	r3, #9
 800c1c2:	f240 809d 	bls.w	800c300 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 800c1c6:	2309      	movs	r3, #9
 800c1c8:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800c1ca:	2300      	movs	r3, #0
 800c1cc:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800c1ce:	e081      	b.n	800c2d4 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800c1d0:	f107 0316 	add.w	r3, r7, #22
 800c1d4:	4619      	mov	r1, r3
 800c1d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c1d8:	f000 f99f 	bl	800c51a <USBH_GetNextDesc>
 800c1dc:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800c1de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1e0:	785b      	ldrb	r3, [r3, #1]
 800c1e2:	2b04      	cmp	r3, #4
 800c1e4:	d176      	bne.n	800c2d4 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800c1e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1e8:	781b      	ldrb	r3, [r3, #0]
 800c1ea:	2b09      	cmp	r3, #9
 800c1ec:	d002      	beq.n	800c1f4 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800c1ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1f0:	2209      	movs	r2, #9
 800c1f2:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800c1f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c1f8:	221a      	movs	r2, #26
 800c1fa:	fb02 f303 	mul.w	r3, r2, r3
 800c1fe:	3308      	adds	r3, #8
 800c200:	6a3a      	ldr	r2, [r7, #32]
 800c202:	4413      	add	r3, r2
 800c204:	3302      	adds	r3, #2
 800c206:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800c208:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c20a:	69f8      	ldr	r0, [r7, #28]
 800c20c:	f000 f87e 	bl	800c30c <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800c210:	2300      	movs	r3, #0
 800c212:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800c216:	2300      	movs	r3, #0
 800c218:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800c21a:	e043      	b.n	800c2a4 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800c21c:	f107 0316 	add.w	r3, r7, #22
 800c220:	4619      	mov	r1, r3
 800c222:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c224:	f000 f979 	bl	800c51a <USBH_GetNextDesc>
 800c228:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800c22a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c22c:	785b      	ldrb	r3, [r3, #1]
 800c22e:	2b05      	cmp	r3, #5
 800c230:	d138      	bne.n	800c2a4 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 800c232:	69fb      	ldr	r3, [r7, #28]
 800c234:	795b      	ldrb	r3, [r3, #5]
 800c236:	2b01      	cmp	r3, #1
 800c238:	d10f      	bne.n	800c25a <USBH_ParseCfgDesc+0x13a>
 800c23a:	69fb      	ldr	r3, [r7, #28]
 800c23c:	799b      	ldrb	r3, [r3, #6]
 800c23e:	2b02      	cmp	r3, #2
 800c240:	d10b      	bne.n	800c25a <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800c242:	69fb      	ldr	r3, [r7, #28]
 800c244:	79db      	ldrb	r3, [r3, #7]
 800c246:	2b00      	cmp	r3, #0
 800c248:	d10f      	bne.n	800c26a <USBH_ParseCfgDesc+0x14a>
 800c24a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c24c:	781b      	ldrb	r3, [r3, #0]
 800c24e:	2b09      	cmp	r3, #9
 800c250:	d00b      	beq.n	800c26a <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 800c252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c254:	2209      	movs	r2, #9
 800c256:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800c258:	e007      	b.n	800c26a <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 800c25a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c25c:	781b      	ldrb	r3, [r3, #0]
 800c25e:	2b07      	cmp	r3, #7
 800c260:	d004      	beq.n	800c26c <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800c262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c264:	2207      	movs	r2, #7
 800c266:	701a      	strb	r2, [r3, #0]
 800c268:	e000      	b.n	800c26c <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800c26a:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800c26c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c270:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800c274:	3201      	adds	r2, #1
 800c276:	00d2      	lsls	r2, r2, #3
 800c278:	211a      	movs	r1, #26
 800c27a:	fb01 f303 	mul.w	r3, r1, r3
 800c27e:	4413      	add	r3, r2
 800c280:	3308      	adds	r3, #8
 800c282:	6a3a      	ldr	r2, [r7, #32]
 800c284:	4413      	add	r3, r2
 800c286:	3304      	adds	r3, #4
 800c288:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800c28a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c28c:	69b9      	ldr	r1, [r7, #24]
 800c28e:	68f8      	ldr	r0, [r7, #12]
 800c290:	f000 f86b 	bl	800c36a <USBH_ParseEPDesc>
 800c294:	4603      	mov	r3, r0
 800c296:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 800c29a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c29e:	3301      	adds	r3, #1
 800c2a0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800c2a4:	69fb      	ldr	r3, [r7, #28]
 800c2a6:	791b      	ldrb	r3, [r3, #4]
 800c2a8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800c2ac:	429a      	cmp	r2, r3
 800c2ae:	d204      	bcs.n	800c2ba <USBH_ParseCfgDesc+0x19a>
 800c2b0:	6a3b      	ldr	r3, [r7, #32]
 800c2b2:	885a      	ldrh	r2, [r3, #2]
 800c2b4:	8afb      	ldrh	r3, [r7, #22]
 800c2b6:	429a      	cmp	r2, r3
 800c2b8:	d8b0      	bhi.n	800c21c <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800c2ba:	69fb      	ldr	r3, [r7, #28]
 800c2bc:	791b      	ldrb	r3, [r3, #4]
 800c2be:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800c2c2:	429a      	cmp	r2, r3
 800c2c4:	d201      	bcs.n	800c2ca <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 800c2c6:	2303      	movs	r3, #3
 800c2c8:	e01c      	b.n	800c304 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 800c2ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c2ce:	3301      	adds	r3, #1
 800c2d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800c2d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c2d8:	2b01      	cmp	r3, #1
 800c2da:	d805      	bhi.n	800c2e8 <USBH_ParseCfgDesc+0x1c8>
 800c2dc:	6a3b      	ldr	r3, [r7, #32]
 800c2de:	885a      	ldrh	r2, [r3, #2]
 800c2e0:	8afb      	ldrh	r3, [r7, #22]
 800c2e2:	429a      	cmp	r2, r3
 800c2e4:	f63f af74 	bhi.w	800c1d0 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800c2e8:	6a3b      	ldr	r3, [r7, #32]
 800c2ea:	791b      	ldrb	r3, [r3, #4]
 800c2ec:	2b02      	cmp	r3, #2
 800c2ee:	bf28      	it	cs
 800c2f0:	2302      	movcs	r3, #2
 800c2f2:	b2db      	uxtb	r3, r3
 800c2f4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800c2f8:	429a      	cmp	r2, r3
 800c2fa:	d201      	bcs.n	800c300 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 800c2fc:	2303      	movs	r3, #3
 800c2fe:	e001      	b.n	800c304 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 800c300:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800c304:	4618      	mov	r0, r3
 800c306:	3730      	adds	r7, #48	; 0x30
 800c308:	46bd      	mov	sp, r7
 800c30a:	bd80      	pop	{r7, pc}

0800c30c <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800c30c:	b480      	push	{r7}
 800c30e:	b083      	sub	sp, #12
 800c310:	af00      	add	r7, sp, #0
 800c312:	6078      	str	r0, [r7, #4]
 800c314:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800c316:	683b      	ldr	r3, [r7, #0]
 800c318:	781a      	ldrb	r2, [r3, #0]
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800c31e:	683b      	ldr	r3, [r7, #0]
 800c320:	785a      	ldrb	r2, [r3, #1]
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800c326:	683b      	ldr	r3, [r7, #0]
 800c328:	789a      	ldrb	r2, [r3, #2]
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800c32e:	683b      	ldr	r3, [r7, #0]
 800c330:	78da      	ldrb	r2, [r3, #3]
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800c336:	683b      	ldr	r3, [r7, #0]
 800c338:	791a      	ldrb	r2, [r3, #4]
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800c33e:	683b      	ldr	r3, [r7, #0]
 800c340:	795a      	ldrb	r2, [r3, #5]
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800c346:	683b      	ldr	r3, [r7, #0]
 800c348:	799a      	ldrb	r2, [r3, #6]
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800c34e:	683b      	ldr	r3, [r7, #0]
 800c350:	79da      	ldrb	r2, [r3, #7]
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800c356:	683b      	ldr	r3, [r7, #0]
 800c358:	7a1a      	ldrb	r2, [r3, #8]
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	721a      	strb	r2, [r3, #8]
}
 800c35e:	bf00      	nop
 800c360:	370c      	adds	r7, #12
 800c362:	46bd      	mov	sp, r7
 800c364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c368:	4770      	bx	lr

0800c36a <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 800c36a:	b480      	push	{r7}
 800c36c:	b087      	sub	sp, #28
 800c36e:	af00      	add	r7, sp, #0
 800c370:	60f8      	str	r0, [r7, #12]
 800c372:	60b9      	str	r1, [r7, #8]
 800c374:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800c376:	2300      	movs	r3, #0
 800c378:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	781a      	ldrb	r2, [r3, #0]
 800c37e:	68bb      	ldr	r3, [r7, #8]
 800c380:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	785a      	ldrb	r2, [r3, #1]
 800c386:	68bb      	ldr	r3, [r7, #8]
 800c388:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	789a      	ldrb	r2, [r3, #2]
 800c38e:	68bb      	ldr	r3, [r7, #8]
 800c390:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	78da      	ldrb	r2, [r3, #3]
 800c396:	68bb      	ldr	r3, [r7, #8]
 800c398:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	3304      	adds	r3, #4
 800c39e:	781b      	ldrb	r3, [r3, #0]
 800c3a0:	b29a      	uxth	r2, r3
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	3305      	adds	r3, #5
 800c3a6:	781b      	ldrb	r3, [r3, #0]
 800c3a8:	b29b      	uxth	r3, r3
 800c3aa:	021b      	lsls	r3, r3, #8
 800c3ac:	b29b      	uxth	r3, r3
 800c3ae:	4313      	orrs	r3, r2
 800c3b0:	b29a      	uxth	r2, r3
 800c3b2:	68bb      	ldr	r3, [r7, #8]
 800c3b4:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	799a      	ldrb	r2, [r3, #6]
 800c3ba:	68bb      	ldr	r3, [r7, #8]
 800c3bc:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 800c3be:	68bb      	ldr	r3, [r7, #8]
 800c3c0:	889b      	ldrh	r3, [r3, #4]
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d102      	bne.n	800c3cc <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 800c3c6:	2303      	movs	r3, #3
 800c3c8:	75fb      	strb	r3, [r7, #23]
 800c3ca:	e033      	b.n	800c434 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 800c3cc:	68bb      	ldr	r3, [r7, #8]
 800c3ce:	889b      	ldrh	r3, [r3, #4]
 800c3d0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800c3d4:	f023 0307 	bic.w	r3, r3, #7
 800c3d8:	b29a      	uxth	r2, r3
 800c3da:	68bb      	ldr	r3, [r7, #8]
 800c3dc:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 800c3de:	68bb      	ldr	r3, [r7, #8]
 800c3e0:	889b      	ldrh	r3, [r3, #4]
 800c3e2:	b21a      	sxth	r2, r3
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	3304      	adds	r3, #4
 800c3e8:	781b      	ldrb	r3, [r3, #0]
 800c3ea:	b299      	uxth	r1, r3
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	3305      	adds	r3, #5
 800c3f0:	781b      	ldrb	r3, [r3, #0]
 800c3f2:	b29b      	uxth	r3, r3
 800c3f4:	021b      	lsls	r3, r3, #8
 800c3f6:	b29b      	uxth	r3, r3
 800c3f8:	430b      	orrs	r3, r1
 800c3fa:	b29b      	uxth	r3, r3
 800c3fc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c400:	2b00      	cmp	r3, #0
 800c402:	d110      	bne.n	800c426 <USBH_ParseEPDesc+0xbc>
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	3304      	adds	r3, #4
 800c408:	781b      	ldrb	r3, [r3, #0]
 800c40a:	b299      	uxth	r1, r3
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	3305      	adds	r3, #5
 800c410:	781b      	ldrb	r3, [r3, #0]
 800c412:	b29b      	uxth	r3, r3
 800c414:	021b      	lsls	r3, r3, #8
 800c416:	b29b      	uxth	r3, r3
 800c418:	430b      	orrs	r3, r1
 800c41a:	b29b      	uxth	r3, r3
 800c41c:	b21b      	sxth	r3, r3
 800c41e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c422:	b21b      	sxth	r3, r3
 800c424:	e001      	b.n	800c42a <USBH_ParseEPDesc+0xc0>
 800c426:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c42a:	4313      	orrs	r3, r2
 800c42c:	b21b      	sxth	r3, r3
 800c42e:	b29a      	uxth	r2, r3
 800c430:	68bb      	ldr	r3, [r7, #8]
 800c432:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d116      	bne.n	800c46c <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800c43e:	68bb      	ldr	r3, [r7, #8]
 800c440:	78db      	ldrb	r3, [r3, #3]
 800c442:	f003 0303 	and.w	r3, r3, #3
 800c446:	2b01      	cmp	r3, #1
 800c448:	d005      	beq.n	800c456 <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800c44a:	68bb      	ldr	r3, [r7, #8]
 800c44c:	78db      	ldrb	r3, [r3, #3]
 800c44e:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800c452:	2b03      	cmp	r3, #3
 800c454:	d127      	bne.n	800c4a6 <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800c456:	68bb      	ldr	r3, [r7, #8]
 800c458:	799b      	ldrb	r3, [r3, #6]
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d003      	beq.n	800c466 <USBH_ParseEPDesc+0xfc>
 800c45e:	68bb      	ldr	r3, [r7, #8]
 800c460:	799b      	ldrb	r3, [r3, #6]
 800c462:	2b10      	cmp	r3, #16
 800c464:	d91f      	bls.n	800c4a6 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800c466:	2303      	movs	r3, #3
 800c468:	75fb      	strb	r3, [r7, #23]
 800c46a:	e01c      	b.n	800c4a6 <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800c46c:	68bb      	ldr	r3, [r7, #8]
 800c46e:	78db      	ldrb	r3, [r3, #3]
 800c470:	f003 0303 	and.w	r3, r3, #3
 800c474:	2b01      	cmp	r3, #1
 800c476:	d10a      	bne.n	800c48e <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800c478:	68bb      	ldr	r3, [r7, #8]
 800c47a:	799b      	ldrb	r3, [r3, #6]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d003      	beq.n	800c488 <USBH_ParseEPDesc+0x11e>
 800c480:	68bb      	ldr	r3, [r7, #8]
 800c482:	799b      	ldrb	r3, [r3, #6]
 800c484:	2b10      	cmp	r3, #16
 800c486:	d90e      	bls.n	800c4a6 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800c488:	2303      	movs	r3, #3
 800c48a:	75fb      	strb	r3, [r7, #23]
 800c48c:	e00b      	b.n	800c4a6 <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800c48e:	68bb      	ldr	r3, [r7, #8]
 800c490:	78db      	ldrb	r3, [r3, #3]
 800c492:	f003 0303 	and.w	r3, r3, #3
 800c496:	2b03      	cmp	r3, #3
 800c498:	d105      	bne.n	800c4a6 <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 800c49a:	68bb      	ldr	r3, [r7, #8]
 800c49c:	799b      	ldrb	r3, [r3, #6]
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d101      	bne.n	800c4a6 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800c4a2:	2303      	movs	r3, #3
 800c4a4:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 800c4a6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c4a8:	4618      	mov	r0, r3
 800c4aa:	371c      	adds	r7, #28
 800c4ac:	46bd      	mov	sp, r7
 800c4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b2:	4770      	bx	lr

0800c4b4 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800c4b4:	b480      	push	{r7}
 800c4b6:	b087      	sub	sp, #28
 800c4b8:	af00      	add	r7, sp, #0
 800c4ba:	60f8      	str	r0, [r7, #12]
 800c4bc:	60b9      	str	r1, [r7, #8]
 800c4be:	4613      	mov	r3, r2
 800c4c0:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	3301      	adds	r3, #1
 800c4c6:	781b      	ldrb	r3, [r3, #0]
 800c4c8:	2b03      	cmp	r3, #3
 800c4ca:	d120      	bne.n	800c50e <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	781b      	ldrb	r3, [r3, #0]
 800c4d0:	1e9a      	subs	r2, r3, #2
 800c4d2:	88fb      	ldrh	r3, [r7, #6]
 800c4d4:	4293      	cmp	r3, r2
 800c4d6:	bf28      	it	cs
 800c4d8:	4613      	movcs	r3, r2
 800c4da:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	3302      	adds	r3, #2
 800c4e0:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800c4e2:	2300      	movs	r3, #0
 800c4e4:	82fb      	strh	r3, [r7, #22]
 800c4e6:	e00b      	b.n	800c500 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800c4e8:	8afb      	ldrh	r3, [r7, #22]
 800c4ea:	68fa      	ldr	r2, [r7, #12]
 800c4ec:	4413      	add	r3, r2
 800c4ee:	781a      	ldrb	r2, [r3, #0]
 800c4f0:	68bb      	ldr	r3, [r7, #8]
 800c4f2:	701a      	strb	r2, [r3, #0]
      pdest++;
 800c4f4:	68bb      	ldr	r3, [r7, #8]
 800c4f6:	3301      	adds	r3, #1
 800c4f8:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800c4fa:	8afb      	ldrh	r3, [r7, #22]
 800c4fc:	3302      	adds	r3, #2
 800c4fe:	82fb      	strh	r3, [r7, #22]
 800c500:	8afa      	ldrh	r2, [r7, #22]
 800c502:	8abb      	ldrh	r3, [r7, #20]
 800c504:	429a      	cmp	r2, r3
 800c506:	d3ef      	bcc.n	800c4e8 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800c508:	68bb      	ldr	r3, [r7, #8]
 800c50a:	2200      	movs	r2, #0
 800c50c:	701a      	strb	r2, [r3, #0]
  }
}
 800c50e:	bf00      	nop
 800c510:	371c      	adds	r7, #28
 800c512:	46bd      	mov	sp, r7
 800c514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c518:	4770      	bx	lr

0800c51a <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800c51a:	b480      	push	{r7}
 800c51c:	b085      	sub	sp, #20
 800c51e:	af00      	add	r7, sp, #0
 800c520:	6078      	str	r0, [r7, #4]
 800c522:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800c524:	683b      	ldr	r3, [r7, #0]
 800c526:	881a      	ldrh	r2, [r3, #0]
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	781b      	ldrb	r3, [r3, #0]
 800c52c:	b29b      	uxth	r3, r3
 800c52e:	4413      	add	r3, r2
 800c530:	b29a      	uxth	r2, r3
 800c532:	683b      	ldr	r3, [r7, #0]
 800c534:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	781b      	ldrb	r3, [r3, #0]
 800c53a:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	4413      	add	r3, r2
 800c540:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800c542:	68fb      	ldr	r3, [r7, #12]
}
 800c544:	4618      	mov	r0, r3
 800c546:	3714      	adds	r7, #20
 800c548:	46bd      	mov	sp, r7
 800c54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c54e:	4770      	bx	lr

0800c550 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800c550:	b580      	push	{r7, lr}
 800c552:	b086      	sub	sp, #24
 800c554:	af00      	add	r7, sp, #0
 800c556:	60f8      	str	r0, [r7, #12]
 800c558:	60b9      	str	r1, [r7, #8]
 800c55a:	4613      	mov	r3, r2
 800c55c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800c55e:	2301      	movs	r3, #1
 800c560:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	789b      	ldrb	r3, [r3, #2]
 800c566:	2b01      	cmp	r3, #1
 800c568:	d002      	beq.n	800c570 <USBH_CtlReq+0x20>
 800c56a:	2b02      	cmp	r3, #2
 800c56c:	d01d      	beq.n	800c5aa <USBH_CtlReq+0x5a>
#endif
#endif
      break;

    default:
      break;
 800c56e:	e043      	b.n	800c5f8 <USBH_CtlReq+0xa8>
      phost->Control.buff = buff;
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	68ba      	ldr	r2, [r7, #8]
 800c574:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	88fa      	ldrh	r2, [r7, #6]
 800c57a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	2201      	movs	r2, #1
 800c580:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800c582:	68fb      	ldr	r3, [r7, #12]
 800c584:	2202      	movs	r2, #2
 800c586:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800c588:	2301      	movs	r3, #1
 800c58a:	75fb      	strb	r3, [r7, #23]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	2203      	movs	r2, #3
 800c590:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c5a0:	2200      	movs	r2, #0
 800c5a2:	4619      	mov	r1, r3
 800c5a4:	f005 fb3e 	bl	8011c24 <osMessagePut>
      break;
 800c5a8:	e026      	b.n	800c5f8 <USBH_CtlReq+0xa8>
      status = USBH_HandleControl(phost);
 800c5aa:	68f8      	ldr	r0, [r7, #12]
 800c5ac:	f000 f82a 	bl	800c604 <USBH_HandleControl>
 800c5b0:	4603      	mov	r3, r0
 800c5b2:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800c5b4:	7dfb      	ldrb	r3, [r7, #23]
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d002      	beq.n	800c5c0 <USBH_CtlReq+0x70>
 800c5ba:	7dfb      	ldrb	r3, [r7, #23]
 800c5bc:	2b03      	cmp	r3, #3
 800c5be:	d106      	bne.n	800c5ce <USBH_CtlReq+0x7e>
        phost->RequestState = CMD_SEND;
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	2201      	movs	r2, #1
 800c5c4:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	2200      	movs	r2, #0
 800c5ca:	761a      	strb	r2, [r3, #24]
 800c5cc:	e005      	b.n	800c5da <USBH_CtlReq+0x8a>
      else if (status == USBH_FAIL)
 800c5ce:	7dfb      	ldrb	r3, [r7, #23]
 800c5d0:	2b02      	cmp	r3, #2
 800c5d2:	d102      	bne.n	800c5da <USBH_CtlReq+0x8a>
        phost->RequestState = CMD_SEND;
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	2201      	movs	r2, #1
 800c5d8:	709a      	strb	r2, [r3, #2]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	2203      	movs	r2, #3
 800c5de:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c5ee:	2200      	movs	r2, #0
 800c5f0:	4619      	mov	r1, r3
 800c5f2:	f005 fb17 	bl	8011c24 <osMessagePut>
      break;
 800c5f6:	bf00      	nop
  }
  return status;
 800c5f8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c5fa:	4618      	mov	r0, r3
 800c5fc:	3718      	adds	r7, #24
 800c5fe:	46bd      	mov	sp, r7
 800c600:	bd80      	pop	{r7, pc}
	...

0800c604 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800c604:	b580      	push	{r7, lr}
 800c606:	b086      	sub	sp, #24
 800c608:	af02      	add	r7, sp, #8
 800c60a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800c60c:	2301      	movs	r3, #1
 800c60e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800c610:	2300      	movs	r3, #0
 800c612:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	7e1b      	ldrb	r3, [r3, #24]
 800c618:	3b01      	subs	r3, #1
 800c61a:	2b0a      	cmp	r3, #10
 800c61c:	f200 8229 	bhi.w	800ca72 <USBH_HandleControl+0x46e>
 800c620:	a201      	add	r2, pc, #4	; (adr r2, 800c628 <USBH_HandleControl+0x24>)
 800c622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c626:	bf00      	nop
 800c628:	0800c655 	.word	0x0800c655
 800c62c:	0800c66f 	.word	0x0800c66f
 800c630:	0800c711 	.word	0x0800c711
 800c634:	0800c737 	.word	0x0800c737
 800c638:	0800c7c3 	.word	0x0800c7c3
 800c63c:	0800c7ed 	.word	0x0800c7ed
 800c640:	0800c8af 	.word	0x0800c8af
 800c644:	0800c8d1 	.word	0x0800c8d1
 800c648:	0800c963 	.word	0x0800c963
 800c64c:	0800c989 	.word	0x0800c989
 800c650:	0800ca1b 	.word	0x0800ca1b
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	f103 0110 	add.w	r1, r3, #16
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	795b      	ldrb	r3, [r3, #5]
 800c65e:	461a      	mov	r2, r3
 800c660:	6878      	ldr	r0, [r7, #4]
 800c662:	f000 fa17 	bl	800ca94 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	2202      	movs	r2, #2
 800c66a:	761a      	strb	r2, [r3, #24]
      break;
 800c66c:	e20c      	b.n	800ca88 <USBH_HandleControl+0x484>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	795b      	ldrb	r3, [r3, #5]
 800c672:	4619      	mov	r1, r3
 800c674:	6878      	ldr	r0, [r7, #4]
 800c676:	f007 ff79 	bl	801456c <USBH_LL_GetURBState>
 800c67a:	4603      	mov	r3, r0
 800c67c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800c67e:	7bbb      	ldrb	r3, [r7, #14]
 800c680:	2b01      	cmp	r3, #1
 800c682:	d12c      	bne.n	800c6de <USBH_HandleControl+0xda>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	7c1b      	ldrb	r3, [r3, #16]
 800c688:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c68c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	8adb      	ldrh	r3, [r3, #22]
 800c692:	2b00      	cmp	r3, #0
 800c694:	d00a      	beq.n	800c6ac <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800c696:	7b7b      	ldrb	r3, [r7, #13]
 800c698:	2b80      	cmp	r3, #128	; 0x80
 800c69a:	d103      	bne.n	800c6a4 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	2203      	movs	r2, #3
 800c6a0:	761a      	strb	r2, [r3, #24]
 800c6a2:	e00d      	b.n	800c6c0 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	2205      	movs	r2, #5
 800c6a8:	761a      	strb	r2, [r3, #24]
 800c6aa:	e009      	b.n	800c6c0 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 800c6ac:	7b7b      	ldrb	r3, [r7, #13]
 800c6ae:	2b80      	cmp	r3, #128	; 0x80
 800c6b0:	d103      	bne.n	800c6ba <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	2209      	movs	r2, #9
 800c6b6:	761a      	strb	r2, [r3, #24]
 800c6b8:	e002      	b.n	800c6c0 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	2207      	movs	r2, #7
 800c6be:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	2203      	movs	r2, #3
 800c6c4:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c6d4:	2200      	movs	r2, #0
 800c6d6:	4619      	mov	r1, r3
 800c6d8:	f005 faa4 	bl	8011c24 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800c6dc:	e1cb      	b.n	800ca76 <USBH_HandleControl+0x472>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800c6de:	7bbb      	ldrb	r3, [r7, #14]
 800c6e0:	2b04      	cmp	r3, #4
 800c6e2:	d003      	beq.n	800c6ec <USBH_HandleControl+0xe8>
 800c6e4:	7bbb      	ldrb	r3, [r7, #14]
 800c6e6:	2b02      	cmp	r3, #2
 800c6e8:	f040 81c5 	bne.w	800ca76 <USBH_HandleControl+0x472>
          phost->Control.state = CTRL_ERROR;
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	220b      	movs	r2, #11
 800c6f0:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	2203      	movs	r2, #3
 800c6f6:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c706:	2200      	movs	r2, #0
 800c708:	4619      	mov	r1, r3
 800c70a:	f005 fa8b 	bl	8011c24 <osMessagePut>
      break;
 800c70e:	e1b2      	b.n	800ca76 <USBH_HandleControl+0x472>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c716:	b29a      	uxth	r2, r3
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	6899      	ldr	r1, [r3, #8]
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	899a      	ldrh	r2, [r3, #12]
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	791b      	ldrb	r3, [r3, #4]
 800c728:	6878      	ldr	r0, [r7, #4]
 800c72a:	f000 f9f2 	bl	800cb12 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	2204      	movs	r2, #4
 800c732:	761a      	strb	r2, [r3, #24]
      break;
 800c734:	e1a8      	b.n	800ca88 <USBH_HandleControl+0x484>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	791b      	ldrb	r3, [r3, #4]
 800c73a:	4619      	mov	r1, r3
 800c73c:	6878      	ldr	r0, [r7, #4]
 800c73e:	f007 ff15 	bl	801456c <USBH_LL_GetURBState>
 800c742:	4603      	mov	r3, r0
 800c744:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800c746:	7bbb      	ldrb	r3, [r7, #14]
 800c748:	2b01      	cmp	r3, #1
 800c74a:	d110      	bne.n	800c76e <USBH_HandleControl+0x16a>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	2209      	movs	r2, #9
 800c750:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	2203      	movs	r2, #3
 800c756:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c766:	2200      	movs	r2, #0
 800c768:	4619      	mov	r1, r3
 800c76a:	f005 fa5b 	bl	8011c24 <osMessagePut>
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800c76e:	7bbb      	ldrb	r3, [r7, #14]
 800c770:	2b05      	cmp	r3, #5
 800c772:	d110      	bne.n	800c796 <USBH_HandleControl+0x192>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800c774:	2303      	movs	r3, #3
 800c776:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	2203      	movs	r2, #3
 800c77c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c78c:	2200      	movs	r2, #0
 800c78e:	4619      	mov	r1, r3
 800c790:	f005 fa48 	bl	8011c24 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800c794:	e171      	b.n	800ca7a <USBH_HandleControl+0x476>
        if (URB_Status == USBH_URB_ERROR)
 800c796:	7bbb      	ldrb	r3, [r7, #14]
 800c798:	2b04      	cmp	r3, #4
 800c79a:	f040 816e 	bne.w	800ca7a <USBH_HandleControl+0x476>
          phost->Control.state = CTRL_ERROR;
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	220b      	movs	r2, #11
 800c7a2:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	2203      	movs	r2, #3
 800c7a8:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c7b8:	2200      	movs	r2, #0
 800c7ba:	4619      	mov	r1, r3
 800c7bc:	f005 fa32 	bl	8011c24 <osMessagePut>
      break;
 800c7c0:	e15b      	b.n	800ca7a <USBH_HandleControl+0x476>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	6899      	ldr	r1, [r3, #8]
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	899a      	ldrh	r2, [r3, #12]
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	795b      	ldrb	r3, [r3, #5]
 800c7ce:	2001      	movs	r0, #1
 800c7d0:	9000      	str	r0, [sp, #0]
 800c7d2:	6878      	ldr	r0, [r7, #4]
 800c7d4:	f000 f978 	bl	800cac8 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c7de:	b29a      	uxth	r2, r3
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	2206      	movs	r2, #6
 800c7e8:	761a      	strb	r2, [r3, #24]
      break;
 800c7ea:	e14d      	b.n	800ca88 <USBH_HandleControl+0x484>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	795b      	ldrb	r3, [r3, #5]
 800c7f0:	4619      	mov	r1, r3
 800c7f2:	6878      	ldr	r0, [r7, #4]
 800c7f4:	f007 feba 	bl	801456c <USBH_LL_GetURBState>
 800c7f8:	4603      	mov	r3, r0
 800c7fa:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800c7fc:	7bbb      	ldrb	r3, [r7, #14]
 800c7fe:	2b01      	cmp	r3, #1
 800c800:	d111      	bne.n	800c826 <USBH_HandleControl+0x222>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	2207      	movs	r2, #7
 800c806:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	2203      	movs	r2, #3
 800c80c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c81c:	2200      	movs	r2, #0
 800c81e:	4619      	mov	r1, r3
 800c820:	f005 fa00 	bl	8011c24 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800c824:	e12b      	b.n	800ca7e <USBH_HandleControl+0x47a>
      else if (URB_Status == USBH_URB_STALL)
 800c826:	7bbb      	ldrb	r3, [r7, #14]
 800c828:	2b05      	cmp	r3, #5
 800c82a:	d113      	bne.n	800c854 <USBH_HandleControl+0x250>
        phost->Control.state = CTRL_STALLED;
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	220c      	movs	r2, #12
 800c830:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800c832:	2303      	movs	r3, #3
 800c834:	73fb      	strb	r3, [r7, #15]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	2203      	movs	r2, #3
 800c83a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c84a:	2200      	movs	r2, #0
 800c84c:	4619      	mov	r1, r3
 800c84e:	f005 f9e9 	bl	8011c24 <osMessagePut>
      break;
 800c852:	e114      	b.n	800ca7e <USBH_HandleControl+0x47a>
      else if (URB_Status == USBH_URB_NOTREADY)
 800c854:	7bbb      	ldrb	r3, [r7, #14]
 800c856:	2b02      	cmp	r3, #2
 800c858:	d111      	bne.n	800c87e <USBH_HandleControl+0x27a>
        phost->Control.state = CTRL_DATA_OUT;
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	2205      	movs	r2, #5
 800c85e:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	2203      	movs	r2, #3
 800c864:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c874:	2200      	movs	r2, #0
 800c876:	4619      	mov	r1, r3
 800c878:	f005 f9d4 	bl	8011c24 <osMessagePut>
      break;
 800c87c:	e0ff      	b.n	800ca7e <USBH_HandleControl+0x47a>
        if (URB_Status == USBH_URB_ERROR)
 800c87e:	7bbb      	ldrb	r3, [r7, #14]
 800c880:	2b04      	cmp	r3, #4
 800c882:	f040 80fc 	bne.w	800ca7e <USBH_HandleControl+0x47a>
          phost->Control.state = CTRL_ERROR;
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	220b      	movs	r2, #11
 800c88a:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800c88c:	2302      	movs	r3, #2
 800c88e:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	2203      	movs	r2, #3
 800c894:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c8a4:	2200      	movs	r2, #0
 800c8a6:	4619      	mov	r1, r3
 800c8a8:	f005 f9bc 	bl	8011c24 <osMessagePut>
      break;
 800c8ac:	e0e7      	b.n	800ca7e <USBH_HandleControl+0x47a>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	791b      	ldrb	r3, [r3, #4]
 800c8b2:	2200      	movs	r2, #0
 800c8b4:	2100      	movs	r1, #0
 800c8b6:	6878      	ldr	r0, [r7, #4]
 800c8b8:	f000 f92b 	bl	800cb12 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c8c2:	b29a      	uxth	r2, r3
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	2208      	movs	r2, #8
 800c8cc:	761a      	strb	r2, [r3, #24]

      break;
 800c8ce:	e0db      	b.n	800ca88 <USBH_HandleControl+0x484>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	791b      	ldrb	r3, [r3, #4]
 800c8d4:	4619      	mov	r1, r3
 800c8d6:	6878      	ldr	r0, [r7, #4]
 800c8d8:	f007 fe48 	bl	801456c <USBH_LL_GetURBState>
 800c8dc:	4603      	mov	r3, r0
 800c8de:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800c8e0:	7bbb      	ldrb	r3, [r7, #14]
 800c8e2:	2b01      	cmp	r3, #1
 800c8e4:	d113      	bne.n	800c90e <USBH_HandleControl+0x30a>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	220d      	movs	r2, #13
 800c8ea:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800c8ec:	2300      	movs	r3, #0
 800c8ee:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	2203      	movs	r2, #3
 800c8f4:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c904:	2200      	movs	r2, #0
 800c906:	4619      	mov	r1, r3
 800c908:	f005 f98c 	bl	8011c24 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800c90c:	e0b9      	b.n	800ca82 <USBH_HandleControl+0x47e>
      else if (URB_Status == USBH_URB_ERROR)
 800c90e:	7bbb      	ldrb	r3, [r7, #14]
 800c910:	2b04      	cmp	r3, #4
 800c912:	d111      	bne.n	800c938 <USBH_HandleControl+0x334>
        phost->Control.state = CTRL_ERROR;
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	220b      	movs	r2, #11
 800c918:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	2203      	movs	r2, #3
 800c91e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c92e:	2200      	movs	r2, #0
 800c930:	4619      	mov	r1, r3
 800c932:	f005 f977 	bl	8011c24 <osMessagePut>
      break;
 800c936:	e0a4      	b.n	800ca82 <USBH_HandleControl+0x47e>
        if (URB_Status == USBH_URB_STALL)
 800c938:	7bbb      	ldrb	r3, [r7, #14]
 800c93a:	2b05      	cmp	r3, #5
 800c93c:	f040 80a1 	bne.w	800ca82 <USBH_HandleControl+0x47e>
          status = USBH_NOT_SUPPORTED;
 800c940:	2303      	movs	r3, #3
 800c942:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	2203      	movs	r2, #3
 800c948:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c958:	2200      	movs	r2, #0
 800c95a:	4619      	mov	r1, r3
 800c95c:	f005 f962 	bl	8011c24 <osMessagePut>
      break;
 800c960:	e08f      	b.n	800ca82 <USBH_HandleControl+0x47e>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	795b      	ldrb	r3, [r3, #5]
 800c966:	2201      	movs	r2, #1
 800c968:	9200      	str	r2, [sp, #0]
 800c96a:	2200      	movs	r2, #0
 800c96c:	2100      	movs	r1, #0
 800c96e:	6878      	ldr	r0, [r7, #4]
 800c970:	f000 f8aa 	bl	800cac8 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c97a:	b29a      	uxth	r2, r3
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	220a      	movs	r2, #10
 800c984:	761a      	strb	r2, [r3, #24]
      break;
 800c986:	e07f      	b.n	800ca88 <USBH_HandleControl+0x484>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	795b      	ldrb	r3, [r3, #5]
 800c98c:	4619      	mov	r1, r3
 800c98e:	6878      	ldr	r0, [r7, #4]
 800c990:	f007 fdec 	bl	801456c <USBH_LL_GetURBState>
 800c994:	4603      	mov	r3, r0
 800c996:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800c998:	7bbb      	ldrb	r3, [r7, #14]
 800c99a:	2b01      	cmp	r3, #1
 800c99c:	d113      	bne.n	800c9c6 <USBH_HandleControl+0x3c2>
      {
        status = USBH_OK;
 800c99e:	2300      	movs	r3, #0
 800c9a0:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	220d      	movs	r2, #13
 800c9a6:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	2203      	movs	r2, #3
 800c9ac:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c9bc:	2200      	movs	r2, #0
 800c9be:	4619      	mov	r1, r3
 800c9c0:	f005 f930 	bl	8011c24 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800c9c4:	e05f      	b.n	800ca86 <USBH_HandleControl+0x482>
      else if (URB_Status == USBH_URB_NOTREADY)
 800c9c6:	7bbb      	ldrb	r3, [r7, #14]
 800c9c8:	2b02      	cmp	r3, #2
 800c9ca:	d111      	bne.n	800c9f0 <USBH_HandleControl+0x3ec>
        phost->Control.state = CTRL_STATUS_OUT;
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	2209      	movs	r2, #9
 800c9d0:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	2203      	movs	r2, #3
 800c9d6:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c9e6:	2200      	movs	r2, #0
 800c9e8:	4619      	mov	r1, r3
 800c9ea:	f005 f91b 	bl	8011c24 <osMessagePut>
      break;
 800c9ee:	e04a      	b.n	800ca86 <USBH_HandleControl+0x482>
        if (URB_Status == USBH_URB_ERROR)
 800c9f0:	7bbb      	ldrb	r3, [r7, #14]
 800c9f2:	2b04      	cmp	r3, #4
 800c9f4:	d147      	bne.n	800ca86 <USBH_HandleControl+0x482>
          phost->Control.state = CTRL_ERROR;
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	220b      	movs	r2, #11
 800c9fa:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	2203      	movs	r2, #3
 800ca00:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800ca10:	2200      	movs	r2, #0
 800ca12:	4619      	mov	r1, r3
 800ca14:	f005 f906 	bl	8011c24 <osMessagePut>
      break;
 800ca18:	e035      	b.n	800ca86 <USBH_HandleControl+0x482>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	7e5b      	ldrb	r3, [r3, #25]
 800ca1e:	3301      	adds	r3, #1
 800ca20:	b2da      	uxtb	r2, r3
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	765a      	strb	r2, [r3, #25]
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	7e5b      	ldrb	r3, [r3, #25]
 800ca2a:	2b02      	cmp	r3, #2
 800ca2c:	d806      	bhi.n	800ca3c <USBH_HandleControl+0x438>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	2201      	movs	r2, #1
 800ca32:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	2201      	movs	r2, #1
 800ca38:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800ca3a:	e025      	b.n	800ca88 <USBH_HandleControl+0x484>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ca42:	2106      	movs	r1, #6
 800ca44:	6878      	ldr	r0, [r7, #4]
 800ca46:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	2200      	movs	r2, #0
 800ca4c:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	795b      	ldrb	r3, [r3, #5]
 800ca52:	4619      	mov	r1, r3
 800ca54:	6878      	ldr	r0, [r7, #4]
 800ca56:	f000 f90d 	bl	800cc74 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	791b      	ldrb	r3, [r3, #4]
 800ca5e:	4619      	mov	r1, r3
 800ca60:	6878      	ldr	r0, [r7, #4]
 800ca62:	f000 f907 	bl	800cc74 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	2200      	movs	r2, #0
 800ca6a:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800ca6c:	2302      	movs	r3, #2
 800ca6e:	73fb      	strb	r3, [r7, #15]
      break;
 800ca70:	e00a      	b.n	800ca88 <USBH_HandleControl+0x484>

    default:
      break;
 800ca72:	bf00      	nop
 800ca74:	e008      	b.n	800ca88 <USBH_HandleControl+0x484>
      break;
 800ca76:	bf00      	nop
 800ca78:	e006      	b.n	800ca88 <USBH_HandleControl+0x484>
      break;
 800ca7a:	bf00      	nop
 800ca7c:	e004      	b.n	800ca88 <USBH_HandleControl+0x484>
      break;
 800ca7e:	bf00      	nop
 800ca80:	e002      	b.n	800ca88 <USBH_HandleControl+0x484>
      break;
 800ca82:	bf00      	nop
 800ca84:	e000      	b.n	800ca88 <USBH_HandleControl+0x484>
      break;
 800ca86:	bf00      	nop
  }

  return status;
 800ca88:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca8a:	4618      	mov	r0, r3
 800ca8c:	3710      	adds	r7, #16
 800ca8e:	46bd      	mov	sp, r7
 800ca90:	bd80      	pop	{r7, pc}
 800ca92:	bf00      	nop

0800ca94 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800ca94:	b580      	push	{r7, lr}
 800ca96:	b088      	sub	sp, #32
 800ca98:	af04      	add	r7, sp, #16
 800ca9a:	60f8      	str	r0, [r7, #12]
 800ca9c:	60b9      	str	r1, [r7, #8]
 800ca9e:	4613      	mov	r3, r2
 800caa0:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800caa2:	79f9      	ldrb	r1, [r7, #7]
 800caa4:	2300      	movs	r3, #0
 800caa6:	9303      	str	r3, [sp, #12]
 800caa8:	2308      	movs	r3, #8
 800caaa:	9302      	str	r3, [sp, #8]
 800caac:	68bb      	ldr	r3, [r7, #8]
 800caae:	9301      	str	r3, [sp, #4]
 800cab0:	2300      	movs	r3, #0
 800cab2:	9300      	str	r3, [sp, #0]
 800cab4:	2300      	movs	r3, #0
 800cab6:	2200      	movs	r2, #0
 800cab8:	68f8      	ldr	r0, [r7, #12]
 800caba:	f007 fd26 	bl	801450a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800cabe:	2300      	movs	r3, #0
}
 800cac0:	4618      	mov	r0, r3
 800cac2:	3710      	adds	r7, #16
 800cac4:	46bd      	mov	sp, r7
 800cac6:	bd80      	pop	{r7, pc}

0800cac8 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800cac8:	b580      	push	{r7, lr}
 800caca:	b088      	sub	sp, #32
 800cacc:	af04      	add	r7, sp, #16
 800cace:	60f8      	str	r0, [r7, #12]
 800cad0:	60b9      	str	r1, [r7, #8]
 800cad2:	4611      	mov	r1, r2
 800cad4:	461a      	mov	r2, r3
 800cad6:	460b      	mov	r3, r1
 800cad8:	80fb      	strh	r3, [r7, #6]
 800cada:	4613      	mov	r3, r2
 800cadc:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d001      	beq.n	800caec <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800cae8:	2300      	movs	r3, #0
 800caea:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800caec:	7979      	ldrb	r1, [r7, #5]
 800caee:	7e3b      	ldrb	r3, [r7, #24]
 800caf0:	9303      	str	r3, [sp, #12]
 800caf2:	88fb      	ldrh	r3, [r7, #6]
 800caf4:	9302      	str	r3, [sp, #8]
 800caf6:	68bb      	ldr	r3, [r7, #8]
 800caf8:	9301      	str	r3, [sp, #4]
 800cafa:	2301      	movs	r3, #1
 800cafc:	9300      	str	r3, [sp, #0]
 800cafe:	2300      	movs	r3, #0
 800cb00:	2200      	movs	r2, #0
 800cb02:	68f8      	ldr	r0, [r7, #12]
 800cb04:	f007 fd01 	bl	801450a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800cb08:	2300      	movs	r3, #0
}
 800cb0a:	4618      	mov	r0, r3
 800cb0c:	3710      	adds	r7, #16
 800cb0e:	46bd      	mov	sp, r7
 800cb10:	bd80      	pop	{r7, pc}

0800cb12 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800cb12:	b580      	push	{r7, lr}
 800cb14:	b088      	sub	sp, #32
 800cb16:	af04      	add	r7, sp, #16
 800cb18:	60f8      	str	r0, [r7, #12]
 800cb1a:	60b9      	str	r1, [r7, #8]
 800cb1c:	4611      	mov	r1, r2
 800cb1e:	461a      	mov	r2, r3
 800cb20:	460b      	mov	r3, r1
 800cb22:	80fb      	strh	r3, [r7, #6]
 800cb24:	4613      	mov	r3, r2
 800cb26:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cb28:	7979      	ldrb	r1, [r7, #5]
 800cb2a:	2300      	movs	r3, #0
 800cb2c:	9303      	str	r3, [sp, #12]
 800cb2e:	88fb      	ldrh	r3, [r7, #6]
 800cb30:	9302      	str	r3, [sp, #8]
 800cb32:	68bb      	ldr	r3, [r7, #8]
 800cb34:	9301      	str	r3, [sp, #4]
 800cb36:	2301      	movs	r3, #1
 800cb38:	9300      	str	r3, [sp, #0]
 800cb3a:	2300      	movs	r3, #0
 800cb3c:	2201      	movs	r2, #1
 800cb3e:	68f8      	ldr	r0, [r7, #12]
 800cb40:	f007 fce3 	bl	801450a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800cb44:	2300      	movs	r3, #0

}
 800cb46:	4618      	mov	r0, r3
 800cb48:	3710      	adds	r7, #16
 800cb4a:	46bd      	mov	sp, r7
 800cb4c:	bd80      	pop	{r7, pc}

0800cb4e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800cb4e:	b580      	push	{r7, lr}
 800cb50:	b088      	sub	sp, #32
 800cb52:	af04      	add	r7, sp, #16
 800cb54:	60f8      	str	r0, [r7, #12]
 800cb56:	60b9      	str	r1, [r7, #8]
 800cb58:	4611      	mov	r1, r2
 800cb5a:	461a      	mov	r2, r3
 800cb5c:	460b      	mov	r3, r1
 800cb5e:	80fb      	strh	r3, [r7, #6]
 800cb60:	4613      	mov	r3, r2
 800cb62:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d001      	beq.n	800cb72 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800cb6e:	2300      	movs	r3, #0
 800cb70:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cb72:	7979      	ldrb	r1, [r7, #5]
 800cb74:	7e3b      	ldrb	r3, [r7, #24]
 800cb76:	9303      	str	r3, [sp, #12]
 800cb78:	88fb      	ldrh	r3, [r7, #6]
 800cb7a:	9302      	str	r3, [sp, #8]
 800cb7c:	68bb      	ldr	r3, [r7, #8]
 800cb7e:	9301      	str	r3, [sp, #4]
 800cb80:	2301      	movs	r3, #1
 800cb82:	9300      	str	r3, [sp, #0]
 800cb84:	2302      	movs	r3, #2
 800cb86:	2200      	movs	r2, #0
 800cb88:	68f8      	ldr	r0, [r7, #12]
 800cb8a:	f007 fcbe 	bl	801450a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800cb8e:	2300      	movs	r3, #0
}
 800cb90:	4618      	mov	r0, r3
 800cb92:	3710      	adds	r7, #16
 800cb94:	46bd      	mov	sp, r7
 800cb96:	bd80      	pop	{r7, pc}

0800cb98 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800cb98:	b580      	push	{r7, lr}
 800cb9a:	b088      	sub	sp, #32
 800cb9c:	af04      	add	r7, sp, #16
 800cb9e:	60f8      	str	r0, [r7, #12]
 800cba0:	60b9      	str	r1, [r7, #8]
 800cba2:	4611      	mov	r1, r2
 800cba4:	461a      	mov	r2, r3
 800cba6:	460b      	mov	r3, r1
 800cba8:	80fb      	strh	r3, [r7, #6]
 800cbaa:	4613      	mov	r3, r2
 800cbac:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cbae:	7979      	ldrb	r1, [r7, #5]
 800cbb0:	2300      	movs	r3, #0
 800cbb2:	9303      	str	r3, [sp, #12]
 800cbb4:	88fb      	ldrh	r3, [r7, #6]
 800cbb6:	9302      	str	r3, [sp, #8]
 800cbb8:	68bb      	ldr	r3, [r7, #8]
 800cbba:	9301      	str	r3, [sp, #4]
 800cbbc:	2301      	movs	r3, #1
 800cbbe:	9300      	str	r3, [sp, #0]
 800cbc0:	2302      	movs	r3, #2
 800cbc2:	2201      	movs	r2, #1
 800cbc4:	68f8      	ldr	r0, [r7, #12]
 800cbc6:	f007 fca0 	bl	801450a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800cbca:	2300      	movs	r3, #0
}
 800cbcc:	4618      	mov	r0, r3
 800cbce:	3710      	adds	r7, #16
 800cbd0:	46bd      	mov	sp, r7
 800cbd2:	bd80      	pop	{r7, pc}

0800cbd4 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800cbd4:	b580      	push	{r7, lr}
 800cbd6:	b086      	sub	sp, #24
 800cbd8:	af04      	add	r7, sp, #16
 800cbda:	6078      	str	r0, [r7, #4]
 800cbdc:	4608      	mov	r0, r1
 800cbde:	4611      	mov	r1, r2
 800cbe0:	461a      	mov	r2, r3
 800cbe2:	4603      	mov	r3, r0
 800cbe4:	70fb      	strb	r3, [r7, #3]
 800cbe6:	460b      	mov	r3, r1
 800cbe8:	70bb      	strb	r3, [r7, #2]
 800cbea:	4613      	mov	r3, r2
 800cbec:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800cbee:	7878      	ldrb	r0, [r7, #1]
 800cbf0:	78ba      	ldrb	r2, [r7, #2]
 800cbf2:	78f9      	ldrb	r1, [r7, #3]
 800cbf4:	8b3b      	ldrh	r3, [r7, #24]
 800cbf6:	9302      	str	r3, [sp, #8]
 800cbf8:	7d3b      	ldrb	r3, [r7, #20]
 800cbfa:	9301      	str	r3, [sp, #4]
 800cbfc:	7c3b      	ldrb	r3, [r7, #16]
 800cbfe:	9300      	str	r3, [sp, #0]
 800cc00:	4603      	mov	r3, r0
 800cc02:	6878      	ldr	r0, [r7, #4]
 800cc04:	f007 fc33 	bl	801446e <USBH_LL_OpenPipe>

  return USBH_OK;
 800cc08:	2300      	movs	r3, #0
}
 800cc0a:	4618      	mov	r0, r3
 800cc0c:	3708      	adds	r7, #8
 800cc0e:	46bd      	mov	sp, r7
 800cc10:	bd80      	pop	{r7, pc}

0800cc12 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800cc12:	b580      	push	{r7, lr}
 800cc14:	b082      	sub	sp, #8
 800cc16:	af00      	add	r7, sp, #0
 800cc18:	6078      	str	r0, [r7, #4]
 800cc1a:	460b      	mov	r3, r1
 800cc1c:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800cc1e:	78fb      	ldrb	r3, [r7, #3]
 800cc20:	4619      	mov	r1, r3
 800cc22:	6878      	ldr	r0, [r7, #4]
 800cc24:	f007 fc52 	bl	80144cc <USBH_LL_ClosePipe>

  return USBH_OK;
 800cc28:	2300      	movs	r3, #0
}
 800cc2a:	4618      	mov	r0, r3
 800cc2c:	3708      	adds	r7, #8
 800cc2e:	46bd      	mov	sp, r7
 800cc30:	bd80      	pop	{r7, pc}

0800cc32 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800cc32:	b580      	push	{r7, lr}
 800cc34:	b084      	sub	sp, #16
 800cc36:	af00      	add	r7, sp, #0
 800cc38:	6078      	str	r0, [r7, #4]
 800cc3a:	460b      	mov	r3, r1
 800cc3c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800cc3e:	6878      	ldr	r0, [r7, #4]
 800cc40:	f000 f836 	bl	800ccb0 <USBH_GetFreePipe>
 800cc44:	4603      	mov	r3, r0
 800cc46:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800cc48:	89fb      	ldrh	r3, [r7, #14]
 800cc4a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cc4e:	4293      	cmp	r3, r2
 800cc50:	d00a      	beq.n	800cc68 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800cc52:	78fa      	ldrb	r2, [r7, #3]
 800cc54:	89fb      	ldrh	r3, [r7, #14]
 800cc56:	f003 030f 	and.w	r3, r3, #15
 800cc5a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800cc5e:	6879      	ldr	r1, [r7, #4]
 800cc60:	33e0      	adds	r3, #224	; 0xe0
 800cc62:	009b      	lsls	r3, r3, #2
 800cc64:	440b      	add	r3, r1
 800cc66:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800cc68:	89fb      	ldrh	r3, [r7, #14]
 800cc6a:	b2db      	uxtb	r3, r3
}
 800cc6c:	4618      	mov	r0, r3
 800cc6e:	3710      	adds	r7, #16
 800cc70:	46bd      	mov	sp, r7
 800cc72:	bd80      	pop	{r7, pc}

0800cc74 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800cc74:	b480      	push	{r7}
 800cc76:	b083      	sub	sp, #12
 800cc78:	af00      	add	r7, sp, #0
 800cc7a:	6078      	str	r0, [r7, #4]
 800cc7c:	460b      	mov	r3, r1
 800cc7e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800cc80:	78fb      	ldrb	r3, [r7, #3]
 800cc82:	2b0f      	cmp	r3, #15
 800cc84:	d80d      	bhi.n	800cca2 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800cc86:	78fb      	ldrb	r3, [r7, #3]
 800cc88:	687a      	ldr	r2, [r7, #4]
 800cc8a:	33e0      	adds	r3, #224	; 0xe0
 800cc8c:	009b      	lsls	r3, r3, #2
 800cc8e:	4413      	add	r3, r2
 800cc90:	685a      	ldr	r2, [r3, #4]
 800cc92:	78fb      	ldrb	r3, [r7, #3]
 800cc94:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800cc98:	6879      	ldr	r1, [r7, #4]
 800cc9a:	33e0      	adds	r3, #224	; 0xe0
 800cc9c:	009b      	lsls	r3, r3, #2
 800cc9e:	440b      	add	r3, r1
 800cca0:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800cca2:	2300      	movs	r3, #0
}
 800cca4:	4618      	mov	r0, r3
 800cca6:	370c      	adds	r7, #12
 800cca8:	46bd      	mov	sp, r7
 800ccaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccae:	4770      	bx	lr

0800ccb0 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800ccb0:	b480      	push	{r7}
 800ccb2:	b085      	sub	sp, #20
 800ccb4:	af00      	add	r7, sp, #0
 800ccb6:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800ccb8:	2300      	movs	r3, #0
 800ccba:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800ccbc:	2300      	movs	r3, #0
 800ccbe:	73fb      	strb	r3, [r7, #15]
 800ccc0:	e00f      	b.n	800cce2 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800ccc2:	7bfb      	ldrb	r3, [r7, #15]
 800ccc4:	687a      	ldr	r2, [r7, #4]
 800ccc6:	33e0      	adds	r3, #224	; 0xe0
 800ccc8:	009b      	lsls	r3, r3, #2
 800ccca:	4413      	add	r3, r2
 800cccc:	685b      	ldr	r3, [r3, #4]
 800ccce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d102      	bne.n	800ccdc <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800ccd6:	7bfb      	ldrb	r3, [r7, #15]
 800ccd8:	b29b      	uxth	r3, r3
 800ccda:	e007      	b.n	800ccec <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800ccdc:	7bfb      	ldrb	r3, [r7, #15]
 800ccde:	3301      	adds	r3, #1
 800cce0:	73fb      	strb	r3, [r7, #15]
 800cce2:	7bfb      	ldrb	r3, [r7, #15]
 800cce4:	2b0f      	cmp	r3, #15
 800cce6:	d9ec      	bls.n	800ccc2 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800cce8:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800ccec:	4618      	mov	r0, r3
 800ccee:	3714      	adds	r7, #20
 800ccf0:	46bd      	mov	sp, r7
 800ccf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccf6:	4770      	bx	lr

0800ccf8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800ccf8:	b580      	push	{r7, lr}
 800ccfa:	b084      	sub	sp, #16
 800ccfc:	af00      	add	r7, sp, #0
 800ccfe:	4603      	mov	r3, r0
 800cd00:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800cd02:	79fb      	ldrb	r3, [r7, #7]
 800cd04:	4a08      	ldr	r2, [pc, #32]	; (800cd28 <disk_status+0x30>)
 800cd06:	009b      	lsls	r3, r3, #2
 800cd08:	4413      	add	r3, r2
 800cd0a:	685b      	ldr	r3, [r3, #4]
 800cd0c:	685b      	ldr	r3, [r3, #4]
 800cd0e:	79fa      	ldrb	r2, [r7, #7]
 800cd10:	4905      	ldr	r1, [pc, #20]	; (800cd28 <disk_status+0x30>)
 800cd12:	440a      	add	r2, r1
 800cd14:	7d12      	ldrb	r2, [r2, #20]
 800cd16:	4610      	mov	r0, r2
 800cd18:	4798      	blx	r3
 800cd1a:	4603      	mov	r3, r0
 800cd1c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800cd1e:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd20:	4618      	mov	r0, r3
 800cd22:	3710      	adds	r7, #16
 800cd24:	46bd      	mov	sp, r7
 800cd26:	bd80      	pop	{r7, pc}
 800cd28:	200022ec 	.word	0x200022ec

0800cd2c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800cd2c:	b580      	push	{r7, lr}
 800cd2e:	b084      	sub	sp, #16
 800cd30:	af00      	add	r7, sp, #0
 800cd32:	4603      	mov	r3, r0
 800cd34:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800cd36:	2300      	movs	r3, #0
 800cd38:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800cd3a:	79fb      	ldrb	r3, [r7, #7]
 800cd3c:	4a0d      	ldr	r2, [pc, #52]	; (800cd74 <disk_initialize+0x48>)
 800cd3e:	5cd3      	ldrb	r3, [r2, r3]
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d111      	bne.n	800cd68 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800cd44:	79fb      	ldrb	r3, [r7, #7]
 800cd46:	4a0b      	ldr	r2, [pc, #44]	; (800cd74 <disk_initialize+0x48>)
 800cd48:	2101      	movs	r1, #1
 800cd4a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800cd4c:	79fb      	ldrb	r3, [r7, #7]
 800cd4e:	4a09      	ldr	r2, [pc, #36]	; (800cd74 <disk_initialize+0x48>)
 800cd50:	009b      	lsls	r3, r3, #2
 800cd52:	4413      	add	r3, r2
 800cd54:	685b      	ldr	r3, [r3, #4]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	79fa      	ldrb	r2, [r7, #7]
 800cd5a:	4906      	ldr	r1, [pc, #24]	; (800cd74 <disk_initialize+0x48>)
 800cd5c:	440a      	add	r2, r1
 800cd5e:	7d12      	ldrb	r2, [r2, #20]
 800cd60:	4610      	mov	r0, r2
 800cd62:	4798      	blx	r3
 800cd64:	4603      	mov	r3, r0
 800cd66:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800cd68:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd6a:	4618      	mov	r0, r3
 800cd6c:	3710      	adds	r7, #16
 800cd6e:	46bd      	mov	sp, r7
 800cd70:	bd80      	pop	{r7, pc}
 800cd72:	bf00      	nop
 800cd74:	200022ec 	.word	0x200022ec

0800cd78 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800cd78:	b590      	push	{r4, r7, lr}
 800cd7a:	b087      	sub	sp, #28
 800cd7c:	af00      	add	r7, sp, #0
 800cd7e:	60b9      	str	r1, [r7, #8]
 800cd80:	607a      	str	r2, [r7, #4]
 800cd82:	603b      	str	r3, [r7, #0]
 800cd84:	4603      	mov	r3, r0
 800cd86:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800cd88:	7bfb      	ldrb	r3, [r7, #15]
 800cd8a:	4a0a      	ldr	r2, [pc, #40]	; (800cdb4 <disk_read+0x3c>)
 800cd8c:	009b      	lsls	r3, r3, #2
 800cd8e:	4413      	add	r3, r2
 800cd90:	685b      	ldr	r3, [r3, #4]
 800cd92:	689c      	ldr	r4, [r3, #8]
 800cd94:	7bfb      	ldrb	r3, [r7, #15]
 800cd96:	4a07      	ldr	r2, [pc, #28]	; (800cdb4 <disk_read+0x3c>)
 800cd98:	4413      	add	r3, r2
 800cd9a:	7d18      	ldrb	r0, [r3, #20]
 800cd9c:	683b      	ldr	r3, [r7, #0]
 800cd9e:	687a      	ldr	r2, [r7, #4]
 800cda0:	68b9      	ldr	r1, [r7, #8]
 800cda2:	47a0      	blx	r4
 800cda4:	4603      	mov	r3, r0
 800cda6:	75fb      	strb	r3, [r7, #23]
  return res;
 800cda8:	7dfb      	ldrb	r3, [r7, #23]
}
 800cdaa:	4618      	mov	r0, r3
 800cdac:	371c      	adds	r7, #28
 800cdae:	46bd      	mov	sp, r7
 800cdb0:	bd90      	pop	{r4, r7, pc}
 800cdb2:	bf00      	nop
 800cdb4:	200022ec 	.word	0x200022ec

0800cdb8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800cdb8:	b590      	push	{r4, r7, lr}
 800cdba:	b087      	sub	sp, #28
 800cdbc:	af00      	add	r7, sp, #0
 800cdbe:	60b9      	str	r1, [r7, #8]
 800cdc0:	607a      	str	r2, [r7, #4]
 800cdc2:	603b      	str	r3, [r7, #0]
 800cdc4:	4603      	mov	r3, r0
 800cdc6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800cdc8:	7bfb      	ldrb	r3, [r7, #15]
 800cdca:	4a0a      	ldr	r2, [pc, #40]	; (800cdf4 <disk_write+0x3c>)
 800cdcc:	009b      	lsls	r3, r3, #2
 800cdce:	4413      	add	r3, r2
 800cdd0:	685b      	ldr	r3, [r3, #4]
 800cdd2:	68dc      	ldr	r4, [r3, #12]
 800cdd4:	7bfb      	ldrb	r3, [r7, #15]
 800cdd6:	4a07      	ldr	r2, [pc, #28]	; (800cdf4 <disk_write+0x3c>)
 800cdd8:	4413      	add	r3, r2
 800cdda:	7d18      	ldrb	r0, [r3, #20]
 800cddc:	683b      	ldr	r3, [r7, #0]
 800cdde:	687a      	ldr	r2, [r7, #4]
 800cde0:	68b9      	ldr	r1, [r7, #8]
 800cde2:	47a0      	blx	r4
 800cde4:	4603      	mov	r3, r0
 800cde6:	75fb      	strb	r3, [r7, #23]
  return res;
 800cde8:	7dfb      	ldrb	r3, [r7, #23]
}
 800cdea:	4618      	mov	r0, r3
 800cdec:	371c      	adds	r7, #28
 800cdee:	46bd      	mov	sp, r7
 800cdf0:	bd90      	pop	{r4, r7, pc}
 800cdf2:	bf00      	nop
 800cdf4:	200022ec 	.word	0x200022ec

0800cdf8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800cdf8:	b580      	push	{r7, lr}
 800cdfa:	b084      	sub	sp, #16
 800cdfc:	af00      	add	r7, sp, #0
 800cdfe:	4603      	mov	r3, r0
 800ce00:	603a      	str	r2, [r7, #0]
 800ce02:	71fb      	strb	r3, [r7, #7]
 800ce04:	460b      	mov	r3, r1
 800ce06:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800ce08:	79fb      	ldrb	r3, [r7, #7]
 800ce0a:	4a09      	ldr	r2, [pc, #36]	; (800ce30 <disk_ioctl+0x38>)
 800ce0c:	009b      	lsls	r3, r3, #2
 800ce0e:	4413      	add	r3, r2
 800ce10:	685b      	ldr	r3, [r3, #4]
 800ce12:	691b      	ldr	r3, [r3, #16]
 800ce14:	79fa      	ldrb	r2, [r7, #7]
 800ce16:	4906      	ldr	r1, [pc, #24]	; (800ce30 <disk_ioctl+0x38>)
 800ce18:	440a      	add	r2, r1
 800ce1a:	7d10      	ldrb	r0, [r2, #20]
 800ce1c:	79b9      	ldrb	r1, [r7, #6]
 800ce1e:	683a      	ldr	r2, [r7, #0]
 800ce20:	4798      	blx	r3
 800ce22:	4603      	mov	r3, r0
 800ce24:	73fb      	strb	r3, [r7, #15]
  return res;
 800ce26:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce28:	4618      	mov	r0, r3
 800ce2a:	3710      	adds	r7, #16
 800ce2c:	46bd      	mov	sp, r7
 800ce2e:	bd80      	pop	{r7, pc}
 800ce30:	200022ec 	.word	0x200022ec

0800ce34 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800ce34:	b480      	push	{r7}
 800ce36:	b085      	sub	sp, #20
 800ce38:	af00      	add	r7, sp, #0
 800ce3a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	3301      	adds	r3, #1
 800ce40:	781b      	ldrb	r3, [r3, #0]
 800ce42:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800ce44:	89fb      	ldrh	r3, [r7, #14]
 800ce46:	021b      	lsls	r3, r3, #8
 800ce48:	b21a      	sxth	r2, r3
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	781b      	ldrb	r3, [r3, #0]
 800ce4e:	b21b      	sxth	r3, r3
 800ce50:	4313      	orrs	r3, r2
 800ce52:	b21b      	sxth	r3, r3
 800ce54:	81fb      	strh	r3, [r7, #14]
	return rv;
 800ce56:	89fb      	ldrh	r3, [r7, #14]
}
 800ce58:	4618      	mov	r0, r3
 800ce5a:	3714      	adds	r7, #20
 800ce5c:	46bd      	mov	sp, r7
 800ce5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce62:	4770      	bx	lr

0800ce64 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800ce64:	b480      	push	{r7}
 800ce66:	b085      	sub	sp, #20
 800ce68:	af00      	add	r7, sp, #0
 800ce6a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	3303      	adds	r3, #3
 800ce70:	781b      	ldrb	r3, [r3, #0]
 800ce72:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	021b      	lsls	r3, r3, #8
 800ce78:	687a      	ldr	r2, [r7, #4]
 800ce7a:	3202      	adds	r2, #2
 800ce7c:	7812      	ldrb	r2, [r2, #0]
 800ce7e:	4313      	orrs	r3, r2
 800ce80:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800ce82:	68fb      	ldr	r3, [r7, #12]
 800ce84:	021b      	lsls	r3, r3, #8
 800ce86:	687a      	ldr	r2, [r7, #4]
 800ce88:	3201      	adds	r2, #1
 800ce8a:	7812      	ldrb	r2, [r2, #0]
 800ce8c:	4313      	orrs	r3, r2
 800ce8e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800ce90:	68fb      	ldr	r3, [r7, #12]
 800ce92:	021b      	lsls	r3, r3, #8
 800ce94:	687a      	ldr	r2, [r7, #4]
 800ce96:	7812      	ldrb	r2, [r2, #0]
 800ce98:	4313      	orrs	r3, r2
 800ce9a:	60fb      	str	r3, [r7, #12]
	return rv;
 800ce9c:	68fb      	ldr	r3, [r7, #12]
}
 800ce9e:	4618      	mov	r0, r3
 800cea0:	3714      	adds	r7, #20
 800cea2:	46bd      	mov	sp, r7
 800cea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cea8:	4770      	bx	lr

0800ceaa <ld_qword>:

#if _FS_EXFAT
static
QWORD ld_qword (const BYTE* ptr)	/* Load an 8-byte little-endian word */
{
 800ceaa:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800ceae:	b09d      	sub	sp, #116	; 0x74
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	6678      	str	r0, [r7, #100]	; 0x64
	QWORD rv;

	rv = ptr[7];
 800ceb4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ceb6:	3307      	adds	r3, #7
 800ceb8:	781b      	ldrb	r3, [r3, #0]
 800ceba:	b2db      	uxtb	r3, r3
 800cebc:	2200      	movs	r2, #0
 800cebe:	469a      	mov	sl, r3
 800cec0:	4693      	mov	fp, r2
 800cec2:	e9c7 ab1a 	strd	sl, fp, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[6];
 800cec6:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800ceca:	f04f 0000 	mov.w	r0, #0
 800cece:	f04f 0100 	mov.w	r1, #0
 800ced2:	0219      	lsls	r1, r3, #8
 800ced4:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800ced8:	0210      	lsls	r0, r2, #8
 800ceda:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cedc:	3306      	adds	r3, #6
 800cede:	781b      	ldrb	r3, [r3, #0]
 800cee0:	b2db      	uxtb	r3, r3
 800cee2:	2200      	movs	r2, #0
 800cee4:	461c      	mov	r4, r3
 800cee6:	4615      	mov	r5, r2
 800cee8:	ea40 0804 	orr.w	r8, r0, r4
 800ceec:	ea41 0905 	orr.w	r9, r1, r5
 800cef0:	e9c7 891a 	strd	r8, r9, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[5];
 800cef4:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800cef8:	f04f 0000 	mov.w	r0, #0
 800cefc:	f04f 0100 	mov.w	r1, #0
 800cf00:	0219      	lsls	r1, r3, #8
 800cf02:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800cf06:	0210      	lsls	r0, r2, #8
 800cf08:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cf0a:	3305      	adds	r3, #5
 800cf0c:	781b      	ldrb	r3, [r3, #0]
 800cf0e:	b2db      	uxtb	r3, r3
 800cf10:	2200      	movs	r2, #0
 800cf12:	65bb      	str	r3, [r7, #88]	; 0x58
 800cf14:	65fa      	str	r2, [r7, #92]	; 0x5c
 800cf16:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 800cf1a:	4623      	mov	r3, r4
 800cf1c:	4303      	orrs	r3, r0
 800cf1e:	62bb      	str	r3, [r7, #40]	; 0x28
 800cf20:	462b      	mov	r3, r5
 800cf22:	430b      	orrs	r3, r1
 800cf24:	62fb      	str	r3, [r7, #44]	; 0x2c
 800cf26:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800cf2a:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[4];
 800cf2e:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800cf32:	f04f 0000 	mov.w	r0, #0
 800cf36:	f04f 0100 	mov.w	r1, #0
 800cf3a:	0219      	lsls	r1, r3, #8
 800cf3c:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800cf40:	0210      	lsls	r0, r2, #8
 800cf42:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cf44:	3304      	adds	r3, #4
 800cf46:	781b      	ldrb	r3, [r3, #0]
 800cf48:	b2db      	uxtb	r3, r3
 800cf4a:	2200      	movs	r2, #0
 800cf4c:	653b      	str	r3, [r7, #80]	; 0x50
 800cf4e:	657a      	str	r2, [r7, #84]	; 0x54
 800cf50:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 800cf54:	4623      	mov	r3, r4
 800cf56:	4303      	orrs	r3, r0
 800cf58:	623b      	str	r3, [r7, #32]
 800cf5a:	462b      	mov	r3, r5
 800cf5c:	430b      	orrs	r3, r1
 800cf5e:	627b      	str	r3, [r7, #36]	; 0x24
 800cf60:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800cf64:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[3];
 800cf68:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800cf6c:	f04f 0000 	mov.w	r0, #0
 800cf70:	f04f 0100 	mov.w	r1, #0
 800cf74:	0219      	lsls	r1, r3, #8
 800cf76:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800cf7a:	0210      	lsls	r0, r2, #8
 800cf7c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cf7e:	3303      	adds	r3, #3
 800cf80:	781b      	ldrb	r3, [r3, #0]
 800cf82:	b2db      	uxtb	r3, r3
 800cf84:	2200      	movs	r2, #0
 800cf86:	64bb      	str	r3, [r7, #72]	; 0x48
 800cf88:	64fa      	str	r2, [r7, #76]	; 0x4c
 800cf8a:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 800cf8e:	4623      	mov	r3, r4
 800cf90:	4303      	orrs	r3, r0
 800cf92:	61bb      	str	r3, [r7, #24]
 800cf94:	462b      	mov	r3, r5
 800cf96:	430b      	orrs	r3, r1
 800cf98:	61fb      	str	r3, [r7, #28]
 800cf9a:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800cf9e:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[2];
 800cfa2:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800cfa6:	f04f 0000 	mov.w	r0, #0
 800cfaa:	f04f 0100 	mov.w	r1, #0
 800cfae:	0219      	lsls	r1, r3, #8
 800cfb0:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800cfb4:	0210      	lsls	r0, r2, #8
 800cfb6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cfb8:	3302      	adds	r3, #2
 800cfba:	781b      	ldrb	r3, [r3, #0]
 800cfbc:	b2db      	uxtb	r3, r3
 800cfbe:	2200      	movs	r2, #0
 800cfc0:	643b      	str	r3, [r7, #64]	; 0x40
 800cfc2:	647a      	str	r2, [r7, #68]	; 0x44
 800cfc4:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 800cfc8:	4623      	mov	r3, r4
 800cfca:	4303      	orrs	r3, r0
 800cfcc:	613b      	str	r3, [r7, #16]
 800cfce:	462b      	mov	r3, r5
 800cfd0:	430b      	orrs	r3, r1
 800cfd2:	617b      	str	r3, [r7, #20]
 800cfd4:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800cfd8:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[1];
 800cfdc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800cfe0:	f04f 0200 	mov.w	r2, #0
 800cfe4:	f04f 0300 	mov.w	r3, #0
 800cfe8:	020b      	lsls	r3, r1, #8
 800cfea:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800cfee:	0202      	lsls	r2, r0, #8
 800cff0:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800cff2:	3101      	adds	r1, #1
 800cff4:	7809      	ldrb	r1, [r1, #0]
 800cff6:	b2c9      	uxtb	r1, r1
 800cff8:	2000      	movs	r0, #0
 800cffa:	63b9      	str	r1, [r7, #56]	; 0x38
 800cffc:	63f8      	str	r0, [r7, #60]	; 0x3c
 800cffe:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 800d002:	4621      	mov	r1, r4
 800d004:	4311      	orrs	r1, r2
 800d006:	60b9      	str	r1, [r7, #8]
 800d008:	4629      	mov	r1, r5
 800d00a:	4319      	orrs	r1, r3
 800d00c:	60f9      	str	r1, [r7, #12]
 800d00e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800d012:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[0];
 800d016:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800d01a:	f04f 0200 	mov.w	r2, #0
 800d01e:	f04f 0300 	mov.w	r3, #0
 800d022:	020b      	lsls	r3, r1, #8
 800d024:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d028:	0202      	lsls	r2, r0, #8
 800d02a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800d02c:	7809      	ldrb	r1, [r1, #0]
 800d02e:	b2c9      	uxtb	r1, r1
 800d030:	2000      	movs	r0, #0
 800d032:	6339      	str	r1, [r7, #48]	; 0x30
 800d034:	6378      	str	r0, [r7, #52]	; 0x34
 800d036:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800d03a:	4621      	mov	r1, r4
 800d03c:	4311      	orrs	r1, r2
 800d03e:	6039      	str	r1, [r7, #0]
 800d040:	4629      	mov	r1, r5
 800d042:	4319      	orrs	r1, r3
 800d044:	6079      	str	r1, [r7, #4]
 800d046:	e9d7 3400 	ldrd	r3, r4, [r7]
 800d04a:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	return rv;
 800d04e:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
}
 800d052:	4610      	mov	r0, r2
 800d054:	4619      	mov	r1, r3
 800d056:	3774      	adds	r7, #116	; 0x74
 800d058:	46bd      	mov	sp, r7
 800d05a:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800d05e:	4770      	bx	lr

0800d060 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800d060:	b480      	push	{r7}
 800d062:	b083      	sub	sp, #12
 800d064:	af00      	add	r7, sp, #0
 800d066:	6078      	str	r0, [r7, #4]
 800d068:	460b      	mov	r3, r1
 800d06a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	1c5a      	adds	r2, r3, #1
 800d070:	607a      	str	r2, [r7, #4]
 800d072:	887a      	ldrh	r2, [r7, #2]
 800d074:	b2d2      	uxtb	r2, r2
 800d076:	701a      	strb	r2, [r3, #0]
 800d078:	887b      	ldrh	r3, [r7, #2]
 800d07a:	0a1b      	lsrs	r3, r3, #8
 800d07c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	1c5a      	adds	r2, r3, #1
 800d082:	607a      	str	r2, [r7, #4]
 800d084:	887a      	ldrh	r2, [r7, #2]
 800d086:	b2d2      	uxtb	r2, r2
 800d088:	701a      	strb	r2, [r3, #0]
}
 800d08a:	bf00      	nop
 800d08c:	370c      	adds	r7, #12
 800d08e:	46bd      	mov	sp, r7
 800d090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d094:	4770      	bx	lr

0800d096 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800d096:	b480      	push	{r7}
 800d098:	b083      	sub	sp, #12
 800d09a:	af00      	add	r7, sp, #0
 800d09c:	6078      	str	r0, [r7, #4]
 800d09e:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	1c5a      	adds	r2, r3, #1
 800d0a4:	607a      	str	r2, [r7, #4]
 800d0a6:	683a      	ldr	r2, [r7, #0]
 800d0a8:	b2d2      	uxtb	r2, r2
 800d0aa:	701a      	strb	r2, [r3, #0]
 800d0ac:	683b      	ldr	r3, [r7, #0]
 800d0ae:	0a1b      	lsrs	r3, r3, #8
 800d0b0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	1c5a      	adds	r2, r3, #1
 800d0b6:	607a      	str	r2, [r7, #4]
 800d0b8:	683a      	ldr	r2, [r7, #0]
 800d0ba:	b2d2      	uxtb	r2, r2
 800d0bc:	701a      	strb	r2, [r3, #0]
 800d0be:	683b      	ldr	r3, [r7, #0]
 800d0c0:	0a1b      	lsrs	r3, r3, #8
 800d0c2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	1c5a      	adds	r2, r3, #1
 800d0c8:	607a      	str	r2, [r7, #4]
 800d0ca:	683a      	ldr	r2, [r7, #0]
 800d0cc:	b2d2      	uxtb	r2, r2
 800d0ce:	701a      	strb	r2, [r3, #0]
 800d0d0:	683b      	ldr	r3, [r7, #0]
 800d0d2:	0a1b      	lsrs	r3, r3, #8
 800d0d4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	1c5a      	adds	r2, r3, #1
 800d0da:	607a      	str	r2, [r7, #4]
 800d0dc:	683a      	ldr	r2, [r7, #0]
 800d0de:	b2d2      	uxtb	r2, r2
 800d0e0:	701a      	strb	r2, [r3, #0]
}
 800d0e2:	bf00      	nop
 800d0e4:	370c      	adds	r7, #12
 800d0e6:	46bd      	mov	sp, r7
 800d0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ec:	4770      	bx	lr

0800d0ee <st_qword>:

#if _FS_EXFAT
static
void st_qword (BYTE* ptr, QWORD val)	/* Store an 8-byte word in little-endian */
{
 800d0ee:	b480      	push	{r7}
 800d0f0:	b085      	sub	sp, #20
 800d0f2:	af00      	add	r7, sp, #0
 800d0f4:	60f8      	str	r0, [r7, #12]
 800d0f6:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800d0fa:	68fb      	ldr	r3, [r7, #12]
 800d0fc:	1c5a      	adds	r2, r3, #1
 800d0fe:	60fa      	str	r2, [r7, #12]
 800d100:	783a      	ldrb	r2, [r7, #0]
 800d102:	701a      	strb	r2, [r3, #0]
 800d104:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d108:	f04f 0200 	mov.w	r2, #0
 800d10c:	f04f 0300 	mov.w	r3, #0
 800d110:	0a02      	lsrs	r2, r0, #8
 800d112:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800d116:	0a0b      	lsrs	r3, r1, #8
 800d118:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	1c5a      	adds	r2, r3, #1
 800d120:	60fa      	str	r2, [r7, #12]
 800d122:	783a      	ldrb	r2, [r7, #0]
 800d124:	701a      	strb	r2, [r3, #0]
 800d126:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d12a:	f04f 0200 	mov.w	r2, #0
 800d12e:	f04f 0300 	mov.w	r3, #0
 800d132:	0a02      	lsrs	r2, r0, #8
 800d134:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800d138:	0a0b      	lsrs	r3, r1, #8
 800d13a:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	1c5a      	adds	r2, r3, #1
 800d142:	60fa      	str	r2, [r7, #12]
 800d144:	783a      	ldrb	r2, [r7, #0]
 800d146:	701a      	strb	r2, [r3, #0]
 800d148:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d14c:	f04f 0200 	mov.w	r2, #0
 800d150:	f04f 0300 	mov.w	r3, #0
 800d154:	0a02      	lsrs	r2, r0, #8
 800d156:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800d15a:	0a0b      	lsrs	r3, r1, #8
 800d15c:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	1c5a      	adds	r2, r3, #1
 800d164:	60fa      	str	r2, [r7, #12]
 800d166:	783a      	ldrb	r2, [r7, #0]
 800d168:	701a      	strb	r2, [r3, #0]
 800d16a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d16e:	f04f 0200 	mov.w	r2, #0
 800d172:	f04f 0300 	mov.w	r3, #0
 800d176:	0a02      	lsrs	r2, r0, #8
 800d178:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800d17c:	0a0b      	lsrs	r3, r1, #8
 800d17e:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800d182:	68fb      	ldr	r3, [r7, #12]
 800d184:	1c5a      	adds	r2, r3, #1
 800d186:	60fa      	str	r2, [r7, #12]
 800d188:	783a      	ldrb	r2, [r7, #0]
 800d18a:	701a      	strb	r2, [r3, #0]
 800d18c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d190:	f04f 0200 	mov.w	r2, #0
 800d194:	f04f 0300 	mov.w	r3, #0
 800d198:	0a02      	lsrs	r2, r0, #8
 800d19a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800d19e:	0a0b      	lsrs	r3, r1, #8
 800d1a0:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800d1a4:	68fb      	ldr	r3, [r7, #12]
 800d1a6:	1c5a      	adds	r2, r3, #1
 800d1a8:	60fa      	str	r2, [r7, #12]
 800d1aa:	783a      	ldrb	r2, [r7, #0]
 800d1ac:	701a      	strb	r2, [r3, #0]
 800d1ae:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d1b2:	f04f 0200 	mov.w	r2, #0
 800d1b6:	f04f 0300 	mov.w	r3, #0
 800d1ba:	0a02      	lsrs	r2, r0, #8
 800d1bc:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800d1c0:	0a0b      	lsrs	r3, r1, #8
 800d1c2:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	1c5a      	adds	r2, r3, #1
 800d1ca:	60fa      	str	r2, [r7, #12]
 800d1cc:	783a      	ldrb	r2, [r7, #0]
 800d1ce:	701a      	strb	r2, [r3, #0]
 800d1d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d1d4:	f04f 0200 	mov.w	r2, #0
 800d1d8:	f04f 0300 	mov.w	r3, #0
 800d1dc:	0a02      	lsrs	r2, r0, #8
 800d1de:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800d1e2:	0a0b      	lsrs	r3, r1, #8
 800d1e4:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val;
 800d1e8:	68fb      	ldr	r3, [r7, #12]
 800d1ea:	1c5a      	adds	r2, r3, #1
 800d1ec:	60fa      	str	r2, [r7, #12]
 800d1ee:	783a      	ldrb	r2, [r7, #0]
 800d1f0:	701a      	strb	r2, [r3, #0]
}
 800d1f2:	bf00      	nop
 800d1f4:	3714      	adds	r7, #20
 800d1f6:	46bd      	mov	sp, r7
 800d1f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1fc:	4770      	bx	lr

0800d1fe <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800d1fe:	b480      	push	{r7}
 800d200:	b087      	sub	sp, #28
 800d202:	af00      	add	r7, sp, #0
 800d204:	60f8      	str	r0, [r7, #12]
 800d206:	60b9      	str	r1, [r7, #8]
 800d208:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800d20a:	68fb      	ldr	r3, [r7, #12]
 800d20c:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800d20e:	68bb      	ldr	r3, [r7, #8]
 800d210:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	2b00      	cmp	r3, #0
 800d216:	d00d      	beq.n	800d234 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800d218:	693a      	ldr	r2, [r7, #16]
 800d21a:	1c53      	adds	r3, r2, #1
 800d21c:	613b      	str	r3, [r7, #16]
 800d21e:	697b      	ldr	r3, [r7, #20]
 800d220:	1c59      	adds	r1, r3, #1
 800d222:	6179      	str	r1, [r7, #20]
 800d224:	7812      	ldrb	r2, [r2, #0]
 800d226:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	3b01      	subs	r3, #1
 800d22c:	607b      	str	r3, [r7, #4]
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	2b00      	cmp	r3, #0
 800d232:	d1f1      	bne.n	800d218 <mem_cpy+0x1a>
	}
}
 800d234:	bf00      	nop
 800d236:	371c      	adds	r7, #28
 800d238:	46bd      	mov	sp, r7
 800d23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d23e:	4770      	bx	lr

0800d240 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800d240:	b480      	push	{r7}
 800d242:	b087      	sub	sp, #28
 800d244:	af00      	add	r7, sp, #0
 800d246:	60f8      	str	r0, [r7, #12]
 800d248:	60b9      	str	r1, [r7, #8]
 800d24a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800d250:	697b      	ldr	r3, [r7, #20]
 800d252:	1c5a      	adds	r2, r3, #1
 800d254:	617a      	str	r2, [r7, #20]
 800d256:	68ba      	ldr	r2, [r7, #8]
 800d258:	b2d2      	uxtb	r2, r2
 800d25a:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	3b01      	subs	r3, #1
 800d260:	607b      	str	r3, [r7, #4]
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	2b00      	cmp	r3, #0
 800d266:	d1f3      	bne.n	800d250 <mem_set+0x10>
}
 800d268:	bf00      	nop
 800d26a:	bf00      	nop
 800d26c:	371c      	adds	r7, #28
 800d26e:	46bd      	mov	sp, r7
 800d270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d274:	4770      	bx	lr

0800d276 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800d276:	b480      	push	{r7}
 800d278:	b089      	sub	sp, #36	; 0x24
 800d27a:	af00      	add	r7, sp, #0
 800d27c:	60f8      	str	r0, [r7, #12]
 800d27e:	60b9      	str	r1, [r7, #8]
 800d280:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	61fb      	str	r3, [r7, #28]
 800d286:	68bb      	ldr	r3, [r7, #8]
 800d288:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800d28a:	2300      	movs	r3, #0
 800d28c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800d28e:	69fb      	ldr	r3, [r7, #28]
 800d290:	1c5a      	adds	r2, r3, #1
 800d292:	61fa      	str	r2, [r7, #28]
 800d294:	781b      	ldrb	r3, [r3, #0]
 800d296:	4619      	mov	r1, r3
 800d298:	69bb      	ldr	r3, [r7, #24]
 800d29a:	1c5a      	adds	r2, r3, #1
 800d29c:	61ba      	str	r2, [r7, #24]
 800d29e:	781b      	ldrb	r3, [r3, #0]
 800d2a0:	1acb      	subs	r3, r1, r3
 800d2a2:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	3b01      	subs	r3, #1
 800d2a8:	607b      	str	r3, [r7, #4]
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d002      	beq.n	800d2b6 <mem_cmp+0x40>
 800d2b0:	697b      	ldr	r3, [r7, #20]
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d0eb      	beq.n	800d28e <mem_cmp+0x18>

	return r;
 800d2b6:	697b      	ldr	r3, [r7, #20]
}
 800d2b8:	4618      	mov	r0, r3
 800d2ba:	3724      	adds	r7, #36	; 0x24
 800d2bc:	46bd      	mov	sp, r7
 800d2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c2:	4770      	bx	lr

0800d2c4 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800d2c4:	b480      	push	{r7}
 800d2c6:	b083      	sub	sp, #12
 800d2c8:	af00      	add	r7, sp, #0
 800d2ca:	6078      	str	r0, [r7, #4]
 800d2cc:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800d2ce:	e002      	b.n	800d2d6 <chk_chr+0x12>
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	3301      	adds	r3, #1
 800d2d4:	607b      	str	r3, [r7, #4]
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	781b      	ldrb	r3, [r3, #0]
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d005      	beq.n	800d2ea <chk_chr+0x26>
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	781b      	ldrb	r3, [r3, #0]
 800d2e2:	461a      	mov	r2, r3
 800d2e4:	683b      	ldr	r3, [r7, #0]
 800d2e6:	4293      	cmp	r3, r2
 800d2e8:	d1f2      	bne.n	800d2d0 <chk_chr+0xc>
	return *str;
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	781b      	ldrb	r3, [r3, #0]
}
 800d2ee:	4618      	mov	r0, r3
 800d2f0:	370c      	adds	r7, #12
 800d2f2:	46bd      	mov	sp, r7
 800d2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2f8:	4770      	bx	lr
	...

0800d2fc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800d2fc:	b480      	push	{r7}
 800d2fe:	b085      	sub	sp, #20
 800d300:	af00      	add	r7, sp, #0
 800d302:	6078      	str	r0, [r7, #4]
 800d304:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d306:	2300      	movs	r3, #0
 800d308:	60bb      	str	r3, [r7, #8]
 800d30a:	68bb      	ldr	r3, [r7, #8]
 800d30c:	60fb      	str	r3, [r7, #12]
 800d30e:	e029      	b.n	800d364 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800d310:	4a27      	ldr	r2, [pc, #156]	; (800d3b0 <chk_lock+0xb4>)
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	011b      	lsls	r3, r3, #4
 800d316:	4413      	add	r3, r2
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d01d      	beq.n	800d35a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d31e:	4a24      	ldr	r2, [pc, #144]	; (800d3b0 <chk_lock+0xb4>)
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	011b      	lsls	r3, r3, #4
 800d324:	4413      	add	r3, r2
 800d326:	681a      	ldr	r2, [r3, #0]
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	429a      	cmp	r2, r3
 800d32e:	d116      	bne.n	800d35e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800d330:	4a1f      	ldr	r2, [pc, #124]	; (800d3b0 <chk_lock+0xb4>)
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	011b      	lsls	r3, r3, #4
 800d336:	4413      	add	r3, r2
 800d338:	3304      	adds	r3, #4
 800d33a:	681a      	ldr	r2, [r3, #0]
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d340:	429a      	cmp	r2, r3
 800d342:	d10c      	bne.n	800d35e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800d344:	4a1a      	ldr	r2, [pc, #104]	; (800d3b0 <chk_lock+0xb4>)
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	011b      	lsls	r3, r3, #4
 800d34a:	4413      	add	r3, r2
 800d34c:	3308      	adds	r3, #8
 800d34e:	681a      	ldr	r2, [r3, #0]
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
				Files[i].clu == dp->obj.sclust &&
 800d354:	429a      	cmp	r2, r3
 800d356:	d102      	bne.n	800d35e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800d358:	e007      	b.n	800d36a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800d35a:	2301      	movs	r3, #1
 800d35c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	3301      	adds	r3, #1
 800d362:	60fb      	str	r3, [r7, #12]
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	2b01      	cmp	r3, #1
 800d368:	d9d2      	bls.n	800d310 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	2b02      	cmp	r3, #2
 800d36e:	d109      	bne.n	800d384 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800d370:	68bb      	ldr	r3, [r7, #8]
 800d372:	2b00      	cmp	r3, #0
 800d374:	d102      	bne.n	800d37c <chk_lock+0x80>
 800d376:	683b      	ldr	r3, [r7, #0]
 800d378:	2b02      	cmp	r3, #2
 800d37a:	d101      	bne.n	800d380 <chk_lock+0x84>
 800d37c:	2300      	movs	r3, #0
 800d37e:	e010      	b.n	800d3a2 <chk_lock+0xa6>
 800d380:	2312      	movs	r3, #18
 800d382:	e00e      	b.n	800d3a2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800d384:	683b      	ldr	r3, [r7, #0]
 800d386:	2b00      	cmp	r3, #0
 800d388:	d108      	bne.n	800d39c <chk_lock+0xa0>
 800d38a:	4a09      	ldr	r2, [pc, #36]	; (800d3b0 <chk_lock+0xb4>)
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	011b      	lsls	r3, r3, #4
 800d390:	4413      	add	r3, r2
 800d392:	330c      	adds	r3, #12
 800d394:	881b      	ldrh	r3, [r3, #0]
 800d396:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d39a:	d101      	bne.n	800d3a0 <chk_lock+0xa4>
 800d39c:	2310      	movs	r3, #16
 800d39e:	e000      	b.n	800d3a2 <chk_lock+0xa6>
 800d3a0:	2300      	movs	r3, #0
}
 800d3a2:	4618      	mov	r0, r3
 800d3a4:	3714      	adds	r7, #20
 800d3a6:	46bd      	mov	sp, r7
 800d3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ac:	4770      	bx	lr
 800d3ae:	bf00      	nop
 800d3b0:	20001e6c 	.word	0x20001e6c

0800d3b4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800d3b4:	b480      	push	{r7}
 800d3b6:	b083      	sub	sp, #12
 800d3b8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d3ba:	2300      	movs	r3, #0
 800d3bc:	607b      	str	r3, [r7, #4]
 800d3be:	e002      	b.n	800d3c6 <enq_lock+0x12>
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	3301      	adds	r3, #1
 800d3c4:	607b      	str	r3, [r7, #4]
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	2b01      	cmp	r3, #1
 800d3ca:	d806      	bhi.n	800d3da <enq_lock+0x26>
 800d3cc:	4a09      	ldr	r2, [pc, #36]	; (800d3f4 <enq_lock+0x40>)
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	011b      	lsls	r3, r3, #4
 800d3d2:	4413      	add	r3, r2
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d1f2      	bne.n	800d3c0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	2b02      	cmp	r3, #2
 800d3de:	bf14      	ite	ne
 800d3e0:	2301      	movne	r3, #1
 800d3e2:	2300      	moveq	r3, #0
 800d3e4:	b2db      	uxtb	r3, r3
}
 800d3e6:	4618      	mov	r0, r3
 800d3e8:	370c      	adds	r7, #12
 800d3ea:	46bd      	mov	sp, r7
 800d3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3f0:	4770      	bx	lr
 800d3f2:	bf00      	nop
 800d3f4:	20001e6c 	.word	0x20001e6c

0800d3f8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800d3f8:	b480      	push	{r7}
 800d3fa:	b085      	sub	sp, #20
 800d3fc:	af00      	add	r7, sp, #0
 800d3fe:	6078      	str	r0, [r7, #4]
 800d400:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d402:	2300      	movs	r3, #0
 800d404:	60fb      	str	r3, [r7, #12]
 800d406:	e01f      	b.n	800d448 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800d408:	4a41      	ldr	r2, [pc, #260]	; (800d510 <inc_lock+0x118>)
 800d40a:	68fb      	ldr	r3, [r7, #12]
 800d40c:	011b      	lsls	r3, r3, #4
 800d40e:	4413      	add	r3, r2
 800d410:	681a      	ldr	r2, [r3, #0]
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	429a      	cmp	r2, r3
 800d418:	d113      	bne.n	800d442 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800d41a:	4a3d      	ldr	r2, [pc, #244]	; (800d510 <inc_lock+0x118>)
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	011b      	lsls	r3, r3, #4
 800d420:	4413      	add	r3, r2
 800d422:	3304      	adds	r3, #4
 800d424:	681a      	ldr	r2, [r3, #0]
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800d42a:	429a      	cmp	r2, r3
 800d42c:	d109      	bne.n	800d442 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800d42e:	4a38      	ldr	r2, [pc, #224]	; (800d510 <inc_lock+0x118>)
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	011b      	lsls	r3, r3, #4
 800d434:	4413      	add	r3, r2
 800d436:	3308      	adds	r3, #8
 800d438:	681a      	ldr	r2, [r3, #0]
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
			Files[i].clu == dp->obj.sclust &&
 800d43e:	429a      	cmp	r2, r3
 800d440:	d006      	beq.n	800d450 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	3301      	adds	r3, #1
 800d446:	60fb      	str	r3, [r7, #12]
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	2b01      	cmp	r3, #1
 800d44c:	d9dc      	bls.n	800d408 <inc_lock+0x10>
 800d44e:	e000      	b.n	800d452 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800d450:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800d452:	68fb      	ldr	r3, [r7, #12]
 800d454:	2b02      	cmp	r3, #2
 800d456:	d132      	bne.n	800d4be <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d458:	2300      	movs	r3, #0
 800d45a:	60fb      	str	r3, [r7, #12]
 800d45c:	e002      	b.n	800d464 <inc_lock+0x6c>
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	3301      	adds	r3, #1
 800d462:	60fb      	str	r3, [r7, #12]
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	2b01      	cmp	r3, #1
 800d468:	d806      	bhi.n	800d478 <inc_lock+0x80>
 800d46a:	4a29      	ldr	r2, [pc, #164]	; (800d510 <inc_lock+0x118>)
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	011b      	lsls	r3, r3, #4
 800d470:	4413      	add	r3, r2
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	2b00      	cmp	r3, #0
 800d476:	d1f2      	bne.n	800d45e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	2b02      	cmp	r3, #2
 800d47c:	d101      	bne.n	800d482 <inc_lock+0x8a>
 800d47e:	2300      	movs	r3, #0
 800d480:	e040      	b.n	800d504 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	681a      	ldr	r2, [r3, #0]
 800d486:	4922      	ldr	r1, [pc, #136]	; (800d510 <inc_lock+0x118>)
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	011b      	lsls	r3, r3, #4
 800d48c:	440b      	add	r3, r1
 800d48e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	689a      	ldr	r2, [r3, #8]
 800d494:	491e      	ldr	r1, [pc, #120]	; (800d510 <inc_lock+0x118>)
 800d496:	68fb      	ldr	r3, [r7, #12]
 800d498:	011b      	lsls	r3, r3, #4
 800d49a:	440b      	add	r3, r1
 800d49c:	3304      	adds	r3, #4
 800d49e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d4a4:	491a      	ldr	r1, [pc, #104]	; (800d510 <inc_lock+0x118>)
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	011b      	lsls	r3, r3, #4
 800d4aa:	440b      	add	r3, r1
 800d4ac:	3308      	adds	r3, #8
 800d4ae:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800d4b0:	4a17      	ldr	r2, [pc, #92]	; (800d510 <inc_lock+0x118>)
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	011b      	lsls	r3, r3, #4
 800d4b6:	4413      	add	r3, r2
 800d4b8:	330c      	adds	r3, #12
 800d4ba:	2200      	movs	r2, #0
 800d4bc:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800d4be:	683b      	ldr	r3, [r7, #0]
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d009      	beq.n	800d4d8 <inc_lock+0xe0>
 800d4c4:	4a12      	ldr	r2, [pc, #72]	; (800d510 <inc_lock+0x118>)
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	011b      	lsls	r3, r3, #4
 800d4ca:	4413      	add	r3, r2
 800d4cc:	330c      	adds	r3, #12
 800d4ce:	881b      	ldrh	r3, [r3, #0]
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d001      	beq.n	800d4d8 <inc_lock+0xe0>
 800d4d4:	2300      	movs	r3, #0
 800d4d6:	e015      	b.n	800d504 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800d4d8:	683b      	ldr	r3, [r7, #0]
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	d108      	bne.n	800d4f0 <inc_lock+0xf8>
 800d4de:	4a0c      	ldr	r2, [pc, #48]	; (800d510 <inc_lock+0x118>)
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	011b      	lsls	r3, r3, #4
 800d4e4:	4413      	add	r3, r2
 800d4e6:	330c      	adds	r3, #12
 800d4e8:	881b      	ldrh	r3, [r3, #0]
 800d4ea:	3301      	adds	r3, #1
 800d4ec:	b29a      	uxth	r2, r3
 800d4ee:	e001      	b.n	800d4f4 <inc_lock+0xfc>
 800d4f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d4f4:	4906      	ldr	r1, [pc, #24]	; (800d510 <inc_lock+0x118>)
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	011b      	lsls	r3, r3, #4
 800d4fa:	440b      	add	r3, r1
 800d4fc:	330c      	adds	r3, #12
 800d4fe:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	3301      	adds	r3, #1
}
 800d504:	4618      	mov	r0, r3
 800d506:	3714      	adds	r7, #20
 800d508:	46bd      	mov	sp, r7
 800d50a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d50e:	4770      	bx	lr
 800d510:	20001e6c 	.word	0x20001e6c

0800d514 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800d514:	b480      	push	{r7}
 800d516:	b085      	sub	sp, #20
 800d518:	af00      	add	r7, sp, #0
 800d51a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	3b01      	subs	r3, #1
 800d520:	607b      	str	r3, [r7, #4]
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	2b01      	cmp	r3, #1
 800d526:	d825      	bhi.n	800d574 <dec_lock+0x60>
		n = Files[i].ctr;
 800d528:	4a17      	ldr	r2, [pc, #92]	; (800d588 <dec_lock+0x74>)
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	011b      	lsls	r3, r3, #4
 800d52e:	4413      	add	r3, r2
 800d530:	330c      	adds	r3, #12
 800d532:	881b      	ldrh	r3, [r3, #0]
 800d534:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800d536:	89fb      	ldrh	r3, [r7, #14]
 800d538:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d53c:	d101      	bne.n	800d542 <dec_lock+0x2e>
 800d53e:	2300      	movs	r3, #0
 800d540:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800d542:	89fb      	ldrh	r3, [r7, #14]
 800d544:	2b00      	cmp	r3, #0
 800d546:	d002      	beq.n	800d54e <dec_lock+0x3a>
 800d548:	89fb      	ldrh	r3, [r7, #14]
 800d54a:	3b01      	subs	r3, #1
 800d54c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800d54e:	4a0e      	ldr	r2, [pc, #56]	; (800d588 <dec_lock+0x74>)
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	011b      	lsls	r3, r3, #4
 800d554:	4413      	add	r3, r2
 800d556:	330c      	adds	r3, #12
 800d558:	89fa      	ldrh	r2, [r7, #14]
 800d55a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800d55c:	89fb      	ldrh	r3, [r7, #14]
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d105      	bne.n	800d56e <dec_lock+0x5a>
 800d562:	4a09      	ldr	r2, [pc, #36]	; (800d588 <dec_lock+0x74>)
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	011b      	lsls	r3, r3, #4
 800d568:	4413      	add	r3, r2
 800d56a:	2200      	movs	r2, #0
 800d56c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800d56e:	2300      	movs	r3, #0
 800d570:	737b      	strb	r3, [r7, #13]
 800d572:	e001      	b.n	800d578 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800d574:	2302      	movs	r3, #2
 800d576:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800d578:	7b7b      	ldrb	r3, [r7, #13]
}
 800d57a:	4618      	mov	r0, r3
 800d57c:	3714      	adds	r7, #20
 800d57e:	46bd      	mov	sp, r7
 800d580:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d584:	4770      	bx	lr
 800d586:	bf00      	nop
 800d588:	20001e6c 	.word	0x20001e6c

0800d58c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800d58c:	b480      	push	{r7}
 800d58e:	b085      	sub	sp, #20
 800d590:	af00      	add	r7, sp, #0
 800d592:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800d594:	2300      	movs	r3, #0
 800d596:	60fb      	str	r3, [r7, #12]
 800d598:	e010      	b.n	800d5bc <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800d59a:	4a0d      	ldr	r2, [pc, #52]	; (800d5d0 <clear_lock+0x44>)
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	011b      	lsls	r3, r3, #4
 800d5a0:	4413      	add	r3, r2
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	687a      	ldr	r2, [r7, #4]
 800d5a6:	429a      	cmp	r2, r3
 800d5a8:	d105      	bne.n	800d5b6 <clear_lock+0x2a>
 800d5aa:	4a09      	ldr	r2, [pc, #36]	; (800d5d0 <clear_lock+0x44>)
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	011b      	lsls	r3, r3, #4
 800d5b0:	4413      	add	r3, r2
 800d5b2:	2200      	movs	r2, #0
 800d5b4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	3301      	adds	r3, #1
 800d5ba:	60fb      	str	r3, [r7, #12]
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	2b01      	cmp	r3, #1
 800d5c0:	d9eb      	bls.n	800d59a <clear_lock+0xe>
	}
}
 800d5c2:	bf00      	nop
 800d5c4:	bf00      	nop
 800d5c6:	3714      	adds	r7, #20
 800d5c8:	46bd      	mov	sp, r7
 800d5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ce:	4770      	bx	lr
 800d5d0:	20001e6c 	.word	0x20001e6c

0800d5d4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800d5d4:	b580      	push	{r7, lr}
 800d5d6:	b086      	sub	sp, #24
 800d5d8:	af00      	add	r7, sp, #0
 800d5da:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800d5dc:	2300      	movs	r3, #0
 800d5de:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	78db      	ldrb	r3, [r3, #3]
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d034      	beq.n	800d652 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d5ec:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	7858      	ldrb	r0, [r3, #1]
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d5f8:	2301      	movs	r3, #1
 800d5fa:	697a      	ldr	r2, [r7, #20]
 800d5fc:	f7ff fbdc 	bl	800cdb8 <disk_write>
 800d600:	4603      	mov	r3, r0
 800d602:	2b00      	cmp	r3, #0
 800d604:	d002      	beq.n	800d60c <sync_window+0x38>
			res = FR_DISK_ERR;
 800d606:	2301      	movs	r3, #1
 800d608:	73fb      	strb	r3, [r7, #15]
 800d60a:	e022      	b.n	800d652 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	2200      	movs	r2, #0
 800d610:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d616:	697a      	ldr	r2, [r7, #20]
 800d618:	1ad2      	subs	r2, r2, r3
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	6a1b      	ldr	r3, [r3, #32]
 800d61e:	429a      	cmp	r2, r3
 800d620:	d217      	bcs.n	800d652 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	789b      	ldrb	r3, [r3, #2]
 800d626:	613b      	str	r3, [r7, #16]
 800d628:	e010      	b.n	800d64c <sync_window+0x78>
					wsect += fs->fsize;
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	6a1b      	ldr	r3, [r3, #32]
 800d62e:	697a      	ldr	r2, [r7, #20]
 800d630:	4413      	add	r3, r2
 800d632:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	7858      	ldrb	r0, [r3, #1]
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d63e:	2301      	movs	r3, #1
 800d640:	697a      	ldr	r2, [r7, #20]
 800d642:	f7ff fbb9 	bl	800cdb8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d646:	693b      	ldr	r3, [r7, #16]
 800d648:	3b01      	subs	r3, #1
 800d64a:	613b      	str	r3, [r7, #16]
 800d64c:	693b      	ldr	r3, [r7, #16]
 800d64e:	2b01      	cmp	r3, #1
 800d650:	d8eb      	bhi.n	800d62a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800d652:	7bfb      	ldrb	r3, [r7, #15]
}
 800d654:	4618      	mov	r0, r3
 800d656:	3718      	adds	r7, #24
 800d658:	46bd      	mov	sp, r7
 800d65a:	bd80      	pop	{r7, pc}

0800d65c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800d65c:	b580      	push	{r7, lr}
 800d65e:	b084      	sub	sp, #16
 800d660:	af00      	add	r7, sp, #0
 800d662:	6078      	str	r0, [r7, #4]
 800d664:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800d666:	2300      	movs	r3, #0
 800d668:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d66e:	683a      	ldr	r2, [r7, #0]
 800d670:	429a      	cmp	r2, r3
 800d672:	d01b      	beq.n	800d6ac <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800d674:	6878      	ldr	r0, [r7, #4]
 800d676:	f7ff ffad 	bl	800d5d4 <sync_window>
 800d67a:	4603      	mov	r3, r0
 800d67c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800d67e:	7bfb      	ldrb	r3, [r7, #15]
 800d680:	2b00      	cmp	r3, #0
 800d682:	d113      	bne.n	800d6ac <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	7858      	ldrb	r0, [r3, #1]
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d68e:	2301      	movs	r3, #1
 800d690:	683a      	ldr	r2, [r7, #0]
 800d692:	f7ff fb71 	bl	800cd78 <disk_read>
 800d696:	4603      	mov	r3, r0
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d004      	beq.n	800d6a6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800d69c:	f04f 33ff 	mov.w	r3, #4294967295
 800d6a0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800d6a2:	2301      	movs	r3, #1
 800d6a4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	683a      	ldr	r2, [r7, #0]
 800d6aa:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 800d6ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6ae:	4618      	mov	r0, r3
 800d6b0:	3710      	adds	r7, #16
 800d6b2:	46bd      	mov	sp, r7
 800d6b4:	bd80      	pop	{r7, pc}
	...

0800d6b8 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800d6b8:	b580      	push	{r7, lr}
 800d6ba:	b084      	sub	sp, #16
 800d6bc:	af00      	add	r7, sp, #0
 800d6be:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800d6c0:	6878      	ldr	r0, [r7, #4]
 800d6c2:	f7ff ff87 	bl	800d5d4 <sync_window>
 800d6c6:	4603      	mov	r3, r0
 800d6c8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800d6ca:	7bfb      	ldrb	r3, [r7, #15]
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d158      	bne.n	800d782 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	781b      	ldrb	r3, [r3, #0]
 800d6d4:	2b03      	cmp	r3, #3
 800d6d6:	d148      	bne.n	800d76a <sync_fs+0xb2>
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	791b      	ldrb	r3, [r3, #4]
 800d6dc:	2b01      	cmp	r3, #1
 800d6de:	d144      	bne.n	800d76a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	3338      	adds	r3, #56	; 0x38
 800d6e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d6e8:	2100      	movs	r1, #0
 800d6ea:	4618      	mov	r0, r3
 800d6ec:	f7ff fda8 	bl	800d240 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	3338      	adds	r3, #56	; 0x38
 800d6f4:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d6f8:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800d6fc:	4618      	mov	r0, r3
 800d6fe:	f7ff fcaf 	bl	800d060 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	3338      	adds	r3, #56	; 0x38
 800d706:	4921      	ldr	r1, [pc, #132]	; (800d78c <sync_fs+0xd4>)
 800d708:	4618      	mov	r0, r3
 800d70a:	f7ff fcc4 	bl	800d096 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	3338      	adds	r3, #56	; 0x38
 800d712:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800d716:	491e      	ldr	r1, [pc, #120]	; (800d790 <sync_fs+0xd8>)
 800d718:	4618      	mov	r0, r3
 800d71a:	f7ff fcbc 	bl	800d096 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	3338      	adds	r3, #56	; 0x38
 800d722:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	699b      	ldr	r3, [r3, #24]
 800d72a:	4619      	mov	r1, r3
 800d72c:	4610      	mov	r0, r2
 800d72e:	f7ff fcb2 	bl	800d096 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	3338      	adds	r3, #56	; 0x38
 800d736:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	695b      	ldr	r3, [r3, #20]
 800d73e:	4619      	mov	r1, r3
 800d740:	4610      	mov	r0, r2
 800d742:	f7ff fca8 	bl	800d096 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d74a:	1c5a      	adds	r2, r3, #1
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	7858      	ldrb	r0, [r3, #1]
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d75e:	2301      	movs	r3, #1
 800d760:	f7ff fb2a 	bl	800cdb8 <disk_write>
			fs->fsi_flag = 0;
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	2200      	movs	r2, #0
 800d768:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	785b      	ldrb	r3, [r3, #1]
 800d76e:	2200      	movs	r2, #0
 800d770:	2100      	movs	r1, #0
 800d772:	4618      	mov	r0, r3
 800d774:	f7ff fb40 	bl	800cdf8 <disk_ioctl>
 800d778:	4603      	mov	r3, r0
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d001      	beq.n	800d782 <sync_fs+0xca>
 800d77e:	2301      	movs	r3, #1
 800d780:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800d782:	7bfb      	ldrb	r3, [r7, #15]
}
 800d784:	4618      	mov	r0, r3
 800d786:	3710      	adds	r7, #16
 800d788:	46bd      	mov	sp, r7
 800d78a:	bd80      	pop	{r7, pc}
 800d78c:	41615252 	.word	0x41615252
 800d790:	61417272 	.word	0x61417272

0800d794 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800d794:	b480      	push	{r7}
 800d796:	b083      	sub	sp, #12
 800d798:	af00      	add	r7, sp, #0
 800d79a:	6078      	str	r0, [r7, #4]
 800d79c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800d79e:	683b      	ldr	r3, [r7, #0]
 800d7a0:	3b02      	subs	r3, #2
 800d7a2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	69db      	ldr	r3, [r3, #28]
 800d7a8:	3b02      	subs	r3, #2
 800d7aa:	683a      	ldr	r2, [r7, #0]
 800d7ac:	429a      	cmp	r2, r3
 800d7ae:	d301      	bcc.n	800d7b4 <clust2sect+0x20>
 800d7b0:	2300      	movs	r3, #0
 800d7b2:	e008      	b.n	800d7c6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	895b      	ldrh	r3, [r3, #10]
 800d7b8:	461a      	mov	r2, r3
 800d7ba:	683b      	ldr	r3, [r7, #0]
 800d7bc:	fb03 f202 	mul.w	r2, r3, r2
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d7c4:	4413      	add	r3, r2
}
 800d7c6:	4618      	mov	r0, r3
 800d7c8:	370c      	adds	r7, #12
 800d7ca:	46bd      	mov	sp, r7
 800d7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7d0:	4770      	bx	lr
	...

0800d7d4 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800d7d4:	b580      	push	{r7, lr}
 800d7d6:	b088      	sub	sp, #32
 800d7d8:	af00      	add	r7, sp, #0
 800d7da:	6078      	str	r0, [r7, #4]
 800d7dc:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800d7de:	6879      	ldr	r1, [r7, #4]
 800d7e0:	6809      	ldr	r1, [r1, #0]
 800d7e2:	61b9      	str	r1, [r7, #24]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800d7e4:	6839      	ldr	r1, [r7, #0]
 800d7e6:	2901      	cmp	r1, #1
 800d7e8:	d904      	bls.n	800d7f4 <get_fat+0x20>
 800d7ea:	69b9      	ldr	r1, [r7, #24]
 800d7ec:	69c9      	ldr	r1, [r1, #28]
 800d7ee:	6838      	ldr	r0, [r7, #0]
 800d7f0:	4288      	cmp	r0, r1
 800d7f2:	d302      	bcc.n	800d7fa <get_fat+0x26>
		val = 1;	/* Internal error */
 800d7f4:	2301      	movs	r3, #1
 800d7f6:	61fb      	str	r3, [r7, #28]
 800d7f8:	e101      	b.n	800d9fe <get_fat+0x22a>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800d7fa:	f04f 31ff 	mov.w	r1, #4294967295
 800d7fe:	61f9      	str	r1, [r7, #28]

		switch (fs->fs_type) {
 800d800:	69b9      	ldr	r1, [r7, #24]
 800d802:	7809      	ldrb	r1, [r1, #0]
 800d804:	3901      	subs	r1, #1
 800d806:	2903      	cmp	r1, #3
 800d808:	f200 80ed 	bhi.w	800d9e6 <get_fat+0x212>
 800d80c:	a001      	add	r0, pc, #4	; (adr r0, 800d814 <get_fat+0x40>)
 800d80e:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800d812:	bf00      	nop
 800d814:	0800d825 	.word	0x0800d825
 800d818:	0800d8ad 	.word	0x0800d8ad
 800d81c:	0800d8e3 	.word	0x0800d8e3
 800d820:	0800d91b 	.word	0x0800d91b
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800d824:	683b      	ldr	r3, [r7, #0]
 800d826:	60fb      	str	r3, [r7, #12]
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	085b      	lsrs	r3, r3, #1
 800d82c:	68fa      	ldr	r2, [r7, #12]
 800d82e:	4413      	add	r3, r2
 800d830:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d832:	69bb      	ldr	r3, [r7, #24]
 800d834:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	0a5b      	lsrs	r3, r3, #9
 800d83a:	4413      	add	r3, r2
 800d83c:	4619      	mov	r1, r3
 800d83e:	69b8      	ldr	r0, [r7, #24]
 800d840:	f7ff ff0c 	bl	800d65c <move_window>
 800d844:	4603      	mov	r3, r0
 800d846:	2b00      	cmp	r3, #0
 800d848:	f040 80d0 	bne.w	800d9ec <get_fat+0x218>
			wc = fs->win[bc++ % SS(fs)];
 800d84c:	68fb      	ldr	r3, [r7, #12]
 800d84e:	1c5a      	adds	r2, r3, #1
 800d850:	60fa      	str	r2, [r7, #12]
 800d852:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d856:	69ba      	ldr	r2, [r7, #24]
 800d858:	4413      	add	r3, r2
 800d85a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800d85e:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d860:	69bb      	ldr	r3, [r7, #24]
 800d862:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	0a5b      	lsrs	r3, r3, #9
 800d868:	4413      	add	r3, r2
 800d86a:	4619      	mov	r1, r3
 800d86c:	69b8      	ldr	r0, [r7, #24]
 800d86e:	f7ff fef5 	bl	800d65c <move_window>
 800d872:	4603      	mov	r3, r0
 800d874:	2b00      	cmp	r3, #0
 800d876:	f040 80bb 	bne.w	800d9f0 <get_fat+0x21c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d880:	69ba      	ldr	r2, [r7, #24]
 800d882:	4413      	add	r3, r2
 800d884:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800d888:	021b      	lsls	r3, r3, #8
 800d88a:	461a      	mov	r2, r3
 800d88c:	68bb      	ldr	r3, [r7, #8]
 800d88e:	4313      	orrs	r3, r2
 800d890:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800d892:	683b      	ldr	r3, [r7, #0]
 800d894:	f003 0301 	and.w	r3, r3, #1
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d002      	beq.n	800d8a2 <get_fat+0xce>
 800d89c:	68bb      	ldr	r3, [r7, #8]
 800d89e:	091b      	lsrs	r3, r3, #4
 800d8a0:	e002      	b.n	800d8a8 <get_fat+0xd4>
 800d8a2:	68bb      	ldr	r3, [r7, #8]
 800d8a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d8a8:	61fb      	str	r3, [r7, #28]
			break;
 800d8aa:	e0a8      	b.n	800d9fe <get_fat+0x22a>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d8ac:	69bb      	ldr	r3, [r7, #24]
 800d8ae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d8b0:	683b      	ldr	r3, [r7, #0]
 800d8b2:	0a1b      	lsrs	r3, r3, #8
 800d8b4:	4413      	add	r3, r2
 800d8b6:	4619      	mov	r1, r3
 800d8b8:	69b8      	ldr	r0, [r7, #24]
 800d8ba:	f7ff fecf 	bl	800d65c <move_window>
 800d8be:	4603      	mov	r3, r0
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	f040 8097 	bne.w	800d9f4 <get_fat+0x220>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800d8c6:	69bb      	ldr	r3, [r7, #24]
 800d8c8:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800d8cc:	683b      	ldr	r3, [r7, #0]
 800d8ce:	005b      	lsls	r3, r3, #1
 800d8d0:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800d8d4:	4413      	add	r3, r2
 800d8d6:	4618      	mov	r0, r3
 800d8d8:	f7ff faac 	bl	800ce34 <ld_word>
 800d8dc:	4603      	mov	r3, r0
 800d8de:	61fb      	str	r3, [r7, #28]
			break;
 800d8e0:	e08d      	b.n	800d9fe <get_fat+0x22a>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d8e2:	69bb      	ldr	r3, [r7, #24]
 800d8e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d8e6:	683b      	ldr	r3, [r7, #0]
 800d8e8:	09db      	lsrs	r3, r3, #7
 800d8ea:	4413      	add	r3, r2
 800d8ec:	4619      	mov	r1, r3
 800d8ee:	69b8      	ldr	r0, [r7, #24]
 800d8f0:	f7ff feb4 	bl	800d65c <move_window>
 800d8f4:	4603      	mov	r3, r0
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d17e      	bne.n	800d9f8 <get_fat+0x224>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800d8fa:	69bb      	ldr	r3, [r7, #24]
 800d8fc:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800d900:	683b      	ldr	r3, [r7, #0]
 800d902:	009b      	lsls	r3, r3, #2
 800d904:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800d908:	4413      	add	r3, r2
 800d90a:	4618      	mov	r0, r3
 800d90c:	f7ff faaa 	bl	800ce64 <ld_dword>
 800d910:	4603      	mov	r3, r0
 800d912:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800d916:	61fb      	str	r3, [r7, #28]
			break;
 800d918:	e071      	b.n	800d9fe <get_fat+0x22a>
#if _FS_EXFAT
		case FS_EXFAT :
			if (obj->objsize) {
 800d91a:	6879      	ldr	r1, [r7, #4]
 800d91c:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 800d920:	4301      	orrs	r1, r0
 800d922:	d060      	beq.n	800d9e6 <get_fat+0x212>
				DWORD cofs = clst - obj->sclust;	/* Offset from start cluster */
 800d924:	6879      	ldr	r1, [r7, #4]
 800d926:	6889      	ldr	r1, [r1, #8]
 800d928:	6838      	ldr	r0, [r7, #0]
 800d92a:	1a41      	subs	r1, r0, r1
 800d92c:	6179      	str	r1, [r7, #20]
				DWORD clen = (DWORD)((obj->objsize - 1) / SS(fs)) / fs->csize;	/* Number of clusters - 1 */
 800d92e:	6879      	ldr	r1, [r7, #4]
 800d930:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 800d934:	1e42      	subs	r2, r0, #1
 800d936:	f141 33ff 	adc.w	r3, r1, #4294967295
 800d93a:	f04f 0000 	mov.w	r0, #0
 800d93e:	f04f 0100 	mov.w	r1, #0
 800d942:	0a50      	lsrs	r0, r2, #9
 800d944:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 800d948:	0a59      	lsrs	r1, r3, #9
 800d94a:	4602      	mov	r2, r0
 800d94c:	69bb      	ldr	r3, [r7, #24]
 800d94e:	895b      	ldrh	r3, [r3, #10]
 800d950:	fbb2 f3f3 	udiv	r3, r2, r3
 800d954:	613b      	str	r3, [r7, #16]

				if (obj->stat == 2) {	/* Is there no valid chain on the FAT? */
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	79db      	ldrb	r3, [r3, #7]
 800d95a:	2b02      	cmp	r3, #2
 800d95c:	d10e      	bne.n	800d97c <get_fat+0x1a8>
					if (cofs <= clen) {
 800d95e:	697a      	ldr	r2, [r7, #20]
 800d960:	693b      	ldr	r3, [r7, #16]
 800d962:	429a      	cmp	r2, r3
 800d964:	d80a      	bhi.n	800d97c <get_fat+0x1a8>
						val = (cofs == clen) ? 0x7FFFFFFF : clst + 1;	/* Generate the value */
 800d966:	697a      	ldr	r2, [r7, #20]
 800d968:	693b      	ldr	r3, [r7, #16]
 800d96a:	429a      	cmp	r2, r3
 800d96c:	d002      	beq.n	800d974 <get_fat+0x1a0>
 800d96e:	683b      	ldr	r3, [r7, #0]
 800d970:	3301      	adds	r3, #1
 800d972:	e001      	b.n	800d978 <get_fat+0x1a4>
 800d974:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800d978:	61fb      	str	r3, [r7, #28]
						break;
 800d97a:	e040      	b.n	800d9fe <get_fat+0x22a>
					}
				}
				if (obj->stat == 3 && cofs < obj->n_cont) {	/* Is it in the 1st fragment? */
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	79db      	ldrb	r3, [r3, #7]
 800d980:	2b03      	cmp	r3, #3
 800d982:	d108      	bne.n	800d996 <get_fat+0x1c2>
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	699b      	ldr	r3, [r3, #24]
 800d988:	697a      	ldr	r2, [r7, #20]
 800d98a:	429a      	cmp	r2, r3
 800d98c:	d203      	bcs.n	800d996 <get_fat+0x1c2>
					val = clst + 1; 	/* Generate the value */
 800d98e:	683b      	ldr	r3, [r7, #0]
 800d990:	3301      	adds	r3, #1
 800d992:	61fb      	str	r3, [r7, #28]
					break;
 800d994:	e033      	b.n	800d9fe <get_fat+0x22a>
				}
				if (obj->stat != 2) {	/* Get value from FAT if FAT chain is valid */
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	79db      	ldrb	r3, [r3, #7]
 800d99a:	2b02      	cmp	r3, #2
 800d99c:	d023      	beq.n	800d9e6 <get_fat+0x212>
					if (obj->n_frag != 0) {	/* Is it on the growing edge? */
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	69db      	ldr	r3, [r3, #28]
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d003      	beq.n	800d9ae <get_fat+0x1da>
						val = 0x7FFFFFFF;	/* Generate EOC */
 800d9a6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800d9aa:	61fb      	str	r3, [r7, #28]
					} else {
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
						val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x7FFFFFFF;
					}
					break;
 800d9ac:	e027      	b.n	800d9fe <get_fat+0x22a>
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d9ae:	69bb      	ldr	r3, [r7, #24]
 800d9b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d9b2:	683b      	ldr	r3, [r7, #0]
 800d9b4:	09db      	lsrs	r3, r3, #7
 800d9b6:	4413      	add	r3, r2
 800d9b8:	4619      	mov	r1, r3
 800d9ba:	69b8      	ldr	r0, [r7, #24]
 800d9bc:	f7ff fe4e 	bl	800d65c <move_window>
 800d9c0:	4603      	mov	r3, r0
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d11a      	bne.n	800d9fc <get_fat+0x228>
						val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x7FFFFFFF;
 800d9c6:	69bb      	ldr	r3, [r7, #24]
 800d9c8:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800d9cc:	683b      	ldr	r3, [r7, #0]
 800d9ce:	009b      	lsls	r3, r3, #2
 800d9d0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800d9d4:	4413      	add	r3, r2
 800d9d6:	4618      	mov	r0, r3
 800d9d8:	f7ff fa44 	bl	800ce64 <ld_dword>
 800d9dc:	4603      	mov	r3, r0
 800d9de:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d9e2:	61fb      	str	r3, [r7, #28]
					break;
 800d9e4:	e00b      	b.n	800d9fe <get_fat+0x22a>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800d9e6:	2301      	movs	r3, #1
 800d9e8:	61fb      	str	r3, [r7, #28]
 800d9ea:	e008      	b.n	800d9fe <get_fat+0x22a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d9ec:	bf00      	nop
 800d9ee:	e006      	b.n	800d9fe <get_fat+0x22a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d9f0:	bf00      	nop
 800d9f2:	e004      	b.n	800d9fe <get_fat+0x22a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d9f4:	bf00      	nop
 800d9f6:	e002      	b.n	800d9fe <get_fat+0x22a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d9f8:	bf00      	nop
 800d9fa:	e000      	b.n	800d9fe <get_fat+0x22a>
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d9fc:	bf00      	nop
		}
	}

	return val;
 800d9fe:	69fb      	ldr	r3, [r7, #28]
}
 800da00:	4618      	mov	r0, r3
 800da02:	3720      	adds	r7, #32
 800da04:	46bd      	mov	sp, r7
 800da06:	bd80      	pop	{r7, pc}

0800da08 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800da08:	b590      	push	{r4, r7, lr}
 800da0a:	b089      	sub	sp, #36	; 0x24
 800da0c:	af00      	add	r7, sp, #0
 800da0e:	60f8      	str	r0, [r7, #12]
 800da10:	60b9      	str	r1, [r7, #8]
 800da12:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800da14:	2302      	movs	r3, #2
 800da16:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800da18:	68bb      	ldr	r3, [r7, #8]
 800da1a:	2b01      	cmp	r3, #1
 800da1c:	f240 80d6 	bls.w	800dbcc <put_fat+0x1c4>
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	69db      	ldr	r3, [r3, #28]
 800da24:	68ba      	ldr	r2, [r7, #8]
 800da26:	429a      	cmp	r2, r3
 800da28:	f080 80d0 	bcs.w	800dbcc <put_fat+0x1c4>
		switch (fs->fs_type) {
 800da2c:	68fb      	ldr	r3, [r7, #12]
 800da2e:	781b      	ldrb	r3, [r3, #0]
 800da30:	2b04      	cmp	r3, #4
 800da32:	f300 80d4 	bgt.w	800dbde <put_fat+0x1d6>
 800da36:	2b03      	cmp	r3, #3
 800da38:	f280 8093 	bge.w	800db62 <put_fat+0x15a>
 800da3c:	2b01      	cmp	r3, #1
 800da3e:	d002      	beq.n	800da46 <put_fat+0x3e>
 800da40:	2b02      	cmp	r3, #2
 800da42:	d06e      	beq.n	800db22 <put_fat+0x11a>
 800da44:	e0cb      	b.n	800dbde <put_fat+0x1d6>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800da46:	68bb      	ldr	r3, [r7, #8]
 800da48:	61bb      	str	r3, [r7, #24]
 800da4a:	69bb      	ldr	r3, [r7, #24]
 800da4c:	085b      	lsrs	r3, r3, #1
 800da4e:	69ba      	ldr	r2, [r7, #24]
 800da50:	4413      	add	r3, r2
 800da52:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800da58:	69bb      	ldr	r3, [r7, #24]
 800da5a:	0a5b      	lsrs	r3, r3, #9
 800da5c:	4413      	add	r3, r2
 800da5e:	4619      	mov	r1, r3
 800da60:	68f8      	ldr	r0, [r7, #12]
 800da62:	f7ff fdfb 	bl	800d65c <move_window>
 800da66:	4603      	mov	r3, r0
 800da68:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800da6a:	7ffb      	ldrb	r3, [r7, #31]
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	f040 80af 	bne.w	800dbd0 <put_fat+0x1c8>
			p = fs->win + bc++ % SS(fs);
 800da72:	68fb      	ldr	r3, [r7, #12]
 800da74:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800da78:	69bb      	ldr	r3, [r7, #24]
 800da7a:	1c59      	adds	r1, r3, #1
 800da7c:	61b9      	str	r1, [r7, #24]
 800da7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da82:	4413      	add	r3, r2
 800da84:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800da86:	68bb      	ldr	r3, [r7, #8]
 800da88:	f003 0301 	and.w	r3, r3, #1
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d00d      	beq.n	800daac <put_fat+0xa4>
 800da90:	697b      	ldr	r3, [r7, #20]
 800da92:	781b      	ldrb	r3, [r3, #0]
 800da94:	b25b      	sxtb	r3, r3
 800da96:	f003 030f 	and.w	r3, r3, #15
 800da9a:	b25a      	sxtb	r2, r3
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	b2db      	uxtb	r3, r3
 800daa0:	011b      	lsls	r3, r3, #4
 800daa2:	b25b      	sxtb	r3, r3
 800daa4:	4313      	orrs	r3, r2
 800daa6:	b25b      	sxtb	r3, r3
 800daa8:	b2db      	uxtb	r3, r3
 800daaa:	e001      	b.n	800dab0 <put_fat+0xa8>
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	b2db      	uxtb	r3, r3
 800dab0:	697a      	ldr	r2, [r7, #20]
 800dab2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800dab4:	68fb      	ldr	r3, [r7, #12]
 800dab6:	2201      	movs	r2, #1
 800dab8:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800dabe:	69bb      	ldr	r3, [r7, #24]
 800dac0:	0a5b      	lsrs	r3, r3, #9
 800dac2:	4413      	add	r3, r2
 800dac4:	4619      	mov	r1, r3
 800dac6:	68f8      	ldr	r0, [r7, #12]
 800dac8:	f7ff fdc8 	bl	800d65c <move_window>
 800dacc:	4603      	mov	r3, r0
 800dace:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800dad0:	7ffb      	ldrb	r3, [r7, #31]
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	d17e      	bne.n	800dbd4 <put_fat+0x1cc>
			p = fs->win + bc % SS(fs);
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800dadc:	69bb      	ldr	r3, [r7, #24]
 800dade:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dae2:	4413      	add	r3, r2
 800dae4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800dae6:	68bb      	ldr	r3, [r7, #8]
 800dae8:	f003 0301 	and.w	r3, r3, #1
 800daec:	2b00      	cmp	r3, #0
 800daee:	d003      	beq.n	800daf8 <put_fat+0xf0>
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	091b      	lsrs	r3, r3, #4
 800daf4:	b2db      	uxtb	r3, r3
 800daf6:	e00e      	b.n	800db16 <put_fat+0x10e>
 800daf8:	697b      	ldr	r3, [r7, #20]
 800dafa:	781b      	ldrb	r3, [r3, #0]
 800dafc:	b25b      	sxtb	r3, r3
 800dafe:	f023 030f 	bic.w	r3, r3, #15
 800db02:	b25a      	sxtb	r2, r3
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	0a1b      	lsrs	r3, r3, #8
 800db08:	b25b      	sxtb	r3, r3
 800db0a:	f003 030f 	and.w	r3, r3, #15
 800db0e:	b25b      	sxtb	r3, r3
 800db10:	4313      	orrs	r3, r2
 800db12:	b25b      	sxtb	r3, r3
 800db14:	b2db      	uxtb	r3, r3
 800db16:	697a      	ldr	r2, [r7, #20]
 800db18:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800db1a:	68fb      	ldr	r3, [r7, #12]
 800db1c:	2201      	movs	r2, #1
 800db1e:	70da      	strb	r2, [r3, #3]
			break;
 800db20:	e05d      	b.n	800dbde <put_fat+0x1d6>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800db26:	68bb      	ldr	r3, [r7, #8]
 800db28:	0a1b      	lsrs	r3, r3, #8
 800db2a:	4413      	add	r3, r2
 800db2c:	4619      	mov	r1, r3
 800db2e:	68f8      	ldr	r0, [r7, #12]
 800db30:	f7ff fd94 	bl	800d65c <move_window>
 800db34:	4603      	mov	r3, r0
 800db36:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800db38:	7ffb      	ldrb	r3, [r7, #31]
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d14c      	bne.n	800dbd8 <put_fat+0x1d0>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800db3e:	68fb      	ldr	r3, [r7, #12]
 800db40:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800db44:	68bb      	ldr	r3, [r7, #8]
 800db46:	005b      	lsls	r3, r3, #1
 800db48:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800db4c:	4413      	add	r3, r2
 800db4e:	687a      	ldr	r2, [r7, #4]
 800db50:	b292      	uxth	r2, r2
 800db52:	4611      	mov	r1, r2
 800db54:	4618      	mov	r0, r3
 800db56:	f7ff fa83 	bl	800d060 <st_word>
			fs->wflag = 1;
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	2201      	movs	r2, #1
 800db5e:	70da      	strb	r2, [r3, #3]
			break;
 800db60:	e03d      	b.n	800dbde <put_fat+0x1d6>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800db62:	68fb      	ldr	r3, [r7, #12]
 800db64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800db66:	68bb      	ldr	r3, [r7, #8]
 800db68:	09db      	lsrs	r3, r3, #7
 800db6a:	4413      	add	r3, r2
 800db6c:	4619      	mov	r1, r3
 800db6e:	68f8      	ldr	r0, [r7, #12]
 800db70:	f7ff fd74 	bl	800d65c <move_window>
 800db74:	4603      	mov	r3, r0
 800db76:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800db78:	7ffb      	ldrb	r3, [r7, #31]
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d12e      	bne.n	800dbdc <put_fat+0x1d4>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 800db7e:	68fb      	ldr	r3, [r7, #12]
 800db80:	781b      	ldrb	r3, [r3, #0]
 800db82:	2b04      	cmp	r3, #4
 800db84:	d012      	beq.n	800dbac <put_fat+0x1a4>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800db8c:	68fb      	ldr	r3, [r7, #12]
 800db8e:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800db92:	68bb      	ldr	r3, [r7, #8]
 800db94:	009b      	lsls	r3, r3, #2
 800db96:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800db9a:	4413      	add	r3, r2
 800db9c:	4618      	mov	r0, r3
 800db9e:	f7ff f961 	bl	800ce64 <ld_dword>
 800dba2:	4603      	mov	r3, r0
 800dba4:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800dba8:	4323      	orrs	r3, r4
 800dbaa:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800dbac:	68fb      	ldr	r3, [r7, #12]
 800dbae:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800dbb2:	68bb      	ldr	r3, [r7, #8]
 800dbb4:	009b      	lsls	r3, r3, #2
 800dbb6:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800dbba:	4413      	add	r3, r2
 800dbbc:	6879      	ldr	r1, [r7, #4]
 800dbbe:	4618      	mov	r0, r3
 800dbc0:	f7ff fa69 	bl	800d096 <st_dword>
			fs->wflag = 1;
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	2201      	movs	r2, #1
 800dbc8:	70da      	strb	r2, [r3, #3]
			break;
 800dbca:	e008      	b.n	800dbde <put_fat+0x1d6>
		}
	}
 800dbcc:	bf00      	nop
 800dbce:	e006      	b.n	800dbde <put_fat+0x1d6>
			if (res != FR_OK) break;
 800dbd0:	bf00      	nop
 800dbd2:	e004      	b.n	800dbde <put_fat+0x1d6>
			if (res != FR_OK) break;
 800dbd4:	bf00      	nop
 800dbd6:	e002      	b.n	800dbde <put_fat+0x1d6>
			if (res != FR_OK) break;
 800dbd8:	bf00      	nop
 800dbda:	e000      	b.n	800dbde <put_fat+0x1d6>
			if (res != FR_OK) break;
 800dbdc:	bf00      	nop
	return res;
 800dbde:	7ffb      	ldrb	r3, [r7, #31]
}
 800dbe0:	4618      	mov	r0, r3
 800dbe2:	3724      	adds	r7, #36	; 0x24
 800dbe4:	46bd      	mov	sp, r7
 800dbe6:	bd90      	pop	{r4, r7, pc}

0800dbe8 <find_bitmap>:
DWORD find_bitmap (	/* 0:Not found, 2..:Cluster block found, 0xFFFFFFFF:Disk error */
	FATFS* fs,	/* File system object */
	DWORD clst,	/* Cluster number to scan from */
	DWORD ncl	/* Number of contiguous clusters to find (1..) */
)
{
 800dbe8:	b580      	push	{r7, lr}
 800dbea:	b08a      	sub	sp, #40	; 0x28
 800dbec:	af00      	add	r7, sp, #0
 800dbee:	60f8      	str	r0, [r7, #12]
 800dbf0:	60b9      	str	r1, [r7, #8]
 800dbf2:	607a      	str	r2, [r7, #4]
	BYTE bm, bv;
	UINT i;
	DWORD val, scl, ctr;


	clst -= 2;	/* The first bit in the bitmap corresponds to cluster #2 */
 800dbf4:	68bb      	ldr	r3, [r7, #8]
 800dbf6:	3b02      	subs	r3, #2
 800dbf8:	60bb      	str	r3, [r7, #8]
	if (clst >= fs->n_fatent - 2) clst = 0;
 800dbfa:	68fb      	ldr	r3, [r7, #12]
 800dbfc:	69db      	ldr	r3, [r3, #28]
 800dbfe:	3b02      	subs	r3, #2
 800dc00:	68ba      	ldr	r2, [r7, #8]
 800dc02:	429a      	cmp	r2, r3
 800dc04:	d301      	bcc.n	800dc0a <find_bitmap+0x22>
 800dc06:	2300      	movs	r3, #0
 800dc08:	60bb      	str	r3, [r7, #8]
	scl = val = clst; ctr = 0;
 800dc0a:	68bb      	ldr	r3, [r7, #8]
 800dc0c:	61fb      	str	r3, [r7, #28]
 800dc0e:	69fb      	ldr	r3, [r7, #28]
 800dc10:	61bb      	str	r3, [r7, #24]
 800dc12:	2300      	movs	r3, #0
 800dc14:	617b      	str	r3, [r7, #20]
	for (;;) {
		if (move_window(fs, fs->database + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;	/* (assuming bitmap is located top of the cluster heap) */
 800dc16:	68fb      	ldr	r3, [r7, #12]
 800dc18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800dc1a:	69fb      	ldr	r3, [r7, #28]
 800dc1c:	0b1b      	lsrs	r3, r3, #12
 800dc1e:	4413      	add	r3, r2
 800dc20:	4619      	mov	r1, r3
 800dc22:	68f8      	ldr	r0, [r7, #12]
 800dc24:	f7ff fd1a 	bl	800d65c <move_window>
 800dc28:	4603      	mov	r3, r0
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d002      	beq.n	800dc34 <find_bitmap+0x4c>
 800dc2e:	f04f 33ff 	mov.w	r3, #4294967295
 800dc32:	e051      	b.n	800dcd8 <find_bitmap+0xf0>
		i = val / 8 % SS(fs); bm = 1 << (val % 8);
 800dc34:	69fb      	ldr	r3, [r7, #28]
 800dc36:	08db      	lsrs	r3, r3, #3
 800dc38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc3c:	623b      	str	r3, [r7, #32]
 800dc3e:	69fb      	ldr	r3, [r7, #28]
 800dc40:	f003 0307 	and.w	r3, r3, #7
 800dc44:	2201      	movs	r2, #1
 800dc46:	fa02 f303 	lsl.w	r3, r2, r3
 800dc4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		do {
			do {
				bv = fs->win[i] & bm; bm <<= 1;		/* Get bit value */
 800dc4e:	68fa      	ldr	r2, [r7, #12]
 800dc50:	6a3b      	ldr	r3, [r7, #32]
 800dc52:	4413      	add	r3, r2
 800dc54:	3338      	adds	r3, #56	; 0x38
 800dc56:	781a      	ldrb	r2, [r3, #0]
 800dc58:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dc5c:	4013      	ands	r3, r2
 800dc5e:	74fb      	strb	r3, [r7, #19]
 800dc60:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dc64:	005b      	lsls	r3, r3, #1
 800dc66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				if (++val >= fs->n_fatent - 2) {	/* Next cluster (with wrap-around) */
 800dc6a:	69fb      	ldr	r3, [r7, #28]
 800dc6c:	3301      	adds	r3, #1
 800dc6e:	61fb      	str	r3, [r7, #28]
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	69db      	ldr	r3, [r3, #28]
 800dc74:	3b02      	subs	r3, #2
 800dc76:	69fa      	ldr	r2, [r7, #28]
 800dc78:	429a      	cmp	r2, r3
 800dc7a:	d307      	bcc.n	800dc8c <find_bitmap+0xa4>
					val = 0; bm = 0; i = SS(fs);
 800dc7c:	2300      	movs	r3, #0
 800dc7e:	61fb      	str	r3, [r7, #28]
 800dc80:	2300      	movs	r3, #0
 800dc82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800dc86:	f44f 7300 	mov.w	r3, #512	; 0x200
 800dc8a:	623b      	str	r3, [r7, #32]
				}
				if (!bv) {	/* Is it a free cluster? */
 800dc8c:	7cfb      	ldrb	r3, [r7, #19]
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d109      	bne.n	800dca6 <find_bitmap+0xbe>
					if (++ctr == ncl) return scl + 2;	/* Check if run length is sufficient for required */
 800dc92:	697b      	ldr	r3, [r7, #20]
 800dc94:	3301      	adds	r3, #1
 800dc96:	617b      	str	r3, [r7, #20]
 800dc98:	697a      	ldr	r2, [r7, #20]
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	429a      	cmp	r2, r3
 800dc9e:	d106      	bne.n	800dcae <find_bitmap+0xc6>
 800dca0:	69bb      	ldr	r3, [r7, #24]
 800dca2:	3302      	adds	r3, #2
 800dca4:	e018      	b.n	800dcd8 <find_bitmap+0xf0>
				} else {
					scl = val; ctr = 0;		/* Encountered a cluster in-use, restart to scan */
 800dca6:	69fb      	ldr	r3, [r7, #28]
 800dca8:	61bb      	str	r3, [r7, #24]
 800dcaa:	2300      	movs	r3, #0
 800dcac:	617b      	str	r3, [r7, #20]
				}
				if (val == clst) return 0;	/* All cluster scanned? */
 800dcae:	69fa      	ldr	r2, [r7, #28]
 800dcb0:	68bb      	ldr	r3, [r7, #8]
 800dcb2:	429a      	cmp	r2, r3
 800dcb4:	d101      	bne.n	800dcba <find_bitmap+0xd2>
 800dcb6:	2300      	movs	r3, #0
 800dcb8:	e00e      	b.n	800dcd8 <find_bitmap+0xf0>
			} while (bm);
 800dcba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d1c5      	bne.n	800dc4e <find_bitmap+0x66>
			bm = 1;
 800dcc2:	2301      	movs	r3, #1
 800dcc4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		} while (++i < SS(fs));
 800dcc8:	6a3b      	ldr	r3, [r7, #32]
 800dcca:	3301      	adds	r3, #1
 800dccc:	623b      	str	r3, [r7, #32]
 800dcce:	6a3b      	ldr	r3, [r7, #32]
 800dcd0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dcd4:	d3bb      	bcc.n	800dc4e <find_bitmap+0x66>
		if (move_window(fs, fs->database + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;	/* (assuming bitmap is located top of the cluster heap) */
 800dcd6:	e79e      	b.n	800dc16 <find_bitmap+0x2e>
	}
}
 800dcd8:	4618      	mov	r0, r3
 800dcda:	3728      	adds	r7, #40	; 0x28
 800dcdc:	46bd      	mov	sp, r7
 800dcde:	bd80      	pop	{r7, pc}

0800dce0 <change_bitmap>:
	FATFS* fs,	/* File system object */
	DWORD clst,	/* Cluster number to change from */
	DWORD ncl,	/* Number of clusters to be changed */
	int bv		/* bit value to be set (0 or 1) */
)
{
 800dce0:	b580      	push	{r7, lr}
 800dce2:	b088      	sub	sp, #32
 800dce4:	af00      	add	r7, sp, #0
 800dce6:	60f8      	str	r0, [r7, #12]
 800dce8:	60b9      	str	r1, [r7, #8]
 800dcea:	607a      	str	r2, [r7, #4]
 800dcec:	603b      	str	r3, [r7, #0]
	BYTE bm;
	UINT i;
	DWORD sect;

	clst -= 2;	/* The first bit corresponds to cluster #2 */
 800dcee:	68bb      	ldr	r3, [r7, #8]
 800dcf0:	3b02      	subs	r3, #2
 800dcf2:	60bb      	str	r3, [r7, #8]
	sect = fs->database + clst / 8 / SS(fs);	/* Sector address (assuming bitmap is located top of the cluster heap) */
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800dcf8:	68bb      	ldr	r3, [r7, #8]
 800dcfa:	0b1b      	lsrs	r3, r3, #12
 800dcfc:	4413      	add	r3, r2
 800dcfe:	617b      	str	r3, [r7, #20]
	i = clst / 8 % SS(fs);						/* Byte offset in the sector */
 800dd00:	68bb      	ldr	r3, [r7, #8]
 800dd02:	08db      	lsrs	r3, r3, #3
 800dd04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dd08:	61bb      	str	r3, [r7, #24]
	bm = 1 << (clst % 8);						/* Bit mask in the byte */
 800dd0a:	68bb      	ldr	r3, [r7, #8]
 800dd0c:	f003 0307 	and.w	r3, r3, #7
 800dd10:	2201      	movs	r2, #1
 800dd12:	fa02 f303 	lsl.w	r3, r2, r3
 800dd16:	77fb      	strb	r3, [r7, #31]
	for (;;) {
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 800dd18:	697b      	ldr	r3, [r7, #20]
 800dd1a:	1c5a      	adds	r2, r3, #1
 800dd1c:	617a      	str	r2, [r7, #20]
 800dd1e:	4619      	mov	r1, r3
 800dd20:	68f8      	ldr	r0, [r7, #12]
 800dd22:	f7ff fc9b 	bl	800d65c <move_window>
 800dd26:	4603      	mov	r3, r0
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	d001      	beq.n	800dd30 <change_bitmap+0x50>
 800dd2c:	2301      	movs	r3, #1
 800dd2e:	e03d      	b.n	800ddac <change_bitmap+0xcc>
		do {
			do {
				if (bv == (int)((fs->win[i] & bm) != 0)) return FR_INT_ERR;	/* Is the bit expected value? */
 800dd30:	68fa      	ldr	r2, [r7, #12]
 800dd32:	69bb      	ldr	r3, [r7, #24]
 800dd34:	4413      	add	r3, r2
 800dd36:	3338      	adds	r3, #56	; 0x38
 800dd38:	781a      	ldrb	r2, [r3, #0]
 800dd3a:	7ffb      	ldrb	r3, [r7, #31]
 800dd3c:	4013      	ands	r3, r2
 800dd3e:	b2db      	uxtb	r3, r3
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	bf14      	ite	ne
 800dd44:	2301      	movne	r3, #1
 800dd46:	2300      	moveq	r3, #0
 800dd48:	b2db      	uxtb	r3, r3
 800dd4a:	461a      	mov	r2, r3
 800dd4c:	683b      	ldr	r3, [r7, #0]
 800dd4e:	4293      	cmp	r3, r2
 800dd50:	d101      	bne.n	800dd56 <change_bitmap+0x76>
 800dd52:	2302      	movs	r3, #2
 800dd54:	e02a      	b.n	800ddac <change_bitmap+0xcc>
				fs->win[i] ^= bm;	/* Flip the bit */
 800dd56:	68fa      	ldr	r2, [r7, #12]
 800dd58:	69bb      	ldr	r3, [r7, #24]
 800dd5a:	4413      	add	r3, r2
 800dd5c:	3338      	adds	r3, #56	; 0x38
 800dd5e:	781a      	ldrb	r2, [r3, #0]
 800dd60:	7ffb      	ldrb	r3, [r7, #31]
 800dd62:	4053      	eors	r3, r2
 800dd64:	b2d9      	uxtb	r1, r3
 800dd66:	68fa      	ldr	r2, [r7, #12]
 800dd68:	69bb      	ldr	r3, [r7, #24]
 800dd6a:	4413      	add	r3, r2
 800dd6c:	3338      	adds	r3, #56	; 0x38
 800dd6e:	460a      	mov	r2, r1
 800dd70:	701a      	strb	r2, [r3, #0]
				fs->wflag = 1;
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	2201      	movs	r2, #1
 800dd76:	70da      	strb	r2, [r3, #3]
				if (--ncl == 0) return FR_OK;	/* All bits processed? */
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	3b01      	subs	r3, #1
 800dd7c:	607b      	str	r3, [r7, #4]
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d101      	bne.n	800dd88 <change_bitmap+0xa8>
 800dd84:	2300      	movs	r3, #0
 800dd86:	e011      	b.n	800ddac <change_bitmap+0xcc>
			} while (bm <<= 1);		/* Next bit */
 800dd88:	7ffb      	ldrb	r3, [r7, #31]
 800dd8a:	005b      	lsls	r3, r3, #1
 800dd8c:	77fb      	strb	r3, [r7, #31]
 800dd8e:	7ffb      	ldrb	r3, [r7, #31]
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d1cd      	bne.n	800dd30 <change_bitmap+0x50>
			bm = 1;
 800dd94:	2301      	movs	r3, #1
 800dd96:	77fb      	strb	r3, [r7, #31]
		} while (++i < SS(fs));		/* Next byte */
 800dd98:	69bb      	ldr	r3, [r7, #24]
 800dd9a:	3301      	adds	r3, #1
 800dd9c:	61bb      	str	r3, [r7, #24]
 800dd9e:	69bb      	ldr	r3, [r7, #24]
 800dda0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dda4:	d3c4      	bcc.n	800dd30 <change_bitmap+0x50>
		i = 0;
 800dda6:	2300      	movs	r3, #0
 800dda8:	61bb      	str	r3, [r7, #24]
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 800ddaa:	e7b5      	b.n	800dd18 <change_bitmap+0x38>
	}
}
 800ddac:	4618      	mov	r0, r3
 800ddae:	3720      	adds	r7, #32
 800ddb0:	46bd      	mov	sp, r7
 800ddb2:	bd80      	pop	{r7, pc}

0800ddb4 <fill_first_frag>:

static
FRESULT fill_first_frag (
	_FDID* obj	/* Pointer to the corresponding object */
)
{
 800ddb4:	b580      	push	{r7, lr}
 800ddb6:	b086      	sub	sp, #24
 800ddb8:	af00      	add	r7, sp, #0
 800ddba:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD cl, n;

	if (obj->stat == 3) {	/* Has the object been changed 'fragmented'? */
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	79db      	ldrb	r3, [r3, #7]
 800ddc0:	2b03      	cmp	r3, #3
 800ddc2:	d121      	bne.n	800de08 <fill_first_frag+0x54>
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	689b      	ldr	r3, [r3, #8]
 800ddc8:	617b      	str	r3, [r7, #20]
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	699b      	ldr	r3, [r3, #24]
 800ddce:	613b      	str	r3, [r7, #16]
 800ddd0:	e014      	b.n	800ddfc <fill_first_frag+0x48>
			res = put_fat(obj->fs, cl, cl + 1);
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	6818      	ldr	r0, [r3, #0]
 800ddd6:	697b      	ldr	r3, [r7, #20]
 800ddd8:	3301      	adds	r3, #1
 800ddda:	461a      	mov	r2, r3
 800dddc:	6979      	ldr	r1, [r7, #20]
 800ddde:	f7ff fe13 	bl	800da08 <put_fat>
 800dde2:	4603      	mov	r3, r0
 800dde4:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) return res;
 800dde6:	7bfb      	ldrb	r3, [r7, #15]
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d001      	beq.n	800ddf0 <fill_first_frag+0x3c>
 800ddec:	7bfb      	ldrb	r3, [r7, #15]
 800ddee:	e00c      	b.n	800de0a <fill_first_frag+0x56>
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 800ddf0:	697b      	ldr	r3, [r7, #20]
 800ddf2:	3301      	adds	r3, #1
 800ddf4:	617b      	str	r3, [r7, #20]
 800ddf6:	693b      	ldr	r3, [r7, #16]
 800ddf8:	3b01      	subs	r3, #1
 800ddfa:	613b      	str	r3, [r7, #16]
 800ddfc:	693b      	ldr	r3, [r7, #16]
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d1e7      	bne.n	800ddd2 <fill_first_frag+0x1e>
		}
		obj->stat = 0;	/* Change status 'FAT chain is valid' */
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	2200      	movs	r2, #0
 800de06:	71da      	strb	r2, [r3, #7]
	}
	return FR_OK;
 800de08:	2300      	movs	r3, #0
}
 800de0a:	4618      	mov	r0, r3
 800de0c:	3718      	adds	r7, #24
 800de0e:	46bd      	mov	sp, r7
 800de10:	bd80      	pop	{r7, pc}

0800de12 <fill_last_frag>:
FRESULT fill_last_frag (
	_FDID* obj,	/* Pointer to the corresponding object */
	DWORD lcl,	/* Last cluster of the fragment */
	DWORD term	/* Value to set the last FAT entry */
)
{
 800de12:	b580      	push	{r7, lr}
 800de14:	b086      	sub	sp, #24
 800de16:	af00      	add	r7, sp, #0
 800de18:	60f8      	str	r0, [r7, #12]
 800de1a:	60b9      	str	r1, [r7, #8]
 800de1c:	607a      	str	r2, [r7, #4]
	FRESULT res;

	while (obj->n_frag > 0) {	/* Create the last chain on the FAT */
 800de1e:	e020      	b.n	800de62 <fill_last_frag+0x50>
		res = put_fat(obj->fs, lcl - obj->n_frag + 1, (obj->n_frag > 1) ? lcl - obj->n_frag + 2 : term);
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	6818      	ldr	r0, [r3, #0]
 800de24:	68fb      	ldr	r3, [r7, #12]
 800de26:	69db      	ldr	r3, [r3, #28]
 800de28:	68ba      	ldr	r2, [r7, #8]
 800de2a:	1ad3      	subs	r3, r2, r3
 800de2c:	1c59      	adds	r1, r3, #1
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	69db      	ldr	r3, [r3, #28]
 800de32:	2b01      	cmp	r3, #1
 800de34:	d905      	bls.n	800de42 <fill_last_frag+0x30>
 800de36:	68fb      	ldr	r3, [r7, #12]
 800de38:	69db      	ldr	r3, [r3, #28]
 800de3a:	68ba      	ldr	r2, [r7, #8]
 800de3c:	1ad3      	subs	r3, r2, r3
 800de3e:	3302      	adds	r3, #2
 800de40:	e000      	b.n	800de44 <fill_last_frag+0x32>
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	461a      	mov	r2, r3
 800de46:	f7ff fddf 	bl	800da08 <put_fat>
 800de4a:	4603      	mov	r3, r0
 800de4c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) return res;
 800de4e:	7dfb      	ldrb	r3, [r7, #23]
 800de50:	2b00      	cmp	r3, #0
 800de52:	d001      	beq.n	800de58 <fill_last_frag+0x46>
 800de54:	7dfb      	ldrb	r3, [r7, #23]
 800de56:	e009      	b.n	800de6c <fill_last_frag+0x5a>
		obj->n_frag--;
 800de58:	68fb      	ldr	r3, [r7, #12]
 800de5a:	69db      	ldr	r3, [r3, #28]
 800de5c:	1e5a      	subs	r2, r3, #1
 800de5e:	68fb      	ldr	r3, [r7, #12]
 800de60:	61da      	str	r2, [r3, #28]
	while (obj->n_frag > 0) {	/* Create the last chain on the FAT */
 800de62:	68fb      	ldr	r3, [r7, #12]
 800de64:	69db      	ldr	r3, [r3, #28]
 800de66:	2b00      	cmp	r3, #0
 800de68:	d1da      	bne.n	800de20 <fill_last_frag+0xe>
	}
	return FR_OK;
 800de6a:	2300      	movs	r3, #0
}
 800de6c:	4618      	mov	r0, r3
 800de6e:	3718      	adds	r7, #24
 800de70:	46bd      	mov	sp, r7
 800de72:	bd80      	pop	{r7, pc}

0800de74 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800de74:	b580      	push	{r7, lr}
 800de76:	b08a      	sub	sp, #40	; 0x28
 800de78:	af00      	add	r7, sp, #0
 800de7a:	60f8      	str	r0, [r7, #12]
 800de7c:	60b9      	str	r1, [r7, #8]
 800de7e:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800de80:	2300      	movs	r3, #0
 800de82:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800de84:	68fb      	ldr	r3, [r7, #12]
 800de86:	681b      	ldr	r3, [r3, #0]
 800de88:	61bb      	str	r3, [r7, #24]
#if _FS_EXFAT || _USE_TRIM
	DWORD scl = clst, ecl = clst;
 800de8a:	68bb      	ldr	r3, [r7, #8]
 800de8c:	627b      	str	r3, [r7, #36]	; 0x24
 800de8e:	68bb      	ldr	r3, [r7, #8]
 800de90:	623b      	str	r3, [r7, #32]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800de92:	68bb      	ldr	r3, [r7, #8]
 800de94:	2b01      	cmp	r3, #1
 800de96:	d904      	bls.n	800dea2 <remove_chain+0x2e>
 800de98:	69bb      	ldr	r3, [r7, #24]
 800de9a:	69db      	ldr	r3, [r3, #28]
 800de9c:	68ba      	ldr	r2, [r7, #8]
 800de9e:	429a      	cmp	r2, r3
 800dea0:	d301      	bcc.n	800dea6 <remove_chain+0x32>
 800dea2:	2302      	movs	r3, #2
 800dea4:	e096      	b.n	800dfd4 <remove_chain+0x160>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d014      	beq.n	800ded6 <remove_chain+0x62>
 800deac:	69bb      	ldr	r3, [r7, #24]
 800deae:	781b      	ldrb	r3, [r3, #0]
 800deb0:	2b04      	cmp	r3, #4
 800deb2:	d103      	bne.n	800debc <remove_chain+0x48>
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	79db      	ldrb	r3, [r3, #7]
 800deb8:	2b02      	cmp	r3, #2
 800deba:	d00c      	beq.n	800ded6 <remove_chain+0x62>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800debc:	f04f 32ff 	mov.w	r2, #4294967295
 800dec0:	6879      	ldr	r1, [r7, #4]
 800dec2:	69b8      	ldr	r0, [r7, #24]
 800dec4:	f7ff fda0 	bl	800da08 <put_fat>
 800dec8:	4603      	mov	r3, r0
 800deca:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800decc:	7ffb      	ldrb	r3, [r7, #31]
 800dece:	2b00      	cmp	r3, #0
 800ded0:	d001      	beq.n	800ded6 <remove_chain+0x62>
 800ded2:	7ffb      	ldrb	r3, [r7, #31]
 800ded4:	e07e      	b.n	800dfd4 <remove_chain+0x160>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800ded6:	68b9      	ldr	r1, [r7, #8]
 800ded8:	68f8      	ldr	r0, [r7, #12]
 800deda:	f7ff fc7b 	bl	800d7d4 <get_fat>
 800dede:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800dee0:	697b      	ldr	r3, [r7, #20]
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d055      	beq.n	800df92 <remove_chain+0x11e>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800dee6:	697b      	ldr	r3, [r7, #20]
 800dee8:	2b01      	cmp	r3, #1
 800deea:	d101      	bne.n	800def0 <remove_chain+0x7c>
 800deec:	2302      	movs	r3, #2
 800deee:	e071      	b.n	800dfd4 <remove_chain+0x160>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800def0:	697b      	ldr	r3, [r7, #20]
 800def2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800def6:	d101      	bne.n	800defc <remove_chain+0x88>
 800def8:	2301      	movs	r3, #1
 800defa:	e06b      	b.n	800dfd4 <remove_chain+0x160>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 800defc:	69bb      	ldr	r3, [r7, #24]
 800defe:	781b      	ldrb	r3, [r3, #0]
 800df00:	2b04      	cmp	r3, #4
 800df02:	d00b      	beq.n	800df1c <remove_chain+0xa8>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800df04:	2200      	movs	r2, #0
 800df06:	68b9      	ldr	r1, [r7, #8]
 800df08:	69b8      	ldr	r0, [r7, #24]
 800df0a:	f7ff fd7d 	bl	800da08 <put_fat>
 800df0e:	4603      	mov	r3, r0
 800df10:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800df12:	7ffb      	ldrb	r3, [r7, #31]
 800df14:	2b00      	cmp	r3, #0
 800df16:	d001      	beq.n	800df1c <remove_chain+0xa8>
 800df18:	7ffb      	ldrb	r3, [r7, #31]
 800df1a:	e05b      	b.n	800dfd4 <remove_chain+0x160>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800df1c:	69bb      	ldr	r3, [r7, #24]
 800df1e:	699a      	ldr	r2, [r3, #24]
 800df20:	69bb      	ldr	r3, [r7, #24]
 800df22:	69db      	ldr	r3, [r3, #28]
 800df24:	3b02      	subs	r3, #2
 800df26:	429a      	cmp	r2, r3
 800df28:	d20b      	bcs.n	800df42 <remove_chain+0xce>
			fs->free_clst++;
 800df2a:	69bb      	ldr	r3, [r7, #24]
 800df2c:	699b      	ldr	r3, [r3, #24]
 800df2e:	1c5a      	adds	r2, r3, #1
 800df30:	69bb      	ldr	r3, [r7, #24]
 800df32:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800df34:	69bb      	ldr	r3, [r7, #24]
 800df36:	791b      	ldrb	r3, [r3, #4]
 800df38:	f043 0301 	orr.w	r3, r3, #1
 800df3c:	b2da      	uxtb	r2, r3
 800df3e:	69bb      	ldr	r3, [r7, #24]
 800df40:	711a      	strb	r2, [r3, #4]
		}
#if _FS_EXFAT || _USE_TRIM
		if (ecl + 1 == nxt) {	/* Is next cluster contiguous? */
 800df42:	6a3b      	ldr	r3, [r7, #32]
 800df44:	3301      	adds	r3, #1
 800df46:	697a      	ldr	r2, [r7, #20]
 800df48:	429a      	cmp	r2, r3
 800df4a:	d102      	bne.n	800df52 <remove_chain+0xde>
			ecl = nxt;
 800df4c:	697b      	ldr	r3, [r7, #20]
 800df4e:	623b      	str	r3, [r7, #32]
 800df50:	e017      	b.n	800df82 <remove_chain+0x10e>
		} else {				/* End of contiguous cluster block */
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 800df52:	69bb      	ldr	r3, [r7, #24]
 800df54:	781b      	ldrb	r3, [r3, #0]
 800df56:	2b04      	cmp	r3, #4
 800df58:	d10f      	bne.n	800df7a <remove_chain+0x106>
				res = change_bitmap(fs, scl, ecl - scl + 1, 0);	/* Mark the cluster block 'free' on the bitmap */
 800df5a:	6a3a      	ldr	r2, [r7, #32]
 800df5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df5e:	1ad3      	subs	r3, r2, r3
 800df60:	1c5a      	adds	r2, r3, #1
 800df62:	2300      	movs	r3, #0
 800df64:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800df66:	69b8      	ldr	r0, [r7, #24]
 800df68:	f7ff feba 	bl	800dce0 <change_bitmap>
 800df6c:	4603      	mov	r3, r0
 800df6e:	77fb      	strb	r3, [r7, #31]
				if (res != FR_OK) return res;
 800df70:	7ffb      	ldrb	r3, [r7, #31]
 800df72:	2b00      	cmp	r3, #0
 800df74:	d001      	beq.n	800df7a <remove_chain+0x106>
 800df76:	7ffb      	ldrb	r3, [r7, #31]
 800df78:	e02c      	b.n	800dfd4 <remove_chain+0x160>
#if _USE_TRIM
			rt[0] = clust2sect(fs, scl);					/* Start sector */
			rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
 800df7a:	697b      	ldr	r3, [r7, #20]
 800df7c:	623b      	str	r3, [r7, #32]
 800df7e:	6a3b      	ldr	r3, [r7, #32]
 800df80:	627b      	str	r3, [r7, #36]	; 0x24
		}
#endif
		clst = nxt;					/* Next cluster */
 800df82:	697b      	ldr	r3, [r7, #20]
 800df84:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800df86:	69bb      	ldr	r3, [r7, #24]
 800df88:	69db      	ldr	r3, [r3, #28]
 800df8a:	68ba      	ldr	r2, [r7, #8]
 800df8c:	429a      	cmp	r2, r3
 800df8e:	d3a2      	bcc.n	800ded6 <remove_chain+0x62>
 800df90:	e000      	b.n	800df94 <remove_chain+0x120>
		if (nxt == 0) break;				/* Empty cluster? */
 800df92:	bf00      	nop

#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {
 800df94:	69bb      	ldr	r3, [r7, #24]
 800df96:	781b      	ldrb	r3, [r3, #0]
 800df98:	2b04      	cmp	r3, #4
 800df9a:	d11a      	bne.n	800dfd2 <remove_chain+0x15e>
		if (pclst == 0) {	/* Does the object have no chain? */
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d103      	bne.n	800dfaa <remove_chain+0x136>
			obj->stat = 0;		/* Change the object status 'initial' */
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	2200      	movs	r2, #0
 800dfa6:	71da      	strb	r2, [r3, #7]
 800dfa8:	e013      	b.n	800dfd2 <remove_chain+0x15e>
		} else {
			if (obj->stat == 3 && pclst >= obj->sclust && pclst <= obj->sclust + obj->n_cont) {	/* Did the chain get contiguous? */
 800dfaa:	68fb      	ldr	r3, [r7, #12]
 800dfac:	79db      	ldrb	r3, [r3, #7]
 800dfae:	2b03      	cmp	r3, #3
 800dfb0:	d10f      	bne.n	800dfd2 <remove_chain+0x15e>
 800dfb2:	68fb      	ldr	r3, [r7, #12]
 800dfb4:	689b      	ldr	r3, [r3, #8]
 800dfb6:	687a      	ldr	r2, [r7, #4]
 800dfb8:	429a      	cmp	r2, r3
 800dfba:	d30a      	bcc.n	800dfd2 <remove_chain+0x15e>
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	689a      	ldr	r2, [r3, #8]
 800dfc0:	68fb      	ldr	r3, [r7, #12]
 800dfc2:	699b      	ldr	r3, [r3, #24]
 800dfc4:	4413      	add	r3, r2
 800dfc6:	687a      	ldr	r2, [r7, #4]
 800dfc8:	429a      	cmp	r2, r3
 800dfca:	d802      	bhi.n	800dfd2 <remove_chain+0x15e>
				obj->stat = 2;	/* Change the object status 'contiguous' */
 800dfcc:	68fb      	ldr	r3, [r7, #12]
 800dfce:	2202      	movs	r2, #2
 800dfd0:	71da      	strb	r2, [r3, #7]
			}
		}
	}
#endif
	return FR_OK;
 800dfd2:	2300      	movs	r3, #0
}
 800dfd4:	4618      	mov	r0, r3
 800dfd6:	3728      	adds	r7, #40	; 0x28
 800dfd8:	46bd      	mov	sp, r7
 800dfda:	bd80      	pop	{r7, pc}

0800dfdc <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800dfdc:	b580      	push	{r7, lr}
 800dfde:	b088      	sub	sp, #32
 800dfe0:	af00      	add	r7, sp, #0
 800dfe2:	6078      	str	r0, [r7, #4]
 800dfe4:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800dfec:	683b      	ldr	r3, [r7, #0]
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d10d      	bne.n	800e00e <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800dff2:	693b      	ldr	r3, [r7, #16]
 800dff4:	695b      	ldr	r3, [r3, #20]
 800dff6:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800dff8:	69bb      	ldr	r3, [r7, #24]
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d004      	beq.n	800e008 <create_chain+0x2c>
 800dffe:	693b      	ldr	r3, [r7, #16]
 800e000:	69db      	ldr	r3, [r3, #28]
 800e002:	69ba      	ldr	r2, [r7, #24]
 800e004:	429a      	cmp	r2, r3
 800e006:	d31b      	bcc.n	800e040 <create_chain+0x64>
 800e008:	2301      	movs	r3, #1
 800e00a:	61bb      	str	r3, [r7, #24]
 800e00c:	e018      	b.n	800e040 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800e00e:	6839      	ldr	r1, [r7, #0]
 800e010:	6878      	ldr	r0, [r7, #4]
 800e012:	f7ff fbdf 	bl	800d7d4 <get_fat>
 800e016:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800e018:	68fb      	ldr	r3, [r7, #12]
 800e01a:	2b01      	cmp	r3, #1
 800e01c:	d801      	bhi.n	800e022 <create_chain+0x46>
 800e01e:	2301      	movs	r3, #1
 800e020:	e0d9      	b.n	800e1d6 <create_chain+0x1fa>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e028:	d101      	bne.n	800e02e <create_chain+0x52>
 800e02a:	68fb      	ldr	r3, [r7, #12]
 800e02c:	e0d3      	b.n	800e1d6 <create_chain+0x1fa>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800e02e:	693b      	ldr	r3, [r7, #16]
 800e030:	69db      	ldr	r3, [r3, #28]
 800e032:	68fa      	ldr	r2, [r7, #12]
 800e034:	429a      	cmp	r2, r3
 800e036:	d201      	bcs.n	800e03c <create_chain+0x60>
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	e0cc      	b.n	800e1d6 <create_chain+0x1fa>
		scl = clst;
 800e03c:	683b      	ldr	r3, [r7, #0]
 800e03e:	61bb      	str	r3, [r7, #24]
	}

#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800e040:	693b      	ldr	r3, [r7, #16]
 800e042:	781b      	ldrb	r3, [r3, #0]
 800e044:	2b04      	cmp	r3, #4
 800e046:	d164      	bne.n	800e112 <create_chain+0x136>
		ncl = find_bitmap(fs, scl, 1);				/* Find a free cluster */
 800e048:	2201      	movs	r2, #1
 800e04a:	69b9      	ldr	r1, [r7, #24]
 800e04c:	6938      	ldr	r0, [r7, #16]
 800e04e:	f7ff fdcb 	bl	800dbe8 <find_bitmap>
 800e052:	61f8      	str	r0, [r7, #28]
		if (ncl == 0 || ncl == 0xFFFFFFFF) return ncl;	/* No free cluster or hard error? */
 800e054:	69fb      	ldr	r3, [r7, #28]
 800e056:	2b00      	cmp	r3, #0
 800e058:	d003      	beq.n	800e062 <create_chain+0x86>
 800e05a:	69fb      	ldr	r3, [r7, #28]
 800e05c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e060:	d101      	bne.n	800e066 <create_chain+0x8a>
 800e062:	69fb      	ldr	r3, [r7, #28]
 800e064:	e0b7      	b.n	800e1d6 <create_chain+0x1fa>
		res = change_bitmap(fs, ncl, 1, 1);			/* Mark the cluster 'in use' */
 800e066:	2301      	movs	r3, #1
 800e068:	2201      	movs	r2, #1
 800e06a:	69f9      	ldr	r1, [r7, #28]
 800e06c:	6938      	ldr	r0, [r7, #16]
 800e06e:	f7ff fe37 	bl	800dce0 <change_bitmap>
 800e072:	4603      	mov	r3, r0
 800e074:	75fb      	strb	r3, [r7, #23]
		if (res == FR_INT_ERR) return 1;
 800e076:	7dfb      	ldrb	r3, [r7, #23]
 800e078:	2b02      	cmp	r3, #2
 800e07a:	d101      	bne.n	800e080 <create_chain+0xa4>
 800e07c:	2301      	movs	r3, #1
 800e07e:	e0aa      	b.n	800e1d6 <create_chain+0x1fa>
		if (res == FR_DISK_ERR) return 0xFFFFFFFF;
 800e080:	7dfb      	ldrb	r3, [r7, #23]
 800e082:	2b01      	cmp	r3, #1
 800e084:	d102      	bne.n	800e08c <create_chain+0xb0>
 800e086:	f04f 33ff 	mov.w	r3, #4294967295
 800e08a:	e0a4      	b.n	800e1d6 <create_chain+0x1fa>
		if (clst == 0) {							/* Is it a new chain? */
 800e08c:	683b      	ldr	r3, [r7, #0]
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d103      	bne.n	800e09a <create_chain+0xbe>
			obj->stat = 2;							/* Set status 'contiguous' */
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	2202      	movs	r2, #2
 800e096:	71da      	strb	r2, [r3, #7]
 800e098:	e011      	b.n	800e0be <create_chain+0xe2>
		} else {									/* It is a stretched chain */
			if (obj->stat == 2 && ncl != scl + 1) {	/* Is the chain got fragmented? */
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	79db      	ldrb	r3, [r3, #7]
 800e09e:	2b02      	cmp	r3, #2
 800e0a0:	d10d      	bne.n	800e0be <create_chain+0xe2>
 800e0a2:	69bb      	ldr	r3, [r7, #24]
 800e0a4:	3301      	adds	r3, #1
 800e0a6:	69fa      	ldr	r2, [r7, #28]
 800e0a8:	429a      	cmp	r2, r3
 800e0aa:	d008      	beq.n	800e0be <create_chain+0xe2>
				obj->n_cont = scl - obj->sclust;	/* Set size of the contiguous part */
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	689b      	ldr	r3, [r3, #8]
 800e0b0:	69ba      	ldr	r2, [r7, #24]
 800e0b2:	1ad2      	subs	r2, r2, r3
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	619a      	str	r2, [r3, #24]
				obj->stat = 3;						/* Change status 'just fragmented' */
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	2203      	movs	r2, #3
 800e0bc:	71da      	strb	r2, [r3, #7]
			}
		}
		if (obj->stat != 2) {	/* Is the file non-contiguous? */
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	79db      	ldrb	r3, [r3, #7]
 800e0c2:	2b02      	cmp	r3, #2
 800e0c4:	d064      	beq.n	800e190 <create_chain+0x1b4>
			if (ncl == clst + 1) {	/* Is the cluster next to previous one? */
 800e0c6:	683b      	ldr	r3, [r7, #0]
 800e0c8:	3301      	adds	r3, #1
 800e0ca:	69fa      	ldr	r2, [r7, #28]
 800e0cc:	429a      	cmp	r2, r3
 800e0ce:	d10b      	bne.n	800e0e8 <create_chain+0x10c>
				obj->n_frag = obj->n_frag ? obj->n_frag + 1 : 2;	/* Increment size of last framgent */
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	69db      	ldr	r3, [r3, #28]
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d003      	beq.n	800e0e0 <create_chain+0x104>
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	69db      	ldr	r3, [r3, #28]
 800e0dc:	3301      	adds	r3, #1
 800e0de:	e000      	b.n	800e0e2 <create_chain+0x106>
 800e0e0:	2302      	movs	r3, #2
 800e0e2:	687a      	ldr	r2, [r7, #4]
 800e0e4:	61d3      	str	r3, [r2, #28]
 800e0e6:	e053      	b.n	800e190 <create_chain+0x1b4>
			} else {				/* New fragment */
				if (obj->n_frag == 0) obj->n_frag = 1;
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	69db      	ldr	r3, [r3, #28]
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d102      	bne.n	800e0f6 <create_chain+0x11a>
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	2201      	movs	r2, #1
 800e0f4:	61da      	str	r2, [r3, #28]
				res = fill_last_frag(obj, clst, ncl);	/* Fill last fragment on the FAT and link it to new one */
 800e0f6:	69fa      	ldr	r2, [r7, #28]
 800e0f8:	6839      	ldr	r1, [r7, #0]
 800e0fa:	6878      	ldr	r0, [r7, #4]
 800e0fc:	f7ff fe89 	bl	800de12 <fill_last_frag>
 800e100:	4603      	mov	r3, r0
 800e102:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) obj->n_frag = 1;
 800e104:	7dfb      	ldrb	r3, [r7, #23]
 800e106:	2b00      	cmp	r3, #0
 800e108:	d142      	bne.n	800e190 <create_chain+0x1b4>
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	2201      	movs	r2, #1
 800e10e:	61da      	str	r2, [r3, #28]
 800e110:	e03e      	b.n	800e190 <create_chain+0x1b4>
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800e112:	69bb      	ldr	r3, [r7, #24]
 800e114:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800e116:	69fb      	ldr	r3, [r7, #28]
 800e118:	3301      	adds	r3, #1
 800e11a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800e11c:	693b      	ldr	r3, [r7, #16]
 800e11e:	69db      	ldr	r3, [r3, #28]
 800e120:	69fa      	ldr	r2, [r7, #28]
 800e122:	429a      	cmp	r2, r3
 800e124:	d307      	bcc.n	800e136 <create_chain+0x15a>
				ncl = 2;
 800e126:	2302      	movs	r3, #2
 800e128:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800e12a:	69fa      	ldr	r2, [r7, #28]
 800e12c:	69bb      	ldr	r3, [r7, #24]
 800e12e:	429a      	cmp	r2, r3
 800e130:	d901      	bls.n	800e136 <create_chain+0x15a>
 800e132:	2300      	movs	r3, #0
 800e134:	e04f      	b.n	800e1d6 <create_chain+0x1fa>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800e136:	69f9      	ldr	r1, [r7, #28]
 800e138:	6878      	ldr	r0, [r7, #4]
 800e13a:	f7ff fb4b 	bl	800d7d4 <get_fat>
 800e13e:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800e140:	68fb      	ldr	r3, [r7, #12]
 800e142:	2b00      	cmp	r3, #0
 800e144:	d00e      	beq.n	800e164 <create_chain+0x188>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800e146:	68fb      	ldr	r3, [r7, #12]
 800e148:	2b01      	cmp	r3, #1
 800e14a:	d003      	beq.n	800e154 <create_chain+0x178>
 800e14c:	68fb      	ldr	r3, [r7, #12]
 800e14e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e152:	d101      	bne.n	800e158 <create_chain+0x17c>
 800e154:	68fb      	ldr	r3, [r7, #12]
 800e156:	e03e      	b.n	800e1d6 <create_chain+0x1fa>
			if (ncl == scl) return 0;		/* No free cluster */
 800e158:	69fa      	ldr	r2, [r7, #28]
 800e15a:	69bb      	ldr	r3, [r7, #24]
 800e15c:	429a      	cmp	r2, r3
 800e15e:	d1da      	bne.n	800e116 <create_chain+0x13a>
 800e160:	2300      	movs	r3, #0
 800e162:	e038      	b.n	800e1d6 <create_chain+0x1fa>
			if (cs == 0) break;				/* Found a free cluster */
 800e164:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800e166:	f04f 32ff 	mov.w	r2, #4294967295
 800e16a:	69f9      	ldr	r1, [r7, #28]
 800e16c:	6938      	ldr	r0, [r7, #16]
 800e16e:	f7ff fc4b 	bl	800da08 <put_fat>
 800e172:	4603      	mov	r3, r0
 800e174:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800e176:	7dfb      	ldrb	r3, [r7, #23]
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d109      	bne.n	800e190 <create_chain+0x1b4>
 800e17c:	683b      	ldr	r3, [r7, #0]
 800e17e:	2b00      	cmp	r3, #0
 800e180:	d006      	beq.n	800e190 <create_chain+0x1b4>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800e182:	69fa      	ldr	r2, [r7, #28]
 800e184:	6839      	ldr	r1, [r7, #0]
 800e186:	6938      	ldr	r0, [r7, #16]
 800e188:	f7ff fc3e 	bl	800da08 <put_fat>
 800e18c:	4603      	mov	r3, r0
 800e18e:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800e190:	7dfb      	ldrb	r3, [r7, #23]
 800e192:	2b00      	cmp	r3, #0
 800e194:	d116      	bne.n	800e1c4 <create_chain+0x1e8>
		fs->last_clst = ncl;
 800e196:	693b      	ldr	r3, [r7, #16]
 800e198:	69fa      	ldr	r2, [r7, #28]
 800e19a:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800e19c:	693b      	ldr	r3, [r7, #16]
 800e19e:	699a      	ldr	r2, [r3, #24]
 800e1a0:	693b      	ldr	r3, [r7, #16]
 800e1a2:	69db      	ldr	r3, [r3, #28]
 800e1a4:	3b02      	subs	r3, #2
 800e1a6:	429a      	cmp	r2, r3
 800e1a8:	d804      	bhi.n	800e1b4 <create_chain+0x1d8>
 800e1aa:	693b      	ldr	r3, [r7, #16]
 800e1ac:	699b      	ldr	r3, [r3, #24]
 800e1ae:	1e5a      	subs	r2, r3, #1
 800e1b0:	693b      	ldr	r3, [r7, #16]
 800e1b2:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800e1b4:	693b      	ldr	r3, [r7, #16]
 800e1b6:	791b      	ldrb	r3, [r3, #4]
 800e1b8:	f043 0301 	orr.w	r3, r3, #1
 800e1bc:	b2da      	uxtb	r2, r3
 800e1be:	693b      	ldr	r3, [r7, #16]
 800e1c0:	711a      	strb	r2, [r3, #4]
 800e1c2:	e007      	b.n	800e1d4 <create_chain+0x1f8>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800e1c4:	7dfb      	ldrb	r3, [r7, #23]
 800e1c6:	2b01      	cmp	r3, #1
 800e1c8:	d102      	bne.n	800e1d0 <create_chain+0x1f4>
 800e1ca:	f04f 33ff 	mov.w	r3, #4294967295
 800e1ce:	e000      	b.n	800e1d2 <create_chain+0x1f6>
 800e1d0:	2301      	movs	r3, #1
 800e1d2:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800e1d4:	69fb      	ldr	r3, [r7, #28]
}
 800e1d6:	4618      	mov	r0, r3
 800e1d8:	3720      	adds	r7, #32
 800e1da:	46bd      	mov	sp, r7
 800e1dc:	bd80      	pop	{r7, pc}

0800e1de <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800e1de:	b5b0      	push	{r4, r5, r7, lr}
 800e1e0:	b088      	sub	sp, #32
 800e1e2:	af00      	add	r7, sp, #0
 800e1e4:	60f8      	str	r0, [r7, #12]
 800e1e6:	e9c7 2300 	strd	r2, r3, [r7]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800e1ea:	68fb      	ldr	r3, [r7, #12]
 800e1ec:	681b      	ldr	r3, [r3, #0]
 800e1ee:	617b      	str	r3, [r7, #20]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800e1f0:	68fb      	ldr	r3, [r7, #12]
 800e1f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e1f4:	3304      	adds	r3, #4
 800e1f6:	61bb      	str	r3, [r7, #24]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800e1f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e1fc:	f04f 0000 	mov.w	r0, #0
 800e200:	f04f 0100 	mov.w	r1, #0
 800e204:	0a50      	lsrs	r0, r2, #9
 800e206:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 800e20a:	0a59      	lsrs	r1, r3, #9
 800e20c:	697b      	ldr	r3, [r7, #20]
 800e20e:	895b      	ldrh	r3, [r3, #10]
 800e210:	b29b      	uxth	r3, r3
 800e212:	2200      	movs	r2, #0
 800e214:	461c      	mov	r4, r3
 800e216:	4615      	mov	r5, r2
 800e218:	4622      	mov	r2, r4
 800e21a:	462b      	mov	r3, r5
 800e21c:	f7f2 f840 	bl	80002a0 <__aeabi_uldivmod>
 800e220:	4602      	mov	r2, r0
 800e222:	460b      	mov	r3, r1
 800e224:	4613      	mov	r3, r2
 800e226:	61fb      	str	r3, [r7, #28]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800e228:	69bb      	ldr	r3, [r7, #24]
 800e22a:	1d1a      	adds	r2, r3, #4
 800e22c:	61ba      	str	r2, [r7, #24]
 800e22e:	681b      	ldr	r3, [r3, #0]
 800e230:	613b      	str	r3, [r7, #16]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800e232:	693b      	ldr	r3, [r7, #16]
 800e234:	2b00      	cmp	r3, #0
 800e236:	d101      	bne.n	800e23c <clmt_clust+0x5e>
 800e238:	2300      	movs	r3, #0
 800e23a:	e010      	b.n	800e25e <clmt_clust+0x80>
		if (cl < ncl) break;	/* In this fragment? */
 800e23c:	69fa      	ldr	r2, [r7, #28]
 800e23e:	693b      	ldr	r3, [r7, #16]
 800e240:	429a      	cmp	r2, r3
 800e242:	d307      	bcc.n	800e254 <clmt_clust+0x76>
		cl -= ncl; tbl++;		/* Next fragment */
 800e244:	69fa      	ldr	r2, [r7, #28]
 800e246:	693b      	ldr	r3, [r7, #16]
 800e248:	1ad3      	subs	r3, r2, r3
 800e24a:	61fb      	str	r3, [r7, #28]
 800e24c:	69bb      	ldr	r3, [r7, #24]
 800e24e:	3304      	adds	r3, #4
 800e250:	61bb      	str	r3, [r7, #24]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800e252:	e7e9      	b.n	800e228 <clmt_clust+0x4a>
		if (cl < ncl) break;	/* In this fragment? */
 800e254:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800e256:	69bb      	ldr	r3, [r7, #24]
 800e258:	681a      	ldr	r2, [r3, #0]
 800e25a:	69fb      	ldr	r3, [r7, #28]
 800e25c:	4413      	add	r3, r2
}
 800e25e:	4618      	mov	r0, r3
 800e260:	3720      	adds	r7, #32
 800e262:	46bd      	mov	sp, r7
 800e264:	bdb0      	pop	{r4, r5, r7, pc}

0800e266 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800e266:	b580      	push	{r7, lr}
 800e268:	b086      	sub	sp, #24
 800e26a:	af00      	add	r7, sp, #0
 800e26c:	6078      	str	r0, [r7, #4]
 800e26e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	681b      	ldr	r3, [r3, #0]
 800e274:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800e276:	693b      	ldr	r3, [r7, #16]
 800e278:	781b      	ldrb	r3, [r3, #0]
 800e27a:	2b04      	cmp	r3, #4
 800e27c:	d102      	bne.n	800e284 <dir_sdi+0x1e>
 800e27e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e282:	e001      	b.n	800e288 <dir_sdi+0x22>
 800e284:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800e288:	683b      	ldr	r3, [r7, #0]
 800e28a:	429a      	cmp	r2, r3
 800e28c:	d904      	bls.n	800e298 <dir_sdi+0x32>
 800e28e:	683b      	ldr	r3, [r7, #0]
 800e290:	f003 031f 	and.w	r3, r3, #31
 800e294:	2b00      	cmp	r3, #0
 800e296:	d001      	beq.n	800e29c <dir_sdi+0x36>
		return FR_INT_ERR;
 800e298:	2302      	movs	r3, #2
 800e29a:	e066      	b.n	800e36a <dir_sdi+0x104>
	}
	dp->dptr = ofs;				/* Set current offset */
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	683a      	ldr	r2, [r7, #0]
 800e2a0:	631a      	str	r2, [r3, #48]	; 0x30
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	689b      	ldr	r3, [r3, #8]
 800e2a6:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800e2a8:	697b      	ldr	r3, [r7, #20]
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d109      	bne.n	800e2c2 <dir_sdi+0x5c>
 800e2ae:	693b      	ldr	r3, [r7, #16]
 800e2b0:	781b      	ldrb	r3, [r3, #0]
 800e2b2:	2b02      	cmp	r3, #2
 800e2b4:	d905      	bls.n	800e2c2 <dir_sdi+0x5c>
		clst = fs->dirbase;
 800e2b6:	693b      	ldr	r3, [r7, #16]
 800e2b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e2ba:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	2200      	movs	r2, #0
 800e2c0:	71da      	strb	r2, [r3, #7]
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800e2c2:	697b      	ldr	r3, [r7, #20]
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d10c      	bne.n	800e2e2 <dir_sdi+0x7c>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800e2c8:	683b      	ldr	r3, [r7, #0]
 800e2ca:	095b      	lsrs	r3, r3, #5
 800e2cc:	693a      	ldr	r2, [r7, #16]
 800e2ce:	8912      	ldrh	r2, [r2, #8]
 800e2d0:	4293      	cmp	r3, r2
 800e2d2:	d301      	bcc.n	800e2d8 <dir_sdi+0x72>
 800e2d4:	2302      	movs	r3, #2
 800e2d6:	e048      	b.n	800e36a <dir_sdi+0x104>
		dp->sect = fs->dirbase;
 800e2d8:	693b      	ldr	r3, [r7, #16]
 800e2da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	639a      	str	r2, [r3, #56]	; 0x38
 800e2e0:	e029      	b.n	800e336 <dir_sdi+0xd0>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800e2e2:	693b      	ldr	r3, [r7, #16]
 800e2e4:	895b      	ldrh	r3, [r3, #10]
 800e2e6:	025b      	lsls	r3, r3, #9
 800e2e8:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800e2ea:	e019      	b.n	800e320 <dir_sdi+0xba>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	6979      	ldr	r1, [r7, #20]
 800e2f0:	4618      	mov	r0, r3
 800e2f2:	f7ff fa6f 	bl	800d7d4 <get_fat>
 800e2f6:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e2f8:	697b      	ldr	r3, [r7, #20]
 800e2fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e2fe:	d101      	bne.n	800e304 <dir_sdi+0x9e>
 800e300:	2301      	movs	r3, #1
 800e302:	e032      	b.n	800e36a <dir_sdi+0x104>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800e304:	697b      	ldr	r3, [r7, #20]
 800e306:	2b01      	cmp	r3, #1
 800e308:	d904      	bls.n	800e314 <dir_sdi+0xae>
 800e30a:	693b      	ldr	r3, [r7, #16]
 800e30c:	69db      	ldr	r3, [r3, #28]
 800e30e:	697a      	ldr	r2, [r7, #20]
 800e310:	429a      	cmp	r2, r3
 800e312:	d301      	bcc.n	800e318 <dir_sdi+0xb2>
 800e314:	2302      	movs	r3, #2
 800e316:	e028      	b.n	800e36a <dir_sdi+0x104>
			ofs -= csz;
 800e318:	683a      	ldr	r2, [r7, #0]
 800e31a:	68fb      	ldr	r3, [r7, #12]
 800e31c:	1ad3      	subs	r3, r2, r3
 800e31e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800e320:	683a      	ldr	r2, [r7, #0]
 800e322:	68fb      	ldr	r3, [r7, #12]
 800e324:	429a      	cmp	r2, r3
 800e326:	d2e1      	bcs.n	800e2ec <dir_sdi+0x86>
		}
		dp->sect = clust2sect(fs, clst);
 800e328:	6979      	ldr	r1, [r7, #20]
 800e32a:	6938      	ldr	r0, [r7, #16]
 800e32c:	f7ff fa32 	bl	800d794 <clust2sect>
 800e330:	4602      	mov	r2, r0
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	639a      	str	r2, [r3, #56]	; 0x38
	}
	dp->clust = clst;					/* Current cluster# */
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	697a      	ldr	r2, [r7, #20]
 800e33a:	635a      	str	r2, [r3, #52]	; 0x34
	if (!dp->sect) return FR_INT_ERR;
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e340:	2b00      	cmp	r3, #0
 800e342:	d101      	bne.n	800e348 <dir_sdi+0xe2>
 800e344:	2302      	movs	r3, #2
 800e346:	e010      	b.n	800e36a <dir_sdi+0x104>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e34c:	683b      	ldr	r3, [r7, #0]
 800e34e:	0a5b      	lsrs	r3, r3, #9
 800e350:	441a      	add	r2, r3
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	639a      	str	r2, [r3, #56]	; 0x38
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800e356:	693b      	ldr	r3, [r7, #16]
 800e358:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800e35c:	683b      	ldr	r3, [r7, #0]
 800e35e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e362:	441a      	add	r2, r3
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	63da      	str	r2, [r3, #60]	; 0x3c

	return FR_OK;
 800e368:	2300      	movs	r3, #0
}
 800e36a:	4618      	mov	r0, r3
 800e36c:	3718      	adds	r7, #24
 800e36e:	46bd      	mov	sp, r7
 800e370:	bd80      	pop	{r7, pc}

0800e372 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800e372:	b580      	push	{r7, lr}
 800e374:	b086      	sub	sp, #24
 800e376:	af00      	add	r7, sp, #0
 800e378:	6078      	str	r0, [r7, #4]
 800e37a:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	681b      	ldr	r3, [r3, #0]
 800e380:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e386:	3320      	adds	r3, #32
 800e388:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e38e:	2b00      	cmp	r3, #0
 800e390:	d00b      	beq.n	800e3aa <dir_next+0x38>
 800e392:	68fb      	ldr	r3, [r7, #12]
 800e394:	781b      	ldrb	r3, [r3, #0]
 800e396:	2b04      	cmp	r3, #4
 800e398:	d102      	bne.n	800e3a0 <dir_next+0x2e>
 800e39a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e39e:	e001      	b.n	800e3a4 <dir_next+0x32>
 800e3a0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800e3a4:	68bb      	ldr	r3, [r7, #8]
 800e3a6:	429a      	cmp	r2, r3
 800e3a8:	d801      	bhi.n	800e3ae <dir_next+0x3c>
 800e3aa:	2304      	movs	r3, #4
 800e3ac:	e0b2      	b.n	800e514 <dir_next+0x1a2>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800e3ae:	68bb      	ldr	r3, [r7, #8]
 800e3b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	f040 80a0 	bne.w	800e4fa <dir_next+0x188>
		dp->sect++;				/* Next sector */
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e3be:	1c5a      	adds	r2, r3, #1
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	639a      	str	r2, [r3, #56]	; 0x38

		if (!dp->clust) {		/* Static table */
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d10b      	bne.n	800e3e4 <dir_next+0x72>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800e3cc:	68bb      	ldr	r3, [r7, #8]
 800e3ce:	095b      	lsrs	r3, r3, #5
 800e3d0:	68fa      	ldr	r2, [r7, #12]
 800e3d2:	8912      	ldrh	r2, [r2, #8]
 800e3d4:	4293      	cmp	r3, r2
 800e3d6:	f0c0 8090 	bcc.w	800e4fa <dir_next+0x188>
				dp->sect = 0; return FR_NO_FILE;
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	2200      	movs	r2, #0
 800e3de:	639a      	str	r2, [r3, #56]	; 0x38
 800e3e0:	2304      	movs	r3, #4
 800e3e2:	e097      	b.n	800e514 <dir_next+0x1a2>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800e3e4:	68bb      	ldr	r3, [r7, #8]
 800e3e6:	0a5b      	lsrs	r3, r3, #9
 800e3e8:	68fa      	ldr	r2, [r7, #12]
 800e3ea:	8952      	ldrh	r2, [r2, #10]
 800e3ec:	3a01      	subs	r2, #1
 800e3ee:	4013      	ands	r3, r2
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	f040 8082 	bne.w	800e4fa <dir_next+0x188>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800e3f6:	687a      	ldr	r2, [r7, #4]
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e3fc:	4619      	mov	r1, r3
 800e3fe:	4610      	mov	r0, r2
 800e400:	f7ff f9e8 	bl	800d7d4 <get_fat>
 800e404:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800e406:	697b      	ldr	r3, [r7, #20]
 800e408:	2b01      	cmp	r3, #1
 800e40a:	d801      	bhi.n	800e410 <dir_next+0x9e>
 800e40c:	2302      	movs	r3, #2
 800e40e:	e081      	b.n	800e514 <dir_next+0x1a2>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800e410:	697b      	ldr	r3, [r7, #20]
 800e412:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e416:	d101      	bne.n	800e41c <dir_next+0xaa>
 800e418:	2301      	movs	r3, #1
 800e41a:	e07b      	b.n	800e514 <dir_next+0x1a2>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	69db      	ldr	r3, [r3, #28]
 800e420:	697a      	ldr	r2, [r7, #20]
 800e422:	429a      	cmp	r2, r3
 800e424:	d35f      	bcc.n	800e4e6 <dir_next+0x174>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800e426:	683b      	ldr	r3, [r7, #0]
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d104      	bne.n	800e436 <dir_next+0xc4>
						dp->sect = 0; return FR_NO_FILE;
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	2200      	movs	r2, #0
 800e430:	639a      	str	r2, [r3, #56]	; 0x38
 800e432:	2304      	movs	r3, #4
 800e434:	e06e      	b.n	800e514 <dir_next+0x1a2>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800e436:	687a      	ldr	r2, [r7, #4]
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e43c:	4619      	mov	r1, r3
 800e43e:	4610      	mov	r0, r2
 800e440:	f7ff fdcc 	bl	800dfdc <create_chain>
 800e444:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800e446:	697b      	ldr	r3, [r7, #20]
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d101      	bne.n	800e450 <dir_next+0xde>
 800e44c:	2307      	movs	r3, #7
 800e44e:	e061      	b.n	800e514 <dir_next+0x1a2>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800e450:	697b      	ldr	r3, [r7, #20]
 800e452:	2b01      	cmp	r3, #1
 800e454:	d101      	bne.n	800e45a <dir_next+0xe8>
 800e456:	2302      	movs	r3, #2
 800e458:	e05c      	b.n	800e514 <dir_next+0x1a2>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e45a:	697b      	ldr	r3, [r7, #20]
 800e45c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e460:	d101      	bne.n	800e466 <dir_next+0xf4>
 800e462:	2301      	movs	r3, #1
 800e464:	e056      	b.n	800e514 <dir_next+0x1a2>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	79db      	ldrb	r3, [r3, #7]
 800e46a:	f043 0304 	orr.w	r3, r3, #4
 800e46e:	b2da      	uxtb	r2, r3
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	71da      	strb	r2, [r3, #7]
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800e474:	68f8      	ldr	r0, [r7, #12]
 800e476:	f7ff f8ad 	bl	800d5d4 <sync_window>
 800e47a:	4603      	mov	r3, r0
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	d001      	beq.n	800e484 <dir_next+0x112>
 800e480:	2301      	movs	r3, #1
 800e482:	e047      	b.n	800e514 <dir_next+0x1a2>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800e484:	68fb      	ldr	r3, [r7, #12]
 800e486:	3338      	adds	r3, #56	; 0x38
 800e488:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e48c:	2100      	movs	r1, #0
 800e48e:	4618      	mov	r0, r3
 800e490:	f7fe fed6 	bl	800d240 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800e494:	2300      	movs	r3, #0
 800e496:	613b      	str	r3, [r7, #16]
 800e498:	6979      	ldr	r1, [r7, #20]
 800e49a:	68f8      	ldr	r0, [r7, #12]
 800e49c:	f7ff f97a 	bl	800d794 <clust2sect>
 800e4a0:	4602      	mov	r2, r0
 800e4a2:	68fb      	ldr	r3, [r7, #12]
 800e4a4:	635a      	str	r2, [r3, #52]	; 0x34
 800e4a6:	e012      	b.n	800e4ce <dir_next+0x15c>
						fs->wflag = 1;
 800e4a8:	68fb      	ldr	r3, [r7, #12]
 800e4aa:	2201      	movs	r2, #1
 800e4ac:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800e4ae:	68f8      	ldr	r0, [r7, #12]
 800e4b0:	f7ff f890 	bl	800d5d4 <sync_window>
 800e4b4:	4603      	mov	r3, r0
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d001      	beq.n	800e4be <dir_next+0x14c>
 800e4ba:	2301      	movs	r3, #1
 800e4bc:	e02a      	b.n	800e514 <dir_next+0x1a2>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800e4be:	693b      	ldr	r3, [r7, #16]
 800e4c0:	3301      	adds	r3, #1
 800e4c2:	613b      	str	r3, [r7, #16]
 800e4c4:	68fb      	ldr	r3, [r7, #12]
 800e4c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e4c8:	1c5a      	adds	r2, r3, #1
 800e4ca:	68fb      	ldr	r3, [r7, #12]
 800e4cc:	635a      	str	r2, [r3, #52]	; 0x34
 800e4ce:	68fb      	ldr	r3, [r7, #12]
 800e4d0:	895b      	ldrh	r3, [r3, #10]
 800e4d2:	461a      	mov	r2, r3
 800e4d4:	693b      	ldr	r3, [r7, #16]
 800e4d6:	4293      	cmp	r3, r2
 800e4d8:	d3e6      	bcc.n	800e4a8 <dir_next+0x136>
					}
					fs->winsect -= n;							/* Restore window offset */
 800e4da:	68fb      	ldr	r3, [r7, #12]
 800e4dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e4de:	693b      	ldr	r3, [r7, #16]
 800e4e0:	1ad2      	subs	r2, r2, r3
 800e4e2:	68fb      	ldr	r3, [r7, #12]
 800e4e4:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	697a      	ldr	r2, [r7, #20]
 800e4ea:	635a      	str	r2, [r3, #52]	; 0x34
				dp->sect = clust2sect(fs, clst);
 800e4ec:	6979      	ldr	r1, [r7, #20]
 800e4ee:	68f8      	ldr	r0, [r7, #12]
 800e4f0:	f7ff f950 	bl	800d794 <clust2sect>
 800e4f4:	4602      	mov	r2, r0
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	639a      	str	r2, [r3, #56]	; 0x38
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	68ba      	ldr	r2, [r7, #8]
 800e4fe:	631a      	str	r2, [r3, #48]	; 0x30
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800e506:	68bb      	ldr	r3, [r7, #8]
 800e508:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e50c:	441a      	add	r2, r3
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	63da      	str	r2, [r3, #60]	; 0x3c

	return FR_OK;
 800e512:	2300      	movs	r3, #0
}
 800e514:	4618      	mov	r0, r3
 800e516:	3718      	adds	r7, #24
 800e518:	46bd      	mov	sp, r7
 800e51a:	bd80      	pop	{r7, pc}

0800e51c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800e51c:	b580      	push	{r7, lr}
 800e51e:	b086      	sub	sp, #24
 800e520:	af00      	add	r7, sp, #0
 800e522:	6078      	str	r0, [r7, #4]
 800e524:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800e52c:	2100      	movs	r1, #0
 800e52e:	6878      	ldr	r0, [r7, #4]
 800e530:	f7ff fe99 	bl	800e266 <dir_sdi>
 800e534:	4603      	mov	r3, r0
 800e536:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e538:	7dfb      	ldrb	r3, [r7, #23]
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	d140      	bne.n	800e5c0 <dir_alloc+0xa4>
		n = 0;
 800e53e:	2300      	movs	r3, #0
 800e540:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e546:	4619      	mov	r1, r3
 800e548:	68f8      	ldr	r0, [r7, #12]
 800e54a:	f7ff f887 	bl	800d65c <move_window>
 800e54e:	4603      	mov	r3, r0
 800e550:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800e552:	7dfb      	ldrb	r3, [r7, #23]
 800e554:	2b00      	cmp	r3, #0
 800e556:	d132      	bne.n	800e5be <dir_alloc+0xa2>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
 800e558:	68fb      	ldr	r3, [r7, #12]
 800e55a:	781b      	ldrb	r3, [r3, #0]
 800e55c:	2b04      	cmp	r3, #4
 800e55e:	d108      	bne.n	800e572 <dir_alloc+0x56>
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e564:	781b      	ldrb	r3, [r3, #0]
 800e566:	b25b      	sxtb	r3, r3
 800e568:	43db      	mvns	r3, r3
 800e56a:	b2db      	uxtb	r3, r3
 800e56c:	09db      	lsrs	r3, r3, #7
 800e56e:	b2db      	uxtb	r3, r3
 800e570:	e00f      	b.n	800e592 <dir_alloc+0x76>
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e576:	781b      	ldrb	r3, [r3, #0]
 800e578:	2be5      	cmp	r3, #229	; 0xe5
 800e57a:	d004      	beq.n	800e586 <dir_alloc+0x6a>
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e580:	781b      	ldrb	r3, [r3, #0]
 800e582:	2b00      	cmp	r3, #0
 800e584:	d101      	bne.n	800e58a <dir_alloc+0x6e>
 800e586:	2301      	movs	r3, #1
 800e588:	e000      	b.n	800e58c <dir_alloc+0x70>
 800e58a:	2300      	movs	r3, #0
 800e58c:	f003 0301 	and.w	r3, r3, #1
 800e590:	b2db      	uxtb	r3, r3
 800e592:	2b00      	cmp	r3, #0
 800e594:	d007      	beq.n	800e5a6 <dir_alloc+0x8a>
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800e596:	693b      	ldr	r3, [r7, #16]
 800e598:	3301      	adds	r3, #1
 800e59a:	613b      	str	r3, [r7, #16]
 800e59c:	693a      	ldr	r2, [r7, #16]
 800e59e:	683b      	ldr	r3, [r7, #0]
 800e5a0:	429a      	cmp	r2, r3
 800e5a2:	d102      	bne.n	800e5aa <dir_alloc+0x8e>
 800e5a4:	e00c      	b.n	800e5c0 <dir_alloc+0xa4>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800e5a6:	2300      	movs	r3, #0
 800e5a8:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800e5aa:	2101      	movs	r1, #1
 800e5ac:	6878      	ldr	r0, [r7, #4]
 800e5ae:	f7ff fee0 	bl	800e372 <dir_next>
 800e5b2:	4603      	mov	r3, r0
 800e5b4:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800e5b6:	7dfb      	ldrb	r3, [r7, #23]
 800e5b8:	2b00      	cmp	r3, #0
 800e5ba:	d0c2      	beq.n	800e542 <dir_alloc+0x26>
 800e5bc:	e000      	b.n	800e5c0 <dir_alloc+0xa4>
			if (res != FR_OK) break;
 800e5be:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800e5c0:	7dfb      	ldrb	r3, [r7, #23]
 800e5c2:	2b04      	cmp	r3, #4
 800e5c4:	d101      	bne.n	800e5ca <dir_alloc+0xae>
 800e5c6:	2307      	movs	r3, #7
 800e5c8:	75fb      	strb	r3, [r7, #23]
	return res;
 800e5ca:	7dfb      	ldrb	r3, [r7, #23]
}
 800e5cc:	4618      	mov	r0, r3
 800e5ce:	3718      	adds	r7, #24
 800e5d0:	46bd      	mov	sp, r7
 800e5d2:	bd80      	pop	{r7, pc}

0800e5d4 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800e5d4:	b580      	push	{r7, lr}
 800e5d6:	b084      	sub	sp, #16
 800e5d8:	af00      	add	r7, sp, #0
 800e5da:	6078      	str	r0, [r7, #4]
 800e5dc:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800e5de:	683b      	ldr	r3, [r7, #0]
 800e5e0:	331a      	adds	r3, #26
 800e5e2:	4618      	mov	r0, r3
 800e5e4:	f7fe fc26 	bl	800ce34 <ld_word>
 800e5e8:	4603      	mov	r3, r0
 800e5ea:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	781b      	ldrb	r3, [r3, #0]
 800e5f0:	2b03      	cmp	r3, #3
 800e5f2:	d109      	bne.n	800e608 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800e5f4:	683b      	ldr	r3, [r7, #0]
 800e5f6:	3314      	adds	r3, #20
 800e5f8:	4618      	mov	r0, r3
 800e5fa:	f7fe fc1b 	bl	800ce34 <ld_word>
 800e5fe:	4603      	mov	r3, r0
 800e600:	041b      	lsls	r3, r3, #16
 800e602:	68fa      	ldr	r2, [r7, #12]
 800e604:	4313      	orrs	r3, r2
 800e606:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800e608:	68fb      	ldr	r3, [r7, #12]
}
 800e60a:	4618      	mov	r0, r3
 800e60c:	3710      	adds	r7, #16
 800e60e:	46bd      	mov	sp, r7
 800e610:	bd80      	pop	{r7, pc}

0800e612 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800e612:	b580      	push	{r7, lr}
 800e614:	b084      	sub	sp, #16
 800e616:	af00      	add	r7, sp, #0
 800e618:	60f8      	str	r0, [r7, #12]
 800e61a:	60b9      	str	r1, [r7, #8]
 800e61c:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800e61e:	68bb      	ldr	r3, [r7, #8]
 800e620:	331a      	adds	r3, #26
 800e622:	687a      	ldr	r2, [r7, #4]
 800e624:	b292      	uxth	r2, r2
 800e626:	4611      	mov	r1, r2
 800e628:	4618      	mov	r0, r3
 800e62a:	f7fe fd19 	bl	800d060 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800e62e:	68fb      	ldr	r3, [r7, #12]
 800e630:	781b      	ldrb	r3, [r3, #0]
 800e632:	2b03      	cmp	r3, #3
 800e634:	d109      	bne.n	800e64a <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800e636:	68bb      	ldr	r3, [r7, #8]
 800e638:	f103 0214 	add.w	r2, r3, #20
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	0c1b      	lsrs	r3, r3, #16
 800e640:	b29b      	uxth	r3, r3
 800e642:	4619      	mov	r1, r3
 800e644:	4610      	mov	r0, r2
 800e646:	f7fe fd0b 	bl	800d060 <st_word>
	}
}
 800e64a:	bf00      	nop
 800e64c:	3710      	adds	r7, #16
 800e64e:	46bd      	mov	sp, r7
 800e650:	bd80      	pop	{r7, pc}
	...

0800e654 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800e654:	b590      	push	{r4, r7, lr}
 800e656:	b087      	sub	sp, #28
 800e658:	af00      	add	r7, sp, #0
 800e65a:	6078      	str	r0, [r7, #4]
 800e65c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800e65e:	683b      	ldr	r3, [r7, #0]
 800e660:	331a      	adds	r3, #26
 800e662:	4618      	mov	r0, r3
 800e664:	f7fe fbe6 	bl	800ce34 <ld_word>
 800e668:	4603      	mov	r3, r0
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	d001      	beq.n	800e672 <cmp_lfn+0x1e>
 800e66e:	2300      	movs	r3, #0
 800e670:	e059      	b.n	800e726 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800e672:	683b      	ldr	r3, [r7, #0]
 800e674:	781b      	ldrb	r3, [r3, #0]
 800e676:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e67a:	1e5a      	subs	r2, r3, #1
 800e67c:	4613      	mov	r3, r2
 800e67e:	005b      	lsls	r3, r3, #1
 800e680:	4413      	add	r3, r2
 800e682:	009b      	lsls	r3, r3, #2
 800e684:	4413      	add	r3, r2
 800e686:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800e688:	2301      	movs	r3, #1
 800e68a:	81fb      	strh	r3, [r7, #14]
 800e68c:	2300      	movs	r3, #0
 800e68e:	613b      	str	r3, [r7, #16]
 800e690:	e033      	b.n	800e6fa <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800e692:	4a27      	ldr	r2, [pc, #156]	; (800e730 <cmp_lfn+0xdc>)
 800e694:	693b      	ldr	r3, [r7, #16]
 800e696:	4413      	add	r3, r2
 800e698:	781b      	ldrb	r3, [r3, #0]
 800e69a:	461a      	mov	r2, r3
 800e69c:	683b      	ldr	r3, [r7, #0]
 800e69e:	4413      	add	r3, r2
 800e6a0:	4618      	mov	r0, r3
 800e6a2:	f7fe fbc7 	bl	800ce34 <ld_word>
 800e6a6:	4603      	mov	r3, r0
 800e6a8:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800e6aa:	89fb      	ldrh	r3, [r7, #14]
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d01a      	beq.n	800e6e6 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800e6b0:	697b      	ldr	r3, [r7, #20]
 800e6b2:	2bfe      	cmp	r3, #254	; 0xfe
 800e6b4:	d812      	bhi.n	800e6dc <cmp_lfn+0x88>
 800e6b6:	89bb      	ldrh	r3, [r7, #12]
 800e6b8:	4618      	mov	r0, r3
 800e6ba:	f003 f96f 	bl	801199c <ff_wtoupper>
 800e6be:	4603      	mov	r3, r0
 800e6c0:	461c      	mov	r4, r3
 800e6c2:	697b      	ldr	r3, [r7, #20]
 800e6c4:	1c5a      	adds	r2, r3, #1
 800e6c6:	617a      	str	r2, [r7, #20]
 800e6c8:	005b      	lsls	r3, r3, #1
 800e6ca:	687a      	ldr	r2, [r7, #4]
 800e6cc:	4413      	add	r3, r2
 800e6ce:	881b      	ldrh	r3, [r3, #0]
 800e6d0:	4618      	mov	r0, r3
 800e6d2:	f003 f963 	bl	801199c <ff_wtoupper>
 800e6d6:	4603      	mov	r3, r0
 800e6d8:	429c      	cmp	r4, r3
 800e6da:	d001      	beq.n	800e6e0 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800e6dc:	2300      	movs	r3, #0
 800e6de:	e022      	b.n	800e726 <cmp_lfn+0xd2>
			}
			wc = uc;
 800e6e0:	89bb      	ldrh	r3, [r7, #12]
 800e6e2:	81fb      	strh	r3, [r7, #14]
 800e6e4:	e006      	b.n	800e6f4 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800e6e6:	89bb      	ldrh	r3, [r7, #12]
 800e6e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e6ec:	4293      	cmp	r3, r2
 800e6ee:	d001      	beq.n	800e6f4 <cmp_lfn+0xa0>
 800e6f0:	2300      	movs	r3, #0
 800e6f2:	e018      	b.n	800e726 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800e6f4:	693b      	ldr	r3, [r7, #16]
 800e6f6:	3301      	adds	r3, #1
 800e6f8:	613b      	str	r3, [r7, #16]
 800e6fa:	693b      	ldr	r3, [r7, #16]
 800e6fc:	2b0c      	cmp	r3, #12
 800e6fe:	d9c8      	bls.n	800e692 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800e700:	683b      	ldr	r3, [r7, #0]
 800e702:	781b      	ldrb	r3, [r3, #0]
 800e704:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e708:	2b00      	cmp	r3, #0
 800e70a:	d00b      	beq.n	800e724 <cmp_lfn+0xd0>
 800e70c:	89fb      	ldrh	r3, [r7, #14]
 800e70e:	2b00      	cmp	r3, #0
 800e710:	d008      	beq.n	800e724 <cmp_lfn+0xd0>
 800e712:	697b      	ldr	r3, [r7, #20]
 800e714:	005b      	lsls	r3, r3, #1
 800e716:	687a      	ldr	r2, [r7, #4]
 800e718:	4413      	add	r3, r2
 800e71a:	881b      	ldrh	r3, [r3, #0]
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	d001      	beq.n	800e724 <cmp_lfn+0xd0>
 800e720:	2300      	movs	r3, #0
 800e722:	e000      	b.n	800e726 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800e724:	2301      	movs	r3, #1
}
 800e726:	4618      	mov	r0, r3
 800e728:	371c      	adds	r7, #28
 800e72a:	46bd      	mov	sp, r7
 800e72c:	bd90      	pop	{r4, r7, pc}
 800e72e:	bf00      	nop
 800e730:	08017570 	.word	0x08017570

0800e734 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800e734:	b580      	push	{r7, lr}
 800e736:	b086      	sub	sp, #24
 800e738:	af00      	add	r7, sp, #0
 800e73a:	6078      	str	r0, [r7, #4]
 800e73c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800e73e:	683b      	ldr	r3, [r7, #0]
 800e740:	331a      	adds	r3, #26
 800e742:	4618      	mov	r0, r3
 800e744:	f7fe fb76 	bl	800ce34 <ld_word>
 800e748:	4603      	mov	r3, r0
 800e74a:	2b00      	cmp	r3, #0
 800e74c:	d001      	beq.n	800e752 <pick_lfn+0x1e>
 800e74e:	2300      	movs	r3, #0
 800e750:	e04d      	b.n	800e7ee <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800e752:	683b      	ldr	r3, [r7, #0]
 800e754:	781b      	ldrb	r3, [r3, #0]
 800e756:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e75a:	1e5a      	subs	r2, r3, #1
 800e75c:	4613      	mov	r3, r2
 800e75e:	005b      	lsls	r3, r3, #1
 800e760:	4413      	add	r3, r2
 800e762:	009b      	lsls	r3, r3, #2
 800e764:	4413      	add	r3, r2
 800e766:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800e768:	2301      	movs	r3, #1
 800e76a:	81fb      	strh	r3, [r7, #14]
 800e76c:	2300      	movs	r3, #0
 800e76e:	613b      	str	r3, [r7, #16]
 800e770:	e028      	b.n	800e7c4 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800e772:	4a21      	ldr	r2, [pc, #132]	; (800e7f8 <pick_lfn+0xc4>)
 800e774:	693b      	ldr	r3, [r7, #16]
 800e776:	4413      	add	r3, r2
 800e778:	781b      	ldrb	r3, [r3, #0]
 800e77a:	461a      	mov	r2, r3
 800e77c:	683b      	ldr	r3, [r7, #0]
 800e77e:	4413      	add	r3, r2
 800e780:	4618      	mov	r0, r3
 800e782:	f7fe fb57 	bl	800ce34 <ld_word>
 800e786:	4603      	mov	r3, r0
 800e788:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800e78a:	89fb      	ldrh	r3, [r7, #14]
 800e78c:	2b00      	cmp	r3, #0
 800e78e:	d00f      	beq.n	800e7b0 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800e790:	697b      	ldr	r3, [r7, #20]
 800e792:	2bfe      	cmp	r3, #254	; 0xfe
 800e794:	d901      	bls.n	800e79a <pick_lfn+0x66>
 800e796:	2300      	movs	r3, #0
 800e798:	e029      	b.n	800e7ee <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800e79a:	89bb      	ldrh	r3, [r7, #12]
 800e79c:	81fb      	strh	r3, [r7, #14]
 800e79e:	697b      	ldr	r3, [r7, #20]
 800e7a0:	1c5a      	adds	r2, r3, #1
 800e7a2:	617a      	str	r2, [r7, #20]
 800e7a4:	005b      	lsls	r3, r3, #1
 800e7a6:	687a      	ldr	r2, [r7, #4]
 800e7a8:	4413      	add	r3, r2
 800e7aa:	89fa      	ldrh	r2, [r7, #14]
 800e7ac:	801a      	strh	r2, [r3, #0]
 800e7ae:	e006      	b.n	800e7be <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800e7b0:	89bb      	ldrh	r3, [r7, #12]
 800e7b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e7b6:	4293      	cmp	r3, r2
 800e7b8:	d001      	beq.n	800e7be <pick_lfn+0x8a>
 800e7ba:	2300      	movs	r3, #0
 800e7bc:	e017      	b.n	800e7ee <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800e7be:	693b      	ldr	r3, [r7, #16]
 800e7c0:	3301      	adds	r3, #1
 800e7c2:	613b      	str	r3, [r7, #16]
 800e7c4:	693b      	ldr	r3, [r7, #16]
 800e7c6:	2b0c      	cmp	r3, #12
 800e7c8:	d9d3      	bls.n	800e772 <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800e7ca:	683b      	ldr	r3, [r7, #0]
 800e7cc:	781b      	ldrb	r3, [r3, #0]
 800e7ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	d00a      	beq.n	800e7ec <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800e7d6:	697b      	ldr	r3, [r7, #20]
 800e7d8:	2bfe      	cmp	r3, #254	; 0xfe
 800e7da:	d901      	bls.n	800e7e0 <pick_lfn+0xac>
 800e7dc:	2300      	movs	r3, #0
 800e7de:	e006      	b.n	800e7ee <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800e7e0:	697b      	ldr	r3, [r7, #20]
 800e7e2:	005b      	lsls	r3, r3, #1
 800e7e4:	687a      	ldr	r2, [r7, #4]
 800e7e6:	4413      	add	r3, r2
 800e7e8:	2200      	movs	r2, #0
 800e7ea:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800e7ec:	2301      	movs	r3, #1
}
 800e7ee:	4618      	mov	r0, r3
 800e7f0:	3718      	adds	r7, #24
 800e7f2:	46bd      	mov	sp, r7
 800e7f4:	bd80      	pop	{r7, pc}
 800e7f6:	bf00      	nop
 800e7f8:	08017570 	.word	0x08017570

0800e7fc <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800e7fc:	b580      	push	{r7, lr}
 800e7fe:	b088      	sub	sp, #32
 800e800:	af00      	add	r7, sp, #0
 800e802:	60f8      	str	r0, [r7, #12]
 800e804:	60b9      	str	r1, [r7, #8]
 800e806:	4611      	mov	r1, r2
 800e808:	461a      	mov	r2, r3
 800e80a:	460b      	mov	r3, r1
 800e80c:	71fb      	strb	r3, [r7, #7]
 800e80e:	4613      	mov	r3, r2
 800e810:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800e812:	68bb      	ldr	r3, [r7, #8]
 800e814:	330d      	adds	r3, #13
 800e816:	79ba      	ldrb	r2, [r7, #6]
 800e818:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800e81a:	68bb      	ldr	r3, [r7, #8]
 800e81c:	330b      	adds	r3, #11
 800e81e:	220f      	movs	r2, #15
 800e820:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800e822:	68bb      	ldr	r3, [r7, #8]
 800e824:	330c      	adds	r3, #12
 800e826:	2200      	movs	r2, #0
 800e828:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800e82a:	68bb      	ldr	r3, [r7, #8]
 800e82c:	331a      	adds	r3, #26
 800e82e:	2100      	movs	r1, #0
 800e830:	4618      	mov	r0, r3
 800e832:	f7fe fc15 	bl	800d060 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800e836:	79fb      	ldrb	r3, [r7, #7]
 800e838:	1e5a      	subs	r2, r3, #1
 800e83a:	4613      	mov	r3, r2
 800e83c:	005b      	lsls	r3, r3, #1
 800e83e:	4413      	add	r3, r2
 800e840:	009b      	lsls	r3, r3, #2
 800e842:	4413      	add	r3, r2
 800e844:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800e846:	2300      	movs	r3, #0
 800e848:	82fb      	strh	r3, [r7, #22]
 800e84a:	2300      	movs	r3, #0
 800e84c:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800e84e:	8afb      	ldrh	r3, [r7, #22]
 800e850:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e854:	4293      	cmp	r3, r2
 800e856:	d007      	beq.n	800e868 <put_lfn+0x6c>
 800e858:	69fb      	ldr	r3, [r7, #28]
 800e85a:	1c5a      	adds	r2, r3, #1
 800e85c:	61fa      	str	r2, [r7, #28]
 800e85e:	005b      	lsls	r3, r3, #1
 800e860:	68fa      	ldr	r2, [r7, #12]
 800e862:	4413      	add	r3, r2
 800e864:	881b      	ldrh	r3, [r3, #0]
 800e866:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800e868:	4a17      	ldr	r2, [pc, #92]	; (800e8c8 <put_lfn+0xcc>)
 800e86a:	69bb      	ldr	r3, [r7, #24]
 800e86c:	4413      	add	r3, r2
 800e86e:	781b      	ldrb	r3, [r3, #0]
 800e870:	461a      	mov	r2, r3
 800e872:	68bb      	ldr	r3, [r7, #8]
 800e874:	4413      	add	r3, r2
 800e876:	8afa      	ldrh	r2, [r7, #22]
 800e878:	4611      	mov	r1, r2
 800e87a:	4618      	mov	r0, r3
 800e87c:	f7fe fbf0 	bl	800d060 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800e880:	8afb      	ldrh	r3, [r7, #22]
 800e882:	2b00      	cmp	r3, #0
 800e884:	d102      	bne.n	800e88c <put_lfn+0x90>
 800e886:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e88a:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800e88c:	69bb      	ldr	r3, [r7, #24]
 800e88e:	3301      	adds	r3, #1
 800e890:	61bb      	str	r3, [r7, #24]
 800e892:	69bb      	ldr	r3, [r7, #24]
 800e894:	2b0c      	cmp	r3, #12
 800e896:	d9da      	bls.n	800e84e <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800e898:	8afb      	ldrh	r3, [r7, #22]
 800e89a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e89e:	4293      	cmp	r3, r2
 800e8a0:	d006      	beq.n	800e8b0 <put_lfn+0xb4>
 800e8a2:	69fb      	ldr	r3, [r7, #28]
 800e8a4:	005b      	lsls	r3, r3, #1
 800e8a6:	68fa      	ldr	r2, [r7, #12]
 800e8a8:	4413      	add	r3, r2
 800e8aa:	881b      	ldrh	r3, [r3, #0]
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	d103      	bne.n	800e8b8 <put_lfn+0xbc>
 800e8b0:	79fb      	ldrb	r3, [r7, #7]
 800e8b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e8b6:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800e8b8:	68bb      	ldr	r3, [r7, #8]
 800e8ba:	79fa      	ldrb	r2, [r7, #7]
 800e8bc:	701a      	strb	r2, [r3, #0]
}
 800e8be:	bf00      	nop
 800e8c0:	3720      	adds	r7, #32
 800e8c2:	46bd      	mov	sp, r7
 800e8c4:	bd80      	pop	{r7, pc}
 800e8c6:	bf00      	nop
 800e8c8:	08017570 	.word	0x08017570

0800e8cc <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800e8cc:	b580      	push	{r7, lr}
 800e8ce:	b08c      	sub	sp, #48	; 0x30
 800e8d0:	af00      	add	r7, sp, #0
 800e8d2:	60f8      	str	r0, [r7, #12]
 800e8d4:	60b9      	str	r1, [r7, #8]
 800e8d6:	607a      	str	r2, [r7, #4]
 800e8d8:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800e8da:	220b      	movs	r2, #11
 800e8dc:	68b9      	ldr	r1, [r7, #8]
 800e8de:	68f8      	ldr	r0, [r7, #12]
 800e8e0:	f7fe fc8d 	bl	800d1fe <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800e8e4:	683b      	ldr	r3, [r7, #0]
 800e8e6:	2b05      	cmp	r3, #5
 800e8e8:	d92b      	bls.n	800e942 <gen_numname+0x76>
		sr = seq;
 800e8ea:	683b      	ldr	r3, [r7, #0]
 800e8ec:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800e8ee:	e022      	b.n	800e936 <gen_numname+0x6a>
			wc = *lfn++;
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	1c9a      	adds	r2, r3, #2
 800e8f4:	607a      	str	r2, [r7, #4]
 800e8f6:	881b      	ldrh	r3, [r3, #0]
 800e8f8:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800e8fa:	2300      	movs	r3, #0
 800e8fc:	62bb      	str	r3, [r7, #40]	; 0x28
 800e8fe:	e017      	b.n	800e930 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800e900:	69fb      	ldr	r3, [r7, #28]
 800e902:	005a      	lsls	r2, r3, #1
 800e904:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e906:	f003 0301 	and.w	r3, r3, #1
 800e90a:	4413      	add	r3, r2
 800e90c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800e90e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e910:	085b      	lsrs	r3, r3, #1
 800e912:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800e914:	69fb      	ldr	r3, [r7, #28]
 800e916:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	d005      	beq.n	800e92a <gen_numname+0x5e>
 800e91e:	69fb      	ldr	r3, [r7, #28]
 800e920:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800e924:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800e928:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800e92a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e92c:	3301      	adds	r3, #1
 800e92e:	62bb      	str	r3, [r7, #40]	; 0x28
 800e930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e932:	2b0f      	cmp	r3, #15
 800e934:	d9e4      	bls.n	800e900 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	881b      	ldrh	r3, [r3, #0]
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	d1d8      	bne.n	800e8f0 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800e93e:	69fb      	ldr	r3, [r7, #28]
 800e940:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800e942:	2307      	movs	r3, #7
 800e944:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800e946:	683b      	ldr	r3, [r7, #0]
 800e948:	b2db      	uxtb	r3, r3
 800e94a:	f003 030f 	and.w	r3, r3, #15
 800e94e:	b2db      	uxtb	r3, r3
 800e950:	3330      	adds	r3, #48	; 0x30
 800e952:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800e956:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e95a:	2b39      	cmp	r3, #57	; 0x39
 800e95c:	d904      	bls.n	800e968 <gen_numname+0x9c>
 800e95e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e962:	3307      	adds	r3, #7
 800e964:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800e968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e96a:	1e5a      	subs	r2, r3, #1
 800e96c:	62ba      	str	r2, [r7, #40]	; 0x28
 800e96e:	3330      	adds	r3, #48	; 0x30
 800e970:	443b      	add	r3, r7
 800e972:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800e976:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800e97a:	683b      	ldr	r3, [r7, #0]
 800e97c:	091b      	lsrs	r3, r3, #4
 800e97e:	603b      	str	r3, [r7, #0]
	} while (seq);
 800e980:	683b      	ldr	r3, [r7, #0]
 800e982:	2b00      	cmp	r3, #0
 800e984:	d1df      	bne.n	800e946 <gen_numname+0x7a>
	ns[i] = '~';
 800e986:	f107 0214 	add.w	r2, r7, #20
 800e98a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e98c:	4413      	add	r3, r2
 800e98e:	227e      	movs	r2, #126	; 0x7e
 800e990:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800e992:	2300      	movs	r3, #0
 800e994:	627b      	str	r3, [r7, #36]	; 0x24
 800e996:	e002      	b.n	800e99e <gen_numname+0xd2>
 800e998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e99a:	3301      	adds	r3, #1
 800e99c:	627b      	str	r3, [r7, #36]	; 0x24
 800e99e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e9a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9a2:	429a      	cmp	r2, r3
 800e9a4:	d205      	bcs.n	800e9b2 <gen_numname+0xe6>
 800e9a6:	68fa      	ldr	r2, [r7, #12]
 800e9a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9aa:	4413      	add	r3, r2
 800e9ac:	781b      	ldrb	r3, [r3, #0]
 800e9ae:	2b20      	cmp	r3, #32
 800e9b0:	d1f2      	bne.n	800e998 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800e9b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9b4:	2b07      	cmp	r3, #7
 800e9b6:	d807      	bhi.n	800e9c8 <gen_numname+0xfc>
 800e9b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9ba:	1c5a      	adds	r2, r3, #1
 800e9bc:	62ba      	str	r2, [r7, #40]	; 0x28
 800e9be:	3330      	adds	r3, #48	; 0x30
 800e9c0:	443b      	add	r3, r7
 800e9c2:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800e9c6:	e000      	b.n	800e9ca <gen_numname+0xfe>
 800e9c8:	2120      	movs	r1, #32
 800e9ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9cc:	1c5a      	adds	r2, r3, #1
 800e9ce:	627a      	str	r2, [r7, #36]	; 0x24
 800e9d0:	68fa      	ldr	r2, [r7, #12]
 800e9d2:	4413      	add	r3, r2
 800e9d4:	460a      	mov	r2, r1
 800e9d6:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800e9d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9da:	2b07      	cmp	r3, #7
 800e9dc:	d9e9      	bls.n	800e9b2 <gen_numname+0xe6>
}
 800e9de:	bf00      	nop
 800e9e0:	bf00      	nop
 800e9e2:	3730      	adds	r7, #48	; 0x30
 800e9e4:	46bd      	mov	sp, r7
 800e9e6:	bd80      	pop	{r7, pc}

0800e9e8 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800e9e8:	b480      	push	{r7}
 800e9ea:	b085      	sub	sp, #20
 800e9ec:	af00      	add	r7, sp, #0
 800e9ee:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800e9f0:	2300      	movs	r3, #0
 800e9f2:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800e9f4:	230b      	movs	r3, #11
 800e9f6:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800e9f8:	7bfb      	ldrb	r3, [r7, #15]
 800e9fa:	b2da      	uxtb	r2, r3
 800e9fc:	0852      	lsrs	r2, r2, #1
 800e9fe:	01db      	lsls	r3, r3, #7
 800ea00:	4313      	orrs	r3, r2
 800ea02:	b2da      	uxtb	r2, r3
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	1c59      	adds	r1, r3, #1
 800ea08:	6079      	str	r1, [r7, #4]
 800ea0a:	781b      	ldrb	r3, [r3, #0]
 800ea0c:	4413      	add	r3, r2
 800ea0e:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800ea10:	68bb      	ldr	r3, [r7, #8]
 800ea12:	3b01      	subs	r3, #1
 800ea14:	60bb      	str	r3, [r7, #8]
 800ea16:	68bb      	ldr	r3, [r7, #8]
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	d1ed      	bne.n	800e9f8 <sum_sfn+0x10>
	return sum;
 800ea1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea1e:	4618      	mov	r0, r3
 800ea20:	3714      	adds	r7, #20
 800ea22:	46bd      	mov	sp, r7
 800ea24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea28:	4770      	bx	lr

0800ea2a <xdir_sum>:

static
WORD xdir_sum (			/* Get checksum of the directoly block */
	const BYTE* dir		/* Directory entry block to be calculated */
)
{
 800ea2a:	b480      	push	{r7}
 800ea2c:	b087      	sub	sp, #28
 800ea2e:	af00      	add	r7, sp, #0
 800ea30:	6078      	str	r0, [r7, #4]
	UINT i, szblk;
	WORD sum;


	szblk = (dir[XDIR_NumSec] + 1) * SZDIRE;
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	3301      	adds	r3, #1
 800ea36:	781b      	ldrb	r3, [r3, #0]
 800ea38:	3301      	adds	r3, #1
 800ea3a:	015b      	lsls	r3, r3, #5
 800ea3c:	60fb      	str	r3, [r7, #12]
	for (i = sum = 0; i < szblk; i++) {
 800ea3e:	2300      	movs	r3, #0
 800ea40:	827b      	strh	r3, [r7, #18]
 800ea42:	2300      	movs	r3, #0
 800ea44:	617b      	str	r3, [r7, #20]
 800ea46:	e018      	b.n	800ea7a <xdir_sum+0x50>
		if (i == XDIR_SetSum) {	/* Skip sum field */
 800ea48:	697b      	ldr	r3, [r7, #20]
 800ea4a:	2b02      	cmp	r3, #2
 800ea4c:	d103      	bne.n	800ea56 <xdir_sum+0x2c>
			i++;
 800ea4e:	697b      	ldr	r3, [r7, #20]
 800ea50:	3301      	adds	r3, #1
 800ea52:	617b      	str	r3, [r7, #20]
 800ea54:	e00e      	b.n	800ea74 <xdir_sum+0x4a>
		} else {
			sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + dir[i];
 800ea56:	8a7b      	ldrh	r3, [r7, #18]
 800ea58:	03db      	lsls	r3, r3, #15
 800ea5a:	b29a      	uxth	r2, r3
 800ea5c:	8a7b      	ldrh	r3, [r7, #18]
 800ea5e:	085b      	lsrs	r3, r3, #1
 800ea60:	b29b      	uxth	r3, r3
 800ea62:	4413      	add	r3, r2
 800ea64:	b29a      	uxth	r2, r3
 800ea66:	6879      	ldr	r1, [r7, #4]
 800ea68:	697b      	ldr	r3, [r7, #20]
 800ea6a:	440b      	add	r3, r1
 800ea6c:	781b      	ldrb	r3, [r3, #0]
 800ea6e:	b29b      	uxth	r3, r3
 800ea70:	4413      	add	r3, r2
 800ea72:	827b      	strh	r3, [r7, #18]
	for (i = sum = 0; i < szblk; i++) {
 800ea74:	697b      	ldr	r3, [r7, #20]
 800ea76:	3301      	adds	r3, #1
 800ea78:	617b      	str	r3, [r7, #20]
 800ea7a:	697a      	ldr	r2, [r7, #20]
 800ea7c:	68fb      	ldr	r3, [r7, #12]
 800ea7e:	429a      	cmp	r2, r3
 800ea80:	d3e2      	bcc.n	800ea48 <xdir_sum+0x1e>
		}
	}
	return sum;
 800ea82:	8a7b      	ldrh	r3, [r7, #18]
}
 800ea84:	4618      	mov	r0, r3
 800ea86:	371c      	adds	r7, #28
 800ea88:	46bd      	mov	sp, r7
 800ea8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea8e:	4770      	bx	lr

0800ea90 <xname_sum>:

static
WORD xname_sum (		/* Get check sum (to be used as hash) of the name */
	const WCHAR* name	/* File name to be calculated */
)
{
 800ea90:	b580      	push	{r7, lr}
 800ea92:	b084      	sub	sp, #16
 800ea94:	af00      	add	r7, sp, #0
 800ea96:	6078      	str	r0, [r7, #4]
	WCHAR chr;
	WORD sum = 0;
 800ea98:	2300      	movs	r3, #0
 800ea9a:	81fb      	strh	r3, [r7, #14]


	while ((chr = *name++) != 0) {
 800ea9c:	e01f      	b.n	800eade <xname_sum+0x4e>
		chr = ff_wtoupper(chr);		/* File name needs to be ignored case */
 800ea9e:	89bb      	ldrh	r3, [r7, #12]
 800eaa0:	4618      	mov	r0, r3
 800eaa2:	f002 ff7b 	bl	801199c <ff_wtoupper>
 800eaa6:	4603      	mov	r3, r0
 800eaa8:	81bb      	strh	r3, [r7, #12]
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr & 0xFF);
 800eaaa:	89fb      	ldrh	r3, [r7, #14]
 800eaac:	03db      	lsls	r3, r3, #15
 800eaae:	b29a      	uxth	r2, r3
 800eab0:	89fb      	ldrh	r3, [r7, #14]
 800eab2:	085b      	lsrs	r3, r3, #1
 800eab4:	b29b      	uxth	r3, r3
 800eab6:	4413      	add	r3, r2
 800eab8:	b29a      	uxth	r2, r3
 800eaba:	89bb      	ldrh	r3, [r7, #12]
 800eabc:	b2db      	uxtb	r3, r3
 800eabe:	b29b      	uxth	r3, r3
 800eac0:	4413      	add	r3, r2
 800eac2:	81fb      	strh	r3, [r7, #14]
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr >> 8);
 800eac4:	89fb      	ldrh	r3, [r7, #14]
 800eac6:	03db      	lsls	r3, r3, #15
 800eac8:	b29a      	uxth	r2, r3
 800eaca:	89fb      	ldrh	r3, [r7, #14]
 800eacc:	085b      	lsrs	r3, r3, #1
 800eace:	b29b      	uxth	r3, r3
 800ead0:	4413      	add	r3, r2
 800ead2:	b29a      	uxth	r2, r3
 800ead4:	89bb      	ldrh	r3, [r7, #12]
 800ead6:	0a1b      	lsrs	r3, r3, #8
 800ead8:	b29b      	uxth	r3, r3
 800eada:	4413      	add	r3, r2
 800eadc:	81fb      	strh	r3, [r7, #14]
	while ((chr = *name++) != 0) {
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	1c9a      	adds	r2, r3, #2
 800eae2:	607a      	str	r2, [r7, #4]
 800eae4:	881b      	ldrh	r3, [r3, #0]
 800eae6:	81bb      	strh	r3, [r7, #12]
 800eae8:	89bb      	ldrh	r3, [r7, #12]
 800eaea:	2b00      	cmp	r3, #0
 800eaec:	d1d7      	bne.n	800ea9e <xname_sum+0xe>
	}
	return sum;
 800eaee:	89fb      	ldrh	r3, [r7, #14]
}
 800eaf0:	4618      	mov	r0, r3
 800eaf2:	3710      	adds	r7, #16
 800eaf4:	46bd      	mov	sp, r7
 800eaf6:	bd80      	pop	{r7, pc}

0800eaf8 <load_xdir>:

static
FRESULT load_xdir (	/* FR_INT_ERR: invalid entry block */
	DIR* dp			/* Pointer to the reading direcotry object pointing the 85 entry */
)
{
 800eaf8:	b590      	push	{r4, r7, lr}
 800eafa:	b087      	sub	sp, #28
 800eafc:	af00      	add	r7, sp, #0
 800eafe:	6078      	str	r0, [r7, #4]
	FRESULT res;
	UINT i, sz_ent;
	BYTE* dirb = dp->obj.fs->dirbuf;	/* Pointer to the on-memory direcotry entry block 85+C0+C1s */
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	691b      	ldr	r3, [r3, #16]
 800eb06:	613b      	str	r3, [r7, #16]


	/* Load 85 entry */
	res = move_window(dp->obj.fs, dp->sect);
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	681a      	ldr	r2, [r3, #0]
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eb10:	4619      	mov	r1, r3
 800eb12:	4610      	mov	r0, r2
 800eb14:	f7fe fda2 	bl	800d65c <move_window>
 800eb18:	4603      	mov	r3, r0
 800eb1a:	73fb      	strb	r3, [r7, #15]
	if (res != FR_OK) return res;
 800eb1c:	7bfb      	ldrb	r3, [r7, #15]
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d001      	beq.n	800eb26 <load_xdir+0x2e>
 800eb22:	7bfb      	ldrb	r3, [r7, #15]
 800eb24:	e09f      	b.n	800ec66 <load_xdir+0x16e>
	if (dp->dir[XDIR_Type] != 0x85) return FR_INT_ERR;
 800eb26:	687b      	ldr	r3, [r7, #4]
 800eb28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eb2a:	781b      	ldrb	r3, [r3, #0]
 800eb2c:	2b85      	cmp	r3, #133	; 0x85
 800eb2e:	d001      	beq.n	800eb34 <load_xdir+0x3c>
 800eb30:	2302      	movs	r3, #2
 800eb32:	e098      	b.n	800ec66 <load_xdir+0x16e>
	mem_cpy(dirb + 0, dp->dir, SZDIRE);
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eb38:	2220      	movs	r2, #32
 800eb3a:	4619      	mov	r1, r3
 800eb3c:	6938      	ldr	r0, [r7, #16]
 800eb3e:	f7fe fb5e 	bl	800d1fe <mem_cpy>
	sz_ent = (dirb[XDIR_NumSec] + 1) * SZDIRE;
 800eb42:	693b      	ldr	r3, [r7, #16]
 800eb44:	3301      	adds	r3, #1
 800eb46:	781b      	ldrb	r3, [r3, #0]
 800eb48:	3301      	adds	r3, #1
 800eb4a:	015b      	lsls	r3, r3, #5
 800eb4c:	60bb      	str	r3, [r7, #8]
	if (sz_ent < 3 * SZDIRE || sz_ent > 19 * SZDIRE) return FR_INT_ERR;
 800eb4e:	68bb      	ldr	r3, [r7, #8]
 800eb50:	2b5f      	cmp	r3, #95	; 0x5f
 800eb52:	d903      	bls.n	800eb5c <load_xdir+0x64>
 800eb54:	68bb      	ldr	r3, [r7, #8]
 800eb56:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 800eb5a:	d901      	bls.n	800eb60 <load_xdir+0x68>
 800eb5c:	2302      	movs	r3, #2
 800eb5e:	e082      	b.n	800ec66 <load_xdir+0x16e>

	/* Load C0 entry */
	res = dir_next(dp, 0);
 800eb60:	2100      	movs	r1, #0
 800eb62:	6878      	ldr	r0, [r7, #4]
 800eb64:	f7ff fc05 	bl	800e372 <dir_next>
 800eb68:	4603      	mov	r3, r0
 800eb6a:	73fb      	strb	r3, [r7, #15]
	if (res != FR_OK) return res;
 800eb6c:	7bfb      	ldrb	r3, [r7, #15]
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	d001      	beq.n	800eb76 <load_xdir+0x7e>
 800eb72:	7bfb      	ldrb	r3, [r7, #15]
 800eb74:	e077      	b.n	800ec66 <load_xdir+0x16e>
	res = move_window(dp->obj.fs, dp->sect);
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	681a      	ldr	r2, [r3, #0]
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eb7e:	4619      	mov	r1, r3
 800eb80:	4610      	mov	r0, r2
 800eb82:	f7fe fd6b 	bl	800d65c <move_window>
 800eb86:	4603      	mov	r3, r0
 800eb88:	73fb      	strb	r3, [r7, #15]
	if (res != FR_OK) return res;
 800eb8a:	7bfb      	ldrb	r3, [r7, #15]
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	d001      	beq.n	800eb94 <load_xdir+0x9c>
 800eb90:	7bfb      	ldrb	r3, [r7, #15]
 800eb92:	e068      	b.n	800ec66 <load_xdir+0x16e>
	if (dp->dir[XDIR_Type] != 0xC0) return FR_INT_ERR;
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eb98:	781b      	ldrb	r3, [r3, #0]
 800eb9a:	2bc0      	cmp	r3, #192	; 0xc0
 800eb9c:	d001      	beq.n	800eba2 <load_xdir+0xaa>
 800eb9e:	2302      	movs	r3, #2
 800eba0:	e061      	b.n	800ec66 <load_xdir+0x16e>
	mem_cpy(dirb + SZDIRE, dp->dir, SZDIRE);
 800eba2:	693b      	ldr	r3, [r7, #16]
 800eba4:	f103 0020 	add.w	r0, r3, #32
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ebac:	2220      	movs	r2, #32
 800ebae:	4619      	mov	r1, r3
 800ebb0:	f7fe fb25 	bl	800d1fe <mem_cpy>
	if (MAXDIRB(dirb[XDIR_NumName]) > sz_ent) return FR_INT_ERR;
 800ebb4:	693b      	ldr	r3, [r7, #16]
 800ebb6:	3323      	adds	r3, #35	; 0x23
 800ebb8:	781b      	ldrb	r3, [r3, #0]
 800ebba:	332c      	adds	r3, #44	; 0x2c
 800ebbc:	4a2c      	ldr	r2, [pc, #176]	; (800ec70 <load_xdir+0x178>)
 800ebbe:	fba2 2303 	umull	r2, r3, r2, r3
 800ebc2:	08db      	lsrs	r3, r3, #3
 800ebc4:	015b      	lsls	r3, r3, #5
 800ebc6:	68ba      	ldr	r2, [r7, #8]
 800ebc8:	429a      	cmp	r2, r3
 800ebca:	d201      	bcs.n	800ebd0 <load_xdir+0xd8>
 800ebcc:	2302      	movs	r3, #2
 800ebce:	e04a      	b.n	800ec66 <load_xdir+0x16e>

	/* Load C1 entries */
	i = SZDIRE * 2;	/* C1 offset */
 800ebd0:	2340      	movs	r3, #64	; 0x40
 800ebd2:	617b      	str	r3, [r7, #20]
	do {
		res = dir_next(dp, 0);
 800ebd4:	2100      	movs	r1, #0
 800ebd6:	6878      	ldr	r0, [r7, #4]
 800ebd8:	f7ff fbcb 	bl	800e372 <dir_next>
 800ebdc:	4603      	mov	r3, r0
 800ebde:	73fb      	strb	r3, [r7, #15]
		if (res != FR_OK) return res;
 800ebe0:	7bfb      	ldrb	r3, [r7, #15]
 800ebe2:	2b00      	cmp	r3, #0
 800ebe4:	d001      	beq.n	800ebea <load_xdir+0xf2>
 800ebe6:	7bfb      	ldrb	r3, [r7, #15]
 800ebe8:	e03d      	b.n	800ec66 <load_xdir+0x16e>
		res = move_window(dp->obj.fs, dp->sect);
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	681a      	ldr	r2, [r3, #0]
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ebf2:	4619      	mov	r1, r3
 800ebf4:	4610      	mov	r0, r2
 800ebf6:	f7fe fd31 	bl	800d65c <move_window>
 800ebfa:	4603      	mov	r3, r0
 800ebfc:	73fb      	strb	r3, [r7, #15]
		if (res != FR_OK) return res;
 800ebfe:	7bfb      	ldrb	r3, [r7, #15]
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	d001      	beq.n	800ec08 <load_xdir+0x110>
 800ec04:	7bfb      	ldrb	r3, [r7, #15]
 800ec06:	e02e      	b.n	800ec66 <load_xdir+0x16e>
		if (dp->dir[XDIR_Type] != 0xC1) return FR_INT_ERR;
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ec0c:	781b      	ldrb	r3, [r3, #0]
 800ec0e:	2bc1      	cmp	r3, #193	; 0xc1
 800ec10:	d001      	beq.n	800ec16 <load_xdir+0x11e>
 800ec12:	2302      	movs	r3, #2
 800ec14:	e027      	b.n	800ec66 <load_xdir+0x16e>
		if (i < MAXDIRB(_MAX_LFN)) mem_cpy(dirb + i, dp->dir, SZDIRE);
 800ec16:	697b      	ldr	r3, [r7, #20]
 800ec18:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 800ec1c:	d208      	bcs.n	800ec30 <load_xdir+0x138>
 800ec1e:	693a      	ldr	r2, [r7, #16]
 800ec20:	697b      	ldr	r3, [r7, #20]
 800ec22:	18d0      	adds	r0, r2, r3
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ec28:	2220      	movs	r2, #32
 800ec2a:	4619      	mov	r1, r3
 800ec2c:	f7fe fae7 	bl	800d1fe <mem_cpy>
	} while ((i += SZDIRE) < sz_ent);
 800ec30:	697b      	ldr	r3, [r7, #20]
 800ec32:	3320      	adds	r3, #32
 800ec34:	617b      	str	r3, [r7, #20]
 800ec36:	697a      	ldr	r2, [r7, #20]
 800ec38:	68bb      	ldr	r3, [r7, #8]
 800ec3a:	429a      	cmp	r2, r3
 800ec3c:	d3ca      	bcc.n	800ebd4 <load_xdir+0xdc>

	/* Sanity check (do it when accessible object name) */
	if (i <= MAXDIRB(_MAX_LFN)) {
 800ec3e:	697b      	ldr	r3, [r7, #20]
 800ec40:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 800ec44:	d80e      	bhi.n	800ec64 <load_xdir+0x16c>
		if (xdir_sum(dirb) != ld_word(dirb + XDIR_SetSum)) return FR_INT_ERR;
 800ec46:	6938      	ldr	r0, [r7, #16]
 800ec48:	f7ff feef 	bl	800ea2a <xdir_sum>
 800ec4c:	4603      	mov	r3, r0
 800ec4e:	461c      	mov	r4, r3
 800ec50:	693b      	ldr	r3, [r7, #16]
 800ec52:	3302      	adds	r3, #2
 800ec54:	4618      	mov	r0, r3
 800ec56:	f7fe f8ed 	bl	800ce34 <ld_word>
 800ec5a:	4603      	mov	r3, r0
 800ec5c:	429c      	cmp	r4, r3
 800ec5e:	d001      	beq.n	800ec64 <load_xdir+0x16c>
 800ec60:	2302      	movs	r3, #2
 800ec62:	e000      	b.n	800ec66 <load_xdir+0x16e>
	}
	return FR_OK;
 800ec64:	2300      	movs	r3, #0
}
 800ec66:	4618      	mov	r0, r3
 800ec68:	371c      	adds	r7, #28
 800ec6a:	46bd      	mov	sp, r7
 800ec6c:	bd90      	pop	{r4, r7, pc}
 800ec6e:	bf00      	nop
 800ec70:	88888889 	.word	0x88888889

0800ec74 <load_obj_dir>:
static
FRESULT load_obj_dir (
	DIR* dp,			/* Blank directory object to be used to access containing direcotry */
	const _FDID* obj	/* Object with its containing directory information */
)
{
 800ec74:	b5b0      	push	{r4, r5, r7, lr}
 800ec76:	b084      	sub	sp, #16
 800ec78:	af00      	add	r7, sp, #0
 800ec7a:	6078      	str	r0, [r7, #4]
 800ec7c:	6039      	str	r1, [r7, #0]
	FRESULT res;

	/* Open object containing directory */
	dp->obj.fs = obj->fs;
 800ec7e:	6839      	ldr	r1, [r7, #0]
 800ec80:	6808      	ldr	r0, [r1, #0]
 800ec82:	6879      	ldr	r1, [r7, #4]
 800ec84:	6008      	str	r0, [r1, #0]
	dp->obj.sclust = obj->c_scl;
 800ec86:	6839      	ldr	r1, [r7, #0]
 800ec88:	6a08      	ldr	r0, [r1, #32]
 800ec8a:	6879      	ldr	r1, [r7, #4]
 800ec8c:	6088      	str	r0, [r1, #8]
	dp->obj.stat = (BYTE)obj->c_size;
 800ec8e:	6839      	ldr	r1, [r7, #0]
 800ec90:	6a49      	ldr	r1, [r1, #36]	; 0x24
 800ec92:	b2c8      	uxtb	r0, r1
 800ec94:	6879      	ldr	r1, [r7, #4]
 800ec96:	71c8      	strb	r0, [r1, #7]
	dp->obj.objsize = obj->c_size & 0xFFFFFF00;
 800ec98:	6839      	ldr	r1, [r7, #0]
 800ec9a:	6a49      	ldr	r1, [r1, #36]	; 0x24
 800ec9c:	2000      	movs	r0, #0
 800ec9e:	460c      	mov	r4, r1
 800eca0:	4605      	mov	r5, r0
 800eca2:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 800eca6:	2300      	movs	r3, #0
 800eca8:	6879      	ldr	r1, [r7, #4]
 800ecaa:	e9c1 2304 	strd	r2, r3, [r1, #16]
	dp->blk_ofs = obj->c_ofs;
 800ecae:	683b      	ldr	r3, [r7, #0]
 800ecb0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	64da      	str	r2, [r3, #76]	; 0x4c

	res = dir_sdi(dp, dp->blk_ofs);	/* Goto object's entry block */
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ecba:	4619      	mov	r1, r3
 800ecbc:	6878      	ldr	r0, [r7, #4]
 800ecbe:	f7ff fad2 	bl	800e266 <dir_sdi>
 800ecc2:	4603      	mov	r3, r0
 800ecc4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800ecc6:	7bfb      	ldrb	r3, [r7, #15]
 800ecc8:	2b00      	cmp	r3, #0
 800ecca:	d104      	bne.n	800ecd6 <load_obj_dir+0x62>
		res = load_xdir(dp);		/* Load the object's entry block */
 800eccc:	6878      	ldr	r0, [r7, #4]
 800ecce:	f7ff ff13 	bl	800eaf8 <load_xdir>
 800ecd2:	4603      	mov	r3, r0
 800ecd4:	73fb      	strb	r3, [r7, #15]
	}
	return res;
 800ecd6:	7bfb      	ldrb	r3, [r7, #15]
}
 800ecd8:	4618      	mov	r0, r3
 800ecda:	3710      	adds	r7, #16
 800ecdc:	46bd      	mov	sp, r7
 800ecde:	bdb0      	pop	{r4, r5, r7, pc}

0800ece0 <store_xdir>:
/*-----------------------------------------------*/
static
FRESULT store_xdir (
	DIR* dp				/* Pointer to the direcotry object */
)
{
 800ece0:	b590      	push	{r4, r7, lr}
 800ece2:	b087      	sub	sp, #28
 800ece4:	af00      	add	r7, sp, #0
 800ece6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	UINT nent;
	BYTE* dirb = dp->obj.fs->dirbuf;	/* Pointer to the direcotry entry block 85+C0+C1s */
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	681b      	ldr	r3, [r3, #0]
 800ecec:	691b      	ldr	r3, [r3, #16]
 800ecee:	60fb      	str	r3, [r7, #12]

	/* Create set sum */
	st_word(dirb + XDIR_SetSum, xdir_sum(dirb));
 800ecf0:	68fb      	ldr	r3, [r7, #12]
 800ecf2:	1c9c      	adds	r4, r3, #2
 800ecf4:	68f8      	ldr	r0, [r7, #12]
 800ecf6:	f7ff fe98 	bl	800ea2a <xdir_sum>
 800ecfa:	4603      	mov	r3, r0
 800ecfc:	4619      	mov	r1, r3
 800ecfe:	4620      	mov	r0, r4
 800ed00:	f7fe f9ae 	bl	800d060 <st_word>
	nent = dirb[XDIR_NumSec] + 1;
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	3301      	adds	r3, #1
 800ed08:	781b      	ldrb	r3, [r3, #0]
 800ed0a:	3301      	adds	r3, #1
 800ed0c:	613b      	str	r3, [r7, #16]

	/* Store the set of directory to the volume */
	res = dir_sdi(dp, dp->blk_ofs);
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ed12:	4619      	mov	r1, r3
 800ed14:	6878      	ldr	r0, [r7, #4]
 800ed16:	f7ff faa6 	bl	800e266 <dir_sdi>
 800ed1a:	4603      	mov	r3, r0
 800ed1c:	75fb      	strb	r3, [r7, #23]
	while (res == FR_OK) {
 800ed1e:	e026      	b.n	800ed6e <store_xdir+0x8e>
		res = move_window(dp->obj.fs, dp->sect);
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	681a      	ldr	r2, [r3, #0]
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ed28:	4619      	mov	r1, r3
 800ed2a:	4610      	mov	r0, r2
 800ed2c:	f7fe fc96 	bl	800d65c <move_window>
 800ed30:	4603      	mov	r3, r0
 800ed32:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ed34:	7dfb      	ldrb	r3, [r7, #23]
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	d11d      	bne.n	800ed76 <store_xdir+0x96>
		mem_cpy(dp->dir, dirb, SZDIRE);
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ed3e:	2220      	movs	r2, #32
 800ed40:	68f9      	ldr	r1, [r7, #12]
 800ed42:	4618      	mov	r0, r3
 800ed44:	f7fe fa5b 	bl	800d1fe <mem_cpy>
		dp->obj.fs->wflag = 1;
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	681b      	ldr	r3, [r3, #0]
 800ed4c:	2201      	movs	r2, #1
 800ed4e:	70da      	strb	r2, [r3, #3]
		if (--nent == 0) break;
 800ed50:	693b      	ldr	r3, [r7, #16]
 800ed52:	3b01      	subs	r3, #1
 800ed54:	613b      	str	r3, [r7, #16]
 800ed56:	693b      	ldr	r3, [r7, #16]
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	d00e      	beq.n	800ed7a <store_xdir+0x9a>
		dirb += SZDIRE;
 800ed5c:	68fb      	ldr	r3, [r7, #12]
 800ed5e:	3320      	adds	r3, #32
 800ed60:	60fb      	str	r3, [r7, #12]
		res = dir_next(dp, 0);
 800ed62:	2100      	movs	r1, #0
 800ed64:	6878      	ldr	r0, [r7, #4]
 800ed66:	f7ff fb04 	bl	800e372 <dir_next>
 800ed6a:	4603      	mov	r3, r0
 800ed6c:	75fb      	strb	r3, [r7, #23]
	while (res == FR_OK) {
 800ed6e:	7dfb      	ldrb	r3, [r7, #23]
 800ed70:	2b00      	cmp	r3, #0
 800ed72:	d0d5      	beq.n	800ed20 <store_xdir+0x40>
 800ed74:	e002      	b.n	800ed7c <store_xdir+0x9c>
		if (res != FR_OK) break;
 800ed76:	bf00      	nop
 800ed78:	e000      	b.n	800ed7c <store_xdir+0x9c>
		if (--nent == 0) break;
 800ed7a:	bf00      	nop
	}
	return (res == FR_OK || res == FR_DISK_ERR) ? res : FR_INT_ERR;
 800ed7c:	7dfb      	ldrb	r3, [r7, #23]
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d002      	beq.n	800ed88 <store_xdir+0xa8>
 800ed82:	7dfb      	ldrb	r3, [r7, #23]
 800ed84:	2b01      	cmp	r3, #1
 800ed86:	d101      	bne.n	800ed8c <store_xdir+0xac>
 800ed88:	7dfb      	ldrb	r3, [r7, #23]
 800ed8a:	e000      	b.n	800ed8e <store_xdir+0xae>
 800ed8c:	2302      	movs	r3, #2
}
 800ed8e:	4618      	mov	r0, r3
 800ed90:	371c      	adds	r7, #28
 800ed92:	46bd      	mov	sp, r7
 800ed94:	bd90      	pop	{r4, r7, pc}

0800ed96 <create_xdir>:
static
void create_xdir (
	BYTE* dirb,			/* Pointer to the direcotry entry block buffer */
	const WCHAR* lfn	/* Pointer to the nul terminated file name */
)
{
 800ed96:	b590      	push	{r4, r7, lr}
 800ed98:	b085      	sub	sp, #20
 800ed9a:	af00      	add	r7, sp, #0
 800ed9c:	6078      	str	r0, [r7, #4]
 800ed9e:	6039      	str	r1, [r7, #0]
	BYTE nb, nc;
	WCHAR chr;


	/* Create 85+C0 entry */
	mem_set(dirb, 0, 2 * SZDIRE);
 800eda0:	2240      	movs	r2, #64	; 0x40
 800eda2:	2100      	movs	r1, #0
 800eda4:	6878      	ldr	r0, [r7, #4]
 800eda6:	f7fe fa4b 	bl	800d240 <mem_set>
	dirb[XDIR_Type] = 0x85;
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	2285      	movs	r2, #133	; 0x85
 800edae:	701a      	strb	r2, [r3, #0]
	dirb[XDIR_Type + SZDIRE] = 0xC0;
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	3320      	adds	r3, #32
 800edb4:	22c0      	movs	r2, #192	; 0xc0
 800edb6:	701a      	strb	r2, [r3, #0]

	/* Create C1 entries */
	nc = 0; nb = 1; chr = 1; i = SZDIRE * 2;
 800edb8:	2300      	movs	r3, #0
 800edba:	72bb      	strb	r3, [r7, #10]
 800edbc:	2301      	movs	r3, #1
 800edbe:	72fb      	strb	r3, [r7, #11]
 800edc0:	2301      	movs	r3, #1
 800edc2:	813b      	strh	r3, [r7, #8]
 800edc4:	2340      	movs	r3, #64	; 0x40
 800edc6:	60fb      	str	r3, [r7, #12]
	do {
		dirb[i++] = 0xC1; dirb[i++] = 0;	/* Entry type C1 */
 800edc8:	68fb      	ldr	r3, [r7, #12]
 800edca:	1c5a      	adds	r2, r3, #1
 800edcc:	60fa      	str	r2, [r7, #12]
 800edce:	687a      	ldr	r2, [r7, #4]
 800edd0:	4413      	add	r3, r2
 800edd2:	22c1      	movs	r2, #193	; 0xc1
 800edd4:	701a      	strb	r2, [r3, #0]
 800edd6:	68fb      	ldr	r3, [r7, #12]
 800edd8:	1c5a      	adds	r2, r3, #1
 800edda:	60fa      	str	r2, [r7, #12]
 800eddc:	687a      	ldr	r2, [r7, #4]
 800edde:	4413      	add	r3, r2
 800ede0:	2200      	movs	r2, #0
 800ede2:	701a      	strb	r2, [r3, #0]
		do {	/* Fill name field */
			if (chr && (chr = lfn[nc]) != 0) nc++;	/* Get a character if exist */
 800ede4:	893b      	ldrh	r3, [r7, #8]
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d00b      	beq.n	800ee02 <create_xdir+0x6c>
 800edea:	7abb      	ldrb	r3, [r7, #10]
 800edec:	005b      	lsls	r3, r3, #1
 800edee:	683a      	ldr	r2, [r7, #0]
 800edf0:	4413      	add	r3, r2
 800edf2:	881b      	ldrh	r3, [r3, #0]
 800edf4:	813b      	strh	r3, [r7, #8]
 800edf6:	893b      	ldrh	r3, [r7, #8]
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	d002      	beq.n	800ee02 <create_xdir+0x6c>
 800edfc:	7abb      	ldrb	r3, [r7, #10]
 800edfe:	3301      	adds	r3, #1
 800ee00:	72bb      	strb	r3, [r7, #10]
			st_word(dirb + i, chr); 		/* Store it */
 800ee02:	687a      	ldr	r2, [r7, #4]
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	4413      	add	r3, r2
 800ee08:	893a      	ldrh	r2, [r7, #8]
 800ee0a:	4611      	mov	r1, r2
 800ee0c:	4618      	mov	r0, r3
 800ee0e:	f7fe f927 	bl	800d060 <st_word>
		} while ((i += 2) % SZDIRE != 0);
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	3302      	adds	r3, #2
 800ee16:	60fb      	str	r3, [r7, #12]
 800ee18:	68fb      	ldr	r3, [r7, #12]
 800ee1a:	f003 031f 	and.w	r3, r3, #31
 800ee1e:	2b00      	cmp	r3, #0
 800ee20:	d1e0      	bne.n	800ede4 <create_xdir+0x4e>
		nb++;
 800ee22:	7afb      	ldrb	r3, [r7, #11]
 800ee24:	3301      	adds	r3, #1
 800ee26:	72fb      	strb	r3, [r7, #11]
	} while (lfn[nc]);	/* Fill next entry if any char follows */
 800ee28:	7abb      	ldrb	r3, [r7, #10]
 800ee2a:	005b      	lsls	r3, r3, #1
 800ee2c:	683a      	ldr	r2, [r7, #0]
 800ee2e:	4413      	add	r3, r2
 800ee30:	881b      	ldrh	r3, [r3, #0]
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	d1c8      	bne.n	800edc8 <create_xdir+0x32>

	dirb[XDIR_NumName] = nc;	/* Set name length */
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	3323      	adds	r3, #35	; 0x23
 800ee3a:	7aba      	ldrb	r2, [r7, #10]
 800ee3c:	701a      	strb	r2, [r3, #0]
	dirb[XDIR_NumSec] = nb;		/* Set block length */
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	3301      	adds	r3, #1
 800ee42:	7afa      	ldrb	r2, [r7, #11]
 800ee44:	701a      	strb	r2, [r3, #0]
	st_word(dirb + XDIR_NameHash, xname_sum(lfn));	/* Set name hash */
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	f103 0424 	add.w	r4, r3, #36	; 0x24
 800ee4c:	6838      	ldr	r0, [r7, #0]
 800ee4e:	f7ff fe1f 	bl	800ea90 <xname_sum>
 800ee52:	4603      	mov	r3, r0
 800ee54:	4619      	mov	r1, r3
 800ee56:	4620      	mov	r0, r4
 800ee58:	f7fe f902 	bl	800d060 <st_word>
}
 800ee5c:	bf00      	nop
 800ee5e:	3714      	adds	r7, #20
 800ee60:	46bd      	mov	sp, r7
 800ee62:	bd90      	pop	{r4, r7, pc}

0800ee64 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800ee64:	b580      	push	{r7, lr}
 800ee66:	b086      	sub	sp, #24
 800ee68:	af00      	add	r7, sp, #0
 800ee6a:	6078      	str	r0, [r7, #4]
 800ee6c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800ee6e:	2304      	movs	r3, #4
 800ee70:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	681b      	ldr	r3, [r3, #0]
 800ee76:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800ee78:	23ff      	movs	r3, #255	; 0xff
 800ee7a:	757b      	strb	r3, [r7, #21]
 800ee7c:	23ff      	movs	r3, #255	; 0xff
 800ee7e:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800ee80:	e09f      	b.n	800efc2 <dir_read+0x15e>
		res = move_window(fs, dp->sect);
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ee86:	4619      	mov	r1, r3
 800ee88:	6938      	ldr	r0, [r7, #16]
 800ee8a:	f7fe fbe7 	bl	800d65c <move_window>
 800ee8e:	4603      	mov	r3, r0
 800ee90:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ee92:	7dfb      	ldrb	r3, [r7, #23]
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	f040 809a 	bne.w	800efce <dir_read+0x16a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ee9e:	781b      	ldrb	r3, [r3, #0]
 800eea0:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800eea2:	7dbb      	ldrb	r3, [r7, #22]
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d102      	bne.n	800eeae <dir_read+0x4a>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800eea8:	2304      	movs	r3, #4
 800eeaa:	75fb      	strb	r3, [r7, #23]
 800eeac:	e096      	b.n	800efdc <dir_read+0x178>
		}
#if _FS_EXFAT
		if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800eeae:	693b      	ldr	r3, [r7, #16]
 800eeb0:	781b      	ldrb	r3, [r3, #0]
 800eeb2:	2b04      	cmp	r3, #4
 800eeb4:	d118      	bne.n	800eee8 <dir_read+0x84>
			if (_USE_LABEL && vol) {
				if (c == 0x83) break;	/* Volume label entry? */
			} else {
				if (c == 0x85) {		/* Start of the file entry block? */
 800eeb6:	7dbb      	ldrb	r3, [r7, #22]
 800eeb8:	2b85      	cmp	r3, #133	; 0x85
 800eeba:	d179      	bne.n	800efb0 <dir_read+0x14c>
					dp->blk_ofs = dp->dptr;	/* Get location of the block */
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	64da      	str	r2, [r3, #76]	; 0x4c
					res = load_xdir(dp);	/* Load the entry block */
 800eec4:	6878      	ldr	r0, [r7, #4]
 800eec6:	f7ff fe17 	bl	800eaf8 <load_xdir>
 800eeca:	4603      	mov	r3, r0
 800eecc:	75fb      	strb	r3, [r7, #23]
					if (res == FR_OK) {
 800eece:	7dfb      	ldrb	r3, [r7, #23]
 800eed0:	2b00      	cmp	r3, #0
 800eed2:	d17e      	bne.n	800efd2 <dir_read+0x16e>
						dp->obj.attr = fs->dirbuf[XDIR_Attr] & AM_MASK;	/* Get attribute */
 800eed4:	693b      	ldr	r3, [r7, #16]
 800eed6:	691b      	ldr	r3, [r3, #16]
 800eed8:	3304      	adds	r3, #4
 800eeda:	781b      	ldrb	r3, [r3, #0]
 800eedc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800eee0:	b2da      	uxtb	r2, r3
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	719a      	strb	r2, [r3, #6]
					}
					break;
 800eee6:	e074      	b.n	800efd2 <dir_read+0x16e>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eeec:	330b      	adds	r3, #11
 800eeee:	781b      	ldrb	r3, [r3, #0]
 800eef0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800eef4:	73fb      	strb	r3, [r7, #15]
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	7bfa      	ldrb	r2, [r7, #15]
 800eefa:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800eefc:	7dbb      	ldrb	r3, [r7, #22]
 800eefe:	2be5      	cmp	r3, #229	; 0xe5
 800ef00:	d00e      	beq.n	800ef20 <dir_read+0xbc>
 800ef02:	7dbb      	ldrb	r3, [r7, #22]
 800ef04:	2b2e      	cmp	r3, #46	; 0x2e
 800ef06:	d00b      	beq.n	800ef20 <dir_read+0xbc>
 800ef08:	7bfb      	ldrb	r3, [r7, #15]
 800ef0a:	f023 0320 	bic.w	r3, r3, #32
 800ef0e:	2b08      	cmp	r3, #8
 800ef10:	bf0c      	ite	eq
 800ef12:	2301      	moveq	r3, #1
 800ef14:	2300      	movne	r3, #0
 800ef16:	b2db      	uxtb	r3, r3
 800ef18:	461a      	mov	r2, r3
 800ef1a:	683b      	ldr	r3, [r7, #0]
 800ef1c:	4293      	cmp	r3, r2
 800ef1e:	d002      	beq.n	800ef26 <dir_read+0xc2>
				ord = 0xFF;
 800ef20:	23ff      	movs	r3, #255	; 0xff
 800ef22:	757b      	strb	r3, [r7, #21]
 800ef24:	e044      	b.n	800efb0 <dir_read+0x14c>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800ef26:	7bfb      	ldrb	r3, [r7, #15]
 800ef28:	2b0f      	cmp	r3, #15
 800ef2a:	d12f      	bne.n	800ef8c <dir_read+0x128>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800ef2c:	7dbb      	ldrb	r3, [r7, #22]
 800ef2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ef32:	2b00      	cmp	r3, #0
 800ef34:	d00d      	beq.n	800ef52 <dir_read+0xee>
						sum = dp->dir[LDIR_Chksum];
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ef3a:	7b5b      	ldrb	r3, [r3, #13]
 800ef3c:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800ef3e:	7dbb      	ldrb	r3, [r7, #22]
 800ef40:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ef44:	75bb      	strb	r3, [r7, #22]
 800ef46:	7dbb      	ldrb	r3, [r7, #22]
 800ef48:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	64da      	str	r2, [r3, #76]	; 0x4c
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800ef52:	7dba      	ldrb	r2, [r7, #22]
 800ef54:	7d7b      	ldrb	r3, [r7, #21]
 800ef56:	429a      	cmp	r2, r3
 800ef58:	d115      	bne.n	800ef86 <dir_read+0x122>
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ef5e:	330d      	adds	r3, #13
 800ef60:	781b      	ldrb	r3, [r3, #0]
 800ef62:	7d3a      	ldrb	r2, [r7, #20]
 800ef64:	429a      	cmp	r2, r3
 800ef66:	d10e      	bne.n	800ef86 <dir_read+0x122>
 800ef68:	693b      	ldr	r3, [r7, #16]
 800ef6a:	68da      	ldr	r2, [r3, #12]
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ef70:	4619      	mov	r1, r3
 800ef72:	4610      	mov	r0, r2
 800ef74:	f7ff fbde 	bl	800e734 <pick_lfn>
 800ef78:	4603      	mov	r3, r0
 800ef7a:	2b00      	cmp	r3, #0
 800ef7c:	d003      	beq.n	800ef86 <dir_read+0x122>
 800ef7e:	7d7b      	ldrb	r3, [r7, #21]
 800ef80:	3b01      	subs	r3, #1
 800ef82:	b2db      	uxtb	r3, r3
 800ef84:	e000      	b.n	800ef88 <dir_read+0x124>
 800ef86:	23ff      	movs	r3, #255	; 0xff
 800ef88:	757b      	strb	r3, [r7, #21]
 800ef8a:	e011      	b.n	800efb0 <dir_read+0x14c>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800ef8c:	7d7b      	ldrb	r3, [r7, #21]
 800ef8e:	2b00      	cmp	r3, #0
 800ef90:	d109      	bne.n	800efa6 <dir_read+0x142>
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ef96:	4618      	mov	r0, r3
 800ef98:	f7ff fd26 	bl	800e9e8 <sum_sfn>
 800ef9c:	4603      	mov	r3, r0
 800ef9e:	461a      	mov	r2, r3
 800efa0:	7d3b      	ldrb	r3, [r7, #20]
 800efa2:	4293      	cmp	r3, r2
 800efa4:	d017      	beq.n	800efd6 <dir_read+0x172>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	f04f 32ff 	mov.w	r2, #4294967295
 800efac:	64da      	str	r2, [r3, #76]	; 0x4c
					}
					break;
 800efae:	e012      	b.n	800efd6 <dir_read+0x172>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800efb0:	2100      	movs	r1, #0
 800efb2:	6878      	ldr	r0, [r7, #4]
 800efb4:	f7ff f9dd 	bl	800e372 <dir_next>
 800efb8:	4603      	mov	r3, r0
 800efba:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800efbc:	7dfb      	ldrb	r3, [r7, #23]
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	d10b      	bne.n	800efda <dir_read+0x176>
	while (dp->sect) {
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	f47f af5b 	bne.w	800ee82 <dir_read+0x1e>
 800efcc:	e006      	b.n	800efdc <dir_read+0x178>
		if (res != FR_OK) break;
 800efce:	bf00      	nop
 800efd0:	e004      	b.n	800efdc <dir_read+0x178>
					break;
 800efd2:	bf00      	nop
 800efd4:	e002      	b.n	800efdc <dir_read+0x178>
					break;
 800efd6:	bf00      	nop
 800efd8:	e000      	b.n	800efdc <dir_read+0x178>
		if (res != FR_OK) break;
 800efda:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800efdc:	7dfb      	ldrb	r3, [r7, #23]
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d002      	beq.n	800efe8 <dir_read+0x184>
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	2200      	movs	r2, #0
 800efe6:	639a      	str	r2, [r3, #56]	; 0x38
	return res;
 800efe8:	7dfb      	ldrb	r3, [r7, #23]
}
 800efea:	4618      	mov	r0, r3
 800efec:	3718      	adds	r7, #24
 800efee:	46bd      	mov	sp, r7
 800eff0:	bd80      	pop	{r7, pc}

0800eff2 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800eff2:	b590      	push	{r4, r7, lr}
 800eff4:	b089      	sub	sp, #36	; 0x24
 800eff6:	af00      	add	r7, sp, #0
 800eff8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	681b      	ldr	r3, [r3, #0]
 800effe:	60fb      	str	r3, [r7, #12]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800f000:	2100      	movs	r1, #0
 800f002:	6878      	ldr	r0, [r7, #4]
 800f004:	f7ff f92f 	bl	800e266 <dir_sdi>
 800f008:	4603      	mov	r3, r0
 800f00a:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) return res;
 800f00c:	7ffb      	ldrb	r3, [r7, #31]
 800f00e:	2b00      	cmp	r3, #0
 800f010:	d001      	beq.n	800f016 <dir_find+0x24>
 800f012:	7ffb      	ldrb	r3, [r7, #31]
 800f014:	e112      	b.n	800f23c <dir_find+0x24a>
#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800f016:	68fb      	ldr	r3, [r7, #12]
 800f018:	781b      	ldrb	r3, [r3, #0]
 800f01a:	2b04      	cmp	r3, #4
 800f01c:	d164      	bne.n	800f0e8 <dir_find+0xf6>
		BYTE nc;
		UINT di, ni;
		WORD hash = xname_sum(fs->lfnbuf);		/* Hash value of the name to find */
 800f01e:	68fb      	ldr	r3, [r7, #12]
 800f020:	68db      	ldr	r3, [r3, #12]
 800f022:	4618      	mov	r0, r3
 800f024:	f7ff fd34 	bl	800ea90 <xname_sum>
 800f028:	4603      	mov	r3, r0
 800f02a:	813b      	strh	r3, [r7, #8]

		while ((res = dir_read(dp, 0)) == FR_OK) {	/* Read an item */
 800f02c:	e04f      	b.n	800f0ce <dir_find+0xdc>
#if _MAX_LFN < 255
			if (fs->dirbuf[XDIR_NumName] > _MAX_LFN) continue;			/* Skip comparison if inaccessible object name */
#endif
			if (ld_word(fs->dirbuf + XDIR_NameHash) != hash) continue;	/* Skip comparison if hash mismatched */
 800f02e:	68fb      	ldr	r3, [r7, #12]
 800f030:	691b      	ldr	r3, [r3, #16]
 800f032:	3324      	adds	r3, #36	; 0x24
 800f034:	4618      	mov	r0, r3
 800f036:	f7fd fefd 	bl	800ce34 <ld_word>
 800f03a:	4603      	mov	r3, r0
 800f03c:	461a      	mov	r2, r3
 800f03e:	893b      	ldrh	r3, [r7, #8]
 800f040:	4293      	cmp	r3, r2
 800f042:	d000      	beq.n	800f046 <dir_find+0x54>
 800f044:	e043      	b.n	800f0ce <dir_find+0xdc>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 800f046:	68fb      	ldr	r3, [r7, #12]
 800f048:	691b      	ldr	r3, [r3, #16]
 800f04a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800f04e:	76fb      	strb	r3, [r7, #27]
 800f050:	2340      	movs	r3, #64	; 0x40
 800f052:	617b      	str	r3, [r7, #20]
 800f054:	2300      	movs	r3, #0
 800f056:	613b      	str	r3, [r7, #16]
 800f058:	e029      	b.n	800f0ae <dir_find+0xbc>
				if ((di % SZDIRE) == 0) di += 2;
 800f05a:	697b      	ldr	r3, [r7, #20]
 800f05c:	f003 031f 	and.w	r3, r3, #31
 800f060:	2b00      	cmp	r3, #0
 800f062:	d102      	bne.n	800f06a <dir_find+0x78>
 800f064:	697b      	ldr	r3, [r7, #20]
 800f066:	3302      	adds	r3, #2
 800f068:	617b      	str	r3, [r7, #20]
				if (ff_wtoupper(ld_word(fs->dirbuf + di)) != ff_wtoupper(fs->lfnbuf[ni])) break;
 800f06a:	68fb      	ldr	r3, [r7, #12]
 800f06c:	691a      	ldr	r2, [r3, #16]
 800f06e:	697b      	ldr	r3, [r7, #20]
 800f070:	4413      	add	r3, r2
 800f072:	4618      	mov	r0, r3
 800f074:	f7fd fede 	bl	800ce34 <ld_word>
 800f078:	4603      	mov	r3, r0
 800f07a:	4618      	mov	r0, r3
 800f07c:	f002 fc8e 	bl	801199c <ff_wtoupper>
 800f080:	4603      	mov	r3, r0
 800f082:	461c      	mov	r4, r3
 800f084:	68fb      	ldr	r3, [r7, #12]
 800f086:	68da      	ldr	r2, [r3, #12]
 800f088:	693b      	ldr	r3, [r7, #16]
 800f08a:	005b      	lsls	r3, r3, #1
 800f08c:	4413      	add	r3, r2
 800f08e:	881b      	ldrh	r3, [r3, #0]
 800f090:	4618      	mov	r0, r3
 800f092:	f002 fc83 	bl	801199c <ff_wtoupper>
 800f096:	4603      	mov	r3, r0
 800f098:	429c      	cmp	r4, r3
 800f09a:	d10c      	bne.n	800f0b6 <dir_find+0xc4>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 800f09c:	7efb      	ldrb	r3, [r7, #27]
 800f09e:	3b01      	subs	r3, #1
 800f0a0:	76fb      	strb	r3, [r7, #27]
 800f0a2:	697b      	ldr	r3, [r7, #20]
 800f0a4:	3302      	adds	r3, #2
 800f0a6:	617b      	str	r3, [r7, #20]
 800f0a8:	693b      	ldr	r3, [r7, #16]
 800f0aa:	3301      	adds	r3, #1
 800f0ac:	613b      	str	r3, [r7, #16]
 800f0ae:	7efb      	ldrb	r3, [r7, #27]
 800f0b0:	2b00      	cmp	r3, #0
 800f0b2:	d1d2      	bne.n	800f05a <dir_find+0x68>
 800f0b4:	e000      	b.n	800f0b8 <dir_find+0xc6>
				if (ff_wtoupper(ld_word(fs->dirbuf + di)) != ff_wtoupper(fs->lfnbuf[ni])) break;
 800f0b6:	bf00      	nop
			}
			if (nc == 0 && !fs->lfnbuf[ni]) break;	/* Name matched? */
 800f0b8:	7efb      	ldrb	r3, [r7, #27]
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	d107      	bne.n	800f0ce <dir_find+0xdc>
 800f0be:	68fb      	ldr	r3, [r7, #12]
 800f0c0:	68da      	ldr	r2, [r3, #12]
 800f0c2:	693b      	ldr	r3, [r7, #16]
 800f0c4:	005b      	lsls	r3, r3, #1
 800f0c6:	4413      	add	r3, r2
 800f0c8:	881b      	ldrh	r3, [r3, #0]
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	d009      	beq.n	800f0e2 <dir_find+0xf0>
		while ((res = dir_read(dp, 0)) == FR_OK) {	/* Read an item */
 800f0ce:	2100      	movs	r1, #0
 800f0d0:	6878      	ldr	r0, [r7, #4]
 800f0d2:	f7ff fec7 	bl	800ee64 <dir_read>
 800f0d6:	4603      	mov	r3, r0
 800f0d8:	77fb      	strb	r3, [r7, #31]
 800f0da:	7ffb      	ldrb	r3, [r7, #31]
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d0a6      	beq.n	800f02e <dir_find+0x3c>
 800f0e0:	e000      	b.n	800f0e4 <dir_find+0xf2>
			if (nc == 0 && !fs->lfnbuf[ni]) break;	/* Name matched? */
 800f0e2:	bf00      	nop
		}
		return res;
 800f0e4:	7ffb      	ldrb	r3, [r7, #31]
 800f0e6:	e0a9      	b.n	800f23c <dir_find+0x24a>
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800f0e8:	23ff      	movs	r3, #255	; 0xff
 800f0ea:	773b      	strb	r3, [r7, #28]
 800f0ec:	7f3b      	ldrb	r3, [r7, #28]
 800f0ee:	777b      	strb	r3, [r7, #29]
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	f04f 32ff 	mov.w	r2, #4294967295
 800f0f6:	64da      	str	r2, [r3, #76]	; 0x4c
#endif
	do {
		res = move_window(fs, dp->sect);
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f0fc:	4619      	mov	r1, r3
 800f0fe:	68f8      	ldr	r0, [r7, #12]
 800f100:	f7fe faac 	bl	800d65c <move_window>
 800f104:	4603      	mov	r3, r0
 800f106:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) break;
 800f108:	7ffb      	ldrb	r3, [r7, #31]
 800f10a:	2b00      	cmp	r3, #0
 800f10c:	f040 8090 	bne.w	800f230 <dir_find+0x23e>
		c = dp->dir[DIR_Name];
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f114:	781b      	ldrb	r3, [r3, #0]
 800f116:	77bb      	strb	r3, [r7, #30]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800f118:	7fbb      	ldrb	r3, [r7, #30]
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	d102      	bne.n	800f124 <dir_find+0x132>
 800f11e:	2304      	movs	r3, #4
 800f120:	77fb      	strb	r3, [r7, #31]
 800f122:	e08a      	b.n	800f23a <dir_find+0x248>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f128:	330b      	adds	r3, #11
 800f12a:	781b      	ldrb	r3, [r3, #0]
 800f12c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f130:	72fb      	strb	r3, [r7, #11]
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	7afa      	ldrb	r2, [r7, #11]
 800f136:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800f138:	7fbb      	ldrb	r3, [r7, #30]
 800f13a:	2be5      	cmp	r3, #229	; 0xe5
 800f13c:	d007      	beq.n	800f14e <dir_find+0x15c>
 800f13e:	7afb      	ldrb	r3, [r7, #11]
 800f140:	f003 0308 	and.w	r3, r3, #8
 800f144:	2b00      	cmp	r3, #0
 800f146:	d009      	beq.n	800f15c <dir_find+0x16a>
 800f148:	7afb      	ldrb	r3, [r7, #11]
 800f14a:	2b0f      	cmp	r3, #15
 800f14c:	d006      	beq.n	800f15c <dir_find+0x16a>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800f14e:	23ff      	movs	r3, #255	; 0xff
 800f150:	777b      	strb	r3, [r7, #29]
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	f04f 32ff 	mov.w	r2, #4294967295
 800f158:	64da      	str	r2, [r3, #76]	; 0x4c
 800f15a:	e05e      	b.n	800f21a <dir_find+0x228>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800f15c:	7afb      	ldrb	r3, [r7, #11]
 800f15e:	2b0f      	cmp	r3, #15
 800f160:	d136      	bne.n	800f1d0 <dir_find+0x1de>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 800f168:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	d154      	bne.n	800f21a <dir_find+0x228>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800f170:	7fbb      	ldrb	r3, [r7, #30]
 800f172:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f176:	2b00      	cmp	r3, #0
 800f178:	d00d      	beq.n	800f196 <dir_find+0x1a4>
						sum = dp->dir[LDIR_Chksum];
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f17e:	7b5b      	ldrb	r3, [r3, #13]
 800f180:	773b      	strb	r3, [r7, #28]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800f182:	7fbb      	ldrb	r3, [r7, #30]
 800f184:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f188:	77bb      	strb	r3, [r7, #30]
 800f18a:	7fbb      	ldrb	r3, [r7, #30]
 800f18c:	777b      	strb	r3, [r7, #29]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	64da      	str	r2, [r3, #76]	; 0x4c
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800f196:	7fba      	ldrb	r2, [r7, #30]
 800f198:	7f7b      	ldrb	r3, [r7, #29]
 800f19a:	429a      	cmp	r2, r3
 800f19c:	d115      	bne.n	800f1ca <dir_find+0x1d8>
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f1a2:	330d      	adds	r3, #13
 800f1a4:	781b      	ldrb	r3, [r3, #0]
 800f1a6:	7f3a      	ldrb	r2, [r7, #28]
 800f1a8:	429a      	cmp	r2, r3
 800f1aa:	d10e      	bne.n	800f1ca <dir_find+0x1d8>
 800f1ac:	68fb      	ldr	r3, [r7, #12]
 800f1ae:	68da      	ldr	r2, [r3, #12]
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f1b4:	4619      	mov	r1, r3
 800f1b6:	4610      	mov	r0, r2
 800f1b8:	f7ff fa4c 	bl	800e654 <cmp_lfn>
 800f1bc:	4603      	mov	r3, r0
 800f1be:	2b00      	cmp	r3, #0
 800f1c0:	d003      	beq.n	800f1ca <dir_find+0x1d8>
 800f1c2:	7f7b      	ldrb	r3, [r7, #29]
 800f1c4:	3b01      	subs	r3, #1
 800f1c6:	b2db      	uxtb	r3, r3
 800f1c8:	e000      	b.n	800f1cc <dir_find+0x1da>
 800f1ca:	23ff      	movs	r3, #255	; 0xff
 800f1cc:	777b      	strb	r3, [r7, #29]
 800f1ce:	e024      	b.n	800f21a <dir_find+0x228>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800f1d0:	7f7b      	ldrb	r3, [r7, #29]
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	d109      	bne.n	800f1ea <dir_find+0x1f8>
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f1da:	4618      	mov	r0, r3
 800f1dc:	f7ff fc04 	bl	800e9e8 <sum_sfn>
 800f1e0:	4603      	mov	r3, r0
 800f1e2:	461a      	mov	r2, r3
 800f1e4:	7f3b      	ldrb	r3, [r7, #28]
 800f1e6:	4293      	cmp	r3, r2
 800f1e8:	d024      	beq.n	800f234 <dir_find+0x242>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 800f1f0:	f003 0301 	and.w	r3, r3, #1
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	d10a      	bne.n	800f20e <dir_find+0x21c>
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	3340      	adds	r3, #64	; 0x40
 800f200:	220b      	movs	r2, #11
 800f202:	4619      	mov	r1, r3
 800f204:	f7fe f837 	bl	800d276 <mem_cmp>
 800f208:	4603      	mov	r3, r0
 800f20a:	2b00      	cmp	r3, #0
 800f20c:	d014      	beq.n	800f238 <dir_find+0x246>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800f20e:	23ff      	movs	r3, #255	; 0xff
 800f210:	777b      	strb	r3, [r7, #29]
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	f04f 32ff 	mov.w	r2, #4294967295
 800f218:	64da      	str	r2, [r3, #76]	; 0x4c
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800f21a:	2100      	movs	r1, #0
 800f21c:	6878      	ldr	r0, [r7, #4]
 800f21e:	f7ff f8a8 	bl	800e372 <dir_next>
 800f222:	4603      	mov	r3, r0
 800f224:	77fb      	strb	r3, [r7, #31]
	} while (res == FR_OK);
 800f226:	7ffb      	ldrb	r3, [r7, #31]
 800f228:	2b00      	cmp	r3, #0
 800f22a:	f43f af65 	beq.w	800f0f8 <dir_find+0x106>
 800f22e:	e004      	b.n	800f23a <dir_find+0x248>
		if (res != FR_OK) break;
 800f230:	bf00      	nop
 800f232:	e002      	b.n	800f23a <dir_find+0x248>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800f234:	bf00      	nop
 800f236:	e000      	b.n	800f23a <dir_find+0x248>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800f238:	bf00      	nop

	return res;
 800f23a:	7ffb      	ldrb	r3, [r7, #31]
}
 800f23c:	4618      	mov	r0, r3
 800f23e:	3724      	adds	r7, #36	; 0x24
 800f240:	46bd      	mov	sp, r7
 800f242:	bd90      	pop	{r4, r7, pc}

0800f244 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800f244:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800f248:	b0a0      	sub	sp, #128	; 0x80
 800f24a:	af00      	add	r7, sp, #0
 800f24c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	681b      	ldr	r3, [r3, #0]
 800f252:	66fb      	str	r3, [r7, #108]	; 0x6c
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 800f25a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800f25e:	2b00      	cmp	r3, #0
 800f260:	d001      	beq.n	800f266 <dir_register+0x22>
 800f262:	2306      	movs	r3, #6
 800f264:	e18e      	b.n	800f584 <dir_register+0x340>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800f266:	2300      	movs	r3, #0
 800f268:	677b      	str	r3, [r7, #116]	; 0x74
 800f26a:	e002      	b.n	800f272 <dir_register+0x2e>
 800f26c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f26e:	3301      	adds	r3, #1
 800f270:	677b      	str	r3, [r7, #116]	; 0x74
 800f272:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f274:	68da      	ldr	r2, [r3, #12]
 800f276:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f278:	005b      	lsls	r3, r3, #1
 800f27a:	4413      	add	r3, r2
 800f27c:	881b      	ldrh	r3, [r3, #0]
 800f27e:	2b00      	cmp	r3, #0
 800f280:	d1f4      	bne.n	800f26c <dir_register+0x28>

#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800f282:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f284:	781b      	ldrb	r3, [r3, #0]
 800f286:	2b04      	cmp	r3, #4
 800f288:	f040 809f 	bne.w	800f3ca <dir_register+0x186>
		DIR dj;

		nent = (nlen + 14) / 15 + 2;	/* Number of entries to allocate (85+C0+C1s) */
 800f28c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f28e:	330e      	adds	r3, #14
 800f290:	4aa2      	ldr	r2, [pc, #648]	; (800f51c <dir_register+0x2d8>)
 800f292:	fba2 2303 	umull	r2, r3, r2, r3
 800f296:	08db      	lsrs	r3, r3, #3
 800f298:	3302      	adds	r3, #2
 800f29a:	673b      	str	r3, [r7, #112]	; 0x70
		res = dir_alloc(dp, nent);		/* Allocate entries */
 800f29c:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800f29e:	6878      	ldr	r0, [r7, #4]
 800f2a0:	f7ff f93c 	bl	800e51c <dir_alloc>
 800f2a4:	4603      	mov	r3, r0
 800f2a6:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		if (res != FR_OK) return res;
 800f2aa:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	d002      	beq.n	800f2b8 <dir_register+0x74>
 800f2b2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f2b6:	e165      	b.n	800f584 <dir_register+0x340>
		dp->blk_ofs = dp->dptr - SZDIRE * (nent - 1);	/* Set the allocated entry block offset */
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f2bc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f2be:	3b01      	subs	r3, #1
 800f2c0:	015b      	lsls	r3, r3, #5
 800f2c2:	1ad2      	subs	r2, r2, r3
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	64da      	str	r2, [r3, #76]	; 0x4c

		if (dp->obj.sclust != 0 && (dp->obj.stat & 4)) {	/* Has the sub-directory been stretched? */
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	689b      	ldr	r3, [r3, #8]
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	d072      	beq.n	800f3b6 <dir_register+0x172>
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	79db      	ldrb	r3, [r3, #7]
 800f2d4:	f003 0304 	and.w	r3, r3, #4
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	d06c      	beq.n	800f3b6 <dir_register+0x172>
			dp->obj.objsize += (DWORD)fs->csize * SS(fs);	/* Increase the directory size by cluster size */
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800f2e2:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800f2e4:	8949      	ldrh	r1, [r1, #10]
 800f2e6:	0249      	lsls	r1, r1, #9
 800f2e8:	2000      	movs	r0, #0
 800f2ea:	460c      	mov	r4, r1
 800f2ec:	4605      	mov	r5, r0
 800f2ee:	eb12 0804 	adds.w	r8, r2, r4
 800f2f2:	eb43 0905 	adc.w	r9, r3, r5
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	e9c3 8904 	strd	r8, r9, [r3, #16]
			res = fill_first_frag(&dp->obj);				/* Fill first fragment on the FAT if needed */
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	4618      	mov	r0, r3
 800f300:	f7fe fd58 	bl	800ddb4 <fill_first_frag>
 800f304:	4603      	mov	r3, r0
 800f306:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			if (res != FR_OK) return res;
 800f30a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f30e:	2b00      	cmp	r3, #0
 800f310:	d002      	beq.n	800f318 <dir_register+0xd4>
 800f312:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f316:	e135      	b.n	800f584 <dir_register+0x340>
			res = fill_last_frag(&dp->obj, dp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 800f318:	6878      	ldr	r0, [r7, #4]
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f31e:	f04f 32ff 	mov.w	r2, #4294967295
 800f322:	4619      	mov	r1, r3
 800f324:	f7fe fd75 	bl	800de12 <fill_last_frag>
 800f328:	4603      	mov	r3, r0
 800f32a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			if (res != FR_OK) return res;
 800f32e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f332:	2b00      	cmp	r3, #0
 800f334:	d002      	beq.n	800f33c <dir_register+0xf8>
 800f336:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f33a:	e123      	b.n	800f584 <dir_register+0x340>
			res = load_obj_dir(&dj, &dp->obj);				/* Load the object status */
 800f33c:	687a      	ldr	r2, [r7, #4]
 800f33e:	f107 0308 	add.w	r3, r7, #8
 800f342:	4611      	mov	r1, r2
 800f344:	4618      	mov	r0, r3
 800f346:	f7ff fc95 	bl	800ec74 <load_obj_dir>
 800f34a:	4603      	mov	r3, r0
 800f34c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			if (res != FR_OK) return res;
 800f350:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f354:	2b00      	cmp	r3, #0
 800f356:	d002      	beq.n	800f35e <dir_register+0x11a>
 800f358:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f35c:	e112      	b.n	800f584 <dir_register+0x340>
			st_qword(fs->dirbuf + XDIR_FileSize, dp->obj.objsize);		/* Update the allocation status */
 800f35e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f360:	691b      	ldr	r3, [r3, #16]
 800f362:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800f36c:	4608      	mov	r0, r1
 800f36e:	f7fd febe 	bl	800d0ee <st_qword>
			st_qword(fs->dirbuf + XDIR_ValidFileSize, dp->obj.objsize);
 800f372:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f374:	691b      	ldr	r3, [r3, #16]
 800f376:	f103 0128 	add.w	r1, r3, #40	; 0x28
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800f380:	4608      	mov	r0, r1
 800f382:	f7fd feb4 	bl	800d0ee <st_qword>
			fs->dirbuf[XDIR_GenFlags] = dp->obj.stat | 1;
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	79da      	ldrb	r2, [r3, #7]
 800f38a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f38c:	691b      	ldr	r3, [r3, #16]
 800f38e:	3321      	adds	r3, #33	; 0x21
 800f390:	f042 0201 	orr.w	r2, r2, #1
 800f394:	b2d2      	uxtb	r2, r2
 800f396:	701a      	strb	r2, [r3, #0]
			res = store_xdir(&dj);							/* Store the object status */
 800f398:	f107 0308 	add.w	r3, r7, #8
 800f39c:	4618      	mov	r0, r3
 800f39e:	f7ff fc9f 	bl	800ece0 <store_xdir>
 800f3a2:	4603      	mov	r3, r0
 800f3a4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			if (res != FR_OK) return res;
 800f3a8:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	d002      	beq.n	800f3b6 <dir_register+0x172>
 800f3b0:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f3b4:	e0e6      	b.n	800f584 <dir_register+0x340>
		}

		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
 800f3b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f3b8:	691a      	ldr	r2, [r3, #16]
 800f3ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f3bc:	68db      	ldr	r3, [r3, #12]
 800f3be:	4619      	mov	r1, r3
 800f3c0:	4610      	mov	r0, r2
 800f3c2:	f7ff fce8 	bl	800ed96 <create_xdir>
		return FR_OK;
 800f3c6:	2300      	movs	r3, #0
 800f3c8:	e0dc      	b.n	800f584 <dir_register+0x340>
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	f103 0140 	add.w	r1, r3, #64	; 0x40
 800f3d0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800f3d4:	220c      	movs	r2, #12
 800f3d6:	4618      	mov	r0, r3
 800f3d8:	f7fd ff11 	bl	800d1fe <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800f3dc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f3e0:	f003 0301 	and.w	r3, r3, #1
 800f3e4:	2b00      	cmp	r3, #0
 800f3e6:	d033      	beq.n	800f450 <dir_register+0x20c>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	2240      	movs	r2, #64	; 0x40
 800f3ec:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
		for (n = 1; n < 100; n++) {
 800f3f0:	2301      	movs	r3, #1
 800f3f2:	67bb      	str	r3, [r7, #120]	; 0x78
 800f3f4:	e016      	b.n	800f424 <dir_register+0x1e0>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	f103 0040 	add.w	r0, r3, #64	; 0x40
 800f3fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f3fe:	68da      	ldr	r2, [r3, #12]
 800f400:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 800f404:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f406:	f7ff fa61 	bl	800e8cc <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800f40a:	6878      	ldr	r0, [r7, #4]
 800f40c:	f7ff fdf1 	bl	800eff2 <dir_find>
 800f410:	4603      	mov	r3, r0
 800f412:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			if (res != FR_OK) break;
 800f416:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f41a:	2b00      	cmp	r3, #0
 800f41c:	d106      	bne.n	800f42c <dir_register+0x1e8>
		for (n = 1; n < 100; n++) {
 800f41e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f420:	3301      	adds	r3, #1
 800f422:	67bb      	str	r3, [r7, #120]	; 0x78
 800f424:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f426:	2b63      	cmp	r3, #99	; 0x63
 800f428:	d9e5      	bls.n	800f3f6 <dir_register+0x1b2>
 800f42a:	e000      	b.n	800f42e <dir_register+0x1ea>
			if (res != FR_OK) break;
 800f42c:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800f42e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f430:	2b64      	cmp	r3, #100	; 0x64
 800f432:	d101      	bne.n	800f438 <dir_register+0x1f4>
 800f434:	2307      	movs	r3, #7
 800f436:	e0a5      	b.n	800f584 <dir_register+0x340>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800f438:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f43c:	2b04      	cmp	r3, #4
 800f43e:	d002      	beq.n	800f446 <dir_register+0x202>
 800f440:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f444:	e09e      	b.n	800f584 <dir_register+0x340>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800f446:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800f450:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f454:	f003 0302 	and.w	r3, r3, #2
 800f458:	2b00      	cmp	r3, #0
 800f45a:	d007      	beq.n	800f46c <dir_register+0x228>
 800f45c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f45e:	330c      	adds	r3, #12
 800f460:	4a2f      	ldr	r2, [pc, #188]	; (800f520 <dir_register+0x2dc>)
 800f462:	fba2 2303 	umull	r2, r3, r2, r3
 800f466:	089b      	lsrs	r3, r3, #2
 800f468:	3301      	adds	r3, #1
 800f46a:	e000      	b.n	800f46e <dir_register+0x22a>
 800f46c:	2301      	movs	r3, #1
 800f46e:	673b      	str	r3, [r7, #112]	; 0x70
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800f470:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800f472:	6878      	ldr	r0, [r7, #4]
 800f474:	f7ff f852 	bl	800e51c <dir_alloc>
 800f478:	4603      	mov	r3, r0
 800f47a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800f47e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f482:	2b00      	cmp	r3, #0
 800f484:	d14f      	bne.n	800f526 <dir_register+0x2e2>
 800f486:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f488:	3b01      	subs	r3, #1
 800f48a:	673b      	str	r3, [r7, #112]	; 0x70
 800f48c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f48e:	2b00      	cmp	r3, #0
 800f490:	d049      	beq.n	800f526 <dir_register+0x2e2>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f496:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f498:	015b      	lsls	r3, r3, #5
 800f49a:	1ad3      	subs	r3, r2, r3
 800f49c:	4619      	mov	r1, r3
 800f49e:	6878      	ldr	r0, [r7, #4]
 800f4a0:	f7fe fee1 	bl	800e266 <dir_sdi>
 800f4a4:	4603      	mov	r3, r0
 800f4a6:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		if (res == FR_OK) {
 800f4aa:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f4ae:	2b00      	cmp	r3, #0
 800f4b0:	d139      	bne.n	800f526 <dir_register+0x2e2>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	3340      	adds	r3, #64	; 0x40
 800f4b6:	4618      	mov	r0, r3
 800f4b8:	f7ff fa96 	bl	800e9e8 <sum_sfn>
 800f4bc:	4603      	mov	r3, r0
 800f4be:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f4c6:	4619      	mov	r1, r3
 800f4c8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800f4ca:	f7fe f8c7 	bl	800d65c <move_window>
 800f4ce:	4603      	mov	r3, r0
 800f4d0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
				if (res != FR_OK) break;
 800f4d4:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	d123      	bne.n	800f524 <dir_register+0x2e0>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800f4dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f4de:	68d8      	ldr	r0, [r3, #12]
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800f4e4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f4e6:	b2da      	uxtb	r2, r3
 800f4e8:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800f4ec:	f7ff f986 	bl	800e7fc <put_lfn>
				fs->wflag = 1;
 800f4f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f4f2:	2201      	movs	r2, #1
 800f4f4:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800f4f6:	2100      	movs	r1, #0
 800f4f8:	6878      	ldr	r0, [r7, #4]
 800f4fa:	f7fe ff3a 	bl	800e372 <dir_next>
 800f4fe:	4603      	mov	r3, r0
 800f500:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			} while (res == FR_OK && --nent);
 800f504:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f508:	2b00      	cmp	r3, #0
 800f50a:	d10c      	bne.n	800f526 <dir_register+0x2e2>
 800f50c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f50e:	3b01      	subs	r3, #1
 800f510:	673b      	str	r3, [r7, #112]	; 0x70
 800f512:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f514:	2b00      	cmp	r3, #0
 800f516:	d1d4      	bne.n	800f4c2 <dir_register+0x27e>
 800f518:	e005      	b.n	800f526 <dir_register+0x2e2>
 800f51a:	bf00      	nop
 800f51c:	88888889 	.word	0x88888889
 800f520:	4ec4ec4f 	.word	0x4ec4ec4f
				if (res != FR_OK) break;
 800f524:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800f526:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f52a:	2b00      	cmp	r3, #0
 800f52c:	d128      	bne.n	800f580 <dir_register+0x33c>
		res = move_window(fs, dp->sect);
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f532:	4619      	mov	r1, r3
 800f534:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800f536:	f7fe f891 	bl	800d65c <move_window>
 800f53a:	4603      	mov	r3, r0
 800f53c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		if (res == FR_OK) {
 800f540:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800f544:	2b00      	cmp	r3, #0
 800f546:	d11b      	bne.n	800f580 <dir_register+0x33c>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f54c:	2220      	movs	r2, #32
 800f54e:	2100      	movs	r1, #0
 800f550:	4618      	mov	r0, r3
 800f552:	f7fd fe75 	bl	800d240 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	3340      	adds	r3, #64	; 0x40
 800f55e:	220b      	movs	r2, #11
 800f560:	4619      	mov	r1, r3
 800f562:	f7fd fe4c 	bl	800d1fe <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f570:	330c      	adds	r3, #12
 800f572:	f002 0218 	and.w	r2, r2, #24
 800f576:	b2d2      	uxtb	r2, r2
 800f578:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800f57a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f57c:	2201      	movs	r2, #1
 800f57e:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800f580:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800f584:	4618      	mov	r0, r3
 800f586:	3780      	adds	r7, #128	; 0x80
 800f588:	46bd      	mov	sp, r7
 800f58a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800f58e:	bf00      	nop

0800f590 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800f590:	b580      	push	{r7, lr}
 800f592:	b08a      	sub	sp, #40	; 0x28
 800f594:	af00      	add	r7, sp, #0
 800f596:	6078      	str	r0, [r7, #4]
 800f598:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800f59a:	683b      	ldr	r3, [r7, #0]
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	613b      	str	r3, [r7, #16]
 800f5a0:	687b      	ldr	r3, [r7, #4]
 800f5a2:	681b      	ldr	r3, [r3, #0]
 800f5a4:	68db      	ldr	r3, [r3, #12]
 800f5a6:	60fb      	str	r3, [r7, #12]
 800f5a8:	2300      	movs	r3, #0
 800f5aa:	617b      	str	r3, [r7, #20]
 800f5ac:	697b      	ldr	r3, [r7, #20]
 800f5ae:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800f5b0:	69bb      	ldr	r3, [r7, #24]
 800f5b2:	1c5a      	adds	r2, r3, #1
 800f5b4:	61ba      	str	r2, [r7, #24]
 800f5b6:	693a      	ldr	r2, [r7, #16]
 800f5b8:	4413      	add	r3, r2
 800f5ba:	781b      	ldrb	r3, [r3, #0]
 800f5bc:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800f5be:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f5c0:	2b1f      	cmp	r3, #31
 800f5c2:	d940      	bls.n	800f646 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800f5c4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f5c6:	2b2f      	cmp	r3, #47	; 0x2f
 800f5c8:	d006      	beq.n	800f5d8 <create_name+0x48>
 800f5ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f5cc:	2b5c      	cmp	r3, #92	; 0x5c
 800f5ce:	d110      	bne.n	800f5f2 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800f5d0:	e002      	b.n	800f5d8 <create_name+0x48>
 800f5d2:	69bb      	ldr	r3, [r7, #24]
 800f5d4:	3301      	adds	r3, #1
 800f5d6:	61bb      	str	r3, [r7, #24]
 800f5d8:	693a      	ldr	r2, [r7, #16]
 800f5da:	69bb      	ldr	r3, [r7, #24]
 800f5dc:	4413      	add	r3, r2
 800f5de:	781b      	ldrb	r3, [r3, #0]
 800f5e0:	2b2f      	cmp	r3, #47	; 0x2f
 800f5e2:	d0f6      	beq.n	800f5d2 <create_name+0x42>
 800f5e4:	693a      	ldr	r2, [r7, #16]
 800f5e6:	69bb      	ldr	r3, [r7, #24]
 800f5e8:	4413      	add	r3, r2
 800f5ea:	781b      	ldrb	r3, [r3, #0]
 800f5ec:	2b5c      	cmp	r3, #92	; 0x5c
 800f5ee:	d0f0      	beq.n	800f5d2 <create_name+0x42>
			break;
 800f5f0:	e02a      	b.n	800f648 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800f5f2:	697b      	ldr	r3, [r7, #20]
 800f5f4:	2bfe      	cmp	r3, #254	; 0xfe
 800f5f6:	d901      	bls.n	800f5fc <create_name+0x6c>
 800f5f8:	2306      	movs	r3, #6
 800f5fa:	e17d      	b.n	800f8f8 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800f5fc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f5fe:	b2db      	uxtb	r3, r3
 800f600:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800f602:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f604:	2101      	movs	r1, #1
 800f606:	4618      	mov	r0, r3
 800f608:	f002 f98c 	bl	8011924 <ff_convert>
 800f60c:	4603      	mov	r3, r0
 800f60e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800f610:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f612:	2b00      	cmp	r3, #0
 800f614:	d101      	bne.n	800f61a <create_name+0x8a>
 800f616:	2306      	movs	r3, #6
 800f618:	e16e      	b.n	800f8f8 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800f61a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f61c:	2b7f      	cmp	r3, #127	; 0x7f
 800f61e:	d809      	bhi.n	800f634 <create_name+0xa4>
 800f620:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f622:	4619      	mov	r1, r3
 800f624:	488d      	ldr	r0, [pc, #564]	; (800f85c <create_name+0x2cc>)
 800f626:	f7fd fe4d 	bl	800d2c4 <chk_chr>
 800f62a:	4603      	mov	r3, r0
 800f62c:	2b00      	cmp	r3, #0
 800f62e:	d001      	beq.n	800f634 <create_name+0xa4>
 800f630:	2306      	movs	r3, #6
 800f632:	e161      	b.n	800f8f8 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800f634:	697b      	ldr	r3, [r7, #20]
 800f636:	1c5a      	adds	r2, r3, #1
 800f638:	617a      	str	r2, [r7, #20]
 800f63a:	005b      	lsls	r3, r3, #1
 800f63c:	68fa      	ldr	r2, [r7, #12]
 800f63e:	4413      	add	r3, r2
 800f640:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800f642:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800f644:	e7b4      	b.n	800f5b0 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800f646:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800f648:	693a      	ldr	r2, [r7, #16]
 800f64a:	69bb      	ldr	r3, [r7, #24]
 800f64c:	441a      	add	r2, r3
 800f64e:	683b      	ldr	r3, [r7, #0]
 800f650:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800f652:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f654:	2b1f      	cmp	r3, #31
 800f656:	d801      	bhi.n	800f65c <create_name+0xcc>
 800f658:	2304      	movs	r3, #4
 800f65a:	e000      	b.n	800f65e <create_name+0xce>
 800f65c:	2300      	movs	r3, #0
 800f65e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800f662:	e011      	b.n	800f688 <create_name+0xf8>
		w = lfn[di - 1];
 800f664:	697b      	ldr	r3, [r7, #20]
 800f666:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800f66a:	3b01      	subs	r3, #1
 800f66c:	005b      	lsls	r3, r3, #1
 800f66e:	68fa      	ldr	r2, [r7, #12]
 800f670:	4413      	add	r3, r2
 800f672:	881b      	ldrh	r3, [r3, #0]
 800f674:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800f676:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f678:	2b20      	cmp	r3, #32
 800f67a:	d002      	beq.n	800f682 <create_name+0xf2>
 800f67c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f67e:	2b2e      	cmp	r3, #46	; 0x2e
 800f680:	d106      	bne.n	800f690 <create_name+0x100>
		di--;
 800f682:	697b      	ldr	r3, [r7, #20]
 800f684:	3b01      	subs	r3, #1
 800f686:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800f688:	697b      	ldr	r3, [r7, #20]
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	d1ea      	bne.n	800f664 <create_name+0xd4>
 800f68e:	e000      	b.n	800f692 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800f690:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800f692:	697b      	ldr	r3, [r7, #20]
 800f694:	005b      	lsls	r3, r3, #1
 800f696:	68fa      	ldr	r2, [r7, #12]
 800f698:	4413      	add	r3, r2
 800f69a:	2200      	movs	r2, #0
 800f69c:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800f69e:	697b      	ldr	r3, [r7, #20]
 800f6a0:	2b00      	cmp	r3, #0
 800f6a2:	d101      	bne.n	800f6a8 <create_name+0x118>
 800f6a4:	2306      	movs	r3, #6
 800f6a6:	e127      	b.n	800f8f8 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	3340      	adds	r3, #64	; 0x40
 800f6ac:	220b      	movs	r2, #11
 800f6ae:	2120      	movs	r1, #32
 800f6b0:	4618      	mov	r0, r3
 800f6b2:	f7fd fdc5 	bl	800d240 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800f6b6:	2300      	movs	r3, #0
 800f6b8:	61bb      	str	r3, [r7, #24]
 800f6ba:	e002      	b.n	800f6c2 <create_name+0x132>
 800f6bc:	69bb      	ldr	r3, [r7, #24]
 800f6be:	3301      	adds	r3, #1
 800f6c0:	61bb      	str	r3, [r7, #24]
 800f6c2:	69bb      	ldr	r3, [r7, #24]
 800f6c4:	005b      	lsls	r3, r3, #1
 800f6c6:	68fa      	ldr	r2, [r7, #12]
 800f6c8:	4413      	add	r3, r2
 800f6ca:	881b      	ldrh	r3, [r3, #0]
 800f6cc:	2b20      	cmp	r3, #32
 800f6ce:	d0f5      	beq.n	800f6bc <create_name+0x12c>
 800f6d0:	69bb      	ldr	r3, [r7, #24]
 800f6d2:	005b      	lsls	r3, r3, #1
 800f6d4:	68fa      	ldr	r2, [r7, #12]
 800f6d6:	4413      	add	r3, r2
 800f6d8:	881b      	ldrh	r3, [r3, #0]
 800f6da:	2b2e      	cmp	r3, #46	; 0x2e
 800f6dc:	d0ee      	beq.n	800f6bc <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800f6de:	69bb      	ldr	r3, [r7, #24]
 800f6e0:	2b00      	cmp	r3, #0
 800f6e2:	d009      	beq.n	800f6f8 <create_name+0x168>
 800f6e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f6e8:	f043 0303 	orr.w	r3, r3, #3
 800f6ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800f6f0:	e002      	b.n	800f6f8 <create_name+0x168>
 800f6f2:	697b      	ldr	r3, [r7, #20]
 800f6f4:	3b01      	subs	r3, #1
 800f6f6:	617b      	str	r3, [r7, #20]
 800f6f8:	697b      	ldr	r3, [r7, #20]
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	d009      	beq.n	800f712 <create_name+0x182>
 800f6fe:	697b      	ldr	r3, [r7, #20]
 800f700:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800f704:	3b01      	subs	r3, #1
 800f706:	005b      	lsls	r3, r3, #1
 800f708:	68fa      	ldr	r2, [r7, #12]
 800f70a:	4413      	add	r3, r2
 800f70c:	881b      	ldrh	r3, [r3, #0]
 800f70e:	2b2e      	cmp	r3, #46	; 0x2e
 800f710:	d1ef      	bne.n	800f6f2 <create_name+0x162>

	i = b = 0; ni = 8;
 800f712:	2300      	movs	r3, #0
 800f714:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800f718:	2300      	movs	r3, #0
 800f71a:	623b      	str	r3, [r7, #32]
 800f71c:	2308      	movs	r3, #8
 800f71e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800f720:	69bb      	ldr	r3, [r7, #24]
 800f722:	1c5a      	adds	r2, r3, #1
 800f724:	61ba      	str	r2, [r7, #24]
 800f726:	005b      	lsls	r3, r3, #1
 800f728:	68fa      	ldr	r2, [r7, #12]
 800f72a:	4413      	add	r3, r2
 800f72c:	881b      	ldrh	r3, [r3, #0]
 800f72e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800f730:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f732:	2b00      	cmp	r3, #0
 800f734:	f000 8090 	beq.w	800f858 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800f738:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f73a:	2b20      	cmp	r3, #32
 800f73c:	d006      	beq.n	800f74c <create_name+0x1bc>
 800f73e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f740:	2b2e      	cmp	r3, #46	; 0x2e
 800f742:	d10a      	bne.n	800f75a <create_name+0x1ca>
 800f744:	69ba      	ldr	r2, [r7, #24]
 800f746:	697b      	ldr	r3, [r7, #20]
 800f748:	429a      	cmp	r2, r3
 800f74a:	d006      	beq.n	800f75a <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800f74c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f750:	f043 0303 	orr.w	r3, r3, #3
 800f754:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f758:	e07d      	b.n	800f856 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800f75a:	6a3a      	ldr	r2, [r7, #32]
 800f75c:	69fb      	ldr	r3, [r7, #28]
 800f75e:	429a      	cmp	r2, r3
 800f760:	d203      	bcs.n	800f76a <create_name+0x1da>
 800f762:	69ba      	ldr	r2, [r7, #24]
 800f764:	697b      	ldr	r3, [r7, #20]
 800f766:	429a      	cmp	r2, r3
 800f768:	d123      	bne.n	800f7b2 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800f76a:	69fb      	ldr	r3, [r7, #28]
 800f76c:	2b0b      	cmp	r3, #11
 800f76e:	d106      	bne.n	800f77e <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800f770:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f774:	f043 0303 	orr.w	r3, r3, #3
 800f778:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f77c:	e075      	b.n	800f86a <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800f77e:	69ba      	ldr	r2, [r7, #24]
 800f780:	697b      	ldr	r3, [r7, #20]
 800f782:	429a      	cmp	r2, r3
 800f784:	d005      	beq.n	800f792 <create_name+0x202>
 800f786:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f78a:	f043 0303 	orr.w	r3, r3, #3
 800f78e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800f792:	69ba      	ldr	r2, [r7, #24]
 800f794:	697b      	ldr	r3, [r7, #20]
 800f796:	429a      	cmp	r2, r3
 800f798:	d866      	bhi.n	800f868 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800f79a:	697b      	ldr	r3, [r7, #20]
 800f79c:	61bb      	str	r3, [r7, #24]
 800f79e:	2308      	movs	r3, #8
 800f7a0:	623b      	str	r3, [r7, #32]
 800f7a2:	230b      	movs	r3, #11
 800f7a4:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800f7a6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f7aa:	009b      	lsls	r3, r3, #2
 800f7ac:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800f7b0:	e051      	b.n	800f856 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800f7b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f7b4:	2b7f      	cmp	r3, #127	; 0x7f
 800f7b6:	d914      	bls.n	800f7e2 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800f7b8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f7ba:	2100      	movs	r1, #0
 800f7bc:	4618      	mov	r0, r3
 800f7be:	f002 f8b1 	bl	8011924 <ff_convert>
 800f7c2:	4603      	mov	r3, r0
 800f7c4:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800f7c6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d004      	beq.n	800f7d6 <create_name+0x246>
 800f7cc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f7ce:	3b80      	subs	r3, #128	; 0x80
 800f7d0:	4a23      	ldr	r2, [pc, #140]	; (800f860 <create_name+0x2d0>)
 800f7d2:	5cd3      	ldrb	r3, [r2, r3]
 800f7d4:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800f7d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f7da:	f043 0302 	orr.w	r3, r3, #2
 800f7de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800f7e2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f7e4:	2b00      	cmp	r3, #0
 800f7e6:	d007      	beq.n	800f7f8 <create_name+0x268>
 800f7e8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f7ea:	4619      	mov	r1, r3
 800f7ec:	481d      	ldr	r0, [pc, #116]	; (800f864 <create_name+0x2d4>)
 800f7ee:	f7fd fd69 	bl	800d2c4 <chk_chr>
 800f7f2:	4603      	mov	r3, r0
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	d008      	beq.n	800f80a <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800f7f8:	235f      	movs	r3, #95	; 0x5f
 800f7fa:	84bb      	strh	r3, [r7, #36]	; 0x24
 800f7fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f800:	f043 0303 	orr.w	r3, r3, #3
 800f804:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f808:	e01b      	b.n	800f842 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800f80a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f80c:	2b40      	cmp	r3, #64	; 0x40
 800f80e:	d909      	bls.n	800f824 <create_name+0x294>
 800f810:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f812:	2b5a      	cmp	r3, #90	; 0x5a
 800f814:	d806      	bhi.n	800f824 <create_name+0x294>
					b |= 2;
 800f816:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f81a:	f043 0302 	orr.w	r3, r3, #2
 800f81e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800f822:	e00e      	b.n	800f842 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800f824:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f826:	2b60      	cmp	r3, #96	; 0x60
 800f828:	d90b      	bls.n	800f842 <create_name+0x2b2>
 800f82a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f82c:	2b7a      	cmp	r3, #122	; 0x7a
 800f82e:	d808      	bhi.n	800f842 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800f830:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f834:	f043 0301 	orr.w	r3, r3, #1
 800f838:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800f83c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f83e:	3b20      	subs	r3, #32
 800f840:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800f842:	6a3b      	ldr	r3, [r7, #32]
 800f844:	1c5a      	adds	r2, r3, #1
 800f846:	623a      	str	r2, [r7, #32]
 800f848:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800f84a:	b2d1      	uxtb	r1, r2
 800f84c:	687a      	ldr	r2, [r7, #4]
 800f84e:	4413      	add	r3, r2
 800f850:	460a      	mov	r2, r1
 800f852:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		w = lfn[si++];					/* Get an LFN character */
 800f856:	e763      	b.n	800f720 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800f858:	bf00      	nop
 800f85a:	e006      	b.n	800f86a <create_name+0x2da>
 800f85c:	08017468 	.word	0x08017468
 800f860:	080174f0 	.word	0x080174f0
 800f864:	08017474 	.word	0x08017474
			if (si > di) break;			/* No extension */
 800f868:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f870:	2be5      	cmp	r3, #229	; 0xe5
 800f872:	d103      	bne.n	800f87c <create_name+0x2ec>
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	2205      	movs	r2, #5
 800f878:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

	if (ni == 8) b <<= 2;
 800f87c:	69fb      	ldr	r3, [r7, #28]
 800f87e:	2b08      	cmp	r3, #8
 800f880:	d104      	bne.n	800f88c <create_name+0x2fc>
 800f882:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f886:	009b      	lsls	r3, r3, #2
 800f888:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800f88c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f890:	f003 030c 	and.w	r3, r3, #12
 800f894:	2b0c      	cmp	r3, #12
 800f896:	d005      	beq.n	800f8a4 <create_name+0x314>
 800f898:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f89c:	f003 0303 	and.w	r3, r3, #3
 800f8a0:	2b03      	cmp	r3, #3
 800f8a2:	d105      	bne.n	800f8b0 <create_name+0x320>
 800f8a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f8a8:	f043 0302 	orr.w	r3, r3, #2
 800f8ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800f8b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f8b4:	f003 0302 	and.w	r3, r3, #2
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	d117      	bne.n	800f8ec <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800f8bc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f8c0:	f003 0303 	and.w	r3, r3, #3
 800f8c4:	2b01      	cmp	r3, #1
 800f8c6:	d105      	bne.n	800f8d4 <create_name+0x344>
 800f8c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f8cc:	f043 0310 	orr.w	r3, r3, #16
 800f8d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800f8d4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f8d8:	f003 030c 	and.w	r3, r3, #12
 800f8dc:	2b04      	cmp	r3, #4
 800f8de:	d105      	bne.n	800f8ec <create_name+0x35c>
 800f8e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f8e4:	f043 0308 	orr.w	r3, r3, #8
 800f8e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800f8f2:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b

	return FR_OK;
 800f8f6:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800f8f8:	4618      	mov	r0, r3
 800f8fa:	3728      	adds	r7, #40	; 0x28
 800f8fc:	46bd      	mov	sp, r7
 800f8fe:	bd80      	pop	{r7, pc}

0800f900 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800f900:	b580      	push	{r7, lr}
 800f902:	b086      	sub	sp, #24
 800f904:	af00      	add	r7, sp, #0
 800f906:	6078      	str	r0, [r7, #4]
 800f908:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800f90e:	693b      	ldr	r3, [r7, #16]
 800f910:	681b      	ldr	r3, [r3, #0]
 800f912:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800f914:	e002      	b.n	800f91c <follow_path+0x1c>
 800f916:	683b      	ldr	r3, [r7, #0]
 800f918:	3301      	adds	r3, #1
 800f91a:	603b      	str	r3, [r7, #0]
 800f91c:	683b      	ldr	r3, [r7, #0]
 800f91e:	781b      	ldrb	r3, [r3, #0]
 800f920:	2b2f      	cmp	r3, #47	; 0x2f
 800f922:	d0f8      	beq.n	800f916 <follow_path+0x16>
 800f924:	683b      	ldr	r3, [r7, #0]
 800f926:	781b      	ldrb	r3, [r3, #0]
 800f928:	2b5c      	cmp	r3, #92	; 0x5c
 800f92a:	d0f4      	beq.n	800f916 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800f92c:	693b      	ldr	r3, [r7, #16]
 800f92e:	2200      	movs	r2, #0
 800f930:	609a      	str	r2, [r3, #8]
	}
#if _FS_EXFAT
	obj->n_frag = 0;	/* Invalidate last fragment counter of the object */
 800f932:	693b      	ldr	r3, [r7, #16]
 800f934:	2200      	movs	r2, #0
 800f936:	61da      	str	r2, [r3, #28]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800f938:	683b      	ldr	r3, [r7, #0]
 800f93a:	781b      	ldrb	r3, [r3, #0]
 800f93c:	2b1f      	cmp	r3, #31
 800f93e:	d80a      	bhi.n	800f956 <follow_path+0x56>
		dp->fn[NSFLAG] = NS_NONAME;
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	2280      	movs	r2, #128	; 0x80
 800f944:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
		res = dir_sdi(dp, 0);
 800f948:	2100      	movs	r1, #0
 800f94a:	6878      	ldr	r0, [r7, #4]
 800f94c:	f7fe fc8b 	bl	800e266 <dir_sdi>
 800f950:	4603      	mov	r3, r0
 800f952:	75fb      	strb	r3, [r7, #23]
 800f954:	e078      	b.n	800fa48 <follow_path+0x148>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800f956:	463b      	mov	r3, r7
 800f958:	4619      	mov	r1, r3
 800f95a:	6878      	ldr	r0, [r7, #4]
 800f95c:	f7ff fe18 	bl	800f590 <create_name>
 800f960:	4603      	mov	r3, r0
 800f962:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800f964:	7dfb      	ldrb	r3, [r7, #23]
 800f966:	2b00      	cmp	r3, #0
 800f968:	d169      	bne.n	800fa3e <follow_path+0x13e>
			res = dir_find(dp);				/* Find an object with the segment name */
 800f96a:	6878      	ldr	r0, [r7, #4]
 800f96c:	f7ff fb41 	bl	800eff2 <dir_find>
 800f970:	4603      	mov	r3, r0
 800f972:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 800f97a:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800f97c:	7dfb      	ldrb	r3, [r7, #23]
 800f97e:	2b00      	cmp	r3, #0
 800f980:	d00a      	beq.n	800f998 <follow_path+0x98>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800f982:	7dfb      	ldrb	r3, [r7, #23]
 800f984:	2b04      	cmp	r3, #4
 800f986:	d15c      	bne.n	800fa42 <follow_path+0x142>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800f988:	7afb      	ldrb	r3, [r7, #11]
 800f98a:	f003 0304 	and.w	r3, r3, #4
 800f98e:	2b00      	cmp	r3, #0
 800f990:	d157      	bne.n	800fa42 <follow_path+0x142>
 800f992:	2305      	movs	r3, #5
 800f994:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800f996:	e054      	b.n	800fa42 <follow_path+0x142>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800f998:	7afb      	ldrb	r3, [r7, #11]
 800f99a:	f003 0304 	and.w	r3, r3, #4
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	d151      	bne.n	800fa46 <follow_path+0x146>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800f9a2:	693b      	ldr	r3, [r7, #16]
 800f9a4:	799b      	ldrb	r3, [r3, #6]
 800f9a6:	f003 0310 	and.w	r3, r3, #16
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	d102      	bne.n	800f9b4 <follow_path+0xb4>
				res = FR_NO_PATH; break;
 800f9ae:	2305      	movs	r3, #5
 800f9b0:	75fb      	strb	r3, [r7, #23]
 800f9b2:	e049      	b.n	800fa48 <follow_path+0x148>
			}
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {		/* Save containing directory information for next dir */
 800f9b4:	68fb      	ldr	r3, [r7, #12]
 800f9b6:	781b      	ldrb	r3, [r3, #0]
 800f9b8:	2b04      	cmp	r3, #4
 800f9ba:	d130      	bne.n	800fa1e <follow_path+0x11e>
				obj->c_scl = obj->sclust;
 800f9bc:	693b      	ldr	r3, [r7, #16]
 800f9be:	689a      	ldr	r2, [r3, #8]
 800f9c0:	693b      	ldr	r3, [r7, #16]
 800f9c2:	621a      	str	r2, [r3, #32]
				obj->c_size = ((DWORD)obj->objsize & 0xFFFFFF00) | obj->stat;
 800f9c4:	693b      	ldr	r3, [r7, #16]
 800f9c6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800f9ca:	4613      	mov	r3, r2
 800f9cc:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800f9d0:	693a      	ldr	r2, [r7, #16]
 800f9d2:	79d2      	ldrb	r2, [r2, #7]
 800f9d4:	431a      	orrs	r2, r3
 800f9d6:	693b      	ldr	r3, [r7, #16]
 800f9d8:	625a      	str	r2, [r3, #36]	; 0x24
				obj->c_ofs = dp->blk_ofs;
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f9de:	693b      	ldr	r3, [r7, #16]
 800f9e0:	629a      	str	r2, [r3, #40]	; 0x28
				obj->sclust = ld_dword(fs->dirbuf + XDIR_FstClus);	/* Open next directory */
 800f9e2:	68fb      	ldr	r3, [r7, #12]
 800f9e4:	691b      	ldr	r3, [r3, #16]
 800f9e6:	3334      	adds	r3, #52	; 0x34
 800f9e8:	4618      	mov	r0, r3
 800f9ea:	f7fd fa3b 	bl	800ce64 <ld_dword>
 800f9ee:	4602      	mov	r2, r0
 800f9f0:	693b      	ldr	r3, [r7, #16]
 800f9f2:	609a      	str	r2, [r3, #8]
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
 800f9f4:	68fb      	ldr	r3, [r7, #12]
 800f9f6:	691b      	ldr	r3, [r3, #16]
 800f9f8:	3321      	adds	r3, #33	; 0x21
 800f9fa:	781b      	ldrb	r3, [r3, #0]
 800f9fc:	f003 0302 	and.w	r3, r3, #2
 800fa00:	b2da      	uxtb	r2, r3
 800fa02:	693b      	ldr	r3, [r7, #16]
 800fa04:	71da      	strb	r2, [r3, #7]
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 800fa06:	68fb      	ldr	r3, [r7, #12]
 800fa08:	691b      	ldr	r3, [r3, #16]
 800fa0a:	3338      	adds	r3, #56	; 0x38
 800fa0c:	4618      	mov	r0, r3
 800fa0e:	f7fd fa4c 	bl	800ceaa <ld_qword>
 800fa12:	4602      	mov	r2, r0
 800fa14:	460b      	mov	r3, r1
 800fa16:	6939      	ldr	r1, [r7, #16]
 800fa18:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800fa1c:	e79b      	b.n	800f956 <follow_path+0x56>
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800fa1e:	68fb      	ldr	r3, [r7, #12]
 800fa20:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fa28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fa2c:	4413      	add	r3, r2
 800fa2e:	4619      	mov	r1, r3
 800fa30:	68f8      	ldr	r0, [r7, #12]
 800fa32:	f7fe fdcf 	bl	800e5d4 <ld_clust>
 800fa36:	4602      	mov	r2, r0
 800fa38:	693b      	ldr	r3, [r7, #16]
 800fa3a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800fa3c:	e78b      	b.n	800f956 <follow_path+0x56>
			if (res != FR_OK) break;
 800fa3e:	bf00      	nop
 800fa40:	e002      	b.n	800fa48 <follow_path+0x148>
				break;
 800fa42:	bf00      	nop
 800fa44:	e000      	b.n	800fa48 <follow_path+0x148>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800fa46:	bf00      	nop
			}
		}
	}

	return res;
 800fa48:	7dfb      	ldrb	r3, [r7, #23]
}
 800fa4a:	4618      	mov	r0, r3
 800fa4c:	3718      	adds	r7, #24
 800fa4e:	46bd      	mov	sp, r7
 800fa50:	bd80      	pop	{r7, pc}

0800fa52 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800fa52:	b480      	push	{r7}
 800fa54:	b087      	sub	sp, #28
 800fa56:	af00      	add	r7, sp, #0
 800fa58:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800fa5a:	f04f 33ff 	mov.w	r3, #4294967295
 800fa5e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	681b      	ldr	r3, [r3, #0]
 800fa64:	2b00      	cmp	r3, #0
 800fa66:	d031      	beq.n	800facc <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	681b      	ldr	r3, [r3, #0]
 800fa6c:	617b      	str	r3, [r7, #20]
 800fa6e:	e002      	b.n	800fa76 <get_ldnumber+0x24>
 800fa70:	697b      	ldr	r3, [r7, #20]
 800fa72:	3301      	adds	r3, #1
 800fa74:	617b      	str	r3, [r7, #20]
 800fa76:	697b      	ldr	r3, [r7, #20]
 800fa78:	781b      	ldrb	r3, [r3, #0]
 800fa7a:	2b1f      	cmp	r3, #31
 800fa7c:	d903      	bls.n	800fa86 <get_ldnumber+0x34>
 800fa7e:	697b      	ldr	r3, [r7, #20]
 800fa80:	781b      	ldrb	r3, [r3, #0]
 800fa82:	2b3a      	cmp	r3, #58	; 0x3a
 800fa84:	d1f4      	bne.n	800fa70 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800fa86:	697b      	ldr	r3, [r7, #20]
 800fa88:	781b      	ldrb	r3, [r3, #0]
 800fa8a:	2b3a      	cmp	r3, #58	; 0x3a
 800fa8c:	d11c      	bne.n	800fac8 <get_ldnumber+0x76>
			tp = *path;
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	681b      	ldr	r3, [r3, #0]
 800fa92:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800fa94:	68fb      	ldr	r3, [r7, #12]
 800fa96:	1c5a      	adds	r2, r3, #1
 800fa98:	60fa      	str	r2, [r7, #12]
 800fa9a:	781b      	ldrb	r3, [r3, #0]
 800fa9c:	3b30      	subs	r3, #48	; 0x30
 800fa9e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800faa0:	68bb      	ldr	r3, [r7, #8]
 800faa2:	2b09      	cmp	r3, #9
 800faa4:	d80e      	bhi.n	800fac4 <get_ldnumber+0x72>
 800faa6:	68fa      	ldr	r2, [r7, #12]
 800faa8:	697b      	ldr	r3, [r7, #20]
 800faaa:	429a      	cmp	r2, r3
 800faac:	d10a      	bne.n	800fac4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800faae:	68bb      	ldr	r3, [r7, #8]
 800fab0:	2b03      	cmp	r3, #3
 800fab2:	d807      	bhi.n	800fac4 <get_ldnumber+0x72>
					vol = (int)i;
 800fab4:	68bb      	ldr	r3, [r7, #8]
 800fab6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800fab8:	697b      	ldr	r3, [r7, #20]
 800faba:	3301      	adds	r3, #1
 800fabc:	617b      	str	r3, [r7, #20]
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	697a      	ldr	r2, [r7, #20]
 800fac2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800fac4:	693b      	ldr	r3, [r7, #16]
 800fac6:	e002      	b.n	800face <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800fac8:	2300      	movs	r3, #0
 800faca:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800facc:	693b      	ldr	r3, [r7, #16]
}
 800face:	4618      	mov	r0, r3
 800fad0:	371c      	adds	r7, #28
 800fad2:	46bd      	mov	sp, r7
 800fad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fad8:	4770      	bx	lr
	...

0800fadc <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800fadc:	b580      	push	{r7, lr}
 800fade:	b082      	sub	sp, #8
 800fae0:	af00      	add	r7, sp, #0
 800fae2:	6078      	str	r0, [r7, #4]
 800fae4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	2200      	movs	r2, #0
 800faea:	70da      	strb	r2, [r3, #3]
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	f04f 32ff 	mov.w	r2, #4294967295
 800faf2:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800faf4:	6839      	ldr	r1, [r7, #0]
 800faf6:	6878      	ldr	r0, [r7, #4]
 800faf8:	f7fd fdb0 	bl	800d65c <move_window>
 800fafc:	4603      	mov	r3, r0
 800fafe:	2b00      	cmp	r3, #0
 800fb00:	d001      	beq.n	800fb06 <check_fs+0x2a>
 800fb02:	2304      	movs	r3, #4
 800fb04:	e044      	b.n	800fb90 <check_fs+0xb4>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	3338      	adds	r3, #56	; 0x38
 800fb0a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800fb0e:	4618      	mov	r0, r3
 800fb10:	f7fd f990 	bl	800ce34 <ld_word>
 800fb14:	4603      	mov	r3, r0
 800fb16:	461a      	mov	r2, r3
 800fb18:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800fb1c:	429a      	cmp	r2, r3
 800fb1e:	d001      	beq.n	800fb24 <check_fs+0x48>
 800fb20:	2303      	movs	r3, #3
 800fb22:	e035      	b.n	800fb90 <check_fs+0xb4>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800fb2a:	2be9      	cmp	r3, #233	; 0xe9
 800fb2c:	d009      	beq.n	800fb42 <check_fs+0x66>
 800fb2e:	687b      	ldr	r3, [r7, #4]
 800fb30:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800fb34:	2beb      	cmp	r3, #235	; 0xeb
 800fb36:	d11e      	bne.n	800fb76 <check_fs+0x9a>
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800fb3e:	2b90      	cmp	r3, #144	; 0x90
 800fb40:	d119      	bne.n	800fb76 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	3338      	adds	r3, #56	; 0x38
 800fb46:	3336      	adds	r3, #54	; 0x36
 800fb48:	4618      	mov	r0, r3
 800fb4a:	f7fd f98b 	bl	800ce64 <ld_dword>
 800fb4e:	4603      	mov	r3, r0
 800fb50:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800fb54:	4a10      	ldr	r2, [pc, #64]	; (800fb98 <check_fs+0xbc>)
 800fb56:	4293      	cmp	r3, r2
 800fb58:	d101      	bne.n	800fb5e <check_fs+0x82>
 800fb5a:	2300      	movs	r3, #0
 800fb5c:	e018      	b.n	800fb90 <check_fs+0xb4>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	3338      	adds	r3, #56	; 0x38
 800fb62:	3352      	adds	r3, #82	; 0x52
 800fb64:	4618      	mov	r0, r3
 800fb66:	f7fd f97d 	bl	800ce64 <ld_dword>
 800fb6a:	4603      	mov	r3, r0
 800fb6c:	4a0b      	ldr	r2, [pc, #44]	; (800fb9c <check_fs+0xc0>)
 800fb6e:	4293      	cmp	r3, r2
 800fb70:	d101      	bne.n	800fb76 <check_fs+0x9a>
 800fb72:	2300      	movs	r3, #0
 800fb74:	e00c      	b.n	800fb90 <check_fs+0xb4>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
 800fb76:	687b      	ldr	r3, [r7, #4]
 800fb78:	3338      	adds	r3, #56	; 0x38
 800fb7a:	220b      	movs	r2, #11
 800fb7c:	4908      	ldr	r1, [pc, #32]	; (800fba0 <check_fs+0xc4>)
 800fb7e:	4618      	mov	r0, r3
 800fb80:	f7fd fb79 	bl	800d276 <mem_cmp>
 800fb84:	4603      	mov	r3, r0
 800fb86:	2b00      	cmp	r3, #0
 800fb88:	d101      	bne.n	800fb8e <check_fs+0xb2>
 800fb8a:	2301      	movs	r3, #1
 800fb8c:	e000      	b.n	800fb90 <check_fs+0xb4>
#endif
	return 2;
 800fb8e:	2302      	movs	r3, #2
}
 800fb90:	4618      	mov	r0, r3
 800fb92:	3708      	adds	r7, #8
 800fb94:	46bd      	mov	sp, r7
 800fb96:	bd80      	pop	{r7, pc}
 800fb98:	00544146 	.word	0x00544146
 800fb9c:	33544146 	.word	0x33544146
 800fba0:	0801747c 	.word	0x0801747c

0800fba4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800fba4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800fba8:	b09c      	sub	sp, #112	; 0x70
 800fbaa:	af00      	add	r7, sp, #0
 800fbac:	61f8      	str	r0, [r7, #28]
 800fbae:	61b9      	str	r1, [r7, #24]
 800fbb0:	4613      	mov	r3, r2
 800fbb2:	75fb      	strb	r3, [r7, #23]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800fbb4:	69bb      	ldr	r3, [r7, #24]
 800fbb6:	2200      	movs	r2, #0
 800fbb8:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800fbba:	69f8      	ldr	r0, [r7, #28]
 800fbbc:	f7ff ff49 	bl	800fa52 <get_ldnumber>
 800fbc0:	6578      	str	r0, [r7, #84]	; 0x54
	if (vol < 0) return FR_INVALID_DRIVE;
 800fbc2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800fbc4:	2b00      	cmp	r3, #0
 800fbc6:	da01      	bge.n	800fbcc <find_volume+0x28>
 800fbc8:	230b      	movs	r3, #11
 800fbca:	e337      	b.n	801023c <find_volume+0x698>


	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800fbcc:	4a99      	ldr	r2, [pc, #612]	; (800fe34 <find_volume+0x290>)
 800fbce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800fbd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fbd4:	653b      	str	r3, [r7, #80]	; 0x50
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800fbd6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d101      	bne.n	800fbe0 <find_volume+0x3c>
 800fbdc:	230c      	movs	r3, #12
 800fbde:	e32d      	b.n	801023c <find_volume+0x698>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800fbe0:	69bb      	ldr	r3, [r7, #24]
 800fbe2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800fbe4:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800fbe6:	7dfb      	ldrb	r3, [r7, #23]
 800fbe8:	f023 0301 	bic.w	r3, r3, #1
 800fbec:	75fb      	strb	r3, [r7, #23]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800fbee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fbf0:	781b      	ldrb	r3, [r3, #0]
 800fbf2:	2b00      	cmp	r3, #0
 800fbf4:	d01a      	beq.n	800fc2c <find_volume+0x88>

		stat = disk_status(fs->drv);
 800fbf6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fbf8:	785b      	ldrb	r3, [r3, #1]
 800fbfa:	4618      	mov	r0, r3
 800fbfc:	f7fd f87c 	bl	800ccf8 <disk_status>
 800fc00:	4603      	mov	r3, r0
 800fc02:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800fc06:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800fc0a:	f003 0301 	and.w	r3, r3, #1
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	d10c      	bne.n	800fc2c <find_volume+0x88>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800fc12:	7dfb      	ldrb	r3, [r7, #23]
 800fc14:	2b00      	cmp	r3, #0
 800fc16:	d007      	beq.n	800fc28 <find_volume+0x84>
 800fc18:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800fc1c:	f003 0304 	and.w	r3, r3, #4
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d001      	beq.n	800fc28 <find_volume+0x84>
				return FR_WRITE_PROTECTED;
 800fc24:	230a      	movs	r3, #10
 800fc26:	e309      	b.n	801023c <find_volume+0x698>
			}
			return FR_OK;				/* The file system object is valid */
 800fc28:	2300      	movs	r3, #0
 800fc2a:	e307      	b.n	801023c <find_volume+0x698>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800fc2c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fc2e:	2200      	movs	r2, #0
 800fc30:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800fc32:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800fc34:	b2da      	uxtb	r2, r3
 800fc36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fc38:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800fc3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fc3c:	785b      	ldrb	r3, [r3, #1]
 800fc3e:	4618      	mov	r0, r3
 800fc40:	f7fd f874 	bl	800cd2c <disk_initialize>
 800fc44:	4603      	mov	r3, r0
 800fc46:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800fc4a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800fc4e:	f003 0301 	and.w	r3, r3, #1
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d001      	beq.n	800fc5a <find_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800fc56:	2303      	movs	r3, #3
 800fc58:	e2f0      	b.n	801023c <find_volume+0x698>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800fc5a:	7dfb      	ldrb	r3, [r7, #23]
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	d007      	beq.n	800fc70 <find_volume+0xcc>
 800fc60:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800fc64:	f003 0304 	and.w	r3, r3, #4
 800fc68:	2b00      	cmp	r3, #0
 800fc6a:	d001      	beq.n	800fc70 <find_volume+0xcc>
		return FR_WRITE_PROTECTED;
 800fc6c:	230a      	movs	r3, #10
 800fc6e:	e2e5      	b.n	801023c <find_volume+0x698>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800fc70:	2300      	movs	r3, #0
 800fc72:	66bb      	str	r3, [r7, #104]	; 0x68
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800fc74:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800fc76:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800fc78:	f7ff ff30 	bl	800fadc <check_fs>
 800fc7c:	4603      	mov	r3, r0
 800fc7e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800fc82:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800fc86:	2b02      	cmp	r3, #2
 800fc88:	d14d      	bne.n	800fd26 <find_volume+0x182>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800fc8a:	2300      	movs	r3, #0
 800fc8c:	65bb      	str	r3, [r7, #88]	; 0x58
 800fc8e:	e020      	b.n	800fcd2 <find_volume+0x12e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800fc90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fc92:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800fc96:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fc98:	011b      	lsls	r3, r3, #4
 800fc9a:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800fc9e:	4413      	add	r3, r2
 800fca0:	64bb      	str	r3, [r7, #72]	; 0x48
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800fca2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fca4:	3304      	adds	r3, #4
 800fca6:	781b      	ldrb	r3, [r3, #0]
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	d006      	beq.n	800fcba <find_volume+0x116>
 800fcac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fcae:	3308      	adds	r3, #8
 800fcb0:	4618      	mov	r0, r3
 800fcb2:	f7fd f8d7 	bl	800ce64 <ld_dword>
 800fcb6:	4602      	mov	r2, r0
 800fcb8:	e000      	b.n	800fcbc <find_volume+0x118>
 800fcba:	2200      	movs	r2, #0
 800fcbc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fcbe:	009b      	lsls	r3, r3, #2
 800fcc0:	3360      	adds	r3, #96	; 0x60
 800fcc2:	f107 0110 	add.w	r1, r7, #16
 800fcc6:	440b      	add	r3, r1
 800fcc8:	f843 2c50 	str.w	r2, [r3, #-80]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800fccc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fcce:	3301      	adds	r3, #1
 800fcd0:	65bb      	str	r3, [r7, #88]	; 0x58
 800fcd2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fcd4:	2b03      	cmp	r3, #3
 800fcd6:	d9db      	bls.n	800fc90 <find_volume+0xec>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800fcd8:	2300      	movs	r3, #0
 800fcda:	65bb      	str	r3, [r7, #88]	; 0x58
		if (i) i--;
 800fcdc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	d002      	beq.n	800fce8 <find_volume+0x144>
 800fce2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fce4:	3b01      	subs	r3, #1
 800fce6:	65bb      	str	r3, [r7, #88]	; 0x58
		do {							/* Find an FAT volume */
			bsect = br[i];
 800fce8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fcea:	009b      	lsls	r3, r3, #2
 800fcec:	3360      	adds	r3, #96	; 0x60
 800fcee:	f107 0210 	add.w	r2, r7, #16
 800fcf2:	4413      	add	r3, r2
 800fcf4:	f853 3c50 	ldr.w	r3, [r3, #-80]
 800fcf8:	66bb      	str	r3, [r7, #104]	; 0x68
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800fcfa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800fcfc:	2b00      	cmp	r3, #0
 800fcfe:	d005      	beq.n	800fd0c <find_volume+0x168>
 800fd00:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800fd02:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800fd04:	f7ff feea 	bl	800fadc <check_fs>
 800fd08:	4603      	mov	r3, r0
 800fd0a:	e000      	b.n	800fd0e <find_volume+0x16a>
 800fd0c:	2303      	movs	r3, #3
 800fd0e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800fd12:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800fd16:	2b01      	cmp	r3, #1
 800fd18:	d905      	bls.n	800fd26 <find_volume+0x182>
 800fd1a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fd1c:	3301      	adds	r3, #1
 800fd1e:	65bb      	str	r3, [r7, #88]	; 0x58
 800fd20:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fd22:	2b03      	cmp	r3, #3
 800fd24:	d9e0      	bls.n	800fce8 <find_volume+0x144>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800fd26:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800fd2a:	2b04      	cmp	r3, #4
 800fd2c:	d101      	bne.n	800fd32 <find_volume+0x18e>
 800fd2e:	2301      	movs	r3, #1
 800fd30:	e284      	b.n	801023c <find_volume+0x698>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800fd32:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800fd36:	2b01      	cmp	r3, #1
 800fd38:	d901      	bls.n	800fd3e <find_volume+0x19a>
 800fd3a:	230d      	movs	r3, #13
 800fd3c:	e27e      	b.n	801023c <find_volume+0x698>

	/* An FAT volume is found (bsect). Following code initializes the file system object */

#if _FS_EXFAT
	if (fmt == 1) {
 800fd3e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800fd42:	2b01      	cmp	r3, #1
 800fd44:	f040 80fa 	bne.w	800ff3c <find_volume+0x398>
		QWORD maxlba;

		for (i = BPB_ZeroedEx; i < BPB_ZeroedEx + 53 && fs->win[i] == 0; i++) ;	/* Check zero filler */
 800fd48:	230b      	movs	r3, #11
 800fd4a:	65bb      	str	r3, [r7, #88]	; 0x58
 800fd4c:	e002      	b.n	800fd54 <find_volume+0x1b0>
 800fd4e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fd50:	3301      	adds	r3, #1
 800fd52:	65bb      	str	r3, [r7, #88]	; 0x58
 800fd54:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fd56:	2b3f      	cmp	r3, #63	; 0x3f
 800fd58:	d806      	bhi.n	800fd68 <find_volume+0x1c4>
 800fd5a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800fd5c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fd5e:	4413      	add	r3, r2
 800fd60:	3338      	adds	r3, #56	; 0x38
 800fd62:	781b      	ldrb	r3, [r3, #0]
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	d0f2      	beq.n	800fd4e <find_volume+0x1aa>
		if (i < BPB_ZeroedEx + 53) return FR_NO_FILESYSTEM;
 800fd68:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fd6a:	2b3f      	cmp	r3, #63	; 0x3f
 800fd6c:	d801      	bhi.n	800fd72 <find_volume+0x1ce>
 800fd6e:	230d      	movs	r3, #13
 800fd70:	e264      	b.n	801023c <find_volume+0x698>

		if (ld_word(fs->win + BPB_FSVerEx) != 0x100) return FR_NO_FILESYSTEM;	/* Check exFAT revision (Must be 1.0) */
 800fd72:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fd74:	3338      	adds	r3, #56	; 0x38
 800fd76:	3368      	adds	r3, #104	; 0x68
 800fd78:	4618      	mov	r0, r3
 800fd7a:	f7fd f85b 	bl	800ce34 <ld_word>
 800fd7e:	4603      	mov	r3, r0
 800fd80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fd84:	d001      	beq.n	800fd8a <find_volume+0x1e6>
 800fd86:	230d      	movs	r3, #13
 800fd88:	e258      	b.n	801023c <find_volume+0x698>

		if (1 << fs->win[BPB_BytsPerSecEx] != SS(fs)) {	/* (BPB_BytsPerSecEx must be equal to the physical sector size) */
 800fd8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fd8c:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 800fd90:	2b09      	cmp	r3, #9
 800fd92:	d001      	beq.n	800fd98 <find_volume+0x1f4>
			return FR_NO_FILESYSTEM;
 800fd94:	230d      	movs	r3, #13
 800fd96:	e251      	b.n	801023c <find_volume+0x698>
		}

		maxlba = ld_qword(fs->win + BPB_TotSecEx) + bsect;	/* Last LBA + 1 of the volume */
 800fd98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fd9a:	3338      	adds	r3, #56	; 0x38
 800fd9c:	3348      	adds	r3, #72	; 0x48
 800fd9e:	4618      	mov	r0, r3
 800fda0:	f7fd f883 	bl	800ceaa <ld_qword>
 800fda4:	4602      	mov	r2, r0
 800fda6:	460b      	mov	r3, r1
 800fda8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800fdaa:	2000      	movs	r0, #0
 800fdac:	60b9      	str	r1, [r7, #8]
 800fdae:	60f8      	str	r0, [r7, #12]
 800fdb0:	68b9      	ldr	r1, [r7, #8]
 800fdb2:	1851      	adds	r1, r2, r1
 800fdb4:	6039      	str	r1, [r7, #0]
 800fdb6:	68f9      	ldr	r1, [r7, #12]
 800fdb8:	eb43 0101 	adc.w	r1, r3, r1
 800fdbc:	6079      	str	r1, [r7, #4]
 800fdbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fdc2:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		if (maxlba >= 0x100000000) return FR_NO_FILESYSTEM;	/* (It cannot be handled in 32-bit LBA) */
 800fdc6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800fdca:	2b01      	cmp	r3, #1
 800fdcc:	d301      	bcc.n	800fdd2 <find_volume+0x22e>
 800fdce:	230d      	movs	r3, #13
 800fdd0:	e234      	b.n	801023c <find_volume+0x698>

		fs->fsize = ld_dword(fs->win + BPB_FatSzEx);	/* Number of sectors per FAT */
 800fdd2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fdd4:	3338      	adds	r3, #56	; 0x38
 800fdd6:	3354      	adds	r3, #84	; 0x54
 800fdd8:	4618      	mov	r0, r3
 800fdda:	f7fd f843 	bl	800ce64 <ld_dword>
 800fdde:	4602      	mov	r2, r0
 800fde0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fde2:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATsEx];			/* Number of FATs */
 800fde4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fde6:	f893 20a6 	ldrb.w	r2, [r3, #166]	; 0xa6
 800fdea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fdec:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1) return FR_NO_FILESYSTEM;	/* (Supports only 1 FAT) */
 800fdee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fdf0:	789b      	ldrb	r3, [r3, #2]
 800fdf2:	2b01      	cmp	r3, #1
 800fdf4:	d001      	beq.n	800fdfa <find_volume+0x256>
 800fdf6:	230d      	movs	r3, #13
 800fdf8:	e220      	b.n	801023c <find_volume+0x698>

		fs->csize = 1 << fs->win[BPB_SecPerClusEx];		/* Cluster size */
 800fdfa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fdfc:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800fe00:	461a      	mov	r2, r3
 800fe02:	2301      	movs	r3, #1
 800fe04:	4093      	lsls	r3, r2
 800fe06:	b29a      	uxth	r2, r3
 800fe08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fe0a:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0)	return FR_NO_FILESYSTEM;	/* (Must be 1..32768) */
 800fe0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fe0e:	895b      	ldrh	r3, [r3, #10]
 800fe10:	2b00      	cmp	r3, #0
 800fe12:	d101      	bne.n	800fe18 <find_volume+0x274>
 800fe14:	230d      	movs	r3, #13
 800fe16:	e211      	b.n	801023c <find_volume+0x698>

		nclst = ld_dword(fs->win + BPB_NumClusEx);		/* Number of clusters */
 800fe18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fe1a:	3338      	adds	r3, #56	; 0x38
 800fe1c:	335c      	adds	r3, #92	; 0x5c
 800fe1e:	4618      	mov	r0, r3
 800fe20:	f7fd f820 	bl	800ce64 <ld_dword>
 800fe24:	63f8      	str	r0, [r7, #60]	; 0x3c
		if (nclst > MAX_EXFAT) return FR_NO_FILESYSTEM;	/* (Too many clusters) */
 800fe26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fe28:	4a03      	ldr	r2, [pc, #12]	; (800fe38 <find_volume+0x294>)
 800fe2a:	4293      	cmp	r3, r2
 800fe2c:	d906      	bls.n	800fe3c <find_volume+0x298>
 800fe2e:	230d      	movs	r3, #13
 800fe30:	e204      	b.n	801023c <find_volume+0x698>
 800fe32:	bf00      	nop
 800fe34:	20001e58 	.word	0x20001e58
 800fe38:	7ffffffd 	.word	0x7ffffffd
		fs->n_fatent = nclst + 2;
 800fe3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fe3e:	1c9a      	adds	r2, r3, #2
 800fe40:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fe42:	61da      	str	r2, [r3, #28]

		/* Boundaries and Limits */
		fs->volbase = bsect;
 800fe44:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fe46:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800fe48:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + ld_dword(fs->win + BPB_DataOfsEx);
 800fe4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fe4c:	3338      	adds	r3, #56	; 0x38
 800fe4e:	3358      	adds	r3, #88	; 0x58
 800fe50:	4618      	mov	r0, r3
 800fe52:	f7fd f807 	bl	800ce64 <ld_dword>
 800fe56:	4602      	mov	r2, r0
 800fe58:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800fe5a:	441a      	add	r2, r3
 800fe5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fe5e:	631a      	str	r2, [r3, #48]	; 0x30
		fs->fatbase = bsect + ld_dword(fs->win + BPB_FatOfsEx);
 800fe60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fe62:	3338      	adds	r3, #56	; 0x38
 800fe64:	3350      	adds	r3, #80	; 0x50
 800fe66:	4618      	mov	r0, r3
 800fe68:	f7fc fffc 	bl	800ce64 <ld_dword>
 800fe6c:	4602      	mov	r2, r0
 800fe6e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800fe70:	441a      	add	r2, r3
 800fe72:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fe74:	629a      	str	r2, [r3, #40]	; 0x28
		if (maxlba < (QWORD)fs->database + nclst * fs->csize) return FR_NO_FILESYSTEM;	/* (Volume size must not be smaller than the size requiered) */
 800fe76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fe78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fe7a:	2200      	movs	r2, #0
 800fe7c:	469a      	mov	sl, r3
 800fe7e:	4693      	mov	fp, r2
 800fe80:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fe82:	895b      	ldrh	r3, [r3, #10]
 800fe84:	461a      	mov	r2, r3
 800fe86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fe88:	fb02 f303 	mul.w	r3, r2, r3
 800fe8c:	2200      	movs	r2, #0
 800fe8e:	4698      	mov	r8, r3
 800fe90:	4691      	mov	r9, r2
 800fe92:	eb1a 0408 	adds.w	r4, sl, r8
 800fe96:	eb4b 0509 	adc.w	r5, fp, r9
 800fe9a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800fe9e:	42a2      	cmp	r2, r4
 800fea0:	41ab      	sbcs	r3, r5
 800fea2:	d201      	bcs.n	800fea8 <find_volume+0x304>
 800fea4:	230d      	movs	r3, #13
 800fea6:	e1c9      	b.n	801023c <find_volume+0x698>
		fs->dirbase = ld_dword(fs->win + BPB_RootClusEx);
 800fea8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800feaa:	3338      	adds	r3, #56	; 0x38
 800feac:	3360      	adds	r3, #96	; 0x60
 800feae:	4618      	mov	r0, r3
 800feb0:	f7fc ffd8 	bl	800ce64 <ld_dword>
 800feb4:	4602      	mov	r2, r0
 800feb6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800feb8:	62da      	str	r2, [r3, #44]	; 0x2c

		/* Check if bitmap location is in assumption (at the first cluster) */
		if (move_window(fs, clust2sect(fs, fs->dirbase)) != FR_OK) return FR_DISK_ERR;
 800feba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800febc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800febe:	4619      	mov	r1, r3
 800fec0:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800fec2:	f7fd fc67 	bl	800d794 <clust2sect>
 800fec6:	4603      	mov	r3, r0
 800fec8:	4619      	mov	r1, r3
 800feca:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800fecc:	f7fd fbc6 	bl	800d65c <move_window>
 800fed0:	4603      	mov	r3, r0
 800fed2:	2b00      	cmp	r3, #0
 800fed4:	d001      	beq.n	800feda <find_volume+0x336>
 800fed6:	2301      	movs	r3, #1
 800fed8:	e1b0      	b.n	801023c <find_volume+0x698>
		for (i = 0; i < SS(fs); i += SZDIRE) {
 800feda:	2300      	movs	r3, #0
 800fedc:	65bb      	str	r3, [r7, #88]	; 0x58
 800fede:	e015      	b.n	800ff0c <find_volume+0x368>
			if (fs->win[i] == 0x81 && ld_dword(fs->win + i + 20) == 2) break;	/* 81 entry with cluster #2? */
 800fee0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800fee2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fee4:	4413      	add	r3, r2
 800fee6:	3338      	adds	r3, #56	; 0x38
 800fee8:	781b      	ldrb	r3, [r3, #0]
 800feea:	2b81      	cmp	r3, #129	; 0x81
 800feec:	d10b      	bne.n	800ff06 <find_volume+0x362>
 800feee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fef0:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800fef4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fef6:	3314      	adds	r3, #20
 800fef8:	4413      	add	r3, r2
 800fefa:	4618      	mov	r0, r3
 800fefc:	f7fc ffb2 	bl	800ce64 <ld_dword>
 800ff00:	4603      	mov	r3, r0
 800ff02:	2b02      	cmp	r3, #2
 800ff04:	d007      	beq.n	800ff16 <find_volume+0x372>
		for (i = 0; i < SS(fs); i += SZDIRE) {
 800ff06:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ff08:	3320      	adds	r3, #32
 800ff0a:	65bb      	str	r3, [r7, #88]	; 0x58
 800ff0c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ff0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ff12:	d3e5      	bcc.n	800fee0 <find_volume+0x33c>
 800ff14:	e000      	b.n	800ff18 <find_volume+0x374>
			if (fs->win[i] == 0x81 && ld_dword(fs->win + i + 20) == 2) break;	/* 81 entry with cluster #2? */
 800ff16:	bf00      	nop
		}
		if (i == SS(fs)) return FR_NO_FILESYSTEM;
 800ff18:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ff1a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ff1e:	d101      	bne.n	800ff24 <find_volume+0x380>
 800ff20:	230d      	movs	r3, #13
 800ff22:	e18b      	b.n	801023c <find_volume+0x698>
#if !_FS_READONLY
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800ff24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ff26:	f04f 32ff 	mov.w	r2, #4294967295
 800ff2a:	619a      	str	r2, [r3, #24]
 800ff2c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ff2e:	699a      	ldr	r2, [r3, #24]
 800ff30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ff32:	615a      	str	r2, [r3, #20]
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
 800ff34:	2304      	movs	r3, #4
 800ff36:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 800ff3a:	e167      	b.n	801020c <find_volume+0x668>
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800ff3c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ff3e:	3338      	adds	r3, #56	; 0x38
 800ff40:	330b      	adds	r3, #11
 800ff42:	4618      	mov	r0, r3
 800ff44:	f7fc ff76 	bl	800ce34 <ld_word>
 800ff48:	4603      	mov	r3, r0
 800ff4a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ff4e:	d001      	beq.n	800ff54 <find_volume+0x3b0>
 800ff50:	230d      	movs	r3, #13
 800ff52:	e173      	b.n	801023c <find_volume+0x698>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800ff54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ff56:	3338      	adds	r3, #56	; 0x38
 800ff58:	3316      	adds	r3, #22
 800ff5a:	4618      	mov	r0, r3
 800ff5c:	f7fc ff6a 	bl	800ce34 <ld_word>
 800ff60:	4603      	mov	r3, r0
 800ff62:	667b      	str	r3, [r7, #100]	; 0x64
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800ff64:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ff66:	2b00      	cmp	r3, #0
 800ff68:	d106      	bne.n	800ff78 <find_volume+0x3d4>
 800ff6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ff6c:	3338      	adds	r3, #56	; 0x38
 800ff6e:	3324      	adds	r3, #36	; 0x24
 800ff70:	4618      	mov	r0, r3
 800ff72:	f7fc ff77 	bl	800ce64 <ld_dword>
 800ff76:	6678      	str	r0, [r7, #100]	; 0x64
		fs->fsize = fasize;
 800ff78:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ff7a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ff7c:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800ff7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ff80:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800ff84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ff86:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800ff88:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ff8a:	789b      	ldrb	r3, [r3, #2]
 800ff8c:	2b01      	cmp	r3, #1
 800ff8e:	d005      	beq.n	800ff9c <find_volume+0x3f8>
 800ff90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ff92:	789b      	ldrb	r3, [r3, #2]
 800ff94:	2b02      	cmp	r3, #2
 800ff96:	d001      	beq.n	800ff9c <find_volume+0x3f8>
 800ff98:	230d      	movs	r3, #13
 800ff9a:	e14f      	b.n	801023c <find_volume+0x698>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800ff9c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ff9e:	789b      	ldrb	r3, [r3, #2]
 800ffa0:	461a      	mov	r2, r3
 800ffa2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ffa4:	fb02 f303 	mul.w	r3, r2, r3
 800ffa8:	667b      	str	r3, [r7, #100]	; 0x64

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800ffaa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ffac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ffb0:	b29a      	uxth	r2, r3
 800ffb2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ffb4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800ffb6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ffb8:	895b      	ldrh	r3, [r3, #10]
 800ffba:	2b00      	cmp	r3, #0
 800ffbc:	d008      	beq.n	800ffd0 <find_volume+0x42c>
 800ffbe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ffc0:	895b      	ldrh	r3, [r3, #10]
 800ffc2:	461a      	mov	r2, r3
 800ffc4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ffc6:	895b      	ldrh	r3, [r3, #10]
 800ffc8:	3b01      	subs	r3, #1
 800ffca:	4013      	ands	r3, r2
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d001      	beq.n	800ffd4 <find_volume+0x430>
 800ffd0:	230d      	movs	r3, #13
 800ffd2:	e133      	b.n	801023c <find_volume+0x698>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800ffd4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ffd6:	3338      	adds	r3, #56	; 0x38
 800ffd8:	3311      	adds	r3, #17
 800ffda:	4618      	mov	r0, r3
 800ffdc:	f7fc ff2a 	bl	800ce34 <ld_word>
 800ffe0:	4603      	mov	r3, r0
 800ffe2:	461a      	mov	r2, r3
 800ffe4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ffe6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800ffe8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ffea:	891b      	ldrh	r3, [r3, #8]
 800ffec:	f003 030f 	and.w	r3, r3, #15
 800fff0:	b29b      	uxth	r3, r3
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	d001      	beq.n	800fffa <find_volume+0x456>
 800fff6:	230d      	movs	r3, #13
 800fff8:	e120      	b.n	801023c <find_volume+0x698>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800fffa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fffc:	3338      	adds	r3, #56	; 0x38
 800fffe:	3313      	adds	r3, #19
 8010000:	4618      	mov	r0, r3
 8010002:	f7fc ff17 	bl	800ce34 <ld_word>
 8010006:	4603      	mov	r3, r0
 8010008:	663b      	str	r3, [r7, #96]	; 0x60
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 801000a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801000c:	2b00      	cmp	r3, #0
 801000e:	d106      	bne.n	801001e <find_volume+0x47a>
 8010010:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010012:	3338      	adds	r3, #56	; 0x38
 8010014:	3320      	adds	r3, #32
 8010016:	4618      	mov	r0, r3
 8010018:	f7fc ff24 	bl	800ce64 <ld_dword>
 801001c:	6638      	str	r0, [r7, #96]	; 0x60

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 801001e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010020:	3338      	adds	r3, #56	; 0x38
 8010022:	330e      	adds	r3, #14
 8010024:	4618      	mov	r0, r3
 8010026:	f7fc ff05 	bl	800ce34 <ld_word>
 801002a:	4603      	mov	r3, r0
 801002c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8010030:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8010034:	2b00      	cmp	r3, #0
 8010036:	d101      	bne.n	801003c <find_volume+0x498>
 8010038:	230d      	movs	r3, #13
 801003a:	e0ff      	b.n	801023c <find_volume+0x698>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 801003c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8010040:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010042:	4413      	add	r3, r2
 8010044:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010046:	8912      	ldrh	r2, [r2, #8]
 8010048:	0912      	lsrs	r2, r2, #4
 801004a:	b292      	uxth	r2, r2
 801004c:	4413      	add	r3, r2
 801004e:	643b      	str	r3, [r7, #64]	; 0x40
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8010050:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8010052:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010054:	429a      	cmp	r2, r3
 8010056:	d201      	bcs.n	801005c <find_volume+0x4b8>
 8010058:	230d      	movs	r3, #13
 801005a:	e0ef      	b.n	801023c <find_volume+0x698>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 801005c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801005e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010060:	1ad3      	subs	r3, r2, r3
 8010062:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010064:	8952      	ldrh	r2, [r2, #10]
 8010066:	fbb3 f3f2 	udiv	r3, r3, r2
 801006a:	63fb      	str	r3, [r7, #60]	; 0x3c
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 801006c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801006e:	2b00      	cmp	r3, #0
 8010070:	d101      	bne.n	8010076 <find_volume+0x4d2>
 8010072:	230d      	movs	r3, #13
 8010074:	e0e2      	b.n	801023c <find_volume+0x698>
		fmt = FS_FAT32;
 8010076:	2303      	movs	r3, #3
 8010078:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 801007c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801007e:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8010082:	4293      	cmp	r3, r2
 8010084:	d802      	bhi.n	801008c <find_volume+0x4e8>
 8010086:	2302      	movs	r3, #2
 8010088:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 801008c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801008e:	f640 72f5 	movw	r2, #4085	; 0xff5
 8010092:	4293      	cmp	r3, r2
 8010094:	d802      	bhi.n	801009c <find_volume+0x4f8>
 8010096:	2301      	movs	r3, #1
 8010098:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 801009c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801009e:	1c9a      	adds	r2, r3, #2
 80100a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80100a2:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 80100a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80100a6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80100a8:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80100aa:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80100ae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80100b0:	441a      	add	r2, r3
 80100b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80100b4:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 80100b6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80100b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80100ba:	441a      	add	r2, r3
 80100bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80100be:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 80100c0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80100c4:	2b03      	cmp	r3, #3
 80100c6:	d11e      	bne.n	8010106 <find_volume+0x562>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80100c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80100ca:	3338      	adds	r3, #56	; 0x38
 80100cc:	332a      	adds	r3, #42	; 0x2a
 80100ce:	4618      	mov	r0, r3
 80100d0:	f7fc feb0 	bl	800ce34 <ld_word>
 80100d4:	4603      	mov	r3, r0
 80100d6:	2b00      	cmp	r3, #0
 80100d8:	d001      	beq.n	80100de <find_volume+0x53a>
 80100da:	230d      	movs	r3, #13
 80100dc:	e0ae      	b.n	801023c <find_volume+0x698>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80100de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80100e0:	891b      	ldrh	r3, [r3, #8]
 80100e2:	2b00      	cmp	r3, #0
 80100e4:	d001      	beq.n	80100ea <find_volume+0x546>
 80100e6:	230d      	movs	r3, #13
 80100e8:	e0a8      	b.n	801023c <find_volume+0x698>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80100ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80100ec:	3338      	adds	r3, #56	; 0x38
 80100ee:	332c      	adds	r3, #44	; 0x2c
 80100f0:	4618      	mov	r0, r3
 80100f2:	f7fc feb7 	bl	800ce64 <ld_dword>
 80100f6:	4602      	mov	r2, r0
 80100f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80100fa:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80100fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80100fe:	69db      	ldr	r3, [r3, #28]
 8010100:	009b      	lsls	r3, r3, #2
 8010102:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010104:	e01f      	b.n	8010146 <find_volume+0x5a2>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8010106:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010108:	891b      	ldrh	r3, [r3, #8]
 801010a:	2b00      	cmp	r3, #0
 801010c:	d101      	bne.n	8010112 <find_volume+0x56e>
 801010e:	230d      	movs	r3, #13
 8010110:	e094      	b.n	801023c <find_volume+0x698>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8010112:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010114:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8010116:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010118:	441a      	add	r2, r3
 801011a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801011c:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 801011e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8010122:	2b02      	cmp	r3, #2
 8010124:	d103      	bne.n	801012e <find_volume+0x58a>
 8010126:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010128:	69db      	ldr	r3, [r3, #28]
 801012a:	005b      	lsls	r3, r3, #1
 801012c:	e00a      	b.n	8010144 <find_volume+0x5a0>
 801012e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010130:	69da      	ldr	r2, [r3, #28]
 8010132:	4613      	mov	r3, r2
 8010134:	005b      	lsls	r3, r3, #1
 8010136:	4413      	add	r3, r2
 8010138:	085a      	lsrs	r2, r3, #1
 801013a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801013c:	69db      	ldr	r3, [r3, #28]
 801013e:	f003 0301 	and.w	r3, r3, #1
 8010142:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8010144:	65fb      	str	r3, [r7, #92]	; 0x5c
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8010146:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010148:	6a1a      	ldr	r2, [r3, #32]
 801014a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801014c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8010150:	0a5b      	lsrs	r3, r3, #9
 8010152:	429a      	cmp	r2, r3
 8010154:	d201      	bcs.n	801015a <find_volume+0x5b6>
 8010156:	230d      	movs	r3, #13
 8010158:	e070      	b.n	801023c <find_volume+0x698>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 801015a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801015c:	f04f 32ff 	mov.w	r2, #4294967295
 8010160:	619a      	str	r2, [r3, #24]
 8010162:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010164:	699a      	ldr	r2, [r3, #24]
 8010166:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010168:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 801016a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801016c:	2280      	movs	r2, #128	; 0x80
 801016e:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8010170:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8010174:	2b03      	cmp	r3, #3
 8010176:	d149      	bne.n	801020c <find_volume+0x668>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8010178:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801017a:	3338      	adds	r3, #56	; 0x38
 801017c:	3330      	adds	r3, #48	; 0x30
 801017e:	4618      	mov	r0, r3
 8010180:	f7fc fe58 	bl	800ce34 <ld_word>
 8010184:	4603      	mov	r3, r0
 8010186:	2b01      	cmp	r3, #1
 8010188:	d140      	bne.n	801020c <find_volume+0x668>
			&& move_window(fs, bsect + 1) == FR_OK)
 801018a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801018c:	3301      	adds	r3, #1
 801018e:	4619      	mov	r1, r3
 8010190:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8010192:	f7fd fa63 	bl	800d65c <move_window>
 8010196:	4603      	mov	r3, r0
 8010198:	2b00      	cmp	r3, #0
 801019a:	d137      	bne.n	801020c <find_volume+0x668>
		{
			fs->fsi_flag = 0;
 801019c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801019e:	2200      	movs	r2, #0
 80101a0:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80101a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80101a4:	3338      	adds	r3, #56	; 0x38
 80101a6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80101aa:	4618      	mov	r0, r3
 80101ac:	f7fc fe42 	bl	800ce34 <ld_word>
 80101b0:	4603      	mov	r3, r0
 80101b2:	461a      	mov	r2, r3
 80101b4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80101b8:	429a      	cmp	r2, r3
 80101ba:	d127      	bne.n	801020c <find_volume+0x668>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80101bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80101be:	3338      	adds	r3, #56	; 0x38
 80101c0:	4618      	mov	r0, r3
 80101c2:	f7fc fe4f 	bl	800ce64 <ld_dword>
 80101c6:	4603      	mov	r3, r0
 80101c8:	4a1f      	ldr	r2, [pc, #124]	; (8010248 <find_volume+0x6a4>)
 80101ca:	4293      	cmp	r3, r2
 80101cc:	d11e      	bne.n	801020c <find_volume+0x668>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80101ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80101d0:	3338      	adds	r3, #56	; 0x38
 80101d2:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80101d6:	4618      	mov	r0, r3
 80101d8:	f7fc fe44 	bl	800ce64 <ld_dword>
 80101dc:	4603      	mov	r3, r0
 80101de:	4a1b      	ldr	r2, [pc, #108]	; (801024c <find_volume+0x6a8>)
 80101e0:	4293      	cmp	r3, r2
 80101e2:	d113      	bne.n	801020c <find_volume+0x668>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80101e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80101e6:	3338      	adds	r3, #56	; 0x38
 80101e8:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80101ec:	4618      	mov	r0, r3
 80101ee:	f7fc fe39 	bl	800ce64 <ld_dword>
 80101f2:	4602      	mov	r2, r0
 80101f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80101f6:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80101f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80101fa:	3338      	adds	r3, #56	; 0x38
 80101fc:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8010200:	4618      	mov	r0, r3
 8010202:	f7fc fe2f 	bl	800ce64 <ld_dword>
 8010206:	4602      	mov	r2, r0
 8010208:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801020a:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 801020c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801020e:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 8010212:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8010214:	4b0e      	ldr	r3, [pc, #56]	; (8010250 <find_volume+0x6ac>)
 8010216:	881b      	ldrh	r3, [r3, #0]
 8010218:	3301      	adds	r3, #1
 801021a:	b29a      	uxth	r2, r3
 801021c:	4b0c      	ldr	r3, [pc, #48]	; (8010250 <find_volume+0x6ac>)
 801021e:	801a      	strh	r2, [r3, #0]
 8010220:	4b0b      	ldr	r3, [pc, #44]	; (8010250 <find_volume+0x6ac>)
 8010222:	881a      	ldrh	r2, [r3, #0]
 8010224:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010226:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8010228:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801022a:	4a0a      	ldr	r2, [pc, #40]	; (8010254 <find_volume+0x6b0>)
 801022c:	60da      	str	r2, [r3, #12]
#if _FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
 801022e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010230:	4a09      	ldr	r2, [pc, #36]	; (8010258 <find_volume+0x6b4>)
 8010232:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8010234:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8010236:	f7fd f9a9 	bl	800d58c <clear_lock>
#endif
	return FR_OK;
 801023a:	2300      	movs	r3, #0
}
 801023c:	4618      	mov	r0, r3
 801023e:	3770      	adds	r7, #112	; 0x70
 8010240:	46bd      	mov	sp, r7
 8010242:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010246:	bf00      	nop
 8010248:	41615252 	.word	0x41615252
 801024c:	61417272 	.word	0x61417272
 8010250:	20001e68 	.word	0x20001e68
 8010254:	200020ec 	.word	0x200020ec
 8010258:	20001e8c 	.word	0x20001e8c

0801025c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 801025c:	b580      	push	{r7, lr}
 801025e:	b084      	sub	sp, #16
 8010260:	af00      	add	r7, sp, #0
 8010262:	6078      	str	r0, [r7, #4]
 8010264:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8010266:	2309      	movs	r3, #9
 8010268:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	2b00      	cmp	r3, #0
 801026e:	d01c      	beq.n	80102aa <validate+0x4e>
 8010270:	687b      	ldr	r3, [r7, #4]
 8010272:	681b      	ldr	r3, [r3, #0]
 8010274:	2b00      	cmp	r3, #0
 8010276:	d018      	beq.n	80102aa <validate+0x4e>
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	681b      	ldr	r3, [r3, #0]
 801027c:	781b      	ldrb	r3, [r3, #0]
 801027e:	2b00      	cmp	r3, #0
 8010280:	d013      	beq.n	80102aa <validate+0x4e>
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	889a      	ldrh	r2, [r3, #4]
 8010286:	687b      	ldr	r3, [r7, #4]
 8010288:	681b      	ldr	r3, [r3, #0]
 801028a:	88db      	ldrh	r3, [r3, #6]
 801028c:	429a      	cmp	r2, r3
 801028e:	d10c      	bne.n	80102aa <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	681b      	ldr	r3, [r3, #0]
 8010294:	785b      	ldrb	r3, [r3, #1]
 8010296:	4618      	mov	r0, r3
 8010298:	f7fc fd2e 	bl	800ccf8 <disk_status>
 801029c:	4603      	mov	r3, r0
 801029e:	f003 0301 	and.w	r3, r3, #1
 80102a2:	2b00      	cmp	r3, #0
 80102a4:	d101      	bne.n	80102aa <validate+0x4e>
			res = FR_OK;
 80102a6:	2300      	movs	r3, #0
 80102a8:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80102aa:	7bfb      	ldrb	r3, [r7, #15]
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d102      	bne.n	80102b6 <validate+0x5a>
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	681b      	ldr	r3, [r3, #0]
 80102b4:	e000      	b.n	80102b8 <validate+0x5c>
 80102b6:	2300      	movs	r3, #0
 80102b8:	683a      	ldr	r2, [r7, #0]
 80102ba:	6013      	str	r3, [r2, #0]
	return res;
 80102bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80102be:	4618      	mov	r0, r3
 80102c0:	3710      	adds	r7, #16
 80102c2:	46bd      	mov	sp, r7
 80102c4:	bd80      	pop	{r7, pc}
	...

080102c8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80102c8:	b580      	push	{r7, lr}
 80102ca:	b088      	sub	sp, #32
 80102cc:	af00      	add	r7, sp, #0
 80102ce:	60f8      	str	r0, [r7, #12]
 80102d0:	60b9      	str	r1, [r7, #8]
 80102d2:	4613      	mov	r3, r2
 80102d4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80102d6:	68bb      	ldr	r3, [r7, #8]
 80102d8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80102da:	f107 0310 	add.w	r3, r7, #16
 80102de:	4618      	mov	r0, r3
 80102e0:	f7ff fbb7 	bl	800fa52 <get_ldnumber>
 80102e4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80102e6:	69fb      	ldr	r3, [r7, #28]
 80102e8:	2b00      	cmp	r3, #0
 80102ea:	da01      	bge.n	80102f0 <f_mount+0x28>
 80102ec:	230b      	movs	r3, #11
 80102ee:	e02b      	b.n	8010348 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80102f0:	4a17      	ldr	r2, [pc, #92]	; (8010350 <f_mount+0x88>)
 80102f2:	69fb      	ldr	r3, [r7, #28]
 80102f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80102f8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80102fa:	69bb      	ldr	r3, [r7, #24]
 80102fc:	2b00      	cmp	r3, #0
 80102fe:	d005      	beq.n	801030c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8010300:	69b8      	ldr	r0, [r7, #24]
 8010302:	f7fd f943 	bl	800d58c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8010306:	69bb      	ldr	r3, [r7, #24]
 8010308:	2200      	movs	r2, #0
 801030a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 801030c:	68fb      	ldr	r3, [r7, #12]
 801030e:	2b00      	cmp	r3, #0
 8010310:	d002      	beq.n	8010318 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8010312:	68fb      	ldr	r3, [r7, #12]
 8010314:	2200      	movs	r2, #0
 8010316:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8010318:	68fa      	ldr	r2, [r7, #12]
 801031a:	490d      	ldr	r1, [pc, #52]	; (8010350 <f_mount+0x88>)
 801031c:	69fb      	ldr	r3, [r7, #28]
 801031e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8010322:	68fb      	ldr	r3, [r7, #12]
 8010324:	2b00      	cmp	r3, #0
 8010326:	d002      	beq.n	801032e <f_mount+0x66>
 8010328:	79fb      	ldrb	r3, [r7, #7]
 801032a:	2b01      	cmp	r3, #1
 801032c:	d001      	beq.n	8010332 <f_mount+0x6a>
 801032e:	2300      	movs	r3, #0
 8010330:	e00a      	b.n	8010348 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8010332:	f107 010c 	add.w	r1, r7, #12
 8010336:	f107 0308 	add.w	r3, r7, #8
 801033a:	2200      	movs	r2, #0
 801033c:	4618      	mov	r0, r3
 801033e:	f7ff fc31 	bl	800fba4 <find_volume>
 8010342:	4603      	mov	r3, r0
 8010344:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8010346:	7dfb      	ldrb	r3, [r7, #23]
}
 8010348:	4618      	mov	r0, r3
 801034a:	3720      	adds	r7, #32
 801034c:	46bd      	mov	sp, r7
 801034e:	bd80      	pop	{r7, pc}
 8010350:	20001e58 	.word	0x20001e58

08010354 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8010354:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010358:	b0a6      	sub	sp, #152	; 0x98
 801035a:	af00      	add	r7, sp, #0
 801035c:	61f8      	str	r0, [r7, #28]
 801035e:	61b9      	str	r1, [r7, #24]
 8010360:	4613      	mov	r3, r2
 8010362:	75fb      	strb	r3, [r7, #23]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8010364:	69fb      	ldr	r3, [r7, #28]
 8010366:	2b00      	cmp	r3, #0
 8010368:	d101      	bne.n	801036e <f_open+0x1a>
 801036a:	2309      	movs	r3, #9
 801036c:	e2ae      	b.n	80108cc <f_open+0x578>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 801036e:	7dfb      	ldrb	r3, [r7, #23]
 8010370:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010374:	75fb      	strb	r3, [r7, #23]
	res = find_volume(&path, &fs, mode);
 8010376:	7dfa      	ldrb	r2, [r7, #23]
 8010378:	f107 0124 	add.w	r1, r7, #36	; 0x24
 801037c:	f107 0318 	add.w	r3, r7, #24
 8010380:	4618      	mov	r0, r3
 8010382:	f7ff fc0f 	bl	800fba4 <find_volume>
 8010386:	4603      	mov	r3, r0
 8010388:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	if (res == FR_OK) {
 801038c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8010390:	2b00      	cmp	r3, #0
 8010392:	f040 8292 	bne.w	80108ba <f_open+0x566>
		dj.obj.fs = fs;
 8010396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010398:	62bb      	str	r3, [r7, #40]	; 0x28
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 801039a:	69ba      	ldr	r2, [r7, #24]
 801039c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80103a0:	4611      	mov	r1, r2
 80103a2:	4618      	mov	r0, r3
 80103a4:	f7ff faac 	bl	800f900 <follow_path>
 80103a8:	4603      	mov	r3, r0
 80103aa:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80103ae:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80103b2:	2b00      	cmp	r3, #0
 80103b4:	d11a      	bne.n	80103ec <f_open+0x98>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80103b6:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 80103ba:	b25b      	sxtb	r3, r3
 80103bc:	2b00      	cmp	r3, #0
 80103be:	da03      	bge.n	80103c8 <f_open+0x74>
				res = FR_INVALID_NAME;
 80103c0:	2306      	movs	r3, #6
 80103c2:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 80103c6:	e011      	b.n	80103ec <f_open+0x98>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80103c8:	7dfb      	ldrb	r3, [r7, #23]
 80103ca:	f023 0301 	bic.w	r3, r3, #1
 80103ce:	2b00      	cmp	r3, #0
 80103d0:	bf14      	ite	ne
 80103d2:	2301      	movne	r3, #1
 80103d4:	2300      	moveq	r3, #0
 80103d6:	b2db      	uxtb	r3, r3
 80103d8:	461a      	mov	r2, r3
 80103da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80103de:	4611      	mov	r1, r2
 80103e0:	4618      	mov	r0, r3
 80103e2:	f7fc ff8b 	bl	800d2fc <chk_lock>
 80103e6:	4603      	mov	r3, r0
 80103e8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80103ec:	7dfb      	ldrb	r3, [r7, #23]
 80103ee:	f003 031c 	and.w	r3, r3, #28
 80103f2:	2b00      	cmp	r3, #0
 80103f4:	f000 8115 	beq.w	8010622 <f_open+0x2ce>
			if (res != FR_OK) {					/* No file, create new */
 80103f8:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80103fc:	2b00      	cmp	r3, #0
 80103fe:	d017      	beq.n	8010430 <f_open+0xdc>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8010400:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8010404:	2b04      	cmp	r3, #4
 8010406:	d10e      	bne.n	8010426 <f_open+0xd2>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8010408:	f7fc ffd4 	bl	800d3b4 <enq_lock>
 801040c:	4603      	mov	r3, r0
 801040e:	2b00      	cmp	r3, #0
 8010410:	d006      	beq.n	8010420 <f_open+0xcc>
 8010412:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8010416:	4618      	mov	r0, r3
 8010418:	f7fe ff14 	bl	800f244 <dir_register>
 801041c:	4603      	mov	r3, r0
 801041e:	e000      	b.n	8010422 <f_open+0xce>
 8010420:	2312      	movs	r3, #18
 8010422:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8010426:	7dfb      	ldrb	r3, [r7, #23]
 8010428:	f043 0308 	orr.w	r3, r3, #8
 801042c:	75fb      	strb	r3, [r7, #23]
 801042e:	e011      	b.n	8010454 <f_open+0x100>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8010430:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8010434:	f003 0311 	and.w	r3, r3, #17
 8010438:	2b00      	cmp	r3, #0
 801043a:	d003      	beq.n	8010444 <f_open+0xf0>
					res = FR_DENIED;
 801043c:	2307      	movs	r3, #7
 801043e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8010442:	e007      	b.n	8010454 <f_open+0x100>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8010444:	7dfb      	ldrb	r3, [r7, #23]
 8010446:	f003 0304 	and.w	r3, r3, #4
 801044a:	2b00      	cmp	r3, #0
 801044c:	d002      	beq.n	8010454 <f_open+0x100>
 801044e:	2308      	movs	r3, #8
 8010450:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8010454:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8010458:	2b00      	cmp	r3, #0
 801045a:	f040 80fe 	bne.w	801065a <f_open+0x306>
 801045e:	7dfb      	ldrb	r3, [r7, #23]
 8010460:	f003 0308 	and.w	r3, r3, #8
 8010464:	2b00      	cmp	r3, #0
 8010466:	f000 80f8 	beq.w	801065a <f_open+0x306>
				dw = GET_FATTIME();
 801046a:	f7f9 fe47 	bl	800a0fc <get_fattime>
 801046e:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
#if _FS_EXFAT
				if (fs->fs_type == FS_EXFAT) {
 8010472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010474:	781b      	ldrb	r3, [r3, #0]
 8010476:	2b04      	cmp	r3, #4
 8010478:	f040 8084 	bne.w	8010584 <f_open+0x230>
					/* Get current allocation info */
					fp->obj.fs = fs;
 801047c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801047e:	69fb      	ldr	r3, [r7, #28]
 8010480:	601a      	str	r2, [r3, #0]
					fp->obj.sclust = ld_dword(fs->dirbuf + XDIR_FstClus);
 8010482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010484:	691b      	ldr	r3, [r3, #16]
 8010486:	3334      	adds	r3, #52	; 0x34
 8010488:	4618      	mov	r0, r3
 801048a:	f7fc fceb 	bl	800ce64 <ld_dword>
 801048e:	4602      	mov	r2, r0
 8010490:	69fb      	ldr	r3, [r7, #28]
 8010492:	609a      	str	r2, [r3, #8]
					fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 8010494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010496:	691b      	ldr	r3, [r3, #16]
 8010498:	3338      	adds	r3, #56	; 0x38
 801049a:	4618      	mov	r0, r3
 801049c:	f7fc fd05 	bl	800ceaa <ld_qword>
 80104a0:	4602      	mov	r2, r0
 80104a2:	460b      	mov	r3, r1
 80104a4:	69f9      	ldr	r1, [r7, #28]
 80104a6:	e9c1 2304 	strd	r2, r3, [r1, #16]
					fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
 80104aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80104ac:	691b      	ldr	r3, [r3, #16]
 80104ae:	3321      	adds	r3, #33	; 0x21
 80104b0:	781b      	ldrb	r3, [r3, #0]
 80104b2:	f003 0302 	and.w	r3, r3, #2
 80104b6:	b2da      	uxtb	r2, r3
 80104b8:	69fb      	ldr	r3, [r7, #28]
 80104ba:	71da      	strb	r2, [r3, #7]
					fp->obj.n_frag = 0;
 80104bc:	69fb      	ldr	r3, [r7, #28]
 80104be:	2200      	movs	r2, #0
 80104c0:	61da      	str	r2, [r3, #28]
					/* Initialize directory entry block */
					st_dword(fs->dirbuf + XDIR_CrtTime, dw);	/* Set created time */
 80104c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80104c4:	691b      	ldr	r3, [r3, #16]
 80104c6:	3308      	adds	r3, #8
 80104c8:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 80104cc:	4618      	mov	r0, r3
 80104ce:	f7fc fde2 	bl	800d096 <st_dword>
					fs->dirbuf[XDIR_CrtTime10] = 0;
 80104d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80104d4:	691b      	ldr	r3, [r3, #16]
 80104d6:	3314      	adds	r3, #20
 80104d8:	2200      	movs	r2, #0
 80104da:	701a      	strb	r2, [r3, #0]
					st_dword(fs->dirbuf + XDIR_ModTime, dw);	/* Set modified time */
 80104dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80104de:	691b      	ldr	r3, [r3, #16]
 80104e0:	330c      	adds	r3, #12
 80104e2:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 80104e6:	4618      	mov	r0, r3
 80104e8:	f7fc fdd5 	bl	800d096 <st_dword>
					fs->dirbuf[XDIR_ModTime10] = 0;
 80104ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80104ee:	691b      	ldr	r3, [r3, #16]
 80104f0:	3315      	adds	r3, #21
 80104f2:	2200      	movs	r2, #0
 80104f4:	701a      	strb	r2, [r3, #0]
					fs->dirbuf[XDIR_Attr] = AM_ARC;				/* Reset attribute */
 80104f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80104f8:	691b      	ldr	r3, [r3, #16]
 80104fa:	3304      	adds	r3, #4
 80104fc:	2220      	movs	r2, #32
 80104fe:	701a      	strb	r2, [r3, #0]
					st_dword(fs->dirbuf + XDIR_FstClus, 0);		/* Reset file allocation info */
 8010500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010502:	691b      	ldr	r3, [r3, #16]
 8010504:	3334      	adds	r3, #52	; 0x34
 8010506:	2100      	movs	r1, #0
 8010508:	4618      	mov	r0, r3
 801050a:	f7fc fdc4 	bl	800d096 <st_dword>
					st_qword(fs->dirbuf + XDIR_FileSize, 0);
 801050e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010510:	691b      	ldr	r3, [r3, #16]
 8010512:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8010516:	f04f 0200 	mov.w	r2, #0
 801051a:	f04f 0300 	mov.w	r3, #0
 801051e:	4608      	mov	r0, r1
 8010520:	f7fc fde5 	bl	800d0ee <st_qword>
					st_qword(fs->dirbuf + XDIR_ValidFileSize, 0);
 8010524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010526:	691b      	ldr	r3, [r3, #16]
 8010528:	f103 0128 	add.w	r1, r3, #40	; 0x28
 801052c:	f04f 0200 	mov.w	r2, #0
 8010530:	f04f 0300 	mov.w	r3, #0
 8010534:	4608      	mov	r0, r1
 8010536:	f7fc fdda 	bl	800d0ee <st_qword>
					fs->dirbuf[XDIR_GenFlags] = 1;
 801053a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801053c:	691b      	ldr	r3, [r3, #16]
 801053e:	3321      	adds	r3, #33	; 0x21
 8010540:	2201      	movs	r2, #1
 8010542:	701a      	strb	r2, [r3, #0]
					res = store_xdir(&dj);
 8010544:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8010548:	4618      	mov	r0, r3
 801054a:	f7fe fbc9 	bl	800ece0 <store_xdir>
 801054e:	4603      	mov	r3, r0
 8010550:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
					if (res == FR_OK && fp->obj.sclust) {		/* Remove the cluster chain if exist */
 8010554:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8010558:	2b00      	cmp	r3, #0
 801055a:	d17e      	bne.n	801065a <f_open+0x306>
 801055c:	69fb      	ldr	r3, [r7, #28]
 801055e:	689b      	ldr	r3, [r3, #8]
 8010560:	2b00      	cmp	r3, #0
 8010562:	d07a      	beq.n	801065a <f_open+0x306>
						res = remove_chain(&fp->obj, fp->obj.sclust, 0);
 8010564:	69f8      	ldr	r0, [r7, #28]
 8010566:	69fb      	ldr	r3, [r7, #28]
 8010568:	689b      	ldr	r3, [r3, #8]
 801056a:	2200      	movs	r2, #0
 801056c:	4619      	mov	r1, r3
 801056e:	f7fd fc81 	bl	800de74 <remove_chain>
 8010572:	4603      	mov	r3, r0
 8010574:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
						fs->last_clst = fp->obj.sclust - 1;		/* Reuse the cluster hole */
 8010578:	69fb      	ldr	r3, [r7, #28]
 801057a:	689a      	ldr	r2, [r3, #8]
 801057c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801057e:	3a01      	subs	r2, #1
 8010580:	615a      	str	r2, [r3, #20]
 8010582:	e06a      	b.n	801065a <f_open+0x306>
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8010584:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010586:	330e      	adds	r3, #14
 8010588:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 801058c:	4618      	mov	r0, r3
 801058e:	f7fc fd82 	bl	800d096 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8010592:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010594:	3316      	adds	r3, #22
 8010596:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 801059a:	4618      	mov	r0, r3
 801059c:	f7fc fd7b 	bl	800d096 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80105a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80105a2:	330b      	adds	r3, #11
 80105a4:	2220      	movs	r2, #32
 80105a6:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80105a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105aa:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80105ac:	4611      	mov	r1, r2
 80105ae:	4618      	mov	r0, r3
 80105b0:	f7fe f810 	bl	800e5d4 <ld_clust>
 80105b4:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80105b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105ba:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80105bc:	2200      	movs	r2, #0
 80105be:	4618      	mov	r0, r3
 80105c0:	f7fe f827 	bl	800e612 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80105c4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80105c6:	331c      	adds	r3, #28
 80105c8:	2100      	movs	r1, #0
 80105ca:	4618      	mov	r0, r3
 80105cc:	f7fc fd63 	bl	800d096 <st_dword>
					fs->wflag = 1;
 80105d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105d2:	2201      	movs	r2, #1
 80105d4:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80105d6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80105da:	2b00      	cmp	r3, #0
 80105dc:	d03d      	beq.n	801065a <f_open+0x306>
						dw = fs->winsect;
 80105de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80105e2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
						res = remove_chain(&dj.obj, cl, 0);
 80105e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80105ea:	2200      	movs	r2, #0
 80105ec:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 80105f0:	4618      	mov	r0, r3
 80105f2:	f7fd fc3f 	bl	800de74 <remove_chain>
 80105f6:	4603      	mov	r3, r0
 80105f8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
						if (res == FR_OK) {
 80105fc:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8010600:	2b00      	cmp	r3, #0
 8010602:	d12a      	bne.n	801065a <f_open+0x306>
							res = move_window(fs, dw);
 8010604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010606:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 801060a:	4618      	mov	r0, r3
 801060c:	f7fd f826 	bl	800d65c <move_window>
 8010610:	4603      	mov	r3, r0
 8010612:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8010616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010618:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 801061c:	3a01      	subs	r2, #1
 801061e:	615a      	str	r2, [r3, #20]
 8010620:	e01b      	b.n	801065a <f_open+0x306>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8010622:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8010626:	2b00      	cmp	r3, #0
 8010628:	d117      	bne.n	801065a <f_open+0x306>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 801062a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 801062e:	f003 0310 	and.w	r3, r3, #16
 8010632:	2b00      	cmp	r3, #0
 8010634:	d003      	beq.n	801063e <f_open+0x2ea>
					res = FR_NO_FILE;
 8010636:	2304      	movs	r3, #4
 8010638:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 801063c:	e00d      	b.n	801065a <f_open+0x306>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 801063e:	7dfb      	ldrb	r3, [r7, #23]
 8010640:	f003 0302 	and.w	r3, r3, #2
 8010644:	2b00      	cmp	r3, #0
 8010646:	d008      	beq.n	801065a <f_open+0x306>
 8010648:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 801064c:	f003 0301 	and.w	r3, r3, #1
 8010650:	2b00      	cmp	r3, #0
 8010652:	d002      	beq.n	801065a <f_open+0x306>
						res = FR_DENIED;
 8010654:	2307      	movs	r3, #7
 8010656:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
					}
				}
			}
		}
		if (res == FR_OK) {
 801065a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801065e:	2b00      	cmp	r3, #0
 8010660:	d128      	bne.n	80106b4 <f_open+0x360>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8010662:	7dfb      	ldrb	r3, [r7, #23]
 8010664:	f003 0308 	and.w	r3, r3, #8
 8010668:	2b00      	cmp	r3, #0
 801066a:	d003      	beq.n	8010674 <f_open+0x320>
				mode |= FA_MODIFIED;
 801066c:	7dfb      	ldrb	r3, [r7, #23]
 801066e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010672:	75fb      	strb	r3, [r7, #23]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8010674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010676:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8010678:	69fb      	ldr	r3, [r7, #28]
 801067a:	649a      	str	r2, [r3, #72]	; 0x48
			fp->dir_ptr = dj.dir;
 801067c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 801067e:	69fb      	ldr	r3, [r7, #28]
 8010680:	64da      	str	r2, [r3, #76]	; 0x4c
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8010682:	7dfb      	ldrb	r3, [r7, #23]
 8010684:	f023 0301 	bic.w	r3, r3, #1
 8010688:	2b00      	cmp	r3, #0
 801068a:	bf14      	ite	ne
 801068c:	2301      	movne	r3, #1
 801068e:	2300      	moveq	r3, #0
 8010690:	b2db      	uxtb	r3, r3
 8010692:	461a      	mov	r2, r3
 8010694:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8010698:	4611      	mov	r1, r2
 801069a:	4618      	mov	r0, r3
 801069c:	f7fc feac 	bl	800d3f8 <inc_lock>
 80106a0:	4602      	mov	r2, r0
 80106a2:	69fb      	ldr	r3, [r7, #28]
 80106a4:	62da      	str	r2, [r3, #44]	; 0x2c
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80106a6:	69fb      	ldr	r3, [r7, #28]
 80106a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80106aa:	2b00      	cmp	r3, #0
 80106ac:	d102      	bne.n	80106b4 <f_open+0x360>
 80106ae:	2302      	movs	r3, #2
 80106b0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
				}
			}
		}
#endif

		if (res == FR_OK) {
 80106b4:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	f040 80fe 	bne.w	80108ba <f_open+0x566>
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 80106be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80106c0:	781b      	ldrb	r3, [r3, #0]
 80106c2:	2b04      	cmp	r3, #4
 80106c4:	d12d      	bne.n	8010722 <f_open+0x3ce>
				fp->obj.c_scl = dj.obj.sclust;							/* Get containing directory info */
 80106c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80106c8:	69fb      	ldr	r3, [r7, #28]
 80106ca:	621a      	str	r2, [r3, #32]
				fp->obj.c_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
 80106cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80106d0:	4613      	mov	r3, r2
 80106d2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80106d6:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80106da:	431a      	orrs	r2, r3
 80106dc:	69fb      	ldr	r3, [r7, #28]
 80106de:	625a      	str	r2, [r3, #36]	; 0x24
				fp->obj.c_ofs = dj.blk_ofs;
 80106e0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80106e2:	69fb      	ldr	r3, [r7, #28]
 80106e4:	629a      	str	r2, [r3, #40]	; 0x28
				fp->obj.sclust = ld_dword(fs->dirbuf + XDIR_FstClus);	/* Get object allocation info */
 80106e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80106e8:	691b      	ldr	r3, [r3, #16]
 80106ea:	3334      	adds	r3, #52	; 0x34
 80106ec:	4618      	mov	r0, r3
 80106ee:	f7fc fbb9 	bl	800ce64 <ld_dword>
 80106f2:	4602      	mov	r2, r0
 80106f4:	69fb      	ldr	r3, [r7, #28]
 80106f6:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 80106f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80106fa:	691b      	ldr	r3, [r3, #16]
 80106fc:	3338      	adds	r3, #56	; 0x38
 80106fe:	4618      	mov	r0, r3
 8010700:	f7fc fbd3 	bl	800ceaa <ld_qword>
 8010704:	4602      	mov	r2, r0
 8010706:	460b      	mov	r3, r1
 8010708:	69f9      	ldr	r1, [r7, #28]
 801070a:	e9c1 2304 	strd	r2, r3, [r1, #16]
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
 801070e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010710:	691b      	ldr	r3, [r3, #16]
 8010712:	3321      	adds	r3, #33	; 0x21
 8010714:	781b      	ldrb	r3, [r3, #0]
 8010716:	f003 0302 	and.w	r3, r3, #2
 801071a:	b2da      	uxtb	r2, r3
 801071c:	69fb      	ldr	r3, [r7, #28]
 801071e:	71da      	strb	r2, [r3, #7]
 8010720:	e016      	b.n	8010750 <f_open+0x3fc>
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8010722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010724:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8010726:	4611      	mov	r1, r2
 8010728:	4618      	mov	r0, r3
 801072a:	f7fd ff53 	bl	800e5d4 <ld_clust>
 801072e:	4602      	mov	r2, r0
 8010730:	69fb      	ldr	r3, [r7, #28]
 8010732:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8010734:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010736:	331c      	adds	r3, #28
 8010738:	4618      	mov	r0, r3
 801073a:	f7fc fb93 	bl	800ce64 <ld_dword>
 801073e:	4603      	mov	r3, r0
 8010740:	2200      	movs	r2, #0
 8010742:	60bb      	str	r3, [r7, #8]
 8010744:	60fa      	str	r2, [r7, #12]
 8010746:	69fb      	ldr	r3, [r7, #28]
 8010748:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 801074c:	e9c3 1204 	strd	r1, r2, [r3, #16]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8010750:	69fb      	ldr	r3, [r7, #28]
 8010752:	2200      	movs	r2, #0
 8010754:	651a      	str	r2, [r3, #80]	; 0x50
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8010756:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010758:	69fb      	ldr	r3, [r7, #28]
 801075a:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 801075c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801075e:	88da      	ldrh	r2, [r3, #6]
 8010760:	69fb      	ldr	r3, [r7, #28]
 8010762:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8010764:	69fb      	ldr	r3, [r7, #28]
 8010766:	7dfa      	ldrb	r2, [r7, #23]
 8010768:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			fp->err = 0;			/* Clear error flag */
 801076c:	69fb      	ldr	r3, [r7, #28]
 801076e:	2200      	movs	r2, #0
 8010770:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
			fp->sect = 0;			/* Invalidate current data sector */
 8010774:	69fb      	ldr	r3, [r7, #28]
 8010776:	2200      	movs	r2, #0
 8010778:	645a      	str	r2, [r3, #68]	; 0x44
			fp->fptr = 0;			/* Set file pointer top of the file */
 801077a:	69f9      	ldr	r1, [r7, #28]
 801077c:	f04f 0200 	mov.w	r2, #0
 8010780:	f04f 0300 	mov.w	r3, #0
 8010784:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8010788:	69fb      	ldr	r3, [r7, #28]
 801078a:	3354      	adds	r3, #84	; 0x54
 801078c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8010790:	2100      	movs	r1, #0
 8010792:	4618      	mov	r0, r3
 8010794:	f7fc fd54 	bl	800d240 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8010798:	7dfb      	ldrb	r3, [r7, #23]
 801079a:	f003 0320 	and.w	r3, r3, #32
 801079e:	2b00      	cmp	r3, #0
 80107a0:	f000 808b 	beq.w	80108ba <f_open+0x566>
 80107a4:	69fb      	ldr	r3, [r7, #28]
 80107a6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80107aa:	4313      	orrs	r3, r2
 80107ac:	f000 8085 	beq.w	80108ba <f_open+0x566>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80107b0:	69fb      	ldr	r3, [r7, #28]
 80107b2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80107b6:	69f9      	ldr	r1, [r7, #28]
 80107b8:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80107bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107be:	895b      	ldrh	r3, [r3, #10]
 80107c0:	025b      	lsls	r3, r3, #9
 80107c2:	67fb      	str	r3, [r7, #124]	; 0x7c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80107c4:	69fb      	ldr	r3, [r7, #28]
 80107c6:	689b      	ldr	r3, [r3, #8]
 80107c8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80107cc:	69fb      	ldr	r3, [r7, #28]
 80107ce:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80107d2:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
 80107d6:	e026      	b.n	8010826 <f_open+0x4d2>
					clst = get_fat(&fp->obj, clst);
 80107d8:	69fb      	ldr	r3, [r7, #28]
 80107da:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80107de:	4618      	mov	r0, r3
 80107e0:	f7fc fff8 	bl	800d7d4 <get_fat>
 80107e4:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
					if (clst <= 1) res = FR_INT_ERR;
 80107e8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80107ec:	2b01      	cmp	r3, #1
 80107ee:	d802      	bhi.n	80107f6 <f_open+0x4a2>
 80107f0:	2302      	movs	r3, #2
 80107f2:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80107f6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80107fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80107fe:	d102      	bne.n	8010806 <f_open+0x4b2>
 8010800:	2301      	movs	r3, #1
 8010802:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8010806:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8010808:	2200      	movs	r2, #0
 801080a:	469a      	mov	sl, r3
 801080c:	4693      	mov	fp, r2
 801080e:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8010812:	ebb2 010a 	subs.w	r1, r2, sl
 8010816:	6039      	str	r1, [r7, #0]
 8010818:	eb63 030b 	sbc.w	r3, r3, fp
 801081c:	607b      	str	r3, [r7, #4]
 801081e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010822:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
 8010826:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801082a:	2b00      	cmp	r3, #0
 801082c:	d109      	bne.n	8010842 <f_open+0x4ee>
 801082e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8010830:	2200      	movs	r2, #0
 8010832:	4698      	mov	r8, r3
 8010834:	4691      	mov	r9, r2
 8010836:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 801083a:	4590      	cmp	r8, r2
 801083c:	eb79 0303 	sbcs.w	r3, r9, r3
 8010840:	d3ca      	bcc.n	80107d8 <f_open+0x484>
				}
				fp->clust = clst;
 8010842:	69fb      	ldr	r3, [r7, #28]
 8010844:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8010848:	641a      	str	r2, [r3, #64]	; 0x40
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 801084a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801084e:	2b00      	cmp	r3, #0
 8010850:	d133      	bne.n	80108ba <f_open+0x566>
 8010852:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8010856:	f3c2 0408 	ubfx	r4, r2, #0, #9
 801085a:	2500      	movs	r5, #0
 801085c:	ea54 0305 	orrs.w	r3, r4, r5
 8010860:	d02b      	beq.n	80108ba <f_open+0x566>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8010862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010864:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8010868:	4618      	mov	r0, r3
 801086a:	f7fc ff93 	bl	800d794 <clust2sect>
 801086e:	67b8      	str	r0, [r7, #120]	; 0x78
 8010870:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010872:	2b00      	cmp	r3, #0
 8010874:	d103      	bne.n	801087e <f_open+0x52a>
						res = FR_INT_ERR;
 8010876:	2302      	movs	r3, #2
 8010878:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 801087c:	e01d      	b.n	80108ba <f_open+0x566>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 801087e:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8010882:	f04f 0200 	mov.w	r2, #0
 8010886:	f04f 0300 	mov.w	r3, #0
 801088a:	0a42      	lsrs	r2, r0, #9
 801088c:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 8010890:	0a4b      	lsrs	r3, r1, #9
 8010892:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010894:	441a      	add	r2, r3
 8010896:	69fb      	ldr	r3, [r7, #28]
 8010898:	645a      	str	r2, [r3, #68]	; 0x44
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 801089a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801089c:	7858      	ldrb	r0, [r3, #1]
 801089e:	69fb      	ldr	r3, [r7, #28]
 80108a0:	f103 0154 	add.w	r1, r3, #84	; 0x54
 80108a4:	69fb      	ldr	r3, [r7, #28]
 80108a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80108a8:	2301      	movs	r3, #1
 80108aa:	f7fc fa65 	bl	800cd78 <disk_read>
 80108ae:	4603      	mov	r3, r0
 80108b0:	2b00      	cmp	r3, #0
 80108b2:	d002      	beq.n	80108ba <f_open+0x566>
 80108b4:	2301      	movs	r3, #1
 80108b6:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80108ba:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80108be:	2b00      	cmp	r3, #0
 80108c0:	d002      	beq.n	80108c8 <f_open+0x574>
 80108c2:	69fb      	ldr	r3, [r7, #28]
 80108c4:	2200      	movs	r2, #0
 80108c6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80108c8:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 80108cc:	4618      	mov	r0, r3
 80108ce:	3798      	adds	r7, #152	; 0x98
 80108d0:	46bd      	mov	sp, r7
 80108d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080108d6 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80108d6:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80108da:	b08c      	sub	sp, #48	; 0x30
 80108dc:	af00      	add	r7, sp, #0
 80108de:	60f8      	str	r0, [r7, #12]
 80108e0:	60b9      	str	r1, [r7, #8]
 80108e2:	607a      	str	r2, [r7, #4]
 80108e4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80108e6:	68bb      	ldr	r3, [r7, #8]
 80108e8:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80108ea:	683b      	ldr	r3, [r7, #0]
 80108ec:	2200      	movs	r2, #0
 80108ee:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80108f0:	68fb      	ldr	r3, [r7, #12]
 80108f2:	f107 0210 	add.w	r2, r7, #16
 80108f6:	4611      	mov	r1, r2
 80108f8:	4618      	mov	r0, r3
 80108fa:	f7ff fcaf 	bl	801025c <validate>
 80108fe:	4603      	mov	r3, r0
 8010900:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8010904:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010908:	2b00      	cmp	r3, #0
 801090a:	d108      	bne.n	801091e <f_write+0x48>
 801090c:	68fb      	ldr	r3, [r7, #12]
 801090e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8010912:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8010916:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801091a:	2b00      	cmp	r3, #0
 801091c:	d002      	beq.n	8010924 <f_write+0x4e>
 801091e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010922:	e187      	b.n	8010c34 <f_write+0x35e>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8010924:	68fb      	ldr	r3, [r7, #12]
 8010926:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801092a:	f003 0302 	and.w	r3, r3, #2
 801092e:	2b00      	cmp	r3, #0
 8010930:	d101      	bne.n	8010936 <f_write+0x60>
 8010932:	2307      	movs	r3, #7
 8010934:	e17e      	b.n	8010c34 <f_write+0x35e>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8010936:	693b      	ldr	r3, [r7, #16]
 8010938:	781b      	ldrb	r3, [r3, #0]
 801093a:	2b04      	cmp	r3, #4
 801093c:	f000 816a 	beq.w	8010c14 <f_write+0x33e>
 8010940:	68fb      	ldr	r3, [r7, #12]
 8010942:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	18d1      	adds	r1, r2, r3
 801094a:	68fb      	ldr	r3, [r7, #12]
 801094c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8010950:	4613      	mov	r3, r2
 8010952:	4299      	cmp	r1, r3
 8010954:	f080 815e 	bcs.w	8010c14 <f_write+0x33e>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8010958:	68fb      	ldr	r3, [r7, #12]
 801095a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 801095e:	4613      	mov	r3, r2
 8010960:	43db      	mvns	r3, r3
 8010962:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8010964:	e156      	b.n	8010c14 <f_write+0x33e>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8010966:	68fb      	ldr	r3, [r7, #12]
 8010968:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 801096c:	f3c2 0408 	ubfx	r4, r2, #0, #9
 8010970:	2500      	movs	r5, #0
 8010972:	ea54 0305 	orrs.w	r3, r4, r5
 8010976:	f040 80fb 	bne.w	8010b70 <f_write+0x29a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 801097a:	68fb      	ldr	r3, [r7, #12]
 801097c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8010980:	f04f 0200 	mov.w	r2, #0
 8010984:	f04f 0300 	mov.w	r3, #0
 8010988:	0a42      	lsrs	r2, r0, #9
 801098a:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 801098e:	0a4b      	lsrs	r3, r1, #9
 8010990:	693b      	ldr	r3, [r7, #16]
 8010992:	895b      	ldrh	r3, [r3, #10]
 8010994:	3b01      	subs	r3, #1
 8010996:	4013      	ands	r3, r2
 8010998:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 801099a:	69bb      	ldr	r3, [r7, #24]
 801099c:	2b00      	cmp	r3, #0
 801099e:	d146      	bne.n	8010a2e <f_write+0x158>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80109a0:	68fb      	ldr	r3, [r7, #12]
 80109a2:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80109a6:	4313      	orrs	r3, r2
 80109a8:	d10c      	bne.n	80109c4 <f_write+0xee>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80109aa:	68fb      	ldr	r3, [r7, #12]
 80109ac:	689b      	ldr	r3, [r3, #8]
 80109ae:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80109b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109b2:	2b00      	cmp	r3, #0
 80109b4:	d11a      	bne.n	80109ec <f_write+0x116>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80109b6:	68fb      	ldr	r3, [r7, #12]
 80109b8:	2100      	movs	r1, #0
 80109ba:	4618      	mov	r0, r3
 80109bc:	f7fd fb0e 	bl	800dfdc <create_chain>
 80109c0:	62b8      	str	r0, [r7, #40]	; 0x28
 80109c2:	e013      	b.n	80109ec <f_write+0x116>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80109c4:	68fb      	ldr	r3, [r7, #12]
 80109c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80109c8:	2b00      	cmp	r3, #0
 80109ca:	d007      	beq.n	80109dc <f_write+0x106>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80109cc:	68fb      	ldr	r3, [r7, #12]
 80109ce:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80109d2:	68f8      	ldr	r0, [r7, #12]
 80109d4:	f7fd fc03 	bl	800e1de <clmt_clust>
 80109d8:	62b8      	str	r0, [r7, #40]	; 0x28
 80109da:	e007      	b.n	80109ec <f_write+0x116>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80109dc:	68fa      	ldr	r2, [r7, #12]
 80109de:	68fb      	ldr	r3, [r7, #12]
 80109e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80109e2:	4619      	mov	r1, r3
 80109e4:	4610      	mov	r0, r2
 80109e6:	f7fd faf9 	bl	800dfdc <create_chain>
 80109ea:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80109ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109ee:	2b00      	cmp	r3, #0
 80109f0:	f000 8115 	beq.w	8010c1e <f_write+0x348>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80109f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109f6:	2b01      	cmp	r3, #1
 80109f8:	d105      	bne.n	8010a06 <f_write+0x130>
 80109fa:	68fb      	ldr	r3, [r7, #12]
 80109fc:	2202      	movs	r2, #2
 80109fe:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8010a02:	2302      	movs	r3, #2
 8010a04:	e116      	b.n	8010c34 <f_write+0x35e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010a06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010a08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a0c:	d105      	bne.n	8010a1a <f_write+0x144>
 8010a0e:	68fb      	ldr	r3, [r7, #12]
 8010a10:	2201      	movs	r2, #1
 8010a12:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8010a16:	2301      	movs	r3, #1
 8010a18:	e10c      	b.n	8010c34 <f_write+0x35e>
				fp->clust = clst;			/* Update current cluster */
 8010a1a:	68fb      	ldr	r3, [r7, #12]
 8010a1c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010a1e:	641a      	str	r2, [r3, #64]	; 0x40
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8010a20:	68fb      	ldr	r3, [r7, #12]
 8010a22:	689b      	ldr	r3, [r3, #8]
 8010a24:	2b00      	cmp	r3, #0
 8010a26:	d102      	bne.n	8010a2e <f_write+0x158>
 8010a28:	68fb      	ldr	r3, [r7, #12]
 8010a2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010a2c:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8010a2e:	68fb      	ldr	r3, [r7, #12]
 8010a30:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010a34:	b25b      	sxtb	r3, r3
 8010a36:	2b00      	cmp	r3, #0
 8010a38:	da1b      	bge.n	8010a72 <f_write+0x19c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010a3a:	693b      	ldr	r3, [r7, #16]
 8010a3c:	7858      	ldrb	r0, [r3, #1]
 8010a3e:	68fb      	ldr	r3, [r7, #12]
 8010a40:	f103 0154 	add.w	r1, r3, #84	; 0x54
 8010a44:	68fb      	ldr	r3, [r7, #12]
 8010a46:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010a48:	2301      	movs	r3, #1
 8010a4a:	f7fc f9b5 	bl	800cdb8 <disk_write>
 8010a4e:	4603      	mov	r3, r0
 8010a50:	2b00      	cmp	r3, #0
 8010a52:	d005      	beq.n	8010a60 <f_write+0x18a>
 8010a54:	68fb      	ldr	r3, [r7, #12]
 8010a56:	2201      	movs	r2, #1
 8010a58:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8010a5c:	2301      	movs	r3, #1
 8010a5e:	e0e9      	b.n	8010c34 <f_write+0x35e>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010a60:	68fb      	ldr	r3, [r7, #12]
 8010a62:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010a66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010a6a:	b2da      	uxtb	r2, r3
 8010a6c:	68fb      	ldr	r3, [r7, #12]
 8010a6e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8010a72:	693a      	ldr	r2, [r7, #16]
 8010a74:	68fb      	ldr	r3, [r7, #12]
 8010a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010a78:	4619      	mov	r1, r3
 8010a7a:	4610      	mov	r0, r2
 8010a7c:	f7fc fe8a 	bl	800d794 <clust2sect>
 8010a80:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8010a82:	697b      	ldr	r3, [r7, #20]
 8010a84:	2b00      	cmp	r3, #0
 8010a86:	d105      	bne.n	8010a94 <f_write+0x1be>
 8010a88:	68fb      	ldr	r3, [r7, #12]
 8010a8a:	2202      	movs	r2, #2
 8010a8c:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8010a90:	2302      	movs	r3, #2
 8010a92:	e0cf      	b.n	8010c34 <f_write+0x35e>
			sect += csect;
 8010a94:	697a      	ldr	r2, [r7, #20]
 8010a96:	69bb      	ldr	r3, [r7, #24]
 8010a98:	4413      	add	r3, r2
 8010a9a:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	0a5b      	lsrs	r3, r3, #9
 8010aa0:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8010aa2:	6a3b      	ldr	r3, [r7, #32]
 8010aa4:	2b00      	cmp	r3, #0
 8010aa6:	d03f      	beq.n	8010b28 <f_write+0x252>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8010aa8:	69ba      	ldr	r2, [r7, #24]
 8010aaa:	6a3b      	ldr	r3, [r7, #32]
 8010aac:	4413      	add	r3, r2
 8010aae:	693a      	ldr	r2, [r7, #16]
 8010ab0:	8952      	ldrh	r2, [r2, #10]
 8010ab2:	4293      	cmp	r3, r2
 8010ab4:	d905      	bls.n	8010ac2 <f_write+0x1ec>
					cc = fs->csize - csect;
 8010ab6:	693b      	ldr	r3, [r7, #16]
 8010ab8:	895b      	ldrh	r3, [r3, #10]
 8010aba:	461a      	mov	r2, r3
 8010abc:	69bb      	ldr	r3, [r7, #24]
 8010abe:	1ad3      	subs	r3, r2, r3
 8010ac0:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010ac2:	693b      	ldr	r3, [r7, #16]
 8010ac4:	7858      	ldrb	r0, [r3, #1]
 8010ac6:	6a3b      	ldr	r3, [r7, #32]
 8010ac8:	697a      	ldr	r2, [r7, #20]
 8010aca:	69f9      	ldr	r1, [r7, #28]
 8010acc:	f7fc f974 	bl	800cdb8 <disk_write>
 8010ad0:	4603      	mov	r3, r0
 8010ad2:	2b00      	cmp	r3, #0
 8010ad4:	d005      	beq.n	8010ae2 <f_write+0x20c>
 8010ad6:	68fb      	ldr	r3, [r7, #12]
 8010ad8:	2201      	movs	r2, #1
 8010ada:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8010ade:	2301      	movs	r3, #1
 8010ae0:	e0a8      	b.n	8010c34 <f_write+0x35e>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8010ae2:	68fb      	ldr	r3, [r7, #12]
 8010ae4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010ae6:	697b      	ldr	r3, [r7, #20]
 8010ae8:	1ad3      	subs	r3, r2, r3
 8010aea:	6a3a      	ldr	r2, [r7, #32]
 8010aec:	429a      	cmp	r2, r3
 8010aee:	d917      	bls.n	8010b20 <f_write+0x24a>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8010af0:	68fb      	ldr	r3, [r7, #12]
 8010af2:	f103 0054 	add.w	r0, r3, #84	; 0x54
 8010af6:	68fb      	ldr	r3, [r7, #12]
 8010af8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010afa:	697b      	ldr	r3, [r7, #20]
 8010afc:	1ad3      	subs	r3, r2, r3
 8010afe:	025b      	lsls	r3, r3, #9
 8010b00:	69fa      	ldr	r2, [r7, #28]
 8010b02:	4413      	add	r3, r2
 8010b04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8010b08:	4619      	mov	r1, r3
 8010b0a:	f7fc fb78 	bl	800d1fe <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8010b0e:	68fb      	ldr	r3, [r7, #12]
 8010b10:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010b14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010b18:	b2da      	uxtb	r2, r3
 8010b1a:	68fb      	ldr	r3, [r7, #12]
 8010b1c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8010b20:	6a3b      	ldr	r3, [r7, #32]
 8010b22:	025b      	lsls	r3, r3, #9
 8010b24:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8010b26:	e04a      	b.n	8010bbe <f_write+0x2e8>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010b28:	68fb      	ldr	r3, [r7, #12]
 8010b2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010b2c:	697a      	ldr	r2, [r7, #20]
 8010b2e:	429a      	cmp	r2, r3
 8010b30:	d01b      	beq.n	8010b6a <f_write+0x294>
				fp->fptr < fp->obj.objsize &&
 8010b32:	68fb      	ldr	r3, [r7, #12]
 8010b34:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8010b38:	68fb      	ldr	r3, [r7, #12]
 8010b3a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010b3e:	4290      	cmp	r0, r2
 8010b40:	eb71 0303 	sbcs.w	r3, r1, r3
 8010b44:	d211      	bcs.n	8010b6a <f_write+0x294>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8010b46:	693b      	ldr	r3, [r7, #16]
 8010b48:	7858      	ldrb	r0, [r3, #1]
 8010b4a:	68fb      	ldr	r3, [r7, #12]
 8010b4c:	f103 0154 	add.w	r1, r3, #84	; 0x54
 8010b50:	2301      	movs	r3, #1
 8010b52:	697a      	ldr	r2, [r7, #20]
 8010b54:	f7fc f910 	bl	800cd78 <disk_read>
 8010b58:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8010b5a:	2b00      	cmp	r3, #0
 8010b5c:	d005      	beq.n	8010b6a <f_write+0x294>
					ABORT(fs, FR_DISK_ERR);
 8010b5e:	68fb      	ldr	r3, [r7, #12]
 8010b60:	2201      	movs	r2, #1
 8010b62:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8010b66:	2301      	movs	r3, #1
 8010b68:	e064      	b.n	8010c34 <f_write+0x35e>
			}
#endif
			fp->sect = sect;
 8010b6a:	68fb      	ldr	r3, [r7, #12]
 8010b6c:	697a      	ldr	r2, [r7, #20]
 8010b6e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8010b70:	68fb      	ldr	r3, [r7, #12]
 8010b72:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8010b76:	4613      	mov	r3, r2
 8010b78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010b7c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8010b80:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8010b82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	429a      	cmp	r2, r3
 8010b88:	d901      	bls.n	8010b8e <f_write+0x2b8>
 8010b8a:	687b      	ldr	r3, [r7, #4]
 8010b8c:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8010b8e:	68fb      	ldr	r3, [r7, #12]
 8010b90:	f103 0154 	add.w	r1, r3, #84	; 0x54
 8010b94:	68fb      	ldr	r3, [r7, #12]
 8010b96:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8010b9a:	4613      	mov	r3, r2
 8010b9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010ba0:	440b      	add	r3, r1
 8010ba2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010ba4:	69f9      	ldr	r1, [r7, #28]
 8010ba6:	4618      	mov	r0, r3
 8010ba8:	f7fc fb29 	bl	800d1fe <mem_cpy>
		fp->flag |= FA_DIRTY;
 8010bac:	68fb      	ldr	r3, [r7, #12]
 8010bae:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010bb2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8010bb6:	b2da      	uxtb	r2, r3
 8010bb8:	68fb      	ldr	r3, [r7, #12]
 8010bba:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8010bbe:	69fa      	ldr	r2, [r7, #28]
 8010bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010bc2:	4413      	add	r3, r2
 8010bc4:	61fb      	str	r3, [r7, #28]
 8010bc6:	68fb      	ldr	r3, [r7, #12]
 8010bc8:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8010bcc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010bce:	2000      	movs	r0, #0
 8010bd0:	4688      	mov	r8, r1
 8010bd2:	4681      	mov	r9, r0
 8010bd4:	eb12 0a08 	adds.w	sl, r2, r8
 8010bd8:	eb43 0b09 	adc.w	fp, r3, r9
 8010bdc:	68fb      	ldr	r3, [r7, #12]
 8010bde:	e9c3 ab0e 	strd	sl, fp, [r3, #56]	; 0x38
 8010be2:	68fb      	ldr	r3, [r7, #12]
 8010be4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8010be8:	68f9      	ldr	r1, [r7, #12]
 8010bea:	e9d1 010e 	ldrd	r0, r1, [r1, #56]	; 0x38
 8010bee:	4282      	cmp	r2, r0
 8010bf0:	eb73 0c01 	sbcs.w	ip, r3, r1
 8010bf4:	d201      	bcs.n	8010bfa <f_write+0x324>
 8010bf6:	4602      	mov	r2, r0
 8010bf8:	460b      	mov	r3, r1
 8010bfa:	68f9      	ldr	r1, [r7, #12]
 8010bfc:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8010c00:	683b      	ldr	r3, [r7, #0]
 8010c02:	681a      	ldr	r2, [r3, #0]
 8010c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c06:	441a      	add	r2, r3
 8010c08:	683b      	ldr	r3, [r7, #0]
 8010c0a:	601a      	str	r2, [r3, #0]
 8010c0c:	687a      	ldr	r2, [r7, #4]
 8010c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c10:	1ad3      	subs	r3, r2, r3
 8010c12:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8010c14:	687b      	ldr	r3, [r7, #4]
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	f47f aea5 	bne.w	8010966 <f_write+0x90>
 8010c1c:	e000      	b.n	8010c20 <f_write+0x34a>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8010c1e:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8010c20:	68fb      	ldr	r3, [r7, #12]
 8010c22:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010c26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010c2a:	b2da      	uxtb	r2, r3
 8010c2c:	68fb      	ldr	r3, [r7, #12]
 8010c2e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

	LEAVE_FF(fs, FR_OK);
 8010c32:	2300      	movs	r3, #0
}
 8010c34:	4618      	mov	r0, r3
 8010c36:	3730      	adds	r7, #48	; 0x30
 8010c38:	46bd      	mov	sp, r7
 8010c3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08010c3e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8010c3e:	b580      	push	{r7, lr}
 8010c40:	b09a      	sub	sp, #104	; 0x68
 8010c42:	af00      	add	r7, sp, #0
 8010c44:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8010c4c:	4611      	mov	r1, r2
 8010c4e:	4618      	mov	r0, r3
 8010c50:	f7ff fb04 	bl	801025c <validate>
 8010c54:	4603      	mov	r3, r0
 8010c56:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 8010c5a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010c5e:	2b00      	cmp	r3, #0
 8010c60:	f040 8105 	bne.w	8010e6e <f_sync+0x230>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8010c64:	687b      	ldr	r3, [r7, #4]
 8010c66:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010c6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010c6e:	2b00      	cmp	r3, #0
 8010c70:	f000 80fd 	beq.w	8010e6e <f_sync+0x230>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010c7a:	b25b      	sxtb	r3, r3
 8010c7c:	2b00      	cmp	r3, #0
 8010c7e:	da17      	bge.n	8010cb0 <f_sync+0x72>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8010c80:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010c82:	7858      	ldrb	r0, [r3, #1]
 8010c84:	687b      	ldr	r3, [r7, #4]
 8010c86:	f103 0154 	add.w	r1, r3, #84	; 0x54
 8010c8a:	687b      	ldr	r3, [r7, #4]
 8010c8c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010c8e:	2301      	movs	r3, #1
 8010c90:	f7fc f892 	bl	800cdb8 <disk_write>
 8010c94:	4603      	mov	r3, r0
 8010c96:	2b00      	cmp	r3, #0
 8010c98:	d001      	beq.n	8010c9e <f_sync+0x60>
 8010c9a:	2301      	movs	r3, #1
 8010c9c:	e0e9      	b.n	8010e72 <f_sync+0x234>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010ca4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010ca8:	b2da      	uxtb	r2, r3
 8010caa:	687b      	ldr	r3, [r7, #4]
 8010cac:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8010cb0:	f7f9 fa24 	bl	800a0fc <get_fattime>
 8010cb4:	6638      	str	r0, [r7, #96]	; 0x60
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 8010cb6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010cb8:	781b      	ldrb	r3, [r3, #0]
 8010cba:	2b04      	cmp	r3, #4
 8010cbc:	f040 808c 	bne.w	8010dd8 <f_sync+0x19a>
				res = fill_first_frag(&fp->obj);	/* Fill first fragment on the FAT if needed */
 8010cc0:	687b      	ldr	r3, [r7, #4]
 8010cc2:	4618      	mov	r0, r3
 8010cc4:	f7fd f876 	bl	800ddb4 <fill_first_frag>
 8010cc8:	4603      	mov	r3, r0
 8010cca:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				if (res == FR_OK) {
 8010cce:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010cd2:	2b00      	cmp	r3, #0
 8010cd4:	d10a      	bne.n	8010cec <f_sync+0xae>
					res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 8010cd6:	6878      	ldr	r0, [r7, #4]
 8010cd8:	687b      	ldr	r3, [r7, #4]
 8010cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010cdc:	f04f 32ff 	mov.w	r2, #4294967295
 8010ce0:	4619      	mov	r1, r3
 8010ce2:	f7fd f896 	bl	800de12 <fill_last_frag>
 8010ce6:	4603      	mov	r3, r0
 8010ce8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
				if (res == FR_OK) {
 8010cec:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010cf0:	2b00      	cmp	r3, #0
 8010cf2:	f040 80bc 	bne.w	8010e6e <f_sync+0x230>
					INIT_NAMBUF(fs);
					res = load_obj_dir(&dj, &fp->obj);	/* Load directory entry block */
 8010cf6:	687a      	ldr	r2, [r7, #4]
 8010cf8:	f107 0308 	add.w	r3, r7, #8
 8010cfc:	4611      	mov	r1, r2
 8010cfe:	4618      	mov	r0, r3
 8010d00:	f7fd ffb8 	bl	800ec74 <load_obj_dir>
 8010d04:	4603      	mov	r3, r0
 8010d06:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (res == FR_OK) {
 8010d0a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010d0e:	2b00      	cmp	r3, #0
 8010d10:	f040 80ad 	bne.w	8010e6e <f_sync+0x230>
						fs->dirbuf[XDIR_Attr] |= AM_ARC;				/* Set archive bit */
 8010d14:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010d16:	691b      	ldr	r3, [r3, #16]
 8010d18:	3304      	adds	r3, #4
 8010d1a:	781a      	ldrb	r2, [r3, #0]
 8010d1c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010d1e:	691b      	ldr	r3, [r3, #16]
 8010d20:	3304      	adds	r3, #4
 8010d22:	f042 0220 	orr.w	r2, r2, #32
 8010d26:	b2d2      	uxtb	r2, r2
 8010d28:	701a      	strb	r2, [r3, #0]
						fs->dirbuf[XDIR_GenFlags] = fp->obj.stat | 1;	/* Update file allocation info */
 8010d2a:	687b      	ldr	r3, [r7, #4]
 8010d2c:	79da      	ldrb	r2, [r3, #7]
 8010d2e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010d30:	691b      	ldr	r3, [r3, #16]
 8010d32:	3321      	adds	r3, #33	; 0x21
 8010d34:	f042 0201 	orr.w	r2, r2, #1
 8010d38:	b2d2      	uxtb	r2, r2
 8010d3a:	701a      	strb	r2, [r3, #0]
						st_dword(fs->dirbuf + XDIR_FstClus, fp->obj.sclust);
 8010d3c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010d3e:	691b      	ldr	r3, [r3, #16]
 8010d40:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8010d44:	687b      	ldr	r3, [r7, #4]
 8010d46:	689b      	ldr	r3, [r3, #8]
 8010d48:	4619      	mov	r1, r3
 8010d4a:	4610      	mov	r0, r2
 8010d4c:	f7fc f9a3 	bl	800d096 <st_dword>
						st_qword(fs->dirbuf + XDIR_FileSize, fp->obj.objsize);
 8010d50:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010d52:	691b      	ldr	r3, [r3, #16]
 8010d54:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8010d58:	687b      	ldr	r3, [r7, #4]
 8010d5a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8010d5e:	4608      	mov	r0, r1
 8010d60:	f7fc f9c5 	bl	800d0ee <st_qword>
						st_qword(fs->dirbuf + XDIR_ValidFileSize, fp->obj.objsize);
 8010d64:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010d66:	691b      	ldr	r3, [r3, #16]
 8010d68:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8010d6c:	687b      	ldr	r3, [r7, #4]
 8010d6e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8010d72:	4608      	mov	r0, r1
 8010d74:	f7fc f9bb 	bl	800d0ee <st_qword>
						st_dword(fs->dirbuf + XDIR_ModTime, tm);		/* Update modified time */
 8010d78:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010d7a:	691b      	ldr	r3, [r3, #16]
 8010d7c:	330c      	adds	r3, #12
 8010d7e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8010d80:	4618      	mov	r0, r3
 8010d82:	f7fc f988 	bl	800d096 <st_dword>
						fs->dirbuf[XDIR_ModTime10] = 0;
 8010d86:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010d88:	691b      	ldr	r3, [r3, #16]
 8010d8a:	3315      	adds	r3, #21
 8010d8c:	2200      	movs	r2, #0
 8010d8e:	701a      	strb	r2, [r3, #0]
						st_dword(fs->dirbuf + XDIR_AccTime, 0);
 8010d90:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010d92:	691b      	ldr	r3, [r3, #16]
 8010d94:	3310      	adds	r3, #16
 8010d96:	2100      	movs	r1, #0
 8010d98:	4618      	mov	r0, r3
 8010d9a:	f7fc f97c 	bl	800d096 <st_dword>
						res = store_xdir(&dj);	/* Restore it to the directory */
 8010d9e:	f107 0308 	add.w	r3, r7, #8
 8010da2:	4618      	mov	r0, r3
 8010da4:	f7fd ff9c 	bl	800ece0 <store_xdir>
 8010da8:	4603      	mov	r3, r0
 8010daa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 8010dae:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d15b      	bne.n	8010e6e <f_sync+0x230>
							res = sync_fs(fs);
 8010db6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010db8:	4618      	mov	r0, r3
 8010dba:	f7fc fc7d 	bl	800d6b8 <sync_fs>
 8010dbe:	4603      	mov	r3, r0
 8010dc0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fp->flag &= (BYTE)~FA_MODIFIED;
 8010dc4:	687b      	ldr	r3, [r7, #4]
 8010dc6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010dca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010dce:	b2da      	uxtb	r2, r3
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8010dd6:	e04a      	b.n	8010e6e <f_sync+0x230>
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8010dd8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010dde:	4619      	mov	r1, r3
 8010de0:	4610      	mov	r0, r2
 8010de2:	f7fc fc3b 	bl	800d65c <move_window>
 8010de6:	4603      	mov	r3, r0
 8010de8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				if (res == FR_OK) {
 8010dec:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010df0:	2b00      	cmp	r3, #0
 8010df2:	d13c      	bne.n	8010e6e <f_sync+0x230>
					dir = fp->dir_ptr;
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010df8:	65fb      	str	r3, [r7, #92]	; 0x5c
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8010dfa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010dfc:	330b      	adds	r3, #11
 8010dfe:	781a      	ldrb	r2, [r3, #0]
 8010e00:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010e02:	330b      	adds	r3, #11
 8010e04:	f042 0220 	orr.w	r2, r2, #32
 8010e08:	b2d2      	uxtb	r2, r2
 8010e0a:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8010e0c:	687b      	ldr	r3, [r7, #4]
 8010e0e:	6818      	ldr	r0, [r3, #0]
 8010e10:	687b      	ldr	r3, [r7, #4]
 8010e12:	689b      	ldr	r3, [r3, #8]
 8010e14:	461a      	mov	r2, r3
 8010e16:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8010e18:	f7fd fbfb 	bl	800e612 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8010e1c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010e1e:	f103 001c 	add.w	r0, r3, #28
 8010e22:	687b      	ldr	r3, [r7, #4]
 8010e24:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8010e28:	4613      	mov	r3, r2
 8010e2a:	4619      	mov	r1, r3
 8010e2c:	f7fc f933 	bl	800d096 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8010e30:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010e32:	3316      	adds	r3, #22
 8010e34:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8010e36:	4618      	mov	r0, r3
 8010e38:	f7fc f92d 	bl	800d096 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8010e3c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010e3e:	3312      	adds	r3, #18
 8010e40:	2100      	movs	r1, #0
 8010e42:	4618      	mov	r0, r3
 8010e44:	f7fc f90c 	bl	800d060 <st_word>
					fs->wflag = 1;
 8010e48:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010e4a:	2201      	movs	r2, #1
 8010e4c:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8010e4e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010e50:	4618      	mov	r0, r3
 8010e52:	f7fc fc31 	bl	800d6b8 <sync_fs>
 8010e56:	4603      	mov	r3, r0
 8010e58:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					fp->flag &= (BYTE)~FA_MODIFIED;
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010e62:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010e66:	b2da      	uxtb	r2, r3
 8010e68:	687b      	ldr	r3, [r7, #4]
 8010e6a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8010e6e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8010e72:	4618      	mov	r0, r3
 8010e74:	3768      	adds	r7, #104	; 0x68
 8010e76:	46bd      	mov	sp, r7
 8010e78:	bd80      	pop	{r7, pc}

08010e7a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8010e7a:	b580      	push	{r7, lr}
 8010e7c:	b084      	sub	sp, #16
 8010e7e:	af00      	add	r7, sp, #0
 8010e80:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8010e82:	6878      	ldr	r0, [r7, #4]
 8010e84:	f7ff fedb 	bl	8010c3e <f_sync>
 8010e88:	4603      	mov	r3, r0
 8010e8a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8010e8c:	7bfb      	ldrb	r3, [r7, #15]
 8010e8e:	2b00      	cmp	r3, #0
 8010e90:	d118      	bne.n	8010ec4 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8010e92:	687b      	ldr	r3, [r7, #4]
 8010e94:	f107 0208 	add.w	r2, r7, #8
 8010e98:	4611      	mov	r1, r2
 8010e9a:	4618      	mov	r0, r3
 8010e9c:	f7ff f9de 	bl	801025c <validate>
 8010ea0:	4603      	mov	r3, r0
 8010ea2:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8010ea4:	7bfb      	ldrb	r3, [r7, #15]
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	d10c      	bne.n	8010ec4 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010eae:	4618      	mov	r0, r3
 8010eb0:	f7fc fb30 	bl	800d514 <dec_lock>
 8010eb4:	4603      	mov	r3, r0
 8010eb6:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8010eb8:	7bfb      	ldrb	r3, [r7, #15]
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d102      	bne.n	8010ec4 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	2200      	movs	r2, #0
 8010ec2:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8010ec4:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ec6:	4618      	mov	r0, r3
 8010ec8:	3710      	adds	r7, #16
 8010eca:	46bd      	mov	sp, r7
 8010ecc:	bd80      	pop	{r7, pc}

08010ece <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8010ece:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010ed2:	b0b6      	sub	sp, #216	; 0xd8
 8010ed4:	af00      	add	r7, sp, #0
 8010ed6:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
 8010eda:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8010ede:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8010ee2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8010ee6:	4619      	mov	r1, r3
 8010ee8:	4610      	mov	r0, r2
 8010eea:	f7ff f9b7 	bl	801025c <validate>
 8010eee:	4603      	mov	r3, r0
 8010ef0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
	if (res == FR_OK) res = (FRESULT)fp->err;
 8010ef4:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8010ef8:	2b00      	cmp	r3, #0
 8010efa:	d105      	bne.n	8010f08 <f_lseek+0x3a>
 8010efc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8010f00:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8010f04:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
 8010f08:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	d111      	bne.n	8010f34 <f_lseek+0x66>
 8010f10:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8010f14:	781b      	ldrb	r3, [r3, #0]
 8010f16:	2b04      	cmp	r3, #4
 8010f18:	d10c      	bne.n	8010f34 <f_lseek+0x66>
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 8010f1a:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8010f1e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8010f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010f24:	f04f 32ff 	mov.w	r2, #4294967295
 8010f28:	4619      	mov	r1, r3
 8010f2a:	f7fc ff72 	bl	800de12 <fill_last_frag>
 8010f2e:	4603      	mov	r3, r0
 8010f30:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8010f34:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	d002      	beq.n	8010f42 <f_lseek+0x74>
 8010f3c:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8010f40:	e38c      	b.n	801165c <f_lseek+0x78e>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8010f42:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8010f46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010f48:	2b00      	cmp	r3, #0
 8010f4a:	f000 8141 	beq.w	80111d0 <f_lseek+0x302>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8010f4e:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8010f52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010f56:	bf08      	it	eq
 8010f58:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 8010f5c:	f040 8087 	bne.w	801106e <f_lseek+0x1a0>
			tbl = fp->cltbl;
 8010f60:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8010f64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010f66:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8010f6a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8010f6e:	1d1a      	adds	r2, r3, #4
 8010f70:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8010f74:	681b      	ldr	r3, [r3, #0]
 8010f76:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8010f7a:	2302      	movs	r3, #2
 8010f7c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
			cl = fp->obj.sclust;		/* Origin of the chain */
 8010f80:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8010f84:	689b      	ldr	r3, [r3, #8]
 8010f86:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
			if (cl) {
 8010f8a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010f8e:	2b00      	cmp	r3, #0
 8010f90:	d058      	beq.n	8011044 <f_lseek+0x176>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8010f92:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010f96:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8010f9a:	2300      	movs	r3, #0
 8010f9c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8010fa0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8010fa4:	3302      	adds	r3, #2
 8010fa6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
					do {
						pcl = cl; ncl++;
 8010faa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010fae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8010fb2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8010fb6:	3301      	adds	r3, #1
 8010fb8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
						cl = get_fat(&fp->obj, cl);
 8010fbc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8010fc0:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 8010fc4:	4618      	mov	r0, r3
 8010fc6:	f7fc fc05 	bl	800d7d4 <get_fat>
 8010fca:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8010fce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010fd2:	2b01      	cmp	r3, #1
 8010fd4:	d806      	bhi.n	8010fe4 <f_lseek+0x116>
 8010fd6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8010fda:	2202      	movs	r2, #2
 8010fdc:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8010fe0:	2302      	movs	r3, #2
 8010fe2:	e33b      	b.n	801165c <f_lseek+0x78e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010fe4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010fec:	d106      	bne.n	8010ffc <f_lseek+0x12e>
 8010fee:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8010ff2:	2201      	movs	r2, #1
 8010ff4:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8010ff8:	2301      	movs	r3, #1
 8010ffa:	e32f      	b.n	801165c <f_lseek+0x78e>
					} while (cl == pcl + 1);
 8010ffc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8011000:	3301      	adds	r3, #1
 8011002:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8011006:	429a      	cmp	r2, r3
 8011008:	d0cf      	beq.n	8010faa <f_lseek+0xdc>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 801100a:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 801100e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8011012:	429a      	cmp	r2, r3
 8011014:	d80f      	bhi.n	8011036 <f_lseek+0x168>
						*tbl++ = ncl; *tbl++ = tcl;
 8011016:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801101a:	1d1a      	adds	r2, r3, #4
 801101c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8011020:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8011024:	601a      	str	r2, [r3, #0]
 8011026:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801102a:	1d1a      	adds	r2, r3, #4
 801102c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8011030:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8011034:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8011036:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 801103a:	69db      	ldr	r3, [r3, #28]
 801103c:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8011040:	429a      	cmp	r2, r3
 8011042:	d3a6      	bcc.n	8010f92 <f_lseek+0xc4>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8011044:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011048:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801104a:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 801104e:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8011050:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8011054:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8011058:	429a      	cmp	r2, r3
 801105a:	d804      	bhi.n	8011066 <f_lseek+0x198>
				*tbl = 0;		/* Terminate table */
 801105c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8011060:	2200      	movs	r2, #0
 8011062:	601a      	str	r2, [r3, #0]
 8011064:	e2f8      	b.n	8011658 <f_lseek+0x78a>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8011066:	2311      	movs	r3, #17
 8011068:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 801106c:	e2f4      	b.n	8011658 <f_lseek+0x78a>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 801106e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011072:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8011076:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 801107a:	4290      	cmp	r0, r2
 801107c:	eb71 0303 	sbcs.w	r3, r1, r3
 8011080:	d205      	bcs.n	801108e <f_lseek+0x1c0>
 8011082:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011086:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 801108a:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
			fp->fptr = ofs;				/* Set file pointer */
 801108e:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 8011092:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8011096:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
			if (ofs) {
 801109a:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 801109e:	4313      	orrs	r3, r2
 80110a0:	f000 82da 	beq.w	8011658 <f_lseek+0x78a>
				fp->clust = clmt_clust(fp, ofs - 1);
 80110a4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80110a8:	f112 3aff 	adds.w	sl, r2, #4294967295
 80110ac:	f143 3bff 	adc.w	fp, r3, #4294967295
 80110b0:	4652      	mov	r2, sl
 80110b2:	465b      	mov	r3, fp
 80110b4:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 80110b8:	f7fd f891 	bl	800e1de <clmt_clust>
 80110bc:	4602      	mov	r2, r0
 80110be:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80110c2:	641a      	str	r2, [r3, #64]	; 0x40
				dsc = clust2sect(fs, fp->clust);
 80110c4:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80110c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80110cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80110ce:	4619      	mov	r1, r3
 80110d0:	4610      	mov	r0, r2
 80110d2:	f7fc fb5f 	bl	800d794 <clust2sect>
 80110d6:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
				if (!dsc) ABORT(fs, FR_INT_ERR);
 80110da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80110de:	2b00      	cmp	r3, #0
 80110e0:	d106      	bne.n	80110f0 <f_lseek+0x222>
 80110e2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80110e6:	2202      	movs	r2, #2
 80110e8:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 80110ec:	2302      	movs	r3, #2
 80110ee:	e2b5      	b.n	801165c <f_lseek+0x78e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 80110f0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80110f4:	1e54      	subs	r4, r2, #1
 80110f6:	f143 35ff 	adc.w	r5, r3, #4294967295
 80110fa:	f04f 0200 	mov.w	r2, #0
 80110fe:	f04f 0300 	mov.w	r3, #0
 8011102:	0a62      	lsrs	r2, r4, #9
 8011104:	ea42 52c5 	orr.w	r2, r2, r5, lsl #23
 8011108:	0a6b      	lsrs	r3, r5, #9
 801110a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 801110e:	895b      	ldrh	r3, [r3, #10]
 8011110:	3b01      	subs	r3, #1
 8011112:	4013      	ands	r3, r2
 8011114:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8011118:	4413      	add	r3, r2
 801111a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 801111e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011122:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8011126:	f3c2 0808 	ubfx	r8, r2, #0, #9
 801112a:	f04f 0900 	mov.w	r9, #0
 801112e:	ea58 0309 	orrs.w	r3, r8, r9
 8011132:	f000 8291 	beq.w	8011658 <f_lseek+0x78a>
 8011136:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801113a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801113c:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8011140:	429a      	cmp	r2, r3
 8011142:	f000 8289 	beq.w	8011658 <f_lseek+0x78a>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8011146:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801114a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801114e:	b25b      	sxtb	r3, r3
 8011150:	2b00      	cmp	r3, #0
 8011152:	da21      	bge.n	8011198 <f_lseek+0x2ca>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011154:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011158:	7858      	ldrb	r0, [r3, #1]
 801115a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801115e:	f103 0154 	add.w	r1, r3, #84	; 0x54
 8011162:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011166:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011168:	2301      	movs	r3, #1
 801116a:	f7fb fe25 	bl	800cdb8 <disk_write>
 801116e:	4603      	mov	r3, r0
 8011170:	2b00      	cmp	r3, #0
 8011172:	d006      	beq.n	8011182 <f_lseek+0x2b4>
 8011174:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011178:	2201      	movs	r2, #1
 801117a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 801117e:	2301      	movs	r3, #1
 8011180:	e26c      	b.n	801165c <f_lseek+0x78e>
						fp->flag &= (BYTE)~FA_DIRTY;
 8011182:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011186:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801118a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801118e:	b2da      	uxtb	r2, r3
 8011190:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011194:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8011198:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 801119c:	7858      	ldrb	r0, [r3, #1]
 801119e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80111a2:	f103 0154 	add.w	r1, r3, #84	; 0x54
 80111a6:	2301      	movs	r3, #1
 80111a8:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80111ac:	f7fb fde4 	bl	800cd78 <disk_read>
 80111b0:	4603      	mov	r3, r0
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	d006      	beq.n	80111c4 <f_lseek+0x2f6>
 80111b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80111ba:	2201      	movs	r2, #1
 80111bc:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 80111c0:	2301      	movs	r3, #1
 80111c2:	e24b      	b.n	801165c <f_lseek+0x78e>
#endif
					fp->sect = dsc;
 80111c4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80111c8:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80111cc:	645a      	str	r2, [r3, #68]	; 0x44
 80111ce:	e243      	b.n	8011658 <f_lseek+0x78a>
#endif

	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
 80111d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80111d4:	781b      	ldrb	r3, [r3, #0]
 80111d6:	2b04      	cmp	r3, #4
 80111d8:	d009      	beq.n	80111ee <f_lseek+0x320>
 80111da:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80111de:	2b01      	cmp	r3, #1
 80111e0:	d305      	bcc.n	80111ee <f_lseek+0x320>
 80111e2:	f04f 32ff 	mov.w	r2, #4294967295
 80111e6:	f04f 0300 	mov.w	r3, #0
 80111ea:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 80111ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80111f2:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80111f6:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80111fa:	4290      	cmp	r0, r2
 80111fc:	eb71 0303 	sbcs.w	r3, r1, r3
 8011200:	d20d      	bcs.n	801121e <f_lseek+0x350>
 8011202:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011206:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801120a:	f003 0302 	and.w	r3, r3, #2
 801120e:	2b00      	cmp	r3, #0
 8011210:	d105      	bne.n	801121e <f_lseek+0x350>
			ofs = fp->obj.objsize;
 8011212:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011216:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 801121a:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
		}
		ifptr = fp->fptr;
 801121e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011222:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8011226:	e9c7 232c 	strd	r2, r3, [r7, #176]	; 0xb0
		fp->fptr = nsect = 0;
 801122a:	2300      	movs	r3, #0
 801122c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8011230:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 8011234:	f04f 0200 	mov.w	r2, #0
 8011238:	f04f 0300 	mov.w	r3, #0
 801123c:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		if (ofs) {
 8011240:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8011244:	4313      	orrs	r3, r2
 8011246:	f000 818f 	beq.w	8011568 <f_lseek+0x69a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 801124a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 801124e:	895b      	ldrh	r3, [r3, #10]
 8011250:	025b      	lsls	r3, r3, #9
 8011252:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			if (ifptr > 0 &&
 8011256:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 801125a:	4313      	orrs	r3, r2
 801125c:	d06b      	beq.n	8011336 <f_lseek+0x468>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 801125e:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8011262:	1e51      	subs	r1, r2, #1
 8011264:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 8011268:	f143 33ff 	adc.w	r3, r3, #4294967295
 801126c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8011270:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8011274:	2200      	movs	r2, #0
 8011276:	67bb      	str	r3, [r7, #120]	; 0x78
 8011278:	67fa      	str	r2, [r7, #124]	; 0x7c
 801127a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 801127e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8011282:	f7ef f80d 	bl	80002a0 <__aeabi_uldivmod>
 8011286:	4602      	mov	r2, r0
 8011288:	460b      	mov	r3, r1
 801128a:	4614      	mov	r4, r2
 801128c:	461d      	mov	r5, r3
 801128e:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 8011292:	1e51      	subs	r1, r2, #1
 8011294:	6739      	str	r1, [r7, #112]	; 0x70
 8011296:	f143 33ff 	adc.w	r3, r3, #4294967295
 801129a:	677b      	str	r3, [r7, #116]	; 0x74
 801129c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80112a0:	2200      	movs	r2, #0
 80112a2:	66bb      	str	r3, [r7, #104]	; 0x68
 80112a4:	66fa      	str	r2, [r7, #108]	; 0x6c
 80112a6:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80112aa:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80112ae:	f7ee fff7 	bl	80002a0 <__aeabi_uldivmod>
 80112b2:	4602      	mov	r2, r0
 80112b4:	460b      	mov	r3, r1
			if (ifptr > 0 &&
 80112b6:	4294      	cmp	r4, r2
 80112b8:	eb75 0303 	sbcs.w	r3, r5, r3
 80112bc:	d33b      	bcc.n	8011336 <f_lseek+0x468>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 80112be:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 80112c2:	1e51      	subs	r1, r2, #1
 80112c4:	6639      	str	r1, [r7, #96]	; 0x60
 80112c6:	f143 33ff 	adc.w	r3, r3, #4294967295
 80112ca:	667b      	str	r3, [r7, #100]	; 0x64
 80112cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80112d0:	3b01      	subs	r3, #1
 80112d2:	2200      	movs	r2, #0
 80112d4:	65bb      	str	r3, [r7, #88]	; 0x58
 80112d6:	65fa      	str	r2, [r7, #92]	; 0x5c
 80112d8:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 80112dc:	460b      	mov	r3, r1
 80112de:	43db      	mvns	r3, r3
 80112e0:	653b      	str	r3, [r7, #80]	; 0x50
 80112e2:	4613      	mov	r3, r2
 80112e4:	43db      	mvns	r3, r3
 80112e6:	657b      	str	r3, [r7, #84]	; 0x54
 80112e8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80112ec:	4623      	mov	r3, r4
 80112ee:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80112f2:	4602      	mov	r2, r0
 80112f4:	4013      	ands	r3, r2
 80112f6:	64bb      	str	r3, [r7, #72]	; 0x48
 80112f8:	462b      	mov	r3, r5
 80112fa:	460a      	mov	r2, r1
 80112fc:	4013      	ands	r3, r2
 80112fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8011300:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011304:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8011308:	e9c3 120e 	strd	r1, r2, [r3, #56]	; 0x38
				ofs -= fp->fptr;
 801130c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011310:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8011314:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8011318:	1a14      	subs	r4, r2, r0
 801131a:	60bc      	str	r4, [r7, #8]
 801131c:	eb63 0301 	sbc.w	r3, r3, r1
 8011320:	60fb      	str	r3, [r7, #12]
 8011322:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8011326:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
				clst = fp->clust;
 801132a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801132e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011330:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8011334:	e031      	b.n	801139a <f_lseek+0x4cc>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8011336:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801133a:	689b      	ldr	r3, [r3, #8]
 801133c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8011340:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8011344:	2b00      	cmp	r3, #0
 8011346:	d123      	bne.n	8011390 <f_lseek+0x4c2>
					clst = create_chain(&fp->obj, 0);
 8011348:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801134c:	2100      	movs	r1, #0
 801134e:	4618      	mov	r0, r3
 8011350:	f7fc fe44 	bl	800dfdc <create_chain>
 8011354:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8011358:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 801135c:	2b01      	cmp	r3, #1
 801135e:	d106      	bne.n	801136e <f_lseek+0x4a0>
 8011360:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011364:	2202      	movs	r2, #2
 8011366:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 801136a:	2302      	movs	r3, #2
 801136c:	e176      	b.n	801165c <f_lseek+0x78e>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801136e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8011372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011376:	d106      	bne.n	8011386 <f_lseek+0x4b8>
 8011378:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801137c:	2201      	movs	r2, #1
 801137e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8011382:	2301      	movs	r3, #1
 8011384:	e16a      	b.n	801165c <f_lseek+0x78e>
					fp->obj.sclust = clst;
 8011386:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 801138a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 801138e:	6093      	str	r3, [r2, #8]
				}
#endif
				fp->clust = clst;
 8011390:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8011394:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8011398:	6413      	str	r3, [r2, #64]	; 0x40
			}
			if (clst != 0) {
 801139a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 801139e:	2b00      	cmp	r3, #0
 80113a0:	f000 80e2 	beq.w	8011568 <f_lseek+0x69a>
				while (ofs > bcs) {						/* Cluster following loop */
 80113a4:	e090      	b.n	80114c8 <f_lseek+0x5fa>
					ofs -= bcs; fp->fptr += bcs;
 80113a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80113aa:	2200      	movs	r2, #0
 80113ac:	643b      	str	r3, [r7, #64]	; 0x40
 80113ae:	647a      	str	r2, [r7, #68]	; 0x44
 80113b0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80113b4:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 80113b8:	4621      	mov	r1, r4
 80113ba:	1a51      	subs	r1, r2, r1
 80113bc:	6039      	str	r1, [r7, #0]
 80113be:	4629      	mov	r1, r5
 80113c0:	eb63 0301 	sbc.w	r3, r3, r1
 80113c4:	607b      	str	r3, [r7, #4]
 80113c6:	e9d7 3400 	ldrd	r3, r4, [r7]
 80113ca:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
 80113ce:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80113d2:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80113d6:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 80113da:	2000      	movs	r0, #0
 80113dc:	63b9      	str	r1, [r7, #56]	; 0x38
 80113de:	63f8      	str	r0, [r7, #60]	; 0x3c
 80113e0:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 80113e4:	4621      	mov	r1, r4
 80113e6:	1851      	adds	r1, r2, r1
 80113e8:	6339      	str	r1, [r7, #48]	; 0x30
 80113ea:	4629      	mov	r1, r5
 80113ec:	414b      	adcs	r3, r1
 80113ee:	637b      	str	r3, [r7, #52]	; 0x34
 80113f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80113f4:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 80113f8:	e9c3 120e 	strd	r1, r2, [r3, #56]	; 0x38
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 80113fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011400:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8011404:	f003 0302 	and.w	r3, r3, #2
 8011408:	2b00      	cmp	r3, #0
 801140a:	d031      	beq.n	8011470 <f_lseek+0x5a2>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
 801140c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011410:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8011414:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011418:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 801141c:	4282      	cmp	r2, r0
 801141e:	418b      	sbcs	r3, r1
 8011420:	d212      	bcs.n	8011448 <f_lseek+0x57a>
							fp->obj.objsize = fp->fptr;
 8011422:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011426:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 801142a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801142e:	e9c3 0104 	strd	r0, r1, [r3, #16]
							fp->flag |= FA_MODIFIED;
 8011432:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011436:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801143a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801143e:	b2db      	uxtb	r3, r3
 8011440:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8011444:	f882 3030 	strb.w	r3, [r2, #48]	; 0x30
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8011448:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801144c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8011450:	4618      	mov	r0, r3
 8011452:	f7fc fdc3 	bl	800dfdc <create_chain>
 8011456:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
						if (clst == 0) {				/* Clip file size in case of disk full */
 801145a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 801145e:	2b00      	cmp	r3, #0
 8011460:	d10f      	bne.n	8011482 <f_lseek+0x5b4>
							ofs = 0; break;
 8011462:	f04f 0200 	mov.w	r2, #0
 8011466:	f04f 0300 	mov.w	r3, #0
 801146a:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
 801146e:	e03b      	b.n	80114e8 <f_lseek+0x61a>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8011470:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011474:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8011478:	4618      	mov	r0, r3
 801147a:	f7fc f9ab 	bl	800d7d4 <get_fat>
 801147e:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011482:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8011486:	f1b3 3fff 	cmp.w	r3, #4294967295
 801148a:	d106      	bne.n	801149a <f_lseek+0x5cc>
 801148c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011490:	2201      	movs	r2, #1
 8011492:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8011496:	2301      	movs	r3, #1
 8011498:	e0e0      	b.n	801165c <f_lseek+0x78e>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 801149a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 801149e:	2b01      	cmp	r3, #1
 80114a0:	d906      	bls.n	80114b0 <f_lseek+0x5e2>
 80114a2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80114a6:	69da      	ldr	r2, [r3, #28]
 80114a8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80114ac:	4293      	cmp	r3, r2
 80114ae:	d306      	bcc.n	80114be <f_lseek+0x5f0>
 80114b0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80114b4:	2202      	movs	r2, #2
 80114b6:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 80114ba:	2302      	movs	r3, #2
 80114bc:	e0ce      	b.n	801165c <f_lseek+0x78e>
					fp->clust = clst;
 80114be:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80114c2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80114c6:	6413      	str	r3, [r2, #64]	; 0x40
				while (ofs > bcs) {						/* Cluster following loop */
 80114c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80114cc:	2200      	movs	r2, #0
 80114ce:	62bb      	str	r3, [r7, #40]	; 0x28
 80114d0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80114d2:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80114d6:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 80114da:	4621      	mov	r1, r4
 80114dc:	4291      	cmp	r1, r2
 80114de:	4629      	mov	r1, r5
 80114e0:	eb71 0303 	sbcs.w	r3, r1, r3
 80114e4:	f4ff af5f 	bcc.w	80113a6 <f_lseek+0x4d8>
				}
				fp->fptr += ofs;
 80114e8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80114ec:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80114f0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80114f4:	1884      	adds	r4, r0, r2
 80114f6:	623c      	str	r4, [r7, #32]
 80114f8:	eb41 0303 	adc.w	r3, r1, r3
 80114fc:	627b      	str	r3, [r7, #36]	; 0x24
 80114fe:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011502:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8011506:	e9c3 120e 	strd	r1, r2, [r3, #56]	; 0x38
				if (ofs % SS(fs)) {
 801150a:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 801150e:	f3c2 0308 	ubfx	r3, r2, #0, #9
 8011512:	61bb      	str	r3, [r7, #24]
 8011514:	2300      	movs	r3, #0
 8011516:	61fb      	str	r3, [r7, #28]
 8011518:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 801151c:	460b      	mov	r3, r1
 801151e:	4313      	orrs	r3, r2
 8011520:	d022      	beq.n	8011568 <f_lseek+0x69a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8011522:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011526:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 801152a:	4618      	mov	r0, r3
 801152c:	f7fc f932 	bl	800d794 <clust2sect>
 8011530:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8011534:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8011538:	2b00      	cmp	r3, #0
 801153a:	d106      	bne.n	801154a <f_lseek+0x67c>
 801153c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011540:	2202      	movs	r2, #2
 8011542:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8011546:	2302      	movs	r3, #2
 8011548:	e088      	b.n	801165c <f_lseek+0x78e>
					nsect += (DWORD)(ofs / SS(fs));
 801154a:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 801154e:	f04f 0200 	mov.w	r2, #0
 8011552:	f04f 0300 	mov.w	r3, #0
 8011556:	0a42      	lsrs	r2, r0, #9
 8011558:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 801155c:	0a4b      	lsrs	r3, r1, #9
 801155e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8011562:	4413      	add	r3, r2
 8011564:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8011568:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801156c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8011570:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 8011574:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 8011578:	4290      	cmp	r0, r2
 801157a:	eb71 0303 	sbcs.w	r3, r1, r3
 801157e:	d212      	bcs.n	80115a6 <f_lseek+0x6d8>
			fp->obj.objsize = fp->fptr;
 8011580:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011584:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8011588:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 801158c:	e9c1 2304 	strd	r2, r3, [r1, #16]
			fp->flag |= FA_MODIFIED;
 8011590:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011594:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8011598:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801159c:	b2da      	uxtb	r2, r3
 801159e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80115a2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 80115a6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80115aa:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80115ae:	f3c2 0308 	ubfx	r3, r2, #0, #9
 80115b2:	613b      	str	r3, [r7, #16]
 80115b4:	2300      	movs	r3, #0
 80115b6:	617b      	str	r3, [r7, #20]
 80115b8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80115bc:	460b      	mov	r3, r1
 80115be:	4313      	orrs	r3, r2
 80115c0:	d04a      	beq.n	8011658 <f_lseek+0x78a>
 80115c2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80115c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80115c8:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 80115cc:	429a      	cmp	r2, r3
 80115ce:	d043      	beq.n	8011658 <f_lseek+0x78a>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 80115d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80115d4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80115d8:	b25b      	sxtb	r3, r3
 80115da:	2b00      	cmp	r3, #0
 80115dc:	da21      	bge.n	8011622 <f_lseek+0x754>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80115de:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80115e2:	7858      	ldrb	r0, [r3, #1]
 80115e4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80115e8:	f103 0154 	add.w	r1, r3, #84	; 0x54
 80115ec:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80115f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80115f2:	2301      	movs	r3, #1
 80115f4:	f7fb fbe0 	bl	800cdb8 <disk_write>
 80115f8:	4603      	mov	r3, r0
 80115fa:	2b00      	cmp	r3, #0
 80115fc:	d006      	beq.n	801160c <f_lseek+0x73e>
 80115fe:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011602:	2201      	movs	r2, #1
 8011604:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8011608:	2301      	movs	r3, #1
 801160a:	e027      	b.n	801165c <f_lseek+0x78e>
				fp->flag &= (BYTE)~FA_DIRTY;
 801160c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011610:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8011614:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011618:	b2da      	uxtb	r2, r3
 801161a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801161e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8011622:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011626:	7858      	ldrb	r0, [r3, #1]
 8011628:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801162c:	f103 0154 	add.w	r1, r3, #84	; 0x54
 8011630:	2301      	movs	r3, #1
 8011632:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8011636:	f7fb fb9f 	bl	800cd78 <disk_read>
 801163a:	4603      	mov	r3, r0
 801163c:	2b00      	cmp	r3, #0
 801163e:	d006      	beq.n	801164e <f_lseek+0x780>
 8011640:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011644:	2201      	movs	r2, #1
 8011646:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 801164a:	2301      	movs	r3, #1
 801164c:	e006      	b.n	801165c <f_lseek+0x78e>
#endif
			fp->sect = nsect;
 801164e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011652:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8011656:	645a      	str	r2, [r3, #68]	; 0x44
		}
	}

	LEAVE_FF(fs, res);
 8011658:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 801165c:	4618      	mov	r0, r3
 801165e:	37d8      	adds	r7, #216	; 0xd8
 8011660:	46bd      	mov	sp, r7
 8011662:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08011666 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8011666:	b580      	push	{r7, lr}
 8011668:	b09a      	sub	sp, #104	; 0x68
 801166a:	af00      	add	r7, sp, #0
 801166c:	60f8      	str	r0, [r7, #12]
 801166e:	60b9      	str	r1, [r7, #8]
 8011670:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8011672:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8011676:	f107 030c 	add.w	r3, r7, #12
 801167a:	2200      	movs	r2, #0
 801167c:	4618      	mov	r0, r3
 801167e:	f7fe fa91 	bl	800fba4 <find_volume>
 8011682:	4603      	mov	r3, r0
 8011684:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 8011688:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801168c:	2b00      	cmp	r3, #0
 801168e:	f040 80e6 	bne.w	801185e <f_getfree+0x1f8>
		*fatfs = fs;				/* Return ptr to the fs object */
 8011692:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8011694:	687b      	ldr	r3, [r7, #4]
 8011696:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8011698:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801169a:	699a      	ldr	r2, [r3, #24]
 801169c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801169e:	69db      	ldr	r3, [r3, #28]
 80116a0:	3b02      	subs	r3, #2
 80116a2:	429a      	cmp	r2, r3
 80116a4:	d804      	bhi.n	80116b0 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 80116a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80116a8:	699a      	ldr	r2, [r3, #24]
 80116aa:	68bb      	ldr	r3, [r7, #8]
 80116ac:	601a      	str	r2, [r3, #0]
 80116ae:	e0d6      	b.n	801185e <f_getfree+0x1f8>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 80116b0:	2300      	movs	r3, #0
 80116b2:	663b      	str	r3, [r7, #96]	; 0x60
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 80116b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80116b6:	781b      	ldrb	r3, [r3, #0]
 80116b8:	2b01      	cmp	r3, #1
 80116ba:	d128      	bne.n	801170e <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 80116bc:	2302      	movs	r3, #2
 80116be:	65fb      	str	r3, [r7, #92]	; 0x5c
 80116c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80116c2:	613b      	str	r3, [r7, #16]
				do {
					stat = get_fat(&obj, clst);
 80116c4:	f107 0310 	add.w	r3, r7, #16
 80116c8:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80116ca:	4618      	mov	r0, r3
 80116cc:	f7fc f882 	bl	800d7d4 <get_fat>
 80116d0:	6478      	str	r0, [r7, #68]	; 0x44
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 80116d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80116d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80116d8:	d103      	bne.n	80116e2 <f_getfree+0x7c>
 80116da:	2301      	movs	r3, #1
 80116dc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80116e0:	e0b0      	b.n	8011844 <f_getfree+0x1de>
					if (stat == 1) { res = FR_INT_ERR; break; }
 80116e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80116e4:	2b01      	cmp	r3, #1
 80116e6:	d103      	bne.n	80116f0 <f_getfree+0x8a>
 80116e8:	2302      	movs	r3, #2
 80116ea:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80116ee:	e0a9      	b.n	8011844 <f_getfree+0x1de>
					if (stat == 0) nfree++;
 80116f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80116f2:	2b00      	cmp	r3, #0
 80116f4:	d102      	bne.n	80116fc <f_getfree+0x96>
 80116f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80116f8:	3301      	adds	r3, #1
 80116fa:	663b      	str	r3, [r7, #96]	; 0x60
				} while (++clst < fs->n_fatent);
 80116fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80116fe:	3301      	adds	r3, #1
 8011700:	65fb      	str	r3, [r7, #92]	; 0x5c
 8011702:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011704:	69db      	ldr	r3, [r3, #28]
 8011706:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8011708:	429a      	cmp	r2, r3
 801170a:	d3db      	bcc.n	80116c4 <f_getfree+0x5e>
 801170c:	e09a      	b.n	8011844 <f_getfree+0x1de>
			} else {
#if _FS_EXFAT
				if (fs->fs_type == FS_EXFAT) {	/* exFAT: Scan bitmap table */
 801170e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011710:	781b      	ldrb	r3, [r3, #0]
 8011712:	2b04      	cmp	r3, #4
 8011714:	d146      	bne.n	80117a4 <f_getfree+0x13e>
					BYTE bm;
					UINT b;

					clst = fs->n_fatent - 2;
 8011716:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011718:	69db      	ldr	r3, [r3, #28]
 801171a:	3b02      	subs	r3, #2
 801171c:	65fb      	str	r3, [r7, #92]	; 0x5c
					sect = fs->database;
 801171e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011722:	65bb      	str	r3, [r7, #88]	; 0x58
					i = 0;
 8011724:	2300      	movs	r3, #0
 8011726:	657b      	str	r3, [r7, #84]	; 0x54
					do {
						if (i == 0 && (res = move_window(fs, sect++)) != FR_OK) break;
 8011728:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801172a:	2b00      	cmp	r3, #0
 801172c:	d10d      	bne.n	801174a <f_getfree+0xe4>
 801172e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8011730:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011732:	1c5a      	adds	r2, r3, #1
 8011734:	65ba      	str	r2, [r7, #88]	; 0x58
 8011736:	4619      	mov	r1, r3
 8011738:	f7fb ff90 	bl	800d65c <move_window>
 801173c:	4603      	mov	r3, r0
 801173e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8011742:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8011746:	2b00      	cmp	r3, #0
 8011748:	d179      	bne.n	801183e <f_getfree+0x1d8>
						for (b = 8, bm = fs->win[i]; b && clst; b--, clst--) {
 801174a:	2308      	movs	r3, #8
 801174c:	64bb      	str	r3, [r7, #72]	; 0x48
 801174e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8011750:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011752:	4413      	add	r3, r2
 8011754:	3338      	adds	r3, #56	; 0x38
 8011756:	781b      	ldrb	r3, [r3, #0]
 8011758:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 801175c:	e013      	b.n	8011786 <f_getfree+0x120>
							if (!(bm & 1)) nfree++;
 801175e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011762:	f003 0301 	and.w	r3, r3, #1
 8011766:	2b00      	cmp	r3, #0
 8011768:	d102      	bne.n	8011770 <f_getfree+0x10a>
 801176a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801176c:	3301      	adds	r3, #1
 801176e:	663b      	str	r3, [r7, #96]	; 0x60
							bm >>= 1;
 8011770:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011774:	085b      	lsrs	r3, r3, #1
 8011776:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
						for (b = 8, bm = fs->win[i]; b && clst; b--, clst--) {
 801177a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801177c:	3b01      	subs	r3, #1
 801177e:	64bb      	str	r3, [r7, #72]	; 0x48
 8011780:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011782:	3b01      	subs	r3, #1
 8011784:	65fb      	str	r3, [r7, #92]	; 0x5c
 8011786:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011788:	2b00      	cmp	r3, #0
 801178a:	d002      	beq.n	8011792 <f_getfree+0x12c>
 801178c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801178e:	2b00      	cmp	r3, #0
 8011790:	d1e5      	bne.n	801175e <f_getfree+0xf8>
						}
						i = (i + 1) % SS(fs);
 8011792:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011794:	3301      	adds	r3, #1
 8011796:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801179a:	657b      	str	r3, [r7, #84]	; 0x54
					} while (clst);
 801179c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801179e:	2b00      	cmp	r3, #0
 80117a0:	d1c2      	bne.n	8011728 <f_getfree+0xc2>
 80117a2:	e04f      	b.n	8011844 <f_getfree+0x1de>
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 80117a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80117a6:	69db      	ldr	r3, [r3, #28]
 80117a8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80117aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80117ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80117ae:	65bb      	str	r3, [r7, #88]	; 0x58
					i = 0; p = 0;
 80117b0:	2300      	movs	r3, #0
 80117b2:	657b      	str	r3, [r7, #84]	; 0x54
 80117b4:	2300      	movs	r3, #0
 80117b6:	653b      	str	r3, [r7, #80]	; 0x50
					do {
						if (i == 0) {
 80117b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80117ba:	2b00      	cmp	r3, #0
 80117bc:	d113      	bne.n	80117e6 <f_getfree+0x180>
							res = move_window(fs, sect++);
 80117be:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80117c0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80117c2:	1c5a      	adds	r2, r3, #1
 80117c4:	65ba      	str	r2, [r7, #88]	; 0x58
 80117c6:	4619      	mov	r1, r3
 80117c8:	f7fb ff48 	bl	800d65c <move_window>
 80117cc:	4603      	mov	r3, r0
 80117ce:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							if (res != FR_OK) break;
 80117d2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80117d6:	2b00      	cmp	r3, #0
 80117d8:	d133      	bne.n	8011842 <f_getfree+0x1dc>
							p = fs->win;
 80117da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80117dc:	3338      	adds	r3, #56	; 0x38
 80117de:	653b      	str	r3, [r7, #80]	; 0x50
							i = SS(fs);
 80117e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80117e4:	657b      	str	r3, [r7, #84]	; 0x54
						}
						if (fs->fs_type == FS_FAT16) {
 80117e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80117e8:	781b      	ldrb	r3, [r3, #0]
 80117ea:	2b02      	cmp	r3, #2
 80117ec:	d10f      	bne.n	801180e <f_getfree+0x1a8>
							if (ld_word(p) == 0) nfree++;
 80117ee:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80117f0:	f7fb fb20 	bl	800ce34 <ld_word>
 80117f4:	4603      	mov	r3, r0
 80117f6:	2b00      	cmp	r3, #0
 80117f8:	d102      	bne.n	8011800 <f_getfree+0x19a>
 80117fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80117fc:	3301      	adds	r3, #1
 80117fe:	663b      	str	r3, [r7, #96]	; 0x60
							p += 2; i -= 2;
 8011800:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011802:	3302      	adds	r3, #2
 8011804:	653b      	str	r3, [r7, #80]	; 0x50
 8011806:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011808:	3b02      	subs	r3, #2
 801180a:	657b      	str	r3, [r7, #84]	; 0x54
 801180c:	e010      	b.n	8011830 <f_getfree+0x1ca>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 801180e:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8011810:	f7fb fb28 	bl	800ce64 <ld_dword>
 8011814:	4603      	mov	r3, r0
 8011816:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 801181a:	2b00      	cmp	r3, #0
 801181c:	d102      	bne.n	8011824 <f_getfree+0x1be>
 801181e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8011820:	3301      	adds	r3, #1
 8011822:	663b      	str	r3, [r7, #96]	; 0x60
							p += 4; i -= 4;
 8011824:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011826:	3304      	adds	r3, #4
 8011828:	653b      	str	r3, [r7, #80]	; 0x50
 801182a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801182c:	3b04      	subs	r3, #4
 801182e:	657b      	str	r3, [r7, #84]	; 0x54
						}
					} while (--clst);
 8011830:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011832:	3b01      	subs	r3, #1
 8011834:	65fb      	str	r3, [r7, #92]	; 0x5c
 8011836:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011838:	2b00      	cmp	r3, #0
 801183a:	d1bd      	bne.n	80117b8 <f_getfree+0x152>
 801183c:	e002      	b.n	8011844 <f_getfree+0x1de>
						if (i == 0 && (res = move_window(fs, sect++)) != FR_OK) break;
 801183e:	bf00      	nop
 8011840:	e000      	b.n	8011844 <f_getfree+0x1de>
							if (res != FR_OK) break;
 8011842:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8011844:	68bb      	ldr	r3, [r7, #8]
 8011846:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8011848:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 801184a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801184c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801184e:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8011850:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011852:	791a      	ldrb	r2, [r3, #4]
 8011854:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011856:	f042 0201 	orr.w	r2, r2, #1
 801185a:	b2d2      	uxtb	r2, r2
 801185c:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 801185e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8011862:	4618      	mov	r0, r3
 8011864:	3768      	adds	r7, #104	; 0x68
 8011866:	46bd      	mov	sp, r7
 8011868:	bd80      	pop	{r7, pc}
	...

0801186c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 801186c:	b480      	push	{r7}
 801186e:	b087      	sub	sp, #28
 8011870:	af00      	add	r7, sp, #0
 8011872:	60f8      	str	r0, [r7, #12]
 8011874:	60b9      	str	r1, [r7, #8]
 8011876:	4613      	mov	r3, r2
 8011878:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801187a:	2301      	movs	r3, #1
 801187c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801187e:	2300      	movs	r3, #0
 8011880:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8011882:	4b1f      	ldr	r3, [pc, #124]	; (8011900 <FATFS_LinkDriverEx+0x94>)
 8011884:	7e1b      	ldrb	r3, [r3, #24]
 8011886:	b2db      	uxtb	r3, r3
 8011888:	2b03      	cmp	r3, #3
 801188a:	d831      	bhi.n	80118f0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801188c:	4b1c      	ldr	r3, [pc, #112]	; (8011900 <FATFS_LinkDriverEx+0x94>)
 801188e:	7e1b      	ldrb	r3, [r3, #24]
 8011890:	b2db      	uxtb	r3, r3
 8011892:	461a      	mov	r2, r3
 8011894:	4b1a      	ldr	r3, [pc, #104]	; (8011900 <FATFS_LinkDriverEx+0x94>)
 8011896:	2100      	movs	r1, #0
 8011898:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801189a:	4b19      	ldr	r3, [pc, #100]	; (8011900 <FATFS_LinkDriverEx+0x94>)
 801189c:	7e1b      	ldrb	r3, [r3, #24]
 801189e:	b2db      	uxtb	r3, r3
 80118a0:	4a17      	ldr	r2, [pc, #92]	; (8011900 <FATFS_LinkDriverEx+0x94>)
 80118a2:	009b      	lsls	r3, r3, #2
 80118a4:	4413      	add	r3, r2
 80118a6:	68fa      	ldr	r2, [r7, #12]
 80118a8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80118aa:	4b15      	ldr	r3, [pc, #84]	; (8011900 <FATFS_LinkDriverEx+0x94>)
 80118ac:	7e1b      	ldrb	r3, [r3, #24]
 80118ae:	b2db      	uxtb	r3, r3
 80118b0:	461a      	mov	r2, r3
 80118b2:	4b13      	ldr	r3, [pc, #76]	; (8011900 <FATFS_LinkDriverEx+0x94>)
 80118b4:	4413      	add	r3, r2
 80118b6:	79fa      	ldrb	r2, [r7, #7]
 80118b8:	751a      	strb	r2, [r3, #20]
    DiskNum = disk.nbr++;
 80118ba:	4b11      	ldr	r3, [pc, #68]	; (8011900 <FATFS_LinkDriverEx+0x94>)
 80118bc:	7e1b      	ldrb	r3, [r3, #24]
 80118be:	b2db      	uxtb	r3, r3
 80118c0:	1c5a      	adds	r2, r3, #1
 80118c2:	b2d1      	uxtb	r1, r2
 80118c4:	4a0e      	ldr	r2, [pc, #56]	; (8011900 <FATFS_LinkDriverEx+0x94>)
 80118c6:	7611      	strb	r1, [r2, #24]
 80118c8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80118ca:	7dbb      	ldrb	r3, [r7, #22]
 80118cc:	3330      	adds	r3, #48	; 0x30
 80118ce:	b2da      	uxtb	r2, r3
 80118d0:	68bb      	ldr	r3, [r7, #8]
 80118d2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80118d4:	68bb      	ldr	r3, [r7, #8]
 80118d6:	3301      	adds	r3, #1
 80118d8:	223a      	movs	r2, #58	; 0x3a
 80118da:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80118dc:	68bb      	ldr	r3, [r7, #8]
 80118de:	3302      	adds	r3, #2
 80118e0:	222f      	movs	r2, #47	; 0x2f
 80118e2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80118e4:	68bb      	ldr	r3, [r7, #8]
 80118e6:	3303      	adds	r3, #3
 80118e8:	2200      	movs	r2, #0
 80118ea:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80118ec:	2300      	movs	r3, #0
 80118ee:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80118f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80118f2:	4618      	mov	r0, r3
 80118f4:	371c      	adds	r7, #28
 80118f6:	46bd      	mov	sp, r7
 80118f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118fc:	4770      	bx	lr
 80118fe:	bf00      	nop
 8011900:	200022ec 	.word	0x200022ec

08011904 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8011904:	b580      	push	{r7, lr}
 8011906:	b082      	sub	sp, #8
 8011908:	af00      	add	r7, sp, #0
 801190a:	6078      	str	r0, [r7, #4]
 801190c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801190e:	2200      	movs	r2, #0
 8011910:	6839      	ldr	r1, [r7, #0]
 8011912:	6878      	ldr	r0, [r7, #4]
 8011914:	f7ff ffaa 	bl	801186c <FATFS_LinkDriverEx>
 8011918:	4603      	mov	r3, r0
}
 801191a:	4618      	mov	r0, r3
 801191c:	3708      	adds	r7, #8
 801191e:	46bd      	mov	sp, r7
 8011920:	bd80      	pop	{r7, pc}
	...

08011924 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8011924:	b480      	push	{r7}
 8011926:	b085      	sub	sp, #20
 8011928:	af00      	add	r7, sp, #0
 801192a:	4603      	mov	r3, r0
 801192c:	6039      	str	r1, [r7, #0]
 801192e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8011930:	88fb      	ldrh	r3, [r7, #6]
 8011932:	2b7f      	cmp	r3, #127	; 0x7f
 8011934:	d802      	bhi.n	801193c <ff_convert+0x18>
		c = chr;
 8011936:	88fb      	ldrh	r3, [r7, #6]
 8011938:	81fb      	strh	r3, [r7, #14]
 801193a:	e025      	b.n	8011988 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 801193c:	683b      	ldr	r3, [r7, #0]
 801193e:	2b00      	cmp	r3, #0
 8011940:	d00b      	beq.n	801195a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8011942:	88fb      	ldrh	r3, [r7, #6]
 8011944:	2bff      	cmp	r3, #255	; 0xff
 8011946:	d805      	bhi.n	8011954 <ff_convert+0x30>
 8011948:	88fb      	ldrh	r3, [r7, #6]
 801194a:	3b80      	subs	r3, #128	; 0x80
 801194c:	4a12      	ldr	r2, [pc, #72]	; (8011998 <ff_convert+0x74>)
 801194e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011952:	e000      	b.n	8011956 <ff_convert+0x32>
 8011954:	2300      	movs	r3, #0
 8011956:	81fb      	strh	r3, [r7, #14]
 8011958:	e016      	b.n	8011988 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 801195a:	2300      	movs	r3, #0
 801195c:	81fb      	strh	r3, [r7, #14]
 801195e:	e009      	b.n	8011974 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8011960:	89fb      	ldrh	r3, [r7, #14]
 8011962:	4a0d      	ldr	r2, [pc, #52]	; (8011998 <ff_convert+0x74>)
 8011964:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011968:	88fa      	ldrh	r2, [r7, #6]
 801196a:	429a      	cmp	r2, r3
 801196c:	d006      	beq.n	801197c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 801196e:	89fb      	ldrh	r3, [r7, #14]
 8011970:	3301      	adds	r3, #1
 8011972:	81fb      	strh	r3, [r7, #14]
 8011974:	89fb      	ldrh	r3, [r7, #14]
 8011976:	2b7f      	cmp	r3, #127	; 0x7f
 8011978:	d9f2      	bls.n	8011960 <ff_convert+0x3c>
 801197a:	e000      	b.n	801197e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 801197c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 801197e:	89fb      	ldrh	r3, [r7, #14]
 8011980:	3380      	adds	r3, #128	; 0x80
 8011982:	b29b      	uxth	r3, r3
 8011984:	b2db      	uxtb	r3, r3
 8011986:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8011988:	89fb      	ldrh	r3, [r7, #14]
}
 801198a:	4618      	mov	r0, r3
 801198c:	3714      	adds	r7, #20
 801198e:	46bd      	mov	sp, r7
 8011990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011994:	4770      	bx	lr
 8011996:	bf00      	nop
 8011998:	08017580 	.word	0x08017580

0801199c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 801199c:	b480      	push	{r7}
 801199e:	b087      	sub	sp, #28
 80119a0:	af00      	add	r7, sp, #0
 80119a2:	4603      	mov	r3, r0
 80119a4:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 80119a6:	88fb      	ldrh	r3, [r7, #6]
 80119a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80119ac:	d201      	bcs.n	80119b2 <ff_wtoupper+0x16>
 80119ae:	4b3e      	ldr	r3, [pc, #248]	; (8011aa8 <ff_wtoupper+0x10c>)
 80119b0:	e000      	b.n	80119b4 <ff_wtoupper+0x18>
 80119b2:	4b3e      	ldr	r3, [pc, #248]	; (8011aac <ff_wtoupper+0x110>)
 80119b4:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 80119b6:	697b      	ldr	r3, [r7, #20]
 80119b8:	1c9a      	adds	r2, r3, #2
 80119ba:	617a      	str	r2, [r7, #20]
 80119bc:	881b      	ldrh	r3, [r3, #0]
 80119be:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 80119c0:	8a7b      	ldrh	r3, [r7, #18]
 80119c2:	2b00      	cmp	r3, #0
 80119c4:	d068      	beq.n	8011a98 <ff_wtoupper+0xfc>
 80119c6:	88fa      	ldrh	r2, [r7, #6]
 80119c8:	8a7b      	ldrh	r3, [r7, #18]
 80119ca:	429a      	cmp	r2, r3
 80119cc:	d364      	bcc.n	8011a98 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 80119ce:	697b      	ldr	r3, [r7, #20]
 80119d0:	1c9a      	adds	r2, r3, #2
 80119d2:	617a      	str	r2, [r7, #20]
 80119d4:	881b      	ldrh	r3, [r3, #0]
 80119d6:	823b      	strh	r3, [r7, #16]
 80119d8:	8a3b      	ldrh	r3, [r7, #16]
 80119da:	0a1b      	lsrs	r3, r3, #8
 80119dc:	81fb      	strh	r3, [r7, #14]
 80119de:	8a3b      	ldrh	r3, [r7, #16]
 80119e0:	b2db      	uxtb	r3, r3
 80119e2:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 80119e4:	88fa      	ldrh	r2, [r7, #6]
 80119e6:	8a79      	ldrh	r1, [r7, #18]
 80119e8:	8a3b      	ldrh	r3, [r7, #16]
 80119ea:	440b      	add	r3, r1
 80119ec:	429a      	cmp	r2, r3
 80119ee:	da49      	bge.n	8011a84 <ff_wtoupper+0xe8>
			switch (cmd) {
 80119f0:	89fb      	ldrh	r3, [r7, #14]
 80119f2:	2b08      	cmp	r3, #8
 80119f4:	d84f      	bhi.n	8011a96 <ff_wtoupper+0xfa>
 80119f6:	a201      	add	r2, pc, #4	; (adr r2, 80119fc <ff_wtoupper+0x60>)
 80119f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80119fc:	08011a21 	.word	0x08011a21
 8011a00:	08011a33 	.word	0x08011a33
 8011a04:	08011a49 	.word	0x08011a49
 8011a08:	08011a51 	.word	0x08011a51
 8011a0c:	08011a59 	.word	0x08011a59
 8011a10:	08011a61 	.word	0x08011a61
 8011a14:	08011a69 	.word	0x08011a69
 8011a18:	08011a71 	.word	0x08011a71
 8011a1c:	08011a79 	.word	0x08011a79
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8011a20:	88fa      	ldrh	r2, [r7, #6]
 8011a22:	8a7b      	ldrh	r3, [r7, #18]
 8011a24:	1ad3      	subs	r3, r2, r3
 8011a26:	005b      	lsls	r3, r3, #1
 8011a28:	697a      	ldr	r2, [r7, #20]
 8011a2a:	4413      	add	r3, r2
 8011a2c:	881b      	ldrh	r3, [r3, #0]
 8011a2e:	80fb      	strh	r3, [r7, #6]
 8011a30:	e027      	b.n	8011a82 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8011a32:	88fa      	ldrh	r2, [r7, #6]
 8011a34:	8a7b      	ldrh	r3, [r7, #18]
 8011a36:	1ad3      	subs	r3, r2, r3
 8011a38:	b29b      	uxth	r3, r3
 8011a3a:	f003 0301 	and.w	r3, r3, #1
 8011a3e:	b29b      	uxth	r3, r3
 8011a40:	88fa      	ldrh	r2, [r7, #6]
 8011a42:	1ad3      	subs	r3, r2, r3
 8011a44:	80fb      	strh	r3, [r7, #6]
 8011a46:	e01c      	b.n	8011a82 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8011a48:	88fb      	ldrh	r3, [r7, #6]
 8011a4a:	3b10      	subs	r3, #16
 8011a4c:	80fb      	strh	r3, [r7, #6]
 8011a4e:	e018      	b.n	8011a82 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8011a50:	88fb      	ldrh	r3, [r7, #6]
 8011a52:	3b20      	subs	r3, #32
 8011a54:	80fb      	strh	r3, [r7, #6]
 8011a56:	e014      	b.n	8011a82 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8011a58:	88fb      	ldrh	r3, [r7, #6]
 8011a5a:	3b30      	subs	r3, #48	; 0x30
 8011a5c:	80fb      	strh	r3, [r7, #6]
 8011a5e:	e010      	b.n	8011a82 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8011a60:	88fb      	ldrh	r3, [r7, #6]
 8011a62:	3b1a      	subs	r3, #26
 8011a64:	80fb      	strh	r3, [r7, #6]
 8011a66:	e00c      	b.n	8011a82 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8011a68:	88fb      	ldrh	r3, [r7, #6]
 8011a6a:	3308      	adds	r3, #8
 8011a6c:	80fb      	strh	r3, [r7, #6]
 8011a6e:	e008      	b.n	8011a82 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8011a70:	88fb      	ldrh	r3, [r7, #6]
 8011a72:	3b50      	subs	r3, #80	; 0x50
 8011a74:	80fb      	strh	r3, [r7, #6]
 8011a76:	e004      	b.n	8011a82 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8011a78:	88fb      	ldrh	r3, [r7, #6]
 8011a7a:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 8011a7e:	80fb      	strh	r3, [r7, #6]
 8011a80:	bf00      	nop
			}
			break;
 8011a82:	e008      	b.n	8011a96 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8011a84:	89fb      	ldrh	r3, [r7, #14]
 8011a86:	2b00      	cmp	r3, #0
 8011a88:	d195      	bne.n	80119b6 <ff_wtoupper+0x1a>
 8011a8a:	8a3b      	ldrh	r3, [r7, #16]
 8011a8c:	005b      	lsls	r3, r3, #1
 8011a8e:	697a      	ldr	r2, [r7, #20]
 8011a90:	4413      	add	r3, r2
 8011a92:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8011a94:	e78f      	b.n	80119b6 <ff_wtoupper+0x1a>
			break;
 8011a96:	bf00      	nop
	}

	return chr;
 8011a98:	88fb      	ldrh	r3, [r7, #6]
}
 8011a9a:	4618      	mov	r0, r3
 8011a9c:	371c      	adds	r7, #28
 8011a9e:	46bd      	mov	sp, r7
 8011aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aa4:	4770      	bx	lr
 8011aa6:	bf00      	nop
 8011aa8:	08017680 	.word	0x08017680
 8011aac:	08017874 	.word	0x08017874

08011ab0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8011ab0:	b480      	push	{r7}
 8011ab2:	b085      	sub	sp, #20
 8011ab4:	af00      	add	r7, sp, #0
 8011ab6:	4603      	mov	r3, r0
 8011ab8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8011aba:	2300      	movs	r3, #0
 8011abc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8011abe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8011ac2:	2b84      	cmp	r3, #132	; 0x84
 8011ac4:	d005      	beq.n	8011ad2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8011ac6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8011aca:	68fb      	ldr	r3, [r7, #12]
 8011acc:	4413      	add	r3, r2
 8011ace:	3303      	adds	r3, #3
 8011ad0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8011ad2:	68fb      	ldr	r3, [r7, #12]
}
 8011ad4:	4618      	mov	r0, r3
 8011ad6:	3714      	adds	r7, #20
 8011ad8:	46bd      	mov	sp, r7
 8011ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ade:	4770      	bx	lr

08011ae0 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8011ae0:	b480      	push	{r7}
 8011ae2:	b083      	sub	sp, #12
 8011ae4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011ae6:	f3ef 8305 	mrs	r3, IPSR
 8011aea:	607b      	str	r3, [r7, #4]
  return(result);
 8011aec:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8011aee:	2b00      	cmp	r3, #0
 8011af0:	bf14      	ite	ne
 8011af2:	2301      	movne	r3, #1
 8011af4:	2300      	moveq	r3, #0
 8011af6:	b2db      	uxtb	r3, r3
}
 8011af8:	4618      	mov	r0, r3
 8011afa:	370c      	adds	r7, #12
 8011afc:	46bd      	mov	sp, r7
 8011afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b02:	4770      	bx	lr

08011b04 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8011b04:	b580      	push	{r7, lr}
 8011b06:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8011b08:	f001 f916 	bl	8012d38 <vTaskStartScheduler>
  
  return osOK;
 8011b0c:	2300      	movs	r3, #0
}
 8011b0e:	4618      	mov	r0, r3
 8011b10:	bd80      	pop	{r7, pc}

08011b12 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8011b12:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011b14:	b089      	sub	sp, #36	; 0x24
 8011b16:	af04      	add	r7, sp, #16
 8011b18:	6078      	str	r0, [r7, #4]
 8011b1a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8011b1c:	687b      	ldr	r3, [r7, #4]
 8011b1e:	695b      	ldr	r3, [r3, #20]
 8011b20:	2b00      	cmp	r3, #0
 8011b22:	d020      	beq.n	8011b66 <osThreadCreate+0x54>
 8011b24:	687b      	ldr	r3, [r7, #4]
 8011b26:	699b      	ldr	r3, [r3, #24]
 8011b28:	2b00      	cmp	r3, #0
 8011b2a:	d01c      	beq.n	8011b66 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011b2c:	687b      	ldr	r3, [r7, #4]
 8011b2e:	685c      	ldr	r4, [r3, #4]
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	681d      	ldr	r5, [r3, #0]
 8011b34:	687b      	ldr	r3, [r7, #4]
 8011b36:	691e      	ldr	r6, [r3, #16]
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8011b3e:	4618      	mov	r0, r3
 8011b40:	f7ff ffb6 	bl	8011ab0 <makeFreeRtosPriority>
 8011b44:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	695b      	ldr	r3, [r3, #20]
 8011b4a:	687a      	ldr	r2, [r7, #4]
 8011b4c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011b4e:	9202      	str	r2, [sp, #8]
 8011b50:	9301      	str	r3, [sp, #4]
 8011b52:	9100      	str	r1, [sp, #0]
 8011b54:	683b      	ldr	r3, [r7, #0]
 8011b56:	4632      	mov	r2, r6
 8011b58:	4629      	mov	r1, r5
 8011b5a:	4620      	mov	r0, r4
 8011b5c:	f000 ff0e 	bl	801297c <xTaskCreateStatic>
 8011b60:	4603      	mov	r3, r0
 8011b62:	60fb      	str	r3, [r7, #12]
 8011b64:	e01c      	b.n	8011ba0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011b66:	687b      	ldr	r3, [r7, #4]
 8011b68:	685c      	ldr	r4, [r3, #4]
 8011b6a:	687b      	ldr	r3, [r7, #4]
 8011b6c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011b72:	b29e      	uxth	r6, r3
 8011b74:	687b      	ldr	r3, [r7, #4]
 8011b76:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8011b7a:	4618      	mov	r0, r3
 8011b7c:	f7ff ff98 	bl	8011ab0 <makeFreeRtosPriority>
 8011b80:	4602      	mov	r2, r0
 8011b82:	f107 030c 	add.w	r3, r7, #12
 8011b86:	9301      	str	r3, [sp, #4]
 8011b88:	9200      	str	r2, [sp, #0]
 8011b8a:	683b      	ldr	r3, [r7, #0]
 8011b8c:	4632      	mov	r2, r6
 8011b8e:	4629      	mov	r1, r5
 8011b90:	4620      	mov	r0, r4
 8011b92:	f000 ff50 	bl	8012a36 <xTaskCreate>
 8011b96:	4603      	mov	r3, r0
 8011b98:	2b01      	cmp	r3, #1
 8011b9a:	d001      	beq.n	8011ba0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8011b9c:	2300      	movs	r3, #0
 8011b9e:	e000      	b.n	8011ba2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8011ba0:	68fb      	ldr	r3, [r7, #12]
}
 8011ba2:	4618      	mov	r0, r3
 8011ba4:	3714      	adds	r7, #20
 8011ba6:	46bd      	mov	sp, r7
 8011ba8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011baa <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8011baa:	b580      	push	{r7, lr}
 8011bac:	b084      	sub	sp, #16
 8011bae:	af00      	add	r7, sp, #0
 8011bb0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8011bb2:	687b      	ldr	r3, [r7, #4]
 8011bb4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8011bb6:	68fb      	ldr	r3, [r7, #12]
 8011bb8:	2b00      	cmp	r3, #0
 8011bba:	d001      	beq.n	8011bc0 <osDelay+0x16>
 8011bbc:	68fb      	ldr	r3, [r7, #12]
 8011bbe:	e000      	b.n	8011bc2 <osDelay+0x18>
 8011bc0:	2301      	movs	r3, #1
 8011bc2:	4618      	mov	r0, r3
 8011bc4:	f001 f884 	bl	8012cd0 <vTaskDelay>
  
  return osOK;
 8011bc8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8011bca:	4618      	mov	r0, r3
 8011bcc:	3710      	adds	r7, #16
 8011bce:	46bd      	mov	sp, r7
 8011bd0:	bd80      	pop	{r7, pc}

08011bd2 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8011bd2:	b590      	push	{r4, r7, lr}
 8011bd4:	b085      	sub	sp, #20
 8011bd6:	af02      	add	r7, sp, #8
 8011bd8:	6078      	str	r0, [r7, #4]
 8011bda:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8011bdc:	687b      	ldr	r3, [r7, #4]
 8011bde:	689b      	ldr	r3, [r3, #8]
 8011be0:	2b00      	cmp	r3, #0
 8011be2:	d011      	beq.n	8011c08 <osMessageCreate+0x36>
 8011be4:	687b      	ldr	r3, [r7, #4]
 8011be6:	68db      	ldr	r3, [r3, #12]
 8011be8:	2b00      	cmp	r3, #0
 8011bea:	d00d      	beq.n	8011c08 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8011bec:	687b      	ldr	r3, [r7, #4]
 8011bee:	6818      	ldr	r0, [r3, #0]
 8011bf0:	687b      	ldr	r3, [r7, #4]
 8011bf2:	6859      	ldr	r1, [r3, #4]
 8011bf4:	687b      	ldr	r3, [r7, #4]
 8011bf6:	689a      	ldr	r2, [r3, #8]
 8011bf8:	687b      	ldr	r3, [r7, #4]
 8011bfa:	68db      	ldr	r3, [r3, #12]
 8011bfc:	2400      	movs	r4, #0
 8011bfe:	9400      	str	r4, [sp, #0]
 8011c00:	f000 f9e0 	bl	8011fc4 <xQueueGenericCreateStatic>
 8011c04:	4603      	mov	r3, r0
 8011c06:	e008      	b.n	8011c1a <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8011c08:	687b      	ldr	r3, [r7, #4]
 8011c0a:	6818      	ldr	r0, [r3, #0]
 8011c0c:	687b      	ldr	r3, [r7, #4]
 8011c0e:	685b      	ldr	r3, [r3, #4]
 8011c10:	2200      	movs	r2, #0
 8011c12:	4619      	mov	r1, r3
 8011c14:	f000 fa4e 	bl	80120b4 <xQueueGenericCreate>
 8011c18:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8011c1a:	4618      	mov	r0, r3
 8011c1c:	370c      	adds	r7, #12
 8011c1e:	46bd      	mov	sp, r7
 8011c20:	bd90      	pop	{r4, r7, pc}
	...

08011c24 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8011c24:	b580      	push	{r7, lr}
 8011c26:	b086      	sub	sp, #24
 8011c28:	af00      	add	r7, sp, #0
 8011c2a:	60f8      	str	r0, [r7, #12]
 8011c2c:	60b9      	str	r1, [r7, #8]
 8011c2e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8011c30:	2300      	movs	r3, #0
 8011c32:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8011c38:	697b      	ldr	r3, [r7, #20]
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	d101      	bne.n	8011c42 <osMessagePut+0x1e>
    ticks = 1;
 8011c3e:	2301      	movs	r3, #1
 8011c40:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8011c42:	f7ff ff4d 	bl	8011ae0 <inHandlerMode>
 8011c46:	4603      	mov	r3, r0
 8011c48:	2b00      	cmp	r3, #0
 8011c4a:	d018      	beq.n	8011c7e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8011c4c:	f107 0210 	add.w	r2, r7, #16
 8011c50:	f107 0108 	add.w	r1, r7, #8
 8011c54:	2300      	movs	r3, #0
 8011c56:	68f8      	ldr	r0, [r7, #12]
 8011c58:	f000 fb84 	bl	8012364 <xQueueGenericSendFromISR>
 8011c5c:	4603      	mov	r3, r0
 8011c5e:	2b01      	cmp	r3, #1
 8011c60:	d001      	beq.n	8011c66 <osMessagePut+0x42>
      return osErrorOS;
 8011c62:	23ff      	movs	r3, #255	; 0xff
 8011c64:	e018      	b.n	8011c98 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8011c66:	693b      	ldr	r3, [r7, #16]
 8011c68:	2b00      	cmp	r3, #0
 8011c6a:	d014      	beq.n	8011c96 <osMessagePut+0x72>
 8011c6c:	4b0c      	ldr	r3, [pc, #48]	; (8011ca0 <osMessagePut+0x7c>)
 8011c6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011c72:	601a      	str	r2, [r3, #0]
 8011c74:	f3bf 8f4f 	dsb	sy
 8011c78:	f3bf 8f6f 	isb	sy
 8011c7c:	e00b      	b.n	8011c96 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8011c7e:	f107 0108 	add.w	r1, r7, #8
 8011c82:	2300      	movs	r3, #0
 8011c84:	697a      	ldr	r2, [r7, #20]
 8011c86:	68f8      	ldr	r0, [r7, #12]
 8011c88:	f000 fa6e 	bl	8012168 <xQueueGenericSend>
 8011c8c:	4603      	mov	r3, r0
 8011c8e:	2b01      	cmp	r3, #1
 8011c90:	d001      	beq.n	8011c96 <osMessagePut+0x72>
      return osErrorOS;
 8011c92:	23ff      	movs	r3, #255	; 0xff
 8011c94:	e000      	b.n	8011c98 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8011c96:	2300      	movs	r3, #0
}
 8011c98:	4618      	mov	r0, r3
 8011c9a:	3718      	adds	r7, #24
 8011c9c:	46bd      	mov	sp, r7
 8011c9e:	bd80      	pop	{r7, pc}
 8011ca0:	e000ed04 	.word	0xe000ed04

08011ca4 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8011ca4:	b590      	push	{r4, r7, lr}
 8011ca6:	b08b      	sub	sp, #44	; 0x2c
 8011ca8:	af00      	add	r7, sp, #0
 8011caa:	60f8      	str	r0, [r7, #12]
 8011cac:	60b9      	str	r1, [r7, #8]
 8011cae:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8011cb0:	68bb      	ldr	r3, [r7, #8]
 8011cb2:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8011cb4:	2300      	movs	r3, #0
 8011cb6:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8011cb8:	68bb      	ldr	r3, [r7, #8]
 8011cba:	2b00      	cmp	r3, #0
 8011cbc:	d10a      	bne.n	8011cd4 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8011cbe:	2380      	movs	r3, #128	; 0x80
 8011cc0:	617b      	str	r3, [r7, #20]
    return event;
 8011cc2:	68fb      	ldr	r3, [r7, #12]
 8011cc4:	461c      	mov	r4, r3
 8011cc6:	f107 0314 	add.w	r3, r7, #20
 8011cca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8011cce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8011cd2:	e054      	b.n	8011d7e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8011cd4:	2300      	movs	r3, #0
 8011cd6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8011cd8:	2300      	movs	r3, #0
 8011cda:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8011cdc:	687b      	ldr	r3, [r7, #4]
 8011cde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011ce2:	d103      	bne.n	8011cec <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8011ce4:	f04f 33ff 	mov.w	r3, #4294967295
 8011ce8:	627b      	str	r3, [r7, #36]	; 0x24
 8011cea:	e009      	b.n	8011d00 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8011cec:	687b      	ldr	r3, [r7, #4]
 8011cee:	2b00      	cmp	r3, #0
 8011cf0:	d006      	beq.n	8011d00 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8011cf2:	687b      	ldr	r3, [r7, #4]
 8011cf4:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 8011cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011cf8:	2b00      	cmp	r3, #0
 8011cfa:	d101      	bne.n	8011d00 <osMessageGet+0x5c>
      ticks = 1;
 8011cfc:	2301      	movs	r3, #1
 8011cfe:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8011d00:	f7ff feee 	bl	8011ae0 <inHandlerMode>
 8011d04:	4603      	mov	r3, r0
 8011d06:	2b00      	cmp	r3, #0
 8011d08:	d01c      	beq.n	8011d44 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8011d0a:	f107 0220 	add.w	r2, r7, #32
 8011d0e:	f107 0314 	add.w	r3, r7, #20
 8011d12:	3304      	adds	r3, #4
 8011d14:	4619      	mov	r1, r3
 8011d16:	68b8      	ldr	r0, [r7, #8]
 8011d18:	f000 fca0 	bl	801265c <xQueueReceiveFromISR>
 8011d1c:	4603      	mov	r3, r0
 8011d1e:	2b01      	cmp	r3, #1
 8011d20:	d102      	bne.n	8011d28 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8011d22:	2310      	movs	r3, #16
 8011d24:	617b      	str	r3, [r7, #20]
 8011d26:	e001      	b.n	8011d2c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8011d28:	2300      	movs	r3, #0
 8011d2a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8011d2c:	6a3b      	ldr	r3, [r7, #32]
 8011d2e:	2b00      	cmp	r3, #0
 8011d30:	d01d      	beq.n	8011d6e <osMessageGet+0xca>
 8011d32:	4b15      	ldr	r3, [pc, #84]	; (8011d88 <osMessageGet+0xe4>)
 8011d34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011d38:	601a      	str	r2, [r3, #0]
 8011d3a:	f3bf 8f4f 	dsb	sy
 8011d3e:	f3bf 8f6f 	isb	sy
 8011d42:	e014      	b.n	8011d6e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8011d44:	f107 0314 	add.w	r3, r7, #20
 8011d48:	3304      	adds	r3, #4
 8011d4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011d4c:	4619      	mov	r1, r3
 8011d4e:	68b8      	ldr	r0, [r7, #8]
 8011d50:	f000 fba4 	bl	801249c <xQueueReceive>
 8011d54:	4603      	mov	r3, r0
 8011d56:	2b01      	cmp	r3, #1
 8011d58:	d102      	bne.n	8011d60 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8011d5a:	2310      	movs	r3, #16
 8011d5c:	617b      	str	r3, [r7, #20]
 8011d5e:	e006      	b.n	8011d6e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8011d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d62:	2b00      	cmp	r3, #0
 8011d64:	d101      	bne.n	8011d6a <osMessageGet+0xc6>
 8011d66:	2300      	movs	r3, #0
 8011d68:	e000      	b.n	8011d6c <osMessageGet+0xc8>
 8011d6a:	2340      	movs	r3, #64	; 0x40
 8011d6c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8011d6e:	68fb      	ldr	r3, [r7, #12]
 8011d70:	461c      	mov	r4, r3
 8011d72:	f107 0314 	add.w	r3, r7, #20
 8011d76:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8011d7a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8011d7e:	68f8      	ldr	r0, [r7, #12]
 8011d80:	372c      	adds	r7, #44	; 0x2c
 8011d82:	46bd      	mov	sp, r7
 8011d84:	bd90      	pop	{r4, r7, pc}
 8011d86:	bf00      	nop
 8011d88:	e000ed04 	.word	0xe000ed04

08011d8c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8011d8c:	b480      	push	{r7}
 8011d8e:	b083      	sub	sp, #12
 8011d90:	af00      	add	r7, sp, #0
 8011d92:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011d94:	687b      	ldr	r3, [r7, #4]
 8011d96:	f103 0208 	add.w	r2, r3, #8
 8011d9a:	687b      	ldr	r3, [r7, #4]
 8011d9c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8011d9e:	687b      	ldr	r3, [r7, #4]
 8011da0:	f04f 32ff 	mov.w	r2, #4294967295
 8011da4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011da6:	687b      	ldr	r3, [r7, #4]
 8011da8:	f103 0208 	add.w	r2, r3, #8
 8011dac:	687b      	ldr	r3, [r7, #4]
 8011dae:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	f103 0208 	add.w	r2, r3, #8
 8011db6:	687b      	ldr	r3, [r7, #4]
 8011db8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8011dba:	687b      	ldr	r3, [r7, #4]
 8011dbc:	2200      	movs	r2, #0
 8011dbe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8011dc0:	bf00      	nop
 8011dc2:	370c      	adds	r7, #12
 8011dc4:	46bd      	mov	sp, r7
 8011dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dca:	4770      	bx	lr

08011dcc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8011dcc:	b480      	push	{r7}
 8011dce:	b083      	sub	sp, #12
 8011dd0:	af00      	add	r7, sp, #0
 8011dd2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8011dd4:	687b      	ldr	r3, [r7, #4]
 8011dd6:	2200      	movs	r2, #0
 8011dd8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8011dda:	bf00      	nop
 8011ddc:	370c      	adds	r7, #12
 8011dde:	46bd      	mov	sp, r7
 8011de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011de4:	4770      	bx	lr

08011de6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011de6:	b480      	push	{r7}
 8011de8:	b085      	sub	sp, #20
 8011dea:	af00      	add	r7, sp, #0
 8011dec:	6078      	str	r0, [r7, #4]
 8011dee:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	685b      	ldr	r3, [r3, #4]
 8011df4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8011df6:	683b      	ldr	r3, [r7, #0]
 8011df8:	68fa      	ldr	r2, [r7, #12]
 8011dfa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8011dfc:	68fb      	ldr	r3, [r7, #12]
 8011dfe:	689a      	ldr	r2, [r3, #8]
 8011e00:	683b      	ldr	r3, [r7, #0]
 8011e02:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8011e04:	68fb      	ldr	r3, [r7, #12]
 8011e06:	689b      	ldr	r3, [r3, #8]
 8011e08:	683a      	ldr	r2, [r7, #0]
 8011e0a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8011e0c:	68fb      	ldr	r3, [r7, #12]
 8011e0e:	683a      	ldr	r2, [r7, #0]
 8011e10:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8011e12:	683b      	ldr	r3, [r7, #0]
 8011e14:	687a      	ldr	r2, [r7, #4]
 8011e16:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011e18:	687b      	ldr	r3, [r7, #4]
 8011e1a:	681b      	ldr	r3, [r3, #0]
 8011e1c:	1c5a      	adds	r2, r3, #1
 8011e1e:	687b      	ldr	r3, [r7, #4]
 8011e20:	601a      	str	r2, [r3, #0]
}
 8011e22:	bf00      	nop
 8011e24:	3714      	adds	r7, #20
 8011e26:	46bd      	mov	sp, r7
 8011e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e2c:	4770      	bx	lr

08011e2e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011e2e:	b480      	push	{r7}
 8011e30:	b085      	sub	sp, #20
 8011e32:	af00      	add	r7, sp, #0
 8011e34:	6078      	str	r0, [r7, #4]
 8011e36:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8011e38:	683b      	ldr	r3, [r7, #0]
 8011e3a:	681b      	ldr	r3, [r3, #0]
 8011e3c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8011e3e:	68bb      	ldr	r3, [r7, #8]
 8011e40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011e44:	d103      	bne.n	8011e4e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8011e46:	687b      	ldr	r3, [r7, #4]
 8011e48:	691b      	ldr	r3, [r3, #16]
 8011e4a:	60fb      	str	r3, [r7, #12]
 8011e4c:	e00c      	b.n	8011e68 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8011e4e:	687b      	ldr	r3, [r7, #4]
 8011e50:	3308      	adds	r3, #8
 8011e52:	60fb      	str	r3, [r7, #12]
 8011e54:	e002      	b.n	8011e5c <vListInsert+0x2e>
 8011e56:	68fb      	ldr	r3, [r7, #12]
 8011e58:	685b      	ldr	r3, [r3, #4]
 8011e5a:	60fb      	str	r3, [r7, #12]
 8011e5c:	68fb      	ldr	r3, [r7, #12]
 8011e5e:	685b      	ldr	r3, [r3, #4]
 8011e60:	681b      	ldr	r3, [r3, #0]
 8011e62:	68ba      	ldr	r2, [r7, #8]
 8011e64:	429a      	cmp	r2, r3
 8011e66:	d2f6      	bcs.n	8011e56 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8011e68:	68fb      	ldr	r3, [r7, #12]
 8011e6a:	685a      	ldr	r2, [r3, #4]
 8011e6c:	683b      	ldr	r3, [r7, #0]
 8011e6e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8011e70:	683b      	ldr	r3, [r7, #0]
 8011e72:	685b      	ldr	r3, [r3, #4]
 8011e74:	683a      	ldr	r2, [r7, #0]
 8011e76:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8011e78:	683b      	ldr	r3, [r7, #0]
 8011e7a:	68fa      	ldr	r2, [r7, #12]
 8011e7c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8011e7e:	68fb      	ldr	r3, [r7, #12]
 8011e80:	683a      	ldr	r2, [r7, #0]
 8011e82:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8011e84:	683b      	ldr	r3, [r7, #0]
 8011e86:	687a      	ldr	r2, [r7, #4]
 8011e88:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011e8a:	687b      	ldr	r3, [r7, #4]
 8011e8c:	681b      	ldr	r3, [r3, #0]
 8011e8e:	1c5a      	adds	r2, r3, #1
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	601a      	str	r2, [r3, #0]
}
 8011e94:	bf00      	nop
 8011e96:	3714      	adds	r7, #20
 8011e98:	46bd      	mov	sp, r7
 8011e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e9e:	4770      	bx	lr

08011ea0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8011ea0:	b480      	push	{r7}
 8011ea2:	b085      	sub	sp, #20
 8011ea4:	af00      	add	r7, sp, #0
 8011ea6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8011ea8:	687b      	ldr	r3, [r7, #4]
 8011eaa:	691b      	ldr	r3, [r3, #16]
 8011eac:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8011eae:	687b      	ldr	r3, [r7, #4]
 8011eb0:	685b      	ldr	r3, [r3, #4]
 8011eb2:	687a      	ldr	r2, [r7, #4]
 8011eb4:	6892      	ldr	r2, [r2, #8]
 8011eb6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	689b      	ldr	r3, [r3, #8]
 8011ebc:	687a      	ldr	r2, [r7, #4]
 8011ebe:	6852      	ldr	r2, [r2, #4]
 8011ec0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8011ec2:	68fb      	ldr	r3, [r7, #12]
 8011ec4:	685b      	ldr	r3, [r3, #4]
 8011ec6:	687a      	ldr	r2, [r7, #4]
 8011ec8:	429a      	cmp	r2, r3
 8011eca:	d103      	bne.n	8011ed4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8011ecc:	687b      	ldr	r3, [r7, #4]
 8011ece:	689a      	ldr	r2, [r3, #8]
 8011ed0:	68fb      	ldr	r3, [r7, #12]
 8011ed2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8011ed4:	687b      	ldr	r3, [r7, #4]
 8011ed6:	2200      	movs	r2, #0
 8011ed8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8011eda:	68fb      	ldr	r3, [r7, #12]
 8011edc:	681b      	ldr	r3, [r3, #0]
 8011ede:	1e5a      	subs	r2, r3, #1
 8011ee0:	68fb      	ldr	r3, [r7, #12]
 8011ee2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8011ee4:	68fb      	ldr	r3, [r7, #12]
 8011ee6:	681b      	ldr	r3, [r3, #0]
}
 8011ee8:	4618      	mov	r0, r3
 8011eea:	3714      	adds	r7, #20
 8011eec:	46bd      	mov	sp, r7
 8011eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ef2:	4770      	bx	lr

08011ef4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8011ef4:	b580      	push	{r7, lr}
 8011ef6:	b084      	sub	sp, #16
 8011ef8:	af00      	add	r7, sp, #0
 8011efa:	6078      	str	r0, [r7, #4]
 8011efc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8011efe:	687b      	ldr	r3, [r7, #4]
 8011f00:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8011f02:	68fb      	ldr	r3, [r7, #12]
 8011f04:	2b00      	cmp	r3, #0
 8011f06:	d10a      	bne.n	8011f1e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8011f08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f0c:	f383 8811 	msr	BASEPRI, r3
 8011f10:	f3bf 8f6f 	isb	sy
 8011f14:	f3bf 8f4f 	dsb	sy
 8011f18:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8011f1a:	bf00      	nop
 8011f1c:	e7fe      	b.n	8011f1c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8011f1e:	f001 fd61 	bl	80139e4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011f22:	68fb      	ldr	r3, [r7, #12]
 8011f24:	681a      	ldr	r2, [r3, #0]
 8011f26:	68fb      	ldr	r3, [r7, #12]
 8011f28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011f2a:	68f9      	ldr	r1, [r7, #12]
 8011f2c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8011f2e:	fb01 f303 	mul.w	r3, r1, r3
 8011f32:	441a      	add	r2, r3
 8011f34:	68fb      	ldr	r3, [r7, #12]
 8011f36:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8011f38:	68fb      	ldr	r3, [r7, #12]
 8011f3a:	2200      	movs	r2, #0
 8011f3c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8011f3e:	68fb      	ldr	r3, [r7, #12]
 8011f40:	681a      	ldr	r2, [r3, #0]
 8011f42:	68fb      	ldr	r3, [r7, #12]
 8011f44:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011f46:	68fb      	ldr	r3, [r7, #12]
 8011f48:	681a      	ldr	r2, [r3, #0]
 8011f4a:	68fb      	ldr	r3, [r7, #12]
 8011f4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011f4e:	3b01      	subs	r3, #1
 8011f50:	68f9      	ldr	r1, [r7, #12]
 8011f52:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8011f54:	fb01 f303 	mul.w	r3, r1, r3
 8011f58:	441a      	add	r2, r3
 8011f5a:	68fb      	ldr	r3, [r7, #12]
 8011f5c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8011f5e:	68fb      	ldr	r3, [r7, #12]
 8011f60:	22ff      	movs	r2, #255	; 0xff
 8011f62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8011f66:	68fb      	ldr	r3, [r7, #12]
 8011f68:	22ff      	movs	r2, #255	; 0xff
 8011f6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8011f6e:	683b      	ldr	r3, [r7, #0]
 8011f70:	2b00      	cmp	r3, #0
 8011f72:	d114      	bne.n	8011f9e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011f74:	68fb      	ldr	r3, [r7, #12]
 8011f76:	691b      	ldr	r3, [r3, #16]
 8011f78:	2b00      	cmp	r3, #0
 8011f7a:	d01a      	beq.n	8011fb2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011f7c:	68fb      	ldr	r3, [r7, #12]
 8011f7e:	3310      	adds	r3, #16
 8011f80:	4618      	mov	r0, r3
 8011f82:	f001 f93b 	bl	80131fc <xTaskRemoveFromEventList>
 8011f86:	4603      	mov	r3, r0
 8011f88:	2b00      	cmp	r3, #0
 8011f8a:	d012      	beq.n	8011fb2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8011f8c:	4b0c      	ldr	r3, [pc, #48]	; (8011fc0 <xQueueGenericReset+0xcc>)
 8011f8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011f92:	601a      	str	r2, [r3, #0]
 8011f94:	f3bf 8f4f 	dsb	sy
 8011f98:	f3bf 8f6f 	isb	sy
 8011f9c:	e009      	b.n	8011fb2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8011f9e:	68fb      	ldr	r3, [r7, #12]
 8011fa0:	3310      	adds	r3, #16
 8011fa2:	4618      	mov	r0, r3
 8011fa4:	f7ff fef2 	bl	8011d8c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8011fa8:	68fb      	ldr	r3, [r7, #12]
 8011faa:	3324      	adds	r3, #36	; 0x24
 8011fac:	4618      	mov	r0, r3
 8011fae:	f7ff feed 	bl	8011d8c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8011fb2:	f001 fd47 	bl	8013a44 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8011fb6:	2301      	movs	r3, #1
}
 8011fb8:	4618      	mov	r0, r3
 8011fba:	3710      	adds	r7, #16
 8011fbc:	46bd      	mov	sp, r7
 8011fbe:	bd80      	pop	{r7, pc}
 8011fc0:	e000ed04 	.word	0xe000ed04

08011fc4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8011fc4:	b580      	push	{r7, lr}
 8011fc6:	b08e      	sub	sp, #56	; 0x38
 8011fc8:	af02      	add	r7, sp, #8
 8011fca:	60f8      	str	r0, [r7, #12]
 8011fcc:	60b9      	str	r1, [r7, #8]
 8011fce:	607a      	str	r2, [r7, #4]
 8011fd0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011fd2:	68fb      	ldr	r3, [r7, #12]
 8011fd4:	2b00      	cmp	r3, #0
 8011fd6:	d10a      	bne.n	8011fee <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8011fd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011fdc:	f383 8811 	msr	BASEPRI, r3
 8011fe0:	f3bf 8f6f 	isb	sy
 8011fe4:	f3bf 8f4f 	dsb	sy
 8011fe8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8011fea:	bf00      	nop
 8011fec:	e7fe      	b.n	8011fec <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8011fee:	683b      	ldr	r3, [r7, #0]
 8011ff0:	2b00      	cmp	r3, #0
 8011ff2:	d10a      	bne.n	801200a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8011ff4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011ff8:	f383 8811 	msr	BASEPRI, r3
 8011ffc:	f3bf 8f6f 	isb	sy
 8012000:	f3bf 8f4f 	dsb	sy
 8012004:	627b      	str	r3, [r7, #36]	; 0x24
}
 8012006:	bf00      	nop
 8012008:	e7fe      	b.n	8012008 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 801200a:	687b      	ldr	r3, [r7, #4]
 801200c:	2b00      	cmp	r3, #0
 801200e:	d002      	beq.n	8012016 <xQueueGenericCreateStatic+0x52>
 8012010:	68bb      	ldr	r3, [r7, #8]
 8012012:	2b00      	cmp	r3, #0
 8012014:	d001      	beq.n	801201a <xQueueGenericCreateStatic+0x56>
 8012016:	2301      	movs	r3, #1
 8012018:	e000      	b.n	801201c <xQueueGenericCreateStatic+0x58>
 801201a:	2300      	movs	r3, #0
 801201c:	2b00      	cmp	r3, #0
 801201e:	d10a      	bne.n	8012036 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8012020:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012024:	f383 8811 	msr	BASEPRI, r3
 8012028:	f3bf 8f6f 	isb	sy
 801202c:	f3bf 8f4f 	dsb	sy
 8012030:	623b      	str	r3, [r7, #32]
}
 8012032:	bf00      	nop
 8012034:	e7fe      	b.n	8012034 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8012036:	687b      	ldr	r3, [r7, #4]
 8012038:	2b00      	cmp	r3, #0
 801203a:	d102      	bne.n	8012042 <xQueueGenericCreateStatic+0x7e>
 801203c:	68bb      	ldr	r3, [r7, #8]
 801203e:	2b00      	cmp	r3, #0
 8012040:	d101      	bne.n	8012046 <xQueueGenericCreateStatic+0x82>
 8012042:	2301      	movs	r3, #1
 8012044:	e000      	b.n	8012048 <xQueueGenericCreateStatic+0x84>
 8012046:	2300      	movs	r3, #0
 8012048:	2b00      	cmp	r3, #0
 801204a:	d10a      	bne.n	8012062 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 801204c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012050:	f383 8811 	msr	BASEPRI, r3
 8012054:	f3bf 8f6f 	isb	sy
 8012058:	f3bf 8f4f 	dsb	sy
 801205c:	61fb      	str	r3, [r7, #28]
}
 801205e:	bf00      	nop
 8012060:	e7fe      	b.n	8012060 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8012062:	2348      	movs	r3, #72	; 0x48
 8012064:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8012066:	697b      	ldr	r3, [r7, #20]
 8012068:	2b48      	cmp	r3, #72	; 0x48
 801206a:	d00a      	beq.n	8012082 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 801206c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012070:	f383 8811 	msr	BASEPRI, r3
 8012074:	f3bf 8f6f 	isb	sy
 8012078:	f3bf 8f4f 	dsb	sy
 801207c:	61bb      	str	r3, [r7, #24]
}
 801207e:	bf00      	nop
 8012080:	e7fe      	b.n	8012080 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8012082:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8012084:	683b      	ldr	r3, [r7, #0]
 8012086:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8012088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801208a:	2b00      	cmp	r3, #0
 801208c:	d00d      	beq.n	80120aa <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 801208e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012090:	2201      	movs	r2, #1
 8012092:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8012096:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 801209a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801209c:	9300      	str	r3, [sp, #0]
 801209e:	4613      	mov	r3, r2
 80120a0:	687a      	ldr	r2, [r7, #4]
 80120a2:	68b9      	ldr	r1, [r7, #8]
 80120a4:	68f8      	ldr	r0, [r7, #12]
 80120a6:	f000 f83f 	bl	8012128 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80120aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80120ac:	4618      	mov	r0, r3
 80120ae:	3730      	adds	r7, #48	; 0x30
 80120b0:	46bd      	mov	sp, r7
 80120b2:	bd80      	pop	{r7, pc}

080120b4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80120b4:	b580      	push	{r7, lr}
 80120b6:	b08a      	sub	sp, #40	; 0x28
 80120b8:	af02      	add	r7, sp, #8
 80120ba:	60f8      	str	r0, [r7, #12]
 80120bc:	60b9      	str	r1, [r7, #8]
 80120be:	4613      	mov	r3, r2
 80120c0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80120c2:	68fb      	ldr	r3, [r7, #12]
 80120c4:	2b00      	cmp	r3, #0
 80120c6:	d10a      	bne.n	80120de <xQueueGenericCreate+0x2a>
	__asm volatile
 80120c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80120cc:	f383 8811 	msr	BASEPRI, r3
 80120d0:	f3bf 8f6f 	isb	sy
 80120d4:	f3bf 8f4f 	dsb	sy
 80120d8:	613b      	str	r3, [r7, #16]
}
 80120da:	bf00      	nop
 80120dc:	e7fe      	b.n	80120dc <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80120de:	68fb      	ldr	r3, [r7, #12]
 80120e0:	68ba      	ldr	r2, [r7, #8]
 80120e2:	fb02 f303 	mul.w	r3, r2, r3
 80120e6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80120e8:	69fb      	ldr	r3, [r7, #28]
 80120ea:	3348      	adds	r3, #72	; 0x48
 80120ec:	4618      	mov	r0, r3
 80120ee:	f001 fd9b 	bl	8013c28 <pvPortMalloc>
 80120f2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80120f4:	69bb      	ldr	r3, [r7, #24]
 80120f6:	2b00      	cmp	r3, #0
 80120f8:	d011      	beq.n	801211e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80120fa:	69bb      	ldr	r3, [r7, #24]
 80120fc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80120fe:	697b      	ldr	r3, [r7, #20]
 8012100:	3348      	adds	r3, #72	; 0x48
 8012102:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8012104:	69bb      	ldr	r3, [r7, #24]
 8012106:	2200      	movs	r2, #0
 8012108:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801210c:	79fa      	ldrb	r2, [r7, #7]
 801210e:	69bb      	ldr	r3, [r7, #24]
 8012110:	9300      	str	r3, [sp, #0]
 8012112:	4613      	mov	r3, r2
 8012114:	697a      	ldr	r2, [r7, #20]
 8012116:	68b9      	ldr	r1, [r7, #8]
 8012118:	68f8      	ldr	r0, [r7, #12]
 801211a:	f000 f805 	bl	8012128 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801211e:	69bb      	ldr	r3, [r7, #24]
	}
 8012120:	4618      	mov	r0, r3
 8012122:	3720      	adds	r7, #32
 8012124:	46bd      	mov	sp, r7
 8012126:	bd80      	pop	{r7, pc}

08012128 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8012128:	b580      	push	{r7, lr}
 801212a:	b084      	sub	sp, #16
 801212c:	af00      	add	r7, sp, #0
 801212e:	60f8      	str	r0, [r7, #12]
 8012130:	60b9      	str	r1, [r7, #8]
 8012132:	607a      	str	r2, [r7, #4]
 8012134:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8012136:	68bb      	ldr	r3, [r7, #8]
 8012138:	2b00      	cmp	r3, #0
 801213a:	d103      	bne.n	8012144 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 801213c:	69bb      	ldr	r3, [r7, #24]
 801213e:	69ba      	ldr	r2, [r7, #24]
 8012140:	601a      	str	r2, [r3, #0]
 8012142:	e002      	b.n	801214a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8012144:	69bb      	ldr	r3, [r7, #24]
 8012146:	687a      	ldr	r2, [r7, #4]
 8012148:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 801214a:	69bb      	ldr	r3, [r7, #24]
 801214c:	68fa      	ldr	r2, [r7, #12]
 801214e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8012150:	69bb      	ldr	r3, [r7, #24]
 8012152:	68ba      	ldr	r2, [r7, #8]
 8012154:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8012156:	2101      	movs	r1, #1
 8012158:	69b8      	ldr	r0, [r7, #24]
 801215a:	f7ff fecb 	bl	8011ef4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 801215e:	bf00      	nop
 8012160:	3710      	adds	r7, #16
 8012162:	46bd      	mov	sp, r7
 8012164:	bd80      	pop	{r7, pc}
	...

08012168 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8012168:	b580      	push	{r7, lr}
 801216a:	b08e      	sub	sp, #56	; 0x38
 801216c:	af00      	add	r7, sp, #0
 801216e:	60f8      	str	r0, [r7, #12]
 8012170:	60b9      	str	r1, [r7, #8]
 8012172:	607a      	str	r2, [r7, #4]
 8012174:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8012176:	2300      	movs	r3, #0
 8012178:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801217a:	68fb      	ldr	r3, [r7, #12]
 801217c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801217e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012180:	2b00      	cmp	r3, #0
 8012182:	d10a      	bne.n	801219a <xQueueGenericSend+0x32>
	__asm volatile
 8012184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012188:	f383 8811 	msr	BASEPRI, r3
 801218c:	f3bf 8f6f 	isb	sy
 8012190:	f3bf 8f4f 	dsb	sy
 8012194:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8012196:	bf00      	nop
 8012198:	e7fe      	b.n	8012198 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801219a:	68bb      	ldr	r3, [r7, #8]
 801219c:	2b00      	cmp	r3, #0
 801219e:	d103      	bne.n	80121a8 <xQueueGenericSend+0x40>
 80121a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80121a4:	2b00      	cmp	r3, #0
 80121a6:	d101      	bne.n	80121ac <xQueueGenericSend+0x44>
 80121a8:	2301      	movs	r3, #1
 80121aa:	e000      	b.n	80121ae <xQueueGenericSend+0x46>
 80121ac:	2300      	movs	r3, #0
 80121ae:	2b00      	cmp	r3, #0
 80121b0:	d10a      	bne.n	80121c8 <xQueueGenericSend+0x60>
	__asm volatile
 80121b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80121b6:	f383 8811 	msr	BASEPRI, r3
 80121ba:	f3bf 8f6f 	isb	sy
 80121be:	f3bf 8f4f 	dsb	sy
 80121c2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80121c4:	bf00      	nop
 80121c6:	e7fe      	b.n	80121c6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80121c8:	683b      	ldr	r3, [r7, #0]
 80121ca:	2b02      	cmp	r3, #2
 80121cc:	d103      	bne.n	80121d6 <xQueueGenericSend+0x6e>
 80121ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80121d2:	2b01      	cmp	r3, #1
 80121d4:	d101      	bne.n	80121da <xQueueGenericSend+0x72>
 80121d6:	2301      	movs	r3, #1
 80121d8:	e000      	b.n	80121dc <xQueueGenericSend+0x74>
 80121da:	2300      	movs	r3, #0
 80121dc:	2b00      	cmp	r3, #0
 80121de:	d10a      	bne.n	80121f6 <xQueueGenericSend+0x8e>
	__asm volatile
 80121e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80121e4:	f383 8811 	msr	BASEPRI, r3
 80121e8:	f3bf 8f6f 	isb	sy
 80121ec:	f3bf 8f4f 	dsb	sy
 80121f0:	623b      	str	r3, [r7, #32]
}
 80121f2:	bf00      	nop
 80121f4:	e7fe      	b.n	80121f4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80121f6:	f001 f9c1 	bl	801357c <xTaskGetSchedulerState>
 80121fa:	4603      	mov	r3, r0
 80121fc:	2b00      	cmp	r3, #0
 80121fe:	d102      	bne.n	8012206 <xQueueGenericSend+0x9e>
 8012200:	687b      	ldr	r3, [r7, #4]
 8012202:	2b00      	cmp	r3, #0
 8012204:	d101      	bne.n	801220a <xQueueGenericSend+0xa2>
 8012206:	2301      	movs	r3, #1
 8012208:	e000      	b.n	801220c <xQueueGenericSend+0xa4>
 801220a:	2300      	movs	r3, #0
 801220c:	2b00      	cmp	r3, #0
 801220e:	d10a      	bne.n	8012226 <xQueueGenericSend+0xbe>
	__asm volatile
 8012210:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012214:	f383 8811 	msr	BASEPRI, r3
 8012218:	f3bf 8f6f 	isb	sy
 801221c:	f3bf 8f4f 	dsb	sy
 8012220:	61fb      	str	r3, [r7, #28]
}
 8012222:	bf00      	nop
 8012224:	e7fe      	b.n	8012224 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8012226:	f001 fbdd 	bl	80139e4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801222a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801222c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801222e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012230:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012232:	429a      	cmp	r2, r3
 8012234:	d302      	bcc.n	801223c <xQueueGenericSend+0xd4>
 8012236:	683b      	ldr	r3, [r7, #0]
 8012238:	2b02      	cmp	r3, #2
 801223a:	d129      	bne.n	8012290 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801223c:	683a      	ldr	r2, [r7, #0]
 801223e:	68b9      	ldr	r1, [r7, #8]
 8012240:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012242:	f000 fa8b 	bl	801275c <prvCopyDataToQueue>
 8012246:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012248:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801224a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801224c:	2b00      	cmp	r3, #0
 801224e:	d010      	beq.n	8012272 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012250:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012252:	3324      	adds	r3, #36	; 0x24
 8012254:	4618      	mov	r0, r3
 8012256:	f000 ffd1 	bl	80131fc <xTaskRemoveFromEventList>
 801225a:	4603      	mov	r3, r0
 801225c:	2b00      	cmp	r3, #0
 801225e:	d013      	beq.n	8012288 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8012260:	4b3f      	ldr	r3, [pc, #252]	; (8012360 <xQueueGenericSend+0x1f8>)
 8012262:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012266:	601a      	str	r2, [r3, #0]
 8012268:	f3bf 8f4f 	dsb	sy
 801226c:	f3bf 8f6f 	isb	sy
 8012270:	e00a      	b.n	8012288 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8012272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012274:	2b00      	cmp	r3, #0
 8012276:	d007      	beq.n	8012288 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8012278:	4b39      	ldr	r3, [pc, #228]	; (8012360 <xQueueGenericSend+0x1f8>)
 801227a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801227e:	601a      	str	r2, [r3, #0]
 8012280:	f3bf 8f4f 	dsb	sy
 8012284:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8012288:	f001 fbdc 	bl	8013a44 <vPortExitCritical>
				return pdPASS;
 801228c:	2301      	movs	r3, #1
 801228e:	e063      	b.n	8012358 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012290:	687b      	ldr	r3, [r7, #4]
 8012292:	2b00      	cmp	r3, #0
 8012294:	d103      	bne.n	801229e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8012296:	f001 fbd5 	bl	8013a44 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801229a:	2300      	movs	r3, #0
 801229c:	e05c      	b.n	8012358 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 801229e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80122a0:	2b00      	cmp	r3, #0
 80122a2:	d106      	bne.n	80122b2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80122a4:	f107 0314 	add.w	r3, r7, #20
 80122a8:	4618      	mov	r0, r3
 80122aa:	f001 f809 	bl	80132c0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80122ae:	2301      	movs	r3, #1
 80122b0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80122b2:	f001 fbc7 	bl	8013a44 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80122b6:	f000 fda9 	bl	8012e0c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80122ba:	f001 fb93 	bl	80139e4 <vPortEnterCritical>
 80122be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80122c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80122c4:	b25b      	sxtb	r3, r3
 80122c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80122ca:	d103      	bne.n	80122d4 <xQueueGenericSend+0x16c>
 80122cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80122ce:	2200      	movs	r2, #0
 80122d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80122d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80122d6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80122da:	b25b      	sxtb	r3, r3
 80122dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80122e0:	d103      	bne.n	80122ea <xQueueGenericSend+0x182>
 80122e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80122e4:	2200      	movs	r2, #0
 80122e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80122ea:	f001 fbab 	bl	8013a44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80122ee:	1d3a      	adds	r2, r7, #4
 80122f0:	f107 0314 	add.w	r3, r7, #20
 80122f4:	4611      	mov	r1, r2
 80122f6:	4618      	mov	r0, r3
 80122f8:	f000 fff8 	bl	80132ec <xTaskCheckForTimeOut>
 80122fc:	4603      	mov	r3, r0
 80122fe:	2b00      	cmp	r3, #0
 8012300:	d124      	bne.n	801234c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8012302:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012304:	f000 fb22 	bl	801294c <prvIsQueueFull>
 8012308:	4603      	mov	r3, r0
 801230a:	2b00      	cmp	r3, #0
 801230c:	d018      	beq.n	8012340 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801230e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012310:	3310      	adds	r3, #16
 8012312:	687a      	ldr	r2, [r7, #4]
 8012314:	4611      	mov	r1, r2
 8012316:	4618      	mov	r0, r3
 8012318:	f000 ff4c 	bl	80131b4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 801231c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801231e:	f000 faad 	bl	801287c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8012322:	f000 fd81 	bl	8012e28 <xTaskResumeAll>
 8012326:	4603      	mov	r3, r0
 8012328:	2b00      	cmp	r3, #0
 801232a:	f47f af7c 	bne.w	8012226 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 801232e:	4b0c      	ldr	r3, [pc, #48]	; (8012360 <xQueueGenericSend+0x1f8>)
 8012330:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012334:	601a      	str	r2, [r3, #0]
 8012336:	f3bf 8f4f 	dsb	sy
 801233a:	f3bf 8f6f 	isb	sy
 801233e:	e772      	b.n	8012226 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8012340:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012342:	f000 fa9b 	bl	801287c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012346:	f000 fd6f 	bl	8012e28 <xTaskResumeAll>
 801234a:	e76c      	b.n	8012226 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 801234c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801234e:	f000 fa95 	bl	801287c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012352:	f000 fd69 	bl	8012e28 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8012356:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8012358:	4618      	mov	r0, r3
 801235a:	3738      	adds	r7, #56	; 0x38
 801235c:	46bd      	mov	sp, r7
 801235e:	bd80      	pop	{r7, pc}
 8012360:	e000ed04 	.word	0xe000ed04

08012364 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8012364:	b580      	push	{r7, lr}
 8012366:	b090      	sub	sp, #64	; 0x40
 8012368:	af00      	add	r7, sp, #0
 801236a:	60f8      	str	r0, [r7, #12]
 801236c:	60b9      	str	r1, [r7, #8]
 801236e:	607a      	str	r2, [r7, #4]
 8012370:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012372:	68fb      	ldr	r3, [r7, #12]
 8012374:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8012376:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012378:	2b00      	cmp	r3, #0
 801237a:	d10a      	bne.n	8012392 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 801237c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012380:	f383 8811 	msr	BASEPRI, r3
 8012384:	f3bf 8f6f 	isb	sy
 8012388:	f3bf 8f4f 	dsb	sy
 801238c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 801238e:	bf00      	nop
 8012390:	e7fe      	b.n	8012390 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012392:	68bb      	ldr	r3, [r7, #8]
 8012394:	2b00      	cmp	r3, #0
 8012396:	d103      	bne.n	80123a0 <xQueueGenericSendFromISR+0x3c>
 8012398:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801239a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801239c:	2b00      	cmp	r3, #0
 801239e:	d101      	bne.n	80123a4 <xQueueGenericSendFromISR+0x40>
 80123a0:	2301      	movs	r3, #1
 80123a2:	e000      	b.n	80123a6 <xQueueGenericSendFromISR+0x42>
 80123a4:	2300      	movs	r3, #0
 80123a6:	2b00      	cmp	r3, #0
 80123a8:	d10a      	bne.n	80123c0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80123aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80123ae:	f383 8811 	msr	BASEPRI, r3
 80123b2:	f3bf 8f6f 	isb	sy
 80123b6:	f3bf 8f4f 	dsb	sy
 80123ba:	627b      	str	r3, [r7, #36]	; 0x24
}
 80123bc:	bf00      	nop
 80123be:	e7fe      	b.n	80123be <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80123c0:	683b      	ldr	r3, [r7, #0]
 80123c2:	2b02      	cmp	r3, #2
 80123c4:	d103      	bne.n	80123ce <xQueueGenericSendFromISR+0x6a>
 80123c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80123c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80123ca:	2b01      	cmp	r3, #1
 80123cc:	d101      	bne.n	80123d2 <xQueueGenericSendFromISR+0x6e>
 80123ce:	2301      	movs	r3, #1
 80123d0:	e000      	b.n	80123d4 <xQueueGenericSendFromISR+0x70>
 80123d2:	2300      	movs	r3, #0
 80123d4:	2b00      	cmp	r3, #0
 80123d6:	d10a      	bne.n	80123ee <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80123d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80123dc:	f383 8811 	msr	BASEPRI, r3
 80123e0:	f3bf 8f6f 	isb	sy
 80123e4:	f3bf 8f4f 	dsb	sy
 80123e8:	623b      	str	r3, [r7, #32]
}
 80123ea:	bf00      	nop
 80123ec:	e7fe      	b.n	80123ec <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80123ee:	f001 fbdb 	bl	8013ba8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80123f2:	f3ef 8211 	mrs	r2, BASEPRI
 80123f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80123fa:	f383 8811 	msr	BASEPRI, r3
 80123fe:	f3bf 8f6f 	isb	sy
 8012402:	f3bf 8f4f 	dsb	sy
 8012406:	61fa      	str	r2, [r7, #28]
 8012408:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 801240a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801240c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801240e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012410:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8012412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012414:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012416:	429a      	cmp	r2, r3
 8012418:	d302      	bcc.n	8012420 <xQueueGenericSendFromISR+0xbc>
 801241a:	683b      	ldr	r3, [r7, #0]
 801241c:	2b02      	cmp	r3, #2
 801241e:	d12f      	bne.n	8012480 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8012420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012422:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012426:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 801242a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801242c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801242e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8012430:	683a      	ldr	r2, [r7, #0]
 8012432:	68b9      	ldr	r1, [r7, #8]
 8012434:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012436:	f000 f991 	bl	801275c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801243a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 801243e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012442:	d112      	bne.n	801246a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012444:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012448:	2b00      	cmp	r3, #0
 801244a:	d016      	beq.n	801247a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801244c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801244e:	3324      	adds	r3, #36	; 0x24
 8012450:	4618      	mov	r0, r3
 8012452:	f000 fed3 	bl	80131fc <xTaskRemoveFromEventList>
 8012456:	4603      	mov	r3, r0
 8012458:	2b00      	cmp	r3, #0
 801245a:	d00e      	beq.n	801247a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801245c:	687b      	ldr	r3, [r7, #4]
 801245e:	2b00      	cmp	r3, #0
 8012460:	d00b      	beq.n	801247a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8012462:	687b      	ldr	r3, [r7, #4]
 8012464:	2201      	movs	r2, #1
 8012466:	601a      	str	r2, [r3, #0]
 8012468:	e007      	b.n	801247a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801246a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 801246e:	3301      	adds	r3, #1
 8012470:	b2db      	uxtb	r3, r3
 8012472:	b25a      	sxtb	r2, r3
 8012474:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012476:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 801247a:	2301      	movs	r3, #1
 801247c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 801247e:	e001      	b.n	8012484 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8012480:	2300      	movs	r3, #0
 8012482:	63fb      	str	r3, [r7, #60]	; 0x3c
 8012484:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012486:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8012488:	697b      	ldr	r3, [r7, #20]
 801248a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 801248e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012490:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8012492:	4618      	mov	r0, r3
 8012494:	3740      	adds	r7, #64	; 0x40
 8012496:	46bd      	mov	sp, r7
 8012498:	bd80      	pop	{r7, pc}
	...

0801249c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 801249c:	b580      	push	{r7, lr}
 801249e:	b08c      	sub	sp, #48	; 0x30
 80124a0:	af00      	add	r7, sp, #0
 80124a2:	60f8      	str	r0, [r7, #12]
 80124a4:	60b9      	str	r1, [r7, #8]
 80124a6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80124a8:	2300      	movs	r3, #0
 80124aa:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80124ac:	68fb      	ldr	r3, [r7, #12]
 80124ae:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80124b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80124b2:	2b00      	cmp	r3, #0
 80124b4:	d10a      	bne.n	80124cc <xQueueReceive+0x30>
	__asm volatile
 80124b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80124ba:	f383 8811 	msr	BASEPRI, r3
 80124be:	f3bf 8f6f 	isb	sy
 80124c2:	f3bf 8f4f 	dsb	sy
 80124c6:	623b      	str	r3, [r7, #32]
}
 80124c8:	bf00      	nop
 80124ca:	e7fe      	b.n	80124ca <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80124cc:	68bb      	ldr	r3, [r7, #8]
 80124ce:	2b00      	cmp	r3, #0
 80124d0:	d103      	bne.n	80124da <xQueueReceive+0x3e>
 80124d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80124d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80124d6:	2b00      	cmp	r3, #0
 80124d8:	d101      	bne.n	80124de <xQueueReceive+0x42>
 80124da:	2301      	movs	r3, #1
 80124dc:	e000      	b.n	80124e0 <xQueueReceive+0x44>
 80124de:	2300      	movs	r3, #0
 80124e0:	2b00      	cmp	r3, #0
 80124e2:	d10a      	bne.n	80124fa <xQueueReceive+0x5e>
	__asm volatile
 80124e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80124e8:	f383 8811 	msr	BASEPRI, r3
 80124ec:	f3bf 8f6f 	isb	sy
 80124f0:	f3bf 8f4f 	dsb	sy
 80124f4:	61fb      	str	r3, [r7, #28]
}
 80124f6:	bf00      	nop
 80124f8:	e7fe      	b.n	80124f8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80124fa:	f001 f83f 	bl	801357c <xTaskGetSchedulerState>
 80124fe:	4603      	mov	r3, r0
 8012500:	2b00      	cmp	r3, #0
 8012502:	d102      	bne.n	801250a <xQueueReceive+0x6e>
 8012504:	687b      	ldr	r3, [r7, #4]
 8012506:	2b00      	cmp	r3, #0
 8012508:	d101      	bne.n	801250e <xQueueReceive+0x72>
 801250a:	2301      	movs	r3, #1
 801250c:	e000      	b.n	8012510 <xQueueReceive+0x74>
 801250e:	2300      	movs	r3, #0
 8012510:	2b00      	cmp	r3, #0
 8012512:	d10a      	bne.n	801252a <xQueueReceive+0x8e>
	__asm volatile
 8012514:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012518:	f383 8811 	msr	BASEPRI, r3
 801251c:	f3bf 8f6f 	isb	sy
 8012520:	f3bf 8f4f 	dsb	sy
 8012524:	61bb      	str	r3, [r7, #24]
}
 8012526:	bf00      	nop
 8012528:	e7fe      	b.n	8012528 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801252a:	f001 fa5b 	bl	80139e4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801252e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012530:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012532:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012536:	2b00      	cmp	r3, #0
 8012538:	d01f      	beq.n	801257a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 801253a:	68b9      	ldr	r1, [r7, #8]
 801253c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801253e:	f000 f977 	bl	8012830 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012544:	1e5a      	subs	r2, r3, #1
 8012546:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012548:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801254a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801254c:	691b      	ldr	r3, [r3, #16]
 801254e:	2b00      	cmp	r3, #0
 8012550:	d00f      	beq.n	8012572 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012554:	3310      	adds	r3, #16
 8012556:	4618      	mov	r0, r3
 8012558:	f000 fe50 	bl	80131fc <xTaskRemoveFromEventList>
 801255c:	4603      	mov	r3, r0
 801255e:	2b00      	cmp	r3, #0
 8012560:	d007      	beq.n	8012572 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8012562:	4b3d      	ldr	r3, [pc, #244]	; (8012658 <xQueueReceive+0x1bc>)
 8012564:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012568:	601a      	str	r2, [r3, #0]
 801256a:	f3bf 8f4f 	dsb	sy
 801256e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8012572:	f001 fa67 	bl	8013a44 <vPortExitCritical>
				return pdPASS;
 8012576:	2301      	movs	r3, #1
 8012578:	e069      	b.n	801264e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801257a:	687b      	ldr	r3, [r7, #4]
 801257c:	2b00      	cmp	r3, #0
 801257e:	d103      	bne.n	8012588 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8012580:	f001 fa60 	bl	8013a44 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8012584:	2300      	movs	r3, #0
 8012586:	e062      	b.n	801264e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801258a:	2b00      	cmp	r3, #0
 801258c:	d106      	bne.n	801259c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801258e:	f107 0310 	add.w	r3, r7, #16
 8012592:	4618      	mov	r0, r3
 8012594:	f000 fe94 	bl	80132c0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012598:	2301      	movs	r3, #1
 801259a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801259c:	f001 fa52 	bl	8013a44 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80125a0:	f000 fc34 	bl	8012e0c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80125a4:	f001 fa1e 	bl	80139e4 <vPortEnterCritical>
 80125a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80125aa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80125ae:	b25b      	sxtb	r3, r3
 80125b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80125b4:	d103      	bne.n	80125be <xQueueReceive+0x122>
 80125b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80125b8:	2200      	movs	r2, #0
 80125ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80125be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80125c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80125c4:	b25b      	sxtb	r3, r3
 80125c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80125ca:	d103      	bne.n	80125d4 <xQueueReceive+0x138>
 80125cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80125ce:	2200      	movs	r2, #0
 80125d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80125d4:	f001 fa36 	bl	8013a44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80125d8:	1d3a      	adds	r2, r7, #4
 80125da:	f107 0310 	add.w	r3, r7, #16
 80125de:	4611      	mov	r1, r2
 80125e0:	4618      	mov	r0, r3
 80125e2:	f000 fe83 	bl	80132ec <xTaskCheckForTimeOut>
 80125e6:	4603      	mov	r3, r0
 80125e8:	2b00      	cmp	r3, #0
 80125ea:	d123      	bne.n	8012634 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80125ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80125ee:	f000 f997 	bl	8012920 <prvIsQueueEmpty>
 80125f2:	4603      	mov	r3, r0
 80125f4:	2b00      	cmp	r3, #0
 80125f6:	d017      	beq.n	8012628 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80125f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80125fa:	3324      	adds	r3, #36	; 0x24
 80125fc:	687a      	ldr	r2, [r7, #4]
 80125fe:	4611      	mov	r1, r2
 8012600:	4618      	mov	r0, r3
 8012602:	f000 fdd7 	bl	80131b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8012606:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012608:	f000 f938 	bl	801287c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801260c:	f000 fc0c 	bl	8012e28 <xTaskResumeAll>
 8012610:	4603      	mov	r3, r0
 8012612:	2b00      	cmp	r3, #0
 8012614:	d189      	bne.n	801252a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8012616:	4b10      	ldr	r3, [pc, #64]	; (8012658 <xQueueReceive+0x1bc>)
 8012618:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801261c:	601a      	str	r2, [r3, #0]
 801261e:	f3bf 8f4f 	dsb	sy
 8012622:	f3bf 8f6f 	isb	sy
 8012626:	e780      	b.n	801252a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8012628:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801262a:	f000 f927 	bl	801287c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801262e:	f000 fbfb 	bl	8012e28 <xTaskResumeAll>
 8012632:	e77a      	b.n	801252a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8012634:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012636:	f000 f921 	bl	801287c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801263a:	f000 fbf5 	bl	8012e28 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801263e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012640:	f000 f96e 	bl	8012920 <prvIsQueueEmpty>
 8012644:	4603      	mov	r3, r0
 8012646:	2b00      	cmp	r3, #0
 8012648:	f43f af6f 	beq.w	801252a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801264c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801264e:	4618      	mov	r0, r3
 8012650:	3730      	adds	r7, #48	; 0x30
 8012652:	46bd      	mov	sp, r7
 8012654:	bd80      	pop	{r7, pc}
 8012656:	bf00      	nop
 8012658:	e000ed04 	.word	0xe000ed04

0801265c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801265c:	b580      	push	{r7, lr}
 801265e:	b08e      	sub	sp, #56	; 0x38
 8012660:	af00      	add	r7, sp, #0
 8012662:	60f8      	str	r0, [r7, #12]
 8012664:	60b9      	str	r1, [r7, #8]
 8012666:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012668:	68fb      	ldr	r3, [r7, #12]
 801266a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801266c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801266e:	2b00      	cmp	r3, #0
 8012670:	d10a      	bne.n	8012688 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8012672:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012676:	f383 8811 	msr	BASEPRI, r3
 801267a:	f3bf 8f6f 	isb	sy
 801267e:	f3bf 8f4f 	dsb	sy
 8012682:	623b      	str	r3, [r7, #32]
}
 8012684:	bf00      	nop
 8012686:	e7fe      	b.n	8012686 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012688:	68bb      	ldr	r3, [r7, #8]
 801268a:	2b00      	cmp	r3, #0
 801268c:	d103      	bne.n	8012696 <xQueueReceiveFromISR+0x3a>
 801268e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012692:	2b00      	cmp	r3, #0
 8012694:	d101      	bne.n	801269a <xQueueReceiveFromISR+0x3e>
 8012696:	2301      	movs	r3, #1
 8012698:	e000      	b.n	801269c <xQueueReceiveFromISR+0x40>
 801269a:	2300      	movs	r3, #0
 801269c:	2b00      	cmp	r3, #0
 801269e:	d10a      	bne.n	80126b6 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80126a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80126a4:	f383 8811 	msr	BASEPRI, r3
 80126a8:	f3bf 8f6f 	isb	sy
 80126ac:	f3bf 8f4f 	dsb	sy
 80126b0:	61fb      	str	r3, [r7, #28]
}
 80126b2:	bf00      	nop
 80126b4:	e7fe      	b.n	80126b4 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80126b6:	f001 fa77 	bl	8013ba8 <vPortValidateInterruptPriority>
	__asm volatile
 80126ba:	f3ef 8211 	mrs	r2, BASEPRI
 80126be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80126c2:	f383 8811 	msr	BASEPRI, r3
 80126c6:	f3bf 8f6f 	isb	sy
 80126ca:	f3bf 8f4f 	dsb	sy
 80126ce:	61ba      	str	r2, [r7, #24]
 80126d0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80126d2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80126d4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80126d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80126da:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80126dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80126de:	2b00      	cmp	r3, #0
 80126e0:	d02f      	beq.n	8012742 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80126e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126e4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80126e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80126ec:	68b9      	ldr	r1, [r7, #8]
 80126ee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80126f0:	f000 f89e 	bl	8012830 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80126f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80126f6:	1e5a      	subs	r2, r3, #1
 80126f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126fa:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80126fc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012704:	d112      	bne.n	801272c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012708:	691b      	ldr	r3, [r3, #16]
 801270a:	2b00      	cmp	r3, #0
 801270c:	d016      	beq.n	801273c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801270e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012710:	3310      	adds	r3, #16
 8012712:	4618      	mov	r0, r3
 8012714:	f000 fd72 	bl	80131fc <xTaskRemoveFromEventList>
 8012718:	4603      	mov	r3, r0
 801271a:	2b00      	cmp	r3, #0
 801271c:	d00e      	beq.n	801273c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 801271e:	687b      	ldr	r3, [r7, #4]
 8012720:	2b00      	cmp	r3, #0
 8012722:	d00b      	beq.n	801273c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8012724:	687b      	ldr	r3, [r7, #4]
 8012726:	2201      	movs	r2, #1
 8012728:	601a      	str	r2, [r3, #0]
 801272a:	e007      	b.n	801273c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 801272c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012730:	3301      	adds	r3, #1
 8012732:	b2db      	uxtb	r3, r3
 8012734:	b25a      	sxtb	r2, r3
 8012736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012738:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 801273c:	2301      	movs	r3, #1
 801273e:	637b      	str	r3, [r7, #52]	; 0x34
 8012740:	e001      	b.n	8012746 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8012742:	2300      	movs	r3, #0
 8012744:	637b      	str	r3, [r7, #52]	; 0x34
 8012746:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012748:	613b      	str	r3, [r7, #16]
	__asm volatile
 801274a:	693b      	ldr	r3, [r7, #16]
 801274c:	f383 8811 	msr	BASEPRI, r3
}
 8012750:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012752:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8012754:	4618      	mov	r0, r3
 8012756:	3738      	adds	r7, #56	; 0x38
 8012758:	46bd      	mov	sp, r7
 801275a:	bd80      	pop	{r7, pc}

0801275c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 801275c:	b580      	push	{r7, lr}
 801275e:	b086      	sub	sp, #24
 8012760:	af00      	add	r7, sp, #0
 8012762:	60f8      	str	r0, [r7, #12]
 8012764:	60b9      	str	r1, [r7, #8]
 8012766:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8012768:	2300      	movs	r3, #0
 801276a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801276c:	68fb      	ldr	r3, [r7, #12]
 801276e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012770:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8012772:	68fb      	ldr	r3, [r7, #12]
 8012774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012776:	2b00      	cmp	r3, #0
 8012778:	d10d      	bne.n	8012796 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801277a:	68fb      	ldr	r3, [r7, #12]
 801277c:	681b      	ldr	r3, [r3, #0]
 801277e:	2b00      	cmp	r3, #0
 8012780:	d14d      	bne.n	801281e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8012782:	68fb      	ldr	r3, [r7, #12]
 8012784:	689b      	ldr	r3, [r3, #8]
 8012786:	4618      	mov	r0, r3
 8012788:	f000 ff16 	bl	80135b8 <xTaskPriorityDisinherit>
 801278c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801278e:	68fb      	ldr	r3, [r7, #12]
 8012790:	2200      	movs	r2, #0
 8012792:	609a      	str	r2, [r3, #8]
 8012794:	e043      	b.n	801281e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8012796:	687b      	ldr	r3, [r7, #4]
 8012798:	2b00      	cmp	r3, #0
 801279a:	d119      	bne.n	80127d0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801279c:	68fb      	ldr	r3, [r7, #12]
 801279e:	6858      	ldr	r0, [r3, #4]
 80127a0:	68fb      	ldr	r3, [r7, #12]
 80127a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80127a4:	461a      	mov	r2, r3
 80127a6:	68b9      	ldr	r1, [r7, #8]
 80127a8:	f002 f8c8 	bl	801493c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80127ac:	68fb      	ldr	r3, [r7, #12]
 80127ae:	685a      	ldr	r2, [r3, #4]
 80127b0:	68fb      	ldr	r3, [r7, #12]
 80127b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80127b4:	441a      	add	r2, r3
 80127b6:	68fb      	ldr	r3, [r7, #12]
 80127b8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80127ba:	68fb      	ldr	r3, [r7, #12]
 80127bc:	685a      	ldr	r2, [r3, #4]
 80127be:	68fb      	ldr	r3, [r7, #12]
 80127c0:	689b      	ldr	r3, [r3, #8]
 80127c2:	429a      	cmp	r2, r3
 80127c4:	d32b      	bcc.n	801281e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80127c6:	68fb      	ldr	r3, [r7, #12]
 80127c8:	681a      	ldr	r2, [r3, #0]
 80127ca:	68fb      	ldr	r3, [r7, #12]
 80127cc:	605a      	str	r2, [r3, #4]
 80127ce:	e026      	b.n	801281e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80127d0:	68fb      	ldr	r3, [r7, #12]
 80127d2:	68d8      	ldr	r0, [r3, #12]
 80127d4:	68fb      	ldr	r3, [r7, #12]
 80127d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80127d8:	461a      	mov	r2, r3
 80127da:	68b9      	ldr	r1, [r7, #8]
 80127dc:	f002 f8ae 	bl	801493c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80127e0:	68fb      	ldr	r3, [r7, #12]
 80127e2:	68da      	ldr	r2, [r3, #12]
 80127e4:	68fb      	ldr	r3, [r7, #12]
 80127e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80127e8:	425b      	negs	r3, r3
 80127ea:	441a      	add	r2, r3
 80127ec:	68fb      	ldr	r3, [r7, #12]
 80127ee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80127f0:	68fb      	ldr	r3, [r7, #12]
 80127f2:	68da      	ldr	r2, [r3, #12]
 80127f4:	68fb      	ldr	r3, [r7, #12]
 80127f6:	681b      	ldr	r3, [r3, #0]
 80127f8:	429a      	cmp	r2, r3
 80127fa:	d207      	bcs.n	801280c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80127fc:	68fb      	ldr	r3, [r7, #12]
 80127fe:	689a      	ldr	r2, [r3, #8]
 8012800:	68fb      	ldr	r3, [r7, #12]
 8012802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012804:	425b      	negs	r3, r3
 8012806:	441a      	add	r2, r3
 8012808:	68fb      	ldr	r3, [r7, #12]
 801280a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 801280c:	687b      	ldr	r3, [r7, #4]
 801280e:	2b02      	cmp	r3, #2
 8012810:	d105      	bne.n	801281e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012812:	693b      	ldr	r3, [r7, #16]
 8012814:	2b00      	cmp	r3, #0
 8012816:	d002      	beq.n	801281e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8012818:	693b      	ldr	r3, [r7, #16]
 801281a:	3b01      	subs	r3, #1
 801281c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801281e:	693b      	ldr	r3, [r7, #16]
 8012820:	1c5a      	adds	r2, r3, #1
 8012822:	68fb      	ldr	r3, [r7, #12]
 8012824:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8012826:	697b      	ldr	r3, [r7, #20]
}
 8012828:	4618      	mov	r0, r3
 801282a:	3718      	adds	r7, #24
 801282c:	46bd      	mov	sp, r7
 801282e:	bd80      	pop	{r7, pc}

08012830 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8012830:	b580      	push	{r7, lr}
 8012832:	b082      	sub	sp, #8
 8012834:	af00      	add	r7, sp, #0
 8012836:	6078      	str	r0, [r7, #4]
 8012838:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801283e:	2b00      	cmp	r3, #0
 8012840:	d018      	beq.n	8012874 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8012842:	687b      	ldr	r3, [r7, #4]
 8012844:	68da      	ldr	r2, [r3, #12]
 8012846:	687b      	ldr	r3, [r7, #4]
 8012848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801284a:	441a      	add	r2, r3
 801284c:	687b      	ldr	r3, [r7, #4]
 801284e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8012850:	687b      	ldr	r3, [r7, #4]
 8012852:	68da      	ldr	r2, [r3, #12]
 8012854:	687b      	ldr	r3, [r7, #4]
 8012856:	689b      	ldr	r3, [r3, #8]
 8012858:	429a      	cmp	r2, r3
 801285a:	d303      	bcc.n	8012864 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	681a      	ldr	r2, [r3, #0]
 8012860:	687b      	ldr	r3, [r7, #4]
 8012862:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8012864:	687b      	ldr	r3, [r7, #4]
 8012866:	68d9      	ldr	r1, [r3, #12]
 8012868:	687b      	ldr	r3, [r7, #4]
 801286a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801286c:	461a      	mov	r2, r3
 801286e:	6838      	ldr	r0, [r7, #0]
 8012870:	f002 f864 	bl	801493c <memcpy>
	}
}
 8012874:	bf00      	nop
 8012876:	3708      	adds	r7, #8
 8012878:	46bd      	mov	sp, r7
 801287a:	bd80      	pop	{r7, pc}

0801287c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 801287c:	b580      	push	{r7, lr}
 801287e:	b084      	sub	sp, #16
 8012880:	af00      	add	r7, sp, #0
 8012882:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8012884:	f001 f8ae 	bl	80139e4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801288e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012890:	e011      	b.n	80128b6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012892:	687b      	ldr	r3, [r7, #4]
 8012894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012896:	2b00      	cmp	r3, #0
 8012898:	d012      	beq.n	80128c0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801289a:	687b      	ldr	r3, [r7, #4]
 801289c:	3324      	adds	r3, #36	; 0x24
 801289e:	4618      	mov	r0, r3
 80128a0:	f000 fcac 	bl	80131fc <xTaskRemoveFromEventList>
 80128a4:	4603      	mov	r3, r0
 80128a6:	2b00      	cmp	r3, #0
 80128a8:	d001      	beq.n	80128ae <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80128aa:	f000 fd81 	bl	80133b0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80128ae:	7bfb      	ldrb	r3, [r7, #15]
 80128b0:	3b01      	subs	r3, #1
 80128b2:	b2db      	uxtb	r3, r3
 80128b4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80128b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80128ba:	2b00      	cmp	r3, #0
 80128bc:	dce9      	bgt.n	8012892 <prvUnlockQueue+0x16>
 80128be:	e000      	b.n	80128c2 <prvUnlockQueue+0x46>
					break;
 80128c0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80128c2:	687b      	ldr	r3, [r7, #4]
 80128c4:	22ff      	movs	r2, #255	; 0xff
 80128c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80128ca:	f001 f8bb 	bl	8013a44 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80128ce:	f001 f889 	bl	80139e4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80128d2:	687b      	ldr	r3, [r7, #4]
 80128d4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80128d8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80128da:	e011      	b.n	8012900 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80128dc:	687b      	ldr	r3, [r7, #4]
 80128de:	691b      	ldr	r3, [r3, #16]
 80128e0:	2b00      	cmp	r3, #0
 80128e2:	d012      	beq.n	801290a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80128e4:	687b      	ldr	r3, [r7, #4]
 80128e6:	3310      	adds	r3, #16
 80128e8:	4618      	mov	r0, r3
 80128ea:	f000 fc87 	bl	80131fc <xTaskRemoveFromEventList>
 80128ee:	4603      	mov	r3, r0
 80128f0:	2b00      	cmp	r3, #0
 80128f2:	d001      	beq.n	80128f8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80128f4:	f000 fd5c 	bl	80133b0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80128f8:	7bbb      	ldrb	r3, [r7, #14]
 80128fa:	3b01      	subs	r3, #1
 80128fc:	b2db      	uxtb	r3, r3
 80128fe:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012900:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012904:	2b00      	cmp	r3, #0
 8012906:	dce9      	bgt.n	80128dc <prvUnlockQueue+0x60>
 8012908:	e000      	b.n	801290c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 801290a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 801290c:	687b      	ldr	r3, [r7, #4]
 801290e:	22ff      	movs	r2, #255	; 0xff
 8012910:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8012914:	f001 f896 	bl	8013a44 <vPortExitCritical>
}
 8012918:	bf00      	nop
 801291a:	3710      	adds	r7, #16
 801291c:	46bd      	mov	sp, r7
 801291e:	bd80      	pop	{r7, pc}

08012920 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8012920:	b580      	push	{r7, lr}
 8012922:	b084      	sub	sp, #16
 8012924:	af00      	add	r7, sp, #0
 8012926:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8012928:	f001 f85c 	bl	80139e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 801292c:	687b      	ldr	r3, [r7, #4]
 801292e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012930:	2b00      	cmp	r3, #0
 8012932:	d102      	bne.n	801293a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8012934:	2301      	movs	r3, #1
 8012936:	60fb      	str	r3, [r7, #12]
 8012938:	e001      	b.n	801293e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801293a:	2300      	movs	r3, #0
 801293c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801293e:	f001 f881 	bl	8013a44 <vPortExitCritical>

	return xReturn;
 8012942:	68fb      	ldr	r3, [r7, #12]
}
 8012944:	4618      	mov	r0, r3
 8012946:	3710      	adds	r7, #16
 8012948:	46bd      	mov	sp, r7
 801294a:	bd80      	pop	{r7, pc}

0801294c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 801294c:	b580      	push	{r7, lr}
 801294e:	b084      	sub	sp, #16
 8012950:	af00      	add	r7, sp, #0
 8012952:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8012954:	f001 f846 	bl	80139e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8012958:	687b      	ldr	r3, [r7, #4]
 801295a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801295c:	687b      	ldr	r3, [r7, #4]
 801295e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012960:	429a      	cmp	r2, r3
 8012962:	d102      	bne.n	801296a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8012964:	2301      	movs	r3, #1
 8012966:	60fb      	str	r3, [r7, #12]
 8012968:	e001      	b.n	801296e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801296a:	2300      	movs	r3, #0
 801296c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801296e:	f001 f869 	bl	8013a44 <vPortExitCritical>

	return xReturn;
 8012972:	68fb      	ldr	r3, [r7, #12]
}
 8012974:	4618      	mov	r0, r3
 8012976:	3710      	adds	r7, #16
 8012978:	46bd      	mov	sp, r7
 801297a:	bd80      	pop	{r7, pc}

0801297c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 801297c:	b580      	push	{r7, lr}
 801297e:	b08e      	sub	sp, #56	; 0x38
 8012980:	af04      	add	r7, sp, #16
 8012982:	60f8      	str	r0, [r7, #12]
 8012984:	60b9      	str	r1, [r7, #8]
 8012986:	607a      	str	r2, [r7, #4]
 8012988:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801298a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801298c:	2b00      	cmp	r3, #0
 801298e:	d10a      	bne.n	80129a6 <xTaskCreateStatic+0x2a>
	__asm volatile
 8012990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012994:	f383 8811 	msr	BASEPRI, r3
 8012998:	f3bf 8f6f 	isb	sy
 801299c:	f3bf 8f4f 	dsb	sy
 80129a0:	623b      	str	r3, [r7, #32]
}
 80129a2:	bf00      	nop
 80129a4:	e7fe      	b.n	80129a4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80129a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80129a8:	2b00      	cmp	r3, #0
 80129aa:	d10a      	bne.n	80129c2 <xTaskCreateStatic+0x46>
	__asm volatile
 80129ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80129b0:	f383 8811 	msr	BASEPRI, r3
 80129b4:	f3bf 8f6f 	isb	sy
 80129b8:	f3bf 8f4f 	dsb	sy
 80129bc:	61fb      	str	r3, [r7, #28]
}
 80129be:	bf00      	nop
 80129c0:	e7fe      	b.n	80129c0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80129c2:	23b4      	movs	r3, #180	; 0xb4
 80129c4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80129c6:	693b      	ldr	r3, [r7, #16]
 80129c8:	2bb4      	cmp	r3, #180	; 0xb4
 80129ca:	d00a      	beq.n	80129e2 <xTaskCreateStatic+0x66>
	__asm volatile
 80129cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80129d0:	f383 8811 	msr	BASEPRI, r3
 80129d4:	f3bf 8f6f 	isb	sy
 80129d8:	f3bf 8f4f 	dsb	sy
 80129dc:	61bb      	str	r3, [r7, #24]
}
 80129de:	bf00      	nop
 80129e0:	e7fe      	b.n	80129e0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80129e2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80129e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80129e6:	2b00      	cmp	r3, #0
 80129e8:	d01e      	beq.n	8012a28 <xTaskCreateStatic+0xac>
 80129ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80129ec:	2b00      	cmp	r3, #0
 80129ee:	d01b      	beq.n	8012a28 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80129f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80129f2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80129f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80129f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80129f8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80129fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80129fc:	2202      	movs	r2, #2
 80129fe:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8012a02:	2300      	movs	r3, #0
 8012a04:	9303      	str	r3, [sp, #12]
 8012a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a08:	9302      	str	r3, [sp, #8]
 8012a0a:	f107 0314 	add.w	r3, r7, #20
 8012a0e:	9301      	str	r3, [sp, #4]
 8012a10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a12:	9300      	str	r3, [sp, #0]
 8012a14:	683b      	ldr	r3, [r7, #0]
 8012a16:	687a      	ldr	r2, [r7, #4]
 8012a18:	68b9      	ldr	r1, [r7, #8]
 8012a1a:	68f8      	ldr	r0, [r7, #12]
 8012a1c:	f000 f850 	bl	8012ac0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012a20:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8012a22:	f000 f8eb 	bl	8012bfc <prvAddNewTaskToReadyList>
 8012a26:	e001      	b.n	8012a2c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8012a28:	2300      	movs	r3, #0
 8012a2a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8012a2c:	697b      	ldr	r3, [r7, #20]
	}
 8012a2e:	4618      	mov	r0, r3
 8012a30:	3728      	adds	r7, #40	; 0x28
 8012a32:	46bd      	mov	sp, r7
 8012a34:	bd80      	pop	{r7, pc}

08012a36 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8012a36:	b580      	push	{r7, lr}
 8012a38:	b08c      	sub	sp, #48	; 0x30
 8012a3a:	af04      	add	r7, sp, #16
 8012a3c:	60f8      	str	r0, [r7, #12]
 8012a3e:	60b9      	str	r1, [r7, #8]
 8012a40:	603b      	str	r3, [r7, #0]
 8012a42:	4613      	mov	r3, r2
 8012a44:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8012a46:	88fb      	ldrh	r3, [r7, #6]
 8012a48:	009b      	lsls	r3, r3, #2
 8012a4a:	4618      	mov	r0, r3
 8012a4c:	f001 f8ec 	bl	8013c28 <pvPortMalloc>
 8012a50:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8012a52:	697b      	ldr	r3, [r7, #20]
 8012a54:	2b00      	cmp	r3, #0
 8012a56:	d00e      	beq.n	8012a76 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8012a58:	20b4      	movs	r0, #180	; 0xb4
 8012a5a:	f001 f8e5 	bl	8013c28 <pvPortMalloc>
 8012a5e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8012a60:	69fb      	ldr	r3, [r7, #28]
 8012a62:	2b00      	cmp	r3, #0
 8012a64:	d003      	beq.n	8012a6e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8012a66:	69fb      	ldr	r3, [r7, #28]
 8012a68:	697a      	ldr	r2, [r7, #20]
 8012a6a:	631a      	str	r2, [r3, #48]	; 0x30
 8012a6c:	e005      	b.n	8012a7a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8012a6e:	6978      	ldr	r0, [r7, #20]
 8012a70:	f001 f9a6 	bl	8013dc0 <vPortFree>
 8012a74:	e001      	b.n	8012a7a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8012a76:	2300      	movs	r3, #0
 8012a78:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8012a7a:	69fb      	ldr	r3, [r7, #28]
 8012a7c:	2b00      	cmp	r3, #0
 8012a7e:	d017      	beq.n	8012ab0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8012a80:	69fb      	ldr	r3, [r7, #28]
 8012a82:	2200      	movs	r2, #0
 8012a84:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8012a88:	88fa      	ldrh	r2, [r7, #6]
 8012a8a:	2300      	movs	r3, #0
 8012a8c:	9303      	str	r3, [sp, #12]
 8012a8e:	69fb      	ldr	r3, [r7, #28]
 8012a90:	9302      	str	r3, [sp, #8]
 8012a92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a94:	9301      	str	r3, [sp, #4]
 8012a96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a98:	9300      	str	r3, [sp, #0]
 8012a9a:	683b      	ldr	r3, [r7, #0]
 8012a9c:	68b9      	ldr	r1, [r7, #8]
 8012a9e:	68f8      	ldr	r0, [r7, #12]
 8012aa0:	f000 f80e 	bl	8012ac0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012aa4:	69f8      	ldr	r0, [r7, #28]
 8012aa6:	f000 f8a9 	bl	8012bfc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8012aaa:	2301      	movs	r3, #1
 8012aac:	61bb      	str	r3, [r7, #24]
 8012aae:	e002      	b.n	8012ab6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8012ab0:	f04f 33ff 	mov.w	r3, #4294967295
 8012ab4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8012ab6:	69bb      	ldr	r3, [r7, #24]
	}
 8012ab8:	4618      	mov	r0, r3
 8012aba:	3720      	adds	r7, #32
 8012abc:	46bd      	mov	sp, r7
 8012abe:	bd80      	pop	{r7, pc}

08012ac0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8012ac0:	b580      	push	{r7, lr}
 8012ac2:	b088      	sub	sp, #32
 8012ac4:	af00      	add	r7, sp, #0
 8012ac6:	60f8      	str	r0, [r7, #12]
 8012ac8:	60b9      	str	r1, [r7, #8]
 8012aca:	607a      	str	r2, [r7, #4]
 8012acc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8012ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012ad0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012ad2:	687b      	ldr	r3, [r7, #4]
 8012ad4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8012ad8:	3b01      	subs	r3, #1
 8012ada:	009b      	lsls	r3, r3, #2
 8012adc:	4413      	add	r3, r2
 8012ade:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8012ae0:	69bb      	ldr	r3, [r7, #24]
 8012ae2:	f023 0307 	bic.w	r3, r3, #7
 8012ae6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8012ae8:	69bb      	ldr	r3, [r7, #24]
 8012aea:	f003 0307 	and.w	r3, r3, #7
 8012aee:	2b00      	cmp	r3, #0
 8012af0:	d00a      	beq.n	8012b08 <prvInitialiseNewTask+0x48>
	__asm volatile
 8012af2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012af6:	f383 8811 	msr	BASEPRI, r3
 8012afa:	f3bf 8f6f 	isb	sy
 8012afe:	f3bf 8f4f 	dsb	sy
 8012b02:	617b      	str	r3, [r7, #20]
}
 8012b04:	bf00      	nop
 8012b06:	e7fe      	b.n	8012b06 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8012b08:	68bb      	ldr	r3, [r7, #8]
 8012b0a:	2b00      	cmp	r3, #0
 8012b0c:	d01f      	beq.n	8012b4e <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012b0e:	2300      	movs	r3, #0
 8012b10:	61fb      	str	r3, [r7, #28]
 8012b12:	e012      	b.n	8012b3a <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8012b14:	68ba      	ldr	r2, [r7, #8]
 8012b16:	69fb      	ldr	r3, [r7, #28]
 8012b18:	4413      	add	r3, r2
 8012b1a:	7819      	ldrb	r1, [r3, #0]
 8012b1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012b1e:	69fb      	ldr	r3, [r7, #28]
 8012b20:	4413      	add	r3, r2
 8012b22:	3334      	adds	r3, #52	; 0x34
 8012b24:	460a      	mov	r2, r1
 8012b26:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8012b28:	68ba      	ldr	r2, [r7, #8]
 8012b2a:	69fb      	ldr	r3, [r7, #28]
 8012b2c:	4413      	add	r3, r2
 8012b2e:	781b      	ldrb	r3, [r3, #0]
 8012b30:	2b00      	cmp	r3, #0
 8012b32:	d006      	beq.n	8012b42 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012b34:	69fb      	ldr	r3, [r7, #28]
 8012b36:	3301      	adds	r3, #1
 8012b38:	61fb      	str	r3, [r7, #28]
 8012b3a:	69fb      	ldr	r3, [r7, #28]
 8012b3c:	2b0f      	cmp	r3, #15
 8012b3e:	d9e9      	bls.n	8012b14 <prvInitialiseNewTask+0x54>
 8012b40:	e000      	b.n	8012b44 <prvInitialiseNewTask+0x84>
			{
				break;
 8012b42:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8012b44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b46:	2200      	movs	r2, #0
 8012b48:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8012b4c:	e003      	b.n	8012b56 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8012b4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b50:	2200      	movs	r2, #0
 8012b52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8012b56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b58:	2b06      	cmp	r3, #6
 8012b5a:	d901      	bls.n	8012b60 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8012b5c:	2306      	movs	r3, #6
 8012b5e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8012b60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012b64:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8012b66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b68:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012b6a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8012b6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b6e:	2200      	movs	r2, #0
 8012b70:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8012b72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b74:	3304      	adds	r3, #4
 8012b76:	4618      	mov	r0, r3
 8012b78:	f7ff f928 	bl	8011dcc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8012b7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b7e:	3318      	adds	r3, #24
 8012b80:	4618      	mov	r0, r3
 8012b82:	f7ff f923 	bl	8011dcc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8012b86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012b8a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012b8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b8e:	f1c3 0207 	rsb	r2, r3, #7
 8012b92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b94:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8012b96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012b9a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8012b9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b9e:	2200      	movs	r2, #0
 8012ba0:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012ba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012ba6:	2200      	movs	r2, #0
 8012ba8:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8012bac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012bae:	334c      	adds	r3, #76	; 0x4c
 8012bb0:	2260      	movs	r2, #96	; 0x60
 8012bb2:	2100      	movs	r1, #0
 8012bb4:	4618      	mov	r0, r3
 8012bb6:	f001 fecf 	bl	8014958 <memset>
 8012bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012bbc:	4a0c      	ldr	r2, [pc, #48]	; (8012bf0 <prvInitialiseNewTask+0x130>)
 8012bbe:	651a      	str	r2, [r3, #80]	; 0x50
 8012bc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012bc2:	4a0c      	ldr	r2, [pc, #48]	; (8012bf4 <prvInitialiseNewTask+0x134>)
 8012bc4:	655a      	str	r2, [r3, #84]	; 0x54
 8012bc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012bc8:	4a0b      	ldr	r2, [pc, #44]	; (8012bf8 <prvInitialiseNewTask+0x138>)
 8012bca:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8012bcc:	683a      	ldr	r2, [r7, #0]
 8012bce:	68f9      	ldr	r1, [r7, #12]
 8012bd0:	69b8      	ldr	r0, [r7, #24]
 8012bd2:	f000 fddd 	bl	8013790 <pxPortInitialiseStack>
 8012bd6:	4602      	mov	r2, r0
 8012bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012bda:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8012bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012bde:	2b00      	cmp	r3, #0
 8012be0:	d002      	beq.n	8012be8 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8012be2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012be4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012be6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012be8:	bf00      	nop
 8012bea:	3720      	adds	r7, #32
 8012bec:	46bd      	mov	sp, r7
 8012bee:	bd80      	pop	{r7, pc}
 8012bf0:	08017950 	.word	0x08017950
 8012bf4:	08017970 	.word	0x08017970
 8012bf8:	08017930 	.word	0x08017930

08012bfc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8012bfc:	b580      	push	{r7, lr}
 8012bfe:	b082      	sub	sp, #8
 8012c00:	af00      	add	r7, sp, #0
 8012c02:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8012c04:	f000 feee 	bl	80139e4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8012c08:	4b2a      	ldr	r3, [pc, #168]	; (8012cb4 <prvAddNewTaskToReadyList+0xb8>)
 8012c0a:	681b      	ldr	r3, [r3, #0]
 8012c0c:	3301      	adds	r3, #1
 8012c0e:	4a29      	ldr	r2, [pc, #164]	; (8012cb4 <prvAddNewTaskToReadyList+0xb8>)
 8012c10:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8012c12:	4b29      	ldr	r3, [pc, #164]	; (8012cb8 <prvAddNewTaskToReadyList+0xbc>)
 8012c14:	681b      	ldr	r3, [r3, #0]
 8012c16:	2b00      	cmp	r3, #0
 8012c18:	d109      	bne.n	8012c2e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8012c1a:	4a27      	ldr	r2, [pc, #156]	; (8012cb8 <prvAddNewTaskToReadyList+0xbc>)
 8012c1c:	687b      	ldr	r3, [r7, #4]
 8012c1e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8012c20:	4b24      	ldr	r3, [pc, #144]	; (8012cb4 <prvAddNewTaskToReadyList+0xb8>)
 8012c22:	681b      	ldr	r3, [r3, #0]
 8012c24:	2b01      	cmp	r3, #1
 8012c26:	d110      	bne.n	8012c4a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8012c28:	f000 fbe6 	bl	80133f8 <prvInitialiseTaskLists>
 8012c2c:	e00d      	b.n	8012c4a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8012c2e:	4b23      	ldr	r3, [pc, #140]	; (8012cbc <prvAddNewTaskToReadyList+0xc0>)
 8012c30:	681b      	ldr	r3, [r3, #0]
 8012c32:	2b00      	cmp	r3, #0
 8012c34:	d109      	bne.n	8012c4a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8012c36:	4b20      	ldr	r3, [pc, #128]	; (8012cb8 <prvAddNewTaskToReadyList+0xbc>)
 8012c38:	681b      	ldr	r3, [r3, #0]
 8012c3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012c3c:	687b      	ldr	r3, [r7, #4]
 8012c3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012c40:	429a      	cmp	r2, r3
 8012c42:	d802      	bhi.n	8012c4a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8012c44:	4a1c      	ldr	r2, [pc, #112]	; (8012cb8 <prvAddNewTaskToReadyList+0xbc>)
 8012c46:	687b      	ldr	r3, [r7, #4]
 8012c48:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8012c4a:	4b1d      	ldr	r3, [pc, #116]	; (8012cc0 <prvAddNewTaskToReadyList+0xc4>)
 8012c4c:	681b      	ldr	r3, [r3, #0]
 8012c4e:	3301      	adds	r3, #1
 8012c50:	4a1b      	ldr	r2, [pc, #108]	; (8012cc0 <prvAddNewTaskToReadyList+0xc4>)
 8012c52:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8012c54:	687b      	ldr	r3, [r7, #4]
 8012c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012c58:	2201      	movs	r2, #1
 8012c5a:	409a      	lsls	r2, r3
 8012c5c:	4b19      	ldr	r3, [pc, #100]	; (8012cc4 <prvAddNewTaskToReadyList+0xc8>)
 8012c5e:	681b      	ldr	r3, [r3, #0]
 8012c60:	4313      	orrs	r3, r2
 8012c62:	4a18      	ldr	r2, [pc, #96]	; (8012cc4 <prvAddNewTaskToReadyList+0xc8>)
 8012c64:	6013      	str	r3, [r2, #0]
 8012c66:	687b      	ldr	r3, [r7, #4]
 8012c68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012c6a:	4613      	mov	r3, r2
 8012c6c:	009b      	lsls	r3, r3, #2
 8012c6e:	4413      	add	r3, r2
 8012c70:	009b      	lsls	r3, r3, #2
 8012c72:	4a15      	ldr	r2, [pc, #84]	; (8012cc8 <prvAddNewTaskToReadyList+0xcc>)
 8012c74:	441a      	add	r2, r3
 8012c76:	687b      	ldr	r3, [r7, #4]
 8012c78:	3304      	adds	r3, #4
 8012c7a:	4619      	mov	r1, r3
 8012c7c:	4610      	mov	r0, r2
 8012c7e:	f7ff f8b2 	bl	8011de6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8012c82:	f000 fedf 	bl	8013a44 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8012c86:	4b0d      	ldr	r3, [pc, #52]	; (8012cbc <prvAddNewTaskToReadyList+0xc0>)
 8012c88:	681b      	ldr	r3, [r3, #0]
 8012c8a:	2b00      	cmp	r3, #0
 8012c8c:	d00e      	beq.n	8012cac <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8012c8e:	4b0a      	ldr	r3, [pc, #40]	; (8012cb8 <prvAddNewTaskToReadyList+0xbc>)
 8012c90:	681b      	ldr	r3, [r3, #0]
 8012c92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012c94:	687b      	ldr	r3, [r7, #4]
 8012c96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012c98:	429a      	cmp	r2, r3
 8012c9a:	d207      	bcs.n	8012cac <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8012c9c:	4b0b      	ldr	r3, [pc, #44]	; (8012ccc <prvAddNewTaskToReadyList+0xd0>)
 8012c9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012ca2:	601a      	str	r2, [r3, #0]
 8012ca4:	f3bf 8f4f 	dsb	sy
 8012ca8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012cac:	bf00      	nop
 8012cae:	3708      	adds	r7, #8
 8012cb0:	46bd      	mov	sp, r7
 8012cb2:	bd80      	pop	{r7, pc}
 8012cb4:	20002408 	.word	0x20002408
 8012cb8:	20002308 	.word	0x20002308
 8012cbc:	20002414 	.word	0x20002414
 8012cc0:	20002424 	.word	0x20002424
 8012cc4:	20002410 	.word	0x20002410
 8012cc8:	2000230c 	.word	0x2000230c
 8012ccc:	e000ed04 	.word	0xe000ed04

08012cd0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8012cd0:	b580      	push	{r7, lr}
 8012cd2:	b084      	sub	sp, #16
 8012cd4:	af00      	add	r7, sp, #0
 8012cd6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8012cd8:	2300      	movs	r3, #0
 8012cda:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8012cdc:	687b      	ldr	r3, [r7, #4]
 8012cde:	2b00      	cmp	r3, #0
 8012ce0:	d017      	beq.n	8012d12 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8012ce2:	4b13      	ldr	r3, [pc, #76]	; (8012d30 <vTaskDelay+0x60>)
 8012ce4:	681b      	ldr	r3, [r3, #0]
 8012ce6:	2b00      	cmp	r3, #0
 8012ce8:	d00a      	beq.n	8012d00 <vTaskDelay+0x30>
	__asm volatile
 8012cea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012cee:	f383 8811 	msr	BASEPRI, r3
 8012cf2:	f3bf 8f6f 	isb	sy
 8012cf6:	f3bf 8f4f 	dsb	sy
 8012cfa:	60bb      	str	r3, [r7, #8]
}
 8012cfc:	bf00      	nop
 8012cfe:	e7fe      	b.n	8012cfe <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8012d00:	f000 f884 	bl	8012e0c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8012d04:	2100      	movs	r1, #0
 8012d06:	6878      	ldr	r0, [r7, #4]
 8012d08:	f000 fcdc 	bl	80136c4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8012d0c:	f000 f88c 	bl	8012e28 <xTaskResumeAll>
 8012d10:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8012d12:	68fb      	ldr	r3, [r7, #12]
 8012d14:	2b00      	cmp	r3, #0
 8012d16:	d107      	bne.n	8012d28 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8012d18:	4b06      	ldr	r3, [pc, #24]	; (8012d34 <vTaskDelay+0x64>)
 8012d1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012d1e:	601a      	str	r2, [r3, #0]
 8012d20:	f3bf 8f4f 	dsb	sy
 8012d24:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012d28:	bf00      	nop
 8012d2a:	3710      	adds	r7, #16
 8012d2c:	46bd      	mov	sp, r7
 8012d2e:	bd80      	pop	{r7, pc}
 8012d30:	20002430 	.word	0x20002430
 8012d34:	e000ed04 	.word	0xe000ed04

08012d38 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8012d38:	b580      	push	{r7, lr}
 8012d3a:	b08a      	sub	sp, #40	; 0x28
 8012d3c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8012d3e:	2300      	movs	r3, #0
 8012d40:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8012d42:	2300      	movs	r3, #0
 8012d44:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8012d46:	463a      	mov	r2, r7
 8012d48:	1d39      	adds	r1, r7, #4
 8012d4a:	f107 0308 	add.w	r3, r7, #8
 8012d4e:	4618      	mov	r0, r3
 8012d50:	f7ee f9d0 	bl	80010f4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8012d54:	6839      	ldr	r1, [r7, #0]
 8012d56:	687b      	ldr	r3, [r7, #4]
 8012d58:	68ba      	ldr	r2, [r7, #8]
 8012d5a:	9202      	str	r2, [sp, #8]
 8012d5c:	9301      	str	r3, [sp, #4]
 8012d5e:	2300      	movs	r3, #0
 8012d60:	9300      	str	r3, [sp, #0]
 8012d62:	2300      	movs	r3, #0
 8012d64:	460a      	mov	r2, r1
 8012d66:	4921      	ldr	r1, [pc, #132]	; (8012dec <vTaskStartScheduler+0xb4>)
 8012d68:	4821      	ldr	r0, [pc, #132]	; (8012df0 <vTaskStartScheduler+0xb8>)
 8012d6a:	f7ff fe07 	bl	801297c <xTaskCreateStatic>
 8012d6e:	4603      	mov	r3, r0
 8012d70:	4a20      	ldr	r2, [pc, #128]	; (8012df4 <vTaskStartScheduler+0xbc>)
 8012d72:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8012d74:	4b1f      	ldr	r3, [pc, #124]	; (8012df4 <vTaskStartScheduler+0xbc>)
 8012d76:	681b      	ldr	r3, [r3, #0]
 8012d78:	2b00      	cmp	r3, #0
 8012d7a:	d002      	beq.n	8012d82 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8012d7c:	2301      	movs	r3, #1
 8012d7e:	617b      	str	r3, [r7, #20]
 8012d80:	e001      	b.n	8012d86 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8012d82:	2300      	movs	r3, #0
 8012d84:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8012d86:	697b      	ldr	r3, [r7, #20]
 8012d88:	2b01      	cmp	r3, #1
 8012d8a:	d11b      	bne.n	8012dc4 <vTaskStartScheduler+0x8c>
	__asm volatile
 8012d8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012d90:	f383 8811 	msr	BASEPRI, r3
 8012d94:	f3bf 8f6f 	isb	sy
 8012d98:	f3bf 8f4f 	dsb	sy
 8012d9c:	613b      	str	r3, [r7, #16]
}
 8012d9e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012da0:	4b15      	ldr	r3, [pc, #84]	; (8012df8 <vTaskStartScheduler+0xc0>)
 8012da2:	681b      	ldr	r3, [r3, #0]
 8012da4:	334c      	adds	r3, #76	; 0x4c
 8012da6:	4a15      	ldr	r2, [pc, #84]	; (8012dfc <vTaskStartScheduler+0xc4>)
 8012da8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8012daa:	4b15      	ldr	r3, [pc, #84]	; (8012e00 <vTaskStartScheduler+0xc8>)
 8012dac:	f04f 32ff 	mov.w	r2, #4294967295
 8012db0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8012db2:	4b14      	ldr	r3, [pc, #80]	; (8012e04 <vTaskStartScheduler+0xcc>)
 8012db4:	2201      	movs	r2, #1
 8012db6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8012db8:	4b13      	ldr	r3, [pc, #76]	; (8012e08 <vTaskStartScheduler+0xd0>)
 8012dba:	2200      	movs	r2, #0
 8012dbc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8012dbe:	f000 fd6f 	bl	80138a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8012dc2:	e00e      	b.n	8012de2 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012dc4:	697b      	ldr	r3, [r7, #20]
 8012dc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012dca:	d10a      	bne.n	8012de2 <vTaskStartScheduler+0xaa>
	__asm volatile
 8012dcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012dd0:	f383 8811 	msr	BASEPRI, r3
 8012dd4:	f3bf 8f6f 	isb	sy
 8012dd8:	f3bf 8f4f 	dsb	sy
 8012ddc:	60fb      	str	r3, [r7, #12]
}
 8012dde:	bf00      	nop
 8012de0:	e7fe      	b.n	8012de0 <vTaskStartScheduler+0xa8>
}
 8012de2:	bf00      	nop
 8012de4:	3718      	adds	r7, #24
 8012de6:	46bd      	mov	sp, r7
 8012de8:	bd80      	pop	{r7, pc}
 8012dea:	bf00      	nop
 8012dec:	080174bc 	.word	0x080174bc
 8012df0:	080133c9 	.word	0x080133c9
 8012df4:	2000242c 	.word	0x2000242c
 8012df8:	20002308 	.word	0x20002308
 8012dfc:	200002b4 	.word	0x200002b4
 8012e00:	20002428 	.word	0x20002428
 8012e04:	20002414 	.word	0x20002414
 8012e08:	2000240c 	.word	0x2000240c

08012e0c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8012e0c:	b480      	push	{r7}
 8012e0e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8012e10:	4b04      	ldr	r3, [pc, #16]	; (8012e24 <vTaskSuspendAll+0x18>)
 8012e12:	681b      	ldr	r3, [r3, #0]
 8012e14:	3301      	adds	r3, #1
 8012e16:	4a03      	ldr	r2, [pc, #12]	; (8012e24 <vTaskSuspendAll+0x18>)
 8012e18:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8012e1a:	bf00      	nop
 8012e1c:	46bd      	mov	sp, r7
 8012e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e22:	4770      	bx	lr
 8012e24:	20002430 	.word	0x20002430

08012e28 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8012e28:	b580      	push	{r7, lr}
 8012e2a:	b084      	sub	sp, #16
 8012e2c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8012e2e:	2300      	movs	r3, #0
 8012e30:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8012e32:	2300      	movs	r3, #0
 8012e34:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8012e36:	4b41      	ldr	r3, [pc, #260]	; (8012f3c <xTaskResumeAll+0x114>)
 8012e38:	681b      	ldr	r3, [r3, #0]
 8012e3a:	2b00      	cmp	r3, #0
 8012e3c:	d10a      	bne.n	8012e54 <xTaskResumeAll+0x2c>
	__asm volatile
 8012e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012e42:	f383 8811 	msr	BASEPRI, r3
 8012e46:	f3bf 8f6f 	isb	sy
 8012e4a:	f3bf 8f4f 	dsb	sy
 8012e4e:	603b      	str	r3, [r7, #0]
}
 8012e50:	bf00      	nop
 8012e52:	e7fe      	b.n	8012e52 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8012e54:	f000 fdc6 	bl	80139e4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8012e58:	4b38      	ldr	r3, [pc, #224]	; (8012f3c <xTaskResumeAll+0x114>)
 8012e5a:	681b      	ldr	r3, [r3, #0]
 8012e5c:	3b01      	subs	r3, #1
 8012e5e:	4a37      	ldr	r2, [pc, #220]	; (8012f3c <xTaskResumeAll+0x114>)
 8012e60:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012e62:	4b36      	ldr	r3, [pc, #216]	; (8012f3c <xTaskResumeAll+0x114>)
 8012e64:	681b      	ldr	r3, [r3, #0]
 8012e66:	2b00      	cmp	r3, #0
 8012e68:	d161      	bne.n	8012f2e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012e6a:	4b35      	ldr	r3, [pc, #212]	; (8012f40 <xTaskResumeAll+0x118>)
 8012e6c:	681b      	ldr	r3, [r3, #0]
 8012e6e:	2b00      	cmp	r3, #0
 8012e70:	d05d      	beq.n	8012f2e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012e72:	e02e      	b.n	8012ed2 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012e74:	4b33      	ldr	r3, [pc, #204]	; (8012f44 <xTaskResumeAll+0x11c>)
 8012e76:	68db      	ldr	r3, [r3, #12]
 8012e78:	68db      	ldr	r3, [r3, #12]
 8012e7a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012e7c:	68fb      	ldr	r3, [r7, #12]
 8012e7e:	3318      	adds	r3, #24
 8012e80:	4618      	mov	r0, r3
 8012e82:	f7ff f80d 	bl	8011ea0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012e86:	68fb      	ldr	r3, [r7, #12]
 8012e88:	3304      	adds	r3, #4
 8012e8a:	4618      	mov	r0, r3
 8012e8c:	f7ff f808 	bl	8011ea0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012e90:	68fb      	ldr	r3, [r7, #12]
 8012e92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012e94:	2201      	movs	r2, #1
 8012e96:	409a      	lsls	r2, r3
 8012e98:	4b2b      	ldr	r3, [pc, #172]	; (8012f48 <xTaskResumeAll+0x120>)
 8012e9a:	681b      	ldr	r3, [r3, #0]
 8012e9c:	4313      	orrs	r3, r2
 8012e9e:	4a2a      	ldr	r2, [pc, #168]	; (8012f48 <xTaskResumeAll+0x120>)
 8012ea0:	6013      	str	r3, [r2, #0]
 8012ea2:	68fb      	ldr	r3, [r7, #12]
 8012ea4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012ea6:	4613      	mov	r3, r2
 8012ea8:	009b      	lsls	r3, r3, #2
 8012eaa:	4413      	add	r3, r2
 8012eac:	009b      	lsls	r3, r3, #2
 8012eae:	4a27      	ldr	r2, [pc, #156]	; (8012f4c <xTaskResumeAll+0x124>)
 8012eb0:	441a      	add	r2, r3
 8012eb2:	68fb      	ldr	r3, [r7, #12]
 8012eb4:	3304      	adds	r3, #4
 8012eb6:	4619      	mov	r1, r3
 8012eb8:	4610      	mov	r0, r2
 8012eba:	f7fe ff94 	bl	8011de6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012ebe:	68fb      	ldr	r3, [r7, #12]
 8012ec0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012ec2:	4b23      	ldr	r3, [pc, #140]	; (8012f50 <xTaskResumeAll+0x128>)
 8012ec4:	681b      	ldr	r3, [r3, #0]
 8012ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012ec8:	429a      	cmp	r2, r3
 8012eca:	d302      	bcc.n	8012ed2 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8012ecc:	4b21      	ldr	r3, [pc, #132]	; (8012f54 <xTaskResumeAll+0x12c>)
 8012ece:	2201      	movs	r2, #1
 8012ed0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012ed2:	4b1c      	ldr	r3, [pc, #112]	; (8012f44 <xTaskResumeAll+0x11c>)
 8012ed4:	681b      	ldr	r3, [r3, #0]
 8012ed6:	2b00      	cmp	r3, #0
 8012ed8:	d1cc      	bne.n	8012e74 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8012eda:	68fb      	ldr	r3, [r7, #12]
 8012edc:	2b00      	cmp	r3, #0
 8012ede:	d001      	beq.n	8012ee4 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8012ee0:	f000 fb2c 	bl	801353c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8012ee4:	4b1c      	ldr	r3, [pc, #112]	; (8012f58 <xTaskResumeAll+0x130>)
 8012ee6:	681b      	ldr	r3, [r3, #0]
 8012ee8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8012eea:	687b      	ldr	r3, [r7, #4]
 8012eec:	2b00      	cmp	r3, #0
 8012eee:	d010      	beq.n	8012f12 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8012ef0:	f000 f846 	bl	8012f80 <xTaskIncrementTick>
 8012ef4:	4603      	mov	r3, r0
 8012ef6:	2b00      	cmp	r3, #0
 8012ef8:	d002      	beq.n	8012f00 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8012efa:	4b16      	ldr	r3, [pc, #88]	; (8012f54 <xTaskResumeAll+0x12c>)
 8012efc:	2201      	movs	r2, #1
 8012efe:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8012f00:	687b      	ldr	r3, [r7, #4]
 8012f02:	3b01      	subs	r3, #1
 8012f04:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8012f06:	687b      	ldr	r3, [r7, #4]
 8012f08:	2b00      	cmp	r3, #0
 8012f0a:	d1f1      	bne.n	8012ef0 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8012f0c:	4b12      	ldr	r3, [pc, #72]	; (8012f58 <xTaskResumeAll+0x130>)
 8012f0e:	2200      	movs	r2, #0
 8012f10:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8012f12:	4b10      	ldr	r3, [pc, #64]	; (8012f54 <xTaskResumeAll+0x12c>)
 8012f14:	681b      	ldr	r3, [r3, #0]
 8012f16:	2b00      	cmp	r3, #0
 8012f18:	d009      	beq.n	8012f2e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8012f1a:	2301      	movs	r3, #1
 8012f1c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8012f1e:	4b0f      	ldr	r3, [pc, #60]	; (8012f5c <xTaskResumeAll+0x134>)
 8012f20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012f24:	601a      	str	r2, [r3, #0]
 8012f26:	f3bf 8f4f 	dsb	sy
 8012f2a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012f2e:	f000 fd89 	bl	8013a44 <vPortExitCritical>

	return xAlreadyYielded;
 8012f32:	68bb      	ldr	r3, [r7, #8]
}
 8012f34:	4618      	mov	r0, r3
 8012f36:	3710      	adds	r7, #16
 8012f38:	46bd      	mov	sp, r7
 8012f3a:	bd80      	pop	{r7, pc}
 8012f3c:	20002430 	.word	0x20002430
 8012f40:	20002408 	.word	0x20002408
 8012f44:	200023c8 	.word	0x200023c8
 8012f48:	20002410 	.word	0x20002410
 8012f4c:	2000230c 	.word	0x2000230c
 8012f50:	20002308 	.word	0x20002308
 8012f54:	2000241c 	.word	0x2000241c
 8012f58:	20002418 	.word	0x20002418
 8012f5c:	e000ed04 	.word	0xe000ed04

08012f60 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8012f60:	b480      	push	{r7}
 8012f62:	b083      	sub	sp, #12
 8012f64:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8012f66:	4b05      	ldr	r3, [pc, #20]	; (8012f7c <xTaskGetTickCount+0x1c>)
 8012f68:	681b      	ldr	r3, [r3, #0]
 8012f6a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8012f6c:	687b      	ldr	r3, [r7, #4]
}
 8012f6e:	4618      	mov	r0, r3
 8012f70:	370c      	adds	r7, #12
 8012f72:	46bd      	mov	sp, r7
 8012f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f78:	4770      	bx	lr
 8012f7a:	bf00      	nop
 8012f7c:	2000240c 	.word	0x2000240c

08012f80 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8012f80:	b580      	push	{r7, lr}
 8012f82:	b086      	sub	sp, #24
 8012f84:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8012f86:	2300      	movs	r3, #0
 8012f88:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012f8a:	4b4e      	ldr	r3, [pc, #312]	; (80130c4 <xTaskIncrementTick+0x144>)
 8012f8c:	681b      	ldr	r3, [r3, #0]
 8012f8e:	2b00      	cmp	r3, #0
 8012f90:	f040 808e 	bne.w	80130b0 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8012f94:	4b4c      	ldr	r3, [pc, #304]	; (80130c8 <xTaskIncrementTick+0x148>)
 8012f96:	681b      	ldr	r3, [r3, #0]
 8012f98:	3301      	adds	r3, #1
 8012f9a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8012f9c:	4a4a      	ldr	r2, [pc, #296]	; (80130c8 <xTaskIncrementTick+0x148>)
 8012f9e:	693b      	ldr	r3, [r7, #16]
 8012fa0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8012fa2:	693b      	ldr	r3, [r7, #16]
 8012fa4:	2b00      	cmp	r3, #0
 8012fa6:	d120      	bne.n	8012fea <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8012fa8:	4b48      	ldr	r3, [pc, #288]	; (80130cc <xTaskIncrementTick+0x14c>)
 8012faa:	681b      	ldr	r3, [r3, #0]
 8012fac:	681b      	ldr	r3, [r3, #0]
 8012fae:	2b00      	cmp	r3, #0
 8012fb0:	d00a      	beq.n	8012fc8 <xTaskIncrementTick+0x48>
	__asm volatile
 8012fb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012fb6:	f383 8811 	msr	BASEPRI, r3
 8012fba:	f3bf 8f6f 	isb	sy
 8012fbe:	f3bf 8f4f 	dsb	sy
 8012fc2:	603b      	str	r3, [r7, #0]
}
 8012fc4:	bf00      	nop
 8012fc6:	e7fe      	b.n	8012fc6 <xTaskIncrementTick+0x46>
 8012fc8:	4b40      	ldr	r3, [pc, #256]	; (80130cc <xTaskIncrementTick+0x14c>)
 8012fca:	681b      	ldr	r3, [r3, #0]
 8012fcc:	60fb      	str	r3, [r7, #12]
 8012fce:	4b40      	ldr	r3, [pc, #256]	; (80130d0 <xTaskIncrementTick+0x150>)
 8012fd0:	681b      	ldr	r3, [r3, #0]
 8012fd2:	4a3e      	ldr	r2, [pc, #248]	; (80130cc <xTaskIncrementTick+0x14c>)
 8012fd4:	6013      	str	r3, [r2, #0]
 8012fd6:	4a3e      	ldr	r2, [pc, #248]	; (80130d0 <xTaskIncrementTick+0x150>)
 8012fd8:	68fb      	ldr	r3, [r7, #12]
 8012fda:	6013      	str	r3, [r2, #0]
 8012fdc:	4b3d      	ldr	r3, [pc, #244]	; (80130d4 <xTaskIncrementTick+0x154>)
 8012fde:	681b      	ldr	r3, [r3, #0]
 8012fe0:	3301      	adds	r3, #1
 8012fe2:	4a3c      	ldr	r2, [pc, #240]	; (80130d4 <xTaskIncrementTick+0x154>)
 8012fe4:	6013      	str	r3, [r2, #0]
 8012fe6:	f000 faa9 	bl	801353c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8012fea:	4b3b      	ldr	r3, [pc, #236]	; (80130d8 <xTaskIncrementTick+0x158>)
 8012fec:	681b      	ldr	r3, [r3, #0]
 8012fee:	693a      	ldr	r2, [r7, #16]
 8012ff0:	429a      	cmp	r2, r3
 8012ff2:	d348      	bcc.n	8013086 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012ff4:	4b35      	ldr	r3, [pc, #212]	; (80130cc <xTaskIncrementTick+0x14c>)
 8012ff6:	681b      	ldr	r3, [r3, #0]
 8012ff8:	681b      	ldr	r3, [r3, #0]
 8012ffa:	2b00      	cmp	r3, #0
 8012ffc:	d104      	bne.n	8013008 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012ffe:	4b36      	ldr	r3, [pc, #216]	; (80130d8 <xTaskIncrementTick+0x158>)
 8013000:	f04f 32ff 	mov.w	r2, #4294967295
 8013004:	601a      	str	r2, [r3, #0]
					break;
 8013006:	e03e      	b.n	8013086 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013008:	4b30      	ldr	r3, [pc, #192]	; (80130cc <xTaskIncrementTick+0x14c>)
 801300a:	681b      	ldr	r3, [r3, #0]
 801300c:	68db      	ldr	r3, [r3, #12]
 801300e:	68db      	ldr	r3, [r3, #12]
 8013010:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8013012:	68bb      	ldr	r3, [r7, #8]
 8013014:	685b      	ldr	r3, [r3, #4]
 8013016:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8013018:	693a      	ldr	r2, [r7, #16]
 801301a:	687b      	ldr	r3, [r7, #4]
 801301c:	429a      	cmp	r2, r3
 801301e:	d203      	bcs.n	8013028 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8013020:	4a2d      	ldr	r2, [pc, #180]	; (80130d8 <xTaskIncrementTick+0x158>)
 8013022:	687b      	ldr	r3, [r7, #4]
 8013024:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8013026:	e02e      	b.n	8013086 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013028:	68bb      	ldr	r3, [r7, #8]
 801302a:	3304      	adds	r3, #4
 801302c:	4618      	mov	r0, r3
 801302e:	f7fe ff37 	bl	8011ea0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8013032:	68bb      	ldr	r3, [r7, #8]
 8013034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013036:	2b00      	cmp	r3, #0
 8013038:	d004      	beq.n	8013044 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801303a:	68bb      	ldr	r3, [r7, #8]
 801303c:	3318      	adds	r3, #24
 801303e:	4618      	mov	r0, r3
 8013040:	f7fe ff2e 	bl	8011ea0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8013044:	68bb      	ldr	r3, [r7, #8]
 8013046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013048:	2201      	movs	r2, #1
 801304a:	409a      	lsls	r2, r3
 801304c:	4b23      	ldr	r3, [pc, #140]	; (80130dc <xTaskIncrementTick+0x15c>)
 801304e:	681b      	ldr	r3, [r3, #0]
 8013050:	4313      	orrs	r3, r2
 8013052:	4a22      	ldr	r2, [pc, #136]	; (80130dc <xTaskIncrementTick+0x15c>)
 8013054:	6013      	str	r3, [r2, #0]
 8013056:	68bb      	ldr	r3, [r7, #8]
 8013058:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801305a:	4613      	mov	r3, r2
 801305c:	009b      	lsls	r3, r3, #2
 801305e:	4413      	add	r3, r2
 8013060:	009b      	lsls	r3, r3, #2
 8013062:	4a1f      	ldr	r2, [pc, #124]	; (80130e0 <xTaskIncrementTick+0x160>)
 8013064:	441a      	add	r2, r3
 8013066:	68bb      	ldr	r3, [r7, #8]
 8013068:	3304      	adds	r3, #4
 801306a:	4619      	mov	r1, r3
 801306c:	4610      	mov	r0, r2
 801306e:	f7fe feba 	bl	8011de6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013072:	68bb      	ldr	r3, [r7, #8]
 8013074:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013076:	4b1b      	ldr	r3, [pc, #108]	; (80130e4 <xTaskIncrementTick+0x164>)
 8013078:	681b      	ldr	r3, [r3, #0]
 801307a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801307c:	429a      	cmp	r2, r3
 801307e:	d3b9      	bcc.n	8012ff4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8013080:	2301      	movs	r3, #1
 8013082:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013084:	e7b6      	b.n	8012ff4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8013086:	4b17      	ldr	r3, [pc, #92]	; (80130e4 <xTaskIncrementTick+0x164>)
 8013088:	681b      	ldr	r3, [r3, #0]
 801308a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801308c:	4914      	ldr	r1, [pc, #80]	; (80130e0 <xTaskIncrementTick+0x160>)
 801308e:	4613      	mov	r3, r2
 8013090:	009b      	lsls	r3, r3, #2
 8013092:	4413      	add	r3, r2
 8013094:	009b      	lsls	r3, r3, #2
 8013096:	440b      	add	r3, r1
 8013098:	681b      	ldr	r3, [r3, #0]
 801309a:	2b01      	cmp	r3, #1
 801309c:	d901      	bls.n	80130a2 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 801309e:	2301      	movs	r3, #1
 80130a0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80130a2:	4b11      	ldr	r3, [pc, #68]	; (80130e8 <xTaskIncrementTick+0x168>)
 80130a4:	681b      	ldr	r3, [r3, #0]
 80130a6:	2b00      	cmp	r3, #0
 80130a8:	d007      	beq.n	80130ba <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80130aa:	2301      	movs	r3, #1
 80130ac:	617b      	str	r3, [r7, #20]
 80130ae:	e004      	b.n	80130ba <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80130b0:	4b0e      	ldr	r3, [pc, #56]	; (80130ec <xTaskIncrementTick+0x16c>)
 80130b2:	681b      	ldr	r3, [r3, #0]
 80130b4:	3301      	adds	r3, #1
 80130b6:	4a0d      	ldr	r2, [pc, #52]	; (80130ec <xTaskIncrementTick+0x16c>)
 80130b8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80130ba:	697b      	ldr	r3, [r7, #20]
}
 80130bc:	4618      	mov	r0, r3
 80130be:	3718      	adds	r7, #24
 80130c0:	46bd      	mov	sp, r7
 80130c2:	bd80      	pop	{r7, pc}
 80130c4:	20002430 	.word	0x20002430
 80130c8:	2000240c 	.word	0x2000240c
 80130cc:	200023c0 	.word	0x200023c0
 80130d0:	200023c4 	.word	0x200023c4
 80130d4:	20002420 	.word	0x20002420
 80130d8:	20002428 	.word	0x20002428
 80130dc:	20002410 	.word	0x20002410
 80130e0:	2000230c 	.word	0x2000230c
 80130e4:	20002308 	.word	0x20002308
 80130e8:	2000241c 	.word	0x2000241c
 80130ec:	20002418 	.word	0x20002418

080130f0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80130f0:	b480      	push	{r7}
 80130f2:	b087      	sub	sp, #28
 80130f4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80130f6:	4b29      	ldr	r3, [pc, #164]	; (801319c <vTaskSwitchContext+0xac>)
 80130f8:	681b      	ldr	r3, [r3, #0]
 80130fa:	2b00      	cmp	r3, #0
 80130fc:	d003      	beq.n	8013106 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80130fe:	4b28      	ldr	r3, [pc, #160]	; (80131a0 <vTaskSwitchContext+0xb0>)
 8013100:	2201      	movs	r2, #1
 8013102:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8013104:	e044      	b.n	8013190 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8013106:	4b26      	ldr	r3, [pc, #152]	; (80131a0 <vTaskSwitchContext+0xb0>)
 8013108:	2200      	movs	r2, #0
 801310a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801310c:	4b25      	ldr	r3, [pc, #148]	; (80131a4 <vTaskSwitchContext+0xb4>)
 801310e:	681b      	ldr	r3, [r3, #0]
 8013110:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8013112:	68fb      	ldr	r3, [r7, #12]
 8013114:	fab3 f383 	clz	r3, r3
 8013118:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 801311a:	7afb      	ldrb	r3, [r7, #11]
 801311c:	f1c3 031f 	rsb	r3, r3, #31
 8013120:	617b      	str	r3, [r7, #20]
 8013122:	4921      	ldr	r1, [pc, #132]	; (80131a8 <vTaskSwitchContext+0xb8>)
 8013124:	697a      	ldr	r2, [r7, #20]
 8013126:	4613      	mov	r3, r2
 8013128:	009b      	lsls	r3, r3, #2
 801312a:	4413      	add	r3, r2
 801312c:	009b      	lsls	r3, r3, #2
 801312e:	440b      	add	r3, r1
 8013130:	681b      	ldr	r3, [r3, #0]
 8013132:	2b00      	cmp	r3, #0
 8013134:	d10a      	bne.n	801314c <vTaskSwitchContext+0x5c>
	__asm volatile
 8013136:	f04f 0350 	mov.w	r3, #80	; 0x50
 801313a:	f383 8811 	msr	BASEPRI, r3
 801313e:	f3bf 8f6f 	isb	sy
 8013142:	f3bf 8f4f 	dsb	sy
 8013146:	607b      	str	r3, [r7, #4]
}
 8013148:	bf00      	nop
 801314a:	e7fe      	b.n	801314a <vTaskSwitchContext+0x5a>
 801314c:	697a      	ldr	r2, [r7, #20]
 801314e:	4613      	mov	r3, r2
 8013150:	009b      	lsls	r3, r3, #2
 8013152:	4413      	add	r3, r2
 8013154:	009b      	lsls	r3, r3, #2
 8013156:	4a14      	ldr	r2, [pc, #80]	; (80131a8 <vTaskSwitchContext+0xb8>)
 8013158:	4413      	add	r3, r2
 801315a:	613b      	str	r3, [r7, #16]
 801315c:	693b      	ldr	r3, [r7, #16]
 801315e:	685b      	ldr	r3, [r3, #4]
 8013160:	685a      	ldr	r2, [r3, #4]
 8013162:	693b      	ldr	r3, [r7, #16]
 8013164:	605a      	str	r2, [r3, #4]
 8013166:	693b      	ldr	r3, [r7, #16]
 8013168:	685a      	ldr	r2, [r3, #4]
 801316a:	693b      	ldr	r3, [r7, #16]
 801316c:	3308      	adds	r3, #8
 801316e:	429a      	cmp	r2, r3
 8013170:	d104      	bne.n	801317c <vTaskSwitchContext+0x8c>
 8013172:	693b      	ldr	r3, [r7, #16]
 8013174:	685b      	ldr	r3, [r3, #4]
 8013176:	685a      	ldr	r2, [r3, #4]
 8013178:	693b      	ldr	r3, [r7, #16]
 801317a:	605a      	str	r2, [r3, #4]
 801317c:	693b      	ldr	r3, [r7, #16]
 801317e:	685b      	ldr	r3, [r3, #4]
 8013180:	68db      	ldr	r3, [r3, #12]
 8013182:	4a0a      	ldr	r2, [pc, #40]	; (80131ac <vTaskSwitchContext+0xbc>)
 8013184:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8013186:	4b09      	ldr	r3, [pc, #36]	; (80131ac <vTaskSwitchContext+0xbc>)
 8013188:	681b      	ldr	r3, [r3, #0]
 801318a:	334c      	adds	r3, #76	; 0x4c
 801318c:	4a08      	ldr	r2, [pc, #32]	; (80131b0 <vTaskSwitchContext+0xc0>)
 801318e:	6013      	str	r3, [r2, #0]
}
 8013190:	bf00      	nop
 8013192:	371c      	adds	r7, #28
 8013194:	46bd      	mov	sp, r7
 8013196:	f85d 7b04 	ldr.w	r7, [sp], #4
 801319a:	4770      	bx	lr
 801319c:	20002430 	.word	0x20002430
 80131a0:	2000241c 	.word	0x2000241c
 80131a4:	20002410 	.word	0x20002410
 80131a8:	2000230c 	.word	0x2000230c
 80131ac:	20002308 	.word	0x20002308
 80131b0:	200002b4 	.word	0x200002b4

080131b4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80131b4:	b580      	push	{r7, lr}
 80131b6:	b084      	sub	sp, #16
 80131b8:	af00      	add	r7, sp, #0
 80131ba:	6078      	str	r0, [r7, #4]
 80131bc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80131be:	687b      	ldr	r3, [r7, #4]
 80131c0:	2b00      	cmp	r3, #0
 80131c2:	d10a      	bne.n	80131da <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80131c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80131c8:	f383 8811 	msr	BASEPRI, r3
 80131cc:	f3bf 8f6f 	isb	sy
 80131d0:	f3bf 8f4f 	dsb	sy
 80131d4:	60fb      	str	r3, [r7, #12]
}
 80131d6:	bf00      	nop
 80131d8:	e7fe      	b.n	80131d8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80131da:	4b07      	ldr	r3, [pc, #28]	; (80131f8 <vTaskPlaceOnEventList+0x44>)
 80131dc:	681b      	ldr	r3, [r3, #0]
 80131de:	3318      	adds	r3, #24
 80131e0:	4619      	mov	r1, r3
 80131e2:	6878      	ldr	r0, [r7, #4]
 80131e4:	f7fe fe23 	bl	8011e2e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80131e8:	2101      	movs	r1, #1
 80131ea:	6838      	ldr	r0, [r7, #0]
 80131ec:	f000 fa6a 	bl	80136c4 <prvAddCurrentTaskToDelayedList>
}
 80131f0:	bf00      	nop
 80131f2:	3710      	adds	r7, #16
 80131f4:	46bd      	mov	sp, r7
 80131f6:	bd80      	pop	{r7, pc}
 80131f8:	20002308 	.word	0x20002308

080131fc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80131fc:	b580      	push	{r7, lr}
 80131fe:	b086      	sub	sp, #24
 8013200:	af00      	add	r7, sp, #0
 8013202:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013204:	687b      	ldr	r3, [r7, #4]
 8013206:	68db      	ldr	r3, [r3, #12]
 8013208:	68db      	ldr	r3, [r3, #12]
 801320a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 801320c:	693b      	ldr	r3, [r7, #16]
 801320e:	2b00      	cmp	r3, #0
 8013210:	d10a      	bne.n	8013228 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8013212:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013216:	f383 8811 	msr	BASEPRI, r3
 801321a:	f3bf 8f6f 	isb	sy
 801321e:	f3bf 8f4f 	dsb	sy
 8013222:	60fb      	str	r3, [r7, #12]
}
 8013224:	bf00      	nop
 8013226:	e7fe      	b.n	8013226 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8013228:	693b      	ldr	r3, [r7, #16]
 801322a:	3318      	adds	r3, #24
 801322c:	4618      	mov	r0, r3
 801322e:	f7fe fe37 	bl	8011ea0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013232:	4b1d      	ldr	r3, [pc, #116]	; (80132a8 <xTaskRemoveFromEventList+0xac>)
 8013234:	681b      	ldr	r3, [r3, #0]
 8013236:	2b00      	cmp	r3, #0
 8013238:	d11c      	bne.n	8013274 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801323a:	693b      	ldr	r3, [r7, #16]
 801323c:	3304      	adds	r3, #4
 801323e:	4618      	mov	r0, r3
 8013240:	f7fe fe2e 	bl	8011ea0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8013244:	693b      	ldr	r3, [r7, #16]
 8013246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013248:	2201      	movs	r2, #1
 801324a:	409a      	lsls	r2, r3
 801324c:	4b17      	ldr	r3, [pc, #92]	; (80132ac <xTaskRemoveFromEventList+0xb0>)
 801324e:	681b      	ldr	r3, [r3, #0]
 8013250:	4313      	orrs	r3, r2
 8013252:	4a16      	ldr	r2, [pc, #88]	; (80132ac <xTaskRemoveFromEventList+0xb0>)
 8013254:	6013      	str	r3, [r2, #0]
 8013256:	693b      	ldr	r3, [r7, #16]
 8013258:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801325a:	4613      	mov	r3, r2
 801325c:	009b      	lsls	r3, r3, #2
 801325e:	4413      	add	r3, r2
 8013260:	009b      	lsls	r3, r3, #2
 8013262:	4a13      	ldr	r2, [pc, #76]	; (80132b0 <xTaskRemoveFromEventList+0xb4>)
 8013264:	441a      	add	r2, r3
 8013266:	693b      	ldr	r3, [r7, #16]
 8013268:	3304      	adds	r3, #4
 801326a:	4619      	mov	r1, r3
 801326c:	4610      	mov	r0, r2
 801326e:	f7fe fdba 	bl	8011de6 <vListInsertEnd>
 8013272:	e005      	b.n	8013280 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8013274:	693b      	ldr	r3, [r7, #16]
 8013276:	3318      	adds	r3, #24
 8013278:	4619      	mov	r1, r3
 801327a:	480e      	ldr	r0, [pc, #56]	; (80132b4 <xTaskRemoveFromEventList+0xb8>)
 801327c:	f7fe fdb3 	bl	8011de6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8013280:	693b      	ldr	r3, [r7, #16]
 8013282:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013284:	4b0c      	ldr	r3, [pc, #48]	; (80132b8 <xTaskRemoveFromEventList+0xbc>)
 8013286:	681b      	ldr	r3, [r3, #0]
 8013288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801328a:	429a      	cmp	r2, r3
 801328c:	d905      	bls.n	801329a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801328e:	2301      	movs	r3, #1
 8013290:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8013292:	4b0a      	ldr	r3, [pc, #40]	; (80132bc <xTaskRemoveFromEventList+0xc0>)
 8013294:	2201      	movs	r2, #1
 8013296:	601a      	str	r2, [r3, #0]
 8013298:	e001      	b.n	801329e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 801329a:	2300      	movs	r3, #0
 801329c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 801329e:	697b      	ldr	r3, [r7, #20]
}
 80132a0:	4618      	mov	r0, r3
 80132a2:	3718      	adds	r7, #24
 80132a4:	46bd      	mov	sp, r7
 80132a6:	bd80      	pop	{r7, pc}
 80132a8:	20002430 	.word	0x20002430
 80132ac:	20002410 	.word	0x20002410
 80132b0:	2000230c 	.word	0x2000230c
 80132b4:	200023c8 	.word	0x200023c8
 80132b8:	20002308 	.word	0x20002308
 80132bc:	2000241c 	.word	0x2000241c

080132c0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80132c0:	b480      	push	{r7}
 80132c2:	b083      	sub	sp, #12
 80132c4:	af00      	add	r7, sp, #0
 80132c6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80132c8:	4b06      	ldr	r3, [pc, #24]	; (80132e4 <vTaskInternalSetTimeOutState+0x24>)
 80132ca:	681a      	ldr	r2, [r3, #0]
 80132cc:	687b      	ldr	r3, [r7, #4]
 80132ce:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80132d0:	4b05      	ldr	r3, [pc, #20]	; (80132e8 <vTaskInternalSetTimeOutState+0x28>)
 80132d2:	681a      	ldr	r2, [r3, #0]
 80132d4:	687b      	ldr	r3, [r7, #4]
 80132d6:	605a      	str	r2, [r3, #4]
}
 80132d8:	bf00      	nop
 80132da:	370c      	adds	r7, #12
 80132dc:	46bd      	mov	sp, r7
 80132de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132e2:	4770      	bx	lr
 80132e4:	20002420 	.word	0x20002420
 80132e8:	2000240c 	.word	0x2000240c

080132ec <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80132ec:	b580      	push	{r7, lr}
 80132ee:	b088      	sub	sp, #32
 80132f0:	af00      	add	r7, sp, #0
 80132f2:	6078      	str	r0, [r7, #4]
 80132f4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80132f6:	687b      	ldr	r3, [r7, #4]
 80132f8:	2b00      	cmp	r3, #0
 80132fa:	d10a      	bne.n	8013312 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80132fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013300:	f383 8811 	msr	BASEPRI, r3
 8013304:	f3bf 8f6f 	isb	sy
 8013308:	f3bf 8f4f 	dsb	sy
 801330c:	613b      	str	r3, [r7, #16]
}
 801330e:	bf00      	nop
 8013310:	e7fe      	b.n	8013310 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8013312:	683b      	ldr	r3, [r7, #0]
 8013314:	2b00      	cmp	r3, #0
 8013316:	d10a      	bne.n	801332e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8013318:	f04f 0350 	mov.w	r3, #80	; 0x50
 801331c:	f383 8811 	msr	BASEPRI, r3
 8013320:	f3bf 8f6f 	isb	sy
 8013324:	f3bf 8f4f 	dsb	sy
 8013328:	60fb      	str	r3, [r7, #12]
}
 801332a:	bf00      	nop
 801332c:	e7fe      	b.n	801332c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 801332e:	f000 fb59 	bl	80139e4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8013332:	4b1d      	ldr	r3, [pc, #116]	; (80133a8 <xTaskCheckForTimeOut+0xbc>)
 8013334:	681b      	ldr	r3, [r3, #0]
 8013336:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8013338:	687b      	ldr	r3, [r7, #4]
 801333a:	685b      	ldr	r3, [r3, #4]
 801333c:	69ba      	ldr	r2, [r7, #24]
 801333e:	1ad3      	subs	r3, r2, r3
 8013340:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8013342:	683b      	ldr	r3, [r7, #0]
 8013344:	681b      	ldr	r3, [r3, #0]
 8013346:	f1b3 3fff 	cmp.w	r3, #4294967295
 801334a:	d102      	bne.n	8013352 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 801334c:	2300      	movs	r3, #0
 801334e:	61fb      	str	r3, [r7, #28]
 8013350:	e023      	b.n	801339a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8013352:	687b      	ldr	r3, [r7, #4]
 8013354:	681a      	ldr	r2, [r3, #0]
 8013356:	4b15      	ldr	r3, [pc, #84]	; (80133ac <xTaskCheckForTimeOut+0xc0>)
 8013358:	681b      	ldr	r3, [r3, #0]
 801335a:	429a      	cmp	r2, r3
 801335c:	d007      	beq.n	801336e <xTaskCheckForTimeOut+0x82>
 801335e:	687b      	ldr	r3, [r7, #4]
 8013360:	685b      	ldr	r3, [r3, #4]
 8013362:	69ba      	ldr	r2, [r7, #24]
 8013364:	429a      	cmp	r2, r3
 8013366:	d302      	bcc.n	801336e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8013368:	2301      	movs	r3, #1
 801336a:	61fb      	str	r3, [r7, #28]
 801336c:	e015      	b.n	801339a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801336e:	683b      	ldr	r3, [r7, #0]
 8013370:	681b      	ldr	r3, [r3, #0]
 8013372:	697a      	ldr	r2, [r7, #20]
 8013374:	429a      	cmp	r2, r3
 8013376:	d20b      	bcs.n	8013390 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8013378:	683b      	ldr	r3, [r7, #0]
 801337a:	681a      	ldr	r2, [r3, #0]
 801337c:	697b      	ldr	r3, [r7, #20]
 801337e:	1ad2      	subs	r2, r2, r3
 8013380:	683b      	ldr	r3, [r7, #0]
 8013382:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8013384:	6878      	ldr	r0, [r7, #4]
 8013386:	f7ff ff9b 	bl	80132c0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801338a:	2300      	movs	r3, #0
 801338c:	61fb      	str	r3, [r7, #28]
 801338e:	e004      	b.n	801339a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8013390:	683b      	ldr	r3, [r7, #0]
 8013392:	2200      	movs	r2, #0
 8013394:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8013396:	2301      	movs	r3, #1
 8013398:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801339a:	f000 fb53 	bl	8013a44 <vPortExitCritical>

	return xReturn;
 801339e:	69fb      	ldr	r3, [r7, #28]
}
 80133a0:	4618      	mov	r0, r3
 80133a2:	3720      	adds	r7, #32
 80133a4:	46bd      	mov	sp, r7
 80133a6:	bd80      	pop	{r7, pc}
 80133a8:	2000240c 	.word	0x2000240c
 80133ac:	20002420 	.word	0x20002420

080133b0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80133b0:	b480      	push	{r7}
 80133b2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80133b4:	4b03      	ldr	r3, [pc, #12]	; (80133c4 <vTaskMissedYield+0x14>)
 80133b6:	2201      	movs	r2, #1
 80133b8:	601a      	str	r2, [r3, #0]
}
 80133ba:	bf00      	nop
 80133bc:	46bd      	mov	sp, r7
 80133be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133c2:	4770      	bx	lr
 80133c4:	2000241c 	.word	0x2000241c

080133c8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80133c8:	b580      	push	{r7, lr}
 80133ca:	b082      	sub	sp, #8
 80133cc:	af00      	add	r7, sp, #0
 80133ce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80133d0:	f000 f852 	bl	8013478 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80133d4:	4b06      	ldr	r3, [pc, #24]	; (80133f0 <prvIdleTask+0x28>)
 80133d6:	681b      	ldr	r3, [r3, #0]
 80133d8:	2b01      	cmp	r3, #1
 80133da:	d9f9      	bls.n	80133d0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80133dc:	4b05      	ldr	r3, [pc, #20]	; (80133f4 <prvIdleTask+0x2c>)
 80133de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80133e2:	601a      	str	r2, [r3, #0]
 80133e4:	f3bf 8f4f 	dsb	sy
 80133e8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80133ec:	e7f0      	b.n	80133d0 <prvIdleTask+0x8>
 80133ee:	bf00      	nop
 80133f0:	2000230c 	.word	0x2000230c
 80133f4:	e000ed04 	.word	0xe000ed04

080133f8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80133f8:	b580      	push	{r7, lr}
 80133fa:	b082      	sub	sp, #8
 80133fc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80133fe:	2300      	movs	r3, #0
 8013400:	607b      	str	r3, [r7, #4]
 8013402:	e00c      	b.n	801341e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8013404:	687a      	ldr	r2, [r7, #4]
 8013406:	4613      	mov	r3, r2
 8013408:	009b      	lsls	r3, r3, #2
 801340a:	4413      	add	r3, r2
 801340c:	009b      	lsls	r3, r3, #2
 801340e:	4a12      	ldr	r2, [pc, #72]	; (8013458 <prvInitialiseTaskLists+0x60>)
 8013410:	4413      	add	r3, r2
 8013412:	4618      	mov	r0, r3
 8013414:	f7fe fcba 	bl	8011d8c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013418:	687b      	ldr	r3, [r7, #4]
 801341a:	3301      	adds	r3, #1
 801341c:	607b      	str	r3, [r7, #4]
 801341e:	687b      	ldr	r3, [r7, #4]
 8013420:	2b06      	cmp	r3, #6
 8013422:	d9ef      	bls.n	8013404 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8013424:	480d      	ldr	r0, [pc, #52]	; (801345c <prvInitialiseTaskLists+0x64>)
 8013426:	f7fe fcb1 	bl	8011d8c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801342a:	480d      	ldr	r0, [pc, #52]	; (8013460 <prvInitialiseTaskLists+0x68>)
 801342c:	f7fe fcae 	bl	8011d8c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8013430:	480c      	ldr	r0, [pc, #48]	; (8013464 <prvInitialiseTaskLists+0x6c>)
 8013432:	f7fe fcab 	bl	8011d8c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8013436:	480c      	ldr	r0, [pc, #48]	; (8013468 <prvInitialiseTaskLists+0x70>)
 8013438:	f7fe fca8 	bl	8011d8c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801343c:	480b      	ldr	r0, [pc, #44]	; (801346c <prvInitialiseTaskLists+0x74>)
 801343e:	f7fe fca5 	bl	8011d8c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8013442:	4b0b      	ldr	r3, [pc, #44]	; (8013470 <prvInitialiseTaskLists+0x78>)
 8013444:	4a05      	ldr	r2, [pc, #20]	; (801345c <prvInitialiseTaskLists+0x64>)
 8013446:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8013448:	4b0a      	ldr	r3, [pc, #40]	; (8013474 <prvInitialiseTaskLists+0x7c>)
 801344a:	4a05      	ldr	r2, [pc, #20]	; (8013460 <prvInitialiseTaskLists+0x68>)
 801344c:	601a      	str	r2, [r3, #0]
}
 801344e:	bf00      	nop
 8013450:	3708      	adds	r7, #8
 8013452:	46bd      	mov	sp, r7
 8013454:	bd80      	pop	{r7, pc}
 8013456:	bf00      	nop
 8013458:	2000230c 	.word	0x2000230c
 801345c:	20002398 	.word	0x20002398
 8013460:	200023ac 	.word	0x200023ac
 8013464:	200023c8 	.word	0x200023c8
 8013468:	200023dc 	.word	0x200023dc
 801346c:	200023f4 	.word	0x200023f4
 8013470:	200023c0 	.word	0x200023c0
 8013474:	200023c4 	.word	0x200023c4

08013478 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8013478:	b580      	push	{r7, lr}
 801347a:	b082      	sub	sp, #8
 801347c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801347e:	e019      	b.n	80134b4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8013480:	f000 fab0 	bl	80139e4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013484:	4b10      	ldr	r3, [pc, #64]	; (80134c8 <prvCheckTasksWaitingTermination+0x50>)
 8013486:	68db      	ldr	r3, [r3, #12]
 8013488:	68db      	ldr	r3, [r3, #12]
 801348a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	3304      	adds	r3, #4
 8013490:	4618      	mov	r0, r3
 8013492:	f7fe fd05 	bl	8011ea0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8013496:	4b0d      	ldr	r3, [pc, #52]	; (80134cc <prvCheckTasksWaitingTermination+0x54>)
 8013498:	681b      	ldr	r3, [r3, #0]
 801349a:	3b01      	subs	r3, #1
 801349c:	4a0b      	ldr	r2, [pc, #44]	; (80134cc <prvCheckTasksWaitingTermination+0x54>)
 801349e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80134a0:	4b0b      	ldr	r3, [pc, #44]	; (80134d0 <prvCheckTasksWaitingTermination+0x58>)
 80134a2:	681b      	ldr	r3, [r3, #0]
 80134a4:	3b01      	subs	r3, #1
 80134a6:	4a0a      	ldr	r2, [pc, #40]	; (80134d0 <prvCheckTasksWaitingTermination+0x58>)
 80134a8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80134aa:	f000 facb 	bl	8013a44 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80134ae:	6878      	ldr	r0, [r7, #4]
 80134b0:	f000 f810 	bl	80134d4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80134b4:	4b06      	ldr	r3, [pc, #24]	; (80134d0 <prvCheckTasksWaitingTermination+0x58>)
 80134b6:	681b      	ldr	r3, [r3, #0]
 80134b8:	2b00      	cmp	r3, #0
 80134ba:	d1e1      	bne.n	8013480 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80134bc:	bf00      	nop
 80134be:	bf00      	nop
 80134c0:	3708      	adds	r7, #8
 80134c2:	46bd      	mov	sp, r7
 80134c4:	bd80      	pop	{r7, pc}
 80134c6:	bf00      	nop
 80134c8:	200023dc 	.word	0x200023dc
 80134cc:	20002408 	.word	0x20002408
 80134d0:	200023f0 	.word	0x200023f0

080134d4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80134d4:	b580      	push	{r7, lr}
 80134d6:	b084      	sub	sp, #16
 80134d8:	af00      	add	r7, sp, #0
 80134da:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80134dc:	687b      	ldr	r3, [r7, #4]
 80134de:	334c      	adds	r3, #76	; 0x4c
 80134e0:	4618      	mov	r0, r3
 80134e2:	f001 fda1 	bl	8015028 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80134e6:	687b      	ldr	r3, [r7, #4]
 80134e8:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80134ec:	2b00      	cmp	r3, #0
 80134ee:	d108      	bne.n	8013502 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80134f0:	687b      	ldr	r3, [r7, #4]
 80134f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80134f4:	4618      	mov	r0, r3
 80134f6:	f000 fc63 	bl	8013dc0 <vPortFree>
				vPortFree( pxTCB );
 80134fa:	6878      	ldr	r0, [r7, #4]
 80134fc:	f000 fc60 	bl	8013dc0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8013500:	e018      	b.n	8013534 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8013502:	687b      	ldr	r3, [r7, #4]
 8013504:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8013508:	2b01      	cmp	r3, #1
 801350a:	d103      	bne.n	8013514 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 801350c:	6878      	ldr	r0, [r7, #4]
 801350e:	f000 fc57 	bl	8013dc0 <vPortFree>
	}
 8013512:	e00f      	b.n	8013534 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8013514:	687b      	ldr	r3, [r7, #4]
 8013516:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 801351a:	2b02      	cmp	r3, #2
 801351c:	d00a      	beq.n	8013534 <prvDeleteTCB+0x60>
	__asm volatile
 801351e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013522:	f383 8811 	msr	BASEPRI, r3
 8013526:	f3bf 8f6f 	isb	sy
 801352a:	f3bf 8f4f 	dsb	sy
 801352e:	60fb      	str	r3, [r7, #12]
}
 8013530:	bf00      	nop
 8013532:	e7fe      	b.n	8013532 <prvDeleteTCB+0x5e>
	}
 8013534:	bf00      	nop
 8013536:	3710      	adds	r7, #16
 8013538:	46bd      	mov	sp, r7
 801353a:	bd80      	pop	{r7, pc}

0801353c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 801353c:	b480      	push	{r7}
 801353e:	b083      	sub	sp, #12
 8013540:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013542:	4b0c      	ldr	r3, [pc, #48]	; (8013574 <prvResetNextTaskUnblockTime+0x38>)
 8013544:	681b      	ldr	r3, [r3, #0]
 8013546:	681b      	ldr	r3, [r3, #0]
 8013548:	2b00      	cmp	r3, #0
 801354a:	d104      	bne.n	8013556 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 801354c:	4b0a      	ldr	r3, [pc, #40]	; (8013578 <prvResetNextTaskUnblockTime+0x3c>)
 801354e:	f04f 32ff 	mov.w	r2, #4294967295
 8013552:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8013554:	e008      	b.n	8013568 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013556:	4b07      	ldr	r3, [pc, #28]	; (8013574 <prvResetNextTaskUnblockTime+0x38>)
 8013558:	681b      	ldr	r3, [r3, #0]
 801355a:	68db      	ldr	r3, [r3, #12]
 801355c:	68db      	ldr	r3, [r3, #12]
 801355e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8013560:	687b      	ldr	r3, [r7, #4]
 8013562:	685b      	ldr	r3, [r3, #4]
 8013564:	4a04      	ldr	r2, [pc, #16]	; (8013578 <prvResetNextTaskUnblockTime+0x3c>)
 8013566:	6013      	str	r3, [r2, #0]
}
 8013568:	bf00      	nop
 801356a:	370c      	adds	r7, #12
 801356c:	46bd      	mov	sp, r7
 801356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013572:	4770      	bx	lr
 8013574:	200023c0 	.word	0x200023c0
 8013578:	20002428 	.word	0x20002428

0801357c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 801357c:	b480      	push	{r7}
 801357e:	b083      	sub	sp, #12
 8013580:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8013582:	4b0b      	ldr	r3, [pc, #44]	; (80135b0 <xTaskGetSchedulerState+0x34>)
 8013584:	681b      	ldr	r3, [r3, #0]
 8013586:	2b00      	cmp	r3, #0
 8013588:	d102      	bne.n	8013590 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801358a:	2301      	movs	r3, #1
 801358c:	607b      	str	r3, [r7, #4]
 801358e:	e008      	b.n	80135a2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013590:	4b08      	ldr	r3, [pc, #32]	; (80135b4 <xTaskGetSchedulerState+0x38>)
 8013592:	681b      	ldr	r3, [r3, #0]
 8013594:	2b00      	cmp	r3, #0
 8013596:	d102      	bne.n	801359e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8013598:	2302      	movs	r3, #2
 801359a:	607b      	str	r3, [r7, #4]
 801359c:	e001      	b.n	80135a2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801359e:	2300      	movs	r3, #0
 80135a0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80135a2:	687b      	ldr	r3, [r7, #4]
	}
 80135a4:	4618      	mov	r0, r3
 80135a6:	370c      	adds	r7, #12
 80135a8:	46bd      	mov	sp, r7
 80135aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135ae:	4770      	bx	lr
 80135b0:	20002414 	.word	0x20002414
 80135b4:	20002430 	.word	0x20002430

080135b8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80135b8:	b580      	push	{r7, lr}
 80135ba:	b086      	sub	sp, #24
 80135bc:	af00      	add	r7, sp, #0
 80135be:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80135c0:	687b      	ldr	r3, [r7, #4]
 80135c2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80135c4:	2300      	movs	r3, #0
 80135c6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80135c8:	687b      	ldr	r3, [r7, #4]
 80135ca:	2b00      	cmp	r3, #0
 80135cc:	d06e      	beq.n	80136ac <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80135ce:	4b3a      	ldr	r3, [pc, #232]	; (80136b8 <xTaskPriorityDisinherit+0x100>)
 80135d0:	681b      	ldr	r3, [r3, #0]
 80135d2:	693a      	ldr	r2, [r7, #16]
 80135d4:	429a      	cmp	r2, r3
 80135d6:	d00a      	beq.n	80135ee <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80135d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80135dc:	f383 8811 	msr	BASEPRI, r3
 80135e0:	f3bf 8f6f 	isb	sy
 80135e4:	f3bf 8f4f 	dsb	sy
 80135e8:	60fb      	str	r3, [r7, #12]
}
 80135ea:	bf00      	nop
 80135ec:	e7fe      	b.n	80135ec <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80135ee:	693b      	ldr	r3, [r7, #16]
 80135f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80135f2:	2b00      	cmp	r3, #0
 80135f4:	d10a      	bne.n	801360c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80135f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80135fa:	f383 8811 	msr	BASEPRI, r3
 80135fe:	f3bf 8f6f 	isb	sy
 8013602:	f3bf 8f4f 	dsb	sy
 8013606:	60bb      	str	r3, [r7, #8]
}
 8013608:	bf00      	nop
 801360a:	e7fe      	b.n	801360a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 801360c:	693b      	ldr	r3, [r7, #16]
 801360e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013610:	1e5a      	subs	r2, r3, #1
 8013612:	693b      	ldr	r3, [r7, #16]
 8013614:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8013616:	693b      	ldr	r3, [r7, #16]
 8013618:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801361a:	693b      	ldr	r3, [r7, #16]
 801361c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801361e:	429a      	cmp	r2, r3
 8013620:	d044      	beq.n	80136ac <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8013622:	693b      	ldr	r3, [r7, #16]
 8013624:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013626:	2b00      	cmp	r3, #0
 8013628:	d140      	bne.n	80136ac <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801362a:	693b      	ldr	r3, [r7, #16]
 801362c:	3304      	adds	r3, #4
 801362e:	4618      	mov	r0, r3
 8013630:	f7fe fc36 	bl	8011ea0 <uxListRemove>
 8013634:	4603      	mov	r3, r0
 8013636:	2b00      	cmp	r3, #0
 8013638:	d115      	bne.n	8013666 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 801363a:	693b      	ldr	r3, [r7, #16]
 801363c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801363e:	491f      	ldr	r1, [pc, #124]	; (80136bc <xTaskPriorityDisinherit+0x104>)
 8013640:	4613      	mov	r3, r2
 8013642:	009b      	lsls	r3, r3, #2
 8013644:	4413      	add	r3, r2
 8013646:	009b      	lsls	r3, r3, #2
 8013648:	440b      	add	r3, r1
 801364a:	681b      	ldr	r3, [r3, #0]
 801364c:	2b00      	cmp	r3, #0
 801364e:	d10a      	bne.n	8013666 <xTaskPriorityDisinherit+0xae>
 8013650:	693b      	ldr	r3, [r7, #16]
 8013652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013654:	2201      	movs	r2, #1
 8013656:	fa02 f303 	lsl.w	r3, r2, r3
 801365a:	43da      	mvns	r2, r3
 801365c:	4b18      	ldr	r3, [pc, #96]	; (80136c0 <xTaskPriorityDisinherit+0x108>)
 801365e:	681b      	ldr	r3, [r3, #0]
 8013660:	4013      	ands	r3, r2
 8013662:	4a17      	ldr	r2, [pc, #92]	; (80136c0 <xTaskPriorityDisinherit+0x108>)
 8013664:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8013666:	693b      	ldr	r3, [r7, #16]
 8013668:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801366a:	693b      	ldr	r3, [r7, #16]
 801366c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801366e:	693b      	ldr	r3, [r7, #16]
 8013670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013672:	f1c3 0207 	rsb	r2, r3, #7
 8013676:	693b      	ldr	r3, [r7, #16]
 8013678:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801367a:	693b      	ldr	r3, [r7, #16]
 801367c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801367e:	2201      	movs	r2, #1
 8013680:	409a      	lsls	r2, r3
 8013682:	4b0f      	ldr	r3, [pc, #60]	; (80136c0 <xTaskPriorityDisinherit+0x108>)
 8013684:	681b      	ldr	r3, [r3, #0]
 8013686:	4313      	orrs	r3, r2
 8013688:	4a0d      	ldr	r2, [pc, #52]	; (80136c0 <xTaskPriorityDisinherit+0x108>)
 801368a:	6013      	str	r3, [r2, #0]
 801368c:	693b      	ldr	r3, [r7, #16]
 801368e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013690:	4613      	mov	r3, r2
 8013692:	009b      	lsls	r3, r3, #2
 8013694:	4413      	add	r3, r2
 8013696:	009b      	lsls	r3, r3, #2
 8013698:	4a08      	ldr	r2, [pc, #32]	; (80136bc <xTaskPriorityDisinherit+0x104>)
 801369a:	441a      	add	r2, r3
 801369c:	693b      	ldr	r3, [r7, #16]
 801369e:	3304      	adds	r3, #4
 80136a0:	4619      	mov	r1, r3
 80136a2:	4610      	mov	r0, r2
 80136a4:	f7fe fb9f 	bl	8011de6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80136a8:	2301      	movs	r3, #1
 80136aa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80136ac:	697b      	ldr	r3, [r7, #20]
	}
 80136ae:	4618      	mov	r0, r3
 80136b0:	3718      	adds	r7, #24
 80136b2:	46bd      	mov	sp, r7
 80136b4:	bd80      	pop	{r7, pc}
 80136b6:	bf00      	nop
 80136b8:	20002308 	.word	0x20002308
 80136bc:	2000230c 	.word	0x2000230c
 80136c0:	20002410 	.word	0x20002410

080136c4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80136c4:	b580      	push	{r7, lr}
 80136c6:	b084      	sub	sp, #16
 80136c8:	af00      	add	r7, sp, #0
 80136ca:	6078      	str	r0, [r7, #4]
 80136cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80136ce:	4b29      	ldr	r3, [pc, #164]	; (8013774 <prvAddCurrentTaskToDelayedList+0xb0>)
 80136d0:	681b      	ldr	r3, [r3, #0]
 80136d2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80136d4:	4b28      	ldr	r3, [pc, #160]	; (8013778 <prvAddCurrentTaskToDelayedList+0xb4>)
 80136d6:	681b      	ldr	r3, [r3, #0]
 80136d8:	3304      	adds	r3, #4
 80136da:	4618      	mov	r0, r3
 80136dc:	f7fe fbe0 	bl	8011ea0 <uxListRemove>
 80136e0:	4603      	mov	r3, r0
 80136e2:	2b00      	cmp	r3, #0
 80136e4:	d10b      	bne.n	80136fe <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80136e6:	4b24      	ldr	r3, [pc, #144]	; (8013778 <prvAddCurrentTaskToDelayedList+0xb4>)
 80136e8:	681b      	ldr	r3, [r3, #0]
 80136ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80136ec:	2201      	movs	r2, #1
 80136ee:	fa02 f303 	lsl.w	r3, r2, r3
 80136f2:	43da      	mvns	r2, r3
 80136f4:	4b21      	ldr	r3, [pc, #132]	; (801377c <prvAddCurrentTaskToDelayedList+0xb8>)
 80136f6:	681b      	ldr	r3, [r3, #0]
 80136f8:	4013      	ands	r3, r2
 80136fa:	4a20      	ldr	r2, [pc, #128]	; (801377c <prvAddCurrentTaskToDelayedList+0xb8>)
 80136fc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80136fe:	687b      	ldr	r3, [r7, #4]
 8013700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013704:	d10a      	bne.n	801371c <prvAddCurrentTaskToDelayedList+0x58>
 8013706:	683b      	ldr	r3, [r7, #0]
 8013708:	2b00      	cmp	r3, #0
 801370a:	d007      	beq.n	801371c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801370c:	4b1a      	ldr	r3, [pc, #104]	; (8013778 <prvAddCurrentTaskToDelayedList+0xb4>)
 801370e:	681b      	ldr	r3, [r3, #0]
 8013710:	3304      	adds	r3, #4
 8013712:	4619      	mov	r1, r3
 8013714:	481a      	ldr	r0, [pc, #104]	; (8013780 <prvAddCurrentTaskToDelayedList+0xbc>)
 8013716:	f7fe fb66 	bl	8011de6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801371a:	e026      	b.n	801376a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801371c:	68fa      	ldr	r2, [r7, #12]
 801371e:	687b      	ldr	r3, [r7, #4]
 8013720:	4413      	add	r3, r2
 8013722:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8013724:	4b14      	ldr	r3, [pc, #80]	; (8013778 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013726:	681b      	ldr	r3, [r3, #0]
 8013728:	68ba      	ldr	r2, [r7, #8]
 801372a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801372c:	68ba      	ldr	r2, [r7, #8]
 801372e:	68fb      	ldr	r3, [r7, #12]
 8013730:	429a      	cmp	r2, r3
 8013732:	d209      	bcs.n	8013748 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013734:	4b13      	ldr	r3, [pc, #76]	; (8013784 <prvAddCurrentTaskToDelayedList+0xc0>)
 8013736:	681a      	ldr	r2, [r3, #0]
 8013738:	4b0f      	ldr	r3, [pc, #60]	; (8013778 <prvAddCurrentTaskToDelayedList+0xb4>)
 801373a:	681b      	ldr	r3, [r3, #0]
 801373c:	3304      	adds	r3, #4
 801373e:	4619      	mov	r1, r3
 8013740:	4610      	mov	r0, r2
 8013742:	f7fe fb74 	bl	8011e2e <vListInsert>
}
 8013746:	e010      	b.n	801376a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013748:	4b0f      	ldr	r3, [pc, #60]	; (8013788 <prvAddCurrentTaskToDelayedList+0xc4>)
 801374a:	681a      	ldr	r2, [r3, #0]
 801374c:	4b0a      	ldr	r3, [pc, #40]	; (8013778 <prvAddCurrentTaskToDelayedList+0xb4>)
 801374e:	681b      	ldr	r3, [r3, #0]
 8013750:	3304      	adds	r3, #4
 8013752:	4619      	mov	r1, r3
 8013754:	4610      	mov	r0, r2
 8013756:	f7fe fb6a 	bl	8011e2e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801375a:	4b0c      	ldr	r3, [pc, #48]	; (801378c <prvAddCurrentTaskToDelayedList+0xc8>)
 801375c:	681b      	ldr	r3, [r3, #0]
 801375e:	68ba      	ldr	r2, [r7, #8]
 8013760:	429a      	cmp	r2, r3
 8013762:	d202      	bcs.n	801376a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8013764:	4a09      	ldr	r2, [pc, #36]	; (801378c <prvAddCurrentTaskToDelayedList+0xc8>)
 8013766:	68bb      	ldr	r3, [r7, #8]
 8013768:	6013      	str	r3, [r2, #0]
}
 801376a:	bf00      	nop
 801376c:	3710      	adds	r7, #16
 801376e:	46bd      	mov	sp, r7
 8013770:	bd80      	pop	{r7, pc}
 8013772:	bf00      	nop
 8013774:	2000240c 	.word	0x2000240c
 8013778:	20002308 	.word	0x20002308
 801377c:	20002410 	.word	0x20002410
 8013780:	200023f4 	.word	0x200023f4
 8013784:	200023c4 	.word	0x200023c4
 8013788:	200023c0 	.word	0x200023c0
 801378c:	20002428 	.word	0x20002428

08013790 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8013790:	b480      	push	{r7}
 8013792:	b085      	sub	sp, #20
 8013794:	af00      	add	r7, sp, #0
 8013796:	60f8      	str	r0, [r7, #12]
 8013798:	60b9      	str	r1, [r7, #8]
 801379a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 801379c:	68fb      	ldr	r3, [r7, #12]
 801379e:	3b04      	subs	r3, #4
 80137a0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80137a2:	68fb      	ldr	r3, [r7, #12]
 80137a4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80137a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80137aa:	68fb      	ldr	r3, [r7, #12]
 80137ac:	3b04      	subs	r3, #4
 80137ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80137b0:	68bb      	ldr	r3, [r7, #8]
 80137b2:	f023 0201 	bic.w	r2, r3, #1
 80137b6:	68fb      	ldr	r3, [r7, #12]
 80137b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80137ba:	68fb      	ldr	r3, [r7, #12]
 80137bc:	3b04      	subs	r3, #4
 80137be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80137c0:	4a0c      	ldr	r2, [pc, #48]	; (80137f4 <pxPortInitialiseStack+0x64>)
 80137c2:	68fb      	ldr	r3, [r7, #12]
 80137c4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80137c6:	68fb      	ldr	r3, [r7, #12]
 80137c8:	3b14      	subs	r3, #20
 80137ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80137cc:	687a      	ldr	r2, [r7, #4]
 80137ce:	68fb      	ldr	r3, [r7, #12]
 80137d0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80137d2:	68fb      	ldr	r3, [r7, #12]
 80137d4:	3b04      	subs	r3, #4
 80137d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80137d8:	68fb      	ldr	r3, [r7, #12]
 80137da:	f06f 0202 	mvn.w	r2, #2
 80137de:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80137e0:	68fb      	ldr	r3, [r7, #12]
 80137e2:	3b20      	subs	r3, #32
 80137e4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80137e6:	68fb      	ldr	r3, [r7, #12]
}
 80137e8:	4618      	mov	r0, r3
 80137ea:	3714      	adds	r7, #20
 80137ec:	46bd      	mov	sp, r7
 80137ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137f2:	4770      	bx	lr
 80137f4:	080137f9 	.word	0x080137f9

080137f8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80137f8:	b480      	push	{r7}
 80137fa:	b085      	sub	sp, #20
 80137fc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80137fe:	2300      	movs	r3, #0
 8013800:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8013802:	4b12      	ldr	r3, [pc, #72]	; (801384c <prvTaskExitError+0x54>)
 8013804:	681b      	ldr	r3, [r3, #0]
 8013806:	f1b3 3fff 	cmp.w	r3, #4294967295
 801380a:	d00a      	beq.n	8013822 <prvTaskExitError+0x2a>
	__asm volatile
 801380c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013810:	f383 8811 	msr	BASEPRI, r3
 8013814:	f3bf 8f6f 	isb	sy
 8013818:	f3bf 8f4f 	dsb	sy
 801381c:	60fb      	str	r3, [r7, #12]
}
 801381e:	bf00      	nop
 8013820:	e7fe      	b.n	8013820 <prvTaskExitError+0x28>
	__asm volatile
 8013822:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013826:	f383 8811 	msr	BASEPRI, r3
 801382a:	f3bf 8f6f 	isb	sy
 801382e:	f3bf 8f4f 	dsb	sy
 8013832:	60bb      	str	r3, [r7, #8]
}
 8013834:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8013836:	bf00      	nop
 8013838:	687b      	ldr	r3, [r7, #4]
 801383a:	2b00      	cmp	r3, #0
 801383c:	d0fc      	beq.n	8013838 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801383e:	bf00      	nop
 8013840:	bf00      	nop
 8013842:	3714      	adds	r7, #20
 8013844:	46bd      	mov	sp, r7
 8013846:	f85d 7b04 	ldr.w	r7, [sp], #4
 801384a:	4770      	bx	lr
 801384c:	200002b0 	.word	0x200002b0

08013850 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8013850:	4b07      	ldr	r3, [pc, #28]	; (8013870 <pxCurrentTCBConst2>)
 8013852:	6819      	ldr	r1, [r3, #0]
 8013854:	6808      	ldr	r0, [r1, #0]
 8013856:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801385a:	f380 8809 	msr	PSP, r0
 801385e:	f3bf 8f6f 	isb	sy
 8013862:	f04f 0000 	mov.w	r0, #0
 8013866:	f380 8811 	msr	BASEPRI, r0
 801386a:	4770      	bx	lr
 801386c:	f3af 8000 	nop.w

08013870 <pxCurrentTCBConst2>:
 8013870:	20002308 	.word	0x20002308
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8013874:	bf00      	nop
 8013876:	bf00      	nop

08013878 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8013878:	4808      	ldr	r0, [pc, #32]	; (801389c <prvPortStartFirstTask+0x24>)
 801387a:	6800      	ldr	r0, [r0, #0]
 801387c:	6800      	ldr	r0, [r0, #0]
 801387e:	f380 8808 	msr	MSP, r0
 8013882:	f04f 0000 	mov.w	r0, #0
 8013886:	f380 8814 	msr	CONTROL, r0
 801388a:	b662      	cpsie	i
 801388c:	b661      	cpsie	f
 801388e:	f3bf 8f4f 	dsb	sy
 8013892:	f3bf 8f6f 	isb	sy
 8013896:	df00      	svc	0
 8013898:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801389a:	bf00      	nop
 801389c:	e000ed08 	.word	0xe000ed08

080138a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80138a0:	b580      	push	{r7, lr}
 80138a2:	b086      	sub	sp, #24
 80138a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80138a6:	4b46      	ldr	r3, [pc, #280]	; (80139c0 <xPortStartScheduler+0x120>)
 80138a8:	681b      	ldr	r3, [r3, #0]
 80138aa:	4a46      	ldr	r2, [pc, #280]	; (80139c4 <xPortStartScheduler+0x124>)
 80138ac:	4293      	cmp	r3, r2
 80138ae:	d10a      	bne.n	80138c6 <xPortStartScheduler+0x26>
	__asm volatile
 80138b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80138b4:	f383 8811 	msr	BASEPRI, r3
 80138b8:	f3bf 8f6f 	isb	sy
 80138bc:	f3bf 8f4f 	dsb	sy
 80138c0:	613b      	str	r3, [r7, #16]
}
 80138c2:	bf00      	nop
 80138c4:	e7fe      	b.n	80138c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80138c6:	4b3e      	ldr	r3, [pc, #248]	; (80139c0 <xPortStartScheduler+0x120>)
 80138c8:	681b      	ldr	r3, [r3, #0]
 80138ca:	4a3f      	ldr	r2, [pc, #252]	; (80139c8 <xPortStartScheduler+0x128>)
 80138cc:	4293      	cmp	r3, r2
 80138ce:	d10a      	bne.n	80138e6 <xPortStartScheduler+0x46>
	__asm volatile
 80138d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80138d4:	f383 8811 	msr	BASEPRI, r3
 80138d8:	f3bf 8f6f 	isb	sy
 80138dc:	f3bf 8f4f 	dsb	sy
 80138e0:	60fb      	str	r3, [r7, #12]
}
 80138e2:	bf00      	nop
 80138e4:	e7fe      	b.n	80138e4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80138e6:	4b39      	ldr	r3, [pc, #228]	; (80139cc <xPortStartScheduler+0x12c>)
 80138e8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80138ea:	697b      	ldr	r3, [r7, #20]
 80138ec:	781b      	ldrb	r3, [r3, #0]
 80138ee:	b2db      	uxtb	r3, r3
 80138f0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80138f2:	697b      	ldr	r3, [r7, #20]
 80138f4:	22ff      	movs	r2, #255	; 0xff
 80138f6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80138f8:	697b      	ldr	r3, [r7, #20]
 80138fa:	781b      	ldrb	r3, [r3, #0]
 80138fc:	b2db      	uxtb	r3, r3
 80138fe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8013900:	78fb      	ldrb	r3, [r7, #3]
 8013902:	b2db      	uxtb	r3, r3
 8013904:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8013908:	b2da      	uxtb	r2, r3
 801390a:	4b31      	ldr	r3, [pc, #196]	; (80139d0 <xPortStartScheduler+0x130>)
 801390c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801390e:	4b31      	ldr	r3, [pc, #196]	; (80139d4 <xPortStartScheduler+0x134>)
 8013910:	2207      	movs	r2, #7
 8013912:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013914:	e009      	b.n	801392a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8013916:	4b2f      	ldr	r3, [pc, #188]	; (80139d4 <xPortStartScheduler+0x134>)
 8013918:	681b      	ldr	r3, [r3, #0]
 801391a:	3b01      	subs	r3, #1
 801391c:	4a2d      	ldr	r2, [pc, #180]	; (80139d4 <xPortStartScheduler+0x134>)
 801391e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8013920:	78fb      	ldrb	r3, [r7, #3]
 8013922:	b2db      	uxtb	r3, r3
 8013924:	005b      	lsls	r3, r3, #1
 8013926:	b2db      	uxtb	r3, r3
 8013928:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801392a:	78fb      	ldrb	r3, [r7, #3]
 801392c:	b2db      	uxtb	r3, r3
 801392e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013932:	2b80      	cmp	r3, #128	; 0x80
 8013934:	d0ef      	beq.n	8013916 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8013936:	4b27      	ldr	r3, [pc, #156]	; (80139d4 <xPortStartScheduler+0x134>)
 8013938:	681b      	ldr	r3, [r3, #0]
 801393a:	f1c3 0307 	rsb	r3, r3, #7
 801393e:	2b04      	cmp	r3, #4
 8013940:	d00a      	beq.n	8013958 <xPortStartScheduler+0xb8>
	__asm volatile
 8013942:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013946:	f383 8811 	msr	BASEPRI, r3
 801394a:	f3bf 8f6f 	isb	sy
 801394e:	f3bf 8f4f 	dsb	sy
 8013952:	60bb      	str	r3, [r7, #8]
}
 8013954:	bf00      	nop
 8013956:	e7fe      	b.n	8013956 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8013958:	4b1e      	ldr	r3, [pc, #120]	; (80139d4 <xPortStartScheduler+0x134>)
 801395a:	681b      	ldr	r3, [r3, #0]
 801395c:	021b      	lsls	r3, r3, #8
 801395e:	4a1d      	ldr	r2, [pc, #116]	; (80139d4 <xPortStartScheduler+0x134>)
 8013960:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8013962:	4b1c      	ldr	r3, [pc, #112]	; (80139d4 <xPortStartScheduler+0x134>)
 8013964:	681b      	ldr	r3, [r3, #0]
 8013966:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801396a:	4a1a      	ldr	r2, [pc, #104]	; (80139d4 <xPortStartScheduler+0x134>)
 801396c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801396e:	687b      	ldr	r3, [r7, #4]
 8013970:	b2da      	uxtb	r2, r3
 8013972:	697b      	ldr	r3, [r7, #20]
 8013974:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8013976:	4b18      	ldr	r3, [pc, #96]	; (80139d8 <xPortStartScheduler+0x138>)
 8013978:	681b      	ldr	r3, [r3, #0]
 801397a:	4a17      	ldr	r2, [pc, #92]	; (80139d8 <xPortStartScheduler+0x138>)
 801397c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8013980:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8013982:	4b15      	ldr	r3, [pc, #84]	; (80139d8 <xPortStartScheduler+0x138>)
 8013984:	681b      	ldr	r3, [r3, #0]
 8013986:	4a14      	ldr	r2, [pc, #80]	; (80139d8 <xPortStartScheduler+0x138>)
 8013988:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801398c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 801398e:	f000 f8dd 	bl	8013b4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8013992:	4b12      	ldr	r3, [pc, #72]	; (80139dc <xPortStartScheduler+0x13c>)
 8013994:	2200      	movs	r2, #0
 8013996:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8013998:	f000 f8fc 	bl	8013b94 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801399c:	4b10      	ldr	r3, [pc, #64]	; (80139e0 <xPortStartScheduler+0x140>)
 801399e:	681b      	ldr	r3, [r3, #0]
 80139a0:	4a0f      	ldr	r2, [pc, #60]	; (80139e0 <xPortStartScheduler+0x140>)
 80139a2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80139a6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80139a8:	f7ff ff66 	bl	8013878 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80139ac:	f7ff fba0 	bl	80130f0 <vTaskSwitchContext>
	prvTaskExitError();
 80139b0:	f7ff ff22 	bl	80137f8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80139b4:	2300      	movs	r3, #0
}
 80139b6:	4618      	mov	r0, r3
 80139b8:	3718      	adds	r7, #24
 80139ba:	46bd      	mov	sp, r7
 80139bc:	bd80      	pop	{r7, pc}
 80139be:	bf00      	nop
 80139c0:	e000ed00 	.word	0xe000ed00
 80139c4:	410fc271 	.word	0x410fc271
 80139c8:	410fc270 	.word	0x410fc270
 80139cc:	e000e400 	.word	0xe000e400
 80139d0:	20002434 	.word	0x20002434
 80139d4:	20002438 	.word	0x20002438
 80139d8:	e000ed20 	.word	0xe000ed20
 80139dc:	200002b0 	.word	0x200002b0
 80139e0:	e000ef34 	.word	0xe000ef34

080139e4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80139e4:	b480      	push	{r7}
 80139e6:	b083      	sub	sp, #12
 80139e8:	af00      	add	r7, sp, #0
	__asm volatile
 80139ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80139ee:	f383 8811 	msr	BASEPRI, r3
 80139f2:	f3bf 8f6f 	isb	sy
 80139f6:	f3bf 8f4f 	dsb	sy
 80139fa:	607b      	str	r3, [r7, #4]
}
 80139fc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80139fe:	4b0f      	ldr	r3, [pc, #60]	; (8013a3c <vPortEnterCritical+0x58>)
 8013a00:	681b      	ldr	r3, [r3, #0]
 8013a02:	3301      	adds	r3, #1
 8013a04:	4a0d      	ldr	r2, [pc, #52]	; (8013a3c <vPortEnterCritical+0x58>)
 8013a06:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8013a08:	4b0c      	ldr	r3, [pc, #48]	; (8013a3c <vPortEnterCritical+0x58>)
 8013a0a:	681b      	ldr	r3, [r3, #0]
 8013a0c:	2b01      	cmp	r3, #1
 8013a0e:	d10f      	bne.n	8013a30 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8013a10:	4b0b      	ldr	r3, [pc, #44]	; (8013a40 <vPortEnterCritical+0x5c>)
 8013a12:	681b      	ldr	r3, [r3, #0]
 8013a14:	b2db      	uxtb	r3, r3
 8013a16:	2b00      	cmp	r3, #0
 8013a18:	d00a      	beq.n	8013a30 <vPortEnterCritical+0x4c>
	__asm volatile
 8013a1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013a1e:	f383 8811 	msr	BASEPRI, r3
 8013a22:	f3bf 8f6f 	isb	sy
 8013a26:	f3bf 8f4f 	dsb	sy
 8013a2a:	603b      	str	r3, [r7, #0]
}
 8013a2c:	bf00      	nop
 8013a2e:	e7fe      	b.n	8013a2e <vPortEnterCritical+0x4a>
	}
}
 8013a30:	bf00      	nop
 8013a32:	370c      	adds	r7, #12
 8013a34:	46bd      	mov	sp, r7
 8013a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a3a:	4770      	bx	lr
 8013a3c:	200002b0 	.word	0x200002b0
 8013a40:	e000ed04 	.word	0xe000ed04

08013a44 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8013a44:	b480      	push	{r7}
 8013a46:	b083      	sub	sp, #12
 8013a48:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8013a4a:	4b12      	ldr	r3, [pc, #72]	; (8013a94 <vPortExitCritical+0x50>)
 8013a4c:	681b      	ldr	r3, [r3, #0]
 8013a4e:	2b00      	cmp	r3, #0
 8013a50:	d10a      	bne.n	8013a68 <vPortExitCritical+0x24>
	__asm volatile
 8013a52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013a56:	f383 8811 	msr	BASEPRI, r3
 8013a5a:	f3bf 8f6f 	isb	sy
 8013a5e:	f3bf 8f4f 	dsb	sy
 8013a62:	607b      	str	r3, [r7, #4]
}
 8013a64:	bf00      	nop
 8013a66:	e7fe      	b.n	8013a66 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8013a68:	4b0a      	ldr	r3, [pc, #40]	; (8013a94 <vPortExitCritical+0x50>)
 8013a6a:	681b      	ldr	r3, [r3, #0]
 8013a6c:	3b01      	subs	r3, #1
 8013a6e:	4a09      	ldr	r2, [pc, #36]	; (8013a94 <vPortExitCritical+0x50>)
 8013a70:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8013a72:	4b08      	ldr	r3, [pc, #32]	; (8013a94 <vPortExitCritical+0x50>)
 8013a74:	681b      	ldr	r3, [r3, #0]
 8013a76:	2b00      	cmp	r3, #0
 8013a78:	d105      	bne.n	8013a86 <vPortExitCritical+0x42>
 8013a7a:	2300      	movs	r3, #0
 8013a7c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013a7e:	683b      	ldr	r3, [r7, #0]
 8013a80:	f383 8811 	msr	BASEPRI, r3
}
 8013a84:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8013a86:	bf00      	nop
 8013a88:	370c      	adds	r7, #12
 8013a8a:	46bd      	mov	sp, r7
 8013a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a90:	4770      	bx	lr
 8013a92:	bf00      	nop
 8013a94:	200002b0 	.word	0x200002b0
	...

08013aa0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8013aa0:	f3ef 8009 	mrs	r0, PSP
 8013aa4:	f3bf 8f6f 	isb	sy
 8013aa8:	4b15      	ldr	r3, [pc, #84]	; (8013b00 <pxCurrentTCBConst>)
 8013aaa:	681a      	ldr	r2, [r3, #0]
 8013aac:	f01e 0f10 	tst.w	lr, #16
 8013ab0:	bf08      	it	eq
 8013ab2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013ab6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013aba:	6010      	str	r0, [r2, #0]
 8013abc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013ac0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8013ac4:	f380 8811 	msr	BASEPRI, r0
 8013ac8:	f3bf 8f4f 	dsb	sy
 8013acc:	f3bf 8f6f 	isb	sy
 8013ad0:	f7ff fb0e 	bl	80130f0 <vTaskSwitchContext>
 8013ad4:	f04f 0000 	mov.w	r0, #0
 8013ad8:	f380 8811 	msr	BASEPRI, r0
 8013adc:	bc09      	pop	{r0, r3}
 8013ade:	6819      	ldr	r1, [r3, #0]
 8013ae0:	6808      	ldr	r0, [r1, #0]
 8013ae2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ae6:	f01e 0f10 	tst.w	lr, #16
 8013aea:	bf08      	it	eq
 8013aec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8013af0:	f380 8809 	msr	PSP, r0
 8013af4:	f3bf 8f6f 	isb	sy
 8013af8:	4770      	bx	lr
 8013afa:	bf00      	nop
 8013afc:	f3af 8000 	nop.w

08013b00 <pxCurrentTCBConst>:
 8013b00:	20002308 	.word	0x20002308
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8013b04:	bf00      	nop
 8013b06:	bf00      	nop

08013b08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8013b08:	b580      	push	{r7, lr}
 8013b0a:	b082      	sub	sp, #8
 8013b0c:	af00      	add	r7, sp, #0
	__asm volatile
 8013b0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013b12:	f383 8811 	msr	BASEPRI, r3
 8013b16:	f3bf 8f6f 	isb	sy
 8013b1a:	f3bf 8f4f 	dsb	sy
 8013b1e:	607b      	str	r3, [r7, #4]
}
 8013b20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8013b22:	f7ff fa2d 	bl	8012f80 <xTaskIncrementTick>
 8013b26:	4603      	mov	r3, r0
 8013b28:	2b00      	cmp	r3, #0
 8013b2a:	d003      	beq.n	8013b34 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8013b2c:	4b06      	ldr	r3, [pc, #24]	; (8013b48 <SysTick_Handler+0x40>)
 8013b2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013b32:	601a      	str	r2, [r3, #0]
 8013b34:	2300      	movs	r3, #0
 8013b36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013b38:	683b      	ldr	r3, [r7, #0]
 8013b3a:	f383 8811 	msr	BASEPRI, r3
}
 8013b3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8013b40:	bf00      	nop
 8013b42:	3708      	adds	r7, #8
 8013b44:	46bd      	mov	sp, r7
 8013b46:	bd80      	pop	{r7, pc}
 8013b48:	e000ed04 	.word	0xe000ed04

08013b4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8013b4c:	b480      	push	{r7}
 8013b4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8013b50:	4b0b      	ldr	r3, [pc, #44]	; (8013b80 <vPortSetupTimerInterrupt+0x34>)
 8013b52:	2200      	movs	r2, #0
 8013b54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8013b56:	4b0b      	ldr	r3, [pc, #44]	; (8013b84 <vPortSetupTimerInterrupt+0x38>)
 8013b58:	2200      	movs	r2, #0
 8013b5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8013b5c:	4b0a      	ldr	r3, [pc, #40]	; (8013b88 <vPortSetupTimerInterrupt+0x3c>)
 8013b5e:	681b      	ldr	r3, [r3, #0]
 8013b60:	4a0a      	ldr	r2, [pc, #40]	; (8013b8c <vPortSetupTimerInterrupt+0x40>)
 8013b62:	fba2 2303 	umull	r2, r3, r2, r3
 8013b66:	099b      	lsrs	r3, r3, #6
 8013b68:	4a09      	ldr	r2, [pc, #36]	; (8013b90 <vPortSetupTimerInterrupt+0x44>)
 8013b6a:	3b01      	subs	r3, #1
 8013b6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8013b6e:	4b04      	ldr	r3, [pc, #16]	; (8013b80 <vPortSetupTimerInterrupt+0x34>)
 8013b70:	2207      	movs	r2, #7
 8013b72:	601a      	str	r2, [r3, #0]
}
 8013b74:	bf00      	nop
 8013b76:	46bd      	mov	sp, r7
 8013b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b7c:	4770      	bx	lr
 8013b7e:	bf00      	nop
 8013b80:	e000e010 	.word	0xe000e010
 8013b84:	e000e018 	.word	0xe000e018
 8013b88:	20000234 	.word	0x20000234
 8013b8c:	10624dd3 	.word	0x10624dd3
 8013b90:	e000e014 	.word	0xe000e014

08013b94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8013b94:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8013ba4 <vPortEnableVFP+0x10>
 8013b98:	6801      	ldr	r1, [r0, #0]
 8013b9a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8013b9e:	6001      	str	r1, [r0, #0]
 8013ba0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8013ba2:	bf00      	nop
 8013ba4:	e000ed88 	.word	0xe000ed88

08013ba8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8013ba8:	b480      	push	{r7}
 8013baa:	b085      	sub	sp, #20
 8013bac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8013bae:	f3ef 8305 	mrs	r3, IPSR
 8013bb2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013bb4:	68fb      	ldr	r3, [r7, #12]
 8013bb6:	2b0f      	cmp	r3, #15
 8013bb8:	d914      	bls.n	8013be4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8013bba:	4a17      	ldr	r2, [pc, #92]	; (8013c18 <vPortValidateInterruptPriority+0x70>)
 8013bbc:	68fb      	ldr	r3, [r7, #12]
 8013bbe:	4413      	add	r3, r2
 8013bc0:	781b      	ldrb	r3, [r3, #0]
 8013bc2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013bc4:	4b15      	ldr	r3, [pc, #84]	; (8013c1c <vPortValidateInterruptPriority+0x74>)
 8013bc6:	781b      	ldrb	r3, [r3, #0]
 8013bc8:	7afa      	ldrb	r2, [r7, #11]
 8013bca:	429a      	cmp	r2, r3
 8013bcc:	d20a      	bcs.n	8013be4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8013bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013bd2:	f383 8811 	msr	BASEPRI, r3
 8013bd6:	f3bf 8f6f 	isb	sy
 8013bda:	f3bf 8f4f 	dsb	sy
 8013bde:	607b      	str	r3, [r7, #4]
}
 8013be0:	bf00      	nop
 8013be2:	e7fe      	b.n	8013be2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8013be4:	4b0e      	ldr	r3, [pc, #56]	; (8013c20 <vPortValidateInterruptPriority+0x78>)
 8013be6:	681b      	ldr	r3, [r3, #0]
 8013be8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8013bec:	4b0d      	ldr	r3, [pc, #52]	; (8013c24 <vPortValidateInterruptPriority+0x7c>)
 8013bee:	681b      	ldr	r3, [r3, #0]
 8013bf0:	429a      	cmp	r2, r3
 8013bf2:	d90a      	bls.n	8013c0a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8013bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013bf8:	f383 8811 	msr	BASEPRI, r3
 8013bfc:	f3bf 8f6f 	isb	sy
 8013c00:	f3bf 8f4f 	dsb	sy
 8013c04:	603b      	str	r3, [r7, #0]
}
 8013c06:	bf00      	nop
 8013c08:	e7fe      	b.n	8013c08 <vPortValidateInterruptPriority+0x60>
	}
 8013c0a:	bf00      	nop
 8013c0c:	3714      	adds	r7, #20
 8013c0e:	46bd      	mov	sp, r7
 8013c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c14:	4770      	bx	lr
 8013c16:	bf00      	nop
 8013c18:	e000e3f0 	.word	0xe000e3f0
 8013c1c:	20002434 	.word	0x20002434
 8013c20:	e000ed0c 	.word	0xe000ed0c
 8013c24:	20002438 	.word	0x20002438

08013c28 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8013c28:	b580      	push	{r7, lr}
 8013c2a:	b08a      	sub	sp, #40	; 0x28
 8013c2c:	af00      	add	r7, sp, #0
 8013c2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8013c30:	2300      	movs	r3, #0
 8013c32:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8013c34:	f7ff f8ea 	bl	8012e0c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8013c38:	4b5b      	ldr	r3, [pc, #364]	; (8013da8 <pvPortMalloc+0x180>)
 8013c3a:	681b      	ldr	r3, [r3, #0]
 8013c3c:	2b00      	cmp	r3, #0
 8013c3e:	d101      	bne.n	8013c44 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8013c40:	f000 f920 	bl	8013e84 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8013c44:	4b59      	ldr	r3, [pc, #356]	; (8013dac <pvPortMalloc+0x184>)
 8013c46:	681a      	ldr	r2, [r3, #0]
 8013c48:	687b      	ldr	r3, [r7, #4]
 8013c4a:	4013      	ands	r3, r2
 8013c4c:	2b00      	cmp	r3, #0
 8013c4e:	f040 8093 	bne.w	8013d78 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8013c52:	687b      	ldr	r3, [r7, #4]
 8013c54:	2b00      	cmp	r3, #0
 8013c56:	d01d      	beq.n	8013c94 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8013c58:	2208      	movs	r2, #8
 8013c5a:	687b      	ldr	r3, [r7, #4]
 8013c5c:	4413      	add	r3, r2
 8013c5e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013c60:	687b      	ldr	r3, [r7, #4]
 8013c62:	f003 0307 	and.w	r3, r3, #7
 8013c66:	2b00      	cmp	r3, #0
 8013c68:	d014      	beq.n	8013c94 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8013c6a:	687b      	ldr	r3, [r7, #4]
 8013c6c:	f023 0307 	bic.w	r3, r3, #7
 8013c70:	3308      	adds	r3, #8
 8013c72:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013c74:	687b      	ldr	r3, [r7, #4]
 8013c76:	f003 0307 	and.w	r3, r3, #7
 8013c7a:	2b00      	cmp	r3, #0
 8013c7c:	d00a      	beq.n	8013c94 <pvPortMalloc+0x6c>
	__asm volatile
 8013c7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013c82:	f383 8811 	msr	BASEPRI, r3
 8013c86:	f3bf 8f6f 	isb	sy
 8013c8a:	f3bf 8f4f 	dsb	sy
 8013c8e:	617b      	str	r3, [r7, #20]
}
 8013c90:	bf00      	nop
 8013c92:	e7fe      	b.n	8013c92 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8013c94:	687b      	ldr	r3, [r7, #4]
 8013c96:	2b00      	cmp	r3, #0
 8013c98:	d06e      	beq.n	8013d78 <pvPortMalloc+0x150>
 8013c9a:	4b45      	ldr	r3, [pc, #276]	; (8013db0 <pvPortMalloc+0x188>)
 8013c9c:	681b      	ldr	r3, [r3, #0]
 8013c9e:	687a      	ldr	r2, [r7, #4]
 8013ca0:	429a      	cmp	r2, r3
 8013ca2:	d869      	bhi.n	8013d78 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8013ca4:	4b43      	ldr	r3, [pc, #268]	; (8013db4 <pvPortMalloc+0x18c>)
 8013ca6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8013ca8:	4b42      	ldr	r3, [pc, #264]	; (8013db4 <pvPortMalloc+0x18c>)
 8013caa:	681b      	ldr	r3, [r3, #0]
 8013cac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013cae:	e004      	b.n	8013cba <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8013cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013cb2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8013cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013cb6:	681b      	ldr	r3, [r3, #0]
 8013cb8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013cbc:	685b      	ldr	r3, [r3, #4]
 8013cbe:	687a      	ldr	r2, [r7, #4]
 8013cc0:	429a      	cmp	r2, r3
 8013cc2:	d903      	bls.n	8013ccc <pvPortMalloc+0xa4>
 8013cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013cc6:	681b      	ldr	r3, [r3, #0]
 8013cc8:	2b00      	cmp	r3, #0
 8013cca:	d1f1      	bne.n	8013cb0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8013ccc:	4b36      	ldr	r3, [pc, #216]	; (8013da8 <pvPortMalloc+0x180>)
 8013cce:	681b      	ldr	r3, [r3, #0]
 8013cd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013cd2:	429a      	cmp	r2, r3
 8013cd4:	d050      	beq.n	8013d78 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8013cd6:	6a3b      	ldr	r3, [r7, #32]
 8013cd8:	681b      	ldr	r3, [r3, #0]
 8013cda:	2208      	movs	r2, #8
 8013cdc:	4413      	add	r3, r2
 8013cde:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013ce2:	681a      	ldr	r2, [r3, #0]
 8013ce4:	6a3b      	ldr	r3, [r7, #32]
 8013ce6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8013ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013cea:	685a      	ldr	r2, [r3, #4]
 8013cec:	687b      	ldr	r3, [r7, #4]
 8013cee:	1ad2      	subs	r2, r2, r3
 8013cf0:	2308      	movs	r3, #8
 8013cf2:	005b      	lsls	r3, r3, #1
 8013cf4:	429a      	cmp	r2, r3
 8013cf6:	d91f      	bls.n	8013d38 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8013cf8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013cfa:	687b      	ldr	r3, [r7, #4]
 8013cfc:	4413      	add	r3, r2
 8013cfe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013d00:	69bb      	ldr	r3, [r7, #24]
 8013d02:	f003 0307 	and.w	r3, r3, #7
 8013d06:	2b00      	cmp	r3, #0
 8013d08:	d00a      	beq.n	8013d20 <pvPortMalloc+0xf8>
	__asm volatile
 8013d0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d0e:	f383 8811 	msr	BASEPRI, r3
 8013d12:	f3bf 8f6f 	isb	sy
 8013d16:	f3bf 8f4f 	dsb	sy
 8013d1a:	613b      	str	r3, [r7, #16]
}
 8013d1c:	bf00      	nop
 8013d1e:	e7fe      	b.n	8013d1e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8013d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d22:	685a      	ldr	r2, [r3, #4]
 8013d24:	687b      	ldr	r3, [r7, #4]
 8013d26:	1ad2      	subs	r2, r2, r3
 8013d28:	69bb      	ldr	r3, [r7, #24]
 8013d2a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8013d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d2e:	687a      	ldr	r2, [r7, #4]
 8013d30:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8013d32:	69b8      	ldr	r0, [r7, #24]
 8013d34:	f000 f908 	bl	8013f48 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8013d38:	4b1d      	ldr	r3, [pc, #116]	; (8013db0 <pvPortMalloc+0x188>)
 8013d3a:	681a      	ldr	r2, [r3, #0]
 8013d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d3e:	685b      	ldr	r3, [r3, #4]
 8013d40:	1ad3      	subs	r3, r2, r3
 8013d42:	4a1b      	ldr	r2, [pc, #108]	; (8013db0 <pvPortMalloc+0x188>)
 8013d44:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8013d46:	4b1a      	ldr	r3, [pc, #104]	; (8013db0 <pvPortMalloc+0x188>)
 8013d48:	681a      	ldr	r2, [r3, #0]
 8013d4a:	4b1b      	ldr	r3, [pc, #108]	; (8013db8 <pvPortMalloc+0x190>)
 8013d4c:	681b      	ldr	r3, [r3, #0]
 8013d4e:	429a      	cmp	r2, r3
 8013d50:	d203      	bcs.n	8013d5a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8013d52:	4b17      	ldr	r3, [pc, #92]	; (8013db0 <pvPortMalloc+0x188>)
 8013d54:	681b      	ldr	r3, [r3, #0]
 8013d56:	4a18      	ldr	r2, [pc, #96]	; (8013db8 <pvPortMalloc+0x190>)
 8013d58:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8013d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d5c:	685a      	ldr	r2, [r3, #4]
 8013d5e:	4b13      	ldr	r3, [pc, #76]	; (8013dac <pvPortMalloc+0x184>)
 8013d60:	681b      	ldr	r3, [r3, #0]
 8013d62:	431a      	orrs	r2, r3
 8013d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d66:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8013d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d6a:	2200      	movs	r2, #0
 8013d6c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8013d6e:	4b13      	ldr	r3, [pc, #76]	; (8013dbc <pvPortMalloc+0x194>)
 8013d70:	681b      	ldr	r3, [r3, #0]
 8013d72:	3301      	adds	r3, #1
 8013d74:	4a11      	ldr	r2, [pc, #68]	; (8013dbc <pvPortMalloc+0x194>)
 8013d76:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8013d78:	f7ff f856 	bl	8012e28 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8013d7c:	69fb      	ldr	r3, [r7, #28]
 8013d7e:	f003 0307 	and.w	r3, r3, #7
 8013d82:	2b00      	cmp	r3, #0
 8013d84:	d00a      	beq.n	8013d9c <pvPortMalloc+0x174>
	__asm volatile
 8013d86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d8a:	f383 8811 	msr	BASEPRI, r3
 8013d8e:	f3bf 8f6f 	isb	sy
 8013d92:	f3bf 8f4f 	dsb	sy
 8013d96:	60fb      	str	r3, [r7, #12]
}
 8013d98:	bf00      	nop
 8013d9a:	e7fe      	b.n	8013d9a <pvPortMalloc+0x172>
	return pvReturn;
 8013d9c:	69fb      	ldr	r3, [r7, #28]
}
 8013d9e:	4618      	mov	r0, r3
 8013da0:	3728      	adds	r7, #40	; 0x28
 8013da2:	46bd      	mov	sp, r7
 8013da4:	bd80      	pop	{r7, pc}
 8013da6:	bf00      	nop
 8013da8:	20008204 	.word	0x20008204
 8013dac:	20008218 	.word	0x20008218
 8013db0:	20008208 	.word	0x20008208
 8013db4:	200081fc 	.word	0x200081fc
 8013db8:	2000820c 	.word	0x2000820c
 8013dbc:	20008210 	.word	0x20008210

08013dc0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8013dc0:	b580      	push	{r7, lr}
 8013dc2:	b086      	sub	sp, #24
 8013dc4:	af00      	add	r7, sp, #0
 8013dc6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8013dc8:	687b      	ldr	r3, [r7, #4]
 8013dca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8013dcc:	687b      	ldr	r3, [r7, #4]
 8013dce:	2b00      	cmp	r3, #0
 8013dd0:	d04d      	beq.n	8013e6e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8013dd2:	2308      	movs	r3, #8
 8013dd4:	425b      	negs	r3, r3
 8013dd6:	697a      	ldr	r2, [r7, #20]
 8013dd8:	4413      	add	r3, r2
 8013dda:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8013ddc:	697b      	ldr	r3, [r7, #20]
 8013dde:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8013de0:	693b      	ldr	r3, [r7, #16]
 8013de2:	685a      	ldr	r2, [r3, #4]
 8013de4:	4b24      	ldr	r3, [pc, #144]	; (8013e78 <vPortFree+0xb8>)
 8013de6:	681b      	ldr	r3, [r3, #0]
 8013de8:	4013      	ands	r3, r2
 8013dea:	2b00      	cmp	r3, #0
 8013dec:	d10a      	bne.n	8013e04 <vPortFree+0x44>
	__asm volatile
 8013dee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013df2:	f383 8811 	msr	BASEPRI, r3
 8013df6:	f3bf 8f6f 	isb	sy
 8013dfa:	f3bf 8f4f 	dsb	sy
 8013dfe:	60fb      	str	r3, [r7, #12]
}
 8013e00:	bf00      	nop
 8013e02:	e7fe      	b.n	8013e02 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8013e04:	693b      	ldr	r3, [r7, #16]
 8013e06:	681b      	ldr	r3, [r3, #0]
 8013e08:	2b00      	cmp	r3, #0
 8013e0a:	d00a      	beq.n	8013e22 <vPortFree+0x62>
	__asm volatile
 8013e0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013e10:	f383 8811 	msr	BASEPRI, r3
 8013e14:	f3bf 8f6f 	isb	sy
 8013e18:	f3bf 8f4f 	dsb	sy
 8013e1c:	60bb      	str	r3, [r7, #8]
}
 8013e1e:	bf00      	nop
 8013e20:	e7fe      	b.n	8013e20 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8013e22:	693b      	ldr	r3, [r7, #16]
 8013e24:	685a      	ldr	r2, [r3, #4]
 8013e26:	4b14      	ldr	r3, [pc, #80]	; (8013e78 <vPortFree+0xb8>)
 8013e28:	681b      	ldr	r3, [r3, #0]
 8013e2a:	4013      	ands	r3, r2
 8013e2c:	2b00      	cmp	r3, #0
 8013e2e:	d01e      	beq.n	8013e6e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8013e30:	693b      	ldr	r3, [r7, #16]
 8013e32:	681b      	ldr	r3, [r3, #0]
 8013e34:	2b00      	cmp	r3, #0
 8013e36:	d11a      	bne.n	8013e6e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8013e38:	693b      	ldr	r3, [r7, #16]
 8013e3a:	685a      	ldr	r2, [r3, #4]
 8013e3c:	4b0e      	ldr	r3, [pc, #56]	; (8013e78 <vPortFree+0xb8>)
 8013e3e:	681b      	ldr	r3, [r3, #0]
 8013e40:	43db      	mvns	r3, r3
 8013e42:	401a      	ands	r2, r3
 8013e44:	693b      	ldr	r3, [r7, #16]
 8013e46:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8013e48:	f7fe ffe0 	bl	8012e0c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8013e4c:	693b      	ldr	r3, [r7, #16]
 8013e4e:	685a      	ldr	r2, [r3, #4]
 8013e50:	4b0a      	ldr	r3, [pc, #40]	; (8013e7c <vPortFree+0xbc>)
 8013e52:	681b      	ldr	r3, [r3, #0]
 8013e54:	4413      	add	r3, r2
 8013e56:	4a09      	ldr	r2, [pc, #36]	; (8013e7c <vPortFree+0xbc>)
 8013e58:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8013e5a:	6938      	ldr	r0, [r7, #16]
 8013e5c:	f000 f874 	bl	8013f48 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8013e60:	4b07      	ldr	r3, [pc, #28]	; (8013e80 <vPortFree+0xc0>)
 8013e62:	681b      	ldr	r3, [r3, #0]
 8013e64:	3301      	adds	r3, #1
 8013e66:	4a06      	ldr	r2, [pc, #24]	; (8013e80 <vPortFree+0xc0>)
 8013e68:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8013e6a:	f7fe ffdd 	bl	8012e28 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8013e6e:	bf00      	nop
 8013e70:	3718      	adds	r7, #24
 8013e72:	46bd      	mov	sp, r7
 8013e74:	bd80      	pop	{r7, pc}
 8013e76:	bf00      	nop
 8013e78:	20008218 	.word	0x20008218
 8013e7c:	20008208 	.word	0x20008208
 8013e80:	20008214 	.word	0x20008214

08013e84 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8013e84:	b480      	push	{r7}
 8013e86:	b085      	sub	sp, #20
 8013e88:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8013e8a:	f645 53c0 	movw	r3, #24000	; 0x5dc0
 8013e8e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8013e90:	4b27      	ldr	r3, [pc, #156]	; (8013f30 <prvHeapInit+0xac>)
 8013e92:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8013e94:	68fb      	ldr	r3, [r7, #12]
 8013e96:	f003 0307 	and.w	r3, r3, #7
 8013e9a:	2b00      	cmp	r3, #0
 8013e9c:	d00c      	beq.n	8013eb8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8013e9e:	68fb      	ldr	r3, [r7, #12]
 8013ea0:	3307      	adds	r3, #7
 8013ea2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013ea4:	68fb      	ldr	r3, [r7, #12]
 8013ea6:	f023 0307 	bic.w	r3, r3, #7
 8013eaa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8013eac:	68ba      	ldr	r2, [r7, #8]
 8013eae:	68fb      	ldr	r3, [r7, #12]
 8013eb0:	1ad3      	subs	r3, r2, r3
 8013eb2:	4a1f      	ldr	r2, [pc, #124]	; (8013f30 <prvHeapInit+0xac>)
 8013eb4:	4413      	add	r3, r2
 8013eb6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8013eb8:	68fb      	ldr	r3, [r7, #12]
 8013eba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8013ebc:	4a1d      	ldr	r2, [pc, #116]	; (8013f34 <prvHeapInit+0xb0>)
 8013ebe:	687b      	ldr	r3, [r7, #4]
 8013ec0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8013ec2:	4b1c      	ldr	r3, [pc, #112]	; (8013f34 <prvHeapInit+0xb0>)
 8013ec4:	2200      	movs	r2, #0
 8013ec6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8013ec8:	687b      	ldr	r3, [r7, #4]
 8013eca:	68ba      	ldr	r2, [r7, #8]
 8013ecc:	4413      	add	r3, r2
 8013ece:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8013ed0:	2208      	movs	r2, #8
 8013ed2:	68fb      	ldr	r3, [r7, #12]
 8013ed4:	1a9b      	subs	r3, r3, r2
 8013ed6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013ed8:	68fb      	ldr	r3, [r7, #12]
 8013eda:	f023 0307 	bic.w	r3, r3, #7
 8013ede:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8013ee0:	68fb      	ldr	r3, [r7, #12]
 8013ee2:	4a15      	ldr	r2, [pc, #84]	; (8013f38 <prvHeapInit+0xb4>)
 8013ee4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8013ee6:	4b14      	ldr	r3, [pc, #80]	; (8013f38 <prvHeapInit+0xb4>)
 8013ee8:	681b      	ldr	r3, [r3, #0]
 8013eea:	2200      	movs	r2, #0
 8013eec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8013eee:	4b12      	ldr	r3, [pc, #72]	; (8013f38 <prvHeapInit+0xb4>)
 8013ef0:	681b      	ldr	r3, [r3, #0]
 8013ef2:	2200      	movs	r2, #0
 8013ef4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8013ef6:	687b      	ldr	r3, [r7, #4]
 8013ef8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8013efa:	683b      	ldr	r3, [r7, #0]
 8013efc:	68fa      	ldr	r2, [r7, #12]
 8013efe:	1ad2      	subs	r2, r2, r3
 8013f00:	683b      	ldr	r3, [r7, #0]
 8013f02:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8013f04:	4b0c      	ldr	r3, [pc, #48]	; (8013f38 <prvHeapInit+0xb4>)
 8013f06:	681a      	ldr	r2, [r3, #0]
 8013f08:	683b      	ldr	r3, [r7, #0]
 8013f0a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013f0c:	683b      	ldr	r3, [r7, #0]
 8013f0e:	685b      	ldr	r3, [r3, #4]
 8013f10:	4a0a      	ldr	r2, [pc, #40]	; (8013f3c <prvHeapInit+0xb8>)
 8013f12:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013f14:	683b      	ldr	r3, [r7, #0]
 8013f16:	685b      	ldr	r3, [r3, #4]
 8013f18:	4a09      	ldr	r2, [pc, #36]	; (8013f40 <prvHeapInit+0xbc>)
 8013f1a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8013f1c:	4b09      	ldr	r3, [pc, #36]	; (8013f44 <prvHeapInit+0xc0>)
 8013f1e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8013f22:	601a      	str	r2, [r3, #0]
}
 8013f24:	bf00      	nop
 8013f26:	3714      	adds	r7, #20
 8013f28:	46bd      	mov	sp, r7
 8013f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f2e:	4770      	bx	lr
 8013f30:	2000243c 	.word	0x2000243c
 8013f34:	200081fc 	.word	0x200081fc
 8013f38:	20008204 	.word	0x20008204
 8013f3c:	2000820c 	.word	0x2000820c
 8013f40:	20008208 	.word	0x20008208
 8013f44:	20008218 	.word	0x20008218

08013f48 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8013f48:	b480      	push	{r7}
 8013f4a:	b085      	sub	sp, #20
 8013f4c:	af00      	add	r7, sp, #0
 8013f4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8013f50:	4b28      	ldr	r3, [pc, #160]	; (8013ff4 <prvInsertBlockIntoFreeList+0xac>)
 8013f52:	60fb      	str	r3, [r7, #12]
 8013f54:	e002      	b.n	8013f5c <prvInsertBlockIntoFreeList+0x14>
 8013f56:	68fb      	ldr	r3, [r7, #12]
 8013f58:	681b      	ldr	r3, [r3, #0]
 8013f5a:	60fb      	str	r3, [r7, #12]
 8013f5c:	68fb      	ldr	r3, [r7, #12]
 8013f5e:	681b      	ldr	r3, [r3, #0]
 8013f60:	687a      	ldr	r2, [r7, #4]
 8013f62:	429a      	cmp	r2, r3
 8013f64:	d8f7      	bhi.n	8013f56 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8013f66:	68fb      	ldr	r3, [r7, #12]
 8013f68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8013f6a:	68fb      	ldr	r3, [r7, #12]
 8013f6c:	685b      	ldr	r3, [r3, #4]
 8013f6e:	68ba      	ldr	r2, [r7, #8]
 8013f70:	4413      	add	r3, r2
 8013f72:	687a      	ldr	r2, [r7, #4]
 8013f74:	429a      	cmp	r2, r3
 8013f76:	d108      	bne.n	8013f8a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8013f78:	68fb      	ldr	r3, [r7, #12]
 8013f7a:	685a      	ldr	r2, [r3, #4]
 8013f7c:	687b      	ldr	r3, [r7, #4]
 8013f7e:	685b      	ldr	r3, [r3, #4]
 8013f80:	441a      	add	r2, r3
 8013f82:	68fb      	ldr	r3, [r7, #12]
 8013f84:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8013f86:	68fb      	ldr	r3, [r7, #12]
 8013f88:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8013f8a:	687b      	ldr	r3, [r7, #4]
 8013f8c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8013f8e:	687b      	ldr	r3, [r7, #4]
 8013f90:	685b      	ldr	r3, [r3, #4]
 8013f92:	68ba      	ldr	r2, [r7, #8]
 8013f94:	441a      	add	r2, r3
 8013f96:	68fb      	ldr	r3, [r7, #12]
 8013f98:	681b      	ldr	r3, [r3, #0]
 8013f9a:	429a      	cmp	r2, r3
 8013f9c:	d118      	bne.n	8013fd0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8013f9e:	68fb      	ldr	r3, [r7, #12]
 8013fa0:	681a      	ldr	r2, [r3, #0]
 8013fa2:	4b15      	ldr	r3, [pc, #84]	; (8013ff8 <prvInsertBlockIntoFreeList+0xb0>)
 8013fa4:	681b      	ldr	r3, [r3, #0]
 8013fa6:	429a      	cmp	r2, r3
 8013fa8:	d00d      	beq.n	8013fc6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8013faa:	687b      	ldr	r3, [r7, #4]
 8013fac:	685a      	ldr	r2, [r3, #4]
 8013fae:	68fb      	ldr	r3, [r7, #12]
 8013fb0:	681b      	ldr	r3, [r3, #0]
 8013fb2:	685b      	ldr	r3, [r3, #4]
 8013fb4:	441a      	add	r2, r3
 8013fb6:	687b      	ldr	r3, [r7, #4]
 8013fb8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8013fba:	68fb      	ldr	r3, [r7, #12]
 8013fbc:	681b      	ldr	r3, [r3, #0]
 8013fbe:	681a      	ldr	r2, [r3, #0]
 8013fc0:	687b      	ldr	r3, [r7, #4]
 8013fc2:	601a      	str	r2, [r3, #0]
 8013fc4:	e008      	b.n	8013fd8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8013fc6:	4b0c      	ldr	r3, [pc, #48]	; (8013ff8 <prvInsertBlockIntoFreeList+0xb0>)
 8013fc8:	681a      	ldr	r2, [r3, #0]
 8013fca:	687b      	ldr	r3, [r7, #4]
 8013fcc:	601a      	str	r2, [r3, #0]
 8013fce:	e003      	b.n	8013fd8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8013fd0:	68fb      	ldr	r3, [r7, #12]
 8013fd2:	681a      	ldr	r2, [r3, #0]
 8013fd4:	687b      	ldr	r3, [r7, #4]
 8013fd6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8013fd8:	68fa      	ldr	r2, [r7, #12]
 8013fda:	687b      	ldr	r3, [r7, #4]
 8013fdc:	429a      	cmp	r2, r3
 8013fde:	d002      	beq.n	8013fe6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8013fe0:	68fb      	ldr	r3, [r7, #12]
 8013fe2:	687a      	ldr	r2, [r7, #4]
 8013fe4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013fe6:	bf00      	nop
 8013fe8:	3714      	adds	r7, #20
 8013fea:	46bd      	mov	sp, r7
 8013fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ff0:	4770      	bx	lr
 8013ff2:	bf00      	nop
 8013ff4:	200081fc 	.word	0x200081fc
 8013ff8:	20008204 	.word	0x20008204

08013ffc <USB_transmit_msg>:

/*
 * -- Insert your variables declaration here --
 */
/* USER CODE BEGIN 0 */
void USB_transmit_msg(uint8_t* data,uint32_t size){
 8013ffc:	b580      	push	{r7, lr}
 8013ffe:	b082      	sub	sp, #8
 8014000:	af00      	add	r7, sp, #0
 8014002:	6078      	str	r0, [r7, #4]
 8014004:	6039      	str	r1, [r7, #0]
  USBH_CDC_Stop(&hUsbHostFS);
 8014006:	4806      	ldr	r0, [pc, #24]	; (8014020 <USB_transmit_msg+0x24>)
 8014008:	f7f6 fda1 	bl	800ab4e <USBH_CDC_Stop>
  USBH_CDC_Transmit(&hUsbHostFS,data, size);
 801400c:	683a      	ldr	r2, [r7, #0]
 801400e:	6879      	ldr	r1, [r7, #4]
 8014010:	4803      	ldr	r0, [pc, #12]	; (8014020 <USB_transmit_msg+0x24>)
 8014012:	f7f6 fe2c 	bl	800ac6e <USBH_CDC_Transmit>
}
 8014016:	bf00      	nop
 8014018:	3708      	adds	r7, #8
 801401a:	46bd      	mov	sp, r7
 801401c:	bd80      	pop	{r7, pc}
 801401e:	bf00      	nop
 8014020:	2000e1dc 	.word	0x2000e1dc

08014024 <USB_receive_msg>:

void USB_receive_msg(){
 8014024:	b580      	push	{r7, lr}
 8014026:	af00      	add	r7, sp, #0
  USBH_CDC_Stop(&hUsbHostFS);
 8014028:	4809      	ldr	r0, [pc, #36]	; (8014050 <USB_receive_msg+0x2c>)
 801402a:	f7f6 fd90 	bl	800ab4e <USBH_CDC_Stop>
  USBH_CDC_Receive(&hUsbHostFS,usb_rx_buff[usb_rx_buff_active],USB_RX_BUFF_SIZE);
 801402e:	4b09      	ldr	r3, [pc, #36]	; (8014054 <USB_receive_msg+0x30>)
 8014030:	781b      	ldrb	r3, [r3, #0]
 8014032:	461a      	mov	r2, r3
 8014034:	f640 53ac 	movw	r3, #3500	; 0xdac
 8014038:	fb02 f303 	mul.w	r3, r2, r3
 801403c:	4a06      	ldr	r2, [pc, #24]	; (8014058 <USB_receive_msg+0x34>)
 801403e:	4413      	add	r3, r2
 8014040:	f640 52ac 	movw	r2, #3500	; 0xdac
 8014044:	4619      	mov	r1, r3
 8014046:	4802      	ldr	r0, [pc, #8]	; (8014050 <USB_receive_msg+0x2c>)
 8014048:	f7f6 fe4c 	bl	800ace4 <USBH_CDC_Receive>
}
 801404c:	bf00      	nop
 801404e:	bd80      	pop	{r7, pc}
 8014050:	2000e1dc 	.word	0x2000e1dc
 8014054:	2000e1d8 	.word	0x2000e1d8
 8014058:	20008224 	.word	0x20008224

0801405c <USB_set_line_coding>:


void USB_set_line_coding(){
 801405c:	b580      	push	{r7, lr}
 801405e:	af00      	add	r7, sp, #0
	FrameFormat.b.dwDTERate = 1250000;
 8014060:	4b08      	ldr	r3, [pc, #32]	; (8014084 <USB_set_line_coding+0x28>)
 8014062:	4a09      	ldr	r2, [pc, #36]	; (8014088 <USB_set_line_coding+0x2c>)
 8014064:	601a      	str	r2, [r3, #0]
	FrameFormat.b.bCharFormat = 0;
 8014066:	4b07      	ldr	r3, [pc, #28]	; (8014084 <USB_set_line_coding+0x28>)
 8014068:	2200      	movs	r2, #0
 801406a:	711a      	strb	r2, [r3, #4]
	FrameFormat.b.bDataBits = 8;
 801406c:	4b05      	ldr	r3, [pc, #20]	; (8014084 <USB_set_line_coding+0x28>)
 801406e:	2208      	movs	r2, #8
 8014070:	719a      	strb	r2, [r3, #6]
	FrameFormat.b.bParityType = 0;
 8014072:	4b04      	ldr	r3, [pc, #16]	; (8014084 <USB_set_line_coding+0x28>)
 8014074:	2200      	movs	r2, #0
 8014076:	715a      	strb	r2, [r3, #5]

	USBH_CDC_SetLineCoding(&hUsbHostFS, &FrameFormat);
 8014078:	4902      	ldr	r1, [pc, #8]	; (8014084 <USB_set_line_coding+0x28>)
 801407a:	4804      	ldr	r0, [pc, #16]	; (801408c <USB_set_line_coding+0x30>)
 801407c:	f7f6 fdce 	bl	800ac1c <USBH_CDC_SetLineCoding>
}
 8014080:	bf00      	nop
 8014082:	bd80      	pop	{r7, pc}
 8014084:	2000821c 	.word	0x2000821c
 8014088:	001312d0 	.word	0x001312d0
 801408c:	2000e1dc 	.word	0x2000e1dc

08014090 <USBH_CDC_TransmitCallback>:
 * -- Insert your external function declaration here --
 */
/* USER CODE BEGIN 1 */

void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8014090:	b580      	push	{r7, lr}
 8014092:	b082      	sub	sp, #8
 8014094:	af00      	add	r7, sp, #0
 8014096:	6078      	str	r0, [r7, #4]
  USB_receive_msg();
 8014098:	f7ff ffc4 	bl	8014024 <USB_receive_msg>
}
 801409c:	bf00      	nop
 801409e:	3708      	adds	r7, #8
 80140a0:	46bd      	mov	sp, r7
 80140a2:	bd80      	pop	{r7, pc}

080140a4 <USBH_CDC_ReceiveCallback>:


void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80140a4:	b480      	push	{r7}
 80140a6:	b083      	sub	sp, #12
 80140a8:	af00      	add	r7, sp, #0
 80140aa:	6078      	str	r0, [r7, #4]
}
 80140ac:	bf00      	nop
 80140ae:	370c      	adds	r7, #12
 80140b0:	46bd      	mov	sp, r7
 80140b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140b6:	4770      	bx	lr

080140b8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80140b8:	b580      	push	{r7, lr}
 80140ba:	af00      	add	r7, sp, #0


  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 80140bc:	2201      	movs	r2, #1
 80140be:	490e      	ldr	r1, [pc, #56]	; (80140f8 <MX_USB_HOST_Init+0x40>)
 80140c0:	480e      	ldr	r0, [pc, #56]	; (80140fc <MX_USB_HOST_Init+0x44>)
 80140c2:	f7f6 ff95 	bl	800aff0 <USBH_Init>
 80140c6:	4603      	mov	r3, r0
 80140c8:	2b00      	cmp	r3, #0
 80140ca:	d001      	beq.n	80140d0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 80140cc:	f7ee f95c 	bl	8002388 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 80140d0:	490b      	ldr	r1, [pc, #44]	; (8014100 <MX_USB_HOST_Init+0x48>)
 80140d2:	480a      	ldr	r0, [pc, #40]	; (80140fc <MX_USB_HOST_Init+0x44>)
 80140d4:	f7f7 f842 	bl	800b15c <USBH_RegisterClass>
 80140d8:	4603      	mov	r3, r0
 80140da:	2b00      	cmp	r3, #0
 80140dc:	d001      	beq.n	80140e2 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 80140de:	f7ee f953 	bl	8002388 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 80140e2:	4806      	ldr	r0, [pc, #24]	; (80140fc <MX_USB_HOST_Init+0x44>)
 80140e4:	f7f7 f8c6 	bl	800b274 <USBH_Start>
 80140e8:	4603      	mov	r3, r0
 80140ea:	2b00      	cmp	r3, #0
 80140ec:	d001      	beq.n	80140f2 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 80140ee:	f7ee f94b 	bl	8002388 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 80140f2:	bf00      	nop
 80140f4:	bd80      	pop	{r7, pc}
 80140f6:	bf00      	nop
 80140f8:	08014105 	.word	0x08014105
 80140fc:	2000e1dc 	.word	0x2000e1dc
 8014100:	20000290 	.word	0x20000290

08014104 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8014104:	b580      	push	{r7, lr}
 8014106:	b082      	sub	sp, #8
 8014108:	af00      	add	r7, sp, #0
 801410a:	6078      	str	r0, [r7, #4]
 801410c:	460b      	mov	r3, r1
 801410e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8014110:	78fb      	ldrb	r3, [r7, #3]
 8014112:	3b01      	subs	r3, #1
 8014114:	2b04      	cmp	r3, #4
 8014116:	d82e      	bhi.n	8014176 <USBH_UserProcess+0x72>
 8014118:	a201      	add	r2, pc, #4	; (adr r2, 8014120 <USBH_UserProcess+0x1c>)
 801411a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801411e:	bf00      	nop
 8014120:	08014177 	.word	0x08014177
 8014124:	0801414b 	.word	0x0801414b
 8014128:	08014177 	.word	0x08014177
 801412c:	08014161 	.word	0x08014161
 8014130:	08014135 	.word	0x08014135
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8014134:	4b12      	ldr	r3, [pc, #72]	; (8014180 <USBH_UserProcess+0x7c>)
 8014136:	2203      	movs	r2, #3
 8014138:	701a      	strb	r2, [r3, #0]
  osMessagePut(AppliEventHandle, APPLICATION_DISCONNECT, 0);
 801413a:	4b12      	ldr	r3, [pc, #72]	; (8014184 <USBH_UserProcess+0x80>)
 801413c:	681b      	ldr	r3, [r3, #0]
 801413e:	2200      	movs	r2, #0
 8014140:	2103      	movs	r1, #3
 8014142:	4618      	mov	r0, r3
 8014144:	f7fd fd6e 	bl	8011c24 <osMessagePut>
  break;
 8014148:	e016      	b.n	8014178 <USBH_UserProcess+0x74>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 801414a:	4b0d      	ldr	r3, [pc, #52]	; (8014180 <USBH_UserProcess+0x7c>)
 801414c:	2202      	movs	r2, #2
 801414e:	701a      	strb	r2, [r3, #0]
  osMessagePut(AppliEventHandle, APPLICATION_READY, 0);
 8014150:	4b0c      	ldr	r3, [pc, #48]	; (8014184 <USBH_UserProcess+0x80>)
 8014152:	681b      	ldr	r3, [r3, #0]
 8014154:	2200      	movs	r2, #0
 8014156:	2102      	movs	r1, #2
 8014158:	4618      	mov	r0, r3
 801415a:	f7fd fd63 	bl	8011c24 <osMessagePut>
  break;
 801415e:	e00b      	b.n	8014178 <USBH_UserProcess+0x74>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8014160:	4b07      	ldr	r3, [pc, #28]	; (8014180 <USBH_UserProcess+0x7c>)
 8014162:	2201      	movs	r2, #1
 8014164:	701a      	strb	r2, [r3, #0]
  osMessagePut(AppliEventHandle, APPLICATION_START, 0);
 8014166:	4b07      	ldr	r3, [pc, #28]	; (8014184 <USBH_UserProcess+0x80>)
 8014168:	681b      	ldr	r3, [r3, #0]
 801416a:	2200      	movs	r2, #0
 801416c:	2101      	movs	r1, #1
 801416e:	4618      	mov	r0, r3
 8014170:	f7fd fd58 	bl	8011c24 <osMessagePut>
  break;
 8014174:	e000      	b.n	8014178 <USBH_UserProcess+0x74>

  default:
  break;
 8014176:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8014178:	bf00      	nop
 801417a:	3708      	adds	r7, #8
 801417c:	46bd      	mov	sp, r7
 801417e:	bd80      	pop	{r7, pc}
 8014180:	2000e5c0 	.word	0x2000e5c0
 8014184:	200009a8 	.word	0x200009a8

08014188 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8014188:	b580      	push	{r7, lr}
 801418a:	b08a      	sub	sp, #40	; 0x28
 801418c:	af00      	add	r7, sp, #0
 801418e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8014190:	f107 0314 	add.w	r3, r7, #20
 8014194:	2200      	movs	r2, #0
 8014196:	601a      	str	r2, [r3, #0]
 8014198:	605a      	str	r2, [r3, #4]
 801419a:	609a      	str	r2, [r3, #8]
 801419c:	60da      	str	r2, [r3, #12]
 801419e:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80141a0:	687b      	ldr	r3, [r7, #4]
 80141a2:	681b      	ldr	r3, [r3, #0]
 80141a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80141a8:	d13a      	bne.n	8014220 <HAL_HCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80141aa:	2300      	movs	r3, #0
 80141ac:	613b      	str	r3, [r7, #16]
 80141ae:	4b1e      	ldr	r3, [pc, #120]	; (8014228 <HAL_HCD_MspInit+0xa0>)
 80141b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80141b2:	4a1d      	ldr	r2, [pc, #116]	; (8014228 <HAL_HCD_MspInit+0xa0>)
 80141b4:	f043 0301 	orr.w	r3, r3, #1
 80141b8:	6313      	str	r3, [r2, #48]	; 0x30
 80141ba:	4b1b      	ldr	r3, [pc, #108]	; (8014228 <HAL_HCD_MspInit+0xa0>)
 80141bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80141be:	f003 0301 	and.w	r3, r3, #1
 80141c2:	613b      	str	r3, [r7, #16]
 80141c4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80141c6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80141ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80141cc:	2302      	movs	r3, #2
 80141ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80141d0:	2300      	movs	r3, #0
 80141d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80141d4:	2303      	movs	r3, #3
 80141d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80141d8:	230a      	movs	r3, #10
 80141da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80141dc:	f107 0314 	add.w	r3, r7, #20
 80141e0:	4619      	mov	r1, r3
 80141e2:	4812      	ldr	r0, [pc, #72]	; (801422c <HAL_HCD_MspInit+0xa4>)
 80141e4:	f7f0 f80e 	bl	8004204 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80141e8:	4b0f      	ldr	r3, [pc, #60]	; (8014228 <HAL_HCD_MspInit+0xa0>)
 80141ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80141ec:	4a0e      	ldr	r2, [pc, #56]	; (8014228 <HAL_HCD_MspInit+0xa0>)
 80141ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80141f2:	6353      	str	r3, [r2, #52]	; 0x34
 80141f4:	2300      	movs	r3, #0
 80141f6:	60fb      	str	r3, [r7, #12]
 80141f8:	4b0b      	ldr	r3, [pc, #44]	; (8014228 <HAL_HCD_MspInit+0xa0>)
 80141fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80141fc:	4a0a      	ldr	r2, [pc, #40]	; (8014228 <HAL_HCD_MspInit+0xa0>)
 80141fe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8014202:	6453      	str	r3, [r2, #68]	; 0x44
 8014204:	4b08      	ldr	r3, [pc, #32]	; (8014228 <HAL_HCD_MspInit+0xa0>)
 8014206:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014208:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801420c:	60fb      	str	r3, [r7, #12]
 801420e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8014210:	2200      	movs	r2, #0
 8014212:	2105      	movs	r1, #5
 8014214:	2043      	movs	r0, #67	; 0x43
 8014216:	f7ef f977 	bl	8003508 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801421a:	2043      	movs	r0, #67	; 0x43
 801421c:	f7ef f990 	bl	8003540 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8014220:	bf00      	nop
 8014222:	3728      	adds	r7, #40	; 0x28
 8014224:	46bd      	mov	sp, r7
 8014226:	bd80      	pop	{r7, pc}
 8014228:	40023800 	.word	0x40023800
 801422c:	40020000 	.word	0x40020000

08014230 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8014230:	b580      	push	{r7, lr}
 8014232:	b082      	sub	sp, #8
 8014234:	af00      	add	r7, sp, #0
 8014236:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8014238:	687b      	ldr	r3, [r7, #4]
 801423a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 801423e:	4618      	mov	r0, r3
 8014240:	f7f7 fccf 	bl	800bbe2 <USBH_LL_IncTimer>
}
 8014244:	bf00      	nop
 8014246:	3708      	adds	r7, #8
 8014248:	46bd      	mov	sp, r7
 801424a:	bd80      	pop	{r7, pc}

0801424c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 801424c:	b580      	push	{r7, lr}
 801424e:	b082      	sub	sp, #8
 8014250:	af00      	add	r7, sp, #0
 8014252:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8014254:	687b      	ldr	r3, [r7, #4]
 8014256:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 801425a:	4618      	mov	r0, r3
 801425c:	f7f7 fd13 	bl	800bc86 <USBH_LL_Connect>
}
 8014260:	bf00      	nop
 8014262:	3708      	adds	r7, #8
 8014264:	46bd      	mov	sp, r7
 8014266:	bd80      	pop	{r7, pc}

08014268 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8014268:	b580      	push	{r7, lr}
 801426a:	b082      	sub	sp, #8
 801426c:	af00      	add	r7, sp, #0
 801426e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8014270:	687b      	ldr	r3, [r7, #4]
 8014272:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8014276:	4618      	mov	r0, r3
 8014278:	f7f7 fd28 	bl	800bccc <USBH_LL_Disconnect>
}
 801427c:	bf00      	nop
 801427e:	3708      	adds	r7, #8
 8014280:	46bd      	mov	sp, r7
 8014282:	bd80      	pop	{r7, pc}

08014284 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8014284:	b580      	push	{r7, lr}
 8014286:	b082      	sub	sp, #8
 8014288:	af00      	add	r7, sp, #0
 801428a:	6078      	str	r0, [r7, #4]
 801428c:	460b      	mov	r3, r1
 801428e:	70fb      	strb	r3, [r7, #3]
 8014290:	4613      	mov	r3, r2
 8014292:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 8014294:	687b      	ldr	r3, [r7, #4]
 8014296:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 801429a:	4618      	mov	r0, r3
 801429c:	f7f7 fd5d 	bl	800bd5a <USBH_LL_NotifyURBChange>
#endif
}
 80142a0:	bf00      	nop
 80142a2:	3708      	adds	r7, #8
 80142a4:	46bd      	mov	sp, r7
 80142a6:	bd80      	pop	{r7, pc}

080142a8 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80142a8:	b580      	push	{r7, lr}
 80142aa:	b082      	sub	sp, #8
 80142ac:	af00      	add	r7, sp, #0
 80142ae:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80142b0:	687b      	ldr	r3, [r7, #4]
 80142b2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80142b6:	4618      	mov	r0, r3
 80142b8:	f7f7 fcbd 	bl	800bc36 <USBH_LL_PortEnabled>
}
 80142bc:	bf00      	nop
 80142be:	3708      	adds	r7, #8
 80142c0:	46bd      	mov	sp, r7
 80142c2:	bd80      	pop	{r7, pc}

080142c4 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80142c4:	b580      	push	{r7, lr}
 80142c6:	b082      	sub	sp, #8
 80142c8:	af00      	add	r7, sp, #0
 80142ca:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80142cc:	687b      	ldr	r3, [r7, #4]
 80142ce:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80142d2:	4618      	mov	r0, r3
 80142d4:	f7f7 fcc9 	bl	800bc6a <USBH_LL_PortDisabled>
}
 80142d8:	bf00      	nop
 80142da:	3708      	adds	r7, #8
 80142dc:	46bd      	mov	sp, r7
 80142de:	bd80      	pop	{r7, pc}

080142e0 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80142e0:	b580      	push	{r7, lr}
 80142e2:	b082      	sub	sp, #8
 80142e4:	af00      	add	r7, sp, #0
 80142e6:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80142e8:	687b      	ldr	r3, [r7, #4]
 80142ea:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 80142ee:	2b01      	cmp	r3, #1
 80142f0:	d12a      	bne.n	8014348 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 80142f2:	4a18      	ldr	r2, [pc, #96]	; (8014354 <USBH_LL_Init+0x74>)
 80142f4:	687b      	ldr	r3, [r7, #4]
 80142f6:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 80142fa:	687b      	ldr	r3, [r7, #4]
 80142fc:	4a15      	ldr	r2, [pc, #84]	; (8014354 <USBH_LL_Init+0x74>)
 80142fe:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8014302:	4b14      	ldr	r3, [pc, #80]	; (8014354 <USBH_LL_Init+0x74>)
 8014304:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8014308:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 801430a:	4b12      	ldr	r3, [pc, #72]	; (8014354 <USBH_LL_Init+0x74>)
 801430c:	2208      	movs	r2, #8
 801430e:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8014310:	4b10      	ldr	r3, [pc, #64]	; (8014354 <USBH_LL_Init+0x74>)
 8014312:	2201      	movs	r2, #1
 8014314:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8014316:	4b0f      	ldr	r3, [pc, #60]	; (8014354 <USBH_LL_Init+0x74>)
 8014318:	2200      	movs	r2, #0
 801431a:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 801431c:	4b0d      	ldr	r3, [pc, #52]	; (8014354 <USBH_LL_Init+0x74>)
 801431e:	2202      	movs	r2, #2
 8014320:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8014322:	4b0c      	ldr	r3, [pc, #48]	; (8014354 <USBH_LL_Init+0x74>)
 8014324:	2200      	movs	r2, #0
 8014326:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8014328:	480a      	ldr	r0, [pc, #40]	; (8014354 <USBH_LL_Init+0x74>)
 801432a:	f7f0 f920 	bl	800456e <HAL_HCD_Init>
 801432e:	4603      	mov	r3, r0
 8014330:	2b00      	cmp	r3, #0
 8014332:	d001      	beq.n	8014338 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8014334:	f7ee f828 	bl	8002388 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8014338:	4806      	ldr	r0, [pc, #24]	; (8014354 <USBH_LL_Init+0x74>)
 801433a:	f7f0 fd04 	bl	8004d46 <HAL_HCD_GetCurrentFrame>
 801433e:	4603      	mov	r3, r0
 8014340:	4619      	mov	r1, r3
 8014342:	6878      	ldr	r0, [r7, #4]
 8014344:	f7f7 fc3e 	bl	800bbc4 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8014348:	2300      	movs	r3, #0
}
 801434a:	4618      	mov	r0, r3
 801434c:	3708      	adds	r7, #8
 801434e:	46bd      	mov	sp, r7
 8014350:	bd80      	pop	{r7, pc}
 8014352:	bf00      	nop
 8014354:	2000e5c4 	.word	0x2000e5c4

08014358 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8014358:	b580      	push	{r7, lr}
 801435a:	b084      	sub	sp, #16
 801435c:	af00      	add	r7, sp, #0
 801435e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014360:	2300      	movs	r3, #0
 8014362:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8014364:	2300      	movs	r3, #0
 8014366:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8014368:	687b      	ldr	r3, [r7, #4]
 801436a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 801436e:	4618      	mov	r0, r3
 8014370:	f7f0 fc73 	bl	8004c5a <HAL_HCD_Start>
 8014374:	4603      	mov	r3, r0
 8014376:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8014378:	7bfb      	ldrb	r3, [r7, #15]
 801437a:	4618      	mov	r0, r3
 801437c:	f000 f95c 	bl	8014638 <USBH_Get_USB_Status>
 8014380:	4603      	mov	r3, r0
 8014382:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014384:	7bbb      	ldrb	r3, [r7, #14]
}
 8014386:	4618      	mov	r0, r3
 8014388:	3710      	adds	r7, #16
 801438a:	46bd      	mov	sp, r7
 801438c:	bd80      	pop	{r7, pc}

0801438e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 801438e:	b580      	push	{r7, lr}
 8014390:	b084      	sub	sp, #16
 8014392:	af00      	add	r7, sp, #0
 8014394:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014396:	2300      	movs	r3, #0
 8014398:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801439a:	2300      	movs	r3, #0
 801439c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 801439e:	687b      	ldr	r3, [r7, #4]
 80143a0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80143a4:	4618      	mov	r0, r3
 80143a6:	f7f0 fc7b 	bl	8004ca0 <HAL_HCD_Stop>
 80143aa:	4603      	mov	r3, r0
 80143ac:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80143ae:	7bfb      	ldrb	r3, [r7, #15]
 80143b0:	4618      	mov	r0, r3
 80143b2:	f000 f941 	bl	8014638 <USBH_Get_USB_Status>
 80143b6:	4603      	mov	r3, r0
 80143b8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80143ba:	7bbb      	ldrb	r3, [r7, #14]
}
 80143bc:	4618      	mov	r0, r3
 80143be:	3710      	adds	r7, #16
 80143c0:	46bd      	mov	sp, r7
 80143c2:	bd80      	pop	{r7, pc}

080143c4 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80143c4:	b580      	push	{r7, lr}
 80143c6:	b084      	sub	sp, #16
 80143c8:	af00      	add	r7, sp, #0
 80143ca:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80143cc:	2301      	movs	r3, #1
 80143ce:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80143d0:	687b      	ldr	r3, [r7, #4]
 80143d2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80143d6:	4618      	mov	r0, r3
 80143d8:	f7f0 fcc3 	bl	8004d62 <HAL_HCD_GetCurrentSpeed>
 80143dc:	4603      	mov	r3, r0
 80143de:	2b02      	cmp	r3, #2
 80143e0:	d00c      	beq.n	80143fc <USBH_LL_GetSpeed+0x38>
 80143e2:	2b02      	cmp	r3, #2
 80143e4:	d80d      	bhi.n	8014402 <USBH_LL_GetSpeed+0x3e>
 80143e6:	2b00      	cmp	r3, #0
 80143e8:	d002      	beq.n	80143f0 <USBH_LL_GetSpeed+0x2c>
 80143ea:	2b01      	cmp	r3, #1
 80143ec:	d003      	beq.n	80143f6 <USBH_LL_GetSpeed+0x32>
 80143ee:	e008      	b.n	8014402 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80143f0:	2300      	movs	r3, #0
 80143f2:	73fb      	strb	r3, [r7, #15]
    break;
 80143f4:	e008      	b.n	8014408 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 80143f6:	2301      	movs	r3, #1
 80143f8:	73fb      	strb	r3, [r7, #15]
    break;
 80143fa:	e005      	b.n	8014408 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 80143fc:	2302      	movs	r3, #2
 80143fe:	73fb      	strb	r3, [r7, #15]
    break;
 8014400:	e002      	b.n	8014408 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8014402:	2301      	movs	r3, #1
 8014404:	73fb      	strb	r3, [r7, #15]
    break;
 8014406:	bf00      	nop
  }
  return  speed;
 8014408:	7bfb      	ldrb	r3, [r7, #15]
}
 801440a:	4618      	mov	r0, r3
 801440c:	3710      	adds	r7, #16
 801440e:	46bd      	mov	sp, r7
 8014410:	bd80      	pop	{r7, pc}

08014412 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8014412:	b580      	push	{r7, lr}
 8014414:	b084      	sub	sp, #16
 8014416:	af00      	add	r7, sp, #0
 8014418:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801441a:	2300      	movs	r3, #0
 801441c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801441e:	2300      	movs	r3, #0
 8014420:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8014422:	687b      	ldr	r3, [r7, #4]
 8014424:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8014428:	4618      	mov	r0, r3
 801442a:	f7f0 fc56 	bl	8004cda <HAL_HCD_ResetPort>
 801442e:	4603      	mov	r3, r0
 8014430:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8014432:	7bfb      	ldrb	r3, [r7, #15]
 8014434:	4618      	mov	r0, r3
 8014436:	f000 f8ff 	bl	8014638 <USBH_Get_USB_Status>
 801443a:	4603      	mov	r3, r0
 801443c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801443e:	7bbb      	ldrb	r3, [r7, #14]
}
 8014440:	4618      	mov	r0, r3
 8014442:	3710      	adds	r7, #16
 8014444:	46bd      	mov	sp, r7
 8014446:	bd80      	pop	{r7, pc}

08014448 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8014448:	b580      	push	{r7, lr}
 801444a:	b082      	sub	sp, #8
 801444c:	af00      	add	r7, sp, #0
 801444e:	6078      	str	r0, [r7, #4]
 8014450:	460b      	mov	r3, r1
 8014452:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8014454:	687b      	ldr	r3, [r7, #4]
 8014456:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 801445a:	78fa      	ldrb	r2, [r7, #3]
 801445c:	4611      	mov	r1, r2
 801445e:	4618      	mov	r0, r3
 8014460:	f7f0 fc5d 	bl	8004d1e <HAL_HCD_HC_GetXferCount>
 8014464:	4603      	mov	r3, r0
}
 8014466:	4618      	mov	r0, r3
 8014468:	3708      	adds	r7, #8
 801446a:	46bd      	mov	sp, r7
 801446c:	bd80      	pop	{r7, pc}

0801446e <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 801446e:	b590      	push	{r4, r7, lr}
 8014470:	b089      	sub	sp, #36	; 0x24
 8014472:	af04      	add	r7, sp, #16
 8014474:	6078      	str	r0, [r7, #4]
 8014476:	4608      	mov	r0, r1
 8014478:	4611      	mov	r1, r2
 801447a:	461a      	mov	r2, r3
 801447c:	4603      	mov	r3, r0
 801447e:	70fb      	strb	r3, [r7, #3]
 8014480:	460b      	mov	r3, r1
 8014482:	70bb      	strb	r3, [r7, #2]
 8014484:	4613      	mov	r3, r2
 8014486:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014488:	2300      	movs	r3, #0
 801448a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801448c:	2300      	movs	r3, #0
 801448e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8014490:	687b      	ldr	r3, [r7, #4]
 8014492:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8014496:	787c      	ldrb	r4, [r7, #1]
 8014498:	78ba      	ldrb	r2, [r7, #2]
 801449a:	78f9      	ldrb	r1, [r7, #3]
 801449c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801449e:	9302      	str	r3, [sp, #8]
 80144a0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80144a4:	9301      	str	r3, [sp, #4]
 80144a6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80144aa:	9300      	str	r3, [sp, #0]
 80144ac:	4623      	mov	r3, r4
 80144ae:	f7f0 f8c0 	bl	8004632 <HAL_HCD_HC_Init>
 80144b2:	4603      	mov	r3, r0
 80144b4:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80144b6:	7bfb      	ldrb	r3, [r7, #15]
 80144b8:	4618      	mov	r0, r3
 80144ba:	f000 f8bd 	bl	8014638 <USBH_Get_USB_Status>
 80144be:	4603      	mov	r3, r0
 80144c0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80144c2:	7bbb      	ldrb	r3, [r7, #14]
}
 80144c4:	4618      	mov	r0, r3
 80144c6:	3714      	adds	r7, #20
 80144c8:	46bd      	mov	sp, r7
 80144ca:	bd90      	pop	{r4, r7, pc}

080144cc <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80144cc:	b580      	push	{r7, lr}
 80144ce:	b084      	sub	sp, #16
 80144d0:	af00      	add	r7, sp, #0
 80144d2:	6078      	str	r0, [r7, #4]
 80144d4:	460b      	mov	r3, r1
 80144d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80144d8:	2300      	movs	r3, #0
 80144da:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80144dc:	2300      	movs	r3, #0
 80144de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 80144e0:	687b      	ldr	r3, [r7, #4]
 80144e2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80144e6:	78fa      	ldrb	r2, [r7, #3]
 80144e8:	4611      	mov	r1, r2
 80144ea:	4618      	mov	r0, r3
 80144ec:	f7f0 f930 	bl	8004750 <HAL_HCD_HC_Halt>
 80144f0:	4603      	mov	r3, r0
 80144f2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80144f4:	7bfb      	ldrb	r3, [r7, #15]
 80144f6:	4618      	mov	r0, r3
 80144f8:	f000 f89e 	bl	8014638 <USBH_Get_USB_Status>
 80144fc:	4603      	mov	r3, r0
 80144fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014500:	7bbb      	ldrb	r3, [r7, #14]
}
 8014502:	4618      	mov	r0, r3
 8014504:	3710      	adds	r7, #16
 8014506:	46bd      	mov	sp, r7
 8014508:	bd80      	pop	{r7, pc}

0801450a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 801450a:	b590      	push	{r4, r7, lr}
 801450c:	b089      	sub	sp, #36	; 0x24
 801450e:	af04      	add	r7, sp, #16
 8014510:	6078      	str	r0, [r7, #4]
 8014512:	4608      	mov	r0, r1
 8014514:	4611      	mov	r1, r2
 8014516:	461a      	mov	r2, r3
 8014518:	4603      	mov	r3, r0
 801451a:	70fb      	strb	r3, [r7, #3]
 801451c:	460b      	mov	r3, r1
 801451e:	70bb      	strb	r3, [r7, #2]
 8014520:	4613      	mov	r3, r2
 8014522:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014524:	2300      	movs	r3, #0
 8014526:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8014528:	2300      	movs	r3, #0
 801452a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 801452c:	687b      	ldr	r3, [r7, #4]
 801452e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8014532:	787c      	ldrb	r4, [r7, #1]
 8014534:	78ba      	ldrb	r2, [r7, #2]
 8014536:	78f9      	ldrb	r1, [r7, #3]
 8014538:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801453c:	9303      	str	r3, [sp, #12]
 801453e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8014540:	9302      	str	r3, [sp, #8]
 8014542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014544:	9301      	str	r3, [sp, #4]
 8014546:	f897 3020 	ldrb.w	r3, [r7, #32]
 801454a:	9300      	str	r3, [sp, #0]
 801454c:	4623      	mov	r3, r4
 801454e:	f7f0 f923 	bl	8004798 <HAL_HCD_HC_SubmitRequest>
 8014552:	4603      	mov	r3, r0
 8014554:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8014556:	7bfb      	ldrb	r3, [r7, #15]
 8014558:	4618      	mov	r0, r3
 801455a:	f000 f86d 	bl	8014638 <USBH_Get_USB_Status>
 801455e:	4603      	mov	r3, r0
 8014560:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014562:	7bbb      	ldrb	r3, [r7, #14]
}
 8014564:	4618      	mov	r0, r3
 8014566:	3714      	adds	r7, #20
 8014568:	46bd      	mov	sp, r7
 801456a:	bd90      	pop	{r4, r7, pc}

0801456c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 801456c:	b580      	push	{r7, lr}
 801456e:	b082      	sub	sp, #8
 8014570:	af00      	add	r7, sp, #0
 8014572:	6078      	str	r0, [r7, #4]
 8014574:	460b      	mov	r3, r1
 8014576:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8014578:	687b      	ldr	r3, [r7, #4]
 801457a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 801457e:	78fa      	ldrb	r2, [r7, #3]
 8014580:	4611      	mov	r1, r2
 8014582:	4618      	mov	r0, r3
 8014584:	f7f0 fbb7 	bl	8004cf6 <HAL_HCD_HC_GetURBState>
 8014588:	4603      	mov	r3, r0
}
 801458a:	4618      	mov	r0, r3
 801458c:	3708      	adds	r7, #8
 801458e:	46bd      	mov	sp, r7
 8014590:	bd80      	pop	{r7, pc}

08014592 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8014592:	b580      	push	{r7, lr}
 8014594:	b082      	sub	sp, #8
 8014596:	af00      	add	r7, sp, #0
 8014598:	6078      	str	r0, [r7, #4]
 801459a:	460b      	mov	r3, r1
 801459c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 801459e:	687b      	ldr	r3, [r7, #4]
 80145a0:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 80145a4:	2b01      	cmp	r3, #1
 80145a6:	d103      	bne.n	80145b0 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80145a8:	78fb      	ldrb	r3, [r7, #3]
 80145aa:	4618      	mov	r0, r3
 80145ac:	f000 f870 	bl	8014690 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80145b0:	20c8      	movs	r0, #200	; 0xc8
 80145b2:	f7ee fecd 	bl	8003350 <HAL_Delay>
  return USBH_OK;
 80145b6:	2300      	movs	r3, #0
}
 80145b8:	4618      	mov	r0, r3
 80145ba:	3708      	adds	r7, #8
 80145bc:	46bd      	mov	sp, r7
 80145be:	bd80      	pop	{r7, pc}

080145c0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80145c0:	b480      	push	{r7}
 80145c2:	b085      	sub	sp, #20
 80145c4:	af00      	add	r7, sp, #0
 80145c6:	6078      	str	r0, [r7, #4]
 80145c8:	460b      	mov	r3, r1
 80145ca:	70fb      	strb	r3, [r7, #3]
 80145cc:	4613      	mov	r3, r2
 80145ce:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80145d0:	687b      	ldr	r3, [r7, #4]
 80145d2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80145d6:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80145d8:	78fb      	ldrb	r3, [r7, #3]
 80145da:	68fa      	ldr	r2, [r7, #12]
 80145dc:	212c      	movs	r1, #44	; 0x2c
 80145de:	fb01 f303 	mul.w	r3, r1, r3
 80145e2:	4413      	add	r3, r2
 80145e4:	333b      	adds	r3, #59	; 0x3b
 80145e6:	781b      	ldrb	r3, [r3, #0]
 80145e8:	2b00      	cmp	r3, #0
 80145ea:	d009      	beq.n	8014600 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80145ec:	78fb      	ldrb	r3, [r7, #3]
 80145ee:	68fa      	ldr	r2, [r7, #12]
 80145f0:	212c      	movs	r1, #44	; 0x2c
 80145f2:	fb01 f303 	mul.w	r3, r1, r3
 80145f6:	4413      	add	r3, r2
 80145f8:	3354      	adds	r3, #84	; 0x54
 80145fa:	78ba      	ldrb	r2, [r7, #2]
 80145fc:	701a      	strb	r2, [r3, #0]
 80145fe:	e008      	b.n	8014612 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8014600:	78fb      	ldrb	r3, [r7, #3]
 8014602:	68fa      	ldr	r2, [r7, #12]
 8014604:	212c      	movs	r1, #44	; 0x2c
 8014606:	fb01 f303 	mul.w	r3, r1, r3
 801460a:	4413      	add	r3, r2
 801460c:	3355      	adds	r3, #85	; 0x55
 801460e:	78ba      	ldrb	r2, [r7, #2]
 8014610:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8014612:	2300      	movs	r3, #0
}
 8014614:	4618      	mov	r0, r3
 8014616:	3714      	adds	r7, #20
 8014618:	46bd      	mov	sp, r7
 801461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801461e:	4770      	bx	lr

08014620 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8014620:	b580      	push	{r7, lr}
 8014622:	b082      	sub	sp, #8
 8014624:	af00      	add	r7, sp, #0
 8014626:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8014628:	6878      	ldr	r0, [r7, #4]
 801462a:	f7ee fe91 	bl	8003350 <HAL_Delay>
}
 801462e:	bf00      	nop
 8014630:	3708      	adds	r7, #8
 8014632:	46bd      	mov	sp, r7
 8014634:	bd80      	pop	{r7, pc}
	...

08014638 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8014638:	b480      	push	{r7}
 801463a:	b085      	sub	sp, #20
 801463c:	af00      	add	r7, sp, #0
 801463e:	4603      	mov	r3, r0
 8014640:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8014642:	2300      	movs	r3, #0
 8014644:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8014646:	79fb      	ldrb	r3, [r7, #7]
 8014648:	2b03      	cmp	r3, #3
 801464a:	d817      	bhi.n	801467c <USBH_Get_USB_Status+0x44>
 801464c:	a201      	add	r2, pc, #4	; (adr r2, 8014654 <USBH_Get_USB_Status+0x1c>)
 801464e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014652:	bf00      	nop
 8014654:	08014665 	.word	0x08014665
 8014658:	0801466b 	.word	0x0801466b
 801465c:	08014671 	.word	0x08014671
 8014660:	08014677 	.word	0x08014677
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8014664:	2300      	movs	r3, #0
 8014666:	73fb      	strb	r3, [r7, #15]
    break;
 8014668:	e00b      	b.n	8014682 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 801466a:	2302      	movs	r3, #2
 801466c:	73fb      	strb	r3, [r7, #15]
    break;
 801466e:	e008      	b.n	8014682 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8014670:	2301      	movs	r3, #1
 8014672:	73fb      	strb	r3, [r7, #15]
    break;
 8014674:	e005      	b.n	8014682 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8014676:	2302      	movs	r3, #2
 8014678:	73fb      	strb	r3, [r7, #15]
    break;
 801467a:	e002      	b.n	8014682 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 801467c:	2302      	movs	r3, #2
 801467e:	73fb      	strb	r3, [r7, #15]
    break;
 8014680:	bf00      	nop
  }
  return usb_status;
 8014682:	7bfb      	ldrb	r3, [r7, #15]
}
 8014684:	4618      	mov	r0, r3
 8014686:	3714      	adds	r7, #20
 8014688:	46bd      	mov	sp, r7
 801468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801468e:	4770      	bx	lr

08014690 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8014690:	b580      	push	{r7, lr}
 8014692:	b084      	sub	sp, #16
 8014694:	af00      	add	r7, sp, #0
 8014696:	4603      	mov	r3, r0
 8014698:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 801469a:	79fb      	ldrb	r3, [r7, #7]
 801469c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 801469e:	79fb      	ldrb	r3, [r7, #7]
 80146a0:	2b00      	cmp	r3, #0
 80146a2:	d102      	bne.n	80146aa <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 80146a4:	2301      	movs	r3, #1
 80146a6:	73fb      	strb	r3, [r7, #15]
 80146a8:	e001      	b.n	80146ae <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 80146aa:	2300      	movs	r3, #0
 80146ac:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_0,(GPIO_PinState)data);
 80146ae:	7bfb      	ldrb	r3, [r7, #15]
 80146b0:	461a      	mov	r2, r3
 80146b2:	2101      	movs	r1, #1
 80146b4:	4803      	ldr	r0, [pc, #12]	; (80146c4 <MX_DriverVbusFS+0x34>)
 80146b6:	f7ef ff41 	bl	800453c <HAL_GPIO_WritePin>
}
 80146ba:	bf00      	nop
 80146bc:	3710      	adds	r7, #16
 80146be:	46bd      	mov	sp, r7
 80146c0:	bd80      	pop	{r7, pc}
 80146c2:	bf00      	nop
 80146c4:	40020400 	.word	0x40020400

080146c8 <atol>:
 80146c8:	220a      	movs	r2, #10
 80146ca:	2100      	movs	r1, #0
 80146cc:	f000 be5e 	b.w	801538c <strtol>

080146d0 <__errno>:
 80146d0:	4b01      	ldr	r3, [pc, #4]	; (80146d8 <__errno+0x8>)
 80146d2:	6818      	ldr	r0, [r3, #0]
 80146d4:	4770      	bx	lr
 80146d6:	bf00      	nop
 80146d8:	200002b4 	.word	0x200002b4

080146dc <std>:
 80146dc:	2300      	movs	r3, #0
 80146de:	b510      	push	{r4, lr}
 80146e0:	4604      	mov	r4, r0
 80146e2:	e9c0 3300 	strd	r3, r3, [r0]
 80146e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80146ea:	6083      	str	r3, [r0, #8]
 80146ec:	8181      	strh	r1, [r0, #12]
 80146ee:	6643      	str	r3, [r0, #100]	; 0x64
 80146f0:	81c2      	strh	r2, [r0, #14]
 80146f2:	6183      	str	r3, [r0, #24]
 80146f4:	4619      	mov	r1, r3
 80146f6:	2208      	movs	r2, #8
 80146f8:	305c      	adds	r0, #92	; 0x5c
 80146fa:	f000 f92d 	bl	8014958 <memset>
 80146fe:	4b05      	ldr	r3, [pc, #20]	; (8014714 <std+0x38>)
 8014700:	6263      	str	r3, [r4, #36]	; 0x24
 8014702:	4b05      	ldr	r3, [pc, #20]	; (8014718 <std+0x3c>)
 8014704:	62a3      	str	r3, [r4, #40]	; 0x28
 8014706:	4b05      	ldr	r3, [pc, #20]	; (801471c <std+0x40>)
 8014708:	62e3      	str	r3, [r4, #44]	; 0x2c
 801470a:	4b05      	ldr	r3, [pc, #20]	; (8014720 <std+0x44>)
 801470c:	6224      	str	r4, [r4, #32]
 801470e:	6323      	str	r3, [r4, #48]	; 0x30
 8014710:	bd10      	pop	{r4, pc}
 8014712:	bf00      	nop
 8014714:	08015141 	.word	0x08015141
 8014718:	08015167 	.word	0x08015167
 801471c:	0801519f 	.word	0x0801519f
 8014720:	080151c3 	.word	0x080151c3

08014724 <_cleanup_r>:
 8014724:	4901      	ldr	r1, [pc, #4]	; (801472c <_cleanup_r+0x8>)
 8014726:	f000 b8af 	b.w	8014888 <_fwalk_reent>
 801472a:	bf00      	nop
 801472c:	080159cd 	.word	0x080159cd

08014730 <__sfmoreglue>:
 8014730:	b570      	push	{r4, r5, r6, lr}
 8014732:	2268      	movs	r2, #104	; 0x68
 8014734:	1e4d      	subs	r5, r1, #1
 8014736:	4355      	muls	r5, r2
 8014738:	460e      	mov	r6, r1
 801473a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801473e:	f000 fbf1 	bl	8014f24 <_malloc_r>
 8014742:	4604      	mov	r4, r0
 8014744:	b140      	cbz	r0, 8014758 <__sfmoreglue+0x28>
 8014746:	2100      	movs	r1, #0
 8014748:	e9c0 1600 	strd	r1, r6, [r0]
 801474c:	300c      	adds	r0, #12
 801474e:	60a0      	str	r0, [r4, #8]
 8014750:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8014754:	f000 f900 	bl	8014958 <memset>
 8014758:	4620      	mov	r0, r4
 801475a:	bd70      	pop	{r4, r5, r6, pc}

0801475c <__sfp_lock_acquire>:
 801475c:	4801      	ldr	r0, [pc, #4]	; (8014764 <__sfp_lock_acquire+0x8>)
 801475e:	f000 b8d9 	b.w	8014914 <__retarget_lock_acquire_recursive>
 8014762:	bf00      	nop
 8014764:	2000e8ca 	.word	0x2000e8ca

08014768 <__sfp_lock_release>:
 8014768:	4801      	ldr	r0, [pc, #4]	; (8014770 <__sfp_lock_release+0x8>)
 801476a:	f000 b8d5 	b.w	8014918 <__retarget_lock_release_recursive>
 801476e:	bf00      	nop
 8014770:	2000e8ca 	.word	0x2000e8ca

08014774 <__sinit_lock_acquire>:
 8014774:	4801      	ldr	r0, [pc, #4]	; (801477c <__sinit_lock_acquire+0x8>)
 8014776:	f000 b8cd 	b.w	8014914 <__retarget_lock_acquire_recursive>
 801477a:	bf00      	nop
 801477c:	2000e8cb 	.word	0x2000e8cb

08014780 <__sinit_lock_release>:
 8014780:	4801      	ldr	r0, [pc, #4]	; (8014788 <__sinit_lock_release+0x8>)
 8014782:	f000 b8c9 	b.w	8014918 <__retarget_lock_release_recursive>
 8014786:	bf00      	nop
 8014788:	2000e8cb 	.word	0x2000e8cb

0801478c <__sinit>:
 801478c:	b510      	push	{r4, lr}
 801478e:	4604      	mov	r4, r0
 8014790:	f7ff fff0 	bl	8014774 <__sinit_lock_acquire>
 8014794:	69a3      	ldr	r3, [r4, #24]
 8014796:	b11b      	cbz	r3, 80147a0 <__sinit+0x14>
 8014798:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801479c:	f7ff bff0 	b.w	8014780 <__sinit_lock_release>
 80147a0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80147a4:	6523      	str	r3, [r4, #80]	; 0x50
 80147a6:	4b13      	ldr	r3, [pc, #76]	; (80147f4 <__sinit+0x68>)
 80147a8:	4a13      	ldr	r2, [pc, #76]	; (80147f8 <__sinit+0x6c>)
 80147aa:	681b      	ldr	r3, [r3, #0]
 80147ac:	62a2      	str	r2, [r4, #40]	; 0x28
 80147ae:	42a3      	cmp	r3, r4
 80147b0:	bf04      	itt	eq
 80147b2:	2301      	moveq	r3, #1
 80147b4:	61a3      	streq	r3, [r4, #24]
 80147b6:	4620      	mov	r0, r4
 80147b8:	f000 f820 	bl	80147fc <__sfp>
 80147bc:	6060      	str	r0, [r4, #4]
 80147be:	4620      	mov	r0, r4
 80147c0:	f000 f81c 	bl	80147fc <__sfp>
 80147c4:	60a0      	str	r0, [r4, #8]
 80147c6:	4620      	mov	r0, r4
 80147c8:	f000 f818 	bl	80147fc <__sfp>
 80147cc:	2200      	movs	r2, #0
 80147ce:	60e0      	str	r0, [r4, #12]
 80147d0:	2104      	movs	r1, #4
 80147d2:	6860      	ldr	r0, [r4, #4]
 80147d4:	f7ff ff82 	bl	80146dc <std>
 80147d8:	68a0      	ldr	r0, [r4, #8]
 80147da:	2201      	movs	r2, #1
 80147dc:	2109      	movs	r1, #9
 80147de:	f7ff ff7d 	bl	80146dc <std>
 80147e2:	68e0      	ldr	r0, [r4, #12]
 80147e4:	2202      	movs	r2, #2
 80147e6:	2112      	movs	r1, #18
 80147e8:	f7ff ff78 	bl	80146dc <std>
 80147ec:	2301      	movs	r3, #1
 80147ee:	61a3      	str	r3, [r4, #24]
 80147f0:	e7d2      	b.n	8014798 <__sinit+0xc>
 80147f2:	bf00      	nop
 80147f4:	08017990 	.word	0x08017990
 80147f8:	08014725 	.word	0x08014725

080147fc <__sfp>:
 80147fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80147fe:	4607      	mov	r7, r0
 8014800:	f7ff ffac 	bl	801475c <__sfp_lock_acquire>
 8014804:	4b1e      	ldr	r3, [pc, #120]	; (8014880 <__sfp+0x84>)
 8014806:	681e      	ldr	r6, [r3, #0]
 8014808:	69b3      	ldr	r3, [r6, #24]
 801480a:	b913      	cbnz	r3, 8014812 <__sfp+0x16>
 801480c:	4630      	mov	r0, r6
 801480e:	f7ff ffbd 	bl	801478c <__sinit>
 8014812:	3648      	adds	r6, #72	; 0x48
 8014814:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8014818:	3b01      	subs	r3, #1
 801481a:	d503      	bpl.n	8014824 <__sfp+0x28>
 801481c:	6833      	ldr	r3, [r6, #0]
 801481e:	b30b      	cbz	r3, 8014864 <__sfp+0x68>
 8014820:	6836      	ldr	r6, [r6, #0]
 8014822:	e7f7      	b.n	8014814 <__sfp+0x18>
 8014824:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8014828:	b9d5      	cbnz	r5, 8014860 <__sfp+0x64>
 801482a:	4b16      	ldr	r3, [pc, #88]	; (8014884 <__sfp+0x88>)
 801482c:	60e3      	str	r3, [r4, #12]
 801482e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8014832:	6665      	str	r5, [r4, #100]	; 0x64
 8014834:	f000 f86c 	bl	8014910 <__retarget_lock_init_recursive>
 8014838:	f7ff ff96 	bl	8014768 <__sfp_lock_release>
 801483c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8014840:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8014844:	6025      	str	r5, [r4, #0]
 8014846:	61a5      	str	r5, [r4, #24]
 8014848:	2208      	movs	r2, #8
 801484a:	4629      	mov	r1, r5
 801484c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8014850:	f000 f882 	bl	8014958 <memset>
 8014854:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8014858:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801485c:	4620      	mov	r0, r4
 801485e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014860:	3468      	adds	r4, #104	; 0x68
 8014862:	e7d9      	b.n	8014818 <__sfp+0x1c>
 8014864:	2104      	movs	r1, #4
 8014866:	4638      	mov	r0, r7
 8014868:	f7ff ff62 	bl	8014730 <__sfmoreglue>
 801486c:	4604      	mov	r4, r0
 801486e:	6030      	str	r0, [r6, #0]
 8014870:	2800      	cmp	r0, #0
 8014872:	d1d5      	bne.n	8014820 <__sfp+0x24>
 8014874:	f7ff ff78 	bl	8014768 <__sfp_lock_release>
 8014878:	230c      	movs	r3, #12
 801487a:	603b      	str	r3, [r7, #0]
 801487c:	e7ee      	b.n	801485c <__sfp+0x60>
 801487e:	bf00      	nop
 8014880:	08017990 	.word	0x08017990
 8014884:	ffff0001 	.word	0xffff0001

08014888 <_fwalk_reent>:
 8014888:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801488c:	4606      	mov	r6, r0
 801488e:	4688      	mov	r8, r1
 8014890:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8014894:	2700      	movs	r7, #0
 8014896:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801489a:	f1b9 0901 	subs.w	r9, r9, #1
 801489e:	d505      	bpl.n	80148ac <_fwalk_reent+0x24>
 80148a0:	6824      	ldr	r4, [r4, #0]
 80148a2:	2c00      	cmp	r4, #0
 80148a4:	d1f7      	bne.n	8014896 <_fwalk_reent+0xe>
 80148a6:	4638      	mov	r0, r7
 80148a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80148ac:	89ab      	ldrh	r3, [r5, #12]
 80148ae:	2b01      	cmp	r3, #1
 80148b0:	d907      	bls.n	80148c2 <_fwalk_reent+0x3a>
 80148b2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80148b6:	3301      	adds	r3, #1
 80148b8:	d003      	beq.n	80148c2 <_fwalk_reent+0x3a>
 80148ba:	4629      	mov	r1, r5
 80148bc:	4630      	mov	r0, r6
 80148be:	47c0      	blx	r8
 80148c0:	4307      	orrs	r7, r0
 80148c2:	3568      	adds	r5, #104	; 0x68
 80148c4:	e7e9      	b.n	801489a <_fwalk_reent+0x12>
	...

080148c8 <__libc_init_array>:
 80148c8:	b570      	push	{r4, r5, r6, lr}
 80148ca:	4d0d      	ldr	r5, [pc, #52]	; (8014900 <__libc_init_array+0x38>)
 80148cc:	4c0d      	ldr	r4, [pc, #52]	; (8014904 <__libc_init_array+0x3c>)
 80148ce:	1b64      	subs	r4, r4, r5
 80148d0:	10a4      	asrs	r4, r4, #2
 80148d2:	2600      	movs	r6, #0
 80148d4:	42a6      	cmp	r6, r4
 80148d6:	d109      	bne.n	80148ec <__libc_init_array+0x24>
 80148d8:	4d0b      	ldr	r5, [pc, #44]	; (8014908 <__libc_init_array+0x40>)
 80148da:	4c0c      	ldr	r4, [pc, #48]	; (801490c <__libc_init_array+0x44>)
 80148dc:	f002 fbd4 	bl	8017088 <_init>
 80148e0:	1b64      	subs	r4, r4, r5
 80148e2:	10a4      	asrs	r4, r4, #2
 80148e4:	2600      	movs	r6, #0
 80148e6:	42a6      	cmp	r6, r4
 80148e8:	d105      	bne.n	80148f6 <__libc_init_array+0x2e>
 80148ea:	bd70      	pop	{r4, r5, r6, pc}
 80148ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80148f0:	4798      	blx	r3
 80148f2:	3601      	adds	r6, #1
 80148f4:	e7ee      	b.n	80148d4 <__libc_init_array+0xc>
 80148f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80148fa:	4798      	blx	r3
 80148fc:	3601      	adds	r6, #1
 80148fe:	e7f2      	b.n	80148e6 <__libc_init_array+0x1e>
 8014900:	08017c9c 	.word	0x08017c9c
 8014904:	08017c9c 	.word	0x08017c9c
 8014908:	08017c9c 	.word	0x08017c9c
 801490c:	08017ca0 	.word	0x08017ca0

08014910 <__retarget_lock_init_recursive>:
 8014910:	4770      	bx	lr

08014912 <__retarget_lock_acquire>:
 8014912:	4770      	bx	lr

08014914 <__retarget_lock_acquire_recursive>:
 8014914:	4770      	bx	lr

08014916 <__retarget_lock_release>:
 8014916:	4770      	bx	lr

08014918 <__retarget_lock_release_recursive>:
 8014918:	4770      	bx	lr
	...

0801491c <malloc>:
 801491c:	4b02      	ldr	r3, [pc, #8]	; (8014928 <malloc+0xc>)
 801491e:	4601      	mov	r1, r0
 8014920:	6818      	ldr	r0, [r3, #0]
 8014922:	f000 baff 	b.w	8014f24 <_malloc_r>
 8014926:	bf00      	nop
 8014928:	200002b4 	.word	0x200002b4

0801492c <free>:
 801492c:	4b02      	ldr	r3, [pc, #8]	; (8014938 <free+0xc>)
 801492e:	4601      	mov	r1, r0
 8014930:	6818      	ldr	r0, [r3, #0]
 8014932:	f000 ba8b 	b.w	8014e4c <_free_r>
 8014936:	bf00      	nop
 8014938:	200002b4 	.word	0x200002b4

0801493c <memcpy>:
 801493c:	440a      	add	r2, r1
 801493e:	4291      	cmp	r1, r2
 8014940:	f100 33ff 	add.w	r3, r0, #4294967295
 8014944:	d100      	bne.n	8014948 <memcpy+0xc>
 8014946:	4770      	bx	lr
 8014948:	b510      	push	{r4, lr}
 801494a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801494e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014952:	4291      	cmp	r1, r2
 8014954:	d1f9      	bne.n	801494a <memcpy+0xe>
 8014956:	bd10      	pop	{r4, pc}

08014958 <memset>:
 8014958:	4402      	add	r2, r0
 801495a:	4603      	mov	r3, r0
 801495c:	4293      	cmp	r3, r2
 801495e:	d100      	bne.n	8014962 <memset+0xa>
 8014960:	4770      	bx	lr
 8014962:	f803 1b01 	strb.w	r1, [r3], #1
 8014966:	e7f9      	b.n	801495c <memset+0x4>

08014968 <validate_structure>:
 8014968:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801496a:	6801      	ldr	r1, [r0, #0]
 801496c:	293b      	cmp	r1, #59	; 0x3b
 801496e:	4604      	mov	r4, r0
 8014970:	d911      	bls.n	8014996 <validate_structure+0x2e>
 8014972:	223c      	movs	r2, #60	; 0x3c
 8014974:	4668      	mov	r0, sp
 8014976:	f000 ff8f 	bl	8015898 <div>
 801497a:	9a01      	ldr	r2, [sp, #4]
 801497c:	6863      	ldr	r3, [r4, #4]
 801497e:	9900      	ldr	r1, [sp, #0]
 8014980:	2a00      	cmp	r2, #0
 8014982:	440b      	add	r3, r1
 8014984:	6063      	str	r3, [r4, #4]
 8014986:	bfbb      	ittet	lt
 8014988:	323c      	addlt	r2, #60	; 0x3c
 801498a:	f103 33ff 	addlt.w	r3, r3, #4294967295
 801498e:	6022      	strge	r2, [r4, #0]
 8014990:	6022      	strlt	r2, [r4, #0]
 8014992:	bfb8      	it	lt
 8014994:	6063      	strlt	r3, [r4, #4]
 8014996:	6861      	ldr	r1, [r4, #4]
 8014998:	293b      	cmp	r1, #59	; 0x3b
 801499a:	d911      	bls.n	80149c0 <validate_structure+0x58>
 801499c:	223c      	movs	r2, #60	; 0x3c
 801499e:	4668      	mov	r0, sp
 80149a0:	f000 ff7a 	bl	8015898 <div>
 80149a4:	9a01      	ldr	r2, [sp, #4]
 80149a6:	68a3      	ldr	r3, [r4, #8]
 80149a8:	9900      	ldr	r1, [sp, #0]
 80149aa:	2a00      	cmp	r2, #0
 80149ac:	440b      	add	r3, r1
 80149ae:	60a3      	str	r3, [r4, #8]
 80149b0:	bfbb      	ittet	lt
 80149b2:	323c      	addlt	r2, #60	; 0x3c
 80149b4:	f103 33ff 	addlt.w	r3, r3, #4294967295
 80149b8:	6062      	strge	r2, [r4, #4]
 80149ba:	6062      	strlt	r2, [r4, #4]
 80149bc:	bfb8      	it	lt
 80149be:	60a3      	strlt	r3, [r4, #8]
 80149c0:	68a1      	ldr	r1, [r4, #8]
 80149c2:	2917      	cmp	r1, #23
 80149c4:	d911      	bls.n	80149ea <validate_structure+0x82>
 80149c6:	2218      	movs	r2, #24
 80149c8:	4668      	mov	r0, sp
 80149ca:	f000 ff65 	bl	8015898 <div>
 80149ce:	9a01      	ldr	r2, [sp, #4]
 80149d0:	68e3      	ldr	r3, [r4, #12]
 80149d2:	9900      	ldr	r1, [sp, #0]
 80149d4:	2a00      	cmp	r2, #0
 80149d6:	440b      	add	r3, r1
 80149d8:	60e3      	str	r3, [r4, #12]
 80149da:	bfbb      	ittet	lt
 80149dc:	3218      	addlt	r2, #24
 80149de:	f103 33ff 	addlt.w	r3, r3, #4294967295
 80149e2:	60a2      	strge	r2, [r4, #8]
 80149e4:	60a2      	strlt	r2, [r4, #8]
 80149e6:	bfb8      	it	lt
 80149e8:	60e3      	strlt	r3, [r4, #12]
 80149ea:	6921      	ldr	r1, [r4, #16]
 80149ec:	290b      	cmp	r1, #11
 80149ee:	d911      	bls.n	8014a14 <validate_structure+0xac>
 80149f0:	220c      	movs	r2, #12
 80149f2:	4668      	mov	r0, sp
 80149f4:	f000 ff50 	bl	8015898 <div>
 80149f8:	9a01      	ldr	r2, [sp, #4]
 80149fa:	6963      	ldr	r3, [r4, #20]
 80149fc:	9900      	ldr	r1, [sp, #0]
 80149fe:	2a00      	cmp	r2, #0
 8014a00:	440b      	add	r3, r1
 8014a02:	6163      	str	r3, [r4, #20]
 8014a04:	bfbb      	ittet	lt
 8014a06:	320c      	addlt	r2, #12
 8014a08:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8014a0c:	6122      	strge	r2, [r4, #16]
 8014a0e:	6122      	strlt	r2, [r4, #16]
 8014a10:	bfb8      	it	lt
 8014a12:	6163      	strlt	r3, [r4, #20]
 8014a14:	6963      	ldr	r3, [r4, #20]
 8014a16:	0798      	lsls	r0, r3, #30
 8014a18:	d120      	bne.n	8014a5c <validate_structure+0xf4>
 8014a1a:	2164      	movs	r1, #100	; 0x64
 8014a1c:	fb93 f2f1 	sdiv	r2, r3, r1
 8014a20:	fb01 3212 	mls	r2, r1, r2, r3
 8014a24:	b9e2      	cbnz	r2, 8014a60 <validate_structure+0xf8>
 8014a26:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 8014a2a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8014a2e:	fb93 f1f2 	sdiv	r1, r3, r2
 8014a32:	fb02 3311 	mls	r3, r2, r1, r3
 8014a36:	2b00      	cmp	r3, #0
 8014a38:	bf14      	ite	ne
 8014a3a:	231c      	movne	r3, #28
 8014a3c:	231d      	moveq	r3, #29
 8014a3e:	68e2      	ldr	r2, [r4, #12]
 8014a40:	2a00      	cmp	r2, #0
 8014a42:	dc0f      	bgt.n	8014a64 <validate_structure+0xfc>
 8014a44:	4f33      	ldr	r7, [pc, #204]	; (8014b14 <validate_structure+0x1ac>)
 8014a46:	260b      	movs	r6, #11
 8014a48:	2064      	movs	r0, #100	; 0x64
 8014a4a:	f44f 75c8 	mov.w	r5, #400	; 0x190
 8014a4e:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8014a52:	f1bc 0f00 	cmp.w	ip, #0
 8014a56:	dd31      	ble.n	8014abc <validate_structure+0x154>
 8014a58:	b003      	add	sp, #12
 8014a5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014a5c:	231c      	movs	r3, #28
 8014a5e:	e7ee      	b.n	8014a3e <validate_structure+0xd6>
 8014a60:	231d      	movs	r3, #29
 8014a62:	e7ec      	b.n	8014a3e <validate_structure+0xd6>
 8014a64:	4e2b      	ldr	r6, [pc, #172]	; (8014b14 <validate_structure+0x1ac>)
 8014a66:	2700      	movs	r7, #0
 8014a68:	2064      	movs	r0, #100	; 0x64
 8014a6a:	f44f 75c8 	mov.w	r5, #400	; 0x190
 8014a6e:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 8014a72:	2a01      	cmp	r2, #1
 8014a74:	bf14      	ite	ne
 8014a76:	f856 c022 	ldrne.w	ip, [r6, r2, lsl #2]
 8014a7a:	469c      	moveq	ip, r3
 8014a7c:	4561      	cmp	r1, ip
 8014a7e:	ddeb      	ble.n	8014a58 <validate_structure+0xf0>
 8014a80:	3201      	adds	r2, #1
 8014a82:	eba1 010c 	sub.w	r1, r1, ip
 8014a86:	2a0c      	cmp	r2, #12
 8014a88:	60e1      	str	r1, [r4, #12]
 8014a8a:	6122      	str	r2, [r4, #16]
 8014a8c:	d1ef      	bne.n	8014a6e <validate_structure+0x106>
 8014a8e:	6963      	ldr	r3, [r4, #20]
 8014a90:	1c5a      	adds	r2, r3, #1
 8014a92:	0791      	lsls	r1, r2, #30
 8014a94:	e9c4 7204 	strd	r7, r2, [r4, #16]
 8014a98:	d137      	bne.n	8014b0a <validate_structure+0x1a2>
 8014a9a:	fb92 f1f0 	sdiv	r1, r2, r0
 8014a9e:	fb00 2211 	mls	r2, r0, r1, r2
 8014aa2:	2a00      	cmp	r2, #0
 8014aa4:	d133      	bne.n	8014b0e <validate_structure+0x1a6>
 8014aa6:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 8014aaa:	fb93 f2f5 	sdiv	r2, r3, r5
 8014aae:	fb05 3312 	mls	r3, r5, r2, r3
 8014ab2:	2b00      	cmp	r3, #0
 8014ab4:	bf14      	ite	ne
 8014ab6:	231c      	movne	r3, #28
 8014ab8:	231d      	moveq	r3, #29
 8014aba:	e7d8      	b.n	8014a6e <validate_structure+0x106>
 8014abc:	6921      	ldr	r1, [r4, #16]
 8014abe:	3901      	subs	r1, #1
 8014ac0:	6121      	str	r1, [r4, #16]
 8014ac2:	3101      	adds	r1, #1
 8014ac4:	d114      	bne.n	8014af0 <validate_structure+0x188>
 8014ac6:	6963      	ldr	r3, [r4, #20]
 8014ac8:	1e5a      	subs	r2, r3, #1
 8014aca:	0791      	lsls	r1, r2, #30
 8014acc:	e9c4 6204 	strd	r6, r2, [r4, #16]
 8014ad0:	d117      	bne.n	8014b02 <validate_structure+0x19a>
 8014ad2:	fb92 f1f0 	sdiv	r1, r2, r0
 8014ad6:	fb00 2211 	mls	r2, r0, r1, r2
 8014ada:	b9a2      	cbnz	r2, 8014b06 <validate_structure+0x19e>
 8014adc:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 8014ae0:	fb93 f2f5 	sdiv	r2, r3, r5
 8014ae4:	fb05 3312 	mls	r3, r5, r2, r3
 8014ae8:	2b00      	cmp	r3, #0
 8014aea:	bf14      	ite	ne
 8014aec:	231c      	movne	r3, #28
 8014aee:	231d      	moveq	r3, #29
 8014af0:	6922      	ldr	r2, [r4, #16]
 8014af2:	2a01      	cmp	r2, #1
 8014af4:	bf14      	ite	ne
 8014af6:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 8014afa:	461a      	moveq	r2, r3
 8014afc:	4462      	add	r2, ip
 8014afe:	60e2      	str	r2, [r4, #12]
 8014b00:	e7a5      	b.n	8014a4e <validate_structure+0xe6>
 8014b02:	231c      	movs	r3, #28
 8014b04:	e7f4      	b.n	8014af0 <validate_structure+0x188>
 8014b06:	231d      	movs	r3, #29
 8014b08:	e7f2      	b.n	8014af0 <validate_structure+0x188>
 8014b0a:	231c      	movs	r3, #28
 8014b0c:	e7af      	b.n	8014a6e <validate_structure+0x106>
 8014b0e:	231d      	movs	r3, #29
 8014b10:	e7ad      	b.n	8014a6e <validate_structure+0x106>
 8014b12:	bf00      	nop
 8014b14:	08017994 	.word	0x08017994

08014b18 <mktime>:
 8014b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b1c:	b085      	sub	sp, #20
 8014b1e:	4607      	mov	r7, r0
 8014b20:	f000 ffe6 	bl	8015af0 <__gettzinfo>
 8014b24:	4681      	mov	r9, r0
 8014b26:	4638      	mov	r0, r7
 8014b28:	f7ff ff1e 	bl	8014968 <validate_structure>
 8014b2c:	e9d7 4000 	ldrd	r4, r0, [r7]
 8014b30:	233c      	movs	r3, #60	; 0x3c
 8014b32:	fb03 4400 	mla	r4, r3, r0, r4
 8014b36:	68b8      	ldr	r0, [r7, #8]
 8014b38:	4abc      	ldr	r2, [pc, #752]	; (8014e2c <mktime+0x314>)
 8014b3a:	697e      	ldr	r6, [r7, #20]
 8014b3c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8014b40:	fb03 4400 	mla	r4, r3, r0, r4
 8014b44:	e9d7 5303 	ldrd	r5, r3, [r7, #12]
 8014b48:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8014b4c:	3d01      	subs	r5, #1
 8014b4e:	2b01      	cmp	r3, #1
 8014b50:	4415      	add	r5, r2
 8014b52:	dd11      	ble.n	8014b78 <mktime+0x60>
 8014b54:	07b1      	lsls	r1, r6, #30
 8014b56:	d10f      	bne.n	8014b78 <mktime+0x60>
 8014b58:	2264      	movs	r2, #100	; 0x64
 8014b5a:	fb96 f3f2 	sdiv	r3, r6, r2
 8014b5e:	fb02 6313 	mls	r3, r2, r3, r6
 8014b62:	b943      	cbnz	r3, 8014b76 <mktime+0x5e>
 8014b64:	f206 736c 	addw	r3, r6, #1900	; 0x76c
 8014b68:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8014b6c:	fb93 f1f2 	sdiv	r1, r3, r2
 8014b70:	fb02 3311 	mls	r3, r2, r1, r3
 8014b74:	b903      	cbnz	r3, 8014b78 <mktime+0x60>
 8014b76:	3501      	adds	r5, #1
 8014b78:	f506 531c 	add.w	r3, r6, #9984	; 0x2700
 8014b7c:	3310      	adds	r3, #16
 8014b7e:	f644 6220 	movw	r2, #20000	; 0x4e20
 8014b82:	4293      	cmp	r3, r2
 8014b84:	61fd      	str	r5, [r7, #28]
 8014b86:	f200 815d 	bhi.w	8014e44 <mktime+0x32c>
 8014b8a:	2e46      	cmp	r6, #70	; 0x46
 8014b8c:	dd71      	ble.n	8014c72 <mktime+0x15a>
 8014b8e:	2346      	movs	r3, #70	; 0x46
 8014b90:	f240 1c6d 	movw	ip, #365	; 0x16d
 8014b94:	2164      	movs	r1, #100	; 0x64
 8014b96:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8014b9a:	079a      	lsls	r2, r3, #30
 8014b9c:	d163      	bne.n	8014c66 <mktime+0x14e>
 8014b9e:	fb93 f2f1 	sdiv	r2, r3, r1
 8014ba2:	fb01 3212 	mls	r2, r1, r2, r3
 8014ba6:	2a00      	cmp	r2, #0
 8014ba8:	d160      	bne.n	8014c6c <mktime+0x154>
 8014baa:	f203 726c 	addw	r2, r3, #1900	; 0x76c
 8014bae:	fb92 fef0 	sdiv	lr, r2, r0
 8014bb2:	fb00 221e 	mls	r2, r0, lr, r2
 8014bb6:	2a00      	cmp	r2, #0
 8014bb8:	bf14      	ite	ne
 8014bba:	4662      	movne	r2, ip
 8014bbc:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8014bc0:	3301      	adds	r3, #1
 8014bc2:	429e      	cmp	r6, r3
 8014bc4:	4415      	add	r5, r2
 8014bc6:	d1e8      	bne.n	8014b9a <mktime+0x82>
 8014bc8:	4b99      	ldr	r3, [pc, #612]	; (8014e30 <mktime+0x318>)
 8014bca:	ea4f 78e4 	mov.w	r8, r4, asr #31
 8014bce:	fbc5 4803 	smlal	r4, r8, r5, r3
 8014bd2:	f000 fc8f 	bl	80154f4 <__tz_lock>
 8014bd6:	f000 fc99 	bl	801550c <_tzset_unlocked>
 8014bda:	4b96      	ldr	r3, [pc, #600]	; (8014e34 <mktime+0x31c>)
 8014bdc:	f8d3 b000 	ldr.w	fp, [r3]
 8014be0:	f1bb 0f00 	cmp.w	fp, #0
 8014be4:	d039      	beq.n	8014c5a <mktime+0x142>
 8014be6:	f8d7 b020 	ldr.w	fp, [r7, #32]
 8014bea:	6978      	ldr	r0, [r7, #20]
 8014bec:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8014bf0:	f1bb 0f01 	cmp.w	fp, #1
 8014bf4:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8014bf8:	46da      	mov	sl, fp
 8014bfa:	bfa8      	it	ge
 8014bfc:	f04f 0a01 	movge.w	sl, #1
 8014c00:	4283      	cmp	r3, r0
 8014c02:	d178      	bne.n	8014cf6 <mktime+0x1de>
 8014c04:	e9d9 3208 	ldrd	r3, r2, [r9, #32]
 8014c08:	f8d9 1050 	ldr.w	r1, [r9, #80]	; 0x50
 8014c0c:	f8d9 e04c 	ldr.w	lr, [r9, #76]	; 0x4c
 8014c10:	1a5b      	subs	r3, r3, r1
 8014c12:	9302      	str	r3, [sp, #8]
 8014c14:	eb62 73e1 	sbc.w	r3, r2, r1, asr #31
 8014c18:	9303      	str	r3, [sp, #12]
 8014c1a:	f8d9 2028 	ldr.w	r2, [r9, #40]	; 0x28
 8014c1e:	f8d9 3048 	ldr.w	r3, [r9, #72]	; 0x48
 8014c22:	9301      	str	r3, [sp, #4]
 8014c24:	ebb3 0c02 	subs.w	ip, r3, r2
 8014c28:	eb6e 70e2 	sbc.w	r0, lr, r2, asr #31
 8014c2c:	4564      	cmp	r4, ip
 8014c2e:	eb78 0300 	sbcs.w	r3, r8, r0
 8014c32:	da66      	bge.n	8014d02 <mktime+0x1ea>
 8014c34:	f8d9 3000 	ldr.w	r3, [r9]
 8014c38:	2b00      	cmp	r3, #0
 8014c3a:	d06f      	beq.n	8014d1c <mktime+0x204>
 8014c3c:	9b02      	ldr	r3, [sp, #8]
 8014c3e:	429c      	cmp	r4, r3
 8014c40:	9b03      	ldr	r3, [sp, #12]
 8014c42:	eb78 0303 	sbcs.w	r3, r8, r3
 8014c46:	db03      	blt.n	8014c50 <mktime+0x138>
 8014c48:	4564      	cmp	r4, ip
 8014c4a:	eb78 0300 	sbcs.w	r3, r8, r0
 8014c4e:	db6b      	blt.n	8014d28 <mktime+0x210>
 8014c50:	f1bb 0f00 	cmp.w	fp, #0
 8014c54:	f04f 0b00 	mov.w	fp, #0
 8014c58:	da6b      	bge.n	8014d32 <mktime+0x21a>
 8014c5a:	f8d9 1028 	ldr.w	r1, [r9, #40]	; 0x28
 8014c5e:	190c      	adds	r4, r1, r4
 8014c60:	eb48 78e1 	adc.w	r8, r8, r1, asr #31
 8014c64:	e0a9      	b.n	8014dba <mktime+0x2a2>
 8014c66:	f240 126d 	movw	r2, #365	; 0x16d
 8014c6a:	e7a9      	b.n	8014bc0 <mktime+0xa8>
 8014c6c:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8014c70:	e7a6      	b.n	8014bc0 <mktime+0xa8>
 8014c72:	d0a9      	beq.n	8014bc8 <mktime+0xb0>
 8014c74:	2345      	movs	r3, #69	; 0x45
 8014c76:	f240 1c6d 	movw	ip, #365	; 0x16d
 8014c7a:	2164      	movs	r1, #100	; 0x64
 8014c7c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8014c80:	e012      	b.n	8014ca8 <mktime+0x190>
 8014c82:	bb62      	cbnz	r2, 8014cde <mktime+0x1c6>
 8014c84:	fb93 f2f1 	sdiv	r2, r3, r1
 8014c88:	fb01 3212 	mls	r2, r1, r2, r3
 8014c8c:	bb52      	cbnz	r2, 8014ce4 <mktime+0x1cc>
 8014c8e:	f203 726c 	addw	r2, r3, #1900	; 0x76c
 8014c92:	fb92 fef0 	sdiv	lr, r2, r0
 8014c96:	fb00 221e 	mls	r2, r0, lr, r2
 8014c9a:	2a00      	cmp	r2, #0
 8014c9c:	bf14      	ite	ne
 8014c9e:	4662      	movne	r2, ip
 8014ca0:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8014ca4:	1aad      	subs	r5, r5, r2
 8014ca6:	3b01      	subs	r3, #1
 8014ca8:	429e      	cmp	r6, r3
 8014caa:	f003 0203 	and.w	r2, r3, #3
 8014cae:	dbe8      	blt.n	8014c82 <mktime+0x16a>
 8014cb0:	b9da      	cbnz	r2, 8014cea <mktime+0x1d2>
 8014cb2:	2264      	movs	r2, #100	; 0x64
 8014cb4:	fb96 f3f2 	sdiv	r3, r6, r2
 8014cb8:	fb02 6313 	mls	r3, r2, r3, r6
 8014cbc:	b9c3      	cbnz	r3, 8014cf0 <mktime+0x1d8>
 8014cbe:	f206 736c 	addw	r3, r6, #1900	; 0x76c
 8014cc2:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8014cc6:	fb93 f1f2 	sdiv	r1, r3, r2
 8014cca:	fb02 3311 	mls	r3, r2, r1, r3
 8014cce:	2b00      	cmp	r3, #0
 8014cd0:	f240 136d 	movw	r3, #365	; 0x16d
 8014cd4:	bf08      	it	eq
 8014cd6:	f44f 73b7 	moveq.w	r3, #366	; 0x16e
 8014cda:	1aed      	subs	r5, r5, r3
 8014cdc:	e774      	b.n	8014bc8 <mktime+0xb0>
 8014cde:	f240 126d 	movw	r2, #365	; 0x16d
 8014ce2:	e7df      	b.n	8014ca4 <mktime+0x18c>
 8014ce4:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8014ce8:	e7dc      	b.n	8014ca4 <mktime+0x18c>
 8014cea:	f240 136d 	movw	r3, #365	; 0x16d
 8014cee:	e7f4      	b.n	8014cda <mktime+0x1c2>
 8014cf0:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 8014cf4:	e7f1      	b.n	8014cda <mktime+0x1c2>
 8014cf6:	f000 fb53 	bl	80153a0 <__tzcalc_limits>
 8014cfa:	2800      	cmp	r0, #0
 8014cfc:	d182      	bne.n	8014c04 <mktime+0xec>
 8014cfe:	46d3      	mov	fp, sl
 8014d00:	e050      	b.n	8014da4 <mktime+0x28c>
 8014d02:	9b01      	ldr	r3, [sp, #4]
 8014d04:	1a5b      	subs	r3, r3, r1
 8014d06:	9301      	str	r3, [sp, #4]
 8014d08:	ea4f 73e1 	mov.w	r3, r1, asr #31
 8014d0c:	eb6e 0e03 	sbc.w	lr, lr, r3
 8014d10:	9b01      	ldr	r3, [sp, #4]
 8014d12:	429c      	cmp	r4, r3
 8014d14:	eb78 030e 	sbcs.w	r3, r8, lr
 8014d18:	dbf1      	blt.n	8014cfe <mktime+0x1e6>
 8014d1a:	e78b      	b.n	8014c34 <mktime+0x11c>
 8014d1c:	9b02      	ldr	r3, [sp, #8]
 8014d1e:	429c      	cmp	r4, r3
 8014d20:	9b03      	ldr	r3, [sp, #12]
 8014d22:	eb78 0303 	sbcs.w	r3, r8, r3
 8014d26:	db8f      	blt.n	8014c48 <mktime+0x130>
 8014d28:	f1bb 0f00 	cmp.w	fp, #0
 8014d2c:	db3e      	blt.n	8014dac <mktime+0x294>
 8014d2e:	f04f 0b01 	mov.w	fp, #1
 8014d32:	ea8a 0a0b 	eor.w	sl, sl, fp
 8014d36:	f1ba 0f01 	cmp.w	sl, #1
 8014d3a:	d133      	bne.n	8014da4 <mktime+0x28c>
 8014d3c:	f1bb 0f00 	cmp.w	fp, #0
 8014d40:	d04e      	beq.n	8014de0 <mktime+0x2c8>
 8014d42:	1a52      	subs	r2, r2, r1
 8014d44:	683b      	ldr	r3, [r7, #0]
 8014d46:	f8d7 a00c 	ldr.w	sl, [r7, #12]
 8014d4a:	4413      	add	r3, r2
 8014d4c:	1914      	adds	r4, r2, r4
 8014d4e:	603b      	str	r3, [r7, #0]
 8014d50:	4638      	mov	r0, r7
 8014d52:	eb48 78e2 	adc.w	r8, r8, r2, asr #31
 8014d56:	f7ff fe07 	bl	8014968 <validate_structure>
 8014d5a:	68fa      	ldr	r2, [r7, #12]
 8014d5c:	ebb2 020a 	subs.w	r2, r2, sl
 8014d60:	d020      	beq.n	8014da4 <mktime+0x28c>
 8014d62:	2a01      	cmp	r2, #1
 8014d64:	dc3e      	bgt.n	8014de4 <mktime+0x2cc>
 8014d66:	1c90      	adds	r0, r2, #2
 8014d68:	bfd8      	it	le
 8014d6a:	2201      	movle	r2, #1
 8014d6c:	69fb      	ldr	r3, [r7, #28]
 8014d6e:	18d3      	adds	r3, r2, r3
 8014d70:	4415      	add	r5, r2
 8014d72:	d540      	bpl.n	8014df6 <mktime+0x2de>
 8014d74:	1e73      	subs	r3, r6, #1
 8014d76:	0799      	lsls	r1, r3, #30
 8014d78:	d137      	bne.n	8014dea <mktime+0x2d2>
 8014d7a:	2264      	movs	r2, #100	; 0x64
 8014d7c:	fb93 f1f2 	sdiv	r1, r3, r2
 8014d80:	fb02 3311 	mls	r3, r2, r1, r3
 8014d84:	bba3      	cbnz	r3, 8014df0 <mktime+0x2d8>
 8014d86:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8014d8a:	f206 766b 	addw	r6, r6, #1899	; 0x76b
 8014d8e:	fb96 f2f3 	sdiv	r2, r6, r3
 8014d92:	fb03 6612 	mls	r6, r3, r2, r6
 8014d96:	2e00      	cmp	r6, #0
 8014d98:	f240 136d 	movw	r3, #365	; 0x16d
 8014d9c:	bf18      	it	ne
 8014d9e:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 8014da2:	61fb      	str	r3, [r7, #28]
 8014da4:	f1bb 0f01 	cmp.w	fp, #1
 8014da8:	f47f af57 	bne.w	8014c5a <mktime+0x142>
 8014dac:	f8d9 1050 	ldr.w	r1, [r9, #80]	; 0x50
 8014db0:	190c      	adds	r4, r1, r4
 8014db2:	eb48 78e1 	adc.w	r8, r8, r1, asr #31
 8014db6:	f04f 0b01 	mov.w	fp, #1
 8014dba:	f000 fba1 	bl	8015500 <__tz_unlock>
 8014dbe:	3504      	adds	r5, #4
 8014dc0:	2307      	movs	r3, #7
 8014dc2:	fb95 f3f3 	sdiv	r3, r5, r3
 8014dc6:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8014dca:	1aed      	subs	r5, r5, r3
 8014dcc:	bf48      	it	mi
 8014dce:	3507      	addmi	r5, #7
 8014dd0:	f8c7 b020 	str.w	fp, [r7, #32]
 8014dd4:	61bd      	str	r5, [r7, #24]
 8014dd6:	4620      	mov	r0, r4
 8014dd8:	4641      	mov	r1, r8
 8014dda:	b005      	add	sp, #20
 8014ddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014de0:	1a8a      	subs	r2, r1, r2
 8014de2:	e7af      	b.n	8014d44 <mktime+0x22c>
 8014de4:	f04f 32ff 	mov.w	r2, #4294967295
 8014de8:	e7c0      	b.n	8014d6c <mktime+0x254>
 8014dea:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 8014dee:	e7d8      	b.n	8014da2 <mktime+0x28a>
 8014df0:	f240 136d 	movw	r3, #365	; 0x16d
 8014df4:	e7d5      	b.n	8014da2 <mktime+0x28a>
 8014df6:	07b2      	lsls	r2, r6, #30
 8014df8:	d11e      	bne.n	8014e38 <mktime+0x320>
 8014dfa:	2164      	movs	r1, #100	; 0x64
 8014dfc:	fb96 f2f1 	sdiv	r2, r6, r1
 8014e00:	fb01 6212 	mls	r2, r1, r2, r6
 8014e04:	b9da      	cbnz	r2, 8014e3e <mktime+0x326>
 8014e06:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8014e0a:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 8014e0e:	fb96 f1f2 	sdiv	r1, r6, r2
 8014e12:	fb02 6611 	mls	r6, r2, r1, r6
 8014e16:	2e00      	cmp	r6, #0
 8014e18:	f240 126d 	movw	r2, #365	; 0x16d
 8014e1c:	bf08      	it	eq
 8014e1e:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8014e22:	4293      	cmp	r3, r2
 8014e24:	bfa8      	it	ge
 8014e26:	1a9b      	subge	r3, r3, r2
 8014e28:	e7bb      	b.n	8014da2 <mktime+0x28a>
 8014e2a:	bf00      	nop
 8014e2c:	080179c4 	.word	0x080179c4
 8014e30:	00015180 	.word	0x00015180
 8014e34:	2000e8f8 	.word	0x2000e8f8
 8014e38:	f240 126d 	movw	r2, #365	; 0x16d
 8014e3c:	e7f1      	b.n	8014e22 <mktime+0x30a>
 8014e3e:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8014e42:	e7ee      	b.n	8014e22 <mktime+0x30a>
 8014e44:	f04f 34ff 	mov.w	r4, #4294967295
 8014e48:	46a0      	mov	r8, r4
 8014e4a:	e7c4      	b.n	8014dd6 <mktime+0x2be>

08014e4c <_free_r>:
 8014e4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014e4e:	2900      	cmp	r1, #0
 8014e50:	d044      	beq.n	8014edc <_free_r+0x90>
 8014e52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014e56:	9001      	str	r0, [sp, #4]
 8014e58:	2b00      	cmp	r3, #0
 8014e5a:	f1a1 0404 	sub.w	r4, r1, #4
 8014e5e:	bfb8      	it	lt
 8014e60:	18e4      	addlt	r4, r4, r3
 8014e62:	f000 fe5b 	bl	8015b1c <__malloc_lock>
 8014e66:	4a1e      	ldr	r2, [pc, #120]	; (8014ee0 <_free_r+0x94>)
 8014e68:	9801      	ldr	r0, [sp, #4]
 8014e6a:	6813      	ldr	r3, [r2, #0]
 8014e6c:	b933      	cbnz	r3, 8014e7c <_free_r+0x30>
 8014e6e:	6063      	str	r3, [r4, #4]
 8014e70:	6014      	str	r4, [r2, #0]
 8014e72:	b003      	add	sp, #12
 8014e74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014e78:	f000 be56 	b.w	8015b28 <__malloc_unlock>
 8014e7c:	42a3      	cmp	r3, r4
 8014e7e:	d908      	bls.n	8014e92 <_free_r+0x46>
 8014e80:	6825      	ldr	r5, [r4, #0]
 8014e82:	1961      	adds	r1, r4, r5
 8014e84:	428b      	cmp	r3, r1
 8014e86:	bf01      	itttt	eq
 8014e88:	6819      	ldreq	r1, [r3, #0]
 8014e8a:	685b      	ldreq	r3, [r3, #4]
 8014e8c:	1949      	addeq	r1, r1, r5
 8014e8e:	6021      	streq	r1, [r4, #0]
 8014e90:	e7ed      	b.n	8014e6e <_free_r+0x22>
 8014e92:	461a      	mov	r2, r3
 8014e94:	685b      	ldr	r3, [r3, #4]
 8014e96:	b10b      	cbz	r3, 8014e9c <_free_r+0x50>
 8014e98:	42a3      	cmp	r3, r4
 8014e9a:	d9fa      	bls.n	8014e92 <_free_r+0x46>
 8014e9c:	6811      	ldr	r1, [r2, #0]
 8014e9e:	1855      	adds	r5, r2, r1
 8014ea0:	42a5      	cmp	r5, r4
 8014ea2:	d10b      	bne.n	8014ebc <_free_r+0x70>
 8014ea4:	6824      	ldr	r4, [r4, #0]
 8014ea6:	4421      	add	r1, r4
 8014ea8:	1854      	adds	r4, r2, r1
 8014eaa:	42a3      	cmp	r3, r4
 8014eac:	6011      	str	r1, [r2, #0]
 8014eae:	d1e0      	bne.n	8014e72 <_free_r+0x26>
 8014eb0:	681c      	ldr	r4, [r3, #0]
 8014eb2:	685b      	ldr	r3, [r3, #4]
 8014eb4:	6053      	str	r3, [r2, #4]
 8014eb6:	4421      	add	r1, r4
 8014eb8:	6011      	str	r1, [r2, #0]
 8014eba:	e7da      	b.n	8014e72 <_free_r+0x26>
 8014ebc:	d902      	bls.n	8014ec4 <_free_r+0x78>
 8014ebe:	230c      	movs	r3, #12
 8014ec0:	6003      	str	r3, [r0, #0]
 8014ec2:	e7d6      	b.n	8014e72 <_free_r+0x26>
 8014ec4:	6825      	ldr	r5, [r4, #0]
 8014ec6:	1961      	adds	r1, r4, r5
 8014ec8:	428b      	cmp	r3, r1
 8014eca:	bf04      	itt	eq
 8014ecc:	6819      	ldreq	r1, [r3, #0]
 8014ece:	685b      	ldreq	r3, [r3, #4]
 8014ed0:	6063      	str	r3, [r4, #4]
 8014ed2:	bf04      	itt	eq
 8014ed4:	1949      	addeq	r1, r1, r5
 8014ed6:	6021      	streq	r1, [r4, #0]
 8014ed8:	6054      	str	r4, [r2, #4]
 8014eda:	e7ca      	b.n	8014e72 <_free_r+0x26>
 8014edc:	b003      	add	sp, #12
 8014ede:	bd30      	pop	{r4, r5, pc}
 8014ee0:	2000e8d0 	.word	0x2000e8d0

08014ee4 <sbrk_aligned>:
 8014ee4:	b570      	push	{r4, r5, r6, lr}
 8014ee6:	4e0e      	ldr	r6, [pc, #56]	; (8014f20 <sbrk_aligned+0x3c>)
 8014ee8:	460c      	mov	r4, r1
 8014eea:	6831      	ldr	r1, [r6, #0]
 8014eec:	4605      	mov	r5, r0
 8014eee:	b911      	cbnz	r1, 8014ef6 <sbrk_aligned+0x12>
 8014ef0:	f000 f8f6 	bl	80150e0 <_sbrk_r>
 8014ef4:	6030      	str	r0, [r6, #0]
 8014ef6:	4621      	mov	r1, r4
 8014ef8:	4628      	mov	r0, r5
 8014efa:	f000 f8f1 	bl	80150e0 <_sbrk_r>
 8014efe:	1c43      	adds	r3, r0, #1
 8014f00:	d00a      	beq.n	8014f18 <sbrk_aligned+0x34>
 8014f02:	1cc4      	adds	r4, r0, #3
 8014f04:	f024 0403 	bic.w	r4, r4, #3
 8014f08:	42a0      	cmp	r0, r4
 8014f0a:	d007      	beq.n	8014f1c <sbrk_aligned+0x38>
 8014f0c:	1a21      	subs	r1, r4, r0
 8014f0e:	4628      	mov	r0, r5
 8014f10:	f000 f8e6 	bl	80150e0 <_sbrk_r>
 8014f14:	3001      	adds	r0, #1
 8014f16:	d101      	bne.n	8014f1c <sbrk_aligned+0x38>
 8014f18:	f04f 34ff 	mov.w	r4, #4294967295
 8014f1c:	4620      	mov	r0, r4
 8014f1e:	bd70      	pop	{r4, r5, r6, pc}
 8014f20:	2000e8d4 	.word	0x2000e8d4

08014f24 <_malloc_r>:
 8014f24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014f28:	1ccd      	adds	r5, r1, #3
 8014f2a:	f025 0503 	bic.w	r5, r5, #3
 8014f2e:	3508      	adds	r5, #8
 8014f30:	2d0c      	cmp	r5, #12
 8014f32:	bf38      	it	cc
 8014f34:	250c      	movcc	r5, #12
 8014f36:	2d00      	cmp	r5, #0
 8014f38:	4607      	mov	r7, r0
 8014f3a:	db01      	blt.n	8014f40 <_malloc_r+0x1c>
 8014f3c:	42a9      	cmp	r1, r5
 8014f3e:	d905      	bls.n	8014f4c <_malloc_r+0x28>
 8014f40:	230c      	movs	r3, #12
 8014f42:	603b      	str	r3, [r7, #0]
 8014f44:	2600      	movs	r6, #0
 8014f46:	4630      	mov	r0, r6
 8014f48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014f4c:	4e2e      	ldr	r6, [pc, #184]	; (8015008 <_malloc_r+0xe4>)
 8014f4e:	f000 fde5 	bl	8015b1c <__malloc_lock>
 8014f52:	6833      	ldr	r3, [r6, #0]
 8014f54:	461c      	mov	r4, r3
 8014f56:	bb34      	cbnz	r4, 8014fa6 <_malloc_r+0x82>
 8014f58:	4629      	mov	r1, r5
 8014f5a:	4638      	mov	r0, r7
 8014f5c:	f7ff ffc2 	bl	8014ee4 <sbrk_aligned>
 8014f60:	1c43      	adds	r3, r0, #1
 8014f62:	4604      	mov	r4, r0
 8014f64:	d14d      	bne.n	8015002 <_malloc_r+0xde>
 8014f66:	6834      	ldr	r4, [r6, #0]
 8014f68:	4626      	mov	r6, r4
 8014f6a:	2e00      	cmp	r6, #0
 8014f6c:	d140      	bne.n	8014ff0 <_malloc_r+0xcc>
 8014f6e:	6823      	ldr	r3, [r4, #0]
 8014f70:	4631      	mov	r1, r6
 8014f72:	4638      	mov	r0, r7
 8014f74:	eb04 0803 	add.w	r8, r4, r3
 8014f78:	f000 f8b2 	bl	80150e0 <_sbrk_r>
 8014f7c:	4580      	cmp	r8, r0
 8014f7e:	d13a      	bne.n	8014ff6 <_malloc_r+0xd2>
 8014f80:	6821      	ldr	r1, [r4, #0]
 8014f82:	3503      	adds	r5, #3
 8014f84:	1a6d      	subs	r5, r5, r1
 8014f86:	f025 0503 	bic.w	r5, r5, #3
 8014f8a:	3508      	adds	r5, #8
 8014f8c:	2d0c      	cmp	r5, #12
 8014f8e:	bf38      	it	cc
 8014f90:	250c      	movcc	r5, #12
 8014f92:	4629      	mov	r1, r5
 8014f94:	4638      	mov	r0, r7
 8014f96:	f7ff ffa5 	bl	8014ee4 <sbrk_aligned>
 8014f9a:	3001      	adds	r0, #1
 8014f9c:	d02b      	beq.n	8014ff6 <_malloc_r+0xd2>
 8014f9e:	6823      	ldr	r3, [r4, #0]
 8014fa0:	442b      	add	r3, r5
 8014fa2:	6023      	str	r3, [r4, #0]
 8014fa4:	e00e      	b.n	8014fc4 <_malloc_r+0xa0>
 8014fa6:	6822      	ldr	r2, [r4, #0]
 8014fa8:	1b52      	subs	r2, r2, r5
 8014faa:	d41e      	bmi.n	8014fea <_malloc_r+0xc6>
 8014fac:	2a0b      	cmp	r2, #11
 8014fae:	d916      	bls.n	8014fde <_malloc_r+0xba>
 8014fb0:	1961      	adds	r1, r4, r5
 8014fb2:	42a3      	cmp	r3, r4
 8014fb4:	6025      	str	r5, [r4, #0]
 8014fb6:	bf18      	it	ne
 8014fb8:	6059      	strne	r1, [r3, #4]
 8014fba:	6863      	ldr	r3, [r4, #4]
 8014fbc:	bf08      	it	eq
 8014fbe:	6031      	streq	r1, [r6, #0]
 8014fc0:	5162      	str	r2, [r4, r5]
 8014fc2:	604b      	str	r3, [r1, #4]
 8014fc4:	4638      	mov	r0, r7
 8014fc6:	f104 060b 	add.w	r6, r4, #11
 8014fca:	f000 fdad 	bl	8015b28 <__malloc_unlock>
 8014fce:	f026 0607 	bic.w	r6, r6, #7
 8014fd2:	1d23      	adds	r3, r4, #4
 8014fd4:	1af2      	subs	r2, r6, r3
 8014fd6:	d0b6      	beq.n	8014f46 <_malloc_r+0x22>
 8014fd8:	1b9b      	subs	r3, r3, r6
 8014fda:	50a3      	str	r3, [r4, r2]
 8014fdc:	e7b3      	b.n	8014f46 <_malloc_r+0x22>
 8014fde:	6862      	ldr	r2, [r4, #4]
 8014fe0:	42a3      	cmp	r3, r4
 8014fe2:	bf0c      	ite	eq
 8014fe4:	6032      	streq	r2, [r6, #0]
 8014fe6:	605a      	strne	r2, [r3, #4]
 8014fe8:	e7ec      	b.n	8014fc4 <_malloc_r+0xa0>
 8014fea:	4623      	mov	r3, r4
 8014fec:	6864      	ldr	r4, [r4, #4]
 8014fee:	e7b2      	b.n	8014f56 <_malloc_r+0x32>
 8014ff0:	4634      	mov	r4, r6
 8014ff2:	6876      	ldr	r6, [r6, #4]
 8014ff4:	e7b9      	b.n	8014f6a <_malloc_r+0x46>
 8014ff6:	230c      	movs	r3, #12
 8014ff8:	603b      	str	r3, [r7, #0]
 8014ffa:	4638      	mov	r0, r7
 8014ffc:	f000 fd94 	bl	8015b28 <__malloc_unlock>
 8015000:	e7a1      	b.n	8014f46 <_malloc_r+0x22>
 8015002:	6025      	str	r5, [r4, #0]
 8015004:	e7de      	b.n	8014fc4 <_malloc_r+0xa0>
 8015006:	bf00      	nop
 8015008:	2000e8d0 	.word	0x2000e8d0

0801500c <cleanup_glue>:
 801500c:	b538      	push	{r3, r4, r5, lr}
 801500e:	460c      	mov	r4, r1
 8015010:	6809      	ldr	r1, [r1, #0]
 8015012:	4605      	mov	r5, r0
 8015014:	b109      	cbz	r1, 801501a <cleanup_glue+0xe>
 8015016:	f7ff fff9 	bl	801500c <cleanup_glue>
 801501a:	4621      	mov	r1, r4
 801501c:	4628      	mov	r0, r5
 801501e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015022:	f7ff bf13 	b.w	8014e4c <_free_r>
	...

08015028 <_reclaim_reent>:
 8015028:	4b2c      	ldr	r3, [pc, #176]	; (80150dc <_reclaim_reent+0xb4>)
 801502a:	681b      	ldr	r3, [r3, #0]
 801502c:	4283      	cmp	r3, r0
 801502e:	b570      	push	{r4, r5, r6, lr}
 8015030:	4604      	mov	r4, r0
 8015032:	d051      	beq.n	80150d8 <_reclaim_reent+0xb0>
 8015034:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8015036:	b143      	cbz	r3, 801504a <_reclaim_reent+0x22>
 8015038:	68db      	ldr	r3, [r3, #12]
 801503a:	2b00      	cmp	r3, #0
 801503c:	d14a      	bne.n	80150d4 <_reclaim_reent+0xac>
 801503e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015040:	6819      	ldr	r1, [r3, #0]
 8015042:	b111      	cbz	r1, 801504a <_reclaim_reent+0x22>
 8015044:	4620      	mov	r0, r4
 8015046:	f7ff ff01 	bl	8014e4c <_free_r>
 801504a:	6961      	ldr	r1, [r4, #20]
 801504c:	b111      	cbz	r1, 8015054 <_reclaim_reent+0x2c>
 801504e:	4620      	mov	r0, r4
 8015050:	f7ff fefc 	bl	8014e4c <_free_r>
 8015054:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8015056:	b111      	cbz	r1, 801505e <_reclaim_reent+0x36>
 8015058:	4620      	mov	r0, r4
 801505a:	f7ff fef7 	bl	8014e4c <_free_r>
 801505e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8015060:	b111      	cbz	r1, 8015068 <_reclaim_reent+0x40>
 8015062:	4620      	mov	r0, r4
 8015064:	f7ff fef2 	bl	8014e4c <_free_r>
 8015068:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801506a:	b111      	cbz	r1, 8015072 <_reclaim_reent+0x4a>
 801506c:	4620      	mov	r0, r4
 801506e:	f7ff feed 	bl	8014e4c <_free_r>
 8015072:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8015074:	b111      	cbz	r1, 801507c <_reclaim_reent+0x54>
 8015076:	4620      	mov	r0, r4
 8015078:	f7ff fee8 	bl	8014e4c <_free_r>
 801507c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 801507e:	b111      	cbz	r1, 8015086 <_reclaim_reent+0x5e>
 8015080:	4620      	mov	r0, r4
 8015082:	f7ff fee3 	bl	8014e4c <_free_r>
 8015086:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8015088:	b111      	cbz	r1, 8015090 <_reclaim_reent+0x68>
 801508a:	4620      	mov	r0, r4
 801508c:	f7ff fede 	bl	8014e4c <_free_r>
 8015090:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015092:	b111      	cbz	r1, 801509a <_reclaim_reent+0x72>
 8015094:	4620      	mov	r0, r4
 8015096:	f7ff fed9 	bl	8014e4c <_free_r>
 801509a:	69a3      	ldr	r3, [r4, #24]
 801509c:	b1e3      	cbz	r3, 80150d8 <_reclaim_reent+0xb0>
 801509e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80150a0:	4620      	mov	r0, r4
 80150a2:	4798      	blx	r3
 80150a4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80150a6:	b1b9      	cbz	r1, 80150d8 <_reclaim_reent+0xb0>
 80150a8:	4620      	mov	r0, r4
 80150aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80150ae:	f7ff bfad 	b.w	801500c <cleanup_glue>
 80150b2:	5949      	ldr	r1, [r1, r5]
 80150b4:	b941      	cbnz	r1, 80150c8 <_reclaim_reent+0xa0>
 80150b6:	3504      	adds	r5, #4
 80150b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80150ba:	2d80      	cmp	r5, #128	; 0x80
 80150bc:	68d9      	ldr	r1, [r3, #12]
 80150be:	d1f8      	bne.n	80150b2 <_reclaim_reent+0x8a>
 80150c0:	4620      	mov	r0, r4
 80150c2:	f7ff fec3 	bl	8014e4c <_free_r>
 80150c6:	e7ba      	b.n	801503e <_reclaim_reent+0x16>
 80150c8:	680e      	ldr	r6, [r1, #0]
 80150ca:	4620      	mov	r0, r4
 80150cc:	f7ff febe 	bl	8014e4c <_free_r>
 80150d0:	4631      	mov	r1, r6
 80150d2:	e7ef      	b.n	80150b4 <_reclaim_reent+0x8c>
 80150d4:	2500      	movs	r5, #0
 80150d6:	e7ef      	b.n	80150b8 <_reclaim_reent+0x90>
 80150d8:	bd70      	pop	{r4, r5, r6, pc}
 80150da:	bf00      	nop
 80150dc:	200002b4 	.word	0x200002b4

080150e0 <_sbrk_r>:
 80150e0:	b538      	push	{r3, r4, r5, lr}
 80150e2:	4d06      	ldr	r5, [pc, #24]	; (80150fc <_sbrk_r+0x1c>)
 80150e4:	2300      	movs	r3, #0
 80150e6:	4604      	mov	r4, r0
 80150e8:	4608      	mov	r0, r1
 80150ea:	602b      	str	r3, [r5, #0]
 80150ec:	f7ed ffa4 	bl	8003038 <_sbrk>
 80150f0:	1c43      	adds	r3, r0, #1
 80150f2:	d102      	bne.n	80150fa <_sbrk_r+0x1a>
 80150f4:	682b      	ldr	r3, [r5, #0]
 80150f6:	b103      	cbz	r3, 80150fa <_sbrk_r+0x1a>
 80150f8:	6023      	str	r3, [r4, #0]
 80150fa:	bd38      	pop	{r3, r4, r5, pc}
 80150fc:	2000e8d8 	.word	0x2000e8d8

08015100 <siprintf>:
 8015100:	b40e      	push	{r1, r2, r3}
 8015102:	b500      	push	{lr}
 8015104:	b09c      	sub	sp, #112	; 0x70
 8015106:	ab1d      	add	r3, sp, #116	; 0x74
 8015108:	9002      	str	r0, [sp, #8]
 801510a:	9006      	str	r0, [sp, #24]
 801510c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8015110:	4809      	ldr	r0, [pc, #36]	; (8015138 <siprintf+0x38>)
 8015112:	9107      	str	r1, [sp, #28]
 8015114:	9104      	str	r1, [sp, #16]
 8015116:	4909      	ldr	r1, [pc, #36]	; (801513c <siprintf+0x3c>)
 8015118:	f853 2b04 	ldr.w	r2, [r3], #4
 801511c:	9105      	str	r1, [sp, #20]
 801511e:	6800      	ldr	r0, [r0, #0]
 8015120:	9301      	str	r3, [sp, #4]
 8015122:	a902      	add	r1, sp, #8
 8015124:	f000 fd62 	bl	8015bec <_svfiprintf_r>
 8015128:	9b02      	ldr	r3, [sp, #8]
 801512a:	2200      	movs	r2, #0
 801512c:	701a      	strb	r2, [r3, #0]
 801512e:	b01c      	add	sp, #112	; 0x70
 8015130:	f85d eb04 	ldr.w	lr, [sp], #4
 8015134:	b003      	add	sp, #12
 8015136:	4770      	bx	lr
 8015138:	200002b4 	.word	0x200002b4
 801513c:	ffff0208 	.word	0xffff0208

08015140 <__sread>:
 8015140:	b510      	push	{r4, lr}
 8015142:	460c      	mov	r4, r1
 8015144:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015148:	f001 f93e 	bl	80163c8 <_read_r>
 801514c:	2800      	cmp	r0, #0
 801514e:	bfab      	itete	ge
 8015150:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8015152:	89a3      	ldrhlt	r3, [r4, #12]
 8015154:	181b      	addge	r3, r3, r0
 8015156:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801515a:	bfac      	ite	ge
 801515c:	6563      	strge	r3, [r4, #84]	; 0x54
 801515e:	81a3      	strhlt	r3, [r4, #12]
 8015160:	bd10      	pop	{r4, pc}

08015162 <__seofread>:
 8015162:	2000      	movs	r0, #0
 8015164:	4770      	bx	lr

08015166 <__swrite>:
 8015166:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801516a:	461f      	mov	r7, r3
 801516c:	898b      	ldrh	r3, [r1, #12]
 801516e:	05db      	lsls	r3, r3, #23
 8015170:	4605      	mov	r5, r0
 8015172:	460c      	mov	r4, r1
 8015174:	4616      	mov	r6, r2
 8015176:	d505      	bpl.n	8015184 <__swrite+0x1e>
 8015178:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801517c:	2302      	movs	r3, #2
 801517e:	2200      	movs	r2, #0
 8015180:	f000 fcba 	bl	8015af8 <_lseek_r>
 8015184:	89a3      	ldrh	r3, [r4, #12]
 8015186:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801518a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801518e:	81a3      	strh	r3, [r4, #12]
 8015190:	4632      	mov	r2, r6
 8015192:	463b      	mov	r3, r7
 8015194:	4628      	mov	r0, r5
 8015196:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801519a:	f000 bb3d 	b.w	8015818 <_write_r>

0801519e <__sseek>:
 801519e:	b510      	push	{r4, lr}
 80151a0:	460c      	mov	r4, r1
 80151a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80151a6:	f000 fca7 	bl	8015af8 <_lseek_r>
 80151aa:	1c43      	adds	r3, r0, #1
 80151ac:	89a3      	ldrh	r3, [r4, #12]
 80151ae:	bf15      	itete	ne
 80151b0:	6560      	strne	r0, [r4, #84]	; 0x54
 80151b2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80151b6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80151ba:	81a3      	strheq	r3, [r4, #12]
 80151bc:	bf18      	it	ne
 80151be:	81a3      	strhne	r3, [r4, #12]
 80151c0:	bd10      	pop	{r4, pc}

080151c2 <__sclose>:
 80151c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80151c6:	f000 bb57 	b.w	8015878 <_close_r>
	...

080151cc <strtok>:
 80151cc:	4b16      	ldr	r3, [pc, #88]	; (8015228 <strtok+0x5c>)
 80151ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80151d0:	681e      	ldr	r6, [r3, #0]
 80151d2:	6db4      	ldr	r4, [r6, #88]	; 0x58
 80151d4:	4605      	mov	r5, r0
 80151d6:	b9fc      	cbnz	r4, 8015218 <strtok+0x4c>
 80151d8:	2050      	movs	r0, #80	; 0x50
 80151da:	9101      	str	r1, [sp, #4]
 80151dc:	f7ff fb9e 	bl	801491c <malloc>
 80151e0:	9901      	ldr	r1, [sp, #4]
 80151e2:	65b0      	str	r0, [r6, #88]	; 0x58
 80151e4:	4602      	mov	r2, r0
 80151e6:	b920      	cbnz	r0, 80151f2 <strtok+0x26>
 80151e8:	4b10      	ldr	r3, [pc, #64]	; (801522c <strtok+0x60>)
 80151ea:	4811      	ldr	r0, [pc, #68]	; (8015230 <strtok+0x64>)
 80151ec:	2157      	movs	r1, #87	; 0x57
 80151ee:	f000 fb25 	bl	801583c <__assert_func>
 80151f2:	e9c0 4400 	strd	r4, r4, [r0]
 80151f6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80151fa:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80151fe:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8015202:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8015206:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 801520a:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 801520e:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8015212:	6184      	str	r4, [r0, #24]
 8015214:	7704      	strb	r4, [r0, #28]
 8015216:	6244      	str	r4, [r0, #36]	; 0x24
 8015218:	6db2      	ldr	r2, [r6, #88]	; 0x58
 801521a:	2301      	movs	r3, #1
 801521c:	4628      	mov	r0, r5
 801521e:	b002      	add	sp, #8
 8015220:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015224:	f000 b806 	b.w	8015234 <__strtok_r>
 8015228:	200002b4 	.word	0x200002b4
 801522c:	080179f4 	.word	0x080179f4
 8015230:	08017a0b 	.word	0x08017a0b

08015234 <__strtok_r>:
 8015234:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015236:	b908      	cbnz	r0, 801523c <__strtok_r+0x8>
 8015238:	6810      	ldr	r0, [r2, #0]
 801523a:	b188      	cbz	r0, 8015260 <__strtok_r+0x2c>
 801523c:	4604      	mov	r4, r0
 801523e:	4620      	mov	r0, r4
 8015240:	f814 5b01 	ldrb.w	r5, [r4], #1
 8015244:	460f      	mov	r7, r1
 8015246:	f817 6b01 	ldrb.w	r6, [r7], #1
 801524a:	b91e      	cbnz	r6, 8015254 <__strtok_r+0x20>
 801524c:	b965      	cbnz	r5, 8015268 <__strtok_r+0x34>
 801524e:	6015      	str	r5, [r2, #0]
 8015250:	4628      	mov	r0, r5
 8015252:	e005      	b.n	8015260 <__strtok_r+0x2c>
 8015254:	42b5      	cmp	r5, r6
 8015256:	d1f6      	bne.n	8015246 <__strtok_r+0x12>
 8015258:	2b00      	cmp	r3, #0
 801525a:	d1f0      	bne.n	801523e <__strtok_r+0xa>
 801525c:	6014      	str	r4, [r2, #0]
 801525e:	7003      	strb	r3, [r0, #0]
 8015260:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015262:	461c      	mov	r4, r3
 8015264:	e00c      	b.n	8015280 <__strtok_r+0x4c>
 8015266:	b915      	cbnz	r5, 801526e <__strtok_r+0x3a>
 8015268:	f814 3b01 	ldrb.w	r3, [r4], #1
 801526c:	460e      	mov	r6, r1
 801526e:	f816 5b01 	ldrb.w	r5, [r6], #1
 8015272:	42ab      	cmp	r3, r5
 8015274:	d1f7      	bne.n	8015266 <__strtok_r+0x32>
 8015276:	2b00      	cmp	r3, #0
 8015278:	d0f3      	beq.n	8015262 <__strtok_r+0x2e>
 801527a:	2300      	movs	r3, #0
 801527c:	f804 3c01 	strb.w	r3, [r4, #-1]
 8015280:	6014      	str	r4, [r2, #0]
 8015282:	e7ed      	b.n	8015260 <__strtok_r+0x2c>

08015284 <_strtol_l.constprop.0>:
 8015284:	2b01      	cmp	r3, #1
 8015286:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801528a:	d001      	beq.n	8015290 <_strtol_l.constprop.0+0xc>
 801528c:	2b24      	cmp	r3, #36	; 0x24
 801528e:	d906      	bls.n	801529e <_strtol_l.constprop.0+0x1a>
 8015290:	f7ff fa1e 	bl	80146d0 <__errno>
 8015294:	2316      	movs	r3, #22
 8015296:	6003      	str	r3, [r0, #0]
 8015298:	2000      	movs	r0, #0
 801529a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801529e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8015384 <_strtol_l.constprop.0+0x100>
 80152a2:	460d      	mov	r5, r1
 80152a4:	462e      	mov	r6, r5
 80152a6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80152aa:	f814 700c 	ldrb.w	r7, [r4, ip]
 80152ae:	f017 0708 	ands.w	r7, r7, #8
 80152b2:	d1f7      	bne.n	80152a4 <_strtol_l.constprop.0+0x20>
 80152b4:	2c2d      	cmp	r4, #45	; 0x2d
 80152b6:	d132      	bne.n	801531e <_strtol_l.constprop.0+0x9a>
 80152b8:	782c      	ldrb	r4, [r5, #0]
 80152ba:	2701      	movs	r7, #1
 80152bc:	1cb5      	adds	r5, r6, #2
 80152be:	2b00      	cmp	r3, #0
 80152c0:	d05b      	beq.n	801537a <_strtol_l.constprop.0+0xf6>
 80152c2:	2b10      	cmp	r3, #16
 80152c4:	d109      	bne.n	80152da <_strtol_l.constprop.0+0x56>
 80152c6:	2c30      	cmp	r4, #48	; 0x30
 80152c8:	d107      	bne.n	80152da <_strtol_l.constprop.0+0x56>
 80152ca:	782c      	ldrb	r4, [r5, #0]
 80152cc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80152d0:	2c58      	cmp	r4, #88	; 0x58
 80152d2:	d14d      	bne.n	8015370 <_strtol_l.constprop.0+0xec>
 80152d4:	786c      	ldrb	r4, [r5, #1]
 80152d6:	2310      	movs	r3, #16
 80152d8:	3502      	adds	r5, #2
 80152da:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80152de:	f108 38ff 	add.w	r8, r8, #4294967295
 80152e2:	f04f 0c00 	mov.w	ip, #0
 80152e6:	fbb8 f9f3 	udiv	r9, r8, r3
 80152ea:	4666      	mov	r6, ip
 80152ec:	fb03 8a19 	mls	sl, r3, r9, r8
 80152f0:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80152f4:	f1be 0f09 	cmp.w	lr, #9
 80152f8:	d816      	bhi.n	8015328 <_strtol_l.constprop.0+0xa4>
 80152fa:	4674      	mov	r4, lr
 80152fc:	42a3      	cmp	r3, r4
 80152fe:	dd24      	ble.n	801534a <_strtol_l.constprop.0+0xc6>
 8015300:	f1bc 0f00 	cmp.w	ip, #0
 8015304:	db1e      	blt.n	8015344 <_strtol_l.constprop.0+0xc0>
 8015306:	45b1      	cmp	r9, r6
 8015308:	d31c      	bcc.n	8015344 <_strtol_l.constprop.0+0xc0>
 801530a:	d101      	bne.n	8015310 <_strtol_l.constprop.0+0x8c>
 801530c:	45a2      	cmp	sl, r4
 801530e:	db19      	blt.n	8015344 <_strtol_l.constprop.0+0xc0>
 8015310:	fb06 4603 	mla	r6, r6, r3, r4
 8015314:	f04f 0c01 	mov.w	ip, #1
 8015318:	f815 4b01 	ldrb.w	r4, [r5], #1
 801531c:	e7e8      	b.n	80152f0 <_strtol_l.constprop.0+0x6c>
 801531e:	2c2b      	cmp	r4, #43	; 0x2b
 8015320:	bf04      	itt	eq
 8015322:	782c      	ldrbeq	r4, [r5, #0]
 8015324:	1cb5      	addeq	r5, r6, #2
 8015326:	e7ca      	b.n	80152be <_strtol_l.constprop.0+0x3a>
 8015328:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 801532c:	f1be 0f19 	cmp.w	lr, #25
 8015330:	d801      	bhi.n	8015336 <_strtol_l.constprop.0+0xb2>
 8015332:	3c37      	subs	r4, #55	; 0x37
 8015334:	e7e2      	b.n	80152fc <_strtol_l.constprop.0+0x78>
 8015336:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 801533a:	f1be 0f19 	cmp.w	lr, #25
 801533e:	d804      	bhi.n	801534a <_strtol_l.constprop.0+0xc6>
 8015340:	3c57      	subs	r4, #87	; 0x57
 8015342:	e7db      	b.n	80152fc <_strtol_l.constprop.0+0x78>
 8015344:	f04f 3cff 	mov.w	ip, #4294967295
 8015348:	e7e6      	b.n	8015318 <_strtol_l.constprop.0+0x94>
 801534a:	f1bc 0f00 	cmp.w	ip, #0
 801534e:	da05      	bge.n	801535c <_strtol_l.constprop.0+0xd8>
 8015350:	2322      	movs	r3, #34	; 0x22
 8015352:	6003      	str	r3, [r0, #0]
 8015354:	4646      	mov	r6, r8
 8015356:	b942      	cbnz	r2, 801536a <_strtol_l.constprop.0+0xe6>
 8015358:	4630      	mov	r0, r6
 801535a:	e79e      	b.n	801529a <_strtol_l.constprop.0+0x16>
 801535c:	b107      	cbz	r7, 8015360 <_strtol_l.constprop.0+0xdc>
 801535e:	4276      	negs	r6, r6
 8015360:	2a00      	cmp	r2, #0
 8015362:	d0f9      	beq.n	8015358 <_strtol_l.constprop.0+0xd4>
 8015364:	f1bc 0f00 	cmp.w	ip, #0
 8015368:	d000      	beq.n	801536c <_strtol_l.constprop.0+0xe8>
 801536a:	1e69      	subs	r1, r5, #1
 801536c:	6011      	str	r1, [r2, #0]
 801536e:	e7f3      	b.n	8015358 <_strtol_l.constprop.0+0xd4>
 8015370:	2430      	movs	r4, #48	; 0x30
 8015372:	2b00      	cmp	r3, #0
 8015374:	d1b1      	bne.n	80152da <_strtol_l.constprop.0+0x56>
 8015376:	2308      	movs	r3, #8
 8015378:	e7af      	b.n	80152da <_strtol_l.constprop.0+0x56>
 801537a:	2c30      	cmp	r4, #48	; 0x30
 801537c:	d0a5      	beq.n	80152ca <_strtol_l.constprop.0+0x46>
 801537e:	230a      	movs	r3, #10
 8015380:	e7ab      	b.n	80152da <_strtol_l.constprop.0+0x56>
 8015382:	bf00      	nop
 8015384:	08017ae1 	.word	0x08017ae1

08015388 <_strtol_r>:
 8015388:	f7ff bf7c 	b.w	8015284 <_strtol_l.constprop.0>

0801538c <strtol>:
 801538c:	4613      	mov	r3, r2
 801538e:	460a      	mov	r2, r1
 8015390:	4601      	mov	r1, r0
 8015392:	4802      	ldr	r0, [pc, #8]	; (801539c <strtol+0x10>)
 8015394:	6800      	ldr	r0, [r0, #0]
 8015396:	f7ff bf75 	b.w	8015284 <_strtol_l.constprop.0>
 801539a:	bf00      	nop
 801539c:	200002b4 	.word	0x200002b4

080153a0 <__tzcalc_limits>:
 80153a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80153a4:	4605      	mov	r5, r0
 80153a6:	f000 fba3 	bl	8015af0 <__gettzinfo>
 80153aa:	f240 73b1 	movw	r3, #1969	; 0x7b1
 80153ae:	429d      	cmp	r5, r3
 80153b0:	f340 8099 	ble.w	80154e6 <__tzcalc_limits+0x146>
 80153b4:	f46f 62f6 	mvn.w	r2, #1968	; 0x7b0
 80153b8:	18ac      	adds	r4, r5, r2
 80153ba:	f2a5 73b2 	subw	r3, r5, #1970	; 0x7b2
 80153be:	f240 126d 	movw	r2, #365	; 0x16d
 80153c2:	10a4      	asrs	r4, r4, #2
 80153c4:	fb02 4403 	mla	r4, r2, r3, r4
 80153c8:	f06f 0263 	mvn.w	r2, #99	; 0x63
 80153cc:	f2a5 736d 	subw	r3, r5, #1901	; 0x76d
 80153d0:	fb93 f3f2 	sdiv	r3, r3, r2
 80153d4:	441c      	add	r4, r3
 80153d6:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80153da:	f46f 61c8 	mvn.w	r1, #1600	; 0x640
 80153de:	fb95 fcf3 	sdiv	ip, r5, r3
 80153e2:	fb03 5c1c 	mls	ip, r3, ip, r5
 80153e6:	186a      	adds	r2, r5, r1
 80153e8:	fabc f68c 	clz	r6, ip
 80153ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80153f0:	f005 0303 	and.w	r3, r5, #3
 80153f4:	4414      	add	r4, r2
 80153f6:	2264      	movs	r2, #100	; 0x64
 80153f8:	6045      	str	r5, [r0, #4]
 80153fa:	fb95 f7f2 	sdiv	r7, r5, r2
 80153fe:	0976      	lsrs	r6, r6, #5
 8015400:	fb02 5717 	mls	r7, r2, r7, r5
 8015404:	4601      	mov	r1, r0
 8015406:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 801540a:	9300      	str	r3, [sp, #0]
 801540c:	f04f 0a07 	mov.w	sl, #7
 8015410:	7a0d      	ldrb	r5, [r1, #8]
 8015412:	694b      	ldr	r3, [r1, #20]
 8015414:	2d4a      	cmp	r5, #74	; 0x4a
 8015416:	d12d      	bne.n	8015474 <__tzcalc_limits+0xd4>
 8015418:	9a00      	ldr	r2, [sp, #0]
 801541a:	eb04 0e03 	add.w	lr, r4, r3
 801541e:	b902      	cbnz	r2, 8015422 <__tzcalc_limits+0x82>
 8015420:	b917      	cbnz	r7, 8015428 <__tzcalc_limits+0x88>
 8015422:	f1bc 0f00 	cmp.w	ip, #0
 8015426:	d123      	bne.n	8015470 <__tzcalc_limits+0xd0>
 8015428:	2b3b      	cmp	r3, #59	; 0x3b
 801542a:	bfd4      	ite	le
 801542c:	2300      	movle	r3, #0
 801542e:	2301      	movgt	r3, #1
 8015430:	4473      	add	r3, lr
 8015432:	3b01      	subs	r3, #1
 8015434:	698d      	ldr	r5, [r1, #24]
 8015436:	4a2d      	ldr	r2, [pc, #180]	; (80154ec <__tzcalc_limits+0x14c>)
 8015438:	ea4f 7ee5 	mov.w	lr, r5, asr #31
 801543c:	fbc3 5e02 	smlal	r5, lr, r3, r2
 8015440:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8015442:	18ed      	adds	r5, r5, r3
 8015444:	eb4e 73e3 	adc.w	r3, lr, r3, asr #31
 8015448:	e9c1 5308 	strd	r5, r3, [r1, #32]
 801544c:	3128      	adds	r1, #40	; 0x28
 801544e:	458b      	cmp	fp, r1
 8015450:	d1de      	bne.n	8015410 <__tzcalc_limits+0x70>
 8015452:	e9d0 1312 	ldrd	r1, r3, [r0, #72]	; 0x48
 8015456:	e9d0 4208 	ldrd	r4, r2, [r0, #32]
 801545a:	428c      	cmp	r4, r1
 801545c:	eb72 0303 	sbcs.w	r3, r2, r3
 8015460:	bfb4      	ite	lt
 8015462:	2301      	movlt	r3, #1
 8015464:	2300      	movge	r3, #0
 8015466:	6003      	str	r3, [r0, #0]
 8015468:	2001      	movs	r0, #1
 801546a:	b003      	add	sp, #12
 801546c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015470:	2300      	movs	r3, #0
 8015472:	e7dd      	b.n	8015430 <__tzcalc_limits+0x90>
 8015474:	2d44      	cmp	r5, #68	; 0x44
 8015476:	d101      	bne.n	801547c <__tzcalc_limits+0xdc>
 8015478:	4423      	add	r3, r4
 801547a:	e7db      	b.n	8015434 <__tzcalc_limits+0x94>
 801547c:	9a00      	ldr	r2, [sp, #0]
 801547e:	bb62      	cbnz	r2, 80154da <__tzcalc_limits+0x13a>
 8015480:	2f00      	cmp	r7, #0
 8015482:	bf0c      	ite	eq
 8015484:	4635      	moveq	r5, r6
 8015486:	2501      	movne	r5, #1
 8015488:	68ca      	ldr	r2, [r1, #12]
 801548a:	9201      	str	r2, [sp, #4]
 801548c:	4a18      	ldr	r2, [pc, #96]	; (80154f0 <__tzcalc_limits+0x150>)
 801548e:	f04f 0930 	mov.w	r9, #48	; 0x30
 8015492:	fb09 2505 	mla	r5, r9, r5, r2
 8015496:	46a6      	mov	lr, r4
 8015498:	f04f 0800 	mov.w	r8, #0
 801549c:	3d04      	subs	r5, #4
 801549e:	9a01      	ldr	r2, [sp, #4]
 80154a0:	f108 0801 	add.w	r8, r8, #1
 80154a4:	4542      	cmp	r2, r8
 80154a6:	f855 9028 	ldr.w	r9, [r5, r8, lsl #2]
 80154aa:	dc18      	bgt.n	80154de <__tzcalc_limits+0x13e>
 80154ac:	f10e 0504 	add.w	r5, lr, #4
 80154b0:	fb95 f8fa 	sdiv	r8, r5, sl
 80154b4:	ebc8 08c8 	rsb	r8, r8, r8, lsl #3
 80154b8:	eba5 0808 	sub.w	r8, r5, r8
 80154bc:	ebb3 0808 	subs.w	r8, r3, r8
 80154c0:	690b      	ldr	r3, [r1, #16]
 80154c2:	f103 33ff 	add.w	r3, r3, #4294967295
 80154c6:	bf48      	it	mi
 80154c8:	f108 0807 	addmi.w	r8, r8, #7
 80154cc:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80154d0:	4443      	add	r3, r8
 80154d2:	454b      	cmp	r3, r9
 80154d4:	da05      	bge.n	80154e2 <__tzcalc_limits+0x142>
 80154d6:	4473      	add	r3, lr
 80154d8:	e7ac      	b.n	8015434 <__tzcalc_limits+0x94>
 80154da:	4635      	mov	r5, r6
 80154dc:	e7d4      	b.n	8015488 <__tzcalc_limits+0xe8>
 80154de:	44ce      	add	lr, r9
 80154e0:	e7dd      	b.n	801549e <__tzcalc_limits+0xfe>
 80154e2:	3b07      	subs	r3, #7
 80154e4:	e7f5      	b.n	80154d2 <__tzcalc_limits+0x132>
 80154e6:	2000      	movs	r0, #0
 80154e8:	e7bf      	b.n	801546a <__tzcalc_limits+0xca>
 80154ea:	bf00      	nop
 80154ec:	00015180 	.word	0x00015180
 80154f0:	08017be4 	.word	0x08017be4

080154f4 <__tz_lock>:
 80154f4:	4801      	ldr	r0, [pc, #4]	; (80154fc <__tz_lock+0x8>)
 80154f6:	f7ff ba0c 	b.w	8014912 <__retarget_lock_acquire>
 80154fa:	bf00      	nop
 80154fc:	2000e8cc 	.word	0x2000e8cc

08015500 <__tz_unlock>:
 8015500:	4801      	ldr	r0, [pc, #4]	; (8015508 <__tz_unlock+0x8>)
 8015502:	f7ff ba08 	b.w	8014916 <__retarget_lock_release>
 8015506:	bf00      	nop
 8015508:	2000e8cc 	.word	0x2000e8cc

0801550c <_tzset_unlocked>:
 801550c:	4b01      	ldr	r3, [pc, #4]	; (8015514 <_tzset_unlocked+0x8>)
 801550e:	6818      	ldr	r0, [r3, #0]
 8015510:	f000 b802 	b.w	8015518 <_tzset_unlocked_r>
 8015514:	200002b4 	.word	0x200002b4

08015518 <_tzset_unlocked_r>:
 8015518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801551c:	b08d      	sub	sp, #52	; 0x34
 801551e:	4607      	mov	r7, r0
 8015520:	f000 fae6 	bl	8015af0 <__gettzinfo>
 8015524:	49b0      	ldr	r1, [pc, #704]	; (80157e8 <_tzset_unlocked_r+0x2d0>)
 8015526:	4eb1      	ldr	r6, [pc, #708]	; (80157ec <_tzset_unlocked_r+0x2d4>)
 8015528:	4605      	mov	r5, r0
 801552a:	4638      	mov	r0, r7
 801552c:	f000 fad8 	bl	8015ae0 <_getenv_r>
 8015530:	4604      	mov	r4, r0
 8015532:	b970      	cbnz	r0, 8015552 <_tzset_unlocked_r+0x3a>
 8015534:	4bae      	ldr	r3, [pc, #696]	; (80157f0 <_tzset_unlocked_r+0x2d8>)
 8015536:	4aaf      	ldr	r2, [pc, #700]	; (80157f4 <_tzset_unlocked_r+0x2dc>)
 8015538:	6018      	str	r0, [r3, #0]
 801553a:	4baf      	ldr	r3, [pc, #700]	; (80157f8 <_tzset_unlocked_r+0x2e0>)
 801553c:	6018      	str	r0, [r3, #0]
 801553e:	4baf      	ldr	r3, [pc, #700]	; (80157fc <_tzset_unlocked_r+0x2e4>)
 8015540:	6830      	ldr	r0, [r6, #0]
 8015542:	e9c3 2200 	strd	r2, r2, [r3]
 8015546:	f7ff f9f1 	bl	801492c <free>
 801554a:	6034      	str	r4, [r6, #0]
 801554c:	b00d      	add	sp, #52	; 0x34
 801554e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015552:	6831      	ldr	r1, [r6, #0]
 8015554:	2900      	cmp	r1, #0
 8015556:	d162      	bne.n	801561e <_tzset_unlocked_r+0x106>
 8015558:	6830      	ldr	r0, [r6, #0]
 801555a:	f7ff f9e7 	bl	801492c <free>
 801555e:	4620      	mov	r0, r4
 8015560:	f7ea fe40 	bl	80001e4 <strlen>
 8015564:	1c41      	adds	r1, r0, #1
 8015566:	4638      	mov	r0, r7
 8015568:	f7ff fcdc 	bl	8014f24 <_malloc_r>
 801556c:	6030      	str	r0, [r6, #0]
 801556e:	2800      	cmp	r0, #0
 8015570:	d15a      	bne.n	8015628 <_tzset_unlocked_r+0x110>
 8015572:	7823      	ldrb	r3, [r4, #0]
 8015574:	4aa2      	ldr	r2, [pc, #648]	; (8015800 <_tzset_unlocked_r+0x2e8>)
 8015576:	49a3      	ldr	r1, [pc, #652]	; (8015804 <_tzset_unlocked_r+0x2ec>)
 8015578:	2b3a      	cmp	r3, #58	; 0x3a
 801557a:	bf08      	it	eq
 801557c:	3401      	addeq	r4, #1
 801557e:	ae0a      	add	r6, sp, #40	; 0x28
 8015580:	4633      	mov	r3, r6
 8015582:	4620      	mov	r0, r4
 8015584:	f000 ff32 	bl	80163ec <siscanf>
 8015588:	2800      	cmp	r0, #0
 801558a:	dddf      	ble.n	801554c <_tzset_unlocked_r+0x34>
 801558c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801558e:	18e7      	adds	r7, r4, r3
 8015590:	5ce3      	ldrb	r3, [r4, r3]
 8015592:	2b2d      	cmp	r3, #45	; 0x2d
 8015594:	d14c      	bne.n	8015630 <_tzset_unlocked_r+0x118>
 8015596:	3701      	adds	r7, #1
 8015598:	f04f 38ff 	mov.w	r8, #4294967295
 801559c:	f10d 0a20 	add.w	sl, sp, #32
 80155a0:	f10d 0b1e 	add.w	fp, sp, #30
 80155a4:	2400      	movs	r4, #0
 80155a6:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 80155aa:	4997      	ldr	r1, [pc, #604]	; (8015808 <_tzset_unlocked_r+0x2f0>)
 80155ac:	9603      	str	r6, [sp, #12]
 80155ae:	f8cd b000 	str.w	fp, [sp]
 80155b2:	4633      	mov	r3, r6
 80155b4:	aa07      	add	r2, sp, #28
 80155b6:	4638      	mov	r0, r7
 80155b8:	f8ad 401e 	strh.w	r4, [sp, #30]
 80155bc:	f8ad 4020 	strh.w	r4, [sp, #32]
 80155c0:	f000 ff14 	bl	80163ec <siscanf>
 80155c4:	42a0      	cmp	r0, r4
 80155c6:	ddc1      	ble.n	801554c <_tzset_unlocked_r+0x34>
 80155c8:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 80155cc:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 80155d0:	f8df 9240 	ldr.w	r9, [pc, #576]	; 8015814 <_tzset_unlocked_r+0x2fc>
 80155d4:	213c      	movs	r1, #60	; 0x3c
 80155d6:	fb01 3302 	mla	r3, r1, r2, r3
 80155da:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 80155de:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80155e2:	fb01 3302 	mla	r3, r1, r2, r3
 80155e6:	fb08 f303 	mul.w	r3, r8, r3
 80155ea:	f8df 8210 	ldr.w	r8, [pc, #528]	; 80157fc <_tzset_unlocked_r+0x2e4>
 80155ee:	62ab      	str	r3, [r5, #40]	; 0x28
 80155f0:	4b83      	ldr	r3, [pc, #524]	; (8015800 <_tzset_unlocked_r+0x2e8>)
 80155f2:	f8c8 3000 	str.w	r3, [r8]
 80155f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80155f8:	4982      	ldr	r1, [pc, #520]	; (8015804 <_tzset_unlocked_r+0x2ec>)
 80155fa:	441f      	add	r7, r3
 80155fc:	464a      	mov	r2, r9
 80155fe:	4633      	mov	r3, r6
 8015600:	4638      	mov	r0, r7
 8015602:	f000 fef3 	bl	80163ec <siscanf>
 8015606:	42a0      	cmp	r0, r4
 8015608:	dc18      	bgt.n	801563c <_tzset_unlocked_r+0x124>
 801560a:	f8d8 3000 	ldr.w	r3, [r8]
 801560e:	f8c8 3004 	str.w	r3, [r8, #4]
 8015612:	4b77      	ldr	r3, [pc, #476]	; (80157f0 <_tzset_unlocked_r+0x2d8>)
 8015614:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8015616:	601a      	str	r2, [r3, #0]
 8015618:	4b77      	ldr	r3, [pc, #476]	; (80157f8 <_tzset_unlocked_r+0x2e0>)
 801561a:	601c      	str	r4, [r3, #0]
 801561c:	e796      	b.n	801554c <_tzset_unlocked_r+0x34>
 801561e:	f7ea fdd7 	bl	80001d0 <strcmp>
 8015622:	2800      	cmp	r0, #0
 8015624:	d198      	bne.n	8015558 <_tzset_unlocked_r+0x40>
 8015626:	e791      	b.n	801554c <_tzset_unlocked_r+0x34>
 8015628:	4621      	mov	r1, r4
 801562a:	f000 ff0b 	bl	8016444 <strcpy>
 801562e:	e7a0      	b.n	8015572 <_tzset_unlocked_r+0x5a>
 8015630:	2b2b      	cmp	r3, #43	; 0x2b
 8015632:	bf08      	it	eq
 8015634:	3701      	addeq	r7, #1
 8015636:	f04f 0801 	mov.w	r8, #1
 801563a:	e7af      	b.n	801559c <_tzset_unlocked_r+0x84>
 801563c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801563e:	f8c8 9004 	str.w	r9, [r8, #4]
 8015642:	18fc      	adds	r4, r7, r3
 8015644:	5cfb      	ldrb	r3, [r7, r3]
 8015646:	2b2d      	cmp	r3, #45	; 0x2d
 8015648:	f040 808b 	bne.w	8015762 <_tzset_unlocked_r+0x24a>
 801564c:	3401      	adds	r4, #1
 801564e:	f04f 37ff 	mov.w	r7, #4294967295
 8015652:	2300      	movs	r3, #0
 8015654:	f8ad 301c 	strh.w	r3, [sp, #28]
 8015658:	f8ad 301e 	strh.w	r3, [sp, #30]
 801565c:	f8ad 3020 	strh.w	r3, [sp, #32]
 8015660:	930a      	str	r3, [sp, #40]	; 0x28
 8015662:	e9cd a602 	strd	sl, r6, [sp, #8]
 8015666:	e9cd b600 	strd	fp, r6, [sp]
 801566a:	4967      	ldr	r1, [pc, #412]	; (8015808 <_tzset_unlocked_r+0x2f0>)
 801566c:	4633      	mov	r3, r6
 801566e:	aa07      	add	r2, sp, #28
 8015670:	4620      	mov	r0, r4
 8015672:	f000 febb 	bl	80163ec <siscanf>
 8015676:	2800      	cmp	r0, #0
 8015678:	dc78      	bgt.n	801576c <_tzset_unlocked_r+0x254>
 801567a:	6aab      	ldr	r3, [r5, #40]	; 0x28
 801567c:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 8015680:	652b      	str	r3, [r5, #80]	; 0x50
 8015682:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015684:	462f      	mov	r7, r5
 8015686:	441c      	add	r4, r3
 8015688:	f04f 0900 	mov.w	r9, #0
 801568c:	7823      	ldrb	r3, [r4, #0]
 801568e:	2b2c      	cmp	r3, #44	; 0x2c
 8015690:	bf08      	it	eq
 8015692:	3401      	addeq	r4, #1
 8015694:	f894 8000 	ldrb.w	r8, [r4]
 8015698:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 801569c:	d178      	bne.n	8015790 <_tzset_unlocked_r+0x278>
 801569e:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 80156a2:	e9cd 6301 	strd	r6, r3, [sp, #4]
 80156a6:	ab09      	add	r3, sp, #36	; 0x24
 80156a8:	9300      	str	r3, [sp, #0]
 80156aa:	4958      	ldr	r1, [pc, #352]	; (801580c <_tzset_unlocked_r+0x2f4>)
 80156ac:	9603      	str	r6, [sp, #12]
 80156ae:	4633      	mov	r3, r6
 80156b0:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 80156b4:	4620      	mov	r0, r4
 80156b6:	f000 fe99 	bl	80163ec <siscanf>
 80156ba:	2803      	cmp	r0, #3
 80156bc:	f47f af46 	bne.w	801554c <_tzset_unlocked_r+0x34>
 80156c0:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 80156c4:	1e4b      	subs	r3, r1, #1
 80156c6:	2b0b      	cmp	r3, #11
 80156c8:	f63f af40 	bhi.w	801554c <_tzset_unlocked_r+0x34>
 80156cc:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 80156d0:	1e53      	subs	r3, r2, #1
 80156d2:	2b04      	cmp	r3, #4
 80156d4:	f63f af3a 	bhi.w	801554c <_tzset_unlocked_r+0x34>
 80156d8:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 80156dc:	2b06      	cmp	r3, #6
 80156de:	f63f af35 	bhi.w	801554c <_tzset_unlocked_r+0x34>
 80156e2:	e9c7 1203 	strd	r1, r2, [r7, #12]
 80156e6:	f887 8008 	strb.w	r8, [r7, #8]
 80156ea:	617b      	str	r3, [r7, #20]
 80156ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80156ee:	eb04 0803 	add.w	r8, r4, r3
 80156f2:	2302      	movs	r3, #2
 80156f4:	f8ad 301c 	strh.w	r3, [sp, #28]
 80156f8:	2300      	movs	r3, #0
 80156fa:	f8ad 301e 	strh.w	r3, [sp, #30]
 80156fe:	f8ad 3020 	strh.w	r3, [sp, #32]
 8015702:	930a      	str	r3, [sp, #40]	; 0x28
 8015704:	f898 3000 	ldrb.w	r3, [r8]
 8015708:	2b2f      	cmp	r3, #47	; 0x2f
 801570a:	d109      	bne.n	8015720 <_tzset_unlocked_r+0x208>
 801570c:	e9cd a602 	strd	sl, r6, [sp, #8]
 8015710:	e9cd b600 	strd	fp, r6, [sp]
 8015714:	493e      	ldr	r1, [pc, #248]	; (8015810 <_tzset_unlocked_r+0x2f8>)
 8015716:	4633      	mov	r3, r6
 8015718:	aa07      	add	r2, sp, #28
 801571a:	4640      	mov	r0, r8
 801571c:	f000 fe66 	bl	80163ec <siscanf>
 8015720:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8015724:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 8015728:	213c      	movs	r1, #60	; 0x3c
 801572a:	fb01 3302 	mla	r3, r1, r2, r3
 801572e:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 8015732:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8015736:	fb01 3302 	mla	r3, r1, r2, r3
 801573a:	61bb      	str	r3, [r7, #24]
 801573c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801573e:	3728      	adds	r7, #40	; 0x28
 8015740:	4444      	add	r4, r8
 8015742:	f1b9 0f00 	cmp.w	r9, #0
 8015746:	d020      	beq.n	801578a <_tzset_unlocked_r+0x272>
 8015748:	6868      	ldr	r0, [r5, #4]
 801574a:	f7ff fe29 	bl	80153a0 <__tzcalc_limits>
 801574e:	4b28      	ldr	r3, [pc, #160]	; (80157f0 <_tzset_unlocked_r+0x2d8>)
 8015750:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8015752:	601a      	str	r2, [r3, #0]
 8015754:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8015756:	1a9b      	subs	r3, r3, r2
 8015758:	4a27      	ldr	r2, [pc, #156]	; (80157f8 <_tzset_unlocked_r+0x2e0>)
 801575a:	bf18      	it	ne
 801575c:	2301      	movne	r3, #1
 801575e:	6013      	str	r3, [r2, #0]
 8015760:	e6f4      	b.n	801554c <_tzset_unlocked_r+0x34>
 8015762:	2b2b      	cmp	r3, #43	; 0x2b
 8015764:	bf08      	it	eq
 8015766:	3401      	addeq	r4, #1
 8015768:	2701      	movs	r7, #1
 801576a:	e772      	b.n	8015652 <_tzset_unlocked_r+0x13a>
 801576c:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8015770:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 8015774:	213c      	movs	r1, #60	; 0x3c
 8015776:	fb01 3302 	mla	r3, r1, r2, r3
 801577a:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 801577e:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8015782:	fb01 3302 	mla	r3, r1, r2, r3
 8015786:	437b      	muls	r3, r7
 8015788:	e77a      	b.n	8015680 <_tzset_unlocked_r+0x168>
 801578a:	f04f 0901 	mov.w	r9, #1
 801578e:	e77d      	b.n	801568c <_tzset_unlocked_r+0x174>
 8015790:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 8015794:	bf06      	itte	eq
 8015796:	3401      	addeq	r4, #1
 8015798:	4643      	moveq	r3, r8
 801579a:	2344      	movne	r3, #68	; 0x44
 801579c:	220a      	movs	r2, #10
 801579e:	a90b      	add	r1, sp, #44	; 0x2c
 80157a0:	4620      	mov	r0, r4
 80157a2:	9305      	str	r3, [sp, #20]
 80157a4:	f000 fede 	bl	8016564 <strtoul>
 80157a8:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 80157ac:	9b05      	ldr	r3, [sp, #20]
 80157ae:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 80157b2:	45a0      	cmp	r8, r4
 80157b4:	d114      	bne.n	80157e0 <_tzset_unlocked_r+0x2c8>
 80157b6:	234d      	movs	r3, #77	; 0x4d
 80157b8:	f1b9 0f00 	cmp.w	r9, #0
 80157bc:	d107      	bne.n	80157ce <_tzset_unlocked_r+0x2b6>
 80157be:	722b      	strb	r3, [r5, #8]
 80157c0:	2103      	movs	r1, #3
 80157c2:	2302      	movs	r3, #2
 80157c4:	e9c5 1303 	strd	r1, r3, [r5, #12]
 80157c8:	f8c5 9014 	str.w	r9, [r5, #20]
 80157cc:	e791      	b.n	80156f2 <_tzset_unlocked_r+0x1da>
 80157ce:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 80157d2:	220b      	movs	r2, #11
 80157d4:	2301      	movs	r3, #1
 80157d6:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 80157da:	2300      	movs	r3, #0
 80157dc:	63eb      	str	r3, [r5, #60]	; 0x3c
 80157de:	e788      	b.n	80156f2 <_tzset_unlocked_r+0x1da>
 80157e0:	b280      	uxth	r0, r0
 80157e2:	723b      	strb	r3, [r7, #8]
 80157e4:	6178      	str	r0, [r7, #20]
 80157e6:	e784      	b.n	80156f2 <_tzset_unlocked_r+0x1da>
 80157e8:	08017a68 	.word	0x08017a68
 80157ec:	2000e8f4 	.word	0x2000e8f4
 80157f0:	2000e8fc 	.word	0x2000e8fc
 80157f4:	08017a6b 	.word	0x08017a6b
 80157f8:	2000e8f8 	.word	0x2000e8f8
 80157fc:	20000318 	.word	0x20000318
 8015800:	2000e8e7 	.word	0x2000e8e7
 8015804:	08017a6f 	.word	0x08017a6f
 8015808:	08017a92 	.word	0x08017a92
 801580c:	08017a7e 	.word	0x08017a7e
 8015810:	08017a91 	.word	0x08017a91
 8015814:	2000e8dc 	.word	0x2000e8dc

08015818 <_write_r>:
 8015818:	b538      	push	{r3, r4, r5, lr}
 801581a:	4d07      	ldr	r5, [pc, #28]	; (8015838 <_write_r+0x20>)
 801581c:	4604      	mov	r4, r0
 801581e:	4608      	mov	r0, r1
 8015820:	4611      	mov	r1, r2
 8015822:	2200      	movs	r2, #0
 8015824:	602a      	str	r2, [r5, #0]
 8015826:	461a      	mov	r2, r3
 8015828:	f7ed fbb5 	bl	8002f96 <_write>
 801582c:	1c43      	adds	r3, r0, #1
 801582e:	d102      	bne.n	8015836 <_write_r+0x1e>
 8015830:	682b      	ldr	r3, [r5, #0]
 8015832:	b103      	cbz	r3, 8015836 <_write_r+0x1e>
 8015834:	6023      	str	r3, [r4, #0]
 8015836:	bd38      	pop	{r3, r4, r5, pc}
 8015838:	2000e8d8 	.word	0x2000e8d8

0801583c <__assert_func>:
 801583c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801583e:	4614      	mov	r4, r2
 8015840:	461a      	mov	r2, r3
 8015842:	4b09      	ldr	r3, [pc, #36]	; (8015868 <__assert_func+0x2c>)
 8015844:	681b      	ldr	r3, [r3, #0]
 8015846:	4605      	mov	r5, r0
 8015848:	68d8      	ldr	r0, [r3, #12]
 801584a:	b14c      	cbz	r4, 8015860 <__assert_func+0x24>
 801584c:	4b07      	ldr	r3, [pc, #28]	; (801586c <__assert_func+0x30>)
 801584e:	9100      	str	r1, [sp, #0]
 8015850:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015854:	4906      	ldr	r1, [pc, #24]	; (8015870 <__assert_func+0x34>)
 8015856:	462b      	mov	r3, r5
 8015858:	f000 f8f4 	bl	8015a44 <fiprintf>
 801585c:	f000 ff4c 	bl	80166f8 <abort>
 8015860:	4b04      	ldr	r3, [pc, #16]	; (8015874 <__assert_func+0x38>)
 8015862:	461c      	mov	r4, r3
 8015864:	e7f3      	b.n	801584e <__assert_func+0x12>
 8015866:	bf00      	nop
 8015868:	200002b4 	.word	0x200002b4
 801586c:	08017aa4 	.word	0x08017aa4
 8015870:	08017ab1 	.word	0x08017ab1
 8015874:	08017adf 	.word	0x08017adf

08015878 <_close_r>:
 8015878:	b538      	push	{r3, r4, r5, lr}
 801587a:	4d06      	ldr	r5, [pc, #24]	; (8015894 <_close_r+0x1c>)
 801587c:	2300      	movs	r3, #0
 801587e:	4604      	mov	r4, r0
 8015880:	4608      	mov	r0, r1
 8015882:	602b      	str	r3, [r5, #0]
 8015884:	f7ed fba3 	bl	8002fce <_close>
 8015888:	1c43      	adds	r3, r0, #1
 801588a:	d102      	bne.n	8015892 <_close_r+0x1a>
 801588c:	682b      	ldr	r3, [r5, #0]
 801588e:	b103      	cbz	r3, 8015892 <_close_r+0x1a>
 8015890:	6023      	str	r3, [r4, #0]
 8015892:	bd38      	pop	{r3, r4, r5, pc}
 8015894:	2000e8d8 	.word	0x2000e8d8

08015898 <div>:
 8015898:	2900      	cmp	r1, #0
 801589a:	b510      	push	{r4, lr}
 801589c:	fb91 f4f2 	sdiv	r4, r1, r2
 80158a0:	fb02 1314 	mls	r3, r2, r4, r1
 80158a4:	db06      	blt.n	80158b4 <div+0x1c>
 80158a6:	2b00      	cmp	r3, #0
 80158a8:	da01      	bge.n	80158ae <div+0x16>
 80158aa:	3401      	adds	r4, #1
 80158ac:	1a9b      	subs	r3, r3, r2
 80158ae:	e9c0 4300 	strd	r4, r3, [r0]
 80158b2:	bd10      	pop	{r4, pc}
 80158b4:	2b00      	cmp	r3, #0
 80158b6:	bfc4      	itt	gt
 80158b8:	f104 34ff 	addgt.w	r4, r4, #4294967295
 80158bc:	189b      	addgt	r3, r3, r2
 80158be:	e7f6      	b.n	80158ae <div+0x16>

080158c0 <__sflush_r>:
 80158c0:	898a      	ldrh	r2, [r1, #12]
 80158c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80158c6:	4605      	mov	r5, r0
 80158c8:	0710      	lsls	r0, r2, #28
 80158ca:	460c      	mov	r4, r1
 80158cc:	d458      	bmi.n	8015980 <__sflush_r+0xc0>
 80158ce:	684b      	ldr	r3, [r1, #4]
 80158d0:	2b00      	cmp	r3, #0
 80158d2:	dc05      	bgt.n	80158e0 <__sflush_r+0x20>
 80158d4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80158d6:	2b00      	cmp	r3, #0
 80158d8:	dc02      	bgt.n	80158e0 <__sflush_r+0x20>
 80158da:	2000      	movs	r0, #0
 80158dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80158e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80158e2:	2e00      	cmp	r6, #0
 80158e4:	d0f9      	beq.n	80158da <__sflush_r+0x1a>
 80158e6:	2300      	movs	r3, #0
 80158e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80158ec:	682f      	ldr	r7, [r5, #0]
 80158ee:	602b      	str	r3, [r5, #0]
 80158f0:	d032      	beq.n	8015958 <__sflush_r+0x98>
 80158f2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80158f4:	89a3      	ldrh	r3, [r4, #12]
 80158f6:	075a      	lsls	r2, r3, #29
 80158f8:	d505      	bpl.n	8015906 <__sflush_r+0x46>
 80158fa:	6863      	ldr	r3, [r4, #4]
 80158fc:	1ac0      	subs	r0, r0, r3
 80158fe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8015900:	b10b      	cbz	r3, 8015906 <__sflush_r+0x46>
 8015902:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8015904:	1ac0      	subs	r0, r0, r3
 8015906:	2300      	movs	r3, #0
 8015908:	4602      	mov	r2, r0
 801590a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801590c:	6a21      	ldr	r1, [r4, #32]
 801590e:	4628      	mov	r0, r5
 8015910:	47b0      	blx	r6
 8015912:	1c43      	adds	r3, r0, #1
 8015914:	89a3      	ldrh	r3, [r4, #12]
 8015916:	d106      	bne.n	8015926 <__sflush_r+0x66>
 8015918:	6829      	ldr	r1, [r5, #0]
 801591a:	291d      	cmp	r1, #29
 801591c:	d82c      	bhi.n	8015978 <__sflush_r+0xb8>
 801591e:	4a2a      	ldr	r2, [pc, #168]	; (80159c8 <__sflush_r+0x108>)
 8015920:	40ca      	lsrs	r2, r1
 8015922:	07d6      	lsls	r6, r2, #31
 8015924:	d528      	bpl.n	8015978 <__sflush_r+0xb8>
 8015926:	2200      	movs	r2, #0
 8015928:	6062      	str	r2, [r4, #4]
 801592a:	04d9      	lsls	r1, r3, #19
 801592c:	6922      	ldr	r2, [r4, #16]
 801592e:	6022      	str	r2, [r4, #0]
 8015930:	d504      	bpl.n	801593c <__sflush_r+0x7c>
 8015932:	1c42      	adds	r2, r0, #1
 8015934:	d101      	bne.n	801593a <__sflush_r+0x7a>
 8015936:	682b      	ldr	r3, [r5, #0]
 8015938:	b903      	cbnz	r3, 801593c <__sflush_r+0x7c>
 801593a:	6560      	str	r0, [r4, #84]	; 0x54
 801593c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801593e:	602f      	str	r7, [r5, #0]
 8015940:	2900      	cmp	r1, #0
 8015942:	d0ca      	beq.n	80158da <__sflush_r+0x1a>
 8015944:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015948:	4299      	cmp	r1, r3
 801594a:	d002      	beq.n	8015952 <__sflush_r+0x92>
 801594c:	4628      	mov	r0, r5
 801594e:	f7ff fa7d 	bl	8014e4c <_free_r>
 8015952:	2000      	movs	r0, #0
 8015954:	6360      	str	r0, [r4, #52]	; 0x34
 8015956:	e7c1      	b.n	80158dc <__sflush_r+0x1c>
 8015958:	6a21      	ldr	r1, [r4, #32]
 801595a:	2301      	movs	r3, #1
 801595c:	4628      	mov	r0, r5
 801595e:	47b0      	blx	r6
 8015960:	1c41      	adds	r1, r0, #1
 8015962:	d1c7      	bne.n	80158f4 <__sflush_r+0x34>
 8015964:	682b      	ldr	r3, [r5, #0]
 8015966:	2b00      	cmp	r3, #0
 8015968:	d0c4      	beq.n	80158f4 <__sflush_r+0x34>
 801596a:	2b1d      	cmp	r3, #29
 801596c:	d001      	beq.n	8015972 <__sflush_r+0xb2>
 801596e:	2b16      	cmp	r3, #22
 8015970:	d101      	bne.n	8015976 <__sflush_r+0xb6>
 8015972:	602f      	str	r7, [r5, #0]
 8015974:	e7b1      	b.n	80158da <__sflush_r+0x1a>
 8015976:	89a3      	ldrh	r3, [r4, #12]
 8015978:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801597c:	81a3      	strh	r3, [r4, #12]
 801597e:	e7ad      	b.n	80158dc <__sflush_r+0x1c>
 8015980:	690f      	ldr	r7, [r1, #16]
 8015982:	2f00      	cmp	r7, #0
 8015984:	d0a9      	beq.n	80158da <__sflush_r+0x1a>
 8015986:	0793      	lsls	r3, r2, #30
 8015988:	680e      	ldr	r6, [r1, #0]
 801598a:	bf08      	it	eq
 801598c:	694b      	ldreq	r3, [r1, #20]
 801598e:	600f      	str	r7, [r1, #0]
 8015990:	bf18      	it	ne
 8015992:	2300      	movne	r3, #0
 8015994:	eba6 0807 	sub.w	r8, r6, r7
 8015998:	608b      	str	r3, [r1, #8]
 801599a:	f1b8 0f00 	cmp.w	r8, #0
 801599e:	dd9c      	ble.n	80158da <__sflush_r+0x1a>
 80159a0:	6a21      	ldr	r1, [r4, #32]
 80159a2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80159a4:	4643      	mov	r3, r8
 80159a6:	463a      	mov	r2, r7
 80159a8:	4628      	mov	r0, r5
 80159aa:	47b0      	blx	r6
 80159ac:	2800      	cmp	r0, #0
 80159ae:	dc06      	bgt.n	80159be <__sflush_r+0xfe>
 80159b0:	89a3      	ldrh	r3, [r4, #12]
 80159b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80159b6:	81a3      	strh	r3, [r4, #12]
 80159b8:	f04f 30ff 	mov.w	r0, #4294967295
 80159bc:	e78e      	b.n	80158dc <__sflush_r+0x1c>
 80159be:	4407      	add	r7, r0
 80159c0:	eba8 0800 	sub.w	r8, r8, r0
 80159c4:	e7e9      	b.n	801599a <__sflush_r+0xda>
 80159c6:	bf00      	nop
 80159c8:	20400001 	.word	0x20400001

080159cc <_fflush_r>:
 80159cc:	b538      	push	{r3, r4, r5, lr}
 80159ce:	690b      	ldr	r3, [r1, #16]
 80159d0:	4605      	mov	r5, r0
 80159d2:	460c      	mov	r4, r1
 80159d4:	b913      	cbnz	r3, 80159dc <_fflush_r+0x10>
 80159d6:	2500      	movs	r5, #0
 80159d8:	4628      	mov	r0, r5
 80159da:	bd38      	pop	{r3, r4, r5, pc}
 80159dc:	b118      	cbz	r0, 80159e6 <_fflush_r+0x1a>
 80159de:	6983      	ldr	r3, [r0, #24]
 80159e0:	b90b      	cbnz	r3, 80159e6 <_fflush_r+0x1a>
 80159e2:	f7fe fed3 	bl	801478c <__sinit>
 80159e6:	4b14      	ldr	r3, [pc, #80]	; (8015a38 <_fflush_r+0x6c>)
 80159e8:	429c      	cmp	r4, r3
 80159ea:	d11b      	bne.n	8015a24 <_fflush_r+0x58>
 80159ec:	686c      	ldr	r4, [r5, #4]
 80159ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80159f2:	2b00      	cmp	r3, #0
 80159f4:	d0ef      	beq.n	80159d6 <_fflush_r+0xa>
 80159f6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80159f8:	07d0      	lsls	r0, r2, #31
 80159fa:	d404      	bmi.n	8015a06 <_fflush_r+0x3a>
 80159fc:	0599      	lsls	r1, r3, #22
 80159fe:	d402      	bmi.n	8015a06 <_fflush_r+0x3a>
 8015a00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015a02:	f7fe ff87 	bl	8014914 <__retarget_lock_acquire_recursive>
 8015a06:	4628      	mov	r0, r5
 8015a08:	4621      	mov	r1, r4
 8015a0a:	f7ff ff59 	bl	80158c0 <__sflush_r>
 8015a0e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8015a10:	07da      	lsls	r2, r3, #31
 8015a12:	4605      	mov	r5, r0
 8015a14:	d4e0      	bmi.n	80159d8 <_fflush_r+0xc>
 8015a16:	89a3      	ldrh	r3, [r4, #12]
 8015a18:	059b      	lsls	r3, r3, #22
 8015a1a:	d4dd      	bmi.n	80159d8 <_fflush_r+0xc>
 8015a1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015a1e:	f7fe ff7b 	bl	8014918 <__retarget_lock_release_recursive>
 8015a22:	e7d9      	b.n	80159d8 <_fflush_r+0xc>
 8015a24:	4b05      	ldr	r3, [pc, #20]	; (8015a3c <_fflush_r+0x70>)
 8015a26:	429c      	cmp	r4, r3
 8015a28:	d101      	bne.n	8015a2e <_fflush_r+0x62>
 8015a2a:	68ac      	ldr	r4, [r5, #8]
 8015a2c:	e7df      	b.n	80159ee <_fflush_r+0x22>
 8015a2e:	4b04      	ldr	r3, [pc, #16]	; (8015a40 <_fflush_r+0x74>)
 8015a30:	429c      	cmp	r4, r3
 8015a32:	bf08      	it	eq
 8015a34:	68ec      	ldreq	r4, [r5, #12]
 8015a36:	e7da      	b.n	80159ee <_fflush_r+0x22>
 8015a38:	08017950 	.word	0x08017950
 8015a3c:	08017970 	.word	0x08017970
 8015a40:	08017930 	.word	0x08017930

08015a44 <fiprintf>:
 8015a44:	b40e      	push	{r1, r2, r3}
 8015a46:	b503      	push	{r0, r1, lr}
 8015a48:	4601      	mov	r1, r0
 8015a4a:	ab03      	add	r3, sp, #12
 8015a4c:	4805      	ldr	r0, [pc, #20]	; (8015a64 <fiprintf+0x20>)
 8015a4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8015a52:	6800      	ldr	r0, [r0, #0]
 8015a54:	9301      	str	r3, [sp, #4]
 8015a56:	f000 f9f3 	bl	8015e40 <_vfiprintf_r>
 8015a5a:	b002      	add	sp, #8
 8015a5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8015a60:	b003      	add	sp, #12
 8015a62:	4770      	bx	lr
 8015a64:	200002b4 	.word	0x200002b4

08015a68 <_findenv_r>:
 8015a68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a6c:	f8df a06c 	ldr.w	sl, [pc, #108]	; 8015adc <_findenv_r+0x74>
 8015a70:	4607      	mov	r7, r0
 8015a72:	4689      	mov	r9, r1
 8015a74:	4616      	mov	r6, r2
 8015a76:	f000 fe47 	bl	8016708 <__env_lock>
 8015a7a:	f8da 4000 	ldr.w	r4, [sl]
 8015a7e:	b134      	cbz	r4, 8015a8e <_findenv_r+0x26>
 8015a80:	464b      	mov	r3, r9
 8015a82:	4698      	mov	r8, r3
 8015a84:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015a88:	b13a      	cbz	r2, 8015a9a <_findenv_r+0x32>
 8015a8a:	2a3d      	cmp	r2, #61	; 0x3d
 8015a8c:	d1f9      	bne.n	8015a82 <_findenv_r+0x1a>
 8015a8e:	4638      	mov	r0, r7
 8015a90:	f000 fe40 	bl	8016714 <__env_unlock>
 8015a94:	2000      	movs	r0, #0
 8015a96:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a9a:	eba8 0809 	sub.w	r8, r8, r9
 8015a9e:	46a3      	mov	fp, r4
 8015aa0:	f854 0b04 	ldr.w	r0, [r4], #4
 8015aa4:	2800      	cmp	r0, #0
 8015aa6:	d0f2      	beq.n	8015a8e <_findenv_r+0x26>
 8015aa8:	4642      	mov	r2, r8
 8015aaa:	4649      	mov	r1, r9
 8015aac:	f000 fcd2 	bl	8016454 <strncmp>
 8015ab0:	2800      	cmp	r0, #0
 8015ab2:	d1f4      	bne.n	8015a9e <_findenv_r+0x36>
 8015ab4:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8015ab8:	eb03 0508 	add.w	r5, r3, r8
 8015abc:	f813 3008 	ldrb.w	r3, [r3, r8]
 8015ac0:	2b3d      	cmp	r3, #61	; 0x3d
 8015ac2:	d1ec      	bne.n	8015a9e <_findenv_r+0x36>
 8015ac4:	f8da 3000 	ldr.w	r3, [sl]
 8015ac8:	ebab 0303 	sub.w	r3, fp, r3
 8015acc:	109b      	asrs	r3, r3, #2
 8015ace:	4638      	mov	r0, r7
 8015ad0:	6033      	str	r3, [r6, #0]
 8015ad2:	f000 fe1f 	bl	8016714 <__env_unlock>
 8015ad6:	1c68      	adds	r0, r5, #1
 8015ad8:	e7dd      	b.n	8015a96 <_findenv_r+0x2e>
 8015ada:	bf00      	nop
 8015adc:	20000230 	.word	0x20000230

08015ae0 <_getenv_r>:
 8015ae0:	b507      	push	{r0, r1, r2, lr}
 8015ae2:	aa01      	add	r2, sp, #4
 8015ae4:	f7ff ffc0 	bl	8015a68 <_findenv_r>
 8015ae8:	b003      	add	sp, #12
 8015aea:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08015af0 <__gettzinfo>:
 8015af0:	4800      	ldr	r0, [pc, #0]	; (8015af4 <__gettzinfo+0x4>)
 8015af2:	4770      	bx	lr
 8015af4:	20000320 	.word	0x20000320

08015af8 <_lseek_r>:
 8015af8:	b538      	push	{r3, r4, r5, lr}
 8015afa:	4d07      	ldr	r5, [pc, #28]	; (8015b18 <_lseek_r+0x20>)
 8015afc:	4604      	mov	r4, r0
 8015afe:	4608      	mov	r0, r1
 8015b00:	4611      	mov	r1, r2
 8015b02:	2200      	movs	r2, #0
 8015b04:	602a      	str	r2, [r5, #0]
 8015b06:	461a      	mov	r2, r3
 8015b08:	f7ed fa88 	bl	800301c <_lseek>
 8015b0c:	1c43      	adds	r3, r0, #1
 8015b0e:	d102      	bne.n	8015b16 <_lseek_r+0x1e>
 8015b10:	682b      	ldr	r3, [r5, #0]
 8015b12:	b103      	cbz	r3, 8015b16 <_lseek_r+0x1e>
 8015b14:	6023      	str	r3, [r4, #0]
 8015b16:	bd38      	pop	{r3, r4, r5, pc}
 8015b18:	2000e8d8 	.word	0x2000e8d8

08015b1c <__malloc_lock>:
 8015b1c:	4801      	ldr	r0, [pc, #4]	; (8015b24 <__malloc_lock+0x8>)
 8015b1e:	f7fe bef9 	b.w	8014914 <__retarget_lock_acquire_recursive>
 8015b22:	bf00      	nop
 8015b24:	2000e8c9 	.word	0x2000e8c9

08015b28 <__malloc_unlock>:
 8015b28:	4801      	ldr	r0, [pc, #4]	; (8015b30 <__malloc_unlock+0x8>)
 8015b2a:	f7fe bef5 	b.w	8014918 <__retarget_lock_release_recursive>
 8015b2e:	bf00      	nop
 8015b30:	2000e8c9 	.word	0x2000e8c9

08015b34 <__ssputs_r>:
 8015b34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015b38:	688e      	ldr	r6, [r1, #8]
 8015b3a:	429e      	cmp	r6, r3
 8015b3c:	4682      	mov	sl, r0
 8015b3e:	460c      	mov	r4, r1
 8015b40:	4690      	mov	r8, r2
 8015b42:	461f      	mov	r7, r3
 8015b44:	d838      	bhi.n	8015bb8 <__ssputs_r+0x84>
 8015b46:	898a      	ldrh	r2, [r1, #12]
 8015b48:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8015b4c:	d032      	beq.n	8015bb4 <__ssputs_r+0x80>
 8015b4e:	6825      	ldr	r5, [r4, #0]
 8015b50:	6909      	ldr	r1, [r1, #16]
 8015b52:	eba5 0901 	sub.w	r9, r5, r1
 8015b56:	6965      	ldr	r5, [r4, #20]
 8015b58:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015b5c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015b60:	3301      	adds	r3, #1
 8015b62:	444b      	add	r3, r9
 8015b64:	106d      	asrs	r5, r5, #1
 8015b66:	429d      	cmp	r5, r3
 8015b68:	bf38      	it	cc
 8015b6a:	461d      	movcc	r5, r3
 8015b6c:	0553      	lsls	r3, r2, #21
 8015b6e:	d531      	bpl.n	8015bd4 <__ssputs_r+0xa0>
 8015b70:	4629      	mov	r1, r5
 8015b72:	f7ff f9d7 	bl	8014f24 <_malloc_r>
 8015b76:	4606      	mov	r6, r0
 8015b78:	b950      	cbnz	r0, 8015b90 <__ssputs_r+0x5c>
 8015b7a:	230c      	movs	r3, #12
 8015b7c:	f8ca 3000 	str.w	r3, [sl]
 8015b80:	89a3      	ldrh	r3, [r4, #12]
 8015b82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015b86:	81a3      	strh	r3, [r4, #12]
 8015b88:	f04f 30ff 	mov.w	r0, #4294967295
 8015b8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015b90:	6921      	ldr	r1, [r4, #16]
 8015b92:	464a      	mov	r2, r9
 8015b94:	f7fe fed2 	bl	801493c <memcpy>
 8015b98:	89a3      	ldrh	r3, [r4, #12]
 8015b9a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8015b9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015ba2:	81a3      	strh	r3, [r4, #12]
 8015ba4:	6126      	str	r6, [r4, #16]
 8015ba6:	6165      	str	r5, [r4, #20]
 8015ba8:	444e      	add	r6, r9
 8015baa:	eba5 0509 	sub.w	r5, r5, r9
 8015bae:	6026      	str	r6, [r4, #0]
 8015bb0:	60a5      	str	r5, [r4, #8]
 8015bb2:	463e      	mov	r6, r7
 8015bb4:	42be      	cmp	r6, r7
 8015bb6:	d900      	bls.n	8015bba <__ssputs_r+0x86>
 8015bb8:	463e      	mov	r6, r7
 8015bba:	6820      	ldr	r0, [r4, #0]
 8015bbc:	4632      	mov	r2, r6
 8015bbe:	4641      	mov	r1, r8
 8015bc0:	f000 fe14 	bl	80167ec <memmove>
 8015bc4:	68a3      	ldr	r3, [r4, #8]
 8015bc6:	1b9b      	subs	r3, r3, r6
 8015bc8:	60a3      	str	r3, [r4, #8]
 8015bca:	6823      	ldr	r3, [r4, #0]
 8015bcc:	4433      	add	r3, r6
 8015bce:	6023      	str	r3, [r4, #0]
 8015bd0:	2000      	movs	r0, #0
 8015bd2:	e7db      	b.n	8015b8c <__ssputs_r+0x58>
 8015bd4:	462a      	mov	r2, r5
 8015bd6:	f000 fe23 	bl	8016820 <_realloc_r>
 8015bda:	4606      	mov	r6, r0
 8015bdc:	2800      	cmp	r0, #0
 8015bde:	d1e1      	bne.n	8015ba4 <__ssputs_r+0x70>
 8015be0:	6921      	ldr	r1, [r4, #16]
 8015be2:	4650      	mov	r0, sl
 8015be4:	f7ff f932 	bl	8014e4c <_free_r>
 8015be8:	e7c7      	b.n	8015b7a <__ssputs_r+0x46>
	...

08015bec <_svfiprintf_r>:
 8015bec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015bf0:	4698      	mov	r8, r3
 8015bf2:	898b      	ldrh	r3, [r1, #12]
 8015bf4:	061b      	lsls	r3, r3, #24
 8015bf6:	b09d      	sub	sp, #116	; 0x74
 8015bf8:	4607      	mov	r7, r0
 8015bfa:	460d      	mov	r5, r1
 8015bfc:	4614      	mov	r4, r2
 8015bfe:	d50e      	bpl.n	8015c1e <_svfiprintf_r+0x32>
 8015c00:	690b      	ldr	r3, [r1, #16]
 8015c02:	b963      	cbnz	r3, 8015c1e <_svfiprintf_r+0x32>
 8015c04:	2140      	movs	r1, #64	; 0x40
 8015c06:	f7ff f98d 	bl	8014f24 <_malloc_r>
 8015c0a:	6028      	str	r0, [r5, #0]
 8015c0c:	6128      	str	r0, [r5, #16]
 8015c0e:	b920      	cbnz	r0, 8015c1a <_svfiprintf_r+0x2e>
 8015c10:	230c      	movs	r3, #12
 8015c12:	603b      	str	r3, [r7, #0]
 8015c14:	f04f 30ff 	mov.w	r0, #4294967295
 8015c18:	e0d1      	b.n	8015dbe <_svfiprintf_r+0x1d2>
 8015c1a:	2340      	movs	r3, #64	; 0x40
 8015c1c:	616b      	str	r3, [r5, #20]
 8015c1e:	2300      	movs	r3, #0
 8015c20:	9309      	str	r3, [sp, #36]	; 0x24
 8015c22:	2320      	movs	r3, #32
 8015c24:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015c28:	f8cd 800c 	str.w	r8, [sp, #12]
 8015c2c:	2330      	movs	r3, #48	; 0x30
 8015c2e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8015dd8 <_svfiprintf_r+0x1ec>
 8015c32:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015c36:	f04f 0901 	mov.w	r9, #1
 8015c3a:	4623      	mov	r3, r4
 8015c3c:	469a      	mov	sl, r3
 8015c3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015c42:	b10a      	cbz	r2, 8015c48 <_svfiprintf_r+0x5c>
 8015c44:	2a25      	cmp	r2, #37	; 0x25
 8015c46:	d1f9      	bne.n	8015c3c <_svfiprintf_r+0x50>
 8015c48:	ebba 0b04 	subs.w	fp, sl, r4
 8015c4c:	d00b      	beq.n	8015c66 <_svfiprintf_r+0x7a>
 8015c4e:	465b      	mov	r3, fp
 8015c50:	4622      	mov	r2, r4
 8015c52:	4629      	mov	r1, r5
 8015c54:	4638      	mov	r0, r7
 8015c56:	f7ff ff6d 	bl	8015b34 <__ssputs_r>
 8015c5a:	3001      	adds	r0, #1
 8015c5c:	f000 80aa 	beq.w	8015db4 <_svfiprintf_r+0x1c8>
 8015c60:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015c62:	445a      	add	r2, fp
 8015c64:	9209      	str	r2, [sp, #36]	; 0x24
 8015c66:	f89a 3000 	ldrb.w	r3, [sl]
 8015c6a:	2b00      	cmp	r3, #0
 8015c6c:	f000 80a2 	beq.w	8015db4 <_svfiprintf_r+0x1c8>
 8015c70:	2300      	movs	r3, #0
 8015c72:	f04f 32ff 	mov.w	r2, #4294967295
 8015c76:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015c7a:	f10a 0a01 	add.w	sl, sl, #1
 8015c7e:	9304      	str	r3, [sp, #16]
 8015c80:	9307      	str	r3, [sp, #28]
 8015c82:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8015c86:	931a      	str	r3, [sp, #104]	; 0x68
 8015c88:	4654      	mov	r4, sl
 8015c8a:	2205      	movs	r2, #5
 8015c8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015c90:	4851      	ldr	r0, [pc, #324]	; (8015dd8 <_svfiprintf_r+0x1ec>)
 8015c92:	f7ea fab5 	bl	8000200 <memchr>
 8015c96:	9a04      	ldr	r2, [sp, #16]
 8015c98:	b9d8      	cbnz	r0, 8015cd2 <_svfiprintf_r+0xe6>
 8015c9a:	06d0      	lsls	r0, r2, #27
 8015c9c:	bf44      	itt	mi
 8015c9e:	2320      	movmi	r3, #32
 8015ca0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015ca4:	0711      	lsls	r1, r2, #28
 8015ca6:	bf44      	itt	mi
 8015ca8:	232b      	movmi	r3, #43	; 0x2b
 8015caa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015cae:	f89a 3000 	ldrb.w	r3, [sl]
 8015cb2:	2b2a      	cmp	r3, #42	; 0x2a
 8015cb4:	d015      	beq.n	8015ce2 <_svfiprintf_r+0xf6>
 8015cb6:	9a07      	ldr	r2, [sp, #28]
 8015cb8:	4654      	mov	r4, sl
 8015cba:	2000      	movs	r0, #0
 8015cbc:	f04f 0c0a 	mov.w	ip, #10
 8015cc0:	4621      	mov	r1, r4
 8015cc2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015cc6:	3b30      	subs	r3, #48	; 0x30
 8015cc8:	2b09      	cmp	r3, #9
 8015cca:	d94e      	bls.n	8015d6a <_svfiprintf_r+0x17e>
 8015ccc:	b1b0      	cbz	r0, 8015cfc <_svfiprintf_r+0x110>
 8015cce:	9207      	str	r2, [sp, #28]
 8015cd0:	e014      	b.n	8015cfc <_svfiprintf_r+0x110>
 8015cd2:	eba0 0308 	sub.w	r3, r0, r8
 8015cd6:	fa09 f303 	lsl.w	r3, r9, r3
 8015cda:	4313      	orrs	r3, r2
 8015cdc:	9304      	str	r3, [sp, #16]
 8015cde:	46a2      	mov	sl, r4
 8015ce0:	e7d2      	b.n	8015c88 <_svfiprintf_r+0x9c>
 8015ce2:	9b03      	ldr	r3, [sp, #12]
 8015ce4:	1d19      	adds	r1, r3, #4
 8015ce6:	681b      	ldr	r3, [r3, #0]
 8015ce8:	9103      	str	r1, [sp, #12]
 8015cea:	2b00      	cmp	r3, #0
 8015cec:	bfbb      	ittet	lt
 8015cee:	425b      	neglt	r3, r3
 8015cf0:	f042 0202 	orrlt.w	r2, r2, #2
 8015cf4:	9307      	strge	r3, [sp, #28]
 8015cf6:	9307      	strlt	r3, [sp, #28]
 8015cf8:	bfb8      	it	lt
 8015cfa:	9204      	strlt	r2, [sp, #16]
 8015cfc:	7823      	ldrb	r3, [r4, #0]
 8015cfe:	2b2e      	cmp	r3, #46	; 0x2e
 8015d00:	d10c      	bne.n	8015d1c <_svfiprintf_r+0x130>
 8015d02:	7863      	ldrb	r3, [r4, #1]
 8015d04:	2b2a      	cmp	r3, #42	; 0x2a
 8015d06:	d135      	bne.n	8015d74 <_svfiprintf_r+0x188>
 8015d08:	9b03      	ldr	r3, [sp, #12]
 8015d0a:	1d1a      	adds	r2, r3, #4
 8015d0c:	681b      	ldr	r3, [r3, #0]
 8015d0e:	9203      	str	r2, [sp, #12]
 8015d10:	2b00      	cmp	r3, #0
 8015d12:	bfb8      	it	lt
 8015d14:	f04f 33ff 	movlt.w	r3, #4294967295
 8015d18:	3402      	adds	r4, #2
 8015d1a:	9305      	str	r3, [sp, #20]
 8015d1c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8015de8 <_svfiprintf_r+0x1fc>
 8015d20:	7821      	ldrb	r1, [r4, #0]
 8015d22:	2203      	movs	r2, #3
 8015d24:	4650      	mov	r0, sl
 8015d26:	f7ea fa6b 	bl	8000200 <memchr>
 8015d2a:	b140      	cbz	r0, 8015d3e <_svfiprintf_r+0x152>
 8015d2c:	2340      	movs	r3, #64	; 0x40
 8015d2e:	eba0 000a 	sub.w	r0, r0, sl
 8015d32:	fa03 f000 	lsl.w	r0, r3, r0
 8015d36:	9b04      	ldr	r3, [sp, #16]
 8015d38:	4303      	orrs	r3, r0
 8015d3a:	3401      	adds	r4, #1
 8015d3c:	9304      	str	r3, [sp, #16]
 8015d3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015d42:	4826      	ldr	r0, [pc, #152]	; (8015ddc <_svfiprintf_r+0x1f0>)
 8015d44:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015d48:	2206      	movs	r2, #6
 8015d4a:	f7ea fa59 	bl	8000200 <memchr>
 8015d4e:	2800      	cmp	r0, #0
 8015d50:	d038      	beq.n	8015dc4 <_svfiprintf_r+0x1d8>
 8015d52:	4b23      	ldr	r3, [pc, #140]	; (8015de0 <_svfiprintf_r+0x1f4>)
 8015d54:	bb1b      	cbnz	r3, 8015d9e <_svfiprintf_r+0x1b2>
 8015d56:	9b03      	ldr	r3, [sp, #12]
 8015d58:	3307      	adds	r3, #7
 8015d5a:	f023 0307 	bic.w	r3, r3, #7
 8015d5e:	3308      	adds	r3, #8
 8015d60:	9303      	str	r3, [sp, #12]
 8015d62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015d64:	4433      	add	r3, r6
 8015d66:	9309      	str	r3, [sp, #36]	; 0x24
 8015d68:	e767      	b.n	8015c3a <_svfiprintf_r+0x4e>
 8015d6a:	fb0c 3202 	mla	r2, ip, r2, r3
 8015d6e:	460c      	mov	r4, r1
 8015d70:	2001      	movs	r0, #1
 8015d72:	e7a5      	b.n	8015cc0 <_svfiprintf_r+0xd4>
 8015d74:	2300      	movs	r3, #0
 8015d76:	3401      	adds	r4, #1
 8015d78:	9305      	str	r3, [sp, #20]
 8015d7a:	4619      	mov	r1, r3
 8015d7c:	f04f 0c0a 	mov.w	ip, #10
 8015d80:	4620      	mov	r0, r4
 8015d82:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015d86:	3a30      	subs	r2, #48	; 0x30
 8015d88:	2a09      	cmp	r2, #9
 8015d8a:	d903      	bls.n	8015d94 <_svfiprintf_r+0x1a8>
 8015d8c:	2b00      	cmp	r3, #0
 8015d8e:	d0c5      	beq.n	8015d1c <_svfiprintf_r+0x130>
 8015d90:	9105      	str	r1, [sp, #20]
 8015d92:	e7c3      	b.n	8015d1c <_svfiprintf_r+0x130>
 8015d94:	fb0c 2101 	mla	r1, ip, r1, r2
 8015d98:	4604      	mov	r4, r0
 8015d9a:	2301      	movs	r3, #1
 8015d9c:	e7f0      	b.n	8015d80 <_svfiprintf_r+0x194>
 8015d9e:	ab03      	add	r3, sp, #12
 8015da0:	9300      	str	r3, [sp, #0]
 8015da2:	462a      	mov	r2, r5
 8015da4:	4b0f      	ldr	r3, [pc, #60]	; (8015de4 <_svfiprintf_r+0x1f8>)
 8015da6:	a904      	add	r1, sp, #16
 8015da8:	4638      	mov	r0, r7
 8015daa:	f3af 8000 	nop.w
 8015dae:	1c42      	adds	r2, r0, #1
 8015db0:	4606      	mov	r6, r0
 8015db2:	d1d6      	bne.n	8015d62 <_svfiprintf_r+0x176>
 8015db4:	89ab      	ldrh	r3, [r5, #12]
 8015db6:	065b      	lsls	r3, r3, #25
 8015db8:	f53f af2c 	bmi.w	8015c14 <_svfiprintf_r+0x28>
 8015dbc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015dbe:	b01d      	add	sp, #116	; 0x74
 8015dc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015dc4:	ab03      	add	r3, sp, #12
 8015dc6:	9300      	str	r3, [sp, #0]
 8015dc8:	462a      	mov	r2, r5
 8015dca:	4b06      	ldr	r3, [pc, #24]	; (8015de4 <_svfiprintf_r+0x1f8>)
 8015dcc:	a904      	add	r1, sp, #16
 8015dce:	4638      	mov	r0, r7
 8015dd0:	f000 f9d4 	bl	801617c <_printf_i>
 8015dd4:	e7eb      	b.n	8015dae <_svfiprintf_r+0x1c2>
 8015dd6:	bf00      	nop
 8015dd8:	08017c44 	.word	0x08017c44
 8015ddc:	08017c4e 	.word	0x08017c4e
 8015de0:	00000000 	.word	0x00000000
 8015de4:	08015b35 	.word	0x08015b35
 8015de8:	08017c4a 	.word	0x08017c4a

08015dec <__sfputc_r>:
 8015dec:	6893      	ldr	r3, [r2, #8]
 8015dee:	3b01      	subs	r3, #1
 8015df0:	2b00      	cmp	r3, #0
 8015df2:	b410      	push	{r4}
 8015df4:	6093      	str	r3, [r2, #8]
 8015df6:	da08      	bge.n	8015e0a <__sfputc_r+0x1e>
 8015df8:	6994      	ldr	r4, [r2, #24]
 8015dfa:	42a3      	cmp	r3, r4
 8015dfc:	db01      	blt.n	8015e02 <__sfputc_r+0x16>
 8015dfe:	290a      	cmp	r1, #10
 8015e00:	d103      	bne.n	8015e0a <__sfputc_r+0x1e>
 8015e02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015e06:	f000 bbb7 	b.w	8016578 <__swbuf_r>
 8015e0a:	6813      	ldr	r3, [r2, #0]
 8015e0c:	1c58      	adds	r0, r3, #1
 8015e0e:	6010      	str	r0, [r2, #0]
 8015e10:	7019      	strb	r1, [r3, #0]
 8015e12:	4608      	mov	r0, r1
 8015e14:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015e18:	4770      	bx	lr

08015e1a <__sfputs_r>:
 8015e1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015e1c:	4606      	mov	r6, r0
 8015e1e:	460f      	mov	r7, r1
 8015e20:	4614      	mov	r4, r2
 8015e22:	18d5      	adds	r5, r2, r3
 8015e24:	42ac      	cmp	r4, r5
 8015e26:	d101      	bne.n	8015e2c <__sfputs_r+0x12>
 8015e28:	2000      	movs	r0, #0
 8015e2a:	e007      	b.n	8015e3c <__sfputs_r+0x22>
 8015e2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015e30:	463a      	mov	r2, r7
 8015e32:	4630      	mov	r0, r6
 8015e34:	f7ff ffda 	bl	8015dec <__sfputc_r>
 8015e38:	1c43      	adds	r3, r0, #1
 8015e3a:	d1f3      	bne.n	8015e24 <__sfputs_r+0xa>
 8015e3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08015e40 <_vfiprintf_r>:
 8015e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e44:	460d      	mov	r5, r1
 8015e46:	b09d      	sub	sp, #116	; 0x74
 8015e48:	4614      	mov	r4, r2
 8015e4a:	4698      	mov	r8, r3
 8015e4c:	4606      	mov	r6, r0
 8015e4e:	b118      	cbz	r0, 8015e58 <_vfiprintf_r+0x18>
 8015e50:	6983      	ldr	r3, [r0, #24]
 8015e52:	b90b      	cbnz	r3, 8015e58 <_vfiprintf_r+0x18>
 8015e54:	f7fe fc9a 	bl	801478c <__sinit>
 8015e58:	4b89      	ldr	r3, [pc, #548]	; (8016080 <_vfiprintf_r+0x240>)
 8015e5a:	429d      	cmp	r5, r3
 8015e5c:	d11b      	bne.n	8015e96 <_vfiprintf_r+0x56>
 8015e5e:	6875      	ldr	r5, [r6, #4]
 8015e60:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8015e62:	07d9      	lsls	r1, r3, #31
 8015e64:	d405      	bmi.n	8015e72 <_vfiprintf_r+0x32>
 8015e66:	89ab      	ldrh	r3, [r5, #12]
 8015e68:	059a      	lsls	r2, r3, #22
 8015e6a:	d402      	bmi.n	8015e72 <_vfiprintf_r+0x32>
 8015e6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8015e6e:	f7fe fd51 	bl	8014914 <__retarget_lock_acquire_recursive>
 8015e72:	89ab      	ldrh	r3, [r5, #12]
 8015e74:	071b      	lsls	r3, r3, #28
 8015e76:	d501      	bpl.n	8015e7c <_vfiprintf_r+0x3c>
 8015e78:	692b      	ldr	r3, [r5, #16]
 8015e7a:	b9eb      	cbnz	r3, 8015eb8 <_vfiprintf_r+0x78>
 8015e7c:	4629      	mov	r1, r5
 8015e7e:	4630      	mov	r0, r6
 8015e80:	f000 fbcc 	bl	801661c <__swsetup_r>
 8015e84:	b1c0      	cbz	r0, 8015eb8 <_vfiprintf_r+0x78>
 8015e86:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8015e88:	07dc      	lsls	r4, r3, #31
 8015e8a:	d50e      	bpl.n	8015eaa <_vfiprintf_r+0x6a>
 8015e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8015e90:	b01d      	add	sp, #116	; 0x74
 8015e92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015e96:	4b7b      	ldr	r3, [pc, #492]	; (8016084 <_vfiprintf_r+0x244>)
 8015e98:	429d      	cmp	r5, r3
 8015e9a:	d101      	bne.n	8015ea0 <_vfiprintf_r+0x60>
 8015e9c:	68b5      	ldr	r5, [r6, #8]
 8015e9e:	e7df      	b.n	8015e60 <_vfiprintf_r+0x20>
 8015ea0:	4b79      	ldr	r3, [pc, #484]	; (8016088 <_vfiprintf_r+0x248>)
 8015ea2:	429d      	cmp	r5, r3
 8015ea4:	bf08      	it	eq
 8015ea6:	68f5      	ldreq	r5, [r6, #12]
 8015ea8:	e7da      	b.n	8015e60 <_vfiprintf_r+0x20>
 8015eaa:	89ab      	ldrh	r3, [r5, #12]
 8015eac:	0598      	lsls	r0, r3, #22
 8015eae:	d4ed      	bmi.n	8015e8c <_vfiprintf_r+0x4c>
 8015eb0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8015eb2:	f7fe fd31 	bl	8014918 <__retarget_lock_release_recursive>
 8015eb6:	e7e9      	b.n	8015e8c <_vfiprintf_r+0x4c>
 8015eb8:	2300      	movs	r3, #0
 8015eba:	9309      	str	r3, [sp, #36]	; 0x24
 8015ebc:	2320      	movs	r3, #32
 8015ebe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015ec2:	f8cd 800c 	str.w	r8, [sp, #12]
 8015ec6:	2330      	movs	r3, #48	; 0x30
 8015ec8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801608c <_vfiprintf_r+0x24c>
 8015ecc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015ed0:	f04f 0901 	mov.w	r9, #1
 8015ed4:	4623      	mov	r3, r4
 8015ed6:	469a      	mov	sl, r3
 8015ed8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015edc:	b10a      	cbz	r2, 8015ee2 <_vfiprintf_r+0xa2>
 8015ede:	2a25      	cmp	r2, #37	; 0x25
 8015ee0:	d1f9      	bne.n	8015ed6 <_vfiprintf_r+0x96>
 8015ee2:	ebba 0b04 	subs.w	fp, sl, r4
 8015ee6:	d00b      	beq.n	8015f00 <_vfiprintf_r+0xc0>
 8015ee8:	465b      	mov	r3, fp
 8015eea:	4622      	mov	r2, r4
 8015eec:	4629      	mov	r1, r5
 8015eee:	4630      	mov	r0, r6
 8015ef0:	f7ff ff93 	bl	8015e1a <__sfputs_r>
 8015ef4:	3001      	adds	r0, #1
 8015ef6:	f000 80aa 	beq.w	801604e <_vfiprintf_r+0x20e>
 8015efa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015efc:	445a      	add	r2, fp
 8015efe:	9209      	str	r2, [sp, #36]	; 0x24
 8015f00:	f89a 3000 	ldrb.w	r3, [sl]
 8015f04:	2b00      	cmp	r3, #0
 8015f06:	f000 80a2 	beq.w	801604e <_vfiprintf_r+0x20e>
 8015f0a:	2300      	movs	r3, #0
 8015f0c:	f04f 32ff 	mov.w	r2, #4294967295
 8015f10:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015f14:	f10a 0a01 	add.w	sl, sl, #1
 8015f18:	9304      	str	r3, [sp, #16]
 8015f1a:	9307      	str	r3, [sp, #28]
 8015f1c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8015f20:	931a      	str	r3, [sp, #104]	; 0x68
 8015f22:	4654      	mov	r4, sl
 8015f24:	2205      	movs	r2, #5
 8015f26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015f2a:	4858      	ldr	r0, [pc, #352]	; (801608c <_vfiprintf_r+0x24c>)
 8015f2c:	f7ea f968 	bl	8000200 <memchr>
 8015f30:	9a04      	ldr	r2, [sp, #16]
 8015f32:	b9d8      	cbnz	r0, 8015f6c <_vfiprintf_r+0x12c>
 8015f34:	06d1      	lsls	r1, r2, #27
 8015f36:	bf44      	itt	mi
 8015f38:	2320      	movmi	r3, #32
 8015f3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015f3e:	0713      	lsls	r3, r2, #28
 8015f40:	bf44      	itt	mi
 8015f42:	232b      	movmi	r3, #43	; 0x2b
 8015f44:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015f48:	f89a 3000 	ldrb.w	r3, [sl]
 8015f4c:	2b2a      	cmp	r3, #42	; 0x2a
 8015f4e:	d015      	beq.n	8015f7c <_vfiprintf_r+0x13c>
 8015f50:	9a07      	ldr	r2, [sp, #28]
 8015f52:	4654      	mov	r4, sl
 8015f54:	2000      	movs	r0, #0
 8015f56:	f04f 0c0a 	mov.w	ip, #10
 8015f5a:	4621      	mov	r1, r4
 8015f5c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015f60:	3b30      	subs	r3, #48	; 0x30
 8015f62:	2b09      	cmp	r3, #9
 8015f64:	d94e      	bls.n	8016004 <_vfiprintf_r+0x1c4>
 8015f66:	b1b0      	cbz	r0, 8015f96 <_vfiprintf_r+0x156>
 8015f68:	9207      	str	r2, [sp, #28]
 8015f6a:	e014      	b.n	8015f96 <_vfiprintf_r+0x156>
 8015f6c:	eba0 0308 	sub.w	r3, r0, r8
 8015f70:	fa09 f303 	lsl.w	r3, r9, r3
 8015f74:	4313      	orrs	r3, r2
 8015f76:	9304      	str	r3, [sp, #16]
 8015f78:	46a2      	mov	sl, r4
 8015f7a:	e7d2      	b.n	8015f22 <_vfiprintf_r+0xe2>
 8015f7c:	9b03      	ldr	r3, [sp, #12]
 8015f7e:	1d19      	adds	r1, r3, #4
 8015f80:	681b      	ldr	r3, [r3, #0]
 8015f82:	9103      	str	r1, [sp, #12]
 8015f84:	2b00      	cmp	r3, #0
 8015f86:	bfbb      	ittet	lt
 8015f88:	425b      	neglt	r3, r3
 8015f8a:	f042 0202 	orrlt.w	r2, r2, #2
 8015f8e:	9307      	strge	r3, [sp, #28]
 8015f90:	9307      	strlt	r3, [sp, #28]
 8015f92:	bfb8      	it	lt
 8015f94:	9204      	strlt	r2, [sp, #16]
 8015f96:	7823      	ldrb	r3, [r4, #0]
 8015f98:	2b2e      	cmp	r3, #46	; 0x2e
 8015f9a:	d10c      	bne.n	8015fb6 <_vfiprintf_r+0x176>
 8015f9c:	7863      	ldrb	r3, [r4, #1]
 8015f9e:	2b2a      	cmp	r3, #42	; 0x2a
 8015fa0:	d135      	bne.n	801600e <_vfiprintf_r+0x1ce>
 8015fa2:	9b03      	ldr	r3, [sp, #12]
 8015fa4:	1d1a      	adds	r2, r3, #4
 8015fa6:	681b      	ldr	r3, [r3, #0]
 8015fa8:	9203      	str	r2, [sp, #12]
 8015faa:	2b00      	cmp	r3, #0
 8015fac:	bfb8      	it	lt
 8015fae:	f04f 33ff 	movlt.w	r3, #4294967295
 8015fb2:	3402      	adds	r4, #2
 8015fb4:	9305      	str	r3, [sp, #20]
 8015fb6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801609c <_vfiprintf_r+0x25c>
 8015fba:	7821      	ldrb	r1, [r4, #0]
 8015fbc:	2203      	movs	r2, #3
 8015fbe:	4650      	mov	r0, sl
 8015fc0:	f7ea f91e 	bl	8000200 <memchr>
 8015fc4:	b140      	cbz	r0, 8015fd8 <_vfiprintf_r+0x198>
 8015fc6:	2340      	movs	r3, #64	; 0x40
 8015fc8:	eba0 000a 	sub.w	r0, r0, sl
 8015fcc:	fa03 f000 	lsl.w	r0, r3, r0
 8015fd0:	9b04      	ldr	r3, [sp, #16]
 8015fd2:	4303      	orrs	r3, r0
 8015fd4:	3401      	adds	r4, #1
 8015fd6:	9304      	str	r3, [sp, #16]
 8015fd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015fdc:	482c      	ldr	r0, [pc, #176]	; (8016090 <_vfiprintf_r+0x250>)
 8015fde:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015fe2:	2206      	movs	r2, #6
 8015fe4:	f7ea f90c 	bl	8000200 <memchr>
 8015fe8:	2800      	cmp	r0, #0
 8015fea:	d03f      	beq.n	801606c <_vfiprintf_r+0x22c>
 8015fec:	4b29      	ldr	r3, [pc, #164]	; (8016094 <_vfiprintf_r+0x254>)
 8015fee:	bb1b      	cbnz	r3, 8016038 <_vfiprintf_r+0x1f8>
 8015ff0:	9b03      	ldr	r3, [sp, #12]
 8015ff2:	3307      	adds	r3, #7
 8015ff4:	f023 0307 	bic.w	r3, r3, #7
 8015ff8:	3308      	adds	r3, #8
 8015ffa:	9303      	str	r3, [sp, #12]
 8015ffc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015ffe:	443b      	add	r3, r7
 8016000:	9309      	str	r3, [sp, #36]	; 0x24
 8016002:	e767      	b.n	8015ed4 <_vfiprintf_r+0x94>
 8016004:	fb0c 3202 	mla	r2, ip, r2, r3
 8016008:	460c      	mov	r4, r1
 801600a:	2001      	movs	r0, #1
 801600c:	e7a5      	b.n	8015f5a <_vfiprintf_r+0x11a>
 801600e:	2300      	movs	r3, #0
 8016010:	3401      	adds	r4, #1
 8016012:	9305      	str	r3, [sp, #20]
 8016014:	4619      	mov	r1, r3
 8016016:	f04f 0c0a 	mov.w	ip, #10
 801601a:	4620      	mov	r0, r4
 801601c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016020:	3a30      	subs	r2, #48	; 0x30
 8016022:	2a09      	cmp	r2, #9
 8016024:	d903      	bls.n	801602e <_vfiprintf_r+0x1ee>
 8016026:	2b00      	cmp	r3, #0
 8016028:	d0c5      	beq.n	8015fb6 <_vfiprintf_r+0x176>
 801602a:	9105      	str	r1, [sp, #20]
 801602c:	e7c3      	b.n	8015fb6 <_vfiprintf_r+0x176>
 801602e:	fb0c 2101 	mla	r1, ip, r1, r2
 8016032:	4604      	mov	r4, r0
 8016034:	2301      	movs	r3, #1
 8016036:	e7f0      	b.n	801601a <_vfiprintf_r+0x1da>
 8016038:	ab03      	add	r3, sp, #12
 801603a:	9300      	str	r3, [sp, #0]
 801603c:	462a      	mov	r2, r5
 801603e:	4b16      	ldr	r3, [pc, #88]	; (8016098 <_vfiprintf_r+0x258>)
 8016040:	a904      	add	r1, sp, #16
 8016042:	4630      	mov	r0, r6
 8016044:	f3af 8000 	nop.w
 8016048:	4607      	mov	r7, r0
 801604a:	1c78      	adds	r0, r7, #1
 801604c:	d1d6      	bne.n	8015ffc <_vfiprintf_r+0x1bc>
 801604e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016050:	07d9      	lsls	r1, r3, #31
 8016052:	d405      	bmi.n	8016060 <_vfiprintf_r+0x220>
 8016054:	89ab      	ldrh	r3, [r5, #12]
 8016056:	059a      	lsls	r2, r3, #22
 8016058:	d402      	bmi.n	8016060 <_vfiprintf_r+0x220>
 801605a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801605c:	f7fe fc5c 	bl	8014918 <__retarget_lock_release_recursive>
 8016060:	89ab      	ldrh	r3, [r5, #12]
 8016062:	065b      	lsls	r3, r3, #25
 8016064:	f53f af12 	bmi.w	8015e8c <_vfiprintf_r+0x4c>
 8016068:	9809      	ldr	r0, [sp, #36]	; 0x24
 801606a:	e711      	b.n	8015e90 <_vfiprintf_r+0x50>
 801606c:	ab03      	add	r3, sp, #12
 801606e:	9300      	str	r3, [sp, #0]
 8016070:	462a      	mov	r2, r5
 8016072:	4b09      	ldr	r3, [pc, #36]	; (8016098 <_vfiprintf_r+0x258>)
 8016074:	a904      	add	r1, sp, #16
 8016076:	4630      	mov	r0, r6
 8016078:	f000 f880 	bl	801617c <_printf_i>
 801607c:	e7e4      	b.n	8016048 <_vfiprintf_r+0x208>
 801607e:	bf00      	nop
 8016080:	08017950 	.word	0x08017950
 8016084:	08017970 	.word	0x08017970
 8016088:	08017930 	.word	0x08017930
 801608c:	08017c44 	.word	0x08017c44
 8016090:	08017c4e 	.word	0x08017c4e
 8016094:	00000000 	.word	0x00000000
 8016098:	08015e1b 	.word	0x08015e1b
 801609c:	08017c4a 	.word	0x08017c4a

080160a0 <_printf_common>:
 80160a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80160a4:	4616      	mov	r6, r2
 80160a6:	4699      	mov	r9, r3
 80160a8:	688a      	ldr	r2, [r1, #8]
 80160aa:	690b      	ldr	r3, [r1, #16]
 80160ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80160b0:	4293      	cmp	r3, r2
 80160b2:	bfb8      	it	lt
 80160b4:	4613      	movlt	r3, r2
 80160b6:	6033      	str	r3, [r6, #0]
 80160b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80160bc:	4607      	mov	r7, r0
 80160be:	460c      	mov	r4, r1
 80160c0:	b10a      	cbz	r2, 80160c6 <_printf_common+0x26>
 80160c2:	3301      	adds	r3, #1
 80160c4:	6033      	str	r3, [r6, #0]
 80160c6:	6823      	ldr	r3, [r4, #0]
 80160c8:	0699      	lsls	r1, r3, #26
 80160ca:	bf42      	ittt	mi
 80160cc:	6833      	ldrmi	r3, [r6, #0]
 80160ce:	3302      	addmi	r3, #2
 80160d0:	6033      	strmi	r3, [r6, #0]
 80160d2:	6825      	ldr	r5, [r4, #0]
 80160d4:	f015 0506 	ands.w	r5, r5, #6
 80160d8:	d106      	bne.n	80160e8 <_printf_common+0x48>
 80160da:	f104 0a19 	add.w	sl, r4, #25
 80160de:	68e3      	ldr	r3, [r4, #12]
 80160e0:	6832      	ldr	r2, [r6, #0]
 80160e2:	1a9b      	subs	r3, r3, r2
 80160e4:	42ab      	cmp	r3, r5
 80160e6:	dc26      	bgt.n	8016136 <_printf_common+0x96>
 80160e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80160ec:	1e13      	subs	r3, r2, #0
 80160ee:	6822      	ldr	r2, [r4, #0]
 80160f0:	bf18      	it	ne
 80160f2:	2301      	movne	r3, #1
 80160f4:	0692      	lsls	r2, r2, #26
 80160f6:	d42b      	bmi.n	8016150 <_printf_common+0xb0>
 80160f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80160fc:	4649      	mov	r1, r9
 80160fe:	4638      	mov	r0, r7
 8016100:	47c0      	blx	r8
 8016102:	3001      	adds	r0, #1
 8016104:	d01e      	beq.n	8016144 <_printf_common+0xa4>
 8016106:	6823      	ldr	r3, [r4, #0]
 8016108:	68e5      	ldr	r5, [r4, #12]
 801610a:	6832      	ldr	r2, [r6, #0]
 801610c:	f003 0306 	and.w	r3, r3, #6
 8016110:	2b04      	cmp	r3, #4
 8016112:	bf08      	it	eq
 8016114:	1aad      	subeq	r5, r5, r2
 8016116:	68a3      	ldr	r3, [r4, #8]
 8016118:	6922      	ldr	r2, [r4, #16]
 801611a:	bf0c      	ite	eq
 801611c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8016120:	2500      	movne	r5, #0
 8016122:	4293      	cmp	r3, r2
 8016124:	bfc4      	itt	gt
 8016126:	1a9b      	subgt	r3, r3, r2
 8016128:	18ed      	addgt	r5, r5, r3
 801612a:	2600      	movs	r6, #0
 801612c:	341a      	adds	r4, #26
 801612e:	42b5      	cmp	r5, r6
 8016130:	d11a      	bne.n	8016168 <_printf_common+0xc8>
 8016132:	2000      	movs	r0, #0
 8016134:	e008      	b.n	8016148 <_printf_common+0xa8>
 8016136:	2301      	movs	r3, #1
 8016138:	4652      	mov	r2, sl
 801613a:	4649      	mov	r1, r9
 801613c:	4638      	mov	r0, r7
 801613e:	47c0      	blx	r8
 8016140:	3001      	adds	r0, #1
 8016142:	d103      	bne.n	801614c <_printf_common+0xac>
 8016144:	f04f 30ff 	mov.w	r0, #4294967295
 8016148:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801614c:	3501      	adds	r5, #1
 801614e:	e7c6      	b.n	80160de <_printf_common+0x3e>
 8016150:	18e1      	adds	r1, r4, r3
 8016152:	1c5a      	adds	r2, r3, #1
 8016154:	2030      	movs	r0, #48	; 0x30
 8016156:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801615a:	4422      	add	r2, r4
 801615c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8016160:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8016164:	3302      	adds	r3, #2
 8016166:	e7c7      	b.n	80160f8 <_printf_common+0x58>
 8016168:	2301      	movs	r3, #1
 801616a:	4622      	mov	r2, r4
 801616c:	4649      	mov	r1, r9
 801616e:	4638      	mov	r0, r7
 8016170:	47c0      	blx	r8
 8016172:	3001      	adds	r0, #1
 8016174:	d0e6      	beq.n	8016144 <_printf_common+0xa4>
 8016176:	3601      	adds	r6, #1
 8016178:	e7d9      	b.n	801612e <_printf_common+0x8e>
	...

0801617c <_printf_i>:
 801617c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016180:	7e0f      	ldrb	r7, [r1, #24]
 8016182:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8016184:	2f78      	cmp	r7, #120	; 0x78
 8016186:	4691      	mov	r9, r2
 8016188:	4680      	mov	r8, r0
 801618a:	460c      	mov	r4, r1
 801618c:	469a      	mov	sl, r3
 801618e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8016192:	d807      	bhi.n	80161a4 <_printf_i+0x28>
 8016194:	2f62      	cmp	r7, #98	; 0x62
 8016196:	d80a      	bhi.n	80161ae <_printf_i+0x32>
 8016198:	2f00      	cmp	r7, #0
 801619a:	f000 80d8 	beq.w	801634e <_printf_i+0x1d2>
 801619e:	2f58      	cmp	r7, #88	; 0x58
 80161a0:	f000 80a3 	beq.w	80162ea <_printf_i+0x16e>
 80161a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80161a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80161ac:	e03a      	b.n	8016224 <_printf_i+0xa8>
 80161ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80161b2:	2b15      	cmp	r3, #21
 80161b4:	d8f6      	bhi.n	80161a4 <_printf_i+0x28>
 80161b6:	a101      	add	r1, pc, #4	; (adr r1, 80161bc <_printf_i+0x40>)
 80161b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80161bc:	08016215 	.word	0x08016215
 80161c0:	08016229 	.word	0x08016229
 80161c4:	080161a5 	.word	0x080161a5
 80161c8:	080161a5 	.word	0x080161a5
 80161cc:	080161a5 	.word	0x080161a5
 80161d0:	080161a5 	.word	0x080161a5
 80161d4:	08016229 	.word	0x08016229
 80161d8:	080161a5 	.word	0x080161a5
 80161dc:	080161a5 	.word	0x080161a5
 80161e0:	080161a5 	.word	0x080161a5
 80161e4:	080161a5 	.word	0x080161a5
 80161e8:	08016335 	.word	0x08016335
 80161ec:	08016259 	.word	0x08016259
 80161f0:	08016317 	.word	0x08016317
 80161f4:	080161a5 	.word	0x080161a5
 80161f8:	080161a5 	.word	0x080161a5
 80161fc:	08016357 	.word	0x08016357
 8016200:	080161a5 	.word	0x080161a5
 8016204:	08016259 	.word	0x08016259
 8016208:	080161a5 	.word	0x080161a5
 801620c:	080161a5 	.word	0x080161a5
 8016210:	0801631f 	.word	0x0801631f
 8016214:	682b      	ldr	r3, [r5, #0]
 8016216:	1d1a      	adds	r2, r3, #4
 8016218:	681b      	ldr	r3, [r3, #0]
 801621a:	602a      	str	r2, [r5, #0]
 801621c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8016220:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8016224:	2301      	movs	r3, #1
 8016226:	e0a3      	b.n	8016370 <_printf_i+0x1f4>
 8016228:	6820      	ldr	r0, [r4, #0]
 801622a:	6829      	ldr	r1, [r5, #0]
 801622c:	0606      	lsls	r6, r0, #24
 801622e:	f101 0304 	add.w	r3, r1, #4
 8016232:	d50a      	bpl.n	801624a <_printf_i+0xce>
 8016234:	680e      	ldr	r6, [r1, #0]
 8016236:	602b      	str	r3, [r5, #0]
 8016238:	2e00      	cmp	r6, #0
 801623a:	da03      	bge.n	8016244 <_printf_i+0xc8>
 801623c:	232d      	movs	r3, #45	; 0x2d
 801623e:	4276      	negs	r6, r6
 8016240:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016244:	485e      	ldr	r0, [pc, #376]	; (80163c0 <_printf_i+0x244>)
 8016246:	230a      	movs	r3, #10
 8016248:	e019      	b.n	801627e <_printf_i+0x102>
 801624a:	680e      	ldr	r6, [r1, #0]
 801624c:	602b      	str	r3, [r5, #0]
 801624e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8016252:	bf18      	it	ne
 8016254:	b236      	sxthne	r6, r6
 8016256:	e7ef      	b.n	8016238 <_printf_i+0xbc>
 8016258:	682b      	ldr	r3, [r5, #0]
 801625a:	6820      	ldr	r0, [r4, #0]
 801625c:	1d19      	adds	r1, r3, #4
 801625e:	6029      	str	r1, [r5, #0]
 8016260:	0601      	lsls	r1, r0, #24
 8016262:	d501      	bpl.n	8016268 <_printf_i+0xec>
 8016264:	681e      	ldr	r6, [r3, #0]
 8016266:	e002      	b.n	801626e <_printf_i+0xf2>
 8016268:	0646      	lsls	r6, r0, #25
 801626a:	d5fb      	bpl.n	8016264 <_printf_i+0xe8>
 801626c:	881e      	ldrh	r6, [r3, #0]
 801626e:	4854      	ldr	r0, [pc, #336]	; (80163c0 <_printf_i+0x244>)
 8016270:	2f6f      	cmp	r7, #111	; 0x6f
 8016272:	bf0c      	ite	eq
 8016274:	2308      	moveq	r3, #8
 8016276:	230a      	movne	r3, #10
 8016278:	2100      	movs	r1, #0
 801627a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801627e:	6865      	ldr	r5, [r4, #4]
 8016280:	60a5      	str	r5, [r4, #8]
 8016282:	2d00      	cmp	r5, #0
 8016284:	bfa2      	ittt	ge
 8016286:	6821      	ldrge	r1, [r4, #0]
 8016288:	f021 0104 	bicge.w	r1, r1, #4
 801628c:	6021      	strge	r1, [r4, #0]
 801628e:	b90e      	cbnz	r6, 8016294 <_printf_i+0x118>
 8016290:	2d00      	cmp	r5, #0
 8016292:	d04d      	beq.n	8016330 <_printf_i+0x1b4>
 8016294:	4615      	mov	r5, r2
 8016296:	fbb6 f1f3 	udiv	r1, r6, r3
 801629a:	fb03 6711 	mls	r7, r3, r1, r6
 801629e:	5dc7      	ldrb	r7, [r0, r7]
 80162a0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80162a4:	4637      	mov	r7, r6
 80162a6:	42bb      	cmp	r3, r7
 80162a8:	460e      	mov	r6, r1
 80162aa:	d9f4      	bls.n	8016296 <_printf_i+0x11a>
 80162ac:	2b08      	cmp	r3, #8
 80162ae:	d10b      	bne.n	80162c8 <_printf_i+0x14c>
 80162b0:	6823      	ldr	r3, [r4, #0]
 80162b2:	07de      	lsls	r6, r3, #31
 80162b4:	d508      	bpl.n	80162c8 <_printf_i+0x14c>
 80162b6:	6923      	ldr	r3, [r4, #16]
 80162b8:	6861      	ldr	r1, [r4, #4]
 80162ba:	4299      	cmp	r1, r3
 80162bc:	bfde      	ittt	le
 80162be:	2330      	movle	r3, #48	; 0x30
 80162c0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80162c4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80162c8:	1b52      	subs	r2, r2, r5
 80162ca:	6122      	str	r2, [r4, #16]
 80162cc:	f8cd a000 	str.w	sl, [sp]
 80162d0:	464b      	mov	r3, r9
 80162d2:	aa03      	add	r2, sp, #12
 80162d4:	4621      	mov	r1, r4
 80162d6:	4640      	mov	r0, r8
 80162d8:	f7ff fee2 	bl	80160a0 <_printf_common>
 80162dc:	3001      	adds	r0, #1
 80162de:	d14c      	bne.n	801637a <_printf_i+0x1fe>
 80162e0:	f04f 30ff 	mov.w	r0, #4294967295
 80162e4:	b004      	add	sp, #16
 80162e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80162ea:	4835      	ldr	r0, [pc, #212]	; (80163c0 <_printf_i+0x244>)
 80162ec:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80162f0:	6829      	ldr	r1, [r5, #0]
 80162f2:	6823      	ldr	r3, [r4, #0]
 80162f4:	f851 6b04 	ldr.w	r6, [r1], #4
 80162f8:	6029      	str	r1, [r5, #0]
 80162fa:	061d      	lsls	r5, r3, #24
 80162fc:	d514      	bpl.n	8016328 <_printf_i+0x1ac>
 80162fe:	07df      	lsls	r7, r3, #31
 8016300:	bf44      	itt	mi
 8016302:	f043 0320 	orrmi.w	r3, r3, #32
 8016306:	6023      	strmi	r3, [r4, #0]
 8016308:	b91e      	cbnz	r6, 8016312 <_printf_i+0x196>
 801630a:	6823      	ldr	r3, [r4, #0]
 801630c:	f023 0320 	bic.w	r3, r3, #32
 8016310:	6023      	str	r3, [r4, #0]
 8016312:	2310      	movs	r3, #16
 8016314:	e7b0      	b.n	8016278 <_printf_i+0xfc>
 8016316:	6823      	ldr	r3, [r4, #0]
 8016318:	f043 0320 	orr.w	r3, r3, #32
 801631c:	6023      	str	r3, [r4, #0]
 801631e:	2378      	movs	r3, #120	; 0x78
 8016320:	4828      	ldr	r0, [pc, #160]	; (80163c4 <_printf_i+0x248>)
 8016322:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8016326:	e7e3      	b.n	80162f0 <_printf_i+0x174>
 8016328:	0659      	lsls	r1, r3, #25
 801632a:	bf48      	it	mi
 801632c:	b2b6      	uxthmi	r6, r6
 801632e:	e7e6      	b.n	80162fe <_printf_i+0x182>
 8016330:	4615      	mov	r5, r2
 8016332:	e7bb      	b.n	80162ac <_printf_i+0x130>
 8016334:	682b      	ldr	r3, [r5, #0]
 8016336:	6826      	ldr	r6, [r4, #0]
 8016338:	6961      	ldr	r1, [r4, #20]
 801633a:	1d18      	adds	r0, r3, #4
 801633c:	6028      	str	r0, [r5, #0]
 801633e:	0635      	lsls	r5, r6, #24
 8016340:	681b      	ldr	r3, [r3, #0]
 8016342:	d501      	bpl.n	8016348 <_printf_i+0x1cc>
 8016344:	6019      	str	r1, [r3, #0]
 8016346:	e002      	b.n	801634e <_printf_i+0x1d2>
 8016348:	0670      	lsls	r0, r6, #25
 801634a:	d5fb      	bpl.n	8016344 <_printf_i+0x1c8>
 801634c:	8019      	strh	r1, [r3, #0]
 801634e:	2300      	movs	r3, #0
 8016350:	6123      	str	r3, [r4, #16]
 8016352:	4615      	mov	r5, r2
 8016354:	e7ba      	b.n	80162cc <_printf_i+0x150>
 8016356:	682b      	ldr	r3, [r5, #0]
 8016358:	1d1a      	adds	r2, r3, #4
 801635a:	602a      	str	r2, [r5, #0]
 801635c:	681d      	ldr	r5, [r3, #0]
 801635e:	6862      	ldr	r2, [r4, #4]
 8016360:	2100      	movs	r1, #0
 8016362:	4628      	mov	r0, r5
 8016364:	f7e9 ff4c 	bl	8000200 <memchr>
 8016368:	b108      	cbz	r0, 801636e <_printf_i+0x1f2>
 801636a:	1b40      	subs	r0, r0, r5
 801636c:	6060      	str	r0, [r4, #4]
 801636e:	6863      	ldr	r3, [r4, #4]
 8016370:	6123      	str	r3, [r4, #16]
 8016372:	2300      	movs	r3, #0
 8016374:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016378:	e7a8      	b.n	80162cc <_printf_i+0x150>
 801637a:	6923      	ldr	r3, [r4, #16]
 801637c:	462a      	mov	r2, r5
 801637e:	4649      	mov	r1, r9
 8016380:	4640      	mov	r0, r8
 8016382:	47d0      	blx	sl
 8016384:	3001      	adds	r0, #1
 8016386:	d0ab      	beq.n	80162e0 <_printf_i+0x164>
 8016388:	6823      	ldr	r3, [r4, #0]
 801638a:	079b      	lsls	r3, r3, #30
 801638c:	d413      	bmi.n	80163b6 <_printf_i+0x23a>
 801638e:	68e0      	ldr	r0, [r4, #12]
 8016390:	9b03      	ldr	r3, [sp, #12]
 8016392:	4298      	cmp	r0, r3
 8016394:	bfb8      	it	lt
 8016396:	4618      	movlt	r0, r3
 8016398:	e7a4      	b.n	80162e4 <_printf_i+0x168>
 801639a:	2301      	movs	r3, #1
 801639c:	4632      	mov	r2, r6
 801639e:	4649      	mov	r1, r9
 80163a0:	4640      	mov	r0, r8
 80163a2:	47d0      	blx	sl
 80163a4:	3001      	adds	r0, #1
 80163a6:	d09b      	beq.n	80162e0 <_printf_i+0x164>
 80163a8:	3501      	adds	r5, #1
 80163aa:	68e3      	ldr	r3, [r4, #12]
 80163ac:	9903      	ldr	r1, [sp, #12]
 80163ae:	1a5b      	subs	r3, r3, r1
 80163b0:	42ab      	cmp	r3, r5
 80163b2:	dcf2      	bgt.n	801639a <_printf_i+0x21e>
 80163b4:	e7eb      	b.n	801638e <_printf_i+0x212>
 80163b6:	2500      	movs	r5, #0
 80163b8:	f104 0619 	add.w	r6, r4, #25
 80163bc:	e7f5      	b.n	80163aa <_printf_i+0x22e>
 80163be:	bf00      	nop
 80163c0:	08017c55 	.word	0x08017c55
 80163c4:	08017c66 	.word	0x08017c66

080163c8 <_read_r>:
 80163c8:	b538      	push	{r3, r4, r5, lr}
 80163ca:	4d07      	ldr	r5, [pc, #28]	; (80163e8 <_read_r+0x20>)
 80163cc:	4604      	mov	r4, r0
 80163ce:	4608      	mov	r0, r1
 80163d0:	4611      	mov	r1, r2
 80163d2:	2200      	movs	r2, #0
 80163d4:	602a      	str	r2, [r5, #0]
 80163d6:	461a      	mov	r2, r3
 80163d8:	f7ec fdc0 	bl	8002f5c <_read>
 80163dc:	1c43      	adds	r3, r0, #1
 80163de:	d102      	bne.n	80163e6 <_read_r+0x1e>
 80163e0:	682b      	ldr	r3, [r5, #0]
 80163e2:	b103      	cbz	r3, 80163e6 <_read_r+0x1e>
 80163e4:	6023      	str	r3, [r4, #0]
 80163e6:	bd38      	pop	{r3, r4, r5, pc}
 80163e8:	2000e8d8 	.word	0x2000e8d8

080163ec <siscanf>:
 80163ec:	b40e      	push	{r1, r2, r3}
 80163ee:	b510      	push	{r4, lr}
 80163f0:	b09f      	sub	sp, #124	; 0x7c
 80163f2:	ac21      	add	r4, sp, #132	; 0x84
 80163f4:	f44f 7101 	mov.w	r1, #516	; 0x204
 80163f8:	f854 2b04 	ldr.w	r2, [r4], #4
 80163fc:	9201      	str	r2, [sp, #4]
 80163fe:	f8ad 101c 	strh.w	r1, [sp, #28]
 8016402:	9004      	str	r0, [sp, #16]
 8016404:	9008      	str	r0, [sp, #32]
 8016406:	f7e9 feed 	bl	80001e4 <strlen>
 801640a:	4b0c      	ldr	r3, [pc, #48]	; (801643c <siscanf+0x50>)
 801640c:	9005      	str	r0, [sp, #20]
 801640e:	9009      	str	r0, [sp, #36]	; 0x24
 8016410:	930d      	str	r3, [sp, #52]	; 0x34
 8016412:	480b      	ldr	r0, [pc, #44]	; (8016440 <siscanf+0x54>)
 8016414:	9a01      	ldr	r2, [sp, #4]
 8016416:	6800      	ldr	r0, [r0, #0]
 8016418:	9403      	str	r4, [sp, #12]
 801641a:	2300      	movs	r3, #0
 801641c:	9311      	str	r3, [sp, #68]	; 0x44
 801641e:	9316      	str	r3, [sp, #88]	; 0x58
 8016420:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8016424:	f8ad 301e 	strh.w	r3, [sp, #30]
 8016428:	a904      	add	r1, sp, #16
 801642a:	4623      	mov	r3, r4
 801642c:	f000 fa82 	bl	8016934 <__ssvfiscanf_r>
 8016430:	b01f      	add	sp, #124	; 0x7c
 8016432:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016436:	b003      	add	sp, #12
 8016438:	4770      	bx	lr
 801643a:	bf00      	nop
 801643c:	08015163 	.word	0x08015163
 8016440:	200002b4 	.word	0x200002b4

08016444 <strcpy>:
 8016444:	4603      	mov	r3, r0
 8016446:	f811 2b01 	ldrb.w	r2, [r1], #1
 801644a:	f803 2b01 	strb.w	r2, [r3], #1
 801644e:	2a00      	cmp	r2, #0
 8016450:	d1f9      	bne.n	8016446 <strcpy+0x2>
 8016452:	4770      	bx	lr

08016454 <strncmp>:
 8016454:	b510      	push	{r4, lr}
 8016456:	b17a      	cbz	r2, 8016478 <strncmp+0x24>
 8016458:	4603      	mov	r3, r0
 801645a:	3901      	subs	r1, #1
 801645c:	1884      	adds	r4, r0, r2
 801645e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8016462:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8016466:	4290      	cmp	r0, r2
 8016468:	d101      	bne.n	801646e <strncmp+0x1a>
 801646a:	42a3      	cmp	r3, r4
 801646c:	d101      	bne.n	8016472 <strncmp+0x1e>
 801646e:	1a80      	subs	r0, r0, r2
 8016470:	bd10      	pop	{r4, pc}
 8016472:	2800      	cmp	r0, #0
 8016474:	d1f3      	bne.n	801645e <strncmp+0xa>
 8016476:	e7fa      	b.n	801646e <strncmp+0x1a>
 8016478:	4610      	mov	r0, r2
 801647a:	e7f9      	b.n	8016470 <strncmp+0x1c>

0801647c <_strtoul_l.constprop.0>:
 801647c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016480:	4f36      	ldr	r7, [pc, #216]	; (801655c <_strtoul_l.constprop.0+0xe0>)
 8016482:	4686      	mov	lr, r0
 8016484:	460d      	mov	r5, r1
 8016486:	4628      	mov	r0, r5
 8016488:	f815 4b01 	ldrb.w	r4, [r5], #1
 801648c:	5de6      	ldrb	r6, [r4, r7]
 801648e:	f016 0608 	ands.w	r6, r6, #8
 8016492:	d1f8      	bne.n	8016486 <_strtoul_l.constprop.0+0xa>
 8016494:	2c2d      	cmp	r4, #45	; 0x2d
 8016496:	d12f      	bne.n	80164f8 <_strtoul_l.constprop.0+0x7c>
 8016498:	782c      	ldrb	r4, [r5, #0]
 801649a:	2601      	movs	r6, #1
 801649c:	1c85      	adds	r5, r0, #2
 801649e:	2b00      	cmp	r3, #0
 80164a0:	d057      	beq.n	8016552 <_strtoul_l.constprop.0+0xd6>
 80164a2:	2b10      	cmp	r3, #16
 80164a4:	d109      	bne.n	80164ba <_strtoul_l.constprop.0+0x3e>
 80164a6:	2c30      	cmp	r4, #48	; 0x30
 80164a8:	d107      	bne.n	80164ba <_strtoul_l.constprop.0+0x3e>
 80164aa:	7828      	ldrb	r0, [r5, #0]
 80164ac:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80164b0:	2858      	cmp	r0, #88	; 0x58
 80164b2:	d149      	bne.n	8016548 <_strtoul_l.constprop.0+0xcc>
 80164b4:	786c      	ldrb	r4, [r5, #1]
 80164b6:	2310      	movs	r3, #16
 80164b8:	3502      	adds	r5, #2
 80164ba:	f04f 38ff 	mov.w	r8, #4294967295
 80164be:	2700      	movs	r7, #0
 80164c0:	fbb8 f8f3 	udiv	r8, r8, r3
 80164c4:	fb03 f908 	mul.w	r9, r3, r8
 80164c8:	ea6f 0909 	mvn.w	r9, r9
 80164cc:	4638      	mov	r0, r7
 80164ce:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80164d2:	f1bc 0f09 	cmp.w	ip, #9
 80164d6:	d814      	bhi.n	8016502 <_strtoul_l.constprop.0+0x86>
 80164d8:	4664      	mov	r4, ip
 80164da:	42a3      	cmp	r3, r4
 80164dc:	dd22      	ble.n	8016524 <_strtoul_l.constprop.0+0xa8>
 80164de:	2f00      	cmp	r7, #0
 80164e0:	db1d      	blt.n	801651e <_strtoul_l.constprop.0+0xa2>
 80164e2:	4580      	cmp	r8, r0
 80164e4:	d31b      	bcc.n	801651e <_strtoul_l.constprop.0+0xa2>
 80164e6:	d101      	bne.n	80164ec <_strtoul_l.constprop.0+0x70>
 80164e8:	45a1      	cmp	r9, r4
 80164ea:	db18      	blt.n	801651e <_strtoul_l.constprop.0+0xa2>
 80164ec:	fb00 4003 	mla	r0, r0, r3, r4
 80164f0:	2701      	movs	r7, #1
 80164f2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80164f6:	e7ea      	b.n	80164ce <_strtoul_l.constprop.0+0x52>
 80164f8:	2c2b      	cmp	r4, #43	; 0x2b
 80164fa:	bf04      	itt	eq
 80164fc:	782c      	ldrbeq	r4, [r5, #0]
 80164fe:	1c85      	addeq	r5, r0, #2
 8016500:	e7cd      	b.n	801649e <_strtoul_l.constprop.0+0x22>
 8016502:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8016506:	f1bc 0f19 	cmp.w	ip, #25
 801650a:	d801      	bhi.n	8016510 <_strtoul_l.constprop.0+0x94>
 801650c:	3c37      	subs	r4, #55	; 0x37
 801650e:	e7e4      	b.n	80164da <_strtoul_l.constprop.0+0x5e>
 8016510:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8016514:	f1bc 0f19 	cmp.w	ip, #25
 8016518:	d804      	bhi.n	8016524 <_strtoul_l.constprop.0+0xa8>
 801651a:	3c57      	subs	r4, #87	; 0x57
 801651c:	e7dd      	b.n	80164da <_strtoul_l.constprop.0+0x5e>
 801651e:	f04f 37ff 	mov.w	r7, #4294967295
 8016522:	e7e6      	b.n	80164f2 <_strtoul_l.constprop.0+0x76>
 8016524:	2f00      	cmp	r7, #0
 8016526:	da07      	bge.n	8016538 <_strtoul_l.constprop.0+0xbc>
 8016528:	2322      	movs	r3, #34	; 0x22
 801652a:	f8ce 3000 	str.w	r3, [lr]
 801652e:	f04f 30ff 	mov.w	r0, #4294967295
 8016532:	b932      	cbnz	r2, 8016542 <_strtoul_l.constprop.0+0xc6>
 8016534:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016538:	b106      	cbz	r6, 801653c <_strtoul_l.constprop.0+0xc0>
 801653a:	4240      	negs	r0, r0
 801653c:	2a00      	cmp	r2, #0
 801653e:	d0f9      	beq.n	8016534 <_strtoul_l.constprop.0+0xb8>
 8016540:	b107      	cbz	r7, 8016544 <_strtoul_l.constprop.0+0xc8>
 8016542:	1e69      	subs	r1, r5, #1
 8016544:	6011      	str	r1, [r2, #0]
 8016546:	e7f5      	b.n	8016534 <_strtoul_l.constprop.0+0xb8>
 8016548:	2430      	movs	r4, #48	; 0x30
 801654a:	2b00      	cmp	r3, #0
 801654c:	d1b5      	bne.n	80164ba <_strtoul_l.constprop.0+0x3e>
 801654e:	2308      	movs	r3, #8
 8016550:	e7b3      	b.n	80164ba <_strtoul_l.constprop.0+0x3e>
 8016552:	2c30      	cmp	r4, #48	; 0x30
 8016554:	d0a9      	beq.n	80164aa <_strtoul_l.constprop.0+0x2e>
 8016556:	230a      	movs	r3, #10
 8016558:	e7af      	b.n	80164ba <_strtoul_l.constprop.0+0x3e>
 801655a:	bf00      	nop
 801655c:	08017ae1 	.word	0x08017ae1

08016560 <_strtoul_r>:
 8016560:	f7ff bf8c 	b.w	801647c <_strtoul_l.constprop.0>

08016564 <strtoul>:
 8016564:	4613      	mov	r3, r2
 8016566:	460a      	mov	r2, r1
 8016568:	4601      	mov	r1, r0
 801656a:	4802      	ldr	r0, [pc, #8]	; (8016574 <strtoul+0x10>)
 801656c:	6800      	ldr	r0, [r0, #0]
 801656e:	f7ff bf85 	b.w	801647c <_strtoul_l.constprop.0>
 8016572:	bf00      	nop
 8016574:	200002b4 	.word	0x200002b4

08016578 <__swbuf_r>:
 8016578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801657a:	460e      	mov	r6, r1
 801657c:	4614      	mov	r4, r2
 801657e:	4605      	mov	r5, r0
 8016580:	b118      	cbz	r0, 801658a <__swbuf_r+0x12>
 8016582:	6983      	ldr	r3, [r0, #24]
 8016584:	b90b      	cbnz	r3, 801658a <__swbuf_r+0x12>
 8016586:	f7fe f901 	bl	801478c <__sinit>
 801658a:	4b21      	ldr	r3, [pc, #132]	; (8016610 <__swbuf_r+0x98>)
 801658c:	429c      	cmp	r4, r3
 801658e:	d12b      	bne.n	80165e8 <__swbuf_r+0x70>
 8016590:	686c      	ldr	r4, [r5, #4]
 8016592:	69a3      	ldr	r3, [r4, #24]
 8016594:	60a3      	str	r3, [r4, #8]
 8016596:	89a3      	ldrh	r3, [r4, #12]
 8016598:	071a      	lsls	r2, r3, #28
 801659a:	d52f      	bpl.n	80165fc <__swbuf_r+0x84>
 801659c:	6923      	ldr	r3, [r4, #16]
 801659e:	b36b      	cbz	r3, 80165fc <__swbuf_r+0x84>
 80165a0:	6923      	ldr	r3, [r4, #16]
 80165a2:	6820      	ldr	r0, [r4, #0]
 80165a4:	1ac0      	subs	r0, r0, r3
 80165a6:	6963      	ldr	r3, [r4, #20]
 80165a8:	b2f6      	uxtb	r6, r6
 80165aa:	4283      	cmp	r3, r0
 80165ac:	4637      	mov	r7, r6
 80165ae:	dc04      	bgt.n	80165ba <__swbuf_r+0x42>
 80165b0:	4621      	mov	r1, r4
 80165b2:	4628      	mov	r0, r5
 80165b4:	f7ff fa0a 	bl	80159cc <_fflush_r>
 80165b8:	bb30      	cbnz	r0, 8016608 <__swbuf_r+0x90>
 80165ba:	68a3      	ldr	r3, [r4, #8]
 80165bc:	3b01      	subs	r3, #1
 80165be:	60a3      	str	r3, [r4, #8]
 80165c0:	6823      	ldr	r3, [r4, #0]
 80165c2:	1c5a      	adds	r2, r3, #1
 80165c4:	6022      	str	r2, [r4, #0]
 80165c6:	701e      	strb	r6, [r3, #0]
 80165c8:	6963      	ldr	r3, [r4, #20]
 80165ca:	3001      	adds	r0, #1
 80165cc:	4283      	cmp	r3, r0
 80165ce:	d004      	beq.n	80165da <__swbuf_r+0x62>
 80165d0:	89a3      	ldrh	r3, [r4, #12]
 80165d2:	07db      	lsls	r3, r3, #31
 80165d4:	d506      	bpl.n	80165e4 <__swbuf_r+0x6c>
 80165d6:	2e0a      	cmp	r6, #10
 80165d8:	d104      	bne.n	80165e4 <__swbuf_r+0x6c>
 80165da:	4621      	mov	r1, r4
 80165dc:	4628      	mov	r0, r5
 80165de:	f7ff f9f5 	bl	80159cc <_fflush_r>
 80165e2:	b988      	cbnz	r0, 8016608 <__swbuf_r+0x90>
 80165e4:	4638      	mov	r0, r7
 80165e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80165e8:	4b0a      	ldr	r3, [pc, #40]	; (8016614 <__swbuf_r+0x9c>)
 80165ea:	429c      	cmp	r4, r3
 80165ec:	d101      	bne.n	80165f2 <__swbuf_r+0x7a>
 80165ee:	68ac      	ldr	r4, [r5, #8]
 80165f0:	e7cf      	b.n	8016592 <__swbuf_r+0x1a>
 80165f2:	4b09      	ldr	r3, [pc, #36]	; (8016618 <__swbuf_r+0xa0>)
 80165f4:	429c      	cmp	r4, r3
 80165f6:	bf08      	it	eq
 80165f8:	68ec      	ldreq	r4, [r5, #12]
 80165fa:	e7ca      	b.n	8016592 <__swbuf_r+0x1a>
 80165fc:	4621      	mov	r1, r4
 80165fe:	4628      	mov	r0, r5
 8016600:	f000 f80c 	bl	801661c <__swsetup_r>
 8016604:	2800      	cmp	r0, #0
 8016606:	d0cb      	beq.n	80165a0 <__swbuf_r+0x28>
 8016608:	f04f 37ff 	mov.w	r7, #4294967295
 801660c:	e7ea      	b.n	80165e4 <__swbuf_r+0x6c>
 801660e:	bf00      	nop
 8016610:	08017950 	.word	0x08017950
 8016614:	08017970 	.word	0x08017970
 8016618:	08017930 	.word	0x08017930

0801661c <__swsetup_r>:
 801661c:	4b32      	ldr	r3, [pc, #200]	; (80166e8 <__swsetup_r+0xcc>)
 801661e:	b570      	push	{r4, r5, r6, lr}
 8016620:	681d      	ldr	r5, [r3, #0]
 8016622:	4606      	mov	r6, r0
 8016624:	460c      	mov	r4, r1
 8016626:	b125      	cbz	r5, 8016632 <__swsetup_r+0x16>
 8016628:	69ab      	ldr	r3, [r5, #24]
 801662a:	b913      	cbnz	r3, 8016632 <__swsetup_r+0x16>
 801662c:	4628      	mov	r0, r5
 801662e:	f7fe f8ad 	bl	801478c <__sinit>
 8016632:	4b2e      	ldr	r3, [pc, #184]	; (80166ec <__swsetup_r+0xd0>)
 8016634:	429c      	cmp	r4, r3
 8016636:	d10f      	bne.n	8016658 <__swsetup_r+0x3c>
 8016638:	686c      	ldr	r4, [r5, #4]
 801663a:	89a3      	ldrh	r3, [r4, #12]
 801663c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8016640:	0719      	lsls	r1, r3, #28
 8016642:	d42c      	bmi.n	801669e <__swsetup_r+0x82>
 8016644:	06dd      	lsls	r5, r3, #27
 8016646:	d411      	bmi.n	801666c <__swsetup_r+0x50>
 8016648:	2309      	movs	r3, #9
 801664a:	6033      	str	r3, [r6, #0]
 801664c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8016650:	81a3      	strh	r3, [r4, #12]
 8016652:	f04f 30ff 	mov.w	r0, #4294967295
 8016656:	e03e      	b.n	80166d6 <__swsetup_r+0xba>
 8016658:	4b25      	ldr	r3, [pc, #148]	; (80166f0 <__swsetup_r+0xd4>)
 801665a:	429c      	cmp	r4, r3
 801665c:	d101      	bne.n	8016662 <__swsetup_r+0x46>
 801665e:	68ac      	ldr	r4, [r5, #8]
 8016660:	e7eb      	b.n	801663a <__swsetup_r+0x1e>
 8016662:	4b24      	ldr	r3, [pc, #144]	; (80166f4 <__swsetup_r+0xd8>)
 8016664:	429c      	cmp	r4, r3
 8016666:	bf08      	it	eq
 8016668:	68ec      	ldreq	r4, [r5, #12]
 801666a:	e7e6      	b.n	801663a <__swsetup_r+0x1e>
 801666c:	0758      	lsls	r0, r3, #29
 801666e:	d512      	bpl.n	8016696 <__swsetup_r+0x7a>
 8016670:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016672:	b141      	cbz	r1, 8016686 <__swsetup_r+0x6a>
 8016674:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016678:	4299      	cmp	r1, r3
 801667a:	d002      	beq.n	8016682 <__swsetup_r+0x66>
 801667c:	4630      	mov	r0, r6
 801667e:	f7fe fbe5 	bl	8014e4c <_free_r>
 8016682:	2300      	movs	r3, #0
 8016684:	6363      	str	r3, [r4, #52]	; 0x34
 8016686:	89a3      	ldrh	r3, [r4, #12]
 8016688:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801668c:	81a3      	strh	r3, [r4, #12]
 801668e:	2300      	movs	r3, #0
 8016690:	6063      	str	r3, [r4, #4]
 8016692:	6923      	ldr	r3, [r4, #16]
 8016694:	6023      	str	r3, [r4, #0]
 8016696:	89a3      	ldrh	r3, [r4, #12]
 8016698:	f043 0308 	orr.w	r3, r3, #8
 801669c:	81a3      	strh	r3, [r4, #12]
 801669e:	6923      	ldr	r3, [r4, #16]
 80166a0:	b94b      	cbnz	r3, 80166b6 <__swsetup_r+0x9a>
 80166a2:	89a3      	ldrh	r3, [r4, #12]
 80166a4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80166a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80166ac:	d003      	beq.n	80166b6 <__swsetup_r+0x9a>
 80166ae:	4621      	mov	r1, r4
 80166b0:	4630      	mov	r0, r6
 80166b2:	f000 f85b 	bl	801676c <__smakebuf_r>
 80166b6:	89a0      	ldrh	r0, [r4, #12]
 80166b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80166bc:	f010 0301 	ands.w	r3, r0, #1
 80166c0:	d00a      	beq.n	80166d8 <__swsetup_r+0xbc>
 80166c2:	2300      	movs	r3, #0
 80166c4:	60a3      	str	r3, [r4, #8]
 80166c6:	6963      	ldr	r3, [r4, #20]
 80166c8:	425b      	negs	r3, r3
 80166ca:	61a3      	str	r3, [r4, #24]
 80166cc:	6923      	ldr	r3, [r4, #16]
 80166ce:	b943      	cbnz	r3, 80166e2 <__swsetup_r+0xc6>
 80166d0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80166d4:	d1ba      	bne.n	801664c <__swsetup_r+0x30>
 80166d6:	bd70      	pop	{r4, r5, r6, pc}
 80166d8:	0781      	lsls	r1, r0, #30
 80166da:	bf58      	it	pl
 80166dc:	6963      	ldrpl	r3, [r4, #20]
 80166de:	60a3      	str	r3, [r4, #8]
 80166e0:	e7f4      	b.n	80166cc <__swsetup_r+0xb0>
 80166e2:	2000      	movs	r0, #0
 80166e4:	e7f7      	b.n	80166d6 <__swsetup_r+0xba>
 80166e6:	bf00      	nop
 80166e8:	200002b4 	.word	0x200002b4
 80166ec:	08017950 	.word	0x08017950
 80166f0:	08017970 	.word	0x08017970
 80166f4:	08017930 	.word	0x08017930

080166f8 <abort>:
 80166f8:	b508      	push	{r3, lr}
 80166fa:	2006      	movs	r0, #6
 80166fc:	f000 fc44 	bl	8016f88 <raise>
 8016700:	2001      	movs	r0, #1
 8016702:	f7ec fc21 	bl	8002f48 <_exit>
	...

08016708 <__env_lock>:
 8016708:	4801      	ldr	r0, [pc, #4]	; (8016710 <__env_lock+0x8>)
 801670a:	f7fe b903 	b.w	8014914 <__retarget_lock_acquire_recursive>
 801670e:	bf00      	nop
 8016710:	2000e8c8 	.word	0x2000e8c8

08016714 <__env_unlock>:
 8016714:	4801      	ldr	r0, [pc, #4]	; (801671c <__env_unlock+0x8>)
 8016716:	f7fe b8ff 	b.w	8014918 <__retarget_lock_release_recursive>
 801671a:	bf00      	nop
 801671c:	2000e8c8 	.word	0x2000e8c8

08016720 <__swhatbuf_r>:
 8016720:	b570      	push	{r4, r5, r6, lr}
 8016722:	460e      	mov	r6, r1
 8016724:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016728:	2900      	cmp	r1, #0
 801672a:	b096      	sub	sp, #88	; 0x58
 801672c:	4614      	mov	r4, r2
 801672e:	461d      	mov	r5, r3
 8016730:	da08      	bge.n	8016744 <__swhatbuf_r+0x24>
 8016732:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8016736:	2200      	movs	r2, #0
 8016738:	602a      	str	r2, [r5, #0]
 801673a:	061a      	lsls	r2, r3, #24
 801673c:	d410      	bmi.n	8016760 <__swhatbuf_r+0x40>
 801673e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8016742:	e00e      	b.n	8016762 <__swhatbuf_r+0x42>
 8016744:	466a      	mov	r2, sp
 8016746:	f000 fc75 	bl	8017034 <_fstat_r>
 801674a:	2800      	cmp	r0, #0
 801674c:	dbf1      	blt.n	8016732 <__swhatbuf_r+0x12>
 801674e:	9a01      	ldr	r2, [sp, #4]
 8016750:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8016754:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8016758:	425a      	negs	r2, r3
 801675a:	415a      	adcs	r2, r3
 801675c:	602a      	str	r2, [r5, #0]
 801675e:	e7ee      	b.n	801673e <__swhatbuf_r+0x1e>
 8016760:	2340      	movs	r3, #64	; 0x40
 8016762:	2000      	movs	r0, #0
 8016764:	6023      	str	r3, [r4, #0]
 8016766:	b016      	add	sp, #88	; 0x58
 8016768:	bd70      	pop	{r4, r5, r6, pc}
	...

0801676c <__smakebuf_r>:
 801676c:	898b      	ldrh	r3, [r1, #12]
 801676e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8016770:	079d      	lsls	r5, r3, #30
 8016772:	4606      	mov	r6, r0
 8016774:	460c      	mov	r4, r1
 8016776:	d507      	bpl.n	8016788 <__smakebuf_r+0x1c>
 8016778:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801677c:	6023      	str	r3, [r4, #0]
 801677e:	6123      	str	r3, [r4, #16]
 8016780:	2301      	movs	r3, #1
 8016782:	6163      	str	r3, [r4, #20]
 8016784:	b002      	add	sp, #8
 8016786:	bd70      	pop	{r4, r5, r6, pc}
 8016788:	ab01      	add	r3, sp, #4
 801678a:	466a      	mov	r2, sp
 801678c:	f7ff ffc8 	bl	8016720 <__swhatbuf_r>
 8016790:	9900      	ldr	r1, [sp, #0]
 8016792:	4605      	mov	r5, r0
 8016794:	4630      	mov	r0, r6
 8016796:	f7fe fbc5 	bl	8014f24 <_malloc_r>
 801679a:	b948      	cbnz	r0, 80167b0 <__smakebuf_r+0x44>
 801679c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80167a0:	059a      	lsls	r2, r3, #22
 80167a2:	d4ef      	bmi.n	8016784 <__smakebuf_r+0x18>
 80167a4:	f023 0303 	bic.w	r3, r3, #3
 80167a8:	f043 0302 	orr.w	r3, r3, #2
 80167ac:	81a3      	strh	r3, [r4, #12]
 80167ae:	e7e3      	b.n	8016778 <__smakebuf_r+0xc>
 80167b0:	4b0d      	ldr	r3, [pc, #52]	; (80167e8 <__smakebuf_r+0x7c>)
 80167b2:	62b3      	str	r3, [r6, #40]	; 0x28
 80167b4:	89a3      	ldrh	r3, [r4, #12]
 80167b6:	6020      	str	r0, [r4, #0]
 80167b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80167bc:	81a3      	strh	r3, [r4, #12]
 80167be:	9b00      	ldr	r3, [sp, #0]
 80167c0:	6163      	str	r3, [r4, #20]
 80167c2:	9b01      	ldr	r3, [sp, #4]
 80167c4:	6120      	str	r0, [r4, #16]
 80167c6:	b15b      	cbz	r3, 80167e0 <__smakebuf_r+0x74>
 80167c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80167cc:	4630      	mov	r0, r6
 80167ce:	f000 fc43 	bl	8017058 <_isatty_r>
 80167d2:	b128      	cbz	r0, 80167e0 <__smakebuf_r+0x74>
 80167d4:	89a3      	ldrh	r3, [r4, #12]
 80167d6:	f023 0303 	bic.w	r3, r3, #3
 80167da:	f043 0301 	orr.w	r3, r3, #1
 80167de:	81a3      	strh	r3, [r4, #12]
 80167e0:	89a0      	ldrh	r0, [r4, #12]
 80167e2:	4305      	orrs	r5, r0
 80167e4:	81a5      	strh	r5, [r4, #12]
 80167e6:	e7cd      	b.n	8016784 <__smakebuf_r+0x18>
 80167e8:	08014725 	.word	0x08014725

080167ec <memmove>:
 80167ec:	4288      	cmp	r0, r1
 80167ee:	b510      	push	{r4, lr}
 80167f0:	eb01 0402 	add.w	r4, r1, r2
 80167f4:	d902      	bls.n	80167fc <memmove+0x10>
 80167f6:	4284      	cmp	r4, r0
 80167f8:	4623      	mov	r3, r4
 80167fa:	d807      	bhi.n	801680c <memmove+0x20>
 80167fc:	1e43      	subs	r3, r0, #1
 80167fe:	42a1      	cmp	r1, r4
 8016800:	d008      	beq.n	8016814 <memmove+0x28>
 8016802:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016806:	f803 2f01 	strb.w	r2, [r3, #1]!
 801680a:	e7f8      	b.n	80167fe <memmove+0x12>
 801680c:	4402      	add	r2, r0
 801680e:	4601      	mov	r1, r0
 8016810:	428a      	cmp	r2, r1
 8016812:	d100      	bne.n	8016816 <memmove+0x2a>
 8016814:	bd10      	pop	{r4, pc}
 8016816:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801681a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801681e:	e7f7      	b.n	8016810 <memmove+0x24>

08016820 <_realloc_r>:
 8016820:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016824:	4680      	mov	r8, r0
 8016826:	4614      	mov	r4, r2
 8016828:	460e      	mov	r6, r1
 801682a:	b921      	cbnz	r1, 8016836 <_realloc_r+0x16>
 801682c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016830:	4611      	mov	r1, r2
 8016832:	f7fe bb77 	b.w	8014f24 <_malloc_r>
 8016836:	b92a      	cbnz	r2, 8016844 <_realloc_r+0x24>
 8016838:	f7fe fb08 	bl	8014e4c <_free_r>
 801683c:	4625      	mov	r5, r4
 801683e:	4628      	mov	r0, r5
 8016840:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016844:	f000 fc18 	bl	8017078 <_malloc_usable_size_r>
 8016848:	4284      	cmp	r4, r0
 801684a:	4607      	mov	r7, r0
 801684c:	d802      	bhi.n	8016854 <_realloc_r+0x34>
 801684e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8016852:	d812      	bhi.n	801687a <_realloc_r+0x5a>
 8016854:	4621      	mov	r1, r4
 8016856:	4640      	mov	r0, r8
 8016858:	f7fe fb64 	bl	8014f24 <_malloc_r>
 801685c:	4605      	mov	r5, r0
 801685e:	2800      	cmp	r0, #0
 8016860:	d0ed      	beq.n	801683e <_realloc_r+0x1e>
 8016862:	42bc      	cmp	r4, r7
 8016864:	4622      	mov	r2, r4
 8016866:	4631      	mov	r1, r6
 8016868:	bf28      	it	cs
 801686a:	463a      	movcs	r2, r7
 801686c:	f7fe f866 	bl	801493c <memcpy>
 8016870:	4631      	mov	r1, r6
 8016872:	4640      	mov	r0, r8
 8016874:	f7fe faea 	bl	8014e4c <_free_r>
 8016878:	e7e1      	b.n	801683e <_realloc_r+0x1e>
 801687a:	4635      	mov	r5, r6
 801687c:	e7df      	b.n	801683e <_realloc_r+0x1e>

0801687e <_sungetc_r>:
 801687e:	b538      	push	{r3, r4, r5, lr}
 8016880:	1c4b      	adds	r3, r1, #1
 8016882:	4614      	mov	r4, r2
 8016884:	d103      	bne.n	801688e <_sungetc_r+0x10>
 8016886:	f04f 35ff 	mov.w	r5, #4294967295
 801688a:	4628      	mov	r0, r5
 801688c:	bd38      	pop	{r3, r4, r5, pc}
 801688e:	8993      	ldrh	r3, [r2, #12]
 8016890:	f023 0320 	bic.w	r3, r3, #32
 8016894:	8193      	strh	r3, [r2, #12]
 8016896:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8016898:	6852      	ldr	r2, [r2, #4]
 801689a:	b2cd      	uxtb	r5, r1
 801689c:	b18b      	cbz	r3, 80168c2 <_sungetc_r+0x44>
 801689e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80168a0:	4293      	cmp	r3, r2
 80168a2:	dd08      	ble.n	80168b6 <_sungetc_r+0x38>
 80168a4:	6823      	ldr	r3, [r4, #0]
 80168a6:	1e5a      	subs	r2, r3, #1
 80168a8:	6022      	str	r2, [r4, #0]
 80168aa:	f803 5c01 	strb.w	r5, [r3, #-1]
 80168ae:	6863      	ldr	r3, [r4, #4]
 80168b0:	3301      	adds	r3, #1
 80168b2:	6063      	str	r3, [r4, #4]
 80168b4:	e7e9      	b.n	801688a <_sungetc_r+0xc>
 80168b6:	4621      	mov	r1, r4
 80168b8:	f000 fb82 	bl	8016fc0 <__submore>
 80168bc:	2800      	cmp	r0, #0
 80168be:	d0f1      	beq.n	80168a4 <_sungetc_r+0x26>
 80168c0:	e7e1      	b.n	8016886 <_sungetc_r+0x8>
 80168c2:	6921      	ldr	r1, [r4, #16]
 80168c4:	6823      	ldr	r3, [r4, #0]
 80168c6:	b151      	cbz	r1, 80168de <_sungetc_r+0x60>
 80168c8:	4299      	cmp	r1, r3
 80168ca:	d208      	bcs.n	80168de <_sungetc_r+0x60>
 80168cc:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80168d0:	42a9      	cmp	r1, r5
 80168d2:	d104      	bne.n	80168de <_sungetc_r+0x60>
 80168d4:	3b01      	subs	r3, #1
 80168d6:	3201      	adds	r2, #1
 80168d8:	6023      	str	r3, [r4, #0]
 80168da:	6062      	str	r2, [r4, #4]
 80168dc:	e7d5      	b.n	801688a <_sungetc_r+0xc>
 80168de:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80168e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80168e6:	6363      	str	r3, [r4, #52]	; 0x34
 80168e8:	2303      	movs	r3, #3
 80168ea:	63a3      	str	r3, [r4, #56]	; 0x38
 80168ec:	4623      	mov	r3, r4
 80168ee:	f803 5f46 	strb.w	r5, [r3, #70]!
 80168f2:	6023      	str	r3, [r4, #0]
 80168f4:	2301      	movs	r3, #1
 80168f6:	e7dc      	b.n	80168b2 <_sungetc_r+0x34>

080168f8 <__ssrefill_r>:
 80168f8:	b510      	push	{r4, lr}
 80168fa:	460c      	mov	r4, r1
 80168fc:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80168fe:	b169      	cbz	r1, 801691c <__ssrefill_r+0x24>
 8016900:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016904:	4299      	cmp	r1, r3
 8016906:	d001      	beq.n	801690c <__ssrefill_r+0x14>
 8016908:	f7fe faa0 	bl	8014e4c <_free_r>
 801690c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801690e:	6063      	str	r3, [r4, #4]
 8016910:	2000      	movs	r0, #0
 8016912:	6360      	str	r0, [r4, #52]	; 0x34
 8016914:	b113      	cbz	r3, 801691c <__ssrefill_r+0x24>
 8016916:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8016918:	6023      	str	r3, [r4, #0]
 801691a:	bd10      	pop	{r4, pc}
 801691c:	6923      	ldr	r3, [r4, #16]
 801691e:	6023      	str	r3, [r4, #0]
 8016920:	2300      	movs	r3, #0
 8016922:	6063      	str	r3, [r4, #4]
 8016924:	89a3      	ldrh	r3, [r4, #12]
 8016926:	f043 0320 	orr.w	r3, r3, #32
 801692a:	81a3      	strh	r3, [r4, #12]
 801692c:	f04f 30ff 	mov.w	r0, #4294967295
 8016930:	e7f3      	b.n	801691a <__ssrefill_r+0x22>
	...

08016934 <__ssvfiscanf_r>:
 8016934:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016938:	460c      	mov	r4, r1
 801693a:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 801693e:	2100      	movs	r1, #0
 8016940:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8016944:	49a6      	ldr	r1, [pc, #664]	; (8016be0 <__ssvfiscanf_r+0x2ac>)
 8016946:	91a0      	str	r1, [sp, #640]	; 0x280
 8016948:	f10d 0804 	add.w	r8, sp, #4
 801694c:	49a5      	ldr	r1, [pc, #660]	; (8016be4 <__ssvfiscanf_r+0x2b0>)
 801694e:	4fa6      	ldr	r7, [pc, #664]	; (8016be8 <__ssvfiscanf_r+0x2b4>)
 8016950:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8016bec <__ssvfiscanf_r+0x2b8>
 8016954:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8016958:	4606      	mov	r6, r0
 801695a:	91a1      	str	r1, [sp, #644]	; 0x284
 801695c:	9300      	str	r3, [sp, #0]
 801695e:	7813      	ldrb	r3, [r2, #0]
 8016960:	2b00      	cmp	r3, #0
 8016962:	f000 815a 	beq.w	8016c1a <__ssvfiscanf_r+0x2e6>
 8016966:	5dd9      	ldrb	r1, [r3, r7]
 8016968:	f011 0108 	ands.w	r1, r1, #8
 801696c:	f102 0501 	add.w	r5, r2, #1
 8016970:	d019      	beq.n	80169a6 <__ssvfiscanf_r+0x72>
 8016972:	6863      	ldr	r3, [r4, #4]
 8016974:	2b00      	cmp	r3, #0
 8016976:	dd0f      	ble.n	8016998 <__ssvfiscanf_r+0x64>
 8016978:	6823      	ldr	r3, [r4, #0]
 801697a:	781a      	ldrb	r2, [r3, #0]
 801697c:	5cba      	ldrb	r2, [r7, r2]
 801697e:	0712      	lsls	r2, r2, #28
 8016980:	d401      	bmi.n	8016986 <__ssvfiscanf_r+0x52>
 8016982:	462a      	mov	r2, r5
 8016984:	e7eb      	b.n	801695e <__ssvfiscanf_r+0x2a>
 8016986:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8016988:	3201      	adds	r2, #1
 801698a:	9245      	str	r2, [sp, #276]	; 0x114
 801698c:	6862      	ldr	r2, [r4, #4]
 801698e:	3301      	adds	r3, #1
 8016990:	3a01      	subs	r2, #1
 8016992:	6062      	str	r2, [r4, #4]
 8016994:	6023      	str	r3, [r4, #0]
 8016996:	e7ec      	b.n	8016972 <__ssvfiscanf_r+0x3e>
 8016998:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801699a:	4621      	mov	r1, r4
 801699c:	4630      	mov	r0, r6
 801699e:	4798      	blx	r3
 80169a0:	2800      	cmp	r0, #0
 80169a2:	d0e9      	beq.n	8016978 <__ssvfiscanf_r+0x44>
 80169a4:	e7ed      	b.n	8016982 <__ssvfiscanf_r+0x4e>
 80169a6:	2b25      	cmp	r3, #37	; 0x25
 80169a8:	d012      	beq.n	80169d0 <__ssvfiscanf_r+0x9c>
 80169aa:	469a      	mov	sl, r3
 80169ac:	6863      	ldr	r3, [r4, #4]
 80169ae:	2b00      	cmp	r3, #0
 80169b0:	f340 8091 	ble.w	8016ad6 <__ssvfiscanf_r+0x1a2>
 80169b4:	6822      	ldr	r2, [r4, #0]
 80169b6:	7813      	ldrb	r3, [r2, #0]
 80169b8:	4553      	cmp	r3, sl
 80169ba:	f040 812e 	bne.w	8016c1a <__ssvfiscanf_r+0x2e6>
 80169be:	6863      	ldr	r3, [r4, #4]
 80169c0:	3b01      	subs	r3, #1
 80169c2:	6063      	str	r3, [r4, #4]
 80169c4:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80169c6:	3201      	adds	r2, #1
 80169c8:	3301      	adds	r3, #1
 80169ca:	6022      	str	r2, [r4, #0]
 80169cc:	9345      	str	r3, [sp, #276]	; 0x114
 80169ce:	e7d8      	b.n	8016982 <__ssvfiscanf_r+0x4e>
 80169d0:	9141      	str	r1, [sp, #260]	; 0x104
 80169d2:	9143      	str	r1, [sp, #268]	; 0x10c
 80169d4:	7853      	ldrb	r3, [r2, #1]
 80169d6:	2b2a      	cmp	r3, #42	; 0x2a
 80169d8:	bf02      	ittt	eq
 80169da:	2310      	moveq	r3, #16
 80169dc:	1c95      	addeq	r5, r2, #2
 80169de:	9341      	streq	r3, [sp, #260]	; 0x104
 80169e0:	220a      	movs	r2, #10
 80169e2:	46aa      	mov	sl, r5
 80169e4:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80169e8:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80169ec:	2b09      	cmp	r3, #9
 80169ee:	d91d      	bls.n	8016a2c <__ssvfiscanf_r+0xf8>
 80169f0:	487e      	ldr	r0, [pc, #504]	; (8016bec <__ssvfiscanf_r+0x2b8>)
 80169f2:	2203      	movs	r2, #3
 80169f4:	f7e9 fc04 	bl	8000200 <memchr>
 80169f8:	b140      	cbz	r0, 8016a0c <__ssvfiscanf_r+0xd8>
 80169fa:	2301      	movs	r3, #1
 80169fc:	eba0 0009 	sub.w	r0, r0, r9
 8016a00:	fa03 f000 	lsl.w	r0, r3, r0
 8016a04:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016a06:	4318      	orrs	r0, r3
 8016a08:	9041      	str	r0, [sp, #260]	; 0x104
 8016a0a:	4655      	mov	r5, sl
 8016a0c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8016a10:	2b78      	cmp	r3, #120	; 0x78
 8016a12:	d806      	bhi.n	8016a22 <__ssvfiscanf_r+0xee>
 8016a14:	2b57      	cmp	r3, #87	; 0x57
 8016a16:	d810      	bhi.n	8016a3a <__ssvfiscanf_r+0x106>
 8016a18:	2b25      	cmp	r3, #37	; 0x25
 8016a1a:	d0c6      	beq.n	80169aa <__ssvfiscanf_r+0x76>
 8016a1c:	d856      	bhi.n	8016acc <__ssvfiscanf_r+0x198>
 8016a1e:	2b00      	cmp	r3, #0
 8016a20:	d064      	beq.n	8016aec <__ssvfiscanf_r+0x1b8>
 8016a22:	2303      	movs	r3, #3
 8016a24:	9347      	str	r3, [sp, #284]	; 0x11c
 8016a26:	230a      	movs	r3, #10
 8016a28:	9342      	str	r3, [sp, #264]	; 0x108
 8016a2a:	e071      	b.n	8016b10 <__ssvfiscanf_r+0x1dc>
 8016a2c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8016a2e:	fb02 1103 	mla	r1, r2, r3, r1
 8016a32:	3930      	subs	r1, #48	; 0x30
 8016a34:	9143      	str	r1, [sp, #268]	; 0x10c
 8016a36:	4655      	mov	r5, sl
 8016a38:	e7d3      	b.n	80169e2 <__ssvfiscanf_r+0xae>
 8016a3a:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8016a3e:	2a20      	cmp	r2, #32
 8016a40:	d8ef      	bhi.n	8016a22 <__ssvfiscanf_r+0xee>
 8016a42:	a101      	add	r1, pc, #4	; (adr r1, 8016a48 <__ssvfiscanf_r+0x114>)
 8016a44:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8016a48:	08016afb 	.word	0x08016afb
 8016a4c:	08016a23 	.word	0x08016a23
 8016a50:	08016a23 	.word	0x08016a23
 8016a54:	08016b59 	.word	0x08016b59
 8016a58:	08016a23 	.word	0x08016a23
 8016a5c:	08016a23 	.word	0x08016a23
 8016a60:	08016a23 	.word	0x08016a23
 8016a64:	08016a23 	.word	0x08016a23
 8016a68:	08016a23 	.word	0x08016a23
 8016a6c:	08016a23 	.word	0x08016a23
 8016a70:	08016a23 	.word	0x08016a23
 8016a74:	08016b6f 	.word	0x08016b6f
 8016a78:	08016b45 	.word	0x08016b45
 8016a7c:	08016ad3 	.word	0x08016ad3
 8016a80:	08016ad3 	.word	0x08016ad3
 8016a84:	08016ad3 	.word	0x08016ad3
 8016a88:	08016a23 	.word	0x08016a23
 8016a8c:	08016b49 	.word	0x08016b49
 8016a90:	08016a23 	.word	0x08016a23
 8016a94:	08016a23 	.word	0x08016a23
 8016a98:	08016a23 	.word	0x08016a23
 8016a9c:	08016a23 	.word	0x08016a23
 8016aa0:	08016b7f 	.word	0x08016b7f
 8016aa4:	08016b51 	.word	0x08016b51
 8016aa8:	08016af3 	.word	0x08016af3
 8016aac:	08016a23 	.word	0x08016a23
 8016ab0:	08016a23 	.word	0x08016a23
 8016ab4:	08016b7b 	.word	0x08016b7b
 8016ab8:	08016a23 	.word	0x08016a23
 8016abc:	08016b45 	.word	0x08016b45
 8016ac0:	08016a23 	.word	0x08016a23
 8016ac4:	08016a23 	.word	0x08016a23
 8016ac8:	08016afb 	.word	0x08016afb
 8016acc:	3b45      	subs	r3, #69	; 0x45
 8016ace:	2b02      	cmp	r3, #2
 8016ad0:	d8a7      	bhi.n	8016a22 <__ssvfiscanf_r+0xee>
 8016ad2:	2305      	movs	r3, #5
 8016ad4:	e01b      	b.n	8016b0e <__ssvfiscanf_r+0x1da>
 8016ad6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016ad8:	4621      	mov	r1, r4
 8016ada:	4630      	mov	r0, r6
 8016adc:	4798      	blx	r3
 8016ade:	2800      	cmp	r0, #0
 8016ae0:	f43f af68 	beq.w	80169b4 <__ssvfiscanf_r+0x80>
 8016ae4:	9844      	ldr	r0, [sp, #272]	; 0x110
 8016ae6:	2800      	cmp	r0, #0
 8016ae8:	f040 808d 	bne.w	8016c06 <__ssvfiscanf_r+0x2d2>
 8016aec:	f04f 30ff 	mov.w	r0, #4294967295
 8016af0:	e08f      	b.n	8016c12 <__ssvfiscanf_r+0x2de>
 8016af2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8016af4:	f042 0220 	orr.w	r2, r2, #32
 8016af8:	9241      	str	r2, [sp, #260]	; 0x104
 8016afa:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8016afc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8016b00:	9241      	str	r2, [sp, #260]	; 0x104
 8016b02:	2210      	movs	r2, #16
 8016b04:	2b6f      	cmp	r3, #111	; 0x6f
 8016b06:	9242      	str	r2, [sp, #264]	; 0x108
 8016b08:	bf34      	ite	cc
 8016b0a:	2303      	movcc	r3, #3
 8016b0c:	2304      	movcs	r3, #4
 8016b0e:	9347      	str	r3, [sp, #284]	; 0x11c
 8016b10:	6863      	ldr	r3, [r4, #4]
 8016b12:	2b00      	cmp	r3, #0
 8016b14:	dd42      	ble.n	8016b9c <__ssvfiscanf_r+0x268>
 8016b16:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016b18:	0659      	lsls	r1, r3, #25
 8016b1a:	d404      	bmi.n	8016b26 <__ssvfiscanf_r+0x1f2>
 8016b1c:	6823      	ldr	r3, [r4, #0]
 8016b1e:	781a      	ldrb	r2, [r3, #0]
 8016b20:	5cba      	ldrb	r2, [r7, r2]
 8016b22:	0712      	lsls	r2, r2, #28
 8016b24:	d441      	bmi.n	8016baa <__ssvfiscanf_r+0x276>
 8016b26:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8016b28:	2b02      	cmp	r3, #2
 8016b2a:	dc50      	bgt.n	8016bce <__ssvfiscanf_r+0x29a>
 8016b2c:	466b      	mov	r3, sp
 8016b2e:	4622      	mov	r2, r4
 8016b30:	a941      	add	r1, sp, #260	; 0x104
 8016b32:	4630      	mov	r0, r6
 8016b34:	f000 f876 	bl	8016c24 <_scanf_chars>
 8016b38:	2801      	cmp	r0, #1
 8016b3a:	d06e      	beq.n	8016c1a <__ssvfiscanf_r+0x2e6>
 8016b3c:	2802      	cmp	r0, #2
 8016b3e:	f47f af20 	bne.w	8016982 <__ssvfiscanf_r+0x4e>
 8016b42:	e7cf      	b.n	8016ae4 <__ssvfiscanf_r+0x1b0>
 8016b44:	220a      	movs	r2, #10
 8016b46:	e7dd      	b.n	8016b04 <__ssvfiscanf_r+0x1d0>
 8016b48:	2300      	movs	r3, #0
 8016b4a:	9342      	str	r3, [sp, #264]	; 0x108
 8016b4c:	2303      	movs	r3, #3
 8016b4e:	e7de      	b.n	8016b0e <__ssvfiscanf_r+0x1da>
 8016b50:	2308      	movs	r3, #8
 8016b52:	9342      	str	r3, [sp, #264]	; 0x108
 8016b54:	2304      	movs	r3, #4
 8016b56:	e7da      	b.n	8016b0e <__ssvfiscanf_r+0x1da>
 8016b58:	4629      	mov	r1, r5
 8016b5a:	4640      	mov	r0, r8
 8016b5c:	f000 f9b4 	bl	8016ec8 <__sccl>
 8016b60:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016b62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016b66:	9341      	str	r3, [sp, #260]	; 0x104
 8016b68:	4605      	mov	r5, r0
 8016b6a:	2301      	movs	r3, #1
 8016b6c:	e7cf      	b.n	8016b0e <__ssvfiscanf_r+0x1da>
 8016b6e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016b70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016b74:	9341      	str	r3, [sp, #260]	; 0x104
 8016b76:	2300      	movs	r3, #0
 8016b78:	e7c9      	b.n	8016b0e <__ssvfiscanf_r+0x1da>
 8016b7a:	2302      	movs	r3, #2
 8016b7c:	e7c7      	b.n	8016b0e <__ssvfiscanf_r+0x1da>
 8016b7e:	9841      	ldr	r0, [sp, #260]	; 0x104
 8016b80:	06c3      	lsls	r3, r0, #27
 8016b82:	f53f aefe 	bmi.w	8016982 <__ssvfiscanf_r+0x4e>
 8016b86:	9b00      	ldr	r3, [sp, #0]
 8016b88:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8016b8a:	1d19      	adds	r1, r3, #4
 8016b8c:	9100      	str	r1, [sp, #0]
 8016b8e:	681b      	ldr	r3, [r3, #0]
 8016b90:	f010 0f01 	tst.w	r0, #1
 8016b94:	bf14      	ite	ne
 8016b96:	801a      	strhne	r2, [r3, #0]
 8016b98:	601a      	streq	r2, [r3, #0]
 8016b9a:	e6f2      	b.n	8016982 <__ssvfiscanf_r+0x4e>
 8016b9c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016b9e:	4621      	mov	r1, r4
 8016ba0:	4630      	mov	r0, r6
 8016ba2:	4798      	blx	r3
 8016ba4:	2800      	cmp	r0, #0
 8016ba6:	d0b6      	beq.n	8016b16 <__ssvfiscanf_r+0x1e2>
 8016ba8:	e79c      	b.n	8016ae4 <__ssvfiscanf_r+0x1b0>
 8016baa:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8016bac:	3201      	adds	r2, #1
 8016bae:	9245      	str	r2, [sp, #276]	; 0x114
 8016bb0:	6862      	ldr	r2, [r4, #4]
 8016bb2:	3a01      	subs	r2, #1
 8016bb4:	2a00      	cmp	r2, #0
 8016bb6:	6062      	str	r2, [r4, #4]
 8016bb8:	dd02      	ble.n	8016bc0 <__ssvfiscanf_r+0x28c>
 8016bba:	3301      	adds	r3, #1
 8016bbc:	6023      	str	r3, [r4, #0]
 8016bbe:	e7ad      	b.n	8016b1c <__ssvfiscanf_r+0x1e8>
 8016bc0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016bc2:	4621      	mov	r1, r4
 8016bc4:	4630      	mov	r0, r6
 8016bc6:	4798      	blx	r3
 8016bc8:	2800      	cmp	r0, #0
 8016bca:	d0a7      	beq.n	8016b1c <__ssvfiscanf_r+0x1e8>
 8016bcc:	e78a      	b.n	8016ae4 <__ssvfiscanf_r+0x1b0>
 8016bce:	2b04      	cmp	r3, #4
 8016bd0:	dc0e      	bgt.n	8016bf0 <__ssvfiscanf_r+0x2bc>
 8016bd2:	466b      	mov	r3, sp
 8016bd4:	4622      	mov	r2, r4
 8016bd6:	a941      	add	r1, sp, #260	; 0x104
 8016bd8:	4630      	mov	r0, r6
 8016bda:	f000 f87d 	bl	8016cd8 <_scanf_i>
 8016bde:	e7ab      	b.n	8016b38 <__ssvfiscanf_r+0x204>
 8016be0:	0801687f 	.word	0x0801687f
 8016be4:	080168f9 	.word	0x080168f9
 8016be8:	08017ae1 	.word	0x08017ae1
 8016bec:	08017c4a 	.word	0x08017c4a
 8016bf0:	4b0b      	ldr	r3, [pc, #44]	; (8016c20 <__ssvfiscanf_r+0x2ec>)
 8016bf2:	2b00      	cmp	r3, #0
 8016bf4:	f43f aec5 	beq.w	8016982 <__ssvfiscanf_r+0x4e>
 8016bf8:	466b      	mov	r3, sp
 8016bfa:	4622      	mov	r2, r4
 8016bfc:	a941      	add	r1, sp, #260	; 0x104
 8016bfe:	4630      	mov	r0, r6
 8016c00:	f3af 8000 	nop.w
 8016c04:	e798      	b.n	8016b38 <__ssvfiscanf_r+0x204>
 8016c06:	89a3      	ldrh	r3, [r4, #12]
 8016c08:	f013 0f40 	tst.w	r3, #64	; 0x40
 8016c0c:	bf18      	it	ne
 8016c0e:	f04f 30ff 	movne.w	r0, #4294967295
 8016c12:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8016c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016c1a:	9844      	ldr	r0, [sp, #272]	; 0x110
 8016c1c:	e7f9      	b.n	8016c12 <__ssvfiscanf_r+0x2de>
 8016c1e:	bf00      	nop
 8016c20:	00000000 	.word	0x00000000

08016c24 <_scanf_chars>:
 8016c24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016c28:	4615      	mov	r5, r2
 8016c2a:	688a      	ldr	r2, [r1, #8]
 8016c2c:	4680      	mov	r8, r0
 8016c2e:	460c      	mov	r4, r1
 8016c30:	b932      	cbnz	r2, 8016c40 <_scanf_chars+0x1c>
 8016c32:	698a      	ldr	r2, [r1, #24]
 8016c34:	2a00      	cmp	r2, #0
 8016c36:	bf0c      	ite	eq
 8016c38:	2201      	moveq	r2, #1
 8016c3a:	f04f 32ff 	movne.w	r2, #4294967295
 8016c3e:	608a      	str	r2, [r1, #8]
 8016c40:	6822      	ldr	r2, [r4, #0]
 8016c42:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8016cd4 <_scanf_chars+0xb0>
 8016c46:	06d1      	lsls	r1, r2, #27
 8016c48:	bf5f      	itttt	pl
 8016c4a:	681a      	ldrpl	r2, [r3, #0]
 8016c4c:	1d11      	addpl	r1, r2, #4
 8016c4e:	6019      	strpl	r1, [r3, #0]
 8016c50:	6816      	ldrpl	r6, [r2, #0]
 8016c52:	2700      	movs	r7, #0
 8016c54:	69a0      	ldr	r0, [r4, #24]
 8016c56:	b188      	cbz	r0, 8016c7c <_scanf_chars+0x58>
 8016c58:	2801      	cmp	r0, #1
 8016c5a:	d107      	bne.n	8016c6c <_scanf_chars+0x48>
 8016c5c:	682a      	ldr	r2, [r5, #0]
 8016c5e:	7811      	ldrb	r1, [r2, #0]
 8016c60:	6962      	ldr	r2, [r4, #20]
 8016c62:	5c52      	ldrb	r2, [r2, r1]
 8016c64:	b952      	cbnz	r2, 8016c7c <_scanf_chars+0x58>
 8016c66:	2f00      	cmp	r7, #0
 8016c68:	d031      	beq.n	8016cce <_scanf_chars+0xaa>
 8016c6a:	e022      	b.n	8016cb2 <_scanf_chars+0x8e>
 8016c6c:	2802      	cmp	r0, #2
 8016c6e:	d120      	bne.n	8016cb2 <_scanf_chars+0x8e>
 8016c70:	682b      	ldr	r3, [r5, #0]
 8016c72:	781b      	ldrb	r3, [r3, #0]
 8016c74:	f813 3009 	ldrb.w	r3, [r3, r9]
 8016c78:	071b      	lsls	r3, r3, #28
 8016c7a:	d41a      	bmi.n	8016cb2 <_scanf_chars+0x8e>
 8016c7c:	6823      	ldr	r3, [r4, #0]
 8016c7e:	06da      	lsls	r2, r3, #27
 8016c80:	bf5e      	ittt	pl
 8016c82:	682b      	ldrpl	r3, [r5, #0]
 8016c84:	781b      	ldrbpl	r3, [r3, #0]
 8016c86:	f806 3b01 	strbpl.w	r3, [r6], #1
 8016c8a:	682a      	ldr	r2, [r5, #0]
 8016c8c:	686b      	ldr	r3, [r5, #4]
 8016c8e:	3201      	adds	r2, #1
 8016c90:	602a      	str	r2, [r5, #0]
 8016c92:	68a2      	ldr	r2, [r4, #8]
 8016c94:	3b01      	subs	r3, #1
 8016c96:	3a01      	subs	r2, #1
 8016c98:	606b      	str	r3, [r5, #4]
 8016c9a:	3701      	adds	r7, #1
 8016c9c:	60a2      	str	r2, [r4, #8]
 8016c9e:	b142      	cbz	r2, 8016cb2 <_scanf_chars+0x8e>
 8016ca0:	2b00      	cmp	r3, #0
 8016ca2:	dcd7      	bgt.n	8016c54 <_scanf_chars+0x30>
 8016ca4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8016ca8:	4629      	mov	r1, r5
 8016caa:	4640      	mov	r0, r8
 8016cac:	4798      	blx	r3
 8016cae:	2800      	cmp	r0, #0
 8016cb0:	d0d0      	beq.n	8016c54 <_scanf_chars+0x30>
 8016cb2:	6823      	ldr	r3, [r4, #0]
 8016cb4:	f013 0310 	ands.w	r3, r3, #16
 8016cb8:	d105      	bne.n	8016cc6 <_scanf_chars+0xa2>
 8016cba:	68e2      	ldr	r2, [r4, #12]
 8016cbc:	3201      	adds	r2, #1
 8016cbe:	60e2      	str	r2, [r4, #12]
 8016cc0:	69a2      	ldr	r2, [r4, #24]
 8016cc2:	b102      	cbz	r2, 8016cc6 <_scanf_chars+0xa2>
 8016cc4:	7033      	strb	r3, [r6, #0]
 8016cc6:	6923      	ldr	r3, [r4, #16]
 8016cc8:	443b      	add	r3, r7
 8016cca:	6123      	str	r3, [r4, #16]
 8016ccc:	2000      	movs	r0, #0
 8016cce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016cd2:	bf00      	nop
 8016cd4:	08017ae1 	.word	0x08017ae1

08016cd8 <_scanf_i>:
 8016cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016cdc:	4698      	mov	r8, r3
 8016cde:	4b76      	ldr	r3, [pc, #472]	; (8016eb8 <_scanf_i+0x1e0>)
 8016ce0:	460c      	mov	r4, r1
 8016ce2:	4682      	mov	sl, r0
 8016ce4:	4616      	mov	r6, r2
 8016ce6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8016cea:	b087      	sub	sp, #28
 8016cec:	ab03      	add	r3, sp, #12
 8016cee:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8016cf2:	4b72      	ldr	r3, [pc, #456]	; (8016ebc <_scanf_i+0x1e4>)
 8016cf4:	69a1      	ldr	r1, [r4, #24]
 8016cf6:	4a72      	ldr	r2, [pc, #456]	; (8016ec0 <_scanf_i+0x1e8>)
 8016cf8:	2903      	cmp	r1, #3
 8016cfa:	bf18      	it	ne
 8016cfc:	461a      	movne	r2, r3
 8016cfe:	68a3      	ldr	r3, [r4, #8]
 8016d00:	9201      	str	r2, [sp, #4]
 8016d02:	1e5a      	subs	r2, r3, #1
 8016d04:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8016d08:	bf88      	it	hi
 8016d0a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8016d0e:	4627      	mov	r7, r4
 8016d10:	bf82      	ittt	hi
 8016d12:	eb03 0905 	addhi.w	r9, r3, r5
 8016d16:	f240 135d 	movwhi	r3, #349	; 0x15d
 8016d1a:	60a3      	strhi	r3, [r4, #8]
 8016d1c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8016d20:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8016d24:	bf98      	it	ls
 8016d26:	f04f 0900 	movls.w	r9, #0
 8016d2a:	6023      	str	r3, [r4, #0]
 8016d2c:	463d      	mov	r5, r7
 8016d2e:	f04f 0b00 	mov.w	fp, #0
 8016d32:	6831      	ldr	r1, [r6, #0]
 8016d34:	ab03      	add	r3, sp, #12
 8016d36:	7809      	ldrb	r1, [r1, #0]
 8016d38:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8016d3c:	2202      	movs	r2, #2
 8016d3e:	f7e9 fa5f 	bl	8000200 <memchr>
 8016d42:	b328      	cbz	r0, 8016d90 <_scanf_i+0xb8>
 8016d44:	f1bb 0f01 	cmp.w	fp, #1
 8016d48:	d159      	bne.n	8016dfe <_scanf_i+0x126>
 8016d4a:	6862      	ldr	r2, [r4, #4]
 8016d4c:	b92a      	cbnz	r2, 8016d5a <_scanf_i+0x82>
 8016d4e:	6822      	ldr	r2, [r4, #0]
 8016d50:	2308      	movs	r3, #8
 8016d52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8016d56:	6063      	str	r3, [r4, #4]
 8016d58:	6022      	str	r2, [r4, #0]
 8016d5a:	6822      	ldr	r2, [r4, #0]
 8016d5c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8016d60:	6022      	str	r2, [r4, #0]
 8016d62:	68a2      	ldr	r2, [r4, #8]
 8016d64:	1e51      	subs	r1, r2, #1
 8016d66:	60a1      	str	r1, [r4, #8]
 8016d68:	b192      	cbz	r2, 8016d90 <_scanf_i+0xb8>
 8016d6a:	6832      	ldr	r2, [r6, #0]
 8016d6c:	1c51      	adds	r1, r2, #1
 8016d6e:	6031      	str	r1, [r6, #0]
 8016d70:	7812      	ldrb	r2, [r2, #0]
 8016d72:	f805 2b01 	strb.w	r2, [r5], #1
 8016d76:	6872      	ldr	r2, [r6, #4]
 8016d78:	3a01      	subs	r2, #1
 8016d7a:	2a00      	cmp	r2, #0
 8016d7c:	6072      	str	r2, [r6, #4]
 8016d7e:	dc07      	bgt.n	8016d90 <_scanf_i+0xb8>
 8016d80:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8016d84:	4631      	mov	r1, r6
 8016d86:	4650      	mov	r0, sl
 8016d88:	4790      	blx	r2
 8016d8a:	2800      	cmp	r0, #0
 8016d8c:	f040 8085 	bne.w	8016e9a <_scanf_i+0x1c2>
 8016d90:	f10b 0b01 	add.w	fp, fp, #1
 8016d94:	f1bb 0f03 	cmp.w	fp, #3
 8016d98:	d1cb      	bne.n	8016d32 <_scanf_i+0x5a>
 8016d9a:	6863      	ldr	r3, [r4, #4]
 8016d9c:	b90b      	cbnz	r3, 8016da2 <_scanf_i+0xca>
 8016d9e:	230a      	movs	r3, #10
 8016da0:	6063      	str	r3, [r4, #4]
 8016da2:	6863      	ldr	r3, [r4, #4]
 8016da4:	4947      	ldr	r1, [pc, #284]	; (8016ec4 <_scanf_i+0x1ec>)
 8016da6:	6960      	ldr	r0, [r4, #20]
 8016da8:	1ac9      	subs	r1, r1, r3
 8016daa:	f000 f88d 	bl	8016ec8 <__sccl>
 8016dae:	f04f 0b00 	mov.w	fp, #0
 8016db2:	68a3      	ldr	r3, [r4, #8]
 8016db4:	6822      	ldr	r2, [r4, #0]
 8016db6:	2b00      	cmp	r3, #0
 8016db8:	d03d      	beq.n	8016e36 <_scanf_i+0x15e>
 8016dba:	6831      	ldr	r1, [r6, #0]
 8016dbc:	6960      	ldr	r0, [r4, #20]
 8016dbe:	f891 c000 	ldrb.w	ip, [r1]
 8016dc2:	f810 000c 	ldrb.w	r0, [r0, ip]
 8016dc6:	2800      	cmp	r0, #0
 8016dc8:	d035      	beq.n	8016e36 <_scanf_i+0x15e>
 8016dca:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8016dce:	d124      	bne.n	8016e1a <_scanf_i+0x142>
 8016dd0:	0510      	lsls	r0, r2, #20
 8016dd2:	d522      	bpl.n	8016e1a <_scanf_i+0x142>
 8016dd4:	f10b 0b01 	add.w	fp, fp, #1
 8016dd8:	f1b9 0f00 	cmp.w	r9, #0
 8016ddc:	d003      	beq.n	8016de6 <_scanf_i+0x10e>
 8016dde:	3301      	adds	r3, #1
 8016de0:	f109 39ff 	add.w	r9, r9, #4294967295
 8016de4:	60a3      	str	r3, [r4, #8]
 8016de6:	6873      	ldr	r3, [r6, #4]
 8016de8:	3b01      	subs	r3, #1
 8016dea:	2b00      	cmp	r3, #0
 8016dec:	6073      	str	r3, [r6, #4]
 8016dee:	dd1b      	ble.n	8016e28 <_scanf_i+0x150>
 8016df0:	6833      	ldr	r3, [r6, #0]
 8016df2:	3301      	adds	r3, #1
 8016df4:	6033      	str	r3, [r6, #0]
 8016df6:	68a3      	ldr	r3, [r4, #8]
 8016df8:	3b01      	subs	r3, #1
 8016dfa:	60a3      	str	r3, [r4, #8]
 8016dfc:	e7d9      	b.n	8016db2 <_scanf_i+0xda>
 8016dfe:	f1bb 0f02 	cmp.w	fp, #2
 8016e02:	d1ae      	bne.n	8016d62 <_scanf_i+0x8a>
 8016e04:	6822      	ldr	r2, [r4, #0]
 8016e06:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8016e0a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8016e0e:	d1bf      	bne.n	8016d90 <_scanf_i+0xb8>
 8016e10:	2310      	movs	r3, #16
 8016e12:	6063      	str	r3, [r4, #4]
 8016e14:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8016e18:	e7a2      	b.n	8016d60 <_scanf_i+0x88>
 8016e1a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8016e1e:	6022      	str	r2, [r4, #0]
 8016e20:	780b      	ldrb	r3, [r1, #0]
 8016e22:	f805 3b01 	strb.w	r3, [r5], #1
 8016e26:	e7de      	b.n	8016de6 <_scanf_i+0x10e>
 8016e28:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8016e2c:	4631      	mov	r1, r6
 8016e2e:	4650      	mov	r0, sl
 8016e30:	4798      	blx	r3
 8016e32:	2800      	cmp	r0, #0
 8016e34:	d0df      	beq.n	8016df6 <_scanf_i+0x11e>
 8016e36:	6823      	ldr	r3, [r4, #0]
 8016e38:	05db      	lsls	r3, r3, #23
 8016e3a:	d50d      	bpl.n	8016e58 <_scanf_i+0x180>
 8016e3c:	42bd      	cmp	r5, r7
 8016e3e:	d909      	bls.n	8016e54 <_scanf_i+0x17c>
 8016e40:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8016e44:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016e48:	4632      	mov	r2, r6
 8016e4a:	4650      	mov	r0, sl
 8016e4c:	4798      	blx	r3
 8016e4e:	f105 39ff 	add.w	r9, r5, #4294967295
 8016e52:	464d      	mov	r5, r9
 8016e54:	42bd      	cmp	r5, r7
 8016e56:	d02d      	beq.n	8016eb4 <_scanf_i+0x1dc>
 8016e58:	6822      	ldr	r2, [r4, #0]
 8016e5a:	f012 0210 	ands.w	r2, r2, #16
 8016e5e:	d113      	bne.n	8016e88 <_scanf_i+0x1b0>
 8016e60:	702a      	strb	r2, [r5, #0]
 8016e62:	6863      	ldr	r3, [r4, #4]
 8016e64:	9e01      	ldr	r6, [sp, #4]
 8016e66:	4639      	mov	r1, r7
 8016e68:	4650      	mov	r0, sl
 8016e6a:	47b0      	blx	r6
 8016e6c:	6821      	ldr	r1, [r4, #0]
 8016e6e:	f8d8 3000 	ldr.w	r3, [r8]
 8016e72:	f011 0f20 	tst.w	r1, #32
 8016e76:	d013      	beq.n	8016ea0 <_scanf_i+0x1c8>
 8016e78:	1d1a      	adds	r2, r3, #4
 8016e7a:	f8c8 2000 	str.w	r2, [r8]
 8016e7e:	681b      	ldr	r3, [r3, #0]
 8016e80:	6018      	str	r0, [r3, #0]
 8016e82:	68e3      	ldr	r3, [r4, #12]
 8016e84:	3301      	adds	r3, #1
 8016e86:	60e3      	str	r3, [r4, #12]
 8016e88:	1bed      	subs	r5, r5, r7
 8016e8a:	44ab      	add	fp, r5
 8016e8c:	6925      	ldr	r5, [r4, #16]
 8016e8e:	445d      	add	r5, fp
 8016e90:	6125      	str	r5, [r4, #16]
 8016e92:	2000      	movs	r0, #0
 8016e94:	b007      	add	sp, #28
 8016e96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016e9a:	f04f 0b00 	mov.w	fp, #0
 8016e9e:	e7ca      	b.n	8016e36 <_scanf_i+0x15e>
 8016ea0:	1d1a      	adds	r2, r3, #4
 8016ea2:	f8c8 2000 	str.w	r2, [r8]
 8016ea6:	681b      	ldr	r3, [r3, #0]
 8016ea8:	f011 0f01 	tst.w	r1, #1
 8016eac:	bf14      	ite	ne
 8016eae:	8018      	strhne	r0, [r3, #0]
 8016eb0:	6018      	streq	r0, [r3, #0]
 8016eb2:	e7e6      	b.n	8016e82 <_scanf_i+0x1aa>
 8016eb4:	2001      	movs	r0, #1
 8016eb6:	e7ed      	b.n	8016e94 <_scanf_i+0x1bc>
 8016eb8:	080174c4 	.word	0x080174c4
 8016ebc:	08016561 	.word	0x08016561
 8016ec0:	08015389 	.word	0x08015389
 8016ec4:	08017c90 	.word	0x08017c90

08016ec8 <__sccl>:
 8016ec8:	b570      	push	{r4, r5, r6, lr}
 8016eca:	780b      	ldrb	r3, [r1, #0]
 8016ecc:	4604      	mov	r4, r0
 8016ece:	2b5e      	cmp	r3, #94	; 0x5e
 8016ed0:	bf0b      	itete	eq
 8016ed2:	784b      	ldrbeq	r3, [r1, #1]
 8016ed4:	1c48      	addne	r0, r1, #1
 8016ed6:	1c88      	addeq	r0, r1, #2
 8016ed8:	2200      	movne	r2, #0
 8016eda:	bf08      	it	eq
 8016edc:	2201      	moveq	r2, #1
 8016ede:	1e61      	subs	r1, r4, #1
 8016ee0:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8016ee4:	f801 2f01 	strb.w	r2, [r1, #1]!
 8016ee8:	42a9      	cmp	r1, r5
 8016eea:	d1fb      	bne.n	8016ee4 <__sccl+0x1c>
 8016eec:	b90b      	cbnz	r3, 8016ef2 <__sccl+0x2a>
 8016eee:	3801      	subs	r0, #1
 8016ef0:	bd70      	pop	{r4, r5, r6, pc}
 8016ef2:	f082 0201 	eor.w	r2, r2, #1
 8016ef6:	54e2      	strb	r2, [r4, r3]
 8016ef8:	4605      	mov	r5, r0
 8016efa:	4628      	mov	r0, r5
 8016efc:	f810 1b01 	ldrb.w	r1, [r0], #1
 8016f00:	292d      	cmp	r1, #45	; 0x2d
 8016f02:	d006      	beq.n	8016f12 <__sccl+0x4a>
 8016f04:	295d      	cmp	r1, #93	; 0x5d
 8016f06:	d0f3      	beq.n	8016ef0 <__sccl+0x28>
 8016f08:	b909      	cbnz	r1, 8016f0e <__sccl+0x46>
 8016f0a:	4628      	mov	r0, r5
 8016f0c:	e7f0      	b.n	8016ef0 <__sccl+0x28>
 8016f0e:	460b      	mov	r3, r1
 8016f10:	e7f1      	b.n	8016ef6 <__sccl+0x2e>
 8016f12:	786e      	ldrb	r6, [r5, #1]
 8016f14:	2e5d      	cmp	r6, #93	; 0x5d
 8016f16:	d0fa      	beq.n	8016f0e <__sccl+0x46>
 8016f18:	42b3      	cmp	r3, r6
 8016f1a:	dcf8      	bgt.n	8016f0e <__sccl+0x46>
 8016f1c:	3502      	adds	r5, #2
 8016f1e:	4619      	mov	r1, r3
 8016f20:	3101      	adds	r1, #1
 8016f22:	428e      	cmp	r6, r1
 8016f24:	5462      	strb	r2, [r4, r1]
 8016f26:	dcfb      	bgt.n	8016f20 <__sccl+0x58>
 8016f28:	1af1      	subs	r1, r6, r3
 8016f2a:	3901      	subs	r1, #1
 8016f2c:	1c58      	adds	r0, r3, #1
 8016f2e:	42b3      	cmp	r3, r6
 8016f30:	bfa8      	it	ge
 8016f32:	2100      	movge	r1, #0
 8016f34:	1843      	adds	r3, r0, r1
 8016f36:	e7e0      	b.n	8016efa <__sccl+0x32>

08016f38 <_raise_r>:
 8016f38:	291f      	cmp	r1, #31
 8016f3a:	b538      	push	{r3, r4, r5, lr}
 8016f3c:	4604      	mov	r4, r0
 8016f3e:	460d      	mov	r5, r1
 8016f40:	d904      	bls.n	8016f4c <_raise_r+0x14>
 8016f42:	2316      	movs	r3, #22
 8016f44:	6003      	str	r3, [r0, #0]
 8016f46:	f04f 30ff 	mov.w	r0, #4294967295
 8016f4a:	bd38      	pop	{r3, r4, r5, pc}
 8016f4c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8016f4e:	b112      	cbz	r2, 8016f56 <_raise_r+0x1e>
 8016f50:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016f54:	b94b      	cbnz	r3, 8016f6a <_raise_r+0x32>
 8016f56:	4620      	mov	r0, r4
 8016f58:	f000 f830 	bl	8016fbc <_getpid_r>
 8016f5c:	462a      	mov	r2, r5
 8016f5e:	4601      	mov	r1, r0
 8016f60:	4620      	mov	r0, r4
 8016f62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016f66:	f000 b817 	b.w	8016f98 <_kill_r>
 8016f6a:	2b01      	cmp	r3, #1
 8016f6c:	d00a      	beq.n	8016f84 <_raise_r+0x4c>
 8016f6e:	1c59      	adds	r1, r3, #1
 8016f70:	d103      	bne.n	8016f7a <_raise_r+0x42>
 8016f72:	2316      	movs	r3, #22
 8016f74:	6003      	str	r3, [r0, #0]
 8016f76:	2001      	movs	r0, #1
 8016f78:	e7e7      	b.n	8016f4a <_raise_r+0x12>
 8016f7a:	2400      	movs	r4, #0
 8016f7c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8016f80:	4628      	mov	r0, r5
 8016f82:	4798      	blx	r3
 8016f84:	2000      	movs	r0, #0
 8016f86:	e7e0      	b.n	8016f4a <_raise_r+0x12>

08016f88 <raise>:
 8016f88:	4b02      	ldr	r3, [pc, #8]	; (8016f94 <raise+0xc>)
 8016f8a:	4601      	mov	r1, r0
 8016f8c:	6818      	ldr	r0, [r3, #0]
 8016f8e:	f7ff bfd3 	b.w	8016f38 <_raise_r>
 8016f92:	bf00      	nop
 8016f94:	200002b4 	.word	0x200002b4

08016f98 <_kill_r>:
 8016f98:	b538      	push	{r3, r4, r5, lr}
 8016f9a:	4d07      	ldr	r5, [pc, #28]	; (8016fb8 <_kill_r+0x20>)
 8016f9c:	2300      	movs	r3, #0
 8016f9e:	4604      	mov	r4, r0
 8016fa0:	4608      	mov	r0, r1
 8016fa2:	4611      	mov	r1, r2
 8016fa4:	602b      	str	r3, [r5, #0]
 8016fa6:	f7eb ffbf 	bl	8002f28 <_kill>
 8016faa:	1c43      	adds	r3, r0, #1
 8016fac:	d102      	bne.n	8016fb4 <_kill_r+0x1c>
 8016fae:	682b      	ldr	r3, [r5, #0]
 8016fb0:	b103      	cbz	r3, 8016fb4 <_kill_r+0x1c>
 8016fb2:	6023      	str	r3, [r4, #0]
 8016fb4:	bd38      	pop	{r3, r4, r5, pc}
 8016fb6:	bf00      	nop
 8016fb8:	2000e8d8 	.word	0x2000e8d8

08016fbc <_getpid_r>:
 8016fbc:	f7eb bfac 	b.w	8002f18 <_getpid>

08016fc0 <__submore>:
 8016fc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016fc4:	460c      	mov	r4, r1
 8016fc6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8016fc8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016fcc:	4299      	cmp	r1, r3
 8016fce:	d11d      	bne.n	801700c <__submore+0x4c>
 8016fd0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8016fd4:	f7fd ffa6 	bl	8014f24 <_malloc_r>
 8016fd8:	b918      	cbnz	r0, 8016fe2 <__submore+0x22>
 8016fda:	f04f 30ff 	mov.w	r0, #4294967295
 8016fde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016fe2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8016fe6:	63a3      	str	r3, [r4, #56]	; 0x38
 8016fe8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8016fec:	6360      	str	r0, [r4, #52]	; 0x34
 8016fee:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8016ff2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8016ff6:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8016ffa:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8016ffe:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8017002:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8017006:	6020      	str	r0, [r4, #0]
 8017008:	2000      	movs	r0, #0
 801700a:	e7e8      	b.n	8016fde <__submore+0x1e>
 801700c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801700e:	0077      	lsls	r7, r6, #1
 8017010:	463a      	mov	r2, r7
 8017012:	f7ff fc05 	bl	8016820 <_realloc_r>
 8017016:	4605      	mov	r5, r0
 8017018:	2800      	cmp	r0, #0
 801701a:	d0de      	beq.n	8016fda <__submore+0x1a>
 801701c:	eb00 0806 	add.w	r8, r0, r6
 8017020:	4601      	mov	r1, r0
 8017022:	4632      	mov	r2, r6
 8017024:	4640      	mov	r0, r8
 8017026:	f7fd fc89 	bl	801493c <memcpy>
 801702a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 801702e:	f8c4 8000 	str.w	r8, [r4]
 8017032:	e7e9      	b.n	8017008 <__submore+0x48>

08017034 <_fstat_r>:
 8017034:	b538      	push	{r3, r4, r5, lr}
 8017036:	4d07      	ldr	r5, [pc, #28]	; (8017054 <_fstat_r+0x20>)
 8017038:	2300      	movs	r3, #0
 801703a:	4604      	mov	r4, r0
 801703c:	4608      	mov	r0, r1
 801703e:	4611      	mov	r1, r2
 8017040:	602b      	str	r3, [r5, #0]
 8017042:	f7eb ffd0 	bl	8002fe6 <_fstat>
 8017046:	1c43      	adds	r3, r0, #1
 8017048:	d102      	bne.n	8017050 <_fstat_r+0x1c>
 801704a:	682b      	ldr	r3, [r5, #0]
 801704c:	b103      	cbz	r3, 8017050 <_fstat_r+0x1c>
 801704e:	6023      	str	r3, [r4, #0]
 8017050:	bd38      	pop	{r3, r4, r5, pc}
 8017052:	bf00      	nop
 8017054:	2000e8d8 	.word	0x2000e8d8

08017058 <_isatty_r>:
 8017058:	b538      	push	{r3, r4, r5, lr}
 801705a:	4d06      	ldr	r5, [pc, #24]	; (8017074 <_isatty_r+0x1c>)
 801705c:	2300      	movs	r3, #0
 801705e:	4604      	mov	r4, r0
 8017060:	4608      	mov	r0, r1
 8017062:	602b      	str	r3, [r5, #0]
 8017064:	f7eb ffcf 	bl	8003006 <_isatty>
 8017068:	1c43      	adds	r3, r0, #1
 801706a:	d102      	bne.n	8017072 <_isatty_r+0x1a>
 801706c:	682b      	ldr	r3, [r5, #0]
 801706e:	b103      	cbz	r3, 8017072 <_isatty_r+0x1a>
 8017070:	6023      	str	r3, [r4, #0]
 8017072:	bd38      	pop	{r3, r4, r5, pc}
 8017074:	2000e8d8 	.word	0x2000e8d8

08017078 <_malloc_usable_size_r>:
 8017078:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801707c:	1f18      	subs	r0, r3, #4
 801707e:	2b00      	cmp	r3, #0
 8017080:	bfbc      	itt	lt
 8017082:	580b      	ldrlt	r3, [r1, r0]
 8017084:	18c0      	addlt	r0, r0, r3
 8017086:	4770      	bx	lr

08017088 <_init>:
 8017088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801708a:	bf00      	nop
 801708c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801708e:	bc08      	pop	{r3}
 8017090:	469e      	mov	lr, r3
 8017092:	4770      	bx	lr

08017094 <_fini>:
 8017094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017096:	bf00      	nop
 8017098:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801709a:	bc08      	pop	{r3}
 801709c:	469e      	mov	lr, r3
 801709e:	4770      	bx	lr
