/*
 * Copyright (C) 2021 Microchip Technology Inc. and its subsidiaries.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

/* This file is autogenerated by cml-utils 2021-08-16 09:27:13 +0200.
 * Commit ID: 092466a671a1091cb1044fb11bea3af81b649f9d
 */

/* LAN996x registers */

#ifndef _LAN966X_REGS_A0_H_
#define _LAN966X_REGS_A0_H_

/*      AES:AES_REGS:AES_CR */
#define AES_AES_CR(t)             (t + 0x00)

#define AES_AES_CR_UNLOCK(x)                     (((x) << 24) & GENMASK(24, 24))
#define AES_AES_CR_UNLOCK_M                      GENMASK(24, 24)
#define AES_AES_CR_UNLOCK_X(x)                   (((x) & GENMASK(24, 24)) >> 24)

#define AES_AES_CR_LOADSEED(x)                   (((x) << 16) & GENMASK(16, 16))
#define AES_AES_CR_LOADSEED_M                    GENMASK(16, 16)
#define AES_AES_CR_LOADSEED_X(x)                 (((x) & GENMASK(16, 16)) >> 16)

#define AES_AES_CR_SWRST(x)                      (((x) << 8) & GENMASK(8, 8))
#define AES_AES_CR_SWRST_M                       GENMASK(8, 8)
#define AES_AES_CR_SWRST_X(x)                    (((x) & GENMASK(8, 8)) >> 8)

#define AES_AES_CR_KSWP(x)                       (((x) << 1) & GENMASK(1, 1))
#define AES_AES_CR_KSWP_M                        GENMASK(1, 1)
#define AES_AES_CR_KSWP_X(x)                     (((x) & GENMASK(1, 1)) >> 1)

#define AES_AES_CR_START(x)                      ((x) & GENMASK(0, 0))
#define AES_AES_CR_START_M                       GENMASK(0, 0)
#define AES_AES_CR_START_X(x)                    ((x) & GENMASK(0, 0))

/*      AES:AES_REGS:AES_MR */
#define AES_AES_MR(t)             (t + 0x04)

#define AES_AES_MR_TAMPCLR(x)                    (((x) << 31) & GENMASK(31, 31))
#define AES_AES_MR_TAMPCLR_M                     GENMASK(31, 31)
#define AES_AES_MR_TAMPCLR_X(x)                  (((x) & GENMASK(31, 31)) >> 31)

#define AES_AES_MR_CMTYP7(x)                     (((x) << 30) & GENMASK(30, 30))
#define AES_AES_MR_CMTYP7_M                      GENMASK(30, 30)
#define AES_AES_MR_CMTYP7_X(x)                   (((x) & GENMASK(30, 30)) >> 30)

#define AES_AES_MR_CMTYP6(x)                     (((x) << 29) & GENMASK(29, 29))
#define AES_AES_MR_CMTYP6_M                      GENMASK(29, 29)
#define AES_AES_MR_CMTYP6_X(x)                   (((x) & GENMASK(29, 29)) >> 29)

#define AES_AES_MR_CMTYP5(x)                     (((x) << 28) & GENMASK(28, 28))
#define AES_AES_MR_CMTYP5_M                      GENMASK(28, 28)
#define AES_AES_MR_CMTYP5_X(x)                   (((x) & GENMASK(28, 28)) >> 28)

#define AES_AES_MR_CMTYP4(x)                     (((x) << 27) & GENMASK(27, 27))
#define AES_AES_MR_CMTYP4_M                      GENMASK(27, 27)
#define AES_AES_MR_CMTYP4_X(x)                   (((x) & GENMASK(27, 27)) >> 27)

#define AES_AES_MR_CMTYP3(x)                     (((x) << 26) & GENMASK(26, 26))
#define AES_AES_MR_CMTYP3_M                      GENMASK(26, 26)
#define AES_AES_MR_CMTYP3_X(x)                   (((x) & GENMASK(26, 26)) >> 26)

#define AES_AES_MR_CMTYP2(x)                     (((x) << 25) & GENMASK(25, 25))
#define AES_AES_MR_CMTYP2_M                      GENMASK(25, 25)
#define AES_AES_MR_CMTYP2_X(x)                   (((x) & GENMASK(25, 25)) >> 25)

#define AES_AES_MR_CMTYP1(x)                     (((x) << 24) & GENMASK(24, 24))
#define AES_AES_MR_CMTYP1_M                      GENMASK(24, 24)
#define AES_AES_MR_CMTYP1_X(x)                   (((x) & GENMASK(24, 24)) >> 24)

#define AES_AES_MR_CKEY(x)                       (((x) << 20) & GENMASK(23, 20))
#define AES_AES_MR_CKEY_M                        GENMASK(23, 20)
#define AES_AES_MR_CKEY_X(x)                     (((x) & GENMASK(23, 20)) >> 20)

#define AES_AES_MR_CFBS(x)                       (((x) << 16) & GENMASK(18, 16))
#define AES_AES_MR_CFBS_M                        GENMASK(18, 16)
#define AES_AES_MR_CFBS_X(x)                     (((x) & GENMASK(18, 16)) >> 16)

#define AES_AES_MR_LOD(x)                        (((x) << 15) & GENMASK(15, 15))
#define AES_AES_MR_LOD_M                         GENMASK(15, 15)
#define AES_AES_MR_LOD_X(x)                      (((x) & GENMASK(15, 15)) >> 15)

#define AES_AES_MR_OPMOD(x)                      (((x) << 12) & GENMASK(14, 12))
#define AES_AES_MR_OPMOD_M                       GENMASK(14, 12)
#define AES_AES_MR_OPMOD_X(x)                    (((x) & GENMASK(14, 12)) >> 12)

#define AES_AES_MR_KEYSIZE(x)                    (((x) << 10) & GENMASK(11, 10))
#define AES_AES_MR_KEYSIZE_M                     GENMASK(11, 10)
#define AES_AES_MR_KEYSIZE_X(x)                  (((x) & GENMASK(11, 10)) >> 10)

#define AES_AES_MR_SMOD(x)                       (((x) << 8) & GENMASK(9, 8))
#define AES_AES_MR_SMOD_M                        GENMASK(9, 8)
#define AES_AES_MR_SMOD_X(x)                     (((x) & GENMASK(9, 8)) >> 8)

#define AES_AES_MR_PROCDLY(x)                    (((x) << 4) & GENMASK(7, 4))
#define AES_AES_MR_PROCDLY_M                     GENMASK(7, 4)
#define AES_AES_MR_PROCDLY_X(x)                  (((x) & GENMASK(7, 4)) >> 4)

#define AES_AES_MR_DUALBUFF(x)                   (((x) << 3) & GENMASK(3, 3))
#define AES_AES_MR_DUALBUFF_M                    GENMASK(3, 3)
#define AES_AES_MR_DUALBUFF_X(x)                 (((x) & GENMASK(3, 3)) >> 3)

#define AES_AES_MR_GTAGEN(x)                     (((x) << 1) & GENMASK(1, 1))
#define AES_AES_MR_GTAGEN_M                      GENMASK(1, 1)
#define AES_AES_MR_GTAGEN_X(x)                   (((x) & GENMASK(1, 1)) >> 1)

#define AES_AES_MR_CIPHER(x)                     ((x) & GENMASK(0, 0))
#define AES_AES_MR_CIPHER_M                      GENMASK(0, 0)
#define AES_AES_MR_CIPHER_X(x)                   ((x) & GENMASK(0, 0))

/*      AES:AES_REGS:AES_IER */
#define AES_AES_IER(t)            (t + 0x10)

#define AES_AES_IER_SECE(x)                      (((x) << 19) & GENMASK(19, 19))
#define AES_AES_IER_SECE_M                       GENMASK(19, 19)
#define AES_AES_IER_SECE_X(x)                    (((x) & GENMASK(19, 19)) >> 19)

#define AES_AES_IER_PLENERR(x)                   (((x) << 18) & GENMASK(18, 18))
#define AES_AES_IER_PLENERR_M                    GENMASK(18, 18)
#define AES_AES_IER_PLENERR_X(x)                 (((x) & GENMASK(18, 18)) >> 18)

#define AES_AES_IER_EOPAD(x)                     (((x) << 17) & GENMASK(17, 17))
#define AES_AES_IER_EOPAD_M                      GENMASK(17, 17)
#define AES_AES_IER_EOPAD_X(x)                   (((x) & GENMASK(17, 17)) >> 17)

#define AES_AES_IER_TAGRDY(x)                    (((x) << 16) & GENMASK(16, 16))
#define AES_AES_IER_TAGRDY_M                     GENMASK(16, 16)
#define AES_AES_IER_TAGRDY_X(x)                  (((x) & GENMASK(16, 16)) >> 16)

#define AES_AES_IER_URAD(x)                      (((x) << 8) & GENMASK(8, 8))
#define AES_AES_IER_URAD_M                       GENMASK(8, 8)
#define AES_AES_IER_URAD_X(x)                    (((x) & GENMASK(8, 8)) >> 8)

#define AES_AES_IER_DATRDY(x)                    ((x) & GENMASK(0, 0))
#define AES_AES_IER_DATRDY_M                     GENMASK(0, 0)
#define AES_AES_IER_DATRDY_X(x)                  ((x) & GENMASK(0, 0))

/*      AES:AES_REGS:AES_IDR */
#define AES_AES_IDR(t)            (t + 0x14)

#define AES_AES_IDR_SECE_IDR(x)                  (((x) << 19) & GENMASK(19, 19))
#define AES_AES_IDR_SECE_IDR_M                   GENMASK(19, 19)
#define AES_AES_IDR_SECE_IDR_X(x)                (((x) & GENMASK(19, 19)) >> 19)

#define AES_AES_IDR_PLENERR_IDR(x)               (((x) << 18) & GENMASK(18, 18))
#define AES_AES_IDR_PLENERR_IDR_M                GENMASK(18, 18)
#define AES_AES_IDR_PLENERR_IDR_X(x)             (((x) & GENMASK(18, 18)) >> 18)

#define AES_AES_IDR_EOPAD_IDR(x)                 (((x) << 17) & GENMASK(17, 17))
#define AES_AES_IDR_EOPAD_IDR_M                  GENMASK(17, 17)
#define AES_AES_IDR_EOPAD_IDR_X(x)               (((x) & GENMASK(17, 17)) >> 17)

#define AES_AES_IDR_TAGRDY_IDR(x)                (((x) << 16) & GENMASK(16, 16))
#define AES_AES_IDR_TAGRDY_IDR_M                 GENMASK(16, 16)
#define AES_AES_IDR_TAGRDY_IDR_X(x)              (((x) & GENMASK(16, 16)) >> 16)

#define AES_AES_IDR_URAD_IDR(x)                  (((x) << 8) & GENMASK(8, 8))
#define AES_AES_IDR_URAD_IDR_M                   GENMASK(8, 8)
#define AES_AES_IDR_URAD_IDR_X(x)                (((x) & GENMASK(8, 8)) >> 8)

#define AES_AES_IDR_DATRDY_IDR(x)                ((x) & GENMASK(0, 0))
#define AES_AES_IDR_DATRDY_IDR_M                 GENMASK(0, 0)
#define AES_AES_IDR_DATRDY_IDR_X(x)              ((x) & GENMASK(0, 0))

/*      AES:AES_REGS:AES_IMR */
#define AES_AES_IMR(t)            (t + 0x18)

#define AES_AES_IMR_SECE_IMR(x)                  (((x) << 19) & GENMASK(19, 19))
#define AES_AES_IMR_SECE_IMR_M                   GENMASK(19, 19)
#define AES_AES_IMR_SECE_IMR_X(x)                (((x) & GENMASK(19, 19)) >> 19)

#define AES_AES_IMR_PLENERR_IMR(x)               (((x) << 18) & GENMASK(18, 18))
#define AES_AES_IMR_PLENERR_IMR_M                GENMASK(18, 18)
#define AES_AES_IMR_PLENERR_IMR_X(x)             (((x) & GENMASK(18, 18)) >> 18)

#define AES_AES_IMR_EOPAD_IMR(x)                 (((x) << 17) & GENMASK(17, 17))
#define AES_AES_IMR_EOPAD_IMR_M                  GENMASK(17, 17)
#define AES_AES_IMR_EOPAD_IMR_X(x)               (((x) & GENMASK(17, 17)) >> 17)

#define AES_AES_IMR_TAGRDY_IMR(x)                (((x) << 16) & GENMASK(16, 16))
#define AES_AES_IMR_TAGRDY_IMR_M                 GENMASK(16, 16)
#define AES_AES_IMR_TAGRDY_IMR_X(x)              (((x) & GENMASK(16, 16)) >> 16)

#define AES_AES_IMR_URAD_IMR(x)                  (((x) << 8) & GENMASK(8, 8))
#define AES_AES_IMR_URAD_IMR_M                   GENMASK(8, 8)
#define AES_AES_IMR_URAD_IMR_X(x)                (((x) & GENMASK(8, 8)) >> 8)

#define AES_AES_IMR_DATRDY_IMR(x)                ((x) & GENMASK(0, 0))
#define AES_AES_IMR_DATRDY_IMR_M                 GENMASK(0, 0)
#define AES_AES_IMR_DATRDY_IMR_X(x)              ((x) & GENMASK(0, 0))

/*      AES:AES_REGS:AES_ISR */
#define AES_AES_ISR(t)            (t + 0x1c)

#define AES_AES_ISR_SECE_ISR(x)                  (((x) << 19) & GENMASK(19, 19))
#define AES_AES_ISR_SECE_ISR_M                   GENMASK(19, 19)
#define AES_AES_ISR_SECE_ISR_X(x)                (((x) & GENMASK(19, 19)) >> 19)

#define AES_AES_ISR_PLENERR_ISR(x)               (((x) << 18) & GENMASK(18, 18))
#define AES_AES_ISR_PLENERR_ISR_M                GENMASK(18, 18)
#define AES_AES_ISR_PLENERR_ISR_X(x)             (((x) & GENMASK(18, 18)) >> 18)

#define AES_AES_ISR_EOPAD_ISR(x)                 (((x) << 17) & GENMASK(17, 17))
#define AES_AES_ISR_EOPAD_ISR_M                  GENMASK(17, 17)
#define AES_AES_ISR_EOPAD_ISR_X(x)               (((x) & GENMASK(17, 17)) >> 17)

#define AES_AES_ISR_TAGRDY_ISR(x)                (((x) << 16) & GENMASK(16, 16))
#define AES_AES_ISR_TAGRDY_ISR_M                 GENMASK(16, 16)
#define AES_AES_ISR_TAGRDY_ISR_X(x)              (((x) & GENMASK(16, 16)) >> 16)

#define AES_AES_ISR_URAT_ISR(x)                  (((x) << 12) & GENMASK(15, 12))
#define AES_AES_ISR_URAT_ISR_M                   GENMASK(15, 12)
#define AES_AES_ISR_URAT_ISR_X(x)                (((x) & GENMASK(15, 12)) >> 12)

#define AES_AES_ISR_URAD_ISR(x)                  (((x) << 8) & GENMASK(8, 8))
#define AES_AES_ISR_URAD_ISR_M                   GENMASK(8, 8)
#define AES_AES_ISR_URAD_ISR_X(x)                (((x) & GENMASK(8, 8)) >> 8)

#define AES_AES_ISR_DATRDY_ISR(x)                ((x) & GENMASK(0, 0))
#define AES_AES_ISR_DATRDY_ISR_M                 GENMASK(0, 0)
#define AES_AES_ISR_DATRDY_ISR_X(x)              ((x) & GENMASK(0, 0))

/*      AES:AES_REGS:AES_KEYWR0 */
#define AES_AES_KEYWR0(t)         (t + 0x20)

/*      AES:AES_REGS:AES_KEYWR1 */
#define AES_AES_KEYWR1(t)         (t + 0x24)

/*      AES:AES_REGS:AES_KEYWR2 */
#define AES_AES_KEYWR2(t)         (t + 0x28)

/*      AES:AES_REGS:AES_KEYWR3 */
#define AES_AES_KEYWR3(t)         (t + 0x2c)

/*      AES:AES_REGS:AES_KEYWR4 */
#define AES_AES_KEYWR4(t)         (t + 0x30)

/*      AES:AES_REGS:AES_KEYWR5 */
#define AES_AES_KEYWR5(t)         (t + 0x34)

/*      AES:AES_REGS:AES_KEYWR6 */
#define AES_AES_KEYWR6(t)         (t + 0x38)

/*      AES:AES_REGS:AES_KEYWR7 */
#define AES_AES_KEYWR7(t)         (t + 0x3c)

/*      AES:AES_REGS:AES_IDATAR0 */
#define AES_AES_IDATAR0(t)        (t + 0x40)

/*      AES:AES_REGS:AES_IDATAR1 */
#define AES_AES_IDATAR1(t)        (t + 0x44)

/*      AES:AES_REGS:AES_IDATAR2 */
#define AES_AES_IDATAR2(t)        (t + 0x48)

/*      AES:AES_REGS:AES_IDATAR3 */
#define AES_AES_IDATAR3(t)        (t + 0x4c)

/*      AES:AES_REGS:AES_ODATAR0 */
#define AES_AES_ODATAR0(t)        (t + 0x50)

/*      AES:AES_REGS:AES_ODATAR1 */
#define AES_AES_ODATAR1(t)        (t + 0x54)

/*      AES:AES_REGS:AES_ODATAR2 */
#define AES_AES_ODATAR2(t)        (t + 0x58)

/*      AES:AES_REGS:AES_ODATAR3 */
#define AES_AES_ODATAR3(t)        (t + 0x5c)

/*      AES:AES_REGS:AES_IVR0 */
#define AES_AES_IVR0(t)           (t + 0x60)

/*      AES:AES_REGS:AES_IVR1 */
#define AES_AES_IVR1(t)           (t + 0x64)

/*      AES:AES_REGS:AES_IVR2 */
#define AES_AES_IVR2(t)           (t + 0x68)

/*      AES:AES_REGS:AES_IVR3 */
#define AES_AES_IVR3(t)           (t + 0x6c)

/*      AES:AES_REGS:AES_AADLENR */
#define AES_AES_AADLENR(t)        (t + 0x70)

/*      AES:AES_REGS:AES_CLENR */
#define AES_AES_CLENR(t)          (t + 0x74)

/*      AES:AES_REGS:AES_GHASHR0 */
#define AES_AES_GHASHR0(t)        (t + 0x78)

/*      AES:AES_REGS:AES_GHASHR1 */
#define AES_AES_GHASHR1(t)        (t + 0x7c)

/*      AES:AES_REGS:AES_GHASHR2 */
#define AES_AES_GHASHR2(t)        (t + 0x80)

/*      AES:AES_REGS:AES_GHASHR3 */
#define AES_AES_GHASHR3(t)        (t + 0x84)

/*      AES:AES_REGS:AES_TAGR0 */
#define AES_AES_TAGR0(t)          (t + 0x88)

/*      AES:AES_REGS:AES_TAGR1 */
#define AES_AES_TAGR1(t)          (t + 0x8c)

/*      AES:AES_REGS:AES_TAGR2 */
#define AES_AES_TAGR2(t)          (t + 0x90)

/*      AES:AES_REGS:AES_TAGR3 */
#define AES_AES_TAGR3(t)          (t + 0x94)

/*      AES:AES_REGS:AES_CTRR */
#define AES_AES_CTRR(t)           (t + 0x98)

/*      AES:AES_REGS:AES_GCMHR0 */
#define AES_AES_GCMHR0(t)         (t + 0x9c)

/*      AES:AES_REGS:AES_GCMHR1 */
#define AES_AES_GCMHR1(t)         (t + 0xa0)

/*      AES:AES_REGS:AES_GCMHR2 */
#define AES_AES_GCMHR2(t)         (t + 0xa4)

/*      AES:AES_REGS:AES_GCMHR3 */
#define AES_AES_GCMHR3(t)         (t + 0xa8)

/*      AES:AES_REGS:AES_EMR */
#define AES_AES_EMR(t)            (t + 0xb0)

#define AES_AES_EMR_BPE(x)                       (((x) << 31) & GENMASK(31, 31))
#define AES_AES_EMR_BPE_M                        GENMASK(31, 31)
#define AES_AES_EMR_BPE_X(x)                     (((x) & GENMASK(31, 31)) >> 31)

#define AES_AES_EMR_NHEAD(x)                     (((x) << 16) & GENMASK(23, 16))
#define AES_AES_EMR_NHEAD_M                      GENMASK(23, 16)
#define AES_AES_EMR_NHEAD_X(x)                   (((x) & GENMASK(23, 16)) >> 16)

#define AES_AES_EMR_PADLEN(x)                    (((x) << 8) & GENMASK(15, 8))
#define AES_AES_EMR_PADLEN_M                     GENMASK(15, 8)
#define AES_AES_EMR_PADLEN_X(x)                  (((x) & GENMASK(15, 8)) >> 8)

#define AES_AES_EMR_PKRS(x)                      (((x) << 7) & GENMASK(7, 7))
#define AES_AES_EMR_PKRS_M                       GENMASK(7, 7)
#define AES_AES_EMR_PKRS_X(x)                    (((x) & GENMASK(7, 7)) >> 7)

#define AES_AES_EMR_PKWL(x)                      (((x) << 6) & GENMASK(6, 6))
#define AES_AES_EMR_PKWL_M                       GENMASK(6, 6)
#define AES_AES_EMR_PKWL_X(x)                    (((x) & GENMASK(6, 6)) >> 6)

#define AES_AES_EMR_PLIPD(x)                     (((x) << 5) & GENMASK(5, 5))
#define AES_AES_EMR_PLIPD_M                      GENMASK(5, 5)
#define AES_AES_EMR_PLIPD_X(x)                   (((x) & GENMASK(5, 5)) >> 5)

#define AES_AES_EMR_PLIPEN(x)                    (((x) << 4) & GENMASK(4, 4))
#define AES_AES_EMR_PLIPEN_M                     GENMASK(4, 4)
#define AES_AES_EMR_PLIPEN_X(x)                  (((x) & GENMASK(4, 4)) >> 4)

#define AES_AES_EMR_APM(x)                       (((x) << 1) & GENMASK(1, 1))
#define AES_AES_EMR_APM_M                        GENMASK(1, 1)
#define AES_AES_EMR_APM_X(x)                     (((x) & GENMASK(1, 1)) >> 1)

#define AES_AES_EMR_APEN(x)                      ((x) & GENMASK(0, 0))
#define AES_AES_EMR_APEN_M                       GENMASK(0, 0)
#define AES_AES_EMR_APEN_X(x)                    ((x) & GENMASK(0, 0))

/*      AES:AES_REGS:AES_BCNT */
#define AES_AES_BCNT(t)           (t + 0xb4)

#define AES_AES_BCNT_BCNT(x)                     ((x) & GENMASK(30, 0))
#define AES_AES_BCNT_BCNT_M                      GENMASK(30, 0)
#define AES_AES_BCNT_BCNT_X(x)                   ((x) & GENMASK(30, 0))

/*      AES:AES_REGS:AES_TWR0 */
#define AES_AES_TWR0(t)           (t + 0xc0)

/*      AES:AES_REGS:AES_TWR1 */
#define AES_AES_TWR1(t)           (t + 0xc4)

/*      AES:AES_REGS:AES_TWR2 */
#define AES_AES_TWR2(t)           (t + 0xc8)

/*      AES:AES_REGS:AES_TWR3 */
#define AES_AES_TWR3(t)           (t + 0xcc)

/*      AES:AES_REGS:AES_ALPHAR0 */
#define AES_AES_ALPHAR0(t)        (t + 0xd0)

/*      AES:AES_REGS:AES_ALPHAR1 */
#define AES_AES_ALPHAR1(t)        (t + 0xd4)

/*      AES:AES_REGS:AES_ALPHAR2 */
#define AES_AES_ALPHAR2(t)        (t + 0xd8)

/*      AES:AES_REGS:AES_ALPHAR3 */
#define AES_AES_ALPHAR3(t)        (t + 0xdc)

/*      AES:AES_REGS:AES_WPMR */
#define AES_AES_WPMR(t)           (t + 0xe4)

#define AES_AES_WPMR_WPKEY(x)                    (((x) << 8) & GENMASK(31, 8))
#define AES_AES_WPMR_WPKEY_M                     GENMASK(31, 8)
#define AES_AES_WPMR_WPKEY_X(x)                  (((x) & GENMASK(31, 8)) >> 8)

#define AES_AES_WPMR_ACTION(x)                   (((x) << 5) & GENMASK(7, 5))
#define AES_AES_WPMR_ACTION_M                    GENMASK(7, 5)
#define AES_AES_WPMR_ACTION_X(x)                 (((x) & GENMASK(7, 5)) >> 5)

#define AES_AES_WPMR_FIRSTE(x)                   (((x) << 4) & GENMASK(4, 4))
#define AES_AES_WPMR_FIRSTE_M                    GENMASK(4, 4)
#define AES_AES_WPMR_FIRSTE_X(x)                 (((x) & GENMASK(4, 4)) >> 4)

#define AES_AES_WPMR_WPCREN(x)                   (((x) << 2) & GENMASK(2, 2))
#define AES_AES_WPMR_WPCREN_M                    GENMASK(2, 2)
#define AES_AES_WPMR_WPCREN_X(x)                 (((x) & GENMASK(2, 2)) >> 2)

#define AES_AES_WPMR_WPITEN(x)                   (((x) << 1) & GENMASK(1, 1))
#define AES_AES_WPMR_WPITEN_M                    GENMASK(1, 1)
#define AES_AES_WPMR_WPITEN_X(x)                 (((x) & GENMASK(1, 1)) >> 1)

#define AES_AES_WPMR_WPEN(x)                     ((x) & GENMASK(0, 0))
#define AES_AES_WPMR_WPEN_M                      GENMASK(0, 0)
#define AES_AES_WPMR_WPEN_X(x)                   ((x) & GENMASK(0, 0))

/*      AES:AES_REGS:AES_WPSR */
#define AES_AES_WPSR(t)           (t + 0xe8)

#define AES_AES_WPSR_ECLASS(x)                   (((x) << 31) & GENMASK(31, 31))
#define AES_AES_WPSR_ECLASS_M                    GENMASK(31, 31)
#define AES_AES_WPSR_ECLASS_X(x)                 (((x) & GENMASK(31, 31)) >> 31)

#define AES_AES_WPSR_SWETYP(x)                   (((x) << 24) & GENMASK(27, 24))
#define AES_AES_WPSR_SWETYP_M                    GENMASK(27, 24)
#define AES_AES_WPSR_SWETYP_X(x)                 (((x) & GENMASK(27, 24)) >> 24)

#define AES_AES_WPSR_WPVSRC(x)                   (((x) << 8) & GENMASK(15, 8))
#define AES_AES_WPSR_WPVSRC_M                    GENMASK(15, 8)
#define AES_AES_WPSR_WPVSRC_X(x)                 (((x) & GENMASK(15, 8)) >> 8)

#define AES_AES_WPSR_PKRPVS(x)                   (((x) << 4) & GENMASK(4, 4))
#define AES_AES_WPSR_PKRPVS_M                    GENMASK(4, 4)
#define AES_AES_WPSR_PKRPVS_X(x)                 (((x) & GENMASK(4, 4)) >> 4)

#define AES_AES_WPSR_SWE(x)                      (((x) << 3) & GENMASK(3, 3))
#define AES_AES_WPSR_SWE_M                       GENMASK(3, 3)
#define AES_AES_WPSR_SWE_X(x)                    (((x) & GENMASK(3, 3)) >> 3)

#define AES_AES_WPSR_SEQE(x)                     (((x) << 2) & GENMASK(2, 2))
#define AES_AES_WPSR_SEQE_M                      GENMASK(2, 2)
#define AES_AES_WPSR_SEQE_X(x)                   (((x) & GENMASK(2, 2)) >> 2)

#define AES_AES_WPSR_CGD(x)                      (((x) << 1) & GENMASK(1, 1))
#define AES_AES_WPSR_CGD_M                       GENMASK(1, 1)
#define AES_AES_WPSR_CGD_X(x)                    (((x) & GENMASK(1, 1)) >> 1)

#define AES_AES_WPSR_WPVS(x)                     ((x) & GENMASK(0, 0))
#define AES_AES_WPSR_WPVS_M                      GENMASK(0, 0)
#define AES_AES_WPSR_WPVS_X(x)                   ((x) & GENMASK(0, 0))

/*      AES:AES_REGS:AES_VERSION */
#define AES_AES_VERSION(t)        (t + 0xfc)

#define AES_AES_VERSION_MFN(x)                   (((x) << 16) & GENMASK(18, 16))
#define AES_AES_VERSION_MFN_M                    GENMASK(18, 16)
#define AES_AES_VERSION_MFN_X(x)                 (((x) & GENMASK(18, 16)) >> 16)

#define AES_AES_VERSION_VERSION(x)               ((x) & GENMASK(11, 0))
#define AES_AES_VERSION_VERSION_M                GENMASK(11, 0)
#define AES_AES_VERSION_VERSION_X(x)             ((x) & GENMASK(11, 0))

/*      AESB_ASC:AESB_ASC_REGS:TZAESBASC_RBAR0 */
#define AESB_ASC_TZAESBASC_RBAR0(t) (t + 0x00)

/*      AESB_ASC:AESB_ASC_REGS:TZAESBASC_RTAR0 */
#define AESB_ASC_TZAESBASC_RTAR0(t) (t + 0x04)

/*      AESB_ASC:AESB_ASC_REGS:TZAESBASC_RBAR1 */
#define AESB_ASC_TZAESBASC_RBAR1(t) (t + 0x08)

/*      AESB_ASC:AESB_ASC_REGS:TZAESBASC_RTAR1 */
#define AESB_ASC_TZAESBASC_RTAR1(t) (t + 0x0c)

/*      AESB_ASC:AESB_ASC_REGS:TZAESBASC_RBAR2 */
#define AESB_ASC_TZAESBASC_RBAR2(t) (t + 0x10)

/*      AESB_ASC:AESB_ASC_REGS:TZAESBASC_RTAR2 */
#define AESB_ASC_TZAESBASC_RTAR2(t) (t + 0x14)

/*      AESB_ASC:AESB_ASC_REGS:TZAESBASC_RBAR3 */
#define AESB_ASC_TZAESBASC_RBAR3(t) (t + 0x18)

/*      AESB_ASC:AESB_ASC_REGS:TZAESBASC_RTAR3 */
#define AESB_ASC_TZAESBASC_RTAR3(t) (t + 0x1c)

/*      AESB_ASC:AESB_ASC_REGS:TZAESBASC_RBAR4 */
#define AESB_ASC_TZAESBASC_RBAR4(t) (t + 0x20)

/*      AESB_ASC:AESB_ASC_REGS:TZAESBASC_RTAR4 */
#define AESB_ASC_TZAESBASC_RTAR4(t) (t + 0x24)

/*      AESB_ASC:AESB_ASC_REGS:TZAESBASC_RBAR5 */
#define AESB_ASC_TZAESBASC_RBAR5(t) (t + 0x28)

/*      AESB_ASC:AESB_ASC_REGS:TZAESBASC_RTAR5 */
#define AESB_ASC_TZAESBASC_RTAR5(t) (t + 0x2c)

/*      AESB_ASC:AESB_ASC_REGS:TZAESBASC_RBAR6 */
#define AESB_ASC_TZAESBASC_RBAR6(t) (t + 0x30)

/*      AESB_ASC:AESB_ASC_REGS:TZAESBASC_RTAR6 */
#define AESB_ASC_TZAESBASC_RTAR6(t) (t + 0x34)

/*      AESB_ASC:AESB_ASC_REGS:TZAESBASC_RBAR7 */
#define AESB_ASC_TZAESBASC_RBAR7(t) (t + 0x38)

/*      AESB_ASC:AESB_ASC_REGS:TZAESBASC_RTAR7 */
#define AESB_ASC_TZAESBASC_RTAR7(t) (t + 0x3c)

/*      AESB_ASC:AESB_ASC_REGS:TZAESBASC_RSECR */
#define AESB_ASC_TZAESBASC_RSECR(t) (t + 0x80)

#define AESB_ASC_TZAESBASC_RSECR_SECX(x)         ((x) & GENMASK(7, 0))
#define AESB_ASC_TZAESBASC_RSECR_SECX_M          GENMASK(7, 0)
#define AESB_ASC_TZAESBASC_RSECR_SECX_X(x)       ((x) & GENMASK(7, 0))

/*      AESB_ASC:AESB_ASC_REGS:TZAESBASC_RER */
#define AESB_ASC_TZAESBASC_RER(t) (t + 0x84)

#define AESB_ASC_TZAESBASC_RER_ENX(x)            ((x) & GENMASK(7, 0))
#define AESB_ASC_TZAESBASC_RER_ENX_M             GENMASK(7, 0)
#define AESB_ASC_TZAESBASC_RER_ENX_X(x)          ((x) & GENMASK(7, 0))

/*      AESB_ASC:AESB_ASC_REGS:TZAESBASC_RDR */
#define AESB_ASC_TZAESBASC_RDR(t) (t + 0x88)

#define AESB_ASC_TZAESBASC_RDR_DISX(x)           ((x) & GENMASK(7, 0))
#define AESB_ASC_TZAESBASC_RDR_DISX_M            GENMASK(7, 0)
#define AESB_ASC_TZAESBASC_RDR_DISX_X(x)         ((x) & GENMASK(7, 0))

/*      AESB_ASC:AESB_ASC_REGS:TZAESBASC_RSR */
#define AESB_ASC_TZAESBASC_RSR(t) (t + 0x8c)

#define AESB_ASC_TZAESBASC_RSR_ESX(x)            ((x) & GENMASK(7, 0))
#define AESB_ASC_TZAESBASC_RSR_ESX_M             GENMASK(7, 0)
#define AESB_ASC_TZAESBASC_RSR_ESX_X(x)          ((x) & GENMASK(7, 0))

/*      AESB_ASC:AESB_ASC_REGS:TZAESBASC_RESR */
#define AESB_ASC_TZAESBASC_RESR(t) (t + 0x90)

#define AESB_ASC_TZAESBASC_RESR_AERX(x)          ((x) & GENMASK(7, 0))
#define AESB_ASC_TZAESBASC_RESR_AERX_M           GENMASK(7, 0)
#define AESB_ASC_TZAESBASC_RESR_AERX_X(x)        ((x) & GENMASK(7, 0))

/*      AESB_ASC:AESB_ASC_REGS:TZAESBASC_RSSR */
#define AESB_ASC_TZAESBASC_RSSR(t) (t + 0x94)

#define AESB_ASC_TZAESBASC_RSSR_SYNC(x)          ((x) & GENMASK(0, 0))
#define AESB_ASC_TZAESBASC_RSSR_SYNC_M           GENMASK(0, 0)
#define AESB_ASC_TZAESBASC_RSSR_SYNC_X(x)        ((x) & GENMASK(0, 0))

/*      AESB_ASC:AESB_ASC_REGS:TZAESBASC_WPMR */
#define AESB_ASC_TZAESBASC_WPMR(t) (t + 0xe4)

#define AESB_ASC_TZAESBASC_WPMR_WPKEY(x)         (((x) << 8) & GENMASK(31, 8))
#define AESB_ASC_TZAESBASC_WPMR_WPKEY_M          GENMASK(31, 8)
#define AESB_ASC_TZAESBASC_WPMR_WPKEY_X(x)       (((x) & GENMASK(31, 8)) >> 8)

#define AESB_ASC_TZAESBASC_WPMR_WPEN(x)          ((x) & GENMASK(0, 0))
#define AESB_ASC_TZAESBASC_WPMR_WPEN_M           GENMASK(0, 0)
#define AESB_ASC_TZAESBASC_WPMR_WPEN_X(x)        ((x) & GENMASK(0, 0))

/*      AESB_ASC:AESB_ASC_REGS:TZAESBASC_WPSR */
#define AESB_ASC_TZAESBASC_WPSR(t) (t + 0xe8)

#define AESB_ASC_TZAESBASC_WPSR_WPSRC(x)         (((x) << 8) & GENMASK(23, 8))
#define AESB_ASC_TZAESBASC_WPSR_WPSRC_M          GENMASK(23, 8)
#define AESB_ASC_TZAESBASC_WPSR_WPSRC_X(x)       (((x) & GENMASK(23, 8)) >> 8)

#define AESB_ASC_TZAESBASC_WPSR_WPVS(x)          ((x) & GENMASK(0, 0))
#define AESB_ASC_TZAESBASC_WPSR_WPVS_M           GENMASK(0, 0)
#define AESB_ASC_TZAESBASC_WPSR_WPVS_X(x)        ((x) & GENMASK(0, 0))

/*      AESB_ASC:AESB_ASC_REGS:TZAESBASC_VERSION */
#define AESB_ASC_TZAESBASC_VERSION(t) (t + 0xfc)

#define AESB_ASC_TZAESBASC_VERSION_MFN(x)        (((x) << 16) & GENMASK(18, 16))
#define AESB_ASC_TZAESBASC_VERSION_MFN_M         GENMASK(18, 16)
#define AESB_ASC_TZAESBASC_VERSION_MFN_X(x)      (((x) & GENMASK(18, 16)) >> 16)

#define AESB_ASC_TZAESBASC_VERSION_VERSION(x)    ((x) & GENMASK(11, 0))
#define AESB_ASC_TZAESBASC_VERSION_VERSION_M     GENMASK(11, 0)
#define AESB_ASC_TZAESBASC_VERSION_VERSION_X(x)  ((x) & GENMASK(11, 0))

/*      CPU:CPU_REGS:GPR */
#define CPU_GPR(t, r)             (t + (0x00 + ((r) * 4)))

/*      CPU:CPU_REGS:BUILDID */
#define CPU_BUILDID(t)            (t + 0x80)

/*      CPU:CPU_REGS:RESET */
#define CPU_RESET(t)              (t + 0x84)

#define CPU_RESET_VCORE_RST(x)                   (((x) << 7) & GENMASK(7, 7))
#define CPU_RESET_VCORE_RST_M                    GENMASK(7, 7)
#define CPU_RESET_VCORE_RST_X(x)                 (((x) & GENMASK(7, 7)) >> 7)

#define CPU_RESET_CPU_CORE_0_WARM_RST(x)         (((x) << 6) & GENMASK(6, 6))
#define CPU_RESET_CPU_CORE_0_WARM_RST_M          GENMASK(6, 6)
#define CPU_RESET_CPU_CORE_0_WARM_RST_X(x)       (((x) & GENMASK(6, 6)) >> 6)

#define CPU_RESET_PROC_DBG_RST(x)                (((x) << 5) & GENMASK(5, 5))
#define CPU_RESET_PROC_DBG_RST_M                 GENMASK(5, 5)
#define CPU_RESET_PROC_DBG_RST_X(x)              (((x) & GENMASK(5, 5)) >> 5)

#define CPU_RESET_JTAG_RST(x)                    (((x) << 4) & GENMASK(4, 4))
#define CPU_RESET_JTAG_RST_M                     GENMASK(4, 4)
#define CPU_RESET_JTAG_RST_X(x)                  (((x) & GENMASK(4, 4)) >> 4)

#define CPU_RESET_CPU_L2_RST(x)                  (((x) << 3) & GENMASK(3, 3))
#define CPU_RESET_CPU_L2_RST_M                   GENMASK(3, 3)
#define CPU_RESET_CPU_L2_RST_X(x)                (((x) & GENMASK(3, 3)) >> 3)

#define CPU_RESET_MEM_RST(x)                     (((x) << 2) & GENMASK(2, 2))
#define CPU_RESET_MEM_RST_M                      GENMASK(2, 2)
#define CPU_RESET_MEM_RST_X(x)                   (((x) & GENMASK(2, 2)) >> 2)

#define CPU_RESET_WDT_FORCE_RST(x)               (((x) << 1) & GENMASK(1, 1))
#define CPU_RESET_WDT_FORCE_RST_M                GENMASK(1, 1)
#define CPU_RESET_WDT_FORCE_RST_X(x)             (((x) & GENMASK(1, 1)) >> 1)

#define CPU_RESET_CPU_CORE_0_COLD_RST(x)         ((x) & GENMASK(0, 0))
#define CPU_RESET_CPU_CORE_0_COLD_RST_M          GENMASK(0, 0)
#define CPU_RESET_CPU_CORE_0_COLD_RST_X(x)       ((x) & GENMASK(0, 0))

/*      CPU:CPU_REGS:RESET_PROT_STAT */
#define CPU_RESET_PROT_STAT(t)    (t + 0x88)

#define CPU_RESET_PROT_STAT_SYS_RST_PROT_VCORE(x) (((x) << 5) & GENMASK(5, 5))
#define CPU_RESET_PROT_STAT_SYS_RST_PROT_VCORE_M GENMASK(5, 5)
#define CPU_RESET_PROT_STAT_SYS_RST_PROT_VCORE_X(x) (((x) & GENMASK(5, 5)) >> 5)

#define CPU_RESET_PROT_STAT_VCORE_RST_PROT_AMBA(x) (((x) << 4) & GENMASK(4, 4))
#define CPU_RESET_PROT_STAT_VCORE_RST_PROT_AMBA_M GENMASK(4, 4)
#define CPU_RESET_PROT_STAT_VCORE_RST_PROT_AMBA_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define CPU_RESET_PROT_STAT_VCORE_RST_PROT_WDT(x) (((x) << 3) & GENMASK(3, 3))
#define CPU_RESET_PROT_STAT_VCORE_RST_PROT_WDT_M GENMASK(3, 3)
#define CPU_RESET_PROT_STAT_VCORE_RST_PROT_WDT_X(x) (((x) & GENMASK(3, 3)) >> 3)

#define CPU_RESET_PROT_STAT_VCORE_WDT_RST_PROT_WDT(x)\
	(((x) << 2) & GENMASK(2, 2))
#define CPU_RESET_PROT_STAT_VCORE_WDT_RST_PROT_WDT_M GENMASK(2, 2)
#define CPU_RESET_PROT_STAT_VCORE_WDT_RST_PROT_WDT_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define CPU_RESET_PROT_STAT_VCORE_WDT_RST_STAT(x) (((x) << 1) & GENMASK(1, 1))
#define CPU_RESET_PROT_STAT_VCORE_WDT_RST_STAT_M GENMASK(1, 1)
#define CPU_RESET_PROT_STAT_VCORE_WDT_RST_STAT_X(x) (((x) & GENMASK(1, 1)) >> 1)

#define CPU_RESET_PROT_STAT_VCORE_RST_PROT_PCIE(x) ((x) & GENMASK(0, 0))
#define CPU_RESET_PROT_STAT_VCORE_RST_PROT_PCIE_M GENMASK(0, 0)
#define CPU_RESET_PROT_STAT_VCORE_RST_PROT_PCIE_X(x) ((x) & GENMASK(0, 0))

/*      CPU:CPU_REGS:GENERAL_CTRL */
#define CPU_GENERAL_CTRL(t)       (t + 0x8c)

#define CPU_GENERAL_CTRL_IF_MIIM_SLV_ENA(x)      (((x) << 2) & GENMASK(2, 2))
#define CPU_GENERAL_CTRL_IF_MIIM_SLV_ENA_M       GENMASK(2, 2)
#define CPU_GENERAL_CTRL_IF_MIIM_SLV_ENA_X(x)    (((x) & GENMASK(2, 2)) >> 2)

#define CPU_GENERAL_CTRL_VCORE_CPU_DIS(x)        (((x) << 1) & GENMASK(1, 1))
#define CPU_GENERAL_CTRL_VCORE_CPU_DIS_M         GENMASK(1, 1)
#define CPU_GENERAL_CTRL_VCORE_CPU_DIS_X(x)      (((x) & GENMASK(1, 1)) >> 1)

#define CPU_GENERAL_CTRL_IF_SI_OWNER(x)          ((x) & GENMASK(0, 0))
#define CPU_GENERAL_CTRL_IF_SI_OWNER_M           GENMASK(0, 0)
#define CPU_GENERAL_CTRL_IF_SI_OWNER_X(x)        ((x) & GENMASK(0, 0))

/*      CPU:CPU_REGS:GENERAL_STAT */
#define CPU_GENERAL_STAT(t)       (t + 0x90)

#define CPU_GENERAL_STAT_REG_IF_ERR(x)           (((x) << 7) & GENMASK(9, 7))
#define CPU_GENERAL_STAT_REG_IF_ERR_M            GENMASK(9, 7)
#define CPU_GENERAL_STAT_REG_IF_ERR_X(x)         (((x) & GENMASK(9, 7)) >> 7)

#define CPU_GENERAL_STAT_CSR_REG_IF_ERR(x)       (((x) << 4) & GENMASK(6, 4))
#define CPU_GENERAL_STAT_CSR_REG_IF_ERR_M        GENMASK(6, 4)
#define CPU_GENERAL_STAT_CSR_REG_IF_ERR_X(x)     (((x) & GENMASK(6, 4)) >> 4)

#define CPU_GENERAL_STAT_VCORE_CFG(x)            ((x) & GENMASK(3, 0))
#define CPU_GENERAL_STAT_VCORE_CFG_M             GENMASK(3, 0)
#define CPU_GENERAL_STAT_VCORE_CFG_X(x)          ((x) & GENMASK(3, 0))

/*      CPU:CPU_REGS:OTP_STAT */
#define CPU_OTP_STAT(t)           (t + 0x94)

#define CPU_OTP_STAT_OTP_PROGRAMMED(x)           (((x) << 4) & GENMASK(4, 4))
#define CPU_OTP_STAT_OTP_PROGRAMMED_M            GENMASK(4, 4)
#define CPU_OTP_STAT_OTP_PROGRAMMED_X(x)         (((x) & GENMASK(4, 4)) >> 4)

#define CPU_OTP_STAT_OTP_CPU_DISABLED(x)         (((x) << 3) & GENMASK(3, 3))
#define CPU_OTP_STAT_OTP_CPU_DISABLED_M          GENMASK(3, 3)
#define CPU_OTP_STAT_OTP_CPU_DISABLED_X(x)       (((x) & GENMASK(3, 3)) >> 3)

#define CPU_OTP_STAT_OTP_CPU_DBG_DISABLED(x)     (((x) << 2) & GENMASK(2, 2))
#define CPU_OTP_STAT_OTP_CPU_DBG_DISABLED_M      GENMASK(2, 2)
#define CPU_OTP_STAT_OTP_CPU_DBG_DISABLED_X(x)   (((x) & GENMASK(2, 2)) >> 2)

#define CPU_OTP_STAT_OTP_CPU_SEC_DBG_DISABLED(x) (((x) << 1) & GENMASK(1, 1))
#define CPU_OTP_STAT_OTP_CPU_SEC_DBG_DISABLED_M  GENMASK(1, 1)
#define CPU_OTP_STAT_OTP_CPU_SEC_DBG_DISABLED_X(x) (((x) & GENMASK(1, 1)) >> 1)

#define CPU_OTP_STAT_OTP_CAN_DISABLED(x)         ((x) & GENMASK(0, 0))
#define CPU_OTP_STAT_OTP_CAN_DISABLED_M          GENMASK(0, 0)
#define CPU_OTP_STAT_OTP_CAN_DISABLED_X(x)       ((x) & GENMASK(0, 0))

/*      CPU:CPU_REGS:CPU_DBG */
#define CPU_CPU_DBG(t)            (t + 0x98)

#define CPU_CPU_DBG_ENABLE_PROT_DEBUG_BIT(x)     (((x) << 5) & GENMASK(5, 5))
#define CPU_CPU_DBG_ENABLE_PROT_DEBUG_BIT_M      GENMASK(5, 5)
#define CPU_CPU_DBG_ENABLE_PROT_DEBUG_BIT_X(x)   (((x) & GENMASK(5, 5)) >> 5)

#define CPU_CPU_DBG_DBGEN(x)                     (((x) << 4) & GENMASK(4, 4))
#define CPU_CPU_DBG_DBGEN_M                      GENMASK(4, 4)
#define CPU_CPU_DBG_DBGEN_X(x)                   (((x) & GENMASK(4, 4)) >> 4)

#define CPU_CPU_DBG_SPIDEN(x)                    (((x) << 3) & GENMASK(3, 3))
#define CPU_CPU_DBG_SPIDEN_M                     GENMASK(3, 3)
#define CPU_CPU_DBG_SPIDEN_X(x)                  (((x) & GENMASK(3, 3)) >> 3)

#define CPU_CPU_DBG_NIDEN(x)                     (((x) << 2) & GENMASK(2, 2))
#define CPU_CPU_DBG_NIDEN_M                      GENMASK(2, 2)
#define CPU_CPU_DBG_NIDEN_X(x)                   (((x) & GENMASK(2, 2)) >> 2)

#define CPU_CPU_DBG_SPNIDEN(x)                   (((x) << 1) & GENMASK(1, 1))
#define CPU_CPU_DBG_SPNIDEN_M                    GENMASK(1, 1)
#define CPU_CPU_DBG_SPNIDEN_X(x)                 (((x) & GENMASK(1, 1)) >> 1)

#define CPU_CPU_DBG_CORE_IN_DBG(x)               ((x) & GENMASK(0, 0))
#define CPU_CPU_DBG_CORE_IN_DBG_M                GENMASK(0, 0)
#define CPU_CPU_DBG_CORE_IN_DBG_X(x)             ((x) & GENMASK(0, 0))

/*      CPU:CPU_REGS:ENDIANNESS */
#define CPU_ENDIANNESS(t)         (t + 0x9c)

#define CPU_ENDIANNESS_REG_IF_BIGENDIAN(x)       ((x) & GENMASK(0, 0))
#define CPU_ENDIANNESS_REG_IF_BIGENDIAN_M        GENMASK(0, 0)
#define CPU_ENDIANNESS_REG_IF_BIGENDIAN_X(x)     ((x) & GENMASK(0, 0))

/*      CPU:CPU_REGS:PROC_CTRL */
#define CPU_PROC_CTRL(t)          (t + 0xa0)

#define CPU_PROC_CTRL_BE_EXCEP_MODE(x)           (((x) << 4) & GENMASK(4, 4))
#define CPU_PROC_CTRL_BE_EXCEP_MODE_M            GENMASK(4, 4)
#define CPU_PROC_CTRL_BE_EXCEP_MODE_X(x)         (((x) & GENMASK(4, 4)) >> 4)

#define CPU_PROC_CTRL_VINITHI(x)                 (((x) << 3) & GENMASK(3, 3))
#define CPU_PROC_CTRL_VINITHI_M                  GENMASK(3, 3)
#define CPU_PROC_CTRL_VINITHI_X(x)               (((x) & GENMASK(3, 3)) >> 3)

#define CPU_PROC_CTRL_CFGTE(x)                   (((x) << 2) & GENMASK(2, 2))
#define CPU_PROC_CTRL_CFGTE_M                    GENMASK(2, 2)
#define CPU_PROC_CTRL_CFGTE_X(x)                 (((x) & GENMASK(2, 2)) >> 2)

#define CPU_PROC_CTRL_CP15S_DISABLE(x)           (((x) << 1) & GENMASK(1, 1))
#define CPU_PROC_CTRL_CP15S_DISABLE_M            GENMASK(1, 1)
#define CPU_PROC_CTRL_CP15S_DISABLE_X(x)         (((x) & GENMASK(1, 1)) >> 1)

#define CPU_PROC_CTRL_PROC_CRYPTO_DISABLE(x)     ((x) & GENMASK(0, 0))
#define CPU_PROC_CTRL_PROC_CRYPTO_DISABLE_M      GENMASK(0, 0)
#define CPU_PROC_CTRL_PROC_CRYPTO_DISABLE_X(x)   ((x) & GENMASK(0, 0))

/*      CPU:CPU_REGS:PROC_STAT */
#define CPU_PROC_STAT(t)          (t + 0xa4)

#define CPU_PROC_STAT_DAP_JTAG_SW_MODE(x)        (((x) << 3) & GENMASK(3, 3))
#define CPU_PROC_STAT_DAP_JTAG_SW_MODE_M         GENMASK(3, 3)
#define CPU_PROC_STAT_DAP_JTAG_SW_MODE_X(x)      (((x) & GENMASK(3, 3)) >> 3)

#define CPU_PROC_STAT_WFI(x)                     (((x) << 2) & GENMASK(2, 2))
#define CPU_PROC_STAT_WFI_M                      GENMASK(2, 2)
#define CPU_PROC_STAT_WFI_X(x)                   (((x) & GENMASK(2, 2)) >> 2)

#define CPU_PROC_STAT_WFIL2(x)                   (((x) << 1) & GENMASK(1, 1))
#define CPU_PROC_STAT_WFIL2_M                    GENMASK(1, 1)
#define CPU_PROC_STAT_WFIL2_X(x)                 (((x) & GENMASK(1, 1)) >> 1)

#define CPU_PROC_STAT_WFE(x)                     ((x) & GENMASK(0, 0))
#define CPU_PROC_STAT_WFE_M                      GENMASK(0, 0)
#define CPU_PROC_STAT_WFE_X(x)                   ((x) & GENMASK(0, 0))

/*      CPU:GCK_REGS:GCK_CFG */
#define CPU_GCK_CFG(t, r)         (t + (0xa8 + ((r) * 4)))

#define CPU_GCK_CFG_GCK_PRESCALER(x)             (((x) << 16) & GENMASK(23, 16))
#define CPU_GCK_CFG_GCK_PRESCALER_M              GENMASK(23, 16)
#define CPU_GCK_CFG_GCK_PRESCALER_X(x)           (((x) & GENMASK(23, 16)) >> 16)

#define CPU_GCK_CFG_GCK_SRC_SEL(x)               (((x) << 8) & GENMASK(9, 8))
#define CPU_GCK_CFG_GCK_SRC_SEL_M                GENMASK(9, 8)
#define CPU_GCK_CFG_GCK_SRC_SEL_X(x)             (((x) & GENMASK(9, 8)) >> 8)

#define CPU_GCK_CFG_GCK_ENA(x)                   ((x) & GENMASK(0, 0))
#define CPU_GCK_CFG_GCK_ENA_M                    GENMASK(0, 0)
#define CPU_GCK_CFG_GCK_ENA_X(x)                 ((x) & GENMASK(0, 0))

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:CNTCR */
#define CPU_SYSCNT_CNTCR(t)       (t + 0x00)

#define CPU_SYSCNT_CNTCR_CNTCR_HDBG(x)           (((x) << 1) & GENMASK(1, 1))
#define CPU_SYSCNT_CNTCR_CNTCR_HDBG_M            GENMASK(1, 1)
#define CPU_SYSCNT_CNTCR_CNTCR_HDBG_X(x)         (((x) & GENMASK(1, 1)) >> 1)

#define CPU_SYSCNT_CNTCR_CNTCR_EN(x)             ((x) & GENMASK(0, 0))
#define CPU_SYSCNT_CNTCR_CNTCR_EN_M              GENMASK(0, 0)
#define CPU_SYSCNT_CNTCR_CNTCR_EN_X(x)           ((x) & GENMASK(0, 0))

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:CNTSR */
#define CPU_SYSCNT_CNTSR(t)       (t + 0x04)

#define CPU_SYSCNT_CNTSR_CNTSR_DBGH(x)           (((x) << 1) & GENMASK(1, 1))
#define CPU_SYSCNT_CNTSR_CNTSR_DBGH_M            GENMASK(1, 1)
#define CPU_SYSCNT_CNTSR_CNTSR_DBGH_X(x)         (((x) & GENMASK(1, 1)) >> 1)

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:CNTCVL */
#define CPU_SYSCNT_CNTCVL(t)      (t + 0x08)

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:CNTCVU */
#define CPU_SYSCNT_CNTCVU(t)      (t + 0x0c)

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:CNTFID0 */
#define CPU_SYSCNT_CNTFID0(t)     (t + 0x20)

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:PIDR0 */
#define CPU_SYSCNT_PIDR0(t)       (t + 0xfe0)

#define CPU_SYSCNT_PIDR0_PART_0(x)               ((x) & GENMASK(7, 0))
#define CPU_SYSCNT_PIDR0_PART_0_M                GENMASK(7, 0)
#define CPU_SYSCNT_PIDR0_PART_0_X(x)             ((x) & GENMASK(7, 0))

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:PIDR1 */
#define CPU_SYSCNT_PIDR1(t)       (t + 0xfe4)

#define CPU_SYSCNT_PIDR1_DES_0(x)                (((x) << 4) & GENMASK(7, 4))
#define CPU_SYSCNT_PIDR1_DES_0_M                 GENMASK(7, 4)
#define CPU_SYSCNT_PIDR1_DES_0_X(x)              (((x) & GENMASK(7, 4)) >> 4)

#define CPU_SYSCNT_PIDR1_PART_1(x)               ((x) & GENMASK(3, 0))
#define CPU_SYSCNT_PIDR1_PART_1_M                GENMASK(3, 0)
#define CPU_SYSCNT_PIDR1_PART_1_X(x)             ((x) & GENMASK(3, 0))

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:PIDR2 */
#define CPU_SYSCNT_PIDR2(t)       (t + 0xfe8)

#define CPU_SYSCNT_PIDR2_REVISION(x)             (((x) << 4) & GENMASK(7, 4))
#define CPU_SYSCNT_PIDR2_REVISION_M              GENMASK(7, 4)
#define CPU_SYSCNT_PIDR2_REVISION_X(x)           (((x) & GENMASK(7, 4)) >> 4)

#define CPU_SYSCNT_PIDR2_JEDEC(x)                (((x) << 3) & GENMASK(3, 3))
#define CPU_SYSCNT_PIDR2_JEDEC_M                 GENMASK(3, 3)
#define CPU_SYSCNT_PIDR2_JEDEC_X(x)              (((x) & GENMASK(3, 3)) >> 3)

#define CPU_SYSCNT_PIDR2_DES_1(x)                ((x) & GENMASK(2, 0))
#define CPU_SYSCNT_PIDR2_DES_1_M                 GENMASK(2, 0)
#define CPU_SYSCNT_PIDR2_DES_1_X(x)              ((x) & GENMASK(2, 0))

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:PIDR3 */
#define CPU_SYSCNT_PIDR3(t)       (t + 0xfec)

#define CPU_SYSCNT_PIDR3_REVAND(x)               (((x) << 4) & GENMASK(7, 4))
#define CPU_SYSCNT_PIDR3_REVAND_M                GENMASK(7, 4)
#define CPU_SYSCNT_PIDR3_REVAND_X(x)             (((x) & GENMASK(7, 4)) >> 4)

#define CPU_SYSCNT_PIDR3_CMOD(x)                 ((x) & GENMASK(3, 0))
#define CPU_SYSCNT_PIDR3_CMOD_M                  GENMASK(3, 0)
#define CPU_SYSCNT_PIDR3_CMOD_X(x)               ((x) & GENMASK(3, 0))

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:PIDR4 */
#define CPU_SYSCNT_PIDR4(t)       (t + 0xfd0)

#define CPU_SYSCNT_PIDR4_SIZE(x)                 (((x) << 4) & GENMASK(7, 4))
#define CPU_SYSCNT_PIDR4_SIZE_M                  GENMASK(7, 4)
#define CPU_SYSCNT_PIDR4_SIZE_X(x)               (((x) & GENMASK(7, 4)) >> 4)

#define CPU_SYSCNT_PIDR4_DES_2(x)                ((x) & GENMASK(3, 0))
#define CPU_SYSCNT_PIDR4_DES_2_M                 GENMASK(3, 0)
#define CPU_SYSCNT_PIDR4_DES_2_X(x)              ((x) & GENMASK(3, 0))

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:CIDR0 */
#define CPU_SYSCNT_CIDR0(t)       (t + 0xff0)

#define CPU_SYSCNT_CIDR0_PRMBL_0(x)              ((x) & GENMASK(7, 0))
#define CPU_SYSCNT_CIDR0_PRMBL_0_M               GENMASK(7, 0)
#define CPU_SYSCNT_CIDR0_PRMBL_0_X(x)            ((x) & GENMASK(7, 0))

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:CIDR1 */
#define CPU_SYSCNT_CIDR1(t)       (t + 0xff4)

#define CPU_SYSCNT_CIDR1_CLASS(x)                (((x) << 4) & GENMASK(7, 4))
#define CPU_SYSCNT_CIDR1_CLASS_M                 GENMASK(7, 4)
#define CPU_SYSCNT_CIDR1_CLASS_X(x)              (((x) & GENMASK(7, 4)) >> 4)

#define CPU_SYSCNT_CIDR1_PRMBL_1(x)              ((x) & GENMASK(3, 0))
#define CPU_SYSCNT_CIDR1_PRMBL_1_M               GENMASK(3, 0)
#define CPU_SYSCNT_CIDR1_PRMBL_1_X(x)            ((x) & GENMASK(3, 0))

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:CIDR2 */
#define CPU_SYSCNT_CIDR2(t)       (t + 0xff8)

#define CPU_SYSCNT_CIDR2_PRMBL_2(x)              ((x) & GENMASK(7, 0))
#define CPU_SYSCNT_CIDR2_PRMBL_2_M               GENMASK(7, 0)
#define CPU_SYSCNT_CIDR2_PRMBL_2_X(x)            ((x) & GENMASK(7, 0))

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:CIDR3 */
#define CPU_SYSCNT_CIDR3(t)       (t + 0xffc)

#define CPU_SYSCNT_CIDR3_PRMBL_3(x)              ((x) & GENMASK(7, 0))
#define CPU_SYSCNT_CIDR3_PRMBL_3_M               GENMASK(7, 0)
#define CPU_SYSCNT_CIDR3_PRMBL_3_X(x)            ((x) & GENMASK(7, 0))

/*      CPU_SYSCNT_RO:CXTSGEN_READ_REGISTERS:CNTCVL */
#define CPU_SYSCNT_RO_CNTCVL(t)   (t + 0x00)

/*      CPU_SYSCNT_RO:CXTSGEN_READ_REGISTERS:CNTCVU */
#define CPU_SYSCNT_RO_CNTCVU(t)   (t + 0x04)

/*      CPU_SYSCNT_RO:CXTSGEN_READ_REGISTERS:PIDR0 */
#define CPU_SYSCNT_RO_PIDR0(t)    (t + 0xfe0)

#define CPU_SYSCNT_RO_PIDR0_PART_0(x)            ((x) & GENMASK(7, 0))
#define CPU_SYSCNT_RO_PIDR0_PART_0_M             GENMASK(7, 0)
#define CPU_SYSCNT_RO_PIDR0_PART_0_X(x)          ((x) & GENMASK(7, 0))

/*      CPU_SYSCNT_RO:CXTSGEN_READ_REGISTERS:PIDR1 */
#define CPU_SYSCNT_RO_PIDR1(t)    (t + 0xfe4)

#define CPU_SYSCNT_RO_PIDR1_DES_0(x)             (((x) << 4) & GENMASK(7, 4))
#define CPU_SYSCNT_RO_PIDR1_DES_0_M              GENMASK(7, 4)
#define CPU_SYSCNT_RO_PIDR1_DES_0_X(x)           (((x) & GENMASK(7, 4)) >> 4)

#define CPU_SYSCNT_RO_PIDR1_PART_1(x)            ((x) & GENMASK(3, 0))
#define CPU_SYSCNT_RO_PIDR1_PART_1_M             GENMASK(3, 0)
#define CPU_SYSCNT_RO_PIDR1_PART_1_X(x)          ((x) & GENMASK(3, 0))

/*      CPU_SYSCNT_RO:CXTSGEN_READ_REGISTERS:PIDR2 */
#define CPU_SYSCNT_RO_PIDR2(t)    (t + 0xfe8)

#define CPU_SYSCNT_RO_PIDR2_REVISION(x)          (((x) << 4) & GENMASK(7, 4))
#define CPU_SYSCNT_RO_PIDR2_REVISION_M           GENMASK(7, 4)
#define CPU_SYSCNT_RO_PIDR2_REVISION_X(x)        (((x) & GENMASK(7, 4)) >> 4)

#define CPU_SYSCNT_RO_PIDR2_JEDEC(x)             (((x) << 3) & GENMASK(3, 3))
#define CPU_SYSCNT_RO_PIDR2_JEDEC_M              GENMASK(3, 3)
#define CPU_SYSCNT_RO_PIDR2_JEDEC_X(x)           (((x) & GENMASK(3, 3)) >> 3)

#define CPU_SYSCNT_RO_PIDR2_DES_1(x)             ((x) & GENMASK(2, 0))
#define CPU_SYSCNT_RO_PIDR2_DES_1_M              GENMASK(2, 0)
#define CPU_SYSCNT_RO_PIDR2_DES_1_X(x)           ((x) & GENMASK(2, 0))

/*      CPU_SYSCNT_RO:CXTSGEN_READ_REGISTERS:PIDR3 */
#define CPU_SYSCNT_RO_PIDR3(t)    (t + 0xfec)

#define CPU_SYSCNT_RO_PIDR3_REVAND(x)            (((x) << 4) & GENMASK(7, 4))
#define CPU_SYSCNT_RO_PIDR3_REVAND_M             GENMASK(7, 4)
#define CPU_SYSCNT_RO_PIDR3_REVAND_X(x)          (((x) & GENMASK(7, 4)) >> 4)

#define CPU_SYSCNT_RO_PIDR3_CMOD(x)              ((x) & GENMASK(3, 0))
#define CPU_SYSCNT_RO_PIDR3_CMOD_M               GENMASK(3, 0)
#define CPU_SYSCNT_RO_PIDR3_CMOD_X(x)            ((x) & GENMASK(3, 0))

/*      CPU_SYSCNT_RO:CXTSGEN_READ_REGISTERS:PIDR4 */
#define CPU_SYSCNT_RO_PIDR4(t)    (t + 0xfd0)

#define CPU_SYSCNT_RO_PIDR4_SIZE(x)              (((x) << 4) & GENMASK(7, 4))
#define CPU_SYSCNT_RO_PIDR4_SIZE_M               GENMASK(7, 4)
#define CPU_SYSCNT_RO_PIDR4_SIZE_X(x)            (((x) & GENMASK(7, 4)) >> 4)

#define CPU_SYSCNT_RO_PIDR4_DES_2(x)             ((x) & GENMASK(3, 0))
#define CPU_SYSCNT_RO_PIDR4_DES_2_M              GENMASK(3, 0)
#define CPU_SYSCNT_RO_PIDR4_DES_2_X(x)           ((x) & GENMASK(3, 0))

/*      CPU_SYSCNT_RO:CXTSGEN_READ_REGISTERS:CIDR0 */
#define CPU_SYSCNT_RO_CIDR0(t)    (t + 0xff0)

#define CPU_SYSCNT_RO_CIDR0_PRMBL_0(x)           ((x) & GENMASK(7, 0))
#define CPU_SYSCNT_RO_CIDR0_PRMBL_0_M            GENMASK(7, 0)
#define CPU_SYSCNT_RO_CIDR0_PRMBL_0_X(x)         ((x) & GENMASK(7, 0))

/*      CPU_SYSCNT_RO:CXTSGEN_READ_REGISTERS:CIDR1 */
#define CPU_SYSCNT_RO_CIDR1(t)    (t + 0xff4)

#define CPU_SYSCNT_RO_CIDR1_CLASS(x)             (((x) << 4) & GENMASK(7, 4))
#define CPU_SYSCNT_RO_CIDR1_CLASS_M              GENMASK(7, 4)
#define CPU_SYSCNT_RO_CIDR1_CLASS_X(x)           (((x) & GENMASK(7, 4)) >> 4)

#define CPU_SYSCNT_RO_CIDR1_PRMBL_1(x)           ((x) & GENMASK(3, 0))
#define CPU_SYSCNT_RO_CIDR1_PRMBL_1_M            GENMASK(3, 0)
#define CPU_SYSCNT_RO_CIDR1_PRMBL_1_X(x)         ((x) & GENMASK(3, 0))

/*      CPU_SYSCNT_RO:CXTSGEN_READ_REGISTERS:CIDR2 */
#define CPU_SYSCNT_RO_CIDR2(t)    (t + 0xff8)

#define CPU_SYSCNT_RO_CIDR2_PRMBL_2(x)           ((x) & GENMASK(7, 0))
#define CPU_SYSCNT_RO_CIDR2_PRMBL_2_M            GENMASK(7, 0)
#define CPU_SYSCNT_RO_CIDR2_PRMBL_2_X(x)         ((x) & GENMASK(7, 0))

/*      CPU_SYSCNT_RO:CXTSGEN_READ_REGISTERS:CIDR3 */
#define CPU_SYSCNT_RO_CIDR3(t)    (t + 0xffc)

#define CPU_SYSCNT_RO_CIDR3_PRMBL_3(x)           ((x) & GENMASK(7, 0))
#define CPU_SYSCNT_RO_CIDR3_PRMBL_3_M            GENMASK(7, 0)
#define CPU_SYSCNT_RO_CIDR3_PRMBL_3_X(x)         ((x) & GENMASK(7, 0))

/*      FLEXCOM:FLEXCOM_USART_REG:FLEX_US_CR */
#define FLEXCOM_FLEX_US_CR(t)     (t + 0x200)

#define FLEXCOM_FLEX_US_CR_FIFODIS(x)            (((x) << 31) & GENMASK(31, 31))
#define FLEXCOM_FLEX_US_CR_FIFODIS_M             GENMASK(31, 31)
#define FLEXCOM_FLEX_US_CR_FIFODIS_X(x)          (((x) & GENMASK(31, 31)) >> 31)

#define FLEXCOM_FLEX_US_CR_FIFOEN(x)             (((x) << 30) & GENMASK(30, 30))
#define FLEXCOM_FLEX_US_CR_FIFOEN_M              GENMASK(30, 30)
#define FLEXCOM_FLEX_US_CR_FIFOEN_X(x)           (((x) & GENMASK(30, 30)) >> 30)

#define FLEXCOM_FLEX_US_CR_USART_REQCLR(x)       (((x) << 28) & GENMASK(28, 28))
#define FLEXCOM_FLEX_US_CR_USART_REQCLR_M        GENMASK(28, 28)
#define FLEXCOM_FLEX_US_CR_USART_REQCLR_X(x)     (((x) & GENMASK(28, 28)) >> 28)

#define FLEXCOM_FLEX_US_CR_TXFLCLR(x)            (((x) << 26) & GENMASK(26, 26))
#define FLEXCOM_FLEX_US_CR_TXFLCLR_M             GENMASK(26, 26)
#define FLEXCOM_FLEX_US_CR_TXFLCLR_X(x)          (((x) & GENMASK(26, 26)) >> 26)

#define FLEXCOM_FLEX_US_CR_RXFCLR(x)             (((x) << 25) & GENMASK(25, 25))
#define FLEXCOM_FLEX_US_CR_RXFCLR_M              GENMASK(25, 25)
#define FLEXCOM_FLEX_US_CR_RXFCLR_X(x)           (((x) & GENMASK(25, 25)) >> 25)

#define FLEXCOM_FLEX_US_CR_TXFCLR(x)             (((x) << 24) & GENMASK(24, 24))
#define FLEXCOM_FLEX_US_CR_TXFCLR_M              GENMASK(24, 24)
#define FLEXCOM_FLEX_US_CR_TXFCLR_X(x)           (((x) & GENMASK(24, 24)) >> 24)

#define FLEXCOM_FLEX_US_CR_LINWKUP(x)            (((x) << 21) & GENMASK(21, 21))
#define FLEXCOM_FLEX_US_CR_LINWKUP_M             GENMASK(21, 21)
#define FLEXCOM_FLEX_US_CR_LINWKUP_X(x)          (((x) & GENMASK(21, 21)) >> 21)

#define FLEXCOM_FLEX_US_CR_LINABT(x)             (((x) << 20) & GENMASK(20, 20))
#define FLEXCOM_FLEX_US_CR_LINABT_M              GENMASK(20, 20)
#define FLEXCOM_FLEX_US_CR_LINABT_X(x)           (((x) & GENMASK(20, 20)) >> 20)

#define FLEXCOM_FLEX_US_CR_RTSDIS(x)             (((x) << 19) & GENMASK(19, 19))
#define FLEXCOM_FLEX_US_CR_RTSDIS_M              GENMASK(19, 19)
#define FLEXCOM_FLEX_US_CR_RTSDIS_X(x)           (((x) & GENMASK(19, 19)) >> 19)

#define FLEXCOM_FLEX_US_CR_RTSEN(x)              (((x) << 18) & GENMASK(18, 18))
#define FLEXCOM_FLEX_US_CR_RTSEN_M               GENMASK(18, 18)
#define FLEXCOM_FLEX_US_CR_RTSEN_X(x)            (((x) & GENMASK(18, 18)) >> 18)

#define FLEXCOM_FLEX_US_CR_DTRDIS(x)             (((x) << 17) & GENMASK(17, 17))
#define FLEXCOM_FLEX_US_CR_DTRDIS_M              GENMASK(17, 17)
#define FLEXCOM_FLEX_US_CR_DTRDIS_X(x)           (((x) & GENMASK(17, 17)) >> 17)

#define FLEXCOM_FLEX_US_CR_DTREN(x)              (((x) << 16) & GENMASK(16, 16))
#define FLEXCOM_FLEX_US_CR_DTREN_M               GENMASK(16, 16)
#define FLEXCOM_FLEX_US_CR_DTREN_X(x)            (((x) & GENMASK(16, 16)) >> 16)

#define FLEXCOM_FLEX_US_CR_RETTO(x)              (((x) << 15) & GENMASK(15, 15))
#define FLEXCOM_FLEX_US_CR_RETTO_M               GENMASK(15, 15)
#define FLEXCOM_FLEX_US_CR_RETTO_X(x)            (((x) & GENMASK(15, 15)) >> 15)

#define FLEXCOM_FLEX_US_CR_RSTNACK(x)            (((x) << 14) & GENMASK(14, 14))
#define FLEXCOM_FLEX_US_CR_RSTNACK_M             GENMASK(14, 14)
#define FLEXCOM_FLEX_US_CR_RSTNACK_X(x)          (((x) & GENMASK(14, 14)) >> 14)

#define FLEXCOM_FLEX_US_CR_RSTIT(x)              (((x) << 13) & GENMASK(13, 13))
#define FLEXCOM_FLEX_US_CR_RSTIT_M               GENMASK(13, 13)
#define FLEXCOM_FLEX_US_CR_RSTIT_X(x)            (((x) & GENMASK(13, 13)) >> 13)

#define FLEXCOM_FLEX_US_CR_SENDA(x)              (((x) << 12) & GENMASK(12, 12))
#define FLEXCOM_FLEX_US_CR_SENDA_M               GENMASK(12, 12)
#define FLEXCOM_FLEX_US_CR_SENDA_X(x)            (((x) & GENMASK(12, 12)) >> 12)

#define FLEXCOM_FLEX_US_CR_STTTO(x)              (((x) << 11) & GENMASK(11, 11))
#define FLEXCOM_FLEX_US_CR_STTTO_M               GENMASK(11, 11)
#define FLEXCOM_FLEX_US_CR_STTTO_X(x)            (((x) & GENMASK(11, 11)) >> 11)

#define FLEXCOM_FLEX_US_CR_STPBRK(x)             (((x) << 10) & GENMASK(10, 10))
#define FLEXCOM_FLEX_US_CR_STPBRK_M              GENMASK(10, 10)
#define FLEXCOM_FLEX_US_CR_STPBRK_X(x)           (((x) & GENMASK(10, 10)) >> 10)

#define FLEXCOM_FLEX_US_CR_STTBRK(x)             (((x) << 9) & GENMASK(9, 9))
#define FLEXCOM_FLEX_US_CR_STTBRK_M              GENMASK(9, 9)
#define FLEXCOM_FLEX_US_CR_STTBRK_X(x)           (((x) & GENMASK(9, 9)) >> 9)

#define FLEXCOM_FLEX_US_CR_RSTSTA(x)             (((x) << 8) & GENMASK(8, 8))
#define FLEXCOM_FLEX_US_CR_RSTSTA_M              GENMASK(8, 8)
#define FLEXCOM_FLEX_US_CR_RSTSTA_X(x)           (((x) & GENMASK(8, 8)) >> 8)

#define FLEXCOM_FLEX_US_CR_TXDIS(x)              (((x) << 7) & GENMASK(7, 7))
#define FLEXCOM_FLEX_US_CR_TXDIS_M               GENMASK(7, 7)
#define FLEXCOM_FLEX_US_CR_TXDIS_X(x)            (((x) & GENMASK(7, 7)) >> 7)

#define FLEXCOM_FLEX_US_CR_TXEN(x)               (((x) << 6) & GENMASK(6, 6))
#define FLEXCOM_FLEX_US_CR_TXEN_M                GENMASK(6, 6)
#define FLEXCOM_FLEX_US_CR_TXEN_X(x)             (((x) & GENMASK(6, 6)) >> 6)

#define FLEXCOM_FLEX_US_CR_RXDIS(x)              (((x) << 5) & GENMASK(5, 5))
#define FLEXCOM_FLEX_US_CR_RXDIS_M               GENMASK(5, 5)
#define FLEXCOM_FLEX_US_CR_RXDIS_X(x)            (((x) & GENMASK(5, 5)) >> 5)

#define FLEXCOM_FLEX_US_CR_RXEN(x)               (((x) << 4) & GENMASK(4, 4))
#define FLEXCOM_FLEX_US_CR_RXEN_M                GENMASK(4, 4)
#define FLEXCOM_FLEX_US_CR_RXEN_X(x)             (((x) & GENMASK(4, 4)) >> 4)

#define FLEXCOM_FLEX_US_CR_RSTTX(x)              (((x) << 3) & GENMASK(3, 3))
#define FLEXCOM_FLEX_US_CR_RSTTX_M               GENMASK(3, 3)
#define FLEXCOM_FLEX_US_CR_RSTTX_X(x)            (((x) & GENMASK(3, 3)) >> 3)

#define FLEXCOM_FLEX_US_CR_RSTRX(x)              (((x) << 2) & GENMASK(2, 2))
#define FLEXCOM_FLEX_US_CR_RSTRX_M               GENMASK(2, 2)
#define FLEXCOM_FLEX_US_CR_RSTRX_X(x)            (((x) & GENMASK(2, 2)) >> 2)

/*      FLEXCOM:FLEXCOM_USART_REG:FLEX_US_MR */
#define FLEXCOM_FLEX_US_MR(t)     (t + 0x204)

#define FLEXCOM_FLEX_US_MR_ONEBIT(x)             (((x) << 31) & GENMASK(31, 31))
#define FLEXCOM_FLEX_US_MR_ONEBIT_M              GENMASK(31, 31)
#define FLEXCOM_FLEX_US_MR_ONEBIT_X(x)           (((x) & GENMASK(31, 31)) >> 31)

#define FLEXCOM_FLEX_US_MR_MODSYNC(x)            (((x) << 30) & GENMASK(30, 30))
#define FLEXCOM_FLEX_US_MR_MODSYNC_M             GENMASK(30, 30)
#define FLEXCOM_FLEX_US_MR_MODSYNC_X(x)          (((x) & GENMASK(30, 30)) >> 30)

#define FLEXCOM_FLEX_US_MR_MAN(x)                (((x) << 29) & GENMASK(29, 29))
#define FLEXCOM_FLEX_US_MR_MAN_M                 GENMASK(29, 29)
#define FLEXCOM_FLEX_US_MR_MAN_X(x)              (((x) & GENMASK(29, 29)) >> 29)

#define FLEXCOM_FLEX_US_MR_FILTER(x)             (((x) << 28) & GENMASK(28, 28))
#define FLEXCOM_FLEX_US_MR_FILTER_M              GENMASK(28, 28)
#define FLEXCOM_FLEX_US_MR_FILTER_X(x)           (((x) & GENMASK(28, 28)) >> 28)

#define FLEXCOM_FLEX_US_MR_MAX_ITERATION(x)      (((x) << 24) & GENMASK(26, 24))
#define FLEXCOM_FLEX_US_MR_MAX_ITERATION_M       GENMASK(26, 24)
#define FLEXCOM_FLEX_US_MR_MAX_ITERATION_X(x)    (((x) & GENMASK(26, 24)) >> 24)

#define FLEXCOM_FLEX_US_MR_INVDATA(x)            (((x) << 23) & GENMASK(23, 23))
#define FLEXCOM_FLEX_US_MR_INVDATA_M             GENMASK(23, 23)
#define FLEXCOM_FLEX_US_MR_INVDATA_X(x)          (((x) & GENMASK(23, 23)) >> 23)

#define FLEXCOM_FLEX_US_MR_VAR_SYNC(x)           (((x) << 22) & GENMASK(22, 22))
#define FLEXCOM_FLEX_US_MR_VAR_SYNC_M            GENMASK(22, 22)
#define FLEXCOM_FLEX_US_MR_VAR_SYNC_X(x)         (((x) & GENMASK(22, 22)) >> 22)

#define FLEXCOM_FLEX_US_MR_DSNACK(x)             (((x) << 21) & GENMASK(21, 21))
#define FLEXCOM_FLEX_US_MR_DSNACK_M              GENMASK(21, 21)
#define FLEXCOM_FLEX_US_MR_DSNACK_X(x)           (((x) & GENMASK(21, 21)) >> 21)

#define FLEXCOM_FLEX_US_MR_INACK(x)              (((x) << 20) & GENMASK(20, 20))
#define FLEXCOM_FLEX_US_MR_INACK_M               GENMASK(20, 20)
#define FLEXCOM_FLEX_US_MR_INACK_X(x)            (((x) & GENMASK(20, 20)) >> 20)

#define FLEXCOM_FLEX_US_MR_OVER(x)               (((x) << 19) & GENMASK(19, 19))
#define FLEXCOM_FLEX_US_MR_OVER_M                GENMASK(19, 19)
#define FLEXCOM_FLEX_US_MR_OVER_X(x)             (((x) & GENMASK(19, 19)) >> 19)

#define FLEXCOM_FLEX_US_MR_CLKO(x)               (((x) << 18) & GENMASK(18, 18))
#define FLEXCOM_FLEX_US_MR_CLKO_M                GENMASK(18, 18)
#define FLEXCOM_FLEX_US_MR_CLKO_X(x)             (((x) & GENMASK(18, 18)) >> 18)

#define FLEXCOM_FLEX_US_MR_MODE9(x)              (((x) << 17) & GENMASK(17, 17))
#define FLEXCOM_FLEX_US_MR_MODE9_M               GENMASK(17, 17)
#define FLEXCOM_FLEX_US_MR_MODE9_X(x)            (((x) & GENMASK(17, 17)) >> 17)

#define FLEXCOM_FLEX_US_MR_MSBF(x)               (((x) << 16) & GENMASK(16, 16))
#define FLEXCOM_FLEX_US_MR_MSBF_M                GENMASK(16, 16)
#define FLEXCOM_FLEX_US_MR_MSBF_X(x)             (((x) & GENMASK(16, 16)) >> 16)

#define FLEXCOM_FLEX_US_MR_CHMODE(x)             (((x) << 14) & GENMASK(15, 14))
#define FLEXCOM_FLEX_US_MR_CHMODE_M              GENMASK(15, 14)
#define FLEXCOM_FLEX_US_MR_CHMODE_X(x)           (((x) & GENMASK(15, 14)) >> 14)

#define FLEXCOM_FLEX_US_MR_NBSTOP(x)             (((x) << 12) & GENMASK(13, 12))
#define FLEXCOM_FLEX_US_MR_NBSTOP_M              GENMASK(13, 12)
#define FLEXCOM_FLEX_US_MR_NBSTOP_X(x)           (((x) & GENMASK(13, 12)) >> 12)

#define FLEXCOM_FLEX_US_MR_PAR(x)                (((x) << 9) & GENMASK(11, 9))
#define FLEXCOM_FLEX_US_MR_PAR_M                 GENMASK(11, 9)
#define FLEXCOM_FLEX_US_MR_PAR_X(x)              (((x) & GENMASK(11, 9)) >> 9)

#define FLEXCOM_FLEX_US_MR_SYNC(x)               (((x) << 8) & GENMASK(8, 8))
#define FLEXCOM_FLEX_US_MR_SYNC_M                GENMASK(8, 8)
#define FLEXCOM_FLEX_US_MR_SYNC_X(x)             (((x) & GENMASK(8, 8)) >> 8)

#define FLEXCOM_FLEX_US_MR_CHRL(x)               (((x) << 6) & GENMASK(7, 6))
#define FLEXCOM_FLEX_US_MR_CHRL_M                GENMASK(7, 6)
#define FLEXCOM_FLEX_US_MR_CHRL_X(x)             (((x) & GENMASK(7, 6)) >> 6)

#define FLEXCOM_FLEX_US_MR_USCLKS(x)             (((x) << 4) & GENMASK(5, 4))
#define FLEXCOM_FLEX_US_MR_USCLKS_M              GENMASK(5, 4)
#define FLEXCOM_FLEX_US_MR_USCLKS_X(x)           (((x) & GENMASK(5, 4)) >> 4)

#define FLEXCOM_FLEX_US_MR_USART_MODE(x)         ((x) & GENMASK(3, 0))
#define FLEXCOM_FLEX_US_MR_USART_MODE_M          GENMASK(3, 0)
#define FLEXCOM_FLEX_US_MR_USART_MODE_X(x)       ((x) & GENMASK(3, 0))

/*      FLEXCOM:FLEXCOM_USART_REG:FLEX_US_IER */
#define FLEXCOM_FLEX_US_IER(t)    (t + 0x208)

#define FLEXCOM_FLEX_US_IER_MANE_IE(x)           (((x) << 24) & GENMASK(24, 24))
#define FLEXCOM_FLEX_US_IER_MANE_IE_M            GENMASK(24, 24)
#define FLEXCOM_FLEX_US_IER_MANE_IE_X(x)         (((x) & GENMASK(24, 24)) >> 24)

#define FLEXCOM_FLEX_US_IER_CMP_IE(x)            (((x) << 22) & GENMASK(22, 22))
#define FLEXCOM_FLEX_US_IER_CMP_IE_M             GENMASK(22, 22)
#define FLEXCOM_FLEX_US_IER_CMP_IE_X(x)          (((x) & GENMASK(22, 22)) >> 22)

#define FLEXCOM_FLEX_US_IER_CTSIC_IE(x)          (((x) << 19) & GENMASK(19, 19))
#define FLEXCOM_FLEX_US_IER_CTSIC_IE_M           GENMASK(19, 19)
#define FLEXCOM_FLEX_US_IER_CTSIC_IE_X(x)        (((x) & GENMASK(19, 19)) >> 19)

#define FLEXCOM_FLEX_US_IER_DCDIC_IE(x)          (((x) << 18) & GENMASK(18, 18))
#define FLEXCOM_FLEX_US_IER_DCDIC_IE_M           GENMASK(18, 18)
#define FLEXCOM_FLEX_US_IER_DCDIC_IE_X(x)        (((x) & GENMASK(18, 18)) >> 18)

#define FLEXCOM_FLEX_US_IER_DSRIC_IE(x)          (((x) << 17) & GENMASK(17, 17))
#define FLEXCOM_FLEX_US_IER_DSRIC_IE_M           GENMASK(17, 17)
#define FLEXCOM_FLEX_US_IER_DSRIC_IE_X(x)        (((x) & GENMASK(17, 17)) >> 17)

#define FLEXCOM_FLEX_US_IER_RIIC_IE(x)           (((x) << 16) & GENMASK(16, 16))
#define FLEXCOM_FLEX_US_IER_RIIC_IE_M            GENMASK(16, 16)
#define FLEXCOM_FLEX_US_IER_RIIC_IE_X(x)         (((x) & GENMASK(16, 16)) >> 16)

#define FLEXCOM_FLEX_US_IER_NACK_IE(x)           (((x) << 13) & GENMASK(13, 13))
#define FLEXCOM_FLEX_US_IER_NACK_IE_M            GENMASK(13, 13)
#define FLEXCOM_FLEX_US_IER_NACK_IE_X(x)         (((x) & GENMASK(13, 13)) >> 13)

#define FLEXCOM_FLEX_US_IER_RXBUFF_IE(x)         (((x) << 12) & GENMASK(12, 12))
#define FLEXCOM_FLEX_US_IER_RXBUFF_IE_M          GENMASK(12, 12)
#define FLEXCOM_FLEX_US_IER_RXBUFF_IE_X(x)       (((x) & GENMASK(12, 12)) >> 12)

#define FLEXCOM_FLEX_US_IER_TXBUFE_IE(x)         (((x) << 11) & GENMASK(11, 11))
#define FLEXCOM_FLEX_US_IER_TXBUFE_IE_M          GENMASK(11, 11)
#define FLEXCOM_FLEX_US_IER_TXBUFE_IE_X(x)       (((x) & GENMASK(11, 11)) >> 11)

#define FLEXCOM_FLEX_US_IER_ITER_IE(x)           (((x) << 10) & GENMASK(10, 10))
#define FLEXCOM_FLEX_US_IER_ITER_IE_M            GENMASK(10, 10)
#define FLEXCOM_FLEX_US_IER_ITER_IE_X(x)         (((x) & GENMASK(10, 10)) >> 10)

#define FLEXCOM_FLEX_US_IER_TXEMPTY_IE(x)        (((x) << 9) & GENMASK(9, 9))
#define FLEXCOM_FLEX_US_IER_TXEMPTY_IE_M         GENMASK(9, 9)
#define FLEXCOM_FLEX_US_IER_TXEMPTY_IE_X(x)      (((x) & GENMASK(9, 9)) >> 9)

#define FLEXCOM_FLEX_US_IER_TIMEOUT_IE(x)        (((x) << 8) & GENMASK(8, 8))
#define FLEXCOM_FLEX_US_IER_TIMEOUT_IE_M         GENMASK(8, 8)
#define FLEXCOM_FLEX_US_IER_TIMEOUT_IE_X(x)      (((x) & GENMASK(8, 8)) >> 8)

#define FLEXCOM_FLEX_US_IER_PARE_IE(x)           (((x) << 7) & GENMASK(7, 7))
#define FLEXCOM_FLEX_US_IER_PARE_IE_M            GENMASK(7, 7)
#define FLEXCOM_FLEX_US_IER_PARE_IE_X(x)         (((x) & GENMASK(7, 7)) >> 7)

#define FLEXCOM_FLEX_US_IER_FRAME_IE(x)          (((x) << 6) & GENMASK(6, 6))
#define FLEXCOM_FLEX_US_IER_FRAME_IE_M           GENMASK(6, 6)
#define FLEXCOM_FLEX_US_IER_FRAME_IE_X(x)        (((x) & GENMASK(6, 6)) >> 6)

#define FLEXCOM_FLEX_US_IER_OVRE_IE(x)           (((x) << 5) & GENMASK(5, 5))
#define FLEXCOM_FLEX_US_IER_OVRE_IE_M            GENMASK(5, 5)
#define FLEXCOM_FLEX_US_IER_OVRE_IE_X(x)         (((x) & GENMASK(5, 5)) >> 5)

#define FLEXCOM_FLEX_US_IER_ENDTX_IE(x)          (((x) << 4) & GENMASK(4, 4))
#define FLEXCOM_FLEX_US_IER_ENDTX_IE_M           GENMASK(4, 4)
#define FLEXCOM_FLEX_US_IER_ENDTX_IE_X(x)        (((x) & GENMASK(4, 4)) >> 4)

#define FLEXCOM_FLEX_US_IER_ENDRX_IE(x)          (((x) << 3) & GENMASK(3, 3))
#define FLEXCOM_FLEX_US_IER_ENDRX_IE_M           GENMASK(3, 3)
#define FLEXCOM_FLEX_US_IER_ENDRX_IE_X(x)        (((x) & GENMASK(3, 3)) >> 3)

#define FLEXCOM_FLEX_US_IER_RXBRK_IE(x)          (((x) << 2) & GENMASK(2, 2))
#define FLEXCOM_FLEX_US_IER_RXBRK_IE_M           GENMASK(2, 2)
#define FLEXCOM_FLEX_US_IER_RXBRK_IE_X(x)        (((x) & GENMASK(2, 2)) >> 2)

#define FLEXCOM_FLEX_US_IER_TXRDY_IE(x)          (((x) << 1) & GENMASK(1, 1))
#define FLEXCOM_FLEX_US_IER_TXRDY_IE_M           GENMASK(1, 1)
#define FLEXCOM_FLEX_US_IER_TXRDY_IE_X(x)        (((x) & GENMASK(1, 1)) >> 1)

#define FLEXCOM_FLEX_US_IER_RXRDY_IE(x)          ((x) & GENMASK(0, 0))
#define FLEXCOM_FLEX_US_IER_RXRDY_IE_M           GENMASK(0, 0)
#define FLEXCOM_FLEX_US_IER_RXRDY_IE_X(x)        ((x) & GENMASK(0, 0))

/*      FLEXCOM:FLEXCOM_USART_REG:FLEX_US_IDR */
#define FLEXCOM_FLEX_US_IDR(t)    (t + 0x20c)

#define FLEXCOM_FLEX_US_IDR_MANE_ID(x)           (((x) << 24) & GENMASK(24, 24))
#define FLEXCOM_FLEX_US_IDR_MANE_ID_M            GENMASK(24, 24)
#define FLEXCOM_FLEX_US_IDR_MANE_ID_X(x)         (((x) & GENMASK(24, 24)) >> 24)

#define FLEXCOM_FLEX_US_IDR_CMP_ID(x)            (((x) << 22) & GENMASK(22, 22))
#define FLEXCOM_FLEX_US_IDR_CMP_ID_M             GENMASK(22, 22)
#define FLEXCOM_FLEX_US_IDR_CMP_ID_X(x)          (((x) & GENMASK(22, 22)) >> 22)

#define FLEXCOM_FLEX_US_IDR_CTSIC_ID(x)          (((x) << 19) & GENMASK(19, 19))
#define FLEXCOM_FLEX_US_IDR_CTSIC_ID_M           GENMASK(19, 19)
#define FLEXCOM_FLEX_US_IDR_CTSIC_ID_X(x)        (((x) & GENMASK(19, 19)) >> 19)

#define FLEXCOM_FLEX_US_IDR_DCDIC_ID(x)          (((x) << 18) & GENMASK(18, 18))
#define FLEXCOM_FLEX_US_IDR_DCDIC_ID_M           GENMASK(18, 18)
#define FLEXCOM_FLEX_US_IDR_DCDIC_ID_X(x)        (((x) & GENMASK(18, 18)) >> 18)

#define FLEXCOM_FLEX_US_IDR_DSRIC_ID(x)          (((x) << 17) & GENMASK(17, 17))
#define FLEXCOM_FLEX_US_IDR_DSRIC_ID_M           GENMASK(17, 17)
#define FLEXCOM_FLEX_US_IDR_DSRIC_ID_X(x)        (((x) & GENMASK(17, 17)) >> 17)

#define FLEXCOM_FLEX_US_IDR_RIIC_ID(x)           (((x) << 16) & GENMASK(16, 16))
#define FLEXCOM_FLEX_US_IDR_RIIC_ID_M            GENMASK(16, 16)
#define FLEXCOM_FLEX_US_IDR_RIIC_ID_X(x)         (((x) & GENMASK(16, 16)) >> 16)

#define FLEXCOM_FLEX_US_IDR_NACK_ID(x)           (((x) << 13) & GENMASK(13, 13))
#define FLEXCOM_FLEX_US_IDR_NACK_ID_M            GENMASK(13, 13)
#define FLEXCOM_FLEX_US_IDR_NACK_ID_X(x)         (((x) & GENMASK(13, 13)) >> 13)

#define FLEXCOM_FLEX_US_IDR_RXBUFF_ID(x)         (((x) << 12) & GENMASK(12, 12))
#define FLEXCOM_FLEX_US_IDR_RXBUFF_ID_M          GENMASK(12, 12)
#define FLEXCOM_FLEX_US_IDR_RXBUFF_ID_X(x)       (((x) & GENMASK(12, 12)) >> 12)

#define FLEXCOM_FLEX_US_IDR_TXBUFE_ID(x)         (((x) << 11) & GENMASK(11, 11))
#define FLEXCOM_FLEX_US_IDR_TXBUFE_ID_M          GENMASK(11, 11)
#define FLEXCOM_FLEX_US_IDR_TXBUFE_ID_X(x)       (((x) & GENMASK(11, 11)) >> 11)

#define FLEXCOM_FLEX_US_IDR_ITER_ID(x)           (((x) << 10) & GENMASK(10, 10))
#define FLEXCOM_FLEX_US_IDR_ITER_ID_M            GENMASK(10, 10)
#define FLEXCOM_FLEX_US_IDR_ITER_ID_X(x)         (((x) & GENMASK(10, 10)) >> 10)

#define FLEXCOM_FLEX_US_IDR_TXEMPTY_ID(x)        (((x) << 9) & GENMASK(9, 9))
#define FLEXCOM_FLEX_US_IDR_TXEMPTY_ID_M         GENMASK(9, 9)
#define FLEXCOM_FLEX_US_IDR_TXEMPTY_ID_X(x)      (((x) & GENMASK(9, 9)) >> 9)

#define FLEXCOM_FLEX_US_IDR_TIMEOUT_ID(x)        (((x) << 8) & GENMASK(8, 8))
#define FLEXCOM_FLEX_US_IDR_TIMEOUT_ID_M         GENMASK(8, 8)
#define FLEXCOM_FLEX_US_IDR_TIMEOUT_ID_X(x)      (((x) & GENMASK(8, 8)) >> 8)

#define FLEXCOM_FLEX_US_IDR_PARE_ID(x)           (((x) << 7) & GENMASK(7, 7))
#define FLEXCOM_FLEX_US_IDR_PARE_ID_M            GENMASK(7, 7)
#define FLEXCOM_FLEX_US_IDR_PARE_ID_X(x)         (((x) & GENMASK(7, 7)) >> 7)

#define FLEXCOM_FLEX_US_IDR_FRAME_ID(x)          (((x) << 6) & GENMASK(6, 6))
#define FLEXCOM_FLEX_US_IDR_FRAME_ID_M           GENMASK(6, 6)
#define FLEXCOM_FLEX_US_IDR_FRAME_ID_X(x)        (((x) & GENMASK(6, 6)) >> 6)

#define FLEXCOM_FLEX_US_IDR_OVRE_ID(x)           (((x) << 5) & GENMASK(5, 5))
#define FLEXCOM_FLEX_US_IDR_OVRE_ID_M            GENMASK(5, 5)
#define FLEXCOM_FLEX_US_IDR_OVRE_ID_X(x)         (((x) & GENMASK(5, 5)) >> 5)

#define FLEXCOM_FLEX_US_IDR_ENDTX_ID(x)          (((x) << 4) & GENMASK(4, 4))
#define FLEXCOM_FLEX_US_IDR_ENDTX_ID_M           GENMASK(4, 4)
#define FLEXCOM_FLEX_US_IDR_ENDTX_ID_X(x)        (((x) & GENMASK(4, 4)) >> 4)

#define FLEXCOM_FLEX_US_IDR_ENDRX_ID(x)          (((x) << 3) & GENMASK(3, 3))
#define FLEXCOM_FLEX_US_IDR_ENDRX_ID_M           GENMASK(3, 3)
#define FLEXCOM_FLEX_US_IDR_ENDRX_ID_X(x)        (((x) & GENMASK(3, 3)) >> 3)

#define FLEXCOM_FLEX_US_IDR_RXBRK_ID(x)          (((x) << 2) & GENMASK(2, 2))
#define FLEXCOM_FLEX_US_IDR_RXBRK_ID_M           GENMASK(2, 2)
#define FLEXCOM_FLEX_US_IDR_RXBRK_ID_X(x)        (((x) & GENMASK(2, 2)) >> 2)

#define FLEXCOM_FLEX_US_IDR_TXRDY_ID(x)          (((x) << 1) & GENMASK(1, 1))
#define FLEXCOM_FLEX_US_IDR_TXRDY_ID_M           GENMASK(1, 1)
#define FLEXCOM_FLEX_US_IDR_TXRDY_ID_X(x)        (((x) & GENMASK(1, 1)) >> 1)

#define FLEXCOM_FLEX_US_IDR_RXRDY_ID(x)          ((x) & GENMASK(0, 0))
#define FLEXCOM_FLEX_US_IDR_RXRDY_ID_M           GENMASK(0, 0)
#define FLEXCOM_FLEX_US_IDR_RXRDY_ID_X(x)        ((x) & GENMASK(0, 0))

/*      FLEXCOM:FLEXCOM_USART_REG:FLEX_US_IMR */
#define FLEXCOM_FLEX_US_IMR(t)    (t + 0x210)

#define FLEXCOM_FLEX_US_IMR_MANE_IM(x)           (((x) << 24) & GENMASK(24, 24))
#define FLEXCOM_FLEX_US_IMR_MANE_IM_M            GENMASK(24, 24)
#define FLEXCOM_FLEX_US_IMR_MANE_IM_X(x)         (((x) & GENMASK(24, 24)) >> 24)

#define FLEXCOM_FLEX_US_IMR_CMP_IM(x)            (((x) << 22) & GENMASK(22, 22))
#define FLEXCOM_FLEX_US_IMR_CMP_IM_M             GENMASK(22, 22)
#define FLEXCOM_FLEX_US_IMR_CMP_IM_X(x)          (((x) & GENMASK(22, 22)) >> 22)

#define FLEXCOM_FLEX_US_IMR_CTSIC_IM(x)          (((x) << 19) & GENMASK(19, 19))
#define FLEXCOM_FLEX_US_IMR_CTSIC_IM_M           GENMASK(19, 19)
#define FLEXCOM_FLEX_US_IMR_CTSIC_IM_X(x)        (((x) & GENMASK(19, 19)) >> 19)

#define FLEXCOM_FLEX_US_IMR_DCDIC_IM(x)          (((x) << 18) & GENMASK(18, 18))
#define FLEXCOM_FLEX_US_IMR_DCDIC_IM_M           GENMASK(18, 18)
#define FLEXCOM_FLEX_US_IMR_DCDIC_IM_X(x)        (((x) & GENMASK(18, 18)) >> 18)

#define FLEXCOM_FLEX_US_IMR_DSRIC_IM(x)          (((x) << 17) & GENMASK(17, 17))
#define FLEXCOM_FLEX_US_IMR_DSRIC_IM_M           GENMASK(17, 17)
#define FLEXCOM_FLEX_US_IMR_DSRIC_IM_X(x)        (((x) & GENMASK(17, 17)) >> 17)

#define FLEXCOM_FLEX_US_IMR_RIIC_IM(x)           (((x) << 16) & GENMASK(16, 16))
#define FLEXCOM_FLEX_US_IMR_RIIC_IM_M            GENMASK(16, 16)
#define FLEXCOM_FLEX_US_IMR_RIIC_IM_X(x)         (((x) & GENMASK(16, 16)) >> 16)

#define FLEXCOM_FLEX_US_IMR_NACK_IM(x)           (((x) << 13) & GENMASK(13, 13))
#define FLEXCOM_FLEX_US_IMR_NACK_IM_M            GENMASK(13, 13)
#define FLEXCOM_FLEX_US_IMR_NACK_IM_X(x)         (((x) & GENMASK(13, 13)) >> 13)

#define FLEXCOM_FLEX_US_IMR_RXBUFF_IM(x)         (((x) << 12) & GENMASK(12, 12))
#define FLEXCOM_FLEX_US_IMR_RXBUFF_IM_M          GENMASK(12, 12)
#define FLEXCOM_FLEX_US_IMR_RXBUFF_IM_X(x)       (((x) & GENMASK(12, 12)) >> 12)

#define FLEXCOM_FLEX_US_IMR_TXBUFE_IM(x)         (((x) << 11) & GENMASK(11, 11))
#define FLEXCOM_FLEX_US_IMR_TXBUFE_IM_M          GENMASK(11, 11)
#define FLEXCOM_FLEX_US_IMR_TXBUFE_IM_X(x)       (((x) & GENMASK(11, 11)) >> 11)

#define FLEXCOM_FLEX_US_IMR_ITER_IM(x)           (((x) << 10) & GENMASK(10, 10))
#define FLEXCOM_FLEX_US_IMR_ITER_IM_M            GENMASK(10, 10)
#define FLEXCOM_FLEX_US_IMR_ITER_IM_X(x)         (((x) & GENMASK(10, 10)) >> 10)

#define FLEXCOM_FLEX_US_IMR_TXEMPTY_IM(x)        (((x) << 9) & GENMASK(9, 9))
#define FLEXCOM_FLEX_US_IMR_TXEMPTY_IM_M         GENMASK(9, 9)
#define FLEXCOM_FLEX_US_IMR_TXEMPTY_IM_X(x)      (((x) & GENMASK(9, 9)) >> 9)

#define FLEXCOM_FLEX_US_IMR_TIMEOUT_IM(x)        (((x) << 8) & GENMASK(8, 8))
#define FLEXCOM_FLEX_US_IMR_TIMEOUT_IM_M         GENMASK(8, 8)
#define FLEXCOM_FLEX_US_IMR_TIMEOUT_IM_X(x)      (((x) & GENMASK(8, 8)) >> 8)

#define FLEXCOM_FLEX_US_IMR_PARE_IM(x)           (((x) << 7) & GENMASK(7, 7))
#define FLEXCOM_FLEX_US_IMR_PARE_IM_M            GENMASK(7, 7)
#define FLEXCOM_FLEX_US_IMR_PARE_IM_X(x)         (((x) & GENMASK(7, 7)) >> 7)

#define FLEXCOM_FLEX_US_IMR_FRAME_IM(x)          (((x) << 6) & GENMASK(6, 6))
#define FLEXCOM_FLEX_US_IMR_FRAME_IM_M           GENMASK(6, 6)
#define FLEXCOM_FLEX_US_IMR_FRAME_IM_X(x)        (((x) & GENMASK(6, 6)) >> 6)

#define FLEXCOM_FLEX_US_IMR_OVRE_IM(x)           (((x) << 5) & GENMASK(5, 5))
#define FLEXCOM_FLEX_US_IMR_OVRE_IM_M            GENMASK(5, 5)
#define FLEXCOM_FLEX_US_IMR_OVRE_IM_X(x)         (((x) & GENMASK(5, 5)) >> 5)

#define FLEXCOM_FLEX_US_IMR_ENDTX_IM(x)          (((x) << 4) & GENMASK(4, 4))
#define FLEXCOM_FLEX_US_IMR_ENDTX_IM_M           GENMASK(4, 4)
#define FLEXCOM_FLEX_US_IMR_ENDTX_IM_X(x)        (((x) & GENMASK(4, 4)) >> 4)

#define FLEXCOM_FLEX_US_IMR_ENDRX_IM(x)          (((x) << 3) & GENMASK(3, 3))
#define FLEXCOM_FLEX_US_IMR_ENDRX_IM_M           GENMASK(3, 3)
#define FLEXCOM_FLEX_US_IMR_ENDRX_IM_X(x)        (((x) & GENMASK(3, 3)) >> 3)

#define FLEXCOM_FLEX_US_IMR_RXBRK_IM(x)          (((x) << 2) & GENMASK(2, 2))
#define FLEXCOM_FLEX_US_IMR_RXBRK_IM_M           GENMASK(2, 2)
#define FLEXCOM_FLEX_US_IMR_RXBRK_IM_X(x)        (((x) & GENMASK(2, 2)) >> 2)

#define FLEXCOM_FLEX_US_IMR_TXRDY_IM(x)          (((x) << 1) & GENMASK(1, 1))
#define FLEXCOM_FLEX_US_IMR_TXRDY_IM_M           GENMASK(1, 1)
#define FLEXCOM_FLEX_US_IMR_TXRDY_IM_X(x)        (((x) & GENMASK(1, 1)) >> 1)

#define FLEXCOM_FLEX_US_IMR_RXRDY_IM(x)          ((x) & GENMASK(0, 0))
#define FLEXCOM_FLEX_US_IMR_RXRDY_IM_M           GENMASK(0, 0)
#define FLEXCOM_FLEX_US_IMR_RXRDY_IM_X(x)        ((x) & GENMASK(0, 0))

/*      FLEXCOM:FLEXCOM_USART_REG:FLEX_US_CSR */
#define FLEXCOM_FLEX_US_CSR(t)    (t + 0x214)

#define FLEXCOM_FLEX_US_CSR_MANE(x)              (((x) << 24) & GENMASK(24, 24))
#define FLEXCOM_FLEX_US_CSR_MANE_M               GENMASK(24, 24)
#define FLEXCOM_FLEX_US_CSR_MANE_X(x)            (((x) & GENMASK(24, 24)) >> 24)

#define FLEXCOM_FLEX_US_CSR_CTS(x)               (((x) << 23) & GENMASK(23, 23))
#define FLEXCOM_FLEX_US_CSR_CTS_M                GENMASK(23, 23)
#define FLEXCOM_FLEX_US_CSR_CTS_X(x)             (((x) & GENMASK(23, 23)) >> 23)

#define FLEXCOM_FLEX_US_CSR_CMP(x)               (((x) << 22) & GENMASK(22, 22))
#define FLEXCOM_FLEX_US_CSR_CMP_M                GENMASK(22, 22)
#define FLEXCOM_FLEX_US_CSR_CMP_X(x)             (((x) & GENMASK(22, 22)) >> 22)

#define FLEXCOM_FLEX_US_CSR_CTSIC(x)             (((x) << 19) & GENMASK(19, 19))
#define FLEXCOM_FLEX_US_CSR_CTSIC_M              GENMASK(19, 19)
#define FLEXCOM_FLEX_US_CSR_CTSIC_X(x)           (((x) & GENMASK(19, 19)) >> 19)

#define FLEXCOM_FLEX_US_CSR_DCDIC(x)             (((x) << 18) & GENMASK(18, 18))
#define FLEXCOM_FLEX_US_CSR_DCDIC_M              GENMASK(18, 18)
#define FLEXCOM_FLEX_US_CSR_DCDIC_X(x)           (((x) & GENMASK(18, 18)) >> 18)

#define FLEXCOM_FLEX_US_CSR_DSRIC(x)             (((x) << 17) & GENMASK(17, 17))
#define FLEXCOM_FLEX_US_CSR_DSRIC_M              GENMASK(17, 17)
#define FLEXCOM_FLEX_US_CSR_DSRIC_X(x)           (((x) & GENMASK(17, 17)) >> 17)

#define FLEXCOM_FLEX_US_CSR_RIIC(x)              (((x) << 16) & GENMASK(16, 16))
#define FLEXCOM_FLEX_US_CSR_RIIC_M               GENMASK(16, 16)
#define FLEXCOM_FLEX_US_CSR_RIIC_X(x)            (((x) & GENMASK(16, 16)) >> 16)

#define FLEXCOM_FLEX_US_CSR_NACK(x)              (((x) << 13) & GENMASK(13, 13))
#define FLEXCOM_FLEX_US_CSR_NACK_M               GENMASK(13, 13)
#define FLEXCOM_FLEX_US_CSR_NACK_X(x)            (((x) & GENMASK(13, 13)) >> 13)

#define FLEXCOM_FLEX_US_CSR_RXBUFF(x)            (((x) << 12) & GENMASK(12, 12))
#define FLEXCOM_FLEX_US_CSR_RXBUFF_M             GENMASK(12, 12)
#define FLEXCOM_FLEX_US_CSR_RXBUFF_X(x)          (((x) & GENMASK(12, 12)) >> 12)

#define FLEXCOM_FLEX_US_CSR_TXBUFE(x)            (((x) << 11) & GENMASK(11, 11))
#define FLEXCOM_FLEX_US_CSR_TXBUFE_M             GENMASK(11, 11)
#define FLEXCOM_FLEX_US_CSR_TXBUFE_X(x)          (((x) & GENMASK(11, 11)) >> 11)

#define FLEXCOM_FLEX_US_CSR_ITER(x)              (((x) << 10) & GENMASK(10, 10))
#define FLEXCOM_FLEX_US_CSR_ITER_M               GENMASK(10, 10)
#define FLEXCOM_FLEX_US_CSR_ITER_X(x)            (((x) & GENMASK(10, 10)) >> 10)

#define FLEXCOM_FLEX_US_CSR_TXEMPTY(x)           (((x) << 9) & GENMASK(9, 9))
#define FLEXCOM_FLEX_US_CSR_TXEMPTY_M            GENMASK(9, 9)
#define FLEXCOM_FLEX_US_CSR_TXEMPTY_X(x)         (((x) & GENMASK(9, 9)) >> 9)

#define FLEXCOM_FLEX_US_CSR_TIMEOUT(x)           (((x) << 8) & GENMASK(8, 8))
#define FLEXCOM_FLEX_US_CSR_TIMEOUT_M            GENMASK(8, 8)
#define FLEXCOM_FLEX_US_CSR_TIMEOUT_X(x)         (((x) & GENMASK(8, 8)) >> 8)

#define FLEXCOM_FLEX_US_CSR_PARE(x)              (((x) << 7) & GENMASK(7, 7))
#define FLEXCOM_FLEX_US_CSR_PARE_M               GENMASK(7, 7)
#define FLEXCOM_FLEX_US_CSR_PARE_X(x)            (((x) & GENMASK(7, 7)) >> 7)

#define FLEXCOM_FLEX_US_CSR_FRAME(x)             (((x) << 6) & GENMASK(6, 6))
#define FLEXCOM_FLEX_US_CSR_FRAME_M              GENMASK(6, 6)
#define FLEXCOM_FLEX_US_CSR_FRAME_X(x)           (((x) & GENMASK(6, 6)) >> 6)

#define FLEXCOM_FLEX_US_CSR_OVRE(x)              (((x) << 5) & GENMASK(5, 5))
#define FLEXCOM_FLEX_US_CSR_OVRE_M               GENMASK(5, 5)
#define FLEXCOM_FLEX_US_CSR_OVRE_X(x)            (((x) & GENMASK(5, 5)) >> 5)

#define FLEXCOM_FLEX_US_CSR_ENDTX(x)             (((x) << 4) & GENMASK(4, 4))
#define FLEXCOM_FLEX_US_CSR_ENDTX_M              GENMASK(4, 4)
#define FLEXCOM_FLEX_US_CSR_ENDTX_X(x)           (((x) & GENMASK(4, 4)) >> 4)

#define FLEXCOM_FLEX_US_CSR_ENDRX(x)             (((x) << 3) & GENMASK(3, 3))
#define FLEXCOM_FLEX_US_CSR_ENDRX_M              GENMASK(3, 3)
#define FLEXCOM_FLEX_US_CSR_ENDRX_X(x)           (((x) & GENMASK(3, 3)) >> 3)

#define FLEXCOM_FLEX_US_CSR_RXBRK(x)             (((x) << 2) & GENMASK(2, 2))
#define FLEXCOM_FLEX_US_CSR_RXBRK_M              GENMASK(2, 2)
#define FLEXCOM_FLEX_US_CSR_RXBRK_X(x)           (((x) & GENMASK(2, 2)) >> 2)

#define FLEXCOM_FLEX_US_CSR_TXRDY(x)             (((x) << 1) & GENMASK(1, 1))
#define FLEXCOM_FLEX_US_CSR_TXRDY_M              GENMASK(1, 1)
#define FLEXCOM_FLEX_US_CSR_TXRDY_X(x)           (((x) & GENMASK(1, 1)) >> 1)

#define FLEXCOM_FLEX_US_CSR_RXRDY(x)             ((x) & GENMASK(0, 0))
#define FLEXCOM_FLEX_US_CSR_RXRDY_M              GENMASK(0, 0)
#define FLEXCOM_FLEX_US_CSR_RXRDY_X(x)           ((x) & GENMASK(0, 0))

/*      FLEXCOM:FLEXCOM_USART_REG:FLEX_US_RHR */
#define FLEXCOM_FLEX_US_RHR(t)    (t + 0x218)

#define FLEXCOM_FLEX_US_RHR_RXSYNH(x)            (((x) << 15) & GENMASK(15, 15))
#define FLEXCOM_FLEX_US_RHR_RXSYNH_M             GENMASK(15, 15)
#define FLEXCOM_FLEX_US_RHR_RXSYNH_X(x)          (((x) & GENMASK(15, 15)) >> 15)

#define FLEXCOM_FLEX_US_RHR_RXCHR(x)             ((x) & GENMASK(7, 0))
#define FLEXCOM_FLEX_US_RHR_RXCHR_M              GENMASK(7, 0)
#define FLEXCOM_FLEX_US_RHR_RXCHR_X(x)           ((x) & GENMASK(7, 0))

/*      FLEXCOM:FLEXCOM_USART_REG:FLEX_US_FMT_RHR */
#define FLEXCOM_FLEX_US_FMT_RHR(t) (t + 0x218)

#define FLEXCOM_FLEX_US_FMT_RHR_RXCHR3(x)        (((x) << 24) & GENMASK(31, 24))
#define FLEXCOM_FLEX_US_FMT_RHR_RXCHR3_M         GENMASK(31, 24)
#define FLEXCOM_FLEX_US_FMT_RHR_RXCHR3_X(x)      (((x) & GENMASK(31, 24)) >> 24)

#define FLEXCOM_FLEX_US_FMT_RHR_RXCHR2(x)        (((x) << 16) & GENMASK(23, 16))
#define FLEXCOM_FLEX_US_FMT_RHR_RXCHR2_M         GENMASK(23, 16)
#define FLEXCOM_FLEX_US_FMT_RHR_RXCHR2_X(x)      (((x) & GENMASK(23, 16)) >> 16)

#define FLEXCOM_FLEX_US_FMT_RHR_RXCHR1(x)        (((x) << 8) & GENMASK(15, 8))
#define FLEXCOM_FLEX_US_FMT_RHR_RXCHR1_M         GENMASK(15, 8)
#define FLEXCOM_FLEX_US_FMT_RHR_RXCHR1_X(x)      (((x) & GENMASK(15, 8)) >> 8)

#define FLEXCOM_FLEX_US_FMT_RHR_RXCHR0(x)        ((x) & GENMASK(7, 0))
#define FLEXCOM_FLEX_US_FMT_RHR_RXCHR0_M         GENMASK(7, 0)
#define FLEXCOM_FLEX_US_FMT_RHR_RXCHR0_X(x)      ((x) & GENMASK(7, 0))

/*      FLEXCOM:FLEXCOM_USART_REG:FLEX_US_THR */
#define FLEXCOM_FLEX_US_THR(t)    (t + 0x21c)

#define FLEXCOM_FLEX_US_THR_TXSYNH(x)            (((x) << 15) & GENMASK(15, 15))
#define FLEXCOM_FLEX_US_THR_TXSYNH_M             GENMASK(15, 15)
#define FLEXCOM_FLEX_US_THR_TXSYNH_X(x)          (((x) & GENMASK(15, 15)) >> 15)

#define FLEXCOM_FLEX_US_THR_TXCHR(x)             ((x) & GENMASK(8, 0))
#define FLEXCOM_FLEX_US_THR_TXCHR_M              GENMASK(8, 0)
#define FLEXCOM_FLEX_US_THR_TXCHR_X(x)           ((x) & GENMASK(8, 0))

/*      FLEXCOM:FLEXCOM_USART_REG:FLEX_US_FMT_THR */
#define FLEXCOM_FLEX_US_FMT_THR(t) (t + 0x21c)

#define FLEXCOM_FLEX_US_FMT_THR_TXCHR3(x)        (((x) << 24) & GENMASK(31, 24))
#define FLEXCOM_FLEX_US_FMT_THR_TXCHR3_M         GENMASK(31, 24)
#define FLEXCOM_FLEX_US_FMT_THR_TXCHR3_X(x)      (((x) & GENMASK(31, 24)) >> 24)

#define FLEXCOM_FLEX_US_FMT_THR_TXCHR2(x)        (((x) << 16) & GENMASK(23, 16))
#define FLEXCOM_FLEX_US_FMT_THR_TXCHR2_M         GENMASK(23, 16)
#define FLEXCOM_FLEX_US_FMT_THR_TXCHR2_X(x)      (((x) & GENMASK(23, 16)) >> 16)

#define FLEXCOM_FLEX_US_FMT_THR_TXCHR1(x)        (((x) << 8) & GENMASK(15, 8))
#define FLEXCOM_FLEX_US_FMT_THR_TXCHR1_M         GENMASK(15, 8)
#define FLEXCOM_FLEX_US_FMT_THR_TXCHR1_X(x)      (((x) & GENMASK(15, 8)) >> 8)

#define FLEXCOM_FLEX_US_FMT_THR_TXCHR0(x)        ((x) & GENMASK(7, 0))
#define FLEXCOM_FLEX_US_FMT_THR_TXCHR0_M         GENMASK(7, 0)
#define FLEXCOM_FLEX_US_FMT_THR_TXCHR0_X(x)      ((x) & GENMASK(7, 0))

/*      FLEXCOM:FLEXCOM_USART_REG:FLEX_US_BRGR */
#define FLEXCOM_FLEX_US_BRGR(t)   (t + 0x220)

#define FLEXCOM_FLEX_US_BRGR_FP(x)               (((x) << 16) & GENMASK(18, 16))
#define FLEXCOM_FLEX_US_BRGR_FP_M                GENMASK(18, 16)
#define FLEXCOM_FLEX_US_BRGR_FP_X(x)             (((x) & GENMASK(18, 16)) >> 16)

#define FLEXCOM_FLEX_US_BRGR_CD(x)               ((x) & GENMASK(15, 0))
#define FLEXCOM_FLEX_US_BRGR_CD_M                GENMASK(15, 0)
#define FLEXCOM_FLEX_US_BRGR_CD_X(x)             ((x) & GENMASK(15, 0))

/*      FLEXCOM:FLEXCOM_USART_REG:FLEX_US_RTOR */
#define FLEXCOM_FLEX_US_RTOR(t)   (t + 0x224)

#define FLEXCOM_FLEX_US_RTOR_TO(x)               ((x) & GENMASK(7, 0))
#define FLEXCOM_FLEX_US_RTOR_TO_M                GENMASK(7, 0)
#define FLEXCOM_FLEX_US_RTOR_TO_X(x)             ((x) & GENMASK(7, 0))

/*      FLEXCOM:FLEXCOM_USART_REG:FLEX_US_TTGR */
#define FLEXCOM_FLEX_US_TTGR(t)   (t + 0x228)

#define FLEXCOM_FLEX_US_TTGR_TG(x)               ((x) & GENMASK(7, 0))
#define FLEXCOM_FLEX_US_TTGR_TG_M                GENMASK(7, 0)
#define FLEXCOM_FLEX_US_TTGR_TG_X(x)             ((x) & GENMASK(7, 0))

/*      FLEXCOM:FLEXCOM_USART_REG:FLEX_US_MAN */
#define FLEXCOM_FLEX_US_MAN(t)    (t + 0x250)

#define FLEXCOM_FLEX_US_MAN_RXIDLEV(x)           (((x) << 31) & GENMASK(31, 31))
#define FLEXCOM_FLEX_US_MAN_RXIDLEV_M            GENMASK(31, 31)
#define FLEXCOM_FLEX_US_MAN_RXIDLEV_X(x)         (((x) & GENMASK(31, 31)) >> 31)

#define FLEXCOM_FLEX_US_MAN_DRIFT(x)             (((x) << 30) & GENMASK(30, 30))
#define FLEXCOM_FLEX_US_MAN_DRIFT_M              GENMASK(30, 30)
#define FLEXCOM_FLEX_US_MAN_DRIFT_X(x)           (((x) & GENMASK(30, 30)) >> 30)

#define FLEXCOM_FLEX_US_MAN_ONE(x)               (((x) << 29) & GENMASK(29, 29))
#define FLEXCOM_FLEX_US_MAN_ONE_M                GENMASK(29, 29)
#define FLEXCOM_FLEX_US_MAN_ONE_X(x)             (((x) & GENMASK(29, 29)) >> 29)

#define FLEXCOM_FLEX_US_MAN_RX_MPOL(x)           (((x) << 28) & GENMASK(28, 28))
#define FLEXCOM_FLEX_US_MAN_RX_MPOL_M            GENMASK(28, 28)
#define FLEXCOM_FLEX_US_MAN_RX_MPOL_X(x)         (((x) & GENMASK(28, 28)) >> 28)

#define FLEXCOM_FLEX_US_MAN_RX_PP(x)             (((x) << 24) & GENMASK(25, 24))
#define FLEXCOM_FLEX_US_MAN_RX_PP_M              GENMASK(25, 24)
#define FLEXCOM_FLEX_US_MAN_RX_PP_X(x)           (((x) & GENMASK(25, 24)) >> 24)

#define FLEXCOM_FLEX_US_MAN_RX_PL(x)             (((x) << 16) & GENMASK(19, 16))
#define FLEXCOM_FLEX_US_MAN_RX_PL_M              GENMASK(19, 16)
#define FLEXCOM_FLEX_US_MAN_RX_PL_X(x)           (((x) & GENMASK(19, 16)) >> 16)

#define FLEXCOM_FLEX_US_MAN_TX_MPOL(x)           (((x) << 12) & GENMASK(12, 12))
#define FLEXCOM_FLEX_US_MAN_TX_MPOL_M            GENMASK(12, 12)
#define FLEXCOM_FLEX_US_MAN_TX_MPOL_X(x)         (((x) & GENMASK(12, 12)) >> 12)

#define FLEXCOM_FLEX_US_MAN_TX_PP(x)             (((x) << 8) & GENMASK(9, 8))
#define FLEXCOM_FLEX_US_MAN_TX_PP_M              GENMASK(9, 8)
#define FLEXCOM_FLEX_US_MAN_TX_PP_X(x)           (((x) & GENMASK(9, 8)) >> 8)

#define FLEXCOM_FLEX_US_MAN_TX_PL(x)             ((x) & GENMASK(3, 0))
#define FLEXCOM_FLEX_US_MAN_TX_PL_M              GENMASK(3, 0)
#define FLEXCOM_FLEX_US_MAN_TX_PL_X(x)           ((x) & GENMASK(3, 0))

/*      FLEXCOM:FLEXCOM_USART_REG:FLEX_US_CMPR */
#define FLEXCOM_FLEX_US_CMPR(t)   (t + 0x290)

#define FLEXCOM_FLEX_US_CMPR_VAL2(x)             (((x) << 16) & GENMASK(24, 16))
#define FLEXCOM_FLEX_US_CMPR_VAL2_M              GENMASK(24, 16)
#define FLEXCOM_FLEX_US_CMPR_VAL2_X(x)           (((x) & GENMASK(24, 16)) >> 16)

#define FLEXCOM_FLEX_US_CMPR_CMPPAR(x)           (((x) << 14) & GENMASK(14, 14))
#define FLEXCOM_FLEX_US_CMPR_CMPPAR_M            GENMASK(14, 14)
#define FLEXCOM_FLEX_US_CMPR_CMPPAR_X(x)         (((x) & GENMASK(14, 14)) >> 14)

#define FLEXCOM_FLEX_US_CMPR_CMPMODE(x)          (((x) << 12) & GENMASK(13, 12))
#define FLEXCOM_FLEX_US_CMPR_CMPMODE_M           GENMASK(13, 12)
#define FLEXCOM_FLEX_US_CMPR_CMPMODE_X(x)        (((x) & GENMASK(13, 12)) >> 12)

#define FLEXCOM_FLEX_US_CMPR_VAL1(x)             ((x) & GENMASK(8, 0))
#define FLEXCOM_FLEX_US_CMPR_VAL1_M              GENMASK(8, 0)
#define FLEXCOM_FLEX_US_CMPR_VAL1_X(x)           ((x) & GENMASK(8, 0))

/*      FLEXCOM:FLEXCOM_USART_REG:FLEX_US_FMR */
#define FLEXCOM_FLEX_US_FMR(t)    (t + 0x2a0)

#define FLEXCOM_FLEX_US_FMR_RXFTHRES2(x)         (((x) << 24) & GENMASK(29, 24))
#define FLEXCOM_FLEX_US_FMR_RXFTHRES2_M          GENMASK(29, 24)
#define FLEXCOM_FLEX_US_FMR_RXFTHRES2_X(x)       (((x) & GENMASK(29, 24)) >> 24)

#define FLEXCOM_FLEX_US_FMR_RXFTHRES(x)          (((x) << 16) & GENMASK(21, 16))
#define FLEXCOM_FLEX_US_FMR_RXFTHRES_M           GENMASK(21, 16)
#define FLEXCOM_FLEX_US_FMR_RXFTHRES_X(x)        (((x) & GENMASK(21, 16)) >> 16)

#define FLEXCOM_FLEX_US_FMR_TXFTHRES(x)          (((x) << 8) & GENMASK(13, 8))
#define FLEXCOM_FLEX_US_FMR_TXFTHRES_M           GENMASK(13, 8)
#define FLEXCOM_FLEX_US_FMR_TXFTHRES_X(x)        (((x) & GENMASK(13, 8)) >> 8)

#define FLEXCOM_FLEX_US_FMR_FRTSC(x)             (((x) << 7) & GENMASK(7, 7))
#define FLEXCOM_FLEX_US_FMR_FRTSC_M              GENMASK(7, 7)
#define FLEXCOM_FLEX_US_FMR_FRTSC_X(x)           (((x) & GENMASK(7, 7)) >> 7)

#define FLEXCOM_FLEX_US_FMR_RXRDYM(x)            (((x) << 4) & GENMASK(5, 4))
#define FLEXCOM_FLEX_US_FMR_RXRDYM_M             GENMASK(5, 4)
#define FLEXCOM_FLEX_US_FMR_RXRDYM_X(x)          (((x) & GENMASK(5, 4)) >> 4)

#define FLEXCOM_FLEX_US_FMR_TXRDYM(x)            ((x) & GENMASK(1, 0))
#define FLEXCOM_FLEX_US_FMR_TXRDYM_M             GENMASK(1, 0)
#define FLEXCOM_FLEX_US_FMR_TXRDYM_X(x)          ((x) & GENMASK(1, 0))

/*      FLEXCOM:FLEXCOM_USART_REG:FLEX_US_FLR */
#define FLEXCOM_FLEX_US_FLR(t)    (t + 0x2a4)

#define FLEXCOM_FLEX_US_FLR_RXFL(x)              (((x) << 16) & GENMASK(21, 16))
#define FLEXCOM_FLEX_US_FLR_RXFL_M               GENMASK(21, 16)
#define FLEXCOM_FLEX_US_FLR_RXFL_X(x)            (((x) & GENMASK(21, 16)) >> 16)

#define FLEXCOM_FLEX_US_FLR_TXFL(x)              ((x) & GENMASK(5, 0))
#define FLEXCOM_FLEX_US_FLR_TXFL_M               GENMASK(5, 0)
#define FLEXCOM_FLEX_US_FLR_TXFL_X(x)            ((x) & GENMASK(5, 0))

/*      FLEXCOM:FLEXCOM_USART_REG:FLEX_US_FIER */
#define FLEXCOM_FLEX_US_FIER(t)   (t + 0x2a8)

#define FLEXCOM_FLEX_US_FIER_RXFTHF2_IE(x)       (((x) << 9) & GENMASK(9, 9))
#define FLEXCOM_FLEX_US_FIER_RXFTHF2_IE_M        GENMASK(9, 9)
#define FLEXCOM_FLEX_US_FIER_RXFTHF2_IE_X(x)     (((x) & GENMASK(9, 9)) >> 9)

#define FLEXCOM_FLEX_US_FIER_RXFPTEF_IE(x)       (((x) << 7) & GENMASK(7, 7))
#define FLEXCOM_FLEX_US_FIER_RXFPTEF_IE_M        GENMASK(7, 7)
#define FLEXCOM_FLEX_US_FIER_RXFPTEF_IE_X(x)     (((x) & GENMASK(7, 7)) >> 7)

#define FLEXCOM_FLEX_US_FIER_TXFPTEF_IE(x)       (((x) << 6) & GENMASK(6, 6))
#define FLEXCOM_FLEX_US_FIER_TXFPTEF_IE_M        GENMASK(6, 6)
#define FLEXCOM_FLEX_US_FIER_TXFPTEF_IE_X(x)     (((x) & GENMASK(6, 6)) >> 6)

#define FLEXCOM_FLEX_US_FIER_RXFTHF_IE(x)        (((x) << 5) & GENMASK(5, 5))
#define FLEXCOM_FLEX_US_FIER_RXFTHF_IE_M         GENMASK(5, 5)
#define FLEXCOM_FLEX_US_FIER_RXFTHF_IE_X(x)      (((x) & GENMASK(5, 5)) >> 5)

#define FLEXCOM_FLEX_US_FIER_RXFFF_IE(x)         (((x) << 4) & GENMASK(4, 4))
#define FLEXCOM_FLEX_US_FIER_RXFFF_IE_M          GENMASK(4, 4)
#define FLEXCOM_FLEX_US_FIER_RXFFF_IE_X(x)       (((x) & GENMASK(4, 4)) >> 4)

#define FLEXCOM_FLEX_US_FIER_RXFEF_IE(x)         (((x) << 3) & GENMASK(3, 3))
#define FLEXCOM_FLEX_US_FIER_RXFEF_IE_M          GENMASK(3, 3)
#define FLEXCOM_FLEX_US_FIER_RXFEF_IE_X(x)       (((x) & GENMASK(3, 3)) >> 3)

#define FLEXCOM_FLEX_US_FIER_TXFTHF_IE(x)        (((x) << 2) & GENMASK(2, 2))
#define FLEXCOM_FLEX_US_FIER_TXFTHF_IE_M         GENMASK(2, 2)
#define FLEXCOM_FLEX_US_FIER_TXFTHF_IE_X(x)      (((x) & GENMASK(2, 2)) >> 2)

#define FLEXCOM_FLEX_US_FIER_TXFFF_IE(x)         (((x) << 1) & GENMASK(1, 1))
#define FLEXCOM_FLEX_US_FIER_TXFFF_IE_M          GENMASK(1, 1)
#define FLEXCOM_FLEX_US_FIER_TXFFF_IE_X(x)       (((x) & GENMASK(1, 1)) >> 1)

#define FLEXCOM_FLEX_US_FIER_TXFEF_IE(x)         ((x) & GENMASK(0, 0))
#define FLEXCOM_FLEX_US_FIER_TXFEF_IE_M          GENMASK(0, 0)
#define FLEXCOM_FLEX_US_FIER_TXFEF_IE_X(x)       ((x) & GENMASK(0, 0))

/*      FLEXCOM:FLEXCOM_USART_REG:FLEX_US_FIDR */
#define FLEXCOM_FLEX_US_FIDR(t)   (t + 0x2ac)

#define FLEXCOM_FLEX_US_FIDR_RXFTHF2_ID(x)       (((x) << 9) & GENMASK(9, 9))
#define FLEXCOM_FLEX_US_FIDR_RXFTHF2_ID_M        GENMASK(9, 9)
#define FLEXCOM_FLEX_US_FIDR_RXFTHF2_ID_X(x)     (((x) & GENMASK(9, 9)) >> 9)

#define FLEXCOM_FLEX_US_FIDR_RXFPTEF_ID(x)       (((x) << 7) & GENMASK(7, 7))
#define FLEXCOM_FLEX_US_FIDR_RXFPTEF_ID_M        GENMASK(7, 7)
#define FLEXCOM_FLEX_US_FIDR_RXFPTEF_ID_X(x)     (((x) & GENMASK(7, 7)) >> 7)

#define FLEXCOM_FLEX_US_FIDR_TXFPTEF_ID(x)       (((x) << 6) & GENMASK(6, 6))
#define FLEXCOM_FLEX_US_FIDR_TXFPTEF_ID_M        GENMASK(6, 6)
#define FLEXCOM_FLEX_US_FIDR_TXFPTEF_ID_X(x)     (((x) & GENMASK(6, 6)) >> 6)

#define FLEXCOM_FLEX_US_FIDR_RXFTHF_ID(x)        (((x) << 5) & GENMASK(5, 5))
#define FLEXCOM_FLEX_US_FIDR_RXFTHF_ID_M         GENMASK(5, 5)
#define FLEXCOM_FLEX_US_FIDR_RXFTHF_ID_X(x)      (((x) & GENMASK(5, 5)) >> 5)

#define FLEXCOM_FLEX_US_FIDR_RXFFF_ID(x)         (((x) << 4) & GENMASK(4, 4))
#define FLEXCOM_FLEX_US_FIDR_RXFFF_ID_M          GENMASK(4, 4)
#define FLEXCOM_FLEX_US_FIDR_RXFFF_ID_X(x)       (((x) & GENMASK(4, 4)) >> 4)

#define FLEXCOM_FLEX_US_FIDR_RXFEF_ID(x)         (((x) << 3) & GENMASK(3, 3))
#define FLEXCOM_FLEX_US_FIDR_RXFEF_ID_M          GENMASK(3, 3)
#define FLEXCOM_FLEX_US_FIDR_RXFEF_ID_X(x)       (((x) & GENMASK(3, 3)) >> 3)

#define FLEXCOM_FLEX_US_FIDR_TXFTHF_ID(x)        (((x) << 2) & GENMASK(2, 2))
#define FLEXCOM_FLEX_US_FIDR_TXFTHF_ID_M         GENMASK(2, 2)
#define FLEXCOM_FLEX_US_FIDR_TXFTHF_ID_X(x)      (((x) & GENMASK(2, 2)) >> 2)

#define FLEXCOM_FLEX_US_FIDR_TXFFF_ID(x)         (((x) << 1) & GENMASK(1, 1))
#define FLEXCOM_FLEX_US_FIDR_TXFFF_ID_M          GENMASK(1, 1)
#define FLEXCOM_FLEX_US_FIDR_TXFFF_ID_X(x)       (((x) & GENMASK(1, 1)) >> 1)

#define FLEXCOM_FLEX_US_FIDR_TXFEF_ID(x)         ((x) & GENMASK(0, 0))
#define FLEXCOM_FLEX_US_FIDR_TXFEF_ID_M          GENMASK(0, 0)
#define FLEXCOM_FLEX_US_FIDR_TXFEF_ID_X(x)       ((x) & GENMASK(0, 0))

/*      FLEXCOM:FLEXCOM_USART_REG:FLEX_US_FIMR */
#define FLEXCOM_FLEX_US_FIMR(t)   (t + 0x2b0)

#define FLEXCOM_FLEX_US_FIMR_RXFTHF2_IM(x)       (((x) << 9) & GENMASK(9, 9))
#define FLEXCOM_FLEX_US_FIMR_RXFTHF2_IM_M        GENMASK(9, 9)
#define FLEXCOM_FLEX_US_FIMR_RXFTHF2_IM_X(x)     (((x) & GENMASK(9, 9)) >> 9)

#define FLEXCOM_FLEX_US_FIMR_RXFPTEF_IM(x)       (((x) << 7) & GENMASK(7, 7))
#define FLEXCOM_FLEX_US_FIMR_RXFPTEF_IM_M        GENMASK(7, 7)
#define FLEXCOM_FLEX_US_FIMR_RXFPTEF_IM_X(x)     (((x) & GENMASK(7, 7)) >> 7)

#define FLEXCOM_FLEX_US_FIMR_TXFPTEF_IM(x)       (((x) << 6) & GENMASK(6, 6))
#define FLEXCOM_FLEX_US_FIMR_TXFPTEF_IM_M        GENMASK(6, 6)
#define FLEXCOM_FLEX_US_FIMR_TXFPTEF_IM_X(x)     (((x) & GENMASK(6, 6)) >> 6)

#define FLEXCOM_FLEX_US_FIMR_RXFTHF_IM(x)        (((x) << 5) & GENMASK(5, 5))
#define FLEXCOM_FLEX_US_FIMR_RXFTHF_IM_M         GENMASK(5, 5)
#define FLEXCOM_FLEX_US_FIMR_RXFTHF_IM_X(x)      (((x) & GENMASK(5, 5)) >> 5)

#define FLEXCOM_FLEX_US_FIMR_RXFFF_IM(x)         (((x) << 4) & GENMASK(4, 4))
#define FLEXCOM_FLEX_US_FIMR_RXFFF_IM_M          GENMASK(4, 4)
#define FLEXCOM_FLEX_US_FIMR_RXFFF_IM_X(x)       (((x) & GENMASK(4, 4)) >> 4)

#define FLEXCOM_FLEX_US_FIMR_RXFEF_IM(x)         (((x) << 3) & GENMASK(3, 3))
#define FLEXCOM_FLEX_US_FIMR_RXFEF_IM_M          GENMASK(3, 3)
#define FLEXCOM_FLEX_US_FIMR_RXFEF_IM_X(x)       (((x) & GENMASK(3, 3)) >> 3)

#define FLEXCOM_FLEX_US_FIMR_TXFTHF_IM(x)        (((x) << 2) & GENMASK(2, 2))
#define FLEXCOM_FLEX_US_FIMR_TXFTHF_IM_M         GENMASK(2, 2)
#define FLEXCOM_FLEX_US_FIMR_TXFTHF_IM_X(x)      (((x) & GENMASK(2, 2)) >> 2)

#define FLEXCOM_FLEX_US_FIMR_TXFFF_IM(x)         (((x) << 1) & GENMASK(1, 1))
#define FLEXCOM_FLEX_US_FIMR_TXFFF_IM_M          GENMASK(1, 1)
#define FLEXCOM_FLEX_US_FIMR_TXFFF_IM_X(x)       (((x) & GENMASK(1, 1)) >> 1)

#define FLEXCOM_FLEX_US_FIMR_TXFEF_IM(x)         ((x) & GENMASK(0, 0))
#define FLEXCOM_FLEX_US_FIMR_TXFEF_IM_M          GENMASK(0, 0)
#define FLEXCOM_FLEX_US_FIMR_TXFEF_IM_X(x)       ((x) & GENMASK(0, 0))

/*      FLEXCOM:FLEXCOM_USART_REG:FLEX_US_FESR */
#define FLEXCOM_FLEX_US_FESR(t)   (t + 0x2b4)

#define FLEXCOM_FLEX_US_FESR_RXFTHF2(x)          (((x) << 9) & GENMASK(9, 9))
#define FLEXCOM_FLEX_US_FESR_RXFTHF2_M           GENMASK(9, 9)
#define FLEXCOM_FLEX_US_FESR_RXFTHF2_X(x)        (((x) & GENMASK(9, 9)) >> 9)

#define FLEXCOM_FLEX_US_FESR_TXFLOCK(x)          (((x) << 8) & GENMASK(8, 8))
#define FLEXCOM_FLEX_US_FESR_TXFLOCK_M           GENMASK(8, 8)
#define FLEXCOM_FLEX_US_FESR_TXFLOCK_X(x)        (((x) & GENMASK(8, 8)) >> 8)

#define FLEXCOM_FLEX_US_FESR_RXFPTEF(x)          (((x) << 7) & GENMASK(7, 7))
#define FLEXCOM_FLEX_US_FESR_RXFPTEF_M           GENMASK(7, 7)
#define FLEXCOM_FLEX_US_FESR_RXFPTEF_X(x)        (((x) & GENMASK(7, 7)) >> 7)

#define FLEXCOM_FLEX_US_FESR_TXFPTEF(x)          (((x) << 6) & GENMASK(6, 6))
#define FLEXCOM_FLEX_US_FESR_TXFPTEF_M           GENMASK(6, 6)
#define FLEXCOM_FLEX_US_FESR_TXFPTEF_X(x)        (((x) & GENMASK(6, 6)) >> 6)

#define FLEXCOM_FLEX_US_FESR_RXFTHF(x)           (((x) << 5) & GENMASK(5, 5))
#define FLEXCOM_FLEX_US_FESR_RXFTHF_M            GENMASK(5, 5)
#define FLEXCOM_FLEX_US_FESR_RXFTHF_X(x)         (((x) & GENMASK(5, 5)) >> 5)

#define FLEXCOM_FLEX_US_FESR_RXFFF(x)            (((x) << 4) & GENMASK(4, 4))
#define FLEXCOM_FLEX_US_FESR_RXFFF_M             GENMASK(4, 4)
#define FLEXCOM_FLEX_US_FESR_RXFFF_X(x)          (((x) & GENMASK(4, 4)) >> 4)

#define FLEXCOM_FLEX_US_FESR_RXFEF(x)            (((x) << 3) & GENMASK(3, 3))
#define FLEXCOM_FLEX_US_FESR_RXFEF_M             GENMASK(3, 3)
#define FLEXCOM_FLEX_US_FESR_RXFEF_X(x)          (((x) & GENMASK(3, 3)) >> 3)

#define FLEXCOM_FLEX_US_FESR_TXFTHF(x)           (((x) << 2) & GENMASK(2, 2))
#define FLEXCOM_FLEX_US_FESR_TXFTHF_M            GENMASK(2, 2)
#define FLEXCOM_FLEX_US_FESR_TXFTHF_X(x)         (((x) & GENMASK(2, 2)) >> 2)

#define FLEXCOM_FLEX_US_FESR_TXFFF(x)            (((x) << 1) & GENMASK(1, 1))
#define FLEXCOM_FLEX_US_FESR_TXFFF_M             GENMASK(1, 1)
#define FLEXCOM_FLEX_US_FESR_TXFFF_X(x)          (((x) & GENMASK(1, 1)) >> 1)

#define FLEXCOM_FLEX_US_FESR_TXFEF(x)            ((x) & GENMASK(0, 0))
#define FLEXCOM_FLEX_US_FESR_TXFEF_M             GENMASK(0, 0)
#define FLEXCOM_FLEX_US_FESR_TXFEF_X(x)          ((x) & GENMASK(0, 0))

/*      FLEXCOM:FLEXCOM_USART_REG:FLEX_US_WPMR */
#define FLEXCOM_FLEX_US_WPMR(t)   (t + 0x2e4)

#define FLEXCOM_FLEX_US_WPMR_WPKEY(x)            (((x) << 8) & GENMASK(31, 8))
#define FLEXCOM_FLEX_US_WPMR_WPKEY_M             GENMASK(31, 8)
#define FLEXCOM_FLEX_US_WPMR_WPKEY_X(x)          (((x) & GENMASK(31, 8)) >> 8)

#define FLEXCOM_FLEX_US_WPMR_WPCREN(x)           (((x) << 2) & GENMASK(2, 2))
#define FLEXCOM_FLEX_US_WPMR_WPCREN_M            GENMASK(2, 2)
#define FLEXCOM_FLEX_US_WPMR_WPCREN_X(x)         (((x) & GENMASK(2, 2)) >> 2)

#define FLEXCOM_FLEX_US_WPMR_WPITEN(x)           (((x) << 1) & GENMASK(1, 1))
#define FLEXCOM_FLEX_US_WPMR_WPITEN_M            GENMASK(1, 1)
#define FLEXCOM_FLEX_US_WPMR_WPITEN_X(x)         (((x) & GENMASK(1, 1)) >> 1)

#define FLEXCOM_FLEX_US_WPMR_WPEN(x)             ((x) & GENMASK(0, 0))
#define FLEXCOM_FLEX_US_WPMR_WPEN_M              GENMASK(0, 0)
#define FLEXCOM_FLEX_US_WPMR_WPEN_X(x)           ((x) & GENMASK(0, 0))

/*      FLEXCOM:FLEXCOM_USART_REG:FLEX_US_WPSR */
#define FLEXCOM_FLEX_US_WPSR(t)   (t + 0x2e8)

#define FLEXCOM_FLEX_US_WPSR_WPVSRC(x)           (((x) << 8) & GENMASK(23, 8))
#define FLEXCOM_FLEX_US_WPSR_WPVSRC_M            GENMASK(23, 8)
#define FLEXCOM_FLEX_US_WPSR_WPVSRC_X(x)         (((x) & GENMASK(23, 8)) >> 8)

#define FLEXCOM_FLEX_US_WPSR_WPVS(x)             ((x) & GENMASK(0, 0))
#define FLEXCOM_FLEX_US_WPSR_WPVS_M              GENMASK(0, 0)
#define FLEXCOM_FLEX_US_WPSR_WPVS_X(x)           ((x) & GENMASK(0, 0))

/*      FLEXCOM:FLEXCOM_USART_REG:FLEX_US_VERSION */
#define FLEXCOM_FLEX_US_VERSION(t) (t + 0x2fc)

#define FLEXCOM_FLEX_US_VERSION_USART_MFN(x)     (((x) << 16) & GENMASK(18, 16))
#define FLEXCOM_FLEX_US_VERSION_USART_MFN_M      GENMASK(18, 16)
#define FLEXCOM_FLEX_US_VERSION_USART_MFN_X(x)   (((x) & GENMASK(18, 16)) >> 16)

#define FLEXCOM_FLEX_US_VERSION_USART_VERSION(x) ((x) & GENMASK(11, 0))
#define FLEXCOM_FLEX_US_VERSION_USART_VERSION_M  GENMASK(11, 0)
#define FLEXCOM_FLEX_US_VERSION_USART_VERSION_X(x) ((x) & GENMASK(11, 0))

/*      GCB:GPIO:GPIO_OUT_SET */
#define GCB_GPIO_OUT_SET(t)       (t + 0x64)

/*      GCB:GPIO:GPIO_OUT_SET1 */
#define GCB_GPIO_OUT_SET1(t)      (t + 0x68)

/*      GCB:GPIO:GPIO_OUT_SET2 */
#define GCB_GPIO_OUT_SET2(t)      (t + 0x6c)

#define GCB_GPIO_OUT_SET2_G_OUT_SET2(x)          ((x) & GENMASK(13, 0))
#define GCB_GPIO_OUT_SET2_G_OUT_SET2_M           GENMASK(13, 0)
#define GCB_GPIO_OUT_SET2_G_OUT_SET2_X(x)        ((x) & GENMASK(13, 0))

/*      GCB:GPIO:GPIO_OUT_CLR */
#define GCB_GPIO_OUT_CLR(t)       (t + 0x70)

/*      GCB:GPIO:GPIO_OUT_CLR1 */
#define GCB_GPIO_OUT_CLR1(t)      (t + 0x74)

/*      GCB:GPIO:GPIO_OUT_CLR2 */
#define GCB_GPIO_OUT_CLR2(t)      (t + 0x78)

#define GCB_GPIO_OUT_CLR2_G_OUT_CLR2(x)          ((x) & GENMASK(13, 0))
#define GCB_GPIO_OUT_CLR2_G_OUT_CLR2_M           GENMASK(13, 0)
#define GCB_GPIO_OUT_CLR2_G_OUT_CLR2_X(x)        ((x) & GENMASK(13, 0))

/*      GCB:GPIO:GPIO_OUT */
#define GCB_GPIO_OUT(t)           (t + 0x7c)

/*      GCB:GPIO:GPIO_OUT1 */
#define GCB_GPIO_OUT1(t)          (t + 0x80)

/*      GCB:GPIO:GPIO_OUT2 */
#define GCB_GPIO_OUT2(t)          (t + 0x84)

#define GCB_GPIO_OUT2_G_OUT2(x)                  ((x) & GENMASK(13, 0))
#define GCB_GPIO_OUT2_G_OUT2_M                   GENMASK(13, 0)
#define GCB_GPIO_OUT2_G_OUT2_X(x)                ((x) & GENMASK(13, 0))

/*      GCB:GPIO:GPIO_IN */
#define GCB_GPIO_IN(t)            (t + 0x88)

/*      GCB:GPIO:GPIO_IN1 */
#define GCB_GPIO_IN1(t)           (t + 0x8c)

/*      GCB:GPIO:GPIO_IN2 */
#define GCB_GPIO_IN2(t)           (t + 0x90)

#define GCB_GPIO_IN2_G_IN2(x)                    ((x) & GENMASK(13, 0))
#define GCB_GPIO_IN2_G_IN2_M                     GENMASK(13, 0)
#define GCB_GPIO_IN2_G_IN2_X(x)                  ((x) & GENMASK(13, 0))

/*      GCB:GPIO:GPIO_OE */
#define GCB_GPIO_OE(t)            (t + 0x94)

/*      GCB:GPIO:GPIO_OE1 */
#define GCB_GPIO_OE1(t)           (t + 0x98)

/*      GCB:GPIO:GPIO_OE2 */
#define GCB_GPIO_OE2(t)           (t + 0x9c)

#define GCB_GPIO_OE2_G_OE2(x)                    ((x) & GENMASK(13, 0))
#define GCB_GPIO_OE2_G_OE2_M                     GENMASK(13, 0)
#define GCB_GPIO_OE2_G_OE2_X(x)                  ((x) & GENMASK(13, 0))

/*      GCB:GPIO:GPIO_INTR */
#define GCB_GPIO_INTR(t)          (t + 0xa0)

/*      GCB:GPIO:GPIO_INTR1 */
#define GCB_GPIO_INTR1(t)         (t + 0xa4)

/*      GCB:GPIO:GPIO_INTR2 */
#define GCB_GPIO_INTR2(t)         (t + 0xa8)

#define GCB_GPIO_INTR2_G_INTR2(x)                ((x) & GENMASK(13, 0))
#define GCB_GPIO_INTR2_G_INTR2_M                 GENMASK(13, 0)
#define GCB_GPIO_INTR2_G_INTR2_X(x)              ((x) & GENMASK(13, 0))

/*      GCB:GPIO:GPIO_INTR_ENA */
#define GCB_GPIO_INTR_ENA(t)      (t + 0xac)

/*      GCB:GPIO:GPIO_INTR_ENA1 */
#define GCB_GPIO_INTR_ENA1(t)     (t + 0xb0)

/*      GCB:GPIO:GPIO_INTR_ENA2 */
#define GCB_GPIO_INTR_ENA2(t)     (t + 0xb4)

#define GCB_GPIO_INTR_ENA2_G_INTR_ENA2(x)        ((x) & GENMASK(13, 0))
#define GCB_GPIO_INTR_ENA2_G_INTR_ENA2_M         GENMASK(13, 0)
#define GCB_GPIO_INTR_ENA2_G_INTR_ENA2_X(x)      ((x) & GENMASK(13, 0))

/*      GCB:GPIO:GPIO_INTR_IDENT */
#define GCB_GPIO_INTR_IDENT(t)    (t + 0xb8)

/*      GCB:GPIO:GPIO_INTR_IDENT1 */
#define GCB_GPIO_INTR_IDENT1(t)   (t + 0xbc)

/*      GCB:GPIO:GPIO_INTR_IDENT2 */
#define GCB_GPIO_INTR_IDENT2(t)   (t + 0xc0)

#define GCB_GPIO_INTR_IDENT2_G_INTR_IDENT2(x)    ((x) & GENMASK(13, 0))
#define GCB_GPIO_INTR_IDENT2_G_INTR_IDENT2_M     GENMASK(13, 0)
#define GCB_GPIO_INTR_IDENT2_G_INTR_IDENT2_X(x)  ((x) & GENMASK(13, 0))

/*      GCB:GPIO:GPIO_ALT */
#define GCB_GPIO_ALT(t, r)        (t + (0xc4 + ((r) * 4)))

/*      GCB:GPIO:GPIO_ALT1 */
#define GCB_GPIO_ALT1(t, r)       (t + (0xd0 + ((r) * 4)))

/*      GCB:GPIO:GPIO_ALT2 */
#define GCB_GPIO_ALT2(t, r)       (t + (0xdc + ((r) * 4)))

#define GCB_GPIO_ALT2_G_ALT2(x)                  ((x) & GENMASK(13, 0))
#define GCB_GPIO_ALT2_G_ALT2_M                   GENMASK(13, 0)
#define GCB_GPIO_ALT2_G_ALT2_X(x)                ((x) & GENMASK(13, 0))

/*      GCB:GPIO:GPIO_SD_DEV_MAP */
#define GCB_GPIO_SD_DEV_MAP(t, r) (t + (0xe8 + ((r) * 4)))

#define GCB_GPIO_SD_DEV_MAP_G_SD_DEV_MAP(x)      ((x) & GENMASK(2, 0))
#define GCB_GPIO_SD_DEV_MAP_G_SD_DEV_MAP_M       GENMASK(2, 0)
#define GCB_GPIO_SD_DEV_MAP_G_SD_DEV_MAP_X(x)    ((x) & GENMASK(2, 0))

/*      GCB:GPIO:GPIO_SD_SERDES_MAP */
#define GCB_GPIO_SD_SERDES_MAP(t, r) (t + (0x100 + ((r) * 4)))

#define GCB_GPIO_SD_SERDES_MAP_G_SD_SERDES_MAP(x) ((x) & GENMASK(1, 0))
#define GCB_GPIO_SD_SERDES_MAP_G_SD_SERDES_MAP_M GENMASK(1, 0)
#define GCB_GPIO_SD_SERDES_MAP_G_SD_SERDES_MAP_X(x) ((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:PERIPH_ID_4 */
#define GPV_PERIPH_ID_4(t)        (t + 0x1fd0)

#define GPV_PERIPH_ID_4_PERIPH_ID_4(x)           ((x) & GENMASK(7, 0))
#define GPV_PERIPH_ID_4_PERIPH_ID_4_M            GENMASK(7, 0)
#define GPV_PERIPH_ID_4_PERIPH_ID_4_X(x)         ((x) & GENMASK(7, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:PERIPH_ID_5 */
#define GPV_PERIPH_ID_5(t)        (t + 0x1fd4)

#define GPV_PERIPH_ID_5_PERIPH_ID_5(x)           ((x) & GENMASK(7, 0))
#define GPV_PERIPH_ID_5_PERIPH_ID_5_M            GENMASK(7, 0)
#define GPV_PERIPH_ID_5_PERIPH_ID_5_X(x)         ((x) & GENMASK(7, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:PERIPH_ID_6 */
#define GPV_PERIPH_ID_6(t)        (t + 0x1fd8)

#define GPV_PERIPH_ID_6_PERIPH_ID_6(x)           ((x) & GENMASK(7, 0))
#define GPV_PERIPH_ID_6_PERIPH_ID_6_M            GENMASK(7, 0)
#define GPV_PERIPH_ID_6_PERIPH_ID_6_X(x)         ((x) & GENMASK(7, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:PERIPH_ID_7 */
#define GPV_PERIPH_ID_7(t)        (t + 0x1fdc)

#define GPV_PERIPH_ID_7_PERIPH_ID_7(x)           ((x) & GENMASK(7, 0))
#define GPV_PERIPH_ID_7_PERIPH_ID_7_M            GENMASK(7, 0)
#define GPV_PERIPH_ID_7_PERIPH_ID_7_X(x)         ((x) & GENMASK(7, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:PERIPH_ID_0 */
#define GPV_PERIPH_ID_0(t)        (t + 0x1fe0)

#define GPV_PERIPH_ID_0_PERIPH_ID_0(x)           ((x) & GENMASK(7, 0))
#define GPV_PERIPH_ID_0_PERIPH_ID_0_M            GENMASK(7, 0)
#define GPV_PERIPH_ID_0_PERIPH_ID_0_X(x)         ((x) & GENMASK(7, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:PERIPH_ID_1 */
#define GPV_PERIPH_ID_1(t)        (t + 0x1fe4)

#define GPV_PERIPH_ID_1_PERIPH_ID_1(x)           ((x) & GENMASK(7, 0))
#define GPV_PERIPH_ID_1_PERIPH_ID_1_M            GENMASK(7, 0)
#define GPV_PERIPH_ID_1_PERIPH_ID_1_X(x)         ((x) & GENMASK(7, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:PERIPH_ID_2 */
#define GPV_PERIPH_ID_2(t)        (t + 0x1fe8)

#define GPV_PERIPH_ID_2_PERIPH_ID_2(x)           ((x) & GENMASK(7, 0))
#define GPV_PERIPH_ID_2_PERIPH_ID_2_M            GENMASK(7, 0)
#define GPV_PERIPH_ID_2_PERIPH_ID_2_X(x)         ((x) & GENMASK(7, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:PERIPH_ID_3 */
#define GPV_PERIPH_ID_3(t)        (t + 0x1fec)

#define GPV_PERIPH_ID_3_REV_AND(x)               (((x) << 4) & GENMASK(7, 4))
#define GPV_PERIPH_ID_3_REV_AND_M                GENMASK(7, 4)
#define GPV_PERIPH_ID_3_REV_AND_X(x)             (((x) & GENMASK(7, 4)) >> 4)

#define GPV_PERIPH_ID_3_CUST_MOD_NUM(x)          ((x) & GENMASK(3, 0))
#define GPV_PERIPH_ID_3_CUST_MOD_NUM_M           GENMASK(3, 0)
#define GPV_PERIPH_ID_3_CUST_MOD_NUM_X(x)        ((x) & GENMASK(3, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:COMP_ID_0 */
#define GPV_COMP_ID_0(t)          (t + 0x1ff0)

#define GPV_COMP_ID_0_COMP_ID_0(x)               ((x) & GENMASK(7, 0))
#define GPV_COMP_ID_0_COMP_ID_0_M                GENMASK(7, 0)
#define GPV_COMP_ID_0_COMP_ID_0_X(x)             ((x) & GENMASK(7, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:COMP_ID_1 */
#define GPV_COMP_ID_1(t)          (t + 0x1ff4)

#define GPV_COMP_ID_1_COMP_ID_1(x)               ((x) & GENMASK(7, 0))
#define GPV_COMP_ID_1_COMP_ID_1_M                GENMASK(7, 0)
#define GPV_COMP_ID_1_COMP_ID_1_X(x)             ((x) & GENMASK(7, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:COMP_ID_2 */
#define GPV_COMP_ID_2(t)          (t + 0x1ff8)

#define GPV_COMP_ID_2_COMP_ID_2(x)               ((x) & GENMASK(7, 0))
#define GPV_COMP_ID_2_COMP_ID_2_M                GENMASK(7, 0)
#define GPV_COMP_ID_2_COMP_ID_2_X(x)             ((x) & GENMASK(7, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:COMP_ID_3 */
#define GPV_COMP_ID_3(t)          (t + 0x1ffc)

#define GPV_COMP_ID_3_COMP_ID_3(x)               ((x) & GENMASK(7, 0))
#define GPV_COMP_ID_3_COMP_ID_3_M                GENMASK(7, 0)
#define GPV_COMP_ID_3_COMP_ID_3_X(x)             ((x) & GENMASK(7, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:SECURITY_BOOT_RAM */
#define GPV_SECURITY_BOOT_RAM(t)  (t + 0x0c)

#define GPV_SECURITY_BOOT_RAM_SECURITY_BOOT_RAM(x) ((x) & GENMASK(0, 0))
#define GPV_SECURITY_BOOT_RAM_SECURITY_BOOT_RAM_M GENMASK(0, 0)
#define GPV_SECURITY_BOOT_RAM_SECURITY_BOOT_RAM_X(x) ((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:SECURITY_DDR_CSS */
#define GPV_SECURITY_DDR_CSS(t)   (t + 0x14)

#define GPV_SECURITY_DDR_CSS_SECURITY_DDR_CSS(x) ((x) & GENMASK(0, 0))
#define GPV_SECURITY_DDR_CSS_SECURITY_DDR_CSS_M  GENMASK(0, 0)
#define GPV_SECURITY_DDR_CSS_SECURITY_DDR_CSS_X(x) ((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:SECURITY_CSR_REGS */
#define GPV_SECURITY_CSR_REGS(t)  (t + 0x1c)

#define GPV_SECURITY_CSR_REGS_SECURITY_CSR_REGS(x) ((x) & GENMASK(0, 0))
#define GPV_SECURITY_CSR_REGS_SECURITY_CSR_REGS_M GENMASK(0, 0)
#define GPV_SECURITY_CSR_REGS_SECURITY_CSR_REGS_X(x) ((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:SECURITY_CPU_REGS */
#define GPV_SECURITY_CPU_REGS(t)  (t + 0x20)

#define GPV_SECURITY_CPU_REGS_SECURITY_CPU_REGS(x) ((x) & GENMASK(0, 0))
#define GPV_SECURITY_CPU_REGS_SECURITY_CPU_REGS_M GENMASK(0, 0)
#define GPV_SECURITY_CPU_REGS_SECURITY_CPU_REGS_X(x) ((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:SECURITY_PI */
#define GPV_SECURITY_PI(t)        (t + 0x30)

#define GPV_SECURITY_PI_SECURITY_PI(x)           ((x) & GENMASK(0, 0))
#define GPV_SECURITY_PI_SECURITY_PI_M            GENMASK(0, 0)
#define GPV_SECURITY_PI_SECURITY_PI_X(x)         ((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:SECURITY_PCIE_DBI */
#define GPV_SECURITY_PCIE_DBI(t)  (t + 0x38)

#define GPV_SECURITY_PCIE_DBI_SECURITY_PCIE_DBI(x) ((x) & GENMASK(0, 0))
#define GPV_SECURITY_PCIE_DBI_SECURITY_PCIE_DBI_M GENMASK(0, 0)
#define GPV_SECURITY_PCIE_DBI_SECURITY_PCIE_DBI_X(x) ((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:SECURITY_PCIE_OB */
#define GPV_SECURITY_PCIE_OB(t)   (t + 0x3c)

#define GPV_SECURITY_PCIE_OB_SECURITY_PCIE_OB(x) ((x) & GENMASK(0, 0))
#define GPV_SECURITY_PCIE_OB_SECURITY_PCIE_OB_M  GENMASK(0, 0)
#define GPV_SECURITY_PCIE_OB_SECURITY_PCIE_OB_X(x) ((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:SECURITY_QSPI1 */
#define GPV_SECURITY_QSPI1(t)     (t + 0x40)

#define GPV_SECURITY_QSPI1_SECURITY_QSPI1(x)     ((x) & GENMASK(0, 0))
#define GPV_SECURITY_QSPI1_SECURITY_QSPI1_M      GENMASK(0, 0)
#define GPV_SECURITY_QSPI1_SECURITY_QSPI1_X(x)   ((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:SECURITY_PCIE_CFG */
#define GPV_SECURITY_PCIE_CFG(t)  (t + 0x44)

#define GPV_SECURITY_PCIE_CFG_SECURITY_PCIE_CFG(x) ((x) & GENMASK(0, 0))
#define GPV_SECURITY_PCIE_CFG_SECURITY_PCIE_CFG_M GENMASK(0, 0)
#define GPV_SECURITY_PCIE_CFG_SECURITY_PCIE_CFG_X(x) ((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:SECURITY_CuPHY */
#define GPV_SECURITY_CuPHY(t)     (t + 0x48)

#define GPV_SECURITY_CuPHY_SECURITY_CuPHY(x)     ((x) & GENMASK(0, 0))
#define GPV_SECURITY_CuPHY_SECURITY_CuPHY_M      GENMASK(0, 0)
#define GPV_SECURITY_CuPHY_SECURITY_CuPHY_X(x)   ((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:SECURITY_APB_MAIN3 */
#define GPV_SECURITY_APB_MAIN3(t) (t + 0x50)

#define GPV_SECURITY_APB_MAIN3_SECURITY_APB_MAIN3(x) ((x) & GENMASK(15, 0))
#define GPV_SECURITY_APB_MAIN3_SECURITY_APB_MAIN3_M GENMASK(15, 0)
#define GPV_SECURITY_APB_MAIN3_SECURITY_APB_MAIN3_X(x) ((x) & GENMASK(15, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:SECURITY_APB_CSS2 */
#define GPV_SECURITY_APB_CSS2(t)  (t + 0x54)

#define GPV_SECURITY_APB_CSS2_SECURITY_APB_CSS2(x) ((x) & GENMASK(15, 0))
#define GPV_SECURITY_APB_CSS2_SECURITY_APB_CSS2_M GENMASK(15, 0)
#define GPV_SECURITY_APB_CSS2_SECURITY_APB_CSS2_X(x) ((x) & GENMASK(15, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:CA7_FN_MOD */
#define GPV_CA7_FN_MOD(t)         (t + 0x42108)

#define GPV_CA7_FN_MOD_CA7_FN_MOD_FN_MOD(x)      ((x) & GENMASK(1, 0))
#define GPV_CA7_FN_MOD_CA7_FN_MOD_FN_MOD_M       GENMASK(1, 0)
#define GPV_CA7_FN_MOD_CA7_FN_MOD_FN_MOD_X(x)    ((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:SECURITY_DDR_MAIN */
#define GPV_SECURITY_DDR_MAIN(t)  (t + 0x2c)

#define GPV_SECURITY_DDR_MAIN_SECURITY_DDR_MAIN(x) ((x) & GENMASK(0, 0))
#define GPV_SECURITY_DDR_MAIN_SECURITY_DDR_MAIN_M GENMASK(0, 0)
#define GPV_SECURITY_DDR_MAIN_SECURITY_DDR_MAIN_X(x) ((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:CA7_DAP_IB_FN_MOD2 */
#define GPV_CA7_DAP_IB_FN_MOD2(t) (t + 0x43024)

#define GPV_CA7_DAP_IB_FN_MOD2_CA7_DAP_IB_FN_MOD2_BYPASS_MERGE(x)\
	((x) & GENMASK(0, 0))
#define GPV_CA7_DAP_IB_FN_MOD2_CA7_DAP_IB_FN_MOD2_BYPASS_MERGE_M GENMASK(0, 0)
#define GPV_CA7_DAP_IB_FN_MOD2_CA7_DAP_IB_FN_MOD2_BYPASS_MERGE_X(x)\
	((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:CA7_DAP_IB_FN_MOD */
#define GPV_CA7_DAP_IB_FN_MOD(t)  (t + 0x43108)

#define GPV_CA7_DAP_IB_FN_MOD_CA7_DAP_IB_FN_MOD_FN_MOD(x) ((x) & GENMASK(1, 0))
#define GPV_CA7_DAP_IB_FN_MOD_CA7_DAP_IB_FN_MOD_FN_MOD_M GENMASK(1, 0)
#define GPV_CA7_DAP_IB_FN_MOD_CA7_DAP_IB_FN_MOD_FN_MOD_X(x)\
	((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:EXT_INITIATOR_IB_FN_MOD2 */
#define GPV_EXT_INITIATOR_IB_FN_MOD2(t) (t + 0x44024)

#define GPV_EXT_INITIATOR_IB_FN_MOD2_EXT_INITIATOR_IB_FN_MOD2_BYPASS_MERGE(x)\
	((x) & GENMASK(0, 0))
#define GPV_EXT_INITIATOR_IB_FN_MOD2_EXT_INITIATOR_IB_FN_MOD2_BYPASS_MERGE_M\
	GENMASK(0, 0)
#define GPV_EXT_INITIATOR_IB_FN_MOD2_EXT_INITIATOR_IB_FN_MOD2_BYPASS_MERGE_X(x)\
	((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:EXT_INITIATOR_IB_FN_MOD */
#define GPV_EXT_INITIATOR_IB_FN_MOD(t) (t + 0x44108)

#define GPV_EXT_INITIATOR_IB_FN_MOD_EXT_INITIATOR_IB_FN_MOD_FN_MOD(x)\
	((x) & GENMASK(1, 0))
#define GPV_EXT_INITIATOR_IB_FN_MOD_EXT_INITIATOR_IB_FN_MOD_FN_MOD_M\
	GENMASK(1, 0)
#define GPV_EXT_INITIATOR_IB_FN_MOD_EXT_INITIATOR_IB_FN_MOD_FN_MOD_X(x)\
	((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:FDMA_FN_MOD */
#define GPV_FDMA_FN_MOD(t)        (t + 0x45108)

#define GPV_FDMA_FN_MOD_FDMA_FN_MOD_FN_MOD(x)    ((x) & GENMASK(1, 0))
#define GPV_FDMA_FN_MOD_FDMA_FN_MOD_FN_MOD_M     GENMASK(1, 0)
#define GPV_FDMA_FN_MOD_FDMA_FN_MOD_FN_MOD_X(x)  ((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:PCIE_IB_FN_MOD */
#define GPV_PCIE_IB_FN_MOD(t)     (t + 0x46108)

#define GPV_PCIE_IB_FN_MOD_PCIE_IB_FN_MOD_FN_MOD(x) ((x) & GENMASK(1, 0))
#define GPV_PCIE_IB_FN_MOD_PCIE_IB_FN_MOD_FN_MOD_M GENMASK(1, 0)
#define GPV_PCIE_IB_FN_MOD_PCIE_IB_FN_MOD_FN_MOD_X(x) ((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:XDMAC_FN_MOD */
#define GPV_XDMAC_FN_MOD(t)       (t + 0x47108)

#define GPV_XDMAC_FN_MOD_XDMAC_FN_MOD_FN_MOD(x)  ((x) & GENMASK(1, 0))
#define GPV_XDMAC_FN_MOD_XDMAC_FN_MOD_FN_MOD_M   GENMASK(1, 0)
#define GPV_XDMAC_FN_MOD_XDMAC_FN_MOD_FN_MOD_X(x) ((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:RTE_IB_FN_MOD2 */
#define GPV_RTE_IB_FN_MOD2(t)     (t + 0x48024)

#define GPV_RTE_IB_FN_MOD2_RTE_IB_FN_MOD2_BYPASS_MERGE(x) ((x) & GENMASK(0, 0))
#define GPV_RTE_IB_FN_MOD2_RTE_IB_FN_MOD2_BYPASS_MERGE_M GENMASK(0, 0)
#define GPV_RTE_IB_FN_MOD2_RTE_IB_FN_MOD2_BYPASS_MERGE_X(x)\
	((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:RTE_IB_FN_MOD */
#define GPV_RTE_IB_FN_MOD(t)      (t + 0x48108)

#define GPV_RTE_IB_FN_MOD_RTE_IB_FN_MOD_FN_MOD(x) ((x) & GENMASK(1, 0))
#define GPV_RTE_IB_FN_MOD_RTE_IB_FN_MOD_FN_MOD_M GENMASK(1, 0)
#define GPV_RTE_IB_FN_MOD_RTE_IB_FN_MOD_FN_MOD_X(x) ((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:APB_CSS_AHB_CNTL */
#define GPV_APB_CSS_AHB_CNTL(t)   (t + 0x2044)

#define GPV_APB_CSS_AHB_CNTL_APB_CSS_AHB_CNTL_FORCE_INCR(x)\
	(((x) << 1) & GENMASK(1, 1))
#define GPV_APB_CSS_AHB_CNTL_APB_CSS_AHB_CNTL_FORCE_INCR_M GENMASK(1, 1)
#define GPV_APB_CSS_AHB_CNTL_APB_CSS_AHB_CNTL_FORCE_INCR_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define GPV_APB_CSS_AHB_CNTL_APB_CSS_AHB_CNTL_DECERR_EN(x) ((x) & GENMASK(0, 0))
#define GPV_APB_CSS_AHB_CNTL_APB_CSS_AHB_CNTL_DECERR_EN_M GENMASK(0, 0)
#define GPV_APB_CSS_AHB_CNTL_APB_CSS_AHB_CNTL_DECERR_EN_X(x)\
	((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:APB_CSS_IB_FN_MOD2 */
#define GPV_APB_CSS_IB_FN_MOD2(t) (t + 0x2024)

#define GPV_APB_CSS_IB_FN_MOD2_APB_CSS_IB_FN_MOD2_BYPASS_MERGE(x)\
	((x) & GENMASK(0, 0))
#define GPV_APB_CSS_IB_FN_MOD2_APB_CSS_IB_FN_MOD2_BYPASS_MERGE_M GENMASK(0, 0)
#define GPV_APB_CSS_IB_FN_MOD2_APB_CSS_IB_FN_MOD2_BYPASS_MERGE_X(x)\
	((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:APB_CSS_IB_FN_MOD_ISS_BM */
#define GPV_APB_CSS_IB_FN_MOD_ISS_BM(t) (t + 0x2008)

#define GPV_APB_CSS_IB_FN_MOD_ISS_BM_APB_CSS_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM(x)\
	((x) & GENMASK(1, 0))
#define GPV_APB_CSS_IB_FN_MOD_ISS_BM_APB_CSS_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM_M\
	GENMASK(1, 0)
#define GPV_APB_CSS_IB_FN_MOD_ISS_BM_APB_CSS_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM_X(x)\
	((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:BOOT_RAM_FN_MOD_ISS_BM */
#define GPV_BOOT_RAM_FN_MOD_ISS_BM(t) (t + 0x3008)

#define GPV_BOOT_RAM_FN_MOD_ISS_BM_BOOT_RAM_FN_MOD_ISS_BM_FN_MOD_ISS_BM(x)\
	((x) & GENMASK(1, 0))
#define GPV_BOOT_RAM_FN_MOD_ISS_BM_BOOT_RAM_FN_MOD_ISS_BM_FN_MOD_ISS_BM_M\
	GENMASK(1, 0)
#define GPV_BOOT_RAM_FN_MOD_ISS_BM_BOOT_RAM_FN_MOD_ISS_BM_FN_MOD_ISS_BM_X(x)\
	((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:BOOT_RAM_AHB_CNTL */
#define GPV_BOOT_RAM_AHB_CNTL(t)  (t + 0x3044)

#define GPV_BOOT_RAM_AHB_CNTL_BOOT_RAM_AHB_CNTL_FORCE_INCR(x)\
	(((x) << 1) & GENMASK(1, 1))
#define GPV_BOOT_RAM_AHB_CNTL_BOOT_RAM_AHB_CNTL_FORCE_INCR_M GENMASK(1, 1)
#define GPV_BOOT_RAM_AHB_CNTL_BOOT_RAM_AHB_CNTL_FORCE_INCR_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define GPV_BOOT_RAM_AHB_CNTL_BOOT_RAM_AHB_CNTL_DECERR_EN(x)\
	((x) & GENMASK(0, 0))
#define GPV_BOOT_RAM_AHB_CNTL_BOOT_RAM_AHB_CNTL_DECERR_EN_M GENMASK(0, 0)
#define GPV_BOOT_RAM_AHB_CNTL_BOOT_RAM_AHB_CNTL_DECERR_EN_X(x)\
	((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:CPKCC_AHB_CNTL */
#define GPV_CPKCC_AHB_CNTL(t)     (t + 0x4044)

#define GPV_CPKCC_AHB_CNTL_CPKCC_AHB_CNTL_FORCE_INCR(x)\
	(((x) << 1) & GENMASK(1, 1))
#define GPV_CPKCC_AHB_CNTL_CPKCC_AHB_CNTL_FORCE_INCR_M GENMASK(1, 1)
#define GPV_CPKCC_AHB_CNTL_CPKCC_AHB_CNTL_FORCE_INCR_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define GPV_CPKCC_AHB_CNTL_CPKCC_AHB_CNTL_DECERR_EN(x) ((x) & GENMASK(0, 0))
#define GPV_CPKCC_AHB_CNTL_CPKCC_AHB_CNTL_DECERR_EN_M GENMASK(0, 0)
#define GPV_CPKCC_AHB_CNTL_CPKCC_AHB_CNTL_DECERR_EN_X(x) ((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:CPKCC_IB_FN_MOD2 */
#define GPV_CPKCC_IB_FN_MOD2(t)   (t + 0x4024)

#define GPV_CPKCC_IB_FN_MOD2_CPKCC_IB_FN_MOD2_BYPASS_MERGE(x)\
	((x) & GENMASK(0, 0))
#define GPV_CPKCC_IB_FN_MOD2_CPKCC_IB_FN_MOD2_BYPASS_MERGE_M GENMASK(0, 0)
#define GPV_CPKCC_IB_FN_MOD2_CPKCC_IB_FN_MOD2_BYPASS_MERGE_X(x)\
	((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:CPKCC_IB_FN_MOD_ISS_BM */
#define GPV_CPKCC_IB_FN_MOD_ISS_BM(t) (t + 0x4008)

#define GPV_CPKCC_IB_FN_MOD_ISS_BM_CPKCC_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM(x)\
	((x) & GENMASK(1, 0))
#define GPV_CPKCC_IB_FN_MOD_ISS_BM_CPKCC_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM_M\
	GENMASK(1, 0)
#define GPV_CPKCC_IB_FN_MOD_ISS_BM_CPKCC_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM_X(x)\
	((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:DDR_CSS_FN_MOD_ISS_BM */
#define GPV_DDR_CSS_FN_MOD_ISS_BM(t) (t + 0x5008)

#define GPV_DDR_CSS_FN_MOD_ISS_BM_DDR_CSS_FN_MOD_ISS_BM_FN_MOD_ISS_BM(x)\
	((x) & GENMASK(1, 0))
#define GPV_DDR_CSS_FN_MOD_ISS_BM_DDR_CSS_FN_MOD_ISS_BM_FN_MOD_ISS_BM_M\
	GENMASK(1, 0)
#define GPV_DDR_CSS_FN_MOD_ISS_BM_DDR_CSS_FN_MOD_ISS_BM_FN_MOD_ISS_BM_X(x)\
	((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:CSS2HSS_IB_FN_MOD2 */
#define GPV_CSS2HSS_IB_FN_MOD2(t) (t + 0x6024)

#define GPV_CSS2HSS_IB_FN_MOD2_CSS2HSS_IB_FN_MOD2_BYPASS_MERGE(x)\
	((x) & GENMASK(0, 0))
#define GPV_CSS2HSS_IB_FN_MOD2_CSS2HSS_IB_FN_MOD2_BYPASS_MERGE_M GENMASK(0, 0)
#define GPV_CSS2HSS_IB_FN_MOD2_CSS2HSS_IB_FN_MOD2_BYPASS_MERGE_X(x)\
	((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:CSS2HSS_IB_FN_MOD_LB */
#define GPV_CSS2HSS_IB_FN_MOD_LB(t) (t + 0x602c)

#define GPV_CSS2HSS_IB_FN_MOD_LB_FN_MOD_LB(x)    ((x) & GENMASK(0, 0))
#define GPV_CSS2HSS_IB_FN_MOD_LB_FN_MOD_LB_M     GENMASK(0, 0)
#define GPV_CSS2HSS_IB_FN_MOD_LB_FN_MOD_LB_X(x)  ((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:CSS2HSS_IB_FN_MOD_ISS_BM */
#define GPV_CSS2HSS_IB_FN_MOD_ISS_BM(t) (t + 0x6008)

#define GPV_CSS2HSS_IB_FN_MOD_ISS_BM_CSS2HSS_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM(x)\
	((x) & GENMASK(1, 0))
#define GPV_CSS2HSS_IB_FN_MOD_ISS_BM_CSS2HSS_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM_M\
	GENMASK(1, 0)
#define GPV_CSS2HSS_IB_FN_MOD_ISS_BM_CSS2HSS_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM_X(x)\
	((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:CSR_REGS_AHB_CNTL */
#define GPV_CSR_REGS_AHB_CNTL(t)  (t + 0x7044)

#define GPV_CSR_REGS_AHB_CNTL_CSR_REGS_AHB_CNTL_FORCE_INCR(x)\
	(((x) << 1) & GENMASK(1, 1))
#define GPV_CSR_REGS_AHB_CNTL_CSR_REGS_AHB_CNTL_FORCE_INCR_M GENMASK(1, 1)
#define GPV_CSR_REGS_AHB_CNTL_CSR_REGS_AHB_CNTL_FORCE_INCR_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define GPV_CSR_REGS_AHB_CNTL_CSR_REGS_AHB_CNTL_DECERR_EN(x)\
	((x) & GENMASK(0, 0))
#define GPV_CSR_REGS_AHB_CNTL_CSR_REGS_AHB_CNTL_DECERR_EN_M GENMASK(0, 0)
#define GPV_CSR_REGS_AHB_CNTL_CSR_REGS_AHB_CNTL_DECERR_EN_X(x)\
	((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:CSR_REGS_IB_FN_MOD2 */
#define GPV_CSR_REGS_IB_FN_MOD2(t) (t + 0x7024)

#define GPV_CSR_REGS_IB_FN_MOD2_CSR_REGS_IB_FN_MOD2_BYPASS_MERGE(x)\
	((x) & GENMASK(0, 0))
#define GPV_CSR_REGS_IB_FN_MOD2_CSR_REGS_IB_FN_MOD2_BYPASS_MERGE_M GENMASK(0, 0)
#define GPV_CSR_REGS_IB_FN_MOD2_CSR_REGS_IB_FN_MOD2_BYPASS_MERGE_X(x)\
	((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:CSR_REGS_IB_FN_MOD_ISS_BM */
#define GPV_CSR_REGS_IB_FN_MOD_ISS_BM(t) (t + 0x7008)

#define GPV_CSR_REGS_IB_FN_MOD_ISS_BM_CSR_REGS_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM(x)\
	((x) & GENMASK(1, 0))
#define GPV_CSR_REGS_IB_FN_MOD_ISS_BM_CSR_REGS_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM_M\
	GENMASK(1, 0)
#define GPV_CSR_REGS_IB_FN_MOD_ISS_BM_CSR_REGS_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM_X(x)\
	((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:CPU_REGS_AHB_CNTL */
#define GPV_CPU_REGS_AHB_CNTL(t)  (t + 0x8044)

#define GPV_CPU_REGS_AHB_CNTL_CPU_REGS_AHB_CNTL_FORCE_INCR(x)\
	(((x) << 1) & GENMASK(1, 1))
#define GPV_CPU_REGS_AHB_CNTL_CPU_REGS_AHB_CNTL_FORCE_INCR_M GENMASK(1, 1)
#define GPV_CPU_REGS_AHB_CNTL_CPU_REGS_AHB_CNTL_FORCE_INCR_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define GPV_CPU_REGS_AHB_CNTL_CPU_REGS_AHB_CNTL_DECERR_EN(x)\
	((x) & GENMASK(0, 0))
#define GPV_CPU_REGS_AHB_CNTL_CPU_REGS_AHB_CNTL_DECERR_EN_M GENMASK(0, 0)
#define GPV_CPU_REGS_AHB_CNTL_CPU_REGS_AHB_CNTL_DECERR_EN_X(x)\
	((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:CPU_REGS_IB_FN_MOD2 */
#define GPV_CPU_REGS_IB_FN_MOD2(t) (t + 0x8024)

#define GPV_CPU_REGS_IB_FN_MOD2_CPU_REGS_IB_FN_MOD2_BYPASS_MERGE(x)\
	((x) & GENMASK(0, 0))
#define GPV_CPU_REGS_IB_FN_MOD2_CPU_REGS_IB_FN_MOD2_BYPASS_MERGE_M GENMASK(0, 0)
#define GPV_CPU_REGS_IB_FN_MOD2_CPU_REGS_IB_FN_MOD2_BYPASS_MERGE_X(x)\
	((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:CPU_REGS_IB_FN_MOD_ISS_BM */
#define GPV_CPU_REGS_IB_FN_MOD_ISS_BM(t) (t + 0x8008)

#define GPV_CPU_REGS_IB_FN_MOD_ISS_BM_CPU_REGS_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM(x)\
	((x) & GENMASK(1, 0))
#define GPV_CPU_REGS_IB_FN_MOD_ISS_BM_CPU_REGS_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM_M\
	GENMASK(1, 0)
#define GPV_CPU_REGS_IB_FN_MOD_ISS_BM_CPU_REGS_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM_X(x)\
	((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:APB_MAIN1_FN_MOD_ISS_BM */
#define GPV_APB_MAIN1_FN_MOD_ISS_BM(t) (t + 0x9008)

#define GPV_APB_MAIN1_FN_MOD_ISS_BM_APB_MAIN1_FN_MOD_ISS_BM_FN_MOD_ISS_BM(x)\
	((x) & GENMASK(1, 0))
#define GPV_APB_MAIN1_FN_MOD_ISS_BM_APB_MAIN1_FN_MOD_ISS_BM_FN_MOD_ISS_BM_M\
	GENMASK(1, 0)
#define GPV_APB_MAIN1_FN_MOD_ISS_BM_APB_MAIN1_FN_MOD_ISS_BM_FN_MOD_ISS_BM_X(x)\
	((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:APB_MAIN1_AHB_CNTL */
#define GPV_APB_MAIN1_AHB_CNTL(t) (t + 0x9044)

#define GPV_APB_MAIN1_AHB_CNTL_APB_MAIN1_AHB_CNTL_FORCE_INCR(x)\
	(((x) << 1) & GENMASK(1, 1))
#define GPV_APB_MAIN1_AHB_CNTL_APB_MAIN1_AHB_CNTL_FORCE_INCR_M GENMASK(1, 1)
#define GPV_APB_MAIN1_AHB_CNTL_APB_MAIN1_AHB_CNTL_FORCE_INCR_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define GPV_APB_MAIN1_AHB_CNTL_APB_MAIN1_AHB_CNTL_DECERR_EN(x)\
	((x) & GENMASK(0, 0))
#define GPV_APB_MAIN1_AHB_CNTL_APB_MAIN1_AHB_CNTL_DECERR_EN_M GENMASK(0, 0)
#define GPV_APB_MAIN1_AHB_CNTL_APB_MAIN1_AHB_CNTL_DECERR_EN_X(x)\
	((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:APB_MAIN2_FN_MOD_ISS_BM */
#define GPV_APB_MAIN2_FN_MOD_ISS_BM(t) (t + 0xa008)

#define GPV_APB_MAIN2_FN_MOD_ISS_BM_APB_MAIN2_FN_MOD_ISS_BM_FN_MOD_ISS_BM(x)\
	((x) & GENMASK(1, 0))
#define GPV_APB_MAIN2_FN_MOD_ISS_BM_APB_MAIN2_FN_MOD_ISS_BM_FN_MOD_ISS_BM_M\
	GENMASK(1, 0)
#define GPV_APB_MAIN2_FN_MOD_ISS_BM_APB_MAIN2_FN_MOD_ISS_BM_FN_MOD_ISS_BM_X(x)\
	((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:APB_MAIN2_AHB_CNTL */
#define GPV_APB_MAIN2_AHB_CNTL(t) (t + 0xa044)

#define GPV_APB_MAIN2_AHB_CNTL_APB_MAIN2_AHB_CNTL_FORCE_INCR(x)\
	(((x) << 1) & GENMASK(1, 1))
#define GPV_APB_MAIN2_AHB_CNTL_APB_MAIN2_AHB_CNTL_FORCE_INCR_M GENMASK(1, 1)
#define GPV_APB_MAIN2_AHB_CNTL_APB_MAIN2_AHB_CNTL_FORCE_INCR_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define GPV_APB_MAIN2_AHB_CNTL_APB_MAIN2_AHB_CNTL_DECERR_EN(x)\
	((x) & GENMASK(0, 0))
#define GPV_APB_MAIN2_AHB_CNTL_APB_MAIN2_AHB_CNTL_DECERR_EN_M GENMASK(0, 0)
#define GPV_APB_MAIN2_AHB_CNTL_APB_MAIN2_AHB_CNTL_DECERR_EN_X(x)\
	((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:DDR_MAIN_FN_MOD_ISS_BM */
#define GPV_DDR_MAIN_FN_MOD_ISS_BM(t) (t + 0xb008)

#define GPV_DDR_MAIN_FN_MOD_ISS_BM_DDR_MAIN_FN_MOD_ISS_BM_FN_MOD_ISS_BM(x)\
	((x) & GENMASK(1, 0))
#define GPV_DDR_MAIN_FN_MOD_ISS_BM_DDR_MAIN_FN_MOD_ISS_BM_FN_MOD_ISS_BM_M\
	GENMASK(1, 0)
#define GPV_DDR_MAIN_FN_MOD_ISS_BM_DDR_MAIN_FN_MOD_ISS_BM_FN_MOD_ISS_BM_X(x)\
	((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:PI_AHB_CNTL */
#define GPV_PI_AHB_CNTL(t)        (t + 0xc044)

#define GPV_PI_AHB_CNTL_PI_AHB_CNTL_FORCE_INCR(x) (((x) << 1) & GENMASK(1, 1))
#define GPV_PI_AHB_CNTL_PI_AHB_CNTL_FORCE_INCR_M GENMASK(1, 1)
#define GPV_PI_AHB_CNTL_PI_AHB_CNTL_FORCE_INCR_X(x) (((x) & GENMASK(1, 1)) >> 1)

#define GPV_PI_AHB_CNTL_PI_AHB_CNTL_DECERR_EN(x) ((x) & GENMASK(0, 0))
#define GPV_PI_AHB_CNTL_PI_AHB_CNTL_DECERR_EN_M  GENMASK(0, 0)
#define GPV_PI_AHB_CNTL_PI_AHB_CNTL_DECERR_EN_X(x) ((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:PI_IB_FN_MOD2 */
#define GPV_PI_IB_FN_MOD2(t)      (t + 0xc024)

#define GPV_PI_IB_FN_MOD2_PI_IB_FN_MOD2_BYPASS_MERGE(x) ((x) & GENMASK(0, 0))
#define GPV_PI_IB_FN_MOD2_PI_IB_FN_MOD2_BYPASS_MERGE_M GENMASK(0, 0)
#define GPV_PI_IB_FN_MOD2_PI_IB_FN_MOD2_BYPASS_MERGE_X(x) ((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:PI_IB_FN_MOD_ISS_BM */
#define GPV_PI_IB_FN_MOD_ISS_BM(t) (t + 0xc008)

#define GPV_PI_IB_FN_MOD_ISS_BM_PI_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM(x)\
	((x) & GENMASK(1, 0))
#define GPV_PI_IB_FN_MOD_ISS_BM_PI_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM_M\
	GENMASK(1, 0)
#define GPV_PI_IB_FN_MOD_ISS_BM_PI_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM_X(x)\
	((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:MAIN2HSS_FN_MOD_ISS_BM */
#define GPV_MAIN2HSS_FN_MOD_ISS_BM(t) (t + 0xd008)

#define GPV_MAIN2HSS_FN_MOD_ISS_BM_MAIN2HSS_FN_MOD_ISS_BM_FN_MOD_ISS_BM(x)\
	((x) & GENMASK(1, 0))
#define GPV_MAIN2HSS_FN_MOD_ISS_BM_MAIN2HSS_FN_MOD_ISS_BM_FN_MOD_ISS_BM_M\
	GENMASK(1, 0)
#define GPV_MAIN2HSS_FN_MOD_ISS_BM_MAIN2HSS_FN_MOD_ISS_BM_FN_MOD_ISS_BM_X(x)\
	((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:PCIE_DBI_IB_FN_MOD2 */
#define GPV_PCIE_DBI_IB_FN_MOD2(t) (t + 0xe024)

#define GPV_PCIE_DBI_IB_FN_MOD2_PCIE_DBI_IB_FN_MOD2_BYPASS_MERGE(x)\
	((x) & GENMASK(0, 0))
#define GPV_PCIE_DBI_IB_FN_MOD2_PCIE_DBI_IB_FN_MOD2_BYPASS_MERGE_M GENMASK(0, 0)
#define GPV_PCIE_DBI_IB_FN_MOD2_PCIE_DBI_IB_FN_MOD2_BYPASS_MERGE_X(x)\
	((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:PCIE_DBI_IB_FN_MOD_ISS_BM */
#define GPV_PCIE_DBI_IB_FN_MOD_ISS_BM(t) (t + 0xe008)

#define GPV_PCIE_DBI_IB_FN_MOD_ISS_BM_PCIE_DBI_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM(x)\
	((x) & GENMASK(1, 0))
#define GPV_PCIE_DBI_IB_FN_MOD_ISS_BM_PCIE_DBI_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM_M\
	GENMASK(1, 0)
#define GPV_PCIE_DBI_IB_FN_MOD_ISS_BM_PCIE_DBI_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM_X(x)\
	((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:PCIE_OB_FN_MOD_ISS_BM */
#define GPV_PCIE_OB_FN_MOD_ISS_BM(t) (t + 0xf008)

#define GPV_PCIE_OB_FN_MOD_ISS_BM_PCIE_OB_FN_MOD_ISS_BM_FN_MOD_ISS_BM(x)\
	((x) & GENMASK(1, 0))
#define GPV_PCIE_OB_FN_MOD_ISS_BM_PCIE_OB_FN_MOD_ISS_BM_FN_MOD_ISS_BM_M\
	GENMASK(1, 0)
#define GPV_PCIE_OB_FN_MOD_ISS_BM_PCIE_OB_FN_MOD_ISS_BM_FN_MOD_ISS_BM_X(x)\
	((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:QSPI1_FN_MOD_ISS_BM */
#define GPV_QSPI1_FN_MOD_ISS_BM(t) (t + 0x10008)

#define GPV_QSPI1_FN_MOD_ISS_BM_QSPI1_FN_MOD_ISS_BM_FN_MOD_ISS_BM(x)\
	((x) & GENMASK(1, 0))
#define GPV_QSPI1_FN_MOD_ISS_BM_QSPI1_FN_MOD_ISS_BM_FN_MOD_ISS_BM_M\
	GENMASK(1, 0)
#define GPV_QSPI1_FN_MOD_ISS_BM_QSPI1_FN_MOD_ISS_BM_FN_MOD_ISS_BM_X(x)\
	((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:QSPI1_AHB_CNTL */
#define GPV_QSPI1_AHB_CNTL(t)     (t + 0x10044)

#define GPV_QSPI1_AHB_CNTL_QSPI1_AHB_CNTL_FORCE_INCR(x)\
	(((x) << 1) & GENMASK(1, 1))
#define GPV_QSPI1_AHB_CNTL_QSPI1_AHB_CNTL_FORCE_INCR_M GENMASK(1, 1)
#define GPV_QSPI1_AHB_CNTL_QSPI1_AHB_CNTL_FORCE_INCR_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define GPV_QSPI1_AHB_CNTL_QSPI1_AHB_CNTL_DECERR_EN(x) ((x) & GENMASK(0, 0))
#define GPV_QSPI1_AHB_CNTL_QSPI1_AHB_CNTL_DECERR_EN_M GENMASK(0, 0)
#define GPV_QSPI1_AHB_CNTL_QSPI1_AHB_CNTL_DECERR_EN_X(x) ((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:PCIE_CFG_AHB_CNTL */
#define GPV_PCIE_CFG_AHB_CNTL(t)  (t + 0x11044)

#define GPV_PCIE_CFG_AHB_CNTL_PCIE_CFG_AHB_CNTL_FORCE_INCR(x)\
	(((x) << 1) & GENMASK(1, 1))
#define GPV_PCIE_CFG_AHB_CNTL_PCIE_CFG_AHB_CNTL_FORCE_INCR_M GENMASK(1, 1)
#define GPV_PCIE_CFG_AHB_CNTL_PCIE_CFG_AHB_CNTL_FORCE_INCR_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define GPV_PCIE_CFG_AHB_CNTL_PCIE_CFG_AHB_CNTL_DECERR_EN(x)\
	((x) & GENMASK(0, 0))
#define GPV_PCIE_CFG_AHB_CNTL_PCIE_CFG_AHB_CNTL_DECERR_EN_M GENMASK(0, 0)
#define GPV_PCIE_CFG_AHB_CNTL_PCIE_CFG_AHB_CNTL_DECERR_EN_X(x)\
	((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:PCIE_CFG_IB_FN_MOD2 */
#define GPV_PCIE_CFG_IB_FN_MOD2(t) (t + 0x11024)

#define GPV_PCIE_CFG_IB_FN_MOD2_PCIE_CFG_IB_FN_MOD2_BYPASS_MERGE(x)\
	((x) & GENMASK(0, 0))
#define GPV_PCIE_CFG_IB_FN_MOD2_PCIE_CFG_IB_FN_MOD2_BYPASS_MERGE_M GENMASK(0, 0)
#define GPV_PCIE_CFG_IB_FN_MOD2_PCIE_CFG_IB_FN_MOD2_BYPASS_MERGE_X(x)\
	((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:PCIE_CFG_IB_FN_MOD_ISS_BM */
#define GPV_PCIE_CFG_IB_FN_MOD_ISS_BM(t) (t + 0x11008)

#define GPV_PCIE_CFG_IB_FN_MOD_ISS_BM_PCIE_CFG_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM(x)\
	((x) & GENMASK(1, 0))
#define GPV_PCIE_CFG_IB_FN_MOD_ISS_BM_PCIE_CFG_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM_M\
	GENMASK(1, 0)
#define GPV_PCIE_CFG_IB_FN_MOD_ISS_BM_PCIE_CFG_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM_X(x)\
	((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:CUPHY_AHB_CNTL */
#define GPV_CUPHY_AHB_CNTL(t)     (t + 0x12044)

#define GPV_CUPHY_AHB_CNTL_CUPHY_AHB_CNTL_FORCE_INCR(x)\
	(((x) << 1) & GENMASK(1, 1))
#define GPV_CUPHY_AHB_CNTL_CUPHY_AHB_CNTL_FORCE_INCR_M GENMASK(1, 1)
#define GPV_CUPHY_AHB_CNTL_CUPHY_AHB_CNTL_FORCE_INCR_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define GPV_CUPHY_AHB_CNTL_CUPHY_AHB_CNTL_DECERR_EN(x) ((x) & GENMASK(0, 0))
#define GPV_CUPHY_AHB_CNTL_CUPHY_AHB_CNTL_DECERR_EN_M GENMASK(0, 0)
#define GPV_CUPHY_AHB_CNTL_CUPHY_AHB_CNTL_DECERR_EN_X(x) ((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:CUPHY_IB_FN_MOD2 */
#define GPV_CUPHY_IB_FN_MOD2(t)   (t + 0x12024)

#define GPV_CUPHY_IB_FN_MOD2_CUPHY_IB_FN_MOD2_BYPASS_MERGE(x)\
	((x) & GENMASK(0, 0))
#define GPV_CUPHY_IB_FN_MOD2_CUPHY_IB_FN_MOD2_BYPASS_MERGE_M GENMASK(0, 0)
#define GPV_CUPHY_IB_FN_MOD2_CUPHY_IB_FN_MOD2_BYPASS_MERGE_X(x)\
	((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:CUPHY_IB_FN_MOD_ISS_BM */
#define GPV_CUPHY_IB_FN_MOD_ISS_BM(t) (t + 0x12008)

#define GPV_CUPHY_IB_FN_MOD_ISS_BM_CUPHY_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM(x)\
	((x) & GENMASK(1, 0))
#define GPV_CUPHY_IB_FN_MOD_ISS_BM_CUPHY_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM_M\
	GENMASK(1, 0)
#define GPV_CUPHY_IB_FN_MOD_ISS_BM_CUPHY_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM_X(x)\
	((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:FDMA_SLV_M_IB_FN_MOD2 */
#define GPV_FDMA_SLV_M_IB_FN_MOD2(t) (t + 0x13024)

#define GPV_FDMA_SLV_M_IB_FN_MOD2_FDMA_SLV_M_IB_FN_MOD2_BYPASS_MERGE(x)\
	((x) & GENMASK(0, 0))
#define GPV_FDMA_SLV_M_IB_FN_MOD2_FDMA_SLV_M_IB_FN_MOD2_BYPASS_MERGE_M\
	GENMASK(0, 0)
#define GPV_FDMA_SLV_M_IB_FN_MOD2_FDMA_SLV_M_IB_FN_MOD2_BYPASS_MERGE_X(x)\
	((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:APB_MAIN3_IB_FN_MOD2 */
#define GPV_APB_MAIN3_IB_FN_MOD2(t) (t + 0x14024)

#define GPV_APB_MAIN3_IB_FN_MOD2_APB_MAIN3_IB_FN_MOD2_BYPASS_MERGE(x)\
	((x) & GENMASK(0, 0))
#define GPV_APB_MAIN3_IB_FN_MOD2_APB_MAIN3_IB_FN_MOD2_BYPASS_MERGE_M\
	GENMASK(0, 0)
#define GPV_APB_MAIN3_IB_FN_MOD2_APB_MAIN3_IB_FN_MOD2_BYPASS_MERGE_X(x)\
	((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:APB_MAIN3_IB_FN_MOD_ISS_BM */
#define GPV_APB_MAIN3_IB_FN_MOD_ISS_BM(t) (t + 0x14008)

#define GPV_APB_MAIN3_IB_FN_MOD_ISS_BM_APB_MAIN3_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM(x)\
	((x) & GENMASK(1, 0))
#define GPV_APB_MAIN3_IB_FN_MOD_ISS_BM_APB_MAIN3_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM_M\
	GENMASK(1, 0)
#define GPV_APB_MAIN3_IB_FN_MOD_ISS_BM_APB_MAIN3_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM_X(x)\
	((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:APB_CSS2_IB_FN_MOD2 */
#define GPV_APB_CSS2_IB_FN_MOD2(t) (t + 0x15024)

#define GPV_APB_CSS2_IB_FN_MOD2_APB_CSS2_IB_FN_MOD2_BYPASS_MERGE(x)\
	((x) & GENMASK(0, 0))
#define GPV_APB_CSS2_IB_FN_MOD2_APB_CSS2_IB_FN_MOD2_BYPASS_MERGE_M GENMASK(0, 0)
#define GPV_APB_CSS2_IB_FN_MOD2_APB_CSS2_IB_FN_MOD2_BYPASS_MERGE_X(x)\
	((x) & GENMASK(0, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:APB_CSS2_IB_FN_MOD_ISS_BM */
#define GPV_APB_CSS2_IB_FN_MOD_ISS_BM(t) (t + 0x15008)

#define GPV_APB_CSS2_IB_FN_MOD_ISS_BM_APB_CSS2_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM(x)\
	((x) & GENMASK(1, 0))
#define GPV_APB_CSS2_IB_FN_MOD_ISS_BM_APB_CSS2_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM_M\
	GENMASK(1, 0)
#define GPV_APB_CSS2_IB_FN_MOD_ISS_BM_APB_CSS2_IB_FN_MOD_ISS_BM_FN_MOD_ISS_BM_X(x)\
	((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:CSS2HSS_IB_FN_MOD */
#define GPV_CSS2HSS_IB_FN_MOD(t)  (t + 0x6108)

#define GPV_CSS2HSS_IB_FN_MOD_CSS2HSS_IB_FN_MOD_FN_MOD(x) ((x) & GENMASK(1, 0))
#define GPV_CSS2HSS_IB_FN_MOD_CSS2HSS_IB_FN_MOD_FN_MOD_M GENMASK(1, 0)
#define GPV_CSS2HSS_IB_FN_MOD_CSS2HSS_IB_FN_MOD_FN_MOD_X(x)\
	((x) & GENMASK(1, 0))

/*      GPV:ADDRESSBLOCK_DEFAULT_0XE8B00000_CA7:PCIE_DBI_IB_FN_MOD */
#define GPV_PCIE_DBI_IB_FN_MOD(t) (t + 0xe108)

#define GPV_PCIE_DBI_IB_FN_MOD_PCIE_DBI_IB_FN_MOD_FN_MOD(x)\
	((x) & GENMASK(1, 0))
#define GPV_PCIE_DBI_IB_FN_MOD_PCIE_DBI_IB_FN_MOD_FN_MOD_M GENMASK(1, 0)
#define GPV_PCIE_DBI_IB_FN_MOD_PCIE_DBI_IB_FN_MOD_FN_MOD_X(x)\
	((x) & GENMASK(1, 0))

/*      HMATRIX2:HMATRIX2_REGS:MATRIX_SRTSR0 */
#define HMATRIX2_MATRIX_SRTSR0(t) (t + 0x280)

#define HMATRIX2_MATRIX_SRTSR0_SRTOP7_SRTSR0(x)  (((x) << 28) & GENMASK(31, 28))
#define HMATRIX2_MATRIX_SRTSR0_SRTOP7_SRTSR0_M   GENMASK(31, 28)
#define HMATRIX2_MATRIX_SRTSR0_SRTOP7_SRTSR0_X(x)\
	(((x) & GENMASK(31, 28)) >> 28)

#define HMATRIX2_MATRIX_SRTSR0_SRTOP6_SRTSR0(x)  (((x) << 24) & GENMASK(27, 24))
#define HMATRIX2_MATRIX_SRTSR0_SRTOP6_SRTSR0_M   GENMASK(27, 24)
#define HMATRIX2_MATRIX_SRTSR0_SRTOP6_SRTSR0_X(x)\
	(((x) & GENMASK(27, 24)) >> 24)

#define HMATRIX2_MATRIX_SRTSR0_SRTOP5_SRTSR0(x)  (((x) << 20) & GENMASK(23, 20))
#define HMATRIX2_MATRIX_SRTSR0_SRTOP5_SRTSR0_M   GENMASK(23, 20)
#define HMATRIX2_MATRIX_SRTSR0_SRTOP5_SRTSR0_X(x)\
	(((x) & GENMASK(23, 20)) >> 20)

#define HMATRIX2_MATRIX_SRTSR0_SRTOP4_SRTSR0(x)  (((x) << 16) & GENMASK(19, 16))
#define HMATRIX2_MATRIX_SRTSR0_SRTOP4_SRTSR0_M   GENMASK(19, 16)
#define HMATRIX2_MATRIX_SRTSR0_SRTOP4_SRTSR0_X(x)\
	(((x) & GENMASK(19, 16)) >> 16)

#define HMATRIX2_MATRIX_SRTSR0_SRTOP3_SRTSR0(x)  (((x) << 12) & GENMASK(15, 12))
#define HMATRIX2_MATRIX_SRTSR0_SRTOP3_SRTSR0_M   GENMASK(15, 12)
#define HMATRIX2_MATRIX_SRTSR0_SRTOP3_SRTSR0_X(x)\
	(((x) & GENMASK(15, 12)) >> 12)

#define HMATRIX2_MATRIX_SRTSR0_SRTOP2_SRTSR0(x)  (((x) << 8) & GENMASK(11, 8))
#define HMATRIX2_MATRIX_SRTSR0_SRTOP2_SRTSR0_M   GENMASK(11, 8)
#define HMATRIX2_MATRIX_SRTSR0_SRTOP2_SRTSR0_X(x) (((x) & GENMASK(11, 8)) >> 8)

#define HMATRIX2_MATRIX_SRTSR0_SRTOP1_SRTSR0(x)  (((x) << 4) & GENMASK(7, 4))
#define HMATRIX2_MATRIX_SRTSR0_SRTOP1_SRTSR0_M   GENMASK(7, 4)
#define HMATRIX2_MATRIX_SRTSR0_SRTOP1_SRTSR0_X(x) (((x) & GENMASK(7, 4)) >> 4)

#define HMATRIX2_MATRIX_SRTSR0_SRTOP0_SRTSR0(x)  ((x) & GENMASK(3, 0))
#define HMATRIX2_MATRIX_SRTSR0_SRTOP0_SRTSR0_M   GENMASK(3, 0)
#define HMATRIX2_MATRIX_SRTSR0_SRTOP0_SRTSR0_X(x) ((x) & GENMASK(3, 0))

/*      OTP:OTP_REGS:OTP_PWR_DN */
#define OTP_OTP_PWR_DN(t)         (t + 0x00)

#define OTP_OTP_PWR_DN_OTP_PWRDN_N(x)            ((x) & GENMASK(0, 0))
#define OTP_OTP_PWR_DN_OTP_PWRDN_N_M             GENMASK(0, 0)
#define OTP_OTP_PWR_DN_OTP_PWRDN_N_X(x)          ((x) & GENMASK(0, 0))

/*      OTP:OTP_REGS:OTP_ADDR_HI */
#define OTP_OTP_ADDR_HI(t)        (t + 0x04)

#define OTP_OTP_ADDR_HI_OTP_ADDR_15_11(x)        ((x) & GENMASK(4, 0))
#define OTP_OTP_ADDR_HI_OTP_ADDR_15_11_M         GENMASK(4, 0)
#define OTP_OTP_ADDR_HI_OTP_ADDR_15_11_X(x)      ((x) & GENMASK(4, 0))

/*      OTP:OTP_REGS:OTP_ADDR_LO */
#define OTP_OTP_ADDR_LO(t)        (t + 0x08)

#define OTP_OTP_ADDR_LO_OTP_ADDR_10_3(x)         ((x) & GENMASK(7, 0))
#define OTP_OTP_ADDR_LO_OTP_ADDR_10_3_M          GENMASK(7, 0)
#define OTP_OTP_ADDR_LO_OTP_ADDR_10_3_X(x)       ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_ADDR_BITS */
#define OTP_OTP_ADDR_BITS(t)      (t + 0x0c)

#define OTP_OTP_ADDR_BITS_OTP_ADDR_2_0(x)        ((x) & GENMASK(2, 0))
#define OTP_OTP_ADDR_BITS_OTP_ADDR_2_0_M         GENMASK(2, 0)
#define OTP_OTP_ADDR_BITS_OTP_ADDR_2_0_X(x)      ((x) & GENMASK(2, 0))

/*      OTP:OTP_REGS:OTP_PRGM_DATA */
#define OTP_OTP_PRGM_DATA(t)      (t + 0x10)

#define OTP_OTP_PRGM_DATA_OTP_WR_DATA(x)         ((x) & GENMASK(7, 0))
#define OTP_OTP_PRGM_DATA_OTP_WR_DATA_M          GENMASK(7, 0)
#define OTP_OTP_PRGM_DATA_OTP_WR_DATA_X(x)       ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_PRGM_MODE */
#define OTP_OTP_PRGM_MODE(t)      (t + 0x14)

#define OTP_OTP_PRGM_MODE_OTP_PGM_MODE_BYTE(x)   ((x) & GENMASK(0, 0))
#define OTP_OTP_PRGM_MODE_OTP_PGM_MODE_BYTE_M    GENMASK(0, 0)
#define OTP_OTP_PRGM_MODE_OTP_PGM_MODE_BYTE_X(x) ((x) & GENMASK(0, 0))

/*      OTP:OTP_REGS:OTP_RD_DATA */
#define OTP_OTP_RD_DATA(t)        (t + 0x18)

#define OTP_OTP_RD_DATA_OTP_RD_DATA_FLD(x)       ((x) & GENMASK(7, 0))
#define OTP_OTP_RD_DATA_OTP_RD_DATA_FLD_M        GENMASK(7, 0)
#define OTP_OTP_RD_DATA_OTP_RD_DATA_FLD_X(x)     ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_FUNC_CMD */
#define OTP_OTP_FUNC_CMD(t)       (t + 0x20)

#define OTP_OTP_FUNC_CMD_OTP_FW_SMART_PGM_INIT_ACCESS(x)\
	(((x) << 4) & GENMASK(4, 4))
#define OTP_OTP_FUNC_CMD_OTP_FW_SMART_PGM_INIT_ACCESS_M GENMASK(4, 4)
#define OTP_OTP_FUNC_CMD_OTP_FW_SMART_PGM_INIT_ACCESS_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define OTP_OTP_FUNC_CMD_OTP_FW_SMART_PGM_EN(x)  (((x) << 3) & GENMASK(3, 3))
#define OTP_OTP_FUNC_CMD_OTP_FW_SMART_PGM_EN_M   GENMASK(3, 3)
#define OTP_OTP_FUNC_CMD_OTP_FW_SMART_PGM_EN_X(x) (((x) & GENMASK(3, 3)) >> 3)

#define OTP_OTP_FUNC_CMD_OTP_RESET(x)            (((x) << 2) & GENMASK(2, 2))
#define OTP_OTP_FUNC_CMD_OTP_RESET_M             GENMASK(2, 2)
#define OTP_OTP_FUNC_CMD_OTP_RESET_X(x)          (((x) & GENMASK(2, 2)) >> 2)

#define OTP_OTP_FUNC_CMD_OTP_PROGRAM(x)          (((x) << 1) & GENMASK(1, 1))
#define OTP_OTP_FUNC_CMD_OTP_PROGRAM_M           GENMASK(1, 1)
#define OTP_OTP_FUNC_CMD_OTP_PROGRAM_X(x)        (((x) & GENMASK(1, 1)) >> 1)

#define OTP_OTP_FUNC_CMD_OTP_READ(x)             ((x) & GENMASK(0, 0))
#define OTP_OTP_FUNC_CMD_OTP_READ_M              GENMASK(0, 0)
#define OTP_OTP_FUNC_CMD_OTP_READ_X(x)           ((x) & GENMASK(0, 0))

/*      OTP:OTP_REGS:OTP_TEST_CMD */
#define OTP_OTP_TEST_CMD(t)       (t + 0x24)

#define OTP_OTP_TEST_CMD_OTP_TEST_DEC_SEL(x)     (((x) << 4) & GENMASK(4, 4))
#define OTP_OTP_TEST_CMD_OTP_TEST_DEC_SEL_M      GENMASK(4, 4)
#define OTP_OTP_TEST_CMD_OTP_TEST_DEC_SEL_X(x)   (((x) & GENMASK(4, 4)) >> 4)

#define OTP_OTP_TEST_CMD_OTP_WRTEST(x)           (((x) << 2) & GENMASK(2, 2))
#define OTP_OTP_TEST_CMD_OTP_WRTEST_M            GENMASK(2, 2)
#define OTP_OTP_TEST_CMD_OTP_WRTEST_X(x)         (((x) & GENMASK(2, 2)) >> 2)

#define OTP_OTP_TEST_CMD_OTP_TESTDEC(x)          (((x) << 1) & GENMASK(1, 1))
#define OTP_OTP_TEST_CMD_OTP_TESTDEC_M           GENMASK(1, 1)
#define OTP_OTP_TEST_CMD_OTP_TESTDEC_X(x)        (((x) & GENMASK(1, 1)) >> 1)

#define OTP_OTP_TEST_CMD_OTP_BLANKCHECK(x)       ((x) & GENMASK(0, 0))
#define OTP_OTP_TEST_CMD_OTP_BLANKCHECK_M        GENMASK(0, 0)
#define OTP_OTP_TEST_CMD_OTP_BLANKCHECK_X(x)     ((x) & GENMASK(0, 0))

/*      OTP:OTP_REGS:OTP_CMD_GO */
#define OTP_OTP_CMD_GO(t)         (t + 0x28)

#define OTP_OTP_CMD_GO_OTP_GO(x)                 ((x) & GENMASK(0, 0))
#define OTP_OTP_CMD_GO_OTP_GO_M                  GENMASK(0, 0)
#define OTP_OTP_CMD_GO_OTP_GO_X(x)               ((x) & GENMASK(0, 0))

/*      OTP:OTP_REGS:OTP_PASS_FAIL */
#define OTP_OTP_PASS_FAIL(t)      (t + 0x2c)

#define OTP_OTP_PASS_FAIL_OTP_READ_PROHIBITED(x) (((x) << 3) & GENMASK(3, 3))
#define OTP_OTP_PASS_FAIL_OTP_READ_PROHIBITED_M  GENMASK(3, 3)
#define OTP_OTP_PASS_FAIL_OTP_READ_PROHIBITED_X(x) (((x) & GENMASK(3, 3)) >> 3)

#define OTP_OTP_PASS_FAIL_OTP_WRITE_PROHIBITED(x) (((x) << 2) & GENMASK(2, 2))
#define OTP_OTP_PASS_FAIL_OTP_WRITE_PROHIBITED_M GENMASK(2, 2)
#define OTP_OTP_PASS_FAIL_OTP_WRITE_PROHIBITED_X(x) (((x) & GENMASK(2, 2)) >> 2)

#define OTP_OTP_PASS_FAIL_OTP_PASS(x)            (((x) << 1) & GENMASK(1, 1))
#define OTP_OTP_PASS_FAIL_OTP_PASS_M             GENMASK(1, 1)
#define OTP_OTP_PASS_FAIL_OTP_PASS_X(x)          (((x) & GENMASK(1, 1)) >> 1)

#define OTP_OTP_PASS_FAIL_OTP_FAIL(x)            ((x) & GENMASK(0, 0))
#define OTP_OTP_PASS_FAIL_OTP_FAIL_M             GENMASK(0, 0)
#define OTP_OTP_PASS_FAIL_OTP_FAIL_X(x)          ((x) & GENMASK(0, 0))

/*      OTP:OTP_REGS:OTP_STATUS */
#define OTP_OTP_STATUS(t)         (t + 0x30)

#define OTP_OTP_STATUS_OTP_WEB(x)                (((x) << 3) & GENMASK(3, 3))
#define OTP_OTP_STATUS_OTP_WEB_M                 GENMASK(3, 3)
#define OTP_OTP_STATUS_OTP_WEB_X(x)              (((x) & GENMASK(3, 3)) >> 3)

#define OTP_OTP_STATUS_OTP_PGMEN(x)              (((x) << 2) & GENMASK(2, 2))
#define OTP_OTP_STATUS_OTP_PGMEN_M               GENMASK(2, 2)
#define OTP_OTP_STATUS_OTP_PGMEN_X(x)            (((x) & GENMASK(2, 2)) >> 2)

#define OTP_OTP_STATUS_OTP_CPUMPEN(x)            (((x) << 1) & GENMASK(1, 1))
#define OTP_OTP_STATUS_OTP_CPUMPEN_M             GENMASK(1, 1)
#define OTP_OTP_STATUS_OTP_CPUMPEN_X(x)          (((x) & GENMASK(1, 1)) >> 1)

#define OTP_OTP_STATUS_OTP_BUSY(x)               ((x) & GENMASK(0, 0))
#define OTP_OTP_STATUS_OTP_BUSY_M                GENMASK(0, 0)
#define OTP_OTP_STATUS_OTP_BUSY_X(x)             ((x) & GENMASK(0, 0))

/*      OTP:OTP_REGS:OTP_MAX_PRG */
#define OTP_OTP_MAX_PRG(t)        (t + 0x34)

#define OTP_OTP_MAX_PRG_OTP_MAX_PROG(x)          ((x) & GENMASK(4, 0))
#define OTP_OTP_MAX_PRG_OTP_MAX_PROG_M           GENMASK(4, 0)
#define OTP_OTP_MAX_PRG_OTP_MAX_PROG_X(x)        ((x) & GENMASK(4, 0))

/*      OTP:OTP_REGS:OTP_INTR_STATUS */
#define OTP_OTP_INTR_STATUS(t)    (t + 0x40)

#define OTP_OTP_INTR_STATUS_OTP_READY_INTR_STATUS(x) ((x) & GENMASK(0, 0))
#define OTP_OTP_INTR_STATUS_OTP_READY_INTR_STATUS_M GENMASK(0, 0)
#define OTP_OTP_INTR_STATUS_OTP_READY_INTR_STATUS_X(x) ((x) & GENMASK(0, 0))

/*      OTP:OTP_REGS:OTP_INTR_MASK */
#define OTP_OTP_INTR_MASK(t)      (t + 0x44)

#define OTP_OTP_INTR_MASK_OTP_READY_INTR_MASK(x) ((x) & GENMASK(0, 0))
#define OTP_OTP_INTR_MASK_OTP_READY_INTR_MASK_M  GENMASK(0, 0)
#define OTP_OTP_INTR_MASK_OTP_READY_INTR_MASK_X(x) ((x) & GENMASK(0, 0))

/*      OTP:OTP_REGS:OTP_RSTB_PW_HI */
#define OTP_OTP_RSTB_PW_HI(t)     (t + 0x50)

#define OTP_OTP_RSTB_PW_HI_OTP_RSTW_15_8(x)      ((x) & GENMASK(7, 0))
#define OTP_OTP_RSTB_PW_HI_OTP_RSTW_15_8_M       GENMASK(7, 0)
#define OTP_OTP_RSTB_PW_HI_OTP_RSTW_15_8_X(x)    ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_RSTB_PW_LO */
#define OTP_OTP_RSTB_PW_LO(t)     (t + 0x54)

#define OTP_OTP_RSTB_PW_LO_OTP_RSTW_7_0(x)       ((x) & GENMASK(7, 0))
#define OTP_OTP_RSTB_PW_LO_OTP_RSTW_7_0_M        GENMASK(7, 0)
#define OTP_OTP_RSTB_PW_LO_OTP_RSTW_7_0_X(x)     ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_PGM_PW_HI */
#define OTP_OTP_PGM_PW_HI(t)      (t + 0x60)

#define OTP_OTP_PGM_PW_HI_OTP_PPW_HI(x)          ((x) & GENMASK(7, 0))
#define OTP_OTP_PGM_PW_HI_OTP_PPW_HI_M           GENMASK(7, 0)
#define OTP_OTP_PGM_PW_HI_OTP_PPW_HI_X(x)        ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_PGM_PW_LO */
#define OTP_OTP_PGM_PW_LO(t)      (t + 0x64)

#define OTP_OTP_PGM_PW_LO_OTP_PPW_LO(x)          ((x) & GENMASK(7, 0))
#define OTP_OTP_PGM_PW_LO_OTP_PPW_LO_M           GENMASK(7, 0)
#define OTP_OTP_PGM_PW_LO_OTP_PPW_LO_X(x)        ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_READ_PW_HI */
#define OTP_OTP_READ_PW_HI(t)     (t + 0x70)

#define OTP_OTP_READ_PW_HI_OTP_RPW_HI(x)         ((x) & GENMASK(7, 0))
#define OTP_OTP_READ_PW_HI_OTP_RPW_HI_M          GENMASK(7, 0)
#define OTP_OTP_READ_PW_HI_OTP_RPW_HI_X(x)       ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_READ_PW_LO */
#define OTP_OTP_READ_PW_LO(t)     (t + 0x74)

#define OTP_OTP_READ_PW_LO_OTP_RPW_LO(x)         ((x) & GENMASK(7, 0))
#define OTP_OTP_READ_PW_LO_OTP_RPW_LO_M          GENMASK(7, 0)
#define OTP_OTP_READ_PW_LO_OTP_RPW_LO_X(x)       ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TCRST_VAL */
#define OTP_OTP_TCRST_VAL(t)      (t + 0x80)

#define OTP_OTP_TCRST_VAL_OTP_TCRST(x)           ((x) & GENMASK(7, 0))
#define OTP_OTP_TCRST_VAL_OTP_TCRST_M            GENMASK(7, 0)
#define OTP_OTP_TCRST_VAL_OTP_TCRST_X(x)         ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TRSRD_VAL */
#define OTP_OTP_TRSRD_VAL(t)      (t + 0x84)

#define OTP_OTP_TRSRD_VAL_OTP_TRSRD(x)           ((x) & GENMASK(7, 0))
#define OTP_OTP_TRSRD_VAL_OTP_TRSRD_M            GENMASK(7, 0)
#define OTP_OTP_TRSRD_VAL_OTP_TRSRD_X(x)         ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TREADEN_VAL */
#define OTP_OTP_TREADEN_VAL(t)    (t + 0x88)

#define OTP_OTP_TREADEN_VAL_OTP_TREADEN(x)       ((x) & GENMASK(7, 0))
#define OTP_OTP_TREADEN_VAL_OTP_TREADEN_M        GENMASK(7, 0)
#define OTP_OTP_TREADEN_VAL_OTP_TREADEN_X(x)     ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TDLES_VAL */
#define OTP_OTP_TDLES_VAL(t)      (t + 0x8c)

#define OTP_OTP_TDLES_VAL_OTP_TDLES(x)           ((x) & GENMASK(7, 0))
#define OTP_OTP_TDLES_VAL_OTP_TDLES_M            GENMASK(7, 0)
#define OTP_OTP_TDLES_VAL_OTP_TDLES_X(x)         ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TWWL_VAL */
#define OTP_OTP_TWWL_VAL(t)       (t + 0x90)

#define OTP_OTP_TWWL_VAL_OTP_TWWL(x)             ((x) & GENMASK(7, 0))
#define OTP_OTP_TWWL_VAL_OTP_TWWL_M              GENMASK(7, 0)
#define OTP_OTP_TWWL_VAL_OTP_TWWL_X(x)           ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TDLEH_VAL */
#define OTP_OTP_TDLEH_VAL(t)      (t + 0x94)

#define OTP_OTP_TDLEH_VAL_OTP_TDLEH(x)           ((x) & GENMASK(7, 0))
#define OTP_OTP_TDLEH_VAL_OTP_TDLEH_M            GENMASK(7, 0)
#define OTP_OTP_TDLEH_VAL_OTP_TDLEH_X(x)         ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TWPED_VAL */
#define OTP_OTP_TWPED_VAL(t)      (t + 0x98)

#define OTP_OTP_TWPED_VAL_OTP_TWPED(x)           ((x) & GENMASK(7, 0))
#define OTP_OTP_TWPED_VAL_OTP_TWPED_M            GENMASK(7, 0)
#define OTP_OTP_TWPED_VAL_OTP_TWPED_X(x)         ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TPES_VAL */
#define OTP_OTP_TPES_VAL(t)       (t + 0x9c)

#define OTP_OTP_TPES_VAL_OTP_TPES(x)             ((x) & GENMASK(7, 0))
#define OTP_OTP_TPES_VAL_OTP_TPES_M              GENMASK(7, 0)
#define OTP_OTP_TPES_VAL_OTP_TPES_X(x)           ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TCPS_VAL */
#define OTP_OTP_TCPS_VAL(t)       (t + 0xa0)

#define OTP_OTP_TCPS_VAL_OTP_TCPS(x)             ((x) & GENMASK(7, 0))
#define OTP_OTP_TCPS_VAL_OTP_TCPS_M              GENMASK(7, 0)
#define OTP_OTP_TCPS_VAL_OTP_TCPS_X(x)           ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TCPH_VAL */
#define OTP_OTP_TCPH_VAL(t)       (t + 0xa4)

#define OTP_OTP_TCPH_VAL_OTP_TCPH(x)             ((x) & GENMASK(7, 0))
#define OTP_OTP_TCPH_VAL_OTP_TCPH_M              GENMASK(7, 0)
#define OTP_OTP_TCPH_VAL_OTP_TCPH_X(x)           ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TPGMVFY_VAL */
#define OTP_OTP_TPGMVFY_VAL(t)    (t + 0xa8)

#define OTP_OTP_TPGMVFY_VAL_OTP_TPGMVFY(x)       ((x) & GENMASK(7, 0))
#define OTP_OTP_TPGMVFY_VAL_OTP_TPGMVFY_M        GENMASK(7, 0)
#define OTP_OTP_TPGMVFY_VAL_OTP_TPGMVFY_X(x)     ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TPEH_VAL */
#define OTP_OTP_TPEH_VAL(t)       (t + 0xac)

#define OTP_OTP_TPEH_VAL_OTP_TPEH(x)             ((x) & GENMASK(7, 0))
#define OTP_OTP_TPEH_VAL_OTP_TPEH_M              GENMASK(7, 0)
#define OTP_OTP_TPEH_VAL_OTP_TPEH_X(x)           ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TPGRST_VAL */
#define OTP_OTP_TPGRST_VAL(t)     (t + 0xb0)

#define OTP_OTP_TPGRST_VAL_OTP_TPGRST(x)         ((x) & GENMASK(7, 0))
#define OTP_OTP_TPGRST_VAL_OTP_TPGRST_M          GENMASK(7, 0)
#define OTP_OTP_TPGRST_VAL_OTP_TPGRST_X(x)       ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TCLES_VAL */
#define OTP_OTP_TCLES_VAL(t)      (t + 0xb4)

#define OTP_OTP_TCLES_VAL_OTP_TCLES(x)           ((x) & GENMASK(7, 0))
#define OTP_OTP_TCLES_VAL_OTP_TCLES_M            GENMASK(7, 0)
#define OTP_OTP_TCLES_VAL_OTP_TCLES_X(x)         ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TCLEH_VAL */
#define OTP_OTP_TCLEH_VAL(t)      (t + 0xb8)

#define OTP_OTP_TCLEH_VAL_OTP_TCLEH(x)           ((x) & GENMASK(7, 0))
#define OTP_OTP_TCLEH_VAL_OTP_TCLEH_M            GENMASK(7, 0)
#define OTP_OTP_TCLEH_VAL_OTP_TCLEH_X(x)         ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TRDES_VAL */
#define OTP_OTP_TRDES_VAL(t)      (t + 0xbc)

#define OTP_OTP_TRDES_VAL_OTP_TRDES(x)           ((x) & GENMASK(7, 0))
#define OTP_OTP_TRDES_VAL_OTP_TRDES_M            GENMASK(7, 0)
#define OTP_OTP_TRDES_VAL_OTP_TRDES_X(x)         ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TBCAAC_VAL */
#define OTP_OTP_TBCAAC_VAL(t)     (t + 0xc0)

#define OTP_OTP_TBCAAC_VAL_OTP_TBCAAC(x)         ((x) & GENMASK(7, 0))
#define OTP_OTP_TBCAAC_VAL_OTP_TBCAAC_M          GENMASK(7, 0)
#define OTP_OTP_TBCAAC_VAL_OTP_TBCAAC_X(x)       ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TAAC_VAL */
#define OTP_OTP_TAAC_VAL(t)       (t + 0xc4)

#define OTP_OTP_TAAC_VAL_OTP_TAAC(x)             ((x) & GENMASK(7, 0))
#define OTP_OTP_TAAC_VAL_OTP_TAAC_M              GENMASK(7, 0)
#define OTP_OTP_TAAC_VAL_OTP_TAAC_X(x)           ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TACCT_VAL */
#define OTP_OTP_TACCT_VAL(t)      (t + 0xc8)

#define OTP_OTP_TACCT_VAL_OTP_TACCT(x)           ((x) & GENMASK(7, 0))
#define OTP_OTP_TACCT_VAL_OTP_TACCT_M            GENMASK(7, 0)
#define OTP_OTP_TACCT_VAL_OTP_TACCT_X(x)         ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TPWAD_VAL */
#define OTP_OTP_TPWAD_VAL(t)      (t + 0xcc)

#define OTP_OTP_TPWAD_VAL_OTP_TPWAD(x)           ((x) & GENMASK(7, 0))
#define OTP_OTP_TPWAD_VAL_OTP_TPWAD_M            GENMASK(7, 0)
#define OTP_OTP_TPWAD_VAL_OTP_TPWAD_X(x)         ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TWCAD_VAL_HI */
#define OTP_OTP_TWCAD_VAL_HI(t)   (t + 0xd0)

#define OTP_OTP_TWCAD_VAL_HI_OTP_TWCAD_15_8(x)   ((x) & GENMASK(7, 0))
#define OTP_OTP_TWCAD_VAL_HI_OTP_TWCAD_15_8_M    GENMASK(7, 0)
#define OTP_OTP_TWCAD_VAL_HI_OTP_TWCAD_15_8_X(x) ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TWCAD_VAL_LO */
#define OTP_OTP_TWCAD_VAL_LO(t)   (t + 0xd4)

#define OTP_OTP_TWCAD_VAL_LO_OTP_TWCAD_7_0(x)    ((x) & GENMASK(7, 0))
#define OTP_OTP_TWCAD_VAL_LO_OTP_TWCAD_7_0_M     GENMASK(7, 0)
#define OTP_OTP_TWCAD_VAL_LO_OTP_TWCAD_7_0_X(x)  ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TAS_VAL */
#define OTP_OTP_TAS_VAL(t)        (t + 0xd8)

#define OTP_OTP_TAS_VAL_OTP_TAS(x)               ((x) & GENMASK(7, 0))
#define OTP_OTP_TAS_VAL_OTP_TAS_M                GENMASK(7, 0)
#define OTP_OTP_TAS_VAL_OTP_TAS_X(x)             ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TDS_VAL */
#define OTP_OTP_TDS_VAL(t)        (t + 0xdc)

#define OTP_OTP_TDS_VAL_OTP_TDS(x)               ((x) & GENMASK(7, 0))
#define OTP_OTP_TDS_VAL_OTP_TDS_M                GENMASK(7, 0)
#define OTP_OTP_TDS_VAL_OTP_TDS_X(x)             ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TPVSR_VAL */
#define OTP_OTP_TPVSR_VAL(t)      (t + 0xe8)

#define OTP_OTP_TPVSR_VAL_OTP_TPVSR(x)           ((x) & GENMASK(7, 0))
#define OTP_OTP_TPVSR_VAL_OTP_TPVSR_M            GENMASK(7, 0)
#define OTP_OTP_TPVSR_VAL_OTP_TPVSR_X(x)         ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TVHR_VAL */
#define OTP_OTP_TVHR_VAL(t)       (t + 0xec)

#define OTP_OTP_TVHR_VAL_OTP_TPVHR(x)            ((x) & GENMASK(7, 0))
#define OTP_OTP_TVHR_VAL_OTP_TPVHR_M             GENMASK(7, 0)
#define OTP_OTP_TVHR_VAL_OTP_TPVHR_X(x)          ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TPGMAS_VAL */
#define OTP_OTP_TPGMAS_VAL(t)     (t + 0xf0)

#define OTP_OTP_TPGMAS_VAL_OTP_TPGMAS(x)         ((x) & GENMASK(7, 0))
#define OTP_OTP_TPGMAS_VAL_OTP_TPGMAS_M          GENMASK(7, 0)
#define OTP_OTP_TPGMAS_VAL_OTP_TPGMAS_X(x)       ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TCWDD_VAL */
#define OTP_OTP_TCWDD_VAL(t)      (t + 0xf4)

#define OTP_OTP_TCWDD_VAL_OTP_TCWDD(x)           ((x) & GENMASK(7, 0))
#define OTP_OTP_TCWDD_VAL_OTP_TCWDD_M            GENMASK(7, 0)
#define OTP_OTP_TCWDD_VAL_OTP_TCWDD_X(x)         ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TCPRD_VAL */
#define OTP_OTP_TCPRD_VAL(t)      (t + 0x100)

#define OTP_OTP_TCPRD_VAL_OTP_TCPRD(x)           ((x) & GENMASK(7, 0))
#define OTP_OTP_TCPRD_VAL_OTP_TCPRD_M            GENMASK(7, 0)
#define OTP_OTP_TCPRD_VAL_OTP_TCPRD_X(x)         ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_TRDCP_VAL */
#define OTP_OTP_TRDCP_VAL(t)      (t + 0x104)

#define OTP_OTP_TRDCP_VAL_OTP_TRDCP(x)           ((x) & GENMASK(7, 0))
#define OTP_OTP_TRDCP_VAL_OTP_TRDCP_M            GENMASK(7, 0)
#define OTP_OTP_TRDCP_VAL_OTP_TRDCP_X(x)         ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_NP1_VAL */
#define OTP_OTP_NP1_VAL(t)        (t + 0x114)

#define OTP_OTP_NP1_VAL_OTP_NP1(x)               ((x) & GENMASK(3, 0))
#define OTP_OTP_NP1_VAL_OTP_NP1_M                GENMASK(3, 0)
#define OTP_OTP_NP1_VAL_OTP_NP1_X(x)             ((x) & GENMASK(3, 0))

/*      OTP:OTP_REGS:OTP_NP2_VAL */
#define OTP_OTP_NP2_VAL(t)        (t + 0x118)

#define OTP_OTP_NP2_VAL_OTP_NP2(x)               ((x) & GENMASK(3, 0))
#define OTP_OTP_NP2_VAL_OTP_NP2_M                GENMASK(3, 0)
#define OTP_OTP_NP2_VAL_OTP_NP2_X(x)             ((x) & GENMASK(3, 0))

/*      OTP:OTP_REGS:OTP_READ_PROTECT */
#define OTP_OTP_READ_PROTECT(t)   (t + 0x200)

#define OTP_OTP_READ_PROTECT_OTP_READ_PROTECT_7_0(x) ((x) & GENMASK(7, 0))
#define OTP_OTP_READ_PROTECT_OTP_READ_PROTECT_7_0_M GENMASK(7, 0)
#define OTP_OTP_READ_PROTECT_OTP_READ_PROTECT_7_0_X(x) ((x) & GENMASK(7, 0))

/*      OTP:OTP_REGS:OTP_FPGA_PROM_CTL */
#define OTP_OTP_FPGA_PROM_CTL(t)  (t + 0x300)

#define OTP_OTP_FPGA_PROM_CTL_FPGA_OTP_PROM_BUSY(x) (((x) << 3) & GENMASK(3, 3))
#define OTP_OTP_FPGA_PROM_CTL_FPGA_OTP_PROM_BUSY_M GENMASK(3, 3)
#define OTP_OTP_FPGA_PROM_CTL_FPGA_OTP_PROM_BUSY_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define OTP_OTP_FPGA_PROM_CTL_FPGA_OTP_CLR_PROM(x) (((x) << 2) & GENMASK(2, 2))
#define OTP_OTP_FPGA_PROM_CTL_FPGA_OTP_CLR_PROM_M GENMASK(2, 2)
#define OTP_OTP_FPGA_PROM_CTL_FPGA_OTP_CLR_PROM_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define OTP_OTP_FPGA_PROM_CTL_FPGA_OTP_PROM_ERR_CTL(x) ((x) & GENMASK(1, 0))
#define OTP_OTP_FPGA_PROM_CTL_FPGA_OTP_PROM_ERR_CTL_M GENMASK(1, 0)
#define OTP_OTP_FPGA_PROM_CTL_FPGA_OTP_PROM_ERR_CTL_X(x) ((x) & GENMASK(1, 0))

/*      PCIE_CFG:PCIE:PCIE_CTRL */
#define PCIE_CFG_PCIE_CTRL(t)     (t + 0x00)

#define PCIE_CFG_PCIE_CTRL_POWERUP(x)            (((x) << 2) & GENMASK(2, 2))
#define PCIE_CFG_PCIE_CTRL_POWERUP_M             GENMASK(2, 2)
#define PCIE_CFG_PCIE_CTRL_POWERUP_X(x)          (((x) & GENMASK(2, 2)) >> 2)

#define PCIE_CFG_PCIE_CTRL_WAKEUP_ON_INTR_DIS(x) (((x) << 1) & GENMASK(1, 1))
#define PCIE_CFG_PCIE_CTRL_WAKEUP_ON_INTR_DIS_M  GENMASK(1, 1)
#define PCIE_CFG_PCIE_CTRL_WAKEUP_ON_INTR_DIS_X(x) (((x) & GENMASK(1, 1)) >> 1)

#define PCIE_CFG_PCIE_CTRL_WARM_RESET(x)         ((x) & GENMASK(0, 0))
#define PCIE_CFG_PCIE_CTRL_WARM_RESET_M          GENMASK(0, 0)
#define PCIE_CFG_PCIE_CTRL_WARM_RESET_X(x)       ((x) & GENMASK(0, 0))

/*      PCIE_CFG:PCIE:PCIE_CFG */
#define PCIE_CFG_PCIE_CFG(t)      (t + 0x04)

#define PCIE_CFG_PCIE_CFG_REQ_RETRY_ENA(x)       (((x) << 19) & GENMASK(19, 19))
#define PCIE_CFG_PCIE_CFG_REQ_RETRY_ENA_M        GENMASK(19, 19)
#define PCIE_CFG_PCIE_CFG_REQ_RETRY_ENA_X(x)     (((x) & GENMASK(19, 19)) >> 19)

#define PCIE_CFG_PCIE_CFG_SRIS_MODE(x)           (((x) << 18) & GENMASK(18, 18))
#define PCIE_CFG_PCIE_CFG_SRIS_MODE_M            GENMASK(18, 18)
#define PCIE_CFG_PCIE_CFG_SRIS_MODE_X(x)         (((x) & GENMASK(18, 18)) >> 18)

#define PCIE_CFG_PCIE_CFG_LTSSM_ENA(x)           (((x) << 17) & GENMASK(17, 17))
#define PCIE_CFG_PCIE_CFG_LTSSM_ENA_M            GENMASK(17, 17)
#define PCIE_CFG_PCIE_CFG_LTSSM_ENA_X(x)         (((x) & GENMASK(17, 17)) >> 17)

#define PCIE_CFG_PCIE_CFG_DBI_RO_WR_DIS(x)       (((x) << 16) & GENMASK(16, 16))
#define PCIE_CFG_PCIE_CFG_DBI_RO_WR_DIS_M        GENMASK(16, 16)
#define PCIE_CFG_PCIE_CFG_DBI_RO_WR_DIS_X(x)     (((x) & GENMASK(16, 16)) >> 16)

#define PCIE_CFG_PCIE_CFG_HOLD_PHY_RST(x)        (((x) << 15) & GENMASK(15, 15))
#define PCIE_CFG_PCIE_CFG_HOLD_PHY_RST_M         GENMASK(15, 15)
#define PCIE_CFG_PCIE_CFG_HOLD_PHY_RST_X(x)      (((x) & GENMASK(15, 15)) >> 15)

#define PCIE_CFG_PCIE_CFG_MEM_RING_CORE_ENA(x)   (((x) << 14) & GENMASK(14, 14))
#define PCIE_CFG_PCIE_CFG_MEM_RING_CORE_ENA_M    GENMASK(14, 14)
#define PCIE_CFG_PCIE_CFG_MEM_RING_CORE_ENA_X(x) (((x) & GENMASK(14, 14)) >> 14)

#define PCIE_CFG_PCIE_CFG_MSTR_XFER_PENDING(x)   (((x) << 13) & GENMASK(13, 13))
#define PCIE_CFG_PCIE_CFG_MSTR_XFER_PENDING_M    GENMASK(13, 13)
#define PCIE_CFG_PCIE_CFG_MSTR_XFER_PENDING_X(x) (((x) & GENMASK(13, 13)) >> 13)

#define PCIE_CFG_PCIE_CFG_WAKE_DIS(x)            (((x) << 12) & GENMASK(12, 12))
#define PCIE_CFG_PCIE_CFG_WAKE_DIS_M             GENMASK(12, 12)
#define PCIE_CFG_PCIE_CFG_WAKE_DIS_X(x)          (((x) & GENMASK(12, 12)) >> 12)

#define PCIE_CFG_PCIE_CFG_WAKE_POL(x)            (((x) << 11) & GENMASK(11, 11))
#define PCIE_CFG_PCIE_CFG_WAKE_POL_M             GENMASK(11, 11)
#define PCIE_CFG_PCIE_CFG_WAKE_POL_X(x)          (((x) & GENMASK(11, 11)) >> 11)

#define PCIE_CFG_PCIE_CFG_WAKE_OE(x)             (((x) << 10) & GENMASK(10, 10))
#define PCIE_CFG_PCIE_CFG_WAKE_OE_M              GENMASK(10, 10)
#define PCIE_CFG_PCIE_CFG_WAKE_OE_X(x)           (((x) & GENMASK(10, 10)) >> 10)

#define PCIE_CFG_PCIE_CFG_DBI_ADDR_31_22(x)      ((x) & GENMASK(9, 0))
#define PCIE_CFG_PCIE_CFG_DBI_ADDR_31_22_M       GENMASK(9, 0)
#define PCIE_CFG_PCIE_CFG_DBI_ADDR_31_22_X(x)    ((x) & GENMASK(9, 0))

/*      PCIE_CFG:PCIE:PCIE_STAT */
#define PCIE_CFG_PCIE_STAT(t)     (t + 0x08)

#define PCIE_CFG_PCIE_STAT_LTSSM_STATE(x)        (((x) << 6) & GENMASK(11, 6))
#define PCIE_CFG_PCIE_STAT_LTSSM_STATE_M         GENMASK(11, 6)
#define PCIE_CFG_PCIE_STAT_LTSSM_STATE_X(x)      (((x) & GENMASK(11, 6)) >> 6)

#define PCIE_CFG_PCIE_STAT_LINK_STATE(x)         (((x) << 3) & GENMASK(5, 3))
#define PCIE_CFG_PCIE_STAT_LINK_STATE_M          GENMASK(5, 3)
#define PCIE_CFG_PCIE_STAT_LINK_STATE_X(x)       (((x) & GENMASK(5, 3)) >> 3)

#define PCIE_CFG_PCIE_STAT_PM_STATE(x)           ((x) & GENMASK(2, 0))
#define PCIE_CFG_PCIE_STAT_PM_STATE_M            GENMASK(2, 0)
#define PCIE_CFG_PCIE_STAT_PM_STATE_X(x)         ((x) & GENMASK(2, 0))

/*      PCIE_CFG:PCIE:PCIE_DBG_STAT */
#define PCIE_CFG_PCIE_DBG_STAT(t) (t + 0x0c)

#define PCIE_CFG_PCIE_DBG_STAT_PM_L2_EXIT(x)     (((x) << 2) & GENMASK(2, 2))
#define PCIE_CFG_PCIE_DBG_STAT_PM_L2_EXIT_M      GENMASK(2, 2)
#define PCIE_CFG_PCIE_DBG_STAT_PM_L2_EXIT_X(x)   (((x) & GENMASK(2, 2)) >> 2)

#define PCIE_CFG_PCIE_DBG_STAT_DATA_LINK_LAYER_UP(x)\
	(((x) << 1) & GENMASK(1, 1))
#define PCIE_CFG_PCIE_DBG_STAT_DATA_LINK_LAYER_UP_M GENMASK(1, 1)
#define PCIE_CFG_PCIE_DBG_STAT_DATA_LINK_LAYER_UP_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define PCIE_CFG_PCIE_DBG_STAT_PHY_LAYER_UP(x)   ((x) & GENMASK(0, 0))
#define PCIE_CFG_PCIE_DBG_STAT_PHY_LAYER_UP_M    GENMASK(0, 0)
#define PCIE_CFG_PCIE_DBG_STAT_PHY_LAYER_UP_X(x) ((x) & GENMASK(0, 0))

/*      PCIE_CFG:PCIE:PCIEMST_REPLY_INFO */
#define PCIE_CFG_PCIEMST_REPLY_INFO(t) (t + 0x10)

#define PCIE_CFG_PCIEMST_REPLY_INFO_MST_REPLY_INFO(x) ((x) & GENMASK(4, 0))
#define PCIE_CFG_PCIEMST_REPLY_INFO_MST_REPLY_INFO_M GENMASK(4, 0)
#define PCIE_CFG_PCIEMST_REPLY_INFO_MST_REPLY_INFO_X(x) ((x) & GENMASK(4, 0))

/*      PCIE_CFG:PCIE:PCIESLV_IATU_BYPASS */
#define PCIE_CFG_PCIESLV_IATU_BYPASS(t) (t + 0x14)

#define PCIE_CFG_PCIESLV_IATU_BYPASS_WR_REQ_BYPASS_ENA(x)\
	(((x) << 1) & GENMASK(1, 1))
#define PCIE_CFG_PCIESLV_IATU_BYPASS_WR_REQ_BYPASS_ENA_M GENMASK(1, 1)
#define PCIE_CFG_PCIESLV_IATU_BYPASS_WR_REQ_BYPASS_ENA_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define PCIE_CFG_PCIESLV_IATU_BYPASS_RD_REQ_BYPASS_ENA(x) ((x) & GENMASK(0, 0))
#define PCIE_CFG_PCIESLV_IATU_BYPASS_RD_REQ_BYPASS_ENA_M GENMASK(0, 0)
#define PCIE_CFG_PCIESLV_IATU_BYPASS_RD_REQ_BYPASS_ENA_X(x)\
	((x) & GENMASK(0, 0))

/*      PCIE_CFG:PCIE:PCIESLV_ATTR */
#define PCIE_CFG_PCIESLV_ATTR(t)  (t + 0x18)

#define PCIE_CFG_PCIESLV_ATTR_RESERVED2(x)       (((x) << 21) & GENMASK(21, 21))
#define PCIE_CFG_PCIESLV_ATTR_RESERVED2_M        GENMASK(21, 21)
#define PCIE_CFG_PCIESLV_ATTR_RESERVED2_X(x)     (((x) & GENMASK(21, 21)) >> 21)

#define PCIE_CFG_PCIESLV_ATTR_TLP_MSG_CODE(x)    (((x) << 13) & GENMASK(20, 13))
#define PCIE_CFG_PCIESLV_ATTR_TLP_MSG_CODE_M     GENMASK(20, 13)
#define PCIE_CFG_PCIESLV_ATTR_TLP_MSG_CODE_X(x)  (((x) & GENMASK(20, 13)) >> 13)

#define PCIE_CFG_PCIESLV_ATTR_TLP_TC(x)          (((x) << 10) & GENMASK(12, 10))
#define PCIE_CFG_PCIESLV_ATTR_TLP_TC_M           GENMASK(12, 10)
#define PCIE_CFG_PCIESLV_ATTR_TLP_TC_X(x)        (((x) & GENMASK(12, 10)) >> 10)

#define PCIE_CFG_PCIESLV_ATTR_TLP_ATTR(x)        (((x) << 8) & GENMASK(9, 8))
#define PCIE_CFG_PCIESLV_ATTR_TLP_ATTR_M         GENMASK(9, 8)
#define PCIE_CFG_PCIESLV_ATTR_TLP_ATTR_X(x)      (((x) & GENMASK(9, 8)) >> 8)

#define PCIE_CFG_PCIESLV_ATTR_RESERVED1(x)       (((x) << 7) & GENMASK(7, 7))
#define PCIE_CFG_PCIESLV_ATTR_RESERVED1_M        GENMASK(7, 7)
#define PCIE_CFG_PCIESLV_ATTR_RESERVED1_X(x)     (((x) & GENMASK(7, 7)) >> 7)

#define PCIE_CFG_PCIESLV_ATTR_TLP_EP(x)          (((x) << 6) & GENMASK(6, 6))
#define PCIE_CFG_PCIESLV_ATTR_TLP_EP_M           GENMASK(6, 6)
#define PCIE_CFG_PCIESLV_ATTR_TLP_EP_X(x)        (((x) & GENMASK(6, 6)) >> 6)

#define PCIE_CFG_PCIESLV_ATTR_RESERVED0(x)       (((x) << 5) & GENMASK(5, 5))
#define PCIE_CFG_PCIESLV_ATTR_RESERVED0_M        GENMASK(5, 5)
#define PCIE_CFG_PCIESLV_ATTR_RESERVED0_X(x)     (((x) & GENMASK(5, 5)) >> 5)

#define PCIE_CFG_PCIESLV_ATTR_TLP_TYPE(x)        ((x) & GENMASK(4, 0))
#define PCIE_CFG_PCIESLV_ATTR_TLP_TYPE_M         GENMASK(4, 0)
#define PCIE_CFG_PCIESLV_ATTR_TLP_TYPE_X(x)      ((x) & GENMASK(4, 0))

/*      PCIE_CFG:PCIE:PCIESLV_MSG_3DW */
#define PCIE_CFG_PCIESLV_MSG_3DW(t) (t + 0x1c)

/*      PCIE_CFG:PCIE:PCIESLV_MSG_4DW */
#define PCIE_CFG_PCIESLV_MSG_4DW(t) (t + 0x20)

/*      PCIE_CFG:MESSAGES:PCIE_MSG_STICKY */
#define PCIE_CFG_PCIE_MSG_STICKY(t) (t + 0x24)

#define PCIE_CFG_PCIE_MSG_STICKY_UNLOCK_MSG_STICKY(x)\
	(((x) << 8) & GENMASK(8, 8))
#define PCIE_CFG_PCIE_MSG_STICKY_UNLOCK_MSG_STICKY_M GENMASK(8, 8)
#define PCIE_CFG_PCIE_MSG_STICKY_UNLOCK_MSG_STICKY_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define PCIE_CFG_PCIE_MSG_STICKY_PM_TURNOFF_MSG_STICKY(x)\
	(((x) << 7) & GENMASK(7, 7))
#define PCIE_CFG_PCIE_MSG_STICKY_PM_TURNOFF_MSG_STICKY_M GENMASK(7, 7)
#define PCIE_CFG_PCIE_MSG_STICKY_PM_TURNOFF_MSG_STICKY_X(x)\
	(((x) & GENMASK(7, 7)) >> 7)

#define PCIE_CFG_PCIE_MSG_STICKY_VENDOR_MSG_STICKY(x)\
	(((x) << 6) & GENMASK(6, 6))
#define PCIE_CFG_PCIE_MSG_STICKY_VENDOR_MSG_STICKY_M GENMASK(6, 6)
#define PCIE_CFG_PCIE_MSG_STICKY_VENDOR_MSG_STICKY_X(x)\
	(((x) & GENMASK(6, 6)) >> 6)

#define PCIE_CFG_PCIE_MSG_STICKY_ATU_CBUF_ERR_STICKY(x) ((x) & GENMASK(5, 0))
#define PCIE_CFG_PCIE_MSG_STICKY_ATU_CBUF_ERR_STICKY_M GENMASK(5, 0)
#define PCIE_CFG_PCIE_MSG_STICKY_ATU_CBUF_ERR_STICKY_X(x) ((x) & GENMASK(5, 0))

/*      PCIE_CFG:MESSAGES:PCIE_MSG_PAYLOAD_LOW */
#define PCIE_CFG_PCIE_MSG_PAYLOAD_LOW(t) (t + 0x28)

/*      PCIE_CFG:MESSAGES:PCIE_MSG_PAYLOAD_HIGH */
#define PCIE_CFG_PCIE_MSG_PAYLOAD_HIGH(t) (t + 0x2c)

/*      PCIE_CFG:MESSAGES:PCIE_MSG_HDR_INFO_0 */
#define PCIE_CFG_PCIE_MSG_HDR_INFO_0(t) (t + 0x30)

#define PCIE_CFG_PCIE_MSG_HDR_INFO_0_UNLOCK_MSG_REQ_ID(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_CFG_PCIE_MSG_HDR_INFO_0_UNLOCK_MSG_REQ_ID_M GENMASK(31, 16)
#define PCIE_CFG_PCIE_MSG_HDR_INFO_0_UNLOCK_MSG_REQ_ID_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_CFG_PCIE_MSG_HDR_INFO_0_VDM_MSG_REQ_ID(x) ((x) & GENMASK(15, 0))
#define PCIE_CFG_PCIE_MSG_HDR_INFO_0_VDM_MSG_REQ_ID_M GENMASK(15, 0)
#define PCIE_CFG_PCIE_MSG_HDR_INFO_0_VDM_MSG_REQ_ID_X(x) ((x) & GENMASK(15, 0))

/*      PCIE_CFG:MESSAGES:PCIE_MSG_HDR_INFO_1 */
#define PCIE_CFG_PCIE_MSG_HDR_INFO_1(t) (t + 0x34)

#define PCIE_CFG_PCIE_MSG_HDR_INFO_1_TURNOFF_MSG_REQ_ID(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_CFG_PCIE_MSG_HDR_INFO_1_TURNOFF_MSG_REQ_ID_M GENMASK(31, 16)
#define PCIE_CFG_PCIE_MSG_HDR_INFO_1_TURNOFF_MSG_REQ_ID_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_CFG_PCIE_MSG_HDR_INFO_1_ATU_CBUF_ERR_REQ_ID(x)\
	((x) & GENMASK(15, 0))
#define PCIE_CFG_PCIE_MSG_HDR_INFO_1_ATU_CBUF_ERR_REQ_ID_M GENMASK(15, 0)
#define PCIE_CFG_PCIE_MSG_HDR_INFO_1_ATU_CBUF_ERR_REQ_ID_X(x)\
	((x) & GENMASK(15, 0))

/*      PCIE_CFG:INTR:PCIE_INTR */
#define PCIE_CFG_PCIE_INTR(t)     (t + 0x38)

#define PCIE_CFG_PCIE_INTR_INTR_EARLY_LINK_DOWN(x) (((x) << 4) & GENMASK(4, 4))
#define PCIE_CFG_PCIE_INTR_INTR_EARLY_LINK_DOWN_M GENMASK(4, 4)
#define PCIE_CFG_PCIE_INTR_INTR_EARLY_LINK_DOWN_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define PCIE_CFG_PCIE_INTR_INTR_LTSSM_STATE(x)   (((x) << 3) & GENMASK(3, 3))
#define PCIE_CFG_PCIE_INTR_INTR_LTSSM_STATE_M    GENMASK(3, 3)
#define PCIE_CFG_PCIE_INTR_INTR_LTSSM_STATE_X(x) (((x) & GENMASK(3, 3)) >> 3)

#define PCIE_CFG_PCIE_INTR_INTR_LINK_STATE(x)    (((x) << 2) & GENMASK(2, 2))
#define PCIE_CFG_PCIE_INTR_INTR_LINK_STATE_M     GENMASK(2, 2)
#define PCIE_CFG_PCIE_INTR_INTR_LINK_STATE_X(x)  (((x) & GENMASK(2, 2)) >> 2)

#define PCIE_CFG_PCIE_INTR_INTR_PM_STATE(x)      (((x) << 1) & GENMASK(1, 1))
#define PCIE_CFG_PCIE_INTR_INTR_PM_STATE_M       GENMASK(1, 1)
#define PCIE_CFG_PCIE_INTR_INTR_PM_STATE_X(x)    (((x) & GENMASK(1, 1)) >> 1)

#define PCIE_CFG_PCIE_INTR_INTR_LINK_REQ_RST_NOT(x) ((x) & GENMASK(0, 0))
#define PCIE_CFG_PCIE_INTR_INTR_LINK_REQ_RST_NOT_M GENMASK(0, 0)
#define PCIE_CFG_PCIE_INTR_INTR_LINK_REQ_RST_NOT_X(x) ((x) & GENMASK(0, 0))

/*      PCIE_CFG:INTR:PCIE_INTR_ENA */
#define PCIE_CFG_PCIE_INTR_ENA(t) (t + 0x3c)

#define PCIE_CFG_PCIE_INTR_ENA_INTR_EARLY_LINK_DOWN_ENA(x)\
	(((x) << 4) & GENMASK(4, 4))
#define PCIE_CFG_PCIE_INTR_ENA_INTR_EARLY_LINK_DOWN_ENA_M GENMASK(4, 4)
#define PCIE_CFG_PCIE_INTR_ENA_INTR_EARLY_LINK_DOWN_ENA_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define PCIE_CFG_PCIE_INTR_ENA_INTR_LTSSM_STATE_ENA(x)\
	(((x) << 3) & GENMASK(3, 3))
#define PCIE_CFG_PCIE_INTR_ENA_INTR_LTSSM_STATE_ENA_M GENMASK(3, 3)
#define PCIE_CFG_PCIE_INTR_ENA_INTR_LTSSM_STATE_ENA_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define PCIE_CFG_PCIE_INTR_ENA_INTR_LINK_STATE_ENA(x)\
	(((x) << 2) & GENMASK(2, 2))
#define PCIE_CFG_PCIE_INTR_ENA_INTR_LINK_STATE_ENA_M GENMASK(2, 2)
#define PCIE_CFG_PCIE_INTR_ENA_INTR_LINK_STATE_ENA_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define PCIE_CFG_PCIE_INTR_ENA_INTR_PM_STATE_ENA(x) (((x) << 1) & GENMASK(1, 1))
#define PCIE_CFG_PCIE_INTR_ENA_INTR_PM_STATE_ENA_M GENMASK(1, 1)
#define PCIE_CFG_PCIE_INTR_ENA_INTR_PM_STATE_ENA_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define PCIE_CFG_PCIE_INTR_ENA_INTR_LINK_REQ_RST_NOT_ENA(x)\
	((x) & GENMASK(0, 0))
#define PCIE_CFG_PCIE_INTR_ENA_INTR_LINK_REQ_RST_NOT_ENA_M GENMASK(0, 0)
#define PCIE_CFG_PCIE_INTR_ENA_INTR_LINK_REQ_RST_NOT_ENA_X(x)\
	((x) & GENMASK(0, 0))

/*      PCIE_CFG:INTR:PCIE_INTR_IDENT */
#define PCIE_CFG_PCIE_INTR_IDENT(t) (t + 0x40)

#define PCIE_CFG_PCIE_INTR_IDENT_INTR_EARLY_LINK_DOWN_IDENT(x)\
	(((x) << 4) & GENMASK(4, 4))
#define PCIE_CFG_PCIE_INTR_IDENT_INTR_EARLY_LINK_DOWN_IDENT_M GENMASK(4, 4)
#define PCIE_CFG_PCIE_INTR_IDENT_INTR_EARLY_LINK_DOWN_IDENT_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define PCIE_CFG_PCIE_INTR_IDENT_INTR_LTSSM_STATE_IDENT(x)\
	(((x) << 3) & GENMASK(3, 3))
#define PCIE_CFG_PCIE_INTR_IDENT_INTR_LTSSM_STATE_IDENT_M GENMASK(3, 3)
#define PCIE_CFG_PCIE_INTR_IDENT_INTR_LTSSM_STATE_IDENT_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define PCIE_CFG_PCIE_INTR_IDENT_INTR_LINK_STATE_IDENT(x)\
	(((x) << 2) & GENMASK(2, 2))
#define PCIE_CFG_PCIE_INTR_IDENT_INTR_LINK_STATE_IDENT_M GENMASK(2, 2)
#define PCIE_CFG_PCIE_INTR_IDENT_INTR_LINK_STATE_IDENT_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define PCIE_CFG_PCIE_INTR_IDENT_INTR_PM_STATE_IDENT(x)\
	(((x) << 1) & GENMASK(1, 1))
#define PCIE_CFG_PCIE_INTR_IDENT_INTR_PM_STATE_IDENT_M GENMASK(1, 1)
#define PCIE_CFG_PCIE_INTR_IDENT_INTR_PM_STATE_IDENT_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define PCIE_CFG_PCIE_INTR_IDENT_INTR_LINK_REQ_RST_NOT_IDENT(x)\
	((x) & GENMASK(0, 0))
#define PCIE_CFG_PCIE_INTR_IDENT_INTR_LINK_REQ_RST_NOT_IDENT_M GENMASK(0, 0)
#define PCIE_CFG_PCIE_INTR_IDENT_INTR_LINK_REQ_RST_NOT_IDENT_X(x)\
	((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_TYPE0_HDR:DEVICE_ID_VENDOR_ID_REG */
#define PCIE_DBI_DEVICE_ID_VENDOR_ID_REG(t) (t + 0x00)

#define PCIE_DBI_DEVICE_ID_VENDOR_ID_REG_PCI_TYPE0_DEVICE_ID(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_DEVICE_ID_VENDOR_ID_REG_PCI_TYPE0_DEVICE_ID_M GENMASK(31, 16)
#define PCIE_DBI_DEVICE_ID_VENDOR_ID_REG_PCI_TYPE0_DEVICE_ID_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_DEVICE_ID_VENDOR_ID_REG_PCI_TYPE0_VENDOR_ID(x)\
	((x) & GENMASK(15, 0))
#define PCIE_DBI_DEVICE_ID_VENDOR_ID_REG_PCI_TYPE0_VENDOR_ID_M GENMASK(15, 0)
#define PCIE_DBI_DEVICE_ID_VENDOR_ID_REG_PCI_TYPE0_VENDOR_ID_X(x)\
	((x) & GENMASK(15, 0))

/*      PCIE_DBI:PF0_TYPE0_HDR:STATUS_COMMAND_REG */
#define PCIE_DBI_STATUS_COMMAND_REG(t) (t + 0x04)

#define PCIE_DBI_STATUS_COMMAND_REG_DETECTED_PARITY_ERR(x)\
	(((x) << 31) & GENMASK(31, 31))
#define PCIE_DBI_STATUS_COMMAND_REG_DETECTED_PARITY_ERR_M GENMASK(31, 31)
#define PCIE_DBI_STATUS_COMMAND_REG_DETECTED_PARITY_ERR_X(x)\
	(((x) & GENMASK(31, 31)) >> 31)

#define PCIE_DBI_STATUS_COMMAND_REG_SIGNALED_SYS_ERR(x)\
	(((x) << 30) & GENMASK(30, 30))
#define PCIE_DBI_STATUS_COMMAND_REG_SIGNALED_SYS_ERR_M GENMASK(30, 30)
#define PCIE_DBI_STATUS_COMMAND_REG_SIGNALED_SYS_ERR_X(x)\
	(((x) & GENMASK(30, 30)) >> 30)

#define PCIE_DBI_STATUS_COMMAND_REG_RCVD_MASTER_ABORT(x)\
	(((x) << 29) & GENMASK(29, 29))
#define PCIE_DBI_STATUS_COMMAND_REG_RCVD_MASTER_ABORT_M GENMASK(29, 29)
#define PCIE_DBI_STATUS_COMMAND_REG_RCVD_MASTER_ABORT_X(x)\
	(((x) & GENMASK(29, 29)) >> 29)

#define PCIE_DBI_STATUS_COMMAND_REG_RCVD_TARGET_ABORT(x)\
	(((x) << 28) & GENMASK(28, 28))
#define PCIE_DBI_STATUS_COMMAND_REG_RCVD_TARGET_ABORT_M GENMASK(28, 28)
#define PCIE_DBI_STATUS_COMMAND_REG_RCVD_TARGET_ABORT_X(x)\
	(((x) & GENMASK(28, 28)) >> 28)

#define PCIE_DBI_STATUS_COMMAND_REG_SIGNALED_TARGET_ABORT(x)\
	(((x) << 27) & GENMASK(27, 27))
#define PCIE_DBI_STATUS_COMMAND_REG_SIGNALED_TARGET_ABORT_M GENMASK(27, 27)
#define PCIE_DBI_STATUS_COMMAND_REG_SIGNALED_TARGET_ABORT_X(x)\
	(((x) & GENMASK(27, 27)) >> 27)

#define PCIE_DBI_STATUS_COMMAND_REG_DEV_SEL_TIMING(x)\
	(((x) << 25) & GENMASK(26, 25))
#define PCIE_DBI_STATUS_COMMAND_REG_DEV_SEL_TIMING_M GENMASK(26, 25)
#define PCIE_DBI_STATUS_COMMAND_REG_DEV_SEL_TIMING_X(x)\
	(((x) & GENMASK(26, 25)) >> 25)

#define PCIE_DBI_STATUS_COMMAND_REG_MASTER_DPE(x)\
	(((x) << 24) & GENMASK(24, 24))
#define PCIE_DBI_STATUS_COMMAND_REG_MASTER_DPE_M GENMASK(24, 24)
#define PCIE_DBI_STATUS_COMMAND_REG_MASTER_DPE_X(x)\
	(((x) & GENMASK(24, 24)) >> 24)

#define PCIE_DBI_STATUS_COMMAND_REG_FAST_B2B_CAP(x)\
	(((x) << 23) & GENMASK(23, 23))
#define PCIE_DBI_STATUS_COMMAND_REG_FAST_B2B_CAP_M GENMASK(23, 23)
#define PCIE_DBI_STATUS_COMMAND_REG_FAST_B2B_CAP_X(x)\
	(((x) & GENMASK(23, 23)) >> 23)

#define PCIE_DBI_STATUS_COMMAND_REG_FAST_66MHZ_CAP(x)\
	(((x) << 21) & GENMASK(21, 21))
#define PCIE_DBI_STATUS_COMMAND_REG_FAST_66MHZ_CAP_M GENMASK(21, 21)
#define PCIE_DBI_STATUS_COMMAND_REG_FAST_66MHZ_CAP_X(x)\
	(((x) & GENMASK(21, 21)) >> 21)

#define PCIE_DBI_STATUS_COMMAND_REG_CAP_LIST(x)  (((x) << 20) & GENMASK(20, 20))
#define PCIE_DBI_STATUS_COMMAND_REG_CAP_LIST_M   GENMASK(20, 20)
#define PCIE_DBI_STATUS_COMMAND_REG_CAP_LIST_X(x)\
	(((x) & GENMASK(20, 20)) >> 20)

#define PCIE_DBI_STATUS_COMMAND_REG_INT_STATUS(x)\
	(((x) << 19) & GENMASK(19, 19))
#define PCIE_DBI_STATUS_COMMAND_REG_INT_STATUS_M GENMASK(19, 19)
#define PCIE_DBI_STATUS_COMMAND_REG_INT_STATUS_X(x)\
	(((x) & GENMASK(19, 19)) >> 19)

#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE_RESERV(x)\
	(((x) << 11) & GENMASK(15, 11))
#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE_RESERV_M GENMASK(15, 11)
#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE_RESERV_X(x)\
	(((x) & GENMASK(15, 11)) >> 11)

#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE0_INT_EN(x)\
	(((x) << 10) & GENMASK(10, 10))
#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE0_INT_EN_M GENMASK(10, 10)
#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE0_INT_EN_X(x)\
	(((x) & GENMASK(10, 10)) >> 10)

#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE0_SERREN(x)\
	(((x) << 8) & GENMASK(8, 8))
#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE0_SERREN_M GENMASK(8, 8)
#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE0_SERREN_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE_IDSEL_STEPPING(x)\
	(((x) << 7) & GENMASK(7, 7))
#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE_IDSEL_STEPPING_M GENMASK(7, 7)
#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE_IDSEL_STEPPING_X(x)\
	(((x) & GENMASK(7, 7)) >> 7)

#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE0_PARITY_ERR_EN(x)\
	(((x) << 6) & GENMASK(6, 6))
#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE0_PARITY_ERR_EN_M GENMASK(6, 6)
#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE0_PARITY_ERR_EN_X(x)\
	(((x) & GENMASK(6, 6)) >> 6)

#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE_VGA_PALETTE_SNOOP(x)\
	(((x) << 5) & GENMASK(5, 5))
#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE_VGA_PALETTE_SNOOP_M GENMASK(5, 5)
#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE_VGA_PALETTE_SNOOP_X(x)\
	(((x) & GENMASK(5, 5)) >> 5)

#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE_MWI_ENABLE(x)\
	(((x) << 4) & GENMASK(4, 4))
#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE_MWI_ENABLE_M GENMASK(4, 4)
#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE_MWI_ENABLE_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE0_SPECIAL_CYCLE_OPERATION(x)\
	(((x) << 3) & GENMASK(3, 3))
#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE0_SPECIAL_CYCLE_OPERATION_M\
	GENMASK(3, 3)
#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE0_SPECIAL_CYCLE_OPERATION_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE0_BUS_MASTER_EN(x)\
	(((x) << 2) & GENMASK(2, 2))
#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE0_BUS_MASTER_EN_M GENMASK(2, 2)
#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE0_BUS_MASTER_EN_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE0_MEM_SPACE_EN(x)\
	(((x) << 1) & GENMASK(1, 1))
#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE0_MEM_SPACE_EN_M GENMASK(1, 1)
#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE0_MEM_SPACE_EN_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE0_IO_EN(x) ((x) & GENMASK(0, 0))
#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE0_IO_EN_M GENMASK(0, 0)
#define PCIE_DBI_STATUS_COMMAND_REG_PCI_TYPE0_IO_EN_X(x) ((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_TYPE0_HDR:CLASS_CODE_REVISION_ID */
#define PCIE_DBI_CLASS_CODE_REVISION_ID(t) (t + 0x08)

#define PCIE_DBI_CLASS_CODE_REVISION_ID_BASE_CLASS_CODE(x)\
	(((x) << 24) & GENMASK(31, 24))
#define PCIE_DBI_CLASS_CODE_REVISION_ID_BASE_CLASS_CODE_M GENMASK(31, 24)
#define PCIE_DBI_CLASS_CODE_REVISION_ID_BASE_CLASS_CODE_X(x)\
	(((x) & GENMASK(31, 24)) >> 24)

#define PCIE_DBI_CLASS_CODE_REVISION_ID_SUBCLASS_CODE(x)\
	(((x) << 16) & GENMASK(23, 16))
#define PCIE_DBI_CLASS_CODE_REVISION_ID_SUBCLASS_CODE_M GENMASK(23, 16)
#define PCIE_DBI_CLASS_CODE_REVISION_ID_SUBCLASS_CODE_X(x)\
	(((x) & GENMASK(23, 16)) >> 16)

#define PCIE_DBI_CLASS_CODE_REVISION_ID_PROGRAM_INTERFACE(x)\
	(((x) << 8) & GENMASK(15, 8))
#define PCIE_DBI_CLASS_CODE_REVISION_ID_PROGRAM_INTERFACE_M GENMASK(15, 8)
#define PCIE_DBI_CLASS_CODE_REVISION_ID_PROGRAM_INTERFACE_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define PCIE_DBI_CLASS_CODE_REVISION_ID_REVISION_ID(x) ((x) & GENMASK(7, 0))
#define PCIE_DBI_CLASS_CODE_REVISION_ID_REVISION_ID_M GENMASK(7, 0)
#define PCIE_DBI_CLASS_CODE_REVISION_ID_REVISION_ID_X(x) ((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_TYPE0_HDR:BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG */
#define PCIE_DBI_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG(t) (t + 0x0c)

#define PCIE_DBI_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_BIST(x)\
	(((x) << 24) & GENMASK(31, 24))
#define PCIE_DBI_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_BIST_M\
	GENMASK(31, 24)
#define PCIE_DBI_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_BIST_X(x)\
	(((x) & GENMASK(31, 24)) >> 24)

#define PCIE_DBI_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_MULTI_FUNC(x)\
	(((x) << 23) & GENMASK(23, 23))
#define PCIE_DBI_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_MULTI_FUNC_M\
	GENMASK(23, 23)
#define PCIE_DBI_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_MULTI_FUNC_X(x)\
	(((x) & GENMASK(23, 23)) >> 23)

#define PCIE_DBI_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_HEADER_TYPE(x)\
	(((x) << 16) & GENMASK(22, 16))
#define PCIE_DBI_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_HEADER_TYPE_M\
	GENMASK(22, 16)
#define PCIE_DBI_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_HEADER_TYPE_X(x)\
	(((x) & GENMASK(22, 16)) >> 16)

#define PCIE_DBI_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_LATENCY_MASTER_TIMER(x)\
	(((x) << 8) & GENMASK(15, 8))
#define PCIE_DBI_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_LATENCY_MASTER_TIMER_M\
	GENMASK(15, 8)
#define PCIE_DBI_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_LATENCY_MASTER_TIMER_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define PCIE_DBI_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_CACHE_LINE_SIZE(x)\
	((x) & GENMASK(7, 0))
#define PCIE_DBI_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_CACHE_LINE_SIZE_M\
	GENMASK(7, 0)
#define PCIE_DBI_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_CACHE_LINE_SIZE_X(x)\
	((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_TYPE0_HDR:BAR0_REG */
#define PCIE_DBI_BAR0_REG(t)      (t + 0x10)

#define PCIE_DBI_BAR0_REG_BAR0_START(x)          (((x) << 4) & GENMASK(31, 4))
#define PCIE_DBI_BAR0_REG_BAR0_START_M           GENMASK(31, 4)
#define PCIE_DBI_BAR0_REG_BAR0_START_X(x)        (((x) & GENMASK(31, 4)) >> 4)

#define PCIE_DBI_BAR0_REG_BAR0_PREFETCH(x)       (((x) << 3) & GENMASK(3, 3))
#define PCIE_DBI_BAR0_REG_BAR0_PREFETCH_M        GENMASK(3, 3)
#define PCIE_DBI_BAR0_REG_BAR0_PREFETCH_X(x)     (((x) & GENMASK(3, 3)) >> 3)

#define PCIE_DBI_BAR0_REG_BAR0_TYPE(x)           (((x) << 1) & GENMASK(2, 1))
#define PCIE_DBI_BAR0_REG_BAR0_TYPE_M            GENMASK(2, 1)
#define PCIE_DBI_BAR0_REG_BAR0_TYPE_X(x)         (((x) & GENMASK(2, 1)) >> 1)

#define PCIE_DBI_BAR0_REG_BAR0_MEM_IO(x)         ((x) & GENMASK(0, 0))
#define PCIE_DBI_BAR0_REG_BAR0_MEM_IO_M          GENMASK(0, 0)
#define PCIE_DBI_BAR0_REG_BAR0_MEM_IO_X(x)       ((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_TYPE0_HDR:BAR1_REG */
#define PCIE_DBI_BAR1_REG(t)      (t + 0x14)

#define PCIE_DBI_BAR1_REG_BAR1_START(x)          (((x) << 4) & GENMASK(31, 4))
#define PCIE_DBI_BAR1_REG_BAR1_START_M           GENMASK(31, 4)
#define PCIE_DBI_BAR1_REG_BAR1_START_X(x)        (((x) & GENMASK(31, 4)) >> 4)

#define PCIE_DBI_BAR1_REG_BAR1_PREFETCH(x)       (((x) << 3) & GENMASK(3, 3))
#define PCIE_DBI_BAR1_REG_BAR1_PREFETCH_M        GENMASK(3, 3)
#define PCIE_DBI_BAR1_REG_BAR1_PREFETCH_X(x)     (((x) & GENMASK(3, 3)) >> 3)

#define PCIE_DBI_BAR1_REG_BAR1_TYPE(x)           (((x) << 1) & GENMASK(2, 1))
#define PCIE_DBI_BAR1_REG_BAR1_TYPE_M            GENMASK(2, 1)
#define PCIE_DBI_BAR1_REG_BAR1_TYPE_X(x)         (((x) & GENMASK(2, 1)) >> 1)

#define PCIE_DBI_BAR1_REG_BAR1_MEM_IO(x)         ((x) & GENMASK(0, 0))
#define PCIE_DBI_BAR1_REG_BAR1_MEM_IO_M          GENMASK(0, 0)
#define PCIE_DBI_BAR1_REG_BAR1_MEM_IO_X(x)       ((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_TYPE0_HDR:BAR2_REG */
#define PCIE_DBI_BAR2_REG(t)      (t + 0x18)

#define PCIE_DBI_BAR2_REG_BAR2_START(x)          (((x) << 4) & GENMASK(31, 4))
#define PCIE_DBI_BAR2_REG_BAR2_START_M           GENMASK(31, 4)
#define PCIE_DBI_BAR2_REG_BAR2_START_X(x)        (((x) & GENMASK(31, 4)) >> 4)

#define PCIE_DBI_BAR2_REG_BAR2_PREFETCH(x)       (((x) << 3) & GENMASK(3, 3))
#define PCIE_DBI_BAR2_REG_BAR2_PREFETCH_M        GENMASK(3, 3)
#define PCIE_DBI_BAR2_REG_BAR2_PREFETCH_X(x)     (((x) & GENMASK(3, 3)) >> 3)

#define PCIE_DBI_BAR2_REG_BAR2_TYPE(x)           (((x) << 1) & GENMASK(2, 1))
#define PCIE_DBI_BAR2_REG_BAR2_TYPE_M            GENMASK(2, 1)
#define PCIE_DBI_BAR2_REG_BAR2_TYPE_X(x)         (((x) & GENMASK(2, 1)) >> 1)

#define PCIE_DBI_BAR2_REG_BAR2_MEM_IO(x)         ((x) & GENMASK(0, 0))
#define PCIE_DBI_BAR2_REG_BAR2_MEM_IO_M          GENMASK(0, 0)
#define PCIE_DBI_BAR2_REG_BAR2_MEM_IO_X(x)       ((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_TYPE0_HDR:BAR3_REG */
#define PCIE_DBI_BAR3_REG(t)      (t + 0x1c)

#define PCIE_DBI_BAR3_REG_BAR3_START(x)          (((x) << 4) & GENMASK(31, 4))
#define PCIE_DBI_BAR3_REG_BAR3_START_M           GENMASK(31, 4)
#define PCIE_DBI_BAR3_REG_BAR3_START_X(x)        (((x) & GENMASK(31, 4)) >> 4)

#define PCIE_DBI_BAR3_REG_BAR3_PREFETCH(x)       (((x) << 3) & GENMASK(3, 3))
#define PCIE_DBI_BAR3_REG_BAR3_PREFETCH_M        GENMASK(3, 3)
#define PCIE_DBI_BAR3_REG_BAR3_PREFETCH_X(x)     (((x) & GENMASK(3, 3)) >> 3)

#define PCIE_DBI_BAR3_REG_BAR3_TYPE(x)           (((x) << 1) & GENMASK(2, 1))
#define PCIE_DBI_BAR3_REG_BAR3_TYPE_M            GENMASK(2, 1)
#define PCIE_DBI_BAR3_REG_BAR3_TYPE_X(x)         (((x) & GENMASK(2, 1)) >> 1)

#define PCIE_DBI_BAR3_REG_BAR3_MEM_IO(x)         ((x) & GENMASK(0, 0))
#define PCIE_DBI_BAR3_REG_BAR3_MEM_IO_M          GENMASK(0, 0)
#define PCIE_DBI_BAR3_REG_BAR3_MEM_IO_X(x)       ((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_TYPE0_HDR:BAR4_REG */
#define PCIE_DBI_BAR4_REG(t)      (t + 0x20)

#define PCIE_DBI_BAR4_REG_BAR4_START(x)          (((x) << 4) & GENMASK(31, 4))
#define PCIE_DBI_BAR4_REG_BAR4_START_M           GENMASK(31, 4)
#define PCIE_DBI_BAR4_REG_BAR4_START_X(x)        (((x) & GENMASK(31, 4)) >> 4)

#define PCIE_DBI_BAR4_REG_BAR4_PREFETCH(x)       (((x) << 3) & GENMASK(3, 3))
#define PCIE_DBI_BAR4_REG_BAR4_PREFETCH_M        GENMASK(3, 3)
#define PCIE_DBI_BAR4_REG_BAR4_PREFETCH_X(x)     (((x) & GENMASK(3, 3)) >> 3)

#define PCIE_DBI_BAR4_REG_BAR4_TYPE(x)           (((x) << 1) & GENMASK(2, 1))
#define PCIE_DBI_BAR4_REG_BAR4_TYPE_M            GENMASK(2, 1)
#define PCIE_DBI_BAR4_REG_BAR4_TYPE_X(x)         (((x) & GENMASK(2, 1)) >> 1)

#define PCIE_DBI_BAR4_REG_BAR4_MEM_IO(x)         ((x) & GENMASK(0, 0))
#define PCIE_DBI_BAR4_REG_BAR4_MEM_IO_M          GENMASK(0, 0)
#define PCIE_DBI_BAR4_REG_BAR4_MEM_IO_X(x)       ((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_TYPE0_HDR:BAR5_REG */
#define PCIE_DBI_BAR5_REG(t)      (t + 0x24)

#define PCIE_DBI_BAR5_REG_BAR5_START(x)          (((x) << 4) & GENMASK(31, 4))
#define PCIE_DBI_BAR5_REG_BAR5_START_M           GENMASK(31, 4)
#define PCIE_DBI_BAR5_REG_BAR5_START_X(x)        (((x) & GENMASK(31, 4)) >> 4)

#define PCIE_DBI_BAR5_REG_BAR5_PREFETCH(x)       (((x) << 3) & GENMASK(3, 3))
#define PCIE_DBI_BAR5_REG_BAR5_PREFETCH_M        GENMASK(3, 3)
#define PCIE_DBI_BAR5_REG_BAR5_PREFETCH_X(x)     (((x) & GENMASK(3, 3)) >> 3)

#define PCIE_DBI_BAR5_REG_BAR5_TYPE(x)           (((x) << 1) & GENMASK(2, 1))
#define PCIE_DBI_BAR5_REG_BAR5_TYPE_M            GENMASK(2, 1)
#define PCIE_DBI_BAR5_REG_BAR5_TYPE_X(x)         (((x) & GENMASK(2, 1)) >> 1)

#define PCIE_DBI_BAR5_REG_BAR5_MEM_IO(x)         ((x) & GENMASK(0, 0))
#define PCIE_DBI_BAR5_REG_BAR5_MEM_IO_M          GENMASK(0, 0)
#define PCIE_DBI_BAR5_REG_BAR5_MEM_IO_X(x)       ((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_TYPE0_HDR:CARDBUS_CIS_PTR_REG */
#define PCIE_DBI_CARDBUS_CIS_PTR_REG(t) (t + 0x28)

/*      PCIE_DBI:PF0_TYPE0_HDR:SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG */
#define PCIE_DBI_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG(t) (t + 0x2c)

#define PCIE_DBI_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG_SUBSYS_DEV_ID(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG_SUBSYS_DEV_ID_M\
	GENMASK(31, 16)
#define PCIE_DBI_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG_SUBSYS_DEV_ID_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG_SUBSYS_VENDOR_ID(x)\
	((x) & GENMASK(15, 0))
#define PCIE_DBI_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG_SUBSYS_VENDOR_ID_M\
	GENMASK(15, 0)
#define PCIE_DBI_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG_SUBSYS_VENDOR_ID_X(x)\
	((x) & GENMASK(15, 0))

/*      PCIE_DBI:PF0_TYPE0_HDR:EXP_ROM_BASE_ADDR_REG */
#define PCIE_DBI_EXP_ROM_BASE_ADDR_REG(t) (t + 0x30)

#define PCIE_DBI_EXP_ROM_BASE_ADDR_REG_EXP_ROM_BASE_ADDRESS(x)\
	(((x) << 11) & GENMASK(31, 11))
#define PCIE_DBI_EXP_ROM_BASE_ADDR_REG_EXP_ROM_BASE_ADDRESS_M GENMASK(31, 11)
#define PCIE_DBI_EXP_ROM_BASE_ADDR_REG_EXP_ROM_BASE_ADDRESS_X(x)\
	(((x) & GENMASK(31, 11)) >> 11)

#define PCIE_DBI_EXP_ROM_BASE_ADDR_REG_ROM_BAR_VALIDATION_DETAILS(x)\
	(((x) << 4) & GENMASK(7, 4))
#define PCIE_DBI_EXP_ROM_BASE_ADDR_REG_ROM_BAR_VALIDATION_DETAILS_M\
	GENMASK(7, 4)
#define PCIE_DBI_EXP_ROM_BASE_ADDR_REG_ROM_BAR_VALIDATION_DETAILS_X(x)\
	(((x) & GENMASK(7, 4)) >> 4)

#define PCIE_DBI_EXP_ROM_BASE_ADDR_REG_ROM_BAR_VALIDATION_STATUS(x)\
	(((x) << 1) & GENMASK(3, 1))
#define PCIE_DBI_EXP_ROM_BASE_ADDR_REG_ROM_BAR_VALIDATION_STATUS_M GENMASK(3, 1)
#define PCIE_DBI_EXP_ROM_BASE_ADDR_REG_ROM_BAR_VALIDATION_STATUS_X(x)\
	(((x) & GENMASK(3, 1)) >> 1)

#define PCIE_DBI_EXP_ROM_BASE_ADDR_REG_ROM_BAR_ENABLE(x) ((x) & GENMASK(0, 0))
#define PCIE_DBI_EXP_ROM_BASE_ADDR_REG_ROM_BAR_ENABLE_M GENMASK(0, 0)
#define PCIE_DBI_EXP_ROM_BASE_ADDR_REG_ROM_BAR_ENABLE_X(x) ((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_TYPE0_HDR:PCI_CAP_PTR_REG */
#define PCIE_DBI_PCI_CAP_PTR_REG(t) (t + 0x34)

#define PCIE_DBI_PCI_CAP_PTR_REG_CAP_POINTER(x)  ((x) & GENMASK(7, 0))
#define PCIE_DBI_PCI_CAP_PTR_REG_CAP_POINTER_M   GENMASK(7, 0)
#define PCIE_DBI_PCI_CAP_PTR_REG_CAP_POINTER_X(x) ((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_TYPE0_HDR:MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG */
#define PCIE_DBI_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG(t) (t + 0x3c)

#define PCIE_DBI_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG_INT_PIN(x)\
	(((x) << 8) & GENMASK(15, 8))
#define PCIE_DBI_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG_INT_PIN_M\
	GENMASK(15, 8)
#define PCIE_DBI_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG_INT_PIN_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define PCIE_DBI_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG_INT_LINE(x)\
	((x) & GENMASK(7, 0))
#define PCIE_DBI_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG_INT_LINE_M\
	GENMASK(7, 0)
#define PCIE_DBI_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG_INT_LINE_X(x)\
	((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_TYPE0_HDR_DBI2:BAR0_MASK_REG */
#define PCIE_DBI_BAR0_MASK_REG(t) (t + 0x100010)

#define PCIE_DBI_BAR0_MASK_REG_PCI_TYPE0_BAR0_MASK(x)\
	(((x) << 1) & GENMASK(31, 1))
#define PCIE_DBI_BAR0_MASK_REG_PCI_TYPE0_BAR0_MASK_M GENMASK(31, 1)
#define PCIE_DBI_BAR0_MASK_REG_PCI_TYPE0_BAR0_MASK_X(x)\
	(((x) & GENMASK(31, 1)) >> 1)

#define PCIE_DBI_BAR0_MASK_REG_PCI_TYPE0_BAR0_ENABLED(x) ((x) & GENMASK(0, 0))
#define PCIE_DBI_BAR0_MASK_REG_PCI_TYPE0_BAR0_ENABLED_M GENMASK(0, 0)
#define PCIE_DBI_BAR0_MASK_REG_PCI_TYPE0_BAR0_ENABLED_X(x) ((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_TYPE0_HDR_DBI2:BAR1_MASK_REG */
#define PCIE_DBI_BAR1_MASK_REG(t) (t + 0x100014)

#define PCIE_DBI_BAR1_MASK_REG_PCI_TYPE0_BAR1_MASK(x)\
	(((x) << 1) & GENMASK(31, 1))
#define PCIE_DBI_BAR1_MASK_REG_PCI_TYPE0_BAR1_MASK_M GENMASK(31, 1)
#define PCIE_DBI_BAR1_MASK_REG_PCI_TYPE0_BAR1_MASK_X(x)\
	(((x) & GENMASK(31, 1)) >> 1)

#define PCIE_DBI_BAR1_MASK_REG_PCI_TYPE0_BAR1_ENABLED(x) ((x) & GENMASK(0, 0))
#define PCIE_DBI_BAR1_MASK_REG_PCI_TYPE0_BAR1_ENABLED_M GENMASK(0, 0)
#define PCIE_DBI_BAR1_MASK_REG_PCI_TYPE0_BAR1_ENABLED_X(x) ((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_TYPE0_HDR_DBI2:BAR2_MASK_REG */
#define PCIE_DBI_BAR2_MASK_REG(t) (t + 0x100018)

#define PCIE_DBI_BAR2_MASK_REG_PCI_TYPE0_BAR2_MASK(x)\
	(((x) << 1) & GENMASK(31, 1))
#define PCIE_DBI_BAR2_MASK_REG_PCI_TYPE0_BAR2_MASK_M GENMASK(31, 1)
#define PCIE_DBI_BAR2_MASK_REG_PCI_TYPE0_BAR2_MASK_X(x)\
	(((x) & GENMASK(31, 1)) >> 1)

#define PCIE_DBI_BAR2_MASK_REG_PCI_TYPE0_BAR2_ENABLED(x) ((x) & GENMASK(0, 0))
#define PCIE_DBI_BAR2_MASK_REG_PCI_TYPE0_BAR2_ENABLED_M GENMASK(0, 0)
#define PCIE_DBI_BAR2_MASK_REG_PCI_TYPE0_BAR2_ENABLED_X(x) ((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_TYPE0_HDR_DBI2:BAR3_MASK_REG */
#define PCIE_DBI_BAR3_MASK_REG(t) (t + 0x10001c)

#define PCIE_DBI_BAR3_MASK_REG_PCI_TYPE0_BAR3_MASK(x)\
	(((x) << 1) & GENMASK(31, 1))
#define PCIE_DBI_BAR3_MASK_REG_PCI_TYPE0_BAR3_MASK_M GENMASK(31, 1)
#define PCIE_DBI_BAR3_MASK_REG_PCI_TYPE0_BAR3_MASK_X(x)\
	(((x) & GENMASK(31, 1)) >> 1)

#define PCIE_DBI_BAR3_MASK_REG_PCI_TYPE0_BAR3_ENABLED(x) ((x) & GENMASK(0, 0))
#define PCIE_DBI_BAR3_MASK_REG_PCI_TYPE0_BAR3_ENABLED_M GENMASK(0, 0)
#define PCIE_DBI_BAR3_MASK_REG_PCI_TYPE0_BAR3_ENABLED_X(x) ((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_TYPE0_HDR_DBI2:BAR4_MASK_REG */
#define PCIE_DBI_BAR4_MASK_REG(t) (t + 0x100020)

#define PCIE_DBI_BAR4_MASK_REG_PCI_TYPE0_BAR4_MASK(x)\
	(((x) << 1) & GENMASK(31, 1))
#define PCIE_DBI_BAR4_MASK_REG_PCI_TYPE0_BAR4_MASK_M GENMASK(31, 1)
#define PCIE_DBI_BAR4_MASK_REG_PCI_TYPE0_BAR4_MASK_X(x)\
	(((x) & GENMASK(31, 1)) >> 1)

#define PCIE_DBI_BAR4_MASK_REG_PCI_TYPE0_BAR4_ENABLED(x) ((x) & GENMASK(0, 0))
#define PCIE_DBI_BAR4_MASK_REG_PCI_TYPE0_BAR4_ENABLED_M GENMASK(0, 0)
#define PCIE_DBI_BAR4_MASK_REG_PCI_TYPE0_BAR4_ENABLED_X(x) ((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_TYPE0_HDR_DBI2:BAR5_MASK_REG */
#define PCIE_DBI_BAR5_MASK_REG(t) (t + 0x100024)

#define PCIE_DBI_BAR5_MASK_REG_PCI_TYPE0_BAR5_MASK(x)\
	(((x) << 1) & GENMASK(31, 1))
#define PCIE_DBI_BAR5_MASK_REG_PCI_TYPE0_BAR5_MASK_M GENMASK(31, 1)
#define PCIE_DBI_BAR5_MASK_REG_PCI_TYPE0_BAR5_MASK_X(x)\
	(((x) & GENMASK(31, 1)) >> 1)

#define PCIE_DBI_BAR5_MASK_REG_PCI_TYPE0_BAR5_ENABLED(x) ((x) & GENMASK(0, 0))
#define PCIE_DBI_BAR5_MASK_REG_PCI_TYPE0_BAR5_ENABLED_M GENMASK(0, 0)
#define PCIE_DBI_BAR5_MASK_REG_PCI_TYPE0_BAR5_ENABLED_X(x) ((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_TYPE0_HDR_DBI2:EXP_ROM_BAR_MASK_REG */
#define PCIE_DBI_EXP_ROM_BAR_MASK_REG(t) (t + 0x100030)

#define PCIE_DBI_EXP_ROM_BAR_MASK_REG_ROM_MASK(x) (((x) << 1) & GENMASK(31, 1))
#define PCIE_DBI_EXP_ROM_BAR_MASK_REG_ROM_MASK_M GENMASK(31, 1)
#define PCIE_DBI_EXP_ROM_BAR_MASK_REG_ROM_MASK_X(x)\
	(((x) & GENMASK(31, 1)) >> 1)

#define PCIE_DBI_EXP_ROM_BAR_MASK_REG_ROM_BAR_ENABLED(x) ((x) & GENMASK(0, 0))
#define PCIE_DBI_EXP_ROM_BAR_MASK_REG_ROM_BAR_ENABLED_M GENMASK(0, 0)
#define PCIE_DBI_EXP_ROM_BAR_MASK_REG_ROM_BAR_ENABLED_X(x) ((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_PM_CAP:CAP_ID_NXT_PTR_REG */
#define PCIE_DBI_CAP_ID_NXT_PTR_REG(t) (t + 0x40)

#define PCIE_DBI_CAP_ID_NXT_PTR_REG_PME_SUPPORT(x)\
	(((x) << 27) & GENMASK(31, 27))
#define PCIE_DBI_CAP_ID_NXT_PTR_REG_PME_SUPPORT_M GENMASK(31, 27)
#define PCIE_DBI_CAP_ID_NXT_PTR_REG_PME_SUPPORT_X(x)\
	(((x) & GENMASK(31, 27)) >> 27)

#define PCIE_DBI_CAP_ID_NXT_PTR_REG_D2_SUPPORT(x)\
	(((x) << 26) & GENMASK(26, 26))
#define PCIE_DBI_CAP_ID_NXT_PTR_REG_D2_SUPPORT_M GENMASK(26, 26)
#define PCIE_DBI_CAP_ID_NXT_PTR_REG_D2_SUPPORT_X(x)\
	(((x) & GENMASK(26, 26)) >> 26)

#define PCIE_DBI_CAP_ID_NXT_PTR_REG_D1_SUPPORT(x)\
	(((x) << 25) & GENMASK(25, 25))
#define PCIE_DBI_CAP_ID_NXT_PTR_REG_D1_SUPPORT_M GENMASK(25, 25)
#define PCIE_DBI_CAP_ID_NXT_PTR_REG_D1_SUPPORT_X(x)\
	(((x) & GENMASK(25, 25)) >> 25)

#define PCIE_DBI_CAP_ID_NXT_PTR_REG_AUX_CURR(x)  (((x) << 22) & GENMASK(24, 22))
#define PCIE_DBI_CAP_ID_NXT_PTR_REG_AUX_CURR_M   GENMASK(24, 22)
#define PCIE_DBI_CAP_ID_NXT_PTR_REG_AUX_CURR_X(x)\
	(((x) & GENMASK(24, 22)) >> 22)

#define PCIE_DBI_CAP_ID_NXT_PTR_REG_DSI(x)       (((x) << 21) & GENMASK(21, 21))
#define PCIE_DBI_CAP_ID_NXT_PTR_REG_DSI_M        GENMASK(21, 21)
#define PCIE_DBI_CAP_ID_NXT_PTR_REG_DSI_X(x)     (((x) & GENMASK(21, 21)) >> 21)

#define PCIE_DBI_CAP_ID_NXT_PTR_REG_PME_CLK(x)   (((x) << 19) & GENMASK(19, 19))
#define PCIE_DBI_CAP_ID_NXT_PTR_REG_PME_CLK_M    GENMASK(19, 19)
#define PCIE_DBI_CAP_ID_NXT_PTR_REG_PME_CLK_X(x) (((x) & GENMASK(19, 19)) >> 19)

#define PCIE_DBI_CAP_ID_NXT_PTR_REG_PM_SPEC_VER(x)\
	(((x) << 16) & GENMASK(18, 16))
#define PCIE_DBI_CAP_ID_NXT_PTR_REG_PM_SPEC_VER_M GENMASK(18, 16)
#define PCIE_DBI_CAP_ID_NXT_PTR_REG_PM_SPEC_VER_X(x)\
	(((x) & GENMASK(18, 16)) >> 16)

#define PCIE_DBI_CAP_ID_NXT_PTR_REG_PM_NEXT_POINTER(x)\
	(((x) << 8) & GENMASK(15, 8))
#define PCIE_DBI_CAP_ID_NXT_PTR_REG_PM_NEXT_POINTER_M GENMASK(15, 8)
#define PCIE_DBI_CAP_ID_NXT_PTR_REG_PM_NEXT_POINTER_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define PCIE_DBI_CAP_ID_NXT_PTR_REG_PM_CAP_ID(x) ((x) & GENMASK(7, 0))
#define PCIE_DBI_CAP_ID_NXT_PTR_REG_PM_CAP_ID_M  GENMASK(7, 0)
#define PCIE_DBI_CAP_ID_NXT_PTR_REG_PM_CAP_ID_X(x) ((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_PM_CAP:CON_STATUS_REG */
#define PCIE_DBI_CON_STATUS_REG(t) (t + 0x44)

#define PCIE_DBI_CON_STATUS_REG_DATA_REG_ADD_INFO(x)\
	(((x) << 24) & GENMASK(31, 24))
#define PCIE_DBI_CON_STATUS_REG_DATA_REG_ADD_INFO_M GENMASK(31, 24)
#define PCIE_DBI_CON_STATUS_REG_DATA_REG_ADD_INFO_X(x)\
	(((x) & GENMASK(31, 24)) >> 24)

#define PCIE_DBI_CON_STATUS_REG_BUS_PWR_CLK_CON_EN(x)\
	(((x) << 23) & GENMASK(23, 23))
#define PCIE_DBI_CON_STATUS_REG_BUS_PWR_CLK_CON_EN_M GENMASK(23, 23)
#define PCIE_DBI_CON_STATUS_REG_BUS_PWR_CLK_CON_EN_X(x)\
	(((x) & GENMASK(23, 23)) >> 23)

#define PCIE_DBI_CON_STATUS_REG_B2_B3_SUPPORT(x) (((x) << 22) & GENMASK(22, 22))
#define PCIE_DBI_CON_STATUS_REG_B2_B3_SUPPORT_M  GENMASK(22, 22)
#define PCIE_DBI_CON_STATUS_REG_B2_B3_SUPPORT_X(x)\
	(((x) & GENMASK(22, 22)) >> 22)

#define PCIE_DBI_CON_STATUS_REG_PME_STATUS(x)    (((x) << 15) & GENMASK(15, 15))
#define PCIE_DBI_CON_STATUS_REG_PME_STATUS_M     GENMASK(15, 15)
#define PCIE_DBI_CON_STATUS_REG_PME_STATUS_X(x)  (((x) & GENMASK(15, 15)) >> 15)

#define PCIE_DBI_CON_STATUS_REG_DATA_SCALE(x)    (((x) << 13) & GENMASK(14, 13))
#define PCIE_DBI_CON_STATUS_REG_DATA_SCALE_M     GENMASK(14, 13)
#define PCIE_DBI_CON_STATUS_REG_DATA_SCALE_X(x)  (((x) & GENMASK(14, 13)) >> 13)

#define PCIE_DBI_CON_STATUS_REG_DATA_SELECT(x)   (((x) << 9) & GENMASK(12, 9))
#define PCIE_DBI_CON_STATUS_REG_DATA_SELECT_M    GENMASK(12, 9)
#define PCIE_DBI_CON_STATUS_REG_DATA_SELECT_X(x) (((x) & GENMASK(12, 9)) >> 9)

#define PCIE_DBI_CON_STATUS_REG_PME_ENABLE(x)    (((x) << 8) & GENMASK(8, 8))
#define PCIE_DBI_CON_STATUS_REG_PME_ENABLE_M     GENMASK(8, 8)
#define PCIE_DBI_CON_STATUS_REG_PME_ENABLE_X(x)  (((x) & GENMASK(8, 8)) >> 8)

#define PCIE_DBI_CON_STATUS_REG_NO_SOFT_RST(x)   (((x) << 3) & GENMASK(3, 3))
#define PCIE_DBI_CON_STATUS_REG_NO_SOFT_RST_M    GENMASK(3, 3)
#define PCIE_DBI_CON_STATUS_REG_NO_SOFT_RST_X(x) (((x) & GENMASK(3, 3)) >> 3)

#define PCIE_DBI_CON_STATUS_REG_POWER_STATE(x)   ((x) & GENMASK(1, 0))
#define PCIE_DBI_CON_STATUS_REG_POWER_STATE_M    GENMASK(1, 0)
#define PCIE_DBI_CON_STATUS_REG_POWER_STATE_X(x) ((x) & GENMASK(1, 0))

/*      PCIE_DBI:PF0_PCIE_CAP:PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG */
#define PCIE_DBI_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG(t) (t + 0x70)

#define PCIE_DBI_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_RSVD(x)\
	(((x) << 30) & GENMASK(30, 30))
#define PCIE_DBI_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_RSVD_M\
	GENMASK(30, 30)
#define PCIE_DBI_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_RSVD_X(x)\
	(((x) & GENMASK(30, 30)) >> 30)

#define PCIE_DBI_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_INT_MSG_NUM(x)\
	(((x) << 25) & GENMASK(29, 25))
#define PCIE_DBI_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_INT_MSG_NUM_M\
	GENMASK(29, 25)
#define PCIE_DBI_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_INT_MSG_NUM_X(x)\
	(((x) & GENMASK(29, 25)) >> 25)

#define PCIE_DBI_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_SLOT_IMP(x)\
	(((x) << 24) & GENMASK(24, 24))
#define PCIE_DBI_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_SLOT_IMP_M\
	GENMASK(24, 24)
#define PCIE_DBI_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_SLOT_IMP_X(x)\
	(((x) & GENMASK(24, 24)) >> 24)

#define PCIE_DBI_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_DEV_PORT_TYPE(x)\
	(((x) << 20) & GENMASK(23, 20))
#define PCIE_DBI_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_DEV_PORT_TYPE_M\
	GENMASK(23, 20)
#define PCIE_DBI_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_DEV_PORT_TYPE_X(x)\
	(((x) & GENMASK(23, 20)) >> 20)

#define PCIE_DBI_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_REG(x)\
	(((x) << 16) & GENMASK(19, 16))
#define PCIE_DBI_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_REG_M\
	GENMASK(19, 16)
#define PCIE_DBI_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_REG_X(x)\
	(((x) & GENMASK(19, 16)) >> 16)

#define PCIE_DBI_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_NEXT_PTR(x)\
	(((x) << 8) & GENMASK(15, 8))
#define PCIE_DBI_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_NEXT_PTR_M\
	GENMASK(15, 8)
#define PCIE_DBI_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_NEXT_PTR_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define PCIE_DBI_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_ID(x)\
	((x) & GENMASK(7, 0))
#define PCIE_DBI_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_ID_M\
	GENMASK(7, 0)
#define PCIE_DBI_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_ID_X(x)\
	((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_PCIE_CAP:DEVICE_CAPABILITIES_REG */
#define PCIE_DBI_DEVICE_CAPABILITIES_REG(t) (t + 0x74)

#define PCIE_DBI_DEVICE_CAPABILITIES_REG_PCIE_CAP_FLR_CAP(x)\
	(((x) << 28) & GENMASK(28, 28))
#define PCIE_DBI_DEVICE_CAPABILITIES_REG_PCIE_CAP_FLR_CAP_M GENMASK(28, 28)
#define PCIE_DBI_DEVICE_CAPABILITIES_REG_PCIE_CAP_FLR_CAP_X(x)\
	(((x) & GENMASK(28, 28)) >> 28)

#define PCIE_DBI_DEVICE_CAPABILITIES_REG_PCIE_CAP_CAP_SLOT_PWR_LMT_SCALE(x)\
	(((x) << 26) & GENMASK(27, 26))
#define PCIE_DBI_DEVICE_CAPABILITIES_REG_PCIE_CAP_CAP_SLOT_PWR_LMT_SCALE_M\
	GENMASK(27, 26)
#define PCIE_DBI_DEVICE_CAPABILITIES_REG_PCIE_CAP_CAP_SLOT_PWR_LMT_SCALE_X(x)\
	(((x) & GENMASK(27, 26)) >> 26)

#define PCIE_DBI_DEVICE_CAPABILITIES_REG_PCIE_CAP_CAP_SLOT_PWR_LMT_VALUE(x)\
	(((x) << 18) & GENMASK(25, 18))
#define PCIE_DBI_DEVICE_CAPABILITIES_REG_PCIE_CAP_CAP_SLOT_PWR_LMT_VALUE_M\
	GENMASK(25, 18)
#define PCIE_DBI_DEVICE_CAPABILITIES_REG_PCIE_CAP_CAP_SLOT_PWR_LMT_VALUE_X(x)\
	(((x) & GENMASK(25, 18)) >> 18)

#define PCIE_DBI_DEVICE_CAPABILITIES_REG_PCIE_CAP_ROLE_BASED_ERR_REPORT(x)\
	(((x) << 15) & GENMASK(15, 15))
#define PCIE_DBI_DEVICE_CAPABILITIES_REG_PCIE_CAP_ROLE_BASED_ERR_REPORT_M\
	GENMASK(15, 15)
#define PCIE_DBI_DEVICE_CAPABILITIES_REG_PCIE_CAP_ROLE_BASED_ERR_REPORT_X(x)\
	(((x) & GENMASK(15, 15)) >> 15)

#define PCIE_DBI_DEVICE_CAPABILITIES_REG_PCIE_CAP_EP_L1_ACCPT_LATENCY(x)\
	(((x) << 9) & GENMASK(11, 9))
#define PCIE_DBI_DEVICE_CAPABILITIES_REG_PCIE_CAP_EP_L1_ACCPT_LATENCY_M\
	GENMASK(11, 9)
#define PCIE_DBI_DEVICE_CAPABILITIES_REG_PCIE_CAP_EP_L1_ACCPT_LATENCY_X(x)\
	(((x) & GENMASK(11, 9)) >> 9)

#define PCIE_DBI_DEVICE_CAPABILITIES_REG_PCIE_CAP_EP_L0S_ACCPT_LATENCY(x)\
	(((x) << 6) & GENMASK(8, 6))
#define PCIE_DBI_DEVICE_CAPABILITIES_REG_PCIE_CAP_EP_L0S_ACCPT_LATENCY_M\
	GENMASK(8, 6)
#define PCIE_DBI_DEVICE_CAPABILITIES_REG_PCIE_CAP_EP_L0S_ACCPT_LATENCY_X(x)\
	(((x) & GENMASK(8, 6)) >> 6)

#define PCIE_DBI_DEVICE_CAPABILITIES_REG_PCIE_CAP_EXT_TAG_SUPP(x)\
	(((x) << 5) & GENMASK(5, 5))
#define PCIE_DBI_DEVICE_CAPABILITIES_REG_PCIE_CAP_EXT_TAG_SUPP_M GENMASK(5, 5)
#define PCIE_DBI_DEVICE_CAPABILITIES_REG_PCIE_CAP_EXT_TAG_SUPP_X(x)\
	(((x) & GENMASK(5, 5)) >> 5)

#define PCIE_DBI_DEVICE_CAPABILITIES_REG_PCIE_CAP_PHANTOM_FUNC_SUPPORT(x)\
	(((x) << 3) & GENMASK(4, 3))
#define PCIE_DBI_DEVICE_CAPABILITIES_REG_PCIE_CAP_PHANTOM_FUNC_SUPPORT_M\
	GENMASK(4, 3)
#define PCIE_DBI_DEVICE_CAPABILITIES_REG_PCIE_CAP_PHANTOM_FUNC_SUPPORT_X(x)\
	(((x) & GENMASK(4, 3)) >> 3)

#define PCIE_DBI_DEVICE_CAPABILITIES_REG_PCIE_CAP_MAX_PAYLOAD_SIZE(x)\
	((x) & GENMASK(2, 0))
#define PCIE_DBI_DEVICE_CAPABILITIES_REG_PCIE_CAP_MAX_PAYLOAD_SIZE_M\
	GENMASK(2, 0)
#define PCIE_DBI_DEVICE_CAPABILITIES_REG_PCIE_CAP_MAX_PAYLOAD_SIZE_X(x)\
	((x) & GENMASK(2, 0))

/*      PCIE_DBI:PF0_PCIE_CAP:DEVICE_CONTROL_DEVICE_STATUS */
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS(t) (t + 0x78)

#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_TRANS_PENDING(x)\
	(((x) << 21) & GENMASK(21, 21))
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_TRANS_PENDING_M\
	GENMASK(21, 21)
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_TRANS_PENDING_X(x)\
	(((x) & GENMASK(21, 21)) >> 21)

#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_DETECTED(x)\
	(((x) << 20) & GENMASK(20, 20))
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_DETECTED_M\
	GENMASK(20, 20)
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_DETECTED_X(x)\
	(((x) & GENMASK(20, 20)) >> 20)

#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORTED_REQ_DETECTED(x)\
	(((x) << 19) & GENMASK(19, 19))
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORTED_REQ_DETECTED_M\
	GENMASK(19, 19)
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORTED_REQ_DETECTED_X(x)\
	(((x) & GENMASK(19, 19)) >> 19)

#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_DETECTED(x)\
	(((x) << 18) & GENMASK(18, 18))
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_DETECTED_M\
	GENMASK(18, 18)
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_DETECTED_X(x)\
	(((x) & GENMASK(18, 18)) >> 18)

#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_DETECTED(x)\
	(((x) << 17) & GENMASK(17, 17))
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_DETECTED_M\
	GENMASK(17, 17)
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_DETECTED_X(x)\
	(((x) & GENMASK(17, 17)) >> 17)

#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_DETECTED(x)\
	(((x) << 16) & GENMASK(16, 16))
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_DETECTED_M\
	GENMASK(16, 16)
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_DETECTED_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_READ_REQ_SIZE(x)\
	(((x) << 12) & GENMASK(14, 12))
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_READ_REQ_SIZE_M\
	GENMASK(14, 12)
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_READ_REQ_SIZE_X(x)\
	(((x) & GENMASK(14, 12)) >> 12)

#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_NO_SNOOP(x)\
	(((x) << 11) & GENMASK(11, 11))
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_NO_SNOOP_M\
	GENMASK(11, 11)
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_NO_SNOOP_X(x)\
	(((x) & GENMASK(11, 11)) >> 11)

#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_PM_EN(x)\
	(((x) << 10) & GENMASK(10, 10))
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_PM_EN_M\
	GENMASK(10, 10)
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_PM_EN_X(x)\
	(((x) & GENMASK(10, 10)) >> 10)

#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_PHANTOM_FUNC_EN(x)\
	(((x) << 9) & GENMASK(9, 9))
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_PHANTOM_FUNC_EN_M\
	GENMASK(9, 9)
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_PHANTOM_FUNC_EN_X(x)\
	(((x) & GENMASK(9, 9)) >> 9)

#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EXT_TAG_EN(x)\
	(((x) << 8) & GENMASK(8, 8))
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EXT_TAG_EN_M\
	GENMASK(8, 8)
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EXT_TAG_EN_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_PAYLOAD_SIZE_CS(x)\
	(((x) << 5) & GENMASK(7, 5))
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_PAYLOAD_SIZE_CS_M\
	GENMASK(7, 5)
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_PAYLOAD_SIZE_CS_X(x)\
	(((x) & GENMASK(7, 5)) >> 5)

#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_REL_ORDER(x)\
	(((x) << 4) & GENMASK(4, 4))
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_REL_ORDER_M\
	GENMASK(4, 4)
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_REL_ORDER_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORT_REQ_REP_EN(x)\
	(((x) << 3) & GENMASK(3, 3))
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORT_REQ_REP_EN_M\
	GENMASK(3, 3)
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORT_REQ_REP_EN_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_REPORT_EN(x)\
	(((x) << 2) & GENMASK(2, 2))
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_REPORT_EN_M\
	GENMASK(2, 2)
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_REPORT_EN_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_REPORT_EN(x)\
	(((x) << 1) & GENMASK(1, 1))
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_REPORT_EN_M\
	GENMASK(1, 1)
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_REPORT_EN_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_REPORT_EN(x)\
	((x) & GENMASK(0, 0))
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_REPORT_EN_M\
	GENMASK(0, 0)
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_REPORT_EN_X(x)\
	((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_PCIE_CAP:LINK_CAPABILITIES_REG */
#define PCIE_DBI_LINK_CAPABILITIES_REG(t) (t + 0x7c)

#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_PORT_NUM(x)\
	(((x) << 24) & GENMASK(31, 24))
#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_PORT_NUM_M GENMASK(31, 24)
#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_PORT_NUM_X(x)\
	(((x) & GENMASK(31, 24)) >> 24)

#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_ASPM_OPT_COMPLIANCE(x)\
	(((x) << 22) & GENMASK(22, 22))
#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_ASPM_OPT_COMPLIANCE_M\
	GENMASK(22, 22)
#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_ASPM_OPT_COMPLIANCE_X(x)\
	(((x) & GENMASK(22, 22)) >> 22)

#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_LINK_BW_NOT_CAP(x)\
	(((x) << 21) & GENMASK(21, 21))
#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_LINK_BW_NOT_CAP_M\
	GENMASK(21, 21)
#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_LINK_BW_NOT_CAP_X(x)\
	(((x) & GENMASK(21, 21)) >> 21)

#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_DLL_ACTIVE_REP_CAP(x)\
	(((x) << 20) & GENMASK(20, 20))
#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_DLL_ACTIVE_REP_CAP_M\
	GENMASK(20, 20)
#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_DLL_ACTIVE_REP_CAP_X(x)\
	(((x) & GENMASK(20, 20)) >> 20)

#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP(x)\
	(((x) << 19) & GENMASK(19, 19))
#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP_M\
	GENMASK(19, 19)
#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP_X(x)\
	(((x) & GENMASK(19, 19)) >> 19)

#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_CLOCK_POWER_MAN(x)\
	(((x) << 18) & GENMASK(18, 18))
#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_CLOCK_POWER_MAN_M\
	GENMASK(18, 18)
#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_CLOCK_POWER_MAN_X(x)\
	(((x) & GENMASK(18, 18)) >> 18)

#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_L1_EXIT_LATENCY(x)\
	(((x) << 15) & GENMASK(17, 15))
#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_L1_EXIT_LATENCY_M\
	GENMASK(17, 15)
#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_L1_EXIT_LATENCY_X(x)\
	(((x) & GENMASK(17, 15)) >> 15)

#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_L0S_EXIT_LATENCY(x)\
	(((x) << 12) & GENMASK(14, 12))
#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_L0S_EXIT_LATENCY_M\
	GENMASK(14, 12)
#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_L0S_EXIT_LATENCY_X(x)\
	(((x) & GENMASK(14, 12)) >> 12)

#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT(x)\
	(((x) << 10) & GENMASK(11, 10))
#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT_M\
	GENMASK(11, 10)
#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT_X(x)\
	(((x) & GENMASK(11, 10)) >> 10)

#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH(x)\
	(((x) << 4) & GENMASK(9, 4))
#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH_M GENMASK(9, 4)
#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH_X(x)\
	(((x) & GENMASK(9, 4)) >> 4)

#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED(x)\
	((x) & GENMASK(3, 0))
#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED_M GENMASK(3, 0)
#define PCIE_DBI_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED_X(x)\
	((x) & GENMASK(3, 0))

/*      PCIE_DBI:PF0_PCIE_CAP:LINK_CONTROL_LINK_STATUS_REG */
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG(t) (t + 0x80)

#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_STATUS(x)\
	(((x) << 31) & GENMASK(31, 31))
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_STATUS_M\
	GENMASK(31, 31)
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_STATUS_X(x)\
	(((x) & GENMASK(31, 31)) >> 31)

#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_STATUS(x)\
	(((x) << 30) & GENMASK(30, 30))
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_STATUS_M\
	GENMASK(30, 30)
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_STATUS_X(x)\
	(((x) & GENMASK(30, 30)) >> 30)

#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DLL_ACTIVE(x)\
	(((x) << 29) & GENMASK(29, 29))
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DLL_ACTIVE_M\
	GENMASK(29, 29)
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DLL_ACTIVE_X(x)\
	(((x) & GENMASK(29, 29)) >> 29)

#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_SLOT_CLK_CONFIG(x)\
	(((x) << 28) & GENMASK(28, 28))
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_SLOT_CLK_CONFIG_M\
	GENMASK(28, 28)
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_SLOT_CLK_CONFIG_X(x)\
	(((x) & GENMASK(28, 28)) >> 28)

#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_TRAINING(x)\
	(((x) << 27) & GENMASK(27, 27))
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_TRAINING_M\
	GENMASK(27, 27)
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_TRAINING_X(x)\
	(((x) & GENMASK(27, 27)) >> 27)

#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_NEGO_LINK_WIDTH(x)\
	(((x) << 20) & GENMASK(25, 20))
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_NEGO_LINK_WIDTH_M\
	GENMASK(25, 20)
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_NEGO_LINK_WIDTH_X(x)\
	(((x) & GENMASK(25, 20)) >> 20)

#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_SPEED(x)\
	(((x) << 16) & GENMASK(19, 16))
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_SPEED_M\
	GENMASK(19, 16)
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_SPEED_X(x)\
	(((x) & GENMASK(19, 16)) >> 16)

#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DRS_SIGNALING_CONTROL(x)\
	(((x) << 14) & GENMASK(15, 14))
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DRS_SIGNALING_CONTROL_M\
	GENMASK(15, 14)
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DRS_SIGNALING_CONTROL_X(x)\
	(((x) & GENMASK(15, 14)) >> 14)

#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_INT_EN(x)\
	(((x) << 11) & GENMASK(11, 11))
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_INT_EN_M\
	GENMASK(11, 11)
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_INT_EN_X(x)\
	(((x) & GENMASK(11, 11)) >> 11)

#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_INT_EN(x)\
	(((x) << 10) & GENMASK(10, 10))
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_INT_EN_M\
	GENMASK(10, 10)
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_INT_EN_X(x)\
	(((x) & GENMASK(10, 10)) >> 10)

#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_HW_AUTO_WIDTH_DISABLE(x)\
	(((x) << 9) & GENMASK(9, 9))
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_HW_AUTO_WIDTH_DISABLE_M\
	GENMASK(9, 9)
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_HW_AUTO_WIDTH_DISABLE_X(x)\
	(((x) & GENMASK(9, 9)) >> 9)

#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EN_CLK_POWER_MAN(x)\
	(((x) << 8) & GENMASK(8, 8))
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EN_CLK_POWER_MAN_M\
	GENMASK(8, 8)
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EN_CLK_POWER_MAN_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EXTENDED_SYNCH(x)\
	(((x) << 7) & GENMASK(7, 7))
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EXTENDED_SYNCH_M\
	GENMASK(7, 7)
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EXTENDED_SYNCH_X(x)\
	(((x) & GENMASK(7, 7)) >> 7)

#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_COMMON_CLK_CONFIG(x)\
	(((x) << 6) & GENMASK(6, 6))
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_COMMON_CLK_CONFIG_M\
	GENMASK(6, 6)
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_COMMON_CLK_CONFIG_X(x)\
	(((x) & GENMASK(6, 6)) >> 6)

#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RETRAIN_LINK(x)\
	(((x) << 5) & GENMASK(5, 5))
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RETRAIN_LINK_M\
	GENMASK(5, 5)
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RETRAIN_LINK_X(x)\
	(((x) & GENMASK(5, 5)) >> 5)

#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_DISABLE(x)\
	(((x) << 4) & GENMASK(4, 4))
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_DISABLE_M\
	GENMASK(4, 4)
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_DISABLE_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RCB(x)\
	(((x) << 3) & GENMASK(3, 3))
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RCB_M GENMASK(3, 3)
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RCB_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_CONTROL(x)\
	((x) & GENMASK(1, 0))
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_CONTROL_M\
	GENMASK(1, 0)
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_CONTROL_X(x)\
	((x) & GENMASK(1, 0))

/*      PCIE_DBI:PF0_PCIE_CAP:DEVICE_CAPABILITIES2_REG */
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG(t) (t + 0x94)

#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_REQ_SUPPORT(x)\
	(((x) << 17) & GENMASK(17, 17))
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_REQ_SUPPORT_M\
	GENMASK(17, 17)
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_REQ_SUPPORT_X(x)\
	(((x) & GENMASK(17, 17)) >> 17)

#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_COMP_SUPPORT(x)\
	(((x) << 16) & GENMASK(16, 16))
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_COMP_SUPPORT_M\
	GENMASK(16, 16)
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_COMP_SUPPORT_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_LN_SYS_CLS(x)\
	(((x) << 14) & GENMASK(15, 14))
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_LN_SYS_CLS_M GENMASK(15, 14)
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_LN_SYS_CLS_X(x)\
	(((x) & GENMASK(15, 14)) >> 14)

#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_1(x)\
	(((x) << 13) & GENMASK(13, 13))
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_1_M\
	GENMASK(13, 13)
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_1_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_0(x)\
	(((x) << 12) & GENMASK(12, 12))
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_0_M\
	GENMASK(12, 12)
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_0_X(x)\
	(((x) & GENMASK(12, 12)) >> 12)

#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_NO_RO_EN_PR2PR_PAR(x)\
	(((x) << 10) & GENMASK(10, 10))
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_NO_RO_EN_PR2PR_PAR_M\
	GENMASK(10, 10)
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_NO_RO_EN_PR2PR_PAR_X(x)\
	(((x) & GENMASK(10, 10)) >> 10)

#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_128_CAS_CPL_SUPP(x)\
	(((x) << 9) & GENMASK(9, 9))
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_128_CAS_CPL_SUPP_M\
	GENMASK(9, 9)
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_128_CAS_CPL_SUPP_X(x)\
	(((x) & GENMASK(9, 9)) >> 9)

#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_64_ATOMIC_CPL_SUPP(x)\
	(((x) << 8) & GENMASK(8, 8))
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_64_ATOMIC_CPL_SUPP_M\
	GENMASK(8, 8)
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_64_ATOMIC_CPL_SUPP_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_32_ATOMIC_CPL_SUPP(x)\
	(((x) << 7) & GENMASK(7, 7))
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_32_ATOMIC_CPL_SUPP_M\
	GENMASK(7, 7)
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_32_ATOMIC_CPL_SUPP_X(x)\
	(((x) & GENMASK(7, 7)) >> 7)

#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ATOMIC_ROUTING_SUPP(x)\
	(((x) << 6) & GENMASK(6, 6))
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ATOMIC_ROUTING_SUPP_M\
	GENMASK(6, 6)
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ATOMIC_ROUTING_SUPP_X(x)\
	(((x) & GENMASK(6, 6)) >> 6)

#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT(x)\
	(((x) << 5) & GENMASK(5, 5))
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT_M\
	GENMASK(5, 5)
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT_X(x)\
	(((x) & GENMASK(5, 5)) >> 5)

#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE_SUPPORT(x)\
	(((x) << 4) & GENMASK(4, 4))
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE_SUPPORT_M\
	GENMASK(4, 4)
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE_SUPPORT_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_RANGE(x)\
	((x) & GENMASK(3, 0))
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_RANGE_M\
	GENMASK(3, 0)
#define PCIE_DBI_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_RANGE_X(x)\
	((x) & GENMASK(3, 0))

/*      PCIE_DBI:PF0_PCIE_CAP:DEVICE_CONTROL2_DEVICE_STATUS2_REG */
#define PCIE_DBI_DEVICE_CONTROL2_DEVICE_STATUS2_REG(t) (t + 0x98)

#define PCIE_DBI_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT_CS(x)\
	(((x) << 5) & GENMASK(5, 5))
#define PCIE_DBI_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT_CS_M\
	GENMASK(5, 5)
#define PCIE_DBI_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT_CS_X(x)\
	(((x) & GENMASK(5, 5)) >> 5)

#define PCIE_DBI_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE(x)\
	(((x) << 4) & GENMASK(4, 4))
#define PCIE_DBI_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE_M\
	GENMASK(4, 4)
#define PCIE_DBI_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define PCIE_DBI_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_VALUE(x)\
	((x) & GENMASK(3, 0))
#define PCIE_DBI_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_VALUE_M\
	GENMASK(3, 0)
#define PCIE_DBI_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_VALUE_X(x)\
	((x) & GENMASK(3, 0))

/*      PCIE_DBI:PF0_PCIE_CAP:LINK_CAPABILITIES2_REG */
#define PCIE_DBI_LINK_CAPABILITIES2_REG(t) (t + 0x9c)

#define PCIE_DBI_LINK_CAPABILITIES2_REG_PCIE_CAP_CROSS_LINK_SUPPORT(x)\
	(((x) << 8) & GENMASK(8, 8))
#define PCIE_DBI_LINK_CAPABILITIES2_REG_PCIE_CAP_CROSS_LINK_SUPPORT_M\
	GENMASK(8, 8)
#define PCIE_DBI_LINK_CAPABILITIES2_REG_PCIE_CAP_CROSS_LINK_SUPPORT_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define PCIE_DBI_LINK_CAPABILITIES2_REG_PCIE_CAP_SUPPORT_LINK_SPEED_VECTOR(x)\
	(((x) << 1) & GENMASK(7, 1))
#define PCIE_DBI_LINK_CAPABILITIES2_REG_PCIE_CAP_SUPPORT_LINK_SPEED_VECTOR_M\
	GENMASK(7, 1)
#define PCIE_DBI_LINK_CAPABILITIES2_REG_PCIE_CAP_SUPPORT_LINK_SPEED_VECTOR_X(x)\
	(((x) & GENMASK(7, 1)) >> 1)

/*      PCIE_DBI:PF0_PCIE_CAP:LINK_CONTROL2_LINK_STATUS2_REG */
#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG(t) (t + 0xa0)

#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_CURR_DEEMPHASIS(x)\
	(((x) << 16) & GENMASK(16, 16))
#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_CURR_DEEMPHASIS_M\
	GENMASK(16, 16)
#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_CURR_DEEMPHASIS_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_PRESET(x)\
	(((x) << 12) & GENMASK(15, 12))
#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_PRESET_M\
	GENMASK(15, 12)
#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_PRESET_X(x)\
	(((x) & GENMASK(15, 12)) >> 12)

#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_SOS(x)\
	(((x) << 11) & GENMASK(11, 11))
#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_SOS_M\
	GENMASK(11, 11)
#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_SOS_X(x)\
	(((x) & GENMASK(11, 11)) >> 11)

#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_MODIFIED_COMPLIANCE(x)\
	(((x) << 10) & GENMASK(10, 10))
#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_MODIFIED_COMPLIANCE_M\
	GENMASK(10, 10)
#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_MODIFIED_COMPLIANCE_X(x)\
	(((x) & GENMASK(10, 10)) >> 10)

#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TX_MARGIN(x)\
	(((x) << 7) & GENMASK(9, 7))
#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TX_MARGIN_M\
	GENMASK(9, 7)
#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TX_MARGIN_X(x)\
	(((x) & GENMASK(9, 7)) >> 7)

#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_SEL_DEEMPHASIS(x)\
	(((x) << 6) & GENMASK(6, 6))
#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_SEL_DEEMPHASIS_M\
	GENMASK(6, 6)
#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_SEL_DEEMPHASIS_X(x)\
	(((x) & GENMASK(6, 6)) >> 6)

#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_HW_AUTO_SPEED_DISABLE(x)\
	(((x) << 5) & GENMASK(5, 5))
#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_HW_AUTO_SPEED_DISABLE_M\
	GENMASK(5, 5)
#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_HW_AUTO_SPEED_DISABLE_X(x)\
	(((x) & GENMASK(5, 5)) >> 5)

#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_COMPLIANCE(x)\
	(((x) << 4) & GENMASK(4, 4))
#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_COMPLIANCE_M\
	GENMASK(4, 4)
#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_COMPLIANCE_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TARGET_LINK_SPEED(x)\
	((x) & GENMASK(3, 0))
#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TARGET_LINK_SPEED_M\
	GENMASK(3, 0)
#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TARGET_LINK_SPEED_X(x)\
	((x) & GENMASK(3, 0))

/*      PCIE_DBI:PF0_AER_CAP:AER_EXT_CAP_HDR_OFF */
#define PCIE_DBI_AER_EXT_CAP_HDR_OFF(t) (t + 0x100)

#define PCIE_DBI_AER_EXT_CAP_HDR_OFF_NEXT_OFFSET(x)\
	(((x) << 20) & GENMASK(31, 20))
#define PCIE_DBI_AER_EXT_CAP_HDR_OFF_NEXT_OFFSET_M GENMASK(31, 20)
#define PCIE_DBI_AER_EXT_CAP_HDR_OFF_NEXT_OFFSET_X(x)\
	(((x) & GENMASK(31, 20)) >> 20)

#define PCIE_DBI_AER_EXT_CAP_HDR_OFF_CAP_VERSION(x)\
	(((x) << 16) & GENMASK(19, 16))
#define PCIE_DBI_AER_EXT_CAP_HDR_OFF_CAP_VERSION_M GENMASK(19, 16)
#define PCIE_DBI_AER_EXT_CAP_HDR_OFF_CAP_VERSION_X(x)\
	(((x) & GENMASK(19, 16)) >> 16)

#define PCIE_DBI_AER_EXT_CAP_HDR_OFF_CAP_ID(x)   ((x) & GENMASK(15, 0))
#define PCIE_DBI_AER_EXT_CAP_HDR_OFF_CAP_ID_M    GENMASK(15, 0)
#define PCIE_DBI_AER_EXT_CAP_HDR_OFF_CAP_ID_X(x) ((x) & GENMASK(15, 0))

/*      PCIE_DBI:PF0_AER_CAP:UNCORR_ERR_STATUS_OFF */
#define PCIE_DBI_UNCORR_ERR_STATUS_OFF(t) (t + 0x104)

#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_INTERNAL_ERR_STATUS(x)\
	(((x) << 22) & GENMASK(22, 22))
#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_INTERNAL_ERR_STATUS_M GENMASK(22, 22)
#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_INTERNAL_ERR_STATUS_X(x)\
	(((x) & GENMASK(22, 22)) >> 22)

#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_UNSUPPORTED_REQ_ERR_STATUS(x)\
	(((x) << 20) & GENMASK(20, 20))
#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_UNSUPPORTED_REQ_ERR_STATUS_M\
	GENMASK(20, 20)
#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_UNSUPPORTED_REQ_ERR_STATUS_X(x)\
	(((x) & GENMASK(20, 20)) >> 20)

#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_ECRC_ERR_STATUS(x)\
	(((x) << 19) & GENMASK(19, 19))
#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_ECRC_ERR_STATUS_M GENMASK(19, 19)
#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_ECRC_ERR_STATUS_X(x)\
	(((x) & GENMASK(19, 19)) >> 19)

#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_MALF_TLP_ERR_STATUS(x)\
	(((x) << 18) & GENMASK(18, 18))
#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_MALF_TLP_ERR_STATUS_M GENMASK(18, 18)
#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_MALF_TLP_ERR_STATUS_X(x)\
	(((x) & GENMASK(18, 18)) >> 18)

#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_REC_OVERFLOW_ERR_STATUS(x)\
	(((x) << 17) & GENMASK(17, 17))
#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_REC_OVERFLOW_ERR_STATUS_M GENMASK(17, 17)
#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_REC_OVERFLOW_ERR_STATUS_X(x)\
	(((x) & GENMASK(17, 17)) >> 17)

#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_UNEXP_CMPLT_ERR_STATUS(x)\
	(((x) << 16) & GENMASK(16, 16))
#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_UNEXP_CMPLT_ERR_STATUS_M GENMASK(16, 16)
#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_UNEXP_CMPLT_ERR_STATUS_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_CMPLT_ABORT_ERR_STATUS(x)\
	(((x) << 15) & GENMASK(15, 15))
#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_CMPLT_ABORT_ERR_STATUS_M GENMASK(15, 15)
#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_CMPLT_ABORT_ERR_STATUS_X(x)\
	(((x) & GENMASK(15, 15)) >> 15)

#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_CMPLT_TIMEOUT_ERR_STATUS(x)\
	(((x) << 14) & GENMASK(14, 14))
#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_CMPLT_TIMEOUT_ERR_STATUS_M\
	GENMASK(14, 14)
#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_CMPLT_TIMEOUT_ERR_STATUS_X(x)\
	(((x) & GENMASK(14, 14)) >> 14)

#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_FC_PROTOCOL_ERR_STATUS(x)\
	(((x) << 13) & GENMASK(13, 13))
#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_FC_PROTOCOL_ERR_STATUS_M GENMASK(13, 13)
#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_FC_PROTOCOL_ERR_STATUS_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_POIS_TLP_ERR_STATUS(x)\
	(((x) << 12) & GENMASK(12, 12))
#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_POIS_TLP_ERR_STATUS_M GENMASK(12, 12)
#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_POIS_TLP_ERR_STATUS_X(x)\
	(((x) & GENMASK(12, 12)) >> 12)

#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_SURPRISE_DOWN_ERR_STATUS(x)\
	(((x) << 5) & GENMASK(5, 5))
#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_SURPRISE_DOWN_ERR_STATUS_M GENMASK(5, 5)
#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_SURPRISE_DOWN_ERR_STATUS_X(x)\
	(((x) & GENMASK(5, 5)) >> 5)

#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_DL_PROTOCOL_ERR_STATUS(x)\
	(((x) << 4) & GENMASK(4, 4))
#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_DL_PROTOCOL_ERR_STATUS_M GENMASK(4, 4)
#define PCIE_DBI_UNCORR_ERR_STATUS_OFF_DL_PROTOCOL_ERR_STATUS_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

/*      PCIE_DBI:PF0_AER_CAP:UNCORR_ERR_MASK_OFF */
#define PCIE_DBI_UNCORR_ERR_MASK_OFF(t) (t + 0x108)

#define PCIE_DBI_UNCORR_ERR_MASK_OFF_TLP_PRFX_BLOCKED_ERR_MASK(x)\
	(((x) << 25) & GENMASK(25, 25))
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_TLP_PRFX_BLOCKED_ERR_MASK_M GENMASK(25, 25)
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_TLP_PRFX_BLOCKED_ERR_MASK_X(x)\
	(((x) & GENMASK(25, 25)) >> 25)

#define PCIE_DBI_UNCORR_ERR_MASK_OFF_ATOMIC_EGRESS_BLOCKED_ERR_MASK(x)\
	(((x) << 24) & GENMASK(24, 24))
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_ATOMIC_EGRESS_BLOCKED_ERR_MASK_M\
	GENMASK(24, 24)
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_ATOMIC_EGRESS_BLOCKED_ERR_MASK_X(x)\
	(((x) & GENMASK(24, 24)) >> 24)

#define PCIE_DBI_UNCORR_ERR_MASK_OFF_INTERNAL_ERR_MASK(x)\
	(((x) << 22) & GENMASK(22, 22))
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_INTERNAL_ERR_MASK_M GENMASK(22, 22)
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_INTERNAL_ERR_MASK_X(x)\
	(((x) & GENMASK(22, 22)) >> 22)

#define PCIE_DBI_UNCORR_ERR_MASK_OFF_UNSUPPORTED_REQ_ERR_MASK(x)\
	(((x) << 20) & GENMASK(20, 20))
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_UNSUPPORTED_REQ_ERR_MASK_M GENMASK(20, 20)
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_UNSUPPORTED_REQ_ERR_MASK_X(x)\
	(((x) & GENMASK(20, 20)) >> 20)

#define PCIE_DBI_UNCORR_ERR_MASK_OFF_ECRC_ERR_MASK(x)\
	(((x) << 19) & GENMASK(19, 19))
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_ECRC_ERR_MASK_M GENMASK(19, 19)
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_ECRC_ERR_MASK_X(x)\
	(((x) & GENMASK(19, 19)) >> 19)

#define PCIE_DBI_UNCORR_ERR_MASK_OFF_MALF_TLP_ERR_MASK(x)\
	(((x) << 18) & GENMASK(18, 18))
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_MALF_TLP_ERR_MASK_M GENMASK(18, 18)
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_MALF_TLP_ERR_MASK_X(x)\
	(((x) & GENMASK(18, 18)) >> 18)

#define PCIE_DBI_UNCORR_ERR_MASK_OFF_REC_OVERFLOW_ERR_MASK(x)\
	(((x) << 17) & GENMASK(17, 17))
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_REC_OVERFLOW_ERR_MASK_M GENMASK(17, 17)
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_REC_OVERFLOW_ERR_MASK_X(x)\
	(((x) & GENMASK(17, 17)) >> 17)

#define PCIE_DBI_UNCORR_ERR_MASK_OFF_UNEXP_CMPLT_ERR_MASK(x)\
	(((x) << 16) & GENMASK(16, 16))
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_UNEXP_CMPLT_ERR_MASK_M GENMASK(16, 16)
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_UNEXP_CMPLT_ERR_MASK_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define PCIE_DBI_UNCORR_ERR_MASK_OFF_CMPLT_ABORT_ERR_MASK(x)\
	(((x) << 15) & GENMASK(15, 15))
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_CMPLT_ABORT_ERR_MASK_M GENMASK(15, 15)
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_CMPLT_ABORT_ERR_MASK_X(x)\
	(((x) & GENMASK(15, 15)) >> 15)

#define PCIE_DBI_UNCORR_ERR_MASK_OFF_CMPLT_TIMEOUT_ERR_MASK(x)\
	(((x) << 14) & GENMASK(14, 14))
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_CMPLT_TIMEOUT_ERR_MASK_M GENMASK(14, 14)
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_CMPLT_TIMEOUT_ERR_MASK_X(x)\
	(((x) & GENMASK(14, 14)) >> 14)

#define PCIE_DBI_UNCORR_ERR_MASK_OFF_FC_PROTOCOL_ERR_MASK(x)\
	(((x) << 13) & GENMASK(13, 13))
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_FC_PROTOCOL_ERR_MASK_M GENMASK(13, 13)
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_FC_PROTOCOL_ERR_MASK_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define PCIE_DBI_UNCORR_ERR_MASK_OFF_POIS_TLP_ERR_MASK(x)\
	(((x) << 12) & GENMASK(12, 12))
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_POIS_TLP_ERR_MASK_M GENMASK(12, 12)
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_POIS_TLP_ERR_MASK_X(x)\
	(((x) & GENMASK(12, 12)) >> 12)

#define PCIE_DBI_UNCORR_ERR_MASK_OFF_SURPRISE_DOWN_ERR_MASK(x)\
	(((x) << 5) & GENMASK(5, 5))
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_SURPRISE_DOWN_ERR_MASK_M GENMASK(5, 5)
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_SURPRISE_DOWN_ERR_MASK_X(x)\
	(((x) & GENMASK(5, 5)) >> 5)

#define PCIE_DBI_UNCORR_ERR_MASK_OFF_DL_PROTOCOL_ERR_MASK(x)\
	(((x) << 4) & GENMASK(4, 4))
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_DL_PROTOCOL_ERR_MASK_M GENMASK(4, 4)
#define PCIE_DBI_UNCORR_ERR_MASK_OFF_DL_PROTOCOL_ERR_MASK_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

/*      PCIE_DBI:PF0_AER_CAP:UNCORR_ERR_SEV_OFF */
#define PCIE_DBI_UNCORR_ERR_SEV_OFF(t) (t + 0x10c)

#define PCIE_DBI_UNCORR_ERR_SEV_OFF_TLP_PRFX_BLOCKED_ERR_SEVERITY(x)\
	(((x) << 25) & GENMASK(25, 25))
#define PCIE_DBI_UNCORR_ERR_SEV_OFF_TLP_PRFX_BLOCKED_ERR_SEVERITY_M\
	GENMASK(25, 25)
#define PCIE_DBI_UNCORR_ERR_SEV_OFF_TLP_PRFX_BLOCKED_ERR_SEVERITY_X(x)\
	(((x) & GENMASK(25, 25)) >> 25)

#define PCIE_DBI_UNCORR_ERR_SEV_OFF_INTERNAL_ERR_SEVERITY(x)\
	(((x) << 22) & GENMASK(22, 22))
#define PCIE_DBI_UNCORR_ERR_SEV_OFF_INTERNAL_ERR_SEVERITY_M GENMASK(22, 22)
#define PCIE_DBI_UNCORR_ERR_SEV_OFF_INTERNAL_ERR_SEVERITY_X(x)\
	(((x) & GENMASK(22, 22)) >> 22)

#define PCIE_DBI_UNCORR_ERR_SEV_OFF_UNSUPPORTED_REQ_ERR_SEVERITY(x)\
	(((x) << 20) & GENMASK(20, 20))
#define PCIE_DBI_UNCORR_ERR_SEV_OFF_UNSUPPORTED_REQ_ERR_SEVERITY_M\
	GENMASK(20, 20)
#define PCIE_DBI_UNCORR_ERR_SEV_OFF_UNSUPPORTED_REQ_ERR_SEVERITY_X(x)\
	(((x) & GENMASK(20, 20)) >> 20)

#define PCIE_DBI_UNCORR_ERR_SEV_OFF_ECRC_ERR_SEVERITY(x)\
	(((x) << 19) & GENMASK(19, 19))
#define PCIE_DBI_UNCORR_ERR_SEV_OFF_ECRC_ERR_SEVERITY_M GENMASK(19, 19)
#define PCIE_DBI_UNCORR_ERR_SEV_OFF_ECRC_ERR_SEVERITY_X(x)\
	(((x) & GENMASK(19, 19)) >> 19)

#define PCIE_DBI_UNCORR_ERR_SEV_OFF_MALF_TLP_ERR_SEVERITY(x)\
	(((x) << 18) & GENMASK(18, 18))
#define PCIE_DBI_UNCORR_ERR_SEV_OFF_MALF_TLP_ERR_SEVERITY_M GENMASK(18, 18)
#define PCIE_DBI_UNCORR_ERR_SEV_OFF_MALF_TLP_ERR_SEVERITY_X(x)\
	(((x) & GENMASK(18, 18)) >> 18)

#define PCIE_DBI_UNCORR_ERR_SEV_OFF_REC_OVERFLOW_ERR_SEVERITY(x)\
	(((x) << 17) & GENMASK(17, 17))
#define PCIE_DBI_UNCORR_ERR_SEV_OFF_REC_OVERFLOW_ERR_SEVERITY_M GENMASK(17, 17)
#define PCIE_DBI_UNCORR_ERR_SEV_OFF_REC_OVERFLOW_ERR_SEVERITY_X(x)\
	(((x) & GENMASK(17, 17)) >> 17)

#define PCIE_DBI_UNCORR_ERR_SEV_OFF_UNEXP_CMPLT_ERR_SEVERITY(x)\
	(((x) << 16) & GENMASK(16, 16))
#define PCIE_DBI_UNCORR_ERR_SEV_OFF_UNEXP_CMPLT_ERR_SEVERITY_M GENMASK(16, 16)
#define PCIE_DBI_UNCORR_ERR_SEV_OFF_UNEXP_CMPLT_ERR_SEVERITY_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define PCIE_DBI_UNCORR_ERR_SEV_OFF_CMPLT_ABORT_ERR_SEVERITY(x)\
	(((x) << 15) & GENMASK(15, 15))
#define PCIE_DBI_UNCORR_ERR_SEV_OFF_CMPLT_ABORT_ERR_SEVERITY_M GENMASK(15, 15)
#define PCIE_DBI_UNCORR_ERR_SEV_OFF_CMPLT_ABORT_ERR_SEVERITY_X(x)\
	(((x) & GENMASK(15, 15)) >> 15)

#define PCIE_DBI_UNCORR_ERR_SEV_OFF_CMPLT_TIMEOUT_ERR_SEVERITY(x)\
	(((x) << 14) & GENMASK(14, 14))
#define PCIE_DBI_UNCORR_ERR_SEV_OFF_CMPLT_TIMEOUT_ERR_SEVERITY_M GENMASK(14, 14)
#define PCIE_DBI_UNCORR_ERR_SEV_OFF_CMPLT_TIMEOUT_ERR_SEVERITY_X(x)\
	(((x) & GENMASK(14, 14)) >> 14)

#define PCIE_DBI_UNCORR_ERR_SEV_OFF_FC_PROTOCOL_ERR_SEVERITY(x)\
	(((x) << 13) & GENMASK(13, 13))
#define PCIE_DBI_UNCORR_ERR_SEV_OFF_FC_PROTOCOL_ERR_SEVERITY_M GENMASK(13, 13)
#define PCIE_DBI_UNCORR_ERR_SEV_OFF_FC_PROTOCOL_ERR_SEVERITY_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define PCIE_DBI_UNCORR_ERR_SEV_OFF_POIS_TLP_ERR_SEVERITY(x)\
	(((x) << 12) & GENMASK(12, 12))
#define PCIE_DBI_UNCORR_ERR_SEV_OFF_POIS_TLP_ERR_SEVERITY_M GENMASK(12, 12)
#define PCIE_DBI_UNCORR_ERR_SEV_OFF_POIS_TLP_ERR_SEVERITY_X(x)\
	(((x) & GENMASK(12, 12)) >> 12)

#define PCIE_DBI_UNCORR_ERR_SEV_OFF_SURPRISE_DOWN_ERR_SVRITY(x)\
	(((x) << 5) & GENMASK(5, 5))
#define PCIE_DBI_UNCORR_ERR_SEV_OFF_SURPRISE_DOWN_ERR_SVRITY_M GENMASK(5, 5)
#define PCIE_DBI_UNCORR_ERR_SEV_OFF_SURPRISE_DOWN_ERR_SVRITY_X(x)\
	(((x) & GENMASK(5, 5)) >> 5)

#define PCIE_DBI_UNCORR_ERR_SEV_OFF_DL_PROTOCOL_ERR_SEVERITY(x)\
	(((x) << 4) & GENMASK(4, 4))
#define PCIE_DBI_UNCORR_ERR_SEV_OFF_DL_PROTOCOL_ERR_SEVERITY_M GENMASK(4, 4)
#define PCIE_DBI_UNCORR_ERR_SEV_OFF_DL_PROTOCOL_ERR_SEVERITY_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

/*      PCIE_DBI:PF0_AER_CAP:CORR_ERR_STATUS_OFF */
#define PCIE_DBI_CORR_ERR_STATUS_OFF(t) (t + 0x110)

#define PCIE_DBI_CORR_ERR_STATUS_OFF_HEADER_LOG_OVERFLOW_STATUS(x)\
	(((x) << 15) & GENMASK(15, 15))
#define PCIE_DBI_CORR_ERR_STATUS_OFF_HEADER_LOG_OVERFLOW_STATUS_M\
	GENMASK(15, 15)
#define PCIE_DBI_CORR_ERR_STATUS_OFF_HEADER_LOG_OVERFLOW_STATUS_X(x)\
	(((x) & GENMASK(15, 15)) >> 15)

#define PCIE_DBI_CORR_ERR_STATUS_OFF_CORRECTED_INT_ERR_STATUS(x)\
	(((x) << 14) & GENMASK(14, 14))
#define PCIE_DBI_CORR_ERR_STATUS_OFF_CORRECTED_INT_ERR_STATUS_M GENMASK(14, 14)
#define PCIE_DBI_CORR_ERR_STATUS_OFF_CORRECTED_INT_ERR_STATUS_X(x)\
	(((x) & GENMASK(14, 14)) >> 14)

#define PCIE_DBI_CORR_ERR_STATUS_OFF_ADVISORY_NON_FATAL_ERR_STATUS(x)\
	(((x) << 13) & GENMASK(13, 13))
#define PCIE_DBI_CORR_ERR_STATUS_OFF_ADVISORY_NON_FATAL_ERR_STATUS_M\
	GENMASK(13, 13)
#define PCIE_DBI_CORR_ERR_STATUS_OFF_ADVISORY_NON_FATAL_ERR_STATUS_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define PCIE_DBI_CORR_ERR_STATUS_OFF_RPL_TIMER_TIMEOUT_STATUS(x)\
	(((x) << 12) & GENMASK(12, 12))
#define PCIE_DBI_CORR_ERR_STATUS_OFF_RPL_TIMER_TIMEOUT_STATUS_M GENMASK(12, 12)
#define PCIE_DBI_CORR_ERR_STATUS_OFF_RPL_TIMER_TIMEOUT_STATUS_X(x)\
	(((x) & GENMASK(12, 12)) >> 12)

#define PCIE_DBI_CORR_ERR_STATUS_OFF_REPLAY_NO_ROLEOVER_STATUS(x)\
	(((x) << 8) & GENMASK(8, 8))
#define PCIE_DBI_CORR_ERR_STATUS_OFF_REPLAY_NO_ROLEOVER_STATUS_M GENMASK(8, 8)
#define PCIE_DBI_CORR_ERR_STATUS_OFF_REPLAY_NO_ROLEOVER_STATUS_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define PCIE_DBI_CORR_ERR_STATUS_OFF_BAD_DLLP_STATUS(x)\
	(((x) << 7) & GENMASK(7, 7))
#define PCIE_DBI_CORR_ERR_STATUS_OFF_BAD_DLLP_STATUS_M GENMASK(7, 7)
#define PCIE_DBI_CORR_ERR_STATUS_OFF_BAD_DLLP_STATUS_X(x)\
	(((x) & GENMASK(7, 7)) >> 7)

#define PCIE_DBI_CORR_ERR_STATUS_OFF_BAD_TLP_STATUS(x)\
	(((x) << 6) & GENMASK(6, 6))
#define PCIE_DBI_CORR_ERR_STATUS_OFF_BAD_TLP_STATUS_M GENMASK(6, 6)
#define PCIE_DBI_CORR_ERR_STATUS_OFF_BAD_TLP_STATUS_X(x)\
	(((x) & GENMASK(6, 6)) >> 6)

#define PCIE_DBI_CORR_ERR_STATUS_OFF_RX_ERR_STATUS(x) ((x) & GENMASK(0, 0))
#define PCIE_DBI_CORR_ERR_STATUS_OFF_RX_ERR_STATUS_M GENMASK(0, 0)
#define PCIE_DBI_CORR_ERR_STATUS_OFF_RX_ERR_STATUS_X(x) ((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_AER_CAP:CORR_ERR_MASK_OFF */
#define PCIE_DBI_CORR_ERR_MASK_OFF(t) (t + 0x114)

#define PCIE_DBI_CORR_ERR_MASK_OFF_HEADER_LOG_OVERFLOW_MASK(x)\
	(((x) << 15) & GENMASK(15, 15))
#define PCIE_DBI_CORR_ERR_MASK_OFF_HEADER_LOG_OVERFLOW_MASK_M GENMASK(15, 15)
#define PCIE_DBI_CORR_ERR_MASK_OFF_HEADER_LOG_OVERFLOW_MASK_X(x)\
	(((x) & GENMASK(15, 15)) >> 15)

#define PCIE_DBI_CORR_ERR_MASK_OFF_CORRECTED_INT_ERR_MASK(x)\
	(((x) << 14) & GENMASK(14, 14))
#define PCIE_DBI_CORR_ERR_MASK_OFF_CORRECTED_INT_ERR_MASK_M GENMASK(14, 14)
#define PCIE_DBI_CORR_ERR_MASK_OFF_CORRECTED_INT_ERR_MASK_X(x)\
	(((x) & GENMASK(14, 14)) >> 14)

#define PCIE_DBI_CORR_ERR_MASK_OFF_ADVISORY_NON_FATAL_ERR_MASK(x)\
	(((x) << 13) & GENMASK(13, 13))
#define PCIE_DBI_CORR_ERR_MASK_OFF_ADVISORY_NON_FATAL_ERR_MASK_M GENMASK(13, 13)
#define PCIE_DBI_CORR_ERR_MASK_OFF_ADVISORY_NON_FATAL_ERR_MASK_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define PCIE_DBI_CORR_ERR_MASK_OFF_RPL_TIMER_TIMEOUT_MASK(x)\
	(((x) << 12) & GENMASK(12, 12))
#define PCIE_DBI_CORR_ERR_MASK_OFF_RPL_TIMER_TIMEOUT_MASK_M GENMASK(12, 12)
#define PCIE_DBI_CORR_ERR_MASK_OFF_RPL_TIMER_TIMEOUT_MASK_X(x)\
	(((x) & GENMASK(12, 12)) >> 12)

#define PCIE_DBI_CORR_ERR_MASK_OFF_REPLAY_NO_ROLEOVER_MASK(x)\
	(((x) << 8) & GENMASK(8, 8))
#define PCIE_DBI_CORR_ERR_MASK_OFF_REPLAY_NO_ROLEOVER_MASK_M GENMASK(8, 8)
#define PCIE_DBI_CORR_ERR_MASK_OFF_REPLAY_NO_ROLEOVER_MASK_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define PCIE_DBI_CORR_ERR_MASK_OFF_BAD_DLLP_MASK(x) (((x) << 7) & GENMASK(7, 7))
#define PCIE_DBI_CORR_ERR_MASK_OFF_BAD_DLLP_MASK_M GENMASK(7, 7)
#define PCIE_DBI_CORR_ERR_MASK_OFF_BAD_DLLP_MASK_X(x)\
	(((x) & GENMASK(7, 7)) >> 7)

#define PCIE_DBI_CORR_ERR_MASK_OFF_BAD_TLP_MASK(x) (((x) << 6) & GENMASK(6, 6))
#define PCIE_DBI_CORR_ERR_MASK_OFF_BAD_TLP_MASK_M GENMASK(6, 6)
#define PCIE_DBI_CORR_ERR_MASK_OFF_BAD_TLP_MASK_X(x)\
	(((x) & GENMASK(6, 6)) >> 6)

#define PCIE_DBI_CORR_ERR_MASK_OFF_RX_ERR_MASK(x) ((x) & GENMASK(0, 0))
#define PCIE_DBI_CORR_ERR_MASK_OFF_RX_ERR_MASK_M GENMASK(0, 0)
#define PCIE_DBI_CORR_ERR_MASK_OFF_RX_ERR_MASK_X(x) ((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_AER_CAP:ADV_ERR_CAP_CTRL_OFF */
#define PCIE_DBI_ADV_ERR_CAP_CTRL_OFF(t) (t + 0x118)

#define PCIE_DBI_ADV_ERR_CAP_CTRL_OFF_CTO_PRFX_HDR_LOG_CAP(x)\
	(((x) << 12) & GENMASK(12, 12))
#define PCIE_DBI_ADV_ERR_CAP_CTRL_OFF_CTO_PRFX_HDR_LOG_CAP_M GENMASK(12, 12)
#define PCIE_DBI_ADV_ERR_CAP_CTRL_OFF_CTO_PRFX_HDR_LOG_CAP_X(x)\
	(((x) & GENMASK(12, 12)) >> 12)

#define PCIE_DBI_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_EN(x)\
	(((x) << 10) & GENMASK(10, 10))
#define PCIE_DBI_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_EN_M GENMASK(10, 10)
#define PCIE_DBI_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_EN_X(x)\
	(((x) & GENMASK(10, 10)) >> 10)

#define PCIE_DBI_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_CAP(x)\
	(((x) << 9) & GENMASK(9, 9))
#define PCIE_DBI_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_CAP_M GENMASK(9, 9)
#define PCIE_DBI_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_CAP_X(x)\
	(((x) & GENMASK(9, 9)) >> 9)

#define PCIE_DBI_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_EN(x)\
	(((x) << 8) & GENMASK(8, 8))
#define PCIE_DBI_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_EN_M GENMASK(8, 8)
#define PCIE_DBI_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_EN_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define PCIE_DBI_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_CAP(x)\
	(((x) << 7) & GENMASK(7, 7))
#define PCIE_DBI_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_CAP_M GENMASK(7, 7)
#define PCIE_DBI_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_CAP_X(x)\
	(((x) & GENMASK(7, 7)) >> 7)

#define PCIE_DBI_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_EN(x)\
	(((x) << 6) & GENMASK(6, 6))
#define PCIE_DBI_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_EN_M GENMASK(6, 6)
#define PCIE_DBI_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_EN_X(x)\
	(((x) & GENMASK(6, 6)) >> 6)

#define PCIE_DBI_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_CAP(x)\
	(((x) << 5) & GENMASK(5, 5))
#define PCIE_DBI_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_CAP_M GENMASK(5, 5)
#define PCIE_DBI_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_CAP_X(x)\
	(((x) & GENMASK(5, 5)) >> 5)

#define PCIE_DBI_ADV_ERR_CAP_CTRL_OFF_FIRST_ERR_POINTER(x) ((x) & GENMASK(4, 0))
#define PCIE_DBI_ADV_ERR_CAP_CTRL_OFF_FIRST_ERR_POINTER_M GENMASK(4, 0)
#define PCIE_DBI_ADV_ERR_CAP_CTRL_OFF_FIRST_ERR_POINTER_X(x)\
	((x) & GENMASK(4, 0))

/*      PCIE_DBI:PF0_AER_CAP:HDR_LOG_0_OFF */
#define PCIE_DBI_HDR_LOG_0_OFF(t) (t + 0x11c)

#define PCIE_DBI_HDR_LOG_0_OFF_FIRST_DWORD_FOURTH_BYTE(x)\
	(((x) << 24) & GENMASK(31, 24))
#define PCIE_DBI_HDR_LOG_0_OFF_FIRST_DWORD_FOURTH_BYTE_M GENMASK(31, 24)
#define PCIE_DBI_HDR_LOG_0_OFF_FIRST_DWORD_FOURTH_BYTE_X(x)\
	(((x) & GENMASK(31, 24)) >> 24)

#define PCIE_DBI_HDR_LOG_0_OFF_FIRST_DWORD_THIRD_BYTE(x)\
	(((x) << 16) & GENMASK(23, 16))
#define PCIE_DBI_HDR_LOG_0_OFF_FIRST_DWORD_THIRD_BYTE_M GENMASK(23, 16)
#define PCIE_DBI_HDR_LOG_0_OFF_FIRST_DWORD_THIRD_BYTE_X(x)\
	(((x) & GENMASK(23, 16)) >> 16)

#define PCIE_DBI_HDR_LOG_0_OFF_FIRST_DWORD_SECOND_BYTE(x)\
	(((x) << 8) & GENMASK(15, 8))
#define PCIE_DBI_HDR_LOG_0_OFF_FIRST_DWORD_SECOND_BYTE_M GENMASK(15, 8)
#define PCIE_DBI_HDR_LOG_0_OFF_FIRST_DWORD_SECOND_BYTE_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define PCIE_DBI_HDR_LOG_0_OFF_FIRST_DWORD_FIRST_BYTE(x) ((x) & GENMASK(7, 0))
#define PCIE_DBI_HDR_LOG_0_OFF_FIRST_DWORD_FIRST_BYTE_M GENMASK(7, 0)
#define PCIE_DBI_HDR_LOG_0_OFF_FIRST_DWORD_FIRST_BYTE_X(x) ((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_AER_CAP:HDR_LOG_1_OFF */
#define PCIE_DBI_HDR_LOG_1_OFF(t) (t + 0x120)

#define PCIE_DBI_HDR_LOG_1_OFF_SECOND_DWORD_FOURTH_BYTE(x)\
	(((x) << 24) & GENMASK(31, 24))
#define PCIE_DBI_HDR_LOG_1_OFF_SECOND_DWORD_FOURTH_BYTE_M GENMASK(31, 24)
#define PCIE_DBI_HDR_LOG_1_OFF_SECOND_DWORD_FOURTH_BYTE_X(x)\
	(((x) & GENMASK(31, 24)) >> 24)

#define PCIE_DBI_HDR_LOG_1_OFF_SECOND_DWORD_THIRD_BYTE(x)\
	(((x) << 16) & GENMASK(23, 16))
#define PCIE_DBI_HDR_LOG_1_OFF_SECOND_DWORD_THIRD_BYTE_M GENMASK(23, 16)
#define PCIE_DBI_HDR_LOG_1_OFF_SECOND_DWORD_THIRD_BYTE_X(x)\
	(((x) & GENMASK(23, 16)) >> 16)

#define PCIE_DBI_HDR_LOG_1_OFF_SECOND_DWORD_SECOND_BYTE(x)\
	(((x) << 8) & GENMASK(15, 8))
#define PCIE_DBI_HDR_LOG_1_OFF_SECOND_DWORD_SECOND_BYTE_M GENMASK(15, 8)
#define PCIE_DBI_HDR_LOG_1_OFF_SECOND_DWORD_SECOND_BYTE_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define PCIE_DBI_HDR_LOG_1_OFF_SECOND_DWORD_FIRST_BYTE(x) ((x) & GENMASK(7, 0))
#define PCIE_DBI_HDR_LOG_1_OFF_SECOND_DWORD_FIRST_BYTE_M GENMASK(7, 0)
#define PCIE_DBI_HDR_LOG_1_OFF_SECOND_DWORD_FIRST_BYTE_X(x)\
	((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_AER_CAP:HDR_LOG_2_OFF */
#define PCIE_DBI_HDR_LOG_2_OFF(t) (t + 0x124)

#define PCIE_DBI_HDR_LOG_2_OFF_THIRD_DWORD_FOURTH_BYTE(x)\
	(((x) << 24) & GENMASK(31, 24))
#define PCIE_DBI_HDR_LOG_2_OFF_THIRD_DWORD_FOURTH_BYTE_M GENMASK(31, 24)
#define PCIE_DBI_HDR_LOG_2_OFF_THIRD_DWORD_FOURTH_BYTE_X(x)\
	(((x) & GENMASK(31, 24)) >> 24)

#define PCIE_DBI_HDR_LOG_2_OFF_THIRD_DWORD_THIRD_BYTE(x)\
	(((x) << 16) & GENMASK(23, 16))
#define PCIE_DBI_HDR_LOG_2_OFF_THIRD_DWORD_THIRD_BYTE_M GENMASK(23, 16)
#define PCIE_DBI_HDR_LOG_2_OFF_THIRD_DWORD_THIRD_BYTE_X(x)\
	(((x) & GENMASK(23, 16)) >> 16)

#define PCIE_DBI_HDR_LOG_2_OFF_THIRD_DWORD_SECOND_BYTE(x)\
	(((x) << 8) & GENMASK(15, 8))
#define PCIE_DBI_HDR_LOG_2_OFF_THIRD_DWORD_SECOND_BYTE_M GENMASK(15, 8)
#define PCIE_DBI_HDR_LOG_2_OFF_THIRD_DWORD_SECOND_BYTE_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define PCIE_DBI_HDR_LOG_2_OFF_THIRD_DWORD_FIRST_BYTE(x) ((x) & GENMASK(7, 0))
#define PCIE_DBI_HDR_LOG_2_OFF_THIRD_DWORD_FIRST_BYTE_M GENMASK(7, 0)
#define PCIE_DBI_HDR_LOG_2_OFF_THIRD_DWORD_FIRST_BYTE_X(x) ((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_AER_CAP:HDR_LOG_3_OFF */
#define PCIE_DBI_HDR_LOG_3_OFF(t) (t + 0x128)

#define PCIE_DBI_HDR_LOG_3_OFF_FOURTH_DWORD_FOURTH_BYTE(x)\
	(((x) << 24) & GENMASK(31, 24))
#define PCIE_DBI_HDR_LOG_3_OFF_FOURTH_DWORD_FOURTH_BYTE_M GENMASK(31, 24)
#define PCIE_DBI_HDR_LOG_3_OFF_FOURTH_DWORD_FOURTH_BYTE_X(x)\
	(((x) & GENMASK(31, 24)) >> 24)

#define PCIE_DBI_HDR_LOG_3_OFF_FOURTH_DWORD_THIRD_BYTE(x)\
	(((x) << 16) & GENMASK(23, 16))
#define PCIE_DBI_HDR_LOG_3_OFF_FOURTH_DWORD_THIRD_BYTE_M GENMASK(23, 16)
#define PCIE_DBI_HDR_LOG_3_OFF_FOURTH_DWORD_THIRD_BYTE_X(x)\
	(((x) & GENMASK(23, 16)) >> 16)

#define PCIE_DBI_HDR_LOG_3_OFF_FOURTH_DWORD_SECOND_BYTE(x)\
	(((x) << 8) & GENMASK(15, 8))
#define PCIE_DBI_HDR_LOG_3_OFF_FOURTH_DWORD_SECOND_BYTE_M GENMASK(15, 8)
#define PCIE_DBI_HDR_LOG_3_OFF_FOURTH_DWORD_SECOND_BYTE_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define PCIE_DBI_HDR_LOG_3_OFF_FOURTH_DWORD_FIRST_BYTE(x) ((x) & GENMASK(7, 0))
#define PCIE_DBI_HDR_LOG_3_OFF_FOURTH_DWORD_FIRST_BYTE_M GENMASK(7, 0)
#define PCIE_DBI_HDR_LOG_3_OFF_FOURTH_DWORD_FIRST_BYTE_X(x)\
	((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_AER_CAP:TLP_PREFIX_LOG_1_OFF */
#define PCIE_DBI_TLP_PREFIX_LOG_1_OFF(t) (t + 0x138)

#define PCIE_DBI_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FOURTH_BYTE(x)\
	(((x) << 24) & GENMASK(31, 24))
#define PCIE_DBI_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FOURTH_BYTE_M\
	GENMASK(31, 24)
#define PCIE_DBI_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FOURTH_BYTE_X(x)\
	(((x) & GENMASK(31, 24)) >> 24)

#define PCIE_DBI_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_THIRD_BYTE(x)\
	(((x) << 16) & GENMASK(23, 16))
#define PCIE_DBI_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_THIRD_BYTE_M\
	GENMASK(23, 16)
#define PCIE_DBI_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_THIRD_BYTE_X(x)\
	(((x) & GENMASK(23, 16)) >> 16)

#define PCIE_DBI_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_SECOND_BYTE(x)\
	(((x) << 8) & GENMASK(15, 8))
#define PCIE_DBI_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_SECOND_BYTE_M\
	GENMASK(15, 8)
#define PCIE_DBI_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_SECOND_BYTE_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define PCIE_DBI_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FIRST_BYTE(x)\
	((x) & GENMASK(7, 0))
#define PCIE_DBI_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FIRST_BYTE_M\
	GENMASK(7, 0)
#define PCIE_DBI_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FIRST_BYTE_X(x)\
	((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_AER_CAP:TLP_PREFIX_LOG_2_OFF */
#define PCIE_DBI_TLP_PREFIX_LOG_2_OFF(t) (t + 0x13c)

#define PCIE_DBI_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FOURTH_BYTE(x)\
	(((x) << 24) & GENMASK(31, 24))
#define PCIE_DBI_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FOURTH_BYTE_M\
	GENMASK(31, 24)
#define PCIE_DBI_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FOURTH_BYTE_X(x)\
	(((x) & GENMASK(31, 24)) >> 24)

#define PCIE_DBI_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_THIRD_BYTE(x)\
	(((x) << 16) & GENMASK(23, 16))
#define PCIE_DBI_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_THIRD_BYTE_M\
	GENMASK(23, 16)
#define PCIE_DBI_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_THIRD_BYTE_X(x)\
	(((x) & GENMASK(23, 16)) >> 16)

#define PCIE_DBI_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_SECOND_BYTE(x)\
	(((x) << 8) & GENMASK(15, 8))
#define PCIE_DBI_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_SECOND_BYTE_M\
	GENMASK(15, 8)
#define PCIE_DBI_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_SECOND_BYTE_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define PCIE_DBI_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FIRST_BYTE(x)\
	((x) & GENMASK(7, 0))
#define PCIE_DBI_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FIRST_BYTE_M\
	GENMASK(7, 0)
#define PCIE_DBI_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FIRST_BYTE_X(x)\
	((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_AER_CAP:TLP_PREFIX_LOG_3_OFF */
#define PCIE_DBI_TLP_PREFIX_LOG_3_OFF(t) (t + 0x140)

#define PCIE_DBI_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FOURTH_BYTE(x)\
	(((x) << 24) & GENMASK(31, 24))
#define PCIE_DBI_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FOURTH_BYTE_M\
	GENMASK(31, 24)
#define PCIE_DBI_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FOURTH_BYTE_X(x)\
	(((x) & GENMASK(31, 24)) >> 24)

#define PCIE_DBI_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_THIRD_BYTE(x)\
	(((x) << 16) & GENMASK(23, 16))
#define PCIE_DBI_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_THIRD_BYTE_M\
	GENMASK(23, 16)
#define PCIE_DBI_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_THIRD_BYTE_X(x)\
	(((x) & GENMASK(23, 16)) >> 16)

#define PCIE_DBI_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_SECOND_BYTE(x)\
	(((x) << 8) & GENMASK(15, 8))
#define PCIE_DBI_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_SECOND_BYTE_M\
	GENMASK(15, 8)
#define PCIE_DBI_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_SECOND_BYTE_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define PCIE_DBI_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FIRST_BYTE(x)\
	((x) & GENMASK(7, 0))
#define PCIE_DBI_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FIRST_BYTE_M\
	GENMASK(7, 0)
#define PCIE_DBI_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FIRST_BYTE_X(x)\
	((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_AER_CAP:TLP_PREFIX_LOG_4_OFF */
#define PCIE_DBI_TLP_PREFIX_LOG_4_OFF(t) (t + 0x144)

#define PCIE_DBI_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FOURTH_BYTE(x)\
	(((x) << 24) & GENMASK(31, 24))
#define PCIE_DBI_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FOURTH_BYTE_M\
	GENMASK(31, 24)
#define PCIE_DBI_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FOURTH_BYTE_X(x)\
	(((x) & GENMASK(31, 24)) >> 24)

#define PCIE_DBI_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_THIRD_BYTE(x)\
	(((x) << 16) & GENMASK(23, 16))
#define PCIE_DBI_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_THIRD_BYTE_M\
	GENMASK(23, 16)
#define PCIE_DBI_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_THIRD_BYTE_X(x)\
	(((x) & GENMASK(23, 16)) >> 16)

#define PCIE_DBI_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_SECOND_BYTE(x)\
	(((x) << 8) & GENMASK(15, 8))
#define PCIE_DBI_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_SECOND_BYTE_M\
	GENMASK(15, 8)
#define PCIE_DBI_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_SECOND_BYTE_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define PCIE_DBI_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FIRST_BYTE(x)\
	((x) & GENMASK(7, 0))
#define PCIE_DBI_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FIRST_BYTE_M\
	GENMASK(7, 0)
#define PCIE_DBI_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FIRST_BYTE_X(x)\
	((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_MSIX_CAP:PCI_MSIX_CAP_ID_NEXT_CTRL_REG */
#define PCIE_DBI_PCI_MSIX_CAP_ID_NEXT_CTRL_REG(t) (t + 0xb0)

#define PCIE_DBI_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_ENABLE(x)\
	(((x) << 31) & GENMASK(31, 31))
#define PCIE_DBI_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_ENABLE_M GENMASK(31, 31)
#define PCIE_DBI_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_ENABLE_X(x)\
	(((x) & GENMASK(31, 31)) >> 31)

#define PCIE_DBI_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_FUNCTION_MASK(x)\
	(((x) << 30) & GENMASK(30, 30))
#define PCIE_DBI_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_FUNCTION_MASK_M\
	GENMASK(30, 30)
#define PCIE_DBI_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_FUNCTION_MASK_X(x)\
	(((x) & GENMASK(30, 30)) >> 30)

#define PCIE_DBI_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_TABLE_SIZE(x)\
	(((x) << 16) & GENMASK(26, 16))
#define PCIE_DBI_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_TABLE_SIZE_M\
	GENMASK(26, 16)
#define PCIE_DBI_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_TABLE_SIZE_X(x)\
	(((x) & GENMASK(26, 16)) >> 16)

#define PCIE_DBI_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_CAP_NEXT_OFFSET(x)\
	(((x) << 8) & GENMASK(15, 8))
#define PCIE_DBI_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_CAP_NEXT_OFFSET_M\
	GENMASK(15, 8)
#define PCIE_DBI_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_CAP_NEXT_OFFSET_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define PCIE_DBI_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_CAP_ID(x)\
	((x) & GENMASK(7, 0))
#define PCIE_DBI_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_CAP_ID_M GENMASK(7, 0)
#define PCIE_DBI_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_CAP_ID_X(x)\
	((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_MSIX_CAP:MSIX_TABLE_OFFSET_REG */
#define PCIE_DBI_MSIX_TABLE_OFFSET_REG(t) (t + 0xb4)

#define PCIE_DBI_MSIX_TABLE_OFFSET_REG_PCI_MSIX_TABLE_OFFSET(x)\
	(((x) << 3) & GENMASK(31, 3))
#define PCIE_DBI_MSIX_TABLE_OFFSET_REG_PCI_MSIX_TABLE_OFFSET_M GENMASK(31, 3)
#define PCIE_DBI_MSIX_TABLE_OFFSET_REG_PCI_MSIX_TABLE_OFFSET_X(x)\
	(((x) & GENMASK(31, 3)) >> 3)

#define PCIE_DBI_MSIX_TABLE_OFFSET_REG_PCI_MSIX_BIR(x) ((x) & GENMASK(2, 0))
#define PCIE_DBI_MSIX_TABLE_OFFSET_REG_PCI_MSIX_BIR_M GENMASK(2, 0)
#define PCIE_DBI_MSIX_TABLE_OFFSET_REG_PCI_MSIX_BIR_X(x) ((x) & GENMASK(2, 0))

/*      PCIE_DBI:PF0_MSIX_CAP:MSIX_PBA_OFFSET_REG */
#define PCIE_DBI_MSIX_PBA_OFFSET_REG(t) (t + 0xb8)

#define PCIE_DBI_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA_OFFSET(x)\
	(((x) << 3) & GENMASK(31, 3))
#define PCIE_DBI_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA_OFFSET_M GENMASK(31, 3)
#define PCIE_DBI_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA_OFFSET_X(x)\
	(((x) & GENMASK(31, 3)) >> 3)

#define PCIE_DBI_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA_BIR(x) ((x) & GENMASK(2, 0))
#define PCIE_DBI_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA_BIR_M GENMASK(2, 0)
#define PCIE_DBI_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA_BIR_X(x) ((x) & GENMASK(2, 0))

/*      PCIE_DBI:PF0_MSIX_CAP_DBI2:SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG */
#define PCIE_DBI_SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG(t) (t + 0x1000b0)

#define PCIE_DBI_SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_RESERVED1(x)\
	(((x) << 27) & GENMASK(31, 27))
#define PCIE_DBI_SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_RESERVED1_M\
	GENMASK(31, 27)
#define PCIE_DBI_SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_RESERVED1_X(x)\
	(((x) & GENMASK(31, 27)) >> 27)

#define PCIE_DBI_SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_TABLE_SIZE(x)\
	(((x) << 16) & GENMASK(26, 16))
#define PCIE_DBI_SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_TABLE_SIZE_M\
	GENMASK(26, 16)
#define PCIE_DBI_SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_TABLE_SIZE_X(x)\
	(((x) & GENMASK(26, 16)) >> 16)

#define PCIE_DBI_SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_RESERVED0(x)\
	((x) & GENMASK(15, 0))
#define PCIE_DBI_SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_RESERVED0_M\
	GENMASK(15, 0)
#define PCIE_DBI_SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_RESERVED0_X(x)\
	((x) & GENMASK(15, 0))

/*      PCIE_DBI:PF0_MSIX_CAP_DBI2:SHADOW_MSIX_TABLE_OFFSET_REG */
#define PCIE_DBI_SHADOW_MSIX_TABLE_OFFSET_REG(t) (t + 0x1000b4)

#define PCIE_DBI_SHADOW_MSIX_TABLE_OFFSET_REG_PCI_MSIX_TABLE_OFFSET(x)\
	(((x) << 3) & GENMASK(31, 3))
#define PCIE_DBI_SHADOW_MSIX_TABLE_OFFSET_REG_PCI_MSIX_TABLE_OFFSET_M\
	GENMASK(31, 3)
#define PCIE_DBI_SHADOW_MSIX_TABLE_OFFSET_REG_PCI_MSIX_TABLE_OFFSET_X(x)\
	(((x) & GENMASK(31, 3)) >> 3)

#define PCIE_DBI_SHADOW_MSIX_TABLE_OFFSET_REG_PCI_MSIX_BIR(x)\
	((x) & GENMASK(2, 0))
#define PCIE_DBI_SHADOW_MSIX_TABLE_OFFSET_REG_PCI_MSIX_BIR_M GENMASK(2, 0)
#define PCIE_DBI_SHADOW_MSIX_TABLE_OFFSET_REG_PCI_MSIX_BIR_X(x)\
	((x) & GENMASK(2, 0))

/*      PCIE_DBI:PF0_MSIX_CAP_DBI2:SHADOW_MSIX_PBA_OFFSET_REG */
#define PCIE_DBI_SHADOW_MSIX_PBA_OFFSET_REG(t) (t + 0x1000b8)

#define PCIE_DBI_SHADOW_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA_OFFSET(x)\
	(((x) << 3) & GENMASK(31, 3))
#define PCIE_DBI_SHADOW_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA_OFFSET_M GENMASK(31, 3)
#define PCIE_DBI_SHADOW_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA_OFFSET_X(x)\
	(((x) & GENMASK(31, 3)) >> 3)

#define PCIE_DBI_SHADOW_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA_BIR(x)\
	((x) & GENMASK(2, 0))
#define PCIE_DBI_SHADOW_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA_BIR_M GENMASK(2, 0)
#define PCIE_DBI_SHADOW_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA_BIR_X(x)\
	((x) & GENMASK(2, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_REGION_CTRL_1_OFF_OUTBOUND_0 */
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_0(t) (t + 0x300000)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_CTRL_1_FUNC_NUM(x)\
	(((x) << 20) & GENMASK(22, 20))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_CTRL_1_FUNC_NUM_M\
	GENMASK(22, 20)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_CTRL_1_FUNC_NUM_X(x)\
	(((x) & GENMASK(22, 20)) >> 20)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_INCREASE_REGION_SIZE(x)\
	(((x) << 13) & GENMASK(13, 13))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_INCREASE_REGION_SIZE_M\
	GENMASK(13, 13)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_INCREASE_REGION_SIZE_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_ATTR(x)\
	(((x) << 9) & GENMASK(10, 9))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_ATTR_M\
	GENMASK(10, 9)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_ATTR_X(x)\
	(((x) & GENMASK(10, 9)) >> 9)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TD(x)\
	(((x) << 8) & GENMASK(8, 8))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TD_M\
	GENMASK(8, 8)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TD_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TC(x)\
	(((x) << 5) & GENMASK(7, 5))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TC_M\
	GENMASK(7, 5)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TC_X(x)\
	(((x) & GENMASK(7, 5)) >> 5)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TYPE(x)\
	((x) & GENMASK(4, 0))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TYPE_M\
	GENMASK(4, 0)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TYPE_X(x)\
	((x) & GENMASK(4, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_REGION_CTRL_2_OFF_OUTBOUND_0 */
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0(t) (t + 0x300004)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_REGION_EN(x)\
	(((x) << 31) & GENMASK(31, 31))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_REGION_EN_M\
	GENMASK(31, 31)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_REGION_EN_X(x)\
	(((x) & GENMASK(31, 31)) >> 31)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INVERT_MODE(x)\
	(((x) << 29) & GENMASK(29, 29))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INVERT_MODE_M\
	GENMASK(29, 29)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INVERT_MODE_X(x)\
	(((x) & GENMASK(29, 29)) >> 29)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_CFG_SHIFT_MODE(x)\
	(((x) << 28) & GENMASK(28, 28))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_CFG_SHIFT_MODE_M\
	GENMASK(28, 28)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_CFG_SHIFT_MODE_X(x)\
	(((x) & GENMASK(28, 28)) >> 28)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_HEADER_SUBSTITUTE_EN(x)\
	(((x) << 23) & GENMASK(23, 23))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_HEADER_SUBSTITUTE_EN_M\
	GENMASK(23, 23)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_HEADER_SUBSTITUTE_EN_X(x)\
	(((x) & GENMASK(23, 23)) >> 23)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INHIBIT_PAYLOAD(x)\
	(((x) << 22) & GENMASK(22, 22))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INHIBIT_PAYLOAD_M\
	GENMASK(22, 22)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INHIBIT_PAYLOAD_X(x)\
	(((x) & GENMASK(22, 22)) >> 22)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TLP_HEADER_FIELDS_BYPASS(x)\
	(((x) << 21) & GENMASK(21, 21))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TLP_HEADER_FIELDS_BYPASS_M\
	GENMASK(21, 21)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TLP_HEADER_FIELDS_BYPASS_X(x)\
	(((x) & GENMASK(21, 21)) >> 21)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_SNP(x)\
	(((x) << 20) & GENMASK(20, 20))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_SNP_M\
	GENMASK(20, 20)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_SNP_X(x)\
	(((x) & GENMASK(20, 20)) >> 20)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_FUNC_BYPASS(x)\
	(((x) << 19) & GENMASK(19, 19))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_FUNC_BYPASS_M\
	GENMASK(19, 19)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_FUNC_BYPASS_X(x)\
	(((x) & GENMASK(19, 19)) >> 19)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG_SUBSTITUTE_EN(x)\
	(((x) << 16) & GENMASK(16, 16))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG_SUBSTITUTE_EN_M\
	GENMASK(16, 16)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG_SUBSTITUTE_EN_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG(x)\
	(((x) << 8) & GENMASK(15, 8))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG_M\
	GENMASK(15, 8)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_MSG_CODE(x)\
	((x) & GENMASK(7, 0))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_MSG_CODE_M\
	GENMASK(7, 0)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_MSG_CODE_X(x)\
	((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0 */
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0(t) (t + 0x300008)

#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_HW(x)\
	((x) & GENMASK(15, 0))
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_HW_M\
	GENMASK(15, 0)
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_HW_X(x)\
	((x) & GENMASK(15, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0 */
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0(t) (t + 0x30000c)

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LIMIT_ADDR_OFF_OUTBOUND_0 */
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_0(t) (t + 0x300010)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_HW(x)\
	(((x) << 4) & GENMASK(15, 4))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_HW_M\
	GENMASK(15, 4)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_HW_X(x)\
	(((x) & GENMASK(15, 4)) >> 4)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_CBUF_INCR(x)\
	((x) & GENMASK(3, 0))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_CBUF_INCR_M\
	GENMASK(3, 0)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_CBUF_INCR_X(x)\
	((x) & GENMASK(3, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0 */
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0(t) (t + 0x300014)

/*      PCIE_DBI:PF0_ATU_CAP:IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0 */
#define PCIE_DBI_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0(t) (t + 0x300018)

/*      PCIE_DBI:PF0_ATU_CAP:IATU_REGION_CTRL_1_OFF_INBOUND_0 */
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_0(t) (t + 0x300100)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_CTRL_1_FUNC_NUM(x)\
	(((x) << 20) & GENMASK(22, 20))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_CTRL_1_FUNC_NUM_M\
	GENMASK(22, 20)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_CTRL_1_FUNC_NUM_X(x)\
	(((x) & GENMASK(22, 20)) >> 20)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_INCREASE_REGION_SIZE(x)\
	(((x) << 13) & GENMASK(13, 13))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_INCREASE_REGION_SIZE_M\
	GENMASK(13, 13)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_INCREASE_REGION_SIZE_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_ATTR(x)\
	(((x) << 9) & GENMASK(10, 9))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_ATTR_M\
	GENMASK(10, 9)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_ATTR_X(x)\
	(((x) & GENMASK(10, 9)) >> 9)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_TD(x)\
	(((x) << 8) & GENMASK(8, 8))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_TD_M\
	GENMASK(8, 8)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_TD_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_TC(x)\
	(((x) << 5) & GENMASK(7, 5))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_TC_M\
	GENMASK(7, 5)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_TC_X(x)\
	(((x) & GENMASK(7, 5)) >> 5)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_TYPE(x)\
	((x) & GENMASK(4, 0))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_TYPE_M\
	GENMASK(4, 0)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_TYPE_X(x)\
	((x) & GENMASK(4, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_REGION_CTRL_2_OFF_INBOUND_0 */
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0(t) (t + 0x300104)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_REGION_EN(x)\
	(((x) << 31) & GENMASK(31, 31))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_REGION_EN_M\
	GENMASK(31, 31)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_REGION_EN_X(x)\
	(((x) & GENMASK(31, 31)) >> 31)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MATCH_MODE(x)\
	(((x) << 30) & GENMASK(30, 30))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MATCH_MODE_M\
	GENMASK(30, 30)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MATCH_MODE_X(x)\
	(((x) & GENMASK(30, 30)) >> 30)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_INVERT_MODE(x)\
	(((x) << 29) & GENMASK(29, 29))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_INVERT_MODE_M\
	GENMASK(29, 29)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_INVERT_MODE_X(x)\
	(((x) & GENMASK(29, 29)) >> 29)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_CFG_SHIFT_MODE(x)\
	(((x) << 28) & GENMASK(28, 28))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_CFG_SHIFT_MODE_M\
	GENMASK(28, 28)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_CFG_SHIFT_MODE_X(x)\
	(((x) & GENMASK(28, 28)) >> 28)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUZZY_TYPE_MATCH_CODE(x)\
	(((x) << 27) & GENMASK(27, 27))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUZZY_TYPE_MATCH_CODE_M\
	GENMASK(27, 27)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUZZY_TYPE_MATCH_CODE_X(x)\
	(((x) & GENMASK(27, 27)) >> 27)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_RESPONSE_CODE(x)\
	(((x) << 24) & GENMASK(25, 24))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_RESPONSE_CODE_M\
	GENMASK(25, 24)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_RESPONSE_CODE_X(x)\
	(((x) & GENMASK(25, 24)) >> 24)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_SINGLE_ADDR_LOC_TRANS_EN(x)\
	(((x) << 23) & GENMASK(23, 23))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_SINGLE_ADDR_LOC_TRANS_EN_M\
	GENMASK(23, 23)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_SINGLE_ADDR_LOC_TRANS_EN_X(x)\
	(((x) & GENMASK(23, 23)) >> 23)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE_MATCH_EN(x)\
	(((x) << 21) & GENMASK(21, 21))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE_MATCH_EN_M\
	GENMASK(21, 21)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE_MATCH_EN_X(x)\
	(((x) & GENMASK(21, 21)) >> 21)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUNC_NUM_MATCH_EN(x)\
	(((x) << 19) & GENMASK(19, 19))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUNC_NUM_MATCH_EN_M\
	GENMASK(19, 19)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUNC_NUM_MATCH_EN_X(x)\
	(((x) & GENMASK(19, 19)) >> 19)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_ATTR_MATCH_EN(x)\
	(((x) << 16) & GENMASK(16, 16))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_ATTR_MATCH_EN_M\
	GENMASK(16, 16)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_ATTR_MATCH_EN_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_TD_MATCH_EN(x)\
	(((x) << 15) & GENMASK(15, 15))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_TD_MATCH_EN_M\
	GENMASK(15, 15)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_TD_MATCH_EN_X(x)\
	(((x) & GENMASK(15, 15)) >> 15)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_TC_MATCH_EN(x)\
	(((x) << 14) & GENMASK(14, 14))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_TC_MATCH_EN_M\
	GENMASK(14, 14)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_TC_MATCH_EN_X(x)\
	(((x) & GENMASK(14, 14)) >> 14)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_TYPE_MATCH_MODE(x)\
	(((x) << 13) & GENMASK(13, 13))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_TYPE_MATCH_MODE_M\
	GENMASK(13, 13)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_TYPE_MATCH_MODE_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_BAR_NUM(x)\
	(((x) << 8) & GENMASK(10, 8))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_BAR_NUM_M\
	GENMASK(10, 8)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_BAR_NUM_X(x)\
	(((x) & GENMASK(10, 8)) >> 8)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE(x)\
	((x) & GENMASK(7, 0))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE_M\
	GENMASK(7, 0)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE_X(x)\
	((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LWR_BASE_ADDR_OFF_INBOUND_0 */
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_0(t) (t + 0x300108)

#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_HW(x)\
	((x) & GENMASK(15, 0))
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_HW_M\
	GENMASK(15, 0)
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_HW_X(x)\
	((x) & GENMASK(15, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_UPPER_BASE_ADDR_OFF_INBOUND_0 */
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0(t) (t + 0x30010c)

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LIMIT_ADDR_OFF_INBOUND_0 */
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_0(t) (t + 0x300110)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_0_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_0_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_0_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_0_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_HW(x)\
	(((x) << 4) & GENMASK(15, 4))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_0_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_HW_M\
	GENMASK(15, 4)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_0_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_HW_X(x)\
	(((x) & GENMASK(15, 4)) >> 4)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_0_IATU_LIMIT_ADDR_OFF_INBOUND_0_CBUF_INCR(x)\
	((x) & GENMASK(3, 0))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_0_IATU_LIMIT_ADDR_OFF_INBOUND_0_CBUF_INCR_M\
	GENMASK(3, 0)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_0_IATU_LIMIT_ADDR_OFF_INBOUND_0_CBUF_INCR_X(x)\
	((x) & GENMASK(3, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LWR_TARGET_ADDR_OFF_INBOUND_0 */
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0(t) (t + 0x300114)

#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_HW(x)\
	((x) & GENMASK(15, 0))
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_HW_M\
	GENMASK(15, 0)
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_HW_X(x)\
	((x) & GENMASK(15, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_REGION_CTRL_1_OFF_OUTBOUND_1 */
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_1(t) (t + 0x300200)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_CTRL_1_FUNC_NUM(x)\
	(((x) << 20) & GENMASK(22, 20))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_CTRL_1_FUNC_NUM_M\
	GENMASK(22, 20)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_CTRL_1_FUNC_NUM_X(x)\
	(((x) & GENMASK(22, 20)) >> 20)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_INCREASE_REGION_SIZE(x)\
	(((x) << 13) & GENMASK(13, 13))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_INCREASE_REGION_SIZE_M\
	GENMASK(13, 13)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_INCREASE_REGION_SIZE_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_ATTR(x)\
	(((x) << 9) & GENMASK(10, 9))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_ATTR_M\
	GENMASK(10, 9)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_ATTR_X(x)\
	(((x) & GENMASK(10, 9)) >> 9)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TD(x)\
	(((x) << 8) & GENMASK(8, 8))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TD_M\
	GENMASK(8, 8)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TD_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TC(x)\
	(((x) << 5) & GENMASK(7, 5))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TC_M\
	GENMASK(7, 5)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TC_X(x)\
	(((x) & GENMASK(7, 5)) >> 5)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TYPE(x)\
	((x) & GENMASK(4, 0))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TYPE_M\
	GENMASK(4, 0)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TYPE_X(x)\
	((x) & GENMASK(4, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_REGION_CTRL_2_OFF_OUTBOUND_1 */
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1(t) (t + 0x300204)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_REGION_EN(x)\
	(((x) << 31) & GENMASK(31, 31))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_REGION_EN_M\
	GENMASK(31, 31)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_REGION_EN_X(x)\
	(((x) & GENMASK(31, 31)) >> 31)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INVERT_MODE(x)\
	(((x) << 29) & GENMASK(29, 29))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INVERT_MODE_M\
	GENMASK(29, 29)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INVERT_MODE_X(x)\
	(((x) & GENMASK(29, 29)) >> 29)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_CFG_SHIFT_MODE(x)\
	(((x) << 28) & GENMASK(28, 28))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_CFG_SHIFT_MODE_M\
	GENMASK(28, 28)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_CFG_SHIFT_MODE_X(x)\
	(((x) & GENMASK(28, 28)) >> 28)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_HEADER_SUBSTITUTE_EN(x)\
	(((x) << 23) & GENMASK(23, 23))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_HEADER_SUBSTITUTE_EN_M\
	GENMASK(23, 23)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_HEADER_SUBSTITUTE_EN_X(x)\
	(((x) & GENMASK(23, 23)) >> 23)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INHIBIT_PAYLOAD(x)\
	(((x) << 22) & GENMASK(22, 22))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INHIBIT_PAYLOAD_M\
	GENMASK(22, 22)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INHIBIT_PAYLOAD_X(x)\
	(((x) & GENMASK(22, 22)) >> 22)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TLP_HEADER_FIELDS_BYPASS(x)\
	(((x) << 21) & GENMASK(21, 21))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TLP_HEADER_FIELDS_BYPASS_M\
	GENMASK(21, 21)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TLP_HEADER_FIELDS_BYPASS_X(x)\
	(((x) & GENMASK(21, 21)) >> 21)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_SNP(x)\
	(((x) << 20) & GENMASK(20, 20))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_SNP_M\
	GENMASK(20, 20)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_SNP_X(x)\
	(((x) & GENMASK(20, 20)) >> 20)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_FUNC_BYPASS(x)\
	(((x) << 19) & GENMASK(19, 19))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_FUNC_BYPASS_M\
	GENMASK(19, 19)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_FUNC_BYPASS_X(x)\
	(((x) & GENMASK(19, 19)) >> 19)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG_SUBSTITUTE_EN(x)\
	(((x) << 16) & GENMASK(16, 16))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG_SUBSTITUTE_EN_M\
	GENMASK(16, 16)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG_SUBSTITUTE_EN_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG(x)\
	(((x) << 8) & GENMASK(15, 8))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG_M\
	GENMASK(15, 8)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_MSG_CODE(x)\
	((x) & GENMASK(7, 0))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_MSG_CODE_M\
	GENMASK(7, 0)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_MSG_CODE_X(x)\
	((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1 */
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1(t) (t + 0x300208)

#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_HW(x)\
	((x) & GENMASK(15, 0))
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_HW_M\
	GENMASK(15, 0)
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_HW_X(x)\
	((x) & GENMASK(15, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1 */
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1(t) (t + 0x30020c)

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LIMIT_ADDR_OFF_OUTBOUND_1 */
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_1(t) (t + 0x300210)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_HW(x)\
	(((x) << 4) & GENMASK(15, 4))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_HW_M\
	GENMASK(15, 4)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_HW_X(x)\
	(((x) & GENMASK(15, 4)) >> 4)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_CBUF_INCR(x)\
	((x) & GENMASK(3, 0))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_CBUF_INCR_M\
	GENMASK(3, 0)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_CBUF_INCR_X(x)\
	((x) & GENMASK(3, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1 */
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1(t) (t + 0x300214)

/*      PCIE_DBI:PF0_ATU_CAP:IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1 */
#define PCIE_DBI_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1(t) (t + 0x300218)

/*      PCIE_DBI:PF0_ATU_CAP:IATU_REGION_CTRL_1_OFF_INBOUND_1 */
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_1(t) (t + 0x300300)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_CTRL_1_FUNC_NUM(x)\
	(((x) << 20) & GENMASK(22, 20))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_CTRL_1_FUNC_NUM_M\
	GENMASK(22, 20)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_CTRL_1_FUNC_NUM_X(x)\
	(((x) & GENMASK(22, 20)) >> 20)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_INCREASE_REGION_SIZE(x)\
	(((x) << 13) & GENMASK(13, 13))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_INCREASE_REGION_SIZE_M\
	GENMASK(13, 13)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_INCREASE_REGION_SIZE_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_ATTR(x)\
	(((x) << 9) & GENMASK(10, 9))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_ATTR_M\
	GENMASK(10, 9)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_ATTR_X(x)\
	(((x) & GENMASK(10, 9)) >> 9)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_TD(x)\
	(((x) << 8) & GENMASK(8, 8))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_TD_M\
	GENMASK(8, 8)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_TD_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_TC(x)\
	(((x) << 5) & GENMASK(7, 5))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_TC_M\
	GENMASK(7, 5)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_TC_X(x)\
	(((x) & GENMASK(7, 5)) >> 5)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_TYPE(x)\
	((x) & GENMASK(4, 0))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_TYPE_M\
	GENMASK(4, 0)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_TYPE_X(x)\
	((x) & GENMASK(4, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_REGION_CTRL_2_OFF_INBOUND_1 */
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1(t) (t + 0x300304)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_REGION_EN(x)\
	(((x) << 31) & GENMASK(31, 31))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_REGION_EN_M\
	GENMASK(31, 31)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_REGION_EN_X(x)\
	(((x) & GENMASK(31, 31)) >> 31)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MATCH_MODE(x)\
	(((x) << 30) & GENMASK(30, 30))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MATCH_MODE_M\
	GENMASK(30, 30)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MATCH_MODE_X(x)\
	(((x) & GENMASK(30, 30)) >> 30)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_INVERT_MODE(x)\
	(((x) << 29) & GENMASK(29, 29))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_INVERT_MODE_M\
	GENMASK(29, 29)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_INVERT_MODE_X(x)\
	(((x) & GENMASK(29, 29)) >> 29)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_CFG_SHIFT_MODE(x)\
	(((x) << 28) & GENMASK(28, 28))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_CFG_SHIFT_MODE_M\
	GENMASK(28, 28)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_CFG_SHIFT_MODE_X(x)\
	(((x) & GENMASK(28, 28)) >> 28)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUZZY_TYPE_MATCH_CODE(x)\
	(((x) << 27) & GENMASK(27, 27))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUZZY_TYPE_MATCH_CODE_M\
	GENMASK(27, 27)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUZZY_TYPE_MATCH_CODE_X(x)\
	(((x) & GENMASK(27, 27)) >> 27)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_RESPONSE_CODE(x)\
	(((x) << 24) & GENMASK(25, 24))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_RESPONSE_CODE_M\
	GENMASK(25, 24)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_RESPONSE_CODE_X(x)\
	(((x) & GENMASK(25, 24)) >> 24)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_SINGLE_ADDR_LOC_TRANS_EN(x)\
	(((x) << 23) & GENMASK(23, 23))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_SINGLE_ADDR_LOC_TRANS_EN_M\
	GENMASK(23, 23)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_SINGLE_ADDR_LOC_TRANS_EN_X(x)\
	(((x) & GENMASK(23, 23)) >> 23)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE_MATCH_EN(x)\
	(((x) << 21) & GENMASK(21, 21))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE_MATCH_EN_M\
	GENMASK(21, 21)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE_MATCH_EN_X(x)\
	(((x) & GENMASK(21, 21)) >> 21)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUNC_NUM_MATCH_EN(x)\
	(((x) << 19) & GENMASK(19, 19))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUNC_NUM_MATCH_EN_M\
	GENMASK(19, 19)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUNC_NUM_MATCH_EN_X(x)\
	(((x) & GENMASK(19, 19)) >> 19)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_ATTR_MATCH_EN(x)\
	(((x) << 16) & GENMASK(16, 16))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_ATTR_MATCH_EN_M\
	GENMASK(16, 16)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_ATTR_MATCH_EN_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_TD_MATCH_EN(x)\
	(((x) << 15) & GENMASK(15, 15))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_TD_MATCH_EN_M\
	GENMASK(15, 15)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_TD_MATCH_EN_X(x)\
	(((x) & GENMASK(15, 15)) >> 15)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_TC_MATCH_EN(x)\
	(((x) << 14) & GENMASK(14, 14))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_TC_MATCH_EN_M\
	GENMASK(14, 14)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_TC_MATCH_EN_X(x)\
	(((x) & GENMASK(14, 14)) >> 14)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_TYPE_MATCH_MODE(x)\
	(((x) << 13) & GENMASK(13, 13))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_TYPE_MATCH_MODE_M\
	GENMASK(13, 13)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_TYPE_MATCH_MODE_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_BAR_NUM(x)\
	(((x) << 8) & GENMASK(10, 8))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_BAR_NUM_M\
	GENMASK(10, 8)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_BAR_NUM_X(x)\
	(((x) & GENMASK(10, 8)) >> 8)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE(x)\
	((x) & GENMASK(7, 0))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE_M\
	GENMASK(7, 0)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE_X(x)\
	((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LWR_BASE_ADDR_OFF_INBOUND_1 */
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_1(t) (t + 0x300308)

#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_HW(x)\
	((x) & GENMASK(15, 0))
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_HW_M\
	GENMASK(15, 0)
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_HW_X(x)\
	((x) & GENMASK(15, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_UPPER_BASE_ADDR_OFF_INBOUND_1 */
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1(t) (t + 0x30030c)

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LIMIT_ADDR_OFF_INBOUND_1 */
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_1(t) (t + 0x300310)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_1_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_1_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_1_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_1_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_HW(x)\
	(((x) << 4) & GENMASK(15, 4))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_1_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_HW_M\
	GENMASK(15, 4)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_1_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_HW_X(x)\
	(((x) & GENMASK(15, 4)) >> 4)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_1_IATU_LIMIT_ADDR_OFF_INBOUND_1_CBUF_INCR(x)\
	((x) & GENMASK(3, 0))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_1_IATU_LIMIT_ADDR_OFF_INBOUND_1_CBUF_INCR_M\
	GENMASK(3, 0)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_1_IATU_LIMIT_ADDR_OFF_INBOUND_1_CBUF_INCR_X(x)\
	((x) & GENMASK(3, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LWR_TARGET_ADDR_OFF_INBOUND_1 */
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1(t) (t + 0x300314)

#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_HW(x)\
	((x) & GENMASK(15, 0))
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_HW_M\
	GENMASK(15, 0)
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_HW_X(x)\
	((x) & GENMASK(15, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_REGION_CTRL_1_OFF_OUTBOUND_2 */
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_2(t) (t + 0x300400)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_CTRL_1_FUNC_NUM(x)\
	(((x) << 20) & GENMASK(22, 20))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_CTRL_1_FUNC_NUM_M\
	GENMASK(22, 20)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_CTRL_1_FUNC_NUM_X(x)\
	(((x) & GENMASK(22, 20)) >> 20)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_INCREASE_REGION_SIZE(x)\
	(((x) << 13) & GENMASK(13, 13))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_INCREASE_REGION_SIZE_M\
	GENMASK(13, 13)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_INCREASE_REGION_SIZE_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_ATTR(x)\
	(((x) << 9) & GENMASK(10, 9))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_ATTR_M\
	GENMASK(10, 9)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_ATTR_X(x)\
	(((x) & GENMASK(10, 9)) >> 9)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TD(x)\
	(((x) << 8) & GENMASK(8, 8))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TD_M\
	GENMASK(8, 8)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TD_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TC(x)\
	(((x) << 5) & GENMASK(7, 5))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TC_M\
	GENMASK(7, 5)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TC_X(x)\
	(((x) & GENMASK(7, 5)) >> 5)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TYPE(x)\
	((x) & GENMASK(4, 0))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TYPE_M\
	GENMASK(4, 0)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TYPE_X(x)\
	((x) & GENMASK(4, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_REGION_CTRL_2_OFF_OUTBOUND_2 */
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2(t) (t + 0x300404)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_REGION_EN(x)\
	(((x) << 31) & GENMASK(31, 31))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_REGION_EN_M\
	GENMASK(31, 31)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_REGION_EN_X(x)\
	(((x) & GENMASK(31, 31)) >> 31)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INVERT_MODE(x)\
	(((x) << 29) & GENMASK(29, 29))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INVERT_MODE_M\
	GENMASK(29, 29)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INVERT_MODE_X(x)\
	(((x) & GENMASK(29, 29)) >> 29)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_CFG_SHIFT_MODE(x)\
	(((x) << 28) & GENMASK(28, 28))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_CFG_SHIFT_MODE_M\
	GENMASK(28, 28)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_CFG_SHIFT_MODE_X(x)\
	(((x) & GENMASK(28, 28)) >> 28)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_HEADER_SUBSTITUTE_EN(x)\
	(((x) << 23) & GENMASK(23, 23))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_HEADER_SUBSTITUTE_EN_M\
	GENMASK(23, 23)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_HEADER_SUBSTITUTE_EN_X(x)\
	(((x) & GENMASK(23, 23)) >> 23)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INHIBIT_PAYLOAD(x)\
	(((x) << 22) & GENMASK(22, 22))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INHIBIT_PAYLOAD_M\
	GENMASK(22, 22)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INHIBIT_PAYLOAD_X(x)\
	(((x) & GENMASK(22, 22)) >> 22)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TLP_HEADER_FIELDS_BYPASS(x)\
	(((x) << 21) & GENMASK(21, 21))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TLP_HEADER_FIELDS_BYPASS_M\
	GENMASK(21, 21)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TLP_HEADER_FIELDS_BYPASS_X(x)\
	(((x) & GENMASK(21, 21)) >> 21)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_SNP(x)\
	(((x) << 20) & GENMASK(20, 20))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_SNP_M\
	GENMASK(20, 20)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_SNP_X(x)\
	(((x) & GENMASK(20, 20)) >> 20)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_FUNC_BYPASS(x)\
	(((x) << 19) & GENMASK(19, 19))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_FUNC_BYPASS_M\
	GENMASK(19, 19)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_FUNC_BYPASS_X(x)\
	(((x) & GENMASK(19, 19)) >> 19)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG_SUBSTITUTE_EN(x)\
	(((x) << 16) & GENMASK(16, 16))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG_SUBSTITUTE_EN_M\
	GENMASK(16, 16)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG_SUBSTITUTE_EN_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG(x)\
	(((x) << 8) & GENMASK(15, 8))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG_M\
	GENMASK(15, 8)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_MSG_CODE(x)\
	((x) & GENMASK(7, 0))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_MSG_CODE_M\
	GENMASK(7, 0)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_MSG_CODE_X(x)\
	((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2 */
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2(t) (t + 0x300408)

#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_HW(x)\
	((x) & GENMASK(15, 0))
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_HW_M\
	GENMASK(15, 0)
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_HW_X(x)\
	((x) & GENMASK(15, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2 */
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2(t) (t + 0x30040c)

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LIMIT_ADDR_OFF_OUTBOUND_2 */
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_2(t) (t + 0x300410)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_HW(x)\
	(((x) << 4) & GENMASK(15, 4))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_HW_M\
	GENMASK(15, 4)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_HW_X(x)\
	(((x) & GENMASK(15, 4)) >> 4)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_CBUF_INCR(x)\
	((x) & GENMASK(3, 0))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_CBUF_INCR_M\
	GENMASK(3, 0)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_CBUF_INCR_X(x)\
	((x) & GENMASK(3, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2 */
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2(t) (t + 0x300414)

/*      PCIE_DBI:PF0_ATU_CAP:IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2 */
#define PCIE_DBI_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2(t) (t + 0x300418)

/*      PCIE_DBI:PF0_ATU_CAP:IATU_REGION_CTRL_1_OFF_INBOUND_2 */
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_2(t) (t + 0x300500)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_CTRL_1_FUNC_NUM(x)\
	(((x) << 20) & GENMASK(22, 20))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_CTRL_1_FUNC_NUM_M\
	GENMASK(22, 20)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_CTRL_1_FUNC_NUM_X(x)\
	(((x) & GENMASK(22, 20)) >> 20)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_INCREASE_REGION_SIZE(x)\
	(((x) << 13) & GENMASK(13, 13))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_INCREASE_REGION_SIZE_M\
	GENMASK(13, 13)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_INCREASE_REGION_SIZE_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_ATTR(x)\
	(((x) << 9) & GENMASK(10, 9))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_ATTR_M\
	GENMASK(10, 9)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_ATTR_X(x)\
	(((x) & GENMASK(10, 9)) >> 9)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_TD(x)\
	(((x) << 8) & GENMASK(8, 8))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_TD_M\
	GENMASK(8, 8)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_TD_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_TC(x)\
	(((x) << 5) & GENMASK(7, 5))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_TC_M\
	GENMASK(7, 5)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_TC_X(x)\
	(((x) & GENMASK(7, 5)) >> 5)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_TYPE(x)\
	((x) & GENMASK(4, 0))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_TYPE_M\
	GENMASK(4, 0)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_TYPE_X(x)\
	((x) & GENMASK(4, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_REGION_CTRL_2_OFF_INBOUND_2 */
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2(t) (t + 0x300504)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_REGION_EN(x)\
	(((x) << 31) & GENMASK(31, 31))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_REGION_EN_M\
	GENMASK(31, 31)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_REGION_EN_X(x)\
	(((x) & GENMASK(31, 31)) >> 31)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MATCH_MODE(x)\
	(((x) << 30) & GENMASK(30, 30))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MATCH_MODE_M\
	GENMASK(30, 30)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MATCH_MODE_X(x)\
	(((x) & GENMASK(30, 30)) >> 30)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_INVERT_MODE(x)\
	(((x) << 29) & GENMASK(29, 29))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_INVERT_MODE_M\
	GENMASK(29, 29)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_INVERT_MODE_X(x)\
	(((x) & GENMASK(29, 29)) >> 29)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_CFG_SHIFT_MODE(x)\
	(((x) << 28) & GENMASK(28, 28))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_CFG_SHIFT_MODE_M\
	GENMASK(28, 28)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_CFG_SHIFT_MODE_X(x)\
	(((x) & GENMASK(28, 28)) >> 28)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUZZY_TYPE_MATCH_CODE(x)\
	(((x) << 27) & GENMASK(27, 27))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUZZY_TYPE_MATCH_CODE_M\
	GENMASK(27, 27)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUZZY_TYPE_MATCH_CODE_X(x)\
	(((x) & GENMASK(27, 27)) >> 27)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_RESPONSE_CODE(x)\
	(((x) << 24) & GENMASK(25, 24))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_RESPONSE_CODE_M\
	GENMASK(25, 24)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_RESPONSE_CODE_X(x)\
	(((x) & GENMASK(25, 24)) >> 24)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_SINGLE_ADDR_LOC_TRANS_EN(x)\
	(((x) << 23) & GENMASK(23, 23))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_SINGLE_ADDR_LOC_TRANS_EN_M\
	GENMASK(23, 23)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_SINGLE_ADDR_LOC_TRANS_EN_X(x)\
	(((x) & GENMASK(23, 23)) >> 23)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE_MATCH_EN(x)\
	(((x) << 21) & GENMASK(21, 21))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE_MATCH_EN_M\
	GENMASK(21, 21)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE_MATCH_EN_X(x)\
	(((x) & GENMASK(21, 21)) >> 21)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUNC_NUM_MATCH_EN(x)\
	(((x) << 19) & GENMASK(19, 19))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUNC_NUM_MATCH_EN_M\
	GENMASK(19, 19)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUNC_NUM_MATCH_EN_X(x)\
	(((x) & GENMASK(19, 19)) >> 19)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_ATTR_MATCH_EN(x)\
	(((x) << 16) & GENMASK(16, 16))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_ATTR_MATCH_EN_M\
	GENMASK(16, 16)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_ATTR_MATCH_EN_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_TD_MATCH_EN(x)\
	(((x) << 15) & GENMASK(15, 15))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_TD_MATCH_EN_M\
	GENMASK(15, 15)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_TD_MATCH_EN_X(x)\
	(((x) & GENMASK(15, 15)) >> 15)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_TC_MATCH_EN(x)\
	(((x) << 14) & GENMASK(14, 14))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_TC_MATCH_EN_M\
	GENMASK(14, 14)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_TC_MATCH_EN_X(x)\
	(((x) & GENMASK(14, 14)) >> 14)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_TYPE_MATCH_MODE(x)\
	(((x) << 13) & GENMASK(13, 13))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_TYPE_MATCH_MODE_M\
	GENMASK(13, 13)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_TYPE_MATCH_MODE_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_BAR_NUM(x)\
	(((x) << 8) & GENMASK(10, 8))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_BAR_NUM_M\
	GENMASK(10, 8)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_BAR_NUM_X(x)\
	(((x) & GENMASK(10, 8)) >> 8)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE(x)\
	((x) & GENMASK(7, 0))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE_M\
	GENMASK(7, 0)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE_X(x)\
	((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LWR_BASE_ADDR_OFF_INBOUND_2 */
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_2(t) (t + 0x300508)

#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_HW(x)\
	((x) & GENMASK(15, 0))
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_HW_M\
	GENMASK(15, 0)
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_HW_X(x)\
	((x) & GENMASK(15, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_UPPER_BASE_ADDR_OFF_INBOUND_2 */
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2(t) (t + 0x30050c)

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LIMIT_ADDR_OFF_INBOUND_2 */
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_2(t) (t + 0x300510)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_2_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_2_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_2_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_2_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_HW(x)\
	(((x) << 4) & GENMASK(15, 4))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_2_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_HW_M\
	GENMASK(15, 4)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_2_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_HW_X(x)\
	(((x) & GENMASK(15, 4)) >> 4)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_2_IATU_LIMIT_ADDR_OFF_INBOUND_2_CBUF_INCR(x)\
	((x) & GENMASK(3, 0))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_2_IATU_LIMIT_ADDR_OFF_INBOUND_2_CBUF_INCR_M\
	GENMASK(3, 0)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_2_IATU_LIMIT_ADDR_OFF_INBOUND_2_CBUF_INCR_X(x)\
	((x) & GENMASK(3, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LWR_TARGET_ADDR_OFF_INBOUND_2 */
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2(t) (t + 0x300514)

#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_HW(x)\
	((x) & GENMASK(15, 0))
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_HW_M\
	GENMASK(15, 0)
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_HW_X(x)\
	((x) & GENMASK(15, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_REGION_CTRL_1_OFF_OUTBOUND_3 */
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_3(t) (t + 0x300600)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_CTRL_1_FUNC_NUM(x)\
	(((x) << 20) & GENMASK(22, 20))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_CTRL_1_FUNC_NUM_M\
	GENMASK(22, 20)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_CTRL_1_FUNC_NUM_X(x)\
	(((x) & GENMASK(22, 20)) >> 20)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_INCREASE_REGION_SIZE(x)\
	(((x) << 13) & GENMASK(13, 13))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_INCREASE_REGION_SIZE_M\
	GENMASK(13, 13)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_INCREASE_REGION_SIZE_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_ATTR(x)\
	(((x) << 9) & GENMASK(10, 9))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_ATTR_M\
	GENMASK(10, 9)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_ATTR_X(x)\
	(((x) & GENMASK(10, 9)) >> 9)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TD(x)\
	(((x) << 8) & GENMASK(8, 8))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TD_M\
	GENMASK(8, 8)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TD_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TC(x)\
	(((x) << 5) & GENMASK(7, 5))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TC_M\
	GENMASK(7, 5)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TC_X(x)\
	(((x) & GENMASK(7, 5)) >> 5)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TYPE(x)\
	((x) & GENMASK(4, 0))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TYPE_M\
	GENMASK(4, 0)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TYPE_X(x)\
	((x) & GENMASK(4, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_REGION_CTRL_2_OFF_OUTBOUND_3 */
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3(t) (t + 0x300604)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_REGION_EN(x)\
	(((x) << 31) & GENMASK(31, 31))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_REGION_EN_M\
	GENMASK(31, 31)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_REGION_EN_X(x)\
	(((x) & GENMASK(31, 31)) >> 31)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INVERT_MODE(x)\
	(((x) << 29) & GENMASK(29, 29))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INVERT_MODE_M\
	GENMASK(29, 29)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INVERT_MODE_X(x)\
	(((x) & GENMASK(29, 29)) >> 29)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_CFG_SHIFT_MODE(x)\
	(((x) << 28) & GENMASK(28, 28))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_CFG_SHIFT_MODE_M\
	GENMASK(28, 28)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_CFG_SHIFT_MODE_X(x)\
	(((x) & GENMASK(28, 28)) >> 28)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_HEADER_SUBSTITUTE_EN(x)\
	(((x) << 23) & GENMASK(23, 23))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_HEADER_SUBSTITUTE_EN_M\
	GENMASK(23, 23)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_HEADER_SUBSTITUTE_EN_X(x)\
	(((x) & GENMASK(23, 23)) >> 23)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INHIBIT_PAYLOAD(x)\
	(((x) << 22) & GENMASK(22, 22))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INHIBIT_PAYLOAD_M\
	GENMASK(22, 22)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INHIBIT_PAYLOAD_X(x)\
	(((x) & GENMASK(22, 22)) >> 22)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TLP_HEADER_FIELDS_BYPASS(x)\
	(((x) << 21) & GENMASK(21, 21))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TLP_HEADER_FIELDS_BYPASS_M\
	GENMASK(21, 21)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TLP_HEADER_FIELDS_BYPASS_X(x)\
	(((x) & GENMASK(21, 21)) >> 21)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_SNP(x)\
	(((x) << 20) & GENMASK(20, 20))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_SNP_M\
	GENMASK(20, 20)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_SNP_X(x)\
	(((x) & GENMASK(20, 20)) >> 20)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_FUNC_BYPASS(x)\
	(((x) << 19) & GENMASK(19, 19))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_FUNC_BYPASS_M\
	GENMASK(19, 19)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_FUNC_BYPASS_X(x)\
	(((x) & GENMASK(19, 19)) >> 19)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG_SUBSTITUTE_EN(x)\
	(((x) << 16) & GENMASK(16, 16))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG_SUBSTITUTE_EN_M\
	GENMASK(16, 16)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG_SUBSTITUTE_EN_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG(x)\
	(((x) << 8) & GENMASK(15, 8))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG_M\
	GENMASK(15, 8)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_MSG_CODE(x)\
	((x) & GENMASK(7, 0))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_MSG_CODE_M\
	GENMASK(7, 0)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_MSG_CODE_X(x)\
	((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3 */
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3(t) (t + 0x300608)

#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_HW(x)\
	((x) & GENMASK(15, 0))
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_HW_M\
	GENMASK(15, 0)
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_HW_X(x)\
	((x) & GENMASK(15, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3 */
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3(t) (t + 0x30060c)

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LIMIT_ADDR_OFF_OUTBOUND_3 */
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_3(t) (t + 0x300610)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_HW(x)\
	(((x) << 4) & GENMASK(15, 4))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_HW_M\
	GENMASK(15, 4)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_HW_X(x)\
	(((x) & GENMASK(15, 4)) >> 4)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_CBUF_INCR(x)\
	((x) & GENMASK(3, 0))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_CBUF_INCR_M\
	GENMASK(3, 0)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_CBUF_INCR_X(x)\
	((x) & GENMASK(3, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3 */
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3(t) (t + 0x300614)

/*      PCIE_DBI:PF0_ATU_CAP:IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3 */
#define PCIE_DBI_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3(t) (t + 0x300618)

/*      PCIE_DBI:PF0_ATU_CAP:IATU_REGION_CTRL_1_OFF_INBOUND_3 */
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_3(t) (t + 0x300700)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_CTRL_1_FUNC_NUM(x)\
	(((x) << 20) & GENMASK(22, 20))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_CTRL_1_FUNC_NUM_M\
	GENMASK(22, 20)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_CTRL_1_FUNC_NUM_X(x)\
	(((x) & GENMASK(22, 20)) >> 20)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_INCREASE_REGION_SIZE(x)\
	(((x) << 13) & GENMASK(13, 13))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_INCREASE_REGION_SIZE_M\
	GENMASK(13, 13)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_INCREASE_REGION_SIZE_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_ATTR(x)\
	(((x) << 9) & GENMASK(10, 9))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_ATTR_M\
	GENMASK(10, 9)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_ATTR_X(x)\
	(((x) & GENMASK(10, 9)) >> 9)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_TD(x)\
	(((x) << 8) & GENMASK(8, 8))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_TD_M\
	GENMASK(8, 8)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_TD_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_TC(x)\
	(((x) << 5) & GENMASK(7, 5))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_TC_M\
	GENMASK(7, 5)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_TC_X(x)\
	(((x) & GENMASK(7, 5)) >> 5)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_TYPE(x)\
	((x) & GENMASK(4, 0))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_TYPE_M\
	GENMASK(4, 0)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_TYPE_X(x)\
	((x) & GENMASK(4, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_REGION_CTRL_2_OFF_INBOUND_3 */
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3(t) (t + 0x300704)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_REGION_EN(x)\
	(((x) << 31) & GENMASK(31, 31))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_REGION_EN_M\
	GENMASK(31, 31)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_REGION_EN_X(x)\
	(((x) & GENMASK(31, 31)) >> 31)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MATCH_MODE(x)\
	(((x) << 30) & GENMASK(30, 30))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MATCH_MODE_M\
	GENMASK(30, 30)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MATCH_MODE_X(x)\
	(((x) & GENMASK(30, 30)) >> 30)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_INVERT_MODE(x)\
	(((x) << 29) & GENMASK(29, 29))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_INVERT_MODE_M\
	GENMASK(29, 29)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_INVERT_MODE_X(x)\
	(((x) & GENMASK(29, 29)) >> 29)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_CFG_SHIFT_MODE(x)\
	(((x) << 28) & GENMASK(28, 28))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_CFG_SHIFT_MODE_M\
	GENMASK(28, 28)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_CFG_SHIFT_MODE_X(x)\
	(((x) & GENMASK(28, 28)) >> 28)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUZZY_TYPE_MATCH_CODE(x)\
	(((x) << 27) & GENMASK(27, 27))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUZZY_TYPE_MATCH_CODE_M\
	GENMASK(27, 27)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUZZY_TYPE_MATCH_CODE_X(x)\
	(((x) & GENMASK(27, 27)) >> 27)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_RESPONSE_CODE(x)\
	(((x) << 24) & GENMASK(25, 24))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_RESPONSE_CODE_M\
	GENMASK(25, 24)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_RESPONSE_CODE_X(x)\
	(((x) & GENMASK(25, 24)) >> 24)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_SINGLE_ADDR_LOC_TRANS_EN(x)\
	(((x) << 23) & GENMASK(23, 23))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_SINGLE_ADDR_LOC_TRANS_EN_M\
	GENMASK(23, 23)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_SINGLE_ADDR_LOC_TRANS_EN_X(x)\
	(((x) & GENMASK(23, 23)) >> 23)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE_MATCH_EN(x)\
	(((x) << 21) & GENMASK(21, 21))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE_MATCH_EN_M\
	GENMASK(21, 21)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE_MATCH_EN_X(x)\
	(((x) & GENMASK(21, 21)) >> 21)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUNC_NUM_MATCH_EN(x)\
	(((x) << 19) & GENMASK(19, 19))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUNC_NUM_MATCH_EN_M\
	GENMASK(19, 19)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUNC_NUM_MATCH_EN_X(x)\
	(((x) & GENMASK(19, 19)) >> 19)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_ATTR_MATCH_EN(x)\
	(((x) << 16) & GENMASK(16, 16))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_ATTR_MATCH_EN_M\
	GENMASK(16, 16)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_ATTR_MATCH_EN_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_TD_MATCH_EN(x)\
	(((x) << 15) & GENMASK(15, 15))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_TD_MATCH_EN_M\
	GENMASK(15, 15)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_TD_MATCH_EN_X(x)\
	(((x) & GENMASK(15, 15)) >> 15)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_TC_MATCH_EN(x)\
	(((x) << 14) & GENMASK(14, 14))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_TC_MATCH_EN_M\
	GENMASK(14, 14)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_TC_MATCH_EN_X(x)\
	(((x) & GENMASK(14, 14)) >> 14)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_TYPE_MATCH_MODE(x)\
	(((x) << 13) & GENMASK(13, 13))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_TYPE_MATCH_MODE_M\
	GENMASK(13, 13)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_TYPE_MATCH_MODE_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_BAR_NUM(x)\
	(((x) << 8) & GENMASK(10, 8))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_BAR_NUM_M\
	GENMASK(10, 8)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_BAR_NUM_X(x)\
	(((x) & GENMASK(10, 8)) >> 8)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE(x)\
	((x) & GENMASK(7, 0))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE_M\
	GENMASK(7, 0)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE_X(x)\
	((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LWR_BASE_ADDR_OFF_INBOUND_3 */
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_3(t) (t + 0x300708)

#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_HW(x)\
	((x) & GENMASK(15, 0))
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_HW_M\
	GENMASK(15, 0)
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_HW_X(x)\
	((x) & GENMASK(15, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_UPPER_BASE_ADDR_OFF_INBOUND_3 */
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3(t) (t + 0x30070c)

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LIMIT_ADDR_OFF_INBOUND_3 */
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_3(t) (t + 0x300710)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_3_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_3_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_3_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_3_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_HW(x)\
	(((x) << 4) & GENMASK(15, 4))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_3_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_HW_M\
	GENMASK(15, 4)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_3_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_HW_X(x)\
	(((x) & GENMASK(15, 4)) >> 4)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_3_IATU_LIMIT_ADDR_OFF_INBOUND_3_CBUF_INCR(x)\
	((x) & GENMASK(3, 0))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_3_IATU_LIMIT_ADDR_OFF_INBOUND_3_CBUF_INCR_M\
	GENMASK(3, 0)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_3_IATU_LIMIT_ADDR_OFF_INBOUND_3_CBUF_INCR_X(x)\
	((x) & GENMASK(3, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LWR_TARGET_ADDR_OFF_INBOUND_3 */
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3(t) (t + 0x300714)

#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_HW(x)\
	((x) & GENMASK(15, 0))
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_HW_M\
	GENMASK(15, 0)
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_HW_X(x)\
	((x) & GENMASK(15, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_REGION_CTRL_1_OFF_OUTBOUND_4 */
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_4(t) (t + 0x300800)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_CTRL_1_FUNC_NUM(x)\
	(((x) << 20) & GENMASK(22, 20))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_CTRL_1_FUNC_NUM_M\
	GENMASK(22, 20)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_CTRL_1_FUNC_NUM_X(x)\
	(((x) & GENMASK(22, 20)) >> 20)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_INCREASE_REGION_SIZE(x)\
	(((x) << 13) & GENMASK(13, 13))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_INCREASE_REGION_SIZE_M\
	GENMASK(13, 13)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_INCREASE_REGION_SIZE_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_ATTR(x)\
	(((x) << 9) & GENMASK(10, 9))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_ATTR_M\
	GENMASK(10, 9)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_ATTR_X(x)\
	(((x) & GENMASK(10, 9)) >> 9)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TD(x)\
	(((x) << 8) & GENMASK(8, 8))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TD_M\
	GENMASK(8, 8)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TD_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TC(x)\
	(((x) << 5) & GENMASK(7, 5))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TC_M\
	GENMASK(7, 5)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TC_X(x)\
	(((x) & GENMASK(7, 5)) >> 5)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TYPE(x)\
	((x) & GENMASK(4, 0))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TYPE_M\
	GENMASK(4, 0)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TYPE_X(x)\
	((x) & GENMASK(4, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_REGION_CTRL_2_OFF_OUTBOUND_4 */
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4(t) (t + 0x300804)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_REGION_EN(x)\
	(((x) << 31) & GENMASK(31, 31))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_REGION_EN_M\
	GENMASK(31, 31)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_REGION_EN_X(x)\
	(((x) & GENMASK(31, 31)) >> 31)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INVERT_MODE(x)\
	(((x) << 29) & GENMASK(29, 29))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INVERT_MODE_M\
	GENMASK(29, 29)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INVERT_MODE_X(x)\
	(((x) & GENMASK(29, 29)) >> 29)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_CFG_SHIFT_MODE(x)\
	(((x) << 28) & GENMASK(28, 28))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_CFG_SHIFT_MODE_M\
	GENMASK(28, 28)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_CFG_SHIFT_MODE_X(x)\
	(((x) & GENMASK(28, 28)) >> 28)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_HEADER_SUBSTITUTE_EN(x)\
	(((x) << 23) & GENMASK(23, 23))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_HEADER_SUBSTITUTE_EN_M\
	GENMASK(23, 23)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_HEADER_SUBSTITUTE_EN_X(x)\
	(((x) & GENMASK(23, 23)) >> 23)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INHIBIT_PAYLOAD(x)\
	(((x) << 22) & GENMASK(22, 22))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INHIBIT_PAYLOAD_M\
	GENMASK(22, 22)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INHIBIT_PAYLOAD_X(x)\
	(((x) & GENMASK(22, 22)) >> 22)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TLP_HEADER_FIELDS_BYPASS(x)\
	(((x) << 21) & GENMASK(21, 21))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TLP_HEADER_FIELDS_BYPASS_M\
	GENMASK(21, 21)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TLP_HEADER_FIELDS_BYPASS_X(x)\
	(((x) & GENMASK(21, 21)) >> 21)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_SNP(x)\
	(((x) << 20) & GENMASK(20, 20))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_SNP_M\
	GENMASK(20, 20)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_SNP_X(x)\
	(((x) & GENMASK(20, 20)) >> 20)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_FUNC_BYPASS(x)\
	(((x) << 19) & GENMASK(19, 19))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_FUNC_BYPASS_M\
	GENMASK(19, 19)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_FUNC_BYPASS_X(x)\
	(((x) & GENMASK(19, 19)) >> 19)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG_SUBSTITUTE_EN(x)\
	(((x) << 16) & GENMASK(16, 16))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG_SUBSTITUTE_EN_M\
	GENMASK(16, 16)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG_SUBSTITUTE_EN_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG(x)\
	(((x) << 8) & GENMASK(15, 8))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG_M\
	GENMASK(15, 8)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_MSG_CODE(x)\
	((x) & GENMASK(7, 0))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_MSG_CODE_M\
	GENMASK(7, 0)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_MSG_CODE_X(x)\
	((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4 */
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4(t) (t + 0x300808)

#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_HW(x)\
	((x) & GENMASK(15, 0))
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_HW_M\
	GENMASK(15, 0)
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_HW_X(x)\
	((x) & GENMASK(15, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4 */
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4(t) (t + 0x30080c)

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LIMIT_ADDR_OFF_OUTBOUND_4 */
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_4(t) (t + 0x300810)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_HW(x)\
	(((x) << 4) & GENMASK(15, 4))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_HW_M\
	GENMASK(15, 4)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_HW_X(x)\
	(((x) & GENMASK(15, 4)) >> 4)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_CBUF_INCR(x)\
	((x) & GENMASK(3, 0))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_CBUF_INCR_M\
	GENMASK(3, 0)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_CBUF_INCR_X(x)\
	((x) & GENMASK(3, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4 */
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4(t) (t + 0x300814)

/*      PCIE_DBI:PF0_ATU_CAP:IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4 */
#define PCIE_DBI_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4(t) (t + 0x300818)

/*      PCIE_DBI:PF0_ATU_CAP:IATU_REGION_CTRL_1_OFF_INBOUND_4 */
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_4(t) (t + 0x300900)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_CTRL_1_FUNC_NUM(x)\
	(((x) << 20) & GENMASK(22, 20))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_CTRL_1_FUNC_NUM_M\
	GENMASK(22, 20)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_CTRL_1_FUNC_NUM_X(x)\
	(((x) & GENMASK(22, 20)) >> 20)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_INCREASE_REGION_SIZE(x)\
	(((x) << 13) & GENMASK(13, 13))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_INCREASE_REGION_SIZE_M\
	GENMASK(13, 13)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_INCREASE_REGION_SIZE_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_ATTR(x)\
	(((x) << 9) & GENMASK(10, 9))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_ATTR_M\
	GENMASK(10, 9)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_ATTR_X(x)\
	(((x) & GENMASK(10, 9)) >> 9)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_TD(x)\
	(((x) << 8) & GENMASK(8, 8))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_TD_M\
	GENMASK(8, 8)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_TD_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_TC(x)\
	(((x) << 5) & GENMASK(7, 5))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_TC_M\
	GENMASK(7, 5)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_TC_X(x)\
	(((x) & GENMASK(7, 5)) >> 5)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_TYPE(x)\
	((x) & GENMASK(4, 0))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_TYPE_M\
	GENMASK(4, 0)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_TYPE_X(x)\
	((x) & GENMASK(4, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_REGION_CTRL_2_OFF_INBOUND_4 */
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4(t) (t + 0x300904)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_REGION_EN(x)\
	(((x) << 31) & GENMASK(31, 31))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_REGION_EN_M\
	GENMASK(31, 31)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_REGION_EN_X(x)\
	(((x) & GENMASK(31, 31)) >> 31)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MATCH_MODE(x)\
	(((x) << 30) & GENMASK(30, 30))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MATCH_MODE_M\
	GENMASK(30, 30)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MATCH_MODE_X(x)\
	(((x) & GENMASK(30, 30)) >> 30)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_INVERT_MODE(x)\
	(((x) << 29) & GENMASK(29, 29))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_INVERT_MODE_M\
	GENMASK(29, 29)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_INVERT_MODE_X(x)\
	(((x) & GENMASK(29, 29)) >> 29)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_CFG_SHIFT_MODE(x)\
	(((x) << 28) & GENMASK(28, 28))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_CFG_SHIFT_MODE_M\
	GENMASK(28, 28)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_CFG_SHIFT_MODE_X(x)\
	(((x) & GENMASK(28, 28)) >> 28)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUZZY_TYPE_MATCH_CODE(x)\
	(((x) << 27) & GENMASK(27, 27))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUZZY_TYPE_MATCH_CODE_M\
	GENMASK(27, 27)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUZZY_TYPE_MATCH_CODE_X(x)\
	(((x) & GENMASK(27, 27)) >> 27)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_RESPONSE_CODE(x)\
	(((x) << 24) & GENMASK(25, 24))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_RESPONSE_CODE_M\
	GENMASK(25, 24)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_RESPONSE_CODE_X(x)\
	(((x) & GENMASK(25, 24)) >> 24)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_SINGLE_ADDR_LOC_TRANS_EN(x)\
	(((x) << 23) & GENMASK(23, 23))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_SINGLE_ADDR_LOC_TRANS_EN_M\
	GENMASK(23, 23)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_SINGLE_ADDR_LOC_TRANS_EN_X(x)\
	(((x) & GENMASK(23, 23)) >> 23)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE_MATCH_EN(x)\
	(((x) << 21) & GENMASK(21, 21))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE_MATCH_EN_M\
	GENMASK(21, 21)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE_MATCH_EN_X(x)\
	(((x) & GENMASK(21, 21)) >> 21)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUNC_NUM_MATCH_EN(x)\
	(((x) << 19) & GENMASK(19, 19))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUNC_NUM_MATCH_EN_M\
	GENMASK(19, 19)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUNC_NUM_MATCH_EN_X(x)\
	(((x) & GENMASK(19, 19)) >> 19)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_ATTR_MATCH_EN(x)\
	(((x) << 16) & GENMASK(16, 16))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_ATTR_MATCH_EN_M\
	GENMASK(16, 16)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_ATTR_MATCH_EN_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_TD_MATCH_EN(x)\
	(((x) << 15) & GENMASK(15, 15))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_TD_MATCH_EN_M\
	GENMASK(15, 15)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_TD_MATCH_EN_X(x)\
	(((x) & GENMASK(15, 15)) >> 15)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_TC_MATCH_EN(x)\
	(((x) << 14) & GENMASK(14, 14))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_TC_MATCH_EN_M\
	GENMASK(14, 14)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_TC_MATCH_EN_X(x)\
	(((x) & GENMASK(14, 14)) >> 14)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_TYPE_MATCH_MODE(x)\
	(((x) << 13) & GENMASK(13, 13))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_TYPE_MATCH_MODE_M\
	GENMASK(13, 13)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_TYPE_MATCH_MODE_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_BAR_NUM(x)\
	(((x) << 8) & GENMASK(10, 8))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_BAR_NUM_M\
	GENMASK(10, 8)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_BAR_NUM_X(x)\
	(((x) & GENMASK(10, 8)) >> 8)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE(x)\
	((x) & GENMASK(7, 0))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE_M\
	GENMASK(7, 0)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE_X(x)\
	((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LWR_BASE_ADDR_OFF_INBOUND_4 */
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_4(t) (t + 0x300908)

#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_HW(x)\
	((x) & GENMASK(15, 0))
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_HW_M\
	GENMASK(15, 0)
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_HW_X(x)\
	((x) & GENMASK(15, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_UPPER_BASE_ADDR_OFF_INBOUND_4 */
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4(t) (t + 0x30090c)

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LIMIT_ADDR_OFF_INBOUND_4 */
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_4(t) (t + 0x300910)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_4_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_4_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_4_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_4_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_HW(x)\
	(((x) << 4) & GENMASK(15, 4))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_4_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_HW_M\
	GENMASK(15, 4)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_4_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_HW_X(x)\
	(((x) & GENMASK(15, 4)) >> 4)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_4_IATU_LIMIT_ADDR_OFF_INBOUND_4_CBUF_INCR(x)\
	((x) & GENMASK(3, 0))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_4_IATU_LIMIT_ADDR_OFF_INBOUND_4_CBUF_INCR_M\
	GENMASK(3, 0)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_4_IATU_LIMIT_ADDR_OFF_INBOUND_4_CBUF_INCR_X(x)\
	((x) & GENMASK(3, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LWR_TARGET_ADDR_OFF_INBOUND_4 */
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4(t) (t + 0x300914)

#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_HW(x)\
	((x) & GENMASK(15, 0))
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_HW_M\
	GENMASK(15, 0)
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_HW_X(x)\
	((x) & GENMASK(15, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_REGION_CTRL_1_OFF_OUTBOUND_5 */
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_5(t) (t + 0x300a00)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_CTRL_1_FUNC_NUM(x)\
	(((x) << 20) & GENMASK(22, 20))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_CTRL_1_FUNC_NUM_M\
	GENMASK(22, 20)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_CTRL_1_FUNC_NUM_X(x)\
	(((x) & GENMASK(22, 20)) >> 20)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_INCREASE_REGION_SIZE(x)\
	(((x) << 13) & GENMASK(13, 13))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_INCREASE_REGION_SIZE_M\
	GENMASK(13, 13)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_INCREASE_REGION_SIZE_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_ATTR(x)\
	(((x) << 9) & GENMASK(10, 9))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_ATTR_M\
	GENMASK(10, 9)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_ATTR_X(x)\
	(((x) & GENMASK(10, 9)) >> 9)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TD(x)\
	(((x) << 8) & GENMASK(8, 8))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TD_M\
	GENMASK(8, 8)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TD_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TC(x)\
	(((x) << 5) & GENMASK(7, 5))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TC_M\
	GENMASK(7, 5)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TC_X(x)\
	(((x) & GENMASK(7, 5)) >> 5)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TYPE(x)\
	((x) & GENMASK(4, 0))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TYPE_M\
	GENMASK(4, 0)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TYPE_X(x)\
	((x) & GENMASK(4, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_REGION_CTRL_2_OFF_OUTBOUND_5 */
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5(t) (t + 0x300a04)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_REGION_EN(x)\
	(((x) << 31) & GENMASK(31, 31))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_REGION_EN_M\
	GENMASK(31, 31)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_REGION_EN_X(x)\
	(((x) & GENMASK(31, 31)) >> 31)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INVERT_MODE(x)\
	(((x) << 29) & GENMASK(29, 29))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INVERT_MODE_M\
	GENMASK(29, 29)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INVERT_MODE_X(x)\
	(((x) & GENMASK(29, 29)) >> 29)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_CFG_SHIFT_MODE(x)\
	(((x) << 28) & GENMASK(28, 28))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_CFG_SHIFT_MODE_M\
	GENMASK(28, 28)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_CFG_SHIFT_MODE_X(x)\
	(((x) & GENMASK(28, 28)) >> 28)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_HEADER_SUBSTITUTE_EN(x)\
	(((x) << 23) & GENMASK(23, 23))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_HEADER_SUBSTITUTE_EN_M\
	GENMASK(23, 23)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_HEADER_SUBSTITUTE_EN_X(x)\
	(((x) & GENMASK(23, 23)) >> 23)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INHIBIT_PAYLOAD(x)\
	(((x) << 22) & GENMASK(22, 22))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INHIBIT_PAYLOAD_M\
	GENMASK(22, 22)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INHIBIT_PAYLOAD_X(x)\
	(((x) & GENMASK(22, 22)) >> 22)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TLP_HEADER_FIELDS_BYPASS(x)\
	(((x) << 21) & GENMASK(21, 21))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TLP_HEADER_FIELDS_BYPASS_M\
	GENMASK(21, 21)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TLP_HEADER_FIELDS_BYPASS_X(x)\
	(((x) & GENMASK(21, 21)) >> 21)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_SNP(x)\
	(((x) << 20) & GENMASK(20, 20))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_SNP_M\
	GENMASK(20, 20)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_SNP_X(x)\
	(((x) & GENMASK(20, 20)) >> 20)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_FUNC_BYPASS(x)\
	(((x) << 19) & GENMASK(19, 19))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_FUNC_BYPASS_M\
	GENMASK(19, 19)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_FUNC_BYPASS_X(x)\
	(((x) & GENMASK(19, 19)) >> 19)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG_SUBSTITUTE_EN(x)\
	(((x) << 16) & GENMASK(16, 16))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG_SUBSTITUTE_EN_M\
	GENMASK(16, 16)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG_SUBSTITUTE_EN_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG(x)\
	(((x) << 8) & GENMASK(15, 8))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG_M\
	GENMASK(15, 8)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_MSG_CODE(x)\
	((x) & GENMASK(7, 0))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_MSG_CODE_M\
	GENMASK(7, 0)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_MSG_CODE_X(x)\
	((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5 */
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5(t) (t + 0x300a08)

#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_HW(x)\
	((x) & GENMASK(15, 0))
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_HW_M\
	GENMASK(15, 0)
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_HW_X(x)\
	((x) & GENMASK(15, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5 */
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5(t) (t + 0x300a0c)

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LIMIT_ADDR_OFF_OUTBOUND_5 */
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_5(t) (t + 0x300a10)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_HW(x)\
	(((x) << 4) & GENMASK(15, 4))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_HW_M\
	GENMASK(15, 4)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_HW_X(x)\
	(((x) & GENMASK(15, 4)) >> 4)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_CBUF_INCR(x)\
	((x) & GENMASK(3, 0))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_CBUF_INCR_M\
	GENMASK(3, 0)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_CBUF_INCR_X(x)\
	((x) & GENMASK(3, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5 */
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5(t) (t + 0x300a14)

/*      PCIE_DBI:PF0_ATU_CAP:IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5 */
#define PCIE_DBI_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5(t) (t + 0x300a18)

/*      PCIE_DBI:PF0_ATU_CAP:IATU_REGION_CTRL_1_OFF_INBOUND_5 */
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_5(t) (t + 0x300b00)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_CTRL_1_FUNC_NUM(x)\
	(((x) << 20) & GENMASK(22, 20))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_CTRL_1_FUNC_NUM_M\
	GENMASK(22, 20)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_CTRL_1_FUNC_NUM_X(x)\
	(((x) & GENMASK(22, 20)) >> 20)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_INCREASE_REGION_SIZE(x)\
	(((x) << 13) & GENMASK(13, 13))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_INCREASE_REGION_SIZE_M\
	GENMASK(13, 13)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_INCREASE_REGION_SIZE_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_ATTR(x)\
	(((x) << 9) & GENMASK(10, 9))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_ATTR_M\
	GENMASK(10, 9)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_ATTR_X(x)\
	(((x) & GENMASK(10, 9)) >> 9)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_TD(x)\
	(((x) << 8) & GENMASK(8, 8))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_TD_M\
	GENMASK(8, 8)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_TD_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_TC(x)\
	(((x) << 5) & GENMASK(7, 5))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_TC_M\
	GENMASK(7, 5)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_TC_X(x)\
	(((x) & GENMASK(7, 5)) >> 5)

#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_TYPE(x)\
	((x) & GENMASK(4, 0))
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_TYPE_M\
	GENMASK(4, 0)
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_TYPE_X(x)\
	((x) & GENMASK(4, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_REGION_CTRL_2_OFF_INBOUND_5 */
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5(t) (t + 0x300b04)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_REGION_EN(x)\
	(((x) << 31) & GENMASK(31, 31))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_REGION_EN_M\
	GENMASK(31, 31)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_REGION_EN_X(x)\
	(((x) & GENMASK(31, 31)) >> 31)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MATCH_MODE(x)\
	(((x) << 30) & GENMASK(30, 30))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MATCH_MODE_M\
	GENMASK(30, 30)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MATCH_MODE_X(x)\
	(((x) & GENMASK(30, 30)) >> 30)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_INVERT_MODE(x)\
	(((x) << 29) & GENMASK(29, 29))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_INVERT_MODE_M\
	GENMASK(29, 29)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_INVERT_MODE_X(x)\
	(((x) & GENMASK(29, 29)) >> 29)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_CFG_SHIFT_MODE(x)\
	(((x) << 28) & GENMASK(28, 28))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_CFG_SHIFT_MODE_M\
	GENMASK(28, 28)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_CFG_SHIFT_MODE_X(x)\
	(((x) & GENMASK(28, 28)) >> 28)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUZZY_TYPE_MATCH_CODE(x)\
	(((x) << 27) & GENMASK(27, 27))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUZZY_TYPE_MATCH_CODE_M\
	GENMASK(27, 27)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUZZY_TYPE_MATCH_CODE_X(x)\
	(((x) & GENMASK(27, 27)) >> 27)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_RESPONSE_CODE(x)\
	(((x) << 24) & GENMASK(25, 24))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_RESPONSE_CODE_M\
	GENMASK(25, 24)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_RESPONSE_CODE_X(x)\
	(((x) & GENMASK(25, 24)) >> 24)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_SINGLE_ADDR_LOC_TRANS_EN(x)\
	(((x) << 23) & GENMASK(23, 23))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_SINGLE_ADDR_LOC_TRANS_EN_M\
	GENMASK(23, 23)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_SINGLE_ADDR_LOC_TRANS_EN_X(x)\
	(((x) & GENMASK(23, 23)) >> 23)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE_MATCH_EN(x)\
	(((x) << 21) & GENMASK(21, 21))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE_MATCH_EN_M\
	GENMASK(21, 21)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE_MATCH_EN_X(x)\
	(((x) & GENMASK(21, 21)) >> 21)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUNC_NUM_MATCH_EN(x)\
	(((x) << 19) & GENMASK(19, 19))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUNC_NUM_MATCH_EN_M\
	GENMASK(19, 19)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUNC_NUM_MATCH_EN_X(x)\
	(((x) & GENMASK(19, 19)) >> 19)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_ATTR_MATCH_EN(x)\
	(((x) << 16) & GENMASK(16, 16))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_ATTR_MATCH_EN_M\
	GENMASK(16, 16)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_ATTR_MATCH_EN_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_TD_MATCH_EN(x)\
	(((x) << 15) & GENMASK(15, 15))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_TD_MATCH_EN_M\
	GENMASK(15, 15)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_TD_MATCH_EN_X(x)\
	(((x) & GENMASK(15, 15)) >> 15)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_TC_MATCH_EN(x)\
	(((x) << 14) & GENMASK(14, 14))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_TC_MATCH_EN_M\
	GENMASK(14, 14)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_TC_MATCH_EN_X(x)\
	(((x) & GENMASK(14, 14)) >> 14)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_TYPE_MATCH_MODE(x)\
	(((x) << 13) & GENMASK(13, 13))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_TYPE_MATCH_MODE_M\
	GENMASK(13, 13)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_TYPE_MATCH_MODE_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_BAR_NUM(x)\
	(((x) << 8) & GENMASK(10, 8))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_BAR_NUM_M\
	GENMASK(10, 8)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_BAR_NUM_X(x)\
	(((x) & GENMASK(10, 8)) >> 8)

#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE(x)\
	((x) & GENMASK(7, 0))
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE_M\
	GENMASK(7, 0)
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE_X(x)\
	((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LWR_BASE_ADDR_OFF_INBOUND_5 */
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_5(t) (t + 0x300b08)

#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_HW(x)\
	((x) & GENMASK(15, 0))
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_HW_M\
	GENMASK(15, 0)
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_HW_X(x)\
	((x) & GENMASK(15, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_UPPER_BASE_ADDR_OFF_INBOUND_5 */
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5(t) (t + 0x300b0c)

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LIMIT_ADDR_OFF_INBOUND_5 */
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_5(t) (t + 0x300b10)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_5_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_5_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_5_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_5_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_HW(x)\
	(((x) << 4) & GENMASK(15, 4))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_5_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_HW_M\
	GENMASK(15, 4)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_5_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_HW_X(x)\
	(((x) & GENMASK(15, 4)) >> 4)

#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_5_IATU_LIMIT_ADDR_OFF_INBOUND_5_CBUF_INCR(x)\
	((x) & GENMASK(3, 0))
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_5_IATU_LIMIT_ADDR_OFF_INBOUND_5_CBUF_INCR_M\
	GENMASK(3, 0)
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_5_IATU_LIMIT_ADDR_OFF_INBOUND_5_CBUF_INCR_X(x)\
	((x) & GENMASK(3, 0))

/*      PCIE_DBI:PF0_ATU_CAP:IATU_LWR_TARGET_ADDR_OFF_INBOUND_5 */
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5(t) (t + 0x300b14)

#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_RW(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_RW_M\
	GENMASK(31, 16)
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_RW_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_HW(x)\
	((x) & GENMASK(15, 0))
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_HW_M\
	GENMASK(15, 0)
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_HW_X(x)\
	((x) & GENMASK(15, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:ACK_LATENCY_TIMER_OFF */
#define PCIE_DBI_ACK_LATENCY_TIMER_OFF(t) (t + 0x700)

#define PCIE_DBI_ACK_LATENCY_TIMER_OFF_REPLAY_TIME_LIMIT(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_ACK_LATENCY_TIMER_OFF_REPLAY_TIME_LIMIT_M GENMASK(31, 16)
#define PCIE_DBI_ACK_LATENCY_TIMER_OFF_REPLAY_TIME_LIMIT_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_ACK_LATENCY_TIMER_OFF_ROUND_TRIP_LATENCY_TIME_LIMIT(x)\
	((x) & GENMASK(15, 0))
#define PCIE_DBI_ACK_LATENCY_TIMER_OFF_ROUND_TRIP_LATENCY_TIME_LIMIT_M\
	GENMASK(15, 0)
#define PCIE_DBI_ACK_LATENCY_TIMER_OFF_ROUND_TRIP_LATENCY_TIME_LIMIT_X(x)\
	((x) & GENMASK(15, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:VENDOR_SPEC_DLLP_OFF */
#define PCIE_DBI_VENDOR_SPEC_DLLP_OFF(t) (t + 0x704)

/*      PCIE_DBI:PF0_PORT_LOGIC:PORT_FORCE_OFF */
#define PCIE_DBI_PORT_FORCE_OFF(t) (t + 0x708)

#define PCIE_DBI_PORT_FORCE_OFF_DO_DESKEW_FOR_SRIS(x)\
	(((x) << 23) & GENMASK(23, 23))
#define PCIE_DBI_PORT_FORCE_OFF_DO_DESKEW_FOR_SRIS_M GENMASK(23, 23)
#define PCIE_DBI_PORT_FORCE_OFF_DO_DESKEW_FOR_SRIS_X(x)\
	(((x) & GENMASK(23, 23)) >> 23)

#define PCIE_DBI_PORT_FORCE_OFF_SUPPORT_PART_LANES_RXEI_EXIT(x)\
	(((x) << 22) & GENMASK(22, 22))
#define PCIE_DBI_PORT_FORCE_OFF_SUPPORT_PART_LANES_RXEI_EXIT_M GENMASK(22, 22)
#define PCIE_DBI_PORT_FORCE_OFF_SUPPORT_PART_LANES_RXEI_EXIT_X(x)\
	(((x) & GENMASK(22, 22)) >> 22)

#define PCIE_DBI_PORT_FORCE_OFF_LINK_STATE(x)    (((x) << 16) & GENMASK(21, 16))
#define PCIE_DBI_PORT_FORCE_OFF_LINK_STATE_M     GENMASK(21, 16)
#define PCIE_DBI_PORT_FORCE_OFF_LINK_STATE_X(x)  (((x) & GENMASK(21, 16)) >> 16)

#define PCIE_DBI_PORT_FORCE_OFF_FORCE_EN(x)      (((x) << 15) & GENMASK(15, 15))
#define PCIE_DBI_PORT_FORCE_OFF_FORCE_EN_M       GENMASK(15, 15)
#define PCIE_DBI_PORT_FORCE_OFF_FORCE_EN_X(x)    (((x) & GENMASK(15, 15)) >> 15)

#define PCIE_DBI_PORT_FORCE_OFF_FORCED_LTSSM(x)  (((x) << 8) & GENMASK(11, 8))
#define PCIE_DBI_PORT_FORCE_OFF_FORCED_LTSSM_M   GENMASK(11, 8)
#define PCIE_DBI_PORT_FORCE_OFF_FORCED_LTSSM_X(x) (((x) & GENMASK(11, 8)) >> 8)

#define PCIE_DBI_PORT_FORCE_OFF_LINK_NUM(x)      ((x) & GENMASK(7, 0))
#define PCIE_DBI_PORT_FORCE_OFF_LINK_NUM_M       GENMASK(7, 0)
#define PCIE_DBI_PORT_FORCE_OFF_LINK_NUM_X(x)    ((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:ACK_F_ASPM_CTRL_OFF */
#define PCIE_DBI_ACK_F_ASPM_CTRL_OFF(t) (t + 0x70c)

#define PCIE_DBI_ACK_F_ASPM_CTRL_OFF_ENTER_ASPM(x)\
	(((x) << 30) & GENMASK(30, 30))
#define PCIE_DBI_ACK_F_ASPM_CTRL_OFF_ENTER_ASPM_M GENMASK(30, 30)
#define PCIE_DBI_ACK_F_ASPM_CTRL_OFF_ENTER_ASPM_X(x)\
	(((x) & GENMASK(30, 30)) >> 30)

#define PCIE_DBI_ACK_F_ASPM_CTRL_OFF_L1_ENTRANCE_LATENCY(x)\
	(((x) << 27) & GENMASK(29, 27))
#define PCIE_DBI_ACK_F_ASPM_CTRL_OFF_L1_ENTRANCE_LATENCY_M GENMASK(29, 27)
#define PCIE_DBI_ACK_F_ASPM_CTRL_OFF_L1_ENTRANCE_LATENCY_X(x)\
	(((x) & GENMASK(29, 27)) >> 27)

#define PCIE_DBI_ACK_F_ASPM_CTRL_OFF_L0S_ENTRANCE_LATENCY(x)\
	(((x) << 24) & GENMASK(26, 24))
#define PCIE_DBI_ACK_F_ASPM_CTRL_OFF_L0S_ENTRANCE_LATENCY_M GENMASK(26, 24)
#define PCIE_DBI_ACK_F_ASPM_CTRL_OFF_L0S_ENTRANCE_LATENCY_X(x)\
	(((x) & GENMASK(26, 24)) >> 24)

#define PCIE_DBI_ACK_F_ASPM_CTRL_OFF_COMMON_CLK_N_FTS(x)\
	(((x) << 16) & GENMASK(23, 16))
#define PCIE_DBI_ACK_F_ASPM_CTRL_OFF_COMMON_CLK_N_FTS_M GENMASK(23, 16)
#define PCIE_DBI_ACK_F_ASPM_CTRL_OFF_COMMON_CLK_N_FTS_X(x)\
	(((x) & GENMASK(23, 16)) >> 16)

#define PCIE_DBI_ACK_F_ASPM_CTRL_OFF_ACK_N_FTS(x) (((x) << 8) & GENMASK(15, 8))
#define PCIE_DBI_ACK_F_ASPM_CTRL_OFF_ACK_N_FTS_M GENMASK(15, 8)
#define PCIE_DBI_ACK_F_ASPM_CTRL_OFF_ACK_N_FTS_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define PCIE_DBI_ACK_F_ASPM_CTRL_OFF_ACK_FREQ(x) ((x) & GENMASK(7, 0))
#define PCIE_DBI_ACK_F_ASPM_CTRL_OFF_ACK_FREQ_M  GENMASK(7, 0)
#define PCIE_DBI_ACK_F_ASPM_CTRL_OFF_ACK_FREQ_X(x) ((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:PORT_LINK_CTRL_OFF */
#define PCIE_DBI_PORT_LINK_CTRL_OFF(t) (t + 0x710)

#define PCIE_DBI_PORT_LINK_CTRL_OFF_TRANSMIT_LANE_REVERSALE_ENABLE(x)\
	(((x) << 27) & GENMASK(27, 27))
#define PCIE_DBI_PORT_LINK_CTRL_OFF_TRANSMIT_LANE_REVERSALE_ENABLE_M\
	GENMASK(27, 27)
#define PCIE_DBI_PORT_LINK_CTRL_OFF_TRANSMIT_LANE_REVERSALE_ENABLE_X(x)\
	(((x) & GENMASK(27, 27)) >> 27)

#define PCIE_DBI_PORT_LINK_CTRL_OFF_EXTENDED_SYNCH(x)\
	(((x) << 26) & GENMASK(26, 26))
#define PCIE_DBI_PORT_LINK_CTRL_OFF_EXTENDED_SYNCH_M GENMASK(26, 26)
#define PCIE_DBI_PORT_LINK_CTRL_OFF_EXTENDED_SYNCH_X(x)\
	(((x) & GENMASK(26, 26)) >> 26)

#define PCIE_DBI_PORT_LINK_CTRL_OFF_CORRUPT_LCRC_ENABLE(x)\
	(((x) << 25) & GENMASK(25, 25))
#define PCIE_DBI_PORT_LINK_CTRL_OFF_CORRUPT_LCRC_ENABLE_M GENMASK(25, 25)
#define PCIE_DBI_PORT_LINK_CTRL_OFF_CORRUPT_LCRC_ENABLE_X(x)\
	(((x) & GENMASK(25, 25)) >> 25)

#define PCIE_DBI_PORT_LINK_CTRL_OFF_BEACON_ENABLE(x)\
	(((x) << 24) & GENMASK(24, 24))
#define PCIE_DBI_PORT_LINK_CTRL_OFF_BEACON_ENABLE_M GENMASK(24, 24)
#define PCIE_DBI_PORT_LINK_CTRL_OFF_BEACON_ENABLE_X(x)\
	(((x) & GENMASK(24, 24)) >> 24)

#define PCIE_DBI_PORT_LINK_CTRL_OFF_LINK_CAPABLE(x)\
	(((x) << 16) & GENMASK(21, 16))
#define PCIE_DBI_PORT_LINK_CTRL_OFF_LINK_CAPABLE_M GENMASK(21, 16)
#define PCIE_DBI_PORT_LINK_CTRL_OFF_LINK_CAPABLE_X(x)\
	(((x) & GENMASK(21, 16)) >> 16)

#define PCIE_DBI_PORT_LINK_CTRL_OFF_LINK_RATE(x) (((x) << 8) & GENMASK(11, 8))
#define PCIE_DBI_PORT_LINK_CTRL_OFF_LINK_RATE_M  GENMASK(11, 8)
#define PCIE_DBI_PORT_LINK_CTRL_OFF_LINK_RATE_X(x) (((x) & GENMASK(11, 8)) >> 8)

#define PCIE_DBI_PORT_LINK_CTRL_OFF_FAST_LINK_MODE(x)\
	(((x) << 7) & GENMASK(7, 7))
#define PCIE_DBI_PORT_LINK_CTRL_OFF_FAST_LINK_MODE_M GENMASK(7, 7)
#define PCIE_DBI_PORT_LINK_CTRL_OFF_FAST_LINK_MODE_X(x)\
	(((x) & GENMASK(7, 7)) >> 7)

#define PCIE_DBI_PORT_LINK_CTRL_OFF_LINK_DISABLE(x) (((x) << 6) & GENMASK(6, 6))
#define PCIE_DBI_PORT_LINK_CTRL_OFF_LINK_DISABLE_M GENMASK(6, 6)
#define PCIE_DBI_PORT_LINK_CTRL_OFF_LINK_DISABLE_X(x)\
	(((x) & GENMASK(6, 6)) >> 6)

#define PCIE_DBI_PORT_LINK_CTRL_OFF_DLL_LINK_EN(x) (((x) << 5) & GENMASK(5, 5))
#define PCIE_DBI_PORT_LINK_CTRL_OFF_DLL_LINK_EN_M GENMASK(5, 5)
#define PCIE_DBI_PORT_LINK_CTRL_OFF_DLL_LINK_EN_X(x)\
	(((x) & GENMASK(5, 5)) >> 5)

#define PCIE_DBI_PORT_LINK_CTRL_OFF_RESET_ASSERT(x) (((x) << 3) & GENMASK(3, 3))
#define PCIE_DBI_PORT_LINK_CTRL_OFF_RESET_ASSERT_M GENMASK(3, 3)
#define PCIE_DBI_PORT_LINK_CTRL_OFF_RESET_ASSERT_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define PCIE_DBI_PORT_LINK_CTRL_OFF_LOOPBACK_ENABLE(x)\
	(((x) << 2) & GENMASK(2, 2))
#define PCIE_DBI_PORT_LINK_CTRL_OFF_LOOPBACK_ENABLE_M GENMASK(2, 2)
#define PCIE_DBI_PORT_LINK_CTRL_OFF_LOOPBACK_ENABLE_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define PCIE_DBI_PORT_LINK_CTRL_OFF_SCRAMBLE_DISABLE(x)\
	(((x) << 1) & GENMASK(1, 1))
#define PCIE_DBI_PORT_LINK_CTRL_OFF_SCRAMBLE_DISABLE_M GENMASK(1, 1)
#define PCIE_DBI_PORT_LINK_CTRL_OFF_SCRAMBLE_DISABLE_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define PCIE_DBI_PORT_LINK_CTRL_OFF_VENDOR_SPECIFIC_DLLP_REQ(x)\
	((x) & GENMASK(0, 0))
#define PCIE_DBI_PORT_LINK_CTRL_OFF_VENDOR_SPECIFIC_DLLP_REQ_M GENMASK(0, 0)
#define PCIE_DBI_PORT_LINK_CTRL_OFF_VENDOR_SPECIFIC_DLLP_REQ_X(x)\
	((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:LANE_SKEW_OFF */
#define PCIE_DBI_LANE_SKEW_OFF(t) (t + 0x714)

#define PCIE_DBI_LANE_SKEW_OFF_DISABLE_LANE_TO_LANE_DESKEW(x)\
	(((x) << 31) & GENMASK(31, 31))
#define PCIE_DBI_LANE_SKEW_OFF_DISABLE_LANE_TO_LANE_DESKEW_M GENMASK(31, 31)
#define PCIE_DBI_LANE_SKEW_OFF_DISABLE_LANE_TO_LANE_DESKEW_X(x)\
	(((x) & GENMASK(31, 31)) >> 31)

#define PCIE_DBI_LANE_SKEW_OFF_IMPLEMENT_NUM_LANES(x)\
	(((x) << 27) & GENMASK(30, 27))
#define PCIE_DBI_LANE_SKEW_OFF_IMPLEMENT_NUM_LANES_M GENMASK(30, 27)
#define PCIE_DBI_LANE_SKEW_OFF_IMPLEMENT_NUM_LANES_X(x)\
	(((x) & GENMASK(30, 27)) >> 27)

#define PCIE_DBI_LANE_SKEW_OFF_ELASTIC_BUFFER_MODE(x)\
	(((x) << 26) & GENMASK(26, 26))
#define PCIE_DBI_LANE_SKEW_OFF_ELASTIC_BUFFER_MODE_M GENMASK(26, 26)
#define PCIE_DBI_LANE_SKEW_OFF_ELASTIC_BUFFER_MODE_X(x)\
	(((x) & GENMASK(26, 26)) >> 26)

#define PCIE_DBI_LANE_SKEW_OFF_ACK_NAK_DISABLE(x)\
	(((x) << 25) & GENMASK(25, 25))
#define PCIE_DBI_LANE_SKEW_OFF_ACK_NAK_DISABLE_M GENMASK(25, 25)
#define PCIE_DBI_LANE_SKEW_OFF_ACK_NAK_DISABLE_X(x)\
	(((x) & GENMASK(25, 25)) >> 25)

#define PCIE_DBI_LANE_SKEW_OFF_FLOW_CTRL_DISABLE(x)\
	(((x) << 24) & GENMASK(24, 24))
#define PCIE_DBI_LANE_SKEW_OFF_FLOW_CTRL_DISABLE_M GENMASK(24, 24)
#define PCIE_DBI_LANE_SKEW_OFF_FLOW_CTRL_DISABLE_X(x)\
	(((x) & GENMASK(24, 24)) >> 24)

#define PCIE_DBI_LANE_SKEW_OFF_INSERT_LANE_SKEW(x) ((x) & GENMASK(23, 0))
#define PCIE_DBI_LANE_SKEW_OFF_INSERT_LANE_SKEW_M GENMASK(23, 0)
#define PCIE_DBI_LANE_SKEW_OFF_INSERT_LANE_SKEW_X(x) ((x) & GENMASK(23, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:TIMER_CTRL_MAX_FUNC_NUM_OFF */
#define PCIE_DBI_TIMER_CTRL_MAX_FUNC_NUM_OFF(t) (t + 0x718)

#define PCIE_DBI_TIMER_CTRL_MAX_FUNC_NUM_OFF_FAST_LINK_SCALING_FACTOR(x)\
	(((x) << 29) & GENMASK(30, 29))
#define PCIE_DBI_TIMER_CTRL_MAX_FUNC_NUM_OFF_FAST_LINK_SCALING_FACTOR_M\
	GENMASK(30, 29)
#define PCIE_DBI_TIMER_CTRL_MAX_FUNC_NUM_OFF_FAST_LINK_SCALING_FACTOR_X(x)\
	(((x) & GENMASK(30, 29)) >> 29)

#define PCIE_DBI_TIMER_CTRL_MAX_FUNC_NUM_OFF_UPDATE_FREQ_TIMER(x)\
	(((x) << 24) & GENMASK(28, 24))
#define PCIE_DBI_TIMER_CTRL_MAX_FUNC_NUM_OFF_UPDATE_FREQ_TIMER_M GENMASK(28, 24)
#define PCIE_DBI_TIMER_CTRL_MAX_FUNC_NUM_OFF_UPDATE_FREQ_TIMER_X(x)\
	(((x) & GENMASK(28, 24)) >> 24)

#define PCIE_DBI_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_ACK_NAK(x)\
	(((x) << 19) & GENMASK(23, 19))
#define PCIE_DBI_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_ACK_NAK_M GENMASK(23, 19)
#define PCIE_DBI_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_ACK_NAK_X(x)\
	(((x) & GENMASK(23, 19)) >> 19)

#define PCIE_DBI_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_REPLAY_TIMER(x)\
	(((x) << 14) & GENMASK(18, 14))
#define PCIE_DBI_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_REPLAY_TIMER_M\
	GENMASK(18, 14)
#define PCIE_DBI_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_REPLAY_TIMER_X(x)\
	(((x) & GENMASK(18, 14)) >> 14)

#define PCIE_DBI_TIMER_CTRL_MAX_FUNC_NUM_OFF_MAX_FUNC_NUM(x)\
	((x) & GENMASK(7, 0))
#define PCIE_DBI_TIMER_CTRL_MAX_FUNC_NUM_OFF_MAX_FUNC_NUM_M GENMASK(7, 0)
#define PCIE_DBI_TIMER_CTRL_MAX_FUNC_NUM_OFF_MAX_FUNC_NUM_X(x)\
	((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:SYMBOL_TIMER_FILTER_1_OFF */
#define PCIE_DBI_SYMBOL_TIMER_FILTER_1_OFF(t) (t + 0x71c)

#define PCIE_DBI_SYMBOL_TIMER_FILTER_1_OFF_MASK_RADM_1(x)\
	(((x) << 16) & GENMASK(31, 16))
#define PCIE_DBI_SYMBOL_TIMER_FILTER_1_OFF_MASK_RADM_1_M GENMASK(31, 16)
#define PCIE_DBI_SYMBOL_TIMER_FILTER_1_OFF_MASK_RADM_1_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define PCIE_DBI_SYMBOL_TIMER_FILTER_1_OFF_DISABLE_FC_WD_TIMER(x)\
	(((x) << 15) & GENMASK(15, 15))
#define PCIE_DBI_SYMBOL_TIMER_FILTER_1_OFF_DISABLE_FC_WD_TIMER_M GENMASK(15, 15)
#define PCIE_DBI_SYMBOL_TIMER_FILTER_1_OFF_DISABLE_FC_WD_TIMER_X(x)\
	(((x) & GENMASK(15, 15)) >> 15)

#define PCIE_DBI_SYMBOL_TIMER_FILTER_1_OFF_EIDLE_TIMER(x)\
	(((x) << 11) & GENMASK(14, 11))
#define PCIE_DBI_SYMBOL_TIMER_FILTER_1_OFF_EIDLE_TIMER_M GENMASK(14, 11)
#define PCIE_DBI_SYMBOL_TIMER_FILTER_1_OFF_EIDLE_TIMER_X(x)\
	(((x) & GENMASK(14, 11)) >> 11)

#define PCIE_DBI_SYMBOL_TIMER_FILTER_1_OFF_SKP_INT_VAL(x) ((x) & GENMASK(10, 0))
#define PCIE_DBI_SYMBOL_TIMER_FILTER_1_OFF_SKP_INT_VAL_M GENMASK(10, 0)
#define PCIE_DBI_SYMBOL_TIMER_FILTER_1_OFF_SKP_INT_VAL_X(x)\
	((x) & GENMASK(10, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:FILTER_MASK_2_OFF */
#define PCIE_DBI_FILTER_MASK_2_OFF(t) (t + 0x720)

/*      PCIE_DBI:PF0_PORT_LOGIC:AMBA_MUL_OB_DECOMP_NP_SUB_REQ_CTRL_OFF */
#define PCIE_DBI_AMBA_MUL_OB_DECOMP_NP_SUB_REQ_CTRL_OFF(t) (t + 0x724)

#define PCIE_DBI_AMBA_MUL_OB_DECOMP_NP_SUB_REQ_CTRL_OFF_OB_RD_SPLIT_BURST_EN(x)\
	((x) & GENMASK(0, 0))
#define PCIE_DBI_AMBA_MUL_OB_DECOMP_NP_SUB_REQ_CTRL_OFF_OB_RD_SPLIT_BURST_EN_M\
	GENMASK(0, 0)
#define PCIE_DBI_AMBA_MUL_OB_DECOMP_NP_SUB_REQ_CTRL_OFF_OB_RD_SPLIT_BURST_EN_X(x)\
	((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:PL_DEBUG0_OFF */
#define PCIE_DBI_PL_DEBUG0_OFF(t) (t + 0x728)

/*      PCIE_DBI:PF0_PORT_LOGIC:PL_DEBUG1_OFF */
#define PCIE_DBI_PL_DEBUG1_OFF(t) (t + 0x72c)

/*      PCIE_DBI:PF0_PORT_LOGIC:TX_P_FC_CREDIT_STATUS_OFF */
#define PCIE_DBI_TX_P_FC_CREDIT_STATUS_OFF(t) (t + 0x730)

#define PCIE_DBI_TX_P_FC_CREDIT_STATUS_OFF_TX_P_HEADER_FC_CREDIT(x)\
	(((x) << 12) & GENMASK(19, 12))
#define PCIE_DBI_TX_P_FC_CREDIT_STATUS_OFF_TX_P_HEADER_FC_CREDIT_M\
	GENMASK(19, 12)
#define PCIE_DBI_TX_P_FC_CREDIT_STATUS_OFF_TX_P_HEADER_FC_CREDIT_X(x)\
	(((x) & GENMASK(19, 12)) >> 12)

#define PCIE_DBI_TX_P_FC_CREDIT_STATUS_OFF_TX_P_DATA_FC_CREDIT(x)\
	((x) & GENMASK(11, 0))
#define PCIE_DBI_TX_P_FC_CREDIT_STATUS_OFF_TX_P_DATA_FC_CREDIT_M GENMASK(11, 0)
#define PCIE_DBI_TX_P_FC_CREDIT_STATUS_OFF_TX_P_DATA_FC_CREDIT_X(x)\
	((x) & GENMASK(11, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:TX_NP_FC_CREDIT_STATUS_OFF */
#define PCIE_DBI_TX_NP_FC_CREDIT_STATUS_OFF(t) (t + 0x734)

#define PCIE_DBI_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_HEADER_FC_CREDIT(x)\
	(((x) << 12) & GENMASK(19, 12))
#define PCIE_DBI_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_HEADER_FC_CREDIT_M\
	GENMASK(19, 12)
#define PCIE_DBI_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_HEADER_FC_CREDIT_X(x)\
	(((x) & GENMASK(19, 12)) >> 12)

#define PCIE_DBI_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_DATA_FC_CREDIT(x)\
	((x) & GENMASK(11, 0))
#define PCIE_DBI_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_DATA_FC_CREDIT_M\
	GENMASK(11, 0)
#define PCIE_DBI_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_DATA_FC_CREDIT_X(x)\
	((x) & GENMASK(11, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:TX_CPL_FC_CREDIT_STATUS_OFF */
#define PCIE_DBI_TX_CPL_FC_CREDIT_STATUS_OFF(t) (t + 0x738)

#define PCIE_DBI_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_HEADER_FC_CREDIT(x)\
	(((x) << 12) & GENMASK(19, 12))
#define PCIE_DBI_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_HEADER_FC_CREDIT_M\
	GENMASK(19, 12)
#define PCIE_DBI_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_HEADER_FC_CREDIT_X(x)\
	(((x) & GENMASK(19, 12)) >> 12)

#define PCIE_DBI_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_DATA_FC_CREDIT(x)\
	((x) & GENMASK(11, 0))
#define PCIE_DBI_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_DATA_FC_CREDIT_M\
	GENMASK(11, 0)
#define PCIE_DBI_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_DATA_FC_CREDIT_X(x)\
	((x) & GENMASK(11, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:QUEUE_STATUS_OFF */
#define PCIE_DBI_QUEUE_STATUS_OFF(t) (t + 0x73c)

#define PCIE_DBI_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL_EN(x)\
	(((x) << 31) & GENMASK(31, 31))
#define PCIE_DBI_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL_EN_M GENMASK(31, 31)
#define PCIE_DBI_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL_EN_X(x)\
	(((x) & GENMASK(31, 31)) >> 31)

#define PCIE_DBI_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL(x)\
	(((x) << 16) & GENMASK(28, 16))
#define PCIE_DBI_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL_M GENMASK(28, 16)
#define PCIE_DBI_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL_X(x)\
	(((x) & GENMASK(28, 16)) >> 16)

#define PCIE_DBI_QUEUE_STATUS_OFF_RX_SERIALIZATION_Q_NON_EMPTY(x)\
	(((x) << 13) & GENMASK(13, 13))
#define PCIE_DBI_QUEUE_STATUS_OFF_RX_SERIALIZATION_Q_NON_EMPTY_M GENMASK(13, 13)
#define PCIE_DBI_QUEUE_STATUS_OFF_RX_SERIALIZATION_Q_NON_EMPTY_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define PCIE_DBI_QUEUE_STATUS_OFF_RX_QUEUE_OVERFLOW(x)\
	(((x) << 3) & GENMASK(3, 3))
#define PCIE_DBI_QUEUE_STATUS_OFF_RX_QUEUE_OVERFLOW_M GENMASK(3, 3)
#define PCIE_DBI_QUEUE_STATUS_OFF_RX_QUEUE_OVERFLOW_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define PCIE_DBI_QUEUE_STATUS_OFF_RX_QUEUE_NON_EMPTY(x)\
	(((x) << 2) & GENMASK(2, 2))
#define PCIE_DBI_QUEUE_STATUS_OFF_RX_QUEUE_NON_EMPTY_M GENMASK(2, 2)
#define PCIE_DBI_QUEUE_STATUS_OFF_RX_QUEUE_NON_EMPTY_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define PCIE_DBI_QUEUE_STATUS_OFF_TX_RETRY_BUFFER_NE(x)\
	(((x) << 1) & GENMASK(1, 1))
#define PCIE_DBI_QUEUE_STATUS_OFF_TX_RETRY_BUFFER_NE_M GENMASK(1, 1)
#define PCIE_DBI_QUEUE_STATUS_OFF_TX_RETRY_BUFFER_NE_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define PCIE_DBI_QUEUE_STATUS_OFF_RX_TLP_FC_CREDIT_NON_RETURN(x)\
	((x) & GENMASK(0, 0))
#define PCIE_DBI_QUEUE_STATUS_OFF_RX_TLP_FC_CREDIT_NON_RETURN_M GENMASK(0, 0)
#define PCIE_DBI_QUEUE_STATUS_OFF_RX_TLP_FC_CREDIT_NON_RETURN_X(x)\
	((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:VC_TX_ARBI_1_OFF */
#define PCIE_DBI_VC_TX_ARBI_1_OFF(t) (t + 0x740)

#define PCIE_DBI_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_3(x)\
	(((x) << 24) & GENMASK(31, 24))
#define PCIE_DBI_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_3_M GENMASK(31, 24)
#define PCIE_DBI_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_3_X(x)\
	(((x) & GENMASK(31, 24)) >> 24)

#define PCIE_DBI_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_2(x)\
	(((x) << 16) & GENMASK(23, 16))
#define PCIE_DBI_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_2_M GENMASK(23, 16)
#define PCIE_DBI_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_2_X(x)\
	(((x) & GENMASK(23, 16)) >> 16)

#define PCIE_DBI_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_1(x)\
	(((x) << 8) & GENMASK(15, 8))
#define PCIE_DBI_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_1_M GENMASK(15, 8)
#define PCIE_DBI_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_1_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define PCIE_DBI_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_0(x) ((x) & GENMASK(7, 0))
#define PCIE_DBI_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_0_M GENMASK(7, 0)
#define PCIE_DBI_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_0_X(x) ((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:VC_TX_ARBI_2_OFF */
#define PCIE_DBI_VC_TX_ARBI_2_OFF(t) (t + 0x744)

#define PCIE_DBI_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_7(x)\
	(((x) << 24) & GENMASK(31, 24))
#define PCIE_DBI_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_7_M GENMASK(31, 24)
#define PCIE_DBI_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_7_X(x)\
	(((x) & GENMASK(31, 24)) >> 24)

#define PCIE_DBI_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_6(x)\
	(((x) << 16) & GENMASK(23, 16))
#define PCIE_DBI_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_6_M GENMASK(23, 16)
#define PCIE_DBI_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_6_X(x)\
	(((x) & GENMASK(23, 16)) >> 16)

#define PCIE_DBI_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_5(x)\
	(((x) << 8) & GENMASK(15, 8))
#define PCIE_DBI_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_5_M GENMASK(15, 8)
#define PCIE_DBI_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_5_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define PCIE_DBI_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_4(x) ((x) & GENMASK(7, 0))
#define PCIE_DBI_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_4_M GENMASK(7, 0)
#define PCIE_DBI_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_4_X(x) ((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:VC0_P_RX_Q_CTRL_OFF */
#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF(t) (t + 0x748)

#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_VC_ORDERING_RX_Q(x)\
	(((x) << 31) & GENMASK(31, 31))
#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_VC_ORDERING_RX_Q_M GENMASK(31, 31)
#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_VC_ORDERING_RX_Q_X(x)\
	(((x) & GENMASK(31, 31)) >> 31)

#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_TLP_TYPE_ORDERING_VC0(x)\
	(((x) << 30) & GENMASK(30, 30))
#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_TLP_TYPE_ORDERING_VC0_M GENMASK(30, 30)
#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_TLP_TYPE_ORDERING_VC0_X(x)\
	(((x) & GENMASK(30, 30)) >> 30)

#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_RESERVED5(x)\
	(((x) << 28) & GENMASK(29, 28))
#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_RESERVED5_M GENMASK(29, 28)
#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_RESERVED5_X(x)\
	(((x) & GENMASK(29, 28)) >> 28)

#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_SCALE(x)\
	(((x) << 26) & GENMASK(27, 26))
#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_SCALE_M GENMASK(27, 26)
#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_SCALE_X(x)\
	(((x) & GENMASK(27, 26)) >> 26)

#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_VC0_P_HDR_SCALE(x)\
	(((x) << 24) & GENMASK(25, 24))
#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_VC0_P_HDR_SCALE_M GENMASK(25, 24)
#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_VC0_P_HDR_SCALE_X(x)\
	(((x) & GENMASK(25, 24)) >> 24)

#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_VC0_P_TLP_Q_MODE(x)\
	(((x) << 21) & GENMASK(23, 21))
#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_VC0_P_TLP_Q_MODE_M GENMASK(23, 21)
#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_VC0_P_TLP_Q_MODE_X(x)\
	(((x) & GENMASK(23, 21)) >> 21)

#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_RESERVED4(x)\
	(((x) << 20) & GENMASK(20, 20))
#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_RESERVED4_M GENMASK(20, 20)
#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_RESERVED4_X(x)\
	(((x) & GENMASK(20, 20)) >> 20)

#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_VC0_P_HEADER_CREDIT(x)\
	(((x) << 12) & GENMASK(19, 12))
#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_VC0_P_HEADER_CREDIT_M GENMASK(19, 12)
#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_VC0_P_HEADER_CREDIT_X(x)\
	(((x) & GENMASK(19, 12)) >> 12)

#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_CREDIT(x) ((x) & GENMASK(11, 0))
#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_CREDIT_M GENMASK(11, 0)
#define PCIE_DBI_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_CREDIT_X(x)\
	((x) & GENMASK(11, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:VC0_NP_RX_Q_CTRL_OFF */
#define PCIE_DBI_VC0_NP_RX_Q_CTRL_OFF(t) (t + 0x74c)

#define PCIE_DBI_VC0_NP_RX_Q_CTRL_OFF_RESERVED7(x)\
	(((x) << 28) & GENMASK(31, 28))
#define PCIE_DBI_VC0_NP_RX_Q_CTRL_OFF_RESERVED7_M GENMASK(31, 28)
#define PCIE_DBI_VC0_NP_RX_Q_CTRL_OFF_RESERVED7_X(x)\
	(((x) & GENMASK(31, 28)) >> 28)

#define PCIE_DBI_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_SCALE(x)\
	(((x) << 26) & GENMASK(27, 26))
#define PCIE_DBI_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_SCALE_M GENMASK(27, 26)
#define PCIE_DBI_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_SCALE_X(x)\
	(((x) & GENMASK(27, 26)) >> 26)

#define PCIE_DBI_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HDR_SCALE(x)\
	(((x) << 24) & GENMASK(25, 24))
#define PCIE_DBI_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HDR_SCALE_M GENMASK(25, 24)
#define PCIE_DBI_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HDR_SCALE_X(x)\
	(((x) & GENMASK(25, 24)) >> 24)

#define PCIE_DBI_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_TLP_Q_MODE(x)\
	(((x) << 21) & GENMASK(23, 21))
#define PCIE_DBI_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_TLP_Q_MODE_M GENMASK(23, 21)
#define PCIE_DBI_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_TLP_Q_MODE_X(x)\
	(((x) & GENMASK(23, 21)) >> 21)

#define PCIE_DBI_VC0_NP_RX_Q_CTRL_OFF_RESERVED6(x)\
	(((x) << 20) & GENMASK(20, 20))
#define PCIE_DBI_VC0_NP_RX_Q_CTRL_OFF_RESERVED6_M GENMASK(20, 20)
#define PCIE_DBI_VC0_NP_RX_Q_CTRL_OFF_RESERVED6_X(x)\
	(((x) & GENMASK(20, 20)) >> 20)

#define PCIE_DBI_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HEADER_CREDIT(x)\
	(((x) << 12) & GENMASK(19, 12))
#define PCIE_DBI_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HEADER_CREDIT_M GENMASK(19, 12)
#define PCIE_DBI_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HEADER_CREDIT_X(x)\
	(((x) & GENMASK(19, 12)) >> 12)

#define PCIE_DBI_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_CREDIT(x)\
	((x) & GENMASK(11, 0))
#define PCIE_DBI_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_CREDIT_M GENMASK(11, 0)
#define PCIE_DBI_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_CREDIT_X(x)\
	((x) & GENMASK(11, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:VC0_CPL_RX_Q_CTRL_OFF */
#define PCIE_DBI_VC0_CPL_RX_Q_CTRL_OFF(t) (t + 0x750)

#define PCIE_DBI_VC0_CPL_RX_Q_CTRL_OFF_RESERVED9(x)\
	(((x) << 28) & GENMASK(31, 28))
#define PCIE_DBI_VC0_CPL_RX_Q_CTRL_OFF_RESERVED9_M GENMASK(31, 28)
#define PCIE_DBI_VC0_CPL_RX_Q_CTRL_OFF_RESERVED9_X(x)\
	(((x) & GENMASK(31, 28)) >> 28)

#define PCIE_DBI_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_SCALE(x)\
	(((x) << 26) & GENMASK(27, 26))
#define PCIE_DBI_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_SCALE_M GENMASK(27, 26)
#define PCIE_DBI_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_SCALE_X(x)\
	(((x) & GENMASK(27, 26)) >> 26)

#define PCIE_DBI_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HDR_SCALE(x)\
	(((x) << 24) & GENMASK(25, 24))
#define PCIE_DBI_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HDR_SCALE_M GENMASK(25, 24)
#define PCIE_DBI_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HDR_SCALE_X(x)\
	(((x) & GENMASK(25, 24)) >> 24)

#define PCIE_DBI_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_TLP_Q_MODE(x)\
	(((x) << 21) & GENMASK(23, 21))
#define PCIE_DBI_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_TLP_Q_MODE_M GENMASK(23, 21)
#define PCIE_DBI_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_TLP_Q_MODE_X(x)\
	(((x) & GENMASK(23, 21)) >> 21)

#define PCIE_DBI_VC0_CPL_RX_Q_CTRL_OFF_RESERVED8(x)\
	(((x) << 20) & GENMASK(20, 20))
#define PCIE_DBI_VC0_CPL_RX_Q_CTRL_OFF_RESERVED8_M GENMASK(20, 20)
#define PCIE_DBI_VC0_CPL_RX_Q_CTRL_OFF_RESERVED8_X(x)\
	(((x) & GENMASK(20, 20)) >> 20)

#define PCIE_DBI_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HEADER_CREDIT(x)\
	(((x) << 12) & GENMASK(19, 12))
#define PCIE_DBI_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HEADER_CREDIT_M GENMASK(19, 12)
#define PCIE_DBI_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HEADER_CREDIT_X(x)\
	(((x) & GENMASK(19, 12)) >> 12)

#define PCIE_DBI_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_CREDIT(x)\
	((x) & GENMASK(11, 0))
#define PCIE_DBI_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_CREDIT_M GENMASK(11, 0)
#define PCIE_DBI_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_CREDIT_X(x)\
	((x) & GENMASK(11, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:GEN2_CTRL_OFF */
#define PCIE_DBI_GEN2_CTRL_OFF(t) (t + 0x80c)

#define PCIE_DBI_GEN2_CTRL_OFF_SELECTABLE_DEEMPH_BIT_MUX(x)\
	(((x) << 23) & GENMASK(23, 23))
#define PCIE_DBI_GEN2_CTRL_OFF_SELECTABLE_DEEMPH_BIT_MUX_M GENMASK(23, 23)
#define PCIE_DBI_GEN2_CTRL_OFF_SELECTABLE_DEEMPH_BIT_MUX_X(x)\
	(((x) & GENMASK(23, 23)) >> 23)

#define PCIE_DBI_GEN2_CTRL_OFF_SELECT_DEEMPH_VAR_MUX(x)\
	(((x) << 22) & GENMASK(22, 22))
#define PCIE_DBI_GEN2_CTRL_OFF_SELECT_DEEMPH_VAR_MUX_M GENMASK(22, 22)
#define PCIE_DBI_GEN2_CTRL_OFF_SELECT_DEEMPH_VAR_MUX_X(x)\
	(((x) & GENMASK(22, 22)) >> 22)

#define PCIE_DBI_GEN2_CTRL_OFF_GEN1_EI_INFERENCE(x)\
	(((x) << 21) & GENMASK(21, 21))
#define PCIE_DBI_GEN2_CTRL_OFF_GEN1_EI_INFERENCE_M GENMASK(21, 21)
#define PCIE_DBI_GEN2_CTRL_OFF_GEN1_EI_INFERENCE_X(x)\
	(((x) & GENMASK(21, 21)) >> 21)

#define PCIE_DBI_GEN2_CTRL_OFF_SEL_DEEMPHASIS(x) (((x) << 20) & GENMASK(20, 20))
#define PCIE_DBI_GEN2_CTRL_OFF_SEL_DEEMPHASIS_M  GENMASK(20, 20)
#define PCIE_DBI_GEN2_CTRL_OFF_SEL_DEEMPHASIS_X(x)\
	(((x) & GENMASK(20, 20)) >> 20)

#define PCIE_DBI_GEN2_CTRL_OFF_CONFIG_TX_COMP_RX(x)\
	(((x) << 19) & GENMASK(19, 19))
#define PCIE_DBI_GEN2_CTRL_OFF_CONFIG_TX_COMP_RX_M GENMASK(19, 19)
#define PCIE_DBI_GEN2_CTRL_OFF_CONFIG_TX_COMP_RX_X(x)\
	(((x) & GENMASK(19, 19)) >> 19)

#define PCIE_DBI_GEN2_CTRL_OFF_CONFIG_PHY_TX_CHANGE(x)\
	(((x) << 18) & GENMASK(18, 18))
#define PCIE_DBI_GEN2_CTRL_OFF_CONFIG_PHY_TX_CHANGE_M GENMASK(18, 18)
#define PCIE_DBI_GEN2_CTRL_OFF_CONFIG_PHY_TX_CHANGE_X(x)\
	(((x) & GENMASK(18, 18)) >> 18)

#define PCIE_DBI_GEN2_CTRL_OFF_DIRECT_SPEED_CHANGE(x)\
	(((x) << 17) & GENMASK(17, 17))
#define PCIE_DBI_GEN2_CTRL_OFF_DIRECT_SPEED_CHANGE_M GENMASK(17, 17)
#define PCIE_DBI_GEN2_CTRL_OFF_DIRECT_SPEED_CHANGE_X(x)\
	(((x) & GENMASK(17, 17)) >> 17)

#define PCIE_DBI_GEN2_CTRL_OFF_AUTO_LANE_FLIP_CTRL_EN(x)\
	(((x) << 16) & GENMASK(16, 16))
#define PCIE_DBI_GEN2_CTRL_OFF_AUTO_LANE_FLIP_CTRL_EN_M GENMASK(16, 16)
#define PCIE_DBI_GEN2_CTRL_OFF_AUTO_LANE_FLIP_CTRL_EN_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define PCIE_DBI_GEN2_CTRL_OFF_PRE_DET_LANE(x)   (((x) << 13) & GENMASK(15, 13))
#define PCIE_DBI_GEN2_CTRL_OFF_PRE_DET_LANE_M    GENMASK(15, 13)
#define PCIE_DBI_GEN2_CTRL_OFF_PRE_DET_LANE_X(x) (((x) & GENMASK(15, 13)) >> 13)

#define PCIE_DBI_GEN2_CTRL_OFF_NUM_OF_LANES(x)   (((x) << 8) & GENMASK(12, 8))
#define PCIE_DBI_GEN2_CTRL_OFF_NUM_OF_LANES_M    GENMASK(12, 8)
#define PCIE_DBI_GEN2_CTRL_OFF_NUM_OF_LANES_X(x) (((x) & GENMASK(12, 8)) >> 8)

#define PCIE_DBI_GEN2_CTRL_OFF_FAST_TRAINING_SEQ(x) ((x) & GENMASK(7, 0))
#define PCIE_DBI_GEN2_CTRL_OFF_FAST_TRAINING_SEQ_M GENMASK(7, 0)
#define PCIE_DBI_GEN2_CTRL_OFF_FAST_TRAINING_SEQ_X(x) ((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:PHY_STATUS_OFF */
#define PCIE_DBI_PHY_STATUS_OFF(t) (t + 0x810)

/*      PCIE_DBI:PF0_PORT_LOGIC:PHY_CONTROL_OFF */
#define PCIE_DBI_PHY_CONTROL_OFF(t) (t + 0x814)

/*      PCIE_DBI:PF0_PORT_LOGIC:TRGT_MAP_CTRL_OFF */
#define PCIE_DBI_TRGT_MAP_CTRL_OFF(t) (t + 0x81c)

#define PCIE_DBI_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_21_31(x)\
	(((x) << 21) & GENMASK(31, 21))
#define PCIE_DBI_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_21_31_M GENMASK(31, 21)
#define PCIE_DBI_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_21_31_X(x)\
	(((x) & GENMASK(31, 21)) >> 21)

#define PCIE_DBI_TRGT_MAP_CTRL_OFF_TARGET_MAP_INDEX(x)\
	(((x) << 16) & GENMASK(20, 16))
#define PCIE_DBI_TRGT_MAP_CTRL_OFF_TARGET_MAP_INDEX_M GENMASK(20, 16)
#define PCIE_DBI_TRGT_MAP_CTRL_OFF_TARGET_MAP_INDEX_X(x)\
	(((x) & GENMASK(20, 16)) >> 16)

#define PCIE_DBI_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_13_15(x)\
	(((x) << 13) & GENMASK(15, 13))
#define PCIE_DBI_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_13_15_M GENMASK(15, 13)
#define PCIE_DBI_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_13_15_X(x)\
	(((x) & GENMASK(15, 13)) >> 13)

#define PCIE_DBI_TRGT_MAP_CTRL_OFF_TARGET_MAP_ROM(x)\
	(((x) << 6) & GENMASK(6, 6))
#define PCIE_DBI_TRGT_MAP_CTRL_OFF_TARGET_MAP_ROM_M GENMASK(6, 6)
#define PCIE_DBI_TRGT_MAP_CTRL_OFF_TARGET_MAP_ROM_X(x)\
	(((x) & GENMASK(6, 6)) >> 6)

#define PCIE_DBI_TRGT_MAP_CTRL_OFF_TARGET_MAP_PF(x) ((x) & GENMASK(5, 0))
#define PCIE_DBI_TRGT_MAP_CTRL_OFF_TARGET_MAP_PF_M GENMASK(5, 0)
#define PCIE_DBI_TRGT_MAP_CTRL_OFF_TARGET_MAP_PF_X(x) ((x) & GENMASK(5, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:CLOCK_GATING_CTRL_OFF */
#define PCIE_DBI_CLOCK_GATING_CTRL_OFF(t) (t + 0x88c)

#define PCIE_DBI_CLOCK_GATING_CTRL_OFF_AXI_CLK_GATING_EN(x)\
	(((x) << 1) & GENMASK(1, 1))
#define PCIE_DBI_CLOCK_GATING_CTRL_OFF_AXI_CLK_GATING_EN_M GENMASK(1, 1)
#define PCIE_DBI_CLOCK_GATING_CTRL_OFF_AXI_CLK_GATING_EN_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define PCIE_DBI_CLOCK_GATING_CTRL_OFF_RADM_CLK_GATING_EN(x)\
	((x) & GENMASK(0, 0))
#define PCIE_DBI_CLOCK_GATING_CTRL_OFF_RADM_CLK_GATING_EN_M GENMASK(0, 0)
#define PCIE_DBI_CLOCK_GATING_CTRL_OFF_RADM_CLK_GATING_EN_X(x)\
	((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:ORDER_RULE_CTRL_OFF */
#define PCIE_DBI_ORDER_RULE_CTRL_OFF(t) (t + 0x8b4)

#define PCIE_DBI_ORDER_RULE_CTRL_OFF_CPL_PASS_P(x) (((x) << 8) & GENMASK(15, 8))
#define PCIE_DBI_ORDER_RULE_CTRL_OFF_CPL_PASS_P_M GENMASK(15, 8)
#define PCIE_DBI_ORDER_RULE_CTRL_OFF_CPL_PASS_P_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define PCIE_DBI_ORDER_RULE_CTRL_OFF_NP_PASS_P(x) ((x) & GENMASK(7, 0))
#define PCIE_DBI_ORDER_RULE_CTRL_OFF_NP_PASS_P_M GENMASK(7, 0)
#define PCIE_DBI_ORDER_RULE_CTRL_OFF_NP_PASS_P_X(x) ((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:PIPE_LOOPBACK_CONTROL_OFF */
#define PCIE_DBI_PIPE_LOOPBACK_CONTROL_OFF(t) (t + 0x8b8)

#define PCIE_DBI_PIPE_LOOPBACK_CONTROL_OFF_PIPE_LOOPBACK(x)\
	(((x) << 31) & GENMASK(31, 31))
#define PCIE_DBI_PIPE_LOOPBACK_CONTROL_OFF_PIPE_LOOPBACK_M GENMASK(31, 31)
#define PCIE_DBI_PIPE_LOOPBACK_CONTROL_OFF_PIPE_LOOPBACK_X(x)\
	(((x) & GENMASK(31, 31)) >> 31)

#define PCIE_DBI_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_VALUE(x)\
	(((x) << 24) & GENMASK(26, 24))
#define PCIE_DBI_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_VALUE_M GENMASK(26, 24)
#define PCIE_DBI_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_VALUE_X(x)\
	(((x) & GENMASK(26, 24)) >> 24)

#define PCIE_DBI_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_LANE(x)\
	(((x) << 16) & GENMASK(21, 16))
#define PCIE_DBI_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_LANE_M GENMASK(21, 16)
#define PCIE_DBI_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_LANE_X(x)\
	(((x) & GENMASK(21, 16)) >> 16)

#define PCIE_DBI_PIPE_LOOPBACK_CONTROL_OFF_LPBK_RXVALID(x)\
	((x) & GENMASK(15, 0))
#define PCIE_DBI_PIPE_LOOPBACK_CONTROL_OFF_LPBK_RXVALID_M GENMASK(15, 0)
#define PCIE_DBI_PIPE_LOOPBACK_CONTROL_OFF_LPBK_RXVALID_X(x)\
	((x) & GENMASK(15, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:MISC_CONTROL_1_OFF */
#define PCIE_DBI_MISC_CONTROL_1_OFF(t) (t + 0x8bc)

#define PCIE_DBI_MISC_CONTROL_1_OFF_PORT_LOGIC_WR_DISABLE(x)\
	(((x) << 22) & GENMASK(22, 22))
#define PCIE_DBI_MISC_CONTROL_1_OFF_PORT_LOGIC_WR_DISABLE_M GENMASK(22, 22)
#define PCIE_DBI_MISC_CONTROL_1_OFF_PORT_LOGIC_WR_DISABLE_X(x)\
	(((x) & GENMASK(22, 22)) >> 22)

#define PCIE_DBI_MISC_CONTROL_1_OFF_P2P_ERR_RPT_CTRL(x)\
	(((x) << 21) & GENMASK(21, 21))
#define PCIE_DBI_MISC_CONTROL_1_OFF_P2P_ERR_RPT_CTRL_M GENMASK(21, 21)
#define PCIE_DBI_MISC_CONTROL_1_OFF_P2P_ERR_RPT_CTRL_X(x)\
	(((x) & GENMASK(21, 21)) >> 21)

#define PCIE_DBI_MISC_CONTROL_1_OFF_P2P_TRACK_CPL_TO_REG(x)\
	(((x) << 20) & GENMASK(20, 20))
#define PCIE_DBI_MISC_CONTROL_1_OFF_P2P_TRACK_CPL_TO_REG_M GENMASK(20, 20)
#define PCIE_DBI_MISC_CONTROL_1_OFF_P2P_TRACK_CPL_TO_REG_X(x)\
	(((x) & GENMASK(20, 20)) >> 20)

#define PCIE_DBI_MISC_CONTROL_1_OFF_TARGET_ABOVE_CONFIG_LIMIT_REG(x)\
	(((x) << 18) & GENMASK(19, 18))
#define PCIE_DBI_MISC_CONTROL_1_OFF_TARGET_ABOVE_CONFIG_LIMIT_REG_M\
	GENMASK(19, 18)
#define PCIE_DBI_MISC_CONTROL_1_OFF_TARGET_ABOVE_CONFIG_LIMIT_REG_X(x)\
	(((x) & GENMASK(19, 18)) >> 18)

#define PCIE_DBI_MISC_CONTROL_1_OFF_CONFIG_LIMIT_REG(x)\
	(((x) << 8) & GENMASK(17, 8))
#define PCIE_DBI_MISC_CONTROL_1_OFF_CONFIG_LIMIT_REG_M GENMASK(17, 8)
#define PCIE_DBI_MISC_CONTROL_1_OFF_CONFIG_LIMIT_REG_X(x)\
	(((x) & GENMASK(17, 8)) >> 8)

#define PCIE_DBI_MISC_CONTROL_1_OFF_CFG_TLP_BYPASS_EN_REG(x)\
	(((x) << 7) & GENMASK(7, 7))
#define PCIE_DBI_MISC_CONTROL_1_OFF_CFG_TLP_BYPASS_EN_REG_M GENMASK(7, 7)
#define PCIE_DBI_MISC_CONTROL_1_OFF_CFG_TLP_BYPASS_EN_REG_X(x)\
	(((x) & GENMASK(7, 7)) >> 7)

#define PCIE_DBI_MISC_CONTROL_1_OFF_CPLQ_MNG_EN(x) (((x) << 6) & GENMASK(6, 6))
#define PCIE_DBI_MISC_CONTROL_1_OFF_CPLQ_MNG_EN_M GENMASK(6, 6)
#define PCIE_DBI_MISC_CONTROL_1_OFF_CPLQ_MNG_EN_X(x)\
	(((x) & GENMASK(6, 6)) >> 6)

#define PCIE_DBI_MISC_CONTROL_1_OFF_ARI_DEVICE_NUMBER(x)\
	(((x) << 5) & GENMASK(5, 5))
#define PCIE_DBI_MISC_CONTROL_1_OFF_ARI_DEVICE_NUMBER_M GENMASK(5, 5)
#define PCIE_DBI_MISC_CONTROL_1_OFF_ARI_DEVICE_NUMBER_X(x)\
	(((x) & GENMASK(5, 5)) >> 5)

#define PCIE_DBI_MISC_CONTROL_1_OFF_SIMPLIFIED_REPLAY_TIMER(x)\
	(((x) << 3) & GENMASK(3, 3))
#define PCIE_DBI_MISC_CONTROL_1_OFF_SIMPLIFIED_REPLAY_TIMER_M GENMASK(3, 3)
#define PCIE_DBI_MISC_CONTROL_1_OFF_SIMPLIFIED_REPLAY_TIMER_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define PCIE_DBI_MISC_CONTROL_1_OFF_UR_CA_MASK_4_TRGT1(x)\
	(((x) << 2) & GENMASK(2, 2))
#define PCIE_DBI_MISC_CONTROL_1_OFF_UR_CA_MASK_4_TRGT1_M GENMASK(2, 2)
#define PCIE_DBI_MISC_CONTROL_1_OFF_UR_CA_MASK_4_TRGT1_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define PCIE_DBI_MISC_CONTROL_1_OFF_DEFAULT_TARGET(x)\
	(((x) << 1) & GENMASK(1, 1))
#define PCIE_DBI_MISC_CONTROL_1_OFF_DEFAULT_TARGET_M GENMASK(1, 1)
#define PCIE_DBI_MISC_CONTROL_1_OFF_DEFAULT_TARGET_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define PCIE_DBI_MISC_CONTROL_1_OFF_DBI_RO_WR_EN(x) ((x) & GENMASK(0, 0))
#define PCIE_DBI_MISC_CONTROL_1_OFF_DBI_RO_WR_EN_M GENMASK(0, 0)
#define PCIE_DBI_MISC_CONTROL_1_OFF_DBI_RO_WR_EN_X(x) ((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:MULTI_LANE_CONTROL_OFF */
#define PCIE_DBI_MULTI_LANE_CONTROL_OFF(t) (t + 0x8c0)

#define PCIE_DBI_MULTI_LANE_CONTROL_OFF_UPCONFIGURE_SUPPORT(x)\
	(((x) << 7) & GENMASK(7, 7))
#define PCIE_DBI_MULTI_LANE_CONTROL_OFF_UPCONFIGURE_SUPPORT_M GENMASK(7, 7)
#define PCIE_DBI_MULTI_LANE_CONTROL_OFF_UPCONFIGURE_SUPPORT_X(x)\
	(((x) & GENMASK(7, 7)) >> 7)

#define PCIE_DBI_MULTI_LANE_CONTROL_OFF_DIRECT_LINK_WIDTH_CHANGE(x)\
	(((x) << 6) & GENMASK(6, 6))
#define PCIE_DBI_MULTI_LANE_CONTROL_OFF_DIRECT_LINK_WIDTH_CHANGE_M GENMASK(6, 6)
#define PCIE_DBI_MULTI_LANE_CONTROL_OFF_DIRECT_LINK_WIDTH_CHANGE_X(x)\
	(((x) & GENMASK(6, 6)) >> 6)

#define PCIE_DBI_MULTI_LANE_CONTROL_OFF_TARGET_LINK_WIDTH(x)\
	((x) & GENMASK(5, 0))
#define PCIE_DBI_MULTI_LANE_CONTROL_OFF_TARGET_LINK_WIDTH_M GENMASK(5, 0)
#define PCIE_DBI_MULTI_LANE_CONTROL_OFF_TARGET_LINK_WIDTH_X(x)\
	((x) & GENMASK(5, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:PHY_INTEROP_CTRL_OFF */
#define PCIE_DBI_PHY_INTEROP_CTRL_OFF(t) (t + 0x8c4)

#define PCIE_DBI_PHY_INTEROP_CTRL_OFF_PHY_RST_TIMER(x)\
	(((x) << 12) & GENMASK(17, 12))
#define PCIE_DBI_PHY_INTEROP_CTRL_OFF_PHY_RST_TIMER_M GENMASK(17, 12)
#define PCIE_DBI_PHY_INTEROP_CTRL_OFF_PHY_RST_TIMER_X(x)\
	(((x) & GENMASK(17, 12)) >> 12)

#define PCIE_DBI_PHY_INTEROP_CTRL_OFF_L1_CLK_SEL(x)\
	(((x) << 10) & GENMASK(10, 10))
#define PCIE_DBI_PHY_INTEROP_CTRL_OFF_L1_CLK_SEL_M GENMASK(10, 10)
#define PCIE_DBI_PHY_INTEROP_CTRL_OFF_L1_CLK_SEL_X(x)\
	(((x) & GENMASK(10, 10)) >> 10)

#define PCIE_DBI_PHY_INTEROP_CTRL_OFF_L1_NOWAIT_P1(x)\
	(((x) << 9) & GENMASK(9, 9))
#define PCIE_DBI_PHY_INTEROP_CTRL_OFF_L1_NOWAIT_P1_M GENMASK(9, 9)
#define PCIE_DBI_PHY_INTEROP_CTRL_OFF_L1_NOWAIT_P1_X(x)\
	(((x) & GENMASK(9, 9)) >> 9)

#define PCIE_DBI_PHY_INTEROP_CTRL_OFF_RXSTANDBY_CONTROL(x) ((x) & GENMASK(6, 0))
#define PCIE_DBI_PHY_INTEROP_CTRL_OFF_RXSTANDBY_CONTROL_M GENMASK(6, 0)
#define PCIE_DBI_PHY_INTEROP_CTRL_OFF_RXSTANDBY_CONTROL_X(x)\
	((x) & GENMASK(6, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:TRGT_CPL_LUT_DELETE_ENTRY_OFF */
#define PCIE_DBI_TRGT_CPL_LUT_DELETE_ENTRY_OFF(t) (t + 0x8c8)

#define PCIE_DBI_TRGT_CPL_LUT_DELETE_ENTRY_OFF_DELETE_EN(x)\
	(((x) << 31) & GENMASK(31, 31))
#define PCIE_DBI_TRGT_CPL_LUT_DELETE_ENTRY_OFF_DELETE_EN_M GENMASK(31, 31)
#define PCIE_DBI_TRGT_CPL_LUT_DELETE_ENTRY_OFF_DELETE_EN_X(x)\
	(((x) & GENMASK(31, 31)) >> 31)

#define PCIE_DBI_TRGT_CPL_LUT_DELETE_ENTRY_OFF_LOOK_UP_ID(x)\
	((x) & GENMASK(30, 0))
#define PCIE_DBI_TRGT_CPL_LUT_DELETE_ENTRY_OFF_LOOK_UP_ID_M GENMASK(30, 0)
#define PCIE_DBI_TRGT_CPL_LUT_DELETE_ENTRY_OFF_LOOK_UP_ID_X(x)\
	((x) & GENMASK(30, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:LINK_FLUSH_CONTROL_OFF */
#define PCIE_DBI_LINK_FLUSH_CONTROL_OFF(t) (t + 0x8cc)

#define PCIE_DBI_LINK_FLUSH_CONTROL_OFF_RSVD_I_8(x)\
	(((x) << 24) & GENMASK(31, 24))
#define PCIE_DBI_LINK_FLUSH_CONTROL_OFF_RSVD_I_8_M GENMASK(31, 24)
#define PCIE_DBI_LINK_FLUSH_CONTROL_OFF_RSVD_I_8_X(x)\
	(((x) & GENMASK(31, 24)) >> 24)

#define PCIE_DBI_LINK_FLUSH_CONTROL_OFF_AUTO_FLUSH_EN(x) ((x) & GENMASK(0, 0))
#define PCIE_DBI_LINK_FLUSH_CONTROL_OFF_AUTO_FLUSH_EN_M GENMASK(0, 0)
#define PCIE_DBI_LINK_FLUSH_CONTROL_OFF_AUTO_FLUSH_EN_X(x) ((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:AMBA_ERROR_RESPONSE_DEFAULT_OFF */
#define PCIE_DBI_AMBA_ERROR_RESPONSE_DEFAULT_OFF(t) (t + 0x8d0)

#define PCIE_DBI_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_MAP(x)\
	(((x) << 10) & GENMASK(15, 10))
#define PCIE_DBI_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_MAP_M\
	GENMASK(15, 10)
#define PCIE_DBI_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_MAP_X(x)\
	(((x) & GENMASK(15, 10)) >> 10)

#define PCIE_DBI_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_CRS(x)\
	(((x) << 3) & GENMASK(4, 3))
#define PCIE_DBI_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_CRS_M\
	GENMASK(4, 3)
#define PCIE_DBI_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_CRS_X(x)\
	(((x) & GENMASK(4, 3)) >> 3)

#define PCIE_DBI_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_VENDORID(x)\
	(((x) << 2) & GENMASK(2, 2))
#define PCIE_DBI_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_VENDORID_M\
	GENMASK(2, 2)
#define PCIE_DBI_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_VENDORID_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define PCIE_DBI_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_GLOBAL(x)\
	((x) & GENMASK(0, 0))
#define PCIE_DBI_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_GLOBAL_M\
	GENMASK(0, 0)
#define PCIE_DBI_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_GLOBAL_X(x)\
	((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:AMBA_LINK_TIMEOUT_OFF */
#define PCIE_DBI_AMBA_LINK_TIMEOUT_OFF(t) (t + 0x8d4)

#define PCIE_DBI_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_ENABLE_DEFAULT(x)\
	(((x) << 8) & GENMASK(8, 8))
#define PCIE_DBI_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_ENABLE_DEFAULT_M\
	GENMASK(8, 8)
#define PCIE_DBI_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_ENABLE_DEFAULT_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define PCIE_DBI_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_PERIOD_DEFAULT(x)\
	((x) & GENMASK(7, 0))
#define PCIE_DBI_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_PERIOD_DEFAULT_M\
	GENMASK(7, 0)
#define PCIE_DBI_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_PERIOD_DEFAULT_X(x)\
	((x) & GENMASK(7, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:AMBA_ORDERING_CTRL_OFF */
#define PCIE_DBI_AMBA_ORDERING_CTRL_OFF(t) (t + 0x8d8)

#define PCIE_DBI_AMBA_ORDERING_CTRL_OFF_AX_MSTR_ZEROLREAD_FW(x)\
	(((x) << 7) & GENMASK(7, 7))
#define PCIE_DBI_AMBA_ORDERING_CTRL_OFF_AX_MSTR_ZEROLREAD_FW_M GENMASK(7, 7)
#define PCIE_DBI_AMBA_ORDERING_CTRL_OFF_AX_MSTR_ZEROLREAD_FW_X(x)\
	(((x) & GENMASK(7, 7)) >> 7)

#define PCIE_DBI_AMBA_ORDERING_CTRL_OFF_AX_MSTR_ORDR_P_EVENT_SEL(x)\
	(((x) << 3) & GENMASK(4, 3))
#define PCIE_DBI_AMBA_ORDERING_CTRL_OFF_AX_MSTR_ORDR_P_EVENT_SEL_M GENMASK(4, 3)
#define PCIE_DBI_AMBA_ORDERING_CTRL_OFF_AX_MSTR_ORDR_P_EVENT_SEL_X(x)\
	(((x) & GENMASK(4, 3)) >> 3)

#define PCIE_DBI_AMBA_ORDERING_CTRL_OFF_AX_SNP_EN(x)\
	(((x) << 1) & GENMASK(1, 1))
#define PCIE_DBI_AMBA_ORDERING_CTRL_OFF_AX_SNP_EN_M GENMASK(1, 1)
#define PCIE_DBI_AMBA_ORDERING_CTRL_OFF_AX_SNP_EN_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

/*      PCIE_DBI:PF0_PORT_LOGIC:COHERENCY_CONTROL_1_OFF */
#define PCIE_DBI_COHERENCY_CONTROL_1_OFF(t) (t + 0x8e0)

#define PCIE_DBI_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_BOUNDARY_LOW_ADDR(x)\
	(((x) << 2) & GENMASK(31, 2))
#define PCIE_DBI_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_BOUNDARY_LOW_ADDR_M\
	GENMASK(31, 2)
#define PCIE_DBI_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_BOUNDARY_LOW_ADDR_X(x)\
	(((x) & GENMASK(31, 2)) >> 2)

#define PCIE_DBI_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_VALUE(x)\
	((x) & GENMASK(0, 0))
#define PCIE_DBI_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_VALUE_M GENMASK(0, 0)
#define PCIE_DBI_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_VALUE_X(x)\
	((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:COHERENCY_CONTROL_3_OFF */
#define PCIE_DBI_COHERENCY_CONTROL_3_OFF(t) (t + 0x8e8)

#define PCIE_DBI_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_VALUE(x)\
	(((x) << 27) & GENMASK(30, 27))
#define PCIE_DBI_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_VALUE_M\
	GENMASK(30, 27)
#define PCIE_DBI_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_VALUE_X(x)\
	(((x) & GENMASK(30, 27)) >> 27)

#define PCIE_DBI_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_VALUE(x)\
	(((x) << 19) & GENMASK(22, 19))
#define PCIE_DBI_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_VALUE_M\
	GENMASK(22, 19)
#define PCIE_DBI_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_VALUE_X(x)\
	(((x) & GENMASK(22, 19)) >> 19)

#define PCIE_DBI_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_MODE(x)\
	(((x) << 11) & GENMASK(14, 11))
#define PCIE_DBI_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_MODE_M GENMASK(14, 11)
#define PCIE_DBI_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_MODE_X(x)\
	(((x) & GENMASK(14, 11)) >> 11)

#define PCIE_DBI_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_MODE(x)\
	(((x) << 3) & GENMASK(6, 3))
#define PCIE_DBI_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_MODE_M GENMASK(6, 3)
#define PCIE_DBI_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_MODE_X(x)\
	(((x) & GENMASK(6, 3)) >> 3)

/*      PCIE_DBI:PF0_PORT_LOGIC:AXI_MSTR_MSG_ADDR_LOW_OFF */
#define PCIE_DBI_AXI_MSTR_MSG_ADDR_LOW_OFF(t) (t + 0x8f0)

#define PCIE_DBI_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW(x)\
	(((x) << 12) & GENMASK(31, 12))
#define PCIE_DBI_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW_M\
	GENMASK(31, 12)
#define PCIE_DBI_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW_X(x)\
	(((x) & GENMASK(31, 12)) >> 12)

#define PCIE_DBI_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW_RESERVED(x)\
	((x) & GENMASK(11, 0))
#define PCIE_DBI_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW_RESERVED_M\
	GENMASK(11, 0)
#define PCIE_DBI_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW_RESERVED_X(x)\
	((x) & GENMASK(11, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:AXI_MSTR_MSG_ADDR_HIGH_OFF */
#define PCIE_DBI_AXI_MSTR_MSG_ADDR_HIGH_OFF(t) (t + 0x8f4)

/*      PCIE_DBI:PF0_PORT_LOGIC:PCIE_VERSION_NUMBER_OFF */
#define PCIE_DBI_PCIE_VERSION_NUMBER_OFF(t) (t + 0x8f8)

/*      PCIE_DBI:PF0_PORT_LOGIC:PCIE_VERSION_TYPE_OFF */
#define PCIE_DBI_PCIE_VERSION_TYPE_OFF(t) (t + 0x8fc)

/*      PCIE_DBI:PF0_PORT_LOGIC:MSIX_ADDRESS_MATCH_LOW_OFF */
#define PCIE_DBI_MSIX_ADDRESS_MATCH_LOW_OFF(t) (t + 0x940)

#define PCIE_DBI_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_LOW(x)\
	(((x) << 2) & GENMASK(31, 2))
#define PCIE_DBI_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_LOW_M\
	GENMASK(31, 2)
#define PCIE_DBI_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_LOW_X(x)\
	(((x) & GENMASK(31, 2)) >> 2)

#define PCIE_DBI_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_RESERVED_1(x)\
	(((x) << 1) & GENMASK(1, 1))
#define PCIE_DBI_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_RESERVED_1_M\
	GENMASK(1, 1)
#define PCIE_DBI_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_RESERVED_1_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define PCIE_DBI_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_EN(x)\
	((x) & GENMASK(0, 0))
#define PCIE_DBI_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_EN_M\
	GENMASK(0, 0)
#define PCIE_DBI_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_EN_X(x)\
	((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:MSIX_ADDRESS_MATCH_HIGH_OFF */
#define PCIE_DBI_MSIX_ADDRESS_MATCH_HIGH_OFF(t) (t + 0x944)

/*      PCIE_DBI:PF0_PORT_LOGIC:MSIX_DOORBELL_OFF */
#define PCIE_DBI_MSIX_DOORBELL_OFF(t) (t + 0x948)

#define PCIE_DBI_MSIX_DOORBELL_OFF_MSIX_DOORBELL_RESERVED_29_31(x)\
	(((x) << 29) & GENMASK(31, 29))
#define PCIE_DBI_MSIX_DOORBELL_OFF_MSIX_DOORBELL_RESERVED_29_31_M\
	GENMASK(31, 29)
#define PCIE_DBI_MSIX_DOORBELL_OFF_MSIX_DOORBELL_RESERVED_29_31_X(x)\
	(((x) & GENMASK(31, 29)) >> 29)

#define PCIE_DBI_MSIX_DOORBELL_OFF_MSIX_DOORBELL_PF(x)\
	(((x) << 24) & GENMASK(28, 24))
#define PCIE_DBI_MSIX_DOORBELL_OFF_MSIX_DOORBELL_PF_M GENMASK(28, 24)
#define PCIE_DBI_MSIX_DOORBELL_OFF_MSIX_DOORBELL_PF_X(x)\
	(((x) & GENMASK(28, 24)) >> 24)

#define PCIE_DBI_MSIX_DOORBELL_OFF_MSIX_DOORBELL_VF(x)\
	(((x) << 16) & GENMASK(23, 16))
#define PCIE_DBI_MSIX_DOORBELL_OFF_MSIX_DOORBELL_VF_M GENMASK(23, 16)
#define PCIE_DBI_MSIX_DOORBELL_OFF_MSIX_DOORBELL_VF_X(x)\
	(((x) & GENMASK(23, 16)) >> 16)

#define PCIE_DBI_MSIX_DOORBELL_OFF_MSIX_DOORBELL_VF_ACTIVE(x)\
	(((x) << 15) & GENMASK(15, 15))
#define PCIE_DBI_MSIX_DOORBELL_OFF_MSIX_DOORBELL_VF_ACTIVE_M GENMASK(15, 15)
#define PCIE_DBI_MSIX_DOORBELL_OFF_MSIX_DOORBELL_VF_ACTIVE_X(x)\
	(((x) & GENMASK(15, 15)) >> 15)

#define PCIE_DBI_MSIX_DOORBELL_OFF_MSIX_DOORBELL_TC(x)\
	(((x) << 12) & GENMASK(14, 12))
#define PCIE_DBI_MSIX_DOORBELL_OFF_MSIX_DOORBELL_TC_M GENMASK(14, 12)
#define PCIE_DBI_MSIX_DOORBELL_OFF_MSIX_DOORBELL_TC_X(x)\
	(((x) & GENMASK(14, 12)) >> 12)

#define PCIE_DBI_MSIX_DOORBELL_OFF_MSIX_DOORBELL_RESERVED_11(x)\
	(((x) << 11) & GENMASK(11, 11))
#define PCIE_DBI_MSIX_DOORBELL_OFF_MSIX_DOORBELL_RESERVED_11_M GENMASK(11, 11)
#define PCIE_DBI_MSIX_DOORBELL_OFF_MSIX_DOORBELL_RESERVED_11_X(x)\
	(((x) & GENMASK(11, 11)) >> 11)

#define PCIE_DBI_MSIX_DOORBELL_OFF_MSIX_DOORBELL_VECTOR(x)\
	((x) & GENMASK(10, 0))
#define PCIE_DBI_MSIX_DOORBELL_OFF_MSIX_DOORBELL_VECTOR_M GENMASK(10, 0)
#define PCIE_DBI_MSIX_DOORBELL_OFF_MSIX_DOORBELL_VECTOR_X(x)\
	((x) & GENMASK(10, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:MSIX_RAM_CTRL_OFF */
#define PCIE_DBI_MSIX_RAM_CTRL_OFF(t) (t + 0x94c)

#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_26_31(x)\
	(((x) << 26) & GENMASK(31, 26))
#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_26_31_M\
	GENMASK(31, 26)
#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_26_31_X(x)\
	(((x) & GENMASK(31, 26)) >> 26)

#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_DBG_PBA(x)\
	(((x) << 25) & GENMASK(25, 25))
#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_DBG_PBA_M GENMASK(25, 25)
#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_DBG_PBA_X(x)\
	(((x) & GENMASK(25, 25)) >> 25)

#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_DBG_TABLE(x)\
	(((x) << 24) & GENMASK(24, 24))
#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_DBG_TABLE_M GENMASK(24, 24)
#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_DBG_TABLE_X(x)\
	(((x) & GENMASK(24, 24)) >> 24)

#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_17_23(x)\
	(((x) << 17) & GENMASK(23, 17))
#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_17_23_M\
	GENMASK(23, 17)
#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_17_23_X(x)\
	(((x) & GENMASK(23, 17)) >> 17)

#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_BYPASS(x)\
	(((x) << 16) & GENMASK(16, 16))
#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_BYPASS_M GENMASK(16, 16)
#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_BYPASS_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_10_15(x)\
	(((x) << 10) & GENMASK(15, 10))
#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_10_15_M\
	GENMASK(15, 10)
#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_10_15_X(x)\
	(((x) & GENMASK(15, 10)) >> 10)

#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_PBA_SD(x)\
	(((x) << 9) & GENMASK(9, 9))
#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_PBA_SD_M GENMASK(9, 9)
#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_PBA_SD_X(x)\
	(((x) & GENMASK(9, 9)) >> 9)

#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_PBA_DS(x)\
	(((x) << 8) & GENMASK(8, 8))
#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_PBA_DS_M GENMASK(8, 8)
#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_PBA_DS_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_2_7(x)\
	(((x) << 2) & GENMASK(7, 2))
#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_2_7_M GENMASK(7, 2)
#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_2_7_X(x)\
	(((x) & GENMASK(7, 2)) >> 2)

#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_TABLE_SD(x)\
	(((x) << 1) & GENMASK(1, 1))
#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_TABLE_SD_M GENMASK(1, 1)
#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_TABLE_SD_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_TABLE_DS(x)\
	((x) & GENMASK(0, 0))
#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_TABLE_DS_M GENMASK(0, 0)
#define PCIE_DBI_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_TABLE_DS_X(x)\
	((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:PL_APP_BUS_DEV_NUM_STATUS_OFF */
#define PCIE_DBI_PL_APP_BUS_DEV_NUM_STATUS_OFF(t) (t + 0xb10)

#define PCIE_DBI_PL_APP_BUS_DEV_NUM_STATUS_OFF_RC_DSW_BUS_NUM(x)\
	(((x) << 8) & GENMASK(15, 8))
#define PCIE_DBI_PL_APP_BUS_DEV_NUM_STATUS_OFF_RC_DSW_BUS_NUM_M GENMASK(15, 8)
#define PCIE_DBI_PL_APP_BUS_DEV_NUM_STATUS_OFF_RC_DSW_BUS_NUM_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define PCIE_DBI_PL_APP_BUS_DEV_NUM_STATUS_OFF_RC_DSW_DEV_NUM(x)\
	(((x) << 3) & GENMASK(7, 3))
#define PCIE_DBI_PL_APP_BUS_DEV_NUM_STATUS_OFF_RC_DSW_DEV_NUM_M GENMASK(7, 3)
#define PCIE_DBI_PL_APP_BUS_DEV_NUM_STATUS_OFF_RC_DSW_DEV_NUM_X(x)\
	(((x) & GENMASK(7, 3)) >> 3)

/*      PCIE_DBI:PF0_PORT_LOGIC:PCIPM_TRAFFIC_CTRL_OFF */
#define PCIE_DBI_PCIPM_TRAFFIC_CTRL_OFF(t) (t + 0xb1c)

#define PCIE_DBI_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_RESERVED_4_7(x)\
	(((x) << 4) & GENMASK(7, 4))
#define PCIE_DBI_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_RESERVED_4_7_M GENMASK(7, 4)
#define PCIE_DBI_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_RESERVED_4_7_X(x)\
	(((x) & GENMASK(7, 4)) >> 4)

#define PCIE_DBI_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_NEW_TLP_CLIENT2_BLOCKED(x)\
	(((x) << 3) & GENMASK(3, 3))
#define PCIE_DBI_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_NEW_TLP_CLIENT2_BLOCKED_M\
	GENMASK(3, 3)
#define PCIE_DBI_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_NEW_TLP_CLIENT2_BLOCKED_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define PCIE_DBI_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_NEW_TLP_CLIENT1_BLOCKED(x)\
	(((x) << 2) & GENMASK(2, 2))
#define PCIE_DBI_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_NEW_TLP_CLIENT1_BLOCKED_M\
	GENMASK(2, 2)
#define PCIE_DBI_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_NEW_TLP_CLIENT1_BLOCKED_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define PCIE_DBI_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_NEW_TLP_CLIENT0_BLOCKED(x)\
	(((x) << 1) & GENMASK(1, 1))
#define PCIE_DBI_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_NEW_TLP_CLIENT0_BLOCKED_M\
	GENMASK(1, 1)
#define PCIE_DBI_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_NEW_TLP_CLIENT0_BLOCKED_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define PCIE_DBI_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_VDM_TRAFFIC_BLOCKED(x)\
	((x) & GENMASK(0, 0))
#define PCIE_DBI_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_VDM_TRAFFIC_BLOCKED_M\
	GENMASK(0, 0)
#define PCIE_DBI_PCIPM_TRAFFIC_CTRL_OFF_PCIPM_VDM_TRAFFIC_BLOCKED_X(x)\
	((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:AUX_CLK_FREQ_OFF */
#define PCIE_DBI_AUX_CLK_FREQ_OFF(t) (t + 0xb40)

#define PCIE_DBI_AUX_CLK_FREQ_OFF_AUX_CLK_FREQ(x) ((x) & GENMASK(9, 0))
#define PCIE_DBI_AUX_CLK_FREQ_OFF_AUX_CLK_FREQ_M GENMASK(9, 0)
#define PCIE_DBI_AUX_CLK_FREQ_OFF_AUX_CLK_FREQ_X(x) ((x) & GENMASK(9, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:POWERDOWN_CTRL_STATUS_OFF */
#define PCIE_DBI_POWERDOWN_CTRL_STATUS_OFF(t) (t + 0xb48)

#define PCIE_DBI_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_PHY_POWERDOWN(x)\
	(((x) << 8) & GENMASK(11, 8))
#define PCIE_DBI_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_PHY_POWERDOWN_M\
	GENMASK(11, 8)
#define PCIE_DBI_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_PHY_POWERDOWN_X(x)\
	(((x) & GENMASK(11, 8)) >> 8)

#define PCIE_DBI_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_MAC_POWERDOWN(x)\
	(((x) << 4) & GENMASK(7, 4))
#define PCIE_DBI_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_MAC_POWERDOWN_M\
	GENMASK(7, 4)
#define PCIE_DBI_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_MAC_POWERDOWN_X(x)\
	(((x) & GENMASK(7, 4)) >> 4)

#define PCIE_DBI_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_VMAIN_ACK(x)\
	(((x) << 1) & GENMASK(1, 1))
#define PCIE_DBI_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_VMAIN_ACK_M GENMASK(1, 1)
#define PCIE_DBI_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_VMAIN_ACK_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define PCIE_DBI_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_FORCE(x)\
	((x) & GENMASK(0, 0))
#define PCIE_DBI_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_FORCE_M GENMASK(0, 0)
#define PCIE_DBI_POWERDOWN_CTRL_STATUS_OFF_POWERDOWN_FORCE_X(x)\
	((x) & GENMASK(0, 0))

/*      PCIE_DBI:PF0_PORT_LOGIC:PIPE_RELATED_OFF */
#define PCIE_DBI_PIPE_RELATED_OFF(t) (t + 0xb90)

#define PCIE_DBI_PIPE_RELATED_OFF_PIPE_GARBAGE_DATA_MODE(x)\
	(((x) << 8) & GENMASK(8, 8))
#define PCIE_DBI_PIPE_RELATED_OFF_PIPE_GARBAGE_DATA_MODE_M GENMASK(8, 8)
#define PCIE_DBI_PIPE_RELATED_OFF_PIPE_GARBAGE_DATA_MODE_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

/*      SHA:SHA_REGS:SHA_CR */
#define SHA_SHA_CR(t)             (t + 0x00)

#define SHA_SHA_CR_UNLOCK(x)                     (((x) << 24) & GENMASK(24, 24))
#define SHA_SHA_CR_UNLOCK_M                      GENMASK(24, 24)
#define SHA_SHA_CR_UNLOCK_X(x)                   (((x) & GENMASK(24, 24)) >> 24)

#define SHA_SHA_CR_WUIEHV(x)                     (((x) << 13) & GENMASK(13, 13))
#define SHA_SHA_CR_WUIEHV_M                      GENMASK(13, 13)
#define SHA_SHA_CR_WUIEHV_X(x)                   (((x) & GENMASK(13, 13)) >> 13)

#define SHA_SHA_CR_WUIHV(x)                      (((x) << 12) & GENMASK(12, 12))
#define SHA_SHA_CR_WUIHV_M                       GENMASK(12, 12)
#define SHA_SHA_CR_WUIHV_X(x)                    (((x) & GENMASK(12, 12)) >> 12)

#define SHA_SHA_CR_SWRST(x)                      (((x) << 8) & GENMASK(8, 8))
#define SHA_SHA_CR_SWRST_M                       GENMASK(8, 8)
#define SHA_SHA_CR_SWRST_X(x)                    (((x) & GENMASK(8, 8)) >> 8)

#define SHA_SHA_CR_FIRST(x)                      (((x) << 4) & GENMASK(4, 4))
#define SHA_SHA_CR_FIRST_M                       GENMASK(4, 4)
#define SHA_SHA_CR_FIRST_X(x)                    (((x) & GENMASK(4, 4)) >> 4)

#define SHA_SHA_CR_START(x)                      ((x) & GENMASK(0, 0))
#define SHA_SHA_CR_START_M                       GENMASK(0, 0)
#define SHA_SHA_CR_START_X(x)                    ((x) & GENMASK(0, 0))

/*      SHA:SHA_REGS:SHA_MR */
#define SHA_SHA_MR(t)             (t + 0x04)

#define SHA_SHA_MR_CHKCNT(x)                     (((x) << 28) & GENMASK(31, 28))
#define SHA_SHA_MR_CHKCNT_M                      GENMASK(31, 28)
#define SHA_SHA_MR_CHKCNT_X(x)                   (((x) & GENMASK(31, 28)) >> 28)

#define SHA_SHA_MR_CHECK(x)                      (((x) << 24) & GENMASK(25, 24))
#define SHA_SHA_MR_CHECK_M                       GENMASK(25, 24)
#define SHA_SHA_MR_CHECK_X(x)                    (((x) & GENMASK(25, 24)) >> 24)

#define SHA_SHA_MR_DUALBUFF(x)                   (((x) << 16) & GENMASK(16, 16))
#define SHA_SHA_MR_DUALBUFF_M                    GENMASK(16, 16)
#define SHA_SHA_MR_DUALBUFF_X(x)                 (((x) & GENMASK(16, 16)) >> 16)

#define SHA_SHA_MR_TMPLCK(x)                     (((x) << 15) & GENMASK(15, 15))
#define SHA_SHA_MR_TMPLCK_M                      GENMASK(15, 15)
#define SHA_SHA_MR_TMPLCK_X(x)                   (((x) & GENMASK(15, 15)) >> 15)

#define SHA_SHA_MR_ALGO(x)                       (((x) << 8) & GENMASK(11, 8))
#define SHA_SHA_MR_ALGO_M                        GENMASK(11, 8)
#define SHA_SHA_MR_ALGO_X(x)                     (((x) & GENMASK(11, 8)) >> 8)

#define SHA_SHA_MR_BPE(x)                        (((x) << 7) & GENMASK(7, 7))
#define SHA_SHA_MR_BPE_M                         GENMASK(7, 7)
#define SHA_SHA_MR_BPE_X(x)                      (((x) & GENMASK(7, 7)) >> 7)

#define SHA_SHA_MR_UIEHV(x)                      (((x) << 6) & GENMASK(6, 6))
#define SHA_SHA_MR_UIEHV_M                       GENMASK(6, 6)
#define SHA_SHA_MR_UIEHV_X(x)                    (((x) & GENMASK(6, 6)) >> 6)

#define SHA_SHA_MR_UIHV(x)                       (((x) << 5) & GENMASK(5, 5))
#define SHA_SHA_MR_UIHV_M                        GENMASK(5, 5)
#define SHA_SHA_MR_UIHV_X(x)                     (((x) & GENMASK(5, 5)) >> 5)

#define SHA_SHA_MR_PROCDLY(x)                    (((x) << 4) & GENMASK(4, 4))
#define SHA_SHA_MR_PROCDLY_M                     GENMASK(4, 4)
#define SHA_SHA_MR_PROCDLY_X(x)                  (((x) & GENMASK(4, 4)) >> 4)

#define SHA_SHA_MR_SMOD(x)                       ((x) & GENMASK(1, 0))
#define SHA_SHA_MR_SMOD_M                        GENMASK(1, 0)
#define SHA_SHA_MR_SMOD_X(x)                     ((x) & GENMASK(1, 0))

/*      SHA:SHA_REGS:SHA_IER */
#define SHA_SHA_IER(t)            (t + 0x10)

#define SHA_SHA_IER_SECE(x)                      (((x) << 24) & GENMASK(24, 24))
#define SHA_SHA_IER_SECE_M                       GENMASK(24, 24)
#define SHA_SHA_IER_SECE_X(x)                    (((x) & GENMASK(24, 24)) >> 24)

#define SHA_SHA_IER_CHECKF(x)                    (((x) << 16) & GENMASK(16, 16))
#define SHA_SHA_IER_CHECKF_M                     GENMASK(16, 16)
#define SHA_SHA_IER_CHECKF_X(x)                  (((x) & GENMASK(16, 16)) >> 16)

#define SHA_SHA_IER_URAD(x)                      (((x) << 8) & GENMASK(8, 8))
#define SHA_SHA_IER_URAD_M                       GENMASK(8, 8)
#define SHA_SHA_IER_URAD_X(x)                    (((x) & GENMASK(8, 8)) >> 8)

#define SHA_SHA_IER_DATRDY(x)                    ((x) & GENMASK(0, 0))
#define SHA_SHA_IER_DATRDY_M                     GENMASK(0, 0)
#define SHA_SHA_IER_DATRDY_X(x)                  ((x) & GENMASK(0, 0))

/*      SHA:SHA_REGS:SHA_IDR */
#define SHA_SHA_IDR(t)            (t + 0x14)

#define SHA_SHA_IDR_SECE_IDR(x)                  (((x) << 24) & GENMASK(24, 24))
#define SHA_SHA_IDR_SECE_IDR_M                   GENMASK(24, 24)
#define SHA_SHA_IDR_SECE_IDR_X(x)                (((x) & GENMASK(24, 24)) >> 24)

#define SHA_SHA_IDR_CHECKF_IDR(x)                (((x) << 16) & GENMASK(16, 16))
#define SHA_SHA_IDR_CHECKF_IDR_M                 GENMASK(16, 16)
#define SHA_SHA_IDR_CHECKF_IDR_X(x)              (((x) & GENMASK(16, 16)) >> 16)

#define SHA_SHA_IDR_URAD_IDR(x)                  (((x) << 8) & GENMASK(8, 8))
#define SHA_SHA_IDR_URAD_IDR_M                   GENMASK(8, 8)
#define SHA_SHA_IDR_URAD_IDR_X(x)                (((x) & GENMASK(8, 8)) >> 8)

#define SHA_SHA_IDR_DATRDY_IDR(x)                ((x) & GENMASK(0, 0))
#define SHA_SHA_IDR_DATRDY_IDR_M                 GENMASK(0, 0)
#define SHA_SHA_IDR_DATRDY_IDR_X(x)              ((x) & GENMASK(0, 0))

/*      SHA:SHA_REGS:SHA_IMR */
#define SHA_SHA_IMR(t)            (t + 0x18)

#define SHA_SHA_IMR_SECE_IMR(x)                  (((x) << 24) & GENMASK(24, 24))
#define SHA_SHA_IMR_SECE_IMR_M                   GENMASK(24, 24)
#define SHA_SHA_IMR_SECE_IMR_X(x)                (((x) & GENMASK(24, 24)) >> 24)

#define SHA_SHA_IMR_CHECKF_IMR(x)                (((x) << 16) & GENMASK(16, 16))
#define SHA_SHA_IMR_CHECKF_IMR_M                 GENMASK(16, 16)
#define SHA_SHA_IMR_CHECKF_IMR_X(x)              (((x) & GENMASK(16, 16)) >> 16)

#define SHA_SHA_IMR_URAD_IMR(x)                  (((x) << 8) & GENMASK(8, 8))
#define SHA_SHA_IMR_URAD_IMR_M                   GENMASK(8, 8)
#define SHA_SHA_IMR_URAD_IMR_X(x)                (((x) & GENMASK(8, 8)) >> 8)

#define SHA_SHA_IMR_DATRDY_IMR(x)                ((x) & GENMASK(0, 0))
#define SHA_SHA_IMR_DATRDY_IMR_M                 GENMASK(0, 0)
#define SHA_SHA_IMR_DATRDY_IMR_X(x)              ((x) & GENMASK(0, 0))

/*      SHA:SHA_REGS:SHA_ISR */
#define SHA_SHA_ISR(t)            (t + 0x1c)

#define SHA_SHA_ISR_SECE_ISR(x)                  (((x) << 24) & GENMASK(24, 24))
#define SHA_SHA_ISR_SECE_ISR_M                   GENMASK(24, 24)
#define SHA_SHA_ISR_SECE_ISR_X(x)                (((x) & GENMASK(24, 24)) >> 24)

#define SHA_SHA_ISR_CHKST_ISR(x)                 (((x) << 20) & GENMASK(23, 20))
#define SHA_SHA_ISR_CHKST_ISR_M                  GENMASK(23, 20)
#define SHA_SHA_ISR_CHKST_ISR_X(x)               (((x) & GENMASK(23, 20)) >> 20)

#define SHA_SHA_ISR_CHECKF_ISR(x)                (((x) << 16) & GENMASK(16, 16))
#define SHA_SHA_ISR_CHECKF_ISR_M                 GENMASK(16, 16)
#define SHA_SHA_ISR_CHECKF_ISR_X(x)              (((x) & GENMASK(16, 16)) >> 16)

#define SHA_SHA_ISR_URAT_ISR(x)                  (((x) << 12) & GENMASK(14, 12))
#define SHA_SHA_ISR_URAT_ISR_M                   GENMASK(14, 12)
#define SHA_SHA_ISR_URAT_ISR_X(x)                (((x) & GENMASK(14, 12)) >> 12)

#define SHA_SHA_ISR_URAD_ISR(x)                  (((x) << 8) & GENMASK(8, 8))
#define SHA_SHA_ISR_URAD_ISR_M                   GENMASK(8, 8)
#define SHA_SHA_ISR_URAD_ISR_X(x)                (((x) & GENMASK(8, 8)) >> 8)

#define SHA_SHA_ISR_WRDY_ISR(x)                  (((x) << 4) & GENMASK(4, 4))
#define SHA_SHA_ISR_WRDY_ISR_M                   GENMASK(4, 4)
#define SHA_SHA_ISR_WRDY_ISR_X(x)                (((x) & GENMASK(4, 4)) >> 4)

#define SHA_SHA_ISR_DATRDY_ISR(x)                ((x) & GENMASK(0, 0))
#define SHA_SHA_ISR_DATRDY_ISR_M                 GENMASK(0, 0)
#define SHA_SHA_ISR_DATRDY_ISR_X(x)              ((x) & GENMASK(0, 0))

/*      SHA:SHA_REGS:SHA_MSR */
#define SHA_SHA_MSR(t)            (t + 0x20)

/*      SHA:SHA_REGS:SHA_BCR */
#define SHA_SHA_BCR(t)            (t + 0x30)

/*      SHA:SHA_REGS:SHA_IDATAR0 */
#define SHA_SHA_IDATAR0(t)        (t + 0x40)

/*      SHA:SHA_REGS:SHA_IDATAR1 */
#define SHA_SHA_IDATAR1(t)        (t + 0x44)

/*      SHA:SHA_REGS:SHA_IDATAR2 */
#define SHA_SHA_IDATAR2(t)        (t + 0x48)

/*      SHA:SHA_REGS:SHA_IDATAR3 */
#define SHA_SHA_IDATAR3(t)        (t + 0x4c)

/*      SHA:SHA_REGS:SHA_IDATAR4 */
#define SHA_SHA_IDATAR4(t)        (t + 0x50)

/*      SHA:SHA_REGS:SHA_IDATAR5 */
#define SHA_SHA_IDATAR5(t)        (t + 0x54)

/*      SHA:SHA_REGS:SHA_IDATAR6 */
#define SHA_SHA_IDATAR6(t)        (t + 0x58)

/*      SHA:SHA_REGS:SHA_IDATAR7 */
#define SHA_SHA_IDATAR7(t)        (t + 0x5c)

/*      SHA:SHA_REGS:SHA_IDATAR8 */
#define SHA_SHA_IDATAR8(t)        (t + 0x60)

/*      SHA:SHA_REGS:SHA_IDATAR9 */
#define SHA_SHA_IDATAR9(t)        (t + 0x64)

/*      SHA:SHA_REGS:SHA_IDATAR10 */
#define SHA_SHA_IDATAR10(t)       (t + 0x68)

/*      SHA:SHA_REGS:SHA_IDATAR11 */
#define SHA_SHA_IDATAR11(t)       (t + 0x6c)

/*      SHA:SHA_REGS:SHA_IDATAR12 */
#define SHA_SHA_IDATAR12(t)       (t + 0x70)

/*      SHA:SHA_REGS:SHA_IDATAR13 */
#define SHA_SHA_IDATAR13(t)       (t + 0x74)

/*      SHA:SHA_REGS:SHA_IDATAR14 */
#define SHA_SHA_IDATAR14(t)       (t + 0x78)

/*      SHA:SHA_REGS:SHA_IDATAR15 */
#define SHA_SHA_IDATAR15(t)       (t + 0x7c)

/*      SHA:SHA_REGS:SHA_IODATAR0 */
#define SHA_SHA_IODATAR0(t)       (t + 0x80)

/*      SHA:SHA_REGS:SHA_IODATAR1 */
#define SHA_SHA_IODATAR1(t)       (t + 0x84)

/*      SHA:SHA_REGS:SHA_IODATAR2 */
#define SHA_SHA_IODATAR2(t)       (t + 0x88)

/*      SHA:SHA_REGS:SHA_IODATAR3 */
#define SHA_SHA_IODATAR3(t)       (t + 0x8c)

/*      SHA:SHA_REGS:SHA_IODATAR4 */
#define SHA_SHA_IODATAR4(t)       (t + 0x90)

/*      SHA:SHA_REGS:SHA_IODATAR5 */
#define SHA_SHA_IODATAR5(t)       (t + 0x94)

/*      SHA:SHA_REGS:SHA_IODATAR6 */
#define SHA_SHA_IODATAR6(t)       (t + 0x98)

/*      SHA:SHA_REGS:SHA_IODATAR7 */
#define SHA_SHA_IODATAR7(t)       (t + 0x9c)

/*      SHA:SHA_REGS:SHA_IODATAR8 */
#define SHA_SHA_IODATAR8(t)       (t + 0xa0)

/*      SHA:SHA_REGS:SHA_IODATAR9 */
#define SHA_SHA_IODATAR9(t)       (t + 0xa4)

/*      SHA:SHA_REGS:SHA_IODATAR10 */
#define SHA_SHA_IODATAR10(t)      (t + 0xa8)

/*      SHA:SHA_REGS:SHA_IODATAR11 */
#define SHA_SHA_IODATAR11(t)      (t + 0xac)

/*      SHA:SHA_REGS:SHA_IODATAR12 */
#define SHA_SHA_IODATAR12(t)      (t + 0xb0)

/*      SHA:SHA_REGS:SHA_IODATAR13 */
#define SHA_SHA_IODATAR13(t)      (t + 0xb4)

/*      SHA:SHA_REGS:SHA_IODATAR14 */
#define SHA_SHA_IODATAR14(t)      (t + 0xb8)

/*      SHA:SHA_REGS:SHA_IODATAR15 */
#define SHA_SHA_IODATAR15(t)      (t + 0xbc)

/*      SHA:SHA_REGS:SHA_WPMR */
#define SHA_SHA_WPMR(t)           (t + 0xe4)

#define SHA_SHA_WPMR_WPKEY(x)                    (((x) << 8) & GENMASK(31, 8))
#define SHA_SHA_WPMR_WPKEY_M                     GENMASK(31, 8)
#define SHA_SHA_WPMR_WPKEY_X(x)                  (((x) & GENMASK(31, 8)) >> 8)

#define SHA_SHA_WPMR_ACTION(x)                   (((x) << 5) & GENMASK(6, 5))
#define SHA_SHA_WPMR_ACTION_M                    GENMASK(6, 5)
#define SHA_SHA_WPMR_ACTION_X(x)                 (((x) & GENMASK(6, 5)) >> 5)

#define SHA_SHA_WPMR_FIRSTE(x)                   (((x) << 4) & GENMASK(4, 4))
#define SHA_SHA_WPMR_FIRSTE_M                    GENMASK(4, 4)
#define SHA_SHA_WPMR_FIRSTE_X(x)                 (((x) & GENMASK(4, 4)) >> 4)

#define SHA_SHA_WPMR_WPCREN(x)                   (((x) << 2) & GENMASK(2, 2))
#define SHA_SHA_WPMR_WPCREN_M                    GENMASK(2, 2)
#define SHA_SHA_WPMR_WPCREN_X(x)                 (((x) & GENMASK(2, 2)) >> 2)

#define SHA_SHA_WPMR_WPITEN(x)                   (((x) << 1) & GENMASK(1, 1))
#define SHA_SHA_WPMR_WPITEN_M                    GENMASK(1, 1)
#define SHA_SHA_WPMR_WPITEN_X(x)                 (((x) & GENMASK(1, 1)) >> 1)

#define SHA_SHA_WPMR_WPEN(x)                     ((x) & GENMASK(0, 0))
#define SHA_SHA_WPMR_WPEN_M                      GENMASK(0, 0)
#define SHA_SHA_WPMR_WPEN_X(x)                   ((x) & GENMASK(0, 0))

/*      SHA:SHA_REGS:SHA_WPSR */
#define SHA_SHA_WPSR(t)           (t + 0xe8)

#define SHA_SHA_WPSR_ECLASS(x)                   (((x) << 31) & GENMASK(31, 31))
#define SHA_SHA_WPSR_ECLASS_M                    GENMASK(31, 31)
#define SHA_SHA_WPSR_ECLASS_X(x)                 (((x) & GENMASK(31, 31)) >> 31)

#define SHA_SHA_WPSR_SWETYP(x)                   (((x) << 24) & GENMASK(27, 24))
#define SHA_SHA_WPSR_SWETYP_M                    GENMASK(27, 24)
#define SHA_SHA_WPSR_SWETYP_X(x)                 (((x) & GENMASK(27, 24)) >> 24)

#define SHA_SHA_WPSR_WPVSRC(x)                   (((x) << 8) & GENMASK(15, 8))
#define SHA_SHA_WPSR_WPVSRC_M                    GENMASK(15, 8)
#define SHA_SHA_WPSR_WPVSRC_X(x)                 (((x) & GENMASK(15, 8)) >> 8)

#define SHA_SHA_WPSR_SWE(x)                      (((x) << 3) & GENMASK(3, 3))
#define SHA_SHA_WPSR_SWE_M                       GENMASK(3, 3)
#define SHA_SHA_WPSR_SWE_X(x)                    (((x) & GENMASK(3, 3)) >> 3)

#define SHA_SHA_WPSR_SEQE(x)                     (((x) << 2) & GENMASK(2, 2))
#define SHA_SHA_WPSR_SEQE_M                      GENMASK(2, 2)
#define SHA_SHA_WPSR_SEQE_X(x)                   (((x) & GENMASK(2, 2)) >> 2)

#define SHA_SHA_WPSR_CGD(x)                      (((x) << 1) & GENMASK(1, 1))
#define SHA_SHA_WPSR_CGD_M                       GENMASK(1, 1)
#define SHA_SHA_WPSR_CGD_X(x)                    (((x) & GENMASK(1, 1)) >> 1)

#define SHA_SHA_WPSR_WPVS(x)                     ((x) & GENMASK(0, 0))
#define SHA_SHA_WPSR_WPVS_M                      GENMASK(0, 0)
#define SHA_SHA_WPSR_WPVS_X(x)                   ((x) & GENMASK(0, 0))

/*      TRNG:TRNG_REGS:TRNG_CR */
#define TRNG_TRNG_CR(t)           (t + 0x00)

#define TRNG_TRNG_CR_WAKEY(x)                    (((x) << 8) & GENMASK(31, 8))
#define TRNG_TRNG_CR_WAKEY_M                     GENMASK(31, 8)
#define TRNG_TRNG_CR_WAKEY_X(x)                  (((x) & GENMASK(31, 8)) >> 8)

#define TRNG_TRNG_CR_ENABLE(x)                   ((x) & GENMASK(0, 0))
#define TRNG_TRNG_CR_ENABLE_M                    GENMASK(0, 0)
#define TRNG_TRNG_CR_ENABLE_X(x)                 ((x) & GENMASK(0, 0))

/*      TRNG:TRNG_REGS:TRNG_MR */
#define TRNG_TRNG_MR(t)           (t + 0x04)

#define TRNG_TRNG_MR_HALFR(x)                    ((x) & GENMASK(0, 0))
#define TRNG_TRNG_MR_HALFR_M                     GENMASK(0, 0)
#define TRNG_TRNG_MR_HALFR_X(x)                  ((x) & GENMASK(0, 0))

/*      TRNG:TRNG_REGS:TRNG_PKBCR */
#define TRNG_TRNG_PKBCR(t)        (t + 0x08)

#define TRNG_TRNG_PKBCR_WAKEY_PKBCR(x)           (((x) << 16) & GENMASK(31, 16))
#define TRNG_TRNG_PKBCR_WAKEY_PKBCR_M            GENMASK(31, 16)
#define TRNG_TRNG_PKBCR_WAKEY_PKBCR_X(x)         (((x) & GENMASK(31, 16)) >> 16)

#define TRNG_TRNG_PKBCR_KLENGTH(x)               (((x) << 8) & GENMASK(15, 8))
#define TRNG_TRNG_PKBCR_KLENGTH_M                GENMASK(15, 8)
#define TRNG_TRNG_PKBCR_KLENGTH_X(x)             (((x) & GENMASK(15, 8)) >> 8)

#define TRNG_TRNG_PKBCR_KTARGET(x)               (((x) << 4) & GENMASK(5, 4))
#define TRNG_TRNG_PKBCR_KTARGET_M                GENMASK(5, 4)
#define TRNG_TRNG_PKBCR_KTARGET_X(x)             (((x) & GENMASK(5, 4)) >> 4)

#define TRNG_TRNG_PKBCR_KID(x)                   ((x) & GENMASK(0, 0))
#define TRNG_TRNG_PKBCR_KID_M                    GENMASK(0, 0)
#define TRNG_TRNG_PKBCR_KID_X(x)                 ((x) & GENMASK(0, 0))

/*      TRNG:TRNG_REGS:TRNG_IER */
#define TRNG_TRNG_IER(t)          (t + 0x10)

#define TRNG_TRNG_IER_EOTPKB(x)                  (((x) << 2) & GENMASK(2, 2))
#define TRNG_TRNG_IER_EOTPKB_M                   GENMASK(2, 2)
#define TRNG_TRNG_IER_EOTPKB_X(x)                (((x) & GENMASK(2, 2)) >> 2)

#define TRNG_TRNG_IER_SECE(x)                    (((x) << 1) & GENMASK(1, 1))
#define TRNG_TRNG_IER_SECE_M                     GENMASK(1, 1)
#define TRNG_TRNG_IER_SECE_X(x)                  (((x) & GENMASK(1, 1)) >> 1)

#define TRNG_TRNG_IER_DATRDY(x)                  ((x) & GENMASK(0, 0))
#define TRNG_TRNG_IER_DATRDY_M                   GENMASK(0, 0)
#define TRNG_TRNG_IER_DATRDY_X(x)                ((x) & GENMASK(0, 0))

/*      TRNG:TRNG_REGS:TRNG_IDR */
#define TRNG_TRNG_IDR(t)          (t + 0x14)

#define TRNG_TRNG_IDR_EOTPKB_IDR(x)              (((x) << 2) & GENMASK(2, 2))
#define TRNG_TRNG_IDR_EOTPKB_IDR_M               GENMASK(2, 2)
#define TRNG_TRNG_IDR_EOTPKB_IDR_X(x)            (((x) & GENMASK(2, 2)) >> 2)

#define TRNG_TRNG_IDR_SECE_IDR(x)                (((x) << 1) & GENMASK(1, 1))
#define TRNG_TRNG_IDR_SECE_IDR_M                 GENMASK(1, 1)
#define TRNG_TRNG_IDR_SECE_IDR_X(x)              (((x) & GENMASK(1, 1)) >> 1)

#define TRNG_TRNG_IDR_DATRDY_IDR(x)              ((x) & GENMASK(0, 0))
#define TRNG_TRNG_IDR_DATRDY_IDR_M               GENMASK(0, 0)
#define TRNG_TRNG_IDR_DATRDY_IDR_X(x)            ((x) & GENMASK(0, 0))

/*      TRNG:TRNG_REGS:TRNG_IMR */
#define TRNG_TRNG_IMR(t)          (t + 0x18)

#define TRNG_TRNG_IMR_EOTPKB_IMR(x)              (((x) << 2) & GENMASK(2, 2))
#define TRNG_TRNG_IMR_EOTPKB_IMR_M               GENMASK(2, 2)
#define TRNG_TRNG_IMR_EOTPKB_IMR_X(x)            (((x) & GENMASK(2, 2)) >> 2)

#define TRNG_TRNG_IMR_SECE_IMR(x)                (((x) << 1) & GENMASK(1, 1))
#define TRNG_TRNG_IMR_SECE_IMR_M                 GENMASK(1, 1)
#define TRNG_TRNG_IMR_SECE_IMR_X(x)              (((x) & GENMASK(1, 1)) >> 1)

#define TRNG_TRNG_IMR_DATRDY_IMR(x)              ((x) & GENMASK(0, 0))
#define TRNG_TRNG_IMR_DATRDY_IMR_M               GENMASK(0, 0)
#define TRNG_TRNG_IMR_DATRDY_IMR_X(x)            ((x) & GENMASK(0, 0))

/*      TRNG:TRNG_REGS:TRNG_ISR */
#define TRNG_TRNG_ISR(t)          (t + 0x1c)

#define TRNG_TRNG_ISR_EOTPKB_ISR(x)              (((x) << 2) & GENMASK(2, 2))
#define TRNG_TRNG_ISR_EOTPKB_ISR_M               GENMASK(2, 2)
#define TRNG_TRNG_ISR_EOTPKB_ISR_X(x)            (((x) & GENMASK(2, 2)) >> 2)

#define TRNG_TRNG_ISR_SECE_ISR(x)                (((x) << 1) & GENMASK(1, 1))
#define TRNG_TRNG_ISR_SECE_ISR_M                 GENMASK(1, 1)
#define TRNG_TRNG_ISR_SECE_ISR_X(x)              (((x) & GENMASK(1, 1)) >> 1)

#define TRNG_TRNG_ISR_DATRDY_ISR(x)              ((x) & GENMASK(0, 0))
#define TRNG_TRNG_ISR_DATRDY_ISR_M               GENMASK(0, 0)
#define TRNG_TRNG_ISR_DATRDY_ISR_X(x)            ((x) & GENMASK(0, 0))

/*      TRNG:TRNG_REGS:TRNG_ODATA */
#define TRNG_TRNG_ODATA(t)        (t + 0x50)

/*      TRNG:TRNG_REGS:TRNG_WPMR */
#define TRNG_TRNG_WPMR(t)         (t + 0xe4)

#define TRNG_TRNG_WPMR_WPKEY(x)                  (((x) << 8) & GENMASK(31, 8))
#define TRNG_TRNG_WPMR_WPKEY_M                   GENMASK(31, 8)
#define TRNG_TRNG_WPMR_WPKEY_X(x)                (((x) & GENMASK(31, 8)) >> 8)

#define TRNG_TRNG_WPMR_FIRSTE(x)                 (((x) << 4) & GENMASK(4, 4))
#define TRNG_TRNG_WPMR_FIRSTE_M                  GENMASK(4, 4)
#define TRNG_TRNG_WPMR_FIRSTE_X(x)               (((x) & GENMASK(4, 4)) >> 4)

#define TRNG_TRNG_WPMR_WPCREN(x)                 (((x) << 2) & GENMASK(2, 2))
#define TRNG_TRNG_WPMR_WPCREN_M                  GENMASK(2, 2)
#define TRNG_TRNG_WPMR_WPCREN_X(x)               (((x) & GENMASK(2, 2)) >> 2)

#define TRNG_TRNG_WPMR_WPITEN(x)                 (((x) << 1) & GENMASK(1, 1))
#define TRNG_TRNG_WPMR_WPITEN_M                  GENMASK(1, 1)
#define TRNG_TRNG_WPMR_WPITEN_X(x)               (((x) & GENMASK(1, 1)) >> 1)

#define TRNG_TRNG_WPMR_WPEN(x)                   ((x) & GENMASK(0, 0))
#define TRNG_TRNG_WPMR_WPEN_M                    GENMASK(0, 0)
#define TRNG_TRNG_WPMR_WPEN_X(x)                 ((x) & GENMASK(0, 0))

/*      TRNG:TRNG_REGS:TRNG_WPSR */
#define TRNG_TRNG_WPSR(t)         (t + 0xe8)

#define TRNG_TRNG_WPSR_ECLASS(x)                 (((x) << 31) & GENMASK(31, 31))
#define TRNG_TRNG_WPSR_ECLASS_M                  GENMASK(31, 31)
#define TRNG_TRNG_WPSR_ECLASS_X(x)               (((x) & GENMASK(31, 31)) >> 31)

#define TRNG_TRNG_WPSR_SWETYP(x)                 (((x) << 24) & GENMASK(27, 24))
#define TRNG_TRNG_WPSR_SWETYP_M                  GENMASK(27, 24)
#define TRNG_TRNG_WPSR_SWETYP_X(x)               (((x) & GENMASK(27, 24)) >> 24)

#define TRNG_TRNG_WPSR_WPVSRC(x)                 (((x) << 8) & GENMASK(23, 8))
#define TRNG_TRNG_WPSR_WPVSRC_M                  GENMASK(23, 8)
#define TRNG_TRNG_WPSR_WPVSRC_X(x)               (((x) & GENMASK(23, 8)) >> 8)

#define TRNG_TRNG_WPSR_SWE(x)                    (((x) << 3) & GENMASK(3, 3))
#define TRNG_TRNG_WPSR_SWE_M                     GENMASK(3, 3)
#define TRNG_TRNG_WPSR_SWE_X(x)                  (((x) & GENMASK(3, 3)) >> 3)

#define TRNG_TRNG_WPSR_SEQE(x)                   (((x) << 2) & GENMASK(2, 2))
#define TRNG_TRNG_WPSR_SEQE_M                    GENMASK(2, 2)
#define TRNG_TRNG_WPSR_SEQE_X(x)                 (((x) & GENMASK(2, 2)) >> 2)

#define TRNG_TRNG_WPSR_CGD(x)                    (((x) << 1) & GENMASK(1, 1))
#define TRNG_TRNG_WPSR_CGD_M                     GENMASK(1, 1)
#define TRNG_TRNG_WPSR_CGD_X(x)                  (((x) & GENMASK(1, 1)) >> 1)

#define TRNG_TRNG_WPSR_WPVS(x)                   ((x) & GENMASK(0, 0))
#define TRNG_TRNG_WPSR_WPVS_M                    GENMASK(0, 0)
#define TRNG_TRNG_WPSR_WPVS_X(x)                 ((x) & GENMASK(0, 0))

/*      TRNG:TRNG_REGS:TRNG_VERSION */
#define TRNG_TRNG_VERSION(t)      (t + 0xfc)

#define TRNG_TRNG_VERSION_MFN(x)                 (((x) << 16) & GENMASK(18, 16))
#define TRNG_TRNG_VERSION_MFN_M                  GENMASK(18, 16)
#define TRNG_TRNG_VERSION_MFN_X(x)               (((x) & GENMASK(18, 16)) >> 16)

#define TRNG_TRNG_VERSION_VERSION(x)             ((x) & GENMASK(11, 0))
#define TRNG_TRNG_VERSION_VERSION_M              GENMASK(11, 0)
#define TRNG_TRNG_VERSION_VERSION_X(x)           ((x) & GENMASK(11, 0))

/*      TZAESBNS:TZAESB_REGS:TZAESB_CR */
#define TZAESBNS_TZAESB_CR(t)     (t + 0x00)

#define TZAESBNS_TZAESB_CR_UNLOCK(x)             (((x) << 24) & GENMASK(24, 24))
#define TZAESBNS_TZAESB_CR_UNLOCK_M              GENMASK(24, 24)
#define TZAESBNS_TZAESB_CR_UNLOCK_X(x)           (((x) & GENMASK(24, 24)) >> 24)

#define TZAESBNS_TZAESB_CR_LOADSEED(x)           (((x) << 16) & GENMASK(16, 16))
#define TZAESBNS_TZAESB_CR_LOADSEED_M            GENMASK(16, 16)
#define TZAESBNS_TZAESB_CR_LOADSEED_X(x)         (((x) & GENMASK(16, 16)) >> 16)

#define TZAESBNS_TZAESB_CR_SWRST(x)              (((x) << 8) & GENMASK(8, 8))
#define TZAESBNS_TZAESB_CR_SWRST_M               GENMASK(8, 8)
#define TZAESBNS_TZAESB_CR_SWRST_X(x)            (((x) & GENMASK(8, 8)) >> 8)

#define TZAESBNS_TZAESB_CR_START(x)              ((x) & GENMASK(0, 0))
#define TZAESBNS_TZAESB_CR_START_M               GENMASK(0, 0)
#define TZAESBNS_TZAESB_CR_START_X(x)            ((x) & GENMASK(0, 0))

/*      TZAESBNS:TZAESB_REGS:TZAESB_MR */
#define TZAESBNS_TZAESB_MR(t)     (t + 0x04)

#define TZAESBNS_TZAESB_MR_TAMPCLR(x)            (((x) << 31) & GENMASK(31, 31))
#define TZAESBNS_TZAESB_MR_TAMPCLR_M             GENMASK(31, 31)
#define TZAESBNS_TZAESB_MR_TAMPCLR_X(x)          (((x) & GENMASK(31, 31)) >> 31)

#define TZAESBNS_TZAESB_MR_CMTYP7(x)             (((x) << 30) & GENMASK(30, 30))
#define TZAESBNS_TZAESB_MR_CMTYP7_M              GENMASK(30, 30)
#define TZAESBNS_TZAESB_MR_CMTYP7_X(x)           (((x) & GENMASK(30, 30)) >> 30)

#define TZAESBNS_TZAESB_MR_CMTYP6(x)             (((x) << 29) & GENMASK(29, 29))
#define TZAESBNS_TZAESB_MR_CMTYP6_M              GENMASK(29, 29)
#define TZAESBNS_TZAESB_MR_CMTYP6_X(x)           (((x) & GENMASK(29, 29)) >> 29)

#define TZAESBNS_TZAESB_MR_CMTYP5(x)             (((x) << 28) & GENMASK(28, 28))
#define TZAESBNS_TZAESB_MR_CMTYP5_M              GENMASK(28, 28)
#define TZAESBNS_TZAESB_MR_CMTYP5_X(x)           (((x) & GENMASK(28, 28)) >> 28)

#define TZAESBNS_TZAESB_MR_CMTYP4(x)             (((x) << 27) & GENMASK(27, 27))
#define TZAESBNS_TZAESB_MR_CMTYP4_M              GENMASK(27, 27)
#define TZAESBNS_TZAESB_MR_CMTYP4_X(x)           (((x) & GENMASK(27, 27)) >> 27)

#define TZAESBNS_TZAESB_MR_CMTYP3(x)             (((x) << 26) & GENMASK(26, 26))
#define TZAESBNS_TZAESB_MR_CMTYP3_M              GENMASK(26, 26)
#define TZAESBNS_TZAESB_MR_CMTYP3_X(x)           (((x) & GENMASK(26, 26)) >> 26)

#define TZAESBNS_TZAESB_MR_CMTYP2(x)             (((x) << 25) & GENMASK(25, 25))
#define TZAESBNS_TZAESB_MR_CMTYP2_M              GENMASK(25, 25)
#define TZAESBNS_TZAESB_MR_CMTYP2_X(x)           (((x) & GENMASK(25, 25)) >> 25)

#define TZAESBNS_TZAESB_MR_CMTYP1(x)             (((x) << 24) & GENMASK(24, 24))
#define TZAESBNS_TZAESB_MR_CMTYP1_M              GENMASK(24, 24)
#define TZAESBNS_TZAESB_MR_CMTYP1_X(x)           (((x) & GENMASK(24, 24)) >> 24)

#define TZAESBNS_TZAESB_MR_CKEY(x)               (((x) << 20) & GENMASK(23, 20))
#define TZAESBNS_TZAESB_MR_CKEY_M                GENMASK(23, 20)
#define TZAESBNS_TZAESB_MR_CKEY_X(x)             (((x) & GENMASK(23, 20)) >> 20)

#define TZAESBNS_TZAESB_MR_OPMOD(x)              (((x) << 12) & GENMASK(14, 12))
#define TZAESBNS_TZAESB_MR_OPMOD_M               GENMASK(14, 12)
#define TZAESBNS_TZAESB_MR_OPMOD_X(x)            (((x) & GENMASK(14, 12)) >> 12)

#define TZAESBNS_TZAESB_MR_PROCDLY(x)            (((x) << 4) & GENMASK(7, 4))
#define TZAESBNS_TZAESB_MR_PROCDLY_M             GENMASK(7, 4)
#define TZAESBNS_TZAESB_MR_PROCDLY_X(x)          (((x) & GENMASK(7, 4)) >> 4)

#define TZAESBNS_TZAESB_MR_DUALBUFF(x)           (((x) << 3) & GENMASK(3, 3))
#define TZAESBNS_TZAESB_MR_DUALBUFF_M            GENMASK(3, 3)
#define TZAESBNS_TZAESB_MR_DUALBUFF_X(x)         (((x) & GENMASK(3, 3)) >> 3)

#define TZAESBNS_TZAESB_MR_AAHB(x)               (((x) << 2) & GENMASK(2, 2))
#define TZAESBNS_TZAESB_MR_AAHB_M                GENMASK(2, 2)
#define TZAESBNS_TZAESB_MR_AAHB_X(x)             (((x) & GENMASK(2, 2)) >> 2)

/*      TZAESBNS:TZAESB_REGS:TZAESB_IER */
#define TZAESBNS_TZAESB_IER(t)    (t + 0x10)

#define TZAESBNS_TZAESB_IER_SECE(x)              (((x) << 19) & GENMASK(19, 19))
#define TZAESBNS_TZAESB_IER_SECE_M               GENMASK(19, 19)
#define TZAESBNS_TZAESB_IER_SECE_X(x)            (((x) & GENMASK(19, 19)) >> 19)

#define TZAESBNS_TZAESB_IER_URAD(x)              (((x) << 8) & GENMASK(8, 8))
#define TZAESBNS_TZAESB_IER_URAD_M               GENMASK(8, 8)
#define TZAESBNS_TZAESB_IER_URAD_X(x)            (((x) & GENMASK(8, 8)) >> 8)

/*      TZAESBNS:TZAESB_REGS:TZAESB_IDR */
#define TZAESBNS_TZAESB_IDR(t)    (t + 0x14)

#define TZAESBNS_TZAESB_IDR_SECE_IDR(x)          (((x) << 19) & GENMASK(19, 19))
#define TZAESBNS_TZAESB_IDR_SECE_IDR_M           GENMASK(19, 19)
#define TZAESBNS_TZAESB_IDR_SECE_IDR_X(x)        (((x) & GENMASK(19, 19)) >> 19)

#define TZAESBNS_TZAESB_IDR_URAD_IDR(x)          (((x) << 8) & GENMASK(8, 8))
#define TZAESBNS_TZAESB_IDR_URAD_IDR_M           GENMASK(8, 8)
#define TZAESBNS_TZAESB_IDR_URAD_IDR_X(x)        (((x) & GENMASK(8, 8)) >> 8)

/*      TZAESBNS:TZAESB_REGS:TZAESB_IMR */
#define TZAESBNS_TZAESB_IMR(t)    (t + 0x18)

#define TZAESBNS_TZAESB_IMR_SECE_IMR(x)          (((x) << 19) & GENMASK(19, 19))
#define TZAESBNS_TZAESB_IMR_SECE_IMR_M           GENMASK(19, 19)
#define TZAESBNS_TZAESB_IMR_SECE_IMR_X(x)        (((x) & GENMASK(19, 19)) >> 19)

#define TZAESBNS_TZAESB_IMR_URAD_IMR(x)          (((x) << 8) & GENMASK(8, 8))
#define TZAESBNS_TZAESB_IMR_URAD_IMR_M           GENMASK(8, 8)
#define TZAESBNS_TZAESB_IMR_URAD_IMR_X(x)        (((x) & GENMASK(8, 8)) >> 8)

/*      TZAESBNS:TZAESB_REGS:TZAESB_ISR */
#define TZAESBNS_TZAESB_ISR(t)    (t + 0x1c)

#define TZAESBNS_TZAESB_ISR_SECE_ISR(x)          (((x) << 19) & GENMASK(19, 19))
#define TZAESBNS_TZAESB_ISR_SECE_ISR_M           GENMASK(19, 19)
#define TZAESBNS_TZAESB_ISR_SECE_ISR_X(x)        (((x) & GENMASK(19, 19)) >> 19)

#define TZAESBNS_TZAESB_ISR_URAT_ISR(x)          (((x) << 12) & GENMASK(15, 12))
#define TZAESBNS_TZAESB_ISR_URAT_ISR_M           GENMASK(15, 12)
#define TZAESBNS_TZAESB_ISR_URAT_ISR_X(x)        (((x) & GENMASK(15, 12)) >> 12)

#define TZAESBNS_TZAESB_ISR_URAD_ISR(x)          (((x) << 8) & GENMASK(8, 8))
#define TZAESBNS_TZAESB_ISR_URAD_ISR_M           GENMASK(8, 8)
#define TZAESBNS_TZAESB_ISR_URAD_ISR_X(x)        (((x) & GENMASK(8, 8)) >> 8)

/*      TZAESBNS:TZAESB_REGS:TZAESB_KEYWR0 */
#define TZAESBNS_TZAESB_KEYWR0(t) (t + 0x20)

/*      TZAESBNS:TZAESB_REGS:TZAESB_KEYWR1 */
#define TZAESBNS_TZAESB_KEYWR1(t) (t + 0x24)

/*      TZAESBNS:TZAESB_REGS:TZAESB_KEYWR2 */
#define TZAESBNS_TZAESB_KEYWR2(t) (t + 0x28)

/*      TZAESBNS:TZAESB_REGS:TZAESB_KEYWR3 */
#define TZAESBNS_TZAESB_KEYWR3(t) (t + 0x2c)

/*      TZAESBNS:TZAESB_REGS:TZAESB_IVR0 */
#define TZAESBNS_TZAESB_IVR0(t)   (t + 0x60)

/*      TZAESBNS:TZAESB_REGS:TZAESB_IVR1 */
#define TZAESBNS_TZAESB_IVR1(t)   (t + 0x64)

/*      TZAESBNS:TZAESB_REGS:TZAESB_IVR2 */
#define TZAESBNS_TZAESB_IVR2(t)   (t + 0x68)

/*      TZAESBNS:TZAESB_REGS:TZAESB_IVR3 */
#define TZAESBNS_TZAESB_IVR3(t)   (t + 0x6c)

/*      TZAESBNS:TZAESB_REGS:TZAESB_EMR */
#define TZAESBNS_TZAESB_EMR(t)    (t + 0xb0)

#define TZAESBNS_TZAESB_EMR_PKRS(x)              (((x) << 7) & GENMASK(7, 7))
#define TZAESBNS_TZAESB_EMR_PKRS_M               GENMASK(7, 7)
#define TZAESBNS_TZAESB_EMR_PKRS_X(x)            (((x) & GENMASK(7, 7)) >> 7)

#define TZAESBNS_TZAESB_EMR_PKWO(x)              (((x) << 6) & GENMASK(6, 6))
#define TZAESBNS_TZAESB_EMR_PKWO_M               GENMASK(6, 6)
#define TZAESBNS_TZAESB_EMR_PKWO_X(x)            (((x) & GENMASK(6, 6)) >> 6)

/*      TZAESBNS:TZAESB_REGS:TZAESB_WPMR */
#define TZAESBNS_TZAESB_WPMR(t)   (t + 0xe4)

#define TZAESBNS_TZAESB_WPMR_WPKEY(x)            (((x) << 8) & GENMASK(31, 8))
#define TZAESBNS_TZAESB_WPMR_WPKEY_M             GENMASK(31, 8)
#define TZAESBNS_TZAESB_WPMR_WPKEY_X(x)          (((x) & GENMASK(31, 8)) >> 8)

#define TZAESBNS_TZAESB_WPMR_ACTION(x)           (((x) << 5) & GENMASK(7, 5))
#define TZAESBNS_TZAESB_WPMR_ACTION_M            GENMASK(7, 5)
#define TZAESBNS_TZAESB_WPMR_ACTION_X(x)         (((x) & GENMASK(7, 5)) >> 5)

#define TZAESBNS_TZAESB_WPMR_FIRSTE(x)           (((x) << 4) & GENMASK(4, 4))
#define TZAESBNS_TZAESB_WPMR_FIRSTE_M            GENMASK(4, 4)
#define TZAESBNS_TZAESB_WPMR_FIRSTE_X(x)         (((x) & GENMASK(4, 4)) >> 4)

#define TZAESBNS_TZAESB_WPMR_WPCREN(x)           (((x) << 2) & GENMASK(2, 2))
#define TZAESBNS_TZAESB_WPMR_WPCREN_M            GENMASK(2, 2)
#define TZAESBNS_TZAESB_WPMR_WPCREN_X(x)         (((x) & GENMASK(2, 2)) >> 2)

#define TZAESBNS_TZAESB_WPMR_WPITEN(x)           (((x) << 1) & GENMASK(1, 1))
#define TZAESBNS_TZAESB_WPMR_WPITEN_M            GENMASK(1, 1)
#define TZAESBNS_TZAESB_WPMR_WPITEN_X(x)         (((x) & GENMASK(1, 1)) >> 1)

#define TZAESBNS_TZAESB_WPMR_WPEN(x)             ((x) & GENMASK(0, 0))
#define TZAESBNS_TZAESB_WPMR_WPEN_M              GENMASK(0, 0)
#define TZAESBNS_TZAESB_WPMR_WPEN_X(x)           ((x) & GENMASK(0, 0))

/*      TZAESBNS:TZAESB_REGS:TZAESB_WPSR */
#define TZAESBNS_TZAESB_WPSR(t)   (t + 0xe8)

#define TZAESBNS_TZAESB_WPSR_ECLASS(x)           (((x) << 31) & GENMASK(31, 31))
#define TZAESBNS_TZAESB_WPSR_ECLASS_M            GENMASK(31, 31)
#define TZAESBNS_TZAESB_WPSR_ECLASS_X(x)         (((x) & GENMASK(31, 31)) >> 31)

#define TZAESBNS_TZAESB_WPSR_SWETYP(x)           (((x) << 24) & GENMASK(27, 24))
#define TZAESBNS_TZAESB_WPSR_SWETYP_M            GENMASK(27, 24)
#define TZAESBNS_TZAESB_WPSR_SWETYP_X(x)         (((x) & GENMASK(27, 24)) >> 24)

#define TZAESBNS_TZAESB_WPSR_WPVSRC(x)           (((x) << 8) & GENMASK(15, 8))
#define TZAESBNS_TZAESB_WPSR_WPVSRC_M            GENMASK(15, 8)
#define TZAESBNS_TZAESB_WPSR_WPVSRC_X(x)         (((x) & GENMASK(15, 8)) >> 8)

#define TZAESBNS_TZAESB_WPSR_PKRPVS(x)           (((x) << 4) & GENMASK(4, 4))
#define TZAESBNS_TZAESB_WPSR_PKRPVS_M            GENMASK(4, 4)
#define TZAESBNS_TZAESB_WPSR_PKRPVS_X(x)         (((x) & GENMASK(4, 4)) >> 4)

#define TZAESBNS_TZAESB_WPSR_SWE(x)              (((x) << 3) & GENMASK(3, 3))
#define TZAESBNS_TZAESB_WPSR_SWE_M               GENMASK(3, 3)
#define TZAESBNS_TZAESB_WPSR_SWE_X(x)            (((x) & GENMASK(3, 3)) >> 3)

#define TZAESBNS_TZAESB_WPSR_SEQE(x)             (((x) << 2) & GENMASK(2, 2))
#define TZAESBNS_TZAESB_WPSR_SEQE_M              GENMASK(2, 2)
#define TZAESBNS_TZAESB_WPSR_SEQE_X(x)           (((x) & GENMASK(2, 2)) >> 2)

#define TZAESBNS_TZAESB_WPSR_CGD(x)              (((x) << 1) & GENMASK(1, 1))
#define TZAESBNS_TZAESB_WPSR_CGD_M               GENMASK(1, 1)
#define TZAESBNS_TZAESB_WPSR_CGD_X(x)            (((x) & GENMASK(1, 1)) >> 1)

#define TZAESBNS_TZAESB_WPSR_WPVS(x)             ((x) & GENMASK(0, 0))
#define TZAESBNS_TZAESB_WPSR_WPVS_M              GENMASK(0, 0)
#define TZAESBNS_TZAESB_WPSR_WPVS_X(x)           ((x) & GENMASK(0, 0))

/*      TZAESBNS:TZAESB_REGS:TZAESB_VERSION */
#define TZAESBNS_TZAESB_VERSION(t) (t + 0xfc)

#define TZAESBNS_TZAESB_VERSION_MFN(x)           (((x) << 16) & GENMASK(18, 16))
#define TZAESBNS_TZAESB_VERSION_MFN_M            GENMASK(18, 16)
#define TZAESBNS_TZAESB_VERSION_MFN_X(x)         (((x) & GENMASK(18, 16)) >> 16)

#define TZAESBNS_TZAESB_VERSION_VERSION(x)       ((x) & GENMASK(11, 0))
#define TZAESBNS_TZAESB_VERSION_VERSION_M        GENMASK(11, 0)
#define TZAESBNS_TZAESB_VERSION_VERSION_X(x)     ((x) & GENMASK(11, 0))

/*      TZAESBS:TZAESB_REGS:TZAESB_CR */
#define TZAESBS_TZAESB_CR(t)      (t + 0x00)

#define TZAESBS_TZAESB_CR_UNLOCK(x)              (((x) << 24) & GENMASK(24, 24))
#define TZAESBS_TZAESB_CR_UNLOCK_M               GENMASK(24, 24)
#define TZAESBS_TZAESB_CR_UNLOCK_X(x)            (((x) & GENMASK(24, 24)) >> 24)

#define TZAESBS_TZAESB_CR_LOADSEED(x)            (((x) << 16) & GENMASK(16, 16))
#define TZAESBS_TZAESB_CR_LOADSEED_M             GENMASK(16, 16)
#define TZAESBS_TZAESB_CR_LOADSEED_X(x)          (((x) & GENMASK(16, 16)) >> 16)

#define TZAESBS_TZAESB_CR_SWRST(x)               (((x) << 8) & GENMASK(8, 8))
#define TZAESBS_TZAESB_CR_SWRST_M                GENMASK(8, 8)
#define TZAESBS_TZAESB_CR_SWRST_X(x)             (((x) & GENMASK(8, 8)) >> 8)

#define TZAESBS_TZAESB_CR_START(x)               ((x) & GENMASK(0, 0))
#define TZAESBS_TZAESB_CR_START_M                GENMASK(0, 0)
#define TZAESBS_TZAESB_CR_START_X(x)             ((x) & GENMASK(0, 0))

/*      TZAESBS:TZAESB_REGS:TZAESB_MR */
#define TZAESBS_TZAESB_MR(t)      (t + 0x04)

#define TZAESBS_TZAESB_MR_TAMPCLR(x)             (((x) << 31) & GENMASK(31, 31))
#define TZAESBS_TZAESB_MR_TAMPCLR_M              GENMASK(31, 31)
#define TZAESBS_TZAESB_MR_TAMPCLR_X(x)           (((x) & GENMASK(31, 31)) >> 31)

#define TZAESBS_TZAESB_MR_CMTYP7(x)              (((x) << 30) & GENMASK(30, 30))
#define TZAESBS_TZAESB_MR_CMTYP7_M               GENMASK(30, 30)
#define TZAESBS_TZAESB_MR_CMTYP7_X(x)            (((x) & GENMASK(30, 30)) >> 30)

#define TZAESBS_TZAESB_MR_CMTYP6(x)              (((x) << 29) & GENMASK(29, 29))
#define TZAESBS_TZAESB_MR_CMTYP6_M               GENMASK(29, 29)
#define TZAESBS_TZAESB_MR_CMTYP6_X(x)            (((x) & GENMASK(29, 29)) >> 29)

#define TZAESBS_TZAESB_MR_CMTYP5(x)              (((x) << 28) & GENMASK(28, 28))
#define TZAESBS_TZAESB_MR_CMTYP5_M               GENMASK(28, 28)
#define TZAESBS_TZAESB_MR_CMTYP5_X(x)            (((x) & GENMASK(28, 28)) >> 28)

#define TZAESBS_TZAESB_MR_CMTYP4(x)              (((x) << 27) & GENMASK(27, 27))
#define TZAESBS_TZAESB_MR_CMTYP4_M               GENMASK(27, 27)
#define TZAESBS_TZAESB_MR_CMTYP4_X(x)            (((x) & GENMASK(27, 27)) >> 27)

#define TZAESBS_TZAESB_MR_CMTYP3(x)              (((x) << 26) & GENMASK(26, 26))
#define TZAESBS_TZAESB_MR_CMTYP3_M               GENMASK(26, 26)
#define TZAESBS_TZAESB_MR_CMTYP3_X(x)            (((x) & GENMASK(26, 26)) >> 26)

#define TZAESBS_TZAESB_MR_CMTYP2(x)              (((x) << 25) & GENMASK(25, 25))
#define TZAESBS_TZAESB_MR_CMTYP2_M               GENMASK(25, 25)
#define TZAESBS_TZAESB_MR_CMTYP2_X(x)            (((x) & GENMASK(25, 25)) >> 25)

#define TZAESBS_TZAESB_MR_CMTYP1(x)              (((x) << 24) & GENMASK(24, 24))
#define TZAESBS_TZAESB_MR_CMTYP1_M               GENMASK(24, 24)
#define TZAESBS_TZAESB_MR_CMTYP1_X(x)            (((x) & GENMASK(24, 24)) >> 24)

#define TZAESBS_TZAESB_MR_CKEY(x)                (((x) << 20) & GENMASK(23, 20))
#define TZAESBS_TZAESB_MR_CKEY_M                 GENMASK(23, 20)
#define TZAESBS_TZAESB_MR_CKEY_X(x)              (((x) & GENMASK(23, 20)) >> 20)

#define TZAESBS_TZAESB_MR_OPMOD(x)               (((x) << 12) & GENMASK(14, 12))
#define TZAESBS_TZAESB_MR_OPMOD_M                GENMASK(14, 12)
#define TZAESBS_TZAESB_MR_OPMOD_X(x)             (((x) & GENMASK(14, 12)) >> 12)

#define TZAESBS_TZAESB_MR_PROCDLY(x)             (((x) << 4) & GENMASK(7, 4))
#define TZAESBS_TZAESB_MR_PROCDLY_M              GENMASK(7, 4)
#define TZAESBS_TZAESB_MR_PROCDLY_X(x)           (((x) & GENMASK(7, 4)) >> 4)

#define TZAESBS_TZAESB_MR_DUALBUFF(x)            (((x) << 3) & GENMASK(3, 3))
#define TZAESBS_TZAESB_MR_DUALBUFF_M             GENMASK(3, 3)
#define TZAESBS_TZAESB_MR_DUALBUFF_X(x)          (((x) & GENMASK(3, 3)) >> 3)

#define TZAESBS_TZAESB_MR_AAHB(x)                (((x) << 2) & GENMASK(2, 2))
#define TZAESBS_TZAESB_MR_AAHB_M                 GENMASK(2, 2)
#define TZAESBS_TZAESB_MR_AAHB_X(x)              (((x) & GENMASK(2, 2)) >> 2)

/*      TZAESBS:TZAESB_REGS:TZAESB_IER */
#define TZAESBS_TZAESB_IER(t)     (t + 0x10)

#define TZAESBS_TZAESB_IER_SECE(x)               (((x) << 19) & GENMASK(19, 19))
#define TZAESBS_TZAESB_IER_SECE_M                GENMASK(19, 19)
#define TZAESBS_TZAESB_IER_SECE_X(x)             (((x) & GENMASK(19, 19)) >> 19)

#define TZAESBS_TZAESB_IER_URAD(x)               (((x) << 8) & GENMASK(8, 8))
#define TZAESBS_TZAESB_IER_URAD_M                GENMASK(8, 8)
#define TZAESBS_TZAESB_IER_URAD_X(x)             (((x) & GENMASK(8, 8)) >> 8)

/*      TZAESBS:TZAESB_REGS:TZAESB_IDR */
#define TZAESBS_TZAESB_IDR(t)     (t + 0x14)

#define TZAESBS_TZAESB_IDR_SECE_IDR(x)           (((x) << 19) & GENMASK(19, 19))
#define TZAESBS_TZAESB_IDR_SECE_IDR_M            GENMASK(19, 19)
#define TZAESBS_TZAESB_IDR_SECE_IDR_X(x)         (((x) & GENMASK(19, 19)) >> 19)

#define TZAESBS_TZAESB_IDR_URAD_IDR(x)           (((x) << 8) & GENMASK(8, 8))
#define TZAESBS_TZAESB_IDR_URAD_IDR_M            GENMASK(8, 8)
#define TZAESBS_TZAESB_IDR_URAD_IDR_X(x)         (((x) & GENMASK(8, 8)) >> 8)

/*      TZAESBS:TZAESB_REGS:TZAESB_IMR */
#define TZAESBS_TZAESB_IMR(t)     (t + 0x18)

#define TZAESBS_TZAESB_IMR_SECE_IMR(x)           (((x) << 19) & GENMASK(19, 19))
#define TZAESBS_TZAESB_IMR_SECE_IMR_M            GENMASK(19, 19)
#define TZAESBS_TZAESB_IMR_SECE_IMR_X(x)         (((x) & GENMASK(19, 19)) >> 19)

#define TZAESBS_TZAESB_IMR_URAD_IMR(x)           (((x) << 8) & GENMASK(8, 8))
#define TZAESBS_TZAESB_IMR_URAD_IMR_M            GENMASK(8, 8)
#define TZAESBS_TZAESB_IMR_URAD_IMR_X(x)         (((x) & GENMASK(8, 8)) >> 8)

/*      TZAESBS:TZAESB_REGS:TZAESB_ISR */
#define TZAESBS_TZAESB_ISR(t)     (t + 0x1c)

#define TZAESBS_TZAESB_ISR_SECE_ISR(x)           (((x) << 19) & GENMASK(19, 19))
#define TZAESBS_TZAESB_ISR_SECE_ISR_M            GENMASK(19, 19)
#define TZAESBS_TZAESB_ISR_SECE_ISR_X(x)         (((x) & GENMASK(19, 19)) >> 19)

#define TZAESBS_TZAESB_ISR_URAT_ISR(x)           (((x) << 12) & GENMASK(15, 12))
#define TZAESBS_TZAESB_ISR_URAT_ISR_M            GENMASK(15, 12)
#define TZAESBS_TZAESB_ISR_URAT_ISR_X(x)         (((x) & GENMASK(15, 12)) >> 12)

#define TZAESBS_TZAESB_ISR_URAD_ISR(x)           (((x) << 8) & GENMASK(8, 8))
#define TZAESBS_TZAESB_ISR_URAD_ISR_M            GENMASK(8, 8)
#define TZAESBS_TZAESB_ISR_URAD_ISR_X(x)         (((x) & GENMASK(8, 8)) >> 8)

/*      TZAESBS:TZAESB_REGS:TZAESB_KEYWR0 */
#define TZAESBS_TZAESB_KEYWR0(t)  (t + 0x20)

/*      TZAESBS:TZAESB_REGS:TZAESB_KEYWR1 */
#define TZAESBS_TZAESB_KEYWR1(t)  (t + 0x24)

/*      TZAESBS:TZAESB_REGS:TZAESB_KEYWR2 */
#define TZAESBS_TZAESB_KEYWR2(t)  (t + 0x28)

/*      TZAESBS:TZAESB_REGS:TZAESB_KEYWR3 */
#define TZAESBS_TZAESB_KEYWR3(t)  (t + 0x2c)

/*      TZAESBS:TZAESB_REGS:TZAESB_IVR0 */
#define TZAESBS_TZAESB_IVR0(t)    (t + 0x60)

/*      TZAESBS:TZAESB_REGS:TZAESB_IVR1 */
#define TZAESBS_TZAESB_IVR1(t)    (t + 0x64)

/*      TZAESBS:TZAESB_REGS:TZAESB_IVR2 */
#define TZAESBS_TZAESB_IVR2(t)    (t + 0x68)

/*      TZAESBS:TZAESB_REGS:TZAESB_IVR3 */
#define TZAESBS_TZAESB_IVR3(t)    (t + 0x6c)

/*      TZAESBS:TZAESB_REGS:TZAESB_EMR */
#define TZAESBS_TZAESB_EMR(t)     (t + 0xb0)

#define TZAESBS_TZAESB_EMR_PKRS(x)               (((x) << 7) & GENMASK(7, 7))
#define TZAESBS_TZAESB_EMR_PKRS_M                GENMASK(7, 7)
#define TZAESBS_TZAESB_EMR_PKRS_X(x)             (((x) & GENMASK(7, 7)) >> 7)

#define TZAESBS_TZAESB_EMR_PKWO(x)               (((x) << 6) & GENMASK(6, 6))
#define TZAESBS_TZAESB_EMR_PKWO_M                GENMASK(6, 6)
#define TZAESBS_TZAESB_EMR_PKWO_X(x)             (((x) & GENMASK(6, 6)) >> 6)

/*      TZAESBS:TZAESB_REGS:TZAESB_WPMR */
#define TZAESBS_TZAESB_WPMR(t)    (t + 0xe4)

#define TZAESBS_TZAESB_WPMR_WPKEY(x)             (((x) << 8) & GENMASK(31, 8))
#define TZAESBS_TZAESB_WPMR_WPKEY_M              GENMASK(31, 8)
#define TZAESBS_TZAESB_WPMR_WPKEY_X(x)           (((x) & GENMASK(31, 8)) >> 8)

#define TZAESBS_TZAESB_WPMR_ACTION(x)            (((x) << 5) & GENMASK(7, 5))
#define TZAESBS_TZAESB_WPMR_ACTION_M             GENMASK(7, 5)
#define TZAESBS_TZAESB_WPMR_ACTION_X(x)          (((x) & GENMASK(7, 5)) >> 5)

#define TZAESBS_TZAESB_WPMR_FIRSTE(x)            (((x) << 4) & GENMASK(4, 4))
#define TZAESBS_TZAESB_WPMR_FIRSTE_M             GENMASK(4, 4)
#define TZAESBS_TZAESB_WPMR_FIRSTE_X(x)          (((x) & GENMASK(4, 4)) >> 4)

#define TZAESBS_TZAESB_WPMR_WPCREN(x)            (((x) << 2) & GENMASK(2, 2))
#define TZAESBS_TZAESB_WPMR_WPCREN_M             GENMASK(2, 2)
#define TZAESBS_TZAESB_WPMR_WPCREN_X(x)          (((x) & GENMASK(2, 2)) >> 2)

#define TZAESBS_TZAESB_WPMR_WPITEN(x)            (((x) << 1) & GENMASK(1, 1))
#define TZAESBS_TZAESB_WPMR_WPITEN_M             GENMASK(1, 1)
#define TZAESBS_TZAESB_WPMR_WPITEN_X(x)          (((x) & GENMASK(1, 1)) >> 1)

#define TZAESBS_TZAESB_WPMR_WPEN(x)              ((x) & GENMASK(0, 0))
#define TZAESBS_TZAESB_WPMR_WPEN_M               GENMASK(0, 0)
#define TZAESBS_TZAESB_WPMR_WPEN_X(x)            ((x) & GENMASK(0, 0))

/*      TZAESBS:TZAESB_REGS:TZAESB_WPSR */
#define TZAESBS_TZAESB_WPSR(t)    (t + 0xe8)

#define TZAESBS_TZAESB_WPSR_ECLASS(x)            (((x) << 31) & GENMASK(31, 31))
#define TZAESBS_TZAESB_WPSR_ECLASS_M             GENMASK(31, 31)
#define TZAESBS_TZAESB_WPSR_ECLASS_X(x)          (((x) & GENMASK(31, 31)) >> 31)

#define TZAESBS_TZAESB_WPSR_SWETYP(x)            (((x) << 24) & GENMASK(27, 24))
#define TZAESBS_TZAESB_WPSR_SWETYP_M             GENMASK(27, 24)
#define TZAESBS_TZAESB_WPSR_SWETYP_X(x)          (((x) & GENMASK(27, 24)) >> 24)

#define TZAESBS_TZAESB_WPSR_WPVSRC(x)            (((x) << 8) & GENMASK(15, 8))
#define TZAESBS_TZAESB_WPSR_WPVSRC_M             GENMASK(15, 8)
#define TZAESBS_TZAESB_WPSR_WPVSRC_X(x)          (((x) & GENMASK(15, 8)) >> 8)

#define TZAESBS_TZAESB_WPSR_PKRPVS(x)            (((x) << 4) & GENMASK(4, 4))
#define TZAESBS_TZAESB_WPSR_PKRPVS_M             GENMASK(4, 4)
#define TZAESBS_TZAESB_WPSR_PKRPVS_X(x)          (((x) & GENMASK(4, 4)) >> 4)

#define TZAESBS_TZAESB_WPSR_SWE(x)               (((x) << 3) & GENMASK(3, 3))
#define TZAESBS_TZAESB_WPSR_SWE_M                GENMASK(3, 3)
#define TZAESBS_TZAESB_WPSR_SWE_X(x)             (((x) & GENMASK(3, 3)) >> 3)

#define TZAESBS_TZAESB_WPSR_SEQE(x)              (((x) << 2) & GENMASK(2, 2))
#define TZAESBS_TZAESB_WPSR_SEQE_M               GENMASK(2, 2)
#define TZAESBS_TZAESB_WPSR_SEQE_X(x)            (((x) & GENMASK(2, 2)) >> 2)

#define TZAESBS_TZAESB_WPSR_CGD(x)               (((x) << 1) & GENMASK(1, 1))
#define TZAESBS_TZAESB_WPSR_CGD_M                GENMASK(1, 1)
#define TZAESBS_TZAESB_WPSR_CGD_X(x)             (((x) & GENMASK(1, 1)) >> 1)

#define TZAESBS_TZAESB_WPSR_WPVS(x)              ((x) & GENMASK(0, 0))
#define TZAESBS_TZAESB_WPSR_WPVS_M               GENMASK(0, 0)
#define TZAESBS_TZAESB_WPSR_WPVS_X(x)            ((x) & GENMASK(0, 0))

/*      TZAESBS:TZAESB_REGS:TZAESB_VERSION */
#define TZAESBS_TZAESB_VERSION(t) (t + 0xfc)

#define TZAESBS_TZAESB_VERSION_MFN(x)            (((x) << 16) & GENMASK(18, 16))
#define TZAESBS_TZAESB_VERSION_MFN_M             GENMASK(18, 16)
#define TZAESBS_TZAESB_VERSION_MFN_X(x)          (((x) & GENMASK(18, 16)) >> 16)

#define TZAESBS_TZAESB_VERSION_VERSION(x)        ((x) & GENMASK(11, 0))
#define TZAESBS_TZAESB_VERSION_VERSION_M         GENMASK(11, 0)
#define TZAESBS_TZAESB_VERSION_VERSION_X(x)      ((x) & GENMASK(11, 0))

/*      TZPM:TZPM_REGS:TZPM_EN */
#define TZPM_TZPM_EN(t)           (t + 0x00)

#define TZPM_TZPM_EN_TZPM_EN(x)                  ((x) & GENMASK(0, 0))
#define TZPM_TZPM_EN_TZPM_EN_M                   GENMASK(0, 0)
#define TZPM_TZPM_EN_TZPM_EN_X(x)                ((x) & GENMASK(0, 0))

/*      TZPM:TZPM_REGS:TZPM_KEY */
#define TZPM_TZPM_KEY(t)          (t + 0x04)

/*      TZPM:TZPM_REGS:TZPCTL0 */
#define TZPM_TZPCTL0(t)           (t + 0x08)

#define TZPM_TZPCTL0_QSPI2(x)                    (((x) << 13) & GENMASK(13, 13))
#define TZPM_TZPCTL0_QSPI2_M                     GENMASK(13, 13)
#define TZPM_TZPCTL0_QSPI2_X(x)                  (((x) & GENMASK(13, 13)) >> 13)

#define TZPM_TZPCTL0_SDMMC(x)                    (((x) << 12) & GENMASK(12, 12))
#define TZPM_TZPCTL0_SDMMC_M                     GENMASK(12, 12)
#define TZPM_TZPCTL0_SDMMC_X(x)                  (((x) & GENMASK(12, 12)) >> 12)

#define TZPM_TZPCTL0_TC1(x)                      (((x) << 9) & GENMASK(9, 9))
#define TZPM_TZPCTL0_TC1_M                       GENMASK(9, 9)
#define TZPM_TZPCTL0_TC1_X(x)                    (((x) & GENMASK(9, 9)) >> 9)

#define TZPM_TZPCTL0_MCAN1(x)                    (((x) << 8) & GENMASK(8, 8))
#define TZPM_TZPCTL0_MCAN1_M                     GENMASK(8, 8)
#define TZPM_TZPCTL0_MCAN1_X(x)                  (((x) & GENMASK(8, 8)) >> 8)

#define TZPM_TZPCTL0_MCAN0(x)                    (((x) << 7) & GENMASK(7, 7))
#define TZPM_TZPCTL0_MCAN0_M                     GENMASK(7, 7)
#define TZPM_TZPCTL0_MCAN0_X(x)                  (((x) & GENMASK(7, 7)) >> 7)

#define TZPM_TZPCTL0_TZAESBS(x)                  (((x) << 6) & GENMASK(6, 6))
#define TZPM_TZPCTL0_TZAESBS_M                   GENMASK(6, 6)
#define TZPM_TZPCTL0_TZAESBS_X(x)                (((x) & GENMASK(6, 6)) >> 6)

#define TZPM_TZPCTL0_TZAESBNS(x)                 (((x) << 5) & GENMASK(5, 5))
#define TZPM_TZPCTL0_TZAESBNS_M                  GENMASK(5, 5)
#define TZPM_TZPCTL0_TZAESBNS_X(x)               (((x) & GENMASK(5, 5)) >> 5)

#define TZPM_TZPCTL0_ICM(x)                      (((x) << 4) & GENMASK(4, 4))
#define TZPM_TZPCTL0_ICM_M                       GENMASK(4, 4)
#define TZPM_TZPCTL0_ICM_X(x)                    (((x) & GENMASK(4, 4)) >> 4)

#define TZPM_TZPCTL0_UDPHS0(x)                   (((x) << 2) & GENMASK(2, 2))
#define TZPM_TZPCTL0_UDPHS0_M                    GENMASK(2, 2)
#define TZPM_TZPCTL0_UDPHS0_X(x)                 (((x) & GENMASK(2, 2)) >> 2)

#define TZPM_TZPCTL0_QSPI0(x)                    (((x) << 1) & GENMASK(1, 1))
#define TZPM_TZPCTL0_QSPI0_M                     GENMASK(1, 1)
#define TZPM_TZPCTL0_QSPI0_X(x)                  (((x) & GENMASK(1, 1)) >> 1)

#define TZPM_TZPCTL0_HMATRIX(x)                  ((x) & GENMASK(0, 0))
#define TZPM_TZPCTL0_HMATRIX_M                   GENMASK(0, 0)
#define TZPM_TZPCTL0_HMATRIX_X(x)                ((x) & GENMASK(0, 0))

/*      TZPM:TZPM_REGS:TZPCTL1 */
#define TZPM_TZPCTL1(t)           (t + 0x0c)

#define TZPM_TZPCTL1_FLEXCOM4(x)                 (((x) << 20) & GENMASK(20, 20))
#define TZPM_TZPCTL1_FLEXCOM4_M                  GENMASK(20, 20)
#define TZPM_TZPCTL1_FLEXCOM4_X(x)               (((x) & GENMASK(20, 20)) >> 20)

#define TZPM_TZPCTL1_SHA(x)                      (((x) << 19) & GENMASK(19, 19))
#define TZPM_TZPCTL1_SHA_M                       GENMASK(19, 19)
#define TZPM_TZPCTL1_SHA_X(x)                    (((x) & GENMASK(19, 19)) >> 19)

#define TZPM_TZPCTL1_XDMA(x)                     (((x) << 18) & GENMASK(18, 18))
#define TZPM_TZPCTL1_XDMA_M                      GENMASK(18, 18)
#define TZPM_TZPCTL1_XDMA_X(x)                   (((x) & GENMASK(18, 18)) >> 18)

#define TZPM_TZPCTL1_FLEXCOM3(x)                 (((x) << 17) & GENMASK(17, 17))
#define TZPM_TZPCTL1_FLEXCOM3_M                  GENMASK(17, 17)
#define TZPM_TZPCTL1_FLEXCOM3_X(x)               (((x) & GENMASK(17, 17)) >> 17)

#define TZPM_TZPCTL1_FLEXCOM2(x)                 (((x) << 16) & GENMASK(16, 16))
#define TZPM_TZPCTL1_FLEXCOM2_M                  GENMASK(16, 16)
#define TZPM_TZPCTL1_FLEXCOM2_X(x)               (((x) & GENMASK(16, 16)) >> 16)

#define TZPM_TZPCTL1_QSPI1(x)                    (((x) << 5) & GENMASK(5, 5))
#define TZPM_TZPCTL1_QSPI1_M                     GENMASK(5, 5)
#define TZPM_TZPCTL1_QSPI1_X(x)                  (((x) & GENMASK(5, 5)) >> 5)

#define TZPM_TZPCTL1_AESB_ASC(x)                 (((x) << 4) & GENMASK(4, 4))
#define TZPM_TZPCTL1_AESB_ASC_M                  GENMASK(4, 4)
#define TZPM_TZPCTL1_AESB_ASC_X(x)               (((x) & GENMASK(4, 4)) >> 4)

#define TZPM_TZPCTL1_AES(x)                      (((x) << 3) & GENMASK(3, 3))
#define TZPM_TZPCTL1_AES_M                       GENMASK(3, 3)
#define TZPM_TZPCTL1_AES_X(x)                    (((x) & GENMASK(3, 3)) >> 3)

#define TZPM_TZPCTL1_TRNG(x)                     (((x) << 2) & GENMASK(2, 2))
#define TZPM_TZPCTL1_TRNG_M                      GENMASK(2, 2)
#define TZPM_TZPCTL1_TRNG_X(x)                   (((x) & GENMASK(2, 2)) >> 2)

#define TZPM_TZPCTL1_FLEXCOM1(x)                 (((x) << 1) & GENMASK(1, 1))
#define TZPM_TZPCTL1_FLEXCOM1_M                  GENMASK(1, 1)
#define TZPM_TZPCTL1_FLEXCOM1_X(x)               (((x) & GENMASK(1, 1)) >> 1)

#define TZPM_TZPCTL1_FLEXCOM0(x)                 ((x) & GENMASK(0, 0))
#define TZPM_TZPCTL1_FLEXCOM0_M                  GENMASK(0, 0)
#define TZPM_TZPCTL1_FLEXCOM0_X(x)               ((x) & GENMASK(0, 0))

/*      TZPM:TZPM_REGS:TZPCTL2 */
#define TZPM_TZPCTL2(t)           (t + 0x10)

#define TZPM_TZPCTL2_TZPM(x)                     (((x) << 1) & GENMASK(1, 1))
#define TZPM_TZPCTL2_TZPM_M                      GENMASK(1, 1)
#define TZPM_TZPCTL2_TZPM_X(x)                   (((x) & GENMASK(1, 1)) >> 1)

#define TZPM_TZPCTL2_PKCC(x)                     ((x) & GENMASK(0, 0))
#define TZPM_TZPCTL2_PKCC_M                      GENMASK(0, 0)
#define TZPM_TZPCTL2_PKCC_X(x)                   ((x) & GENMASK(0, 0))

/*      TZPM:TZPM_REGS:TZPCTL3 */
#define TZPM_TZPCTL3(t)           (t + 0x14)

#define TZPM_TZPCTL3_PCIE_IB(x)                  (((x) << 27) & GENMASK(27, 27))
#define TZPM_TZPCTL3_PCIE_IB_M                   GENMASK(27, 27)
#define TZPM_TZPCTL3_PCIE_IB_X(x)                (((x) & GENMASK(27, 27)) >> 27)

#define TZPM_TZPCTL3_RTE(x)                      (((x) << 26) & GENMASK(26, 26))
#define TZPM_TZPCTL3_RTE_M                       GENMASK(26, 26)
#define TZPM_TZPCTL3_RTE_X(x)                    (((x) & GENMASK(26, 26)) >> 26)

#define TZPM_TZPCTL3_FDMA(x)                     (((x) << 25) & GENMASK(25, 25))
#define TZPM_TZPCTL3_FDMA_M                      GENMASK(25, 25)
#define TZPM_TZPCTL3_FDMA_X(x)                   (((x) & GENMASK(25, 25)) >> 25)

#define TZPM_TZPCTL3_EXT_INITIATOR(x)            (((x) << 24) & GENMASK(24, 24))
#define TZPM_TZPCTL3_EXT_INITIATOR_M             GENMASK(24, 24)
#define TZPM_TZPCTL3_EXT_INITIATOR_X(x)          (((x) & GENMASK(24, 24)) >> 24)


#endif /* _LAN966X_REGS_A0_H_ */
