{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 18:49:34 2019 " "Info: Processing started: Sat Nov 02 18:49:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decoder_n_m -c decoder_n_m " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off decoder_n_m -c decoder_n_m" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../func_prims.vhd 41 20 " "Info: Found 41 design units, including 20 entities, in source file ../func_prims.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 func_prims " "Info: Found design unit 1: func_prims" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 and_2-concurrent " "Info: Found design unit 2: and_2-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 122 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 and_3-concurrent " "Info: Found design unit 3: and_3-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 134 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 and_4-concurrent " "Info: Found design unit 4: and_4-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 146 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 and_5-concurrent " "Info: Found design unit 5: and_5-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 158 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 or_2-concurrent " "Info: Found design unit 6: or_2-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 170 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 or_3-concurrent " "Info: Found design unit 7: or_3-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 182 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 or_4-concurrent " "Info: Found design unit 8: or_4-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 194 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 or_5-concurrent " "Info: Found design unit 9: or_5-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 206 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 inverter-concurrent " "Info: Found design unit 10: inverter-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 218 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 nand_2-concurrent " "Info: Found design unit 11: nand_2-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 230 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 nand_3-concurrent " "Info: Found design unit 12: nand_3-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 242 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 nand_4-concurrent " "Info: Found design unit 13: nand_4-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 254 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 nand_5-concurrent " "Info: Found design unit 14: nand_5-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 266 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 nor_2-concurrent " "Info: Found design unit 15: nor_2-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 278 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 nor_3-concurrent " "Info: Found design unit 16: nor_3-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 290 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 nor_4-concurrent " "Info: Found design unit 17: nor_4-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 302 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 nor_5-concurrent " "Info: Found design unit 18: nor_5-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 314 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 not1-concurrent " "Info: Found design unit 19: not1-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 326 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 xor_2-concurrent " "Info: Found design unit 20: xor_2-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 338 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 xnor_2-concurrent " "Info: Found design unit 21: xnor_2-concurrent" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 350 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 and_2 " "Info: Found entity 1: and_2" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 117 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 and_3 " "Info: Found entity 2: and_3" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 129 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 and_4 " "Info: Found entity 3: and_4" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 141 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 and_5 " "Info: Found entity 4: and_5" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 153 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 or_2 " "Info: Found entity 5: or_2" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 165 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 or_3 " "Info: Found entity 6: or_3" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 177 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 or_4 " "Info: Found entity 7: or_4" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 189 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 or_5 " "Info: Found entity 8: or_5" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 201 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 inverter " "Info: Found entity 9: inverter" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 213 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 nand_2 " "Info: Found entity 10: nand_2" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 225 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 nand_3 " "Info: Found entity 11: nand_3" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 237 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 nand_4 " "Info: Found entity 12: nand_4" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 249 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 nand_5 " "Info: Found entity 13: nand_5" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 261 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 nor_2 " "Info: Found entity 14: nor_2" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 273 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 nor_3 " "Info: Found entity 15: nor_3" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 285 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 nor_4 " "Info: Found entity 16: nor_4" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 297 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 nor_5 " "Info: Found entity 17: nor_5" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 309 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 not1 " "Info: Found entity 18: not1" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 321 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 xor_2 " "Info: Found entity 19: xor_2" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 333 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 xnor_2 " "Info: Found entity 20: xnor_2" {  } { { "../func_prims.vhd" "" { Text "D:/Quartus/one/func_prims.vhd" 345 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_n_m.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder_n_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_n_m-structural " "Info: Found design unit 1: decoder_n_m-structural" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder_n_m " "Info: Found entity 1: decoder_n_m" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "decoder_n_m " "Info: Elaborating entity \"decoder_n_m\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT decoder_n_m.vhd(18) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(18): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT decoder_n_m.vhd(19) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(19): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT decoder_n_m.vhd(20) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(20): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN decoder_n_m.vhd(26) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(26): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT1 decoder_n_m.vhd(28) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(28): signal \"INPUT1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT2 decoder_n_m.vhd(28) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(28): signal \"INPUT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT1 decoder_n_m.vhd(30) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(30): signal \"INPUT1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT2 decoder_n_m.vhd(30) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(30): signal \"INPUT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT2 decoder_n_m.vhd(53) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(53): signal \"INPUT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT2 decoder_n_m.vhd(57) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(57): signal \"INPUT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT1 decoder_n_m.vhd(61) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(61): signal \"INPUT1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT2 decoder_n_m.vhd(61) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(61): signal \"INPUT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT1 decoder_n_m.vhd(65) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(65): signal \"INPUT1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT2 decoder_n_m.vhd(65) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(65): signal \"INPUT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT1 decoder_n_m.vhd(69) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(69): signal \"INPUT1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT2 decoder_n_m.vhd(69) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(69): signal \"INPUT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT1 decoder_n_m.vhd(81) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(81): signal \"INPUT1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT2 decoder_n_m.vhd(81) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(81): signal \"INPUT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT1 decoder_n_m.vhd(85) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(85): signal \"INPUT1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT2 decoder_n_m.vhd(85) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(85): signal \"INPUT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN decoder_n_m.vhd(91) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(91): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(94) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(94): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(97) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(97): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(100) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(100): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(103) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(103): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(106) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(106): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(109) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(109): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(112) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(112): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(115) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(115): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(118) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(118): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(121) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(121): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(124) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(124): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(127) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(127): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(130) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(130): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(133) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(133): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(136) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(136): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ORDER decoder_n_m.vhd(139) " "Warning (10492): VHDL Process Statement warning at decoder_n_m.vhd(139): signal \"ORDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ORDER decoder_n_m.vhd(16) " "Warning (10631): VHDL Process Statement warning at decoder_n_m.vhd(16): inferring latch(es) for signal or variable \"ORDER\", which holds its previous value in one or more paths through the process" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[0\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[0\]\" at decoder_n_m.vhd(16)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[1\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[1\]\" at decoder_n_m.vhd(16)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[2\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[2\]\" at decoder_n_m.vhd(16)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[3\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[3\]\" at decoder_n_m.vhd(16)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[4\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[4\]\" at decoder_n_m.vhd(16)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[5\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[5\]\" at decoder_n_m.vhd(16)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[6\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[6\]\" at decoder_n_m.vhd(16)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[7\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[7\]\" at decoder_n_m.vhd(16)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[8\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[8\]\" at decoder_n_m.vhd(16)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[9\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[9\]\" at decoder_n_m.vhd(16)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[10\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[10\]\" at decoder_n_m.vhd(16)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[11\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[11\]\" at decoder_n_m.vhd(16)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[12\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[12\]\" at decoder_n_m.vhd(16)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[13\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[13\]\" at decoder_n_m.vhd(16)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[14\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[14\]\" at decoder_n_m.vhd(16)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORDER\[15\] decoder_n_m.vhd(16) " "Info (10041): Inferred latch for \"ORDER\[15\]\" at decoder_n_m.vhd(16)" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ORDER\[15\] " "Warning: Latch ORDER\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA process_0~11 " "Warning: Ports D and ENA on the latch are fed by the same signal process_0~11" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ORDER\[14\] " "Warning: Latch ORDER\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA process_0~7 " "Warning: Ports D and ENA on the latch are fed by the same signal process_0~7" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ORDER\[13\] " "Warning: Latch ORDER\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA process_0~3 " "Warning: Ports D and ENA on the latch are fed by the same signal process_0~3" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ORDER\[12\] " "Warning: Latch ORDER\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA INPUT\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal INPUT\[7\]" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ORDER\[11\] " "Warning: Latch ORDER\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA INPUT\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal INPUT\[7\]" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ORDER\[10\] " "Warning: Latch ORDER\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA INPUT\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal INPUT\[7\]" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ORDER\[9\] " "Warning: Latch ORDER\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA INPUT\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal INPUT\[7\]" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ORDER\[8\] " "Warning: Latch ORDER\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA process_0~2 " "Warning: Ports D and ENA on the latch are fed by the same signal process_0~2" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ORDER\[7\] " "Warning: Latch ORDER\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA process_0~3 " "Warning: Ports D and ENA on the latch are fed by the same signal process_0~3" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ORDER\[6\] " "Warning: Latch ORDER\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA process_0~5 " "Warning: Ports D and ENA on the latch are fed by the same signal process_0~5" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ORDER\[5\] " "Warning: Latch ORDER\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA process_0~6 " "Warning: Ports D and ENA on the latch are fed by the same signal process_0~6" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ORDER\[4\] " "Warning: Latch ORDER\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA process_0~7 " "Warning: Ports D and ENA on the latch are fed by the same signal process_0~7" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ORDER\[3\] " "Warning: Latch ORDER\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA INPUT\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal INPUT\[7\]" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ORDER\[2\] " "Warning: Latch ORDER\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA INPUT\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal INPUT\[7\]" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ORDER\[1\] " "Warning: Latch ORDER\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA process_0~9 " "Warning: Ports D and ENA on the latch are fed by the same signal process_0~9" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ORDER\[0\] " "Warning: Latch ORDER\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA process_0~11 " "Warning: Ports D and ENA on the latch are fed by the same signal process_0~11" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Info: Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Info: Implemented 45 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 18:49:36 2019 " "Info: Processing ended: Sat Nov 02 18:49:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 18:49:37 2019 " "Info: Processing started: Sat Nov 02 18:49:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off decoder_n_m -c decoder_n_m " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off decoder_n_m -c decoder_n_m" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "decoder_n_m EP1C3T144C8 " "Info: Selected device EP1C3T144C8 for design \"decoder_n_m\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T144A8 " "Info: Device EP1C3T144A8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6T144C8 " "Info: Device EP1C6T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 12 " "Info: Pin ~nCSO~ is reserved at location 12" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 25 " "Info: Pin ~ASDO~ is reserved at location 25" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "25 25 " "Warning: No exact pin location assignment(s) for 25 pins of 25 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MOV0 " "Info: Pin MOV0 not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { MOV0 } } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 6 -1 0 } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOV0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MOV1 " "Info: Pin MOV1 not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { MOV1 } } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 6 -1 0 } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOV1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MOV2 " "Info: Pin MOV2 not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { MOV2 } } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 6 -1 0 } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOV2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADD " "Info: Pin ADD not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { ADD } } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 6 -1 0 } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADD } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SUB " "Info: Pin SUB not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { SUB } } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 6 -1 0 } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SUB } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AND0 " "Info: Pin AND0 not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { AND0 } } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 6 -1 0 } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AND0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NOT0 " "Info: Pin NOT0 not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { NOT0 } } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 6 -1 0 } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOT0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHR " "Info: Pin SHR not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { SHR } } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 6 -1 0 } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHL " "Info: Pin SHL not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { SHL } } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 6 -1 0 } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHL } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMP " "Info: Pin JMP not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { JMP } } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 6 -1 0 } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { JMP } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JZ " "Info: Pin JZ not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { JZ } } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 6 -1 0 } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { JZ } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JC " "Info: Pin JC not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { JC } } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 6 -1 0 } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { JC } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN0 " "Info: Pin IN0 not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { IN0 } } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 6 -1 0 } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT0 " "Info: Pin OUT0 not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { OUT0 } } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 6 -1 0 } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NOP " "Info: Pin NOP not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { NOP } } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 6 -1 0 } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOP } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HALT " "Info: Pin HALT not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { HALT } } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 6 -1 0 } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[7\] " "Info: Pin INPUT\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { INPUT[7] } } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[6\] " "Info: Pin INPUT\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { INPUT[6] } } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[5\] " "Info: Pin INPUT\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { INPUT[5] } } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[4\] " "Info: Pin INPUT\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { INPUT[4] } } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[1\] " "Info: Pin INPUT\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { INPUT[1] } } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[0\] " "Info: Pin INPUT\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { INPUT[0] } } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[3\] " "Info: Pin INPUT\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { INPUT[3] } } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[2\] " "Info: Pin INPUT\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { INPUT[2] } } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN " "Info: Pin EN not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { EN } } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 4 -1 0 } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "ORDER\[15\]~129 Global clock " "Info: Automatically promoted signal \"ORDER\[15\]~129\" to use Global clock" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "25 unused 3.3V 9 16 0 " "Info: Number of I/O pins in group: 25 (unused VREF, 3.3V VCCIO, 9 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 20 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 28 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X27_Y14 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 18:49:38 2019 " "Info: Processing ended: Sat Nov 02 18:49:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 18:49:39 2019 " "Info: Processing started: Sat Nov 02 18:49:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off decoder_n_m -c decoder_n_m " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off decoder_n_m -c decoder_n_m" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 18:49:40 2019 " "Info: Processing ended: Sat Nov 02 18:49:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 18:49:40 2019 " "Info: Processing started: Sat Nov 02 18:49:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off decoder_n_m -c decoder_n_m --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off decoder_n_m -c decoder_n_m --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[15\] " "Warning: Node \"ORDER\[15\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[14\] " "Warning: Node \"ORDER\[14\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[13\] " "Warning: Node \"ORDER\[13\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[12\] " "Warning: Node \"ORDER\[12\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[11\] " "Warning: Node \"ORDER\[11\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[10\] " "Warning: Node \"ORDER\[10\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[9\] " "Warning: Node \"ORDER\[9\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[8\] " "Warning: Node \"ORDER\[8\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[7\] " "Warning: Node \"ORDER\[7\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[6\] " "Warning: Node \"ORDER\[6\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[5\] " "Warning: Node \"ORDER\[5\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[4\] " "Warning: Node \"ORDER\[4\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[3\] " "Warning: Node \"ORDER\[3\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[2\] " "Warning: Node \"ORDER\[2\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[1\] " "Warning: Node \"ORDER\[1\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[0\] " "Warning: Node \"ORDER\[0\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INPUT\[7\] " "Info: Assuming node \"INPUT\[7\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INPUT\[5\] " "Info: Assuming node \"INPUT\[5\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INPUT\[4\] " "Info: Assuming node \"INPUT\[4\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INPUT\[6\] " "Info: Assuming node \"INPUT\[6\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INPUT\[2\] " "Info: Assuming node \"INPUT\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INPUT\[3\] " "Info: Assuming node \"INPUT\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INPUT\[0\] " "Info: Assuming node \"INPUT\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INPUT\[1\] " "Info: Assuming node \"INPUT\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "13 " "Warning: Found 13 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Equal16~10 " "Info: Detected gated clock \"Equal16~10\" as buffer" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 85 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal16~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~3 " "Info: Detected gated clock \"process_0~3\" as buffer" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~16 " "Info: Detected gated clock \"process_0~16\" as buffer" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal16~9 " "Info: Detected gated clock \"Equal16~9\" as buffer" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 85 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal16~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~15 " "Info: Detected gated clock \"process_0~15\" as buffer" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal16~8 " "Info: Detected gated clock \"Equal16~8\" as buffer" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 85 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal16~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ORDER\[13\]~149 " "Info: Detected gated clock \"ORDER\[13\]~149\" as buffer" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ORDER\[13\]~149" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~14 " "Info: Detected gated clock \"process_0~14\" as buffer" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal16~7 " "Info: Detected gated clock \"Equal16~7\" as buffer" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 85 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal16~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~13 " "Info: Detected gated clock \"process_0~13\" as buffer" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ORDER\[14\]~143 " "Info: Detected gated clock \"ORDER\[14\]~143\" as buffer" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ORDER\[14\]~143" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal16~6 " "Info: Detected gated clock \"Equal16~6\" as buffer" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 85 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal16~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~12 " "Info: Detected gated clock \"process_0~12\" as buffer" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ORDER\[14\] INPUT\[1\] INPUT\[5\] 3.056 ns register " "Info: tsu for register \"ORDER\[14\]\" (data pin = \"INPUT\[1\]\", clock pin = \"INPUT\[5\]\") is 3.056 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.445 ns + Longest pin register " "Info: + Longest pin to register delay is 11.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns INPUT\[1\] 1 CLK PIN_27 10 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_27; Fanout = 10; CLK Node = 'INPUT\[1\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[1] } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.859 ns) + CELL(0.114 ns) 8.442 ns Equal12~0 2 COMB LC_X19_Y2_N2 2 " "Info: 2: + IC(6.859 ns) + CELL(0.114 ns) = 8.442 ns; Loc. = LC_X19_Y2_N2; Fanout = 2; COMB Node = 'Equal12~0'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.973 ns" { INPUT[1] Equal12~0 } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.114 ns) 9.805 ns ORDER\[14\]~148 3 COMB LC_X19_Y4_N0 1 " "Info: 3: + IC(1.249 ns) + CELL(0.114 ns) = 9.805 ns; Loc. = LC_X19_Y4_N0; Fanout = 1; COMB Node = 'ORDER\[14\]~148'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { Equal12~0 ORDER[14]~148 } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.114 ns) 11.445 ns ORDER\[14\] 4 REG LC_X20_Y3_N4 1 " "Info: 4: + IC(1.526 ns) + CELL(0.114 ns) = 11.445 ns; Loc. = LC_X20_Y3_N4; Fanout = 1; REG Node = 'ORDER\[14\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { ORDER[14]~148 ORDER[14] } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.811 ns ( 15.82 % ) " "Info: Total cell delay = 1.811 ns ( 15.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.634 ns ( 84.18 % ) " "Info: Total interconnect delay = 9.634 ns ( 84.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.445 ns" { INPUT[1] Equal12~0 ORDER[14]~148 ORDER[14] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.445 ns" { INPUT[1] {} INPUT[1]~out0 {} Equal12~0 {} ORDER[14]~148 {} ORDER[14] {} } { 0.000ns 0.000ns 6.859ns 1.249ns 1.526ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.139 ns + " "Info: + Micro setup delay of destination is 1.139 ns" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INPUT\[5\] destination 9.528 ns - Shortest register " "Info: - Shortest clock path from clock \"INPUT\[5\]\" to destination register is 9.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns INPUT\[5\] 1 CLK PIN_82 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_82; Fanout = 12; CLK Node = 'INPUT\[5\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[5] } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.656 ns) + CELL(0.292 ns) 3.417 ns Equal16~10 2 COMB LC_X20_Y4_N6 1 " "Info: 2: + IC(1.656 ns) + CELL(0.292 ns) = 3.417 ns; Loc. = LC_X20_Y4_N6; Fanout = 1; COMB Node = 'Equal16~10'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.948 ns" { INPUT[5] Equal16~10 } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.114 ns) 3.955 ns ORDER\[15\]~129 3 COMB LC_X20_Y4_N2 16 " "Info: 3: + IC(0.424 ns) + CELL(0.114 ns) = 3.955 ns; Loc. = LC_X20_Y4_N2; Fanout = 16; COMB Node = 'ORDER\[15\]~129'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Equal16~10 ORDER[15]~129 } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.281 ns) + CELL(0.292 ns) 9.528 ns ORDER\[14\] 4 REG LC_X20_Y3_N4 1 " "Info: 4: + IC(5.281 ns) + CELL(0.292 ns) = 9.528 ns; Loc. = LC_X20_Y3_N4; Fanout = 1; REG Node = 'ORDER\[14\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.573 ns" { ORDER[15]~129 ORDER[14] } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.167 ns ( 22.74 % ) " "Info: Total cell delay = 2.167 ns ( 22.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.361 ns ( 77.26 % ) " "Info: Total interconnect delay = 7.361 ns ( 77.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.528 ns" { INPUT[5] Equal16~10 ORDER[15]~129 ORDER[14] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.528 ns" { INPUT[5] {} INPUT[5]~out0 {} Equal16~10 {} ORDER[15]~129 {} ORDER[14] {} } { 0.000ns 0.000ns 1.656ns 0.424ns 5.281ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.445 ns" { INPUT[1] Equal12~0 ORDER[14]~148 ORDER[14] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.445 ns" { INPUT[1] {} INPUT[1]~out0 {} Equal12~0 {} ORDER[14]~148 {} ORDER[14] {} } { 0.000ns 0.000ns 6.859ns 1.249ns 1.526ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.114ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.528 ns" { INPUT[5] Equal16~10 ORDER[15]~129 ORDER[14] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.528 ns" { INPUT[5] {} INPUT[5]~out0 {} Equal16~10 {} ORDER[15]~129 {} ORDER[14] {} } { 0.000ns 0.000ns 1.656ns 0.424ns 5.281ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.292ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "INPUT\[6\] JMP ORDER\[6\] 20.375 ns register " "Info: tco from clock \"INPUT\[6\]\" to destination pin \"JMP\" through register \"ORDER\[6\]\" is 20.375 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INPUT\[6\] source 15.043 ns + Longest register " "Info: + Longest clock path from clock \"INPUT\[6\]\" to source register is 15.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns INPUT\[6\] 1 CLK PIN_61 12 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_61; Fanout = 12; CLK Node = 'INPUT\[6\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[6] } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.987 ns) + CELL(0.590 ns) 4.052 ns Equal16~7 2 COMB LC_X26_Y4_N5 3 " "Info: 2: + IC(1.987 ns) + CELL(0.590 ns) = 4.052 ns; Loc. = LC_X26_Y4_N5; Fanout = 3; COMB Node = 'Equal16~7'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.577 ns" { INPUT[6] Equal16~7 } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.488 ns) + CELL(0.292 ns) 5.832 ns process_0~14 3 COMB LC_X20_Y4_N0 2 " "Info: 3: + IC(1.488 ns) + CELL(0.292 ns) = 5.832 ns; Loc. = LC_X20_Y4_N0; Fanout = 2; COMB Node = 'process_0~14'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { Equal16~7 process_0~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.590 ns) 7.542 ns ORDER\[14\]~144 4 COMB LC_X19_Y4_N4 2 " "Info: 4: + IC(1.120 ns) + CELL(0.590 ns) = 7.542 ns; Loc. = LC_X19_Y4_N4; Fanout = 2; COMB Node = 'ORDER\[14\]~144'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { process_0~14 ORDER[14]~144 } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.292 ns) 8.277 ns ORDER\[15\]~145 5 COMB LC_X19_Y4_N9 2 " "Info: 5: + IC(0.443 ns) + CELL(0.292 ns) = 8.277 ns; Loc. = LC_X19_Y4_N9; Fanout = 2; COMB Node = 'ORDER\[15\]~145'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { ORDER[14]~144 ORDER[15]~145 } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.442 ns) 9.410 ns ORDER\[15\]~129 6 COMB LC_X20_Y4_N2 16 " "Info: 6: + IC(0.691 ns) + CELL(0.442 ns) = 9.410 ns; Loc. = LC_X20_Y4_N2; Fanout = 16; COMB Node = 'ORDER\[15\]~129'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { ORDER[15]~145 ORDER[15]~129 } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.341 ns) + CELL(0.292 ns) 15.043 ns ORDER\[6\] 7 REG LC_X20_Y3_N5 1 " "Info: 7: + IC(5.341 ns) + CELL(0.292 ns) = 15.043 ns; Loc. = LC_X20_Y3_N5; Fanout = 1; REG Node = 'ORDER\[6\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { ORDER[15]~129 ORDER[6] } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.973 ns ( 26.41 % ) " "Info: Total cell delay = 3.973 ns ( 26.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.070 ns ( 73.59 % ) " "Info: Total interconnect delay = 11.070 ns ( 73.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.043 ns" { INPUT[6] Equal16~7 process_0~14 ORDER[14]~144 ORDER[15]~145 ORDER[15]~129 ORDER[6] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.043 ns" { INPUT[6] {} INPUT[6]~out0 {} Equal16~7 {} process_0~14 {} ORDER[14]~144 {} ORDER[15]~145 {} ORDER[15]~129 {} ORDER[6] {} } { 0.000ns 0.000ns 1.987ns 1.488ns 1.120ns 0.443ns 0.691ns 5.341ns } { 0.000ns 1.475ns 0.590ns 0.292ns 0.590ns 0.292ns 0.442ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.332 ns + Longest register pin " "Info: + Longest register to pin delay is 5.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ORDER\[6\] 1 REG LC_X20_Y3_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y3_N5; Fanout = 1; REG Node = 'ORDER\[6\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ORDER[6] } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.208 ns) + CELL(2.124 ns) 5.332 ns JMP 2 PIN PIN_34 0 " "Info: 2: + IC(3.208 ns) + CELL(2.124 ns) = 5.332 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'JMP'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { ORDER[6] JMP } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 39.83 % ) " "Info: Total cell delay = 2.124 ns ( 39.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.208 ns ( 60.17 % ) " "Info: Total interconnect delay = 3.208 ns ( 60.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { ORDER[6] JMP } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.332 ns" { ORDER[6] {} JMP {} } { 0.000ns 3.208ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.043 ns" { INPUT[6] Equal16~7 process_0~14 ORDER[14]~144 ORDER[15]~145 ORDER[15]~129 ORDER[6] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.043 ns" { INPUT[6] {} INPUT[6]~out0 {} Equal16~7 {} process_0~14 {} ORDER[14]~144 {} ORDER[15]~145 {} ORDER[15]~129 {} ORDER[6] {} } { 0.000ns 0.000ns 1.987ns 1.488ns 1.120ns 0.443ns 0.691ns 5.341ns } { 0.000ns 1.475ns 0.590ns 0.292ns 0.590ns 0.292ns 0.442ns 0.292ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { ORDER[6] JMP } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.332 ns" { ORDER[6] {} JMP {} } { 0.000ns 3.208ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ORDER\[6\] INPUT\[0\] INPUT\[6\] 9.576 ns register " "Info: th for register \"ORDER\[6\]\" (data pin = \"INPUT\[0\]\", clock pin = \"INPUT\[6\]\") is 9.576 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INPUT\[6\] destination 15.043 ns + Longest register " "Info: + Longest clock path from clock \"INPUT\[6\]\" to destination register is 15.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns INPUT\[6\] 1 CLK PIN_61 12 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_61; Fanout = 12; CLK Node = 'INPUT\[6\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[6] } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.987 ns) + CELL(0.590 ns) 4.052 ns Equal16~7 2 COMB LC_X26_Y4_N5 3 " "Info: 2: + IC(1.987 ns) + CELL(0.590 ns) = 4.052 ns; Loc. = LC_X26_Y4_N5; Fanout = 3; COMB Node = 'Equal16~7'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.577 ns" { INPUT[6] Equal16~7 } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.488 ns) + CELL(0.292 ns) 5.832 ns process_0~14 3 COMB LC_X20_Y4_N0 2 " "Info: 3: + IC(1.488 ns) + CELL(0.292 ns) = 5.832 ns; Loc. = LC_X20_Y4_N0; Fanout = 2; COMB Node = 'process_0~14'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { Equal16~7 process_0~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.590 ns) 7.542 ns ORDER\[14\]~144 4 COMB LC_X19_Y4_N4 2 " "Info: 4: + IC(1.120 ns) + CELL(0.590 ns) = 7.542 ns; Loc. = LC_X19_Y4_N4; Fanout = 2; COMB Node = 'ORDER\[14\]~144'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { process_0~14 ORDER[14]~144 } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.292 ns) 8.277 ns ORDER\[15\]~145 5 COMB LC_X19_Y4_N9 2 " "Info: 5: + IC(0.443 ns) + CELL(0.292 ns) = 8.277 ns; Loc. = LC_X19_Y4_N9; Fanout = 2; COMB Node = 'ORDER\[15\]~145'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { ORDER[14]~144 ORDER[15]~145 } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.442 ns) 9.410 ns ORDER\[15\]~129 6 COMB LC_X20_Y4_N2 16 " "Info: 6: + IC(0.691 ns) + CELL(0.442 ns) = 9.410 ns; Loc. = LC_X20_Y4_N2; Fanout = 16; COMB Node = 'ORDER\[15\]~129'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { ORDER[15]~145 ORDER[15]~129 } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.341 ns) + CELL(0.292 ns) 15.043 ns ORDER\[6\] 7 REG LC_X20_Y3_N5 1 " "Info: 7: + IC(5.341 ns) + CELL(0.292 ns) = 15.043 ns; Loc. = LC_X20_Y3_N5; Fanout = 1; REG Node = 'ORDER\[6\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { ORDER[15]~129 ORDER[6] } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.973 ns ( 26.41 % ) " "Info: Total cell delay = 3.973 ns ( 26.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.070 ns ( 73.59 % ) " "Info: Total interconnect delay = 11.070 ns ( 73.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.043 ns" { INPUT[6] Equal16~7 process_0~14 ORDER[14]~144 ORDER[15]~145 ORDER[15]~129 ORDER[6] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.043 ns" { INPUT[6] {} INPUT[6]~out0 {} Equal16~7 {} process_0~14 {} ORDER[14]~144 {} ORDER[15]~145 {} ORDER[15]~129 {} ORDER[6] {} } { 0.000ns 0.000ns 1.987ns 1.488ns 1.120ns 0.443ns 0.691ns 5.341ns } { 0.000ns 1.475ns 0.590ns 0.292ns 0.590ns 0.292ns 0.442ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.467 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns INPUT\[0\] 1 CLK PIN_77 10 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_77; Fanout = 10; CLK Node = 'INPUT\[0\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[0] } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.047 ns) + CELL(0.292 ns) 3.808 ns process_0~13 2 COMB LC_X20_Y4_N5 2 " "Info: 2: + IC(2.047 ns) + CELL(0.292 ns) = 3.808 ns; Loc. = LC_X20_Y4_N5; Fanout = 2; COMB Node = 'process_0~13'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { INPUT[0] process_0~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.442 ns) 5.467 ns ORDER\[6\] 3 REG LC_X20_Y3_N5 1 " "Info: 3: + IC(1.217 ns) + CELL(0.442 ns) = 5.467 ns; Loc. = LC_X20_Y3_N5; Fanout = 1; REG Node = 'ORDER\[6\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { process_0~13 ORDER[6] } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.203 ns ( 40.30 % ) " "Info: Total cell delay = 2.203 ns ( 40.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.264 ns ( 59.70 % ) " "Info: Total interconnect delay = 3.264 ns ( 59.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.467 ns" { INPUT[0] process_0~13 ORDER[6] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.467 ns" { INPUT[0] {} INPUT[0]~out0 {} process_0~13 {} ORDER[6] {} } { 0.000ns 0.000ns 2.047ns 1.217ns } { 0.000ns 1.469ns 0.292ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.043 ns" { INPUT[6] Equal16~7 process_0~14 ORDER[14]~144 ORDER[15]~145 ORDER[15]~129 ORDER[6] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.043 ns" { INPUT[6] {} INPUT[6]~out0 {} Equal16~7 {} process_0~14 {} ORDER[14]~144 {} ORDER[15]~145 {} ORDER[15]~129 {} ORDER[6] {} } { 0.000ns 0.000ns 1.987ns 1.488ns 1.120ns 0.443ns 0.691ns 5.341ns } { 0.000ns 1.475ns 0.590ns 0.292ns 0.590ns 0.292ns 0.442ns 0.292ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.467 ns" { INPUT[0] process_0~13 ORDER[6] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.467 ns" { INPUT[0] {} INPUT[0]~out0 {} process_0~13 {} ORDER[6] {} } { 0.000ns 0.000ns 2.047ns 1.217ns } { 0.000ns 1.469ns 0.292ns 0.442ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 18:49:41 2019 " "Info: Processing ended: Sat Nov 02 18:49:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 92 s " "Info: Quartus II Full Compilation was successful. 0 errors, 92 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
