[INF:CM0023] Creating log file ../../build/regression/ExpectStmt/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<89> s<88> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<86> c<2> s<19> l<1:1> el<1:14>
n<> u<7> t<IntVec_TypeLogic> p<8> l<3:1> el<3:6>
n<> u<8> t<Data_type> p<12> c<7> s<11> l<3:1> el<3:6>
n<clk> u<9> t<StringConst> p<10> l<3:7> el<3:10>
n<> u<10> t<Variable_decl_assignment> p<11> c<9> l<3:7> el<3:10>
n<> u<11> t<List_of_variable_decl_assignments> p<12> c<10> l<3:7> el<3:10>
n<> u<12> t<Variable_declaration> p<13> c<8> l<3:1> el<3:11>
n<> u<13> t<Data_declaration> p<14> c<12> l<3:1> el<3:11>
n<> u<14> t<Package_or_generate_item_declaration> p<15> c<13> l<3:1> el<3:11>
n<> u<15> t<Module_or_generate_item_declaration> p<16> c<14> l<3:1> el<3:11>
n<> u<16> t<Module_common_item> p<17> c<15> l<3:1> el<3:11>
n<> u<17> t<Module_or_generate_item> p<18> c<16> l<3:1> el<3:11>
n<> u<18> t<Non_port_module_item> p<19> c<17> l<3:1> el<3:11>
n<> u<19> t<Module_item> p<86> c<18> s<32> l<3:1> el<3:11>
n<> u<20> t<IntVec_TypeLogic> p<21> l<4:1> el<4:6>
n<> u<21> t<Data_type> p<25> c<20> s<24> l<4:1> el<4:6>
n<a> u<22> t<StringConst> p<23> l<4:7> el<4:8>
n<> u<23> t<Variable_decl_assignment> p<24> c<22> l<4:7> el<4:8>
n<> u<24> t<List_of_variable_decl_assignments> p<25> c<23> l<4:7> el<4:8>
n<> u<25> t<Variable_declaration> p<26> c<21> l<4:1> el<4:9>
n<> u<26> t<Data_declaration> p<27> c<25> l<4:1> el<4:9>
n<> u<27> t<Package_or_generate_item_declaration> p<28> c<26> l<4:1> el<4:9>
n<> u<28> t<Module_or_generate_item_declaration> p<29> c<27> l<4:1> el<4:9>
n<> u<29> t<Module_common_item> p<30> c<28> l<4:1> el<4:9>
n<> u<30> t<Module_or_generate_item> p<31> c<29> l<4:1> el<4:9>
n<> u<31> t<Non_port_module_item> p<32> c<30> l<4:1> el<4:9>
n<> u<32> t<Module_item> p<86> c<31> s<45> l<4:1> el<4:9>
n<> u<33> t<IntVec_TypeLogic> p<34> l<5:1> el<5:6>
n<> u<34> t<Data_type> p<38> c<33> s<37> l<5:1> el<5:6>
n<b> u<35> t<StringConst> p<36> l<5:7> el<5:8>
n<> u<36> t<Variable_decl_assignment> p<37> c<35> l<5:7> el<5:8>
n<> u<37> t<List_of_variable_decl_assignments> p<38> c<36> l<5:7> el<5:8>
n<> u<38> t<Variable_declaration> p<39> c<34> l<5:1> el<5:9>
n<> u<39> t<Data_declaration> p<40> c<38> l<5:1> el<5:9>
n<> u<40> t<Package_or_generate_item_declaration> p<41> c<39> l<5:1> el<5:9>
n<> u<41> t<Module_or_generate_item_declaration> p<42> c<40> l<5:1> el<5:9>
n<> u<42> t<Module_common_item> p<43> c<41> l<5:1> el<5:9>
n<> u<43> t<Module_or_generate_item> p<44> c<42> l<5:1> el<5:9>
n<> u<44> t<Non_port_module_item> p<45> c<43> l<5:1> el<5:9>
n<> u<45> t<Module_item> p<86> c<44> s<85> l<5:1> el<5:9>
n<> u<46> t<Edge_Posedge> p<51> s<50> l<8:15> el<8:22>
n<clk> u<47> t<StringConst> p<48> l<8:23> el<8:26>
n<> u<48> t<Primary_literal> p<49> c<47> l<8:23> el<8:26>
n<> u<49> t<Primary> p<50> c<48> l<8:23> el<8:26>
n<> u<50> t<Expression> p<51> c<49> l<8:23> el<8:26>
n<> u<51> t<Event_expression> p<52> c<46> l<8:15> el<8:26>
n<> u<52> t<Clocking_event> p<69> c<51> s<68> l<8:13> el<8:27>
n<a> u<53> t<StringConst> p<54> l<8:28> el<8:29>
n<> u<54> t<Primary_literal> p<55> c<53> l<8:28> el<8:29>
n<> u<55> t<Primary> p<56> c<54> l<8:28> el<8:29>
n<> u<56> t<Expression> p<57> c<55> l<8:28> el<8:29>
n<> u<57> t<Expression_or_dist> p<58> c<56> l<8:28> el<8:29>
n<> u<58> t<Sequence_expr> p<67> c<57> s<60> l<8:28> el<8:29>
n<##1> u<59> t<Pound_Pound_delay> p<60> l<8:30> el<8:33>
n<> u<60> t<Cycle_delay_range> p<67> c<59> s<66> l<8:30> el<8:33>
n<b> u<61> t<StringConst> p<62> l<8:34> el<8:35>
n<> u<62> t<Primary_literal> p<63> c<61> l<8:34> el<8:35>
n<> u<63> t<Primary> p<64> c<62> l<8:34> el<8:35>
n<> u<64> t<Expression> p<65> c<63> l<8:34> el<8:35>
n<> u<65> t<Expression_or_dist> p<66> c<64> l<8:34> el<8:35>
n<> u<66> t<Sequence_expr> p<67> c<65> l<8:34> el<8:35>
n<> u<67> t<Sequence_expr> p<68> c<58> l<8:28> el<8:35>
n<> u<68> t<Property_expr> p<69> c<67> l<8:28> el<8:35>
n<> u<69> t<Property_spec> p<72> c<52> s<71> l<8:13> el<8:35>
n<> u<70> t<Statement_or_null> p<71> l<8:36> el<8:37>
n<> u<71> t<Action_block> p<72> c<70> l<8:36> el<8:37>
n<> u<72> t<Expect_property_statement> p<73> c<69> l<8:5> el<8:37>
n<> u<73> t<Statement_item> p<74> c<72> l<8:5> el<8:37>
n<> u<74> t<Statement> p<75> c<73> l<8:5> el<8:37>
n<> u<75> t<Statement_or_null> p<77> c<74> s<76> l<8:5> el<8:37>
n<> u<76> t<End> p<77> l<9:1> el<9:4>
n<> u<77> t<Seq_block> p<78> c<75> l<7:9> el<9:4>
n<> u<78> t<Statement_item> p<79> c<77> l<7:9> el<9:4>
n<> u<79> t<Statement> p<80> c<78> l<7:9> el<9:4>
n<> u<80> t<Statement_or_null> p<81> c<79> l<7:9> el<9:4>
n<> u<81> t<Initial_construct> p<82> c<80> l<7:1> el<9:4>
n<> u<82> t<Module_common_item> p<83> c<81> l<7:1> el<9:4>
n<> u<83> t<Module_or_generate_item> p<84> c<82> l<7:1> el<9:4>
n<> u<84> t<Non_port_module_item> p<85> c<83> l<7:1> el<9:4>
n<> u<85> t<Module_item> p<86> c<84> l<7:1> el<9:4>
n<> u<86> t<Module_declaration> p<87> c<6> l<1:1> el<11:10>
n<> u<87> t<Description> p<88> c<86> l<1:1> el<11:10>
n<> u<88> t<Source_text> p<89> c<87> l<1:1> el<11:10>
n<> u<89> t<Top_level_rule> c<1> l<1:1> el<13:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ExpectStmt/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ExpectStmt/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ExpectStmt/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:11:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.clk), line:3:7, endln:3:10, parent:work@top
    |vpiName:clk
    |vpiFullName:work@top.clk
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.a), line:4:7, endln:4:8, parent:work@top
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.b), line:5:7, endln:5:8, parent:work@top
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:36
  |vpiProcess:
  \_initial: , line:7:1, endln:9:4, parent:work@top
    |vpiStmt:
    \_begin: (work@top), line:7:9, endln:9:4
      |vpiFullName:work@top
      |vpiStmt:
      \_expect_stmt: , line:8:5, endln:8:37, parent:work@top
        |vpiPropertySpec:
        \_property_spec: , line:8:13, endln:8:35
          |vpiClockingEvent:
          \_operation: , line:8:15, endln:8:26, parent:work@top
            |vpiOpType:39
            |vpiOperand:
            \_ref_obj: (work@top.clk), line:8:23, endln:8:26
              |vpiName:clk
              |vpiFullName:work@top.clk
              |vpiActual:
              \_logic_var: (work@top.clk), line:3:7, endln:3:10, parent:work@top
                |vpiTypespec:
                \_logic_typespec: , line:3:1, endln:3:6
                |vpiName:clk
                |vpiFullName:work@top.clk
                |vpiVisibility:1
          |vpiPropertyExpr:
          \_operation: , line:8:28, endln:8:29
            |vpiOpType:54
            |vpiOperand:
            \_ref_obj: (a), line:8:28, endln:8:29
              |vpiName:a
              |vpiActual:
              \_logic_var: (work@top.a), line:4:7, endln:4:8, parent:work@top
                |vpiTypespec:
                \_logic_typespec: , line:4:1, endln:4:6
                |vpiName:a
                |vpiFullName:work@top.a
                |vpiVisibility:1
            |vpiOperand:
            \_constant: , line:8:30, endln:8:33
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiOperand:
            \_ref_obj: (b), line:8:34, endln:8:35
              |vpiName:b
              |vpiActual:
              \_logic_var: (work@top.b), line:5:7, endln:5:8, parent:work@top
                |vpiTypespec:
                \_logic_typespec: , line:5:1, endln:5:6
                |vpiName:b
                |vpiFullName:work@top.b
                |vpiVisibility:1
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:11:10
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.clk), line:3:7, endln:3:10, parent:work@top
  |vpiVariables:
  \_logic_var: (work@top.a), line:4:7, endln:4:8, parent:work@top
  |vpiVariables:
  \_logic_var: (work@top.b), line:5:7, endln:5:8, parent:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiProcess:
  \_initial: , line:7:1, endln:9:4, parent:work@top
    |vpiStmt:
    \_begin: (work@top), line:7:9, endln:9:4
      |vpiFullName:work@top
      |vpiStmt:
      \_expect_stmt: , line:8:5, endln:8:37, parent:work@top
        |vpiPropertySpec:
        \_property_spec: , line:8:13, endln:8:35
          |vpiClockingEvent:
          \_operation: , line:8:15, endln:8:26
            |vpiOpType:39
            |vpiOperand:
            \_ref_obj: (work@top.clk), line:8:23, endln:8:26
              |vpiName:clk
              |vpiFullName:work@top.clk
              |vpiActual:
              \_logic_var: (work@top.clk), line:3:7, endln:3:10, parent:work@top
          |vpiPropertyExpr:
          \_operation: , line:8:28, endln:8:29
            |vpiOpType:54
            |vpiOperand:
            \_ref_obj: (work@top.a), line:8:28, endln:8:29
              |vpiName:a
              |vpiFullName:work@top.a
              |vpiActual:
              \_logic_var: (work@top.a), line:4:7, endln:4:8, parent:work@top
            |vpiOperand:
            \_constant: , line:8:30, endln:8:33
            |vpiOperand:
            \_ref_obj: (work@top.b), line:8:34, endln:8:35
              |vpiName:b
              |vpiFullName:work@top.b
              |vpiActual:
              \_logic_var: (work@top.b), line:5:7, endln:5:8, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ExpectStmt/dut.sv | ${SURELOG_DIR}/build/regression/ExpectStmt/roundtrip/dut_000.sv | 1 | 11 | 

