../../rtl/cores/picorv32.v
../../sim/verilog/testbench.v
