// Seed: 3028016842
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input tri1 id_3,
    output uwire id_4,
    input wand id_5,
    output supply1 id_6,
    input wire id_7,
    output tri id_8,
    output tri id_9,
    input wire id_10,
    input supply0 id_11,
    input tri id_12,
    input wor id_13,
    output tri0 id_14,
    output uwire id_15,
    input wor id_16,
    output wand id_17,
    output tri0 id_18,
    input tri0 id_19,
    output tri id_20,
    input supply1 id_21,
    output supply1 id_22,
    output tri0 id_23
    , id_35,
    input wand id_24,
    input tri1 id_25,
    output wor id_26,
    input tri0 id_27,
    input uwire id_28,
    output wand id_29,
    input tri1 id_30,
    output wire id_31,
    input wor id_32,
    output wor id_33
);
  assign id_9 = id_19 | 1;
  assign id_9 = id_1;
  struct packed {
    logic id_36;
    logic [1 'b0 : 1] id_37;
    integer id_38;
    logic id_39;
  } id_40;
  assign id_40.id_36   = id_40.id_38;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input wand id_2,
    output uwire id_3,
    output supply0 id_4
);
  genvar id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_1,
      id_4,
      id_2,
      id_4,
      id_0,
      id_3,
      id_3,
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_4,
      id_0,
      id_4,
      id_4,
      id_0,
      id_3,
      id_0,
      id_3,
      id_4,
      id_1,
      id_0,
      id_3,
      id_1,
      id_0,
      id_4,
      id_2,
      id_4,
      id_1,
      id_3
  );
endmodule
