<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>ID_AA64ISAR1_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ID_AA64ISAR1_EL1, AArch64 Instruction Set Attribute Register 1</h1><p>The ID_AA64ISAR1_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Provides information about the features and instructions implemented in AArch64 state.</p>

      
        <p>For general information about the interpretation of the ID registers, see <span class="xref">'Principles of the ID scheme for fields in ID registers'</span>.</p>
      <h2>Configuration</h2><p>There are no configuration notes.</p><h2>Attributes</h2>
        <p>ID_AA64ISAR1_EL1 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#fieldset_0-63_60">LS64</a></td><td class="lr" colspan="4"><a href="#fieldset_0-59_56">XS</a></td><td class="lr" colspan="4"><a href="#fieldset_0-55_52">I8MM</a></td><td class="lr" colspan="4"><a href="#fieldset_0-51_48">DGH</a></td><td class="lr" colspan="4"><a href="#fieldset_0-47_44">BF16</a></td><td class="lr" colspan="4"><a href="#fieldset_0-43_40">SPECRES</a></td><td class="lr" colspan="4"><a href="#fieldset_0-39_36">SB</a></td><td class="lr" colspan="4"><a href="#fieldset_0-35_32">FRINTTS</a></td></tr><tr class="firstrow"><td class="lr" colspan="4"><a href="#fieldset_0-31_28">GPI</a></td><td class="lr" colspan="4"><a href="#fieldset_0-27_24">GPA</a></td><td class="lr" colspan="4"><a href="#fieldset_0-23_20">LRCPC</a></td><td class="lr" colspan="4"><a href="#fieldset_0-19_16">FCMA</a></td><td class="lr" colspan="4"><a href="#fieldset_0-15_12">JSCVT</a></td><td class="lr" colspan="4"><a href="#fieldset_0-11_8">API</a></td><td class="lr" colspan="4"><a href="#fieldset_0-7_4">APA</a></td><td class="lr" colspan="4"><a href="#fieldset_0-3_0">DPB</a></td></tr></tbody></table><h4 id="fieldset_0-63_60">LS64, bits [63:60]</h4><div class="field">
      <p>Indicates support for LD64B and ST64B* instructions, and the <a href="AArch64-accdata_el1.html">ACCDATA_EL1</a> register. Defined values of this field are:</p>
    <table class="valuetable"><tr><th>LS64</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>The LD64B, ST64B, ST64BV, and ST64BV0 instructions, the <a href="AArch64-accdata_el1.html">ACCDATA_EL1</a> register, and associated traps are not supported.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>The LD64B and ST64B instructions are supported.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>The LD64B, ST64B, and ST64BV instructions, and their associated traps are supported.</p>
        </td></tr><tr><td class="bitfield">0b0011</td><td>
          <p>The LD64B, ST64B, ST64BV, and ST64BV0 instructions, the <a href="AArch64-accdata_el1.html">ACCDATA_EL1</a> register, and their associated traps are supported.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_LS64</span> implements the functionality identified by <span class="binarynumber">0b0001</span>.</p>
<p><span class="xref">FEAT_LS64_V</span> implements the functionality identified by <span class="binarynumber">0b0010</span>.</p>
<p><span class="xref">FEAT_LS64_ACCDATA</span> implements the functionality identified by <span class="binarynumber">0b0011</span>.</p>
<p>From Armv8.7, the permitted values are <span class="binarynumber">0b0000</span>, <span class="binarynumber">0b0001</span>, <span class="binarynumber">0b0010</span>, and <span class="binarynumber">0b0011</span>.</p></div><h4 id="fieldset_0-59_56">XS, bits [59:56]</h4><div class="field">
      <p>Indicates support for the XS attribute, the TLBI and DSB instructions with the nXS qualifier, and the <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.{FGTnXS, FnXS} fields in AArch64 state. Defined values are:</p>
    <table class="valuetable"><tr><th>XS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>The XS attribute, the TLBI and DSB instructions with the nXS qualifier, and the <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.{FGTnXS, FnXS} fields are not supported.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>The XS attribute, the TLBI and DSB instructions with the nXS qualifier, and the <a href="AArch64-hcrx_el2.html">HCRX_EL2</a>.{FGTnXS, FnXS} fields are supported.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_XS</span> implements the functionality identified by <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.7, the only permitted value is <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-55_52">I8MM, bits [55:52]</h4><div class="field">
      <p>Indicates support for Advanced SIMD and Floating-point Int8 matrix multiplication instructions in AArch64 state. Defined values are:</p>
    <table class="valuetable"><tr><th>I8MM</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Int8 matrix multiplication instructions are not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>SMMLA, SUDOT, UMMLA, USMMLA, and USDOT instructions are implemented.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_I8MM</span> implements the functionality identified by <span class="binarynumber">0b0001</span>.</p>
<p>When Advanced SIMD and SVE are both implemented, this field must return the same value as <a href="AArch64-id_aa64zfr0_el1.html">ID_AA64ZFR0_EL1</a>.I8MM.</p>
<p>From Armv8.6, the only permitted value is <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-51_48">DGH, bits [51:48]</h4><div class="field">
      <p>Indicates support for the Data Gathering Hint instruction. Defined values are:</p>
    <table class="valuetable"><tr><th>DGH</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Data Gathering Hint is not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Data Gathering Hint is implemented.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_DGH</span> implements the functionality identified by <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.0, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p>
<p>If the <span class="instruction">DGH</span> instruction has no effect in preventing the merging of memory accesses, the value of this field is <span class="binarynumber">0b0000</span>.</p></div><h4 id="fieldset_0-47_44">BF16, bits [47:44]</h4><div class="field">
      <p>Indicates support for Advanced SIMD and Floating-point BFloat16 instructions in AArch64 state. Defined values are:</p>
    <table class="valuetable"><tr><th>BF16</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>BFloat16 instructions are not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>BFCVT, BFCVTN, BFCVTN2, BFDOT, BFMLALB, BFMLALT, and BFMMLA instructions are implemented.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>As <span class="binarynumber">0b0001</span>, but the <a href="AArch64-fpcr.html">FPCR</a>.EBF field is also supported.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_BF16</span> adds the functionality identified by <span class="binarynumber">0b0001</span>.</p>
<p><span class="xref">FEAT_EBF16</span> adds the functionality identified by <span class="binarynumber">0b0010</span>.</p>
<p>When <span class="xref">FEAT_SVE</span> or <span class="xref">FEAT_SME</span> is implemented, this field must return the same value as <a href="AArch64-id_aa64zfr0_el1.html">ID_AA64ZFR0_EL1</a>.BF16.</p>
<p>From Armv8.6 and Armv9.1, the value <span class="binarynumber">0b0000</span> is not permitted.</p></div><h4 id="fieldset_0-43_40">SPECRES, bits [43:40]</h4><div class="field">
      <p>Indicates support for prediction invalidation instructions in AArch64 state. Defined values are:</p>
    <table class="valuetable"><tr><th>SPECRES</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Prediction invalidation instructions are not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p><a href="AArch64-cfp-rctx.html">CFP RCTX</a>, <a href="AArch64-dvp-rctx.html">DVP RCTX</a> and <a href="AArch64-cpp-rctx.html">CPP RCTX</a> instructions are implemented.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>As <span class="binarynumber">0b0001</span>, and <a href="AArch64-cosp-rctx.html">COSP RCTX</a> instruction is implemented.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_SPECRES</span> implements the functionality identified by <span class="binarynumber">0b0001</span>.</p>
<p>FEAT_SPECRES2 implements the functionality identified by <span class="binarynumber">0b0010</span>.</p>
<p>From Armv8.5, the value <span class="binarynumber">0b0000</span> is not permitted.</p>
<p>From Armv8.9, the value <span class="binarynumber">0b0001</span> is not permitted.</p></div><h4 id="fieldset_0-39_36">SB, bits [39:36]</h4><div class="field">
      <p>Indicates support for SB instruction in AArch64 state. Defined values are:</p>
    <table class="valuetable"><tr><th>SB</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>SB instruction is not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>SB instruction is implemented.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_SB</span> implements the functionality identified by <span class="binarynumber">0b0001</span>.</p>
<p>In Armv8.0, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.5, the only permitted value is <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-35_32">FRINTTS, bits [35:32]</h4><div class="field">
      <p>Indicates support for the FRINT32Z, FRINT32X, FRINT64Z, and FRINT64X instructions are implemented. Defined values are:</p>
    <table class="valuetable"><tr><th>FRINTTS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>FRINT32Z, FRINT32X, FRINT64Z, and FRINT64X instructions are not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>FRINT32Z, FRINT32X, FRINT64Z, and FRINT64X instructions are implemented.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_FRINTTS</span> implements the functionality identified by <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.5, the only permitted value is <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-31_28">GPI, bits [31:28]</h4><div class="field">
      <p>Indicates support for an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> algorithm is implemented in the PE for generic code authentication in AArch64 state. Defined values are:</p>
    <table class="valuetable"><tr><th>GPI</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Generic Authentication using an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> algorithm is not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Generic Authentication using an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> algorithm is implemented. This includes the <span class="instruction">PACGA</span> instruction.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_PACIMP</span> implements the functionality identified by <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.3, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p>
<p>If the value of ID_AA64ISAR1_EL1.GPA is nonzero, or the value of <a href="AArch64-id_aa64isar2_el1.html">ID_AA64ISAR2_EL1</a>.GPA3 is nonzero, this field must have the value <span class="binarynumber">0b0000</span>.</p></div><h4 id="fieldset_0-27_24">GPA, bits [27:24]</h4><div class="field">
      <p>Indicates whether the QARMA5 algorithm is implemented in the PE for generic code authentication in AArch64 state. Defined values are:</p>
    <table class="valuetable"><tr><th>GPA</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Generic Authentication using the QARMA5 algorithm is not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Generic Authentication using the QARMA5 algorithm is implemented. This includes the <span class="instruction">PACGA</span> instruction.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_PACQARMA5</span> implements the functionality identified by <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.3, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p>
<p>If the value of ID_AA64ISAR1_EL1.GPI is nonzero, or the value of <a href="AArch64-id_aa64isar2_el1.html">ID_AA64ISAR2_EL1</a>.GPA3 is nonzero, this field must have the value <span class="binarynumber">0b0000</span>.</p></div><h4 id="fieldset_0-23_20">LRCPC, bits [23:20]</h4><div class="field">
      <p>Indicates support for weaker release consistency, RCpc, based model. Defined values are:</p>
    <table class="valuetable"><tr><th>LRCPC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>RCpc instructions are not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>The no offset LDAPR, LDAPRB, and LDAPRH instructions are implemented.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>As <span class="binarynumber">0b0001</span>, and the LDAPR (unscaled immediate) and STLR (unscaled immediate) instructions are implemented.</p>
        </td></tr><tr><td class="bitfield">0b0011</td><td><p>As <span class="binarynumber">0b0010</span>, and the post-index LDAPR, LDIAPP, STILP, and pre-index STLR instructions are implemented.</p>
<p>If Advanced SIMD and floating-point is implemented, then the LDAPUR (SIMD&amp;FP), LDAP1 (SIMD&amp;FP), STLUR (SIMD&amp;FP), and STL1 (SIMD&amp;FP) instructions are implemented in Advanced SIMD and floating-point.</p></td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_LRCPC</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p><span class="xref">FEAT_LRCPC2</span> implements the functionality identified by the value <span class="binarynumber">0b0010</span>.</p>
<p><span class="xref">FEAT_LRCPC3</span> implements the functionality identified by the value <span class="binarynumber">0b0011</span>.</p>
<p>From Armv8.3, the value <span class="binarynumber">0b0000</span> is not permitted.</p>
<p>From Armv8.4, the value <span class="binarynumber">0b0001</span> is not permitted.</p></div><h4 id="fieldset_0-19_16">FCMA, bits [19:16]</h4><div class="field">
      <p>Indicates support for complex number addition and multiplication, where numbers are stored in vectors. Defined values are:</p>
    <table class="valuetable"><tr><th>FCMA</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>The FCMLA and FCADD instructions are not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>The FCMLA and FCADD instructions are implemented.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_FCMA</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p>In Armv8.0, Armv8.1, and Armv8.2, the only permitted value is <span class="binarynumber">0b0000</span>.</p>
<p>From Armv8.3, if Advanced SIMD or Floating-point is implemented, the only permitted value is <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.3, if Advanced SIMD or Floating-point is not implemented, the only permitted value is <span class="binarynumber">0b0000</span>.</p></div><h4 id="fieldset_0-15_12">JSCVT, bits [15:12]</h4><div class="field">
      <p>Indicates support for JavaScript conversion from double precision floating point values to integers in AArch64 state. Defined values are:</p>
    <table class="valuetable"><tr><th>JSCVT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>The FJCVTZS instruction is not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>The FJCVTZS instruction is implemented.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_JSCVT</span> implements the functionality identified by <span class="binarynumber">0b0001</span>.</p>
<p>In Armv8.0, Armv8.1, and Armv8.2, the only permitted value is <span class="binarynumber">0b0000</span>.</p>
<p>From Armv8.3, if Advanced SIMD or Floating-point is implemented, the only permitted value is <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.3, if Advanced SIMD or Floating-point is not implemented, the only permitted value is <span class="binarynumber">0b0000</span>.</p></div><h4 id="fieldset_0-11_8">API, bits [11:8]</h4><div class="field">
      <p>Indicates whether an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> algorithm is implemented in the PE for address authentication, in AArch64 state. This applies to all Pointer Authentication instructions other than the <span class="instruction">PACGA</span> instruction. Defined values are:</p>
    <table class="valuetable"><tr><th>API</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Address Authentication using an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> algorithm is not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Address Authentication using an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> algorithm is implemented, with the HaveEnhancedPAC() and HaveEnhancedPAC2() functions returning FALSE.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>Address Authentication using an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> algorithm is implemented, with the HaveEnhancedPAC() function returning TRUE, and the HaveEnhancedPAC2() function returning FALSE.</p>
        </td></tr><tr><td class="bitfield">0b0011</td><td>
          <p>Address Authentication using an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> algorithm is implemented, with the HaveEnhancedPAC2() function returning TRUE, and the HaveEnhancedPAC() function returning FALSE.</p>
        </td></tr><tr><td class="bitfield">0b0100</td><td>
          <p>Address Authentication using an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> algorithm is implemented, with the HaveEnhancedPAC2() function returning TRUE, the HaveFPAC() function returning TRUE, the HaveFPACCombined() function returning FALSE, and the HaveEnhancedPAC() function returning FALSE.</p>
        </td></tr><tr><td class="bitfield">0b0101</td><td>
          <p>Address Authentication using an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> algorithm is implemented, with the HaveEnhancedPAC2() function returning TRUE, the HaveFPAC() function returning TRUE, the HaveFPACCombined() function returning TRUE, and the HaveEnhancedPAC() function returning FALSE.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_PAuth</span> implements the functionality identified by <span class="binarynumber">0b0001</span>.</p>
<p><span class="xref">FEAT_EPAC</span> implements the functionality identified by <span class="binarynumber">0b0010</span>.</p>
<p><span class="xref">FEAT_PAuth2</span> implements the functionality identified by <span class="binarynumber">0b0011</span>.</p>
<p><span class="xref">FEAT_FPAC</span> implements the functionality identified by <span class="binarynumber">0b0100</span>.</p>
<p><span class="xref">FEAT_FPACCOMBINE</span> implements the functionality identified by <span class="binarynumber">0b0101</span>.</p>
<p>When this field is nonzero, <span class="xref">FEAT_PACIMP</span> is implemented.</p>
<p>In Armv8.3, the permitted values are <span class="binarynumber">0b0001</span>, <span class="binarynumber">0b0010</span>, <span class="binarynumber">0b0011</span>, <span class="binarynumber">0b0100</span>, and <span class="binarynumber">0b0101</span>.</p>
<p>From Armv8.6, the permitted values are <span class="binarynumber">0b0011</span>, <span class="binarynumber">0b0100</span>, and <span class="binarynumber">0b0101</span>.</p>
<p>If the value of ID_AA64ISAR1_EL1.APA is nonzero, or the value of <a href="AArch64-id_aa64isar2_el1.html">ID_AA64ISAR2_EL1</a>.APA3 is nonzero, this field must have the value <span class="binarynumber">0b0000</span>.</p></div><h4 id="fieldset_0-7_4">APA, bits [7:4]</h4><div class="field">
      <p>Indicates whether the QARMA5 algorithm is implemented in the PE for address authentication, in AArch64 state. This applies to all Pointer Authentication instructions other than the <span class="instruction">PACGA</span> instruction. Defined values are:</p>
    <table class="valuetable"><tr><th>APA</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Address Authentication using the QARMA5 algorithm is not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Address Authentication using the QARMA5 algorithm is implemented, with the HaveEnhancedPAC() and HaveEnhancedPAC2() functions returning FALSE.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>Address Authentication using the QARMA5 algorithm is implemented, with the HaveEnhancedPAC() function returning TRUE and the HaveEnhancedPAC2() function returning FALSE.</p>
        </td></tr><tr><td class="bitfield">0b0011</td><td>
          <p>Address Authentication using the QARMA5 algorithm is implemented, with the HaveEnhancedPAC2() function returning TRUE, the HaveFPAC() function returning FALSE, the HaveFPACCombined() function returning FALSE, and the HaveEnhancedPAC() function returning FALSE.</p>
        </td></tr><tr><td class="bitfield">0b0100</td><td>
          <p>Address Authentication using the QARMA5 algorithm is implemented, with the HaveEnhancedPAC2() function returning TRUE, the HaveFPAC() function returning TRUE, the HaveFPACCombined() function returning FALSE, and the HaveEnhancedPAC() function returning FALSE.</p>
        </td></tr><tr><td class="bitfield">0b0101</td><td>
          <p>Address Authentication using the QARMA5 algorithm is implemented, with the HaveEnhancedPAC2() function returning TRUE, the HaveFPAC() function returning TRUE, the HaveFPACCombined() function returning TRUE, and the HaveEnhancedPAC() function returning FALSE.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_PAuth</span> implements the functionality identified by <span class="binarynumber">0b0001</span>.</p>
<p><span class="xref">FEAT_EPAC</span> implements the functionality identified by <span class="binarynumber">0b0010</span>.</p>
<p><span class="xref">FEAT_PAuth2</span> implements the functionality identified by <span class="binarynumber">0b0011</span>.</p>
<p><span class="xref">FEAT_FPAC</span> implements the functionality identified by <span class="binarynumber">0b0100</span>.</p>
<p><span class="xref">FEAT_FPACCOMBINE</span> implements the functionality identified by <span class="binarynumber">0b0101</span>.</p>
<p>When this field is nonzero, <span class="xref">FEAT_PACQARMA5</span> is implemented.</p>
<p>In Armv8.3, the permitted values are <span class="binarynumber">0b0001</span>, <span class="binarynumber">0b0010</span>, <span class="binarynumber">0b0011</span>, <span class="binarynumber">0b0100</span>, and <span class="binarynumber">0b0101</span>.</p>
<p>From Armv8.6, the permitted values are <span class="binarynumber">0b0011</span>, <span class="binarynumber">0b0100</span>, and <span class="binarynumber">0b0101</span>.</p>
<p>If the value of ID_AA64ISAR1_EL1.API is nonzero, or the value of <a href="AArch64-id_aa64isar2_el1.html">ID_AA64ISAR2_EL1</a>.APA3 is nonzero, this field must have the value <span class="binarynumber">0b0000</span>.</p></div><h4 id="fieldset_0-3_0">DPB, bits [3:0]</h4><div class="field">
      <p>Data Persistence writeback. Indicates support for the <a href="AArch64-dc-cvap.html">DC CVAP</a> and <a href="AArch64-dc-cvadp.html">DC CVADP</a> instructions in AArch64 state. Defined values are:</p>
    <table class="valuetable"><tr><th>DPB</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p><a href="AArch64-dc-cvap.html">DC CVAP</a> not supported.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p><a href="AArch64-dc-cvap.html">DC CVAP</a> supported.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p><a href="AArch64-dc-cvap.html">DC CVAP</a> and <a href="AArch64-dc-cvadp.html">DC CVADP</a> supported.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_DPB</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p><span class="xref">FEAT_DPB2</span> implements the functionality identified by the value <span class="binarynumber">0b0010</span>.</p>
<p>In Armv8.2, the permitted values are <span class="binarynumber">0b0001</span> and <span class="binarynumber">0b0010</span>.</p>
<p>From Armv8.5, the only permitted value is <span class="binarynumber">0b0010</span>.</p></div><div class="access_mechanisms"><h2>Accessing ID_AA64ISAR1_EL1</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRS &lt;Xt&gt;, ID_AA64ISAR1_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b0000</td><td>0b0110</td><td>0b001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    if IsFeatureImplemented(FEAT_IDST) then
        if EL2Enabled() &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64ISAR1_EL1;
elsif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64ISAR1_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64ISAR1_EL1;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:06; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
