// Seed: 3433601853
module module_0 (
    input supply0 id_0,
    input wire id_1,
    output uwire id_2,
    output wire id_3
);
  wire id_5;
  ;
  module_2 modCall_1 (
      id_0,
      id_3,
      id_2
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd38
) (
    input  tri0 id_0,
    output wand id_1,
    input  wand id_2,
    output tri1 _id_3
);
  logic [id_3 : -1] id_5;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_1
  );
  logic id_6 = id_6;
  assign id_1 = id_0;
endmodule
module module_2 (
    input  uwire   id_0,
    output supply0 id_1,
    output supply0 id_2
);
  localparam id_4 = 1;
  logic id_5;
  wire [-1 : 1] id_6;
  wire id_7;
  assign id_2 = id_5;
  assign module_0.id_2 = 0;
endmodule
