mdp

module membound

	state: [0..3] init 0;

	[ss0t1] state=0 -> (state'=1);
	[ss0t0] state=0 -> (state'=0);
	[ss1t1] state=1 -> (state'=1);
	[ss1t0] state=1 -> (state'=0);
	[acc2t2] state=2 -> (state'=2);
	[sw0t2] state=0 -> (state'=2);
	[sw1t2] state=1 -> (state'=2);
	[ba2t0] state=2 -> (state'=0);
endmodule

label "ss" = state=0 | state=1;
label "acc" = state=2;
