-- VHDL Entity Board.obc_circuit.symbol
--
-- Created:
--          by - student.UNKNOWN (DESKTOP-3I0F3HP)
--          at - 11:22:13 12.06.2020
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;

ENTITY obc_circuit IS
    PORT( 
        clock   : IN     std_ulogic;
        reset_N : IN     std_ulogic;
        LedOut  : OUT    std_ulogic
    );

-- Declarations

END obc_circuit ;

