/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [9:0] _02_;
  wire [7:0] _03_;
  reg [2:0] _04_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire [8:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = _00_ | ~(celloutsig_0_3z);
  assign celloutsig_1_2z = celloutsig_1_1z | in_data[177];
  assign celloutsig_1_12z = celloutsig_1_7z | celloutsig_1_2z;
  assign celloutsig_0_17z = ~(celloutsig_0_13z ^ celloutsig_0_11z);
  reg [9:0] _09_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 10'h000;
    else _09_ <= { in_data[41:33], celloutsig_0_3z };
  assign { _02_[9:3], _01_, _02_[1:0] } = _09_;
  reg [7:0] _10_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _10_ <= 8'h00;
    else _10_ <= { in_data[56:51], celloutsig_0_2z, celloutsig_0_0z };
  assign { _03_[7:2], _00_, _03_[0] } = _10_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 3'h0;
    else _04_ <= { in_data[135:134], celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[63:48] === in_data[55:40];
  assign celloutsig_1_4z = { in_data[122], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z } === { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_11z = { in_data[175:173], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z[7], celloutsig_1_3z[7], 1'h1, celloutsig_1_3z[7], celloutsig_1_2z, _04_, 1'h1, celloutsig_1_3z[7], celloutsig_1_1z, _04_, celloutsig_1_4z, celloutsig_1_3z[7] } === { in_data[181:174], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } >= in_data[9:7];
  assign celloutsig_0_13z = { _00_, _03_[0], celloutsig_0_1z } > celloutsig_0_9z[5:3];
  assign celloutsig_0_3z = { in_data[28:22], celloutsig_0_0z, celloutsig_0_2z } <= { in_data[66:62], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_17z = celloutsig_1_12z & ~(celloutsig_1_4z);
  assign celloutsig_1_1z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_1_7z = celloutsig_1_6z & ~(_04_[2]);
  assign celloutsig_1_15z = { in_data[158:151], celloutsig_1_0z } * { celloutsig_1_13z[3], celloutsig_1_11z, celloutsig_1_7z, _04_, 1'h1, celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_1_18z = { celloutsig_1_3z[6], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z[7], celloutsig_1_2z } * { celloutsig_1_15z[4:1], celloutsig_1_17z };
  assign celloutsig_0_9z = { _02_[5:3], _01_, _02_[1:0] } * { in_data[92:88], celloutsig_0_0z };
  assign celloutsig_0_16z = { _03_[5:2], _00_, _03_[0], celloutsig_0_3z, celloutsig_0_13z } * { _03_[7:2], _00_, celloutsig_0_13z };
  assign { celloutsig_1_13z[7:6], celloutsig_1_13z[4:0] } = celloutsig_1_2z ? { celloutsig_1_3z[9:8], celloutsig_1_3z[6:2] } : { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_6z, 1'h0 };
  assign celloutsig_1_3z = - { in_data[188:180], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_0z = | in_data[175:156];
  assign celloutsig_1_6z = | { _04_[2:1], _04_, celloutsig_1_4z };
  assign celloutsig_0_11z = | { celloutsig_0_10z, in_data[30:15] };
  assign celloutsig_1_8z = | { celloutsig_1_7z, in_data[175:168] };
  assign celloutsig_0_10z = { in_data[93:86], celloutsig_0_1z, celloutsig_0_1z } >>> { _02_[7:3], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_1_19z = { celloutsig_1_15z[8], celloutsig_1_3z[7], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_12z } - { celloutsig_1_3z[7], celloutsig_1_13z[4:0], celloutsig_1_8z };
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[59]) | (in_data[36] & in_data[31]));
  assign _02_[2] = _01_;
  assign _03_[1] = _00_;
  assign celloutsig_1_13z[5] = celloutsig_1_3z[7];
  assign { out_data[132:128], out_data[102:96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
