

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="./">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>User’s Hardware Manual_V1.1 &mdash; Forlinx Embedded i.MX9596 Documentation  documentation</title>
      <link rel="stylesheet" type="text/css" href="_static/pygments.css?v=b86133f3" />
      <link rel="stylesheet" type="text/css" href="_static/css/theme.css?v=e59714d7" />
      <link rel="stylesheet" type="text/css" href="_static/theme-switcher.css?v=a3c71d8a" />

  
    <link rel="shortcut icon" href="_static/forlinx.png"/>
    <link rel="canonical" href="https://forlinxembedded.github.io/nxp/ok-mx9596-c/OK-MX9596-C_User_Hardware_Manual.html" />
      <script src="_static/jquery.js?v=5d32c60e"></script>
      <script src="_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="_static/documentation_options.js?v=5929fcd5"></script>
      <script src="_static/doctools.js?v=9bcbadda"></script>
      <script src="_static/sphinx_highlight.js?v=dc90522c"></script>
      <script src="_static/theme-switcher.js?v=950663c4"></script>
      <script src="_static/logo-link.js?v=d4af6ba6"></script>
    <script src="_static/js/theme.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="prev" title="OK-MX9596-C Manual" href="index.html" />
   

  <!-- Load Font Awesome from CDN -->
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.5.0/css/all.min.css">

  <!-- Google Analytics -->
  <script async src="https://www.googletagmanager.com/gtag/js?id=G-N8EJPNL8NR"></script>
  <script>
    window.dataLayer = window.dataLayer || [];
    function gtag(){dataLayer.push(arguments);}
    gtag('js', new Date());
    gtag('config', 'G-N8EJPNL8NR');
  </script>

</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="index.html">
            
              <img src="_static/forlinx-logo.png" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">HARDWARE</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="current reference internal" href="#">User’s Hardware Manual_V1.1</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#copyright">Copyright</a></li>
<li class="toctree-l2"><a class="reference internal" href="#application-scope">Application Scope</a></li>
<li class="toctree-l2"><a class="reference internal" href="#revision-history">Revision History</a></li>
<li class="toctree-l2"><a class="reference internal" href="#overview">Overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="#nxp-i-mx95-description">1. NXP <strong>i.MX95</strong> Description</a></li>
<li class="toctree-l2"><a class="reference internal" href="#fet-mx9596-c-som-description">2. FET-MX9596-C SoM Description</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#fet-mx9596-c-som-appearance">2.1 FET-MX9596-C SoM Appearance</a></li>
<li class="toctree-l3"><a class="reference internal" href="#fet-mx9596-c-som-dimension-diagram">2.2 FET-MX9596-C SoM Dimension Diagram</a></li>
<li class="toctree-l3"><a class="reference internal" href="#performance-parameters">2.3 Performance Parameters</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#system-main-frequency">2.3.1 System Main Frequency</a></li>
<li class="toctree-l4"><a class="reference internal" href="#power-parameter">2.3.2 Power Parameter</a></li>
<li class="toctree-l4"><a class="reference internal" href="#operating-environment">2.3.3 Operating Environment</a></li>
<li class="toctree-l4"><a class="reference internal" href="#esd-features">2.3.4 ESD Features</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#som-interface-speed"><strong>2.4 SoM Interface Speed</strong></a></li>
<li class="toctree-l3"><a class="reference internal" href="#fet-mx9596-c-som-pins-definition">2.5 FET-MX9596-C SoM Pins Definition</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#fet-mx9596-c-som-pins-schematic">2.5.1 FET-MX9596-C SoM Pins Schematic</a></li>
<li class="toctree-l4"><a class="reference internal" href="#fet-mx9596-c-som-pins-description">2.5.2 FET-MX9596-C SoM Pins Description</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#som-hardware-design-description"><strong>2.6 SoM Hardware Design Description</strong></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#ok-mx9596-c-embedded-platform-description">3. OK-MX9596-C Embedded Platform Description</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#ok-mx9596-c-development-board-interface-diagram">3.1 <strong>OK-MX9596-C Development Board Interface</strong> Diagram</a></li>
<li class="toctree-l3"><a class="reference internal" href="#ok-mx9596-c-som-dimension-diagram">3.2 OK-MX9596-C SoM Dimension Diagram</a></li>
<li class="toctree-l3"><a class="reference internal" href="#carrier-board-naming-rules">3.3 Carrier Board Naming Rules</a></li>
<li class="toctree-l3"><a class="reference internal" href="#carrier-board-resources">3.4 Carrier Board Resources</a></li>
<li class="toctree-l3"><a class="reference internal" href="#ok-mx9596-c-carrier-board-description">3.5 OK-MX9596-C Carrier Board Description</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#carrier-board-power">3.5.1 Carrier Board Power</a></li>
<li class="toctree-l4"><a class="reference internal" href="#power-on-off-reset-and-sleep-keys">3.5.2 Power On/Off, Reset, and Sleep Keys</a></li>
<li class="toctree-l4"><a class="reference internal" href="#boot-configuration"><strong>3.5.3 Boot Configuration</strong></a></li>
<li class="toctree-l4"><a class="reference internal" href="#debugging-serial-port">3.5.4 Debugging Serial Port</a></li>
<li class="toctree-l4"><a class="reference internal" href="#adc-interface"><strong>3.5.5 ADC Interface</strong></a></li>
<li class="toctree-l4"><a class="reference internal" href="#audio">3.5.6 Audio</a></li>
<li class="toctree-l4"><a class="reference internal" href="#dual-gigabit-ethernet"><strong>3.5.7 Dual Gigabit Ethernet</strong></a></li>
<li class="toctree-l4"><a class="reference internal" href="#type-c-interface">3.5.9 TYPE-C Interface</a></li>
<li class="toctree-l4"><a class="reference internal" href="#tf-card-interface"><strong>3.5.10 TF Card Interface</strong></a></li>
<li class="toctree-l4"><a class="reference internal" href="#rtc-interface">3.5.11 RTC Interface</a></li>
<li class="toctree-l4"><a class="reference internal" href="#spi-interface">3.5.12 SPI Interface</a></li>
<li class="toctree-l4"><a class="reference internal" href="#mipi-dsi-interface">3.5.13 MIPI DSI Interface</a></li>
<li class="toctree-l4"><a class="reference internal" href="#lvds-interface">3.5.14 LVDS Interface</a></li>
<li class="toctree-l4"><a class="reference internal" href="#ov13850-mipi-csi-interface">3.5.15 OV13850 MIPI CSI Interface</a></li>
<li class="toctree-l4"><a class="reference internal" href="#g-interface">3.5.16 4G Interface</a></li>
<li class="toctree-l4"><a class="reference internal" href="#usb2-0-hub-interface">3.5.17 USB2.0 HUB Interface</a></li>
<li class="toctree-l4"><a class="reference internal" href="#interface">3.5.18 485 Interface</a></li>
<li class="toctree-l4"><a class="reference internal" href="#can-interface"><strong>3.5.19 CAN Interface</strong></a></li>
<li class="toctree-l4"><a class="reference internal" href="#wifi-bt-interface">3.5.20 WIFI&amp;BT Interface</a></li>
<li class="toctree-l4"><a class="reference internal" href="#pcie3-0">3.5.21 PCIE3.0</a></li>
<li class="toctree-l4"><a class="reference internal" href="#xfi-interface">3.5.22 XFI Interface</a></li>
<li class="toctree-l4"><a class="reference internal" href="#user-led-key">3.5.23 USER_LED_KEY</a></li>
<li class="toctree-l4"><a class="reference internal" href="#buzzer">3.5.24 BUZZER</a></li>
<li class="toctree-l4"><a class="reference internal" href="#qspi-flash">3.5.25 QSPI FLASH</a></li>
<li class="toctree-l4"><a class="reference internal" href="#fan-interface">3.5.26 FAN Interface</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#okmx9596-c-development-board-linux-system-whole-machine-power-consumption-table">4. OKMX9596-C Development Board Linux System Whole - Machine Power Consumption Table</a></li>
<li class="toctree-l2"><a class="reference internal" href="#connector-dimension-diagram">5. Connector Dimension Diagram</a></li>
<li class="toctree-l2"><a class="reference internal" href="#minimum-system-schematic">6. Minimum System Schematic</a></li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="index.html">Forlinx Embedded i.MX9596 Documentation</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="index.html" class="icon icon-home" aria-label="Home"></a></li>
      <li class="breadcrumb-item active">User’s Hardware Manual_V1.1</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="users-hardware-manual-v1-1">
<h1>User’s Hardware Manual_V1.1<a class="headerlink" href="#users-hardware-manual-v1-1" title="Link to this heading"></a></h1>
<p>Document classification: □ Top secret □ Secret □ Internal information ■ Open</p>
<section id="copyright">
<h2>Copyright<a class="headerlink" href="#copyright" title="Link to this heading"></a></h2>
<p>The copyright of this manual belongs to Baoding Folinx Embedded Technology Co., Ltd. Without the written permission of our company, no organizations or individuals have the right to copy, distribute, or reproduce any part of this manual in any form, and violators will be held legally responsible.</p>
<p>Forlinx adheres to copyrights of all graphics and texts used in all publications in original or license-free forms.</p>
<p>The drivers and utilities used for the components are subject to the copyrights of the respective manufacturers. The license conditions of the respective manufacturer are to be adhered to. Related license expenses for the operating system and applications should be calculated/declared separately by the related party or its representatives.</p>
</section>
<section id="application-scope">
<h2>Application Scope<a class="headerlink" href="#application-scope" title="Link to this heading"></a></h2>
<p>This hardware manual is applicable to the development board of OK-MX9596-C V1.1 and above and the SoM of FET-MX9596-C V1.1 and above of the company.</p>
</section>
<section id="revision-history">
<h2>Revision History<a class="headerlink" href="#revision-history" title="Link to this heading"></a></h2>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p><strong>Date</strong></p></th>
<th class="head"><p><strong>Manual Version</strong></p></th>
<th class="head text-center"><p><strong>SoM Version</strong></p></th>
<th class="head text-center"><p><strong>Carrier Board Version</strong></p></th>
<th class="head"><p><strong>Revision History</strong></p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>11/08/2025</p></td>
<td><p>V1.0</p></td>
<td class="text-center"><p>V1.1</p></td>
<td class="text-center"><p>V1.1</p></td>
<td><p>Initial Version</p></td>
</tr>
</tbody>
</table>
</section>
<section id="overview">
<h2>Overview<a class="headerlink" href="#overview" title="Link to this heading"></a></h2>
<p>This manual is designed to help you quickly familiarize yourselves with the product, understand interface functions and configuration, and primarily discusses the interface functions of the development board, interface introductions, product power consumption, and troubleshooting issues that may arise during use. Some commands were commented to make it easier for you to understand (adequate and practical for the purpose). For information on pin function multiplexing, hardware troubleshooting methods, etc., please refer to Forlinx’s “OK-MX9596-C Pin Multiplexing Comparison Table”.</p>
<p>There are total six chapters:</p>
<ul class="simple">
<li><p>Chapter 1. is CPU overview, briefly introducing its performance and applications;</p></li>
<li><p>Chapter 2. is comprehensive introduction to the SoM, including connector pins explanations and function introductions;</p></li>
<li><p>Chapter 3. is comprehensive introduction to the development board, divided into multiple chapters, including both hardware principles and simple design ideas;</p></li>
<li><p>Chapter 4. mainly describes the board’s power consumption performance and other considerations;</p></li>
<li><p>Chapter 5. is the connector style used in the product, which mainly describes the size of the connector and other information;</p></li>
<li><p>Chapter 6. is the minimum system of the SoM, which mainly describes the circuit contents and circuit design drawings contained in the minimum system.</p></li>
</ul>
</section>
<section id="nxp-i-mx95-description">
<h2>1. NXP <strong>i.MX95</strong> Description<a class="headerlink" href="#nxp-i-mx95-description" title="Link to this heading"></a></h2>
<p>i.MX 95 application processor offers advanced graphics and video cores, powerful visual and machine learning acceleration, efficient CPU performance combined with real - time processing and advanced security, and an integrated EdgeLock® security domain to support energy - efficient edge computing.</p>
<p>i.MX 95 application processor integrates up to six Arm Cortex® - A55 cores and a built - in Arm Cortex® - M33, which supports functional safety and can be configured as a security island. Optimize the performance and power efficiency of industrial, IoT, and automotive devices. i.MX 95 processor adopts NXP’s innovative energy - resilient architecture.</p>
<p>i.MX 95 application processor provides a rich set of peripherals targeted at the automotive, industrial, and commercial IoT markets. This is part of the EdgeVerse™ intelligent edge solution portfolio. i.MX 95 series will offer commercial, industrial, extended industrial, and automotive - level qualifications and is supported by NXP’s product longevity program.</p>
<p><strong>i.MX95 Processor Block Diagram</strong></p>
<p><img alt="Image" src="_images/1754966457808_5c1ec3f2_6f6c_4f96_8095_937e72ed2b3f.jpg" /></p>
</section>
<section id="fet-mx9596-c-som-description">
<h2>2. FET-MX9596-C SoM Description<a class="headerlink" href="#fet-mx9596-c-som-description" title="Link to this heading"></a></h2>
<section id="fet-mx9596-c-som-appearance">
<h3>2.1 FET-MX9596-C SoM Appearance<a class="headerlink" href="#fet-mx9596-c-som-appearance" title="Link to this heading"></a></h3>
<p><img alt="Image" src="_images/1754966459426_6e939994_0a73_41cc_80a7_9dd96e611f87.png" /></p>
<p><img alt="Image" src="_images/1754966459705_171fb950_b379_4283_b5c5_9b407a2f1e11.png" /></p>
</section>
<section id="fet-mx9596-c-som-dimension-diagram">
<h3>2.2 FET-MX9596-C SoM Dimension Diagram<a class="headerlink" href="#fet-mx9596-c-som-dimension-diagram" title="Link to this heading"></a></h3>
<p><img alt="Image" src="_images/1754966460101_1476d56a_c6ba_4ebc_b4d9_e8f7621d9bb5.jpg" /></p>
<p>Structure size: 68mm × 50mm, dimensional tolerance ± 0.13mm, refer to DXF file for more dimensional information.</p>
<p>Plate making process: 1.6mm thickness, 10-layer immersion gold PCB.</p>
<p>SoM connector: Board-to-board, 0.5mm pitch, 80 P, male socket, height 1.23 mm, with locating post</p>
<p>Carrier board connector: Board-to-board, 0.5mm pitch, 80 P, femal socket, height 1.85 mm, with locating post</p>
<p>Refer to Appendix for the connector dimension diagram.</p>
<p>It is recommended to choose M2_2mm patch nuts for fixing the SoM to the carrier board, and the matching screw specification is M2_4mm.</p>
</section>
<section id="performance-parameters">
<h3>2.3 Performance Parameters<a class="headerlink" href="#performance-parameters" title="Link to this heading"></a></h3>
<section id="system-main-frequency">
<h4>2.3.1 System Main Frequency<a class="headerlink" href="#system-main-frequency" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p><strong>Name</strong></p></th>
<th class="head"><p><strong>Specification</strong></p></th>
<th class="head"><p></p></th>
<th class="head"><p></p></th>
<th class="head"><p></p></th>
<th class="head"><p><strong>Description</strong></p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p></p></td>
<td><p><strong>Minimum</strong></p></td>
<td><p><strong>Typical</strong></p></td>
<td><p><strong>Maximum</strong></p></td>
<td><p><strong>Unit</strong></p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p>A55 clock</p></td>
<td><p>—</p></td>
<td><p></p></td>
<td><p>2.0</p></td>
<td><p>GHz</p></td>
<td><p>—</p></td>
</tr>
<tr class="row-even"><td><p>M33 clock</p></td>
<td><p></p></td>
<td><p></p></td>
<td><p>333</p></td>
<td><p>MHz</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p>M7 clock</p></td>
<td><p></p></td>
<td><p></p></td>
<td><p>800</p></td>
<td><p>MHz</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p>NPU</p></td>
<td><p></p></td>
<td><p></p></td>
<td><p>1.0</p></td>
<td><p>GHz</p></td>
<td><p>2.0 TOP/s</p></td>
</tr>
</tbody>
</table>
</section>
<section id="power-parameter">
<h4>2.3.2 Power Parameter<a class="headerlink" href="#power-parameter" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p><strong>Parameter</strong></p></th>
<th class="head"><p><strong>Pin Number</strong></p></th>
<th class="head"><p><strong>Specification</strong></p></th>
<th class="head"><p></p></th>
<th class="head"><p></p></th>
<th class="head"><p></p></th>
<th class="head"><p><strong>Description</strong></p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p></p></td>
<td><p></p></td>
<td><p><strong>Minimum</strong></p></td>
<td><p><strong>Typical</strong></p></td>
<td><p><strong>Maximum</strong></p></td>
<td><p><strong>Unit</strong></p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p>Main Power Supply Voltage</p></td>
<td><p>VCC12V_DCIN</p></td>
<td><p>10.8</p></td>
<td><p>12</p></td>
<td><p>13.2</p></td>
<td><p>V</p></td>
<td><p>—</p></td>
</tr>
<tr class="row-even"><td><p>No-load current</p></td>
<td><p>—</p></td>
<td><p></p></td>
<td><p>0.603</p></td>
<td><p></p></td>
<td><p>mA</p></td>
<td><p>—</p></td>
</tr>
<tr class="row-odd"><td><p>High-load current</p></td>
<td><p>—</p></td>
<td><p></p></td>
<td><p>0.302</p></td>
<td><p></p></td>
<td><p>mA</p></td>
<td><p>Please refer to Appendix III.</p></td>
</tr>
</tbody>
</table>
</section>
<section id="operating-environment">
<h4>2.3.3 Operating Environment<a class="headerlink" href="#operating-environment" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p><strong>Parameter</strong></p></th>
<th class="head"><p></p></th>
<th class="head"><p><strong>Specification</strong></p></th>
<th class="head"><p></p></th>
<th class="head"><p></p></th>
<th class="head"><p></p></th>
<th class="head"><p><strong>Description</strong></p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p></p></td>
<td><p></p></td>
<td><p><strong>Minimum</strong></p></td>
<td><p><strong>Typical</strong></p></td>
<td><p><strong>Maximum</strong></p></td>
<td><p><strong>Unit</strong></p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p>Operating temperature</p></td>
<td><p>Operating Environment</p></td>
<td><p>0</p></td>
<td><p>25</p></td>
<td><p>+70</p></td>
<td><p>℃</p></td>
<td><p>Commercial level</p></td>
</tr>
<tr class="row-even"><td><p></p></td>
<td><p>Storage Environment</p></td>
<td><p>-40</p></td>
<td><p>25</p></td>
<td><p>+125</p></td>
<td><p>℃</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p></p></td>
<td><p>Operating Environment</p></td>
<td><p>-40</p></td>
<td><p>25</p></td>
<td><p>+85</p></td>
<td><p>℃</p></td>
<td><p>Industrial-grade</p></td>
</tr>
<tr class="row-even"><td><p></p></td>
<td><p>Storage Environment</p></td>
<td><p>-40</p></td>
<td><p>25</p></td>
<td><p>+125</p></td>
<td><p>℃</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p>Humidity</p></td>
<td><p>Operating Environment</p></td>
<td><p>10</p></td>
<td><p>—</p></td>
<td><p>90</p></td>
<td><p>％RH</p></td>
<td><p>No condensation</p></td>
</tr>
<tr class="row-even"><td><p></p></td>
<td><p>Storage Environment</p></td>
<td><p>5</p></td>
<td><p>—</p></td>
<td><p>95</p></td>
<td><p>％RH</p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
</section>
<section id="esd-features">
<h4>2.3.4 ESD Features<a class="headerlink" href="#esd-features" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p><strong>Parameter</strong></p></th>
<th class="head text-center"><p><strong>Specification</strong></p></th>
<th class="head"><p></p></th>
<th class="head text-center"><p><strong>Unit</strong></p></th>
<th class="head text-center"><p><strong>Description</strong></p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p></p></td>
<td class="text-center"><p><strong>Minimum</strong></p></td>
<td><p><strong>Maximum</strong></p></td>
<td class="text-center"><p></p></td>
<td class="text-center"><p></p></td>
</tr>
<tr class="row-odd"><td><p>ESD HBM(JEDEC JS001)</p></td>
<td class="text-center"><p>-1000</p></td>
<td><p>+1000</p></td>
<td class="text-center"><p>V</p></td>
<td class="text-center"><p>Applicable to all pins of the SoM</p></td>
</tr>
<tr class="row-even"><td><p>ESD CDM(JEDEC JS002)</p></td>
<td class="text-center"><p>-250</p></td>
<td><p>+250</p></td>
<td class="text-center"><p>V</p></td>
<td class="text-center"><p>Applicable to all pins of the SoM</p></td>
</tr>
</tbody>
</table>
<p><strong>Note：</strong></p>
<ul class="simple">
<li><p><strong>The above data is from the chip manual;</strong></p></li>
<li><p><strong>All SoM outgoing signals are electrostatic sensitive, requiring effective protection in carrier board design. Special attention to electrostatic protection is also needed during transportation, assembly, and use.</strong></p></li>
</ul>
</section>
</section>
<section id="som-interface-speed">
<h3><strong>2.4 SoM Interface Speed</strong><a class="headerlink" href="#som-interface-speed" title="Link to this heading"></a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head text-center"><p><strong>Function</strong></p></th>
<th class="head text-center"><p><strong>Quantity</strong></p></th>
<th class="head text-center"><p><strong>Parameter</strong></p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td class="text-center"><p>JTAG</p></td>
<td class="text-center"><p>1</p></td>
<td class="text-center"><p>JTAG Debugging Interface</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>UART(1)</p></td>
<td class="text-center"><p>≤8</p></td>
<td class="text-center"><p>Programmable Bit Rate up to 5 Mbps</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>SPI</p></td>
<td class="text-center"><p>≤8</p></td>
<td class="text-center"><p>SPI bus can be used as master mode/slave mode</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>XSPI</p></td>
<td class="text-center"><p>≤1</p></td>
<td class="text-center"><p>1 x 8-wire serial flash device that supports Serial Nor Flash and Serial NAND Flash</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>CAN-FD</p></td>
<td class="text-center"><p>≤5</p></td>
<td class="text-center"><p>Complies with ISO11898-1 and CAN 2.0B protocol</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>SAI</p></td>
<td class="text-center"><p>≤5</p></td>
<td class="text-center"><p>Audio interface bus</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>SD Card</p></td>
<td class="text-center"><p>≤1</p></td>
<td class="text-center"><p>uSDHC2 for 4-bit SD card 3.0</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>SDIO</p></td>
<td class="text-center"><p>≤1</p></td>
<td class="text-center"><p>uSDHC3 for 4-bit SDIO3.0</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>ADC</p></td>
<td class="text-center"><p>≤8</p></td>
<td class="text-center"><p>12-bit SAR ADC，sampling rate 1 MS/s</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>1 x Gbps Ethernet</p></td>
<td class="text-center"><p>≤2</p></td>
<td class="text-center"><p>Supports 1.8 V RMII/RGMII interface and TSN</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>10 Gbps Ethernet</p></td>
<td class="text-center"><p>≤1</p></td>
<td class="text-center"><p>Supports XFI, SGMII (2.5 G and 1G), and 10 G-USXGMII (single 10GE mode only) and TSN</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>USB3.0</p></td>
<td class="text-center"><p>1</p></td>
<td class="text-center"><p>Supports USB master &amp; slave mode</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>USB2.0</p></td>
<td class="text-center"><p>1</p></td>
<td class="text-center"><p>Supports USB master &amp; slave mode</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>PCIeTBD</p></td>
<td class="text-center"><p>2</p></td>
<td class="text-center"><p>Single lane connectivity with PCIe Gen3 support</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>MIPI-DSI（2）</p></td>
<td class="text-center"><p>≤1</p></td>
<td class="text-center"><p>MIPI-DSI (4-lane, 2.5 Gbps/lane), supporting 350MHz clock, 4kp30 or 3840 X 1440p60</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>MIPI-CSI（2）</p></td>
<td class="text-center"><p>≤2</p></td>
<td class="text-center"><p>Images approaching 500 Mpixel/s, each lane supports data rates from 80 Mbps to 2.5 Gbps</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>LVDS</p></td>
<td class="text-center"><p>1</p></td>
<td class="text-center"><p>Up to 1080p 60 LVDS Tx interface (2x 4-lane or 1x 8-lane)</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>I2C（3）</p></td>
<td class="text-center"><p>≤7</p></td>
<td class="text-center"><p></p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>PDM</p></td>
<td class="text-center"><p>≤1</p></td>
<td class="text-center"><p>8-channel PDM microphone interface</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>SPDIF</p></td>
<td class="text-center"><p>≤1</p></td>
<td class="text-center"><p>Sony Philips Digital Interconnect Format</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>PWM</p></td>
<td class="text-center"><p>≤6</p></td>
<td class="text-center"><p>Timer/PWM Module (TPM)</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>GPIO</p></td>
<td class="text-center"><p>≤111</p></td>
<td class="text-center"><p>General purpose input/output (GPIO) module with interrupt function</p></td>
</tr>
</tbody>
</table>
<p>**Note: **</p>
<ul class="simple">
<li><p><strong>The parameters in the table are the theoretical values of hardware design or CPU;</strong></p></li>
<li><p><strong>“TBD” refers to functions not yet developed;</strong></p></li>
<li><p><strong>UART1, UART2 and UART3 are serial ports for debugging and are not recommended to be used for other functions;</strong></p></li>
<li><p><strong>MIPI has interface multiplexing, which can be selected as: 4-lane MIPI DSI + 4-lane MIPI CSI, or 4-lane MIPI CSI + 4-lane MIPI CSI;</strong></p></li>
<li><p><strong>I2C1 is occupied on the SoM, and the carrier board is not available.</strong></p></li>
</ul>
</section>
<section id="fet-mx9596-c-som-pins-definition">
<h3>2.5 FET-MX9596-C SoM Pins Definition<a class="headerlink" href="#fet-mx9596-c-som-pins-definition" title="Link to this heading"></a></h3>
<section id="fet-mx9596-c-som-pins-schematic">
<h4>2.5.1 FET-MX9596-C SoM Pins Schematic<a class="headerlink" href="#fet-mx9596-c-som-pins-schematic" title="Link to this heading"></a></h4>
<p><img alt="Image" src="_images/1754966460216_e4b92623_9b99_4ab9_8f8b_fdbafb47acb0.png" /></p>
<p><img alt="Image" src="_images/1754966460348_aedf2692_7f7b_42fc_8ad0_742002102852.png" /></p>
<p><img alt="Image" src="_images/1754966460493_540f7120_fd0b_4548_901d_36cdb6823c87.png" /></p>
<p><img alt="Image" src="_images/1754966460591_8fa23fc1_5342_42ef_9658_9f6ca9a43075.png" /></p>
</section>
<section id="fet-mx9596-c-som-pins-description">
<h4>2.5.2 FET-MX9596-C SoM Pins Description<a class="headerlink" href="#fet-mx9596-c-som-pins-description" title="Link to this heading"></a></h4>
<p>When users have multiple functional expansion requirements, they can refer to the user guide “FET-MX9596-C Pin Multiplexing Table”. However, for more detailed information, it is recommended to consult relevant documents, the chip datasheet, and the reference manual.</p>
</section>
</section>
<section id="som-hardware-design-description">
<h3><strong>2.6 SoM Hardware Design Description</strong><a class="headerlink" href="#som-hardware-design-description" title="Link to this heading"></a></h3>
<p><strong>Power Pin</strong></p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p><strong>Function</strong></p></th>
<th class="head"><p><strong>Signal Name</strong></p></th>
<th class="head"><p><strong>I/O</strong></p></th>
<th class="head"><p><strong>Default Function</strong></p></th>
<th class="head"><p><strong>Pin Number</strong></p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Power</p></td>
<td><p>VCC12V_DCIN</p></td>
<td><p>Power Input</p></td>
<td><p>The power supply pin for the SoM is 12V, and the<br />carrier board provides a current of no less than 2.5A.</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p></p></td>
<td><p>VDD_3V3</p></td>
<td><p>Power output</p></td>
<td><p>Used only for carrier board startup and<br />sequencing only, output current capability up to<br />500mA.</p></td>
<td><p>P3_67</p></td>
</tr>
<tr class="row-even"><td><p></p></td>
<td><p>VDD_1V8</p></td>
<td><p>Power output</p></td>
<td><p>Used only for carrier board startup related<br />functions, with maximum output current<br />capacity of 500mA.</p></td>
<td><p>P3_65</p></td>
</tr>
<tr class="row-odd"><td><p></p></td>
<td><p>VDD_SD2_3V3</p></td>
<td><p>Power output</p></td>
<td><p>Only used for power supply of backplane SD<br />card, with maximum output current capacity of<br />500mA</p></td>
<td><p>P3_29</p></td>
</tr>
<tr class="row-even"><td><p></p></td>
<td><p>GND</p></td>
<td><p>Ground</p></td>
<td><p>SoM power ground and signal ground, all GND<br />pins need to be connected</p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
<p><strong>Function Control Pin</strong></p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p><strong>Function</strong></p></th>
<th class="head"><p><strong>Signal Name</strong></p></th>
<th class="head"><p><strong>I/O</strong></p></th>
<th class="head"><p><strong>Default Function</strong></p></th>
<th class="head"><p><strong>Pin Number</strong></p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>CPU reset</p></td>
<td><p>POR_B_1V8</p></td>
<td><p>I/O</p></td>
<td><p>During the startup of the SoM,<br />the signal is output by the PMIC to<br />control the power-on timing of the CPU.<br />After the startup, the signal is pulled down to reset the CPU separately.</p></td>
<td><p>P4_49</p></td>
</tr>
<tr class="row-odd"><td><p>SoM reset</p></td>
<td><p>SYS_RST_B</p></td>
<td><p>I</p></td>
<td><p>Pulling this signal low can power<br />down and reset the SoM.</p></td>
<td><p>P4_51</p></td>
</tr>
<tr class="row-even"><td><p>Power On/Off</p></td>
<td><p>ONOFF</p></td>
<td><p>I</p></td>
<td><p>Low level is valid, long press to turn off,<br />short press to turn on</p></td>
<td><p>P4_47</p></td>
</tr>
<tr class="row-odd"><td><p>Wake up the signal</p></td>
<td><p>BTN_WAKE</p></td>
<td><p>I</p></td>
<td><p>Undeveloped, temporarily unavailable</p></td>
<td><p>P4_53</p></td>
</tr>
<tr class="row-even"><td><p>BOOT start item configuration signal</p></td>
<td><p>UART1_TXD/BT_MODE0   UART2_TXD/BT_MODE1   SAI1_TXFS/BT_MODE2   SAI1_TXD/BT_MODE3</p></td>
<td><p>I/O</p></td>
<td><p>The BOOT startup option configuration signal can<br />also be multiplexed as an interface pin.<br />For details, please refer to the carrier board description section.</p></td>
<td><p>P4_64   P4_60   P4_57   P4_59</p></td>
</tr>
<tr class="row-odd"><td><p>A55 debugging serial port</p></td>
<td><p>UART1_TXD/BT_MODE0   UART1_RXD</p></td>
<td><p>I/O</p></td>
<td><p>Debugging serial port. It is recommended that the<br />user keep the port function.</p></td>
<td><p>P4_64   P4_62</p></td>
</tr>
<tr class="row-even"><td><p>M33 debugging serial port</p></td>
<td><p>UART2_TXD/BT_MODE1   UART2_RXD</p></td>
<td><p>I/O</p></td>
<td><p>Debugging serial port. It is recommended<br />that the user keep the port function.</p></td>
<td><p>P4_60   P4_58</p></td>
</tr>
</tbody>
</table>
<p>FET- MX95xx SoM integrates the power supply, reset monitoring circuit, and storage circuit into a compact module. The required external circuits are very simple. To form a minimal system, only a 12V power supply, as shown in the following figure:</p>
<p><img alt="Image" src="_images/1754966460787_448592b4_9b7b_4008_b5b4_b467d589ae1f.png" /></p>
<p>Please refer to “Appendix IV. for the minimal system schematic diagram However, in most cases, it is recommended to connect some external devices in addition to the minimal system, such as a debugging serial port, image flashing port, otherwise, users can not check whether the system is booted. After completing these steps, additional user-specific functions can be added based on the default interface definitions provided by Forlinx for the SoM.</p>
<p>Please refer to section 3.5 in “Chapter 3. OK-MX9596-C Carrier Board Description” for the peripheral circuits.</p>
</section>
</section>
<section id="ok-mx9596-c-embedded-platform-description">
<h2>3. OK-MX9596-C Embedded Platform Description<a class="headerlink" href="#ok-mx9596-c-embedded-platform-description" title="Link to this heading"></a></h2>
<section id="ok-mx9596-c-development-board-interface-diagram">
<h3>3.1 <strong>OK-MX9596-C Development Board Interface</strong> Diagram<a class="headerlink" href="#ok-mx9596-c-development-board-interface-diagram" title="Link to this heading"></a></h3>
<p>The connection of OK-MX9596-C SoM and the carrier board is board-to-board, and the main interfaces are as follows:</p>
<p><img alt="Image" src="_images/1761202186754_0e29c75a_9753_4fa5_bf18_49e573502195.png" /></p>
</section>
<section id="ok-mx9596-c-som-dimension-diagram">
<h3>3.2 OK-MX9596-C SoM Dimension Diagram<a class="headerlink" href="#ok-mx9596-c-som-dimension-diagram" title="Link to this heading"></a></h3>
<p><img alt="Image" src="_images/1754966462669_f669a6ff_ea69_4e0a_9050_7d28983e0e3e.jpg" /></p>
<p>PCB Size: 130mm × 190mm</p>
<p>Fixed hole size: spacing: 120mm × 180mm, hole diameter: 3.2mm.</p>
<p>Plate making process: thickness 1.6mm, 4-layer PCB.</p>
<p>Power supply voltage: DC 12V.</p>
<p>Two mounting holes with a diameter of 3.2mm are reserved on the carrier board. You can select and install the heat sink according to the site environment. Please add a layer of insulated heat-conducting silicone pad on the contact surface between the heat sink and the core board. The size of the SoM heat sink selected by Forlinx is: 38mm × 38mm × 10mm. There is also a fan on the heat sink to help heat dissipation. See the following figure for more detailed dimensions:</p>
<p><img alt="Image" src="_images/1759127925089_1462c0e8_f21e_4a56_9584_8ffb730e3633.png" /></p>
</section>
<section id="carrier-board-naming-rules">
<h3>3.3 Carrier Board Naming Rules<a class="headerlink" href="#carrier-board-naming-rules" title="Link to this heading"></a></h3>
<p>A - B - C + D E F : G - H</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Field</p></th>
<th class="head"><p>Field Description</p></th>
<th class="head"><p>Value</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>A</p></td>
<td><p>Qualification level</p></td>
<td><p>PC</p></td>
<td><p>Prototype Sample</p></td>
</tr>
<tr class="row-odd"><td><p></p></td>
<td><p></p></td>
<td><p>Blank</p></td>
<td><p>Mass Production</p></td>
</tr>
<tr class="row-even"><td><p>B</p></td>
<td><p>Product line identification</p></td>
<td><p>OK</p></td>
<td><p>Forlinx Embedded development board</p></td>
</tr>
<tr class="row-odd"><td><p>C</p></td>
<td><p>CPU Name</p></td>
<td><p>MX9596</p></td>
<td><p>i.MX9596</p></td>
</tr>
<tr class="row-even"><td><p>-</p></td>
<td><p>Segment Identification</p></td>
<td><p>-</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p>D</p></td>
<td><p>Connection</p></td>
<td><p>Cx</p></td>
<td><p>Board-to-board Connector</p></td>
</tr>
<tr class="row-even"><td><p>+</p></td>
<td><p>Segment Identification</p></td>
<td><p>+</p></td>
<td><p>The configuration parameter section follows this identifier.</p></td>
</tr>
<tr class="row-odd"><td><p>I</p></td>
<td><p>Operating temperature</p></td>
<td><p>I</p></td>
<td><p>-40 to 85℃ Industrial-grade</p></td>
</tr>
<tr class="row-even"><td><p>K</p></td>
<td><p>PCB Version</p></td>
<td><p>11</p></td>
<td><p>V1.1</p></td>
</tr>
<tr class="row-odd"><td><p>xx</p></td>
<td><p>Vx.x</p></td>
<td><p></p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p>:M</p></td>
<td><p>Internal Identification of the Manufacturer</p></td>
<td><p>:X</p></td>
<td><p>This is the internal identification of the<br />manufacturer and has no impact on the use.</p></td>
</tr>
</tbody>
</table>
</section>
<section id="carrier-board-resources">
<h3>3.4 Carrier Board Resources<a class="headerlink" href="#carrier-board-resources" title="Link to this heading"></a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Function</p></th>
<th class="head"><p>Quantity</p></th>
<th class="head"><p>Parameter</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>LVDS</p></td>
<td><p>1</p></td>
<td><p>Supports 2 sets of 4-lane LVDS and 1 set of 8-lane LVDS,<br />up to 1080p 60</p></td>
</tr>
<tr class="row-odd"><td><p>MIPI DSI</p></td>
<td><p>1</p></td>
<td><p>4-chanel, up to 4kp30 or 3840* 1440p60</p></td>
</tr>
<tr class="row-even"><td><p>CAMERA</p></td>
<td><p>1</p></td>
<td><p>MIPI-CSI, with a maximum rate of 2.5g bps, conforming to<br />V1.2 protocol specification (temporarily unavailable)</p></td>
</tr>
<tr class="row-odd"><td><p>Audio</p></td>
<td><p>1</p></td>
<td><p>A four-section headphone stand with dual-channel HP and MIC,<br />and two speaker interfaces</p></td>
</tr>
<tr class="row-even"><td><p>TF Card</p></td>
<td><p>1</p></td>
<td><p>1 x TF card, which can be used for system flashing and<br />supports SD card 3.0 protocol.</p></td>
</tr>
<tr class="row-odd"><td><p>XFI</p></td>
<td><p>1</p></td>
<td><p>10G, led out through optical cage connector</p></td>
</tr>
<tr class="row-even"><td><p>Ethernet</p></td>
<td><p>2</p></td>
<td><p>2 x 10M/100M/1000M network ports, supporting TSN function.</p></td>
</tr>
<tr class="row-odd"><td><p>WiFi/BT</p></td>
<td><p>1</p></td>
<td><p>Onboard AW-CM358SM, 2.4G/5G dual-band Wi-Fi,<br />BT5.0 Wi-Fi function occupies 1 x SDIO interface;<br />BT function occupies 1 x UART interface.</p></td>
</tr>
<tr class="row-even"><td><p>RTC</p></td>
<td><p>1</p></td>
<td><p>On-board CR2032 battery, keep going when power is off</p></td>
</tr>
<tr class="row-odd"><td><p>SPI</p></td>
<td><p>1</p></td>
<td><p>2.0MM 10P pin header led-out, reserved for power,<br />ground and other signals</p></td>
</tr>
<tr class="row-even"><td><p>KEY</p></td>
<td><p>3</p></td>
<td><p>Switch, reset and hibernation key</p></td>
</tr>
<tr class="row-odd"><td><p>LED</p></td>
<td><p>4</p></td>
<td><p>User-defined LED light</p></td>
</tr>
<tr class="row-even"><td><p>4G</p></td>
<td><p>1</p></td>
<td><p>Mini-PCIE interface, adapted to EC20 module with external antenna</p></td>
</tr>
<tr class="row-odd"><td><p>ADC</p></td>
<td><p>8</p></td>
<td><p>12Bit ADC, sampling rate 1MS/s</p></td>
</tr>
<tr class="row-even"><td><p>485</p></td>
<td><p>2</p></td>
<td><p>It is designed according to four levels of protection of static electricity,<br />surge and pulse, with electrical quarantine and automatic transceiver control.</p></td>
</tr>
<tr class="row-odd"><td><p>CAN</p></td>
<td><p>5</p></td>
<td><p>It is designed according to four levels of protection of static electricity,<br />surge and pulse, and has electrical quarantine,<br />which conforms to CAN2.0B protocol specification.</p></td>
</tr>
<tr class="row-even"><td><p>PCIE3.0</p></td>
<td><p>2</p></td>
<td><p>Standard PCIe x1 socket (temporarily unavailable)</p></td>
</tr>
<tr class="row-odd"><td><p>USB2.0</p></td>
<td><p>2</p></td>
<td><p>USB1 is led out by TYPE-C and can be used for flashing.<br />The other USB2 is connected to the 4G module and<br />three USB-A female sockets through HUB expansion.</p></td>
</tr>
<tr class="row-even"><td><p>QSPI FLASH</p></td>
<td><p>1</p></td>
<td><p>Capacity 128M bit</p></td>
</tr>
<tr class="row-odd"><td><p>Debug</p></td>
<td><p>1</p></td>
<td><p>On-board USB to serial port chip, led out via Type-C,<br />which is convenient for laptop debugging.<br />Default baud rate (115200)</p></td>
</tr>
<tr class="row-even"><td><p>JTAG</p></td>
<td><p>1</p></td>
<td><p>Used for debugging, currently untested</p></td>
</tr>
<tr class="row-odd"><td><p>TYPE-C</p></td>
<td><p>1</p></td>
<td><p>USB2.0 is connected to Type-C to be used as a flashing function port,<br />and 2 x USB3.0 are connected to Type-C at the same time</p></td>
</tr>
</tbody>
</table>
<p><strong>Note: The parameters in the table are the theoretical values of hardware design or CPU;</strong></p>
</section>
<section id="ok-mx9596-c-carrier-board-description">
<h3>3.5 OK-MX9596-C Carrier Board Description<a class="headerlink" href="#ok-mx9596-c-carrier-board-description" title="Link to this heading"></a></h3>
<p><strong>Note: In the figure below, if the component tag number is marked with “_ NC”, it means that the component is not welded by default.</strong></p>
<section id="carrier-board-power">
<h4>3.5.1 Carrier Board Power<a class="headerlink" href="#carrier-board-power" title="Link to this heading"></a></h4>
<p>Carrier board power supply is DC 12V, led in through DC-005 socket (P9). VCC_12V power supply passes through an electrostatic protection device, self - recovering fuse, and reverse - connection prevention diode before powering the SoM. It’s then stepped down to VDD_5V by MP8765, VCC_3V3 by MP2147, and VCC_1V8 by RT9013, all controlled by the SoM to power the carrier board.  At the same time, two MP2307 step down VCC_12V to PCIE1_3V3 and PCIE2_3V3 respectively, which are not controlled by SoM and power 2 x PCIE. At the same time, the VCC _ 12V power step down to PCIE1 _ 3V3 and PCIE2 _ 3V3 through two MP2307 respectively. These two power supplies are not controlled by the SoM and supply power to the two PCIE respectively.</p>
<p>The EN pin of the MP8765 is pulled high by the VDD_3V3 output from the SoM, so as to ensure that the VCC_12V is output as VCC_5V through the MP8765, and then VCC_3V3 and VCC_1V8 are output to supply power to each circuit on the carrier board.</p>
<p>This circuit is to ensure that the SoM is powered on first, and followed by the carrier board, so as to prevent the damage to the CPU caused by latch-up effects.</p>
<p><img alt="Image" src="_images/1754966462854_e3d3f736_e3cc_4287_978b_4ab0b38ea3d2.jpg" /></p>
<p><img alt="Image" src="_images/1754966462953_f6509063_f9ff_411b_8a93_3e5f6b65481c.jpg" /></p>
<p><img alt="Image" src="_images/1754966463082_8b45f6dc_f00e_43f3_b0ec_f0e363b8f7ee.jpg" /></p>
</section>
<section id="power-on-off-reset-and-sleep-keys">
<h4>3.5.2 Power On/Off, Reset, and Sleep Keys<a class="headerlink" href="#power-on-off-reset-and-sleep-keys" title="Link to this heading"></a></h4>
<p>K1 at the lower right of the carrier board is the sleep key of the development board. It can put the system into sleep mode in the command line, and the button can wake it up.</p>
<p>K2 is the development board reset key. After pressing it, all the power supplies on the SoM can be turned off, realizing the function of power - off reset for the whole board.</p>
<p>K3 is the power on/off key of the development board. Its function is similar to the power on/off button of a mobile phone. Long - pressing it can achieve turn on/off.</p>
<p><strong>Note: The BTN_WAKE, SYS_RST_B, and ONOFF pins can be left floating when not in use.</strong></p>
<p><img alt="Image" src="_images/1754966463197_5cdbfa7a_0554_4477_9e66_c63886ceaf56.jpg" /></p>
</section>
<section id="boot-configuration">
<h4><strong>3.5.3 Boot Configuration</strong><a class="headerlink" href="#boot-configuration" title="Link to this heading"></a></h4>
<p>It supports multiple flashing and boot modes. Upon power-up or reset, the system reads the boot configuration pins to select the mode. Development board uses UART1_TXD/BT_MODE0, UART2_TXD/BT_MODE1, SAI1_TXFS/BT_MODE2, SAI1_TXD/BT_MODE3 as the system boot configuration pins. Due to the multiplexing relationship with relevant functions, it is necessary to ensure that the actual functional circuits do not affect the startup item circuits. It is recommended to add an analog switch to ensure that the starting item can not be affected by other circuits.</p>
<p>There are 16 states in i.MX95 startup item:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>BOOT_MODE[3:0]</p></th>
<th class="head"><p>BOOT CORE</p></th>
<th class="head"><p>Function</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0000</p></td>
<td><p>Cortex-A55</p></td>
<td><p>Boot from Internal Fuses</p></td>
</tr>
<tr class="row-odd"><td><p>0001</p></td>
<td><p>Cortex-A55</p></td>
<td><p>Serial Downloader(USB1)</p></td>
</tr>
<tr class="row-even"><td><p>0010</p></td>
<td><p>Cortex-A55</p></td>
<td><p>USDHC1 8-bit eMMC 5.1</p></td>
</tr>
<tr class="row-odd"><td><p>0011</p></td>
<td><p>Cortex-A55</p></td>
<td><p>USDHC2 4-bit SD3.0</p></td>
</tr>
<tr class="row-even"><td><p>0100</p></td>
<td><p>Cortex-A55</p></td>
<td><p>FlexSPI Serial NOR</p></td>
</tr>
<tr class="row-odd"><td><p>0101</p></td>
<td><p>Cortex-A55</p></td>
<td><p>FlexSPI Serial NAND 2K page</p></td>
</tr>
<tr class="row-even"><td><p>0110</p></td>
<td><p>Cortex-A55</p></td>
<td><p>FlexSPI Serial NAND 4K page</p></td>
</tr>
<tr class="row-odd"><td><p>0111</p></td>
<td><p>Cortex-A55</p></td>
<td><p>Reserved</p></td>
</tr>
<tr class="row-even"><td><p>1000</p></td>
<td><p>Cortex-M33</p></td>
<td><p>Boot from Internal Fuses</p></td>
</tr>
<tr class="row-odd"><td><p>1001</p></td>
<td><p>Cortex-M33</p></td>
<td><p>Serial Downloader(USB1)</p></td>
</tr>
<tr class="row-even"><td><p>1010</p></td>
<td><p>Cortex-M33</p></td>
<td><p>USDHC1 8-bit eMMC 5.1</p></td>
</tr>
<tr class="row-odd"><td><p>1011</p></td>
<td><p>Cortex-M33</p></td>
<td><p>USDHC2 4-bit SD3.0</p></td>
</tr>
<tr class="row-even"><td><p>1100</p></td>
<td><p>Cortex-M33</p></td>
<td><p>FlexSPI Serial NOR</p></td>
</tr>
<tr class="row-odd"><td><p>1101</p></td>
<td><p>Cortex-M33</p></td>
<td><p>FlexSPI Serial NAND 2K page</p></td>
</tr>
<tr class="row-even"><td><p>1110</p></td>
<td><p>Cortex-M33</p></td>
<td><p>FlexSPI Serial NAND 4K page</p></td>
</tr>
<tr class="row-odd"><td><p>1111</p></td>
<td><p>Cortex-M33</p></td>
<td><p>Reserved</p></td>
</tr>
</tbody>
</table>
<p>Currently, the boot options supported by the SoM include M33 OTG flashing boot, M33 eMMC boot, and M33 TF card boot.</p>
<p>The boot option pins on the SoM feature internal pull-up and pull-down resistors, with a default state of 0001 configured for Cortex-M33 eMMC boot. The boot circuit on the carrier board complements the pull-up and pull-down settings of the SoM, enabling for different boot options switch via a DIP switch on the carrier board.</p>
<p>The system boot configuration switch on the development board is S2: right for on, left for off. System flashing &amp; boot modes are configured as:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>S2:BOOT</p></th>
<th class="head"><p></p></th>
<th class="head"><p>1</p></th>
<th class="head"><p>2</p></th>
<th class="head"><p>3</p></th>
<th class="head"><p>4</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>OTG</p></td>
<td><p>Cortex-A55</p></td>
<td><p>ON</p></td>
<td><p>OFF</p></td>
<td><p>ON</p></td>
<td><p>ON</p></td>
</tr>
<tr class="row-odd"><td><p>eMMC</p></td>
<td><p></p></td>
<td><p>ON</p></td>
<td><p>OFF</p></td>
<td><p>OFF</p></td>
<td><p>OFF</p></td>
</tr>
<tr class="row-even"><td><p>TF Card</p></td>
<td><p></p></td>
<td><p>ON</p></td>
<td><p>OFF</p></td>
<td><p>OFF</p></td>
<td><p>ON</p></td>
</tr>
<tr class="row-odd"><td><p>NCR</p></td>
<td><p></p></td>
<td><p>ON</p></td>
<td><p>ON</p></td>
<td><p>ON</p></td>
<td><p>OFF</p></td>
</tr>
<tr class="row-even"><td><p>NAND2K</p></td>
<td><p></p></td>
<td><p>ON</p></td>
<td><p>ON</p></td>
<td><p>ON</p></td>
<td><p>ON</p></td>
</tr>
<tr class="row-odd"><td><p>NAND4K</p></td>
<td><p></p></td>
<td><p>ON</p></td>
<td><p>ON</p></td>
<td><p>OFF</p></td>
<td><p>OFF</p></td>
</tr>
<tr class="row-even"><td><p>OTG</p></td>
<td><p>Cortex-M33</p></td>
<td><p>OFF</p></td>
<td><p>OFF</p></td>
<td><p>ON</p></td>
<td><p>ON</p></td>
</tr>
<tr class="row-odd"><td><p>eMMC</p></td>
<td><p></p></td>
<td><p>OFF</p></td>
<td><p>OFF</p></td>
<td><p>OFF</p></td>
<td><p>OFF</p></td>
</tr>
<tr class="row-even"><td><p>TF Card</p></td>
<td><p></p></td>
<td><p>OFF</p></td>
<td><p>OFF</p></td>
<td><p>OFF</p></td>
<td><p>ON</p></td>
</tr>
<tr class="row-odd"><td><p>NCR</p></td>
<td><p></p></td>
<td><p>OFF</p></td>
<td><p>ON</p></td>
<td><p>ON</p></td>
<td><p>OFF</p></td>
</tr>
<tr class="row-even"><td><p>NAND2K</p></td>
<td><p></p></td>
<td><p>OFF</p></td>
<td><p>ON</p></td>
<td><p>ON</p></td>
<td><p>ON</p></td>
</tr>
<tr class="row-odd"><td><p>NAND4K</p></td>
<td><p></p></td>
<td><p>OFF</p></td>
<td><p>ON</p></td>
<td><p>OFF</p></td>
<td><p>OFF</p></td>
</tr>
</tbody>
</table>
<p><img alt="Image" src="_images/1754966463298_3367178e_21aa_40c4_a1d3_441daaab05fa.jpg" /></p>
</section>
<section id="debugging-serial-port">
<h4>3.5.4 Debugging Serial Port<a class="headerlink" href="#debugging-serial-port" title="Link to this heading"></a></h4>
<p>The debug serial port is TYPE-C interface. and the XR21V1414 chip is used to convert the three debugging serial ports of Cortex-A55, Cortex-M33 and Cortex-M7 into a set of USB bus for easy use and debugging three cores at the same time.</p>
<p>UART1 is the Cortex-A55 debug serial port, 2-wire, 3.3 V level; UART2 is the Cortex-M33 debug serial port, 2-wire, 3.3 V level; UART3 is the Cortex-M7 debug serial port, 2-wire, 3.3 V level.</p>
<p>The debugging serial port signal of the SoM first passes through a buffer chip and then an adapter chip before reaching the TYPE - C interface. This setup ensures that there is no electrical leakage between the SoM and the carrier board when the debugging serial port is plugged in while the carrier board is unpowered.</p>
<p><img alt="Image" src="_images/1754966463411_f65299dd_bde2_4602_b1df_3a813b6d49ed.jpg" /></p>
<p><img alt="Image" src="_images/1754966463502_27148f51_849e_49cd_b994_503744710d08.jpg" /></p>
</section>
<section id="adc-interface">
<h4><strong>3.5.5 ADC Interface</strong><a class="headerlink" href="#adc-interface" title="Link to this heading"></a></h4>
<p>SoM supports the native 8 x12Bit ADC interface with a sampling rate of 1 Ms/s. The development board is led out via pins with a 2.54 mm pitch and is configured with a slide potentiometer. The ADC acquisition function can be achieved by connecting the middle pin of the slide potentiometer to the ADC pin. Pins 1/2 of P11 are for the middle terminal of the potentiometer. The remaining 8 pins are ADC input pins, marked accordingly on the PCB.</p>
<p><img alt="Image" src="_images/1754966463642_f36ad632_c920_445c_9ad1_a6c1d7ef6a55.jpg" /></p>
</section>
<section id="audio">
<h4>3.5.6 Audio<a class="headerlink" href="#audio" title="Link to this heading"></a></h4>
<p>The development board features: 1 x HP/MIC interface, 1 x onboard MIC interface and 2 x SPEAKER interfaces. The HP/MIC interface uses a four-segment earphone stand to realize recording and playback at the same time; the on-board MIC can directly enabling the recording function; the two SPAKER interfaces are led out through the white terminal block with 2.54 pitch. The earphone has the function of plug detection. When the earphone is plugged in, the playback will automatically switch to the earphone channel, and the SPAKER will not play.</p>
<p>The audio chip NAU88C22 is equipped with a class-D power amplifier output terminal, which can drive two 8Ω speakers with a maximum output power of 1 W. If a larger external power amplifier is required, the signal can only be obtained from the earphone socket, not from the speaker interface.</p>
<ul class="simple">
<li><p><strong>Note:</strong></p></li>
<li><p><strong>The power of the speaker comes from a class-D power amplifier, not a traditional analog power amplifier;</strong></p></li>
<li><p><strong>Each socket should be connected to one speaker. Remember, speaker wires must not be shared, nor should speaker signals be connected to the ground wire.</strong></p></li>
</ul>
<p><img alt="Image" src="_images/1754966463784_d969ab72_268d_45bb_96ff_46b9242a5c8f.jpg" /></p>
<p><img alt="Image" src="_images/1754966463911_3e0efc7a_46cc_4f2b_afd2_8dfc37a02ef6.jpg" /></p>
<p><img alt="Image" src="_images/1754966464062_923c1d18_294e_4f69_b704_452c170ccde3.jpg" /></p>
</section>
<section id="dual-gigabit-ethernet">
<h4><strong>3.5.7 Dual Gigabit Ethernet</strong><a class="headerlink" href="#dual-gigabit-ethernet" title="Link to this heading"></a></h4>
<p>The SoM supports 2 x Gigabit Ethernet interfaces. The development board provides 2 x Gigabit Ethernet interfaces, both of which are connected to the PHY chip RTL8211 in the form of RGMII interfaces. They are led out through RJ45 sockets, namely P37 and P38. The socket model is FC - H021LNL, which has a built - in isolation transformer. Both network ports support the TSN function.</p>
<p><img alt="Image" src="_images/1754966464169_46cd00fb_b43e_4ded_9a6c_eed6b67616a5.jpg" /></p>
<p><img alt="Image" src="_images/1754966464269_da18b468_fb54_43bd_b138_5b14509731a8.jpg" /></p>
<p><img alt="Image" src="_images/1754966464375_4a4ac59e_7955_444c_8147_36861a632c79.jpg" /></p>
<p><img alt="Image" src="_images/1754966464509_26777e98_8a28_40d0_9ef6_4c430ae3d6ad.jpg" /></p>
<p><img alt="Image" src="_images/1754966464653_51eeac47_5448_463b_b39e_c617e291c56e.jpg" /></p>
<p><img alt="Image" src="_images/1754966464785_c6892d68_c057_41a9_a367_2a8ae7a83571.jpg" /></p>
<p>The development board provides a JTAG debugging interface (P22), which is convenient for users to simulate and debug i.MX95.</p>
<p><img alt="Image" src="_images/1754966464934_4e625125_eb65_4fe4_a930_2e37a8d2f56c.jpg" /></p>
</section>
<section id="type-c-interface">
<h4>3.5.9 TYPE-C Interface<a class="headerlink" href="#type-c-interface" title="Link to this heading"></a></h4>
<p>On the carrier board, USB 2.0 is connected to the Type-C interface P32 for flashing, while USB 3.0 is connected via a Type-C interface, which supports reversible plugging and master-slave switch.</p>
<p>In the slave mode, when the master device (such as a computer) is plugged into the TYPE-C socket through a cable, the TYPEC _ PWR _ EN signal cuts off the power supply from the carrier board to the TYPE-C interface, so as to ensure that the 5V from the master device does not conflict with the 5V of the development board; in the master mode, when the slave device is plugged into the TYPE-C socket through the cable, the TYPEC _ PWR _ EN signal turns on the power supply of the carrier board to ensure the normal power supply to the slave device.</p>
<p><img alt="Image" src="_images/1754966465046_a7ca460f_d784_49a0_a826_2ff9b14410e8.jpg" /></p>
<p><img alt="Image" src="_images/1754966465141_cf22a626_4e11_44e5_914f_7f80c01db7d7.jpg" /></p>
</section>
<section id="tf-card-interface">
<h4><strong>3.5.10 TF Card Interface</strong><a class="headerlink" href="#tf-card-interface" title="Link to this heading"></a></h4>
<p>The development board has 1 x TF card interface, uses the SD2 bus, and supports the SD Card 3.0 protocol. The SoM can independently switch the level of the high and low speed cards and manage the power supply. When designing, please use the special power supply pin VDD _ SD2 _ 3V3 of the SoM to supply power to the TF card. It is not recommended to use other power supplies.</p>
<p><img alt="Image" src="_images/1754966465304_c35804da_d6a6_4450_8f18_36814229b3b0.jpg" /></p>
</section>
<section id="rtc-interface">
<h4>3.5.11 RTC Interface<a class="headerlink" href="#rtc-interface" title="Link to this heading"></a></h4>
<p>The development board has a RTC circuit, which is connected to the I2C3 bus. The CR2032 button battery can be used to save the time when the development board is not powered on, and the time will be saved in real time. After the development board is powered on, the existing time will be read from the RTC again and written into the system.</p>
<p><img alt="Image" src="_images/1754966465431_d8e948ec_cfcb_4189_9868_69c94514f625.jpg" /></p>
</section>
<section id="spi-interface">
<h4>3.5.12 SPI Interface<a class="headerlink" href="#spi-interface" title="Link to this heading"></a></h4>
<p>The development board provides an SPI interface, and an SPI3 is led out through the 10P pin P10. In addition, the interface also reserves power, ground and other signals to facilitate the expansion of users.</p>
<p><img alt="Image" src="_images/1754966465558_da877614_53e9_4640_b81f_0c78b79a0cfb.jpg" /></p>
</section>
<section id="mipi-dsi-interface">
<h4>3.5.13 MIPI DSI Interface<a class="headerlink" href="#mipi-dsi-interface" title="Link to this heading"></a></h4>
<p>The SoM supports 4-channel MIPI DSI , and supports 4kp30 or 3840 * 38401440p60 at most. The development board provides a general LCD interface, which can be connected to the MIPI capacitive touch screen produced by our company through a 0.5mm FPC seat P16 with a pitch of 30 P. The LCD interface uses MIPI DSI 4-channel connection with a resolution of 1280 x 800.</p>
<p><img alt="Image" src="_images/1754966465658_c951784f_7ed5_4753_ae3d_0967f4a22aba.jpg" /></p>
</section>
<section id="lvds-interface">
<h4>3.5.14 LVDS Interface<a class="headerlink" href="#lvds-interface" title="Link to this heading"></a></h4>
<p>The development board supports two groups of 4-lane LVDS and one group of 8-lane LVDS, and supports 1080p60 at most. The development board provides a general LCD interface, which can be connected to the LVDS capacitive touch screen produced by Forlinx through a double-row pin socket P15 with a 2.0mm pitch of 38 P.</p>
<p>The SoM controls the 5V power supply of the LVDS through the LVDS _ EN.</p>
<p><img alt="Image" src="_images/1754966465764_d40e24a6_2e75_4886_b100_1d067292cfa0.jpg" /></p>
</section>
<section id="ov13850-mipi-csi-interface">
<h4>3.5.15 OV13850 MIPI CSI Interface<a class="headerlink" href="#ov13850-mipi-csi-interface" title="Link to this heading"></a></h4>
<p>The SoM natively supports 2 x MIPI CSI 4lane channels (multiplexing one channel with MIPI DSI), with a maximum rate of 2.5Gbps. It conforms to the V1.2 protocol specification and can input 1 x 4Kp60 (single channel), 2 x 4Kp30, 4 x1080p60 and 8 x1080p30. The development board features a MIPI CSI function that is led out through a 26PIN FPC connector. This function interface is powered by an independent power supply and supports connection with the Forlinx OV13850 camera module. （Currently, as the manufacturer has not yet enabled the ISP function, this feature is temporarily unavailable.）</p>
<p><img alt="Image" src="_images/1754966465884_2904e25b_1fb4_44a7_b598_89a4dbb6dd69.jpg" /></p>
<p><img alt="Image" src="_images/1754966465983_af3d203e_5342_4520_adc0_b4af2cb259c2.jpg" /></p>
<p><img alt="Image" src="_images/1754966466102_6ce5e1c9_da0c_4c09_a07e_691bb98d3551.jpg" /></p>
</section>
<section id="g-interface">
<h4>3.5.16 4G Interface<a class="headerlink" href="#g-interface" title="Link to this heading"></a></h4>
<p>The development board is equipped with a MINI PCIE interface and has a USB protocol cable, which can support MINI PCIE interface devices that follow the USB protocol, such as 4G modules. By default, the development board comes with the EC20 module, enabling 4G Internet access. This interface is powered by an independent power supply, currently providing 3.3V3A, which can meet the requirements of most modules.</p>
<p><img alt="Image" src="_images/1754966466218_5ff04645_8208_4b09_b898_a11f631480bb.jpg" /></p>
<p><img alt="Image" src="_images/1754966466327_b5fc33db_f71f_446c_b885_043c3fb38459.jpg" /></p>
<p><img alt="Image" src="_images/1754966466445_55dfb907_ac5f_4810_9a25_ecde2e8ada1b.jpg" /></p>
</section>
<section id="usb2-0-hub-interface">
<h4>3.5.17 USB2.0 HUB Interface<a class="headerlink" href="#usb2-0-hub-interface" title="Link to this heading"></a></h4>
<p>The development board uses USB2.0 HUB chip FE1.1S to expand the native USB interface, and uses USB2 bus. After expansion, it is connected to 3 x USB-A sockets and 4G respectively.</p>
<p><img alt="Image" src="_images/1754966466583_19f20da9_c5cf_4953_9bbc_310dc3687cc7.jpg" /></p>
</section>
<section id="interface">
<h4>3.5.18 485 Interface<a class="headerlink" href="#interface" title="Link to this heading"></a></h4>
<p>The development board extends 2 x RS-485 interfaces from the SoM’s serial ports, featuring auto transmit-receive control and protective circuits. It meets national EMC standards (ESD/EFT/SURGE Level 4), ensuring high security. 2 x 485 interfaces are led out through 7PIN terminal P48.</p>
<p><img alt="Image" src="_images/1754966466707_ce74842e_59af_4b30_9e2a_4bdb3bab0489.jpg" /></p>
</section>
<section id="can-interface">
<h4><strong>3.5.19 CAN Interface</strong><a class="headerlink" href="#can-interface" title="Link to this heading"></a></h4>
<p>The development board uses the native CAN FD to lead out 5 x CAN FD interfaces. While complying with the CAN 2.0B protocol specification, a protection circuit has been added. It is designed according to the fourth - level standard of the EMC experiments (ESD/EFT/SURGE) in the national standard, ensuring high safety. 3 x CAN interfaces are led out through 10PIN terminals respectively, and 2 x CAN interfaces are led out through 7 - pin terminals.</p>
<p><img alt="Image" src="_images/1754966466827_1b581b12_7262_4344_b3a9_c1cba76ccd66.jpg" /></p>
<p><img alt="Image" src="_images/1754966467009_23c83b1c_5ec9_434f_be47_96e61c22cfd0.jpg" /></p>
<p><img alt="Image" src="_images/1754966467113_dca2a4b0_f8af_4c86_a0af_801e8e26b816.jpg" /></p>
</section>
<section id="wifi-bt-interface">
<h4>3.5.20 WIFI&amp;BT Interface<a class="headerlink" href="#wifi-bt-interface" title="Link to this heading"></a></h4>
<p>Development board onboard WIFI&amp;BT module set, default welding AW-CM358SM, WLAN: IEEE 802.11 a/b/g/n/ac dual-band WIFI, up to 433.3 Mbps transceiver rate; Bluetooth: Bluetooth 5, up to 3Mbps speed. To enhance signal quality, use a 2.4 &amp; 5GHz dual-band antenna.</p>
<p><img alt="Image" src="_images/1754966467217_b2c10ff2_ff16_43a7_b693_cde33bd3122d.jpg" /></p>
</section>
<section id="pcie3-0">
<h4>3.5.21 PCIE3.0<a class="headerlink" href="#pcie3-0" title="Link to this heading"></a></h4>
<p>The development board supports 2 x PCIE 3.0 X1 interfaces, which are led out through PCIE X1 standard adapter card sockets P35 and P36 to facilitate users to access various PCIE devices. （Currently, as the manufacturer has not yet enabled the Interfaces this feature is temporarily unavailable.）</p>
<p><img alt="Image" src="_images/1754966467338_d55f88cf_59db_466d_a6eb_a4630414f8c8.jpg" /></p>
<p><img alt="Image" src="_images/1754966467460_ea3e9716_f96d_46a1_8e3f_b540156ded08.jpg" /></p>
<p><img alt="Image" src="_images/1754966467578_3c4db63f_5091_48a4_9c30_4e1ac7108866.jpg" /></p>
</section>
<section id="xfi-interface">
<h4>3.5.22 XFI Interface<a class="headerlink" href="#xfi-interface" title="Link to this heading"></a></h4>
<p>The development board supports 1 x XFI-10G interface, which is led out through the optical cage connector P39. Due to the high CPU load at 10G speeds, practical testing requires two cores to share the traffic load for full send capacity, and six cores to share the load for full receive capacity.</p>
<p><img alt="Image" src="_images/1754966467708_b35619ea_5ef6_4983_8c6f_212fb393ddbc.jpg" /></p>
<p><img alt="Image" src="_images/1754966467810_b4941f9b_c35d_4e29_b088_3804200e9b3a.jpg" /></p>
</section>
<section id="user-led-key">
<h4>3.5.23 USER_LED_KEY<a class="headerlink" href="#user-led-key" title="Link to this heading"></a></h4>
<p>The development board integrates the user LED and user buttons together, making it easy for the user to test the GPIO inputs and outputs. It should be noted that when testing the GPIO output function, do not press the key, otherwise the GPIO will be forced to a low level.</p>
<p><img alt="Image" src="_images/1754966467902_5da151d3_2ad0_4eea_bc4f_bb998fedf96f.jpg" /></p>
</section>
<section id="buzzer">
<h4>3.5.24 BUZZER<a class="headerlink" href="#buzzer" title="Link to this heading"></a></h4>
<p>The development board provides a buzzer LS1, and the SoM controls the buzzer through GPIO _ IO37.</p>
<p><img alt="Image" src="_images/1754966467994_18ebb601_15bd_42cf_80e6_e191f83c5c2b.jpg" /></p>
</section>
<section id="qspi-flash">
<h4>3.5.25 QSPI FLASH<a class="headerlink" href="#qspi-flash" title="Link to this heading"></a></h4>
<p>The development board provides 1 x QSPI FLASH interface, and selects NOR FLASH chip W25Q256 with a capacity of 128M bit.</p>
<p><img alt="Image" src="_images/1754966468095_5b944305_6996_48a2_ad7e_6d6ccd4aec24.jpg" /></p>
</section>
<section id="fan-interface">
<h4>3.5.26 FAN Interface<a class="headerlink" href="#fan-interface" title="Link to this heading"></a></h4>
<p>The development board provides a fan power supply interface, and DC 12V supplies power to the fan after passing through a self-recovery fuse and an anti-reverse diode.</p>
<p><img alt="Image" src="_images/1754966468271_8ea80617_9c3d_470f_a1c3_ecac9ddad2ed.jpg" /></p>
</section>
</section>
</section>
<section id="okmx9596-c-development-board-linux-system-whole-machine-power-consumption-table">
<h2>4. OKMX9596-C Development Board Linux System Whole - Machine Power Consumption Table<a class="headerlink" href="#okmx9596-c-development-board-linux-system-whole-machine-power-consumption-table" title="Link to this heading"></a></h2>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head text-center"><p><strong>No.</strong></p></th>
<th class="head text-center"><p><strong>Test Item</strong></p></th>
<th class="head text-center"><p><strong>SoM Power（W）（12V）</strong></p></th>
<th class="head text-center"><p>Development Board Power (including SoM) (W) （12V）</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td class="text-center"><p>1</p></td>
<td class="text-center"><p>No-load starting peak power</p></td>
<td class="text-center"><p>5.24</p></td>
<td class="text-center"><p>9.42</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>2</p></td>
<td class="text-center"><p>No-load standby peak power</p></td>
<td class="text-center"><p>3.62</p></td>
<td class="text-center"><p>7.20</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>3</p></td>
<td class="text-center"><p>RAM pressure + emmc read-write pressure test</p></td>
<td class="text-center"><p>7.24</p></td>
<td class="text-center"><p>10.82</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>4</p></td>
<td class="text-center"><p>7＂ MIPI screen+ 4G+ U disk</p></td>
<td class="text-center"><p>4.06</p></td>
<td class="text-center"><p>11.63</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>5</p></td>
<td class="text-center"><p>10.1＂ LVDS screen+ 4G+ U disk</p></td>
<td class="text-center"><p>4.26</p></td>
<td class="text-center"><p>12.91</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>6</p></td>
<td class="text-center"><p>7＂ MIPI screen +10.1-inch LVDS display (4G)</p></td>
<td class="text-center"><p>4.26</p></td>
<td class="text-center"><p>15.29</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>7</p></td>
<td class="text-center"><p>CPU100%</p></td>
<td class="text-center"><p>4.98</p></td>
<td class="text-center"><p>8.57</p></td>
</tr>
</tbody>
</table>
<p><strong>Note：</strong></p>
<ul class="simple">
<li><p><strong>Test conditions: The SoM configuration is 8GB memory + +64GB eMMC; the 4G module is Quectel EC20, and the screen is an optional product. SoM power supply is 5V and development board is 12V;</strong></p></li>
<li><p><strong>Power consumption is for reference only.</strong></p></li>
</ul>
</section>
<section id="connector-dimension-diagram">
<h2>5. Connector Dimension Diagram<a class="headerlink" href="#connector-dimension-diagram" title="Link to this heading"></a></h2>
<p><strong>Appendix I. Connector Dimensions</strong></p>
<p>SoM Connector Dimension:</p>
<p><img alt="Image" src="_images/1754966472028_f2210896_bfbe_4b2b_8b67_4fafd5d5c60f.png" /></p>
<p>Carrier board Connector Dimension:</p>
<p><img alt="Image" src="_images/1754966472129_4716f764_bd01_4b12_8692_9836d92e3e83.png" /></p>
</section>
<section id="minimum-system-schematic">
<h2>6. Minimum System Schematic<a class="headerlink" href="#minimum-system-schematic" title="Link to this heading"></a></h2>
<p><img alt="Image" src="_images/1754966473551_48216b0b_14d8_4512_a9cf_e222114d2a61.png" /></p>
<p><img alt="Image" src="_images/1754966473662_6ce0b91e_2c99_48a3_b391_0b979732d825.png" /></p>
<p><img alt="Image" src="_images/1754966473750_fa0bffb5_19f0_459f_b442_976f0b6800f5.png" /></p>
<p><img alt="Image" src="_images/1754966473844_3b4eeddc_7364_4765_835c_919a29aedf09.png" /></p>
<p><img alt="Image" src="_images/1754966473919_b73ef461_476d_4652_b014_f3f9c63ce5d4.png" /></p>
<p><img alt="Image" src="_images/1754966473993_d674358d_7308_4c82_b82f_f2139231fb4e.png" /></p>
<p><img alt="Image" src="_images/1754966474074_4e588a1a_c60c_446a_af2e_4e6961584d0f.png" /></p>
<p>The above figure is only a schematic diagram. Please refer to the schematic diagram of the source file for the specific connection. To ensure the normal operation of the SoM, in addition to the VDD12V power supply, system buttons and BOOT, TYPE-C or TF cards are also required for easy system flashing and startup; DEBUG part of the circuit is convenient for confirming whether the system is working properly and for debugging.</p>
</section>
</section>


           </div>
          </div>
          <div class="forlinx-footer-social" style="margin-top: 15px; padding: 0 16px;">
  <div style="display: flex; justify-content: space-between; align-items: center; flex-wrap: wrap;">

    <!-- 左侧版权信息 -->
    <span style="font-size: 14px; color: #444;">
      © <a href="https://www.forlinx.net/" target="_blank" style="color: inherit; text-decoration: none;">Forlinx Embedded</a>
    </span>

    <!-- 右侧社交图标 -->
    <div>
      <a href="https://www.facebook.com/Forlinx-Embedded-177890724336237" target="_blank">
        <i class="fab fa-facebook fa-lg" style="margin: 0 6px; color:#3b5998;"></i>
      </a>
      <a href="https://www.linkedin.com/company/forlinx-embedded-technology-co-ltd/" target="_blank">
        <i class="fab fa-linkedin fa-lg" style="margin: 0 6px; color:#0077b5;"></i>
      </a>
      <a href="https://x.com/ForlinxOfficial" target="_blank">
        <i class="fab fa-x-twitter fa-lg" style="margin: 0 6px; color:#000;"></i>
      </a>
      <a href="https://www.youtube.com/@forlinxembedded" target="_blank">
        <i class="fab fa-youtube fa-lg" style="margin: 0 6px; color:#FF0000;"></i>
      </a>
      <a href="https://github.com/ForlinxEmbedded" target="_blank">
        <i class="fab fa-github fa-lg" style="margin: 0 6px; color:#333;"></i>
      </a>
      <a href="https://www.forlinx.net/" target="_blank">
        <i class="fas fa-globe fa-lg" style="margin: 0 6px; color:#2274A5;"></i>
      </a>
    </div>

  </div>
</div>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>