
 add_fsm_encoding \
       {axi_lite.lite_sm_cs} \
       { }  \
       {{000 000} {001 010} {010 001} {011 011} {100 100} {101 101} }

 add_fsm_encoding \
       {mdio_if.mdio_state} \
       { }  \
       {{0000 0000} {0001 0001} {0010 0010} {0011 0011} {0100 0100} {0101 0101} {0110 1000} {0111 1001} {1000 0110} {1001 0111} {1010 1010} {1011 1011} {1100 1100} }

 add_fsm_encoding \
       {axi_dwidth_converter_v2_1_w_upsizer_pktfifo.mi_state} \
       { }  \
       {{000 000} {001 001} {010 011} {011 010} {100 111} {101 110} {110 100} {111 101} }

 add_fsm_encoding \
       {axi_data_fifo_v2_1_axic_reg_srl_fifo.state} \
       { }  \
       {{00 010} {01 011} {10 000} {11 001} }

 add_fsm_encoding \
       {axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0.state} \
       { }  \
       {{00 010} {01 011} {10 000} {11 001} }

 add_fsm_encoding \
       {axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1.state} \
       { }  \
       {{00 010} {01 011} {10 000} {11 001} }

 add_fsm_encoding \
       {Icache.cache_state} \
       { }  \
       {{0000 0000} {0001 0001} {0010 0010} {0011 0011} {0100 0100} {0101 0101} {0110 0110} {0111 1000} {1000 0111} {1001 1001} }

 add_fsm_encoding \
       {DCache_wb__parameterized0.Using_Victim_Cache.victim_state} \
       { }  \
       {{000 000} {001 001} {010 010} {011 011} {100 100} }

 add_fsm_encoding \
       {mig_7series_v2_2_ddr_phy_oclkdelay_cal.ocal_state_r} \
       { }  \
       {{00000 0000000000000000000010} {00001 0000000000000000000100} {00010 0000000000000000010000} {00011 0000000000000001000000} {00100 0000000000000010000000} {00101 0000000000001000000000} {00110 0000000001000000000000} {00111 0000000000000000100000} {01000 0000000000000100000000} {01001 0100000000000000000000} {01010 0000000010000000000000} {01011 0000000100000000000000} {01100 0000100000000000000000} {01101 0000001000000000000000} {01110 0001000000000000000000} {01111 0000010000000000000000} {10000 0000000000000000001000} {10001 0010000000000000000000} {10010 0000000000100000000000} {10011 0000000000010000000000} {10100 1000000000000000000000} }

 add_fsm_encoding \
       {mig_7series_v2_2_ddr_phy_dqs_found_cal.fine_adj_state_r} \
       { }  \
       {{0000 0000} {0001 0100} {0010 0101} {0011 0001} {0100 0110} {0101 0111} {0110 1000} {0111 1001} {1000 1010} {1001 1011} {1010 1101} {1011 1100} {1100 1110} {1101 0010} {1110 1111} {1111 0011} }

 add_fsm_encoding \
       {mig_7series_v2_2_axi_mc_r_channel.state} \
       { }  \
       {{00 011} {01 010} {10 000} {11 001} }
