###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        69638   # Number of WRITE/WRITEP commands
num_reads_done                 =       494552   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       396765   # Number of read row buffer hits
num_read_cmds                  =       494550   # Number of READ/READP commands
num_writes_done                =        69640   # Number of read requests issued
num_write_row_hits             =        52546   # Number of write row buffer hits
num_act_cmds                   =       115187   # Number of ACT commands
num_pre_cmds                   =       115162   # Number of PRE commands
num_ondemand_pres              =        93630   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9225460   # Cyles of rank active rank.0
rank_active_cycles.1           =      8914244   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       774540   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1085756   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       520910   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7023   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3292   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5940   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5039   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          613   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          381   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          611   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1087   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1192   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18104   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           79   # Write cmd latency (cycles)
write_latency[40-59]           =          149   # Write cmd latency (cycles)
write_latency[60-79]           =          340   # Write cmd latency (cycles)
write_latency[80-99]           =          667   # Write cmd latency (cycles)
write_latency[100-119]         =         1118   # Write cmd latency (cycles)
write_latency[120-139]         =         1900   # Write cmd latency (cycles)
write_latency[140-159]         =         2624   # Write cmd latency (cycles)
write_latency[160-179]         =         3286   # Write cmd latency (cycles)
write_latency[180-199]         =         3407   # Write cmd latency (cycles)
write_latency[200-]            =        56066   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       225607   # Read request latency (cycles)
read_latency[40-59]            =        67641   # Read request latency (cycles)
read_latency[60-79]            =        65951   # Read request latency (cycles)
read_latency[80-99]            =        26113   # Read request latency (cycles)
read_latency[100-119]          =        19632   # Read request latency (cycles)
read_latency[120-139]          =        15377   # Read request latency (cycles)
read_latency[140-159]          =         9119   # Read request latency (cycles)
read_latency[160-179]          =         7088   # Read request latency (cycles)
read_latency[180-199]          =         5760   # Read request latency (cycles)
read_latency[200-]             =        52262   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.47633e+08   # Write energy
read_energy                    =  1.99403e+09   # Read energy
act_energy                     =  3.15152e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.71779e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.21163e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.75669e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.56249e+09   # Active standby energy rank.1
average_read_latency           =      95.3037   # Average read request latency (cycles)
average_interarrival           =       17.724   # Average request interarrival latency (cycles)
total_energy                   =  1.55736e+10   # Total energy (pJ)
average_power                  =      1557.36   # Average power (mW)
average_bandwidth              =      4.81444   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        85405   # Number of WRITE/WRITEP commands
num_reads_done                 =       584757   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       467831   # Number of read row buffer hits
num_read_cmds                  =       584752   # Number of READ/READP commands
num_writes_done                =        85408   # Number of read requests issued
num_write_row_hits             =        59821   # Number of write row buffer hits
num_act_cmds                   =       143064   # Number of ACT commands
num_pre_cmds                   =       143034   # Number of PRE commands
num_ondemand_pres              =       119146   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9048336   # Cyles of rank active rank.0
rank_active_cycles.1           =      9001788   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       951664   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       998212   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       629141   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5042   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3451   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6265   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4465   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          509   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          384   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          649   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1134   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1129   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17996   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           80   # Write cmd latency (cycles)
write_latency[40-59]           =           93   # Write cmd latency (cycles)
write_latency[60-79]           =          237   # Write cmd latency (cycles)
write_latency[80-99]           =          513   # Write cmd latency (cycles)
write_latency[100-119]         =          905   # Write cmd latency (cycles)
write_latency[120-139]         =         1648   # Write cmd latency (cycles)
write_latency[140-159]         =         2447   # Write cmd latency (cycles)
write_latency[160-179]         =         3091   # Write cmd latency (cycles)
write_latency[180-199]         =         3482   # Write cmd latency (cycles)
write_latency[200-]            =        72908   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       229455   # Read request latency (cycles)
read_latency[40-59]            =        79439   # Read request latency (cycles)
read_latency[60-79]            =        76817   # Read request latency (cycles)
read_latency[80-99]            =        34684   # Read request latency (cycles)
read_latency[100-119]          =        25871   # Read request latency (cycles)
read_latency[120-139]          =        20877   # Read request latency (cycles)
read_latency[140-159]          =        13843   # Read request latency (cycles)
read_latency[160-179]          =        10500   # Read request latency (cycles)
read_latency[180-199]          =         8495   # Read request latency (cycles)
read_latency[200-]             =        84771   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.26342e+08   # Write energy
read_energy                    =  2.35772e+09   # Read energy
act_energy                     =  3.91423e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.56799e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.79142e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.64616e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.61712e+09   # Active standby energy rank.1
average_read_latency           =      124.211   # Average read request latency (cycles)
average_interarrival           =      14.9213   # Average request interarrival latency (cycles)
total_energy                   =  1.60794e+10   # Total energy (pJ)
average_power                  =      1607.94   # Average power (mW)
average_bandwidth              =      5.71874   # Average bandwidth
