Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 23ff4e4164dc4e279258c0a10c926156 --debug typical --relax -L xil_defaultlib -L secureip --snapshot casc_tb_behav xil_defaultlib.casc_tb -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.four_bit_cla [four_bit_cla_default]
Compiling architecture behavioral of entity xil_defaultlib.four_bit_claa [four_bit_claa_default]
Compiling architecture behavioral of entity xil_defaultlib.sixteen_bit_casc [sixteen_bit_casc_default]
Compiling architecture behavioral of entity xil_defaultlib.casc_tb
Built simulation snapshot casc_tb_behav
