# TCL File Generated by Component Editor 18.0
# Fri Mar 27 14:37:38 MDT 2020
# DO NOT MODIFY


# 
# FE_CPLD_Microphone_Encoder_Decoder "FE_CPLD_Microphone_Encoder_Decoder" v1.0
#  2020.03.27.14:37:38
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module FE_CPLD_Microphone_Encoder_Decoder
# 
set_module_property DESCRIPTION ""
set_module_property NAME FE_CPLD_Microphone_Encoder_Decoder
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME FE_CPLD_Microphone_Encoder_Decoder
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property GROUP "FPGA Open Speech Tools"

# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL FE_CPLD_Microphone_Encoder_Decoder
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file FE_CPLD_Microphone_Encoder_Decoder.vhd VHDL PATH FE_CPLD_Microphone_Encoder_Decoder.vhd TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter avalon_data_width INTEGER 32 ""
set_parameter_property avalon_data_width DEFAULT_VALUE 32
set_parameter_property avalon_data_width DISPLAY_NAME avalon_data_width
set_parameter_property avalon_data_width TYPE INTEGER
set_parameter_property avalon_data_width UNITS None
set_parameter_property avalon_data_width ALLOWED_RANGES -2147483648:2147483647
set_parameter_property avalon_data_width DESCRIPTION ""
set_parameter_property avalon_data_width HDL_PARAMETER true
add_parameter mic_data_width INTEGER 24
set_parameter_property mic_data_width DEFAULT_VALUE 24
set_parameter_property mic_data_width DISPLAY_NAME mic_data_width
set_parameter_property mic_data_width TYPE INTEGER
set_parameter_property mic_data_width UNITS None
set_parameter_property mic_data_width ALLOWED_RANGES -2147483648:2147483647
set_parameter_property mic_data_width HDL_PARAMETER true
add_parameter bme_data_width INTEGER 96 ""
set_parameter_property bme_data_width DEFAULT_VALUE 96
set_parameter_property bme_data_width DISPLAY_NAME bme_data_width
set_parameter_property bme_data_width TYPE INTEGER
set_parameter_property bme_data_width UNITS None
set_parameter_property bme_data_width ALLOWED_RANGES -2147483648:2147483647
set_parameter_property bme_data_width DESCRIPTION ""
set_parameter_property bme_data_width HDL_PARAMETER true
add_parameter rgb_data_width INTEGER 16
set_parameter_property rgb_data_width DEFAULT_VALUE 16
set_parameter_property rgb_data_width DISPLAY_NAME rgb_data_width
set_parameter_property rgb_data_width TYPE INTEGER
set_parameter_property rgb_data_width UNITS None
set_parameter_property rgb_data_width ALLOWED_RANGES -2147483648:2147483647
set_parameter_property rgb_data_width HDL_PARAMETER true
add_parameter cfg_data_width INTEGER 16
set_parameter_property cfg_data_width DEFAULT_VALUE 16
set_parameter_property cfg_data_width DISPLAY_NAME cfg_data_width
set_parameter_property cfg_data_width TYPE INTEGER
set_parameter_property cfg_data_width UNITS None
set_parameter_property cfg_data_width ALLOWED_RANGES -2147483648:2147483647
set_parameter_property cfg_data_width HDL_PARAMETER true
add_parameter ch_width INTEGER 4
set_parameter_property ch_width DEFAULT_VALUE 4
set_parameter_property ch_width DISPLAY_NAME ch_width
set_parameter_property ch_width TYPE INTEGER
set_parameter_property ch_width UNITS None
set_parameter_property ch_width ALLOWED_RANGES -2147483648:2147483647
set_parameter_property ch_width HDL_PARAMETER true
add_parameter n_mics INTEGER 16
set_parameter_property n_mics DEFAULT_VALUE 16
set_parameter_property n_mics DISPLAY_NAME n_mics
set_parameter_property n_mics TYPE INTEGER
set_parameter_property n_mics UNITS None
set_parameter_property n_mics ALLOWED_RANGES -2147483648:2147483647
set_parameter_property n_mics HDL_PARAMETER true


# 
# display items
# 


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock sys_clk
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset_n reset_n Input 1


# 
# connection point LED_output
# 
add_interface LED_output conduit end
set_interface_property LED_output associatedClock serial_clk
set_interface_property LED_output associatedReset reset
set_interface_property LED_output ENABLED true
set_interface_property LED_output EXPORT_OF ""
set_interface_property LED_output PORT_NAME_MAP ""
set_interface_property LED_output CMSIS_SVD_VARIABLES ""
set_interface_property LED_output SVD_ADDRESS_GROUP ""

add_interface_port LED_output led_sd led_sd Output 1
add_interface_port LED_output led_ws led_ws Output 1


# 
# connection point RJ45_Interface
# 
add_interface RJ45_Interface conduit end
set_interface_property RJ45_Interface associatedClock serial_clk
set_interface_property RJ45_Interface associatedReset reset
set_interface_property RJ45_Interface ENABLED true
set_interface_property RJ45_Interface EXPORT_OF ""
set_interface_property RJ45_Interface PORT_NAME_MAP ""
set_interface_property RJ45_Interface CMSIS_SVD_VARIABLES ""
set_interface_property RJ45_Interface SVD_ADDRESS_GROUP ""

add_interface_port RJ45_Interface serial_data_in serial_data_in Input 1
add_interface_port RJ45_Interface serial_data_out serial_data_out Output 1


# 
# connection point sys_clk
# 
add_interface sys_clk clock end
set_interface_property sys_clk clockRate 0
set_interface_property sys_clk ENABLED true
set_interface_property sys_clk EXPORT_OF ""
set_interface_property sys_clk PORT_NAME_MAP ""
set_interface_property sys_clk CMSIS_SVD_VARIABLES ""
set_interface_property sys_clk SVD_ADDRESS_GROUP ""

add_interface_port sys_clk sys_clk clk Input 1


# 
# connection point mic_input
# 
add_interface mic_input avalon_streaming end
set_interface_property mic_input associatedClock sys_clk
set_interface_property mic_input associatedReset reset
set_interface_property mic_input dataBitsPerSymbol 32
set_interface_property mic_input errorDescriptor ""
set_interface_property mic_input firstSymbolInHighOrderBits true
set_interface_property mic_input maxChannel 0
set_interface_property mic_input readyLatency 0
set_interface_property mic_input ENABLED true
set_interface_property mic_input EXPORT_OF ""
set_interface_property mic_input PORT_NAME_MAP ""
set_interface_property mic_input CMSIS_SVD_VARIABLES ""
set_interface_property mic_input SVD_ADDRESS_GROUP ""

add_interface_port mic_input mic_input_data data Input avalon_data_width
add_interface_port mic_input mic_input_channel channel Input ch_width
add_interface_port mic_input mic_input_error error Input 2
add_interface_port mic_input mic_input_valid valid Input 1


# 
# connection point rgb_output
# 
add_interface rgb_output avalon_streaming start
set_interface_property rgb_output associatedClock sys_clk
set_interface_property rgb_output associatedReset reset
set_interface_property rgb_output dataBitsPerSymbol 16
set_interface_property rgb_output errorDescriptor ""
set_interface_property rgb_output firstSymbolInHighOrderBits true
set_interface_property rgb_output maxChannel 0
set_interface_property rgb_output readyLatency 0
set_interface_property rgb_output ENABLED true
set_interface_property rgb_output EXPORT_OF ""
set_interface_property rgb_output PORT_NAME_MAP ""
set_interface_property rgb_output CMSIS_SVD_VARIABLES ""
set_interface_property rgb_output SVD_ADDRESS_GROUP ""

add_interface_port rgb_output rgb_out_data data Output rgb_data_width
add_interface_port rgb_output rgb_out_error error Output 2
add_interface_port rgb_output rgb_out_valid valid Output 1


# 
# connection point cfg_output
# 
add_interface cfg_output avalon_streaming start
set_interface_property cfg_output associatedClock sys_clk
set_interface_property cfg_output associatedReset reset
set_interface_property cfg_output dataBitsPerSymbol 16
set_interface_property cfg_output errorDescriptor ""
set_interface_property cfg_output firstSymbolInHighOrderBits true
set_interface_property cfg_output maxChannel 0
set_interface_property cfg_output readyLatency 0
set_interface_property cfg_output ENABLED true
set_interface_property cfg_output EXPORT_OF ""
set_interface_property cfg_output PORT_NAME_MAP ""
set_interface_property cfg_output CMSIS_SVD_VARIABLES ""
set_interface_property cfg_output SVD_ADDRESS_GROUP ""

add_interface_port cfg_output cfg_out_data data Output cfg_data_width
add_interface_port cfg_output cfg_out_error error Output 2
add_interface_port cfg_output cfg_out_valid valid Output 1


# 
# connection point bme_input
# 
add_interface bme_input avalon_streaming end
set_interface_property bme_input associatedClock sys_clk
set_interface_property bme_input associatedReset reset
set_interface_property bme_input dataBitsPerSymbol 32
set_interface_property bme_input errorDescriptor ""
set_interface_property bme_input firstSymbolInHighOrderBits true
set_interface_property bme_input maxChannel 0
set_interface_property bme_input readyLatency 0
set_interface_property bme_input ENABLED true
set_interface_property bme_input EXPORT_OF ""
set_interface_property bme_input PORT_NAME_MAP ""
set_interface_property bme_input CMSIS_SVD_VARIABLES ""
set_interface_property bme_input SVD_ADDRESS_GROUP ""

add_interface_port bme_input bme_input_data data Input bme_data_width
add_interface_port bme_input bme_input_error error Input 2
add_interface_port bme_input bme_input_valid valid Input 1


# 
# connection point control_conduit
# 
add_interface control_conduit conduit end
set_interface_property control_conduit associatedClock ""
set_interface_property control_conduit associatedReset reset
set_interface_property control_conduit ENABLED true
set_interface_property control_conduit EXPORT_OF ""
set_interface_property control_conduit PORT_NAME_MAP ""
set_interface_property control_conduit CMSIS_SVD_VARIABLES ""
set_interface_property control_conduit SVD_ADDRESS_GROUP ""

add_interface_port control_conduit busy_out busy_out Output 1


# 
# connection point serial_clk
# 
add_interface serial_clk clock end
set_interface_property serial_clk clockRate 0
set_interface_property serial_clk ENABLED true
set_interface_property serial_clk EXPORT_OF ""
set_interface_property serial_clk PORT_NAME_MAP ""
set_interface_property serial_clk CMSIS_SVD_VARIABLES ""
set_interface_property serial_clk SVD_ADDRESS_GROUP ""

add_interface_port serial_clk serial_clk_in clk Input 1

