Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Apr  5 23:47:49 2022
| Host         : DESKTOP-JYOUSHIKI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sistema_timing_summary_routed.rpt -pb sistema_timing_summary_routed.pb -rpx sistema_timing_summary_routed.rpx -warn_on_violation
| Design       : sistema
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.896        0.000                      0                   42        0.166        0.000                      0                   42        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.896        0.000                      0                   42        0.166        0.000                      0                   42        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 driver/CuentaH_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/CuentaV_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.021ns (26.712%)  route 2.801ns (73.288%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.626     5.147    driver/CLK
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.478     5.625 f  driver/CuentaH_reg[3]/Q
                         net (fo=7, routed)           1.153     6.778    driver/X[3]
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.295     7.073 f  driver/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.496     7.569    driver/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.693 f  driver/CuentaH[9]_i_3/O
                         net (fo=10, routed)          0.612     8.305    driver/CuentaH[9]_i_3_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I2_O)        0.124     8.429 r  driver/CuentaV[9]_i_1/O
                         net (fo=10, routed)          0.541     8.970    driver/CuentaV[9]_i_1_n_0
    SLICE_X4Y28          FDCE                                         r  driver/CuentaV_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.505    14.846    driver/CLK
    SLICE_X4Y28          FDCE                                         r  driver/CuentaV_reg[0]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X4Y28          FDCE (Setup_fdce_C_CE)      -0.205    14.866    driver/CuentaV_reg[0]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 driver/CuentaH_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/CuentaV_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.021ns (26.712%)  route 2.801ns (73.288%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.626     5.147    driver/CLK
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.478     5.625 f  driver/CuentaH_reg[3]/Q
                         net (fo=7, routed)           1.153     6.778    driver/X[3]
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.295     7.073 f  driver/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.496     7.569    driver/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.693 f  driver/CuentaH[9]_i_3/O
                         net (fo=10, routed)          0.612     8.305    driver/CuentaH[9]_i_3_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I2_O)        0.124     8.429 r  driver/CuentaV[9]_i_1/O
                         net (fo=10, routed)          0.541     8.970    driver/CuentaV[9]_i_1_n_0
    SLICE_X4Y28          FDCE                                         r  driver/CuentaV_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.505    14.846    driver/CLK
    SLICE_X4Y28          FDCE                                         r  driver/CuentaV_reg[2]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X4Y28          FDCE (Setup_fdce_C_CE)      -0.205    14.866    driver/CuentaV_reg[2]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 driver/CuentaH_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/CuentaV_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.021ns (26.712%)  route 2.801ns (73.288%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.626     5.147    driver/CLK
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.478     5.625 f  driver/CuentaH_reg[3]/Q
                         net (fo=7, routed)           1.153     6.778    driver/X[3]
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.295     7.073 f  driver/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.496     7.569    driver/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.693 f  driver/CuentaH[9]_i_3/O
                         net (fo=10, routed)          0.612     8.305    driver/CuentaH[9]_i_3_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I2_O)        0.124     8.429 r  driver/CuentaV[9]_i_1/O
                         net (fo=10, routed)          0.541     8.970    driver/CuentaV[9]_i_1_n_0
    SLICE_X4Y28          FDCE                                         r  driver/CuentaV_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.505    14.846    driver/CLK
    SLICE_X4Y28          FDCE                                         r  driver/CuentaV_reg[3]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X4Y28          FDCE (Setup_fdce_C_CE)      -0.205    14.866    driver/CuentaV_reg[3]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 driver/CuentaH_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/CuentaV_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 1.021ns (28.104%)  route 2.612ns (71.896%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.626     5.147    driver/CLK
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.478     5.625 f  driver/CuentaH_reg[3]/Q
                         net (fo=7, routed)           1.153     6.778    driver/X[3]
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.295     7.073 f  driver/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.496     7.569    driver/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.693 f  driver/CuentaH[9]_i_3/O
                         net (fo=10, routed)          0.612     8.305    driver/CuentaH[9]_i_3_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I2_O)        0.124     8.429 r  driver/CuentaV[9]_i_1/O
                         net (fo=10, routed)          0.352     8.780    driver/CuentaV[9]_i_1_n_0
    SLICE_X5Y28          FDCE                                         r  driver/CuentaV_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.505    14.846    driver/CLK
    SLICE_X5Y28          FDCE                                         r  driver/CuentaV_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y28          FDCE (Setup_fdce_C_CE)      -0.205    14.866    driver/CuentaV_reg[1]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 driver/CuentaH_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/CuentaV_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 1.021ns (28.104%)  route 2.612ns (71.896%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.626     5.147    driver/CLK
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.478     5.625 f  driver/CuentaH_reg[3]/Q
                         net (fo=7, routed)           1.153     6.778    driver/X[3]
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.295     7.073 f  driver/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.496     7.569    driver/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.693 f  driver/CuentaH[9]_i_3/O
                         net (fo=10, routed)          0.612     8.305    driver/CuentaH[9]_i_3_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I2_O)        0.124     8.429 r  driver/CuentaV[9]_i_1/O
                         net (fo=10, routed)          0.352     8.780    driver/CuentaV[9]_i_1_n_0
    SLICE_X5Y28          FDCE                                         r  driver/CuentaV_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.505    14.846    driver/CLK
    SLICE_X5Y28          FDCE                                         r  driver/CuentaV_reg[6]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y28          FDCE (Setup_fdce_C_CE)      -0.205    14.866    driver/CuentaV_reg[6]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 driver/CuentaH_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/CuentaV_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 1.021ns (28.104%)  route 2.612ns (71.896%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.626     5.147    driver/CLK
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.478     5.625 f  driver/CuentaH_reg[3]/Q
                         net (fo=7, routed)           1.153     6.778    driver/X[3]
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.295     7.073 f  driver/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.496     7.569    driver/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.693 f  driver/CuentaH[9]_i_3/O
                         net (fo=10, routed)          0.612     8.305    driver/CuentaH[9]_i_3_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I2_O)        0.124     8.429 r  driver/CuentaV[9]_i_1/O
                         net (fo=10, routed)          0.352     8.780    driver/CuentaV[9]_i_1_n_0
    SLICE_X5Y28          FDCE                                         r  driver/CuentaV_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.505    14.846    driver/CLK
    SLICE_X5Y28          FDCE                                         r  driver/CuentaV_reg[7]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y28          FDCE (Setup_fdce_C_CE)      -0.205    14.866    driver/CuentaV_reg[7]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 driver/CuentaH_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/CuentaV_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 1.021ns (28.104%)  route 2.612ns (71.896%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.626     5.147    driver/CLK
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.478     5.625 f  driver/CuentaH_reg[3]/Q
                         net (fo=7, routed)           1.153     6.778    driver/X[3]
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.295     7.073 f  driver/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.496     7.569    driver/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.693 f  driver/CuentaH[9]_i_3/O
                         net (fo=10, routed)          0.612     8.305    driver/CuentaH[9]_i_3_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I2_O)        0.124     8.429 r  driver/CuentaV[9]_i_1/O
                         net (fo=10, routed)          0.352     8.780    driver/CuentaV[9]_i_1_n_0
    SLICE_X5Y28          FDCE                                         r  driver/CuentaV_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.505    14.846    driver/CLK
    SLICE_X5Y28          FDCE                                         r  driver/CuentaV_reg[8]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y28          FDCE (Setup_fdce_C_CE)      -0.205    14.866    driver/CuentaV_reg[8]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 driver/CuentaH_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/CuentaV_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 1.021ns (28.041%)  route 2.620ns (71.959%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.626     5.147    driver/CLK
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.478     5.625 f  driver/CuentaH_reg[3]/Q
                         net (fo=7, routed)           1.153     6.778    driver/X[3]
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.295     7.073 f  driver/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.496     7.569    driver/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.693 f  driver/CuentaH[9]_i_3/O
                         net (fo=10, routed)          0.612     8.305    driver/CuentaH[9]_i_3_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I2_O)        0.124     8.429 r  driver/CuentaV[9]_i_1/O
                         net (fo=10, routed)          0.360     8.788    driver/CuentaV[9]_i_1_n_0
    SLICE_X3Y28          FDCE                                         r  driver/CuentaV_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.507    14.848    driver/CLK
    SLICE_X3Y28          FDCE                                         r  driver/CuentaV_reg[4]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y28          FDCE (Setup_fdce_C_CE)      -0.205    14.882    driver/CuentaV_reg[4]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 driver/CuentaH_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/CuentaV_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 1.021ns (28.041%)  route 2.620ns (71.959%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.626     5.147    driver/CLK
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.478     5.625 f  driver/CuentaH_reg[3]/Q
                         net (fo=7, routed)           1.153     6.778    driver/X[3]
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.295     7.073 f  driver/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.496     7.569    driver/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.693 f  driver/CuentaH[9]_i_3/O
                         net (fo=10, routed)          0.612     8.305    driver/CuentaH[9]_i_3_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I2_O)        0.124     8.429 r  driver/CuentaV[9]_i_1/O
                         net (fo=10, routed)          0.360     8.788    driver/CuentaV[9]_i_1_n_0
    SLICE_X3Y28          FDCE                                         r  driver/CuentaV_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.507    14.848    driver/CLK
    SLICE_X3Y28          FDCE                                         r  driver/CuentaV_reg[5]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y28          FDCE (Setup_fdce_C_CE)      -0.205    14.882    driver/CuentaV_reg[5]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 driver/CuentaH_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/CuentaV_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 1.021ns (28.041%)  route 2.620ns (71.959%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.626     5.147    driver/CLK
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.478     5.625 f  driver/CuentaH_reg[3]/Q
                         net (fo=7, routed)           1.153     6.778    driver/X[3]
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.295     7.073 f  driver/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.496     7.569    driver/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.693 f  driver/CuentaH[9]_i_3/O
                         net (fo=10, routed)          0.612     8.305    driver/CuentaH[9]_i_3_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I2_O)        0.124     8.429 r  driver/CuentaV[9]_i_1/O
                         net (fo=10, routed)          0.360     8.788    driver/CuentaV[9]_i_1_n_0
    SLICE_X3Y28          FDCE                                         r  driver/CuentaV_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.507    14.848    driver/CLK
    SLICE_X3Y28          FDCE                                         r  driver/CuentaV_reg[9]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y28          FDCE (Setup_fdce_C_CE)      -0.205    14.882    driver/CuentaV_reg[9]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  6.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 driver/CuentaV_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/CuentaV_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.566%)  route 0.085ns (31.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.583     1.466    driver/CLK
    SLICE_X4Y28          FDCE                                         r  driver/CuentaV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  driver/CuentaV_reg[0]/Q
                         net (fo=8, routed)           0.085     1.692    driver/Y[0]
    SLICE_X5Y28          LUT3 (Prop_lut3_I2_O)        0.045     1.737 r  driver/CuentaV[1]_i_1/O
                         net (fo=1, routed)           0.000     1.737    driver/CuentaV[1]
    SLICE_X5Y28          FDCE                                         r  driver/CuentaV_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.852     1.979    driver/CLK
    SLICE_X5Y28          FDCE                                         r  driver/CuentaV_reg[1]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X5Y28          FDCE (Hold_fdce_C_D)         0.092     1.571    driver/CuentaV_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 driver/CuentaV_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/CuentaV_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.548%)  route 0.099ns (30.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.583     1.466    driver/CLK
    SLICE_X5Y28          FDCE                                         r  driver/CuentaV_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.128     1.594 r  driver/CuentaV_reg[7]/Q
                         net (fo=9, routed)           0.099     1.694    driver/Y[7]
    SLICE_X5Y28          LUT6 (Prop_lut6_I3_O)        0.099     1.793 r  driver/CuentaV[8]_i_1/O
                         net (fo=1, routed)           0.000     1.793    driver/CuentaV[8]
    SLICE_X5Y28          FDCE                                         r  driver/CuentaV_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.852     1.979    driver/CLK
    SLICE_X5Y28          FDCE                                         r  driver/CuentaV_reg[8]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X5Y28          FDCE (Hold_fdce_C_D)         0.092     1.558    driver/CuentaV_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 driver/CuentaH_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/CuentaH_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.375%)  route 0.183ns (49.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.587     1.470    driver/CLK
    SLICE_X3Y30          FDCE                                         r  driver/CuentaH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  driver/CuentaH_reg[1]/Q
                         net (fo=9, routed)           0.183     1.794    driver/X[1]
    SLICE_X2Y30          LUT6 (Prop_lut6_I2_O)        0.045     1.839 r  driver/CuentaH[4]_i_1/O
                         net (fo=1, routed)           0.000     1.839    driver/CuentaH[4]
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.856     1.983    driver/CLK
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[4]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.121     1.604    driver/CuentaH_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 driver/CuentaV_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/CuentaV_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.372%)  route 0.186ns (49.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.583     1.466    driver/CLK
    SLICE_X5Y28          FDCE                                         r  driver/CuentaV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  driver/CuentaV_reg[1]/Q
                         net (fo=8, routed)           0.186     1.793    driver/Y[1]
    SLICE_X4Y28          LUT5 (Prop_lut5_I3_O)        0.048     1.841 r  driver/CuentaV[3]_i_1/O
                         net (fo=1, routed)           0.000     1.841    driver/CuentaV[3]
    SLICE_X4Y28          FDCE                                         r  driver/CuentaV_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.852     1.979    driver/CLK
    SLICE_X4Y28          FDCE                                         r  driver/CuentaV_reg[3]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X4Y28          FDCE (Hold_fdce_C_D)         0.107     1.586    driver/CuentaV_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 driver/CuentaV_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/CuentaV_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.972%)  route 0.186ns (50.028%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.583     1.466    driver/CLK
    SLICE_X5Y28          FDCE                                         r  driver/CuentaV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  driver/CuentaV_reg[1]/Q
                         net (fo=8, routed)           0.186     1.793    driver/Y[1]
    SLICE_X4Y28          LUT4 (Prop_lut4_I3_O)        0.045     1.838 r  driver/CuentaV[2]_i_1/O
                         net (fo=1, routed)           0.000     1.838    driver/CuentaV[2]
    SLICE_X4Y28          FDCE                                         r  driver/CuentaV_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.852     1.979    driver/CLK
    SLICE_X4Y28          FDCE                                         r  driver/CuentaV_reg[2]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X4Y28          FDCE (Hold_fdce_C_D)         0.091     1.570    driver/CuentaV_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 driver/CuentaH_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/CuentaH_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.067%)  route 0.178ns (48.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.587     1.470    driver/CLK
    SLICE_X3Y30          FDCE                                         r  driver/CuentaH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  driver/CuentaH_reg[1]/Q
                         net (fo=9, routed)           0.178     1.789    driver/X[1]
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.045     1.834 r  driver/CuentaH[0]_i_1/O
                         net (fo=1, routed)           0.000     1.834    driver/CuentaH[0]
    SLICE_X3Y30          FDCE                                         r  driver/CuentaH_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.856     1.983    driver/CLK
    SLICE_X3Y30          FDCE                                         r  driver/CuentaH_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y30          FDCE (Hold_fdce_C_D)         0.092     1.562    driver/CuentaH_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 driver/CuentaV_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/CuentaV_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.569%)  route 0.189ns (50.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.585     1.468    driver/CLK
    SLICE_X3Y28          FDCE                                         r  driver/CuentaV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  driver/CuentaV_reg[4]/Q
                         net (fo=5, routed)           0.189     1.798    driver/Y[4]
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.045     1.843 r  driver/CuentaV[4]_i_1/O
                         net (fo=1, routed)           0.000     1.843    driver/CuentaV[4]
    SLICE_X3Y28          FDCE                                         r  driver/CuentaV_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.854     1.981    driver/CLK
    SLICE_X3Y28          FDCE                                         r  driver/CuentaV_reg[4]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y28          FDCE (Hold_fdce_C_D)         0.092     1.560    driver/CuentaV_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 driver/CuentaH_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/CuentaH_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.428%)  route 0.190ns (50.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.587     1.470    driver/CLK
    SLICE_X3Y30          FDCE                                         r  driver/CuentaH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  driver/CuentaH_reg[1]/Q
                         net (fo=9, routed)           0.190     1.801    driver/X[1]
    SLICE_X3Y30          LUT3 (Prop_lut3_I1_O)        0.045     1.846 r  driver/CuentaH[1]_i_1/O
                         net (fo=1, routed)           0.000     1.846    driver/CuentaH[1]
    SLICE_X3Y30          FDCE                                         r  driver/CuentaH_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.856     1.983    driver/CLK
    SLICE_X3Y30          FDCE                                         r  driver/CuentaH_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y30          FDCE (Hold_fdce_C_D)         0.091     1.561    driver/CuentaH_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 driver/CuentaH_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/CuentaH_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.207ns (49.683%)  route 0.210ns (50.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.587     1.470    driver/CLK
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.164     1.634 r  driver/CuentaH_reg[2]/Q
                         net (fo=8, routed)           0.210     1.844    driver/X[2]
    SLICE_X2Y30          LUT5 (Prop_lut5_I3_O)        0.043     1.887 r  driver/CuentaH[3]_i_1/O
                         net (fo=1, routed)           0.000     1.887    driver/CuentaH[3]
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.856     1.983    driver/CLK
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.131     1.601    driver/CuentaH_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 driver/CuentaV_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/CuentaV_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.585     1.468    driver/CLK
    SLICE_X3Y28          FDCE                                         r  driver/CuentaV_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  driver/CuentaV_reg[5]/Q
                         net (fo=11, routed)          0.191     1.801    driver/Y[5]
    SLICE_X3Y28          LUT3 (Prop_lut3_I1_O)        0.045     1.846 r  driver/CuentaV[5]_i_1/O
                         net (fo=1, routed)           0.000     1.846    driver/CuentaV[5]
    SLICE_X3Y28          FDCE                                         r  driver/CuentaV_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.854     1.981    driver/CLK
    SLICE_X3Y28          FDCE                                         r  driver/CuentaV_reg[5]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y28          FDCE (Hold_fdce_C_D)         0.091     1.559    driver/CuentaV_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y30    driver/CuentaH_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y30    driver/CuentaH_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y30    driver/CuentaH_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y30    driver/CuentaH_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y30    driver/CuentaH_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y30    driver/CuentaH_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y30    driver/CuentaH_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y30    driver/CuentaH_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y30    driver/CuentaH_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y30    driver/CuentaH_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y30    driver/CuentaH_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y30    driver/CuentaH_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y30    driver/CuentaH_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    driver/CuentaH_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    driver/CuentaH_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    driver/CuentaH_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    driver/CuentaH_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    driver/CuentaH_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    driver/CuentaH_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y30    driver/CuentaH_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y30    driver/CuentaH_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y30    driver/CuentaH_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y30    driver/CuentaH_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    driver/CuentaH_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    driver/CuentaH_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    driver/CuentaH_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    driver/CuentaH_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    driver/CuentaH_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    driver/CuentaH_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver/CuentaH_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.340ns  (logic 4.960ns (47.974%)  route 5.379ns (52.026%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.626     5.147    driver/CLK
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.478     5.625 r  driver/CuentaH_reg[3]/Q
                         net (fo=7, routed)           1.416     7.041    driver/X[3]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.295     7.336 r  driver/RGB1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.336    circuit/S[1]
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.869 f  circuit/RGB1_carry/CO[3]
                         net (fo=3, routed)           1.172     9.042    driver/CO[0]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     9.166 r  driver/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.791    11.957    vgaGreen_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    15.487 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.487    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/CuentaH_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.836ns  (logic 4.935ns (50.175%)  route 4.901ns (49.825%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.626     5.147    driver/CLK
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.478     5.625 r  driver/CuentaH_reg[3]/Q
                         net (fo=7, routed)           1.416     7.041    driver/X[3]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.295     7.336 r  driver/RGB1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.336    circuit/S[1]
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.869 f  circuit/RGB1_carry/CO[3]
                         net (fo=3, routed)           1.172     9.042    driver/CO[0]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     9.166 r  driver/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.313    11.478    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    14.984 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.984    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/CuentaH_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.709ns  (logic 4.959ns (51.077%)  route 4.750ns (48.923%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.626     5.147    driver/CLK
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.478     5.625 r  driver/CuentaH_reg[3]/Q
                         net (fo=7, routed)           1.416     7.041    driver/X[3]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.295     7.336 r  driver/RGB1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.336    circuit/S[1]
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.869 f  circuit/RGB1_carry/CO[3]
                         net (fo=3, routed)           1.172     9.042    driver/CO[0]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     9.166 r  driver/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.162    11.327    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    14.856 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.856    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/CuentaH_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.612ns  (logic 4.949ns (51.489%)  route 4.663ns (48.511%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.626     5.147    driver/CLK
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.478     5.625 r  driver/CuentaH_reg[3]/Q
                         net (fo=7, routed)           1.416     7.041    driver/X[3]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.295     7.336 r  driver/RGB1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.336    circuit/S[1]
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.869 f  circuit/RGB1_carry/CO[3]
                         net (fo=3, routed)           0.895     8.764    driver/CO[0]
    SLICE_X3Y29          LUT6 (Prop_lut6_I4_O)        0.124     8.888 r  driver/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.352    11.240    vgaRed_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    14.760 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.760    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/CuentaH_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.476ns  (logic 4.954ns (52.278%)  route 4.522ns (47.722%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.626     5.147    driver/CLK
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.478     5.625 r  driver/CuentaH_reg[3]/Q
                         net (fo=7, routed)           1.416     7.041    driver/X[3]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.295     7.336 r  driver/RGB1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.336    circuit/S[1]
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.869 f  circuit/RGB1_carry/CO[3]
                         net (fo=3, routed)           0.895     8.764    driver/CO[0]
    SLICE_X3Y29          LUT6 (Prop_lut6_I4_O)        0.124     8.888 r  driver/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.211    11.099    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    14.623 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.623    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/CuentaH_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.408ns  (logic 4.951ns (52.624%)  route 4.457ns (47.376%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.626     5.147    driver/CLK
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.478     5.625 r  driver/CuentaH_reg[3]/Q
                         net (fo=7, routed)           1.416     7.041    driver/X[3]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.295     7.336 r  driver/RGB1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.336    circuit/S[1]
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.869 f  circuit/RGB1_carry/CO[3]
                         net (fo=3, routed)           1.172     9.042    driver/CO[0]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     9.166 r  driver/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.869    11.034    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    14.555 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.555    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/CuentaH_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.183ns  (logic 4.954ns (53.949%)  route 4.229ns (46.051%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.626     5.147    driver/CLK
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.478     5.625 r  driver/CuentaH_reg[3]/Q
                         net (fo=7, routed)           1.416     7.041    driver/X[3]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.295     7.336 r  driver/RGB1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.336    circuit/S[1]
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.869 f  circuit/RGB1_carry/CO[3]
                         net (fo=3, routed)           0.895     8.764    driver/CO[0]
    SLICE_X3Y29          LUT6 (Prop_lut6_I4_O)        0.124     8.888 r  driver/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.918    10.806    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    14.330 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.330    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/CuentaH_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.162ns  (logic 4.955ns (54.079%)  route 4.207ns (45.921%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.626     5.147    driver/CLK
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.478     5.625 r  driver/CuentaH_reg[3]/Q
                         net (fo=7, routed)           1.416     7.041    driver/X[3]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.295     7.336 r  driver/RGB1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.336    circuit/S[1]
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.869 r  circuit/RGB1_carry/CO[3]
                         net (fo=3, routed)           0.625     8.494    driver/CO[0]
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124     8.618 r  driver/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.167    10.785    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    14.309 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.309    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/CuentaH_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.000ns  (logic 4.933ns (54.818%)  route 4.066ns (45.182%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.626     5.147    driver/CLK
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.478     5.625 r  driver/CuentaH_reg[3]/Q
                         net (fo=7, routed)           1.416     7.041    driver/X[3]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.295     7.336 r  driver/RGB1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.336    circuit/S[1]
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.869 r  circuit/RGB1_carry/CO[3]
                         net (fo=3, routed)           0.625     8.494    driver/CO[0]
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124     8.618 r  driver/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.026    10.643    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    14.147 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.147    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/CuentaH_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.958ns  (logic 4.932ns (55.065%)  route 4.025ns (44.935%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.626     5.147    driver/CLK
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.478     5.625 r  driver/CuentaH_reg[3]/Q
                         net (fo=7, routed)           1.416     7.041    driver/X[3]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.295     7.336 r  driver/RGB1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.336    circuit/S[1]
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.869 f  circuit/RGB1_carry/CO[3]
                         net (fo=3, routed)           0.895     8.764    driver/CO[0]
    SLICE_X3Y29          LUT6 (Prop_lut6_I4_O)        0.124     8.888 r  driver/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.714    10.602    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    14.105 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.105    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver/CuentaV_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.390ns (73.054%)  route 0.513ns (26.946%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.583     1.466    driver/CLK
    SLICE_X4Y28          FDCE                                         r  driver/CuentaV_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  driver/CuentaV_reg[2]/Q
                         net (fo=7, routed)           0.194     1.801    driver/Y[2]
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.045     1.846 r  driver/Vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.319     2.165    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.369 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.369    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/CuentaH_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.424ns (71.449%)  route 0.569ns (28.552%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.587     1.470    driver/CLK
    SLICE_X3Y30          FDCE                                         r  driver/CuentaH_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.128     1.598 r  driver/CuentaH_reg[5]/Q
                         net (fo=12, routed)          0.212     1.810    driver/X[5]
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.099     1.909 r  driver/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.357     2.266    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.462 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.462    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/CuentaH_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 1.408ns (69.392%)  route 0.621ns (30.608%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.585     1.468    driver/CLK
    SLICE_X4Y30          FDCE                                         r  driver/CuentaH_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 f  driver/CuentaH_reg[8]/Q
                         net (fo=11, routed)          0.200     1.810    driver/X[8]
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.045     1.855 r  driver/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.421     2.275    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.497 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.497    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/CuentaH_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.493ns (71.971%)  route 0.581ns (28.029%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.587     1.470    driver/CLK
    SLICE_X3Y30          FDCE                                         r  driver/CuentaH_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.128     1.598 f  driver/CuentaH_reg[7]/Q
                         net (fo=11, routed)          0.200     1.798    driver/X[7]
    SLICE_X2Y29          LUT4 (Prop_lut4_I3_O)        0.101     1.899 r  driver/Hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.382     2.280    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.264     3.544 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.544    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/CuentaH_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.079ns  (logic 1.447ns (69.606%)  route 0.632ns (30.394%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.587     1.470    driver/CLK
    SLICE_X3Y30          FDCE                                         r  driver/CuentaH_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.128     1.598 r  driver/CuentaH_reg[5]/Q
                         net (fo=12, routed)          0.212     1.810    driver/X[5]
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.099     1.909 r  driver/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.420     2.329    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.549 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.549    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/CuentaH_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.390ns (66.030%)  route 0.715ns (33.970%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.584     1.467    driver/CLK
    SLICE_X4Y29          FDCE                                         r  driver/CuentaH_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.141     1.608 f  driver/CuentaH_reg[9]/Q
                         net (fo=9, routed)           0.348     1.956    driver/X[9]
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.045     2.001 r  driver/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.367     2.368    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.572 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.572    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/CuentaH_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.128ns  (logic 1.432ns (67.264%)  route 0.697ns (32.736%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.587     1.470    driver/CLK
    SLICE_X3Y30          FDCE                                         r  driver/CuentaH_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.128     1.598 r  driver/CuentaH_reg[5]/Q
                         net (fo=12, routed)          0.212     1.810    driver/X[5]
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.099     1.909 r  driver/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.485     2.394    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.598 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.598    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/CuentaH_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.416ns (65.496%)  route 0.746ns (34.504%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.585     1.468    driver/CLK
    SLICE_X4Y30          FDCE                                         r  driver/CuentaH_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 f  driver/CuentaH_reg[8]/Q
                         net (fo=11, routed)          0.200     1.810    driver/X[8]
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.045     1.855 r  driver/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.546     2.400    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.630 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.630    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/CuentaH_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.393ns (63.198%)  route 0.811ns (36.802%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.585     1.468    driver/CLK
    SLICE_X4Y30          FDCE                                         r  driver/CuentaH_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 f  driver/CuentaH_reg[8]/Q
                         net (fo=11, routed)          0.200     1.810    driver/X[8]
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.045     1.855 r  driver/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.611     2.465    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.672 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.672    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/CuentaH_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.453ns (65.899%)  route 0.752ns (34.101%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.587     1.470    driver/CLK
    SLICE_X3Y30          FDCE                                         r  driver/CuentaH_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.128     1.598 r  driver/CuentaH_reg[5]/Q
                         net (fo=12, routed)          0.212     1.810    driver/X[5]
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.099     1.909 r  driver/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.540     2.449    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.675 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.675    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            driver/CuentaV_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.534ns  (logic 1.441ns (40.787%)  route 2.092ns (59.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Reset_IBUF_inst/O
                         net (fo=22, routed)          2.092     3.534    driver/AR[0]
    SLICE_X4Y28          FDCE                                         f  driver/CuentaV_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.505     4.846    driver/CLK
    SLICE_X4Y28          FDCE                                         r  driver/CuentaV_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            driver/CuentaV_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.534ns  (logic 1.441ns (40.787%)  route 2.092ns (59.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Reset_IBUF_inst/O
                         net (fo=22, routed)          2.092     3.534    driver/AR[0]
    SLICE_X4Y28          FDCE                                         f  driver/CuentaV_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.505     4.846    driver/CLK
    SLICE_X4Y28          FDCE                                         r  driver/CuentaV_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            driver/CuentaV_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.534ns  (logic 1.441ns (40.787%)  route 2.092ns (59.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Reset_IBUF_inst/O
                         net (fo=22, routed)          2.092     3.534    driver/AR[0]
    SLICE_X4Y28          FDCE                                         f  driver/CuentaV_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.505     4.846    driver/CLK
    SLICE_X4Y28          FDCE                                         r  driver/CuentaV_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            driver/CuentaV_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.529ns  (logic 1.441ns (40.837%)  route 2.088ns (59.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Reset_IBUF_inst/O
                         net (fo=22, routed)          2.088     3.529    driver/AR[0]
    SLICE_X5Y28          FDCE                                         f  driver/CuentaV_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.505     4.846    driver/CLK
    SLICE_X5Y28          FDCE                                         r  driver/CuentaV_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            driver/CuentaV_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.529ns  (logic 1.441ns (40.837%)  route 2.088ns (59.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Reset_IBUF_inst/O
                         net (fo=22, routed)          2.088     3.529    driver/AR[0]
    SLICE_X5Y28          FDCE                                         f  driver/CuentaV_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.505     4.846    driver/CLK
    SLICE_X5Y28          FDCE                                         r  driver/CuentaV_reg[6]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            driver/CuentaV_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.529ns  (logic 1.441ns (40.837%)  route 2.088ns (59.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Reset_IBUF_inst/O
                         net (fo=22, routed)          2.088     3.529    driver/AR[0]
    SLICE_X5Y28          FDCE                                         f  driver/CuentaV_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.505     4.846    driver/CLK
    SLICE_X5Y28          FDCE                                         r  driver/CuentaV_reg[7]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            driver/CuentaV_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.529ns  (logic 1.441ns (40.837%)  route 2.088ns (59.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Reset_IBUF_inst/O
                         net (fo=22, routed)          2.088     3.529    driver/AR[0]
    SLICE_X5Y28          FDCE                                         f  driver/CuentaV_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.505     4.846    driver/CLK
    SLICE_X5Y28          FDCE                                         r  driver/CuentaV_reg[8]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            driver/CuentaH_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.442ns  (logic 1.441ns (41.877%)  route 2.000ns (58.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Reset_IBUF_inst/O
                         net (fo=22, routed)          2.000     3.442    driver/AR[0]
    SLICE_X4Y30          FDCE                                         f  driver/CuentaH_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.506     4.847    driver/CLK
    SLICE_X4Y30          FDCE                                         r  driver/CuentaH_reg[8]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            driver/CuentaH_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.303ns  (logic 1.441ns (43.632%)  route 1.862ns (56.368%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Reset_IBUF_inst/O
                         net (fo=22, routed)          1.862     3.303    driver/AR[0]
    SLICE_X4Y29          FDCE                                         f  driver/CuentaH_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.506     4.847    driver/CLK
    SLICE_X4Y29          FDCE                                         r  driver/CuentaH_reg[9]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            driver/divFreq_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.299ns  (logic 1.441ns (43.689%)  route 1.858ns (56.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  Reset_IBUF_inst/O
                         net (fo=22, routed)          1.858     3.299    driver/AR[0]
    SLICE_X5Y29          FDCE                                         f  driver/divFreq_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.506     4.847    driver/CLK
    SLICE_X5Y29          FDCE                                         r  driver/divFreq_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            driver/CuentaV_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.210ns (24.876%)  route 0.633ns (75.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Reset_IBUF_inst/O
                         net (fo=22, routed)          0.633     0.842    driver/AR[0]
    SLICE_X3Y28          FDCE                                         f  driver/CuentaV_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.854     1.981    driver/CLK
    SLICE_X3Y28          FDCE                                         r  driver/CuentaV_reg[4]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            driver/CuentaV_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.210ns (24.876%)  route 0.633ns (75.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Reset_IBUF_inst/O
                         net (fo=22, routed)          0.633     0.842    driver/AR[0]
    SLICE_X3Y28          FDCE                                         f  driver/CuentaV_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.854     1.981    driver/CLK
    SLICE_X3Y28          FDCE                                         r  driver/CuentaV_reg[5]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            driver/CuentaV_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.210ns (24.876%)  route 0.633ns (75.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Reset_IBUF_inst/O
                         net (fo=22, routed)          0.633     0.842    driver/AR[0]
    SLICE_X3Y28          FDCE                                         f  driver/CuentaV_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.854     1.981    driver/CLK
    SLICE_X3Y28          FDCE                                         r  driver/CuentaV_reg[9]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            driver/CuentaH_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.210ns (23.038%)  route 0.700ns (76.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Reset_IBUF_inst/O
                         net (fo=22, routed)          0.700     0.909    driver/AR[0]
    SLICE_X3Y30          FDCE                                         f  driver/CuentaH_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.856     1.983    driver/CLK
    SLICE_X3Y30          FDCE                                         r  driver/CuentaH_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            driver/CuentaH_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.210ns (23.038%)  route 0.700ns (76.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Reset_IBUF_inst/O
                         net (fo=22, routed)          0.700     0.909    driver/AR[0]
    SLICE_X3Y30          FDCE                                         f  driver/CuentaH_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.856     1.983    driver/CLK
    SLICE_X3Y30          FDCE                                         r  driver/CuentaH_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            driver/CuentaH_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.210ns (23.038%)  route 0.700ns (76.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Reset_IBUF_inst/O
                         net (fo=22, routed)          0.700     0.909    driver/AR[0]
    SLICE_X2Y30          FDCE                                         f  driver/CuentaH_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.856     1.983    driver/CLK
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            driver/CuentaH_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.210ns (23.038%)  route 0.700ns (76.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Reset_IBUF_inst/O
                         net (fo=22, routed)          0.700     0.909    driver/AR[0]
    SLICE_X2Y30          FDCE                                         f  driver/CuentaH_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.856     1.983    driver/CLK
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            driver/CuentaH_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.210ns (23.038%)  route 0.700ns (76.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Reset_IBUF_inst/O
                         net (fo=22, routed)          0.700     0.909    driver/AR[0]
    SLICE_X2Y30          FDCE                                         f  driver/CuentaH_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.856     1.983    driver/CLK
    SLICE_X2Y30          FDCE                                         r  driver/CuentaH_reg[4]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            driver/CuentaH_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.210ns (23.038%)  route 0.700ns (76.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Reset_IBUF_inst/O
                         net (fo=22, routed)          0.700     0.909    driver/AR[0]
    SLICE_X3Y30          FDCE                                         f  driver/CuentaH_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.856     1.983    driver/CLK
    SLICE_X3Y30          FDCE                                         r  driver/CuentaH_reg[5]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            driver/CuentaH_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.210ns (23.038%)  route 0.700ns (76.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Reset_IBUF_inst/O
                         net (fo=22, routed)          0.700     0.909    driver/AR[0]
    SLICE_X3Y30          FDCE                                         f  driver/CuentaH_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.856     1.983    driver/CLK
    SLICE_X3Y30          FDCE                                         r  driver/CuentaH_reg[6]/C





