<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:svg="http://www.w3.org/2000/svg" xmlns:x86="http://www.felixcloutier.com/x86">
<!-- Mirrored from www.felixcloutier.com/x86/add by HTTrack Website Copier/3.x [XR&CO'2014], Mon, 02 Jun 2025 23:57:42 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"><link rel="stylesheet" type="text/css" href="style.css"></link><title>ADD
		— Add</title></head><body><header><nav><ul><li><a href='index.html'>Index</a></li><li>December 2023</li></ul></nav></header><h1>ADD
		— Add</h1>

<table>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Op/En</th>
<th>64-bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th></tr>
<tr>
<td>04 ib</td>
<td>ADD AL, imm8</td>
<td>I</td>
<td>Valid</td>
<td>Valid</td>
<td>Add imm8 to AL.</td></tr>
<tr>
<td>05 iw</td>
<td>ADD AX, imm16</td>
<td>I</td>
<td>Valid</td>
<td>Valid</td>
<td>Add imm16 to AX.</td></tr>
<tr>
<td>05 id</td>
<td>ADD EAX, imm32</td>
<td>I</td>
<td>Valid</td>
<td>Valid</td>
<td>Add imm32 to EAX.</td></tr>
<tr>
<td>REX.W + 05 id</td>
<td>ADD RAX, imm32</td>
<td>I</td>
<td>Valid</td>
<td>N.E.</td>
<td>Add imm32 sign-extended to 64-bits to RAX.</td></tr>
<tr>
<td>80 /0 ib</td>
<td>ADD r/m8, imm8</td>
<td>MI</td>
<td>Valid</td>
<td>Valid</td>
<td>Add imm8 to r/m8.</td></tr>
<tr>
<td>REX + 80 /0 ib</td>
<td>ADD r/m8<sup>*</sup>, imm8</td>
<td>MI</td>
<td>Valid</td>
<td>N.E.</td>
<td>Add sign-extended imm8 to r/m8.</td></tr>
<tr>
<td>81 /0 iw</td>
<td>ADD r/m16, imm16</td>
<td>MI</td>
<td>Valid</td>
<td>Valid</td>
<td>Add imm16 to r/m16.</td></tr>
<tr>
<td>81 /0 id</td>
<td>ADD r/m32, imm32</td>
<td>MI</td>
<td>Valid</td>
<td>Valid</td>
<td>Add imm32 to r/m32.</td></tr>
<tr>
<td>REX.W + 81 /0 id</td>
<td>ADD r/m64, imm32</td>
<td>MI</td>
<td>Valid</td>
<td>N.E.</td>
<td>Add imm32 sign-extended to 64-bits to r/m64.</td></tr>
<tr>
<td>83 /0 ib</td>
<td>ADD r/m16, imm8</td>
<td>MI</td>
<td>Valid</td>
<td>Valid</td>
<td>Add sign-extended imm8 to r/m16.</td></tr>
<tr>
<td>83 /0 ib</td>
<td>ADD r/m32, imm8</td>
<td>MI</td>
<td>Valid</td>
<td>Valid</td>
<td>Add sign-extended imm8 to r/m32.</td></tr>
<tr>
<td>REX.W + 83 /0 ib</td>
<td>ADD r/m64, imm8</td>
<td>MI</td>
<td>Valid</td>
<td>N.E.</td>
<td>Add sign-extended imm8 to r/m64.</td></tr>
<tr>
<td>00 /r</td>
<td>ADD r/m8, r8</td>
<td>MR</td>
<td>Valid</td>
<td>Valid</td>
<td>Add r8 to r/m8.</td></tr>
<tr>
<td>REX + 00 /r</td>
<td>ADD r/m8<sup>*</sup>, r8<sup>*</sup></td>
<td>MR</td>
<td>Valid</td>
<td>N.E.</td>
<td>Add r8 to r/m8.</td></tr>
<tr>
<td>01 /r</td>
<td>ADD r/m16, r16</td>
<td>MR</td>
<td>Valid</td>
<td>Valid</td>
<td>Add r16 to r/m16.</td></tr>
<tr>
<td>01 /r</td>
<td>ADD r/m32, r32</td>
<td>MR</td>
<td>Valid</td>
<td>Valid</td>
<td>Add r32 to r/m32.</td></tr>
<tr>
<td>REX.W + 01 /r</td>
<td>ADD r/m64, r64</td>
<td>MR</td>
<td>Valid</td>
<td>N.E.</td>
<td>Add r64 to r/m64.</td></tr>
<tr>
<td>02 /r</td>
<td>ADD r8, r/m8</td>
<td>RM</td>
<td>Valid</td>
<td>Valid</td>
<td>Add r/m8 to r8.</td></tr>
<tr>
<td>REX + 02 /r</td>
<td>ADD r8<sup>*</sup>, r/m8<sup>*</sup></td>
<td>RM</td>
<td>Valid</td>
<td>N.E.</td>
<td>Add r/m8 to r8.</td></tr>
<tr>
<td>03 /r</td>
<td>ADD r16, r/m16</td>
<td>RM</td>
<td>Valid</td>
<td>Valid</td>
<td>Add r/m16 to r16.</td></tr>
<tr>
<td>03 /r</td>
<td>ADD r32, r/m32</td>
<td>RM</td>
<td>Valid</td>
<td>Valid</td>
<td>Add r/m32 to r32.</td></tr>
<tr>
<td>REX.W + 03 /r</td>
<td>ADD r64, r/m64</td>
<td>RM</td>
<td>Valid</td>
<td>N.E.</td>
<td>Add r/m64 to r64.</td></tr></table>
<blockquote>
<p>*In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.</p></blockquote>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding<a class="anchor" href="#instruction-operand-encoding">
			¶
		</a></h2>
<table>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td>
<td>N/A</td></tr>
<tr>
<td>MR</td>
<td>ModRM:r/m (r, w)</td>
<td>ModRM:reg (r)</td>
<td>N/A</td>
<td>N/A</td></tr>
<tr>
<td>MI</td>
<td>ModRM:r/m (r, w)</td>
<td>imm8/16/32</td>
<td>N/A</td>
<td>N/A</td></tr>
<tr>
<td>I</td>
<td>AL/AX/EAX/RAX</td>
<td>imm8/16/32</td>
<td>N/A</td>
<td>N/A</td></tr></table>
<h2 id="description">Description<a class="anchor" href="#description">
			¶
		</a></h2>
<p>Adds the destination operand (first operand) and the source operand (second operand) and then stores the result in the destination operand. The destination operand can be a register or a memory location; the source operand can be an immediate, a register, or a memory location. (However, two memory operands cannot be used in one instruction.) When an immediate value is used as an operand, it is sign-extended to the length of the destination operand format.</p>
<p>The ADD instruction performs integer addition. It evaluates the result for both signed and unsigned integer operands and sets the OF and CF flags to indicate a carry (overflow) in the signed or unsigned result, respectively. The SF flag indicates the sign of the signed result.</p>
<p>This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.</p>
<p>In 64-bit mode, the instruction’s default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.</p>
<h2 id="operation">Operation<a class="anchor" href="#operation">
			¶
		</a></h2>
<pre>DEST := DEST + SRC;
</pre>
<h2 id="flags-affected">Flags Affected<a class="anchor" href="#flags-affected">
			¶
		</a></h2>
<p>The OF, SF, ZF, AF, CF, and PF flags are set according to the result.</p>
<h2 class="exceptions" id="protected-mode-exceptions">Protected Mode Exceptions<a class="anchor" href="#protected-mode-exceptions">
			¶
		</a></h2>
<table>
<tr>
<td rowspan="3">#GP(0)</td>
<td>If the destination is located in a non-writable segment.</td></tr>
<tr>
<td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.</td></tr>
<tr>
<td>If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.</td></tr>
<tr>
<td>#SS(0)</td>
<td>If a memory operand effective address is outside the SS segment limit.</td></tr>
<tr>
<td>#PF(fault-code)</td>
<td>If a page fault occurs.</td></tr>
<tr>
<td>#AC(0)</td>
<td>If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.</td></tr>
<tr>
<td>#UD</td>
<td>If the LOCK prefix is used but the destination is not a memory operand.</td></tr></table>
<h2 class="exceptions" id="real-address-mode-exceptions">Real-Address Mode Exceptions<a class="anchor" href="#real-address-mode-exceptions">
			¶
		</a></h2>
<table>
<tr>
<td>#GP</td>
<td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.</td></tr>
<tr>
<td>#SS</td>
<td>If a memory operand effective address is outside the SS segment limit.</td></tr>
<tr>
<td>#UD</td>
<td>If the LOCK prefix is used but the destination is not a memory operand.</td></tr></table>
<h2 class="exceptions" id="virtual-8086-mode-exceptions">Virtual-8086 Mode Exceptions<a class="anchor" href="#virtual-8086-mode-exceptions">
			¶
		</a></h2>
<table>
<tr>
<td>#GP(0)</td>
<td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.</td></tr>
<tr>
<td>#SS(0)</td>
<td>If a memory operand effective address is outside the SS segment limit.</td></tr>
<tr>
<td>#PF(fault-code)</td>
<td>If a page fault occurs.</td></tr>
<tr>
<td>#AC(0)</td>
<td>If alignment checking is enabled and an unaligned memory reference is made.</td></tr>
<tr>
<td>#UD</td>
<td>If the LOCK prefix is used but the destination is not a memory operand.</td></tr></table>
<h2 class="exceptions" id="compatibility-mode-exceptions">Compatibility Mode Exceptions<a class="anchor" href="#compatibility-mode-exceptions">
			¶
		</a></h2>
<p>Same exceptions as in protected mode.</p>
<h2 class="exceptions" id="64-bit-mode-exceptions">64-Bit Mode Exceptions<a class="anchor" href="#64-bit-mode-exceptions">
			¶
		</a></h2>
<table>
<tr>
<td>#SS(0)</td>
<td>If a memory address referencing the SS segment is in a non-canonical form.</td></tr>
<tr>
<td>#GP(0)</td>
<td>If the memory address is in a non-canonical form.</td></tr>
<tr>
<td>#PF(fault-code)</td>
<td>If a page fault occurs.</td></tr>
<tr>
<td>#AC(0)</td>
<td>If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.</td></tr>
<tr>
<td>#UD</td>
<td>If the LOCK prefix is used but the destination is not a memory operand.</td></tr></table><footer><p>
		This UNOFFICIAL, mechanically-separated, non-verified reference is provided for convenience, but it may be
		inc<span style="opacity: 0.2">omp</span>lete or b<sub>r</sub>oke<sub>n</sub> in various obvious or non-obvious
		ways. Refer to <a href="../../software.intel.com/en-us/download/intel-64-and-ia-32-architectures-sdm-combined-volumes-1-2a-2b-2c-2d-3a-3b-3c-3d-and-4.html">Intel® 64 and IA-32 Architectures Software Developer’s Manual</a> for anything serious.
	</p></footer></body>
<!-- Mirrored from www.felixcloutier.com/x86/add by HTTrack Website Copier/3.x [XR&CO'2014], Mon, 02 Jun 2025 23:57:42 GMT -->
</html>
