Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date              : Mon Oct 10 21:45:42 2022
| Host              : DESKTOP-1UDCE0K running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file cfo_correction_wrapper_timing_summary_routed.rpt -pb cfo_correction_wrapper_timing_summary_routed.pb -rpx cfo_correction_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : cfo_correction_wrapper
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.29 12-02-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6960)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16449)
5. checking no_input_delay (148)
6. checking no_output_delay (130)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6960)
---------------------------
 There are 6960 register/latch pins with no clock driven by root clock pin: axis_aclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16449)
----------------------------------------------------
 There are 16449 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (148)
--------------------------------
 There are 148 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (130)
---------------------------------
 There are 130 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 9916          inf        0.000                      0                 9916           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axis_aresetn
                            (input port)
  Destination:            cfo_correction_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.260ns  (logic 0.573ns (10.891%)  route 4.687ns (89.109%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF17                                              0.000     0.000 f  axis_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axis_aresetn_IBUF_inst/I
    AF17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.536     0.536 f  axis_aresetn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.536    axis_aresetn_IBUF_inst/OUT
    AF17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 f  axis_aresetn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=186, routed)         4.479     5.015    cfo_correction_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X83Y195        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     5.052 r  cfo_correction_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.208     5.260    cfo_correction_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X83Y195        FDRE                                         r  cfo_correction_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_aresetn
                            (input port)
  Destination:            cfo_correction_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.677ns  (logic 0.633ns (23.642%)  route 2.044ns (76.358%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF17                                              0.000     0.000 f  axis_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axis_aresetn_IBUF_inst/I
    AF17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.536     0.536 f  axis_aresetn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.536    axis_aresetn_IBUF_inst/OUT
    AF17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 f  axis_aresetn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=186, routed)         1.943     2.479    cfo_correction_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X85Y162        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     2.576 r  cfo_correction_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.101     2.677    cfo_correction_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X85Y162        FDRE                                         r  cfo_correction_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axis_aresetn
                            (input port)
  Destination:            cfo_correction_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.156ns  (logic 0.211ns (18.227%)  route 0.945ns (81.773%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF17                                              0.000     0.000 f  axis_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axis_aresetn_IBUF_inst/I
    AF17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.171     0.171 f  axis_aresetn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.171    axis_aresetn_IBUF_inst/OUT
    AF17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.171 f  axis_aresetn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=186, routed)         0.914     1.085    cfo_correction_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X85Y162        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     1.125 r  cfo_correction_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.031     1.156    cfo_correction_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X85Y162        FDRE                                         r  cfo_correction_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_aresetn
                            (input port)
  Destination:            cfo_correction_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.431ns  (logic 0.185ns (7.598%)  route 2.247ns (92.402%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF17                                              0.000     0.000 f  axis_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axis_aresetn_IBUF_inst/I
    AF17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.171     0.171 f  axis_aresetn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.171    axis_aresetn_IBUF_inst/OUT
    AF17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.171 f  axis_aresetn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=186, routed)         2.162     2.332    cfo_correction_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X83Y195        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.014     2.346 r  cfo_correction_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.085     2.431    cfo_correction_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X83Y195        FDRE                                         r  cfo_correction_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          9914 Endpoints
Min Delay          9914 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cfo_correction_i/complex_mult_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT)
  Destination:            cfo_correction_i/sum_0/inst/accum_data_reg[56]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.651ns  (logic 1.158ns (20.492%)  route 4.493ns (79.508%))
  Logic Levels:           10  (CARRY8=5 DSP_OUTPUT=1 LUT3=2 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y74       DSP_OUTPUT                   0.000     0.000 r  cfo_correction_i/complex_mult_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
    DSP48E2_X12Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.214     0.214 r  cfo_correction_i/complex_mult_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.971     1.185    cfo_correction_i/sum_0/inst/s_axis_tdata[161]
    SLICE_X79Y185        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116     1.301 r  cfo_correction_i/sum_0/inst/plusOp__188_carry_i_6/O
                         net (fo=2, routed)           1.255     2.556    cfo_correction_i/sum_0/inst/plusOp__188_carry_i_6_n_0
    SLICE_X79Y185        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110     2.666 r  cfo_correction_i/sum_0/inst/plusOp__188_carry/CO[7]
                         net (fo=1, routed)           0.026     2.692    cfo_correction_i/sum_0/inst/plusOp__188_carry_n_0
    SLICE_X79Y186        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     2.768 r  cfo_correction_i/sum_0/inst/plusOp__188_carry__0/O[1]
                         net (fo=2, routed)           0.579     3.347    cfo_correction_i/sum_0/inst/plusOp__188_carry__0_n_14
    SLICE_X75Y180        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     3.490 r  cfo_correction_i/sum_0/inst/plusOp__282_carry__0_i_6/O
                         net (fo=2, routed)           0.214     3.704    cfo_correction_i/sum_0/inst/plusOp__282_carry__0_i_6_n_0
    SLICE_X75Y180        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     3.849 r  cfo_correction_i/sum_0/inst/plusOp__282_carry__0_i_14/O
                         net (fo=1, routed)           0.021     3.870    cfo_correction_i/sum_0/inst/plusOp__282_carry__0_i_14_n_0
    SLICE_X75Y180        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.031 r  cfo_correction_i/sum_0/inst/plusOp__282_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.057    cfo_correction_i/sum_0/inst/plusOp__282_carry__0_n_0
    SLICE_X75Y181        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.072 r  cfo_correction_i/sum_0/inst/plusOp__282_carry__1/CO[7]
                         net (fo=1, routed)           0.026     4.098    cfo_correction_i/sum_0/inst/plusOp__282_carry__1_n_0
    SLICE_X75Y182        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.154 r  cfo_correction_i/sum_0/inst/plusOp__282_carry__2/O[0]
                         net (fo=1, routed)           1.326     5.480    cfo_correction_i/sum_0/inst/plusOp[24]
    SLICE_X80Y187        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     5.602 r  cfo_correction_i/sum_0/inst/accum_data[56]_i_1/O
                         net (fo=1, routed)           0.049     5.651    cfo_correction_i/sum_0/inst/p_1_in[56]
    SLICE_X80Y187        FDCE                                         r  cfo_correction_i/sum_0/inst/accum_data_reg[56]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cfo_correction_i/complex_mult_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT)
  Destination:            cfo_correction_i/sum_0/inst/accum_data_reg[57]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.521ns  (logic 1.206ns (21.844%)  route 4.315ns (78.156%))
  Logic Levels:           10  (CARRY8=5 DSP_OUTPUT=1 LUT3=2 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y74       DSP_OUTPUT                   0.000     0.000 r  cfo_correction_i/complex_mult_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
    DSP48E2_X12Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.214     0.214 r  cfo_correction_i/complex_mult_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.971     1.185    cfo_correction_i/sum_0/inst/s_axis_tdata[161]
    SLICE_X79Y185        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116     1.301 r  cfo_correction_i/sum_0/inst/plusOp__188_carry_i_6/O
                         net (fo=2, routed)           1.255     2.556    cfo_correction_i/sum_0/inst/plusOp__188_carry_i_6_n_0
    SLICE_X79Y185        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110     2.666 r  cfo_correction_i/sum_0/inst/plusOp__188_carry/CO[7]
                         net (fo=1, routed)           0.026     2.692    cfo_correction_i/sum_0/inst/plusOp__188_carry_n_0
    SLICE_X79Y186        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     2.768 r  cfo_correction_i/sum_0/inst/plusOp__188_carry__0/O[1]
                         net (fo=2, routed)           0.579     3.347    cfo_correction_i/sum_0/inst/plusOp__188_carry__0_n_14
    SLICE_X75Y180        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     3.490 r  cfo_correction_i/sum_0/inst/plusOp__282_carry__0_i_6/O
                         net (fo=2, routed)           0.214     3.704    cfo_correction_i/sum_0/inst/plusOp__282_carry__0_i_6_n_0
    SLICE_X75Y180        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     3.849 r  cfo_correction_i/sum_0/inst/plusOp__282_carry__0_i_14/O
                         net (fo=1, routed)           0.021     3.870    cfo_correction_i/sum_0/inst/plusOp__282_carry__0_i_14_n_0
    SLICE_X75Y180        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.031 r  cfo_correction_i/sum_0/inst/plusOp__282_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.057    cfo_correction_i/sum_0/inst/plusOp__282_carry__0_n_0
    SLICE_X75Y181        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.072 r  cfo_correction_i/sum_0/inst/plusOp__282_carry__1/CO[7]
                         net (fo=1, routed)           0.026     4.098    cfo_correction_i/sum_0/inst/plusOp__282_carry__1_n_0
    SLICE_X75Y182        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.174 r  cfo_correction_i/sum_0/inst/plusOp__282_carry__2/O[1]
                         net (fo=1, routed)           1.146     5.320    cfo_correction_i/sum_0/inst/plusOp[25]
    SLICE_X80Y189        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     5.470 r  cfo_correction_i/sum_0/inst/accum_data[57]_i_1/O
                         net (fo=1, routed)           0.051     5.521    cfo_correction_i/sum_0/inst/p_1_in[57]
    SLICE_X80Y189        FDCE                                         r  cfo_correction_i/sum_0/inst/accum_data_reg[57]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cfo_correction_i/complex_mult_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT)
  Destination:            cfo_correction_i/sum_0/inst/accum_data_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.511ns  (logic 0.885ns (16.058%)  route 4.626ns (83.942%))
  Logic Levels:           7  (CARRY8=3 DSP_OUTPUT=1 LUT3=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y75       DSP_OUTPUT                   0.000     0.000 r  cfo_correction_i/complex_mult_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
    DSP48E2_X12Y75       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[19])
                                                      0.212     0.212 r  cfo_correction_i/complex_mult_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           1.246     1.458    cfo_correction_i/sum_0/inst/s_axis_tdata[147]
    SLICE_X78Y186        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     1.524 r  cfo_correction_i/sum_0/inst/plusOp__0_carry__1_i_4/O
                         net (fo=2, routed)           1.566     3.090    cfo_correction_i/sum_0/inst/plusOp__0_carry__1_i_4_n_0
    SLICE_X78Y186        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     3.183 r  cfo_correction_i/sum_0/inst/plusOp__0_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.209    cfo_correction_i/sum_0/inst/plusOp__0_carry__1_n_0
    SLICE_X78Y187        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.265 r  cfo_correction_i/sum_0/inst/plusOp__0_carry__2/O[0]
                         net (fo=2, routed)           0.349     3.614    cfo_correction_i/sum_0/inst/plusOp__0_carry__2_n_15
    SLICE_X78Y183        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     3.777 r  cfo_correction_i/sum_0/inst/plusOp__94_carry__2_i_6/O
                         net (fo=2, routed)           1.093     4.869    cfo_correction_i/sum_0/inst/plusOp__94_carry__2_i_6_n_0
    SLICE_X78Y183        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[5])
                                                      0.196     5.065 r  cfo_correction_i/sum_0/inst/plusOp__94_carry__2/O[5]
                         net (fo=1, routed)           0.301     5.366    cfo_correction_i/sum_0/inst/plusOp6_out[29]
    SLICE_X80Y185        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     5.465 r  cfo_correction_i/sum_0/inst/accum_data[29]_i_1/O
                         net (fo=1, routed)           0.046     5.511    cfo_correction_i/sum_0/inst/p_1_in[29]
    SLICE_X80Y185        FDCE                                         r  cfo_correction_i/sum_0/inst/accum_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_aresetn
                            (input port)
  Destination:            cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_has_aresetn.i_reg_reset/d1.dout_i_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.501ns  (logic 0.632ns (11.487%)  route 4.869ns (88.513%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF17                                              0.000     0.000 f  axis_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axis_aresetn_IBUF_inst/I
    AF17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.536     0.536 f  axis_aresetn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.536    axis_aresetn_IBUF_inst/OUT
    AF17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 f  axis_aresetn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=186, routed)         4.851     5.387    cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_has_aresetn.i_reg_reset/aresetn
    SLICE_X75Y192        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     5.483 r  cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_has_aresetn.i_reg_reset/d1.dout_i[0]_i_1/O
                         net (fo=1, routed)           0.018     5.501    cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_has_aresetn.i_reg_reset/sclr_d
    SLICE_X75Y192        FDRE                                         r  cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_has_aresetn.i_reg_reset/d1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cfo_correction_i/complex_mult_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT)
  Destination:            cfo_correction_i/sum_0/inst/accum_data_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.476ns  (logic 0.841ns (15.357%)  route 4.635ns (84.643%))
  Logic Levels:           7  (CARRY8=3 DSP_OUTPUT=1 LUT3=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y75       DSP_OUTPUT                   0.000     0.000 r  cfo_correction_i/complex_mult_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
    DSP48E2_X12Y75       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[19])
                                                      0.212     0.212 r  cfo_correction_i/complex_mult_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           1.246     1.458    cfo_correction_i/sum_0/inst/s_axis_tdata[147]
    SLICE_X78Y186        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     1.524 r  cfo_correction_i/sum_0/inst/plusOp__0_carry__1_i_4/O
                         net (fo=2, routed)           1.566     3.090    cfo_correction_i/sum_0/inst/plusOp__0_carry__1_i_4_n_0
    SLICE_X78Y186        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     3.183 r  cfo_correction_i/sum_0/inst/plusOp__0_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.209    cfo_correction_i/sum_0/inst/plusOp__0_carry__1_n_0
    SLICE_X78Y187        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.265 r  cfo_correction_i/sum_0/inst/plusOp__0_carry__2/O[0]
                         net (fo=2, routed)           0.349     3.614    cfo_correction_i/sum_0/inst/plusOp__0_carry__2_n_15
    SLICE_X78Y183        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     3.777 r  cfo_correction_i/sum_0/inst/plusOp__94_carry__2_i_6/O
                         net (fo=2, routed)           1.093     4.869    cfo_correction_i/sum_0/inst/plusOp__94_carry__2_i_6_n_0
    SLICE_X78Y183        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[4])
                                                      0.162     5.031 r  cfo_correction_i/sum_0/inst/plusOp__94_carry__2/O[4]
                         net (fo=1, routed)           0.305     5.336    cfo_correction_i/sum_0/inst/plusOp6_out[28]
    SLICE_X80Y185        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     5.425 r  cfo_correction_i/sum_0/inst/accum_data[28]_i_1/O
                         net (fo=1, routed)           0.051     5.476    cfo_correction_i/sum_0/inst/p_1_in[28]
    SLICE_X80Y185        FDCE                                         r  cfo_correction_i/sum_0/inst/accum_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_aresetn
                            (input port)
  Destination:            cfo_correction_i/delay_0/inst/r_flip_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.465ns  (logic 0.604ns (11.050%)  route 4.861ns (88.950%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF17                                              0.000     0.000 r  axis_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axis_aresetn_IBUF_inst/I
    AF17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.536     0.536 r  axis_aresetn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.536    axis_aresetn_IBUF_inst/OUT
    AF17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.536 r  axis_aresetn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=186, routed)         4.525     5.061    cfo_correction_i/delay_0/inst/axis_aresetn
    SLICE_X83Y195        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068     5.129 r  cfo_correction_i/delay_0/inst/r_flip_i_1/O
                         net (fo=1, routed)           0.336     5.465    cfo_correction_i/delay_0/inst/r_flip_i_1_n_0
    SLICE_X83Y195        FDRE                                         r  cfo_correction_i/delay_0/inst/r_flip_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cfo_correction_i/complex_mult_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT)
  Destination:            cfo_correction_i/sum_0/inst/accum_data_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.451ns  (logic 0.837ns (15.354%)  route 4.614ns (84.646%))
  Logic Levels:           7  (CARRY8=3 DSP_OUTPUT=1 LUT3=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y75       DSP_OUTPUT                   0.000     0.000 r  cfo_correction_i/complex_mult_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
    DSP48E2_X12Y75       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[19])
                                                      0.212     0.212 r  cfo_correction_i/complex_mult_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           1.246     1.458    cfo_correction_i/sum_0/inst/s_axis_tdata[147]
    SLICE_X78Y186        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     1.524 r  cfo_correction_i/sum_0/inst/plusOp__0_carry__1_i_4/O
                         net (fo=2, routed)           1.566     3.090    cfo_correction_i/sum_0/inst/plusOp__0_carry__1_i_4_n_0
    SLICE_X78Y186        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     3.183 r  cfo_correction_i/sum_0/inst/plusOp__0_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.209    cfo_correction_i/sum_0/inst/plusOp__0_carry__1_n_0
    SLICE_X78Y187        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.265 r  cfo_correction_i/sum_0/inst/plusOp__0_carry__2/O[0]
                         net (fo=2, routed)           0.349     3.614    cfo_correction_i/sum_0/inst/plusOp__0_carry__2_n_15
    SLICE_X78Y183        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     3.777 r  cfo_correction_i/sum_0/inst/plusOp__94_carry__2_i_6/O
                         net (fo=2, routed)           1.093     4.869    cfo_correction_i/sum_0/inst/plusOp__94_carry__2_i_6_n_0
    SLICE_X78Y183        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.102     4.971 r  cfo_correction_i/sum_0/inst/plusOp__94_carry__2/O[3]
                         net (fo=1, routed)           0.263     5.234    cfo_correction_i/sum_0/inst/plusOp6_out[27]
    SLICE_X79Y183        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     5.379 r  cfo_correction_i/sum_0/inst/accum_data[27]_i_1/O
                         net (fo=1, routed)           0.072     5.451    cfo_correction_i/sum_0/inst/p_1_in[27]
    SLICE_X79Y183        FDCE                                         r  cfo_correction_i/sum_0/inst/accum_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cfo_correction_i/complex_mult_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT)
  Destination:            cfo_correction_i/sum_0/inst/accum_data_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.430ns  (logic 0.936ns (17.236%)  route 4.494ns (82.764%))
  Logic Levels:           7  (CARRY8=3 DSP_OUTPUT=1 LUT3=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y75       DSP_OUTPUT                   0.000     0.000 r  cfo_correction_i/complex_mult_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
    DSP48E2_X12Y75       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[19])
                                                      0.212     0.212 r  cfo_correction_i/complex_mult_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           1.246     1.458    cfo_correction_i/sum_0/inst/s_axis_tdata[147]
    SLICE_X78Y186        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     1.524 r  cfo_correction_i/sum_0/inst/plusOp__0_carry__1_i_4/O
                         net (fo=2, routed)           1.566     3.090    cfo_correction_i/sum_0/inst/plusOp__0_carry__1_i_4_n_0
    SLICE_X78Y186        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     3.183 r  cfo_correction_i/sum_0/inst/plusOp__0_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.209    cfo_correction_i/sum_0/inst/plusOp__0_carry__1_n_0
    SLICE_X78Y187        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.265 r  cfo_correction_i/sum_0/inst/plusOp__0_carry__2/O[0]
                         net (fo=2, routed)           0.349     3.614    cfo_correction_i/sum_0/inst/plusOp__0_carry__2_n_15
    SLICE_X78Y183        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     3.777 r  cfo_correction_i/sum_0/inst/plusOp__94_carry__2_i_6/O
                         net (fo=2, routed)           1.093     4.869    cfo_correction_i/sum_0/inst/plusOp__94_carry__2_i_6_n_0
    SLICE_X78Y183        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[7])
                                                      0.198     5.067 r  cfo_correction_i/sum_0/inst/plusOp__94_carry__2/O[7]
                         net (fo=1, routed)           0.160     5.227    cfo_correction_i/sum_0/inst/plusOp6_out[31]
    SLICE_X79Y183        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     5.375 r  cfo_correction_i/sum_0/inst/accum_data[31]_i_1/O
                         net (fo=1, routed)           0.055     5.430    cfo_correction_i/sum_0/inst/p_1_in[31]
    SLICE_X79Y183        FDCE                                         r  cfo_correction_i/sum_0/inst/accum_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cfo_correction_i/complex_mult_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT)
  Destination:            cfo_correction_i/sum_0/inst/accum_data_reg[53]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.422ns  (logic 1.231ns (22.704%)  route 4.191ns (77.296%))
  Logic Levels:           9  (CARRY8=4 DSP_OUTPUT=1 LUT3=2 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y74       DSP_OUTPUT                   0.000     0.000 r  cfo_correction_i/complex_mult_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
    DSP48E2_X12Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.214     0.214 r  cfo_correction_i/complex_mult_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.971     1.185    cfo_correction_i/sum_0/inst/s_axis_tdata[161]
    SLICE_X79Y185        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116     1.301 r  cfo_correction_i/sum_0/inst/plusOp__188_carry_i_6/O
                         net (fo=2, routed)           1.255     2.556    cfo_correction_i/sum_0/inst/plusOp__188_carry_i_6_n_0
    SLICE_X79Y185        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110     2.666 r  cfo_correction_i/sum_0/inst/plusOp__188_carry/CO[7]
                         net (fo=1, routed)           0.026     2.692    cfo_correction_i/sum_0/inst/plusOp__188_carry_n_0
    SLICE_X79Y186        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     2.768 r  cfo_correction_i/sum_0/inst/plusOp__188_carry__0/O[1]
                         net (fo=2, routed)           0.579     3.347    cfo_correction_i/sum_0/inst/plusOp__188_carry__0_n_14
    SLICE_X75Y180        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     3.490 r  cfo_correction_i/sum_0/inst/plusOp__282_carry__0_i_6/O
                         net (fo=2, routed)           0.214     3.704    cfo_correction_i/sum_0/inst/plusOp__282_carry__0_i_6_n_0
    SLICE_X75Y180        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     3.849 r  cfo_correction_i/sum_0/inst/plusOp__282_carry__0_i_14/O
                         net (fo=1, routed)           0.021     3.870    cfo_correction_i/sum_0/inst/plusOp__282_carry__0_i_14_n_0
    SLICE_X75Y180        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.031 r  cfo_correction_i/sum_0/inst/plusOp__282_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.057    cfo_correction_i/sum_0/inst/plusOp__282_carry__0_n_0
    SLICE_X75Y181        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     4.173 r  cfo_correction_i/sum_0/inst/plusOp__282_carry__1/O[5]
                         net (fo=1, routed)           1.046     5.219    cfo_correction_i/sum_0/inst/plusOp[21]
    SLICE_X79Y182        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     5.369 r  cfo_correction_i/sum_0/inst/accum_data[53]_i_1/O
                         net (fo=1, routed)           0.053     5.422    cfo_correction_i/sum_0/inst/p_1_in[53]
    SLICE_X79Y182        FDCE                                         r  cfo_correction_i/sum_0/inst/accum_data_reg[53]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cfo_correction_i/complex_mult_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT)
  Destination:            cfo_correction_i/sum_0/inst/accum_data_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.411ns  (logic 0.779ns (14.396%)  route 4.632ns (85.604%))
  Logic Levels:           7  (CARRY8=3 DSP_OUTPUT=1 LUT3=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y75       DSP_OUTPUT                   0.000     0.000 r  cfo_correction_i/complex_mult_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
    DSP48E2_X12Y75       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[19])
                                                      0.212     0.212 r  cfo_correction_i/complex_mult_0/inst/gen_mults[2].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           1.246     1.458    cfo_correction_i/sum_0/inst/s_axis_tdata[147]
    SLICE_X78Y186        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     1.524 r  cfo_correction_i/sum_0/inst/plusOp__0_carry__1_i_4/O
                         net (fo=2, routed)           1.566     3.090    cfo_correction_i/sum_0/inst/plusOp__0_carry__1_i_4_n_0
    SLICE_X78Y186        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     3.183 r  cfo_correction_i/sum_0/inst/plusOp__0_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.209    cfo_correction_i/sum_0/inst/plusOp__0_carry__1_n_0
    SLICE_X78Y187        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.265 r  cfo_correction_i/sum_0/inst/plusOp__0_carry__2/O[0]
                         net (fo=2, routed)           0.349     3.614    cfo_correction_i/sum_0/inst/plusOp__0_carry__2_n_15
    SLICE_X78Y183        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     3.777 r  cfo_correction_i/sum_0/inst/plusOp__94_carry__2_i_6/O
                         net (fo=2, routed)           1.093     4.869    cfo_correction_i/sum_0/inst/plusOp__94_carry__2_i_6_n_0
    SLICE_X78Y183        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[2])
                                                      0.099     4.968 r  cfo_correction_i/sum_0/inst/plusOp__94_carry__2/O[2]
                         net (fo=1, routed)           0.305     5.273    cfo_correction_i/sum_0/inst/plusOp6_out[26]
    SLICE_X80Y182        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     5.363 r  cfo_correction_i/sum_0/inst/accum_data[26]_i_1/O
                         net (fo=1, routed)           0.048     5.411    cfo_correction_i/sum_0/inst/p_1_in[26]
    SLICE_X80Y182        FDCE                                         r  cfo_correction_i/sum_0/inst/accum_data_reg[26]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cfo_correction_i/Mixer/mixer_0/inst/gen_mults[1].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cfo_correction_i/Mixer/mixer_0/inst/gen_mults[1].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y153        FDRE                         0.000     0.000 r  cfo_correction_i/Mixer/mixer_0/inst/gen_mults[1].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][11]/C
    SLICE_X84Y153        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  cfo_correction_i/Mixer/mixer_0/inst/gen_mults[1].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][11]/Q
                         net (fo=1, routed)           0.033     0.072    cfo_correction_i/Mixer/mixer_0/inst/gen_mults[1].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg_n_0_[0][11]
    SLICE_X84Y153        FDRE                                         r  cfo_correction_i/Mixer/mixer_0/inst/gen_mults[1].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cfo_correction_i/axis_splitter_0/inst/m_axis0_tuser_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cfo_correction_i/axis_splitter_1/inst/m_axis0_tuser_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y174        FDRE                         0.000     0.000 r  cfo_correction_i/axis_splitter_0/inst/m_axis0_tuser_reg[0]/C
    SLICE_X80Y174        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.039 r  cfo_correction_i/axis_splitter_0/inst/m_axis0_tuser_reg[0]/Q
                         net (fo=1, routed)           0.033     0.072    cfo_correction_i/axis_splitter_1/inst/s_axis_tuser[0]
    SLICE_X80Y174        FDRE                                         r  cfo_correction_i/axis_splitter_1/inst/m_axis0_tuser_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y190        FDRE                         0.000     0.000 r  cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][3]/C
    SLICE_X81Y190        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][3]/Q
                         net (fo=1, routed)           0.033     0.072    cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][3]
    SLICE_X81Y190        FDRE                                         r  cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y190        FDRE                         0.000     0.000 r  cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]/C
    SLICE_X80Y190        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]/Q
                         net (fo=1, routed)           0.033     0.072    cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]
    SLICE_X80Y190        FDRE                                         r  cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y194        FDRE                         0.000     0.000 r  cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][12]/C
    SLICE_X81Y194        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][12]/Q
                         net (fo=1, routed)           0.033     0.072    cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg_n_0_[0][12]
    SLICE_X81Y194        FDRE                                         r  cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y184        FDRE                         0.000     0.000 r  cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][6]/C
    SLICE_X74Y184        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][6]/Q
                         net (fo=1, routed)           0.033     0.072    cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg_n_0_[0][6]
    SLICE_X74Y184        FDRE                                         r  cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y190        FDRE                         0.000     0.000 r  cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][10]/C
    SLICE_X80Y190        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.039 r  cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][10]/Q
                         net (fo=1, routed)           0.034     0.073    cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][10]
    SLICE_X80Y190        FDRE                                         r  cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y190        FDRE                         0.000     0.000 r  cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][1]/C
    SLICE_X81Y190        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.039 r  cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][1]/Q
                         net (fo=1, routed)           0.034     0.073    cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][1]
    SLICE_X81Y190        FDRE                                         r  cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y184        FDRE                         0.000     0.000 r  cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][11]/C
    SLICE_X74Y184        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.039 r  cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][11]/Q
                         net (fo=1, routed)           0.034     0.073    cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg_n_0_[0][11]
    SLICE_X74Y184        FDRE                                         r  cfo_correction_i/complex_mult_0/inst/gen_mults[3].cmpy_inst1/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cfo_correction_i/axis_splitter_0/inst/m_axis0_tdata_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cfo_correction_i/axis_splitter_1/inst/m_axis0_tdata_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.077ns  (logic 0.039ns (50.859%)  route 0.038ns (49.141%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y178        FDRE                         0.000     0.000 r  cfo_correction_i/axis_splitter_0/inst/m_axis0_tdata_reg[16]/C
    SLICE_X81Y178        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.039 r  cfo_correction_i/axis_splitter_0/inst/m_axis0_tdata_reg[16]/Q
                         net (fo=2, routed)           0.038     0.077    cfo_correction_i/axis_splitter_1/inst/s_axis_tdata[16]
    SLICE_X81Y178        FDRE                                         r  cfo_correction_i/axis_splitter_1/inst/m_axis0_tdata_reg[16]/D
  -------------------------------------------------------------------    -------------------





