Running: N:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Diamond/Desktop/practice/practice/four_bitmultiplier/Tb_isim_beh.exe -prj C:/Users/Diamond/Desktop/practice/practice/four_bitmultiplier/Tb_beh.prj work.Tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Diamond/Desktop/practice/practice/four_bitmultiplier/FullAdder4bit.v" into library work
Analyzing Verilog file "C:/Users/Diamond/Desktop/practice/practice/four_bitmultiplier/Multiplier4x3.v" into library work
Analyzing Verilog file "C:/Users/Diamond/Desktop/practice/practice/four_bitmultiplier/Tb.v" into library work
Analyzing Verilog file "N:/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module FullAdder4bit
Compiling module Multiplier4x3
Compiling module Tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable C:/Users/Diamond/Desktop/practice/practice/four_bitmultiplier/Tb_isim_beh.exe
Fuse Memory Usage: 28144 KB
Fuse CPU Usage: 359 ms
