// Seed: 386074414
module module_0 (
    input wor id_0
);
  assign id_2 = 1 == id_0;
  uwire id_3;
  assign id_2 = 1;
  assign id_3 = 1'd0;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input uwire id_2,
    output uwire id_3,
    output tri id_4,
    output supply1 id_5,
    output tri id_6,
    input tri1 id_7,
    input wor id_8,
    output tri id_9,
    input tri id_10,
    input supply0 id_11,
    input uwire id_12,
    input wand id_13,
    output supply0 id_14,
    input supply0 id_15,
    input supply1 id_16,
    output supply0 id_17,
    input tri id_18
);
  assign id_3 = id_16;
  wire id_20;
  module_0 modCall_1 (id_15);
  assign modCall_1.id_0 = 0;
  assign id_17 = id_1;
  wire id_21;
  or primCall (id_5, id_2, id_12, id_7, id_10, id_13, id_1, id_16, id_8, id_11, id_18);
endmodule
