Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Feb 26 21:50:53 2025
| Host         : vader running 64-bit Arch Linux
| Command      : report_utilization -hierarchical -file reports/utilization_hierarchical_place.rpt
| Design       : top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------+---------------------------+------------+------------+---------+------+------+--------+--------+------------+
|       Instance       |           Module          | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+----------------------+---------------------------+------------+------------+---------+------+------+--------+--------+------------+
| top                  |                     (top) |       3900 |       2762 |    1138 |    0 | 2256 |      0 |      0 |          4 |
|   (top)              |                     (top) |         15 |         15 |       0 |    0 |   35 |      0 |      0 |          0 |
|   SOC                |        Grande_Risco_5_SOC |       3886 |       2748 |    1138 |    0 | 2221 |      0 |      0 |          4 |
|     Memory           |                    Memory |       1088 |         64 |    1024 |    0 |    0 |      0 |      0 |          0 |
|     P1               |                      LEDs |          8 |          8 |       0 |    0 |   32 |      0 |      0 |          0 |
|     Processor        |             Grande_Risco5 |       2797 |       2683 |     114 |    0 | 2189 |      0 |      0 |          4 |
|       (Processor)    |             Grande_Risco5 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |          0 |
|       Core           |                      Core |       2605 |       2605 |       0 |    0 | 1967 |      0 |      0 |          4 |
|         (Core)       |                      Core |       1399 |       1399 |       0 |    0 |  709 |      0 |      0 |          0 |
|         ForwardAMUX  |                       MUX |         34 |         34 |       0 |    0 |    0 |      0 |      0 |          0 |
|         ForwardBMUX  |                     MUX_0 |         34 |         34 |       0 |    0 |    0 |      0 |      0 |          0 |
|         Mdu          |                       MDU |        471 |        471 |       0 |    0 |  266 |      0 |      0 |          4 |
|         RegisterBank |                 Registers |        671 |        671 |       0 |    0 |  992 |      0 |      0 |          0 |
|       DCache         |                    DCache |         99 |         42 |      57 |    0 |   34 |      0 |      0 |          0 |
|       ICache         |                    ICache |         80 |         23 |      57 |    0 |   35 |      0 |      0 |          0 |
|       M1             | Cache_request_Multiplexer |         12 |         12 |       0 |    0 |  153 |      0 |      0 |          0 |
+----------------------+---------------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


