  <memory alignment="16#1000#" caching="UC" name="nic1|dma" physicalAddress="16#2000#" size="16#1000#"/>                                                  <memory alignment="16#1000#" caching="UC" name="nic1|dma" physicalAddress="16#2000#" size="16#1000#"/>
  <memory alignment="16#1000#" caching="UC" name="xhci|dma" physicalAddress="16#3000#" size="16#1000#"/>                                                  <memory alignment="16#1000#" caching="UC" name="xhci|dma" physicalAddress="16#3000#" size="16#1000#"/>
                                                                                                                                                     >    <memory alignment="16#1000#" caching="WB" name="rmrr1" physicalAddress="16#da08_3000#" size="16#0001_d000#" type="device_rmrr"/>
                                                                                                                                                     >    <memory alignment="16#1000#" caching="WB" name="rmrr2" physicalAddress="16#dd00_0000#" size="16#0001_0000#" type="device_rmrr"/>
 </memory>                                                                                                                                               </memory>
 <deviceDomains>                                                                                                                                         <deviceDomains>
--
   <memory>                                                                                                                                                <memory>
    <memory executable="false" logical="dma1" physical="nic1|dma" virtualAddress="16#1000#" writable="true"/>                                               <memory executable="false" logical="dma1" physical="nic1|dma" virtualAddress="16#1000#" writable="true"/>
                                                                                                                                                     >      <memory executable="false" logical="rmrr1" physical="rmrr1" virtualAddress="16#da08_3000#" writable="true"/>
   </memory>                                                                                                                                               </memory>
   <devices>                                                                                                                                               <devices>
--
   </channels>                                                                                                                                             </channels>
   <monitor>                                                                                                                                               <monitor>
    <state       subject="lnx" logical="monitor_state"       virtualAddress="16#4000#" writable="true"/>                                             |      <state logical="monitor_state" subject="lnx" virtualAddress="16#4000#" writable="true"/>
    <timed_event subject="lnx" logical="monitor_timed_event" virtualAddress="16#5000#" writable="true"/>                                             |      <timed_event logical="monitor_timed_event" subject="lnx" virtualAddress="16#5000#" writable="true"/>
    <interrupts  subject="lnx" logical="monitor_interrupts"  virtualAddress="16#f000#" writable="true"/>                                             |      <interrupts logical="monitor_interrupts" subject="lnx" virtualAddress="16#f000#" writable="true"/>
   </monitor>                                                                                                                                              </monitor>
   <component ref="c1">                                                                                                                                    <component ref="c1">
