Analysis & Synthesis report for MIPS-Project-Quartus
Sun Apr 09 14:26:27 2023
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_6ut3:auto_generated
 16. Parameter Settings for User Entity Instance: reg:U_PROGRAM_COUNTER
 17. Parameter Settings for User Entity Instance: mux_2x1:U_MEMORY_MUX
 18. Parameter Settings for User Entity Instance: memory:U_MEMORY|mux_4x1:U_OUT_MUX
 19. Parameter Settings for User Entity Instance: memory:U_MEMORY|reg:IN_PORT_0
 20. Parameter Settings for User Entity Instance: memory:U_MEMORY|reg:IN_PORT_1
 21. Parameter Settings for User Entity Instance: memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: memory:U_MEMORY|reg:U_OUT_PORT
 23. Parameter Settings for User Entity Instance: reg:U_INSTRUCTION_REGISTER
 24. Parameter Settings for User Entity Instance: reg:U_MEMORY_DATA_REGISTER
 25. Parameter Settings for User Entity Instance: mux_2x1:U_WRITE_REG_MUX
 26. Parameter Settings for User Entity Instance: mux_2x1:U_WRITE_DATA_MUX
 27. Parameter Settings for User Entity Instance: reg:U_REGISTER_A
 28. Parameter Settings for User Entity Instance: reg:U_REGISTER_B
 29. Parameter Settings for User Entity Instance: sign_extend:U_SIGN_EXTEND
 30. Parameter Settings for User Entity Instance: mux_2x1:U_ALU_SRC_A_MUX
 31. Parameter Settings for User Entity Instance: mux_4x1:U_ALU_SRC_B_MUX
 32. Parameter Settings for User Entity Instance: alu:U_ALU
 33. Parameter Settings for User Entity Instance: reg:U_ALU_OUT_REG
 34. Parameter Settings for User Entity Instance: reg:U_ALU_LO_REG
 35. Parameter Settings for User Entity Instance: reg:U_ALU_HI_REG
 36. Parameter Settings for User Entity Instance: mux_4x1:U_PC_SOURCE_MUX
 37. Parameter Settings for User Entity Instance: mux_4x1:U_ALU_OUT_MUX
 38. Parameter Settings for Inferred Entity Instance: alu:U_ALU|lpm_mult:Mult1
 39. Parameter Settings for Inferred Entity Instance: alu:U_ALU|lpm_mult:Mult0
 40. altsyncram Parameter Settings by Entity Instance
 41. lpm_mult Parameter Settings by Entity Instance
 42. Port Connectivity Checks: "mux_4x1:U_ALU_OUT_MUX"
 43. Port Connectivity Checks: "mux_4x1:U_PC_SOURCE_MUX"
 44. Port Connectivity Checks: "reg:U_ALU_HI_REG"
 45. Port Connectivity Checks: "reg:U_ALU_LO_REG"
 46. Port Connectivity Checks: "reg:U_ALU_OUT_REG"
 47. Port Connectivity Checks: "mux_4x1:U_ALU_SRC_B_MUX"
 48. Port Connectivity Checks: "reg:U_REGISTER_B"
 49. Port Connectivity Checks: "reg:U_REGISTER_A"
 50. Port Connectivity Checks: "reg:U_MEMORY_DATA_REGISTER"
 51. Port Connectivity Checks: "memory:U_MEMORY|reg:IN_PORT_1"
 52. Port Connectivity Checks: "memory:U_MEMORY|reg:IN_PORT_0"
 53. Port Connectivity Checks: "memory:U_MEMORY|mux_4x1:U_OUT_MUX"
 54. Port Connectivity Checks: "memory:U_MEMORY"
 55. Post-Synthesis Netlist Statistics for Top Partition
 56. Elapsed Time Per Partition
 57. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 09 14:26:27 2023       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; MIPS-Project-Quartus                        ;
; Top-level Entity Name              ; datapath                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 3,718                                       ;
;     Total combinational functions  ; 2,642                                       ;
;     Dedicated logic registers      ; 1,302                                       ;
; Total registers                    ; 1302                                        ;
; Total pins                         ; 122                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192                                       ;
; Embedded Multiplier 9-bit elements ; 16                                          ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+--------------------+----------------------+
; Option                                                           ; Setting            ; Default Value        ;
+------------------------------------------------------------------+--------------------+----------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                      ;
; Top-level entity name                                            ; datapath           ; MIPS-Project-Quartus ;
; Family name                                                      ; MAX 10             ; Cyclone V            ;
; Use smart compilation                                            ; Off                ; Off                  ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                   ;
; Enable compact report table                                      ; Off                ; Off                  ;
; Restructure Multiplexers                                         ; Auto               ; Auto                 ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                  ;
; Preserve fewer node names                                        ; On                 ; On                   ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable               ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001         ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993            ;
; State Machine Processing                                         ; Auto               ; Auto                 ;
; Safe State Machine                                               ; Off                ; Off                  ;
; Extract Verilog State Machines                                   ; On                 ; On                   ;
; Extract VHDL State Machines                                      ; On                 ; On                   ;
; Ignore Verilog initial constructs                                ; Off                ; Off                  ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                 ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                   ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                   ;
; Parallel Synthesis                                               ; On                 ; On                   ;
; DSP Block Balancing                                              ; Auto               ; Auto                 ;
; NOT Gate Push-Back                                               ; On                 ; On                   ;
; Power-Up Don't Care                                              ; On                 ; On                   ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                  ;
; Remove Duplicate Registers                                       ; On                 ; On                   ;
; Ignore CARRY Buffers                                             ; Off                ; Off                  ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                  ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                  ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                  ;
; Ignore LCELL Buffers                                             ; Off                ; Off                  ;
; Ignore SOFT Buffers                                              ; On                 ; On                   ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                  ;
; Optimization Technique                                           ; Balanced           ; Balanced             ;
; Carry Chain Length                                               ; 70                 ; 70                   ;
; Auto Carry Chains                                                ; On                 ; On                   ;
; Auto Open-Drain Pins                                             ; On                 ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                  ;
; Auto ROM Replacement                                             ; On                 ; On                   ;
; Auto RAM Replacement                                             ; On                 ; On                   ;
; Auto DSP Block Replacement                                       ; On                 ; On                   ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                 ;
; Auto Clock Enable Replacement                                    ; On                 ; On                   ;
; Strict RAM Replacement                                           ; Off                ; Off                  ;
; Allow Synchronous Control Signals                                ; On                 ; On                   ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                  ;
; Auto RAM Block Balancing                                         ; On                 ; On                   ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                  ;
; Auto Resource Sharing                                            ; Off                ; Off                  ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                  ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                  ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                  ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                   ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                  ;
; Timing-Driven Synthesis                                          ; On                 ; On                   ;
; Report Parameter Settings                                        ; On                 ; On                   ;
; Report Source Assignments                                        ; On                 ; On                   ;
; Report Connectivity Checks                                       ; On                 ; On                   ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                  ;
; Synchronization Register Chain Length                            ; 2                  ; 2                    ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation   ;
; HDL message level                                                ; Level2             ; Level2               ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                  ;
; Clock MUX Protection                                             ; On                 ; On                   ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                  ;
; Block Design Naming                                              ; Auto               ; Auto                 ;
; SDC constraint protection                                        ; Off                ; Off                  ;
; Synthesis Effort                                                 ; Auto               ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                   ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                  ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium               ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                 ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                   ;
+------------------------------------------------------------------+--------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-12        ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; ../src/primitives/sign_extend.vhd ; yes             ; User VHDL File               ; C:/Dev/MIPS-Project/src/primitives/sign_extend.vhd                           ;         ;
; ../src/primitives/reg.vhd         ; yes             ; User VHDL File               ; C:/Dev/MIPS-Project/src/primitives/reg.vhd                                   ;         ;
; ../src/primitives/mux_4x1.vhd     ; yes             ; User VHDL File               ; C:/Dev/MIPS-Project/src/primitives/mux_4x1.vhd                               ;         ;
; ../src/primitives/mux_2x1.vhd     ; yes             ; User VHDL File               ; C:/Dev/MIPS-Project/src/primitives/mux_2x1.vhd                               ;         ;
; ../src/memory/ram.vhd             ; yes             ; User Wizard-Generated File   ; C:/Dev/MIPS-Project/src/memory/ram.vhd                                       ;         ;
; ../src/memory/memory.vhd          ; yes             ; User VHDL File               ; C:/Dev/MIPS-Project/src/memory/memory.vhd                                    ;         ;
; ../src/registers_file.vhd         ; yes             ; User VHDL File               ; C:/Dev/MIPS-Project/src/registers_file.vhd                                   ;         ;
; ../src/datapath.vhd               ; yes             ; User VHDL File               ; C:/Dev/MIPS-Project/src/datapath.vhd                                         ;         ;
; ../src/alu.vhd                    ; yes             ; User VHDL File               ; C:/Dev/MIPS-Project/src/alu.vhd                                              ;         ;
; ../src/libraries/ALU_OP_LIB.vhd   ; yes             ; User VHDL File               ; C:/Dev/MIPS-Project/src/libraries/ALU_OP_LIB.vhd                             ;         ;
; altsyncram.tdf                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal191.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc        ;         ;
; a_rdenreg.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_6ut3.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Dev/MIPS-Project/Quartus/db/altsyncram_6ut3.tdf                           ;         ;
; lpm_mult.tdf                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_tns.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Dev/MIPS-Project/Quartus/db/mult_tns.tdf                                  ;         ;
; db/mult_qgs.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Dev/MIPS-Project/Quartus/db/mult_qgs.tdf                                  ;         ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,718     ;
;                                             ;           ;
; Total combinational functions               ; 2642      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1984      ;
;     -- 3 input functions                    ; 582       ;
;     -- <=2 input functions                  ; 76        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2320      ;
;     -- arithmetic mode                      ; 322       ;
;                                             ;           ;
; Total registers                             ; 1302      ;
;     -- Dedicated logic registers            ; 1302      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 122       ;
; Total memory bits                           ; 8192      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 16        ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1334      ;
; Total fan-out                               ; 15723     ;
; Average fan-out                             ; 3.71      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------+-----------------+--------------+
; |datapath                                    ; 2642 (1)            ; 1302 (0)                  ; 8192        ; 0          ; 16           ; 0       ; 8         ; 122  ; 0            ; 0          ; |datapath                                                                                          ; datapath        ; work         ;
;    |alu:U_ALU|                               ; 971 (800)           ; 0 (0)                     ; 0           ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 0          ; |datapath|alu:U_ALU                                                                                ; alu             ; work         ;
;       |lpm_mult:Mult0|                       ; 92 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |datapath|alu:U_ALU|lpm_mult:Mult0                                                                 ; lpm_mult        ; work         ;
;          |mult_qgs:auto_generated|           ; 92 (92)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |datapath|alu:U_ALU|lpm_mult:Mult0|mult_qgs:auto_generated                                         ; mult_qgs        ; work         ;
;       |lpm_mult:Mult1|                       ; 79 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |datapath|alu:U_ALU|lpm_mult:Mult1                                                                 ; lpm_mult        ; work         ;
;          |mult_tns:auto_generated|           ; 79 (79)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |datapath|alu:U_ALU|lpm_mult:Mult1|mult_tns:auto_generated                                         ; mult_tns        ; work         ;
;    |memory:U_MEMORY|                         ; 72 (30)             ; 54 (2)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |datapath|memory:U_MEMORY                                                                          ; memory          ; work         ;
;       |mux_4x1:U_OUT_MUX|                    ; 42 (42)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |datapath|memory:U_MEMORY|mux_4x1:U_OUT_MUX                                                        ; mux_4x1         ; work         ;
;       |ram:U_RAM|                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |datapath|memory:U_MEMORY|ram:U_RAM                                                                ; ram             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |datapath|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_6ut3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |datapath|memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_6ut3:auto_generated ; altsyncram_6ut3 ; work         ;
;       |reg:IN_PORT_0|                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |datapath|memory:U_MEMORY|reg:IN_PORT_0                                                            ; reg             ; work         ;
;       |reg:IN_PORT_1|                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |datapath|memory:U_MEMORY|reg:IN_PORT_1                                                            ; reg             ; work         ;
;       |reg:U_OUT_PORT|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |datapath|memory:U_MEMORY|reg:U_OUT_PORT                                                           ; reg             ; work         ;
;    |mux_2x1:U_ALU_SRC_A_MUX|                 ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |datapath|mux_2x1:U_ALU_SRC_A_MUX                                                                  ; mux_2x1         ; work         ;
;    |mux_2x1:U_MEMORY_MUX|                    ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |datapath|mux_2x1:U_MEMORY_MUX                                                                     ; mux_2x1         ; work         ;
;    |mux_2x1:U_WRITE_DATA_MUX|                ; 64 (64)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |datapath|mux_2x1:U_WRITE_DATA_MUX                                                                 ; mux_2x1         ; work         ;
;    |mux_2x1:U_WRITE_REG_MUX|                 ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |datapath|mux_2x1:U_WRITE_REG_MUX                                                                  ; mux_2x1         ; work         ;
;    |mux_4x1:U_ALU_SRC_B_MUX|                 ; 50 (50)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |datapath|mux_4x1:U_ALU_SRC_B_MUX                                                                  ; mux_4x1         ; work         ;
;    |mux_4x1:U_PC_SOURCE_MUX|                 ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |datapath|mux_4x1:U_PC_SOURCE_MUX                                                                  ; mux_4x1         ; work         ;
;    |reg:U_ALU_HI_REG|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |datapath|reg:U_ALU_HI_REG                                                                         ; reg             ; work         ;
;    |reg:U_ALU_LO_REG|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |datapath|reg:U_ALU_LO_REG                                                                         ; reg             ; work         ;
;    |reg:U_INSTRUCTION_REGISTER|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |datapath|reg:U_INSTRUCTION_REGISTER                                                               ; reg             ; work         ;
;    |reg:U_MEMORY_DATA_REGISTER|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |datapath|reg:U_MEMORY_DATA_REGISTER                                                               ; reg             ; work         ;
;    |reg:U_PROGRAM_COUNTER|                   ; 36 (36)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |datapath|reg:U_PROGRAM_COUNTER                                                                    ; reg             ; work         ;
;    |reg:U_REGISTER_A|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |datapath|reg:U_REGISTER_A                                                                         ; reg             ; work         ;
;    |reg:U_REGISTER_B|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |datapath|reg:U_REGISTER_B                                                                         ; reg             ; work         ;
;    |registers_file:U_REGISTERS_FILE|         ; 1392 (1392)         ; 1024 (1024)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |datapath|registers_file:U_REGISTERS_FILE                                                          ; registers_file  ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_6ut3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; None ;
+-----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 5           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                     ; IP Include File       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------------+
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |datapath|memory:U_MEMORY|ram:U_RAM ; ../src/memory/ram.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------------+


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+----------------------------------------------+-----------------------------------------+
; Register name                                ; Reason for Removal                      ;
+----------------------------------------------+-----------------------------------------+
; memory:U_MEMORY|reg:IN_PORT_1|output[10..31] ; Stuck at GND due to stuck port data_in  ;
; memory:U_MEMORY|reg:IN_PORT_0|output[10..31] ; Stuck at GND due to stuck port data_in  ;
; reg:U_ALU_OUT_REG|output[31]                 ; Merged with reg:U_ALU_LO_REG|output[31] ;
; reg:U_ALU_OUT_REG|output[30]                 ; Merged with reg:U_ALU_LO_REG|output[30] ;
; reg:U_ALU_OUT_REG|output[29]                 ; Merged with reg:U_ALU_LO_REG|output[29] ;
; reg:U_ALU_OUT_REG|output[28]                 ; Merged with reg:U_ALU_LO_REG|output[28] ;
; reg:U_ALU_OUT_REG|output[27]                 ; Merged with reg:U_ALU_LO_REG|output[27] ;
; reg:U_ALU_OUT_REG|output[26]                 ; Merged with reg:U_ALU_LO_REG|output[26] ;
; reg:U_ALU_OUT_REG|output[25]                 ; Merged with reg:U_ALU_LO_REG|output[25] ;
; reg:U_ALU_OUT_REG|output[24]                 ; Merged with reg:U_ALU_LO_REG|output[24] ;
; reg:U_ALU_OUT_REG|output[23]                 ; Merged with reg:U_ALU_LO_REG|output[23] ;
; reg:U_ALU_OUT_REG|output[22]                 ; Merged with reg:U_ALU_LO_REG|output[22] ;
; reg:U_ALU_OUT_REG|output[21]                 ; Merged with reg:U_ALU_LO_REG|output[21] ;
; reg:U_ALU_OUT_REG|output[20]                 ; Merged with reg:U_ALU_LO_REG|output[20] ;
; reg:U_ALU_OUT_REG|output[19]                 ; Merged with reg:U_ALU_LO_REG|output[19] ;
; reg:U_ALU_OUT_REG|output[18]                 ; Merged with reg:U_ALU_LO_REG|output[18] ;
; reg:U_ALU_OUT_REG|output[17]                 ; Merged with reg:U_ALU_LO_REG|output[17] ;
; reg:U_ALU_OUT_REG|output[16]                 ; Merged with reg:U_ALU_LO_REG|output[16] ;
; reg:U_ALU_OUT_REG|output[1]                  ; Merged with reg:U_ALU_LO_REG|output[1]  ;
; reg:U_ALU_OUT_REG|output[0]                  ; Merged with reg:U_ALU_LO_REG|output[0]  ;
; reg:U_ALU_OUT_REG|output[15]                 ; Merged with reg:U_ALU_LO_REG|output[15] ;
; reg:U_ALU_OUT_REG|output[14]                 ; Merged with reg:U_ALU_LO_REG|output[14] ;
; reg:U_ALU_OUT_REG|output[13]                 ; Merged with reg:U_ALU_LO_REG|output[13] ;
; reg:U_ALU_OUT_REG|output[12]                 ; Merged with reg:U_ALU_LO_REG|output[12] ;
; reg:U_ALU_OUT_REG|output[11]                 ; Merged with reg:U_ALU_LO_REG|output[11] ;
; reg:U_ALU_OUT_REG|output[10]                 ; Merged with reg:U_ALU_LO_REG|output[10] ;
; reg:U_ALU_OUT_REG|output[9]                  ; Merged with reg:U_ALU_LO_REG|output[9]  ;
; reg:U_ALU_OUT_REG|output[8]                  ; Merged with reg:U_ALU_LO_REG|output[8]  ;
; reg:U_ALU_OUT_REG|output[7]                  ; Merged with reg:U_ALU_LO_REG|output[7]  ;
; reg:U_ALU_OUT_REG|output[6]                  ; Merged with reg:U_ALU_LO_REG|output[6]  ;
; reg:U_ALU_OUT_REG|output[5]                  ; Merged with reg:U_ALU_LO_REG|output[5]  ;
; reg:U_ALU_OUT_REG|output[4]                  ; Merged with reg:U_ALU_LO_REG|output[4]  ;
; reg:U_ALU_OUT_REG|output[3]                  ; Merged with reg:U_ALU_LO_REG|output[3]  ;
; reg:U_ALU_OUT_REG|output[2]                  ; Merged with reg:U_ALU_LO_REG|output[2]  ;
; Total Number of Removed Registers = 76       ;                                         ;
+----------------------------------------------+-----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1302  ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 26    ;
; Number of registers using Asynchronous Clear ; 1282  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1142  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; memory:U_MEMORY|OutMuxSel[0]           ; 42      ;
; memory:U_MEMORY|OutMuxSel[1]           ; 42      ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |datapath|reg:U_PROGRAM_COUNTER|output[0]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |datapath|reg:U_PROGRAM_COUNTER|output[31]        ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |datapath|reg:U_PROGRAM_COUNTER|output[2]         ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |datapath|reg:U_REGISTER_B|output[24]             ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |datapath|reg:U_REGISTER_A|output[10]             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |datapath|memory:U_MEMORY|mux_4x1:U_OUT_MUX|Mux28 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |datapath|mux_4x1:U_ALU_SRC_B_MUX|Mux31           ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |datapath|mux_4x1:U_ALU_SRC_B_MUX|Mux7            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |datapath|mux_4x1:U_ALU_SRC_B_MUX|Mux14           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |datapath|mux_2x1:U_WRITE_DATA_MUX|output[18]     ;
; 15:1               ; 7 bits    ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |datapath|alu:U_ALU|Selector13                    ;
; 14:1               ; 8 bits    ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |datapath|alu:U_ALU|Selector16                    ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |datapath|alu:U_ALU|Selector4                     ;
; 15:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |datapath|alu:U_ALU|Selector27                    ;
; 17:1               ; 2 bits    ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |datapath|alu:U_ALU|Selector2                     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |datapath|alu:U_ALU|Selector29                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_6ut3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_PROGRAM_COUNTER ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; width          ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2x1:U_MEMORY_MUX ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; width          ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:U_MEMORY|mux_4x1:U_OUT_MUX ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:U_MEMORY|reg:IN_PORT_0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; width          ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:U_MEMORY|reg:IN_PORT_1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; width          ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------+-----------------+
; Parameter Name                     ; Value                                           ; Type            ;
+------------------------------------+-------------------------------------------------+-----------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped         ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY    ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE  ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped         ;
; OPERATION_MODE                     ; SINGLE_PORT                                     ; Untyped         ;
; WIDTH_A                            ; 32                                              ; Signed Integer  ;
; WIDTHAD_A                          ; 8                                               ; Signed Integer  ;
; NUMWORDS_A                         ; 256                                             ; Signed Integer  ;
; OUTDATA_REG_A                      ; CLOCK0                                          ; Untyped         ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped         ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped         ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped         ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped         ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped         ;
; WIDTH_B                            ; 1                                               ; Signed Integer  ;
; WIDTHAD_B                          ; 1                                               ; Signed Integer  ;
; NUMWORDS_B                         ; 0                                               ; Signed Integer  ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped         ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped         ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped         ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped         ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped         ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped         ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped         ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped         ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped         ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped         ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Signed Integer  ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Signed Integer  ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped         ;
; BYTE_SIZE                          ; 8                                               ; Signed Integer  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped         ;
; INIT_FILE                          ; ../../Dev/MIPS-Project/test_cases/TestCase1.mif ; Untyped         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped         ;
; MAXIMUM_DEPTH                      ; 0                                               ; Signed Integer  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                          ; Untyped         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                          ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped         ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped         ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Signed Integer  ;
; DEVICE_FAMILY                      ; MAX 10                                          ; Untyped         ;
; CBXI_PARAMETER                     ; altsyncram_6ut3                                 ; Untyped         ;
+------------------------------------+-------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:U_MEMORY|reg:U_OUT_PORT ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_INSTRUCTION_REGISTER ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_MEMORY_DATA_REGISTER ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2x1:U_WRITE_REG_MUX ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; width          ; 5     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2x1:U_WRITE_DATA_MUX ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; width          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_REGISTER_A ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; width          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_REGISTER_B ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; width          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sign_extend:U_SIGN_EXTEND ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; in_width       ; 16    ; Signed Integer                                ;
; out_width      ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2x1:U_ALU_SRC_A_MUX ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; width          ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_4x1:U_ALU_SRC_B_MUX ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; width          ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:U_ALU ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; width          ; 32    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_ALU_OUT_REG ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; width          ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_ALU_LO_REG ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; width          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_ALU_HI_REG ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; width          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_4x1:U_PC_SOURCE_MUX ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; width          ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_4x1:U_ALU_OUT_MUX ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; width          ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:U_ALU|lpm_mult:Mult1       ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_tns ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:U_ALU|lpm_mult:Mult0       ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                      ;
+-------------------------------------------+-----------------------------------------------------------+
; Name                                      ; Value                                                     ;
+-------------------------------------------+-----------------------------------------------------------+
; Number of entity instances                ; 1                                                         ;
; Entity Instance                           ; memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 32                                                        ;
;     -- NUMWORDS_A                         ; 256                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                    ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 0                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
+-------------------------------------------+-----------------------------------------------------------+


+------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                   ;
+---------------------------------------+--------------------------+
; Name                                  ; Value                    ;
+---------------------------------------+--------------------------+
; Number of entity instances            ; 2                        ;
; Entity Instance                       ; alu:U_ALU|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                       ;
;     -- LPM_WIDTHB                     ; 32                       ;
;     -- LPM_WIDTHP                     ; 64                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
; Entity Instance                       ; alu:U_ALU|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                       ;
;     -- LPM_WIDTHB                     ; 32                       ;
;     -- LPM_WIDTHP                     ; 64                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
+---------------------------------------+--------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "mux_4x1:U_ALU_OUT_MUX" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; in3  ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "mux_4x1:U_PC_SOURCE_MUX" ;
+-----------+-------+----------+----------------------+
; Port      ; Type  ; Severity ; Details              ;
+-----------+-------+----------+----------------------+
; in2[1..0] ; Input ; Info     ; Stuck at GND         ;
; in3       ; Input ; Info     ; Stuck at GND         ;
+-----------+-------+----------+----------------------+


+----------------------------------------------+
; Port Connectivity Checks: "reg:U_ALU_HI_REG" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; en   ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+----------------------------------------------+
; Port Connectivity Checks: "reg:U_ALU_LO_REG" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; en   ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "reg:U_ALU_OUT_REG" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; en   ; Input ; Info     ; Stuck at VCC        ;
+------+-------+----------+---------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "mux_4x1:U_ALU_SRC_B_MUX" ;
+------------+-------+----------+---------------------+
; Port       ; Type  ; Severity ; Details             ;
+------------+-------+----------+---------------------+
; in1[31..3] ; Input ; Info     ; Stuck at GND        ;
; in1[1..0]  ; Input ; Info     ; Stuck at GND        ;
; in1[2]     ; Input ; Info     ; Stuck at VCC        ;
; in3[1..0]  ; Input ; Info     ; Stuck at GND        ;
+------------+-------+----------+---------------------+


+----------------------------------------------+
; Port Connectivity Checks: "reg:U_REGISTER_B" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; en   ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+----------------------------------------------+
; Port Connectivity Checks: "reg:U_REGISTER_A" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; en   ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "reg:U_MEMORY_DATA_REGISTER" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                 ;
+------+-------+----------+------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "memory:U_MEMORY|reg:IN_PORT_1" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                    ;
+------+-------+----------+---------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "memory:U_MEMORY|reg:IN_PORT_0" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                    ;
+------+-------+----------+---------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "memory:U_MEMORY|mux_4x1:U_OUT_MUX" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; in3  ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "memory:U_MEMORY"      ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; inport[31..10] ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 122                         ;
; cycloneiii_ff         ; 1302                        ;
;     CLR               ; 160                         ;
;     ENA               ; 20                          ;
;     ENA CLR           ; 1090                        ;
;     ENA CLR SCLR      ; 6                           ;
;     ENA CLR SCLR SLD  ; 26                          ;
; cycloneiii_lcell_comb ; 2642                        ;
;     arith             ; 322                         ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 284                         ;
;     normal            ; 2320                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 35                          ;
;         3 data inputs ; 298                         ;
;         4 data inputs ; 1984                        ;
; cycloneiii_mac_mult   ; 8                           ;
; cycloneiii_mac_out    ; 8                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 5.11                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sun Apr 09 14:26:20 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS-Project-Quartus -c MIPS-Project-Quartus
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /dev/mips-project/src/primitives/sign_extend.vhd
    Info (12022): Found design unit 1: sign_extend-BHV File: C:/Dev/MIPS-Project/src/primitives/sign_extend.vhd Line: 15
    Info (12023): Found entity 1: sign_extend File: C:/Dev/MIPS-Project/src/primitives/sign_extend.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /dev/mips-project/src/primitives/reg.vhd
    Info (12022): Found design unit 1: reg-bhv File: C:/Dev/MIPS-Project/src/primitives/reg.vhd Line: 16
    Info (12023): Found entity 1: reg File: C:/Dev/MIPS-Project/src/primitives/reg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /dev/mips-project/src/primitives/mux_4x1.vhd
    Info (12022): Found design unit 1: mux_4x1-bhv File: C:/Dev/MIPS-Project/src/primitives/mux_4x1.vhd Line: 17
    Info (12023): Found entity 1: mux_4x1 File: C:/Dev/MIPS-Project/src/primitives/mux_4x1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /dev/mips-project/src/primitives/mux_2x1.vhd
    Info (12022): Found design unit 1: mux_2x1-bhv File: C:/Dev/MIPS-Project/src/primitives/mux_2x1.vhd Line: 15
    Info (12023): Found entity 1: mux_2x1 File: C:/Dev/MIPS-Project/src/primitives/mux_2x1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /dev/mips-project/src/memory/ram.vhd
    Info (12022): Found design unit 1: ram-SYN File: C:/Dev/MIPS-Project/src/memory/ram.vhd Line: 55
    Info (12023): Found entity 1: ram File: C:/Dev/MIPS-Project/src/memory/ram.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /dev/mips-project/src/memory/memory.vhd
    Info (12022): Found design unit 1: memory-ARCH File: C:/Dev/MIPS-Project/src/memory/memory.vhd Line: 24
    Info (12023): Found entity 1: memory File: C:/Dev/MIPS-Project/src/memory/memory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /dev/mips-project/src/registers_file.vhd
    Info (12022): Found design unit 1: registers_file-async_read File: C:/Dev/MIPS-Project/src/registers_file.vhd Line: 21
    Info (12023): Found entity 1: registers_file File: C:/Dev/MIPS-Project/src/registers_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /dev/mips-project/src/datapath.vhd
    Info (12022): Found design unit 1: datapath-str File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 40
    Info (12023): Found entity 1: datapath File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /dev/mips-project/src/alu.vhd
    Info (12022): Found design unit 1: alu-bhv File: C:/Dev/MIPS-Project/src/alu.vhd Line: 19
    Info (12023): Found entity 1: alu File: C:/Dev/MIPS-Project/src/alu.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file /dev/mips-project/src/libraries/alu_op_lib.vhd
    Info (12022): Found design unit 1: ALU_OP_LIB File: C:/Dev/MIPS-Project/src/libraries/ALU_OP_LIB.vhd Line: 4
Info (12127): Elaborating entity "datapath" for the top level hierarchy
Info (12128): Elaborating entity "reg" for hierarchy "reg:U_PROGRAM_COUNTER" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 161
Info (12128): Elaborating entity "mux_2x1" for hierarchy "mux_2x1:U_MEMORY_MUX" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 172
Info (12128): Elaborating entity "memory" for hierarchy "memory:U_MEMORY" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 180
Info (12128): Elaborating entity "mux_4x1" for hierarchy "memory:U_MEMORY|mux_4x1:U_OUT_MUX" File: C:/Dev/MIPS-Project/src/memory/memory.vhd Line: 77
Info (12128): Elaborating entity "ram" for hierarchy "memory:U_MEMORY|ram:U_RAM" File: C:/Dev/MIPS-Project/src/memory/memory.vhd Line: 123
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component" File: C:/Dev/MIPS-Project/src/memory/ram.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component" File: C:/Dev/MIPS-Project/src/memory/ram.vhd Line: 62
Info (12133): Instantiated megafunction "memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Dev/MIPS-Project/src/memory/ram.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../Dev/MIPS-Project/test_cases/TestCase1.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6ut3.tdf
    Info (12023): Found entity 1: altsyncram_6ut3 File: C:/Dev/MIPS-Project/Quartus/db/altsyncram_6ut3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6ut3" for hierarchy "memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_6ut3:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mux_2x1" for hierarchy "mux_2x1:U_WRITE_REG_MUX" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 214
Info (12128): Elaborating entity "registers_file" for hierarchy "registers_file:U_REGISTERS_FILE" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 230
Info (12128): Elaborating entity "sign_extend" for hierarchy "sign_extend:U_SIGN_EXTEND" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 261
Info (12128): Elaborating entity "alu" for hierarchy "alu:U_ALU" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 288
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "alu:U_ALU|Mult1" File: C:/Dev/MIPS-Project/src/alu.vhd Line: 43
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "alu:U_ALU|Mult0" File: C:/Dev/MIPS-Project/src/alu.vhd Line: 38
Info (12130): Elaborated megafunction instantiation "alu:U_ALU|lpm_mult:Mult1" File: C:/Dev/MIPS-Project/src/alu.vhd Line: 43
Info (12133): Instantiated megafunction "alu:U_ALU|lpm_mult:Mult1" with the following parameter: File: C:/Dev/MIPS-Project/src/alu.vhd Line: 43
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tns.tdf
    Info (12023): Found entity 1: mult_tns File: C:/Dev/MIPS-Project/Quartus/db/mult_tns.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "alu:U_ALU|lpm_mult:Mult0" File: C:/Dev/MIPS-Project/src/alu.vhd Line: 38
Info (12133): Instantiated megafunction "alu:U_ALU|lpm_mult:Mult0" with the following parameter: File: C:/Dev/MIPS-Project/src/alu.vhd Line: 38
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf
    Info (12023): Found entity 1: mult_qgs File: C:/Dev/MIPS-Project/Quartus/db/mult_qgs.tdf Line: 31
Info (13014): Ignored 470 buffer(s)
    Info (13019): Ignored 470 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/Dev/MIPS-Project/src/memory/memory.vhd Line: 59
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 24 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ALUOp.ALU_ADDU" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 26
    Warning (15610): No output dependent on input pin "ALUOp.ALU_SUBU" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 26
    Warning (15610): No output dependent on input pin "ALUOp.ALU_MULT" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 26
    Warning (15610): No output dependent on input pin "ALUOp.ALU_MULTU" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 26
    Warning (15610): No output dependent on input pin "ALUOp.ALU_AND" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 26
    Warning (15610): No output dependent on input pin "ALUOp.ALU_OR" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 26
    Warning (15610): No output dependent on input pin "ALUOp.ALU_XOR" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 26
    Warning (15610): No output dependent on input pin "ALUOp.ALU_SRL" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 26
    Warning (15610): No output dependent on input pin "ALUOp.ALU_SLL" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 26
    Warning (15610): No output dependent on input pin "ALUOp.ALU_SRA" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 26
    Warning (15610): No output dependent on input pin "ALUOp.ALU_SLT" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 26
    Warning (15610): No output dependent on input pin "ALUOp.ALU_SLTU" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 26
    Warning (15610): No output dependent on input pin "ALUOp.ALU_BEQ" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 26
    Warning (15610): No output dependent on input pin "ALUOp.ALU_BNE" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 26
    Warning (15610): No output dependent on input pin "ALUOp.ALU_BLEZ" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 26
    Warning (15610): No output dependent on input pin "ALUOp.ALU_BGEZ" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 26
    Warning (15610): No output dependent on input pin "ALUOp.ALU_BLTZ" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 26
    Warning (15610): No output dependent on input pin "ALUOp.ALU_BGTZ" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 26
    Warning (15610): No output dependent on input pin "ALUOp.ALU_BLTE" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 26
    Warning (15610): No output dependent on input pin "ALUOp.ALU_BGTE" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 26
    Warning (15610): No output dependent on input pin "ALUOp.ALU_BLT" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 26
    Warning (15610): No output dependent on input pin "ALUOp.ALU_BGT" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 26
    Warning (15610): No output dependent on input pin "HI_en" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 34
    Warning (15610): No output dependent on input pin "LO_en" File: C:/Dev/MIPS-Project/src/datapath.vhd Line: 35
Info (21057): Implemented 3973 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 78 input pins
    Info (21059): Implemented 44 output pins
    Info (21061): Implemented 3803 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 4871 megabytes
    Info: Processing ended: Sun Apr 09 14:26:27 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


