Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 00:13:21 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_34_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 Delay1No12_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.063ns (32.900%)  route 2.168ns (67.100%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.231ns = ( 7.231 - 4.000 ) 
    Source Clock Delay      (SCD):    3.906ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.955ns (routing 1.802ns, distribution 1.153ns)
  Clock Net Delay (Destination): 2.571ns (routing 1.636ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=11335, routed)       2.955     3.906    Delay1No12_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X183Y205       FDCE                                         r  Delay1No12_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y205       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.985 r  Delay1No12_instance/Y_reg[2]/Q
                         net (fo=4, routed)           0.637     4.622    Delay1No12_instance/Q[2]
    SLICE_X163Y216       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.770 r  Delay1No12_instance/geqOp_carry_i_15__0/O
                         net (fo=1, routed)           0.009     4.779    Sum10_1_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X163Y216       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.965 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.991    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X163Y217       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.006 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.032    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X163Y218       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     5.084 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.299     5.383    Delay1No13_instance/CO[0]
    SLICE_X160Y218       LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.165     5.548 r  Delay1No13_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.143     5.691    Delay1No12_instance/Y_reg[23]_0[0]
    SLICE_X160Y219       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     5.837 r  Delay1No12_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.126     5.963    Delay1No12_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X160Y219       LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     6.013 r  Delay1No12_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=34, routed)          0.349     6.362    Delay1No13_instance/shiftVal__5[0]
    SLICE_X162Y212       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     6.485 r  Delay1No13_instance/shiftedFracY_d1[7]_i_2__0/O
                         net (fo=4, routed)           0.243     6.728    Delay1No13_instance/shiftedFracY_d1_reg[38][6]
    SLICE_X160Y214       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     6.827 r  Delay1No13_instance/shiftedFracY_d1[7]_i_1__0/O
                         net (fo=2, routed)           0.310     7.137    Sum10_1_impl_instance/FPAddSubOp_instance/level4__0[7]
    SLICE_X159Y216       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=11335, routed)       2.571     7.231    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X159Y216       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[7]/C
                         clock pessimism              0.513     7.744    
                         clock uncertainty           -0.035     7.709    
    SLICE_X159Y216       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     7.734    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -7.137    
  -------------------------------------------------------------------
                         slack                                  0.596    




