// Seed: 4257204788
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output tri id_3,
    output tri id_4
);
  assign id_3 = 1;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd5,
    parameter id_18 = 32'd4
) (
    input tri0 id_0,
    input wand _id_1,
    input supply1 id_2,
    input uwire id_3,
    output wor id_4,
    input wand id_5,
    input wand id_6,
    output supply0 id_7,
    input supply0 id_8,
    input wire id_9,
    output wand id_10,
    input tri1 id_11,
    input uwire id_12
    , id_20,
    input tri0 id_13,
    input uwire id_14,
    input uwire id_15,
    input tri0 id_16,
    output tri1 id_17,
    input tri1 _id_18
);
  wire  id_21;
  logic id_22;
  module_0 modCall_1 (
      id_16,
      id_12,
      id_6,
      id_4,
      id_4
  );
  logic [-1  -  id_18 : id_1] id_23;
  wire [-1 : 1] id_24;
  logic [1 : 1 'b0] id_25;
  assign id_17 = -1;
endmodule
