#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_008d37c0 .scope module, "ripple_counter_testbench" "ripple_counter_testbench" 2 64;
 .timescale 0 0;
v008d0740_0 .net "clk", 0 0, v008d0dc8_0;  1 drivers
v008d09a8_0 .net "out", 3 0, L_008d0e78;  1 drivers
v008d0a58_0 .net "reset", 0 0, v008d0b60_0;  1 drivers
S_008d3890 .scope module, "dut" "ripple_counter" 2 70, 2 14 0, S_008d37c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk"
v008c83a0_0 .net "clk", 0 0, v008d0dc8_0;  alias, 1 drivers
v008c8348_0 .net "inv_out", 3 0, L_008d08a0;  1 drivers
v008d0798_0 .net "out", 3 0, L_008d0e78;  alias, 1 drivers
v008d0c68_0 .net "reset", 0 0, v008d0b60_0;  alias, 1 drivers
L_008d0848 .part L_008d08a0, 3, 1;
L_008d0b08 .part L_008d0e78, 2, 1;
L_008d0950 .part L_008d08a0, 2, 1;
L_008d0ab0 .part L_008d0e78, 1, 1;
L_008d0cc0 .part L_008d08a0, 1, 1;
L_008d0d70 .part L_008d0e78, 0, 1;
L_008d0e78 .concat8 [ 1 1 1 1], v008c83f8_0, v008c84a8_0, v008c86b8_0, v008c89d0_0;
L_008d08a0 .concat8 [ 1 1 1 1], L_00b7b3e0, L_00b7b8a8, L_00b7b278, L_00b7b398;
L_008d1138 .part L_008d08a0, 0, 1;
S_008d29a8 .scope module, "flip0" "DFlipFlop" 2 22, 2 37 0, S_008d3890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_00b7b3e0 .functor NOT 1, v008c83f8_0, C4<0>, C4<0>, C4<0>;
v008c8500_0 .net "D", 0 0, L_008d1138;  1 drivers
v008c8768_0 .net "clk", 0 0, v008d0dc8_0;  alias, 1 drivers
v008c83f8_0 .var "q", 0 0;
v008c8558_0 .net "qBar", 0 0, L_00b7b3e0;  1 drivers
v008c8920_0 .net "rst", 0 0, v008d0b60_0;  alias, 1 drivers
E_008c7470/0 .event negedge, v008c8920_0;
E_008c7470/1 .event posedge, v008c8768_0;
E_008c7470 .event/or E_008c7470/0, E_008c7470/1;
S_008d2a78 .scope module, "flip1" "DFlipFlop" 2 21, 2 37 0, S_008d3890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_00b7b8a8 .functor NOT 1, v008c84a8_0, C4<0>, C4<0>, C4<0>;
v008c8450_0 .net "D", 0 0, L_008d0cc0;  1 drivers
v008c85b0_0 .net "clk", 0 0, L_008d0d70;  1 drivers
v008c84a8_0 .var "q", 0 0;
v008c8870_0 .net "qBar", 0 0, L_00b7b8a8;  1 drivers
v008c82f0_0 .net "rst", 0 0, v008d0b60_0;  alias, 1 drivers
E_008c7290/0 .event negedge, v008c8920_0;
E_008c7290/1 .event posedge, v008c85b0_0;
E_008c7290 .event/or E_008c7290/0, E_008c7290/1;
S_00b73800 .scope module, "flip2" "DFlipFlop" 2 20, 2 37 0, S_008d3890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_00b7b278 .functor NOT 1, v008c86b8_0, C4<0>, C4<0>, C4<0>;
v008c8608_0 .net "D", 0 0, L_008d0950;  1 drivers
v008c88c8_0 .net "clk", 0 0, L_008d0ab0;  1 drivers
v008c86b8_0 .var "q", 0 0;
v008c8660_0 .net "qBar", 0 0, L_00b7b278;  1 drivers
v008c8710_0 .net "rst", 0 0, v008d0b60_0;  alias, 1 drivers
E_008c7678/0 .event negedge, v008c8920_0;
E_008c7678/1 .event posedge, v008c88c8_0;
E_008c7678 .event/or E_008c7678/0, E_008c7678/1;
S_00b738d0 .scope module, "flip3" "DFlipFlop" 2 19, 2 37 0, S_008d3890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_00b7b398 .functor NOT 1, v008c89d0_0, C4<0>, C4<0>, C4<0>;
v008c8298_0 .net "D", 0 0, L_008d0848;  1 drivers
v008c8978_0 .net "clk", 0 0, L_008d0b08;  1 drivers
v008c89d0_0 .var "q", 0 0;
v008c87c0_0 .net "qBar", 0 0, L_00b7b398;  1 drivers
v008c8818_0 .net "rst", 0 0, v008d0b60_0;  alias, 1 drivers
E_008c76a0/0 .event negedge, v008c8920_0;
E_008c76a0/1 .event posedge, v008c8978_0;
E_008c76a0 .event/or E_008c76a0/0, E_008c76a0/1;
S_008d1718 .scope module, "rippleTest" "ripple_counter_tester" 2 73, 2 92 0, S_008d37c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "resetOut"
    .port_info 1 /OUTPUT 1 "clkOut"
    .port_info 2 /INPUT 4 "out"
P_008c7510 .param/l "DELAY" 0 2 99, +C4<00000000000000000000000000001010>;
v008d0dc8_0 .var "clkOut", 0 0;
v008d07f0_0 .var/i "i", 31 0;
v008d0e20_0 .net "out", 3 0, L_008d0e78;  alias, 1 drivers
v008d0b60_0 .var "resetOut", 0 0;
    .scope S_00b738d0;
T_0 ;
    %wait E_008c76a0;
    %load/vec4 v008c8818_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v008c89d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v008c8298_0;
    %store/vec4 v008c89d0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00b73800;
T_1 ;
    %wait E_008c7678;
    %load/vec4 v008c8710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v008c86b8_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v008c8608_0;
    %store/vec4 v008c86b8_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_008d2a78;
T_2 ;
    %wait E_008c7290;
    %load/vec4 v008c82f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v008c84a8_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v008c8450_0;
    %store/vec4 v008c84a8_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_008d29a8;
T_3 ;
    %wait E_008c7470;
    %load/vec4 v008c8920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v008c83f8_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v008c8500_0;
    %store/vec4 v008c83f8_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_008d1718;
T_4 ;
    %vpi_call 2 104 "$display", "\011 resetOut \011 clkOut \011 out " {0 0 0};
    %vpi_call 2 105 "$monitor", "\011 %b\011 %b \011 %d", v008d0b60_0, v008d0dc8_0, v008d0e20_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_008d1718;
T_5 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008d0dc8_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008d0dc8_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_008d1718;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008d0dc8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008d0b60_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v008d07f0_0, 0, 32;
T_6.0 ;
    %load/vec4 v008d07f0_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008d0b60_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v008d07f0_0;
    %addi 1, 0, 32;
    %store/vec4 v008d07f0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008d0b60_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v008d07f0_0, 0, 32;
T_6.2 ;
    %load/vec4 v008d07f0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008d0b60_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v008d07f0_0;
    %addi 1, 0, 32;
    %store/vec4 v008d07f0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %vpi_call 2 125 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_008d37c0;
T_7 ;
    %vpi_call 2 77 "$dumpfile", "____gtkwave____STRUCTURAL____.vcd" {0 0 0};
    %vpi_call 2 78 "$dumpvars", 32'sb00000000000000000000000000000001, S_008d3890 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\ripple_counter.v";
