int T_1 F_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 ;\r\nstruct V_5 * V_6 = V_2 -> V_6 ;\r\nstruct V_3 * V_7 = V_6 -> V_3 ;\r\nstruct V_8 * V_9 = V_7 -> V_10 ;\r\nint V_11 ;\r\nV_4 = F_2 ( V_9 , F_3 ( V_2 -> V_12 , 0 ) ) ;\r\nif ( V_4 ) {\r\nF_4 ( V_6 , L_1\r\nL_2 , F_5 ( V_4 ) ,\r\nF_6 ( V_9 ) , V_2 -> V_13 , V_2 -> V_12 ) ;\r\nF_7 ( V_4 ) ;\r\nreturn - V_14 ;\r\n}\r\nV_11 = F_8 ( V_9 , F_3 ( V_2 -> V_12 , 0 ) ) ;\r\nif ( V_11 == 0 ) {\r\nF_4 ( V_6 , L_3 ) ;\r\nreturn - V_15 ;\r\n}\r\nF_9 (dev, &parent->devices, bus_list) {\r\nif ( F_10 ( V_4 -> V_16 ) != V_2 -> V_12 )\r\ncontinue;\r\nif ( ( V_4 -> V_17 == V_18 ) ||\r\n( V_4 -> V_17 == V_19 ) )\r\nF_11 ( V_4 ) ;\r\n}\r\nF_12 ( V_7 ) ;\r\nF_9 (dev, &parent->devices, bus_list) {\r\nif ( F_10 ( V_4 -> V_16 ) != V_2 -> V_12 )\r\ncontinue;\r\nF_13 ( V_4 ) ;\r\n}\r\nF_14 ( V_9 ) ;\r\nreturn 0 ;\r\n}\r\nint F_15 ( struct V_1 * V_2 )\r\n{\r\nint V_20 = 0 ;\r\nT_2 V_21 = 0 ;\r\nstruct V_8 * V_9 = V_2 -> V_6 -> V_3 -> V_10 ;\r\nstruct V_3 * V_4 , * V_22 ;\r\nstruct V_5 * V_6 = V_2 -> V_6 ;\r\nF_16 ( V_6 , L_4 ,\r\nV_23 , F_6 ( V_9 ) , V_2 -> V_13 , V_2 -> V_12 ) ;\r\nF_17 (dev, temp, &parent->devices, bus_list) {\r\nif ( F_10 ( V_4 -> V_16 ) != V_2 -> V_12 )\r\ncontinue;\r\nF_18 ( V_4 ) ;\r\nif ( V_4 -> V_17 == V_18 ) {\r\nF_19 ( V_4 , V_24 , & V_21 ) ;\r\nif ( V_21 & V_25 ) {\r\nF_4 ( V_6 ,\r\nL_5 ,\r\nF_5 ( V_4 ) ) ;\r\nF_7 ( V_4 ) ;\r\nV_20 = - V_14 ;\r\nbreak;\r\n}\r\n}\r\nF_20 ( V_4 ) ;\r\nF_7 ( V_4 ) ;\r\n}\r\nreturn V_20 ;\r\n}
