{
  "design": {
    "design_info": {
      "boundary_crc": "0xB3EF957A4EF572EA",
      "device": "xc7z020clg484-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "proc_sys_reset_0": "",
      "link7": {
        "Counter_4bit_0": "",
        "D_flip_flops_4_0": "",
        "div16_0": "",
        "serial_shift_0": "",
        "xlconstant_0": "",
        "util_vector_logic_0": "",
        "util_vector_logic_1": "",
        "util_vector_logic_2": "",
        "util_vector_logic_3": "",
        "proc_sys_reset_16M": "",
        "proc_sys_reset_1M": "",
        "s2p_0": ""
      },
      "blk_mem_gen_0b": "",
      "xlconstant_1": "",
      "xlconstant_2": "",
      "blk_mem_gen_1b": "",
      "blk_mem_gen_3b": "",
      "blk_mem_gen_2b": "",
      "blk_mem_gen_4b": "",
      "blk_mem_gen_5b": "",
      "blk_mem_gen_6b": "",
      "blk_mem_gen_7b": "",
      "link11": {
        "Counter_4bit_0": "",
        "D_flip_flops_4_0": "",
        "div16_0": "",
        "serial_shift_0": "",
        "xlconstant_0": "",
        "util_vector_logic_0": "",
        "util_vector_logic_1": "",
        "util_vector_logic_2": "",
        "util_vector_logic_3": "",
        "proc_sys_reset_16M": "",
        "proc_sys_reset_1M": "",
        "s2p_0": ""
      },
      "link8": {
        "Counter_4bit_0": "",
        "D_flip_flops_4_0": "",
        "div16_0": "",
        "serial_shift_0": "",
        "xlconstant_0": "",
        "util_vector_logic_0": "",
        "util_vector_logic_1": "",
        "util_vector_logic_2": "",
        "util_vector_logic_3": "",
        "proc_sys_reset_16M": "",
        "proc_sys_reset_1M": "",
        "s2p_0": ""
      },
      "link9": {
        "Counter_4bit_0": "",
        "D_flip_flops_4_0": "",
        "div16_0": "",
        "serial_shift_0": "",
        "xlconstant_0": "",
        "util_vector_logic_0": "",
        "util_vector_logic_1": "",
        "util_vector_logic_2": "",
        "util_vector_logic_3": "",
        "proc_sys_reset_16M": "",
        "proc_sys_reset_1M": "",
        "s2p_0": ""
      },
      "link10": {
        "Counter_4bit_0": "",
        "D_flip_flops_4_0": "",
        "div16_0": "",
        "serial_shift_0": "",
        "xlconstant_0": "",
        "util_vector_logic_0": "",
        "util_vector_logic_1": "",
        "util_vector_logic_2": "",
        "util_vector_logic_3": "",
        "proc_sys_reset_16M": "",
        "proc_sys_reset_1M": "",
        "s2p_0": ""
      },
      "link12": {
        "Counter_4bit_0": "",
        "D_flip_flops_4_0": "",
        "div16_0": "",
        "serial_shift_0": "",
        "xlconstant_0": "",
        "util_vector_logic_0": "",
        "util_vector_logic_1": "",
        "util_vector_logic_2": "",
        "util_vector_logic_3": "",
        "proc_sys_reset_16M": "",
        "proc_sys_reset_1M": "",
        "s2p_0": ""
      },
      "link13": {
        "Counter_4bit_0": "",
        "D_flip_flops_4_0": "",
        "div16_0": "",
        "serial_shift_0": "",
        "xlconstant_0": "",
        "util_vector_logic_0": "",
        "util_vector_logic_1": "",
        "util_vector_logic_2": "",
        "util_vector_logic_3": "",
        "proc_sys_reset_16M": "",
        "proc_sys_reset_1M": "",
        "s2p_0": ""
      },
      "link14": {
        "Counter_4bit_0": "",
        "D_flip_flops_4_0": "",
        "div16_0": "",
        "serial_shift_0": "",
        "xlconstant_0": "",
        "util_vector_logic_0": "",
        "util_vector_logic_1": "",
        "util_vector_logic_2": "",
        "util_vector_logic_3": "",
        "proc_sys_reset_16M": "",
        "proc_sys_reset_1M": "",
        "s2p_0": ""
      },
      "clk_wiz_0": "",
      "blk_mem_gen_8b": "",
      "blk_mem_gen_9b": "",
      "blk_mem_gen_10b": "",
      "blk_mem_gen_11b": "",
      "blk_mem_gen_12b": "",
      "blk_mem_gen_13b": "",
      "blk_mem_gen_14b": "",
      "blk_mem_gen_15b": "",
      "link15": {
        "Counter_4bit_0": "",
        "D_flip_flops_4_0": "",
        "div16_0": "",
        "serial_shift_0": "",
        "xlconstant_0": "",
        "util_vector_logic_0": "",
        "util_vector_logic_1": "",
        "util_vector_logic_2": "",
        "util_vector_logic_3": "",
        "proc_sys_reset_16M": "",
        "proc_sys_reset_1M": "",
        "s2p_0": ""
      },
      "link16": {
        "Counter_4bit_0": "",
        "D_flip_flops_4_0": "",
        "div16_0": "",
        "serial_shift_0": "",
        "xlconstant_0": "",
        "util_vector_logic_0": "",
        "util_vector_logic_1": "",
        "util_vector_logic_2": "",
        "util_vector_logic_3": "",
        "proc_sys_reset_16M": "",
        "proc_sys_reset_1M": "",
        "s2p_0": ""
      },
      "link17": {
        "Counter_4bit_0": "",
        "D_flip_flops_4_0": "",
        "div16_0": "",
        "serial_shift_0": "",
        "xlconstant_0": "",
        "util_vector_logic_0": "",
        "util_vector_logic_1": "",
        "util_vector_logic_2": "",
        "util_vector_logic_3": "",
        "proc_sys_reset_16M": "",
        "proc_sys_reset_1M": "",
        "s2p_0": ""
      },
      "link18": {
        "Counter_4bit_0": "",
        "D_flip_flops_4_0": "",
        "div16_0": "",
        "serial_shift_0": "",
        "xlconstant_0": "",
        "util_vector_logic_0": "",
        "util_vector_logic_1": "",
        "util_vector_logic_2": "",
        "util_vector_logic_3": "",
        "proc_sys_reset_16M": "",
        "proc_sys_reset_1M": "",
        "s2p_0": ""
      },
      "link19": {
        "Counter_4bit_0": "",
        "D_flip_flops_4_0": "",
        "div16_0": "",
        "serial_shift_0": "",
        "xlconstant_0": "",
        "util_vector_logic_0": "",
        "util_vector_logic_1": "",
        "util_vector_logic_2": "",
        "util_vector_logic_3": "",
        "proc_sys_reset_16M": "",
        "proc_sys_reset_1M": "",
        "s2p_0": ""
      },
      "link20": {
        "Counter_4bit_0": "",
        "D_flip_flops_4_0": "",
        "div16_0": "",
        "serial_shift_0": "",
        "xlconstant_0": "",
        "util_vector_logic_0": "",
        "util_vector_logic_1": "",
        "util_vector_logic_2": "",
        "util_vector_logic_3": "",
        "proc_sys_reset_16M": "",
        "proc_sys_reset_1M": "",
        "s2p_0": ""
      },
      "link21": {
        "Counter_4bit_0": "",
        "D_flip_flops_4_0": "",
        "div16_0": "",
        "serial_shift_0": "",
        "xlconstant_0": "",
        "util_vector_logic_0": "",
        "util_vector_logic_1": "",
        "util_vector_logic_2": "",
        "util_vector_logic_3": "",
        "proc_sys_reset_16M": "",
        "proc_sys_reset_1M": "",
        "s2p_0": ""
      },
      "link22": {
        "Counter_4bit_0": "",
        "D_flip_flops_4_0": "",
        "div16_0": "",
        "serial_shift_0": "",
        "xlconstant_0": "",
        "util_vector_logic_0": "",
        "util_vector_logic_1": "",
        "util_vector_logic_2": "",
        "util_vector_logic_3": "",
        "proc_sys_reset_16M": "",
        "proc_sys_reset_1M": "",
        "s2p_0": ""
      },
      "xlconstant_0": "",
      "blk_mem_gen_0a": "",
      "blk_mem_gen_1a": "",
      "blk_mem_gen_2a": "",
      "blk_mem_gen_3a": "",
      "blk_mem_gen_4a": "",
      "blk_mem_gen_5a": "",
      "blk_mem_gen_6a": "",
      "blk_mem_gen_7a": "",
      "blk_mem_gen_8a": "",
      "blk_mem_gen_9a": "",
      "blk_mem_gen_10a": "",
      "blk_mem_gen_11a": "",
      "blk_mem_gen_12a": "",
      "blk_mem_gen_13a": "",
      "blk_mem_gen_14a": "",
      "blk_mem_gen_15a": "",
      "bram_rd_0": "",
      "axi_dma_0": "",
      "smartconnect_0": "",
      "smartconnect_1": "",
      "axis_data_fifo_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "link0_data_in": {
        "direction": "I"
      },
      "link0_data_out": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "design_1_processing_system7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666667"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "1"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_TTC0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "150.000000"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#wp#cd#tx#rx#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_WP_IO": {
            "value": "MIO 46"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_TTC0_TTC0_IO": {
            "value": "EMIO"
          },
          "PCW_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.41"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.411"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.341"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.358"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.025"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.028"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.001"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.001"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333313"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J128M16 HA-15E"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "1"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "preset": {
            "value": "ZedBoard"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "arm > design_1 axi_bram_ctrl_0 design_1 axi_bram_ctrl_1 design_1 axi_bram_ctrl_2 design_1 axi_bram_ctrl_3 design_1 axi_bram_ctrl_4 design_1 axi_bram_ctrl_5 design_1 axi_bram_ctrl_6 design_1 axi_bram_ctrl_7 design_1 axi_bram_ctrl_8 design_1 axi_bram_ctrl_9 design_1 axi_bram_ctrl_10 design_1 axi_bram_ctrl_11 design_1 axi_bram_ctrl_12 design_1 axi_bram_ctrl_13 design_1 axi_bram_ctrl_14 design_1 axi_bram_ctrl_15",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_0"
      },
      "link7": {
        "ports": {
          "clk_100M": {
            "direction": "I"
          },
          "reset_n": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "link": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "link_err": {
            "direction": "O"
          },
          "address": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data_out1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "clk_16M": {
            "direction": "I"
          }
        },
        "components": {
          "Counter_4bit_0": {
            "vlnv": "xilinx.com:module_ref:Counter_4bit:1.0",
            "xci_name": "design_1_Counter_4bit_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Counter_4bit",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "value": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "enp": {
                "direction": "I"
              },
              "ent": {
                "direction": "I"
              },
              "loadn": {
                "direction": "I"
              },
              "out0": {
                "direction": "O"
              },
              "out1": {
                "direction": "O"
              },
              "out2": {
                "direction": "O"
              },
              "out3": {
                "direction": "O"
              }
            }
          },
          "D_flip_flops_4_0": {
            "vlnv": "xilinx.com:module_ref:D_flip_flops_4:1.0",
            "xci_name": "design_1_D_flip_flops_4_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "D_flip_flops_4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "D1": {
                "direction": "I"
              },
              "D2": {
                "direction": "I"
              },
              "D3": {
                "direction": "I"
              },
              "D4": {
                "direction": "I"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q1B": {
                "direction": "O"
              },
              "Q2B": {
                "direction": "O"
              },
              "Q3B": {
                "direction": "O"
              },
              "Q4B": {
                "direction": "O"
              }
            }
          },
          "div16_0": {
            "vlnv": "xilinx.com:module_ref:div16:1.0",
            "xci_name": "design_1_div16_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "div16",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_div": {
                "direction": "O"
              }
            }
          },
          "serial_shift_0": {
            "vlnv": "xilinx.com:module_ref:serial_shift:1.0",
            "xci_name": "design_1_serial_shift_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "serial_shift",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "Q0": {
                "direction": "O"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q5": {
                "direction": "O"
              },
              "Q6": {
                "direction": "O"
              },
              "Q7": {
                "direction": "O"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_1",
            "parameters": {
              "CONST_VAL": {
                "value": "3"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_0_0",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_1_0",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_2": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_2_0",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_3": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_2_1",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "proc_sys_reset_16M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_0_1"
          },
          "proc_sys_reset_1M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_0_2"
          },
          "s2p_0": {
            "vlnv": "xilinx.com:module_ref:s2p:1.0",
            "xci_name": "design_1_s2p_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "s2p",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_100M": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "rstn_100M": {
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "default_prop"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "link": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "link_err": {
                "direction": "O"
              },
              "address": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "data_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "clk_100M_1": {
            "ports": [
              "clk_100M",
              "s2p_0/clk_100M"
            ]
          },
          "reset_n_1": {
            "ports": [
              "proc_sys_reset_1M/peripheral_aresetn",
              "serial_shift_0/rstn",
              "D_flip_flops_4_0/rstn",
              "Counter_4bit_0/rstn",
              "s2p_0/rstn"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_16M",
              "div16_0/clk",
              "Counter_4bit_0/clk",
              "D_flip_flops_4_0/clk",
              "proc_sys_reset_16M/slowest_sync_clk"
            ]
          },
          "div16_0_clk_div": {
            "ports": [
              "div16_0/clk_div",
              "serial_shift_0/clk",
              "proc_sys_reset_1M/slowest_sync_clk",
              "s2p_0/clk"
            ]
          },
          "data_in_1": {
            "ports": [
              "data_in",
              "serial_shift_0/data_in",
              "D_flip_flops_4_0/D1",
              "Counter_4bit_0/enp",
              "util_vector_logic_3/Op1"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "Counter_4bit_0/value"
            ]
          },
          "D_flip_flops_4_0_Q3B": {
            "ports": [
              "D_flip_flops_4_0/Q3B",
              "Counter_4bit_0/ent"
            ]
          },
          "D_flip_flops_4_0_Q1B": {
            "ports": [
              "D_flip_flops_4_0/Q1B",
              "util_vector_logic_0/Op1"
            ]
          },
          "D_flip_flops_4_0_Q2B": {
            "ports": [
              "D_flip_flops_4_0/Q2B",
              "util_vector_logic_0/Op2"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "util_vector_logic_1/Op1"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "Counter_4bit_0/loadn"
            ]
          },
          "Counter_4bit_0_out3": {
            "ports": [
              "Counter_4bit_0/out3",
              "D_flip_flops_4_0/D3"
            ]
          },
          "D_flip_flops_4_0_Q3": {
            "ports": [
              "D_flip_flops_4_0/Q3",
              "D_flip_flops_4_0/D4"
            ]
          },
          "D_flip_flops_4_0_Q1": {
            "ports": [
              "D_flip_flops_4_0/Q1",
              "D_flip_flops_4_0/D2"
            ]
          },
          "serial_shift_0_Q4": {
            "ports": [
              "serial_shift_0/Q4",
              "util_vector_logic_2/Op1"
            ]
          },
          "serial_shift_0_Q5": {
            "ports": [
              "serial_shift_0/Q5",
              "util_vector_logic_2/Op2"
            ]
          },
          "util_vector_logic_2_Res": {
            "ports": [
              "util_vector_logic_2/Res",
              "util_vector_logic_3/Op2"
            ]
          },
          "util_vector_logic_3_Res": {
            "ports": [
              "util_vector_logic_3/Res",
              "data_out",
              "s2p_0/data_in"
            ]
          },
          "reset_n_2": {
            "ports": [
              "reset_n",
              "proc_sys_reset_16M/ext_reset_in",
              "proc_sys_reset_1M/ext_reset_in",
              "s2p_0/rstn_100M"
            ]
          },
          "proc_sys_reset_16M_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_16M/peripheral_aresetn",
              "div16_0/rstn"
            ]
          },
          "link_1": {
            "ports": [
              "link",
              "s2p_0/link"
            ]
          },
          "s2p_0_link_err": {
            "ports": [
              "s2p_0/link_err",
              "link_err"
            ]
          },
          "s2p_0_address": {
            "ports": [
              "s2p_0/address",
              "address"
            ]
          },
          "s2p_0_data_out": {
            "ports": [
              "s2p_0/data_out",
              "data_out1"
            ]
          }
        }
      },
      "blk_mem_gen_0b": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_4",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_1_0",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_2_0",
        "parameters": {
          "CONST_VAL": {
            "value": "7"
          },
          "CONST_WIDTH": {
            "value": "4"
          }
        }
      },
      "blk_mem_gen_1b": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_5",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_3b": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_6",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_2b": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_7",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_4b": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_8",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_5b": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_1_2",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "WRITE_FIRST"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_6b": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_2_1",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_7b": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_3_1",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "link11": {
        "ports": {
          "clk_100M": {
            "direction": "I"
          },
          "reset_n": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "link": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "link_err": {
            "direction": "O"
          },
          "address": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data_out1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "clk_16M": {
            "direction": "I"
          }
        },
        "components": {
          "Counter_4bit_0": {
            "vlnv": "xilinx.com:module_ref:Counter_4bit:1.0",
            "xci_name": "design_1_Counter_4bit_0_4",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Counter_4bit",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "value": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "enp": {
                "direction": "I"
              },
              "ent": {
                "direction": "I"
              },
              "loadn": {
                "direction": "I"
              },
              "out0": {
                "direction": "O"
              },
              "out1": {
                "direction": "O"
              },
              "out2": {
                "direction": "O"
              },
              "out3": {
                "direction": "O"
              }
            }
          },
          "D_flip_flops_4_0": {
            "vlnv": "xilinx.com:module_ref:D_flip_flops_4:1.0",
            "xci_name": "design_1_D_flip_flops_4_0_4",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "D_flip_flops_4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "D1": {
                "direction": "I"
              },
              "D2": {
                "direction": "I"
              },
              "D3": {
                "direction": "I"
              },
              "D4": {
                "direction": "I"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q1B": {
                "direction": "O"
              },
              "Q2B": {
                "direction": "O"
              },
              "Q3B": {
                "direction": "O"
              },
              "Q4B": {
                "direction": "O"
              }
            }
          },
          "div16_0": {
            "vlnv": "xilinx.com:module_ref:div16:1.0",
            "xci_name": "design_1_div16_0_4",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "div16",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_div": {
                "direction": "O"
              }
            }
          },
          "serial_shift_0": {
            "vlnv": "xilinx.com:module_ref:serial_shift:1.0",
            "xci_name": "design_1_serial_shift_0_4",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "serial_shift",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "Q0": {
                "direction": "O"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q5": {
                "direction": "O"
              },
              "Q6": {
                "direction": "O"
              },
              "Q7": {
                "direction": "O"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_5",
            "parameters": {
              "CONST_VAL": {
                "value": "3"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_0_4",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_1_4",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_2": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_2_5",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_3": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_3_3",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "proc_sys_reset_16M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_16M_3"
          },
          "proc_sys_reset_1M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_1M_3"
          },
          "s2p_0": {
            "vlnv": "xilinx.com:module_ref:s2p:1.0",
            "xci_name": "design_1_s2p_0_4",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "s2p",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_100M": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "rstn_100M": {
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "default_prop"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "link": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "link_err": {
                "direction": "O"
              },
              "address": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "data_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "clk_100M_1": {
            "ports": [
              "clk_100M",
              "s2p_0/clk_100M"
            ]
          },
          "reset_n_1": {
            "ports": [
              "proc_sys_reset_1M/peripheral_aresetn",
              "serial_shift_0/rstn",
              "D_flip_flops_4_0/rstn",
              "Counter_4bit_0/rstn",
              "s2p_0/rstn"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_16M",
              "div16_0/clk",
              "Counter_4bit_0/clk",
              "D_flip_flops_4_0/clk",
              "proc_sys_reset_16M/slowest_sync_clk"
            ]
          },
          "div16_0_clk_div": {
            "ports": [
              "div16_0/clk_div",
              "serial_shift_0/clk",
              "proc_sys_reset_1M/slowest_sync_clk",
              "s2p_0/clk"
            ]
          },
          "data_in_1": {
            "ports": [
              "data_in",
              "serial_shift_0/data_in",
              "D_flip_flops_4_0/D1",
              "Counter_4bit_0/enp",
              "util_vector_logic_3/Op1"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "Counter_4bit_0/value"
            ]
          },
          "D_flip_flops_4_0_Q3B": {
            "ports": [
              "D_flip_flops_4_0/Q3B",
              "Counter_4bit_0/ent"
            ]
          },
          "D_flip_flops_4_0_Q1B": {
            "ports": [
              "D_flip_flops_4_0/Q1B",
              "util_vector_logic_0/Op1"
            ]
          },
          "D_flip_flops_4_0_Q2B": {
            "ports": [
              "D_flip_flops_4_0/Q2B",
              "util_vector_logic_0/Op2"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "util_vector_logic_1/Op1"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "Counter_4bit_0/loadn"
            ]
          },
          "Counter_4bit_0_out3": {
            "ports": [
              "Counter_4bit_0/out3",
              "D_flip_flops_4_0/D3"
            ]
          },
          "D_flip_flops_4_0_Q3": {
            "ports": [
              "D_flip_flops_4_0/Q3",
              "D_flip_flops_4_0/D4"
            ]
          },
          "D_flip_flops_4_0_Q1": {
            "ports": [
              "D_flip_flops_4_0/Q1",
              "D_flip_flops_4_0/D2"
            ]
          },
          "serial_shift_0_Q4": {
            "ports": [
              "serial_shift_0/Q4",
              "util_vector_logic_2/Op1"
            ]
          },
          "serial_shift_0_Q5": {
            "ports": [
              "serial_shift_0/Q5",
              "util_vector_logic_2/Op2"
            ]
          },
          "util_vector_logic_2_Res": {
            "ports": [
              "util_vector_logic_2/Res",
              "util_vector_logic_3/Op2"
            ]
          },
          "util_vector_logic_3_Res": {
            "ports": [
              "util_vector_logic_3/Res",
              "data_out",
              "s2p_0/data_in"
            ]
          },
          "reset_n_2": {
            "ports": [
              "reset_n",
              "proc_sys_reset_16M/ext_reset_in",
              "proc_sys_reset_1M/ext_reset_in",
              "s2p_0/rstn_100M"
            ]
          },
          "proc_sys_reset_16M_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_16M/peripheral_aresetn",
              "div16_0/rstn"
            ]
          },
          "link_1": {
            "ports": [
              "link",
              "s2p_0/link"
            ]
          },
          "s2p_0_link_err": {
            "ports": [
              "s2p_0/link_err",
              "link_err"
            ]
          },
          "s2p_0_address": {
            "ports": [
              "s2p_0/address",
              "address"
            ]
          },
          "s2p_0_data_out": {
            "ports": [
              "s2p_0/data_out",
              "data_out1"
            ]
          }
        }
      },
      "link8": {
        "ports": {
          "clk_100M": {
            "direction": "I"
          },
          "reset_n": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "link": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "link_err": {
            "direction": "O"
          },
          "address": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data_out1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "clk_16M": {
            "direction": "I"
          }
        },
        "components": {
          "Counter_4bit_0": {
            "vlnv": "xilinx.com:module_ref:Counter_4bit:1.0",
            "xci_name": "design_1_Counter_4bit_0_8",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Counter_4bit",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "value": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "enp": {
                "direction": "I"
              },
              "ent": {
                "direction": "I"
              },
              "loadn": {
                "direction": "I"
              },
              "out0": {
                "direction": "O"
              },
              "out1": {
                "direction": "O"
              },
              "out2": {
                "direction": "O"
              },
              "out3": {
                "direction": "O"
              }
            }
          },
          "D_flip_flops_4_0": {
            "vlnv": "xilinx.com:module_ref:D_flip_flops_4:1.0",
            "xci_name": "design_1_D_flip_flops_4_0_8",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "D_flip_flops_4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "D1": {
                "direction": "I"
              },
              "D2": {
                "direction": "I"
              },
              "D3": {
                "direction": "I"
              },
              "D4": {
                "direction": "I"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q1B": {
                "direction": "O"
              },
              "Q2B": {
                "direction": "O"
              },
              "Q3B": {
                "direction": "O"
              },
              "Q4B": {
                "direction": "O"
              }
            }
          },
          "div16_0": {
            "vlnv": "xilinx.com:module_ref:div16:1.0",
            "xci_name": "design_1_div16_0_8",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "div16",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_div": {
                "direction": "O"
              }
            }
          },
          "serial_shift_0": {
            "vlnv": "xilinx.com:module_ref:serial_shift:1.0",
            "xci_name": "design_1_serial_shift_0_8",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "serial_shift",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "Q0": {
                "direction": "O"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q5": {
                "direction": "O"
              },
              "Q6": {
                "direction": "O"
              },
              "Q7": {
                "direction": "O"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_9",
            "parameters": {
              "CONST_VAL": {
                "value": "3"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_0_8",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_1_8",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_2": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_2_9",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_3": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_3_7",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "proc_sys_reset_16M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_16M_7"
          },
          "proc_sys_reset_1M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_1M_7"
          },
          "s2p_0": {
            "vlnv": "xilinx.com:module_ref:s2p:1.0",
            "xci_name": "design_1_s2p_0_8",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "s2p",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_100M": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "rstn_100M": {
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "default_prop"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "link": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "link_err": {
                "direction": "O"
              },
              "address": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "data_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "clk_100M_1": {
            "ports": [
              "clk_100M",
              "s2p_0/clk_100M"
            ]
          },
          "reset_n_1": {
            "ports": [
              "proc_sys_reset_1M/peripheral_aresetn",
              "serial_shift_0/rstn",
              "D_flip_flops_4_0/rstn",
              "Counter_4bit_0/rstn",
              "s2p_0/rstn"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_16M",
              "div16_0/clk",
              "Counter_4bit_0/clk",
              "D_flip_flops_4_0/clk",
              "proc_sys_reset_16M/slowest_sync_clk"
            ]
          },
          "div16_0_clk_div": {
            "ports": [
              "div16_0/clk_div",
              "serial_shift_0/clk",
              "proc_sys_reset_1M/slowest_sync_clk",
              "s2p_0/clk"
            ]
          },
          "data_in_1": {
            "ports": [
              "data_in",
              "serial_shift_0/data_in",
              "D_flip_flops_4_0/D1",
              "Counter_4bit_0/enp",
              "util_vector_logic_3/Op1"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "Counter_4bit_0/value"
            ]
          },
          "D_flip_flops_4_0_Q3B": {
            "ports": [
              "D_flip_flops_4_0/Q3B",
              "Counter_4bit_0/ent"
            ]
          },
          "D_flip_flops_4_0_Q1B": {
            "ports": [
              "D_flip_flops_4_0/Q1B",
              "util_vector_logic_0/Op1"
            ]
          },
          "D_flip_flops_4_0_Q2B": {
            "ports": [
              "D_flip_flops_4_0/Q2B",
              "util_vector_logic_0/Op2"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "util_vector_logic_1/Op1"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "Counter_4bit_0/loadn"
            ]
          },
          "Counter_4bit_0_out3": {
            "ports": [
              "Counter_4bit_0/out3",
              "D_flip_flops_4_0/D3"
            ]
          },
          "D_flip_flops_4_0_Q3": {
            "ports": [
              "D_flip_flops_4_0/Q3",
              "D_flip_flops_4_0/D4"
            ]
          },
          "D_flip_flops_4_0_Q1": {
            "ports": [
              "D_flip_flops_4_0/Q1",
              "D_flip_flops_4_0/D2"
            ]
          },
          "serial_shift_0_Q4": {
            "ports": [
              "serial_shift_0/Q4",
              "util_vector_logic_2/Op1"
            ]
          },
          "serial_shift_0_Q5": {
            "ports": [
              "serial_shift_0/Q5",
              "util_vector_logic_2/Op2"
            ]
          },
          "util_vector_logic_2_Res": {
            "ports": [
              "util_vector_logic_2/Res",
              "util_vector_logic_3/Op2"
            ]
          },
          "util_vector_logic_3_Res": {
            "ports": [
              "util_vector_logic_3/Res",
              "data_out",
              "s2p_0/data_in"
            ]
          },
          "reset_n_2": {
            "ports": [
              "reset_n",
              "proc_sys_reset_16M/ext_reset_in",
              "proc_sys_reset_1M/ext_reset_in",
              "s2p_0/rstn_100M"
            ]
          },
          "proc_sys_reset_16M_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_16M/peripheral_aresetn",
              "div16_0/rstn"
            ]
          },
          "link_1": {
            "ports": [
              "link",
              "s2p_0/link"
            ]
          },
          "s2p_0_link_err": {
            "ports": [
              "s2p_0/link_err",
              "link_err"
            ]
          },
          "s2p_0_address": {
            "ports": [
              "s2p_0/address",
              "address"
            ]
          },
          "s2p_0_data_out": {
            "ports": [
              "s2p_0/data_out",
              "data_out1"
            ]
          }
        }
      },
      "link9": {
        "ports": {
          "clk_100M": {
            "direction": "I"
          },
          "reset_n": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "link": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "link_err": {
            "direction": "O"
          },
          "address": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data_out1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "clk_16M": {
            "direction": "I"
          }
        },
        "components": {
          "Counter_4bit_0": {
            "vlnv": "xilinx.com:module_ref:Counter_4bit:1.0",
            "xci_name": "design_1_Counter_4bit_0_9",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Counter_4bit",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "value": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "enp": {
                "direction": "I"
              },
              "ent": {
                "direction": "I"
              },
              "loadn": {
                "direction": "I"
              },
              "out0": {
                "direction": "O"
              },
              "out1": {
                "direction": "O"
              },
              "out2": {
                "direction": "O"
              },
              "out3": {
                "direction": "O"
              }
            }
          },
          "D_flip_flops_4_0": {
            "vlnv": "xilinx.com:module_ref:D_flip_flops_4:1.0",
            "xci_name": "design_1_D_flip_flops_4_0_9",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "D_flip_flops_4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "D1": {
                "direction": "I"
              },
              "D2": {
                "direction": "I"
              },
              "D3": {
                "direction": "I"
              },
              "D4": {
                "direction": "I"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q1B": {
                "direction": "O"
              },
              "Q2B": {
                "direction": "O"
              },
              "Q3B": {
                "direction": "O"
              },
              "Q4B": {
                "direction": "O"
              }
            }
          },
          "div16_0": {
            "vlnv": "xilinx.com:module_ref:div16:1.0",
            "xci_name": "design_1_div16_0_9",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "div16",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_div": {
                "direction": "O"
              }
            }
          },
          "serial_shift_0": {
            "vlnv": "xilinx.com:module_ref:serial_shift:1.0",
            "xci_name": "design_1_serial_shift_0_9",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "serial_shift",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "Q0": {
                "direction": "O"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q5": {
                "direction": "O"
              },
              "Q6": {
                "direction": "O"
              },
              "Q7": {
                "direction": "O"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_10",
            "parameters": {
              "CONST_VAL": {
                "value": "3"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_0_9",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_1_9",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_2": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_2_10",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_3": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_3_8",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "proc_sys_reset_16M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_16M_8"
          },
          "proc_sys_reset_1M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_1M_8"
          },
          "s2p_0": {
            "vlnv": "xilinx.com:module_ref:s2p:1.0",
            "xci_name": "design_1_s2p_0_9",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "s2p",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_100M": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "rstn_100M": {
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "default_prop"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "link": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "link_err": {
                "direction": "O"
              },
              "address": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "data_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "clk_100M_1": {
            "ports": [
              "clk_100M",
              "s2p_0/clk_100M"
            ]
          },
          "reset_n_1": {
            "ports": [
              "proc_sys_reset_1M/peripheral_aresetn",
              "serial_shift_0/rstn",
              "D_flip_flops_4_0/rstn",
              "Counter_4bit_0/rstn",
              "s2p_0/rstn"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_16M",
              "div16_0/clk",
              "Counter_4bit_0/clk",
              "D_flip_flops_4_0/clk",
              "proc_sys_reset_16M/slowest_sync_clk"
            ]
          },
          "div16_0_clk_div": {
            "ports": [
              "div16_0/clk_div",
              "serial_shift_0/clk",
              "proc_sys_reset_1M/slowest_sync_clk",
              "s2p_0/clk"
            ]
          },
          "data_in_1": {
            "ports": [
              "data_in",
              "serial_shift_0/data_in",
              "D_flip_flops_4_0/D1",
              "Counter_4bit_0/enp",
              "util_vector_logic_3/Op1"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "Counter_4bit_0/value"
            ]
          },
          "D_flip_flops_4_0_Q3B": {
            "ports": [
              "D_flip_flops_4_0/Q3B",
              "Counter_4bit_0/ent"
            ]
          },
          "D_flip_flops_4_0_Q1B": {
            "ports": [
              "D_flip_flops_4_0/Q1B",
              "util_vector_logic_0/Op1"
            ]
          },
          "D_flip_flops_4_0_Q2B": {
            "ports": [
              "D_flip_flops_4_0/Q2B",
              "util_vector_logic_0/Op2"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "util_vector_logic_1/Op1"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "Counter_4bit_0/loadn"
            ]
          },
          "Counter_4bit_0_out3": {
            "ports": [
              "Counter_4bit_0/out3",
              "D_flip_flops_4_0/D3"
            ]
          },
          "D_flip_flops_4_0_Q3": {
            "ports": [
              "D_flip_flops_4_0/Q3",
              "D_flip_flops_4_0/D4"
            ]
          },
          "D_flip_flops_4_0_Q1": {
            "ports": [
              "D_flip_flops_4_0/Q1",
              "D_flip_flops_4_0/D2"
            ]
          },
          "serial_shift_0_Q4": {
            "ports": [
              "serial_shift_0/Q4",
              "util_vector_logic_2/Op1"
            ]
          },
          "serial_shift_0_Q5": {
            "ports": [
              "serial_shift_0/Q5",
              "util_vector_logic_2/Op2"
            ]
          },
          "util_vector_logic_2_Res": {
            "ports": [
              "util_vector_logic_2/Res",
              "util_vector_logic_3/Op2"
            ]
          },
          "util_vector_logic_3_Res": {
            "ports": [
              "util_vector_logic_3/Res",
              "data_out",
              "s2p_0/data_in"
            ]
          },
          "reset_n_2": {
            "ports": [
              "reset_n",
              "proc_sys_reset_16M/ext_reset_in",
              "proc_sys_reset_1M/ext_reset_in",
              "s2p_0/rstn_100M"
            ]
          },
          "proc_sys_reset_16M_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_16M/peripheral_aresetn",
              "div16_0/rstn"
            ]
          },
          "link_1": {
            "ports": [
              "link",
              "s2p_0/link"
            ]
          },
          "s2p_0_link_err": {
            "ports": [
              "s2p_0/link_err",
              "link_err"
            ]
          },
          "s2p_0_address": {
            "ports": [
              "s2p_0/address",
              "address"
            ]
          },
          "s2p_0_data_out": {
            "ports": [
              "s2p_0/data_out",
              "data_out1"
            ]
          }
        }
      },
      "link10": {
        "ports": {
          "clk_100M": {
            "direction": "I"
          },
          "reset_n": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "link": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "link_err": {
            "direction": "O"
          },
          "address": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data_out1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "clk_16M": {
            "direction": "I"
          }
        },
        "components": {
          "Counter_4bit_0": {
            "vlnv": "xilinx.com:module_ref:Counter_4bit:1.0",
            "xci_name": "design_1_Counter_4bit_0_10",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Counter_4bit",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "value": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "enp": {
                "direction": "I"
              },
              "ent": {
                "direction": "I"
              },
              "loadn": {
                "direction": "I"
              },
              "out0": {
                "direction": "O"
              },
              "out1": {
                "direction": "O"
              },
              "out2": {
                "direction": "O"
              },
              "out3": {
                "direction": "O"
              }
            }
          },
          "D_flip_flops_4_0": {
            "vlnv": "xilinx.com:module_ref:D_flip_flops_4:1.0",
            "xci_name": "design_1_D_flip_flops_4_0_10",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "D_flip_flops_4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "D1": {
                "direction": "I"
              },
              "D2": {
                "direction": "I"
              },
              "D3": {
                "direction": "I"
              },
              "D4": {
                "direction": "I"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q1B": {
                "direction": "O"
              },
              "Q2B": {
                "direction": "O"
              },
              "Q3B": {
                "direction": "O"
              },
              "Q4B": {
                "direction": "O"
              }
            }
          },
          "div16_0": {
            "vlnv": "xilinx.com:module_ref:div16:1.0",
            "xci_name": "design_1_div16_0_10",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "div16",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_div": {
                "direction": "O"
              }
            }
          },
          "serial_shift_0": {
            "vlnv": "xilinx.com:module_ref:serial_shift:1.0",
            "xci_name": "design_1_serial_shift_0_10",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "serial_shift",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "Q0": {
                "direction": "O"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q5": {
                "direction": "O"
              },
              "Q6": {
                "direction": "O"
              },
              "Q7": {
                "direction": "O"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_11",
            "parameters": {
              "CONST_VAL": {
                "value": "3"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_0_10",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_1_10",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_2": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_2_11",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_3": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_3_9",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "proc_sys_reset_16M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_16M_9"
          },
          "proc_sys_reset_1M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_1M_9"
          },
          "s2p_0": {
            "vlnv": "xilinx.com:module_ref:s2p:1.0",
            "xci_name": "design_1_s2p_0_10",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "s2p",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_100M": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "rstn_100M": {
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "default_prop"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "link": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "link_err": {
                "direction": "O"
              },
              "address": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "data_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "clk_100M_1": {
            "ports": [
              "clk_100M",
              "s2p_0/clk_100M"
            ]
          },
          "reset_n_1": {
            "ports": [
              "proc_sys_reset_1M/peripheral_aresetn",
              "serial_shift_0/rstn",
              "D_flip_flops_4_0/rstn",
              "Counter_4bit_0/rstn",
              "s2p_0/rstn"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_16M",
              "div16_0/clk",
              "Counter_4bit_0/clk",
              "D_flip_flops_4_0/clk",
              "proc_sys_reset_16M/slowest_sync_clk"
            ]
          },
          "div16_0_clk_div": {
            "ports": [
              "div16_0/clk_div",
              "serial_shift_0/clk",
              "proc_sys_reset_1M/slowest_sync_clk",
              "s2p_0/clk"
            ]
          },
          "data_in_1": {
            "ports": [
              "data_in",
              "serial_shift_0/data_in",
              "D_flip_flops_4_0/D1",
              "Counter_4bit_0/enp",
              "util_vector_logic_3/Op1"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "Counter_4bit_0/value"
            ]
          },
          "D_flip_flops_4_0_Q3B": {
            "ports": [
              "D_flip_flops_4_0/Q3B",
              "Counter_4bit_0/ent"
            ]
          },
          "D_flip_flops_4_0_Q1B": {
            "ports": [
              "D_flip_flops_4_0/Q1B",
              "util_vector_logic_0/Op1"
            ]
          },
          "D_flip_flops_4_0_Q2B": {
            "ports": [
              "D_flip_flops_4_0/Q2B",
              "util_vector_logic_0/Op2"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "util_vector_logic_1/Op1"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "Counter_4bit_0/loadn"
            ]
          },
          "Counter_4bit_0_out3": {
            "ports": [
              "Counter_4bit_0/out3",
              "D_flip_flops_4_0/D3"
            ]
          },
          "D_flip_flops_4_0_Q3": {
            "ports": [
              "D_flip_flops_4_0/Q3",
              "D_flip_flops_4_0/D4"
            ]
          },
          "D_flip_flops_4_0_Q1": {
            "ports": [
              "D_flip_flops_4_0/Q1",
              "D_flip_flops_4_0/D2"
            ]
          },
          "serial_shift_0_Q4": {
            "ports": [
              "serial_shift_0/Q4",
              "util_vector_logic_2/Op1"
            ]
          },
          "serial_shift_0_Q5": {
            "ports": [
              "serial_shift_0/Q5",
              "util_vector_logic_2/Op2"
            ]
          },
          "util_vector_logic_2_Res": {
            "ports": [
              "util_vector_logic_2/Res",
              "util_vector_logic_3/Op2"
            ]
          },
          "util_vector_logic_3_Res": {
            "ports": [
              "util_vector_logic_3/Res",
              "data_out",
              "s2p_0/data_in"
            ]
          },
          "reset_n_2": {
            "ports": [
              "reset_n",
              "proc_sys_reset_16M/ext_reset_in",
              "proc_sys_reset_1M/ext_reset_in",
              "s2p_0/rstn_100M"
            ]
          },
          "proc_sys_reset_16M_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_16M/peripheral_aresetn",
              "div16_0/rstn"
            ]
          },
          "link_1": {
            "ports": [
              "link",
              "s2p_0/link"
            ]
          },
          "s2p_0_link_err": {
            "ports": [
              "s2p_0/link_err",
              "link_err"
            ]
          },
          "s2p_0_address": {
            "ports": [
              "s2p_0/address",
              "address"
            ]
          },
          "s2p_0_data_out": {
            "ports": [
              "s2p_0/data_out",
              "data_out1"
            ]
          }
        }
      },
      "link12": {
        "ports": {
          "clk_100M": {
            "direction": "I"
          },
          "reset_n": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "link": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "link_err": {
            "direction": "O"
          },
          "address": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data_out1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "clk_16M": {
            "direction": "I"
          }
        },
        "components": {
          "Counter_4bit_0": {
            "vlnv": "xilinx.com:module_ref:Counter_4bit:1.0",
            "xci_name": "design_1_Counter_4bit_0_11",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Counter_4bit",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "value": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "enp": {
                "direction": "I"
              },
              "ent": {
                "direction": "I"
              },
              "loadn": {
                "direction": "I"
              },
              "out0": {
                "direction": "O"
              },
              "out1": {
                "direction": "O"
              },
              "out2": {
                "direction": "O"
              },
              "out3": {
                "direction": "O"
              }
            }
          },
          "D_flip_flops_4_0": {
            "vlnv": "xilinx.com:module_ref:D_flip_flops_4:1.0",
            "xci_name": "design_1_D_flip_flops_4_0_11",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "D_flip_flops_4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "D1": {
                "direction": "I"
              },
              "D2": {
                "direction": "I"
              },
              "D3": {
                "direction": "I"
              },
              "D4": {
                "direction": "I"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q1B": {
                "direction": "O"
              },
              "Q2B": {
                "direction": "O"
              },
              "Q3B": {
                "direction": "O"
              },
              "Q4B": {
                "direction": "O"
              }
            }
          },
          "div16_0": {
            "vlnv": "xilinx.com:module_ref:div16:1.0",
            "xci_name": "design_1_div16_0_11",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "div16",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_div": {
                "direction": "O"
              }
            }
          },
          "serial_shift_0": {
            "vlnv": "xilinx.com:module_ref:serial_shift:1.0",
            "xci_name": "design_1_serial_shift_0_11",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "serial_shift",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "Q0": {
                "direction": "O"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q5": {
                "direction": "O"
              },
              "Q6": {
                "direction": "O"
              },
              "Q7": {
                "direction": "O"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_12",
            "parameters": {
              "CONST_VAL": {
                "value": "3"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_0_11",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_1_11",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_2": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_2_12",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_3": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_3_10",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "proc_sys_reset_16M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_16M_10"
          },
          "proc_sys_reset_1M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_1M_10"
          },
          "s2p_0": {
            "vlnv": "xilinx.com:module_ref:s2p:1.0",
            "xci_name": "design_1_s2p_0_11",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "s2p",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_100M": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "rstn_100M": {
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "default_prop"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "link": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "link_err": {
                "direction": "O"
              },
              "address": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "data_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "clk_100M_1": {
            "ports": [
              "clk_100M",
              "s2p_0/clk_100M"
            ]
          },
          "reset_n_1": {
            "ports": [
              "proc_sys_reset_1M/peripheral_aresetn",
              "serial_shift_0/rstn",
              "D_flip_flops_4_0/rstn",
              "Counter_4bit_0/rstn",
              "s2p_0/rstn"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_16M",
              "div16_0/clk",
              "Counter_4bit_0/clk",
              "D_flip_flops_4_0/clk",
              "proc_sys_reset_16M/slowest_sync_clk"
            ]
          },
          "div16_0_clk_div": {
            "ports": [
              "div16_0/clk_div",
              "serial_shift_0/clk",
              "proc_sys_reset_1M/slowest_sync_clk",
              "s2p_0/clk"
            ]
          },
          "data_in_1": {
            "ports": [
              "data_in",
              "serial_shift_0/data_in",
              "D_flip_flops_4_0/D1",
              "Counter_4bit_0/enp",
              "util_vector_logic_3/Op1"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "Counter_4bit_0/value"
            ]
          },
          "D_flip_flops_4_0_Q3B": {
            "ports": [
              "D_flip_flops_4_0/Q3B",
              "Counter_4bit_0/ent"
            ]
          },
          "D_flip_flops_4_0_Q1B": {
            "ports": [
              "D_flip_flops_4_0/Q1B",
              "util_vector_logic_0/Op1"
            ]
          },
          "D_flip_flops_4_0_Q2B": {
            "ports": [
              "D_flip_flops_4_0/Q2B",
              "util_vector_logic_0/Op2"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "util_vector_logic_1/Op1"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "Counter_4bit_0/loadn"
            ]
          },
          "Counter_4bit_0_out3": {
            "ports": [
              "Counter_4bit_0/out3",
              "D_flip_flops_4_0/D3"
            ]
          },
          "D_flip_flops_4_0_Q3": {
            "ports": [
              "D_flip_flops_4_0/Q3",
              "D_flip_flops_4_0/D4"
            ]
          },
          "D_flip_flops_4_0_Q1": {
            "ports": [
              "D_flip_flops_4_0/Q1",
              "D_flip_flops_4_0/D2"
            ]
          },
          "serial_shift_0_Q4": {
            "ports": [
              "serial_shift_0/Q4",
              "util_vector_logic_2/Op1"
            ]
          },
          "serial_shift_0_Q5": {
            "ports": [
              "serial_shift_0/Q5",
              "util_vector_logic_2/Op2"
            ]
          },
          "util_vector_logic_2_Res": {
            "ports": [
              "util_vector_logic_2/Res",
              "util_vector_logic_3/Op2"
            ]
          },
          "util_vector_logic_3_Res": {
            "ports": [
              "util_vector_logic_3/Res",
              "data_out",
              "s2p_0/data_in"
            ]
          },
          "reset_n_2": {
            "ports": [
              "reset_n",
              "proc_sys_reset_16M/ext_reset_in",
              "proc_sys_reset_1M/ext_reset_in",
              "s2p_0/rstn_100M"
            ]
          },
          "proc_sys_reset_16M_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_16M/peripheral_aresetn",
              "div16_0/rstn"
            ]
          },
          "link_1": {
            "ports": [
              "link",
              "s2p_0/link"
            ]
          },
          "s2p_0_link_err": {
            "ports": [
              "s2p_0/link_err",
              "link_err"
            ]
          },
          "s2p_0_address": {
            "ports": [
              "s2p_0/address",
              "address"
            ]
          },
          "s2p_0_data_out": {
            "ports": [
              "s2p_0/data_out",
              "data_out1"
            ]
          }
        }
      },
      "link13": {
        "ports": {
          "clk_100M": {
            "direction": "I"
          },
          "reset_n": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "link": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "link_err": {
            "direction": "O"
          },
          "address": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data_out1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "clk_16M": {
            "direction": "I"
          }
        },
        "components": {
          "Counter_4bit_0": {
            "vlnv": "xilinx.com:module_ref:Counter_4bit:1.0",
            "xci_name": "design_1_Counter_4bit_0_12",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Counter_4bit",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "value": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "enp": {
                "direction": "I"
              },
              "ent": {
                "direction": "I"
              },
              "loadn": {
                "direction": "I"
              },
              "out0": {
                "direction": "O"
              },
              "out1": {
                "direction": "O"
              },
              "out2": {
                "direction": "O"
              },
              "out3": {
                "direction": "O"
              }
            }
          },
          "D_flip_flops_4_0": {
            "vlnv": "xilinx.com:module_ref:D_flip_flops_4:1.0",
            "xci_name": "design_1_D_flip_flops_4_0_12",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "D_flip_flops_4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "D1": {
                "direction": "I"
              },
              "D2": {
                "direction": "I"
              },
              "D3": {
                "direction": "I"
              },
              "D4": {
                "direction": "I"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q1B": {
                "direction": "O"
              },
              "Q2B": {
                "direction": "O"
              },
              "Q3B": {
                "direction": "O"
              },
              "Q4B": {
                "direction": "O"
              }
            }
          },
          "div16_0": {
            "vlnv": "xilinx.com:module_ref:div16:1.0",
            "xci_name": "design_1_div16_0_12",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "div16",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_div": {
                "direction": "O"
              }
            }
          },
          "serial_shift_0": {
            "vlnv": "xilinx.com:module_ref:serial_shift:1.0",
            "xci_name": "design_1_serial_shift_0_12",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "serial_shift",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "Q0": {
                "direction": "O"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q5": {
                "direction": "O"
              },
              "Q6": {
                "direction": "O"
              },
              "Q7": {
                "direction": "O"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_13",
            "parameters": {
              "CONST_VAL": {
                "value": "3"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_0_12",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_1_12",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_2": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_2_13",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_3": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_3_11",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "proc_sys_reset_16M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_16M_11"
          },
          "proc_sys_reset_1M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_1M_11"
          },
          "s2p_0": {
            "vlnv": "xilinx.com:module_ref:s2p:1.0",
            "xci_name": "design_1_s2p_0_12",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "s2p",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_100M": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "rstn_100M": {
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "default_prop"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "link": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "link_err": {
                "direction": "O"
              },
              "address": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "data_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "clk_100M_1": {
            "ports": [
              "clk_100M",
              "s2p_0/clk_100M"
            ]
          },
          "reset_n_1": {
            "ports": [
              "proc_sys_reset_1M/peripheral_aresetn",
              "serial_shift_0/rstn",
              "D_flip_flops_4_0/rstn",
              "Counter_4bit_0/rstn",
              "s2p_0/rstn"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_16M",
              "div16_0/clk",
              "Counter_4bit_0/clk",
              "D_flip_flops_4_0/clk",
              "proc_sys_reset_16M/slowest_sync_clk"
            ]
          },
          "div16_0_clk_div": {
            "ports": [
              "div16_0/clk_div",
              "serial_shift_0/clk",
              "proc_sys_reset_1M/slowest_sync_clk",
              "s2p_0/clk"
            ]
          },
          "data_in_1": {
            "ports": [
              "data_in",
              "serial_shift_0/data_in",
              "D_flip_flops_4_0/D1",
              "Counter_4bit_0/enp",
              "util_vector_logic_3/Op1"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "Counter_4bit_0/value"
            ]
          },
          "D_flip_flops_4_0_Q3B": {
            "ports": [
              "D_flip_flops_4_0/Q3B",
              "Counter_4bit_0/ent"
            ]
          },
          "D_flip_flops_4_0_Q1B": {
            "ports": [
              "D_flip_flops_4_0/Q1B",
              "util_vector_logic_0/Op1"
            ]
          },
          "D_flip_flops_4_0_Q2B": {
            "ports": [
              "D_flip_flops_4_0/Q2B",
              "util_vector_logic_0/Op2"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "util_vector_logic_1/Op1"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "Counter_4bit_0/loadn"
            ]
          },
          "Counter_4bit_0_out3": {
            "ports": [
              "Counter_4bit_0/out3",
              "D_flip_flops_4_0/D3"
            ]
          },
          "D_flip_flops_4_0_Q3": {
            "ports": [
              "D_flip_flops_4_0/Q3",
              "D_flip_flops_4_0/D4"
            ]
          },
          "D_flip_flops_4_0_Q1": {
            "ports": [
              "D_flip_flops_4_0/Q1",
              "D_flip_flops_4_0/D2"
            ]
          },
          "serial_shift_0_Q4": {
            "ports": [
              "serial_shift_0/Q4",
              "util_vector_logic_2/Op1"
            ]
          },
          "serial_shift_0_Q5": {
            "ports": [
              "serial_shift_0/Q5",
              "util_vector_logic_2/Op2"
            ]
          },
          "util_vector_logic_2_Res": {
            "ports": [
              "util_vector_logic_2/Res",
              "util_vector_logic_3/Op2"
            ]
          },
          "util_vector_logic_3_Res": {
            "ports": [
              "util_vector_logic_3/Res",
              "data_out",
              "s2p_0/data_in"
            ]
          },
          "reset_n_2": {
            "ports": [
              "reset_n",
              "proc_sys_reset_16M/ext_reset_in",
              "proc_sys_reset_1M/ext_reset_in",
              "s2p_0/rstn_100M"
            ]
          },
          "proc_sys_reset_16M_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_16M/peripheral_aresetn",
              "div16_0/rstn"
            ]
          },
          "link_1": {
            "ports": [
              "link",
              "s2p_0/link"
            ]
          },
          "s2p_0_link_err": {
            "ports": [
              "s2p_0/link_err",
              "link_err"
            ]
          },
          "s2p_0_address": {
            "ports": [
              "s2p_0/address",
              "address"
            ]
          },
          "s2p_0_data_out": {
            "ports": [
              "s2p_0/data_out",
              "data_out1"
            ]
          }
        }
      },
      "link14": {
        "ports": {
          "clk_100M": {
            "direction": "I"
          },
          "reset_n": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "link": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "link_err": {
            "direction": "O"
          },
          "data_out1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "clk_16M": {
            "direction": "I"
          },
          "address": {
            "direction": "O",
            "left": "10",
            "right": "0"
          }
        },
        "components": {
          "Counter_4bit_0": {
            "vlnv": "xilinx.com:module_ref:Counter_4bit:1.0",
            "xci_name": "design_1_Counter_4bit_0_13",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Counter_4bit",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "value": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "enp": {
                "direction": "I"
              },
              "ent": {
                "direction": "I"
              },
              "loadn": {
                "direction": "I"
              },
              "out0": {
                "direction": "O"
              },
              "out1": {
                "direction": "O"
              },
              "out2": {
                "direction": "O"
              },
              "out3": {
                "direction": "O"
              }
            }
          },
          "D_flip_flops_4_0": {
            "vlnv": "xilinx.com:module_ref:D_flip_flops_4:1.0",
            "xci_name": "design_1_D_flip_flops_4_0_13",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "D_flip_flops_4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "D1": {
                "direction": "I"
              },
              "D2": {
                "direction": "I"
              },
              "D3": {
                "direction": "I"
              },
              "D4": {
                "direction": "I"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q1B": {
                "direction": "O"
              },
              "Q2B": {
                "direction": "O"
              },
              "Q3B": {
                "direction": "O"
              },
              "Q4B": {
                "direction": "O"
              }
            }
          },
          "div16_0": {
            "vlnv": "xilinx.com:module_ref:div16:1.0",
            "xci_name": "design_1_div16_0_13",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "div16",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_div": {
                "direction": "O"
              }
            }
          },
          "serial_shift_0": {
            "vlnv": "xilinx.com:module_ref:serial_shift:1.0",
            "xci_name": "design_1_serial_shift_0_13",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "serial_shift",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "Q0": {
                "direction": "O"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q5": {
                "direction": "O"
              },
              "Q6": {
                "direction": "O"
              },
              "Q7": {
                "direction": "O"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_14",
            "parameters": {
              "CONST_VAL": {
                "value": "3"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_0_13",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_1_13",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_2": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_2_14",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_3": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_3_12",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "proc_sys_reset_16M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_16M_12"
          },
          "proc_sys_reset_1M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_1M_12"
          },
          "s2p_0": {
            "vlnv": "xilinx.com:module_ref:s2p:1.0",
            "xci_name": "design_1_s2p_0_13",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "s2p",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_100M": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "rstn_100M": {
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "default_prop"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "link": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "link_err": {
                "direction": "O"
              },
              "address": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "data_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "clk_100M_1": {
            "ports": [
              "clk_100M",
              "s2p_0/clk_100M"
            ]
          },
          "reset_n_1": {
            "ports": [
              "proc_sys_reset_1M/peripheral_aresetn",
              "serial_shift_0/rstn",
              "D_flip_flops_4_0/rstn",
              "Counter_4bit_0/rstn",
              "s2p_0/rstn"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_16M",
              "div16_0/clk",
              "Counter_4bit_0/clk",
              "D_flip_flops_4_0/clk",
              "proc_sys_reset_16M/slowest_sync_clk"
            ]
          },
          "div16_0_clk_div": {
            "ports": [
              "div16_0/clk_div",
              "serial_shift_0/clk",
              "proc_sys_reset_1M/slowest_sync_clk",
              "s2p_0/clk"
            ]
          },
          "data_in_1": {
            "ports": [
              "data_in",
              "serial_shift_0/data_in",
              "D_flip_flops_4_0/D1",
              "Counter_4bit_0/enp",
              "util_vector_logic_3/Op1"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "Counter_4bit_0/value"
            ]
          },
          "D_flip_flops_4_0_Q3B": {
            "ports": [
              "D_flip_flops_4_0/Q3B",
              "Counter_4bit_0/ent"
            ]
          },
          "D_flip_flops_4_0_Q1B": {
            "ports": [
              "D_flip_flops_4_0/Q1B",
              "util_vector_logic_0/Op1"
            ]
          },
          "D_flip_flops_4_0_Q2B": {
            "ports": [
              "D_flip_flops_4_0/Q2B",
              "util_vector_logic_0/Op2"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "util_vector_logic_1/Op1"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "Counter_4bit_0/loadn"
            ]
          },
          "Counter_4bit_0_out3": {
            "ports": [
              "Counter_4bit_0/out3",
              "D_flip_flops_4_0/D3"
            ]
          },
          "D_flip_flops_4_0_Q3": {
            "ports": [
              "D_flip_flops_4_0/Q3",
              "D_flip_flops_4_0/D4"
            ]
          },
          "D_flip_flops_4_0_Q1": {
            "ports": [
              "D_flip_flops_4_0/Q1",
              "D_flip_flops_4_0/D2"
            ]
          },
          "serial_shift_0_Q4": {
            "ports": [
              "serial_shift_0/Q4",
              "util_vector_logic_2/Op1"
            ]
          },
          "serial_shift_0_Q5": {
            "ports": [
              "serial_shift_0/Q5",
              "util_vector_logic_2/Op2"
            ]
          },
          "util_vector_logic_2_Res": {
            "ports": [
              "util_vector_logic_2/Res",
              "util_vector_logic_3/Op2"
            ]
          },
          "util_vector_logic_3_Res": {
            "ports": [
              "util_vector_logic_3/Res",
              "data_out",
              "s2p_0/data_in"
            ]
          },
          "reset_n_2": {
            "ports": [
              "reset_n",
              "proc_sys_reset_16M/ext_reset_in",
              "proc_sys_reset_1M/ext_reset_in",
              "s2p_0/rstn_100M"
            ]
          },
          "proc_sys_reset_16M_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_16M/peripheral_aresetn",
              "div16_0/rstn"
            ]
          },
          "link_1": {
            "ports": [
              "link",
              "s2p_0/link"
            ]
          },
          "s2p_0_link_err": {
            "ports": [
              "s2p_0/link_err",
              "link_err"
            ]
          },
          "s2p_0_data_out": {
            "ports": [
              "s2p_0/data_out",
              "data_out1"
            ]
          },
          "s2p_0_address": {
            "ports": [
              "s2p_0/address",
              "address"
            ]
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_8",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "191.387"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "16.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "62.500"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "blk_mem_gen_8b": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_0",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_9b": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_1_0",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_10b": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_2_0",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_11b": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_3_0",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_12b": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_4_0",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_13b": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_5_0",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_14b": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_6_0",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_15b": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_7_0",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "link15": {
        "ports": {
          "clk_100M": {
            "direction": "I"
          },
          "reset_n": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "link": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "link_err": {
            "direction": "O"
          },
          "address": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data_out1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "clk_16M": {
            "direction": "I"
          }
        },
        "components": {
          "Counter_4bit_0": {
            "vlnv": "xilinx.com:module_ref:Counter_4bit:1.0",
            "xci_name": "design_1_Counter_4bit_0_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Counter_4bit",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "value": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "enp": {
                "direction": "I"
              },
              "ent": {
                "direction": "I"
              },
              "loadn": {
                "direction": "I"
              },
              "out0": {
                "direction": "O"
              },
              "out1": {
                "direction": "O"
              },
              "out2": {
                "direction": "O"
              },
              "out3": {
                "direction": "O"
              }
            }
          },
          "D_flip_flops_4_0": {
            "vlnv": "xilinx.com:module_ref:D_flip_flops_4:1.0",
            "xci_name": "design_1_D_flip_flops_4_0_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "D_flip_flops_4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "D1": {
                "direction": "I"
              },
              "D2": {
                "direction": "I"
              },
              "D3": {
                "direction": "I"
              },
              "D4": {
                "direction": "I"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q1B": {
                "direction": "O"
              },
              "Q2B": {
                "direction": "O"
              },
              "Q3B": {
                "direction": "O"
              },
              "Q4B": {
                "direction": "O"
              }
            }
          },
          "div16_0": {
            "vlnv": "xilinx.com:module_ref:div16:1.0",
            "xci_name": "design_1_div16_0_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "div16",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_div": {
                "direction": "O"
              }
            }
          },
          "serial_shift_0": {
            "vlnv": "xilinx.com:module_ref:serial_shift:1.0",
            "xci_name": "design_1_serial_shift_0_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "serial_shift",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "Q0": {
                "direction": "O"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q5": {
                "direction": "O"
              },
              "Q6": {
                "direction": "O"
              },
              "Q7": {
                "direction": "O"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_2",
            "parameters": {
              "CONST_VAL": {
                "value": "3"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_0_1",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_1_1",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_2": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_2_2",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_3": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_3_0",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "proc_sys_reset_16M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_16M_0"
          },
          "proc_sys_reset_1M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_1M_0"
          },
          "s2p_0": {
            "vlnv": "xilinx.com:module_ref:s2p:1.0",
            "xci_name": "design_1_s2p_0_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "s2p",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_100M": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "rstn_100M": {
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "default_prop"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "link": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "link_err": {
                "direction": "O"
              },
              "address": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "data_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "clk_100M_1": {
            "ports": [
              "clk_100M",
              "s2p_0/clk_100M"
            ]
          },
          "reset_n_1": {
            "ports": [
              "proc_sys_reset_1M/peripheral_aresetn",
              "serial_shift_0/rstn",
              "D_flip_flops_4_0/rstn",
              "Counter_4bit_0/rstn",
              "s2p_0/rstn"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_16M",
              "div16_0/clk",
              "Counter_4bit_0/clk",
              "D_flip_flops_4_0/clk",
              "proc_sys_reset_16M/slowest_sync_clk"
            ]
          },
          "div16_0_clk_div": {
            "ports": [
              "div16_0/clk_div",
              "serial_shift_0/clk",
              "proc_sys_reset_1M/slowest_sync_clk",
              "s2p_0/clk"
            ]
          },
          "data_in_1": {
            "ports": [
              "data_in",
              "serial_shift_0/data_in",
              "D_flip_flops_4_0/D1",
              "Counter_4bit_0/enp",
              "util_vector_logic_3/Op1"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "Counter_4bit_0/value"
            ]
          },
          "D_flip_flops_4_0_Q3B": {
            "ports": [
              "D_flip_flops_4_0/Q3B",
              "Counter_4bit_0/ent"
            ]
          },
          "D_flip_flops_4_0_Q1B": {
            "ports": [
              "D_flip_flops_4_0/Q1B",
              "util_vector_logic_0/Op1"
            ]
          },
          "D_flip_flops_4_0_Q2B": {
            "ports": [
              "D_flip_flops_4_0/Q2B",
              "util_vector_logic_0/Op2"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "util_vector_logic_1/Op1"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "Counter_4bit_0/loadn"
            ]
          },
          "Counter_4bit_0_out3": {
            "ports": [
              "Counter_4bit_0/out3",
              "D_flip_flops_4_0/D3"
            ]
          },
          "D_flip_flops_4_0_Q3": {
            "ports": [
              "D_flip_flops_4_0/Q3",
              "D_flip_flops_4_0/D4"
            ]
          },
          "D_flip_flops_4_0_Q1": {
            "ports": [
              "D_flip_flops_4_0/Q1",
              "D_flip_flops_4_0/D2"
            ]
          },
          "serial_shift_0_Q4": {
            "ports": [
              "serial_shift_0/Q4",
              "util_vector_logic_2/Op1"
            ]
          },
          "serial_shift_0_Q5": {
            "ports": [
              "serial_shift_0/Q5",
              "util_vector_logic_2/Op2"
            ]
          },
          "util_vector_logic_2_Res": {
            "ports": [
              "util_vector_logic_2/Res",
              "util_vector_logic_3/Op2"
            ]
          },
          "util_vector_logic_3_Res": {
            "ports": [
              "util_vector_logic_3/Res",
              "data_out",
              "s2p_0/data_in"
            ]
          },
          "reset_n_2": {
            "ports": [
              "reset_n",
              "proc_sys_reset_16M/ext_reset_in",
              "proc_sys_reset_1M/ext_reset_in",
              "s2p_0/rstn_100M"
            ]
          },
          "proc_sys_reset_16M_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_16M/peripheral_aresetn",
              "div16_0/rstn"
            ]
          },
          "link_1": {
            "ports": [
              "link",
              "s2p_0/link"
            ]
          },
          "s2p_0_link_err": {
            "ports": [
              "s2p_0/link_err",
              "link_err"
            ]
          },
          "s2p_0_address": {
            "ports": [
              "s2p_0/address",
              "address"
            ]
          },
          "s2p_0_data_out": {
            "ports": [
              "s2p_0/data_out",
              "data_out1"
            ]
          }
        }
      },
      "link16": {
        "ports": {
          "clk_100M": {
            "direction": "I"
          },
          "reset_n": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "link": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "link_err": {
            "direction": "O"
          },
          "address": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data_out1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "clk_16M": {
            "direction": "I"
          }
        },
        "components": {
          "Counter_4bit_0": {
            "vlnv": "xilinx.com:module_ref:Counter_4bit:1.0",
            "xci_name": "design_1_Counter_4bit_0_2",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Counter_4bit",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "value": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "enp": {
                "direction": "I"
              },
              "ent": {
                "direction": "I"
              },
              "loadn": {
                "direction": "I"
              },
              "out0": {
                "direction": "O"
              },
              "out1": {
                "direction": "O"
              },
              "out2": {
                "direction": "O"
              },
              "out3": {
                "direction": "O"
              }
            }
          },
          "D_flip_flops_4_0": {
            "vlnv": "xilinx.com:module_ref:D_flip_flops_4:1.0",
            "xci_name": "design_1_D_flip_flops_4_0_2",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "D_flip_flops_4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "D1": {
                "direction": "I"
              },
              "D2": {
                "direction": "I"
              },
              "D3": {
                "direction": "I"
              },
              "D4": {
                "direction": "I"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q1B": {
                "direction": "O"
              },
              "Q2B": {
                "direction": "O"
              },
              "Q3B": {
                "direction": "O"
              },
              "Q4B": {
                "direction": "O"
              }
            }
          },
          "div16_0": {
            "vlnv": "xilinx.com:module_ref:div16:1.0",
            "xci_name": "design_1_div16_0_2",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "div16",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_div": {
                "direction": "O"
              }
            }
          },
          "serial_shift_0": {
            "vlnv": "xilinx.com:module_ref:serial_shift:1.0",
            "xci_name": "design_1_serial_shift_0_2",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "serial_shift",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "Q0": {
                "direction": "O"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q5": {
                "direction": "O"
              },
              "Q6": {
                "direction": "O"
              },
              "Q7": {
                "direction": "O"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_3",
            "parameters": {
              "CONST_VAL": {
                "value": "3"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_0_2",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_1_2",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_2": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_2_3",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_3": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_3_1",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "proc_sys_reset_16M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_16M_1"
          },
          "proc_sys_reset_1M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_1M_1"
          },
          "s2p_0": {
            "vlnv": "xilinx.com:module_ref:s2p:1.0",
            "xci_name": "design_1_s2p_0_2",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "s2p",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_100M": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "rstn_100M": {
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "default_prop"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "link": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "link_err": {
                "direction": "O"
              },
              "address": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "data_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "clk_100M_1": {
            "ports": [
              "clk_100M",
              "s2p_0/clk_100M"
            ]
          },
          "reset_n_1": {
            "ports": [
              "proc_sys_reset_1M/peripheral_aresetn",
              "serial_shift_0/rstn",
              "D_flip_flops_4_0/rstn",
              "Counter_4bit_0/rstn",
              "s2p_0/rstn"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_16M",
              "div16_0/clk",
              "Counter_4bit_0/clk",
              "D_flip_flops_4_0/clk",
              "proc_sys_reset_16M/slowest_sync_clk"
            ]
          },
          "div16_0_clk_div": {
            "ports": [
              "div16_0/clk_div",
              "serial_shift_0/clk",
              "proc_sys_reset_1M/slowest_sync_clk",
              "s2p_0/clk"
            ]
          },
          "data_in_1": {
            "ports": [
              "data_in",
              "serial_shift_0/data_in",
              "D_flip_flops_4_0/D1",
              "Counter_4bit_0/enp",
              "util_vector_logic_3/Op1"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "Counter_4bit_0/value"
            ]
          },
          "D_flip_flops_4_0_Q3B": {
            "ports": [
              "D_flip_flops_4_0/Q3B",
              "Counter_4bit_0/ent"
            ]
          },
          "D_flip_flops_4_0_Q1B": {
            "ports": [
              "D_flip_flops_4_0/Q1B",
              "util_vector_logic_0/Op1"
            ]
          },
          "D_flip_flops_4_0_Q2B": {
            "ports": [
              "D_flip_flops_4_0/Q2B",
              "util_vector_logic_0/Op2"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "util_vector_logic_1/Op1"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "Counter_4bit_0/loadn"
            ]
          },
          "Counter_4bit_0_out3": {
            "ports": [
              "Counter_4bit_0/out3",
              "D_flip_flops_4_0/D3"
            ]
          },
          "D_flip_flops_4_0_Q3": {
            "ports": [
              "D_flip_flops_4_0/Q3",
              "D_flip_flops_4_0/D4"
            ]
          },
          "D_flip_flops_4_0_Q1": {
            "ports": [
              "D_flip_flops_4_0/Q1",
              "D_flip_flops_4_0/D2"
            ]
          },
          "serial_shift_0_Q4": {
            "ports": [
              "serial_shift_0/Q4",
              "util_vector_logic_2/Op1"
            ]
          },
          "serial_shift_0_Q5": {
            "ports": [
              "serial_shift_0/Q5",
              "util_vector_logic_2/Op2"
            ]
          },
          "util_vector_logic_2_Res": {
            "ports": [
              "util_vector_logic_2/Res",
              "util_vector_logic_3/Op2"
            ]
          },
          "util_vector_logic_3_Res": {
            "ports": [
              "util_vector_logic_3/Res",
              "data_out",
              "s2p_0/data_in"
            ]
          },
          "reset_n_2": {
            "ports": [
              "reset_n",
              "proc_sys_reset_16M/ext_reset_in",
              "proc_sys_reset_1M/ext_reset_in",
              "s2p_0/rstn_100M"
            ]
          },
          "proc_sys_reset_16M_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_16M/peripheral_aresetn",
              "div16_0/rstn"
            ]
          },
          "link_1": {
            "ports": [
              "link",
              "s2p_0/link"
            ]
          },
          "s2p_0_link_err": {
            "ports": [
              "s2p_0/link_err",
              "link_err"
            ]
          },
          "s2p_0_address": {
            "ports": [
              "s2p_0/address",
              "address"
            ]
          },
          "s2p_0_data_out": {
            "ports": [
              "s2p_0/data_out",
              "data_out1"
            ]
          }
        }
      },
      "link17": {
        "ports": {
          "clk_100M": {
            "direction": "I"
          },
          "reset_n": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "link": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "link_err": {
            "direction": "O"
          },
          "address": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data_out1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "clk_16M": {
            "direction": "I"
          }
        },
        "components": {
          "Counter_4bit_0": {
            "vlnv": "xilinx.com:module_ref:Counter_4bit:1.0",
            "xci_name": "design_1_Counter_4bit_0_3",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Counter_4bit",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "value": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "enp": {
                "direction": "I"
              },
              "ent": {
                "direction": "I"
              },
              "loadn": {
                "direction": "I"
              },
              "out0": {
                "direction": "O"
              },
              "out1": {
                "direction": "O"
              },
              "out2": {
                "direction": "O"
              },
              "out3": {
                "direction": "O"
              }
            }
          },
          "D_flip_flops_4_0": {
            "vlnv": "xilinx.com:module_ref:D_flip_flops_4:1.0",
            "xci_name": "design_1_D_flip_flops_4_0_3",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "D_flip_flops_4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "D1": {
                "direction": "I"
              },
              "D2": {
                "direction": "I"
              },
              "D3": {
                "direction": "I"
              },
              "D4": {
                "direction": "I"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q1B": {
                "direction": "O"
              },
              "Q2B": {
                "direction": "O"
              },
              "Q3B": {
                "direction": "O"
              },
              "Q4B": {
                "direction": "O"
              }
            }
          },
          "div16_0": {
            "vlnv": "xilinx.com:module_ref:div16:1.0",
            "xci_name": "design_1_div16_0_3",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "div16",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_div": {
                "direction": "O"
              }
            }
          },
          "serial_shift_0": {
            "vlnv": "xilinx.com:module_ref:serial_shift:1.0",
            "xci_name": "design_1_serial_shift_0_3",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "serial_shift",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "Q0": {
                "direction": "O"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q5": {
                "direction": "O"
              },
              "Q6": {
                "direction": "O"
              },
              "Q7": {
                "direction": "O"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_4",
            "parameters": {
              "CONST_VAL": {
                "value": "3"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_0_3",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_1_3",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_2": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_2_4",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_3": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_3_2",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "proc_sys_reset_16M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_16M_2"
          },
          "proc_sys_reset_1M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_1M_2"
          },
          "s2p_0": {
            "vlnv": "xilinx.com:module_ref:s2p:1.0",
            "xci_name": "design_1_s2p_0_3",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "s2p",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_100M": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "rstn_100M": {
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "default_prop"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "link": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "link_err": {
                "direction": "O"
              },
              "address": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "data_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "clk_100M_1": {
            "ports": [
              "clk_100M",
              "s2p_0/clk_100M"
            ]
          },
          "reset_n_1": {
            "ports": [
              "proc_sys_reset_1M/peripheral_aresetn",
              "serial_shift_0/rstn",
              "D_flip_flops_4_0/rstn",
              "Counter_4bit_0/rstn",
              "s2p_0/rstn"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_16M",
              "div16_0/clk",
              "Counter_4bit_0/clk",
              "D_flip_flops_4_0/clk",
              "proc_sys_reset_16M/slowest_sync_clk"
            ]
          },
          "div16_0_clk_div": {
            "ports": [
              "div16_0/clk_div",
              "serial_shift_0/clk",
              "proc_sys_reset_1M/slowest_sync_clk",
              "s2p_0/clk"
            ]
          },
          "data_in_1": {
            "ports": [
              "data_in",
              "serial_shift_0/data_in",
              "D_flip_flops_4_0/D1",
              "Counter_4bit_0/enp",
              "util_vector_logic_3/Op1"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "Counter_4bit_0/value"
            ]
          },
          "D_flip_flops_4_0_Q3B": {
            "ports": [
              "D_flip_flops_4_0/Q3B",
              "Counter_4bit_0/ent"
            ]
          },
          "D_flip_flops_4_0_Q1B": {
            "ports": [
              "D_flip_flops_4_0/Q1B",
              "util_vector_logic_0/Op1"
            ]
          },
          "D_flip_flops_4_0_Q2B": {
            "ports": [
              "D_flip_flops_4_0/Q2B",
              "util_vector_logic_0/Op2"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "util_vector_logic_1/Op1"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "Counter_4bit_0/loadn"
            ]
          },
          "Counter_4bit_0_out3": {
            "ports": [
              "Counter_4bit_0/out3",
              "D_flip_flops_4_0/D3"
            ]
          },
          "D_flip_flops_4_0_Q3": {
            "ports": [
              "D_flip_flops_4_0/Q3",
              "D_flip_flops_4_0/D4"
            ]
          },
          "D_flip_flops_4_0_Q1": {
            "ports": [
              "D_flip_flops_4_0/Q1",
              "D_flip_flops_4_0/D2"
            ]
          },
          "serial_shift_0_Q4": {
            "ports": [
              "serial_shift_0/Q4",
              "util_vector_logic_2/Op1"
            ]
          },
          "serial_shift_0_Q5": {
            "ports": [
              "serial_shift_0/Q5",
              "util_vector_logic_2/Op2"
            ]
          },
          "util_vector_logic_2_Res": {
            "ports": [
              "util_vector_logic_2/Res",
              "util_vector_logic_3/Op2"
            ]
          },
          "util_vector_logic_3_Res": {
            "ports": [
              "util_vector_logic_3/Res",
              "data_out",
              "s2p_0/data_in"
            ]
          },
          "reset_n_2": {
            "ports": [
              "reset_n",
              "proc_sys_reset_16M/ext_reset_in",
              "proc_sys_reset_1M/ext_reset_in",
              "s2p_0/rstn_100M"
            ]
          },
          "proc_sys_reset_16M_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_16M/peripheral_aresetn",
              "div16_0/rstn"
            ]
          },
          "link_1": {
            "ports": [
              "link",
              "s2p_0/link"
            ]
          },
          "s2p_0_link_err": {
            "ports": [
              "s2p_0/link_err",
              "link_err"
            ]
          },
          "s2p_0_address": {
            "ports": [
              "s2p_0/address",
              "address"
            ]
          },
          "s2p_0_data_out": {
            "ports": [
              "s2p_0/data_out",
              "data_out1"
            ]
          }
        }
      },
      "link18": {
        "ports": {
          "clk_100M": {
            "direction": "I"
          },
          "reset_n": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "link": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "link_err": {
            "direction": "O"
          },
          "address": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data_out1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "clk_16M": {
            "direction": "I"
          }
        },
        "components": {
          "Counter_4bit_0": {
            "vlnv": "xilinx.com:module_ref:Counter_4bit:1.0",
            "xci_name": "design_1_Counter_4bit_0_5",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Counter_4bit",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "value": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "enp": {
                "direction": "I"
              },
              "ent": {
                "direction": "I"
              },
              "loadn": {
                "direction": "I"
              },
              "out0": {
                "direction": "O"
              },
              "out1": {
                "direction": "O"
              },
              "out2": {
                "direction": "O"
              },
              "out3": {
                "direction": "O"
              }
            }
          },
          "D_flip_flops_4_0": {
            "vlnv": "xilinx.com:module_ref:D_flip_flops_4:1.0",
            "xci_name": "design_1_D_flip_flops_4_0_5",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "D_flip_flops_4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "D1": {
                "direction": "I"
              },
              "D2": {
                "direction": "I"
              },
              "D3": {
                "direction": "I"
              },
              "D4": {
                "direction": "I"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q1B": {
                "direction": "O"
              },
              "Q2B": {
                "direction": "O"
              },
              "Q3B": {
                "direction": "O"
              },
              "Q4B": {
                "direction": "O"
              }
            }
          },
          "div16_0": {
            "vlnv": "xilinx.com:module_ref:div16:1.0",
            "xci_name": "design_1_div16_0_5",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "div16",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_div": {
                "direction": "O"
              }
            }
          },
          "serial_shift_0": {
            "vlnv": "xilinx.com:module_ref:serial_shift:1.0",
            "xci_name": "design_1_serial_shift_0_5",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "serial_shift",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "Q0": {
                "direction": "O"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q5": {
                "direction": "O"
              },
              "Q6": {
                "direction": "O"
              },
              "Q7": {
                "direction": "O"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_6",
            "parameters": {
              "CONST_VAL": {
                "value": "3"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_0_5",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_1_5",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_2": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_2_6",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_3": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_3_4",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "proc_sys_reset_16M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_16M_4"
          },
          "proc_sys_reset_1M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_1M_4"
          },
          "s2p_0": {
            "vlnv": "xilinx.com:module_ref:s2p:1.0",
            "xci_name": "design_1_s2p_0_5",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "s2p",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_100M": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "rstn_100M": {
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "default_prop"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "link": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "link_err": {
                "direction": "O"
              },
              "address": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "data_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "clk_100M_1": {
            "ports": [
              "clk_100M",
              "s2p_0/clk_100M"
            ]
          },
          "reset_n_1": {
            "ports": [
              "proc_sys_reset_1M/peripheral_aresetn",
              "serial_shift_0/rstn",
              "D_flip_flops_4_0/rstn",
              "Counter_4bit_0/rstn",
              "s2p_0/rstn"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_16M",
              "div16_0/clk",
              "Counter_4bit_0/clk",
              "D_flip_flops_4_0/clk",
              "proc_sys_reset_16M/slowest_sync_clk"
            ]
          },
          "div16_0_clk_div": {
            "ports": [
              "div16_0/clk_div",
              "serial_shift_0/clk",
              "proc_sys_reset_1M/slowest_sync_clk",
              "s2p_0/clk"
            ]
          },
          "data_in_1": {
            "ports": [
              "data_in",
              "serial_shift_0/data_in",
              "D_flip_flops_4_0/D1",
              "Counter_4bit_0/enp",
              "util_vector_logic_3/Op1"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "Counter_4bit_0/value"
            ]
          },
          "D_flip_flops_4_0_Q3B": {
            "ports": [
              "D_flip_flops_4_0/Q3B",
              "Counter_4bit_0/ent"
            ]
          },
          "D_flip_flops_4_0_Q1B": {
            "ports": [
              "D_flip_flops_4_0/Q1B",
              "util_vector_logic_0/Op1"
            ]
          },
          "D_flip_flops_4_0_Q2B": {
            "ports": [
              "D_flip_flops_4_0/Q2B",
              "util_vector_logic_0/Op2"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "util_vector_logic_1/Op1"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "Counter_4bit_0/loadn"
            ]
          },
          "Counter_4bit_0_out3": {
            "ports": [
              "Counter_4bit_0/out3",
              "D_flip_flops_4_0/D3"
            ]
          },
          "D_flip_flops_4_0_Q3": {
            "ports": [
              "D_flip_flops_4_0/Q3",
              "D_flip_flops_4_0/D4"
            ]
          },
          "D_flip_flops_4_0_Q1": {
            "ports": [
              "D_flip_flops_4_0/Q1",
              "D_flip_flops_4_0/D2"
            ]
          },
          "serial_shift_0_Q4": {
            "ports": [
              "serial_shift_0/Q4",
              "util_vector_logic_2/Op1"
            ]
          },
          "serial_shift_0_Q5": {
            "ports": [
              "serial_shift_0/Q5",
              "util_vector_logic_2/Op2"
            ]
          },
          "util_vector_logic_2_Res": {
            "ports": [
              "util_vector_logic_2/Res",
              "util_vector_logic_3/Op2"
            ]
          },
          "util_vector_logic_3_Res": {
            "ports": [
              "util_vector_logic_3/Res",
              "data_out",
              "s2p_0/data_in"
            ]
          },
          "reset_n_2": {
            "ports": [
              "reset_n",
              "proc_sys_reset_16M/ext_reset_in",
              "proc_sys_reset_1M/ext_reset_in",
              "s2p_0/rstn_100M"
            ]
          },
          "proc_sys_reset_16M_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_16M/peripheral_aresetn",
              "div16_0/rstn"
            ]
          },
          "link_1": {
            "ports": [
              "link",
              "s2p_0/link"
            ]
          },
          "s2p_0_link_err": {
            "ports": [
              "s2p_0/link_err",
              "link_err"
            ]
          },
          "s2p_0_address": {
            "ports": [
              "s2p_0/address",
              "address"
            ]
          },
          "s2p_0_data_out": {
            "ports": [
              "s2p_0/data_out",
              "data_out1"
            ]
          }
        }
      },
      "link19": {
        "ports": {
          "clk_100M": {
            "direction": "I"
          },
          "reset_n": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "link": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "link_err": {
            "direction": "O"
          },
          "address": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data_out1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "clk_16M": {
            "direction": "I"
          }
        },
        "components": {
          "Counter_4bit_0": {
            "vlnv": "xilinx.com:module_ref:Counter_4bit:1.0",
            "xci_name": "design_1_Counter_4bit_0_6",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Counter_4bit",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "value": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "enp": {
                "direction": "I"
              },
              "ent": {
                "direction": "I"
              },
              "loadn": {
                "direction": "I"
              },
              "out0": {
                "direction": "O"
              },
              "out1": {
                "direction": "O"
              },
              "out2": {
                "direction": "O"
              },
              "out3": {
                "direction": "O"
              }
            }
          },
          "D_flip_flops_4_0": {
            "vlnv": "xilinx.com:module_ref:D_flip_flops_4:1.0",
            "xci_name": "design_1_D_flip_flops_4_0_6",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "D_flip_flops_4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "D1": {
                "direction": "I"
              },
              "D2": {
                "direction": "I"
              },
              "D3": {
                "direction": "I"
              },
              "D4": {
                "direction": "I"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q1B": {
                "direction": "O"
              },
              "Q2B": {
                "direction": "O"
              },
              "Q3B": {
                "direction": "O"
              },
              "Q4B": {
                "direction": "O"
              }
            }
          },
          "div16_0": {
            "vlnv": "xilinx.com:module_ref:div16:1.0",
            "xci_name": "design_1_div16_0_6",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "div16",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_div": {
                "direction": "O"
              }
            }
          },
          "serial_shift_0": {
            "vlnv": "xilinx.com:module_ref:serial_shift:1.0",
            "xci_name": "design_1_serial_shift_0_6",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "serial_shift",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "Q0": {
                "direction": "O"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q5": {
                "direction": "O"
              },
              "Q6": {
                "direction": "O"
              },
              "Q7": {
                "direction": "O"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_7",
            "parameters": {
              "CONST_VAL": {
                "value": "3"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_0_6",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_1_6",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_2": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_2_7",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_3": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_3_5",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "proc_sys_reset_16M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_16M_5"
          },
          "proc_sys_reset_1M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_1M_5"
          },
          "s2p_0": {
            "vlnv": "xilinx.com:module_ref:s2p:1.0",
            "xci_name": "design_1_s2p_0_6",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "s2p",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_100M": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "rstn_100M": {
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "default_prop"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "link": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "link_err": {
                "direction": "O"
              },
              "address": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "data_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "clk_100M_1": {
            "ports": [
              "clk_100M",
              "s2p_0/clk_100M"
            ]
          },
          "reset_n_1": {
            "ports": [
              "proc_sys_reset_1M/peripheral_aresetn",
              "serial_shift_0/rstn",
              "D_flip_flops_4_0/rstn",
              "Counter_4bit_0/rstn",
              "s2p_0/rstn"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_16M",
              "div16_0/clk",
              "Counter_4bit_0/clk",
              "D_flip_flops_4_0/clk",
              "proc_sys_reset_16M/slowest_sync_clk"
            ]
          },
          "div16_0_clk_div": {
            "ports": [
              "div16_0/clk_div",
              "serial_shift_0/clk",
              "proc_sys_reset_1M/slowest_sync_clk",
              "s2p_0/clk"
            ]
          },
          "data_in_1": {
            "ports": [
              "data_in",
              "serial_shift_0/data_in",
              "D_flip_flops_4_0/D1",
              "Counter_4bit_0/enp",
              "util_vector_logic_3/Op1"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "Counter_4bit_0/value"
            ]
          },
          "D_flip_flops_4_0_Q3B": {
            "ports": [
              "D_flip_flops_4_0/Q3B",
              "Counter_4bit_0/ent"
            ]
          },
          "D_flip_flops_4_0_Q1B": {
            "ports": [
              "D_flip_flops_4_0/Q1B",
              "util_vector_logic_0/Op1"
            ]
          },
          "D_flip_flops_4_0_Q2B": {
            "ports": [
              "D_flip_flops_4_0/Q2B",
              "util_vector_logic_0/Op2"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "util_vector_logic_1/Op1"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "Counter_4bit_0/loadn"
            ]
          },
          "Counter_4bit_0_out3": {
            "ports": [
              "Counter_4bit_0/out3",
              "D_flip_flops_4_0/D3"
            ]
          },
          "D_flip_flops_4_0_Q3": {
            "ports": [
              "D_flip_flops_4_0/Q3",
              "D_flip_flops_4_0/D4"
            ]
          },
          "D_flip_flops_4_0_Q1": {
            "ports": [
              "D_flip_flops_4_0/Q1",
              "D_flip_flops_4_0/D2"
            ]
          },
          "serial_shift_0_Q4": {
            "ports": [
              "serial_shift_0/Q4",
              "util_vector_logic_2/Op1"
            ]
          },
          "serial_shift_0_Q5": {
            "ports": [
              "serial_shift_0/Q5",
              "util_vector_logic_2/Op2"
            ]
          },
          "util_vector_logic_2_Res": {
            "ports": [
              "util_vector_logic_2/Res",
              "util_vector_logic_3/Op2"
            ]
          },
          "util_vector_logic_3_Res": {
            "ports": [
              "util_vector_logic_3/Res",
              "data_out",
              "s2p_0/data_in"
            ]
          },
          "reset_n_2": {
            "ports": [
              "reset_n",
              "proc_sys_reset_16M/ext_reset_in",
              "proc_sys_reset_1M/ext_reset_in",
              "s2p_0/rstn_100M"
            ]
          },
          "proc_sys_reset_16M_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_16M/peripheral_aresetn",
              "div16_0/rstn"
            ]
          },
          "link_1": {
            "ports": [
              "link",
              "s2p_0/link"
            ]
          },
          "s2p_0_link_err": {
            "ports": [
              "s2p_0/link_err",
              "link_err"
            ]
          },
          "s2p_0_address": {
            "ports": [
              "s2p_0/address",
              "address"
            ]
          },
          "s2p_0_data_out": {
            "ports": [
              "s2p_0/data_out",
              "data_out1"
            ]
          }
        }
      },
      "link20": {
        "ports": {
          "clk_100M": {
            "direction": "I"
          },
          "reset_n": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "link": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "link_err": {
            "direction": "O"
          },
          "address": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data_out1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "clk_16M": {
            "direction": "I"
          }
        },
        "components": {
          "Counter_4bit_0": {
            "vlnv": "xilinx.com:module_ref:Counter_4bit:1.0",
            "xci_name": "design_1_Counter_4bit_0_7",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Counter_4bit",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "value": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "enp": {
                "direction": "I"
              },
              "ent": {
                "direction": "I"
              },
              "loadn": {
                "direction": "I"
              },
              "out0": {
                "direction": "O"
              },
              "out1": {
                "direction": "O"
              },
              "out2": {
                "direction": "O"
              },
              "out3": {
                "direction": "O"
              }
            }
          },
          "D_flip_flops_4_0": {
            "vlnv": "xilinx.com:module_ref:D_flip_flops_4:1.0",
            "xci_name": "design_1_D_flip_flops_4_0_7",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "D_flip_flops_4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "D1": {
                "direction": "I"
              },
              "D2": {
                "direction": "I"
              },
              "D3": {
                "direction": "I"
              },
              "D4": {
                "direction": "I"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q1B": {
                "direction": "O"
              },
              "Q2B": {
                "direction": "O"
              },
              "Q3B": {
                "direction": "O"
              },
              "Q4B": {
                "direction": "O"
              }
            }
          },
          "div16_0": {
            "vlnv": "xilinx.com:module_ref:div16:1.0",
            "xci_name": "design_1_div16_0_7",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "div16",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_div": {
                "direction": "O"
              }
            }
          },
          "serial_shift_0": {
            "vlnv": "xilinx.com:module_ref:serial_shift:1.0",
            "xci_name": "design_1_serial_shift_0_7",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "serial_shift",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "Q0": {
                "direction": "O"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q5": {
                "direction": "O"
              },
              "Q6": {
                "direction": "O"
              },
              "Q7": {
                "direction": "O"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_8",
            "parameters": {
              "CONST_VAL": {
                "value": "3"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_0_7",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_1_7",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_2": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_2_8",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_3": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_3_6",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "proc_sys_reset_16M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_16M_6"
          },
          "proc_sys_reset_1M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_1M_6"
          },
          "s2p_0": {
            "vlnv": "xilinx.com:module_ref:s2p:1.0",
            "xci_name": "design_1_s2p_0_7",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "s2p",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_100M": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "rstn_100M": {
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "default_prop"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "link": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "link_err": {
                "direction": "O"
              },
              "address": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "data_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "clk_100M_1": {
            "ports": [
              "clk_100M",
              "s2p_0/clk_100M"
            ]
          },
          "reset_n_1": {
            "ports": [
              "proc_sys_reset_1M/peripheral_aresetn",
              "serial_shift_0/rstn",
              "D_flip_flops_4_0/rstn",
              "Counter_4bit_0/rstn",
              "s2p_0/rstn"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_16M",
              "div16_0/clk",
              "Counter_4bit_0/clk",
              "D_flip_flops_4_0/clk",
              "proc_sys_reset_16M/slowest_sync_clk"
            ]
          },
          "div16_0_clk_div": {
            "ports": [
              "div16_0/clk_div",
              "serial_shift_0/clk",
              "proc_sys_reset_1M/slowest_sync_clk",
              "s2p_0/clk"
            ]
          },
          "data_in_1": {
            "ports": [
              "data_in",
              "serial_shift_0/data_in",
              "D_flip_flops_4_0/D1",
              "Counter_4bit_0/enp",
              "util_vector_logic_3/Op1"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "Counter_4bit_0/value"
            ]
          },
          "D_flip_flops_4_0_Q3B": {
            "ports": [
              "D_flip_flops_4_0/Q3B",
              "Counter_4bit_0/ent"
            ]
          },
          "D_flip_flops_4_0_Q1B": {
            "ports": [
              "D_flip_flops_4_0/Q1B",
              "util_vector_logic_0/Op1"
            ]
          },
          "D_flip_flops_4_0_Q2B": {
            "ports": [
              "D_flip_flops_4_0/Q2B",
              "util_vector_logic_0/Op2"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "util_vector_logic_1/Op1"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "Counter_4bit_0/loadn"
            ]
          },
          "Counter_4bit_0_out3": {
            "ports": [
              "Counter_4bit_0/out3",
              "D_flip_flops_4_0/D3"
            ]
          },
          "D_flip_flops_4_0_Q3": {
            "ports": [
              "D_flip_flops_4_0/Q3",
              "D_flip_flops_4_0/D4"
            ]
          },
          "D_flip_flops_4_0_Q1": {
            "ports": [
              "D_flip_flops_4_0/Q1",
              "D_flip_flops_4_0/D2"
            ]
          },
          "serial_shift_0_Q4": {
            "ports": [
              "serial_shift_0/Q4",
              "util_vector_logic_2/Op1"
            ]
          },
          "serial_shift_0_Q5": {
            "ports": [
              "serial_shift_0/Q5",
              "util_vector_logic_2/Op2"
            ]
          },
          "util_vector_logic_2_Res": {
            "ports": [
              "util_vector_logic_2/Res",
              "util_vector_logic_3/Op2"
            ]
          },
          "util_vector_logic_3_Res": {
            "ports": [
              "util_vector_logic_3/Res",
              "data_out",
              "s2p_0/data_in"
            ]
          },
          "reset_n_2": {
            "ports": [
              "reset_n",
              "proc_sys_reset_16M/ext_reset_in",
              "proc_sys_reset_1M/ext_reset_in",
              "s2p_0/rstn_100M"
            ]
          },
          "proc_sys_reset_16M_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_16M/peripheral_aresetn",
              "div16_0/rstn"
            ]
          },
          "link_1": {
            "ports": [
              "link",
              "s2p_0/link"
            ]
          },
          "s2p_0_link_err": {
            "ports": [
              "s2p_0/link_err",
              "link_err"
            ]
          },
          "s2p_0_address": {
            "ports": [
              "s2p_0/address",
              "address"
            ]
          },
          "s2p_0_data_out": {
            "ports": [
              "s2p_0/data_out",
              "data_out1"
            ]
          }
        }
      },
      "link21": {
        "ports": {
          "clk_100M": {
            "direction": "I"
          },
          "reset_n": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "link": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "link_err": {
            "direction": "O"
          },
          "address": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data_out1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "clk_16M": {
            "direction": "I"
          }
        },
        "components": {
          "Counter_4bit_0": {
            "vlnv": "xilinx.com:module_ref:Counter_4bit:1.0",
            "xci_name": "design_1_Counter_4bit_0_14",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Counter_4bit",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "value": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "enp": {
                "direction": "I"
              },
              "ent": {
                "direction": "I"
              },
              "loadn": {
                "direction": "I"
              },
              "out0": {
                "direction": "O"
              },
              "out1": {
                "direction": "O"
              },
              "out2": {
                "direction": "O"
              },
              "out3": {
                "direction": "O"
              }
            }
          },
          "D_flip_flops_4_0": {
            "vlnv": "xilinx.com:module_ref:D_flip_flops_4:1.0",
            "xci_name": "design_1_D_flip_flops_4_0_14",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "D_flip_flops_4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "D1": {
                "direction": "I"
              },
              "D2": {
                "direction": "I"
              },
              "D3": {
                "direction": "I"
              },
              "D4": {
                "direction": "I"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q1B": {
                "direction": "O"
              },
              "Q2B": {
                "direction": "O"
              },
              "Q3B": {
                "direction": "O"
              },
              "Q4B": {
                "direction": "O"
              }
            }
          },
          "div16_0": {
            "vlnv": "xilinx.com:module_ref:div16:1.0",
            "xci_name": "design_1_div16_0_14",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "div16",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_div": {
                "direction": "O"
              }
            }
          },
          "serial_shift_0": {
            "vlnv": "xilinx.com:module_ref:serial_shift:1.0",
            "xci_name": "design_1_serial_shift_0_14",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "serial_shift",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "Q0": {
                "direction": "O"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q5": {
                "direction": "O"
              },
              "Q6": {
                "direction": "O"
              },
              "Q7": {
                "direction": "O"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_15",
            "parameters": {
              "CONST_VAL": {
                "value": "3"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_0_14",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_1_14",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_2": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_2_15",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_3": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_3_13",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "proc_sys_reset_16M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_16M_13"
          },
          "proc_sys_reset_1M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_1M_13"
          },
          "s2p_0": {
            "vlnv": "xilinx.com:module_ref:s2p:1.0",
            "xci_name": "design_1_s2p_0_14",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "s2p",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_100M": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "rstn_100M": {
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "default_prop"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "link": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "link_err": {
                "direction": "O"
              },
              "address": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "data_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "clk_100M_1": {
            "ports": [
              "clk_100M",
              "s2p_0/clk_100M"
            ]
          },
          "reset_n_1": {
            "ports": [
              "proc_sys_reset_1M/peripheral_aresetn",
              "serial_shift_0/rstn",
              "D_flip_flops_4_0/rstn",
              "Counter_4bit_0/rstn",
              "s2p_0/rstn"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_16M",
              "div16_0/clk",
              "Counter_4bit_0/clk",
              "D_flip_flops_4_0/clk",
              "proc_sys_reset_16M/slowest_sync_clk"
            ]
          },
          "div16_0_clk_div": {
            "ports": [
              "div16_0/clk_div",
              "serial_shift_0/clk",
              "proc_sys_reset_1M/slowest_sync_clk",
              "s2p_0/clk"
            ]
          },
          "data_in_1": {
            "ports": [
              "data_in",
              "serial_shift_0/data_in",
              "D_flip_flops_4_0/D1",
              "Counter_4bit_0/enp",
              "util_vector_logic_3/Op1"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "Counter_4bit_0/value"
            ]
          },
          "D_flip_flops_4_0_Q3B": {
            "ports": [
              "D_flip_flops_4_0/Q3B",
              "Counter_4bit_0/ent"
            ]
          },
          "D_flip_flops_4_0_Q1B": {
            "ports": [
              "D_flip_flops_4_0/Q1B",
              "util_vector_logic_0/Op1"
            ]
          },
          "D_flip_flops_4_0_Q2B": {
            "ports": [
              "D_flip_flops_4_0/Q2B",
              "util_vector_logic_0/Op2"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "util_vector_logic_1/Op1"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "Counter_4bit_0/loadn"
            ]
          },
          "Counter_4bit_0_out3": {
            "ports": [
              "Counter_4bit_0/out3",
              "D_flip_flops_4_0/D3"
            ]
          },
          "D_flip_flops_4_0_Q3": {
            "ports": [
              "D_flip_flops_4_0/Q3",
              "D_flip_flops_4_0/D4"
            ]
          },
          "D_flip_flops_4_0_Q1": {
            "ports": [
              "D_flip_flops_4_0/Q1",
              "D_flip_flops_4_0/D2"
            ]
          },
          "serial_shift_0_Q4": {
            "ports": [
              "serial_shift_0/Q4",
              "util_vector_logic_2/Op1"
            ]
          },
          "serial_shift_0_Q5": {
            "ports": [
              "serial_shift_0/Q5",
              "util_vector_logic_2/Op2"
            ]
          },
          "util_vector_logic_2_Res": {
            "ports": [
              "util_vector_logic_2/Res",
              "util_vector_logic_3/Op2"
            ]
          },
          "util_vector_logic_3_Res": {
            "ports": [
              "util_vector_logic_3/Res",
              "data_out",
              "s2p_0/data_in"
            ]
          },
          "reset_n_2": {
            "ports": [
              "reset_n",
              "proc_sys_reset_16M/ext_reset_in",
              "proc_sys_reset_1M/ext_reset_in",
              "s2p_0/rstn_100M"
            ]
          },
          "proc_sys_reset_16M_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_16M/peripheral_aresetn",
              "div16_0/rstn"
            ]
          },
          "link_1": {
            "ports": [
              "link",
              "s2p_0/link"
            ]
          },
          "s2p_0_link_err": {
            "ports": [
              "s2p_0/link_err",
              "link_err"
            ]
          },
          "s2p_0_address": {
            "ports": [
              "s2p_0/address",
              "address"
            ]
          },
          "s2p_0_data_out": {
            "ports": [
              "s2p_0/data_out",
              "data_out1"
            ]
          }
        }
      },
      "link22": {
        "ports": {
          "clk_100M": {
            "direction": "I"
          },
          "reset_n": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "link": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "link_err": {
            "direction": "O"
          },
          "address": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data_out1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "clk_16M": {
            "direction": "I"
          }
        },
        "components": {
          "Counter_4bit_0": {
            "vlnv": "xilinx.com:module_ref:Counter_4bit:1.0",
            "xci_name": "design_1_Counter_4bit_0_15",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Counter_4bit",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "value": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "enp": {
                "direction": "I"
              },
              "ent": {
                "direction": "I"
              },
              "loadn": {
                "direction": "I"
              },
              "out0": {
                "direction": "O"
              },
              "out1": {
                "direction": "O"
              },
              "out2": {
                "direction": "O"
              },
              "out3": {
                "direction": "O"
              }
            }
          },
          "D_flip_flops_4_0": {
            "vlnv": "xilinx.com:module_ref:D_flip_flops_4:1.0",
            "xci_name": "design_1_D_flip_flops_4_0_15",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "D_flip_flops_4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "D1": {
                "direction": "I"
              },
              "D2": {
                "direction": "I"
              },
              "D3": {
                "direction": "I"
              },
              "D4": {
                "direction": "I"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q1B": {
                "direction": "O"
              },
              "Q2B": {
                "direction": "O"
              },
              "Q3B": {
                "direction": "O"
              },
              "Q4B": {
                "direction": "O"
              }
            }
          },
          "div16_0": {
            "vlnv": "xilinx.com:module_ref:div16:1.0",
            "xci_name": "design_1_div16_0_15",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "div16",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "16000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_div": {
                "direction": "O"
              }
            }
          },
          "serial_shift_0": {
            "vlnv": "xilinx.com:module_ref:serial_shift:1.0",
            "xci_name": "design_1_serial_shift_0_15",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "serial_shift",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "Q0": {
                "direction": "O"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q5": {
                "direction": "O"
              },
              "Q6": {
                "direction": "O"
              },
              "Q7": {
                "direction": "O"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_16",
            "parameters": {
              "CONST_VAL": {
                "value": "3"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_0_15",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_1_15",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_2": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_2_16",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_3": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_3_14",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "proc_sys_reset_16M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_16M_14"
          },
          "proc_sys_reset_1M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_1M_14"
          },
          "s2p_0": {
            "vlnv": "xilinx.com:module_ref:s2p:1.0",
            "xci_name": "design_1_s2p_0_15",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "s2p",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rstn",
                    "value_src": "constant"
                  }
                }
              },
              "rstn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_100M": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "rstn_100M": {
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "default_prop"
                  }
                }
              },
              "data_in": {
                "direction": "I"
              },
              "link": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "link_err": {
                "direction": "O"
              },
              "address": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "data_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "clk_100M_1": {
            "ports": [
              "clk_100M",
              "s2p_0/clk_100M"
            ]
          },
          "reset_n_1": {
            "ports": [
              "proc_sys_reset_1M/peripheral_aresetn",
              "serial_shift_0/rstn",
              "D_flip_flops_4_0/rstn",
              "Counter_4bit_0/rstn",
              "s2p_0/rstn"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_16M",
              "div16_0/clk",
              "Counter_4bit_0/clk",
              "D_flip_flops_4_0/clk",
              "proc_sys_reset_16M/slowest_sync_clk"
            ]
          },
          "div16_0_clk_div": {
            "ports": [
              "div16_0/clk_div",
              "serial_shift_0/clk",
              "proc_sys_reset_1M/slowest_sync_clk",
              "s2p_0/clk"
            ]
          },
          "data_in_1": {
            "ports": [
              "data_in",
              "serial_shift_0/data_in",
              "D_flip_flops_4_0/D1",
              "Counter_4bit_0/enp",
              "util_vector_logic_3/Op1"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "Counter_4bit_0/value"
            ]
          },
          "D_flip_flops_4_0_Q3B": {
            "ports": [
              "D_flip_flops_4_0/Q3B",
              "Counter_4bit_0/ent"
            ]
          },
          "D_flip_flops_4_0_Q1B": {
            "ports": [
              "D_flip_flops_4_0/Q1B",
              "util_vector_logic_0/Op1"
            ]
          },
          "D_flip_flops_4_0_Q2B": {
            "ports": [
              "D_flip_flops_4_0/Q2B",
              "util_vector_logic_0/Op2"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "util_vector_logic_1/Op1"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "Counter_4bit_0/loadn"
            ]
          },
          "Counter_4bit_0_out3": {
            "ports": [
              "Counter_4bit_0/out3",
              "D_flip_flops_4_0/D3"
            ]
          },
          "D_flip_flops_4_0_Q3": {
            "ports": [
              "D_flip_flops_4_0/Q3",
              "D_flip_flops_4_0/D4"
            ]
          },
          "D_flip_flops_4_0_Q1": {
            "ports": [
              "D_flip_flops_4_0/Q1",
              "D_flip_flops_4_0/D2"
            ]
          },
          "serial_shift_0_Q4": {
            "ports": [
              "serial_shift_0/Q4",
              "util_vector_logic_2/Op1"
            ]
          },
          "serial_shift_0_Q5": {
            "ports": [
              "serial_shift_0/Q5",
              "util_vector_logic_2/Op2"
            ]
          },
          "util_vector_logic_2_Res": {
            "ports": [
              "util_vector_logic_2/Res",
              "util_vector_logic_3/Op2"
            ]
          },
          "util_vector_logic_3_Res": {
            "ports": [
              "util_vector_logic_3/Res",
              "data_out",
              "s2p_0/data_in"
            ]
          },
          "reset_n_2": {
            "ports": [
              "reset_n",
              "proc_sys_reset_16M/ext_reset_in",
              "proc_sys_reset_1M/ext_reset_in",
              "s2p_0/rstn_100M"
            ]
          },
          "proc_sys_reset_16M_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_16M/peripheral_aresetn",
              "div16_0/rstn"
            ]
          },
          "link_1": {
            "ports": [
              "link",
              "s2p_0/link"
            ]
          },
          "s2p_0_link_err": {
            "ports": [
              "s2p_0/link_err",
              "link_err"
            ]
          },
          "s2p_0_address": {
            "ports": [
              "s2p_0/address",
              "address"
            ]
          },
          "s2p_0_data_out": {
            "ports": [
              "s2p_0/data_out",
              "data_out1"
            ]
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_17",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "blk_mem_gen_0a": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_2",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_1a": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_1_3",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_2a": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_10_1",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_3a": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_11_1",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_4a": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_12_1",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_5a": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_13_1",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_6a": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_14_1",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_7a": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_15_1",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_8a": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_2_3",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_9a": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_3_3",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_10a": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_4_2",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_11a": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_5_2",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "WRITE_FIRST"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_12a": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_6_2",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_13a": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_7_2",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_14a": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_9_1",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_15a": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_30_0",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "bram_rd_0": {
        "vlnv": "xilinx.com:module_ref:bram_rd:1.0",
        "xci_name": "design_1_bram_rd_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "bram_rd",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m_axis_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s_axis_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis:s_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "rstn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "rstn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "addr0a": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data0a": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr1a": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data1a": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr2a": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data2a": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr3a": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data3a": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr4a": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data4a": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr5a": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data5a": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr6a": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data6a": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr7a": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data7a": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr8a": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data8a": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr9a": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data9a": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr10a": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data10a": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr11a": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data11a": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr12a": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data12a": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr13a": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data13a": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr14a": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data14a": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr15a": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data15a": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr0b": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data0b": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr1b": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data1b": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr2b": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data2b": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr3b": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data3b": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr4b": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data4b": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr5b": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data5b": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr6b": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data6b": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr7b": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data7b": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr8b": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data8b": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr9b": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data9b": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr10b": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data10b": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr11b": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data11b": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr12b": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data12b": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr13b": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data13b": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr14b": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data14b": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr15b": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data15b": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        }
      },
      "axi_dma_0": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "design_1_axi_dma_0_0",
        "parameters": {
          "c_include_sg": {
            "value": "0"
          },
          "c_sg_length_width": {
            "value": "26"
          }
        }
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_smartconnect_0_0",
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "smartconnect_1": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_smartconnect_1_0",
        "parameters": {
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "axis_data_fifo_0": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "design_1_axis_data_fifo_0_0",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "256"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          }
        }
      }
    },
    "interface_nets": {
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_0/M00_AXI",
          "processing_system7_0/S_AXI_HP0"
        ]
      },
      "axi_dma_0_M_AXIS_MM2S": {
        "interface_ports": [
          "axi_dma_0/M_AXIS_MM2S",
          "bram_rd_0/s_axis"
        ]
      },
      "smartconnect_1_M00_AXI": {
        "interface_ports": [
          "smartconnect_1/M00_AXI",
          "axi_dma_0/S_AXI_LITE"
        ]
      },
      "axis_data_fifo_0_M_AXIS": {
        "interface_ports": [
          "axis_data_fifo_0/M_AXIS",
          "axi_dma_0/S_AXIS_S2MM"
        ]
      },
      "axi_dma_0_M_AXI_S2MM": {
        "interface_ports": [
          "axi_dma_0/M_AXI_S2MM",
          "smartconnect_0/S01_AXI"
        ]
      },
      "bram_rd_0_m_axis": {
        "interface_ports": [
          "bram_rd_0/m_axis",
          "axis_data_fifo_0/S_AXIS"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "smartconnect_1/S00_AXI",
          "processing_system7_0/M_AXI_GP0"
        ]
      },
      "axi_dma_0_M_AXI_MM2S": {
        "interface_ports": [
          "axi_dma_0/M_AXI_MM2S",
          "smartconnect_0/S00_AXI"
        ]
      }
    },
    "nets": {
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "proc_sys_reset_0/slowest_sync_clk",
          "link7/clk_100M",
          "blk_mem_gen_0b/clka",
          "link11/clk_100M",
          "clk_wiz_0/clk_in1",
          "link10/clk_100M",
          "link9/clk_100M",
          "link8/clk_100M",
          "link12/clk_100M",
          "link13/clk_100M",
          "link14/clk_100M",
          "link15/clk_100M",
          "link16/clk_100M",
          "link17/clk_100M",
          "link18/clk_100M",
          "link19/clk_100M",
          "link20/clk_100M",
          "link21/clk_100M",
          "link22/clk_100M",
          "blk_mem_gen_8b/clka",
          "blk_mem_gen_9b/clka",
          "blk_mem_gen_10b/clka",
          "blk_mem_gen_11b/clka",
          "blk_mem_gen_12b/clka",
          "blk_mem_gen_13b/clka",
          "blk_mem_gen_14b/clka",
          "blk_mem_gen_15b/clka",
          "blk_mem_gen_1b/clka",
          "blk_mem_gen_3b/clka",
          "blk_mem_gen_2b/clka",
          "blk_mem_gen_4b/clka",
          "blk_mem_gen_5b/clka",
          "blk_mem_gen_6b/clka",
          "blk_mem_gen_7b/clka",
          "blk_mem_gen_0b/clkb",
          "blk_mem_gen_1b/clkb",
          "blk_mem_gen_2b/clkb",
          "blk_mem_gen_3b/clkb",
          "blk_mem_gen_4b/clkb",
          "blk_mem_gen_5b/clkb",
          "blk_mem_gen_6b/clkb",
          "blk_mem_gen_7b/clkb",
          "blk_mem_gen_15b/clkb",
          "blk_mem_gen_14b/clkb",
          "blk_mem_gen_13b/clkb",
          "blk_mem_gen_12b/clkb",
          "blk_mem_gen_11b/clkb",
          "blk_mem_gen_10b/clkb",
          "blk_mem_gen_9b/clkb",
          "blk_mem_gen_8b/clkb",
          "blk_mem_gen_0a/clka",
          "blk_mem_gen_1a/clka",
          "blk_mem_gen_2a/clka",
          "blk_mem_gen_3a/clka",
          "blk_mem_gen_4a/clka",
          "blk_mem_gen_5a/clka",
          "blk_mem_gen_6a/clka",
          "blk_mem_gen_7a/clka",
          "blk_mem_gen_8a/clka",
          "blk_mem_gen_9a/clka",
          "blk_mem_gen_10a/clka",
          "blk_mem_gen_11a/clka",
          "blk_mem_gen_12a/clka",
          "blk_mem_gen_13a/clka",
          "blk_mem_gen_14a/clka",
          "blk_mem_gen_15a/clka",
          "blk_mem_gen_0a/clkb",
          "blk_mem_gen_2a/clkb",
          "blk_mem_gen_3a/clkb",
          "blk_mem_gen_4a/clkb",
          "blk_mem_gen_5a/clkb",
          "blk_mem_gen_6a/clkb",
          "blk_mem_gen_7a/clkb",
          "blk_mem_gen_8a/clkb",
          "blk_mem_gen_9a/clkb",
          "blk_mem_gen_10a/clkb",
          "blk_mem_gen_11a/clkb",
          "blk_mem_gen_12a/clkb",
          "blk_mem_gen_13a/clkb",
          "blk_mem_gen_14a/clkb",
          "blk_mem_gen_15a/clkb",
          "blk_mem_gen_1a/clkb",
          "bram_rd_0/clk",
          "axi_dma_0/s_axi_lite_aclk",
          "axi_dma_0/m_axi_mm2s_aclk",
          "axi_dma_0/m_axi_s2mm_aclk",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "smartconnect_0/aclk",
          "smartconnect_1/aclk",
          "axis_data_fifo_0/s_axis_aclk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N1": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "proc_sys_reset_0/ext_reset_in",
          "link7/reset_n",
          "link11/reset_n",
          "link10/reset_n",
          "link9/reset_n",
          "link8/reset_n",
          "link12/reset_n",
          "link13/reset_n",
          "link14/reset_n",
          "link15/reset_n",
          "link16/reset_n",
          "link17/reset_n",
          "link18/reset_n",
          "link19/reset_n",
          "link20/reset_n",
          "link21/reset_n",
          "link22/reset_n"
        ]
      },
      "data_in_1": {
        "ports": [
          "link0_data_in",
          "link7/data_in",
          "link11/data_in",
          "link10/data_in",
          "link9/data_in",
          "link8/data_in",
          "link12/data_in",
          "link13/data_in",
          "link14/data_in",
          "link15/data_in",
          "link16/data_in",
          "link17/data_in",
          "link18/data_in",
          "link19/data_in",
          "link20/data_in",
          "link21/data_in",
          "link22/data_in"
        ]
      },
      "link0_data_out1": {
        "ports": [
          "link7/data_out",
          "link0_data_out"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "blk_mem_gen_0b/wea",
          "blk_mem_gen_8b/wea",
          "blk_mem_gen_9b/wea",
          "blk_mem_gen_10b/wea",
          "blk_mem_gen_11b/wea",
          "blk_mem_gen_12b/wea",
          "blk_mem_gen_13b/wea",
          "blk_mem_gen_14b/wea",
          "blk_mem_gen_15b/wea",
          "blk_mem_gen_1b/wea",
          "blk_mem_gen_3b/wea",
          "blk_mem_gen_2b/wea",
          "blk_mem_gen_4b/wea",
          "blk_mem_gen_5b/wea",
          "blk_mem_gen_6b/wea",
          "blk_mem_gen_7b/wea",
          "blk_mem_gen_0a/wea",
          "blk_mem_gen_1a/wea",
          "blk_mem_gen_2a/wea",
          "blk_mem_gen_3a/wea",
          "blk_mem_gen_4a/wea",
          "blk_mem_gen_5a/wea",
          "blk_mem_gen_6a/wea",
          "blk_mem_gen_7a/wea",
          "blk_mem_gen_8a/wea",
          "blk_mem_gen_9a/wea",
          "blk_mem_gen_10a/wea",
          "blk_mem_gen_11a/wea",
          "blk_mem_gen_12a/wea",
          "blk_mem_gen_13a/wea",
          "blk_mem_gen_14a/wea",
          "blk_mem_gen_15a/wea"
        ]
      },
      "link7_address": {
        "ports": [
          "link7/address",
          "blk_mem_gen_0b/addra",
          "blk_mem_gen_0a/addra"
        ]
      },
      "link7_data_out1": {
        "ports": [
          "link7/data_out1",
          "blk_mem_gen_0b/dina",
          "blk_mem_gen_0a/dina"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "link7/link",
          "link11/link",
          "link10/link",
          "link9/link",
          "link8/link",
          "link12/link",
          "link13/link",
          "link14/link",
          "link15/link",
          "link16/link",
          "link17/link",
          "link18/link",
          "link19/link",
          "link20/link",
          "link21/link",
          "link22/link"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "link7/clk_16M",
          "link8/clk_16M",
          "link9/clk_16M",
          "link10/clk_16M",
          "link11/clk_16M",
          "link14/clk_16M",
          "link13/clk_16M",
          "link12/clk_16M",
          "link15/clk_16M",
          "link16/clk_16M",
          "link17/clk_16M",
          "link18/clk_16M",
          "link19/clk_16M",
          "link20/clk_16M",
          "link21/clk_16M",
          "link22/clk_16M"
        ]
      },
      "link8_address": {
        "ports": [
          "link8/address",
          "blk_mem_gen_1b/addra",
          "blk_mem_gen_1a/addra"
        ]
      },
      "link15_address": {
        "ports": [
          "link15/address",
          "blk_mem_gen_8b/addra",
          "blk_mem_gen_8a/addra"
        ]
      },
      "link15_data_out1": {
        "ports": [
          "link15/data_out1",
          "blk_mem_gen_8b/dina",
          "blk_mem_gen_8a/dina"
        ]
      },
      "link16_address": {
        "ports": [
          "link16/address",
          "blk_mem_gen_9b/addra",
          "blk_mem_gen_9a/addra"
        ]
      },
      "link16_data_out1": {
        "ports": [
          "link16/data_out1",
          "blk_mem_gen_9b/dina",
          "blk_mem_gen_9a/dina"
        ]
      },
      "link17_address": {
        "ports": [
          "link17/address",
          "blk_mem_gen_10b/addra",
          "blk_mem_gen_10a/addra"
        ]
      },
      "link17_data_out1": {
        "ports": [
          "link17/data_out1",
          "blk_mem_gen_10b/dina",
          "blk_mem_gen_10a/dina"
        ]
      },
      "link18_address": {
        "ports": [
          "link18/address",
          "blk_mem_gen_11b/addra",
          "blk_mem_gen_11a/addra"
        ]
      },
      "link18_data_out1": {
        "ports": [
          "link18/data_out1",
          "blk_mem_gen_11b/dina",
          "blk_mem_gen_11a/dina"
        ]
      },
      "link19_address": {
        "ports": [
          "link19/address",
          "blk_mem_gen_12b/addra",
          "blk_mem_gen_12a/addra"
        ]
      },
      "link19_data_out1": {
        "ports": [
          "link19/data_out1",
          "blk_mem_gen_12b/dina",
          "blk_mem_gen_12a/dina"
        ]
      },
      "link20_address": {
        "ports": [
          "link20/address",
          "blk_mem_gen_13b/addra",
          "blk_mem_gen_13a/addra"
        ]
      },
      "link20_data_out1": {
        "ports": [
          "link20/data_out1",
          "blk_mem_gen_13b/dina",
          "blk_mem_gen_13a/dina"
        ]
      },
      "link21_address": {
        "ports": [
          "link21/address",
          "blk_mem_gen_14b/addra",
          "blk_mem_gen_14a/addra"
        ]
      },
      "link21_data_out1": {
        "ports": [
          "link21/data_out1",
          "blk_mem_gen_14b/dina",
          "blk_mem_gen_14a/dina"
        ]
      },
      "link22_address": {
        "ports": [
          "link22/address",
          "blk_mem_gen_15b/addra",
          "blk_mem_gen_15a/addra"
        ]
      },
      "link22_data_out1": {
        "ports": [
          "link22/data_out1",
          "blk_mem_gen_15b/dina",
          "blk_mem_gen_15a/dina"
        ]
      },
      "link8_data_out1": {
        "ports": [
          "link8/data_out1",
          "blk_mem_gen_1b/dina",
          "blk_mem_gen_1a/dina"
        ]
      },
      "link10_address": {
        "ports": [
          "link10/address",
          "blk_mem_gen_3b/addra",
          "blk_mem_gen_3a/addra"
        ]
      },
      "link10_data_out1": {
        "ports": [
          "link10/data_out1",
          "blk_mem_gen_3b/dina",
          "blk_mem_gen_3a/dina"
        ]
      },
      "link9_address": {
        "ports": [
          "link9/address",
          "blk_mem_gen_2b/addra",
          "blk_mem_gen_2a/addra"
        ]
      },
      "link9_data_out1": {
        "ports": [
          "link9/data_out1",
          "blk_mem_gen_2b/dina",
          "blk_mem_gen_2a/dina"
        ]
      },
      "link11_address": {
        "ports": [
          "link11/address",
          "blk_mem_gen_4b/addra",
          "blk_mem_gen_4a/addra"
        ]
      },
      "link11_data_out1": {
        "ports": [
          "link11/data_out1",
          "blk_mem_gen_4b/dina",
          "blk_mem_gen_4a/dina"
        ]
      },
      "link12_address": {
        "ports": [
          "link12/address",
          "blk_mem_gen_5b/addra",
          "blk_mem_gen_5a/addra"
        ]
      },
      "link12_data_out1": {
        "ports": [
          "link12/data_out1",
          "blk_mem_gen_5b/dina",
          "blk_mem_gen_5a/dina"
        ]
      },
      "link13_address": {
        "ports": [
          "link13/address",
          "blk_mem_gen_6b/addra",
          "blk_mem_gen_6a/addra"
        ]
      },
      "link13_data_out1": {
        "ports": [
          "link13/data_out1",
          "blk_mem_gen_6b/dina",
          "blk_mem_gen_6a/dina"
        ]
      },
      "link14_address": {
        "ports": [
          "link14/address",
          "blk_mem_gen_7b/addra",
          "blk_mem_gen_7a/addra"
        ]
      },
      "link14_data_out1": {
        "ports": [
          "link14/data_out1",
          "blk_mem_gen_7b/dina",
          "blk_mem_gen_7a/dina"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "blk_mem_gen_0b/web",
          "blk_mem_gen_1b/web",
          "blk_mem_gen_2b/web",
          "blk_mem_gen_3b/web",
          "blk_mem_gen_4b/web",
          "blk_mem_gen_5b/web",
          "blk_mem_gen_6b/web",
          "blk_mem_gen_7b/web",
          "blk_mem_gen_15b/web",
          "blk_mem_gen_14b/web",
          "blk_mem_gen_13b/web",
          "blk_mem_gen_12b/web",
          "blk_mem_gen_11b/web",
          "blk_mem_gen_10b/web",
          "blk_mem_gen_9b/web",
          "blk_mem_gen_8b/web",
          "blk_mem_gen_0a/web",
          "blk_mem_gen_1a/web",
          "blk_mem_gen_2a/web",
          "blk_mem_gen_3a/web",
          "blk_mem_gen_4a/web",
          "blk_mem_gen_5a/web",
          "blk_mem_gen_6a/web",
          "blk_mem_gen_7a/web",
          "blk_mem_gen_8a/web",
          "blk_mem_gen_9a/web",
          "blk_mem_gen_10a/web",
          "blk_mem_gen_11a/web",
          "blk_mem_gen_12a/web",
          "blk_mem_gen_13a/web",
          "blk_mem_gen_14a/web",
          "blk_mem_gen_15a/web"
        ]
      },
      "bram_rd_0_addr0a": {
        "ports": [
          "bram_rd_0/addr0a",
          "blk_mem_gen_0a/addrb"
        ]
      },
      "blk_mem_gen_0a_doutb": {
        "ports": [
          "blk_mem_gen_0a/doutb",
          "bram_rd_0/data0a"
        ]
      },
      "bram_rd_0_addr1a": {
        "ports": [
          "bram_rd_0/addr1a",
          "blk_mem_gen_1a/addrb"
        ]
      },
      "bram_rd_0_addr2a": {
        "ports": [
          "bram_rd_0/addr2a",
          "blk_mem_gen_2a/addrb"
        ]
      },
      "bram_rd_0_addr3a": {
        "ports": [
          "bram_rd_0/addr3a",
          "blk_mem_gen_3a/addrb"
        ]
      },
      "blk_mem_gen_4a_doutb": {
        "ports": [
          "blk_mem_gen_4a/doutb",
          "bram_rd_0/data4a"
        ]
      },
      "blk_mem_gen_1a_doutb": {
        "ports": [
          "blk_mem_gen_1a/doutb",
          "bram_rd_0/data1a"
        ]
      },
      "blk_mem_gen_2a_doutb": {
        "ports": [
          "blk_mem_gen_2a/doutb",
          "bram_rd_0/data2a"
        ]
      },
      "blk_mem_gen_3a_doutb": {
        "ports": [
          "blk_mem_gen_3a/doutb",
          "bram_rd_0/data3a"
        ]
      },
      "bram_rd_0_addr4a": {
        "ports": [
          "bram_rd_0/addr4a",
          "blk_mem_gen_4a/addrb"
        ]
      },
      "blk_mem_gen_5a_doutb": {
        "ports": [
          "blk_mem_gen_5a/doutb",
          "bram_rd_0/data5a"
        ]
      },
      "bram_rd_0_addr5a": {
        "ports": [
          "bram_rd_0/addr5a",
          "blk_mem_gen_5a/addrb"
        ]
      },
      "blk_mem_gen_6a_doutb": {
        "ports": [
          "blk_mem_gen_6a/doutb",
          "bram_rd_0/data6a"
        ]
      },
      "bram_rd_0_addr6a": {
        "ports": [
          "bram_rd_0/addr6a",
          "blk_mem_gen_6a/addrb"
        ]
      },
      "blk_mem_gen_7a_doutb": {
        "ports": [
          "blk_mem_gen_7a/doutb",
          "bram_rd_0/data7a"
        ]
      },
      "bram_rd_0_addr7a": {
        "ports": [
          "bram_rd_0/addr7a",
          "blk_mem_gen_7a/addrb"
        ]
      },
      "bram_rd_0_addr8a": {
        "ports": [
          "bram_rd_0/addr8a",
          "blk_mem_gen_8a/addrb"
        ]
      },
      "blk_mem_gen_8a_doutb": {
        "ports": [
          "blk_mem_gen_8a/doutb",
          "bram_rd_0/data8a"
        ]
      },
      "bram_rd_0_addr9a": {
        "ports": [
          "bram_rd_0/addr9a",
          "blk_mem_gen_9a/addrb"
        ]
      },
      "blk_mem_gen_9a_doutb": {
        "ports": [
          "blk_mem_gen_9a/doutb",
          "bram_rd_0/data9a"
        ]
      },
      "bram_rd_0_addr10a": {
        "ports": [
          "bram_rd_0/addr10a",
          "blk_mem_gen_10a/addrb"
        ]
      },
      "blk_mem_gen_10a_doutb": {
        "ports": [
          "blk_mem_gen_10a/doutb",
          "bram_rd_0/data10a"
        ]
      },
      "blk_mem_gen_11a_doutb": {
        "ports": [
          "blk_mem_gen_11a/doutb",
          "bram_rd_0/data11a"
        ]
      },
      "bram_rd_0_addr11a": {
        "ports": [
          "bram_rd_0/addr11a",
          "blk_mem_gen_11a/addrb"
        ]
      },
      "bram_rd_0_addr12a": {
        "ports": [
          "bram_rd_0/addr12a",
          "blk_mem_gen_12a/addrb"
        ]
      },
      "blk_mem_gen_12a_doutb": {
        "ports": [
          "blk_mem_gen_12a/doutb",
          "bram_rd_0/data12a"
        ]
      },
      "bram_rd_0_addr13a": {
        "ports": [
          "bram_rd_0/addr13a",
          "blk_mem_gen_13a/addrb"
        ]
      },
      "blk_mem_gen_13a_doutb": {
        "ports": [
          "blk_mem_gen_13a/doutb",
          "bram_rd_0/data13a"
        ]
      },
      "bram_rd_0_addr14a": {
        "ports": [
          "bram_rd_0/addr14a",
          "blk_mem_gen_14a/addrb"
        ]
      },
      "blk_mem_gen_14a_doutb": {
        "ports": [
          "blk_mem_gen_14a/doutb",
          "bram_rd_0/data14a"
        ]
      },
      "blk_mem_gen_15a_doutb": {
        "ports": [
          "blk_mem_gen_15a/doutb",
          "bram_rd_0/data15a"
        ]
      },
      "bram_rd_0_addr15a": {
        "ports": [
          "bram_rd_0/addr15a",
          "blk_mem_gen_15a/addrb"
        ]
      },
      "blk_mem_gen_0b_doutb": {
        "ports": [
          "blk_mem_gen_0b/doutb",
          "bram_rd_0/data0b"
        ]
      },
      "bram_rd_0_addr0b": {
        "ports": [
          "bram_rd_0/addr0b",
          "blk_mem_gen_0b/addrb"
        ]
      },
      "bram_rd_0_addr1b": {
        "ports": [
          "bram_rd_0/addr1b",
          "blk_mem_gen_1b/addrb"
        ]
      },
      "blk_mem_gen_1b_doutb": {
        "ports": [
          "blk_mem_gen_1b/doutb",
          "bram_rd_0/data1b"
        ]
      },
      "bram_rd_0_addr2b": {
        "ports": [
          "bram_rd_0/addr2b",
          "blk_mem_gen_2b/addrb"
        ]
      },
      "blk_mem_gen_2b_doutb": {
        "ports": [
          "blk_mem_gen_2b/doutb",
          "bram_rd_0/data2b"
        ]
      },
      "blk_mem_gen_3b_doutb": {
        "ports": [
          "blk_mem_gen_3b/doutb",
          "bram_rd_0/data3b"
        ]
      },
      "blk_mem_gen_4b_doutb": {
        "ports": [
          "blk_mem_gen_4b/doutb",
          "bram_rd_0/data4b"
        ]
      },
      "blk_mem_gen_5b_doutb": {
        "ports": [
          "blk_mem_gen_5b/doutb",
          "bram_rd_0/data5b"
        ]
      },
      "blk_mem_gen_6b_doutb": {
        "ports": [
          "blk_mem_gen_6b/doutb",
          "bram_rd_0/data6b"
        ]
      },
      "bram_rd_0_addr3b": {
        "ports": [
          "bram_rd_0/addr3b",
          "blk_mem_gen_3b/addrb"
        ]
      },
      "bram_rd_0_addr4b": {
        "ports": [
          "bram_rd_0/addr4b",
          "blk_mem_gen_4b/addrb"
        ]
      },
      "bram_rd_0_addr5b": {
        "ports": [
          "bram_rd_0/addr5b",
          "blk_mem_gen_5b/addrb"
        ]
      },
      "bram_rd_0_addr6b": {
        "ports": [
          "bram_rd_0/addr6b",
          "blk_mem_gen_6b/addrb"
        ]
      },
      "bram_rd_0_addr7b": {
        "ports": [
          "bram_rd_0/addr7b",
          "blk_mem_gen_7b/addrb"
        ]
      },
      "blk_mem_gen_7b_doutb": {
        "ports": [
          "blk_mem_gen_7b/doutb",
          "bram_rd_0/data7b"
        ]
      },
      "bram_rd_0_addr8b": {
        "ports": [
          "bram_rd_0/addr8b",
          "blk_mem_gen_8b/addrb"
        ]
      },
      "blk_mem_gen_8b_doutb": {
        "ports": [
          "blk_mem_gen_8b/doutb",
          "bram_rd_0/data8b"
        ]
      },
      "bram_rd_0_addr9b": {
        "ports": [
          "bram_rd_0/addr9b",
          "blk_mem_gen_9b/addrb"
        ]
      },
      "blk_mem_gen_9b_doutb": {
        "ports": [
          "blk_mem_gen_9b/doutb",
          "bram_rd_0/data9b"
        ]
      },
      "bram_rd_0_addr10b": {
        "ports": [
          "bram_rd_0/addr10b",
          "blk_mem_gen_10b/addrb"
        ]
      },
      "blk_mem_gen_10b_doutb": {
        "ports": [
          "blk_mem_gen_10b/doutb",
          "bram_rd_0/data10b"
        ]
      },
      "bram_rd_0_addr11b": {
        "ports": [
          "bram_rd_0/addr11b",
          "blk_mem_gen_11b/addrb"
        ]
      },
      "blk_mem_gen_11b_doutb": {
        "ports": [
          "blk_mem_gen_11b/doutb",
          "bram_rd_0/data11b"
        ]
      },
      "bram_rd_0_addr12b": {
        "ports": [
          "bram_rd_0/addr12b",
          "blk_mem_gen_12b/addrb"
        ]
      },
      "blk_mem_gen_12b_doutb": {
        "ports": [
          "blk_mem_gen_12b/doutb",
          "bram_rd_0/data12b"
        ]
      },
      "bram_rd_0_addr13b": {
        "ports": [
          "bram_rd_0/addr13b",
          "blk_mem_gen_13b/addrb"
        ]
      },
      "blk_mem_gen_13b_doutb": {
        "ports": [
          "blk_mem_gen_13b/doutb",
          "bram_rd_0/data13b"
        ]
      },
      "bram_rd_0_addr14b": {
        "ports": [
          "bram_rd_0/addr14b",
          "blk_mem_gen_14b/addrb"
        ]
      },
      "blk_mem_gen_14b_doutb": {
        "ports": [
          "blk_mem_gen_14b/doutb",
          "bram_rd_0/data14b"
        ]
      },
      "bram_rd_0_addr15b": {
        "ports": [
          "bram_rd_0/addr15b",
          "blk_mem_gen_15b/addrb"
        ]
      },
      "blk_mem_gen_15b_doutb": {
        "ports": [
          "blk_mem_gen_15b/doutb",
          "bram_rd_0/data15b"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "bram_rd_0/rstn",
          "axi_dma_0/axi_resetn",
          "smartconnect_0/aresetn",
          "smartconnect_1/aresetn",
          "axis_data_fifo_0/s_axis_aresetn"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_dma_0_Reg": {
                "address_block": "/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x40400000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}