aag 195 36 2 1 157
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74 1
76 391
78
78 76 74
80 70 46
82 68 44
84 66 42
86 64 40
88 62 38
90 60 36
92 58 34
94 56 32
96 54 30
98 52 28
100 50 26
102 53 29
104 103 100
106 105 99
108 55 31
110 109 107
112 111 97
114 57 33
116 115 113
118 117 95
120 59 35
122 121 119
124 123 93
126 61 37
128 127 125
130 129 91
132 63 39
134 133 131
136 135 89
138 65 41
140 139 137
142 141 87
144 67 43
146 145 143
148 147 85
150 69 45
152 151 149
154 153 83
156 71 47
158 157 155
160 159 81
162 161 72
164 160 73
166 165 163
168 167 49
170 166 48
172 171 169
174 172 25
176 173 24
178 177 175
180 70 47
182 71 46
184 183 181
186 185 155
188 184 154
190 189 187
192 190 23
194 191 22
196 195 193
198 68 45
200 69 44
202 201 199
204 203 149
206 202 148
208 207 205
210 208 21
212 209 20
214 213 211
216 66 43
218 67 42
220 219 217
222 221 143
224 220 142
226 225 223
228 226 19
230 227 18
232 231 229
234 64 41
236 65 40
238 237 235
240 239 137
242 238 136
244 243 241
246 244 17
248 245 16
250 249 247
252 62 39
254 63 38
256 255 253
258 257 131
260 256 130
262 261 259
264 262 15
266 263 14
268 267 265
270 60 37
272 61 36
274 273 271
276 275 125
278 274 124
280 279 277
282 280 13
284 281 12
286 285 283
288 58 35
290 59 34
292 291 289
294 293 119
296 292 118
298 297 295
300 298 11
302 299 10
304 303 301
306 56 33
308 57 32
310 309 307
312 311 113
314 310 112
316 315 313
318 316 9
320 317 8
322 321 319
324 54 31
326 55 30
328 327 325
330 329 107
332 328 106
334 333 331
336 334 7
338 335 6
340 339 337
342 51 27
344 343 101
346 344 3
348 345 2
350 349 347
352 52 29
354 53 28
356 355 353
358 356 100
360 357 101
362 361 359
364 363 5
366 362 4
368 367 365
370 368 350
372 370 340
374 372 322
376 374 304
378 376 286
380 378 268
382 380 250
384 382 232
386 384 214
388 386 196
390 388 178
i0 controllable_c<0>
i1 controllable_c<1>
i2 controllable_c<2>
i3 controllable_c<3>
i4 controllable_c<4>
i5 controllable_c<5>
i6 controllable_c<6>
i7 controllable_c<7>
i8 controllable_c<8>
i9 controllable_c<9>
i10 controllable_c<10>
i11 controllable_c<11>
i12 a<0>
i13 a<1>
i14 a<2>
i15 a<3>
i16 a<4>
i17 a<5>
i18 a<6>
i19 a<7>
i20 a<8>
i21 a<9>
i22 a<10>
i23 a<11>
i24 b<0>
i25 b<1>
i26 b<2>
i27 b<3>
i28 b<4>
i29 b<5>
i30 b<6>
i31 b<7>
i32 b<8>
i33 b<9>
i34 b<10>
i35 b<11>
l0 n75
l1 err_out
o0 err
c
bench
This file was written by ABC on Sat Aug 31 20:25:01 2013
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv add12.v   ---gives--> add12.mv
> abc -c "read_blif_mv add12.mv; strash; refactor; rewrite; dfraig; rewrite; dfraig; write_aiger -s add12y.aig"   ---gives--> add12y.aig
> aigtoaig add12y.aig add12y.aag   ---gives--> add12y.aag (this file)
Content of add12.v:
// realizable
module bench(clk, a, b, controllable_c, err);
  input clk;
  input [11:0] a;
  input [11:0] b;
  input [11:0] controllable_c;
  output err;
  reg err;

  initial
  begin
    err = 1'b0;
  end

  always @ (posedge clk)
  begin
    if(controllable_c == a + b)
         err = 1'b0;
      else
         err = 1'b1;
   end
endmodule
-------------------------------
#!SYNTCOMP
STATUS : realizable
SOLVED_BY : 7/8 [SYNTCOMP2014-RealSeq]
SOLVED_IN : 0.012 [SYNTCOMP2014-RealSeq]
#.
