<profile>

<section name = "Vivado HLS Report for 'digitrec_kernel'" level="0">
<item name = "Date">Sat Oct 27 03:57:02 2018
</item>
<item name = "Version">2018.2_AR71275_op (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">digitrec_kernel</item>
<item name = "Solution">solution</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flgb2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">4.00</item>
<item name = "Clock uncertainty (ns)">1.08</item>
<item name = "Estimated clock period (ns)">2.920</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">414077, 414077, 414077, 414077, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- init_L">44, 44, 16, 1, 1, 30, yes</column>
<column name="- diff_L">18001, 18001, 3, 1, 1, 18000, yes</column>
<column name="- dis_L">18003, 18003, 5, 1, 1, 18000, yes</column>
<column name="- update_L">378015, 378015, 37, 21, 1, 18000, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 3, -, -, -</column>
<column name="Expression">-, -, 0, 1518, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">8, -, 1576, 2060, -</column>
<column name="Memory">65, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 599, -</column>
<column name="Register">2, -, 1313, 98, -</column>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="digitrec_kernel_control_s_axi_U">digitrec_kernel_control_s_axi, 0, 0, 246, 424</column>
<column name="digitrec_kernel_gmem2_m_axi_U">digitrec_kernel_gmem2_m_axi, 4, 0, 566, 766</column>
<column name="digitrec_kernel_gmem_m_axi_U">digitrec_kernel_gmem_m_axi, 4, 0, 566, 766</column>
<column name="digitrec_kernel_urem_5ns_3ns_5_9_1_U1">digitrec_kernel_urem_5ns_3ns_5_9_1, 0, 0, 99, 52</column>
<column name="digitrec_kernel_urem_5ns_3ns_5_9_1_U2">digitrec_kernel_urem_5ns_3ns_5_9_1, 0, 0, 99, 52</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="digitrec_kernel_mac_muladd_12ns_4ns_11ns_15_1_1_U4">digitrec_kernel_mac_muladd_12ns_4ns_11ns_15_1_1, i0 * i1 + i2</column>
<column name="digitrec_kernel_mac_muladd_4ns_12ns_11ns_15_1_1_U3">digitrec_kernel_mac_muladd_4ns_12ns_11ns_15_1_1, i0 * i1 + i2</column>
<column name="digitrec_kernel_mac_muladd_4ns_12ns_11ns_15_1_1_U5">digitrec_kernel_mac_muladd_4ns_12ns_11ns_15_1_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="temp_U">digitrec_kernel_temp, 65, 0, 0, 18000, 64, 1, 1152000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="dis_1_s_fu_1763_p2">+, 0, 0, 15, 6, 6</column>
<column name="indvar_flatten_next1_fu_666_p2">+, 0, 0, 22, 15, 1</column>
<column name="indvar_flatten_next2_fu_727_p2">+, 0, 0, 22, 15, 1</column>
<column name="indvar_flatten_next3_fu_1802_p2">+, 0, 0, 22, 15, 1</column>
<column name="indvar_flatten_next_fu_548_p2">+, 0, 0, 15, 5, 1</column>
<column name="knn_mat4_sum1_fu_1993_p2">+, 0, 0, 71, 64, 64</column>
<column name="knn_mat4_sum5_fu_612_p2">+, 0, 0, 71, 64, 64</column>
<column name="knn_mat4_sum6_fu_1874_p2">+, 0, 0, 71, 64, 64</column>
<column name="knn_mat4_sum7_fu_1898_p2">+, 0, 0, 71, 64, 64</column>
<column name="knn_mat4_sum8_fu_1930_p2">+, 0, 0, 71, 64, 64</column>
<column name="knn_mat4_sum9_fu_1954_p2">+, 0, 0, 71, 64, 64</column>
<column name="tmp10_fu_1403_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp11_fu_1425_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp12_fu_1419_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp13_fu_1535_p2">+, 0, 0, 12, 4, 4</column>
<column name="tmp14_fu_1483_p2">+, 0, 0, 11, 3, 3</column>
<column name="tmp15_fu_1457_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp16_fu_1451_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp17_fu_1473_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp18_fu_1467_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp19_fu_1525_p2">+, 0, 0, 11, 3, 3</column>
<column name="tmp1_fu_1737_p2">+, 0, 0, 15, 5, 5</column>
<column name="tmp20_fu_1499_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp21_fu_1493_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp22_fu_1515_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp23_fu_1509_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp24_fu_1753_p2">+, 0, 0, 15, 5, 5</column>
<column name="tmp25_fu_1625_p2">+, 0, 0, 12, 4, 4</column>
<column name="tmp26_fu_1573_p2">+, 0, 0, 11, 3, 3</column>
<column name="tmp27_fu_1547_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp28_fu_1541_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp29_fu_1563_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp2_fu_1445_p2">+, 0, 0, 12, 4, 4</column>
<column name="tmp30_fu_1557_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp31_fu_1615_p2">+, 0, 0, 11, 3, 3</column>
<column name="tmp32_fu_1589_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp33_fu_1583_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp34_fu_1605_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp35_fu_1599_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp36_fu_1725_p2">+, 0, 0, 12, 4, 4</column>
<column name="tmp37_fu_1663_p2">+, 0, 0, 11, 3, 3</column>
<column name="tmp38_fu_1637_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp39_fu_1631_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp3_fu_1393_p2">+, 0, 0, 11, 3, 3</column>
<column name="tmp40_fu_1653_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp41_fu_1647_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp42_fu_1715_p2">+, 0, 0, 5, 3, 3</column>
<column name="tmp43_fu_1679_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp44_fu_1673_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp45_fu_1709_p2">+, 0, 0, 5, 3, 3</column>
<column name="tmp46_fu_1689_p2">+, 0, 0, 9, 2, 2</column>
<column name="tmp47_fu_1699_p2">+, 0, 0, 9, 2, 2</column>
<column name="tmp4_fu_1367_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp5_fu_1361_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp6_fu_1383_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp7_fu_1377_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp8_fu_1435_p2">+, 0, 0, 11, 3, 3</column>
<column name="tmp9_fu_1409_p2">+, 0, 0, 5, 2, 2</column>
<column name="tmp_11_fu_1984_p2">+, 0, 0, 40, 33, 33</column>
<column name="tmp_21_2_fu_1920_p2">+, 0, 0, 40, 33, 33</column>
<column name="tmp_23_1_mid2_v_v_fu_1885_p2">+, 0, 0, 15, 7, 1</column>
<column name="tmp_23_2_mid2_v_v_fu_1941_p2">+, 0, 0, 15, 7, 2</column>
<column name="x1_s_fu_686_p2">+, 0, 0, 12, 4, 1</column>
<column name="x2_s_fu_747_p2">+, 0, 0, 12, 1, 4</column>
<column name="x3_s_fu_1822_p2">+, 0, 0, 12, 4, 1</column>
<column name="x_s_fu_560_p2">+, 0, 0, 12, 4, 1</column>
<column name="y1_1_fu_700_p2">+, 0, 0, 18, 11, 1</column>
<column name="y2_1_fu_761_p2">+, 0, 0, 18, 1, 11</column>
<column name="y3_1_fu_2004_p2">+, 0, 0, 18, 11, 1</column>
<column name="y_op_fu_629_p2">+, 0, 0, 9, 2, 1</column>
<column name="tmp_2_fu_1790_p2">-, 0, 0, 15, 7, 7</column>
<column name="tmp_2_mid1_fu_1844_p2">-, 0, 0, 15, 7, 7</column>
<column name="tmp_fu_536_p2">-, 0, 0, 15, 7, 7</column>
<column name="tmp_mid1_fu_582_p2">-, 0, 0, 15, 7, 7</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage10_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage11_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage12_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage15_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage18_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage7_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state17_pp0_stage0_iter15">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state26_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state36_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state43_pp3_stage8_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state63_pp3_stage7_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state65_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state66_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state71_pp3_stage15_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1129">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1143">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1167">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1180">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1203">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1217">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1241">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1252">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1273">and, 0, 0, 2, 1, 1</column>
<column name="exitcond1_fu_672_p2">icmp, 0, 0, 13, 11, 9</column>
<column name="exitcond2_fu_733_p2">icmp, 0, 0, 13, 11, 9</column>
<column name="exitcond3_fu_1808_p2">icmp, 0, 0, 13, 11, 9</column>
<column name="exitcond_flatten1_fu_660_p2">icmp, 0, 0, 13, 15, 15</column>
<column name="exitcond_flatten2_fu_721_p2">icmp, 0, 0, 13, 15, 15</column>
<column name="exitcond_flatten3_fu_1796_p2">icmp, 0, 0, 13, 15, 15</column>
<column name="exitcond_flatten_fu_542_p2">icmp, 0, 0, 11, 5, 3</column>
<column name="exitcond_fu_554_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="tmp_13_fu_2022_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="tmp_15_fu_654_p2">icmp, 0, 0, 11, 5, 1</column>
<column name="tmp_24_1_fu_1912_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_24_2_fu_1968_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_4_fu_648_p2">icmp, 0, 0, 11, 5, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage9_11001">or, 0, 0, 2, 1, 1</column>
<column name="p_max_id_2_fu_1972_p3">select, 0, 0, 3, 1, 3</column>
<column name="tmp_1_mid2_v_v_fu_692_p3">select, 0, 0, 4, 1, 4</column>
<column name="tmp_5_mid2_v_v_fu_1850_p3">select, 0, 0, 7, 1, 7</column>
<column name="tmp_6_mid2_v_v_fu_753_p3">select, 0, 0, 4, 1, 4</column>
<column name="tmp_7_mid2_v_v_fu_1866_p3">select, 0, 0, 4, 1, 4</column>
<column name="tmp_mid2_fu_588_p3">select, 0, 0, 7, 1, 7</column>
<column name="x_mid2_fu_604_p3">select, 0, 0, 4, 1, 4</column>
<column name="y1_mid2_fu_678_p3">select, 0, 0, 11, 1, 1</column>
<column name="y2_mid2_fu_739_p3">select, 0, 0, 11, 1, 1</column>
<column name="y3_mid2_fu_1814_p3">select, 0, 0, 11, 1, 1</column>
<column name="y_1_fu_635_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp3">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp3_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="temp_d0">xor, 0, 0, 64, 64, 64</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">161, 36, 1, 36</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter15">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter4">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_indvar_flatten3_phi_fu_471_p4">9, 2, 15, 30</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_371_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_x1_phi_fu_416_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_x2_phi_fu_449_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_x3_phi_fu_482_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_y3_phi_fu_493_p4">9, 2, 11, 22</column>
<column name="ap_sig_ioackin_gmem2_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem2_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem2_WREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_ARREADY">9, 2, 1, 2</column>
<column name="gmem2_ARADDR">33, 6, 64, 384</column>
<column name="gmem2_AWADDR">15, 3, 64, 192</column>
<column name="gmem2_AWLEN">15, 3, 32, 96</column>
<column name="gmem2_WDATA">15, 3, 8, 24</column>
<column name="gmem2_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem2_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem2_blk_n_B">9, 2, 1, 2</column>
<column name="gmem2_blk_n_R">9, 2, 1, 2</column>
<column name="gmem2_blk_n_W">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="indvar_flatten1_reg_401">9, 2, 15, 30</column>
<column name="indvar_flatten2_reg_434">9, 2, 15, 30</column>
<column name="indvar_flatten3_reg_467">9, 2, 15, 30</column>
<column name="indvar_flatten_reg_367">9, 2, 5, 10</column>
<column name="temp_address0">15, 3, 15, 45</column>
<column name="temp_address1">15, 3, 15, 45</column>
<column name="x1_reg_412">9, 2, 4, 8</column>
<column name="x2_reg_445">9, 2, 4, 8</column>
<column name="x3_reg_478">9, 2, 4, 8</column>
<column name="x_reg_379">9, 2, 4, 8</column>
<column name="y1_reg_423">9, 2, 11, 22</column>
<column name="y2_reg_456">9, 2, 11, 22</column>
<column name="y3_reg_489">9, 2, 11, 22</column>
<column name="y_reg_390">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">35, 0, 35, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter1">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem2_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem2_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem2_WREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_ARREADY">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="exitcond_flatten1_reg_2111">1, 0, 1, 0</column>
<column name="exitcond_flatten1_reg_2111_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond_flatten2_reg_2146">1, 0, 1, 0</column>
<column name="exitcond_flatten3_reg_2202">1, 0, 1, 0</column>
<column name="exitcond_flatten3_reg_2202_pp3_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_2077">1, 0, 1, 0</column>
<column name="gmem2_addr_1_read_reg_2246">8, 0, 8, 0</column>
<column name="gmem2_addr_1_reg_2234">64, 0, 64, 0</column>
<column name="gmem2_addr_2_read_reg_2251">8, 0, 8, 0</column>
<column name="gmem2_addr_2_reg_2240">64, 0, 64, 0</column>
<column name="gmem2_addr_3_read_reg_2278">8, 0, 8, 0</column>
<column name="gmem2_addr_3_reg_2266">64, 0, 64, 0</column>
<column name="gmem2_addr_4_read_reg_2283">8, 0, 8, 0</column>
<column name="gmem2_addr_4_reg_2272">64, 0, 64, 0</column>
<column name="gmem2_addr_5_read_reg_2310">8, 0, 8, 0</column>
<column name="gmem2_addr_5_reg_2288">64, 0, 64, 0</column>
<column name="gmem2_addr_reg_2092">64, 0, 64, 0</column>
<column name="gmem_addr_read_reg_2141">64, 0, 64, 0</column>
<column name="gmem_addr_reg_2071">61, 0, 64, 3</column>
<column name="indvar_flatten1_reg_401">15, 0, 15, 0</column>
<column name="indvar_flatten2_reg_434">15, 0, 15, 0</column>
<column name="indvar_flatten3_reg_467">15, 0, 15, 0</column>
<column name="indvar_flatten_next3_reg_2206">15, 0, 15, 0</column>
<column name="indvar_flatten_next_reg_2081">5, 0, 5, 0</column>
<column name="indvar_flatten_reg_367">5, 0, 5, 0</column>
<column name="knn_mat_read_reg_2056">64, 0, 64, 0</column>
<column name="temp_addr_1_reg_2176">15, 0, 15, 0</column>
<column name="temp_addr_1_reg_2176_pp2_iter3_reg">15, 0, 15, 0</column>
<column name="test_image_read_reg_2066">64, 0, 64, 0</column>
<column name="tmp13_reg_2187">4, 0, 4, 0</column>
<column name="tmp25_reg_2192">4, 0, 4, 0</column>
<column name="tmp2_reg_2182">4, 0, 4, 0</column>
<column name="tmp36_reg_2197">4, 0, 4, 0</column>
<column name="tmp_13_reg_2315">1, 0, 1, 0</column>
<column name="tmp_15_reg_2107">1, 0, 1, 0</column>
<column name="tmp_1_mid2_v_v_reg_2125">4, 0, 4, 0</column>
<column name="tmp_24_1_reg_2261">1, 0, 1, 0</column>
<column name="tmp_4_reg_2103">1, 0, 1, 0</column>
<column name="tmp_5_cast_mid2_reg_2256">32, 0, 33, 1</column>
<column name="tmp_5_mid2_v_reg_2223">32, 0, 32, 0</column>
<column name="tmp_5_mid2_v_v_reg_2217">7, 0, 7, 0</column>
<column name="tmp_5_reg_2171">15, 0, 15, 0</column>
<column name="tmp_65_reg_2319">8, 0, 8, 0</column>
<column name="tmp_6_mid2_v_v_reg_2160">4, 0, 4, 0</column>
<column name="tmp_7_mid2_v_v_reg_2228">4, 0, 4, 0</column>
<column name="tmp_7_mid2_v_v_reg_2228_pp3_iter1_reg">4, 0, 4, 0</column>
<column name="tmp_7_reg_2300">15, 0, 15, 0</column>
<column name="tmp_8_reg_2136">15, 0, 15, 0</column>
<column name="x1_reg_412">4, 0, 4, 0</column>
<column name="x2_reg_445">4, 0, 4, 0</column>
<column name="x3_reg_478">4, 0, 4, 0</column>
<column name="x_reg_379">4, 0, 4, 0</column>
<column name="y1_mid2_reg_2120">11, 0, 11, 0</column>
<column name="y1_reg_423">11, 0, 11, 0</column>
<column name="y2_mid2_reg_2155">11, 0, 11, 0</column>
<column name="y2_reg_456">11, 0, 11, 0</column>
<column name="y3_1_reg_2295">11, 0, 11, 0</column>
<column name="y3_mid2_reg_2211">11, 0, 11, 0</column>
<column name="y3_mid2_reg_2211_pp3_iter1_reg">11, 0, 11, 0</column>
<column name="y3_reg_489">11, 0, 11, 0</column>
<column name="y_reg_390">2, 0, 2, 0</column>
<column name="exitcond_flatten2_reg_2146">64, 32, 1, 0</column>
<column name="exitcond_flatten_reg_2077">64, 32, 1, 0</column>
<column name="gmem2_addr_reg_2092">4, 2, 64, 0</column>
<column name="tmp_15_reg_2107">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, digitrec_kernel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, digitrec_kernel, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, digitrec_kernel, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem2, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">2.92</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'gmem2_addr_1_wr_req', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:84">writereq, 2.92, 2.92, -, -, -, m_axi, request, &apos;gmem2&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
