verilator --lint-only --Wall --Wno-DECLFILENAME --Wno-EOFNEWLINE --top-module wdg_top /home/mat/WORK_DIR/watchdog_riscv_zf/librelane/runs/RUN_2025-08-07_17-25-02/01-verilator-lint/_deps.vlt /home/mat/WORK_DIR/watchdog_riscv_zf/librelane/runs/RUN_2025-08-07_17-25-02/tmp/da30721ddf8f45518db57335ae72ac54.bb.v /home/mat/WORK_DIR/watchdog_riscv_zf/rtl/wdg_top.v /home/mat/WORK_DIR/watchdog_riscv_zf/rtl/cntr.v /home/mat/WORK_DIR/watchdog_riscv_zf/rtl/fsm.v /home/mat/WORK_DIR/watchdog_riscv_zf/rtl/reg/wdgrv_regs.v /home/mat/WORK_DIR/watchdog_riscv_zf/rtl/clkdiv.v /home/mat/WORK_DIR/watchdog_riscv_zf/submodules/rggen-verilog-rtl/rggen_or_reducer.v /home/mat/WORK_DIR/watchdog_riscv_zf/submodules/rggen-verilog-rtl/rggen_mux.v /home/mat/WORK_DIR/watchdog_riscv_zf/submodules/rggen-verilog-rtl/rggen_or_reducer.v /home/mat/WORK_DIR/watchdog_riscv_zf/submodules/rggen-verilog-rtl/rggen_mux.v /home/mat/WORK_DIR/watchdog_riscv_zf/submodules/rggen-verilog-rtl/rggen_bit_field.v /home/mat/WORK_DIR/watchdog_riscv_zf/submodules/rggen-verilog-rtl/rggen_bit_field_w01trg.v /home/mat/WORK_DIR/watchdog_riscv_zf/submodules/rggen-verilog-rtl/rggen_address_decoder.v /home/mat/WORK_DIR/watchdog_riscv_zf/submodules/rggen-verilog-rtl/rggen_register_common.v /home/mat/WORK_DIR/watchdog_riscv_zf/submodules/rggen-verilog-rtl/rggen_default_register.v /home/mat/WORK_DIR/watchdog_riscv_zf/submodules/rggen-verilog-rtl/rggen_external_register.v /home/mat/WORK_DIR/watchdog_riscv_zf/submodules/rggen-verilog-rtl/rggen_indirect_register.v /home/mat/WORK_DIR/watchdog_riscv_zf/submodules/rggen-verilog-rtl/rggen_adapter_common.v /home/mat/WORK_DIR/watchdog_riscv_zf/submodules/rggen-verilog-rtl/rggen_apb_adapter.v /home/mat/WORK_DIR/watchdog_riscv_zf/submodules/rggen-verilog-rtl/rggen_apb_bridge.v /home/mat/WORK_DIR/watchdog_riscv_zf/submodules/rggen-verilog-rtl/rggen_axi4lite_skid_buffer.v /home/mat/WORK_DIR/watchdog_riscv_zf/submodules/rggen-verilog-rtl/rggen_axi4lite_adapter.v /home/mat/WORK_DIR/watchdog_riscv_zf/submodules/rggen-verilog-rtl/rggen_axi4lite_bridge.v /home/mat/WORK_DIR/watchdog_riscv_zf/submodules/rggen-verilog-rtl/rggen_avalon_adapter.v /home/mat/WORK_DIR/watchdog_riscv_zf/submodules/rggen-verilog-rtl/rggen_avalon_bridge.v /home/mat/WORK_DIR/watchdog_riscv_zf/submodules/rggen-verilog-rtl/rggen_wishbone_adapter.v /home/mat/WORK_DIR/watchdog_riscv_zf/submodules/rggen-verilog-rtl/rggen_wishbone_bridge.v /home/mat/WORK_DIR/watchdog_riscv_zf/submodules/rggen-verilog-rtl/rggen_native_adapter.v --Wno-fatal --relative-includes --Werror-LATCH +define+PDK_sky130A +define+SCL_sky130_fd_sc_hd +define+__librelane__ +define+__pnr__ +define+USE_POWER_PINS
