INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/gigia/gigia.ip_user_files/bd/prima_zi_de_scoala/ip/prima_zi_de_scoala_util_vector_logic_0_0/sim/prima_zi_de_scoala_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prima_zi_de_scoala_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/gigia/gigia.ip_user_files/bd/prima_zi_de_scoala/ip/prima_zi_de_scoala_util_vector_logic_1_0/sim/prima_zi_de_scoala_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prima_zi_de_scoala_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/gigia/gigia.ip_user_files/bd/prima_zi_de_scoala/sim/prima_zi_de_scoala.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prima_zi_de_scoala
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/gigia/gigia.srcs/sources_1/bd/prima_zi_de_scoala/hdl/prima_zi_de_scoala_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prima_zi_de_scoala_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/gigia/gigia.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
