

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Wed Jun 14 08:04:41 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cordic_optimized_prj
* Solution:       pipelined
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.745 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34| 0.340 us | 0.340 us |   34|   34|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- for_loop  |       32|       32|         2|          1|          1|    32|    yes   |
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12 %theta_V), !map !80"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %s_V), !map !86"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %c_V), !map !90"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @cordic_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%theta_V_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %theta_V)" [cordic_fixed.cpp:8]   --->   Operation 9 'read' 'theta_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.75ns)   --->   "br label %0" [cordic_fixed.cpp:17]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_4 = phi i12 [ %theta_V_read, %ap_fixed_base.exit ], [ %select_ln1496, %for_loop ]" [cordic_fixed.cpp:8]   --->   Operation 11 'phi' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i12 [ 0, %ap_fixed_base.exit ], [ %current_sin_V_2, %for_loop ]"   --->   Operation 12 'phi' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i12 [ 621, %ap_fixed_base.exit ], [ %current_cos_V_2, %for_loop ]"   --->   Operation 13 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%ush = phi i6 [ 0, %ap_fixed_base.exit ], [ %j, %for_loop ]"   --->   Operation 14 'phi' 'ush' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.87ns)   --->   "%icmp_ln17 = icmp eq i6 %ush, -32" [cordic_fixed.cpp:17]   --->   Operation 15 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.88ns)   --->   "%j = add i6 %ush, 1" [cordic_fixed.cpp:17]   --->   Operation 17 'add' 'j' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %1, label %for_loop" [cordic_fixed.cpp:17]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i6 %ush to i64" [cordic_fixed.cpp:30]   --->   Operation 19 'zext' 'zext_ln30' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%cordic_phase_V_addr = getelementptr [64 x i10]* @cordic_phase_V, i64 0, i64 %zext_ln30" [cordic_fixed.cpp:30]   --->   Operation 20 'getelementptr' 'cordic_phase_V_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (1.35ns)   --->   "%p_Val2_5 = load i10* %cordic_phase_V_addr, align 2" [cordic_fixed.cpp:30]   --->   Operation 21 'load' 'p_Val2_5' <Predicate = (!icmp_ln17)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 2.74>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i6 %ush to i12" [cordic_fixed.cpp:17]   --->   Operation 22 'zext' 'zext_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [cordic_fixed.cpp:17]   --->   Operation 23 'specloopname' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str)" [cordic_fixed.cpp:17]   --->   Operation 24 'specregionbegin' 'tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [cordic_fixed.cpp:18]   --->   Operation 25 'specpipeline' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.14ns)   --->   "%r_V = ashr i12 %p_Val2_s, %zext_ln17" [cordic_fixed.cpp:20]   --->   Operation 26 'ashr' 'r_V' <Predicate = (!icmp_ln17)> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.14ns)   --->   "%r_V_1 = ashr i12 %p_Val2_2, %zext_ln17" [cordic_fixed.cpp:21]   --->   Operation 27 'ashr' 'r_V_1' <Predicate = (!icmp_ln17)> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_4, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 28 'bitselect' 'tmp_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.96ns)   --->   "%current_cos_V = sub i12 %p_Val2_s, %r_V_1" [cordic_fixed.cpp:26]   --->   Operation 29 'sub' 'current_cos_V' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.96ns)   --->   "%current_sin_V = add i12 %r_V, %p_Val2_2" [cordic_fixed.cpp:27]   --->   Operation 30 'add' 'current_sin_V' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/2] (1.35ns)   --->   "%p_Val2_5 = load i10* %cordic_phase_V_addr, align 2" [cordic_fixed.cpp:30]   --->   Operation 31 'load' 'p_Val2_5' <Predicate = (!icmp_ln17)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i10 %p_Val2_5 to i12" [cordic_fixed.cpp:30]   --->   Operation 32 'zext' 'zext_ln1265' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.96ns)   --->   "%sub_ln703 = sub i12 %p_Val2_4, %zext_ln1265" [cordic_fixed.cpp:30]   --->   Operation 33 'sub' 'sub_ln703' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.96ns)   --->   "%current_cos_V_1 = add i12 %r_V_1, %p_Val2_s" [cordic_fixed.cpp:33]   --->   Operation 34 'add' 'current_cos_V_1' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.96ns)   --->   "%current_sin_V_1 = sub i12 %p_Val2_2, %r_V" [cordic_fixed.cpp:34]   --->   Operation 35 'sub' 'current_sin_V_1' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.96ns)   --->   "%add_ln703 = add i12 %zext_ln1265, %p_Val2_4" [cordic_fixed.cpp:37]   --->   Operation 36 'add' 'add_ln703' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.43ns)   --->   "%current_sin_V_2 = select i1 %tmp_1, i12 %current_sin_V_1, i12 %current_sin_V" [cordic_fixed.cpp:24]   --->   Operation 37 'select' 'current_sin_V_2' <Predicate = (!icmp_ln17)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.43ns)   --->   "%current_cos_V_2 = select i1 %tmp_1, i12 %current_cos_V_1, i12 %current_cos_V" [cordic_fixed.cpp:24]   --->   Operation 38 'select' 'current_cos_V_2' <Predicate = (!icmp_ln17)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.43ns)   --->   "%select_ln1496 = select i1 %tmp_1, i12 %add_ln703, i12 %sub_ln703" [cordic_fixed.cpp:24]   --->   Operation 39 'select' 'select_ln1496' <Predicate = (!icmp_ln17)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp)" [cordic_fixed.cpp:39]   --->   Operation 40 'specregionend' 'empty_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %0" [cordic_fixed.cpp:17]   --->   Operation 41 'br' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %s_V, i12 %p_Val2_2)" [cordic_fixed.cpp:42]   --->   Operation 42 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %c_V, i12 %p_Val2_s)" [cordic_fixed.cpp:42]   --->   Operation 43 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "ret void" [cordic_fixed.cpp:43]   --->   Operation 44 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Val2__', cordic_fixed.cpp:8) with incoming values : ('ssdm_int<12 + 1024 * 0, true>.V', cordic_fixed.cpp:8) ('select_ln1496', cordic_fixed.cpp:24) [13]  (0.755 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', cordic_fixed.cpp:17) [16]  (0 ns)
	'getelementptr' operation ('cordic_phase_V_addr', cordic_fixed.cpp:30) [32]  (0 ns)
	'load' operation ('__Val2__', cordic_fixed.cpp:30) on array 'cordic_phase_V' [33]  (1.35 ns)

 <State 3>: 2.74ns
The critical path consists of the following:
	'load' operation ('__Val2__', cordic_fixed.cpp:30) on array 'cordic_phase_V' [33]  (1.35 ns)
	'add' operation ('add_ln703', cordic_fixed.cpp:37) [38]  (0.962 ns)
	'select' operation ('select_ln1496', cordic_fixed.cpp:24) [41]  (0.431 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
