{\rtf1\adeflang1025\ansi\ansicpg1252\uc1\adeff0\deff0\stshfdbch0\stshfloch0\stshfhich0\stshfbi0\deflang1033\deflangfe1033{\fonttbl{\f0\froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\f1\fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Arial;}
{\f2\fmodern\fcharset0\fprq1{\*\panose 02070309020205020404}Courier New;}{\f3\froman\fcharset2\fprq2{\*\panose 05050102010706020507}Symbol;}{\f4\fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Helvetica;}
{\f5\fmodern\fcharset0\fprq1{\*\panose 02070409020205020404}Courier;}{\f6\froman\fcharset0\fprq2{\*\panose 02020603040505020304}Tms Rmn;}{\f7\fswiss\fcharset0\fprq2{\*\panose 020b0604020202030204}Helv;}
{\f8\froman\fcharset0\fprq2{\*\panose 02040503060506020304}New York;}{\f9\fswiss\fcharset0\fprq2{\*\panose 00000000000000000000}System;}{\f10\fnil\fcharset2\fprq2{\*\panose 05000000000000000000}Wingdings;}
{\f11\froman\fcharset128\fprq1{\*\panose 02020609040205080304}MS Mincho{\*\falt \'82\'6c\'82\'72 \'96\'be\'92\'a9};}{\f12\fnil\fcharset129\fprq1{\*\panose 02030600000101010101}Batang{\*\falt \'b9\'d9\'c5\'c1};}
{\f13\fnil\fcharset134\fprq2{\*\panose 02010600030101010101}SimSun{\*\falt \'cb\'ce\'cc\'e5};}{\f14\fnil\fcharset136\fprq2{\*\panose 02010601000101010101}PMingLiU{\*\falt \'b7\'73\'b2\'d3\'a9\'fa\'c5\'e9};}
{\f15\fmodern\fcharset128\fprq1{\*\panose 020b0609070205080204}MS Gothic{\*\falt \'82\'6c\'82\'72 \'83\'53\'83\'56\'83\'62\'83\'4e};}{\f16\fmodern\fcharset129\fprq1{\*\panose 020b0600000101010101}Dotum{\*\falt \'b5\'b8\'bf\'f2};}
{\f17\fmodern\fcharset134\fprq1{\*\panose 02010600030101010101}SimHei{\*\falt \'ba\'da\'cc\'e5};}{\f18\fmodern\fcharset136\fprq1{\*\panose 02010609000101010101}MingLiU{\*\falt \'b2\'d3\'a9\'fa\'c5\'e9};}
{\f19\froman\fcharset128\fprq1{\*\panose 02020609040305080305}Mincho{\*\falt \'96\'be\'92\'a9};}{\f20\froman\fcharset129\fprq1{\*\panose 020b0600000101010101}Gulim{\*\falt \'b1\'bc\'b8\'b2};}
{\f21\froman\fcharset0\fprq2{\*\panose 02040604050505020304}Century;}{\f22\froman\fcharset222\fprq2{\*\panose 02020603050405020304}Angsana New;}{\f23\froman\fcharset222\fprq2{\*\panose 020b0304020202020204}Cordia New;}
{\f24\fnil\fcharset0\fprq2{\*\panose 00000400000000000000}Mangal;}{\f25\fnil\fcharset0\fprq2{\*\panose 02000400000000000000}Latha;}{\f26\froman\fcharset0\fprq2{\*\panose 010a0502050306030303}Sylfaen;}
{\f27\fnil\fcharset0\fprq2{\*\panose 01010600010101010101}Vrinda;}{\f28\fnil\fcharset0\fprq2{\*\panose 02000500000000000000}Raavi;}{\f29\fnil\fcharset0\fprq2{\*\panose 02000500000000000000}Shruti;}
{\f30\froman\fcharset1\fprq2{\*\panose 00000400000000000000}Sendnya;}{\f31\fnil\fcharset0\fprq2{\*\panose 02000500000000000000}Gautami;}{\f32\fnil\fcharset0\fprq2{\*\panose 00000400000000000000}Tunga;}
{\f33\fscript\fcharset0\fprq2{\*\panose 00000000000000000000}Estrangelo Edessa;}{\f34\froman\fcharset0\fprq2{\*\panose 02020503030404060203}Kartika;}{\f35\fswiss\fcharset128\fprq2{\*\panose 020b0604020202020204}Arial Unicode MS;}
{\f36\fswiss\fcharset0\fprq2{\*\panose 020b0604030504040204}Tahoma;}{\f37\fswiss\fcharset0\fprq2{\*\panose 020b0604030504040204}Verdana;}{\f38\fscript\fcharset0\fprq2{\*\panose 03050402040407070305}Vladimir Script;}
{\f39\fswiss\fcharset0\fprq2{\*\panose 00000000000000000000}Helvetica-Narrow{\*\falt Arial Narrow};}{\f40\fnil\fcharset2\fprq2{\*\panose 00000000000000000000}Marlett;}{\f41\fmodern\fcharset0\fprq1{\*\panose 020b0609040504020204}Lucida Console;}
{\f42\fswiss\fcharset0\fprq2{\*\panose 020b0602030504020204}Lucida Sans Unicode;}{\f43\fswiss\fcharset0\fprq2{\*\panose 020b0a04020102020204}Arial Black;}{\f44\fscript\fcharset0\fprq2{\*\panose 030f0702030302020204}Comic Sans MS;}
{\f45\fswiss\fcharset0\fprq2{\*\panose 020b0806030902050204}Impact;}{\f46\froman\fcharset0\fprq2{\*\panose 02040502050405020303}Georgia;}{\f47\fswiss\fcharset0\fprq2{\*\panose 020b0603020102020204}Franklin Gothic Medium;}
{\f48\froman\fcharset0\fprq2{\*\panose 02040502050505030304}Palatino Linotype;}{\f49\fswiss\fcharset0\fprq2{\*\panose 020b0603020202020204}Trebuchet MS;}{\f50\froman\fcharset2\fprq2{\*\panose 05030102010509060703}Webdings;}
{\f51\fnil\fcharset0\fprq2 MV Boli;}{\f52\fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Microsoft Sans Serif;}{\f53\fswiss\fcharset0\fprq2{\*\panose 020b0602030504020204}Lucida Sans;}
{\f54\fmodern\fcharset0\fprq1{\*\panose 020b0609020202030204}Arial monospaced for SAP;}{\f55\fmodern\fcharset2\fprq1{\*\panose 00000409000000000000}SAPDings;}{\f56\fnil\fcharset2\fprq2{\*\panose 00000400000000000000}SAPIcons;}
{\f57\fdecor\fcharset0\fprq2{\*\panose 04020705040a02060702}Algerian;}{\f58\froman\fcharset0\fprq2{\*\panose 02020602080505020303}Baskerville Old Face;}{\f59\fdecor\fcharset0\fprq2{\*\panose 04030905020b02020c02}Bauhaus 93;}
{\f60\froman\fcharset0\fprq2{\*\panose 02020503060305020303}Bell MT;}{\f61\fswiss\fcharset0\fprq2{\*\panose 020e0602020502020306}Berlin Sans FB;}{\f62\froman\fcharset0\fprq2{\*\panose 02050806060905020404}Bernard MT Condensed;}
{\f63\froman\fcharset0\fprq2{\*\panose 02070706080601050204}Bodoni MT Poster Compressed;}{\f64\froman\fcharset0\fprq2{\*\panose 02040602050305030304}Book Antiqua;}{\f65\froman\fcharset0\fprq2{\*\panose 02050604050505020204}Bookman Old Style;}
{\f66\fswiss\fcharset0\fprq2{\*\panose 020b0903060703020204}Britannic Bold;}{\f67\fdecor\fcharset0\fprq2{\*\panose 04040905080b02020502}Broadway;}{\f68\fscript\fcharset0\fprq2{\*\panose 03060802040406070304}Brush Script MT;}
{\f69\froman\fcharset0\fprq2{\*\panose 0207040306080b030204}Californian FB;}{\f70\froman\fcharset0\fprq2{\*\panose 02030504050205020304}Centaur;}{\f71\fswiss\fcharset0\fprq2{\*\panose 020b0502020202020204}Century Gothic;}
{\f72\fdecor\fcharset0\fprq2{\*\panose 04020404031007020602}Chiller;}{\f73\fdecor\fcharset0\fprq2{\*\panose 04020805060202030203}Colonna MT;}{\f74\froman\fcharset0\fprq2{\*\panose 0208090404030b020404}Cooper Black;}
{\f75\froman\fcharset0\fprq2{\*\panose 0204060206030a020304}Footlight MT Light;}{\f76\fscript\fcharset0\fprq2{\*\panose 030804020302050b0404}Freestyle Script;}{\f77\froman\fcharset0\fprq2{\*\panose 02020404030301010803}Garamond;}
{\f78\fdecor\fcharset0\fprq2{\*\panose 04030604020f02020d02}Harlow Solid Italic;}{\f79\fdecor\fcharset0\fprq2{\*\panose 04040505050a02020702}Harrington;}{\f80\froman\fcharset0\fprq2{\*\panose 02040502050506030303}High Tower Text;}
{\f81\fdecor\fcharset0\fprq2{\*\panose 04090605060d06020702}Jokerman;}{\f82\fdecor\fcharset0\fprq2{\*\panose 04040403040a02020202}Juice ITC;}{\f83\fscript\fcharset0\fprq2{\*\panose 03050502040202030202}Kristen ITC;}
{\f84\fscript\fcharset0\fprq2{\*\panose 030304020206070d0d06}Kunstler Script;}{\f85\froman\fcharset0\fprq2{\*\panose 02040602050505020304}Lucida Bright;}{\f86\fscript\fcharset0\fprq2{\*\panose 03010101010101010101}Lucida Calligraphy;}
{\f87\froman\fcharset0\fprq2{\*\panose 02060602050505020204}Lucida Fax;}{\f88\fscript\fcharset0\fprq2{\*\panose 03010101010101010101}Lucida Handwriting;}{\f89\fnil\fcharset2\fprq2{\*\panose 05010100010000000000}MS Outlook;}
{\f90\fdecor\fcharset0\fprq2{\*\panose 04030805050802020d02}Magneto;}{\f91\fscript\fcharset0\fprq2{\*\panose 03020802060602070202}Matura MT Script Capitals;}{\f92\fscript\fcharset0\fprq2{\*\panose 03090702030407020403}Mistral;}
{\f93\froman\fcharset0\fprq2{\*\panose 02070704070505020303}Modern No. 20;}{\f94\fscript\fcharset0\fprq2{\*\panose 03010101010201010101}Monotype Corsiva;}{\f95\fdecor\fcharset0\fprq2{\*\panose 04020502070703030202}Niagara Engraved;}
{\f96\fdecor\fcharset0\fprq2{\*\panose 04020502070702020202}Niagara Solid;}{\f97\fscript\fcharset0\fprq2{\*\panose 03040902040508030806}Old English Text MT;}{\f98\fdecor\fcharset0\fprq2{\*\panose 04050602080702020203}Onyx;}
{\f99\fscript\fcharset0\fprq2{\*\panose 03040602040708040804}Parchment;}{\f100\fdecor\fcharset0\fprq2{\*\panose 040506030a0602020202}Playbill;}{\f101\froman\fcharset0\fprq2{\*\panose 02080502050505020702}Poor Richard;}
{\f102\fdecor\fcharset0\fprq2{\*\panose 04040805050809020602}Ravie;}{\f103\fscript\fcharset0\fprq2{\*\panose 030604020304060b0204}Informal Roman;}{\f104\fdecor\fcharset0\fprq2{\*\panose 04020904020102020604}Showcard Gothic;}
{\f105\fdecor\fcharset0\fprq2{\*\panose 04040a07060a02020202}Snap ITC;}{\f106\fdecor\fcharset0\fprq2{\*\panose 040409050d0802020404}Stencil;}{\f107\fdecor\fcharset0\fprq2{\*\panose 04020404030d07020202}Tempus Sans ITC;}
{\f108\fscript\fcharset0\fprq2{\*\panose 03070502030502020203}Viner Hand ITC;}{\f109\fscript\fcharset0\fprq2{\*\panose 03020602050506090804}Vivaldi;}{\f110\froman\fcharset0\fprq2{\*\panose 020a0a07050505020404}Wide Latin;}
{\f111\froman\fcharset2\fprq2{\*\panose 05020102010507070707}Wingdings 2;}{\f112\froman\fcharset2\fprq2{\*\panose 05040102010807070707}Wingdings 3;}{\f113\fswiss\fcharset0\fprq2{\*\panose 020e0802020502020306}Berlin Sans FB Demi;}
{\f114\fswiss\fcharset0\fprq2{\*\panose 020b0604030504040204}MS Reference Sans Serif;}{\f115\fnil\fcharset2\fprq2{\*\panose 05000500000000000000}MS Reference Specialty;}{\f116\fnil\fcharset2\fprq2{\*\panose 05010101010101010101}Bookshelf Symbol 7;}
{\f117\fswiss\fcharset128\fprq2{\*\panose 020b0604020202020204}@Arial Unicode MS;}{\f118\froman\fcharset2\fprq2{\*\panose 05050102010205020202}MT Extra;}{\f119\froman\fcharset0\fprq2{\*\panose 02040503050406030204}Cambria;}
{\f120\froman\fcharset0\fprq2{\*\panose 02040503050406030204}Cambria Math;}{\f121\fswiss\fcharset0\fprq2{\*\panose 020f0502020204030204}Calibri;}{\f122\fswiss\fcharset0\fprq2{\*\panose 020e0502030303020204}Candara;}
{\f123\fmodern\fcharset0\fprq1{\*\panose 020b0609020204030204}Consolas;}{\f124\froman\fcharset0\fprq2{\*\panose 02030602050306030303}Constantia;}{\f125\fswiss\fcharset0\fprq2{\*\panose 020b0503020204020204}Corbel;}
{\f126\fswiss\fcharset0\fprq2{\*\panose 020b0606020202030204}Arial Narrow;}{\f127\fmodern\fcharset0\fprq1{\*\panose 020b0609020202020204}HE_TERMINAL;}{\f128\fnil\fcharset0\fprq0{\*\panose 00000000000000000000}TTE1AC34E0t00;}
{\f129\froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times;}{\f130\fnil\fcharset0\fprq0{\*\panose 00000000000000000000}Dutch 801;}{\f131\fdecor\fcharset2\fprq2{\*\panose 00000000000000000000}ZapfDingbats;}
{\f132\froman\fcharset2\fprq2{\*\panose 00000000000000000000}SymbolPS;}{\f133\fnil\fcharset2\fprq2{\*\panose 01010601010101010101}Monotype Sorts{\*\falt Symbol};}{\f134\fnil\fcharset128\fprq0 @MS Mincho;}
{\f135\froman\fcharset0\fprq0{\*\panose 00000000000000000000}Georgia,Bold;}{\f136\fnil\fcharset0\fprq0 TTE1062C08t00{\*\falt Times New Roman};}{\f137\fnil\fcharset129\fprq0 @Batang;}{\f138\froman\fcharset238\fprq2 Times New Roman CE;}
{\f139\froman\fcharset204\fprq2 Times New Roman Cyr;}{\f141\froman\fcharset161\fprq2 Times New Roman Greek;}{\f142\froman\fcharset162\fprq2 Times New Roman Tur;}{\f143\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}
{\f144\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\f145\froman\fcharset186\fprq2 Times New Roman Baltic;}{\f146\froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\f148\fswiss\fcharset238\fprq2 Arial CE;}
{\f149\fswiss\fcharset204\fprq2 Arial Cyr;}{\f151\fswiss\fcharset161\fprq2 Arial Greek;}{\f152\fswiss\fcharset162\fprq2 Arial Tur;}{\f153\fbidi \fswiss\fcharset177\fprq2 Arial (Hebrew);}{\f154\fbidi \fswiss\fcharset178\fprq2 Arial (Arabic);}
{\f155\fswiss\fcharset186\fprq2 Arial Baltic;}{\f156\fswiss\fcharset163\fprq2 Arial (Vietnamese);}{\f158\fmodern\fcharset238\fprq1 Courier New CE;}{\f159\fmodern\fcharset204\fprq1 Courier New Cyr;}{\f161\fmodern\fcharset161\fprq1 Courier New Greek;}
{\f162\fmodern\fcharset162\fprq1 Courier New Tur;}{\f163\fbidi \fmodern\fcharset177\fprq1 Courier New (Hebrew);}{\f164\fbidi \fmodern\fcharset178\fprq1 Courier New (Arabic);}{\f165\fmodern\fcharset186\fprq1 Courier New Baltic;}
{\f166\fmodern\fcharset163\fprq1 Courier New (Vietnamese);}{\f348\froman\fcharset238\fprq2 Century CE;}{\f349\froman\fcharset204\fprq2 Century Cyr;}{\f351\froman\fcharset161\fprq2 Century Greek;}{\f352\froman\fcharset162\fprq2 Century Tur;}
{\f355\froman\fcharset186\fprq2 Century Baltic;}{\f398\froman\fcharset238\fprq2 Sylfaen CE;}{\f399\froman\fcharset204\fprq2 Sylfaen Cyr;}{\f401\froman\fcharset161\fprq2 Sylfaen Greek;}{\f402\froman\fcharset162\fprq2 Sylfaen Tur;}
{\f405\froman\fcharset186\fprq2 Sylfaen Baltic;}{\f490\fswiss\fcharset0\fprq2 Arial Unicode MS Western;}{\f488\fswiss\fcharset238\fprq2 Arial Unicode MS CE;}{\f489\fswiss\fcharset204\fprq2 Arial Unicode MS Cyr;}
{\f491\fswiss\fcharset161\fprq2 Arial Unicode MS Greek;}{\f492\fswiss\fcharset162\fprq2 Arial Unicode MS Tur;}{\f493\fbidi \fswiss\fcharset177\fprq2 Arial Unicode MS (Hebrew);}{\f494\fbidi \fswiss\fcharset178\fprq2 Arial Unicode MS (Arabic);}
{\f495\fswiss\fcharset186\fprq2 Arial Unicode MS Baltic;}{\f496\fswiss\fcharset163\fprq2 Arial Unicode MS (Vietnamese);}{\f497\fswiss\fcharset222\fprq2 Arial Unicode MS (Thai);}{\f498\fswiss\fcharset238\fprq2 Tahoma CE;}
{\f499\fswiss\fcharset204\fprq2 Tahoma Cyr;}{\f501\fswiss\fcharset161\fprq2 Tahoma Greek;}{\f502\fswiss\fcharset162\fprq2 Tahoma Tur;}{\f503\fbidi \fswiss\fcharset177\fprq2 Tahoma (Hebrew);}{\f504\fbidi \fswiss\fcharset178\fprq2 Tahoma (Arabic);}
{\f505\fswiss\fcharset186\fprq2 Tahoma Baltic;}{\f506\fswiss\fcharset163\fprq2 Tahoma (Vietnamese);}{\f507\fswiss\fcharset222\fprq2 Tahoma (Thai);}{\f508\fswiss\fcharset238\fprq2 Verdana CE;}{\f509\fswiss\fcharset204\fprq2 Verdana Cyr;}
{\f511\fswiss\fcharset161\fprq2 Verdana Greek;}{\f512\fswiss\fcharset162\fprq2 Verdana Tur;}{\f515\fswiss\fcharset186\fprq2 Verdana Baltic;}{\f516\fswiss\fcharset163\fprq2 Verdana (Vietnamese);}{\f548\fmodern\fcharset238\fprq1 Lucida Console CE;}
{\f549\fmodern\fcharset204\fprq1 Lucida Console Cyr;}{\f551\fmodern\fcharset161\fprq1 Lucida Console Greek;}{\f552\fmodern\fcharset162\fprq1 Lucida Console Tur;}{\f558\fswiss\fcharset238\fprq2 Lucida Sans Unicode CE;}
{\f559\fswiss\fcharset204\fprq2 Lucida Sans Unicode Cyr;}{\f561\fswiss\fcharset161\fprq2 Lucida Sans Unicode Greek;}{\f562\fswiss\fcharset162\fprq2 Lucida Sans Unicode Tur;}{\f563\fbidi \fswiss\fcharset177\fprq2 Lucida Sans Unicode (Hebrew);}
{\f568\fswiss\fcharset238\fprq2 Arial Black CE;}{\f569\fswiss\fcharset204\fprq2 Arial Black Cyr;}{\f571\fswiss\fcharset161\fprq2 Arial Black Greek;}{\f572\fswiss\fcharset162\fprq2 Arial Black Tur;}{\f575\fswiss\fcharset186\fprq2 Arial Black Baltic;}
{\f578\fscript\fcharset238\fprq2 Comic Sans MS CE;}{\f579\fscript\fcharset204\fprq2 Comic Sans MS Cyr;}{\f581\fscript\fcharset161\fprq2 Comic Sans MS Greek;}{\f582\fscript\fcharset162\fprq2 Comic Sans MS Tur;}
{\f585\fscript\fcharset186\fprq2 Comic Sans MS Baltic;}{\f588\fswiss\fcharset238\fprq2 Impact CE;}{\f589\fswiss\fcharset204\fprq2 Impact Cyr;}{\f591\fswiss\fcharset161\fprq2 Impact Greek;}{\f592\fswiss\fcharset162\fprq2 Impact Tur;}
{\f595\fswiss\fcharset186\fprq2 Impact Baltic;}{\f598\froman\fcharset238\fprq2 Georgia CE;}{\f599\froman\fcharset204\fprq2 Georgia Cyr;}{\f601\froman\fcharset161\fprq2 Georgia Greek;}{\f602\froman\fcharset162\fprq2 Georgia Tur;}
{\f605\froman\fcharset186\fprq2 Georgia Baltic;}{\f608\fswiss\fcharset238\fprq2 Franklin Gothic Medium CE;}{\f609\fswiss\fcharset204\fprq2 Franklin Gothic Medium Cyr;}{\f611\fswiss\fcharset161\fprq2 Franklin Gothic Medium Greek;}
{\f612\fswiss\fcharset162\fprq2 Franklin Gothic Medium Tur;}{\f615\fswiss\fcharset186\fprq2 Franklin Gothic Medium Baltic;}{\f618\froman\fcharset238\fprq2 Palatino Linotype CE;}{\f619\froman\fcharset204\fprq2 Palatino Linotype Cyr;}
{\f621\froman\fcharset161\fprq2 Palatino Linotype Greek;}{\f622\froman\fcharset162\fprq2 Palatino Linotype Tur;}{\f625\froman\fcharset186\fprq2 Palatino Linotype Baltic;}{\f626\froman\fcharset163\fprq2 Palatino Linotype (Vietnamese);}
{\f628\fswiss\fcharset238\fprq2 Trebuchet MS CE;}{\f629\fswiss\fcharset204\fprq2 Trebuchet MS Cyr;}{\f631\fswiss\fcharset161\fprq2 Trebuchet MS Greek;}{\f632\fswiss\fcharset162\fprq2 Trebuchet MS Tur;}{\f635\fswiss\fcharset186\fprq2 Trebuchet MS Baltic;}
{\f658\fswiss\fcharset238\fprq2 Microsoft Sans Serif CE;}{\f659\fswiss\fcharset204\fprq2 Microsoft Sans Serif Cyr;}{\f661\fswiss\fcharset161\fprq2 Microsoft Sans Serif Greek;}{\f662\fswiss\fcharset162\fprq2 Microsoft Sans Serif Tur;}
{\f663\fbidi \fswiss\fcharset177\fprq2 Microsoft Sans Serif (Hebrew);}{\f664\fbidi \fswiss\fcharset178\fprq2 Microsoft Sans Serif (Arabic);}{\f665\fswiss\fcharset186\fprq2 Microsoft Sans Serif Baltic;}
{\f666\fswiss\fcharset163\fprq2 Microsoft Sans Serif (Vietnamese);}{\f667\fswiss\fcharset222\fprq2 Microsoft Sans Serif (Thai);}{\f772\froman\fcharset162\fprq2 Bodoni MT Poster Compressed Tur;}{\f778\froman\fcharset238\fprq2 Book Antiqua CE;}
{\f779\froman\fcharset204\fprq2 Book Antiqua Cyr;}{\f781\froman\fcharset161\fprq2 Book Antiqua Greek;}{\f782\froman\fcharset162\fprq2 Book Antiqua Tur;}{\f785\froman\fcharset186\fprq2 Book Antiqua Baltic;}
{\f788\froman\fcharset238\fprq2 Bookman Old Style CE;}{\f789\froman\fcharset204\fprq2 Bookman Old Style Cyr;}{\f791\froman\fcharset161\fprq2 Bookman Old Style Greek;}{\f792\froman\fcharset162\fprq2 Bookman Old Style Tur;}
{\f795\froman\fcharset186\fprq2 Bookman Old Style Baltic;}{\f848\fswiss\fcharset238\fprq2 Century Gothic CE;}{\f849\fswiss\fcharset204\fprq2 Century Gothic Cyr;}{\f851\fswiss\fcharset161\fprq2 Century Gothic Greek;}
{\f852\fswiss\fcharset162\fprq2 Century Gothic Tur;}{\f855\fswiss\fcharset186\fprq2 Century Gothic Baltic;}{\f908\froman\fcharset238\fprq2 Garamond CE;}{\f909\froman\fcharset204\fprq2 Garamond Cyr;}{\f911\froman\fcharset161\fprq2 Garamond Greek;}
{\f912\froman\fcharset162\fprq2 Garamond Tur;}{\f915\froman\fcharset186\fprq2 Garamond Baltic;}{\f1058\fscript\fcharset238\fprq2 Mistral CE;}{\f1059\fscript\fcharset204\fprq2 Mistral Cyr;}{\f1061\fscript\fcharset161\fprq2 Mistral Greek;}
{\f1062\fscript\fcharset162\fprq2 Mistral Tur;}{\f1065\fscript\fcharset186\fprq2 Mistral Baltic;}{\f1078\fscript\fcharset238\fprq2 Monotype Corsiva CE;}{\f1079\fscript\fcharset204\fprq2 Monotype Corsiva Cyr;}
{\f1081\fscript\fcharset161\fprq2 Monotype Corsiva Greek;}{\f1082\fscript\fcharset162\fprq2 Monotype Corsiva Tur;}{\f1085\fscript\fcharset186\fprq2 Monotype Corsiva Baltic;}{\f1278\fswiss\fcharset238\fprq2 MS Reference Sans Serif CE;}
{\f1279\fswiss\fcharset204\fprq2 MS Reference Sans Serif Cyr;}{\f1281\fswiss\fcharset161\fprq2 MS Reference Sans Serif Greek;}{\f1282\fswiss\fcharset162\fprq2 MS Reference Sans Serif Tur;}{\f1285\fswiss\fcharset186\fprq2 MS Reference Sans Serif Baltic;}
{\f1286\fswiss\fcharset163\fprq2 MS Reference Sans Serif (Vietnamese);}{\f1310\fswiss\fcharset0\fprq2 @Arial Unicode MS Western;}{\f1308\fswiss\fcharset238\fprq2 @Arial Unicode MS CE;}{\f1309\fswiss\fcharset204\fprq2 @Arial Unicode MS Cyr;}
{\f1311\fswiss\fcharset161\fprq2 @Arial Unicode MS Greek;}{\f1312\fswiss\fcharset162\fprq2 @Arial Unicode MS Tur;}{\f1313\fbidi \fswiss\fcharset177\fprq2 @Arial Unicode MS (Hebrew);}{\f1314\fbidi \fswiss\fcharset178\fprq2 @Arial Unicode MS (Arabic);}
{\f1315\fswiss\fcharset186\fprq2 @Arial Unicode MS Baltic;}{\f1316\fswiss\fcharset163\fprq2 @Arial Unicode MS (Vietnamese);}{\f1317\fswiss\fcharset222\fprq2 @Arial Unicode MS (Thai);}{\f1328\froman\fcharset238\fprq2 Cambria CE;}
{\f1329\froman\fcharset204\fprq2 Cambria Cyr;}{\f1331\froman\fcharset161\fprq2 Cambria Greek;}{\f1332\froman\fcharset162\fprq2 Cambria Tur;}{\f1335\froman\fcharset186\fprq2 Cambria Baltic;}{\f1338\froman\fcharset238\fprq2 Cambria Math CE;}
{\f1339\froman\fcharset204\fprq2 Cambria Math Cyr;}{\f1341\froman\fcharset161\fprq2 Cambria Math Greek;}{\f1342\froman\fcharset162\fprq2 Cambria Math Tur;}{\f1345\froman\fcharset186\fprq2 Cambria Math Baltic;}{\f1348\fswiss\fcharset238\fprq2 Calibri CE;}
{\f1349\fswiss\fcharset204\fprq2 Calibri Cyr;}{\f1351\fswiss\fcharset161\fprq2 Calibri Greek;}{\f1352\fswiss\fcharset162\fprq2 Calibri Tur;}{\f1355\fswiss\fcharset186\fprq2 Calibri Baltic;}{\f1358\fswiss\fcharset238\fprq2 Candara CE;}
{\f1359\fswiss\fcharset204\fprq2 Candara Cyr;}{\f1361\fswiss\fcharset161\fprq2 Candara Greek;}{\f1362\fswiss\fcharset162\fprq2 Candara Tur;}{\f1365\fswiss\fcharset186\fprq2 Candara Baltic;}{\f1368\fmodern\fcharset238\fprq1 Consolas CE;}
{\f1369\fmodern\fcharset204\fprq1 Consolas Cyr;}{\f1371\fmodern\fcharset161\fprq1 Consolas Greek;}{\f1372\fmodern\fcharset162\fprq1 Consolas Tur;}{\f1375\fmodern\fcharset186\fprq1 Consolas Baltic;}{\f1378\froman\fcharset238\fprq2 Constantia CE;}
{\f1379\froman\fcharset204\fprq2 Constantia Cyr;}{\f1381\froman\fcharset161\fprq2 Constantia Greek;}{\f1382\froman\fcharset162\fprq2 Constantia Tur;}{\f1385\froman\fcharset186\fprq2 Constantia Baltic;}{\f1388\fswiss\fcharset238\fprq2 Corbel CE;}
{\f1389\fswiss\fcharset204\fprq2 Corbel Cyr;}{\f1391\fswiss\fcharset161\fprq2 Corbel Greek;}{\f1392\fswiss\fcharset162\fprq2 Corbel Tur;}{\f1395\fswiss\fcharset186\fprq2 Corbel Baltic;}{\f1398\fswiss\fcharset238\fprq2 Arial Narrow CE;}
{\f1399\fswiss\fcharset204\fprq2 Arial Narrow Cyr;}{\f1401\fswiss\fcharset161\fprq2 Arial Narrow Greek;}{\f1402\fswiss\fcharset162\fprq2 Arial Narrow Tur;}{\f1405\fswiss\fcharset186\fprq2 Arial Narrow Baltic;}
{\f1408\fmodern\fcharset238\fprq1 HE_TERMINAL CE;}{\f1409\fmodern\fcharset204\fprq1 HE_TERMINAL Cyr;}{\f1411\fmodern\fcharset161\fprq1 HE_TERMINAL Greek;}{\f1412\fmodern\fcharset162\fprq1 HE_TERMINAL Tur;}
{\f1415\fmodern\fcharset186\fprq1 HE_TERMINAL Baltic;}}{\colortbl;\red0\green0\blue0;\red0\green0\blue255;\red0\green255\blue255;\red0\green255\blue0;\red255\green0\blue255;\red255\green0\blue0;\red255\green255\blue0;\red255\green255\blue255;
\red0\green0\blue128;\red0\green128\blue128;\red0\green128\blue0;\red128\green0\blue128;\red128\green0\blue0;\red128\green128\blue0;\red128\green128\blue128;\red192\green192\blue192;}{\stylesheet{
\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \snext0 Normal;}{
\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 \b\f1\fs36\lang1033\langfe1033\kerning36\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 heading 1;}{
\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 heading 2;}{
\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 heading 3;}{
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 heading 4;}{
\s5\ql \li0\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 heading 5;}{\*\cs10 
\additive Default Paragraph Font;}{\*\ts11\tsrowd\trftsWidthB3\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3\tscellwidthfts0\tsvertalt\tsbrdrt\tsbrdrl\tsbrdrb\tsbrdrr\tsbrdrdgl\tsbrdrdgr\tsbrdrh\tsbrdrv 
\ql \li0\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \fs20\lang1024\langfe1024\cgrid\langnp1024\langfenp1024 \snext11 \ssemihidden Normal Table;}{
\s15\qc \li0\ri0\sb240\sa60\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs32\alang1025 \ltrch\fcs0 \b\f1\fs32\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext15 Title;}{
\s16\qc \li0\ri0\sa60\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext16 Subtitle;}{
\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext17 BodyText;}{
\s18\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext18 DenseText;}{\s19\ql \li0\ri0\widctlpar
\tqc\tx4320\tqr\tx8640\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext19 header;}{\s20\qr \li0\ri0\widctlpar
\tqc\tx4320\tqr\tx8640\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext20 footer;}{
\s21\ql \li360\ri0\sb120\sa60\keepn\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext21 GroupHeader;}{
\s22\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \f2\fs16\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext23 Code Example 0;}{
\s23\ql \li360\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \f2\fs16\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext24 Code Example 1;}{
\s24\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \f2\fs16\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext25 Code Example 2;}{
\s25\ql \li1080\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1080\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \f2\fs16\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext26 Code Example 3;}{
\s26\ql \li1440\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1440\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \f2\fs16\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext27 Code Example 4;}{
\s27\ql \li1800\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1800\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \f2\fs16\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext28 Code Example 5;}{
\s28\ql \li2160\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2160\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \f2\fs16\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext29 Code Example 6;}{
\s29\ql \li2520\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2520\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \f2\fs16\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext30 Code Example 7;}{
\s30\ql \li2880\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2880\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \f2\fs16\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext31 Code Example 8;}{
\s31\ql \li3240\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3240\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \f2\fs16\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext31 Code Example 9;}{
\s32\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext33 List Continue 0;}{
\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext34 List Continue 1;}{
\s34\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext35 List Continue 2;}{
\s35\qj \li1080\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext36 List Continue 3;}{
\s36\qj \li1440\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1440\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext37 List Continue 4;}{
\s37\qj \li1800\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1800\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext38 List Continue 5;}{
\s38\qj \li2160\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2160\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext39 List Continue 6;}{
\s39\qj \li2520\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2520\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext40 List Continue 7;}{
\s40\qj \li2880\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2880\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext41 List Continue 8;}{
\s41\qj \li3240\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3240\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext41 List Continue 9;}{
\s42\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext43 DescContinue 0;}{
\s43\ql \li360\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext44 DescContinue 1;}{
\s44\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext45 DescContinue 2;}{
\s45\ql \li1080\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext46 DescContinue 3;}{
\s46\ql \li1440\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1440\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext47 DescContinue 4;}{
\s47\ql \li1800\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1800\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext48 DescContinue 5;}{
\s48\ql \li2160\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2160\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext49 DescContinue 6;}{
\s49\ql \li2520\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2520\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext50 DescContinue 7;}{
\s50\ql \li2880\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2880\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext51 DescContinue 8;}{
\s51\ql \li3240\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3240\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext51 DescContinue 9;}{\s52\ql \li0\ri0\sb30\sa30\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext63 LatexTOC 0;}{\s53\ql \li360\ri0\sb27\sa27\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext64 LatexTOC 1;}{\s54\ql \li720\ri0\sb24\sa24\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext65 LatexTOC 2;}{\s55\ql \li1080\ri0\sb21\sa21\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext66 LatexTOC 3;}{\s56\ql \li1440\ri0\sb18\sa18\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin1440\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext67 LatexTOC 4;}{\s57\ql \li1800\ri0\sb15\sa15\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin1800\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext68 LatexTOC 5;}{\s58\ql \li2160\ri0\sb12\sa12\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin2160\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext69 LatexTOC 6;}{\s59\ql \li2520\ri0\sb9\sa9\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin2520\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext70 LatexTOC 7;}{\s60\ql \li2880\ri0\sb6\sa6\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin2880\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext71 LatexTOC 8;}{\s61\ql \li3240\ri0\sb3\sa3\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin3240\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext71 LatexTOC 9;}{\s62\ql \fi-360\li360\ri0\widctlpar
\jclisttab\tx360\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext63 \sautoupd 
List Bullet 0;}{\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext64 \sautoupd List Bullet 1;}{\s64\ql \fi-360\li1080\ri0\widctlpar\jclisttab\tx1080\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls3\pnrnot0\pndec }\faauto\ls3\adjustright\rin0\lin1080\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext65 \sautoupd List Bullet 2;}{\s65\ql \fi-360\li1440\ri0\widctlpar\jclisttab\tx1440\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls4\pnrnot0\pndec }
\faauto\ls4\adjustright\rin0\lin1440\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext66 \sautoupd List Bullet 3;}{\s66\ql \fi-360\li1800\ri0\widctlpar
\jclisttab\tx1800\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls5\pnrnot0\pndec }\faauto\ls5\adjustright\rin0\lin1800\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext67 \sautoupd 
List Bullet 4;}{\s67\ql \fi-360\li2160\ri0\widctlpar\jclisttab\tx2160\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls6\pnrnot0\pndec }\faauto\ls6\adjustright\rin0\lin2160\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext68 \sautoupd List Bullet 5;}{\s68\ql \fi-360\li2520\ri0\widctlpar\jclisttab\tx2520\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls7\pnrnot0\pndec }\faauto\ls7\adjustright\rin0\lin2520\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext69 \sautoupd List Bullet 6;}{\s69\ql \fi-360\li2880\ri0\widctlpar\jclisttab\tx2880\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls8\pnrnot0\pndec }
\faauto\ls8\adjustright\rin0\lin2880\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext70 \sautoupd List Bullet 7;}{\s70\ql \fi-360\li3240\ri0\widctlpar
\jclisttab\tx3240\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls9\pnrnot0\pndec }\faauto\ls9\adjustright\rin0\lin3240\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext71 \sautoupd 
List Bullet 8;}{\s71\ql \fi-360\li3600\ri0\widctlpar\jclisttab\tx3600\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls10\pnrnot0\pndec }\faauto\ls10\adjustright\rin0\lin3600\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext71 \sautoupd List Bullet 9;}{\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext73 \sautoupd List Enum 0;}{\s73\ql \fi-360\li720\ri0\widctlpar\wrapdefault\faauto\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext74 \sautoupd List Enum 1;}{\s74\ql \fi-360\li1080\ri0\widctlpar\wrapdefault\faauto\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext75 \sautoupd List Enum 2;}{\s75\ql \fi-360\li1440\ri0\widctlpar\wrapdefault\faauto\rin0\lin1440\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext76 \sautoupd List Enum 3;}{\s76\ql \fi-360\li1800\ri0\widctlpar\wrapdefault\faauto\rin0\lin1800\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext77 \sautoupd List Enum 4;}{\s77\ql \fi-360\li2160\ri0\widctlpar\wrapdefault\faauto\rin0\lin2160\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext78 \sautoupd List Enum 5;}{\s78\ql \fi-360\li2520\ri0\widctlpar\wrapdefault\faauto\rin0\lin2520\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext78 \sautoupd List Enum 51;}{\s79\ql \fi-360\li2880\ri0\widctlpar\wrapdefault\faauto\rin0\lin2880\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext80 \sautoupd List Enum 7;}{\s80\ql \fi-360\li3240\ri0\widctlpar\wrapdefault\faauto\rin0\lin3240\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext81 \sautoupd List Enum 8;}{\s81\ql \fi-360\li3600\ri0\widctlpar\wrapdefault\faauto\rin0\lin3600\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext81 \sautoupd List Enum 9;}{\s82\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 \sautoupd \ssemihidden \styrsid8541348 toc 1;}{\s83\ql \li200\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 \sautoupd \ssemihidden \styrsid8541348 toc 2;}{\s84\ql \fi-200\li200\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 \sautoupd \ssemihidden \styrsid8541348 index 1;}{\s85\ql \fi-200\li400\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 \sautoupd \ssemihidden \styrsid8541348 index 2;}}{\*\latentstyles\lsdstimax156\lsdlockeddef0}{\*\listtable{\list\listtemplateid-918919026\listsimple{\listlevel\levelnfc23
\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01\u-3913 ?;}{\levelnumbers;}\f3\fbias0\hres0\chhres0 \s67\fi-360\li1800\jclisttab\tx1800\lin1800 }{\listname ;}\listid-128}{\list\listtemplateid-411370668
\listsimple{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01\u-3913 ?;}{\levelnumbers;}\f3\fbias0\hres0\chhres0 \s66\fi-360\li1440\jclisttab\tx1440\lin1440 }{\listname ;}\listid-127}
{\list\listtemplateid846464784\listsimple{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01\u-3913 ?;}{\levelnumbers;}\f3\fbias0\hres0\chhres0 \s65\fi-360\li1080
\jclisttab\tx1080\lin1080 }{\listname ;}\listid-126}{\list\listtemplateid129147998\listsimple{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01\u-3913 ?;}{\levelnumbers;}
\f3\fbias0\hres0\chhres0 \s64\fi-360\li720\jclisttab\tx720\lin720 }{\listname ;}\listid-125}}{\*\listoverridetable{\listoverride\listid-125\listoverridecount0\ls1}{\listoverride\listid-126\listoverridecount0\ls2}{\listoverride\listid-127
\listoverridecount0\ls3}{\listoverride\listid-128\listoverridecount0\ls4}}{\*\revtbl {Unknown;}}{\*\rsidtbl \rsid4528654\rsid8541348}{\*\generator Microsoft Word 11.0.0000;}{\info{\title EDMA3 Resource Manager}{\author LocalControl}{\operator LocalControl}
{\creatim\yr2009\mo7\dy7\hr19\min26}{\revtim\yr2009\mo7\dy7\hr19\min27}{\version2}{\edmins0}{\nofpages75}{\nofwords26164}{\nofchars149140}{\nofcharsws174955}{\vern24615}{\*\password 00000000}}{\*\xmlnstbl {\xmlns1 http://schemas.microsoft.com/office/word/
2003/wordml}}\paperw12240\paperh15840\margl1800\margr1800\margt1440\margb1440\gutter0\ltrsect 
\widowctrl\ftnbj\aenddoc\donotembedsysfont0\donotembedlingdata1\grfdocevents0\validatexml0\showplaceholdtext0\ignoremixedcontent0\saveinvalidxml0\showxmlerrors0\horzdoc\dghspace120\dgvspace120\dghorigin1701\dgvorigin1984\dghshow0\dgvshow3
\jcompress\viewkind1\viewscale140\rsidroot8541348 \fet0{\*\wgrffmtfilter 013f}\ilfomacatclnup0{\*\ftnsep \ltrpar \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 \chftnsep 
\par }}{\*\ftnsepc \ltrpar \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 \chftnsepc 
\par }}{\*\aftnsep \ltrpar \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 \chftnsep 
\par }}{\*\aftnsepc \ltrpar \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 \chftnsepc 
\par }}\ltrpar \sectd \ltrsect\pgnlcrm\linex0\sectdefaultcl\sftnbj {\footerr \ltrpar \pard\plain \ltrpar\s20\qr \li0\ri0\widctlpar\tqc\tx4320\tqr\tx8640\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 \chpgn 
\par }}{\*\pnseclvl1\pnucrm\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl2\pnucltr\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl3\pndec\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl4\pnlcltr\pnstart1\pnindent720\pnhang {\pntxta )}}
{\*\pnseclvl5\pndec\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl6\pnlcltr\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl7\pnlcrm\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl8
\pnlcltr\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl9\pnlcrm\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}\pard\plain \ltrpar\s16\qc \li0\ri0\sa60\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 
\rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
\par 
\par 
\par 
\par 
\par 
\par 
\par }\pard\plain \ltrpar\s15\qc \li0\ri0\sb240\sa60\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs32\alang1025 \ltrch\fcs0 \b\f1\fs32\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 
{\field{\*\fldinst {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 TITLE \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3 Resource Manager}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 
\par }\pard\plain \ltrpar\s16\qc \li0\ri0\sa60\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par }{\field\fldedit{\*\fldinst {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 AUTHOR \\*MERGEFORMAT}}{\fldrslt }}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
\par Version 
\par }{\field{\*\fldinst {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 CREATEDATE \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af1 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 7/7/2009 7:26:00 PM}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 \b\f1\fs36\lang1033\langfe1033\kerning36\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 \page \page Table of Contents
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s82\ql \li0\ri0\widctlpar\tqr\tldot\tx8630\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\field\fldedit{\*\fldinst {\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 TOC \\f \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 Module Index\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758189 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003100380039000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 2}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par Data Structure Index\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758190 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003100390030000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 3}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par Module Documentation\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758191 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003100390031000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 4}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par }\pard\plain \ltrpar\s83\ql \li200\ri0\widctlpar\tqr\tldot\tx8630\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3 Interrupt Manager Interface\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758192 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003100390032000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 4}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par Instance Wide Interface\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758193 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003100390033000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 4}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par Completion status\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758194 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003100390034000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 4}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par Channel Specific Interface\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758195 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003100390035000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 6}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par Resource Type\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758196 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003100390036000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 8}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par Interface Definition for EDMA3 Resource Manager Layer\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758197 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
{\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003100390037000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 9}}}\sectd 
\pgnlcrm\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par EDMA3 Resource Manager Usage Guidelines\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758198 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003100390038000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 14}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par Error Codes\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758199 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003100390039000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 14}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par EDMA3 Resources Management\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758200 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003200300030000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 22}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par Log Service\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758201 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003200300031000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 46}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par Internal Interface Definition for Resource Manager\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758202 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
{\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003200300032000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 46}}}\sectd 
\pgnlcrm\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par Object Maintenance\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758203 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003200300033000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 47}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par Boundary Values\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758204 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003200300034000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 47}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par }\pard\plain \ltrpar\s82\ql \li0\ri0\widctlpar\tqr\tldot\tx8630\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Data Structure Documentation\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758205 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003200300035000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 49}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par }\pard\plain \ltrpar\s83\ql \li200\ri0\widctlpar\tqr\tldot\tx8630\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_ChBoundResources\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758206 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003200300036000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 49}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par EDMA3_RM_GblConfigParams\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758207 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003200300037000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 50}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par EDMA3_RM_GblErrCallbackParams\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758208 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003200300038000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 54}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par EDMA3_RM_Instance\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758209 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003200300039000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 55}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par EDMA3_RM_InstanceInitConfig\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758210 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003200310030000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 58}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par EDMA3_RM_MiscParam\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758211 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003200310031000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 61}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par EDMA3_RM_Obj\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758212 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003200310032000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 62}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par EDMA3_RM_Param\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758213 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003200310033000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 64}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par EDMA3_RM_ParamentryRegs\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758214 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003200310034000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 66}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par EDMA3_RM_PaRAMRegs\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758215 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003200310035000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 68}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par EDMA3_RM_ResDesc\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758216 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003200310036000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 70}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par EDMA3_RM_TccCallbackParams\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758217 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003200310037000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 71}}}\sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par }\pard\plain \ltrpar\s82\ql \li0\ri0\widctlpar\tqr\tldot\tx8630\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Index\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348  PAGEREF _Toc234758218 \\h }{\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
{\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000e0000005f0054006f0063003200330034003700350038003200310038000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 72}}}\sectd 
\pgnlcrm\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 }}\pard\plain \ltrpar
\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sectd \pgnlcrm\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid8541348 
\par \sect }\sectd \ltrsect\pgnrestart\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \sect }\sectd \ltrsect\sbknone\linex0\sectdefaultcl\sftnbj {\footerr \ltrpar \pard\plain \ltrpar\s20\qr \li0\ri0\widctlpar\tqc\tx4320\tqr\tx8640\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 \chpgn 
\par }}\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \sect 
}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 
\b\f1\fs36\lang1033\langfe1033\kerning36\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Module Index
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\tc {
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 {\*\bkmkstart _Toc234758189}Module Index{\*\bkmkend _Toc234758189}}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Modules
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Here is a list of all modules:}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s53\ql \li360\ri0\sb27\sa27\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 EDMA3 Interrupt Manager Interface\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 PAGEREF AAAAAAAAAA \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 4}}}
\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s54\ql \li720\ri0\sb24\sa24\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 Instance Wide Interface\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 PAGEREF AAAAAAAAAB \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 4}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s55\ql \li1080\ri0\sb21\sa21\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 Completion status\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 PAGEREF AAAAAAAAAC \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 4}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Channel Specific Interface\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 PAGEREF AAAAAAAAAP \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 6}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s54\ql \li720\ri0\sb24\sa24\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 Resource Type\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 PAGEREF AAAAAAAAAT \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 8}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Interface Definition for EDMA3 Resource Manager Layer\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 PAGEREF AAAAAAAABA \\*MERGEFORMAT}}{\fldrslt {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 9}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s53\ql \li360\ri0\sb27\sa27\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 EDMA3 Resource Manager Usage Guidelines\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 PAGEREF AAAAAAAABH \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 14}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Error Codes\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 PAGEREF AAAAAAAABI \\*MERGEFORMAT}
}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 14}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3 Resources Management\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 PAGEREF AAAAAAAABZ \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 22}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Log Service\tab }
{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 PAGEREF AAAAAAAAGL \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 46}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 Internal Interface Definition for Resource Manager\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 PAGEREF AAAAAAAAGS \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 46}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s54\ql \li720\ri0\sb24\sa24\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 Object Maintenance\tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 PAGEREF AAAAAAAAGT \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 47}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Boundary Values\tab }
{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 PAGEREF AAAAAAAAGZ \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 47}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \fs24\insrsid8541348 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 
\b\f1\fs36\lang1033\langfe1033\kerning36\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Data Structure Index
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\tc {
\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 {\*\bkmkstart _Toc234758190}Data Structure Index{\*\bkmkend _Toc234758190}}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Data Structures
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Here are the data structures with brief descriptions:}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s53\ql \li360\ri0\sb27\sa27\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_ChBoundResources (EDMA3 Channel-Bound resources )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 PAGEREF AAAAAAAAHG \\*MERGEFORMAT}}{\fldrslt {
\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 49}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_GblConfigParams (Init-time Configuration structure for EDMA3 controller, to provide Global SoC specific Information )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  \tab }{\field{\*\fldinst {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 PAGEREF AAAAAAAAHH \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 50}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 

\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_GblErrCallbackParams (Global Error Callback parameters )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 PAGEREF AAAAAAAAHI 
\\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 54}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_Instance (EDMA3 RM Instance Specific Configuration Structure )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
PAGEREF AAAAAAAAHJ \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 55}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_InstanceInitConfig (Init-time Region Specific Configuration structure for EDMA3 RM, to provide region specific Information )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  \tab }
{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 PAGEREF AAAAAAAAHK \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 58}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_MiscParam (Used to specify the miscellaneous options during Resource Manager Initialization )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 PAGEREF AAAAAAAAHL \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 61}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_Obj (EDMA3 Hardware Instance Configuration Structure )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 PAGEREF AAAAAAAAHM \\
*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 62}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_Param (Used to Initialize the Resource Manager Instance )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
PAGEREF AAAAAAAAHN \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 64}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_ParamentryRegs (EDMA3 PaRAM Set )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 PAGEREF AAAAAAAAHO \\*MERGEFORMAT}
}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 66}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_PaRAMRegs (EDMA3 PaRAM Set in User Configurable format )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 PAGEREF AAAAAAAAHP 
\\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 68}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_ResDesc (Handle to a Resource )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 PAGEREF AAAAAAAAHQ \\*MERGEFORMAT}
}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 70}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_TccCallbackParams (TCC Callback - Caters to channel specific status reporting )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  \tab }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 PAGEREF AAAAAAAAHR \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 71}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \sect 
}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 
\b\f1\fs36\lang1033\langfe1033\kerning36\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Module Documentation}{\pard\plain \ltrpar
\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 \b\v\f1\fs36\lang1033\langfe1033\kerning36\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 {\*\bkmkstart _Toc234758191}Module Documentation{\*\bkmkend _Toc234758191}}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3 Interrupt Manager Interface
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 \tcl2{\*\bkmkstart _Toc234758192}EDMA3 Interrupt Manager Interface{\*\bkmkend _Toc234758192}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 EDMA3 Interrupt Manager Interface}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAAA}{\*\bkmkend AAAAAAAAAA}Modules
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 
Instance Wide Interface}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 Interface Definition for EDMA3 Resource Manager Layer}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 

\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3 Resources Management}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 Include common header file
\par Top-level Encapsulation of documentation for EDMA3 Interrupt Manager Layer 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Instance Wide Interface
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 \tcl2{\*\bkmkstart _Toc234758193}Instance Wide Interface{\*\bkmkend _Toc234758193}}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Instance Wide Interface}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAAB}
{\*\bkmkend AAAAAAAAAB}Modules
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 
Completion status}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 Channel Specific Interface}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 Instance Wide Interface of the EDMA3 Interrupt Manager Layer 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Completion status
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 \tcl2{\*\bkmkstart _Toc234758194}Completion status{\*\bkmkend _Toc234758194}}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Completion status}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAAC}
{\*\bkmkend AAAAAAAAAC}Data Structures
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 struct }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_GblErrCallbackParams}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Global Error Callback parameters. 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Typedefs
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
typedef void(* }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_GblErrCallback}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  )(}{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_GlobalError}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348  deviceStatus, unsigned int instanceId, void *gblerrData)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Global Error callback - caters to module events like bus error etc which are not channel specific. Runs in ISR context. 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Enumerations
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 enum }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_TccStatus}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  \{ }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_XFER_COMPLETE}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  =  1, }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_E_CC_DMA_EVT_MISS}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  =  2, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_E_CC_QDMA_EVT_MISS}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348  =  3 \}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 This enum defines the channel specific status codes of an EDMA3 transfer. It is returned while calling the channel specific callback function to tell the status. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 enum }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_GlobalError}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  \{ }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_E_CC_QUE_THRES_EXCEED}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
 =  1, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_E_CC_TCC}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  =  2, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_E_TC_MEM_LOCATION_READ_ERROR}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348  =  3, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_E_TC_MEM_LOCATION_WRITE_ERROR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  =  4, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_E_TC_INVALID_ADDR}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  =  5, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_E_TC_TR_ERROR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  =  6 \}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 This enum defines the global (not specific to any channel) error codes of completion of an EDMA3 transfer. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 This group defines the error codes of completion of an EDMA3 transfer. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Typedef Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_GblErrCallback\:Edma3RMStatus}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 Edma3RMStatus\:EDMA3_RM_GblErrCallback}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
typedef void(*  EDMA3_RM_GblErrCallback)(EDMA3_RM_GlobalError deviceStatus, unsigned int instanceId, void *gblerrData)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAAD}{\*\bkmkend AAAAAAAAAD}Global Error callback - caters to module events like bus error etc which are not channel specific. Runs in ISR context. 
\par gblerrData is application provided data when open'ing the Resource Manager. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\f1\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Enumeration Type Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_GlobalError\:Edma3RMStatus}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 Edma3RMStatus\:EDMA3_RM_GlobalError}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
enum EDMA3_RM_GlobalError
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAAE}{\*\bkmkend AAAAAAAAAE}This enum defines the global (not specific to any channel) error codes of completion of an EDMA3 transfer. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 
\par Enumerator: }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_E_CC_QUE_THRES_EXCEED\:Edma3RMStatus}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3RMStatus\:EDMA3_RM_E_CC_QUE_THRES_EXCEED}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_E_CC_QUE_THRES_EXCEED}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAAF}{\*\bkmkend AAAAAAAAAF}  
Threshold exceed:- for all event queues. These get latched in EDMA3CC error register (CCERR). This error has a direct relation with the setting of }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_GblConfigParams.evtQueueWaterMarkLvl}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_E_CC_TCC\:Edma3RMStatus}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3RMStatus\:EDMA3_RM_E_CC_TCC}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_E_CC_TCC}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAAG}{\*\bkmkend AAAAAAAAAG}
  TCC error:- for outstanding transfer requests expected to return completion code (TCCHEN or TCINTEN bit in OPT is set to 1) exceeding the maximum limit of 63. This also gets latched in the CCERR. 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_E_TC_MEM_LOCATION_READ_ERROR\:Edma3RMStatus}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3RMStatus\:EDMA3_RM_E_TC_MEM_LOCATION_READ_ERROR}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_E_TC_MEM_LOCATION_READ_ERROR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAAH}{\*\bkmkend AAAAAAAAAH}
  Transfer Controller has reported an error Detection of a Read error signaled by the source or destination address 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_E_TC_MEM_LOCATION_WRITE_ERROR\:Edma3RMStatus}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec 
}\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3RMStatus\:EDMA3_RM_E_TC_MEM_LOCATION_WRITE_ERROR}}}
\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_E_TC_MEM_LOCATION_WRITE_ERROR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAAI}{\*\bkmkend AAAAAAAAAI}
  Detection of a Write error signaled by the source or destination address 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_E_TC_INVALID_ADDR\:Edma3RMStatus}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3RMStatus\:EDMA3_RM_E_TC_INVALID_ADDR}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_E_TC_INVALID_ADDR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAAJ}{\*\bkmkend AAAAAAAAAJ}
  Attempt to read or write to an invalid address in the configuration memory map. 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_E_TC_TR_ERROR\:Edma3RMStatus}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3RMStatus\:EDMA3_RM_E_TC_TR_ERROR}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_E_TC_TR_ERROR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAAK}{\*\bkmkend AAAAAAAAAK}
  Detection of a FIFO mode TR violating the FIFO mode transfer rules (the source/destination addresses and source/destination indexes must be aligned to 32 bytes). 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_TccStatus\:Edma3RMStatus}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3RMStatus\:EDMA3_RM_TccStatus}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 enum EDMA3_RM_TccStatus

\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAAL}{\*\bkmkend AAAAAAAAAL}This enum defines the channel specific status codes of an EDMA3 transfer. It is returned while calling the channel specific callback function to tell the status. 

\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 
\par Enumerator: }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_XFER_COMPLETE\:Edma3RMStatus}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3RMStatus\:EDMA3_RM_XFER_COMPLETE}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_XFER_COMPLETE}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAAM}{\*\bkmkend AAAAAAAAAM}
  DMA Transfer successfully completed (true completion mode) or submitted to the TC (early completion mode). 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_E_CC_DMA_EVT_MISS\:Edma3RMStatus}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3RMStatus\:EDMA3_RM_E_CC_DMA_EVT_MISS}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_E_CC_DMA_EVT_MISS}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAAN}{\*\bkmkend AAAAAAAAAN}
  Channel Controller has reported an error DMA missed events:- for all 64 DMA channels. These get latched in the event missed registers (EMR/EMRH). 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_E_CC_QDMA_EVT_MISS\:Edma3RMStatus}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3RMStatus\:EDMA3_RM_E_CC_QDMA_EVT_MISS}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_E_CC_QDMA_EVT_MISS}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAAO}{\*\bkmkend AAAAAAAAAO}  QDMA missed events:- for 
all QDMA channels. These get latched in the QDMA event missed register (QEMR). 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Channel Specific Interface
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 \tcl2{\*\bkmkstart _Toc234758195}Channel Specific Interface{\*\bkmkend _Toc234758195}}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Channel Specific Interface}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAAP}
{\*\bkmkend AAAAAAAAAP}Modules
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 
Resource Type}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Typedefs
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
typedef void(* }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_TccCallback}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  )(unsigned int tcc, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_TccStatus}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348  status, void *appData)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 TCC callback - caters to channel-specific events like "Event Miss Error" or "Transfer Complete". Runs in ISR context. 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Functions
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_registerTccCb}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  (EDMA3_RM_Handle hEdmaResMgr, const }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_ResDesc}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  *channelObj, unsigned int tcc, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_TccCallback}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  tccCb, void *cbData)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Register Interrupt / Completion Handler for a given TCC. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_unregisterTccCb}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  (EDMA3_RM_Handle hEdmaResMgr, const }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_ResDesc}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  *channelObj)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Unregister the previously registered callback function against a DMA/QDMA channel. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 Channel Specific Interface of the EDMA3 Interrupt Manager Layer 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Typedef Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_TccCallback\:Edma3RMIntrMgrChannel}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 Edma3RMIntrMgrChannel\:EDMA3_RM_TccCallback}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
typedef void(*  EDMA3_RM_TccCallback)(unsigned int tcc, EDMA3_RM_TccStatus status, void *appData)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAAQ}{\*\bkmkend AAAAAAAAAQ}TCC callback - caters to channel-specific events like "Event Miss Error" or "Transfer Complete". Runs in ISR context. 
\par appData is passed by the application during Register'ing of TCC Callback function. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\f1\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Function Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_registerTccCb\:Edma3RMIntrMgrChannel}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 Edma3RMIntrMgrChannel\:EDMA3_RM_registerTccCb}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result EDMA3_RM_registerTccCb (EDMA3_RM_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   const EDMA3_RM_ResDesc * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 
channelObj}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 tcc}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   EDMA3_RM_TccCallback }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 
tccCb}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   void * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 cbData}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAAR}{\*\bkmkend AAAAAAAAAR}Register Interrupt / Completion Handler for a given TCC. 
\par Th
is function enables the interrupts in IESR/IESRH, only if the callback function provided by the user is NON-NULL. Moreover, if a call-back function is already registered against that TCC, the API fails with the error code EDMA3_RM_E_CALLBACK_ALREADY_REGIS
TERED. For a NULL callback function, this API returns error.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Handle to the previously opened EDMA3 Resource Manager Instance 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 channelObj}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
 [IN] Channel ID and type (DMA or QDMA Channel), allocated earlier, and corresponding to which a callback function needs to be registered against the associated TCC. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 tcc}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] TCC against which the handler needs to be registered. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 tccCb}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] The Callback function to be registered against the TCC. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 cbData}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Callback data to be passed while calling the callback function.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_SOK or EDMA3_RM Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 This function is re-entrant for unique tcc values. It is non- re-entrant for same tcc value. 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Enable the interrupts in IESR/IESRH, only if the Callback function is NOT NULL.
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 References EDMA3_RM_TccCallbackParams::cbData, EDMA3_RM_E_CALLBACK_ALREADY_REGISTERED, EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_RES_DMA_CHANNEL, EDMA3_RM_RES_QDMA_CHANNEL, ED
MA3_RM_Obj::gblCfgParams, EDMA3_RM_GblConfigParams::numDmaChannels, EDMA3_RM_GblConfigParams::numQdmaChannels, EDMA3_RM_GblConfigParams::numTccs, EDMA3_RM_Instance::pResMgrObjHandle, EDMA3_RM_ResDesc::resId, EDMA3_RM_Instance::shadowRegs, EDMA3_RM_TccCall
backParams::tccCb, and EDMA3_RM_ResDesc::type.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_unregisterTccCb\:Edma3RMIntrMgrChannel}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3RMIntrMgrChannel\:EDMA3_RM_unregisterTccCb}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result EDMA3_RM_unregisterTccCb (EDMA3_RM_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   const EDMA3_RM_ResDesc * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 channe
lObj}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAAS}{\*\bkmkend AAAAAAAAAS}Unregister the previously registered callback function against a DMA/QDMA channel. 
\par This function unregisters the previously registered callback function against a DMA/QDMA channel by removing any stored callback function. Moreove
r, it clears the interrupt enable register (IESR/IESRH) by writing to the IECR/ IECRH register, for the TCC associated with that particular channel.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Handle to the previously opened EDMA3 Resource Manager Instance 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 channelObj}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [I
N] Channel ID and type, allocated earlier (DMA or QDMA Channel ONLY), and corresponding to which a TCC is there. Against that TCC, the callback needs to be un-registered.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_SOK or EDMA3_RM Error Code.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 This function is re-entrant for unique (channelObj->type + channelObj->resId) combination. It is non-re-entrant for same channelObj Resource. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 References EDMA3_RM_TccCallbackParams::cbData, EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_RES_DMA_CHANNEL, EDMA3_RM_RES_QDMA_CHANNEL, EDMA3_RM_Obj::gblCfg
Params, EDMA3_RM_GblConfigParams::numDmaChannels, EDMA3_RM_GblConfigParams::numQdmaChannels, EDMA3_RM_Instance::pResMgrObjHandle, EDMA3_RM_ResDesc::resId, EDMA3_RM_Instance::shadowRegs, EDMA3_RM_TccCallbackParams::tccCb, and EDMA3_RM_ResDesc::type.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Resource Type
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 \tcl2{\*\bkmkstart _Toc234758196}Resource Type{\*\bkmkend _Toc234758196}}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Resource Type}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAAT}
{\*\bkmkend AAAAAAAAAT}Data Structures
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 struct }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_ResDesc}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Handle to a Resource. 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Defines
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }
{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_RES_ANY}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 \~ (1010u){\*\bkmkstart AAAAAAAAAU}{\*\bkmkend AAAAAAAAAU}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Used to specify any available Resource Id (}{\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_ResDesc.resId}{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 ). 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Enumerations
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 enum }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_ResType}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  \{ }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_RES_DMA_CHANNEL}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  =  1, }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_RES_QDMA_CHANNEL}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  =  2, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_RES_TCC}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  =  3, }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_RES_PARAM_SET}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  =  4 \}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 EDMA3 Resource Type. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 Resource Type part of the EDMA3 Resource Manager. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Enumeration Type Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_ResType\:Edma3ResType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 Edma3ResType\:EDMA3_RM_ResType}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
enum EDMA3_RM_ResType
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAAV}{\*\bkmkend AAAAAAAAAV}EDMA3 Resource Type. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 
\par Enumerator: }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_RES_DMA_CHANNEL\:Edma3ResType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResType\:EDMA3_RM_RES_DMA_CHANNEL}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_RES_DMA_CHANNEL}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAAW}{\*\bkmkend AAAAAAAAAW}  DMA Channel resource 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_RES_QDMA_CHANNEL\:Edma3ResType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResType\:EDMA3_RM_RES_QDMA_CHANNEL}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_RES_QDMA_CHANNEL}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAAX}{\*\bkmkend AAAAAAAAAX}  QDMA Channel resource 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_RES_TCC\:Edma3ResType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResType\:EDMA3_RM_RES_TCC}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_RES_TCC}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAAY}{\*\bkmkend AAAAAAAAAY}  TCC resource 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_RES_PARAM_SET\:Edma3ResType}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResType\:EDMA3_RM_RES_PARAM_SET}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_RES_PARAM_SET}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAAZ}{\*\bkmkend AAAAAAAAAZ}  Parameter RAM Set resource 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Interface Definition for EDMA3 Resource Manager Layer
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 \tcl2{\*\bkmkstart _Toc234758197}Interface Definition for EDMA3 Resource Manager Layer
{\*\bkmkend _Toc234758197}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Interface Definition for EDMA3 Resource Manager Layer}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAABA}{\*\bkmkend AAAAAAAABA}Data Structures
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 struct }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_GblConfigParams}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Init-time Configuration structure for EDMA3 controller, to provide Global SoC specific Information. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 struct }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_InstanceInitConfig}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Init-time Region Specific Configuration structure for EDMA3 RM, to provide region specific Information. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 struct }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_Param}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Used to Initialize the Resource Manager Instance. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 struct }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_MiscParam}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Used to specify the miscellaneous options during Resource Manager Initialization. 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Modules
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 
EDMA3 Resource Manager Usage Guidelines}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 Error Codes}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Usage of Resource Manager. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Typedefs
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
typedef unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_RegionId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 EDMA3 Region Id. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
typedef unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_EventQueue}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 EDMA3 Event Queue assignment. 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Functions
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_create}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  (unsigned int phyCtrllerInstId, const }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_GblConfigParams}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  *gblCfgParams, const void *miscParam)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Create EDMA3 Resource Manager Object. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_delete}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  (unsigned int phyCtrllerInstId, const void *param)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Delete EDMA3 Resource Manager Object. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Handle }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_open}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  (unsigned int phyCtrllerInstId, const }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_Param}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348  *initParam, EDMA3_RM_Result *errorCode)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Open EDMA3 Resource Manager Instance. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_close}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  (EDMA3_RM_Handle hEdmaResMgr, const void *param)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Close EDMA3 Resource Manager Instance. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 Top-level Encapsulation of all documentation for EDMA3 Resource Manager Layer 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Typedef Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_EventQueue\:Edma3RMMain}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 Edma3RMMain\:EDMA3_RM_EventQueue}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_EventQueue
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAABB}{\*\bkmkend AAAAAAAABB}EDMA3 Event Queue assignment. 
\par There can be 8 Event Queues. Either of them can be assigned to a DMA/QDMA channel using this. 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_RegionId\:Edma3RMMain}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3RMMain\:EDMA3_RM_RegionId}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_RegionId
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAABC}{\*\bkmkend AAAAAAAABC}EDMA3 Region Id. 
\par Use this to assign channels/PaRAM sets/TCCs to a particular Region. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\f1\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Function Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_close\:Edma3RMMain}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 Edma3RMMain\:EDMA3_RM_close}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result EDMA3_RM_close (EDMA3_RM_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   const void * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 param}{\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAABD}{\*\bkmkend AAAAAAAABD}Close EDMA3 Resource Manager Instance. 
\par This API is used to close a previously opened EDMA3 RM Instance.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Handle to the previously opened Resource Manager Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 param}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] For possible future use.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_SOK or EDMA3_RM Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 This function disables the global interrupts (by calling API edma3OsProtectEntry with protection level EDMA3_OS_PROTECT_INTERRUPT) while modifying the global RM data structures, to make it re-entrant. 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 If this is the Master Instance, reset the static variable 'masterExists[]'.
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 References EDMA3_RM_Instance::avlblDmaChannels, EDMA3_RM_Instance::avlblPaRAMSets, EDMA3_RM_Instance::avlblQdmaChannels, EDMA3_RM_Instance
::avlblTccs, EDMA3_RM_CLOSED, EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_E_OBJ_NOT_OPENED, EDMA3_RM_OPENED, EDMA3_RM_Obj::gblCfgParams, EDMA3_RM_Instance::initParam, EDMA3_RM_Param::isMaster, EDMA3_RM_GblConfigParams::numDmaChannels, EDMA3_RM_Obj::numOpens, EDMA3
_RM_GblConfigParams::numPaRAMSets, EDMA3_RM_GblConfigParams::numTccs, EDMA3_RM_Obj::phyCtrllerInstId, EDMA3_RM_Instance::pResMgrObjHandle, EDMA3_RM_Instance::shadowRegs, and EDMA3_RM_Obj::state.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_create\:Edma3RMMain}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3RMMain\:EDMA3_RM_create}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result EDMA3_RM_create (unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 phyCtrllerInstId}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   const EDMA3_RM_GblConfigParams * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 
gblCfgParams}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   const void * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 miscParam}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAABE}{\*\bkmkend AAAAAAAABE}Create EDMA3 Resource Manager Object. 
\par This API is used to create the EDMA3 Resource Manager Object. It should be called only ONCE for each EDMA3 hardware instance.
\par Init-time Configuration structure for EDMA3 hardware is provided to pass the SoC specific information. This configuration informat
ion could be provided by the user at init-time. In case user doesn't provide it, this information could be taken from the SoC specific configuration file edma3_<SOC_NAME>_cfg.c, in case it is available.
\par This API clears the error specific registers (EMCR/EM
CRh, QEMCR, CCERRCLR) and sets the TCs priorities and Event Queues' watermark levels, if the 'miscParam' argument is NULL. User can avoid these registers' programming (in some specific use cases) by SETTING the 'isSlave' field of 'EDMA3_RM_MiscParam' conf
iguration structure and passing this structure as the third argument (miscParam).
\par After successful completion of this API, Resource Manager Object's state changes to EDMA3_RM_CREATED from EDMA3_RM_DELETED.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 phyCtrllerInstId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] EDMA3 Controller Instance Id (Hardware instance id, starting from 0). 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 gblCfgParams}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] SoC specific configuration structure for the EDMA3 Hardware. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 miscParam}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Misc configuration options provided in the structure 'EDMA3_RM_MiscParam'. For default options, user can pass NULL in this argument.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_SOK or EDMA3_RM Error Code 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Used to reset the Internal EDMA3 Resource Manager Data Structures for the first time.
\par We are NOT checking 'gblCfgParams' for NULL. If user has passed NULL, default config info will be taken from config file. 'param' is also not being checked because it could be NULL also.
\par Check whether user has passed the Global Config Info. If yes, copy it to the driver data structures. Else, use the info from the config file edma3Cfg.c
\par Check whether DMA channel to PaRAM Set mapping exists or not. If it does not exist, set the mapping array as 1-to-1 mapped.
\par Update the actual number of PaRAM sets.
\par Check the misc configuration options structure. Check whether the global registers' initialization is required or not. It is required ONLY if RM is running on the Master Processor.
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 References EDMA3_RM_GblConfigParams::dmaChannelPaRAMMap, EDMA3_RM_GblConfigParams::dmaChPaRAMMapExists, EDMA3_RM_CREATED, EDMA3_RM_DELETED, EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_E_OBJ_N
OT_DELETED, EDMA3_RM_Obj::gblCfgParams, EDMA3_RM_MiscParam::isSlave, EDMA3_RM_GblConfigParams::numDmaChannels, EDMA3_RM_Obj::numOpens, EDMA3_RM_GblConfigParams::numPaRAMSets, EDMA3_RM_GblConfigParams::numQdmaChannels, EDMA3_RM_ChBoundResources::paRAMId, E
DMA3_RM_Obj::phyCtrllerInstId, EDMA3_RM_Obj::state, and EDMA3_RM_ChBoundResources::tcc.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_delete\:Edma3RMMain}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3RMMain\:EDMA3_RM_delete}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result EDMA3_RM_delete (unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 phyCtrllerInstId}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   const void * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 param}{\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAABF}{\*\bkmkend AAAAAAAABF}Delete EDMA3 Resource Manager Object. 
\par This API is used to delete the EDMA3 RM Object. It should be called once for each EDMA3 hardware instance, ONLY after closing all the previously opened EDMA3 RM Instances.
\par After successful completion of this API, Resource Manager Object's state changes to EDMA3_RM_DELETED.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 phyCtrllerInstId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] EDMA3 Phy Controller Instance Id (Hardware instance id, starting from 0). 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 param}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] For possible future use.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_SOK or EDMA3_RM Error Code 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 If number of RM Instances is 0, then state should be EDMA3_RM_CLOSED OR EDMA3_RM_CREATED.
\par If number of RM Instances is NOT 0, then this function SHOULD NOT be called by anybody.
\par Change state to EDMA3_RM_DELETED 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 References EDMA3_RM_CLOSED, EDMA3_RM_CREATED, EDMA3_RM_DELETED, EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_E_INVALID_STATE, EDMA3_RM_E_OBJ_NOT_CLOSED, and EDMA3_RM_Obj::state.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_open\:Edma3RMMain}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3RMMain\:EDMA3_RM_open}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Handle EDMA3_RM_open (unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 phyCtrllerInstId}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   const EDMA3_RM_Param * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 initParam}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   EDMA3_RM_Result * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 errorCode}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAABG}{\*\bkmkend AAAAAAAABG}Open EDMA3 Resource Manager Instance. 
\par This API is used to open an EDMA3 Resource Manager Instance. It could be called multiple times, for each possible EDMA3 shadow region. Maximum EDMA3_MAX_RM_INSTANCES instances are allowed for each EDMA3 hardware instance.
\par Also, only ONE Master Resource Manager Instance is permitted. This master instance (and hence the region to which it belongs) will only receive the EDMA3 interrupts, if enabled.
\par User could pass the instance specific configuration structure (initParam->rmInstInitConfig) as a part of the 'initParam' structure, during init-time. In case user doesn't provide it, this information could be taken from the SoC specific configurati
on file edma3_<SOC_NAME>_cfg.c, in case it is available.
\par By default, this Resource Manager instance will clear the PaRAM Sets while allocating them. To change the default behavior, user should use the IOCTL interface appropriately.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 phyCtrllerInstId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] EDMA3 Controller Instance Id (Hardware instance id, starting from 0). 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 initParam}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Used to Initialize the Resource Manager Instance (Master or Slave). 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 errorCode}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [OUT] Error code while opening RM instance.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 Handle to the opened Resource Manager instance Or NULL in case of error.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 This function disables the global interrupts (by calling API edma3OsProtectEntry with protection level EDMA3_OS_PROTECT_INTERRUPT) while modifying the global RM data structures, to make it re-entrant.
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 This
 API is used to open an EDMA3 Resource Manager Instance. It could be called multiple times, for each possible EDMA3 shadow region. Maximum EDMA3_MAX_RM_INSTANCES instances are allowed for each EDMA3 hardware instance.
\par Also, only ONE Master Resource Manager Instance is permitted. This master instance (and hence the region to which it belongs) will only receive the EDMA3 interrupts, if enabled.
\par User could pass the instance specific configuration structure (initParam->rmInstInitConfig) as a part of the 'initPa
ram' structure, during init-time. In case user doesn't provide it, this information could be taken from the SoC specific configuration file edma3_<SOC_NAME>_cfg.c, in case it is available.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 phyCtrllerInstId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] EDMA3 Controller Instance Id (Hardware instance id, starting from 0). 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 initParam}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Used to Initialize the Resource Manager Instance (Master or Slave). 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 errorCode}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [OUT] Error code while opening RM instance.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 Handle to the opened Resource Manager instance Or NULL in case of error.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 This function disables the global interrupts (by calling API edma3OsProtectEntry with protection level EDMA3_OS_PROTECT_INTERRUPT) while modifying the global RM data structures, to make it re-entrant. 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Check state of RM Object. If no RM instance is opened and this is the first one, then state should be created/closed.
\par If num of instances opened is more than 0 and less than max allowed, then state should be opened.
\par Check whether u
ser has passed information about resources owned and reserved by this instance. This is region specific information. If he has not passed, dafault static config info will be taken from the config file edma3Cfg.c, according to the regionId specified.

\par resMgrIdx specifies the RM instance number created just now. Use it to populate the userInitConfig [].
\par By default, PaRAM Sets allocated using this RM Instance will get cleared during their allocation. User can stop their clearing by calling specific IOCTL command.
\par By default, during the EDMA3_RM_allocLogicalChannel (), global EDMA3 registers (DCHMAP/QCHMAP) and the allocated PaRAM Set will be programmed accordingly, for users using this RM Instance. User can stop their pre-programming by calling EDMA3_RM_IOCTL_SE
T_GBL_REG_MODIFY_OPTION IOCTL command.
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
References EDMA3_RM_Instance::avlblDmaChannels, EDMA3_RM_Instance::avlblPaRAMSets, EDMA3_RM_Instance::avlblQdmaChannels, EDMA3_RM_Instance::avlblTccs, EDMA3_RM_GblConfigParams::dmaChannelPaRAMMap, EDMA3_RM_GblConfigPa
rams::dmaChPaRAMMapExists, EDMA3_RM_CH_NO_PARAM_MAP, EDMA3_RM_CLOSED, EDMA3_RM_CREATED, EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_E_INVALID_STATE, EDMA3_RM_E_MAX_RM_INST_OPENED, EDMA3_RM_E_RM_MASTER_ALREADY_EXISTS, EDMA3_RM_OPENED, EDMA3_RM_Obj::gblCfgParams, ED
M
A3_RM_GblConfigParams::globalRegs, EDMA3_RM_Instance::initParam, EDMA3_RM_Param::isMaster, EDMA3_RM_GblConfigParams::numDmaChannels, EDMA3_RM_Obj::numOpens, EDMA3_RM_GblConfigParams::numPaRAMSets, EDMA3_RM_GblConfigParams::numRegions, EDMA3_RM_GblConfigPa
r
ams::numTccs, EDMA3_RM_InstanceInitConfig::ownDmaChannels, EDMA3_RM_InstanceInitConfig::ownPaRAMSets, EDMA3_RM_InstanceInitConfig::ownQdmaChannels, EDMA3_RM_InstanceInitConfig::ownTccs, EDMA3_RM_Instance::paramInitRequired, EDMA3_RM_Instance::pResMgrObjHa
n
dle, EDMA3_RM_Param::regionId, EDMA3_RM_Param::regionInitEnable, EDMA3_RM_Instance::regModificationRequired, EDMA3_RM_InstanceInitConfig::resvdPaRAMSets, EDMA3_RM_Param::rmInstInitConfig, EDMA3_RM_Param::rmSemHandle, EDMA3_RM_Instance::shadowRegs, and EDM
A3_RM_Obj::state.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3 Resource Manager Usage Guidelines
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \tcl2{\*\bkmkstart _Toc234758198}EDMA3 Resource Manager Usage Guidelines{\*\bkmkend _Toc234758198}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \fs24\insrsid8541348 EDMA3 Resource Manager Usage Guidelines}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAABH}{\*\bkmkend AAAAAAAABH}
Guidelines for typical usage of EDMA3 Resource Manager. 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Error Codes
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \tcl2{\*\bkmkstart _Toc234758199}Error Codes{\*\bkmkend _Toc234758199}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn 
\pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 Error Codes}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAABI}{\*\bkmkend AAAAAAAABI}Usage of Resource Manager. 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Defines
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }
{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_E_BASE}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 \~ (-155)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_E_OBJ_NOT_DELETED}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 \~ (EDMA3_RM_E_BASE)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_E_OBJ_NOT_CLOSED}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 \~ (EDMA3_RM_E_BASE-1)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_E_OBJ_NOT_OPENED}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 \~ (EDMA3_RM_E_BASE-2)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_E_INVALID_PARAM}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 \~ (EDMA3_RM_E_BASE-3)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_E_RES_ALREADY_FREE}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 \~ (EDMA3_RM_E_BASE-4)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_E_RES_NOT_OWNED}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 \~ (EDMA3_RM_E_BASE-5)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_E_SPECIFIED_RES_NOT_AVAILABLE}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 \~ (EDMA3_RM_E_BASE-6)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_E_ALL_RES_NOT_AVAILABLE}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 \~ (EDMA3_RM_E_BASE-7)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_E_INVALID_STATE}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 \~ (EDMA3_RM_E_BASE-8)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_E_MAX_RM_INST_OPENED}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 \~ (EDMA3_RM_E_BASE-9)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_E_RM_MASTER_ALREADY_EXISTS}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 \~ (EDMA3_RM_E_BASE-10)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_E_CALLBACK_ALREADY_REGISTERED}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 \~ (EDMA3_RM_E_BASE-11)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_E_SEMAPHORE}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 \~ (EDMA3_RM_E_BASE-12)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_E_FEATURE_UNSUPPORTED}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 \~ (EDMA3_RM_E_BASE-13)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_E_RES_NOT_ALLOCATED}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 \~ (EDMA3_RM_E_BASE-14)
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Usage of Resource Manager. 
\par 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 1.\tab 
Create Resource Manager Object (one for each EDMA3 hardware instance)
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result result = EDMA3_RM_SOK;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int edma3HwInstanceId = 0u;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_GblConfigParams}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  *gblCfgParams = NULL;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Init-time Configura
tion structure for EDMA3 controller, to provide Global SoC specific Information. This could be NULL also. In that case, static configuration will be taken.
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 result = EDMA3_RM_create (edma3HwInstanceId, gblCfgParams, NULL);
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 2.\tab Open Resource Manager Instance
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Steps

\par {\pntext\pard\plain\ltrpar \s64 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s64\ql \fi-360\li1080\ri0\widctlpar\jclisttab\tx1080\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls3\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls3\adjustright\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 
EDMA3_RM_Param}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  initParam;
\par {\pntext\pard\plain\ltrpar \s64 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s64\ql \fi-360\li1080\ri0\widctlpar\jclisttab\tx1080\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls3\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls3\adjustright\rin0\lin1080\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int resMgrIdx = 0;
\par {\pntext\pard\plain\ltrpar \s64 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s64\ql \fi-360\li1080\ri0\widctlpar\jclisttab\tx1080\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls3\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls3\adjustright\rin0\lin1080\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_Handle hRes = NULL;
\par {\pntext\pard\plain\ltrpar \s64 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s64\ql \fi-360\li1080\ri0\widctlpar\jclisttab\tx1080\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls3\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls3\adjustright\rin0\lin1080\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int mappedPaRAMId;
\par {\pntext\pard\plain\ltrpar \s64 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s64\ql \fi-360\li1080\ri0\widctlpar\jclisttab\tx1080\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls3\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls3\adjustright\rin0\lin1080\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_OS_SemAttrs semAttrs = \{EDMA3_OS_SEMTYPE_FIFO, NULL\};
\par {\pntext\pard\plain\ltrpar \s64 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s64\ql \fi-360\li1080\ri0\widctlpar\jclisttab\tx1080\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls3\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls3\adjustright\rin0\lin1080\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_Result edma3Result; -To get the error code while opening Resource Manager instance
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 1.\tab initParam.regionId = Region Id e.g. (EDMA3_RM_RegionId)0u OR (EDMA3_RM_RegionId)1u
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 1.\tab initParam.isMaster = TRUE/FALSE (Whether this EDMA3 RM instance is Master or not. The EDMA3 Shadow Region tied to the Master RM Instance will ONLY receive the EDMA3 interrupts (error or completion), if enabled).
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 1.\tab initParam.rmSemHandle = EDMA3 RM Instance specific semaphore handle. It should be provided by the user for proper sharing of resources.
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
edma3Result = edma3OsSemCreate(1, &semAttrs, &initParam.rmSemHandle );
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 1.\tab initParam.regionInitEnable = TRUE/FALSE (Whether init of Region Specifc registers should be done or not?);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 1.\tab initParam.gblerrCbParams.gblerrCb = Instance wide callback function to catch non-channel specific errors
\par 2.\tab initParam.gblerrCbParams.gblerrData = Data to be passed to global error callback function, gblerrCb.
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 1.\tab initParam.rmInstInitConfig->ownDmaChannels[] = The bitmap(s) which indicate the DMA channels owned by this instance of the Resource Manager
\par E.g. A '1' at bit position 24 indicates that this instance of the Resource Manager owns DMA Channel Id 24
\par Later when a request is made based on a particular Channel Id, the Resource Manager will check first if it owns that channel. If it doesnot own it, Resource Manager returns error EDMA3_RM_E_RES_NOT_OWNED.
\par 2.\tab initParam.rmInstInitConfig->ownQdmaChannels[] = The bitmap(s) which indicate the QDMA channels owned by this instance of the Resource Manager
\par 3.\tab initParam.rmInstInitConfig->ownPaRAMSets[] = The bitmap(s) which indicate the PaRAM Sets owned by this instance of the Resource Manager
\par 4.\tab initParam.rmInstInitConfig->ownTccs[] = The bitmap(s) which indicate the TCCs owned by this instance of the Resource Manager
\par 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 1.\tab initParam.rmInstInitConfig->resvdDmaChannels[] = The bitmap(s) which indicate the DMA channels reserved by this instance of the Resource Manager
\par E.g. A '1' at bit position 24 indicates that this instance of the Resource Manager reserves Channel Id 24
\par These channels are reserved and may be mapped to HW events, these are not given to 'EDMA3_RM_DMA_CHANNEL_ANY' or 'EDMA3_RM_RES_ANY' requests.
\par 2.\tab initParam.rmInstInitConfig->resvdQdmaChannels[] = The bitmap(s) which indicate the QDMA channels reserved by this instance of the Resource Manager
\par E.g. A '1' at bit position 1 indicates that this instance of the Resource Manager reserves QDMA Channel Id 1
\par These channels are reserved for some specific purpose, these are not given to 'EDMA3_RM_QDMA_CHANNEL_ANY' or 'EDMA3_RM_RES_ANY' request
\par 3.\tab initParam.rmInstInitConfig->resvdPaRAMSets[] = PaRAM Sets which are reserved by this Region;
\par 4.\tab initParam.rmInstInitConfig->resvdTccs[] = TCCs which are reserved by this Region;
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 -hRes = EDMA3_RM_open (instId, &initParam, &edma3Result);
\par 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 1.\tab Register Interrupt Handlers for various interrupts like transfer completion interrupt, CC error interrupt, TC error interrupts etc, if required.
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 1.\tab Resource Management APIs:
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 
EDMA3_RM_ResDesc}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  resObj;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_Result result;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int dmaChId;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int qdmaChId;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int paRAMId;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int tcc;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_QdmaTrigWord trigword;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_TccCallback tccCb;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 void *cbData;
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Use 
Case 1: Request specific DMA Channel, say EDMA Channel 5.
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
dmaChId = 5;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 resObj.type = EDMA3_RM_RES_DMA_CHANNEL;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 resObj.resId = dmaChId;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 result = EDMA3_RM_allocResource(hRes, &resObj);
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Use Case 2: Request any available DMA Channel.
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
dmaChId = EDMA3_RM_RES_ANY;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 resObj.type = EDMA3_RM_RES_DMA_CHANNEL;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 resObj.resId = dmaChId;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 result = EDMA3_RM_allocResource(hRes, &resObj);
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 dmaCh1Id = resObj.resId; 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Use Case 3: Request a specific QDMA Channel, say QDMA Channel 0.
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
qdmaChId = 0;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 resObj.type = EDMA3_RM_RES_QDMA_CHANNEL;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 resObj.resId = qdmaChId;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 result = EDMA3_RM_allocResource(hRes, &resObj);
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Use Case 4: Request any available QDMA Channel.
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
qdmaChId = EDMA3_RM_RES_ANY;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 resObj.type = EDMA3_RM_RES_QDMA_CHANNEL;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 resObj.resId = qdmaChId;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 result = EDMA3_RM_allocResource(hRes, &resObj);
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 qdmaChId = resObj.resId;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Use Case 5: Request specific Parameter RAM Set, say 20.
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
paRAMId = 20; 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 resObj.type = EDMA3_RM_RES_PARAM_SET;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 resObj.resId = paRAMId;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 result = EDMA3_RM_allocResource(hRes, &resObj); 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Use Case 6: Request any available Parameter RAM Set.
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
paRAMId = EDMA3_RM_RES_ANY;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 resObj.type = EDMA3_RM_RES_PARAM_SET;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 resObj.resId = paRAMId;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 result = EDMA3_RM_allocResource(hRes, &resObj);
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 paRAMId = resObj.resId; 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Use Case 7: Request a specific TCC, say TCC 35. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
tcc = 35; 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 resObj.type = EDMA3_RM_RES_TCC;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 resObj.resId = tcc;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 result = EDMA3_RM_allocResource(hRes, &resObj); 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Use Case 8: Request any available TCC. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
tcc = EDMA3_RM_RES_ANY; 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 resObj.type = EDMA3_RM_RES_TCC;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 resObj.resId = tcc;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 result = EDMA3_RM_allocResource(hRes, &resObj); 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 tcc = resObj.resId; 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Use Case 9: Free the already allocated DMA channel
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
resObj.type = EDMA3_RM_RES_DMA_CHANNEL;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 resObj.resId = dmaChId;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 result = EDMA3_RM_freeResource(hRes, &resObj); 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Use Case 10: Free the already allocated QDMA channel
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
resObj.type = EDMA3_RM_RES_QDMA_CHANNEL;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 resObj.resId = qdmaChId;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 result = EDMA3_RM_freeResource(hRes, &resObj); 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Use Case 11: Free the already allocated PaRAM Set
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
resObj.type = EDMA3_RM_RES_PARAM_SET;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 resObj.resId = paRAMId;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 result = EDMA3_RM_freeResource(hRes, &resObj); 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Use Case 12: Free the already allocated TCC
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
resObj.type = EDMA3_RM_RES_TCC;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 resObj.resId = tcc;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 result = EDMA3_RM_freeResource(hRes, &resObj); 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Use Case 13: Bind DMA Channel and a PaRAM Set
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
result = EDMA3_RM_mapEdmaChannel (hRes,dmaChId,paRAMId); 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Use Case 14: Bind QDMA Channel and a PaRAM Set. Also, specify the Trigger word for the QDMA channel.
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
result = EDMA3_RM_mapQdmaChannel (hRes, qdmaChId, paRAMId, trigword); 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Use Case 15: Register a Callback function associated with a TCC 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
result = EDMA3_RM_registerTccCb (hRes,tcc,tccCb,cbData); 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Use Case 16: Unregister a Callback function associated with a TCC 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
result = EDMA3_RM_unregisterTccCb (hRes,tcc); 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Use Case 17: Allocate a logical (ANY) DMA channel. It will also allocate PaRAM Set and TCC alongwitht a DMA channel.
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
resObj.type = EDMA3_RM_RES_DMA_CHANNEL;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 resObj.resId = EDMA3_RM_DMA_CHANNEL_ANY;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 result = EDMA3_RM_allocLogicalChannel (hRes, &resObj, paRAMId, tcc);
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 dmaCh1Id = resObj.resId; 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Use Case 18: Allocate a logical (ANY) QDMA channel. It will also allocate PaRAM Set and TCC alongwitht a QDMA channel.
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
resObj.type = EDMA3_RM_RES_QDMA_CHANNEL;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 resObj.resId = EDMA3_RM_QDMA_CHANNEL_ANY;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 result = EDMA3_RM_allocLogicalChannel (hRes, &resObj, paRAMId, tcc);
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 qdmaChId = resObj.resId;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Use Case 19: Allocate a Link channel. Link channel is nothing but a PaRAM Set, used for Linking purpose specifically. The allocated PaRAM Set is returned in the resObj.resId value.
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
resObj.type = EDMA3_RM_RES_PARAM_SET;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 resObj.resId = EDMA3_RM_PARAM_ANY;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 result = EDMA3_RM_allocLogicalChannel (hRes, &resObj, NULL, NULL);
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Use Case 20: Free the previously allocated Link channel. It will free the PaRAM Set used for linking.
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
result = EDMA3_RM_freeLogicalChannel (hRes, &resObj);
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Use Case 21: Free the previously allocated logical DMA channel. It will also free the associated PaRAM Set and TCC.
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
resObj.type = EDMA3_RM_RES_DMA_CHANNEL;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 resObj.resId = dmaCh1Id;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 result = EDMA3_RM_freeLogicalChannel (hRes, &resObj);
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Use Case 22: Free the previously allocated logical QDMA channel. It will also free the associated PaRAM Set and TCC.
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
resObj.type = EDMA3_RM_RES_QDMA_CHANNEL;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 resObj.resId = qdmaChId;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 result = EDMA3_RM_freeLogicalChannel (hRes, &resObj);
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 1.\tab 
Close Resource Manager Instance
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Steps

\par {\pntext\pard\plain\ltrpar \s64 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s64\ql \fi-360\li1080\ri0\widctlpar\jclisttab\tx1080\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls3\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls3\adjustright\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result edma3Result = EDMA3_RM_SOK;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Unregister Interrupt Handlers first, if previously registered.
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Delete the semaphore created during RM Instance Opening.
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
edma3Result = edma3OsSemDelete (rmSemHandle);
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Close the EDMA3 RM Instance
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
edma3Result = EDMA3_RM_close (hRes, NULL);
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 1.\tab 
Delete Resource Manager Object
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Steps

\par {\pntext\pard\plain\ltrpar \s64 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s64\ql \fi-360\li1080\ri0\widctlpar\jclisttab\tx1080\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls3\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls3\adjustright\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result edma3Result = EDMA3_RM_SOK;
\par {\pntext\pard\plain\ltrpar \s64 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s64\ql \fi-360\li1080\ri0\widctlpar\jclisttab\tx1080\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls3\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls3\adjustright\rin0\lin1080\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int edmaInstanceId = 0;
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s72\ql \fi-360\li360\ri0\widctlpar\wrapdefault\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
edma3Result = EDMA3_RM_delete (edmaInstanceId, NULL);
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 Error Codes returned by the EDMA3 Resource Manager Layer 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Define Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_E_ALL_RES_NOT_AVAILABLE\:Edma3RMErrCode}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 Edma3RMErrCode\:EDMA3_RM_E_ALL_RES_NOT_AVAILABLE}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 #define EDMA3_RM_E_ALL_RES_NOT_AVAILABLE\~ (EDMA3_RM_E_BASE-7)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAABJ}{\*\bkmkend AAAAAAAABJ}No Resource of specified type is available 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Referenced by EDMA3_RM_allocResource().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_E_BASE\:Edma3RMErrCode}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3RMErrCode\:EDMA3_RM_E_BASE}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 #define EDMA3_RM_E_BASE\~
 (-155)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAABK}{\*\bkmkend AAAAAAAABK}Resource Manager Error Codes base define 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_E_CALLBACK_ALREADY_REGISTERED\:Edma3RMErrCode}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3RMErrCode\:EDMA3_RM_E_CALLBACK_ALREADY_REGISTERED}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
#define EDMA3_RM_E_CALLBACK_ALREADY_REGISTERED\~ (EDMA3_RM_E_BASE-11)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAABL}{\*\bkmkend AAAAAAAABL}Callback function already registered. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Referenced by EDMA3_RM_registerTccCb().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_E_FEATURE_UNSUPPORTED\:Edma3RMErrCode}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3RMErrCode\:EDMA3_RM_E_FEATURE_UNSUPPORTED}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
#define EDMA3_RM_E_FEATURE_UNSUPPORTED\~ (EDMA3_RM_E_BASE-13)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAABM}{\*\bkmkend AAAAAAAABM}Hardware feature NOT supported 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Referenced by EDMA3_RM_mapEdmaChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_E_INVALID_PARAM\:Edma3RMErrCode}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3RMErrCode\:EDMA3_RM_E_INVALID_PARAM}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
#define EDMA3_RM_E_INVALID_PARAM\~ (EDMA3_RM_E_BASE-3)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAABN}{\*\bkmkend AAAAAAAABN}Invalid Parameter passed to API 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Referenced by E
DMA3_RM_allocContiguousResource(), EDMA3_RM_allocLogicalChannel(), EDMA3_RM_allocResource(), EDMA3_RM_checkAndClearTcc(), EDMA3_RM_close(), EDMA3_RM_create(), EDMA3_RM_delete(), EDMA3_RM_freeContiguousResource(), EDMA3_RM_freeLogicalChannel(), EDMA3_RM_fr
e
eResource(), EDMA3_RM_getBaseAddress(), EDMA3_RM_getCCRegister(), EDMA3_RM_getGblConfigParams(), EDMA3_RM_getInstanceInitCfg(), EDMA3_RM_getPaRAM(), EDMA3_RM_getPaRAMPhyAddr(), EDMA3_RM_Ioctl(), EDMA3_RM_mapEdmaChannel(), EDMA3_RM_mapQdmaChannel(), EDMA3_
RM_open(), EDMA3_RM_registerTccCb(), EDMA3_RM_setCCRegister(), EDMA3_RM_setPaRAM(), EDMA3_RM_unregisterTccCb(), and EDMA3_RM_waitAndClearTcc().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_E_INVALID_STATE\:Edma3RMErrCode}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3RMErrCode\:EDMA3_RM_E_INVALID_STATE}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
#define EDMA3_RM_E_INVALID_STATE\~ (EDMA3_RM_E_BASE-8)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAABO}{\*\bkmkend AAAAAAAABO}Invalid State of EDMA3 RM Obj 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Referenced by EDMA3_RM_delete(), and EDMA3_RM_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_E_MAX_RM_INST_OPENED\:Edma3RMErrCode}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3RMErrCode\:EDMA3_RM_E_MAX_RM_INST_OPENED}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
#define EDMA3_RM_E_MAX_RM_INST_OPENED\~ (EDMA3_RM_E_BASE-9)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAABP}{\*\bkmkend AAAAAAAABP}Maximum no of Res Mgr Instances already Opened 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Referenced by EDMA3_RM_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_E_OBJ_NOT_CLOSED\:Edma3RMErrCode}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3RMErrCode\:EDMA3_RM_E_OBJ_NOT_CLOSED}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
#define EDMA3_RM_E_OBJ_NOT_CLOSED\~ (EDMA3_RM_E_BASE-1)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAABQ}{\*\bkmkend AAAAAAAABQ}Resource Manager Object Not Closed yet. So the object cannot be deleted. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Referenced by EDMA3_RM_delete().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_E_OBJ_NOT_DELETED\:Edma3RMErrCode}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3RMErrCode\:EDMA3_RM_E_OBJ_NOT_DELETED}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
#define EDMA3_RM_E_OBJ_NOT_DELETED\~ (EDMA3_RM_E_BASE)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAABR}{\*\bkmkend AAAAAAAABR}Resource Manager Object Not Deleted yet. So the object cannot be created. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Referenced by EDMA3_RM_create().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_E_OBJ_NOT_OPENED\:Edma3RMErrCode}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3RMErrCode\:EDMA3_RM_E_OBJ_NOT_OPENED}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
#define EDMA3_RM_E_OBJ_NOT_OPENED\~ (EDMA3_RM_E_BASE-2)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAABS}{\*\bkmkend AAAAAAAABS}Resource Manager Object Not Opened yet So the object cannot be closed. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Referenced by EDMA3_RM_close().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_E_RES_ALREADY_FREE\:Edma3RMErrCode}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3RMErrCode\:EDMA3_RM_E_RES_ALREADY_FREE}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
#define EDMA3_RM_E_RES_ALREADY_FREE\~ (EDMA3_RM_E_BASE-4)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAABT}{\*\bkmkend AAAAAAAABT}Resource requested for freeing is already free 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Referenced by EDMA3_RM_freeResource().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_E_RES_NOT_ALLOCATED\:Edma3RMErrCode}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3RMErrCode\:EDMA3_RM_E_RES_NOT_ALLOCATED}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
#define EDMA3_RM_E_RES_NOT_ALLOCATED\~ (EDMA3_RM_E_BASE-14)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAABU}{\*\bkmkend AAAAAAAABU}EDMA3 Resource NOT allocated 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Referenced by EDMA3_RM_mapEdmaChannel(), and EDMA3_RM_mapQdmaChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_E_RES_NOT_OWNED\:Edma3RMErrCode}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3RMErrCode\:EDMA3_RM_E_RES_NOT_OWNED}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
#define EDMA3_RM_E_RES_NOT_OWNED\~ (EDMA3_RM_E_BASE-5)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAABV}{\*\bkmkend AAAAAAAABV}Resource requested for allocation/freeing is not owned 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Referenced by EDMA3_RM_allocContiguousResource(), EDMA3_RM_allocResource(), and EDMA3_RM_freeResource().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_E_RM_MASTER_ALREADY_EXISTS\:Edma3RMErrCode}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3RMErrCode\:EDMA3_RM_E_RM_MASTER_ALREADY_EXISTS}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
#define EDMA3_RM_E_RM_MASTER_ALREADY_EXISTS\~ (EDMA3_RM_E_BASE-10)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAABW}{\*\bkmkend AAAAAAAABW}More than one Res Mgr Master Instance NOT supported. Only 1 master can exist. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Referenced by EDMA3_RM_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_E_SEMAPHORE\:Edma3RMErrCode}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3RMErrCode\:EDMA3_RM_E_SEMAPHORE}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
#define EDMA3_RM_E_SEMAPHORE\~ (EDMA3_RM_E_BASE-12)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAABX}{\*\bkmkend AAAAAAAABX}Semaphore related error 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_E_SPECIFIED_RES_NOT_AVAILABLE\:Edma3RMErrCode}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3RMErrCode\:EDMA3_RM_E_SPECIFIED_RES_NOT_AVAILABLE}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
#define EDMA3_RM_E_SPECIFIED_RES_NOT_AVAILABLE\~ (EDMA3_RM_E_BASE-6)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAABY}{\*\bkmkend AAAAAAAABY}Resource is not available 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Referenced by EDMA3_RM_allocContiguousResource(), and EDMA3_RM_allocResource().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3 Resources Management
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 \tcl2{\*\bkmkstart _Toc234758200}EDMA3 Resources Management{\*\bkmkend _Toc234758200}}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3 Resources Management}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAABZ}
{\*\bkmkend AAAAAAAABZ}Data Structures
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 struct }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_ParamentryRegs}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 EDMA3 PaRAM Set. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 struct }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_PaRAMRegs}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 EDMA3 PaRAM Set in User Configurable format. 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Defines
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }
{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_DMA_CHANNEL_ANY}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 \~ (1011u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_QDMA_CHANNEL_ANY}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 \~ (1012u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_TCC_ANY}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 \~ (1013u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_PARAM_ANY}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 \~ (1014u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_CH_NO_PARAM_MAP}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 \~ (1015u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_CH_NO_TCC_MAP}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 \~ (1016u)
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Enumerations
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 enum }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  \{ }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_0}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
 =  0, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_1}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_2}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_3}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_4}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_5}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_6}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_7}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_8}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_9}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_10
}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_11}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CH
ANNEL_EVENT_12}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_13}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 
EDMA3_RM_HW_CHANNEL_EVENT_14}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_15}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_16}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_17}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_18}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_19}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 
\ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_20}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_21}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_22}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_23}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_24}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_25}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_26}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_27}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_28}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_29}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_30}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_31}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_32}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 
EDMA3_RM_HW_CHANNEL_EVENT_33}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_34}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_35}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_36}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_37}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_38}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 
\ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_39}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_40}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_41}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_42}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_43}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_44}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_45}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_46}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_47}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_48}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_49}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_50}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_51}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 
EDMA3_RM_HW_CHANNEL_EVENT_52}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_53}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_54}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_55}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_56}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_57}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 
\ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_58}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_59}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_60}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_61}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_62}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_63}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348  \}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 
DMA Channels assigned to different Hardware Events. They should be used while requesting a specific DMA channel. One possible usage is to maintain a SoC specific file, which will contain the mapping of these ha
rdware events to the respective peripherals for better understanding and lesser probability of errors. Also, if any event associated with a particular peripheral gets changed, only that SoC specific file needs to be changed. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 enum }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_QdmaTrigWord}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  \{ }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_QDMA_TRIG_OPT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  =  0, }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_QDMA_TRIG_SRC}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  =  1, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_QDMA_TRIG_ACNT_BCNT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
 =  2, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_QDMA_TRIG_DST}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  =  3, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_QDMA_TRIG_SRC_DST_BIDX}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348  =  4, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_QDMA_TRIG_LINK_BCNTRLD}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  =  5, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_QDMA_TRIG_SRC_DST_CIDX}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  =  6, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_QDMA_TRIG_CCNT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  =  7, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 
EDMA3_RM_QDMA_TRIG_DEFAULT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  =  7 \}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 QDMA Trigger Word. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 enum }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_Cntrlr_PhyAddr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  \{ }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_CC_PHY_ADDR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  =  0, }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_TC0_PHY_ADDR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_TC1_PHY_ADDR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_TC2_PHY_ADDR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_TC3_PHY_ADDR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_TC4_PHY_ADDR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_TC5_PHY_ADDR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_TC6_PHY_ADDR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_TC7_PHY_ADDR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  \}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 CC/TC Physical Address. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 enum }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_IoctlCmd}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  \{ }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_IOCTL_MIN_IOCTL}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  =  0, }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_IOCTL_SET_PARAM_CLEAR_OPTION}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_IOCTL_GET_PARAM_CLEAR_OPTION}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_IOCTL_SET_GBL_REG_MODIFY_OPTION}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 
EDMA3_RM_IOCTL_GET_GBL_REG_MODIFY_OPTION}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_IOCTL_MAX_IOCTL}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  \}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 EDMA3 Resource Manager IOCTL commands. 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Functions
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_allocResource}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  (EDMA3_RM_Handle hEdmaResMgr, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_ResDesc}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348  *resObj)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 This API is used to allocate specified EDMA3 Resources like DMA/QDMA channel, PaRAM Set or TCC. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_freeResource}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  (EDMA3_RM_Handle hEdmaResMgr, const }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_ResDesc}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348  *resObj)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 This API is used to free previously allocated EDMA3 Resources like DMA/QDMA channel, PaRAM Set or TCC. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_allocContiguousResource}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  (EDMA3_RM_Handle hEdmaResMgr, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_ResDesc}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  *firstResIdObj, unsigned int numResources)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Allocate a contiguous region of specified EDMA3 Resource like DMA channel, QDMA channel, PaRAM Set or TCC. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_freeContiguousResource}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  (EDMA3_RM_Handle hEdmaResMgr, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_ResDesc}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  *firstResIdObj, unsigned int numResources)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Free a contiguous region of specified EDMA3 Resource like DMA channel, QDMA channel, PaRAM Set or TCC, previously allocated. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_allocLogicalChannel}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  (EDMA3_RM_Handle hEdmaResMgr, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_ResDesc}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  *lChObj, unsigned int *pParam, unsigned int *pTcc)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Request a DMA/QDMA/Link channel. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_freeLogicalChannel}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  (EDMA3_RM_Handle hEdmaResMgr, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_ResDesc}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348  *lChObj)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 This API is used to free the specified channel (DMA/QDMA/Link) and its associated resources (PaRAM Set, TCC etc). 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_mapEdmaChannel}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  (EDMA3_RM_Handle hEdmaResMgr, unsigned int channelId, unsigned int paRAMId)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Bind the resources DMA Channel and PaRAM Set. Both the DMA channel and the PaRAM set should be previously allocated. If they are not, this API will result in error. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_mapQdmaChannel}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  (EDMA3_RM_Handle hEdmaResMgr, unsigned int channelId, unsigned int paRAMId, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid8541348 EDMA3_RM_QdmaTrigWord}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  trigWord)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Bind the resources QDMA Channel and PaRAM Set. Also, Set the trigger word for the QDMA channel. Both the QDMA channel and the PaRAM set should be previously allocated. If they are not, 
this API will result in error. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_setCCRegister}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  (EDMA3_RM_Handle hEdmaResMgr, unsigned int regOffset, unsigned int newRegValue)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Set the Channel Controller (CC) Register value. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_getCCRegister}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  (EDMA3_RM_Handle hEdmaResMgr, unsigned int regOffset, unsigned int *regValue)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Get the Channel Controller (CC) Register value. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_waitAndClearTcc}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  (EDMA3_RM_Handle hEdmaResMgr, unsigned int tccNo)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Wait for a transfer completion interrupt to occur and clear it. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_checkAndClearTcc}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  (EDMA3_RM_Handle hEdmaResMgr, unsigned int tccNo, unsigned short *tccStatus)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Returns the status of a previously initiated transfer. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_setPaRAM}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  (EDMA3_RM_Handle hEdmaResMgr, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_ResDesc}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348  *lChObj, const }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_PaRAMRegs}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  *newPaRAM)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Copy the user specified PaRAM Set onto the PaRAM Set associated with the logical channel (DMA/QDMA/Link). 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_getPaRAM}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  (EDMA3_RM_Handle hEdmaResMgr, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_ResDesc}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348  *lChObj, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_PaRAMRegs}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  *currPaRAM)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Retrieve existing PaRAM set associated with specified logical channel (DMA/QDMA/Link). 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_getPaRAMPhyAddr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  (EDMA3_RM_Handle hEdmaResMgr, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_ResDesc}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348  *lChObj, unsigned int *paramPhyAddr)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Get the PaRAM Set Physical Address associated with a logical channel. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_getBaseAddress}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  (EDMA3_RM_Handle hEdmaResMgr, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_Cntrlr_PhyAddr}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  controllerId, unsigned int *phyAddress)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Get the Channel Controller or Transfer Controller (n) Physical Address. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_getGblConfigParams}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  (unsigned int phyCtrllerInstId, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_GblConfigParams}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  *gblCfgParams)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Get the SoC specific configuration structure for the EDMA3 Hardware. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDM
A3_RM_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_getInstanceInitCfg}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  (EDMA3_RM_Handle hEdmaResMgr, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_InstanceInitConfig}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  *instanceInitConfig)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Get the RM Instance specific configuration structure for different EDMA3 resources' usage (owned resources, reserved resources etc). 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 ED
MA3_RM_Result }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_Ioctl}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  (EDMA3_RM_Handle hEdmaResMgr, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_IoctlCmd}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348  cmd, void *cmdArg, void *param)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 EDMA3 Resource Manager IOCTL. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 Resource Management part of the EDMA3 Resource Manager. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Define Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_CH_NO_PARAM_MAP\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 Edma3ResMgr\:EDMA3_RM_CH_NO_PARAM_MAP}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
#define EDMA3_RM_CH_NO_PARAM_MAP\~ (1015u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAACA}{\*\bkmkend AAAAAAAACA}This define is used to specify that a DMA channel is NOT tied to any PaRAM Set and hence any available PaRAM Set could be u
sed for that DMA channel. It could be used in dmaChannelPaRAMMap [EDMA3_MAX_DMA_CH], in global configuration structure }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_GblConfigParams}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 .
\par This value should mandatorily be used to mark DMA channels with no initial mapping to specific PaRAM Sets. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Referenced by EDMA3_RM_allocLogicalChannel(), and EDMA3_RM_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_CH_NO_TCC_MAP\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_CH_NO_TCC_MAP}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
#define EDMA3_RM_CH_NO_TCC_MAP\~ (1016u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAACB}{\*\bkmkend AAAAAAAACB}This define is used to specify that the DMA/QDM
A channel is not tied to any TCC and hence any available TCC could be used for that DMA/QDMA channel. It could be used in dmaChannelTccMap [EDMA3_MAX_DMA_CH], in global configuration structure }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 
EDMA3_RM_GblConfigParams}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 .
\par This value should mandatorily be used to mark DMA channels with no initial mapping to specific TCCs. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Referenced by EDMA3_RM_allocLogicalChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_DMA_CHANNEL_ANY\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_DMA_CHANNEL_ANY}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
#define EDMA3_RM_DMA_CHANNEL_ANY\~ (1011u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAACC}{\*\bkmkend AAAAAAAACC}
Used to specify any available DMA Channel while requesting one. Used in the API EDMA3_RM_allocLogicalChannel (). DMA channel from the pool of (owned && non_reserved && available_right_now) DMA channels will be chosen and returned. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Referenced by EDMA3_RM_allocLogicalChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_PARAM_ANY\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_PARAM_ANY}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
#define EDMA3_RM_PARAM_ANY\~ (1014u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAACD}{\*\bkmkend AAAAAAAACD}Used to specify any available PaRAM Set while requesting one. Used in the API }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_allocLogicalChannel()}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , for both DMA/QDMA and Link channels. PaRAM Set from the pool of (owned && non_reserved && available_right_now) PaRAM Sets will be chosen and returned. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Referenced by EDMA3_RM_allocLogicalChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_QDMA_CHANNEL_ANY\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_QDMA_CHANNEL_ANY}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
#define EDMA3_RM_QDMA_CHANNEL_ANY\~ (1012u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAACE}{\*\bkmkend AAAAAAAACE}Used to specify any available QDMA Channel while requesting one. Used in the API }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 
EDMA3_RM_allocLogicalChannel()}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 . QDMA channel from the pool of (owned && non_reserved && available_right_now) QDMA channels will be chosen and returned. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Referenced by EDMA3_RM_allocLogicalChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_TCC_ANY\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_TCC_ANY}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 #define EDMA3_RM_TCC_ANY\~
 (1013u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAACF}{\*\bkmkend AAAAAAAACF}Used to specify any available TCC while requesting one. Used in the API }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_allocLogicalChannel()}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , for both DMA and QDMA channels. TCC from the pool of (owned && non_reserved && available_right_now) TCCs will be chosen and returned. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Referenced by EDMA3_RM_allocLogicalChannel().
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\f1\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Enumeration Type Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_Cntrlr_PhyAddr\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 Edma3ResMgr\:EDMA3_RM_Cntrlr_PhyAddr}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
enum EDMA3_RM_Cntrlr_PhyAddr
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAACG}{\*\bkmkend AAAAAAAACG}CC/TC Physical Address. 
\par Use this enum to get the physical address of the Channel Controller or the Transfer Controller. The address returned could be used by the advanced usres to set/get some specific registers direclty. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 Enumerator: }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_CC_PHY_ADDR\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_CC_PHY_ADDR}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_CC_PHY_ADDR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAACH}{\*\bkmkend AAAAAAAACH}  Channel Controller Physical Address 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_TC0_PHY_ADDR\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_TC0_PHY_ADDR}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_TC0_PHY_ADDR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAACI}{\*\bkmkend AAAAAAAACI}  Transfer Controller 0 Physical Address 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_TC1_PHY_ADDR\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_TC1_PHY_ADDR}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_TC1_PHY_ADDR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAACJ}{\*\bkmkend AAAAAAAACJ}  Transfer Controller 1 Physical Address 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_TC2_PHY_ADDR\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_TC2_PHY_ADDR}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_TC2_PHY_ADDR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAACK}{\*\bkmkend AAAAAAAACK}  Transfer Controller 2 Physical Address 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_TC3_PHY_ADDR\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_TC3_PHY_ADDR}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_TC3_PHY_ADDR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAACL}{\*\bkmkend AAAAAAAACL}  Transfer Controller 3 Physical Address 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_TC4_PHY_ADDR\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_TC4_PHY_ADDR}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_TC4_PHY_ADDR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAACM}{\*\bkmkend AAAAAAAACM}  Transfer Controller 4 Physical Address 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_TC5_PHY_ADDR\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_TC5_PHY_ADDR}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_TC5_PHY_ADDR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAACN}{\*\bkmkend AAAAAAAACN}  Transfer Controller 5 Physical Address 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_TC6_PHY_ADDR\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_TC6_PHY_ADDR}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_TC6_PHY_ADDR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAACO}{\*\bkmkend AAAAAAAACO}  Transfer Controller 6 Physical Address 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_TC7_PHY_ADDR\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_TC7_PHY_ADDR}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_TC7_PHY_ADDR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAACP}{\*\bkmkend AAAAAAAACP}  Transfer Controller 7 Physical Address 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 enum EDMA3_RM_
HW_CHANNEL_EVENT
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAACQ}{\*\bkmkend AAAAAAAACQ}
DMA Channels assigned to different Hardware Events. They should be used while requesting a specific DMA channel. One possible usage is to maintain a SoC specific file, which will contain the mapping of these hardware ev
ents to the respective peripherals for better understanding and lesser probability of errors. Also, if any event associated with a particular peripheral gets changed, only that SoC specific file needs to be changed. 
\par for eg, the sample SoC specific file "soc.h" can have these defines:
\par define EDMA3_RM_HW_CHANNEL_MCBSP_TX EDMA3_RM_HW_CHANNEL_EVENT_2 define EDMA3_RM_HW_CHANNEL_MCBSP_RX EDMA3_RM_HW_CHANNEL_EVENT_3
\par These defines will be used by the MCBSP driver. The same event EDMA3_RM_HW_CHANNEL_EVENT_2/3 could be mapped to some other peripheral also. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 Enumerator: }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_0\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_0}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_0}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAACR}{\*\bkmkend AAAAAAAACR}  Channel assigned to EDMA3 Event 0 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_1\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_1}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_1}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAACS}{\*\bkmkend AAAAAAAACS}  Channel assigned to EDMA3 Event 1 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_2\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_2}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_2}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAACT}{\*\bkmkend AAAAAAAACT}  Channel assigned to EDMA3 Event 2 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_3\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_3}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_3}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAACU}{\*\bkmkend AAAAAAAACU}  Channel assigned to EDMA3 Event 3 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_4\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_4}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_4}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAACV}{\*\bkmkend AAAAAAAACV}  Channel assigned to EDMA3 Event 4 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_5\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_5}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_5}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAACW}{\*\bkmkend AAAAAAAACW}  Channel assigned to EDMA3 Event 5 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_6\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_6}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_6}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAACX}{\*\bkmkend AAAAAAAACX}  Channel assigned to EDMA3 Event 6 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_7\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_7}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_7}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAACY}{\*\bkmkend AAAAAAAACY}  Channel assigned to EDMA3 Event 7 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_8\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_8}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_8}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAACZ}{\*\bkmkend AAAAAAAACZ}  Channel assigned to EDMA3 Event 8 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_9\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_9}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_9}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAADA}{\*\bkmkend AAAAAAAADA}  Channel assigned to EDMA3 Event 9 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_10\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_10}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_10}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAADB}{\*\bkmkend AAAAAAAADB}  Channel assigned to EDMA3 Event 10 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_11\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_11}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_11}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAADC}{\*\bkmkend AAAAAAAADC}  Channel assigned to EDMA3 Event 11 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_12\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_12}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_12}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAADD}{\*\bkmkend AAAAAAAADD}  Channel assigned to EDMA3 Event 12 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_13\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_13}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_13}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAADE}{\*\bkmkend AAAAAAAADE}  Channel assigned to EDMA3 Event 13 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_14\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_14}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_14}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAADF}{\*\bkmkend AAAAAAAADF}  Channel assigned to EDMA3 Event 14 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_15\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_15}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_15}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAADG}{\*\bkmkend AAAAAAAADG}  Channel assigned to EDMA3 Event 15 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_16\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_16}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_16}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAADH}{\*\bkmkend AAAAAAAADH}  Channel assigned to EDMA3 Event 16 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_17\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_17}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_17}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAADI}{\*\bkmkend AAAAAAAADI}  Channel assigned to EDMA3 Event 17 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_18\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_18}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_18}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAADJ}{\*\bkmkend AAAAAAAADJ}  Channel assigned to EDMA3 Event 18 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_19\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_19}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_19}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAADK}{\*\bkmkend AAAAAAAADK}  Channel assigned to EDMA3 Event 19 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_20\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_20}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_20}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAADL}{\*\bkmkend AAAAAAAADL}  Channel assigned to EDMA3 Event 20 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_21\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_21}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_21}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAADM}{\*\bkmkend AAAAAAAADM}  Channel assigned to EDMA3 Event 21 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_22\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_22}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_22}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAADN}{\*\bkmkend AAAAAAAADN}  Channel assigned to EDMA3 Event 22 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_23\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_23}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_23}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAADO}{\*\bkmkend AAAAAAAADO}  Channel assigned to EDMA3 Event 23 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_24\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_24}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_24}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAADP}{\*\bkmkend AAAAAAAADP}  Channel assigned to EDMA3 Event 24 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_25\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_25}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_25}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAADQ}{\*\bkmkend AAAAAAAADQ}  Channel assigned to EDMA3 Event 25 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_26\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_26}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_26}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAADR}{\*\bkmkend AAAAAAAADR}  Channel assigned to EDMA3 Event 26 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_27\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_27}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_27}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAADS}{\*\bkmkend AAAAAAAADS}  Channel assigned to EDMA3 Event 27 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_28\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_28}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_28}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAADT}{\*\bkmkend AAAAAAAADT}  Channel assigned to EDMA3 Event 28 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_29\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_29}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_29}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAADU}{\*\bkmkend AAAAAAAADU}  Channel assigned to EDMA3 Event 29 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_30\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_30}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_30}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAADV}{\*\bkmkend AAAAAAAADV}  Channel assigned to EDMA3 Event 30 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_31\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_31}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_31}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAADW}{\*\bkmkend AAAAAAAADW}  Channel assigned to EDMA3 Event 31 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_32\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_32}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_32}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAADX}{\*\bkmkend AAAAAAAADX}  Channel assigned to EDMA3 Event 32 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_33\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_33}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_33}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAADY}{\*\bkmkend AAAAAAAADY}  Channel assigned to EDMA3 Event 33 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_34\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_34}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_34}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAADZ}{\*\bkmkend AAAAAAAADZ}  Channel assigned to EDMA3 Event 34 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_35\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_35}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_35}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAEA}{\*\bkmkend AAAAAAAAEA}  Channel assigned to EDMA3 Event 35 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_36\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_36}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_36}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAEB}{\*\bkmkend AAAAAAAAEB}  Channel assigned to EDMA3 Event 36 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_37\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_37}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_37}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAEC}{\*\bkmkend AAAAAAAAEC}  Channel assigned to EDMA3 Event 37 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_38\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_38}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_38}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAED}{\*\bkmkend AAAAAAAAED}  Channel assigned to EDMA3 Event 38 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_39\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_39}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_39}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAEE}{\*\bkmkend AAAAAAAAEE}  Channel assigned to EDMA3 Event 39 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_40\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_40}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_40}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAEF}{\*\bkmkend AAAAAAAAEF}  Channel assigned to EDMA3 Event 40 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_41\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_41}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_41}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAEG}{\*\bkmkend AAAAAAAAEG}  Channel assigned to EDMA3 Event 41 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_42\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_42}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_42}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAEH}{\*\bkmkend AAAAAAAAEH}  Channel assigned to EDMA3 Event 42 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_43\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_43}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_43}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAEI}{\*\bkmkend AAAAAAAAEI}  Channel assigned to EDMA3 Event 43 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_44\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_44}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_44}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAEJ}{\*\bkmkend AAAAAAAAEJ}  Channel assigned to EDMA3 Event 44 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_45\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_45}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_45}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAEK}{\*\bkmkend AAAAAAAAEK}  Channel assigned to EDMA3 Event 45 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_46\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_46}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_46}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAEL}{\*\bkmkend AAAAAAAAEL}  Channel assigned to EDMA3 Event 46 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_47\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_47}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_47}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAEM}{\*\bkmkend AAAAAAAAEM}  Channel assigned to EDMA3 Event 47 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_48\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_48}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_48}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAEN}{\*\bkmkend AAAAAAAAEN}  Channel assigned to EDMA3 Event 48 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_49\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_49}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_49}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAEO}{\*\bkmkend AAAAAAAAEO}  Channel assigned to EDMA3 Event 49 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_50\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_50}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_50}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAEP}{\*\bkmkend AAAAAAAAEP}  Channel assigned to EDMA3 Event 50 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_51\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_51}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_51}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAEQ}{\*\bkmkend AAAAAAAAEQ}  Channel assigned to EDMA3 Event 51 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_52\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_52}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_52}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAER}{\*\bkmkend AAAAAAAAER}  Channel assigned to EDMA3 Event 52 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_53\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_53}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_53}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAES}{\*\bkmkend AAAAAAAAES}  Channel assigned to EDMA3 Event 53 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_54\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_54}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_54}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAET}{\*\bkmkend AAAAAAAAET}  Channel assigned to EDMA3 Event 54 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_55\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_55}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_55}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAEU}{\*\bkmkend AAAAAAAAEU}  Channel assigned to EDMA3 Event 55 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_56\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_56}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_56}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAEV}{\*\bkmkend AAAAAAAAEV}  Channel assigned to EDMA3 Event 56 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_57\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_57}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_57}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAEW}{\*\bkmkend AAAAAAAAEW}  Channel assigned to EDMA3 Event 57 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_58\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_58}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_58}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAEX}{\*\bkmkend AAAAAAAAEX}  Channel assigned to EDMA3 Event 58 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_59\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_59}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_59}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAEY}{\*\bkmkend AAAAAAAAEY}  Channel assigned to EDMA3 Event 59 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_60\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_60}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_60}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAEZ}{\*\bkmkend AAAAAAAAEZ}  Channel assigned to EDMA3 Event 60 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_61\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_61}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_61}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAFA}{\*\bkmkend AAAAAAAAFA}  Channel assigned to EDMA3 Event 61 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_62\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_62}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_62}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAFB}{\*\bkmkend AAAAAAAAFB}  Channel assigned to EDMA3 Event 62 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_63\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_HW_CHANNEL_EVENT_63}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_63}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAFC}{\*\bkmkend AAAAAAAAFC}  Channel assigned to EDMA3 Event 63 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_IoctlCmd\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_IoctlCmd}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 enum EDMA3_RM_IoctlCmd

\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAFD}{\*\bkmkend AAAAAAAAFD}EDMA3 Resource Manager IOCTL commands. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 
\par Enumerator: }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_IOCTL_SET_PARAM_CLEAR_OPTION\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_IOCTL_SET_PARAM_CLEAR_OPTION}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_IOCTL_SET_PARAM_CLEAR_OPTION}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAFE}{\*\bkmkend AAAAAAAAFE}
  PaRAM Sets will be cleared OR will not be cleared during allocation, depending upon this option.
\par For e.g., To clear the PaRAM Sets during allocation, cmdArg = (void *)1;
\par To NOT clear the PaRAM Sets during allocation, cmdArg = (void *)0;
\par For all other values, it will return error.
\par By default, PaRAM Sets will be cleared during allocation.
\par Note: Since this enum can change the behavior how the resources are initialized during their allocation, user is adviced to not use this command while allocating the resources. User should first change the behavior of resources' initialization and then sh
ould use start allocating resources. 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_IOCTL_GET_PARAM_CLEAR_OPTION\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_IOCTL_GET_PARAM_CLEAR_OPTION}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_IOCTL_GET_PARAM_CLEAR_OPTION}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAFF}{\*\bkmkend AAAAAAAAFF}
  To check whether PaRAM Sets will be cleared or not during allocation. If the value read is '1', it means that PaRAM Sets are getting cleared during allocation. If the value read is '0', it means that PaRAM Sets are NOT getting cleared during allocation.

\par For e.g., unsigned int *isParamClearingDone = (unsigned int *)cmdArg; (*isParamClearingDone) = paramClearingRequired; 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_IOCTL_SET_GBL_REG_MODIFY_OPTION\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec 
}\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_IOCTL_SET_GBL_REG_MODIFY_OPTION}}}
\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_IOCTL_SET_GBL_REG_MODIFY_OPTION}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAFG}{\*\bkmkend AAAAAAAAFG}  Global 
EDMA3 registers (DCHMAP/QCHMAP) and PaRAM Sets will be modified OR will not be modified during EDMA3_RM_allocLogicalChannel (), depending upon this option.
\par For e.g., To modify the Registers or PaRAM Sets during allocation, cmdArg = (void *)1;
\par To NOT modify the Registers or PaRAM Sets during allocation, cmdArg = (void *)0;
\par For all other values, it will return error.
\par By default, Registers or PaRAM Sets will be programmed during allocation.
\par Note: Since this enum can change the behavior how the resources are in
itialized during their allocation, user is adviced to not use this command while allocating the resources. User should first change the behavior of resources' initialization and then should use start allocating resources. 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_IOCTL_GET_GBL_REG_MODIFY_OPTION\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec 
}\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_IOCTL_GET_GBL_REG_MODIFY_OPTION}}}
\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_IOCTL_GET_GBL_REG_MODIFY_OPTION}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAFH}{\*\bkmkend AAAAAAAAFH}
  To check whether Global EDMA3 registers (DCHMAP/QCHMAP) and PaRAM Sets will be programmed or not during alloc
ation (EDMA3_RM_allocLogicalChannel ()). If the value read is '1', it means that the registers/PaRAMs are getting programmed during allocation. If the value read is '0', it means that the registers/PaRAMs are NOT getting programmed during allocation.

\par For e.g., unsigned int *isParamClearingDone = (unsigned int *)cmdArg; (*isParamClearingDone) = paramClearingRequired; 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_QdmaTrigWord\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_QdmaTrigWord}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
enum EDMA3_RM_QdmaTrigWord
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAFI}{\*\bkmkend AAAAAAAAFI}QDMA Trigger Word. 
\par Use this enum to set the QDMA trigger word to any of the 8 DWords(unsigned int) within a Parameter RAM set 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 Enumerator: }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_QDMA_TRIG_OPT\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_QDMA_TRIG_OPT}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_QDMA_TRIG_OPT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAFJ}{\*\bkmkend AAAAAAAAFJ}  Set 
the OPT field (Offset Address 0h Bytes) as the QDMA trigger word 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_QDMA_TRIG_SRC\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_QDMA_TRIG_SRC}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_QDMA_TRIG_SRC}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAFK}{\*\bkmkend AAAAAAAAFK}
  Set the SRC field (Offset Address 4h Bytes) as the QDMA trigger word 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_QDMA_TRIG_ACNT_BCNT\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_QDMA_TRIG_ACNT_BCNT}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_QDMA_TRIG_ACNT_BCNT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAFL}{\*\bkmkend AAAAAAAAFL}
  Set the (ACNT + BCNT) field (Offset Address 8h Bytes) as the QDMA trigger word 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_QDMA_TRIG_DST\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_QDMA_TRIG_DST}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_QDMA_TRIG_DST}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAFM}{\*\bkmkend AAAAAAAAFM}
  Set the DST field (Offset Address Ch Bytes) as the QDMA trigger word 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_QDMA_TRIG_SRC_DST_BIDX\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_QDMA_TRIG_SRC_DST_BIDX}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_QDMA_TRIG_SRC_DST_BIDX}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAFN}{\*\bkmkend AAAAAAAAFN}
  Set the (SRCBIDX + DSTBIDX) field (Offset Address 10h Bytes) as the QDMA trigger word 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_QDMA_TRIG_LINK_BCNTRLD\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_QDMA_TRIG_LINK_BCNTRLD}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_QDMA_TRIG_LINK_BCNTRLD}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAFO}{\*\bkmkend AAAAAAAAFO}
  Set the (LINK + BCNTRLD) field (Offset Address 14h Bytes) as the QDMA trigger word 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_QDMA_TRIG_SRC_DST_CIDX\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_QDMA_TRIG_SRC_DST_CIDX}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_QDMA_TRIG_SRC_DST_CIDX}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAFP}{\*\bkmkend AAAAAAAAFP}
  Set the (SRCCIDX + DSTCIDX) field (Offset Address 18h Bytes) as the QDMA trigger word 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_QDMA_TRIG_CCNT\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_QDMA_TRIG_CCNT}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_QDMA_TRIG_CCNT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAFQ}{\*\bkmkend AAAAAAAAFQ}  Set the 
(CCNT + RSVD) field (Offset Address 1Ch Bytes) as the QDMA trigger word 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_QDMA_TRIG_DEFAULT\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_QDMA_TRIG_DEFAULT}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_QDMA_TRIG_DEFAULT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAFR}{\*\bkmkend AAAAAAAAFR}  Default Trigger Word 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\f1\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Function Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_allocContiguousResource\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 Edma3ResMgr\:EDMA3_RM_allocContiguousResource}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result EDMA3_RM_allocContiguousResource (EDMA3_RM_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   EDMA3_RM_ResDesc * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 
firstResIdObj}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 numResources}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAFS}{\*\bkmkend AAAAAAAAFS}Allocate a contiguous region of specified EDMA3 Resource like DMA channel, QDMA channel, PaRAM Set or TCC. 
\par This API is used to allocate a contiguous region of specified EDMA3 Resources like DMA channel, QDMA channel, PaRAM Set or TCC.
\par User can specify a particular resource Id to start with and go up to the number of resources requested. The specific resource id to start from could be passed in 'firstResIdObject->resId' and the number of resources requested in 'numResources'.
\par User can also request ANY available resource(s) of the type 'firstResIdObject->type' by specifying 'firstResIdObject->resId' as EDMA3_RM_RES_ANY.
\par ANY types of resources are those resources when user doesn't care about the actual resource allocated; user just wants a 
resource of the type specified. One use-case is to perform memory-to-memory data transfer operation. This operation can be performed using any available DMA or QDMA channel. User doesn't need any specific channel for the same.
\par To allocate specific contiguous resources, first this API checks whether those requested resources are OWNED by the Resource Manager instance. Then it checks the current availability of those resources.
\par To allocate ANY available contiguous resources, this API tries to allocate resources from the pool of (owned && non_reserved && available_right_now) resources.
\par After allocating DMA/QDMA channels or TCCs, the same resources are enabled in the shadow region specific register (DRAE/DRAEH/QRAE). Allocated PaRAM Sets are initialized to NULL before this API returns.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Handle to the previously opened Resource Manager Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 firstResIdObj}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Handle to the first resource descriptor object, which needs to be allocated. firstResIdObject->resId could be a valid resou
rce id in case user wants to allocate specific resources OR it could be EDMA3_RM_RES_ANY in case user wants only the required number of resources and doesn't care about which resources were allocated. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 numResources}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Number of contiguous resources user wants to allocate.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_SOK or EDMA3_RM Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 This function acquires a RM Instance specific semaphore to prevent simultaneous access to the global pool of resources. It is re-entrant, but should not be called from the user callback function (ISR context). 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Take the instance specific semaphore, to prevent simultaneous access to the shared resources.
\par Enable the DMA channel in the DRAE registers also.
\par Enable the DMA channel in the DRAEH registers also.
\par Enable the QDMA channel in the QRAE register also.
\par Enable the Interrupt channel in the DRAE/DRAEH registers also. Also, If the region id coming from this RM instance is same as the Master RM Instance's region id, only then we will be getting the interrupts on the same side. So save the TCC
 in the allocatedTCCs[] array.
\par Also, make the actual PARAM Set NULL, checking the flag whether it is required or not.
\par Take the instance specific semaphore, to prevent simultaneous access to the shared resources.
\par We have to search three different arrays, namely ownedResoures, avlblResources and resvdResources, to find the 'common' contiguous resources. For this, take an 'AND' of all three arrays in one single array and use your algorithm on that array.
\par Try to allocate 'numResources' contiguous resources of type RES_ANY.
\par If result != EDMA3_RM_SOK, resource allocation failed. Else resources successfully allocated.
\par Check the Resource Allocation Result 'result' first. If Resource Allocation has resulted in an error, return it (having more priority than semResult. Else, return semResult.
\par Resource Allocation successful, return semResult for returning semaphore.
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 References EDMA3_RM_Instance::avlblDmaChannels, EDMA3_RM_Instance::avlblPaRAMSets, EDMA3_RM_Instance::avlblQdmaCh
annels, EDMA3_RM_Instance::avlblTccs, EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_E_RES_NOT_OWNED, EDMA3_RM_E_SPECIFIED_RES_NOT_AVAILABLE, EDMA3_RM_RES_ANY, EDMA3_RM_RES_DMA_CHANNEL, EDMA3_RM_RES_PARAM_SET, EDMA3_RM_RES_QDMA_CHANNEL, EDMA3_RM_RES_TCC, EDMA3_RM_Obj
:
:gblCfgParams, EDMA3_RM_GblConfigParams::globalRegs, EDMA3_RM_Instance::initParam, EDMA3_RM_GblConfigParams::numDmaChannels, EDMA3_RM_GblConfigParams::numPaRAMSets, EDMA3_RM_GblConfigParams::numQdmaChannels, EDMA3_RM_GblConfigParams::numTccs, EDMA3_RM_Ins
t
anceInitConfig::ownDmaChannels, EDMA3_RM_InstanceInitConfig::ownPaRAMSets, EDMA3_RM_InstanceInitConfig::ownQdmaChannels, EDMA3_RM_InstanceInitConfig::ownTccs, EDMA3_RM_Instance::paramInitRequired, EDMA3_RM_Instance::pResMgrObjHandle, EDMA3_RM_Param::regio
n
Id, EDMA3_RM_ResDesc::resId, EDMA3_RM_InstanceInitConfig::resvdDmaChannels, EDMA3_RM_InstanceInitConfig::resvdPaRAMSets, EDMA3_RM_InstanceInitConfig::resvdQdmaChannels, EDMA3_RM_InstanceInitConfig::resvdTccs, EDMA3_RM_Param::rmInstInitConfig, EDMA3_RM_Par
am::rmSemHandle, EDMA3_RM_Instance::shadowRegs, and EDMA3_RM_ResDesc::type.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_allocLogicalChannel\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_allocLogicalChannel}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result EDMA3_RM_allocLogicalChannel (EDMA3_RM_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   EDMA3_RM_ResDesc * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 lChObj}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   unsigned int * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 pParam}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   unsigned int * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 pTcc}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAFT}{\*\bkmkend AAAAAAAAFT}Request a DMA/QDMA/Link channel. 
\par This API is used to allocate a logical channel (DMA/QDMA/Link) along with the associated resources. For DMA and QDMA channels, TCC and PaRAM Set are also allocated along with the requested channel. For Link channel, ONLY a PaRAM Set is allocated.
\par Note: To free the logical channel allocated by this API, user should call EDMA3_RM_freeLogicalChannel () ONLY to de-allocate all the allocated resources and remove certain mappings.
\par User can request a specific logical channel by passing the channel id in 'lChObj->resId' and channel type in 'lChObj->type'. Note that the channel id is the same as the actual resource id. For e.g. in the case of QDMA ch
annels, valid channel ids are from 0 to 7 only.
\par User can also request ANY available logical channel of the type 'lChObj->type' by specifying 'lChObj->resId' as: a) EDMA3_RM_DMA_CHANNEL_ANY: For DMA channels b) EDMA3_RM_QDMA_CHANNEL_ANY: For QDMA channels, 
and c) EDMA3_RM_PARAM_ANY: For Link channels. Normally user should use this value to request link channels (PaRAM Sets used for linking purpose only), unless he wants to use some specific link channels (PaRAM Sets) which is also allowed.
\par This API internally uses EDMA3_RM_allocResource () to allocate the desired resources (DMA/QDMA channel, PaRAM Set and TCC).
\par For DMA/QDMA channels, after allocating all the EDMA3 resources, this API sets the TCC field of the OPT PaRAM Word with the allocated TCC.
\par For DMA channel, it also sets the DCHMAP register, if required.
\par For QDMA channel, it sets the QCHMAP register and CCNT as trigger word and enables the QDMA channel by writing to the QEESR register.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Handle to the previously opened Resource Manager Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 lChObj}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
 [IN/OUT] Handle to the requested logical channel object, which needs to be allocated. It could be a specific logical channel or ANY available logical channel of the requested type. In case user passes a specific resource Id, lChO
bj value is left unchanged. In case user requests ANY available resource, the allocated resource id is returned in lChObj->resId.
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 pParam}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN/OUT] PaRAM Set for a particular logical (DMA/QDMA) channel. Not used if user requested for a Link channel. In case 
user passes a specific PaRAM Set value, pParam value is left unchanged. In case user requests ANY available PaRAM Set by passing 'EDMA3_RM_PARAM_ANY' in pParam, the allocated one is returned in pParam.
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 pTcc}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN/OUT] TCC for a particular logical (DMA/QDMA) 
channel. Not used if user requested for a Link channel. In case user passes a specific TCC value, pTcc value is left unchanged. In case user requests ANY available TCC by passing 'EDMA3_RM_TCC_ANY' in pTcc, the allocated one is returned in pTcc.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_SOK or EDMA_RM Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 This function internally calls EDMA3_RM_allocResource (), which acquires a RM
 Instance specific semaphore to prevent simultaneous access to the global pool of resources. It is re-entrant for unique logical channel values, but SHOULD NOT be called from the user callback function (ISR context).
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 This API is used to allocate a logical 
channel (DMA/QDMA/Link) along with the associated resources. For DMA and QDMA channels, TCC and PaRAM Set are also allocated along with the requested channel. For Link channel, ONLY a PaRAM Set is allocated.
\par Note: To free the logical channel allocated by this API, user should call EDMA3_RM_freeLogicalChannel () ONLY to de-allocate all the allocated resources and remove certain mappings.
\par User can request a specific logical channel by passing the channel id in 'lChObj->resId' and channel type in 'lChObj->type
'. Note that the channel id is the same as the actual resource id. For e.g. in the case of QDMA channels, valid channel ids are from 0 to 7 only.
\par User can also request ANY available logical channel of the type 'lChObj->type' by specifying 'lChObj->resId' a
s: a) EDMA3_RM_DMA_CHANNEL_ANY: For DMA channels b) EDMA3_RM_QDMA_CHANNEL_ANY: For QDMA channels, and c) EDMA3_RM_PARAM_ANY: For Link channels. Normally user should use this value to request link channels (PaRAM Sets used for linking purpose only), unless
 he wants to use some specific link channels (PaRAM Sets) which is also allowed.
\par This API internally uses EDMA3_RM_allocResource () to allocate the desired resources (DMA/QDMA channel, PaRAM Set and TCC).
\par For DMA/QDMA channels, after allocating all the EDMA3 resources, this API sets the TCC field of the OPT PaRAM Word with the allocated TCC.
\par For DMA channel, it also sets the DCHMAP register, if required.
\par For QDMA channel, it sets the QCHMAP register and CCNT as trigger word and enables the QDMA channel by writing to the QEESR register.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Handle to the previously opened Resource Manager Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 lChObj}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN/OUT] Handle to the requested logical channel object, which needs to be allocated. It could be a specific logical channel or ANY
 available logical channel of the requested type. In case user passes a specific resource Id, lChObj value is left unchanged. In case user requests ANY available resource, the allocated resource id is returned in lChObj->resId.
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 pParam}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN/OUT] PaRAM Set fo
r a particular logical (DMA/QDMA) channel. Not used if user requested for a Link channel. In case user passes a specific PaRAM Set value, pParam value is left unchanged. In case user requests ANY available PaRAM Set, the allocated one is returned in pPara
m.
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 pTcc}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
 [IN/OUT] TCC for a particular logical (DMA/QDMA) channel. Not used if user requested for a Link channel. In case user passes a specific TCC value, pTcc value is left unchanged. In case user requests ANY available TCC, the allocated one is returned i
n pTcc
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_SOK or EDMA_RM Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 This function internally calls EDMA3_RM_allocResource (), which acquires a RM Instance specific semaphore to prevent simultaneous access to the global pool of resources. It is re-entrant for unique l
ogical channel values, but SHOULD NOT be called from the user callback function (ISR context). 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 If the request is for a DMA or QDMA channel, check the pParam and pTcc objects also. For the Link channel request, they could be NULL.
\par Check the PaRAM Set user has specified for this DMA channel. Two cases exist: a) DCHMAP exists: Any PaRAM Set can be used b) DCHMAP does not exist: Should not be possible only if the channel allocated (ANY) and PaRAM requested are same.
\par If some PaRAM set is statically mapped to the returned channel number, use that.
\par Channel mapping does not exist. If the PaRAM Set requested is the same as dma channel allocated (coincidentally), it is fine. Else return error.
\par Free the previously allocated DMA channel also.
\par Check the PaRAM Set user has specified for this DMA channel. Two cases exist: a) DCHMAP exists: Any PaRAM Set can be used b) DCHMAP does not exist: Should not be possible only if the channel allocated (ANY) and PaRAM requested are same.
\par If some PaRAM set is statically mapped to the returned channel number, use that.
\par Channel mapping does not exist. If the PaRAM Set requested is the same as dma channel allocated (coincidentally), it is fine. Else return error.
\par Free the previously allocated DMA channel also.
\par Check the PaRAM Set user has specified for this QDMA channel. If he has specified any particular PaRAM Set, use that.
\par Check the PaRAM Set user has specified for this QDMA channel. If he has specified any particular PaRAM Set, use that.
\par Remove any linking. Before doing that, check whether it is permitted or not.
\par For DMA/QDMA channels, we still have to allocate more resources like TCC, PaRAM Set etc. For Link channel, only the PaRAMSet is required and that has been allocated so no further operations required.
\par PaRAM Set allocation succeeded. Save the PaRAM Set first.
\par Check first whether the global registers and the allocated PaRAM Set can be modified or not. If yes, do the needful. Else leave this for the user.
\par Do the mapping between DMA channel and PaRAM Set. Do this for the EDMA3 Controllers which have a register for mapping DMA Channel to a particular PaRAM Set.
\par TCC allocation failed, free the previously allocated PaRAM Set and DMA channel.
\par PaRAM Set allocation failed, free the previously allocated DMA channel also.
\par PaRAM Set allocation succeeded. Save the PaRAM Set first.
\par Check first whether the global registers and the allocated PaRAM Set can be modified or not. If yes, do the needful. Else leave this for the user.
\par TCC allocation failed, free the previously allocated PaRAM Set and QDMA channel.
\par PaRAM Set allocation failed, free the previously allocated QDMA channel also.
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 References EDMA3_RM_GblConfigParams::dmaChannelPaRAMMap, EDMA3_RM_GblConfigParams::dmaChannelTccMap, EDMA3_RM_GblConfigParams::dmaChPaRAMMap
Exists, EDMA3_RM_allocResource(), EDMA3_RM_CH_NO_PARAM_MAP, EDMA3_RM_CH_NO_TCC_MAP, EDMA3_RM_DMA_CH_MAX_VAL, EDMA3_RM_DMA_CHANNEL_ANY, EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_freeResource(), EDMA3_RM_LINK_CH_MAX_VAL, EDMA3_RM_LINK_CH_MIN_VAL, EDMA3_RM_PARAM_AN
Y
, EDMA3_RM_QDMA_CH_MIN_VAL, EDMA3_RM_QDMA_CHANNEL_ANY, EDMA3_RM_QDMA_TRIG_DEFAULT, EDMA3_RM_RES_ANY, EDMA3_RM_RES_DMA_CHANNEL, EDMA3_RM_RES_PARAM_SET, EDMA3_RM_RES_QDMA_CHANNEL, EDMA3_RM_RES_TCC, EDMA3_RM_TCC_ANY, EDMA3_RM_Obj::gblCfgParams, EDMA3_RM_GblC
o
nfigParams::globalRegs, EDMA3_RM_ChBoundResources::paRAMId, EDMA3_RM_Obj::phyCtrllerInstId, EDMA3_RM_Instance::pResMgrObjHandle, EDMA3_RM_Instance::regModificationRequired, EDMA3_RM_ResDesc::resId, EDMA3_RM_Instance::shadowRegs, EDMA3_RM_ChBoundResources:
:tcc, and EDMA3_RM_ResDesc::type.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_allocResource\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_allocResource}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result EDMA3_RM_allocResource (EDMA3_RM_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   EDMA3_RM_ResDesc * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 resObj}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAFU}{\*\bkmkend AAAAAAAAFU}This API is used to allocate specified EDMA3 Resources like DMA/QDMA channel, PaRAM Set or TCC. 
\par Note: To free the resources allocated by this API, user should call EDMA3_RM_freeResource () ONLY to de-allocate all the allocated resources.
\par User can either request a specific resource by passing the resource id in 'resObj->resId' OR request ANY available resource of the type 'resObj->type'.
\par ANY types of resources are those resources when user doesn't care about the actual resource allocated; user just wants a resource of the type sp
ecified. One use-case is to perform memory-to-memory data transfer operation. This operation can be performed using any available DMA or QDMA channel. User doesn't need any specific channel for the same.
\par To allocate a specific resource, first this API checks whether that resource is OWNED by the Resource Manager instance. Then it checks the current availability of that resource.
\par To allocate ANY available resource, this API tries to allocate a resource from the pool of (owned && non_reserved && available_right_now) resources.
\par After allocating a DMA/QDMA channel or TCC, the same resource is enabled in the shadow region specific register (DRAE/DRAEH/QRAE).
\par Allocated PaRAM Set is initialized to NULL before this API returns if user has requested for one.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Handle to the previously opened Resource Manager Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 resObj}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
 [IN/OUT] Handle to the resource descriptor object, which needs to be allocated. In case user passes a specific resource Id, resObj value is left unchanged. In case user requests ANY available resource, the allocated resource id is returned in resObj.

\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_SOK or EDMA3_RM Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 This function acquires a RM Instance specific semaphore to prevent simultaneous access to the global pool of resources. It is re-entrant, but should not be called from the user callback function (ISR context). 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Take the instance specific semaphore, to prevent simultaneous access to the shared resources.
\par Check if the register modification flag is set or not.
\par Enable the DMA channel in the DRAE/DRAEH registers also.
\par Check if the register modification flag is set or not.
\par Enable the DMA channel in the DRAE registers also.
\par Enable the DMA channel in the DRAEH registers also.
\par Check if the register modification flag is set or not.
\par Enable the QDMA channel in the QRAE register also.
\par Check if the register modification flag is set or not.
\par Enable the QDMA channel in the QRAE register also.
\par Check if the register modification flag is set or not.
\par Enable
 the Interrupt channel in the DRAE/DRAEH registers also. Also, If the region id coming from this RM instance is same as the Master RM Instance's region id, only then we will be getting the interrupts on the same side. So save the TCC in the allocatedTCCs[
] array.
\par Do not modify this global array if the register modificatio flag is not set. Reason being is based on this flag, the IPR/ICR or error bit is cleared in the completion or error handler ISR.
\par Do not modify this global array if the register modificatio flag is not set. Reason being is based on this flag, the IPR/ICR or error bit is cleared in the completion or error handler ISR.
\par Check if the register modification flag is set or not.
\par Enable the Interrupt channel in the DRAE/DRAEH registers also. Also, If
 the region id coming from this RM instance is same as the Master RM Instance's region id, only then we will be getting the interrupts on the same side. So save the TCC in the allocatedTCCs[] array.
\par Do not modify this global array if the register modification flag is not set. Reason being is based on this flag, the IPR/ICR or error bit is cleared in the completion or error handler ISR.
\par Do not modify this global array if the register modificatio flag is not set. Reason being is based on this flag, the IPR/ICR or error bit is cleared in the completion or error handler ISR.
\par Also, make the actual PARAM Set NULL, checking the flag whether it is required or not.
\par Also, make the actual PARAM Set NULL, checking the flag whether it is required or not.
\par Check the Resource Allocation Result 'result' first. If Resource Allocation has resulted in an error, return it (having more priority than semResult. Else, return semResult.
\par Resource Allocation successful, return semResult for returning semaphore.
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 References EDMA3_RM_Inst
ance::avlblDmaChannels, EDMA3_RM_Instance::avlblPaRAMSets, EDMA3_RM_Instance::avlblQdmaChannels, EDMA3_RM_Instance::avlblTccs, EDMA3_RM_E_ALL_RES_NOT_AVAILABLE, EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_E_RES_NOT_OWNED, EDMA3_RM_E_SPECIFIED_RES_NOT_AVAILABLE, ED
M
A3_RM_RES_ANY, EDMA3_RM_RES_DMA_CHANNEL, EDMA3_RM_RES_PARAM_SET, EDMA3_RM_RES_QDMA_CHANNEL, EDMA3_RM_RES_TCC, EDMA3_RM_Obj::gblCfgParams, EDMA3_RM_GblConfigParams::globalRegs, EDMA3_RM_Instance::initParam, EDMA3_RM_GblConfigParams::numDmaChannels, EDMA3_R
M
_GblConfigParams::numPaRAMSets, EDMA3_RM_GblConfigParams::numQdmaChannels, EDMA3_RM_GblConfigParams::numTccs, EDMA3_RM_InstanceInitConfig::ownDmaChannels, EDMA3_RM_InstanceInitConfig::ownPaRAMSets, EDMA3_RM_InstanceInitConfig::ownQdmaChannels, EDMA3_RM_In
s
tanceInitConfig::ownTccs, EDMA3_RM_Instance::paramInitRequired, EDMA3_RM_Instance::pResMgrObjHandle, EDMA3_RM_Param::regionId, EDMA3_RM_Instance::regModificationRequired, EDMA3_RM_ResDesc::resId, EDMA3_RM_InstanceInitConfig::resvdDmaChannels, EDMA3_RM_Ins
tanceInitConfig::resvdPaRAMSets, EDMA3_RM_InstanceInitConfig::resvdQdmaChannels, EDMA3_RM_InstanceInitConfig::resvdTccs, EDMA3_RM_Param::rmInstInitConfig, EDMA3_RM_Param::rmSemHandle, EDMA3_RM_Instance::shadowRegs, and EDMA3_RM_ResDesc::type.
\par Referenced by EDMA3_RM_allocLogicalChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_checkAndClearTcc\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_checkAndClearTcc}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result EDMA3_RM_checkAndClearTcc (EDMA3_RM_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 tccNo}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   unsigned short * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 tccStatus}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAFV}{\*\bkmkend AAAAAAAAFV}Returns the status of a previously initiated transfer. 
\par This is a non-blocking function that returns the status of a previously initiated transfer, based on the IPR/IPRH bit. This bit corresponds to the tccNo specified by the user. It clears the corresponding bit, if SET, while returning also.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Handle to the previously opened Resource Manager Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 tccNo}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] TCC, specific to which the function checks the status of the IPR/IPRH bit. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 tccStatus}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN/OUT] 
Status of the transfer is returned here. Returns "TRUE" if the transfer has completed (IPR/IPRH bit SET), "FALSE" if the transfer has not completed successfully (IPR/IPRH bit NOT SET).
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_SOK or EDMA3_RM Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 This function is re-entrant for different tccNo. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
References EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_Obj::gblCfgParams, EDMA3_RM_GblConfigParams::globalRegs, EDMA3_RM_Instance::initParam, EDMA3_RM_GblConfigParams::numTccs, EDMA3_RM_Instance::pResMgrObjHandle, and EDMA3_RM_Param::regionId.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_freeContiguousResource\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_freeContiguousResource}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result EDMA3_RM_freeContiguousResource (EDMA3_RM_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   EDMA3_RM_ResDesc * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 
firstResIdObj}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 numResources}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAFW}{\*\bkmkend AAAAAAAAFW}Free a contiguous region of specified EDMA3 Resource like DMA channel, QDMA channel, PaRAM Set or TCC, previously allocated. 
\par This API frees a contiguous region of specified EDMA3 Resources like DMA channel, QDMA channel, PaRAM Set or TCC, 
which have been previously allocated. In case of an error during the freeing of any specific resource, user can check the 'firstResIdObj' object to know the last resource id whose freeing has failed. In case of success, there is no need to check this obje
ct.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Handle to the previously opened Resource Manager Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 firstResIdObj}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
 [IN/OUT] Handle to the first resource descriptor object, which needs to be freed. In case of an error while freeing any particular resource, the last resource id whose freeing has failed is returned in this resource descriptor object. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 numResources}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Number of contiguous resources allocated previously which user wants to release
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 This is a re-entrant function which internally calls }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_freeResource()}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  for resource de-allocation. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
References EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_freeResource(), EDMA3_RM_RES_DMA_CHANNEL, EDMA3_RM_RES_PARAM_SET, EDMA3_RM_RES_QDMA_CHANNEL, EDMA3_RM_RES_TCC, EDMA3_RM_Obj::gblCfgParams, EDMA3_RM_GblConfigParams::numDm
aChannels, EDMA3_RM_GblConfigParams::numPaRAMSets, EDMA3_RM_GblConfigParams::numQdmaChannels, EDMA3_RM_GblConfigParams::numTccs, EDMA3_RM_Instance::pResMgrObjHandle, EDMA3_RM_ResDesc::resId, and EDMA3_RM_ResDesc::type.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_freeLogicalChannel\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_freeLogicalChannel}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result EDMA3_RM_freeLogicalChannel (EDMA3_RM_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   EDMA3_RM_ResDesc * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 lChObj}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAFX}{\*\bkmkend AAAAAAAAFX}This API is used to free the specified channel (DMA/QDMA/Link) and its associated resources (PaRAM Set, TCC etc). 
\par This API internally uses EDMA3_RM_freeResource () to free the desired resources.
\par For DMA/QDMA channels, it also clears the DCHMAP/QCHMAP registers
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Handle to the previously opened Resource Manager Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 lChObj}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Handle to the logical channel object, which needs to be freed
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_SOK or EDMA_RM Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 This is a re-entrant function which internally calls EDMA3_RM_freeResource () for resource de-allocation. 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Validate DMA channel id first. It should be a valid channel id.
\par Perfectly valid channel id. Clear some channel specific registers, if it is permitted.
\par Try to free the DMA Channel now. DMA Channel should be freed only in the end because while freeing, DRAE registers will be RESET. After that, no shadow region specific DMA channel register can be modified. So reset that DRAE register ONLY in the end.

\par Calculate QDMA Logical Channel Id first. User has given the actual QDMA channel id. So we have to convert it to make the logical QDMA channel id first.
\par Validate QDMA channel id first. It should be a valid channel id.
\par Perfectly valid channel id. Clear some channel specific registers, if it is permitted.
\par Try to free the QDMA Channel now. QDMA Channel should be freed only in the end because while freeing, QRAE registers will be RESET. After that, no shadow region specific QDMA channel register can be modified. So reset that QDRAE register ONLY in the end.

\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 References EDMA3_RM_Instance::avlblDmaChannels,
 EDMA3_RM_Instance::avlblQdmaChannels, EDMA3_RM_GblConfigParams::dmaChPaRAMMapExists, EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_freeResource(), EDMA3_RM_LINK_CH_MAX_VAL, EDMA3_RM_LINK_CH_MIN_VAL, EDMA3_RM_QDMA_CH_MIN_VAL, EDMA3_RM_RES_DMA_CHANNEL, EDMA3_RM_RES_P
A
RAM_SET, EDMA3_RM_RES_QDMA_CHANNEL, EDMA3_RM_RES_TCC, EDMA3_RM_Obj::gblCfgParams, EDMA3_RM_GblConfigParams::globalRegs, EDMA3_RM_Instance::initParam, EDMA3_RM_InstanceInitConfig::ownDmaChannels, EDMA3_RM_InstanceInitConfig::ownQdmaChannels, EDMA3_RM_ChBou
n
dResources::paRAMId, EDMA3_RM_Obj::phyCtrllerInstId, EDMA3_RM_Instance::pResMgrObjHandle, EDMA3_RM_Instance::regModificationRequired, EDMA3_RM_ResDesc::resId, EDMA3_RM_Param::rmInstInitConfig, EDMA3_RM_Instance::shadowRegs, EDMA3_RM_ChBoundResources::tcc,
 and EDMA3_RM_ResDesc::type.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_freeResource\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_freeResource}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result EDMA3_RM_freeResource (EDMA3_RM_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   const EDMA3_RM_ResDesc * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 resObj}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAFY}{\*\bkmkend AAAAAAAAFY}This API is used to free previously allocated EDMA3 Resources like DMA/QDMA channel, PaRAM Set or TCC. 
\par To free a specific resource, first this API checks whether that resource is OWNED by the Resource Manager Instance. Then it checks whether that resource has been allocated by the Resource Manager instance or not.
\par After freeing a DMA/QDMA channel or TCC, the same resource is disabled in the shadow region specific register (DRAE/DRAEH/QRAE).
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Handle to the previously opened Resource Manager Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 resObj}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Handle to the resource descriptor object, which needs to be freed.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_SOK or EDMA3_RM Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 This function disables the global interrupts to prevent simultaneous access to the global pool of resources. It is re-entrant. 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Check if the register modification flag is set or not.
\par DMA Channel is freed. Reset the bit specific to the DMA channel in the DRAE/DRAEH register also.
\par Check if the register modification flag is set or not.
\par QDMA Channel is freed. Reset the bit specific to the QDMA channel in the QRAE register also.
\par Check if the register modification flag is set or not.
\par Interrupt Channel is freed. Reset the bit specific to the Interrupt channel in the DRAE/DRAEH register also. Also, if we have earlier saved this TCC in allocatedTCCs[] array, remove it from there too.
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 References EDMA3_RM_Instance::avlblDmaChannels, EDMA3_RM_Instance::avlblPaRAMSets, E
DMA3_RM_Instance::avlblQdmaChannels, EDMA3_RM_Instance::avlblTccs, EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_E_RES_ALREADY_FREE, EDMA3_RM_E_RES_NOT_OWNED, EDMA3_RM_RES_DMA_CHANNEL, EDMA3_RM_RES_PARAM_SET, EDMA3_RM_RES_QDMA_CHANNEL, EDMA3_RM_RES_TCC, EDMA3_RM_Obj
:
:gblCfgParams, EDMA3_RM_GblConfigParams::globalRegs, EDMA3_RM_Instance::initParam, EDMA3_RM_InstanceInitConfig::ownDmaChannels, EDMA3_RM_InstanceInitConfig::ownPaRAMSets, EDMA3_RM_InstanceInitConfig::ownQdmaChannels, EDMA3_RM_InstanceInitConfig::ownTccs, 
EDMA3_RM_Obj::phyCtrllerInstId, EDMA3_RM_Instance::pResMgrObjHandle, EDMA3_RM_Param::regionId, EDMA3_RM_Instance::regModificationRequired, EDMA3_RM_ResDesc::resId, EDMA3_RM_Param::rmInstInitConfig, and EDMA3_RM_ResDesc::type.
\par Referenced by EDMA3_RM_allocLogicalChannel(), EDMA3_RM_freeContiguousResource(), and EDMA3_RM_freeLogicalChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_getBaseAddress\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_getBaseAddress}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result EDMA3_RM_getBaseAddress (EDMA3_RM_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   EDMA3_RM_Cntrlr_PhyAddr }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 
controllerId}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   unsigned int * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 phyAddress}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAFZ}{\*\bkmkend AAAAAAAAFZ}Get the Channel Controller or Transfer Controller (n) Physical Address. 
\par 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Handle to the previously opened Resource Manager Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 controllerId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Channel Controller or Transfer Controller (n) for which the physical address is required. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 phyAddress}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN/OUT] Physical address is returned here.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_SOK or EDMA3_RM Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 This function is re-entrant. 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Since the TCs enum start from 1, and TCs start from 0, subtract 1 from the enum to get the actual address.
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 References EDMA3_RM_CC_PHY_ADDR, EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_Obj::gblCfgParams, EDMA3_RM_GblConfigParams::globalRegs, EDMA3_RM_GblConfigParams::numTcs, EDMA3_RM_Instance::pRe
sMgrObjHandle, and EDMA3_RM_GblConfigParams::tcRegs.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_getCCRegister\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_getCCRegister}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result EDMA3_RM_getCCRegister (EDMA3_RM_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 regOffset}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   unsigned int * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 regValue}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAGA}{\*\bkmkend AAAAAAAAGA}Get the Channel Controller (CC) Register value. 
\par 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Handle to the previously opened Resource Manager Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 regOffset}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] CC Register offset whose value is needed. It should be word-aligned. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 regValue}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN/OUT] Fetched CC Register Value
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_SOK or EDMA3_RM Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 This function is re-entrant. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 References EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_Obj::gblCfgParams, EDMA3_RM_GblConfigParams::globalRegs, and EDMA3_RM_Instance::pResMgrObjHandle.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_getGblConfigParams\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_getGblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result EDMA3_RM_getGblConfigParams (unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 phyCtrllerInstId}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   EDMA3_RM_GblConfigParams * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid8541348 gblCfgParams}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAGB}{\*\bkmkend AAAAAAAAGB}Get the SoC specific configuration structure for the EDMA3 Hardware. 
\par This API is used to fetch the global SoC specific configuration structure for the EDMA3 Hardware. It is useful for the user who has not passed this information during }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_create()}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348  and taken the default configuration coming along with the package.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 phyCtrllerInstId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] EDMA3 Controller Instance Id (Hardware instance id, starting from 0). 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 gblCfgParams}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN/OUT] SoC specific configuration structure for the EDMA3 Hardware will be returned here.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_SOK or EDMA3_RM Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 This function is re-entrant. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 References EDMA3_RM_E_INVALID_PARAM.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_getInstanceInitCfg\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_getInstanceInitCfg}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result EDMA3_RM_getInstanceInitCfg (EDMA3_RM_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   EDMA3_RM_InstanceInitConfig * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid8541348 instanceInitConfig}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAGC}{\*\bkmkend AAAAAAAAGC}Get the RM Instance specific configuration structure for different EDMA3 resources' usage (owned resources, reserved resources etc). 
\par This API is used to fe
tch the Resource Manager Instance specific configuration structure, for a specific shadow region. It is useful for the user who has not passed this information during EDMA3_RM_opn() and taken the default configuration coming along with the package. EDMA3 
resources, owned and reserved by this RM instance, will be returned from this API.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Handle to the previously opened Resource Manager Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 instanceInitConfig}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN/OUT] RM Instance specific configuration structure will be returned here.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_SOK or EDMA3_RM Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 This function is re-entrant. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 References EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_Obj::phyCtrllerInstId, and EDMA3_RM_Instance::pResMgrObjHandle.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_getPaRAM\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_getPaRAM}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result EDMA3_RM_getPaRAM (EDMA3_RM_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   EDMA3_RM_ResDesc * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 lChObj}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   EDMA3_RM_PaRAMRegs * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 currPaRAM}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAGD}{\*\bkmkend AAAAAAAAGD}Retrieve existing PaRAM set associated with specified logical channel (DMA/QDMA/Link). 
\par 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Handle to the previously opened Resource Manager Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 lChObj}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Logical Channel object for which the PaRAM set is requested. User should pass the resource type and id in this object. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 currPaRAM}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN/OUT] User gets the existing PaRAM here.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_SOK or EDMA3_RM Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 This function is re-entrant. 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 User has passed the actual param set value here. Use this value only
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 References EDMA3_RM_DMA_CH_MAX_VAL, EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_QDMA_CH_MIN_VAL,
 EDMA3_RM_RES_DMA_CHANNEL, EDMA3_RM_RES_PARAM_SET, EDMA3_RM_RES_QDMA_CHANNEL, EDMA3_RM_Obj::gblCfgParams, EDMA3_RM_GblConfigParams::globalRegs, EDMA3_RM_ChBoundResources::paRAMId, EDMA3_RM_Obj::phyCtrllerInstId, EDMA3_RM_Instance::pResMgrObjHandle, EDMA3_
RM_ResDesc::resId, and EDMA3_RM_ResDesc::type.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_getPaRAMPhyAddr\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_getPaRAMPhyAddr}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result EDMA3_RM_getPaRAMPhyAddr (EDMA3_RM_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   EDMA3_RM_ResDesc * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 lChObj}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   unsigned int * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 paramPhyAddr}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAGE}{\*\bkmkend AAAAAAAAGE}Get the PaRAM Set Physical Address associated with a logical channel. 
\par This function returns the PaRAM Set Phy Address (unsigned 32 bits). The returned address could be used by the advanced users to program the PaRAM Set directly without using any APIs.
\par Least significant 16 bits of this address could be used to program the LINK field in the PaRAM Set. Users which program the LINK field directly SHOULD use this API to get the associated PaRAM Set address with the LINK channel.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Handle to the previously opened Resource Manager Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 lChObj}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Logical Channel object for which the PaRAM set physical address is required. User should pass the resource type and id in this object. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 paramPhyAddr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN/OUT] PaRAM Set physical address is returned here.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_SOK or EDMA3_RM Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 This function is re-entrant. 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 User has passed the actual param set value here. Use this value only
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
References EDMA3_RM_DMA_CH_MAX_VAL, EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_QDMA_CH_MIN_VAL, EDMA3_RM_RES_DMA_CHANNEL, EDMA3_RM_RES_PARAM_SET, EDMA3_RM_RES_QDMA_CHANNEL, EDMA3_RM_Obj::gblCfgParams, EDMA3_RM_GblConfigParams::globalRegs, EDMA3_RM_ChBoundResource
s::paRAMId, EDMA3_RM_Obj::phyCtrllerInstId, EDMA3_RM_Instance::pResMgrObjHandle, EDMA3_RM_ResDesc::resId, and EDMA3_RM_ResDesc::type.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_Ioctl\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_Ioctl}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result EDMA3_RM_Ioctl (EDMA3_RM_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   EDMA3_RM_IoctlCmd }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 cmd}{\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 ,   void * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 cmdArg}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   void * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 param}{\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAGF}{\*\bkmkend AAAAAAAAGF}EDMA3 Resource Manager IOCTL. 
\par This function provides IOCTL functionality for EDMA3 Resource Manager
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Handle to the previously opened Resource Manager Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 cmd}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] IOCTL command to be performed 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 cmdArg}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN/OUT] IOCTL command argument (if any) 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 param}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN/OUT] Device/Cmd specific argument.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_SOK or EDMA3_RM Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 For 'EDMA3_RM_IOCTL_GET_PARAM_CLEAR_OPTION', this function is re-entrant. For 'EDMA3_RM_IOCTL_SET_PARAM_CLEAR_OPTION', this function is re-entrant for different Resource Manager Instances (handles).
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 This function provides IOCTL functionality for EDMA3 Resource Manager
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Handle to the previously opened Resource Manager Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 cmd}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] IOCTL command to be performed 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 cmdArg}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN/OUT] IOCTL command argument (if any) 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 param}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN/OUT] Device/Cmd specific argument
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_SOK or EDMA3_RM Error Code 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Set/Reset the flag which is being used to do the global registers and PaRAM modification.
\par Get the flag which is being used to do the global registers and PaRAM modification.
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 References EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_IOCTL_GET_G
BL_REG_MODIFY_OPTION, EDMA3_RM_IOCTL_GET_PARAM_CLEAR_OPTION, EDMA3_RM_IOCTL_SET_GBL_REG_MODIFY_OPTION, EDMA3_RM_IOCTL_SET_PARAM_CLEAR_OPTION, EDMA3_RM_Instance::paramInitRequired, and EDMA3_RM_Instance::regModificationRequired.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_mapEdmaChannel\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_mapEdmaChannel}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result EDMA3_RM_mapEdmaChannel (EDMA3_RM_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 channelId}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 paRAMId}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAGG}{\*\bkmkend AAAAAAAAGG}Bind the resources DMA Channel and PaRAM Set. Both the DMA c
hannel and the PaRAM set should be previously allocated. If they are not, this API will result in error. 
\par This API sets the DCHMAP register for a specific DMA channel. This register is used to specify the PaRAM Set associated with that particular DMA Channel.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Handle to the previously opened Resource Manager Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 channelId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Previously allocated DMA Channel on which Transfer will occur. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 paRAMId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Previously allocated PaRAM Set which needs to be associated with the dma channel.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_SOK or EDMA_RM Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 This API is useful only for the EDMA3 Controllers which have a register for mapping a DMA Channel to a particular PaRAM Set (DCHMAP register). On platforms where this feature is not supported, th
is API returns error code: EDMA3_RM_E_FEATURE_UNSUPPORTED. This function is re-entrant for unique channelId. It is non-re-entrant for same channelId values. 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Do this for the EDMA3 Controllers which have a register for mapping DMA Channel to a particular PaRAM Set. So check dmaChPaRAMMapExists first.
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
References EDMA3_RM_Instance::avlblDmaChannels, EDMA3_RM_Instance::avlblPaRAMSets, EDMA3_RM_GblConfigParams::dmaChPaRAMMapExists, EDMA3_RM_E_FEATURE_UNSUPPORTED, EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_E_RES_NOT_ALLO
CATED, EDMA3_RM_Obj::gblCfgParams, EDMA3_RM_GblConfigParams::globalRegs, EDMA3_RM_Instance::initParam, EDMA3_RM_GblConfigParams::numDmaChannels, EDMA3_RM_GblConfigParams::numPaRAMSets, EDMA3_RM_InstanceInitConfig::ownDmaChannels, EDMA3_RM_InstanceInitConf
ig::ownPaRAMSets, EDMA3_RM_Instance::pResMgrObjHandle, and EDMA3_RM_Param::rmInstInitConfig.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_mapQdmaChannel\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_mapQdmaChannel}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result EDMA3_RM_mapQdmaChannel (EDMA3_RM_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 channelId}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 paRAMId}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   EDMA3_RM_QdmaTrigWord }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 trigWord}
{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAGH}{\*\bkmkend AAAAAAAAGH}Bind the resources QDMA Channel and PaRAM Set. Also, Set the trigger word for the QDMA channel. Both the QDMA channel and the PaRAM set should be previously alloc
ated. If they are not, this API will result in error. 
\par This API sets the QCHMAP register for a specific QDMA channel. This register is used to specify the PaRAM Set associated with that particular QDMA Channel along with the trigger word.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Handle to the previously opened Resource Manager Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 channelId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Previously allocated QDMA Channel on which Transfer will occur. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 paRAMId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Previously allocated PaRAM Set, which needs to be associated with channelId 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 trigWord}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] 
The Trigger Word for the channel. Trigger Word is the word in the PaRAM Register Set which - when written to by CPU -will start the QDMA transfer automatically
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_SOK or EDMA3_RM Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 This function is re-entrant for unique channelId. It is non-re-entrant for same channelId values. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 References EDMA3_RM_Instance::avlblPaRAMSets, EDMA3_RM_Instance::avlblQdmaChannels, EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_E_RES_NOT_ALLOCATED, EDMA3_RM_QDMA_TRI
G_CCNT, EDMA3_RM_QDMA_TRIG_OPT, EDMA3_RM_Obj::gblCfgParams, EDMA3_RM_GblConfigParams::globalRegs, EDMA3_RM_Instance::initParam, EDMA3_RM_GblConfigParams::numPaRAMSets, EDMA3_RM_GblConfigParams::numQdmaChannels, EDMA3_RM_InstanceInitConfig::ownPaRAMSets, E
DMA3_RM_InstanceInitConfig::ownQdmaChannels, EDMA3_RM_Instance::pResMgrObjHandle, and EDMA3_RM_Param::rmInstInitConfig.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_setCCRegister\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_setCCRegister}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result EDMA3_RM_setCCRegister (EDMA3_RM_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 regOffset}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 newRegValue}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAGI}{\*\bkmkend AAAAAAAAGI}Set the Channel Controller (CC) Register value. 
\par 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Handle to the previously opened Resource Manager Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 regOffset}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] CC Register offset whose value needs to be set. It should be word-aligned. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 newRegValue}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] New CC Register Value
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_SOK or EDMA3_RM Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 This function is non re-entrant for users using the same Resource Manager handle. Before modifying a reg
ister, it tries to acquire a semaphore (RM instance specific), to protect simultaneous modification of the same register by two different users. After the successful change, it releases the semaphore. For users using different RM handles, this function is
 re-entrant. 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Take the instance specific semaphore, to prevent simultaneous access to the shared resources.
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 References EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_Obj::gblCfgParams, EDMA3_RM_GblConfigParams::globalRegs, EDMA3_RM_Instance::initParam, EDMA3_RM_Instance::pResMgrObjHandle, and EDMA3_RM_Param::rmSemHandle.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_setPaRAM\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_setPaRAM}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result EDMA3_RM_setPaRAM (EDMA3_RM_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   EDMA3_RM_ResDesc * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 lChObj}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   const EDMA3_RM_PaRAMRegs * }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 newPaRAM}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAGJ}{\*\bkmkend AAAAAAAAGJ}Copy the user specified PaRAM Set onto the PaRAM Set associated with the logical channel (DMA/QDMA/Link). 
\par This API takes a PaRAM Set as input and copies it onto the actual PaRAM Set associated with the logical channel. OPT field of the PaRAM Set is written first and the CCNT field is written last.
\par Caution: It should be used carefully when programming the QDMA channels whose trigger words are not CCNT field.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Handle to the previously opened Resource Manager Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 lChObj}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Logical Channel object for which new PaRAM set is specified. User should pass the resource type and id in this object. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 newPaRAM}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] PaRAM set to be copied onto existing one
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_SOK or EDMA3_RM Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 This function is re-entrant for unique lChObj values. It is non- re-entrant for same lChObj value. 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 User has passed the actual param set value here. Use this value only
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 References EDMA3_RM_DMA_CH_MAX_VAL, EDMA3_RM_E_INVALID_PARAM, EDMA3_RM_QDMA_CH_MIN_VAL,
 EDMA3_RM_RES_DMA_CHANNEL, EDMA3_RM_RES_PARAM_SET, EDMA3_RM_RES_QDMA_CHANNEL, EDMA3_RM_Obj::gblCfgParams, EDMA3_RM_GblConfigParams::globalRegs, EDMA3_RM_ChBoundResources::paRAMId, EDMA3_RM_Obj::phyCtrllerInstId, EDMA3_RM_Instance::pResMgrObjHandle, EDMA3_
RM_ResDesc::resId, and EDMA3_RM_ResDesc::type.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_waitAndClearTcc\:Edma3ResMgr}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3ResMgr\:EDMA3_RM_waitAndClearTcc}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Result EDMA3_RM_waitAndClearTcc (EDMA3_RM_Handle }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 ,   unsigned int }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 \i\insrsid8541348 tccNo}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 )
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAGK}{\*\bkmkend AAAAAAAAGK}Wait for a transfer completion interrupt to occur and clear it. 
\par This is a blocking function that returns when the IPR/IPRH bit corresponding to the tccNo specified, is SET. It clears the corresponding bit while returning also.
\par This function waits for the specific bit indefinitely in a tight loop, with out any delay in between. USE IT CAUTIOUSLY.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Parameters:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid8541348 hEdmaResMgr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] Handle to the previously opened Resource Manager Instance. 
\par }{\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 tccNo}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [IN] TCC, specific to which the function waits on a IPR/IPRH bit.
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Returns:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_SOK or EDMA3_RM Error Code
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Note:
\par }\pard\plain \ltrpar\s44\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid8541348 This function is re-entrant for different tccNo. 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Bit found SET, transfer is completed, clear the pending interrupt and return.
\par Bit found SET, transfer is completed, clear the pending interrupt and return.
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 References E
DMA3_RM_E_INVALID_PARAM, EDMA3_RM_Obj::gblCfgParams, EDMA3_RM_GblConfigParams::globalRegs, EDMA3_RM_Instance::initParam, EDMA3_RM_GblConfigParams::numTccs, EDMA3_RM_Instance::pResMgrObjHandle, and EDMA3_RM_Param::regionId.
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Log Service
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 \tcl2{\*\bkmkstart _Toc234758201}Log Service{\*\bkmkend _Toc234758201}}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Log Service}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAGL}
{\*\bkmkend AAAAAAAAGL}Defines
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }
{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 ARG1}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 (arg1)\~ (arg1 << 8){\*\bkmkstart AAAAAAAAGM}{\*\bkmkend AAAAAAAAGM}
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 ARG2}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 (arg2)\~ (arg2 << 16){\*\bkmkstart AAAAAAAAGN}{\*\bkmkend AAAAAAAAGN}
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 ARG3}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 (arg3)\~ (arg3 << 24){\*\bkmkstart AAAAAAAAGO}{\*\bkmkend AAAAAAAAGO}
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_DVT_DESC}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 (event, arg1, arg2, arg3)\~ (event | ARG1(arg1) | ARG2(arg2) | ARG3(arg3)){\*\bkmkstart AAAAAAAAGP}{\*\bkmkend AAAAAAAAGP}
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_LOG_EVENT}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 \~ LOG_printf4{\*\bkmkstart AAAAAAAAGQ}{\*\bkmkend AAAAAAAAGQ}
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Enumerations
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 enum }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_logEventType}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  \{ }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_DVT_eINT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 
\ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_DVT_eINT_START}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_DVT_eINT_END}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid8541348 EDMA3_DVT_eFUNC}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_DVT_eFUNC_START}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid8541348 EDMA3_DVT_eFUNC_END}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_DVT_ePACKET_START}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid8541348 EDMA3_DVT_ePACKET_END}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_DVT_eDATA_SND}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid8541348 EDMA3_DVT_eDATA_SND_START}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_DVT_eDATA_SND_END}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid8541348 EDMA3_DVT_eDATA_RCV}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_DVT_eRCV_START}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid8541348 EDMA3_DVT_eRCV_END}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_DVT_eSMPL_COUNTER}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid8541348 EDMA3_DVT_eEVENT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_DVT_eEVENT_START}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid8541348 EDMA3_DVT_eEVENT_END}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  \}
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 enum }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_logDataDesc}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348  \{ }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_DVT_dNONE}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_DVT_dINST}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_DVT_dINITIATOR}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_DVT_dMSG_ID}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 
\ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_DVT_dCOUNTER}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_DVT_dSIZE_BYTES}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid8541348 EDMA3_DVT_dSIZE_WORDS}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_DVT_dPADD}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid8541348 EDMA3_DVT_dDADD}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_DVT_dDATA}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 
EDMA3_DVT_dPACKET_ID}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 , }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_DVT_dCHANNEL_ID}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  \}
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Variables
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
far LOG_Obj }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 DVTEvent_Log}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAGR}{\*\bkmkend AAAAAAAAGR}
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 EDMA3 error/event/message logging/tracing service 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Internal Interface Definition for Resource Manager
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 \tcl2{\*\bkmkstart _Toc234758202}Internal Interface Definition for Resource Manager
{\*\bkmkend _Toc234758202}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Internal Interface Definition for Resource Manager}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAGS}{\*\bkmkend AAAAAAAAGS}Data Structures
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 struct }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_ChBoundResources}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 EDMA3 Channel-Bound resources. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 struct }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_TccCallbackParams}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 TCC Callback - Caters to channel specific status reporting. 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Modules
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 
Object Maintenance}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 Documentation of the Internal Interface of Resource Manager 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Object Maintenance
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 \tcl2{\*\bkmkstart _Toc234758203}Object Maintenance{\*\bkmkend _Toc234758203}}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Object Maintenance}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAGT}
{\*\bkmkend AAAAAAAAGT}Data Structures
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 struct }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_Obj}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 EDMA3 Hardware Instance Configuration Structure. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 struct }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_Instance}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 EDMA3 RM Instance Specific Configuration Structure. 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Modules
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 
Boundary Values}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Enumerations
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 enum }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_ObjState}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  \{ }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_DELETED}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  =  0, }{\rtlch\fcs1 
\ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_CREATED}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  =  1, }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_OPENED}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  =  2, }{\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_CLOSED}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  =  3 \}
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 Maintenance of the EDMA3 Resource Manager Object 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Enumeration Type Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_ObjState\:Edma3ResMgrIntObjMaint}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 Edma3ResMgrIntObjMaint\:EDMA3_RM_ObjState}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
enum EDMA3_RM_ObjState
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAGU}{\*\bkmkend AAAAAAAAGU}To maintain the state of the EDMA3 Resource Manager Object 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 Enumerator: }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_DELETED\:Edma3ResMgrIntObjMaint}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgrIntObjMaint\:EDMA3_RM_DELETED}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_DELETED}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAGV}{\*\bkmkend AAAAAAAAGV}  Object deleted 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_CREATED\:Edma3ResMgrIntObjMaint}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgrIntObjMaint\:EDMA3_RM_CREATED}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_CREATED}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAGW}{\*\bkmkend AAAAAAAAGW}  Obect Created 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_OPENED\:Edma3ResMgrIntObjMaint}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgrIntObjMaint\:EDMA3_RM_OPENED}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_OPENED}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAGX}{\*\bkmkend AAAAAAAAGX}  Object Opened 
\par }{\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_CLOSED\:Edma3ResMgrIntObjMaint}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \v\fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Edma3ResMgrIntObjMaint\:EDMA3_RM_CLOSED}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\ai\af0 \ltrch\fcs0 \b\i\insrsid8541348 EDMA3_RM_CLOSED}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAGY}{\*\bkmkend AAAAAAAAGY}  Object Closed 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Boundary Values
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 \tcl2{\*\bkmkstart _Toc234758204}Boundary Values{\*\bkmkend _Toc234758204}}}}\sectd 
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Boundary Values}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAGZ}
{\*\bkmkend AAAAAAAAGZ}Defines
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }
{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_DMA_CH_MAX_VAL}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 \~ (EDMA3_MAX_DMA_CH - 1u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_LINK_CH_MIN_VAL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 \~ (EDMA3_MAX_DMA_CH)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_LINK_CH_MAX_VAL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 \~ (EDMA3_MAX_DMA_CH + EDMA3_MAX_PARAM_SETS - 1u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_QDMA_CH_MIN_VAL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 \~ (EDMA3_MAX_DMA_CH + EDMA3_MAX_PARAM_SETS)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_QDMA_CH_MAX_VAL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 \~ (EDMA3_MAX_DMA_CH + EDMA3_MAX_PARAM_SETS + EDMA3_MAX_QDMA_CH - 1u)
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 #define }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_LOG_CH_MAX_VAL}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 \~ (EDMA3_RM_QDMA_CH_MAX_VAL)
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 Boundary Values for Logical Channel Ranges 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Define Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_DMA_CH_MAX_VAL\:Edma3RMIntBoundVals}}}\sectd \linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 Edma3RMIntBoundVals\:EDMA3_RM_DMA_CH_MAX_VAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
#define EDMA3_RM_DMA_CH_MAX_VAL\~ (EDMA3_MAX_DMA_CH - 1u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAHA}{\*\bkmkend AAAAAAAAHA}Max of DMA Channels 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Referenced by EDMA3_RM_allocLogicalChannel(), EDMA3_RM_getPaRAM(), EDMA3_RM_getPaRAMPhyAddr(), and EDMA3_RM_setPaRAM().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_LINK_CH_MAX_VAL\:Edma3RMIntBoundVals}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3RMIntBoundVals\:EDMA3_RM_LINK_CH_MAX_VAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
#define EDMA3_RM_LINK_CH_MAX_VAL\~ (EDMA3_MAX_DMA_CH + EDMA3_MAX_PARAM_SETS - 1u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAHB}{\*\bkmkend AAAAAAAAHB}Max of Link Channels 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Referenced by EDMA3_RM_allocLogicalChannel(), and EDMA3_RM_freeLogicalChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_LINK_CH_MIN_VAL\:Edma3RMIntBoundVals}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3RMIntBoundVals\:EDMA3_RM_LINK_CH_MIN_VAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
#define EDMA3_RM_LINK_CH_MIN_VAL\~ (EDMA3_MAX_DMA_CH)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAHC}{\*\bkmkend AAAAAAAAHC}Min of Link Channels 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Referenced by EDMA3_RM_allocLogicalChannel(), and EDMA3_RM_freeLogicalChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_LOG_CH_MAX_VAL\:Edma3RMIntBoundVals}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3RMIntBoundVals\:EDMA3_RM_LOG_CH_MAX_VAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
#define EDMA3_RM_LOG_CH_MAX_VAL\~ (EDMA3_RM_QDMA_CH_MAX_VAL)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAHD}{\*\bkmkend AAAAAAAAHD}Max of Logical Channels 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_QDMA_CH_MAX_VAL\:Edma3RMIntBoundVals}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3RMIntBoundVals\:EDMA3_RM_QDMA_CH_MAX_VAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 #defi
ne EDMA3_RM_QDMA_CH_MAX_VAL\~ (EDMA3_MAX_DMA_CH + EDMA3_MAX_PARAM_SETS + EDMA3_MAX_QDMA_CH - 1u)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAHE}{\*\bkmkend AAAAAAAAHE}Max of QDMA Channels 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_QDMA_CH_MIN_VAL\:Edma3RMIntBoundVals}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Edma3RMIntBoundVals\:EDMA3_RM_QDMA_CH_MIN_VAL}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
#define EDMA3_RM_QDMA_CH_MIN_VAL\~ (EDMA3_MAX_DMA_CH + EDMA3_MAX_PARAM_SETS)
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAHF}{\*\bkmkend AAAAAAAAHF}Min of QDMA Channels 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 Referenced by EDMA3_RM_allocLogicalChannel(), EDMA3_RM_freeLogicalChannel(), EDMA3_RM_getPaRAM(), EDMA3_RM_getPaRAMPhyAddr(), and EDMA3_RM_setPaRAM().
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \fs24\insrsid8541348 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 
\rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 \b\f1\fs36\lang1033\langfe1033\kerning36\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Data Structure Documentation}{\pard\plain \ltrpar
\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 
\b\v\f1\fs36\lang1033\langfe1033\kerning36\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart _Toc234758205}Data Structure Documentation{\*\bkmkend _Toc234758205}}}}\sectd \linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_ChBoundResources Struct Reference
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \tcl2{\*\bkmkstart _Toc234758206}EDMA3_RM_ChBoundResources{\*\bkmkend _Toc234758206}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn 
\pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_ChBoundResources}}}
\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAHG}{\*\bkmkend AAAAAAAAHG}EDMA3 Channel-Bound resources. 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2\afs24 
\ltrch\fcs0 \f2\fs24\insrsid8541348 #include <edma3resmgr.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Data Fields
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 int }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 paRAMId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 tcc}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3 Channel-Bound resources. 
\par Used to maintain information of the EDMA3 resources (specifically Parameter RAM set and TCC), bound to the particular channel within EDMA3_RM_allocLogicalChannel (). 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Field Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 
\ltrch\fcs0 \fs24\insrsid8541348 paRAMId\:EDMA3_RM_ChBoundResources}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_ChBoundResources\:paRAMId}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 int EDMA3_RM_ChBoundResources::paRAMId
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAHS}{\*\bkmkend AAAAAAAAHS}PaRAM Set number associated with the particular channel 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocLogicalChannel(), EDMA3_RM_create(), EDMA3_RM_freeLogicalChannel(), EDMA3_RM_getPaRAM(), EDMA3_RM_getPaRAMPhyAddr(), and EDMA3_RM_setPaRAM().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 tcc\:EDMA3_RM_ChBoundResources}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_ChBoundResources\:tcc}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
unsigned int EDMA3_RM_ChBoundResources::tcc
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAHT}{\*\bkmkend AAAAAAAAHT}TCC associated with the particular channel 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocLogicalChannel(), EDMA3_RM_create(), and EDMA3_RM_freeLogicalChannel().
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\f1\insrsid8541348 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 The documentation for this struct was generated from the following file:
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
edma3resmgr.h
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \sect 
}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_GblConfigParams Struct Reference
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \tcl2
{\*\bkmkstart _Toc234758207}EDMA3_RM_GblConfigParams{\*\bkmkend _Toc234758207}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAHH}
{\*\bkmkend AAAAAAAAHH}Init-time Configuration structure for EDMA3 controller, to provide Global SoC specific Information. 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2\afs24 \ltrch\fcs0 \f2\fs24\insrsid8541348 
#include <edma3_rm.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Data Fields
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 numDmaChannels}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 numQdmaChannels}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 numTccs}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 numPaRAMSets}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 numEvtQueue}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 numTcs}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 numRegions}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 dmaChPaRAMMapExists}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Channel mapping existence. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
unsigned short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 memProtectionExists}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 void * }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 globalRegs}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 void * }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 tcRegs}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348  [EDMA3_MAX_TC]
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 xferCompleteInt}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 ccError}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 tcError}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348  [EDMA3_MAX_TC]
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 evtQPri}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348  [EDMA3_MAX_EVT_QUE]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 EDMA3 TC priority setting. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 evtQueueWaterMarkLvl}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [EDMA3_MAX_EVT_QUE]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Event Queues Watermark Levels. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 tcDefaultBurstSize}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [EDMA3_MAX_TC]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Default Burst Size (DBS) of TCs. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 dmaChannelPaRAMMap}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [EDMA3_MAX_DMA_CH]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Mapping from DMA channels to PaRAM Sets. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 dmaChannelTccMap}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [EDMA3_MAX_DMA_CH]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Mapping from DMA channels to TCCs. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 dmaChannelHwEvtMap}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [EDMA3_MAX_DMA_CHAN_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 
\i\insrsid8541348 Mapping from DMA channels to Hardware Events. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Init-time Configuration structure for EDMA3 controller, to provide Global SoC specific Information. 
\par This configuration structure is used to specify the EDMA3 Resource Manager global settings, specific to the SoC. For e.g. number of DMA/QDMA channels, numb
er of PaRAM sets, TCCs, event queues, transfer controllers, base addresses of CC global registers and TC registers, interrupt number for EDMA3 transfer completion, CC error, event queues' priority, watermark threshold level etc. This configuration informa
t
ion is SoC specific and could be provided by the user at run-time while creating the EDMA3 RM Object, using API EDMA3_RM_create. In case user doesn't provide it, this information could be taken from the SoC specific configuration file edma3_<SOC_NAME>_cfg
.c, in case it is available. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Field Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 
\ltrch\fcs0 \fs24\insrsid8541348 ccError\:EDMA3_RM_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_GblConfigParams\:ccError}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 unsigned int EDMA3_RM_GblConfigParams::ccError
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAHU}{\*\bkmkend AAAAAAAAHU}EDMA3 CC error interrupt line (could be different for ARM and DSP) 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 dmaChannelHwEvtMap\:EDMA3_RM_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_GblConfigParams\:dmaChannelHwEvtMap}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 unsigned int EDMA3_RM_GblConfigParams::dmaChannelHwEvtMap[EDMA3_MAX_DMA_CHAN_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAHV}{\*\bkmkend AAAAAAAAHV}Mapping from DMA channels to Hardware Events. 
\par Each bit in this array corresponds to one DMA channel and tells whether this DMA channel is tied to any peripheral. That is whether any peripheral can send the synch event on this DMA channel or not. 1 means the channel is tied to some peripheral; 0 mean
s it is not. DMA channels which are tied to some peripheral are RESERVED for that peripheral only. They are not allocated when user asks for 'ANY' DMA channel. All channels need not be mapped, some can be free also. 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 dmaChannelPaRAMMap\:EDMA3_RM_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_GblConfigParams\:dmaChannelPaRAMMap}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 unsigned int EDMA3_RM_GblConfigParams::dmaChannelPaRAMMap[EDMA3_MAX_DMA_CH]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAHW}{\*\bkmkend AAAAAAAAHW}Mapping from DMA channels to PaRAM Sets. 
\par If channel mapping exists (DCHMAP registers are present),
 this array stores the respective PaRAM Set for each DMA channel. User can initialize each array member with a specific PaRAM Set or with EDMA3_DRV_CH_NO_PARAM_MAP. If channel mapping doesn't exist, it is of no use as the EDMA3 RM automatically uses the r
ight PaRAM Set for that DMA channel. Useful only if mapping exists, otherwise of no use. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocLogicalChannel(), EDMA3_RM_create(), and EDMA3_RM_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 dmaChannelTccMap\:EDMA3_RM_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_GblConfigParams\:dmaChannelTccMap}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 unsigned int EDMA3_RM_GblConfigParams::dmaChannelTccMap[EDMA3_MAX_DMA_CH]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAHX}{\*\bkmkend AAAAAAAAHX}Mapping from DMA channels to TCCs. 
\par This array stores the respective TCC (interrupt channel) for each DMA channel. User can initialize each array m
ember with a specific TCC or with EDMA3_DRV_CH_NO_TCC_MAP. This specific TCC code will be returned when the transfer is completed on the mapped DMA channel. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocLogicalChannel().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 dmaChPaRAMMapExists\:EDMA3_RM_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_GblConfigParams\:dmaChPaRAMMapExists}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 unsigned short EDMA3_RM_GblConfigParams::dmaChPaRAMMapExists
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAHY}{\*\bkmkend AAAAAAAAHY}Channel mapping existence. 
\par A value of 0 (No channel mapping) implies that there is fixed association between a DMA channel and a PaRAM Set or, in other words, DMA channel n can ONLY use PaRAM Set n (No availability of DCHMAP registers) for transfers to happen.
\par A value of 1 implies the presence of DCHMAP registers for the DMA channels and hence the flexibility of associating any DMA channel to any PaRAM Set. In other words, ANY PaRAM Set can be used for ANY DMA channel (like QDMA Channels). 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocLogicalChannel(), EDMA3_RM_create(), EDMA3_RM_freeLogicalChannel(), EDMA3_RM_mapEdmaChannel(), and EDMA3_RM_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 evtQPri\:EDMA3_RM_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_GblConfigParams\:evtQPri}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
unsigned int EDMA3_RM_GblConfigParams::evtQPri[EDMA3_MAX_EVT_QUE]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAHZ}{\*\bkmkend AAAAAAAAHZ}EDMA3 TC priority setting. 
\par User can program the priority of the Event Queues at a system-wide level. This means that the user can set the priority of an IO initiated by either of the TCs (Transfer Controllers) relative to IO initiated by the other bus masters on the device (ARM, DS
P, USB, etc) 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 evtQueueWaterMarkLvl\:EDMA3_RM_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_GblConfigParams\:evtQueueWaterMarkLvl}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 unsigned int EDMA3_RM_GblConfigParams::evtQueueWaterMarkLvl[EDMA3_MAX_EVT_QUE]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAIA}{\*\bkmkend AAAAAAAAIA}Event Queues Watermark Levels. 
\par To Configure the Threshold level of number of events that can be queued up in the Event queues. EDMA3CC error register (CCERR) will indicate whether or not at any instant of time the number of events queued up in any of the event queues exceeds or equals 
the threshold/watermark value that is set in the queue watermark threshold register (QWMTHRA). 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 globalRegs\:EDMA3_RM_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_GblConfigParams\:globalRegs}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
void* EDMA3_RM_GblConfigParams::globalRegs
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAIB}{\*\bkmkend AAAAAAAAIB}Base address of EDMA3 CC memory mapped registers. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocContiguousResource(), EDMA3_RM_allocLogicalChannel(), EDMA3_RM_allocResource(), EDMA3_RM_checkAndClearTcc(), EDMA3_RM_freeLogicalChannel(), EDMA3_RM_freeResource(), EDMA3_RM_getBaseAddress(),
 EDMA3_RM_getCCRegister(), EDMA3_RM_getPaRAM(), EDMA3_RM_getPaRAMPhyAddr(), EDMA3_RM_mapEdmaChannel(), EDMA3_RM_mapQdmaChannel(), EDMA3_RM_open(), EDMA3_RM_setCCRegister(), EDMA3_RM_setPaRAM(), and EDMA3_RM_waitAndClearTcc().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 memProtectionExists\:EDMA3_RM_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_GblConfigParams\:memProtectionExists}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 unsigned short EDMA3_RM_GblConfigParams::memProtectionExists
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAIC}{\*\bkmkend AAAAAAAAIC}Existence of memory protection feature 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 numDmaChannels\:EDMA3_RM_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_GblConfigParams\:numDmaChannels}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
unsigned int EDMA3_RM_GblConfigParams::numDmaChannels
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAID}{\*\bkmkend AAAAAAAAID}Number of DMA Channels supported by the underlying EDMA3 Controller. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocContiguousResource(), EDMA3_RM_allocResource(), EDMA3_RM_close(), EDMA3_RM_create(), EDMA3_RM_freeContiguousResource(), EDMA3_RM_mapEdmaChannel(), EDMA3_RM_open(), EDMA3_RM_registerTccCb(), and EDMA3_RM_unregisterTccCb().

\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 numEvtQueue\:EDMA3_RM_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_GblConfigParams\:numEvtQueue}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 uns
igned int EDMA3_RM_GblConfigParams::numEvtQueue
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAIE}{\*\bkmkend AAAAAAAAIE}Number of Event Queues in the underlying EDMA3 Controller 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 numPaRAMSets\:EDMA3_RM_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_GblConfigParams\:numPaRAMSets}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
unsigned int EDMA3_RM_GblConfigParams::numPaRAMSets
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAIF}{\*\bkmkend AAAAAAAAIF}Number of PaRAM Sets supported by the underlying EDMA3 Controller 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocContiguousResource(), EDMA3_RM_allocResource(), EDMA3_RM_close(), EDMA3_RM_create(), EDMA3_RM_freeContiguousResource(), EDMA3_RM_mapEdmaChannel(), EDMA3_RM_mapQdmaChannel(), and EDMA3_RM_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 numQdmaChannels\:EDMA3_RM_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_GblConfigParams\:numQdmaChannels}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 unsigned int EDMA3_RM_GblConfigParams::numQdmaChannels
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAIG}{\*\bkmkend AAAAAAAAIG}Number of QDMA Channels supported by the underlying EDMA3 Controller 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocContiguousResource(), EDMA3_RM_allocResource(), EDMA3_RM_create(), EDMA3_RM_freeContiguousResource(), EDMA3_RM_mapQdmaChannel(), EDMA3_RM_registerTccCb(), and EDMA3_RM_unregisterTccCb().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 numRegions\:EDMA3_RM_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_GblConfigParams\:numRegions}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
unsigned int EDMA3_RM_GblConfigParams::numRegions
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAIH}{\*\bkmkend AAAAAAAAIH}Number of Regions in the underlying EDMA3 Controller 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 numTccs\:EDMA3_RM_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_GblConfigParams\:numTccs}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
unsigned int EDMA3_RM_GblConfigParams::numTccs
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAII}{\*\bkmkend AAAAAAAAII}Number of Interrupt Channels supported by the underlying EDMA3 Controller 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocContiguousResource(), EDMA3_RM_allocResource(), EDMA3_RM_checkAndClearTcc(), EDMA3_RM_close(), EDMA3_RM_freeContiguousResource(), EDMA3_RM_open(), EDMA3_RM_registerTccCb(), and EDMA3_RM_waitAndClearTcc().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 numTcs\:EDMA3_RM_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_GblConfigParams\:numTcs}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
unsigned int EDMA3_RM_GblConfigParams::numTcs
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAIJ}{\*\bkmkend AAAAAAAAIJ}Number of Transfer Controllers (TCs) in the underlying EDMA3 Controller 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_getBaseAddress().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 tcDefaultBurstSize\:EDMA3_RM_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_GblConfigParams\:tcDefaultBurstSize}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 unsigned int EDMA3_RM_GblConfigParams::tcDefaultBurstSize[EDMA3_MAX_TC]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAIK}{\*\bkmkend AAAAAAAAIK}Default Burst Size (DBS) of TCs. 
\par An optimally-sized command is defined by the transfer controller default burst size (DBS). Different TCs can have different DBS values. It is defined in Bytes. 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 tcError\:EDMA3_RM_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_GblConfigParams\:tcError}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
unsigned int EDMA3_RM_GblConfigParams::tcError[EDMA3_MAX_TC]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAIL}{\*\bkmkend AAAAAAAAIL}EDMA3 TCs error interrupt line (could be different for ARM and DSP) 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 tcRegs\:EDMA3_RM_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_GblConfigParams\:tcRegs}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
void* EDMA3_RM_GblConfigParams::tcRegs[EDMA3_MAX_TC]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAIM}{\*\bkmkend AAAAAAAAIM}Base address of EDMA3 TCs memory mapped registers. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_getBaseAddress().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 xferCompleteInt\:EDMA3_RM_GblConfigParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_GblConfigParams\:xferCompleteInt}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 unsigned int EDMA3_RM_GblConfigParams::xferCompleteInt
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAIN}{\*\bkmkend AAAAAAAAIN}EDMA3 transfer completion interrupt line (could be different for ARM and DSP) 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\f1\insrsid8541348 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 The documentation for this struct was generated from the following file:
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
edma3_rm.h
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \sect 
}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_GblErrCallbackParams Struct Reference
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \tcl2
{\*\bkmkstart _Toc234758208}EDMA3_RM_GblErrCallbackParams{\*\bkmkend _Toc234758208}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 
\ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_GblErrCallbackParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAHI}{\*\bkmkend AAAAAAAAHI}Global Error Callback parameters. 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2\afs24 \ltrch\fcs0 \f2\fs24\insrsid8541348 
#include <edma3_rm.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Data Fields
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 
EDMA3_RM_GblErrCallback}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 gblerrCb}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 void * }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 gblerrData}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Global Error Callback parameters. 
\par Consists of the Callback function and the data to be passed to it. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Field Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 
\ltrch\fcs0 \fs24\insrsid8541348 gblerrCb\:EDMA3_RM_GblErrCallbackParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_GblErrCallbackParams\:gblerrCb}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_GblErrCallback EDMA3_RM_GblErrCallbackParams::gblerrCb
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAIO}{\*\bkmkend AAAAAAAAIO}Instance wide callback function to catch non-channel specific errors. 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 gblerrData\:EDMA3_RM_GblErrCallbackParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_GblErrCallbackParams\:gblerrData}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 void* EDMA3_RM_GblErrCallbackParams::gblerrData
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAIP}{\*\bkmkend AAAAAAAAIP}Application data to be passed back to the Global Error callback 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\f1\insrsid8541348 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 The documentation for this struct was generated from the following file:
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
edma3_rm.h
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \sect 
}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_Instance Struct Reference
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \tcl2
{\*\bkmkstart _Toc234758209}EDMA3_RM_Instance{\*\bkmkend _Toc234758209}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_Instance}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAHJ}
{\*\bkmkend AAAAAAAAHJ}EDMA3 RM Instance Specific Configuration Structure. 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2\afs24 \ltrch\fcs0 \f2\fs24\insrsid8541348 
#include <edma3resmgr.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Data Fields
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 
EDMA3_RM_Param}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 initParam}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 EDMA3_CCRL_ShadowRegs * }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 shadowRegs}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_Obj}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  * }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid8541348 pResMgrObjHandle}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 avlblDmaChannels}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348  [EDMA3_MAX_DMA_CHAN_DWRDS]
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 avlblQdmaChannels}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348  [EDMA3_MAX_QDMA_CHAN_DWRDS]
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 avlblPaRAMSets}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348  [EDMA3_MAX_PARAM_DWRDS]
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 avlblTccs}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348  [EDMA3_MAX_TCC_DWRDS]
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 paramInitRequired}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 regModificationRequired}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3 RM Instance Specific Configuration Structure. 
\par Used to maintain information of the EDMA3 Res Mgr instances. One such storage exists for each instance of the EDMA3 Res Mgr.
\par Maximum EDMA3_MAX_RM_INSTANCES instances are allowed for each EDMA3 hardware instance, for same or different shadow regions. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Field Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 
\ltrch\fcs0 \fs24\insrsid8541348 avlblDmaChannels\:EDMA3_RM_Instance}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_Instance\:avlblDmaChannels}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 unsigned int EDMA3_RM_Instance::avlblDmaChannels[EDMA3_MAX_DMA_CHAN_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAIQ}{\*\bkmkend AAAAAAAAIQ}Available DMA Channels to the RM Instance 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocContiguousResource(), EDMA3_RM_allocResource(), EDMA3_RM_close(), EDMA3_RM_freeLogicalChannel(), EDMA3_RM_freeResource(), EDMA3_RM_mapEdmaChannel(), and EDMA3_RM_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 avlblPaRAMSets\:EDMA3_RM_Instance}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_Instance\:avlblPaRAMSets}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
unsigned int EDMA3_RM_Instance::avlblPaRAMSets[EDMA3_MAX_PARAM_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAIR}{\*\bkmkend AAAAAAAAIR}Available PaRAM Sets to the RM Instance 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocContiguousResource(), EDMA3_RM_allocResource(), EDMA3_RM_close(), EDMA3_RM_freeResource(), EDMA3_RM_mapEdmaChannel(), EDMA3_RM_mapQdmaChannel(), and EDMA3_RM_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 avlblQdmaChannels\:EDMA3_RM_Instance}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_Instance\:avlblQdmaChannels}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
unsigned int EDMA3_RM_Instance::avlblQdmaChannels[EDMA3_MAX_QDMA_CHAN_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAIS}{\*\bkmkend AAAAAAAAIS}Available QDMA Channels to the RM Instance 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocContiguousResource(), EDMA3_RM_allocResource(), EDMA3_RM_close(), EDMA3_RM_freeLogicalChannel(), EDMA3_RM_freeResource(), EDMA3_RM_mapQdmaChannel(), and EDMA3_RM_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 avlblTccs\:EDMA3_RM_Instance}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_Instance\:avlblTccs}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
unsigned int EDMA3_RM_Instance::avlblTccs[EDMA3_MAX_TCC_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAIT}{\*\bkmkend AAAAAAAAIT}Available TCCs to the RM Instance 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocContiguousResource(), EDMA3_RM_allocResource(), EDMA3_RM_close(), EDMA3_RM_freeResource(), and EDMA3_RM_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 initParam\:EDMA3_RM_Instance}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_Instance\:initParam}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Param EDMA3_RM_Instance::initParam
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAIU}{\*\bkmkend AAAAAAAAIU}Configuration such as
 region id, IsMaster, Callback function This configuration is passed to the "Open" API. For a single EDMA3 HW controller, there can be EDMA3_MAX_REGIONS different instances tied to different regions. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocContiguousResource(), EDMA3
_RM_allocResource(), EDMA3_RM_checkAndClearTcc(), EDMA3_RM_close(), EDMA3_RM_freeLogicalChannel(), EDMA3_RM_freeResource(), EDMA3_RM_mapEdmaChannel(), EDMA3_RM_mapQdmaChannel(), EDMA3_RM_open(), EDMA3_RM_setCCRegister(), and EDMA3_RM_waitAndClearTcc().

\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 paramInitRequired\:EDMA3_RM_Instance}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_Instance\:paramInitRequired}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
unsigned int EDMA3_RM_Instance::paramInitRequired
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAIV}{\*\bkmkend AAAAAAAAIV}Sometimes, PaRAM clearing is not required for some particular RM Instances. In that case, PaRAM Sets allo
cated will NOT be cleared before allocating to any particular user. It is the responsibility of user to program it accordingly, without assuming anything for a specific field because the PaRAM Set might contain junk values. Not programming it fully might 
result in erroneous behavior. On the other hand, RM instances can also use this variable to get the PaRAM Sets cleared before allocating them to the specific user. User can program only the selected fields in this case.
\par Value '0' : PaRAM Sets will NOT be cleared during their allocation. Value '1' : PaRAM Sets will be cleared during their allocation.
\par This value can be modified using the IOCTL commands. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocContiguousResource(), EDMA3_RM_allocResource(), EDMA3_RM_Ioctl(), and EDMA3_RM_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 pResMgrObjHandle\:EDMA3_RM_Instance}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_Instance\:pResMgrObjHandle}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_Obj* EDMA3_RM_Instance::pResMgrObjHandle
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAIW}{\*\bkmkend AAAAAAAAIW}Pointer to the EDMA3 RM Object (HW specific) opened by RM instance. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocContiguousResource(), EDMA3_RM_allocLogicalChannel(), EDMA3_RM_allocResource(), EDMA3_RM_checkAndClearTcc(), EDMA3_RM_close(), EDMA3_RM_freeContiguousResource(), EDMA3_RM_freeLogicalChannel(), EDMA3_RM_freeResource(), EDMA3_RM_
g
etBaseAddress(), EDMA3_RM_getCCRegister(), EDMA3_RM_getInstanceInitCfg(), EDMA3_RM_getPaRAM(), EDMA3_RM_getPaRAMPhyAddr(), EDMA3_RM_mapEdmaChannel(), EDMA3_RM_mapQdmaChannel(), EDMA3_RM_open(), EDMA3_RM_registerTccCb(), EDMA3_RM_setCCRegister(), EDMA3_RM_
setPaRAM(), EDMA3_RM_unregisterTccCb(), and EDMA3_RM_waitAndClearTcc().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 regModificationRequired\:EDMA3_RM_Instance}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_Instance\:regModificationRequired}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 unsigned int EDMA3_RM_Instance::regModificationRequired
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAIX}{\*\bkmkend AAAAAAAAIX}Sometimes, gl
obal EDMA3 registers (DCHMAP/QCHMAP) and PaRAM Sets should not be modified during EDMA3_RM_allocLogicalChannel (), for some particular RM Instances. In that case, it is the responsibility of user to program them accordingly, when needed, without assuming 
a
nything because they might contain junk values. Not programming the registers/PaRAMs fully might result in erroneous behavior. On the other hand, RM instances can also use this variable to get the global registers and PaRAM Sets minimally programmed befor
e allocating them to the specific user. User can program only the remaining fields in this case.
\par Value '0' : EDMA3 registers (DCHMAP/QCHMAP) and PaRAM Sets will NOT be programmed during their allocation. Value '1' : EDMA3 registers (DCHMAP/QCHMAP) and PaRAM Sets will be programmed during their allocation.
\par This value can be modified using the IOCTL commands. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocLogicalChannel(), EDMA3_RM_allocResource(), EDMA3_RM_freeLogicalChannel(), EDMA3_RM_freeResource(), EDMA3_RM_Ioctl(), and EDMA3_RM_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 shadowRegs\:EDMA3_RM_Instance}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_Instance\:shadowRegs}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_CCRL_ShadowRegs* EDMA3_RM_Instance::shadowRegs
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAIY}{\*\bkmkend AAAAAAAAIY}Pointer to appropriate Shadow Register region of CC Registers 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocContiguousResource(), EDMA3_RM_allocLogicalChannel(), EDMA3_RM_allocResource(), EDMA3_RM_close(), EDMA3_RM_freeLogicalChannel(), EDMA3_RM_open(), EDMA3_RM_registerTccCb(), and EDMA3_RM_unregisterTccCb().
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\f1\insrsid8541348 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 The documentation for this struct was generated from the following file:
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
edma3resmgr.h
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \sect 
}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_InstanceInitConfig Struct Reference
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \tcl2
{\*\bkmkstart _Toc234758210}EDMA3_RM_InstanceInitConfig{\*\bkmkend _Toc234758210}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 
\ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_InstanceInitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAHK}{\*\bkmkend AAAAAAAAHK}Init-time Region Specific Configuration structure for EDMA3 RM, to provide region specific Information. 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2\afs24 \ltrch\fcs0 \f2\fs24\insrsid8541348 
#include <edma3_rm.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Data Fields
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 ownPaRAMSets}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [EDMA3_MAX_PARAM_DWRDS]
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 ownDmaChannels}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348  [EDMA3_MAX_DMA_CHAN_DWRDS]
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 ownQdmaChannels}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348  [EDMA3_MAX_QDMA_CHAN_DWRDS]
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 ownTccs}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348  [EDMA3_MAX_TCC_DWRDS]
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 resvdPaRAMSets}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348  [EDMA3_MAX_PARAM_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Reserved PaRAM Sets. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 resvdDmaChannels}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [EDMA3_MAX_DMA_CHAN_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Reserved DMA channels. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 resvdQdmaChannels}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [EDMA3_MAX_QDMA_CHAN_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Reserved QDMA channels. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 resvdTccs}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  [EDMA3_MAX_TCC_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 
\i\insrsid8541348 Reserved TCCs. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Init-time Region Specific Configuration structure for EDMA3 RM, to provide region specific Information. 
\par This configuration structure is used to specify which EDMA3 resources are owned and reserved by the EDMA3 RM instance. This configuration structure is shadow region specific and will be provided by the user at run-time while calling EDMA3_RM_open ().

\par Owned resources: ****************
\par EDMA3 RM Instances are tied to different shadow regions and hence different masters. Regions could be:
\par a) ARM, b) DSP, c) IMCOP (Imaging Co-processor) etc.
\par User can assign each EDMA3 resource to a shadow region using this st
ructure. In this way, user specifies which resources are owned by the specific EDMA3 RM Instance. This assignment should also ensure that the same resource is not assigned to more than one shadow regions (unless desired in that way). Any assignment not fo
llowing the above mentioned approach may have catastrophic consequences.
\par Reserved resources: *******************
\par During EDMA3 RM initialization, user can reserve some of the EDMA3 resources for future use, by specifying which resources to reserve in the con
figuration data structure. These (critical) resources are reserved in advance so that they should not be allocated to someone else and thus could be used in future for some specific purpose.
\par User can request different EDMA3 resources using two methods: a) By passing the resource type and the actual resource id, b) By passing the resource type and ANY as resource id
\par For e.g. to request DMA channel 31, user will pass 31 as the resource id. But to request ANY available DMA channel (mainly used for memory-to-memory data transfer operations), user will pass EDMA3_DRV_DMA_CHANNEL_ANY as the resource id.
\par During initialization, user may have reserved some of the DMA channels for some specific purpose (mainly for peripherals using EDMA). These reserved DMA channels then will not be returned when user requests ANY as the resource id.
\par Same logic applies for QDMA channels and TCCs.
\par For PaRAM Set, there is one difference. If the DMA channels are one-to-one tied to their respective PaRAM Sets (i.e. user cannot 'choose' the
 PaRAM Set for a particular DMA channel), EDMA3 RM automatically reserves all those PaRAM Sets which are tied to the DMA channels. Then those PaRAM Sets would not be returned when user requests for ANY PaRAM Set (specifically for linking purpose). This is
 done in order to avoid allocating the PaRAM Set, tied to a particular DMA channel, for linking purpose. If this constraint is not there, that DMA channel thus could not be used at all, because of the unavailability of the desired PaRAM Set. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Field Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 
\ltrch\fcs0 \fs24\insrsid8541348 ownDmaChannels\:EDMA3_RM_InstanceInitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_InstanceInitConfig\:ownDmaChannels}}}\sectd \linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 unsigned int EDMA3_RM_InstanceInitConfig::ownDmaChannels[EDMA3_MAX_DMA_CHAN_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAIZ}{\*\bkmkend AAAAAAAAIZ}DMA Channels owned by the EDMA3 RM Instance. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocContiguousResource(), EDMA3_RM_allocResource(), EDMA3_RM_freeLogicalChannel(), EDMA3_RM_freeResource(), EDMA3_RM_mapEdmaChannel(), and EDMA3_RM_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 ownPaRAMSets\:EDMA3_RM_InstanceInitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_InstanceInitConfig\:ownPaRAMSets}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 unsigned int EDMA3_RM_InstanceInitConfig::ownPaRAMSets[EDMA3_MAX_PARAM_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAJA}{\*\bkmkend AAAAAAAAJA}PaRAM Sets owned by the EDMA3 RM Instance. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocContiguousResource(), EDMA3_RM_allocResource(), EDMA3_RM_freeResource(), EDMA3_RM_mapEdmaChannel(), EDMA3_RM_mapQdmaChannel(), and EDMA3_RM_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 ownQdmaChannels\:EDMA3_RM_InstanceInitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_InstanceInitConfig\:ownQdmaChannels}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 unsigned int EDMA3_RM_InstanceInitConfig::ownQdmaChannels[EDMA3_MAX_QDMA_CHAN_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAJB}{\*\bkmkend AAAAAAAAJB}QDMA Channels owned by the EDMA3 RM Instance. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocContiguousResource(), EDMA3_RM_allocResource(), EDMA3_RM_freeLogicalChannel(), EDMA3_RM_freeResource(), EDMA3_RM_mapQdmaChannel(), and EDMA3_RM_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 ownTccs\:EDMA3_RM_InstanceInitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_InstanceInitConfig\:ownTccs}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
unsigned int EDMA3_RM_InstanceInitConfig::ownTccs[EDMA3_MAX_TCC_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAJC}{\*\bkmkend AAAAAAAAJC}TCCs owned by the EDMA3 RM Instance. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocContiguousResource(), EDMA3_RM_allocResource(), EDMA3_RM_freeResource(), and EDMA3_RM_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 resvdDmaChannels\:EDMA3_RM_InstanceInitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_InstanceInitConfig\:resvdDmaChannels}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 unsigned int EDMA3_RM_InstanceInitConfig::resvdDmaChannels[EDMA3_MAX_DMA_CHAN_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAJD}{\*\bkmkend AAAAAAAAJD}Reserved DMA channels. 
\par DMA channels reserved during initialization for future use. These will not be given when user requests for ANY available DMA channel using 'EDMA3_RM_DMA_CHANNEL_ANY' as resource/channel id. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocContiguousResource(), and EDMA3_RM_allocResource().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 resvdPaRAMSets\:EDMA3_RM_InstanceInitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_InstanceInitConfig\:resvdPaRAMSets}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 unsigned int EDMA3_RM_InstanceInitConfig::resvdPaRAMSets[EDMA3_MAX_PARAM_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAJE}{\*\bkmkend AAAAAAAAJE}Reserved PaRAM Sets. 
\par PaRAM Sets reserved during initialization for future use. These will not be given when user requests for ANY available PaRAM Set using 'EDMA3_RM_PARAM_ANY' as resource/channel id. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocContiguousResource(), EDMA3_RM_allocResource(), and EDMA3_RM_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 resvdQdmaChannels\:EDMA3_RM_InstanceInitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_InstanceInitConfig\:resvdQdmaChannels}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 unsigned int EDMA3_RM_InstanceInitConfig::resvdQdmaChannels[EDMA3_MAX_QDMA_CHAN_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAJF}{\*\bkmkend AAAAAAAAJF}Reserved QDMA channels. 
\par QDMA channels reserved during initialization for future use. These will not be given when user requests for ANY available QDMA channel using 'EDMA3_RM_QDMA_CHANNEL_ANY' as resource/channel id. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocContiguousResource(), and EDMA3_RM_allocResource().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 resvdTccs\:EDMA3_RM_InstanceInitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_InstanceInitConfig\:resvdTccs}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
unsigned int EDMA3_RM_InstanceInitConfig::resvdTccs[EDMA3_MAX_TCC_DWRDS]
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAJG}{\*\bkmkend AAAAAAAAJG}Reserved TCCs. 
\par TCCs reserved during initialization for future use. These will not be given when user requests for ANY available TCC using 'EDMA3_RM_TCC_ANY' as resource/channel id. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocContiguousResource(), and EDMA3_RM_allocResource().
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\f1\insrsid8541348 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 The documentation for this struct was generated from the following file:
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
edma3_rm.h
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \sect 
}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_MiscParam Struct Reference
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \tcl2
{\*\bkmkstart _Toc234758211}EDMA3_RM_MiscParam{\*\bkmkend _Toc234758211}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_MiscParam}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAHL}
{\*\bkmkend AAAAAAAAHL}Used to specify the miscellaneous options during Resource Manager Initialization. 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2\afs24 \ltrch\fcs0 \f2\fs24\insrsid8541348 
#include <edma3_rm.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Data Fields
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
unsigned short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 isSlave}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 param}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Used to specify the miscellaneous options during Resource Manager Initialization. 
\par This configuration structure is used to specify some misc options while creating the RM Object. New options may also be added into this structure in future. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Field Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 
\ltrch\fcs0 \fs24\insrsid8541348 isSlave\:EDMA3_RM_MiscParam}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_MiscParam\:isSlave}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 unsigned short EDMA3_RM_MiscParam::isSlave
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAJH}{\*\bkmkend AAAAAAAAJH}In a multi-master system (for e.g. ARM + DSP), this option is used to distinguish between Master and Slave. Only the Master is allowed to program the global EDMA3 registers (like Queue priority, Queue wat
er- mark level, error registers etc). 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_create().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 param\:EDMA3_RM_MiscParam}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_MiscParam\:param}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
unsigned short EDMA3_RM_MiscParam::param
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAJI}{\*\bkmkend AAAAAAAAJI}For future use 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\f1\insrsid8541348 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 The documentation for this struct was generated from the following file:
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
edma3_rm.h
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \sect 
}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_Obj Struct Reference
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \tcl2
{\*\bkmkstart _Toc234758212}EDMA3_RM_Obj{\*\bkmkend _Toc234758212}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_Obj}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAHM}
{\*\bkmkend AAAAAAAAHM}EDMA3 Hardware Instance Configuration Structure. 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2\afs24 \ltrch\fcs0 \f2\fs24\insrsid8541348 
#include <edma3resmgr.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Data Fields
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 phyCtrllerInstId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_ObjState}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid8541348 state}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 numOpens}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_GblConfigParams}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  }{\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid8541348 gblCfgParams}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 
\i\insrsid8541348 Init-time Configuration structure for EDMA3 controller, to provide Global SoC specific Information. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3 Hardware Instance Configuration Structure. 
\par Used to maintain information of the EDMA3 HW configuration. One such storage exists for each instance of the EDMA 3 HW. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Field Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 
\ltrch\fcs0 \fs24\insrsid8541348 gblCfgParams\:EDMA3_RM_Obj}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_Obj\:gblCfgParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 EDMA3_RM_GblConfigParams EDMA3_RM_Obj::gblCfgParams
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAJJ}{\*\bkmkend AAAAAAAAJJ}Init-time Configuration structure for EDMA3 controller, to provide Global SoC specific Information. 
\par This configuration will can be provided by the user at run-time, while calling }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_create()}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 . 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by ED
MA3_RM_allocContiguousResource(), EDMA3_RM_allocLogicalChannel(), EDMA3_RM_allocResource(), EDMA3_RM_checkAndClearTcc(), EDMA3_RM_close(), EDMA3_RM_create(), EDMA3_RM_freeContiguousResource(), EDMA3_RM_freeLogicalChannel(), EDMA3_RM_freeResource(), EDMA3_
R
M_getBaseAddress(), EDMA3_RM_getCCRegister(), EDMA3_RM_getPaRAM(), EDMA3_RM_getPaRAMPhyAddr(), EDMA3_RM_mapEdmaChannel(), EDMA3_RM_mapQdmaChannel(), EDMA3_RM_open(), EDMA3_RM_registerTccCb(), EDMA3_RM_setCCRegister(), EDMA3_RM_setPaRAM(), EDMA3_RM_unregis
terTccCb(), and EDMA3_RM_waitAndClearTcc().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 numOpens\:EDMA3_RM_Obj}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_Obj\:numOpens}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
unsigned int EDMA3_RM_Obj::numOpens
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAJK}{\*\bkmkend AAAAAAAAJK}Number of active opens of RM Instances 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_close(), EDMA3_RM_create(), and EDMA3_RM_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 phyCtrllerInstId\:EDMA3_RM_Obj}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_Obj\:phyCtrllerInstId}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
unsigned int EDMA3_RM_Obj::phyCtrllerInstId
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAJL}{\*\bkmkend AAAAAAAAJL}HW Instance Id of the EDMA3 Controller 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocLogicalChannel(), EDMA3_RM_close(), EDMA3_RM_create(), EDMA3_RM_freeLogicalChannel(), EDMA3_RM_freeResource(), EDMA3_RM_getInstanceInitCfg(), EDMA3_RM_getPaRAM(), EDMA3_RM_getPaRAMPhyAddr(), and EDMA3_RM_setPaRAM().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 state\:EDMA3_RM_Obj}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_Obj\:state}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_ObjState EDMA3_RM_Obj::state

\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAJM}{\*\bkmkend AAAAAAAAJM}State information of the Resource Manager object 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_close(), EDMA3_RM_create(), EDMA3_RM_delete(), and EDMA3_RM_open().
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\f1\insrsid8541348 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 The documentation for this struct was generated from the following file:
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
edma3resmgr.h
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \sect 
}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_Param Struct Reference
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \tcl2
{\*\bkmkstart _Toc234758213}EDMA3_RM_Param{\*\bkmkend _Toc234758213}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_Param}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAHN}
{\*\bkmkend AAAAAAAAHN}Used to Initialize the Resource Manager Instance. 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2\afs24 \ltrch\fcs0 \f2\fs24\insrsid8541348 
#include <edma3_rm.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Data Fields
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 
EDMA3_RM_RegionId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 regionId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 isMaster}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_InstanceInitConfig}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  * }{\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid8541348 rmInstInitConfig}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 void * }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 rmSemHandle}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 unsigned short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 regionInitEnable}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_GblErrCallbackParams}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  }{\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid8541348 gblerrCbParams}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Used to Initialize the Resource Manager Instance. 
\par This configuration structure is used to initialize the EDMA3 RM Instance. This configuration information is passed while opening the RM instance. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Field Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 
\ltrch\fcs0 \fs24\insrsid8541348 gblerrCbParams\:EDMA3_RM_Param}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_Param\:gblerrCbParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 EDMA3_RM_GblErrCallbackParams EDMA3_RM_Param::gblerrCbParams
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAJN}{\*\bkmkend AAAAAAAAJN}Instance wide Global Error callback parameters 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 isMaster\:EDMA3_RM_Param}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_Param\:isMaster}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 unsigned short EDMA3_RM_Param::
isMaster
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAJO}{\*\bkmkend AAAAAAAAJO}It tells whether the EDMA3 RM instance is Master or not. Only the shadow region associated with this master instance will receive the EDMA3 interrupts (if enabled). 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_close(), and EDMA3_RM_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 regionId\:EDMA3_RM_Param}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_Param\:regionId}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_RegionId EDMA3_RM_Param::regionId
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAJP}{\*\bkmkend AAAAAAAAJP}Shadow Region Identification 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocContiguousResource(), EDMA3_RM_allocResource(), EDMA3_RM_checkAndClearTcc(), EDMA3_RM_freeResource(), EDMA3_RM_open(), and EDMA3_RM_waitAndClearTcc().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 regionInitEnable\:EDMA3_RM_Param}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_Param\:regionInitEnable}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
unsigned short EDMA3_RM_Param::regionInitEnable
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAJQ}{\*\bkmkend AAAAAAAAJQ}Whether initialization of Region Specific Registers is required or not? 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 rmInstInitConfig\:EDMA3_RM_Param}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_Param\:rmInstInitConfig}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_InstanceInitConfig* EDMA3_RM_Param::rmInstInitConfig
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAJR}{\*\bkmkend AAAAAAAAJR}EDMA3 resources related shadow region 
specific information. Which all EDMA3 resources are owned and reserved by this particular instance are told in this configuration structure. User can also pass this structure as NULL. In that case, default static configuration would be taken from the plat
form specific configuration files (part of the Resource Manager), if available. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocContiguousResource(), EDMA3_RM_allocResource(), EDMA3_RM_freeLogicalChannel(), EDMA3_RM_freeResource(), EDMA3_RM_mapEdmaChannel(), EDMA3_RM_mapQdmaChannel(), and EDMA3_RM_open().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 rmSemHandle\:EDMA3_RM_Param}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_Param\:rmSemHandle}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
void* EDMA3_RM_Param::rmSemHandle
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAJS}{\*\bkmkend AAAAAAAAJS}EDMA3 RM Instance specific semaphore handle. Used to share resources (DMA/QDMA channels, PaRAM Sets, TCCs etc) among different users. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocContiguousResource(), EDMA3_RM_allocResource(), EDMA3_RM_open(), and EDMA3_RM_setCCRegister().
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\f1\insrsid8541348 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 The documentation for this struct was generated from the following file:
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
edma3_rm.h
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \sect 
}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_ParamentryRegs Struct Reference
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \tcl2
{\*\bkmkstart _Toc234758214}EDMA3_RM_ParamentryRegs{\*\bkmkend _Toc234758214}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_ParamentryRegs}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAHO}
{\*\bkmkend AAAAAAAAHO}EDMA3 PaRAM Set. 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2\afs24 \ltrch\fcs0 \f2\fs24\insrsid8541348 
#include <edma3_rm.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Data Fields
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
volatile unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 OPT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 volatile unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 SRC}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 {\*\bkmkstart AAAAAAAAJT}{\*\bkmkend AAAAAAAAJT}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Starting byte address of Source For FIFO mode, srcAddr must be a 256-bit aligned address. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
volatile unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 A_B_CNT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 volatile unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 DST}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 {\*\bkmkstart AAAAAAAAJU}{\*\bkmkend AAAAAAAAJU}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Starting byte address of destination For FIFO mode, destAddr must be a 256-bit aligned address. i.e. 5 LSBs should be 0. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
volatile unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 SRC_DST_BIDX}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 volatile unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 LINK_BCNTRLD}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Address for linking (AutoReloading of a PaRAM Set) (16 bits) and Reload value of the numArrInFrame (BCNT) (16 bits). 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
volatile unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 SRC_DST_CIDX}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAJV}{\*\bkmkend AAAAAAAAJV}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Index between consecutive frames of a Source Block (SRCCIDX) (16 bits) and Index between consecutive frames of a Dest Block (DSTCIDX) (16 bits). 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
volatile unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 CCNT}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAJW}{\*\bkmkend AAAAAAAAJW}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 
\i\insrsid8541348 Number of Frames in a block (CCNT) (16 bits). 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3 PaRAM Set. 
\par This is a mapping of the EDMA3 PaRAM set provided to the user for ease of modification of the individual PaRAM words.
\par It could be used by the advanced users to program the PaRAM Set directly, without using any API. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Field Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 
\ltrch\fcs0 \fs24\insrsid8541348 A_B_CNT\:EDMA3_RM_ParamentryRegs}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_ParamentryRegs\:A_B_CNT}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 volatile unsigned int EDMA3_RM_ParamentryRegs::A_B_CNT
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAJX}{\*\bkmkend AAAAAAAAJX}Number of bytes in each Array (ACNT) (16 bits) and Number of Arrays in each Frame (BCNT) (16 bits). 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 LINK_BCNTRLD\:EDMA3_RM_ParamentryRegs}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_ParamentryRegs\:LINK_BCNTRLD}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
volatile unsigned int EDMA3_RM_ParamentryRegs::LINK_BCNTRLD
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAJY}{\*\bkmkend AAAAAAAAJY}Address for linking (AutoReloading of a PaRAM Set) (16 bits) and Reload value of the numArrInFrame (BCNT) (16 bits). 
\par Link field must point to a valid aligned 32-byte PaRAM set A value of 0xFFFF means no linking.
\par B count reload field is relevant only for A-sync transfers. 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 OPT\:EDMA3_RM_ParamentryRegs}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_ParamentryRegs\:OPT}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
volatile unsigned int EDMA3_RM_ParamentryRegs::OPT
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAJZ}{\*\bkmkend AAAAAAAAJZ}OPT field of PaRAM Set 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 SRC_DST_BIDX\:EDMA3_RM_ParamentryRegs}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_ParamentryRegs\:SRC_DST_BIDX}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
volatile unsigned int EDMA3_RM_ParamentryRegs::SRC_DST_BIDX
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAKA}{\*\bkmkend AAAAAAAAKA}Index between consec. arrays of a Source Frame (SRCBIDX) (16 bits) and Index between consec. arrays of a Destination Frame (DSTBIDX) (16 bits).
\par If SAM is set to 1 (via channelOptions) then srcInterArrIndex should be an even multiple of 32 bytes.
\par If DAM is set to 1 (via channelOptions) then destInterArrIndex should be an even multiple of 32 bytes 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\f1\insrsid8541348 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 The documentation for this struct was generated from the following file:
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
edma3_rm.h
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \sect 
}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_PaRAMRegs Struct Reference
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \tcl2
{\*\bkmkstart _Toc234758215}EDMA3_RM_PaRAMRegs{\*\bkmkend _Toc234758215}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_PaRAMRegs}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAHP}
{\*\bkmkend AAAAAAAAHP}EDMA3 PaRAM Set in User Configurable format. 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2\afs24 \ltrch\fcs0 \f2\fs24\insrsid8541348 
#include <edma3_rm.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Data Fields
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
volatile unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 opt}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 volatile unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 srcAddr}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAKB}{\*\bkmkend AAAAAAAAKB}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Starting byte address of Source For FIFO mode, srcAddr must be a 256-bit aligned address. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
volatile unsigned short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 aCnt}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAKC}{\*\bkmkend AAAAAAAAKC}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Number of bytes in each Array (ACNT). 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
volatile unsigned short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 bCnt}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAKD}{\*\bkmkend AAAAAAAAKD}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Number of Arrays in each Frame (BCNT). 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
volatile unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 destAddr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAKE}{\*\bkmkend AAAAAAAAKE}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Starting byte address of destination For FIFO mode, destAddr must be a 256-bit aligned address. i.e. 5 LSBs should be 0. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
volatile short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 srcBIdx}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAKF}{\*\bkmkend AAAAAAAAKF}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Index between consec. arrays of a Source Frame (SRCBIDX) If SAM is set to 1 (via channelOptions) then srcInterArrIndex should be an even multiple of 32 bytes. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
volatile short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 destBIdx}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAKG}{\*\bkmkend AAAAAAAAKG}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Index between consec. arrays of a Destination Frame (DSTBIDX) If DAM is set to 1 (via channelOptions) then destInterArrIndex should be an even multiple of 32 bytes. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
volatile unsigned short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 linkAddr}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAKH}{\*\bkmkend AAAAAAAAKH}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Address for linking (AutoReloading of a PaRAM Set) This must point to a valid aligned 32-
byte PaRAM set A value of 0xFFFF means no linking Linking is especially useful for use with ping-pong buffers and circular buffers. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
volatile unsigned short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 bCntReload}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAKI}{\*\bkmkend AAAAAAAAKI}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Reload value of the numArrInFrame (BCNT) Relevant only for A-sync transfers. 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
volatile short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 srcCIdx}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAKJ}{\*\bkmkend AAAAAAAAKJ}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Index between consecutive frames of a Source Block (SRCCIDX). 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
volatile short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 destCIdx}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAKK}{\*\bkmkend AAAAAAAAKK}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid8541348 Index between consecutive frames of a Dest Block (DSTCIDX). 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
volatile unsigned short }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 cCnt}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAKL}{\*\bkmkend AAAAAAAAKL}
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 
\i\insrsid8541348 Number of Frames in a block (CCNT). 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
EDMA3 PaRAM Set in User Configurable format. 
\par This is a mapping of the EDMA3 PaRAM set provided to the user for ease of modification of the individual fields. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Field Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 
\ltrch\fcs0 \fs24\insrsid8541348 opt\:EDMA3_RM_PaRAMRegs}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 
\ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_PaRAMRegs\:opt}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
volatile unsigned int EDMA3_RM_PaRAMRegs::opt
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAKM}{\*\bkmkend AAAAAAAAKM}OPT field of PaRAM Set 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\f1\insrsid8541348 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 The documentation for this struct was generated from the following file:
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
edma3_rm.h
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \sect 
}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_ResDesc Struct Reference
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \tcl2
{\*\bkmkstart _Toc234758216}EDMA3_RM_ResDesc{\*\bkmkend _Toc234758216}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_ResDesc}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 {\*\bkmkstart AAAAAAAAHQ}
{\*\bkmkend AAAAAAAAHQ}Handle to a Resource. 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2\afs24 \ltrch\fcs0 \f2\fs24\insrsid8541348 
#include <edma3_rm.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Data Fields
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
unsigned int }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 resId}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 EDMA3_RM_ResType}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 
\b\insrsid8541348 type}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Handle to a Resource. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Field Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 
\ltrch\fcs0 \fs24\insrsid8541348 resId\:EDMA3_RM_ResDesc}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 
\ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_ResDesc\:resId}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
unsigned int EDMA3_RM_ResDesc::resId
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAKN}{\*\bkmkend AAAAAAAAKN}Resource Id Range of resId values : As an example, for resource Type = EDMA3_RM_RES_DMA_CHANNEL, resId can take values from 0 to EDMA3_MAX_DMA_CH Or resId can take the value EDMA3_RM_RES_ANY. 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocContiguousResource(), EDMA3_RM_allocLogicalChannel(), EDMA3_RM_allocResource(), EDMA3_RM_freeContiguousResource(), EDMA3_RM_freeLogicalChannel(), EDMA3_RM_freeRes
ource(), EDMA3_RM_getPaRAM(), EDMA3_RM_getPaRAMPhyAddr(), EDMA3_RM_registerTccCb(), EDMA3_RM_setPaRAM(), and EDMA3_RM_unregisterTccCb().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 type\:EDMA3_RM_ResDesc}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_ResDesc\:type}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_ResType EDMA3_RM_ResDesc::type
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAKO}{\*\bkmkend AAAAAAAAKO}Resource Type 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_allocContiguousResource(), EDMA3_RM_allocLogicalChannel(), EDMA3_RM_allocResource(), EDMA3_RM_freeContiguousResource(), EDMA3_RM_freeLogicalChannel(), EDMA3_RM_freeResource(), EDMA3_RM_getPaRAM(), EDMA3_RM_getPaRAMPhyAddr
(), EDMA3_RM_registerTccCb(), EDMA3_RM_setPaRAM(), and EDMA3_RM_unregisterTccCb().
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\f1\insrsid8541348 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 The documentation for this struct was generated from the following file:
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
edma3_rm.h
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \sect 
}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\f1\fs28\lang1033\langfe1033\kerning28\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_TccCallbackParams Struct Reference
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \tcl2
{\*\bkmkstart _Toc234758217}EDMA3_RM_TccCallbackParams{\*\bkmkend _Toc234758217}}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 
\ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_TccCallbackParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAHR}{\*\bkmkend AAAAAAAAHR}TCC Callback - Caters to channel specific status reporting. 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2\afs24 \ltrch\fcs0 \f2\fs24\insrsid8541348 
#include <edma3resmgr.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Data Fields
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \ab\af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 
EDMA3_RM_TccCallback}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348  }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 tccCb}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par {\pntext\pard\plain\ltrpar \s62 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard \ltrpar\s62\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 void * }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid8541348 cbData}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid8541348 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Detailed Description
\par }\pard\plain \ltrpar\s17\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
TCC Callback - Caters to channel specific status reporting. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid8541348 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 Field Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 
\ltrch\fcs0 \fs24\insrsid8541348 cbData\:EDMA3_RM_TccCallbackParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\f1\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid8541348 EDMA3_RM_TccCallbackParams\:cbData}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 void* EDMA3_RM_TccCallbackParams::cbData
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAKP}{\*\bkmkend AAAAAAAAKP}Callback data, passed to the Callback function 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_registerTccCb(), and EDMA3_RM_unregisterTccCb().
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid8541348 tccCb\:EDMA3_RM_TccCallbackParams}}}\sectd \linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 
\ltrch\fcs0 \b\v\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 EDMA3_RM_TccCallbackParams\:tccCb}}}\sectd \linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 
EDMA3_RM_TccCallback EDMA3_RM_TccCallbackParams::tccCb
\par }\pard\plain \ltrpar\s17\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
{\*\bkmkstart AAAAAAAAKQ}{\*\bkmkend AAAAAAAAKQ}Callback function 
\par }\pard\plain \ltrpar\s33\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
Referenced by EDMA3_RM_registerTccCb(), and EDMA3_RM_unregisterTccCb().
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\f1\insrsid8541348 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\f1\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid8541348 The documentation for this struct was generated from the following file:
\par {\pntext\pard\plain\ltrpar \s63 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af0\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s63\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls2\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls2\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
edma3resmgr.h
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 \sect 
}\sectd \ltrsect\linex0\sectdefaultcl\sectrsid8541348\sftnbj \pard\plain \ltrpar\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 
\b\f1\fs36\lang1033\langfe1033\kerning36\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8541348 Index
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 {\*\bkmkstart _Toc234758218}
Index{\*\bkmkend _Toc234758218}}}}\sectd \linex0\sectdefaultcl\sectrsid8541348\sftnbj {\field{\*\fldinst {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid8541348 INDEX \\c2 \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 
\par }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\lang1024\langfe1024\noproof\insrsid8541348 \sect }\sectd \ltrsect\sbknone\linex0\cols2\sectdefaultcl\sectrsid8541348\sftnbj \pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar
\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid8541348 A_B_CNT

\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_ParamentryRegs, 66
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 avlblDmaChannels
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_Instance, 55
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 avlblPaRAMSets
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_Instance, 55
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 avlblQdmaChannels
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_Instance, 55
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 avlblTccs
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_Instance, 56
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Boundary Values, 47
\par cbData
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_TccCallbackParams, 71
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 ccError
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_GblConfigParams, 51
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Channel Specific Interface, 6
\par Completion status, 4
\par dmaChannelHwEvtMap
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_GblConfigParams, 51
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 dmaChannelPaRAMMap
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_GblConfigParams, 51
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 dmaChannelTccMap
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_GblConfigParams, 51
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 dmaChPaRAMMapExists
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_GblConfigParams, 51
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3 Interrupt Manager Interface, 4
\par EDMA3 Resource Manager Usage Guidelines, 14
\par EDMA3 Resources Management, 22
\par EDMA3_RM_allocContiguousResource
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 30
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_allocLogicalChannel
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 32
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_allocResource
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 35
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_CC_PHY_ADDR
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 26
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_CH_NO_PARAM_MAP
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 25
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_CH_NO_TCC_MAP
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 26
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_ChBoundResources, 49
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 paRAMId, 49
\par tcc, 49
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_checkAndClearTcc
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 37
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_close
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMMain, 10
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_CLOSED
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgrIntObjMaint, 47
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_Cntrlr_PhyAddr
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 26
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_create
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMMain, 10
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_CREATED
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgrIntObjMaint, 47
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_delete
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMMain, 11
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_DELETED
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgrIntObjMaint, 47
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_DMA_CH_MAX_VAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMIntBoundVals, 48
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_DMA_CHANNEL_ANY
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 26
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_E_ALL_RES_NOT_AVAILABLE
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMErrCode, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_E_BASE
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMErrCode, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_E_CALLBACK_ALREADY_REGISTERED
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMErrCode, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_E_CC_DMA_EVT_MISS
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMStatus, 6
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_E_CC_QDMA_EVT_MISS
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMStatus, 6
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_E_CC_QUE_THRES_EXCEED
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMStatus, 5
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_E_CC_TCC
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMStatus, 5
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_E_FEATURE_UNSUPPORTED
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMErrCode, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_E_INVALID_PARAM
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMErrCode, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_E_INVALID_STATE
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMErrCode, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_E_MAX_RM_INST_OPENED
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMErrCode, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_E_OBJ_NOT_CLOSED
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMErrCode, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_E_OBJ_NOT_DELETED
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMErrCode, 21
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_E_OBJ_NOT_OPENED
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMErrCode, 22
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_E_RES_ALREADY_FREE
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMErrCode, 22
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_E_RES_NOT_ALLOCATED
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMErrCode, 22
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_E_RES_NOT_OWNED
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMErrCode, 22
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_E_RM_MASTER_ALREADY_EXISTS
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMErrCode, 22
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_E_SEMAPHORE
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMErrCode, 22
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_E_SPECIFIED_RES_NOT_AVAILABLE
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMErrCode, 22
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_E_TC_INVALID_ADDR
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMStatus, 5
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_E_TC_MEM_LOCATION_READ_ERROR
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMStatus, 5
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_E_TC_MEM_LOCATION_WRITE_ERROR
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMStatus, 5
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_E_TC_TR_ERROR
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMStatus, 5
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_EventQueue
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMMain, 10
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_freeContiguousResource
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 37
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_freeLogicalChannel
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 38
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_freeResource
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 39
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_GblConfigParams, 50
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 ccError, 51
\par dmaChannelHwEvtMap, 51
\par dmaChannelPaRAMMap, 51
\par dmaChannelTccMap, 51
\par dmaChPaRAMMapExists, 51
\par evtQPri, 52
\par evtQueueWaterMarkLvl, 52
\par globalRegs, 52
\par memProtectionExists, 52
\par numDmaChannels, 52
\par numEvtQueue, 52
\par numPaRAMSets, 52
\par numQdmaChannels, 53
\par numRegions, 53
\par numTccs, 53
\par numTcs, 53
\par tcDefaultBurstSize, 53
\par tcError, 53
\par tcRegs, 53
\par xferCompleteInt, 53
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_GblErrCallback
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMStatus, 5
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_GblErrCallbackParams, 54
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 gblerrCb, 54
\par gblerrData, 54
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_getBaseAddress
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 40
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_getCCRegister
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 40
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_getGblConfigParams
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 40
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_getInstanceInitCfg
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 41
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_getPaRAM
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 41
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_getPaRAMPhyAddr
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 42
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_GlobalError
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMStatus, 5
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 27
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_0
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 27
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_1
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 27
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_10
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 27
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_11
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 27
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_12
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 27
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_13
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 27
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_14
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 27
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_15
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 27
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_16
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 27
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_17
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_18
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_19
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_2
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 27
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_20
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_21
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_22
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_23
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_24
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_25
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_26
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_27
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_28
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_29
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_3
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 27
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_30
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_31
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_32
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_33
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_34
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_35
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_36
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_37
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_38
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_39
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_4
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 27
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_40
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_41
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_42
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_43
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_44
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_45
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_46
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_47
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_48
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_49
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_5
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 27
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_50
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_51
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_52
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_53
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_54
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 28
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_55
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_56
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_57
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_58
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_59
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_6
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 27
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_60
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_61
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_62
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_63
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_7
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 27
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_8
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 27
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_HW_CHANNEL_EVENT_9
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 27
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_Instance, 55
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 avlblDmaChannels, 55
\par avlblPaRAMSets, 55
\par avlblQdmaChannels, 55
\par avlblTccs, 56
\par initParam, 56
\par paramInitRequired, 56
\par pResMgrObjHandle, 56
\par regModificationRequired, 56
\par shadowRegs, 57
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_InstanceInitConfig, 58
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 ownDmaChannels, 59
\par ownPaRAMSets, 59
\par ownQdmaChannels, 59
\par ownTccs, 59
\par resvdDmaChannels, 60
\par resvdPaRAMSets, 60
\par resvdQdmaChannels, 60
\par resvdTccs, 60
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_Ioctl
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 42
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_IOCTL_GET_GBL_REG_MODIFY_OPTION
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 30
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_IOCTL_GET_PARAM_CLEAR_OPTION
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_IOCTL_SET_GBL_REG_MODIFY_OPTION
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_IOCTL_SET_PARAM_CLEAR_OPTION
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_IoctlCmd
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 29
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_LINK_CH_MAX_VAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMIntBoundVals, 48
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_LINK_CH_MIN_VAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMIntBoundVals, 48
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_LOG_CH_MAX_VAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMIntBoundVals, 48
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_mapEdmaChannel
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 43
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_mapQdmaChannel
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 44
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_MiscParam, 61
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 isSlave, 61
\par param, 61
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_Obj, 62
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 gblCfgParams, 62
\par numOpens, 62
\par phyCtrllerInstId, 62
\par state, 63
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_ObjState
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgrIntObjMaint, 47
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_open
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMMain, 12
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_OPENED
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgrIntObjMaint, 47
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_Param, 64
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 gblerrCbParams, 64
\par isMaster, 64
\par regionId, 64
\par regionInitEnable, 64
\par rmInstInitConfig, 64
\par rmSemHandle, 65
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_PARAM_ANY
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 26
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_ParamentryRegs, 66
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 A_B_CNT, 66
\par LINK_BCNTRLD, 66
\par OPT, 67
\par SRC_DST_BIDX, 67
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_PaRAMRegs, 68
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 opt, 69
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_QDMA_CH_MAX_VAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMIntBoundVals, 48
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_QDMA_CH_MIN_VAL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMIntBoundVals, 48
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_QDMA_CHANNEL_ANY
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 26
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_QDMA_TRIG_ACNT_BCNT
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 30
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_QDMA_TRIG_CCNT
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 30
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_QDMA_TRIG_DEFAULT
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 30
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_QDMA_TRIG_DST
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 30
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_QDMA_TRIG_LINK_BCNTRLD
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 30
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_QDMA_TRIG_OPT
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 30
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_QDMA_TRIG_SRC
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 30
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_QDMA_TRIG_SRC_DST_BIDX
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 30
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_QDMA_TRIG_SRC_DST_CIDX
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 30
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_QdmaTrigWord
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 30
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_RegionId
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMMain, 10
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_registerTccCb
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMIntrMgrChannel, 7
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_RES_DMA_CHANNEL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResType, 8
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_RES_PARAM_SET
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResType, 9
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_RES_QDMA_CHANNEL
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResType, 9
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_RES_TCC
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResType, 9
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_ResDesc, 70
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 resId, 70
\par type, 70
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_ResType
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResType, 8
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_setCCRegister
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 44
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_setPaRAM
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 45
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_TC0_PHY_ADDR
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 27
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_TC1_PHY_ADDR
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 27
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_TC2_PHY_ADDR
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 27
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_TC3_PHY_ADDR
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 27
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_TC4_PHY_ADDR
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 27
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_TC5_PHY_ADDR
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 27
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_TC6_PHY_ADDR
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 27
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_TC7_PHY_ADDR
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 27
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_TCC_ANY
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 26
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_TccCallback
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMIntrMgrChannel, 7
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_TccCallbackParams, 71
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 cbData, 71
\par tccCb, 71
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_TccStatus
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMStatus, 6
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_unregisterTccCb
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMIntrMgrChannel, 7
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_waitAndClearTcc
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr, 45
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_XFER_COMPLETE
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMStatus, 6
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgr
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_allocContiguousResource, 30
\par EDMA3_RM_allocLogicalChannel, 32
\par EDMA3_RM_allocResource, 35
\par EDMA3_RM_CC_PHY_ADDR, 26
\par EDMA3_RM_CH_NO_PARAM_MAP, 25
\par EDMA3_RM_CH_NO_TCC_MAP, 26
\par EDMA3_RM_checkAndClearTcc, 37
\par EDMA3_RM_Cntrlr_PhyAddr, 26
\par EDMA3_RM_DMA_CHANNEL_ANY, 26
\par EDMA3_RM_freeContiguousResource, 37
\par EDMA3_RM_freeLogicalChannel, 38
\par EDMA3_RM_freeResource, 39
\par EDMA3_RM_getBaseAddress, 40
\par EDMA3_RM_getCCRegister, 40
\par EDMA3_RM_getGblConfigParams, 40
\par EDMA3_RM_getInstanceInitCfg, 41
\par EDMA3_RM_getPaRAM, 41
\par EDMA3_RM_getPaRAMPhyAddr, 42
\par EDMA3_RM_HW_CHANNEL_EVENT, 27
\par EDMA3_RM_HW_CHANNEL_EVENT_0, 27
\par EDMA3_RM_HW_CHANNEL_EVENT_1, 27
\par EDMA3_RM_HW_CHANNEL_EVENT_10, 27
\par EDMA3_RM_HW_CHANNEL_EVENT_11, 27
\par EDMA3_RM_HW_CHANNEL_EVENT_12, 27
\par EDMA3_RM_HW_CHANNEL_EVENT_13, 27
\par EDMA3_RM_HW_CHANNEL_EVENT_14, 27
\par EDMA3_RM_HW_CHANNEL_EVENT_15, 27
\par EDMA3_RM_HW_CHANNEL_EVENT_16, 27
\par EDMA3_RM_HW_CHANNEL_EVENT_17, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_18, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_19, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_2, 27
\par EDMA3_RM_HW_CHANNEL_EVENT_20, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_21, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_22, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_23, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_24, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_25, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_26, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_27, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_28, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_29, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_3, 27
\par EDMA3_RM_HW_CHANNEL_EVENT_30, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_31, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_32, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_33, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_34, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_35, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_36, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_37, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_38, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_39, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_4, 27
\par EDMA3_RM_HW_CHANNEL_EVENT_40, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_41, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_42, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_43, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_44, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_45, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_46, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_47, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_48, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_49, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_5, 27
\par EDMA3_RM_HW_CHANNEL_EVENT_50, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_51, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_52, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_53, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_54, 28
\par EDMA3_RM_HW_CHANNEL_EVENT_55, 29
\par EDMA3_RM_HW_CHANNEL_EVENT_56, 29
\par EDMA3_RM_HW_CHANNEL_EVENT_57, 29
\par EDMA3_RM_HW_CHANNEL_EVENT_58, 29
\par EDMA3_RM_HW_CHANNEL_EVENT_59, 29
\par EDMA3_RM_HW_CHANNEL_EVENT_6, 27
\par EDMA3_RM_HW_CHANNEL_EVENT_60, 29
\par EDMA3_RM_HW_CHANNEL_EVENT_61, 29
\par EDMA3_RM_HW_CHANNEL_EVENT_62, 29
\par EDMA3_RM_HW_CHANNEL_EVENT_63, 29
\par EDMA3_RM_HW_CHANNEL_EVENT_7, 27
\par EDMA3_RM_HW_CHANNEL_EVENT_8, 27
\par EDMA3_RM_HW_CHANNEL_EVENT_9, 27
\par EDMA3_RM_Ioctl, 42
\par EDMA3_RM_IOCTL_GET_GBL_REG_MODIFY_OPTION, 30
\par EDMA3_RM_IOCTL_GET_PARAM_CLEAR_OPTION, 29
\par EDMA3_RM_IOCTL_SET_GBL_REG_MODIFY_OPTION, 29
\par EDMA3_RM_IOCTL_SET_PARAM_CLEAR_OPTION, 29
\par EDMA3_RM_IoctlCmd, 29
\par EDMA3_RM_mapEdmaChannel, 43
\par EDMA3_RM_mapQdmaChannel, 44
\par EDMA3_RM_PARAM_ANY, 26
\par EDMA3_RM_QDMA_CHANNEL_ANY, 26
\par EDMA3_RM_QDMA_TRIG_ACNT_BCNT, 30
\par EDMA3_RM_QDMA_TRIG_CCNT, 30
\par EDMA3_RM_QDMA_TRIG_DEFAULT, 30
\par EDMA3_RM_QDMA_TRIG_DST, 30
\par EDMA3_RM_QDMA_TRIG_LINK_BCNTRLD, 30
\par EDMA3_RM_QDMA_TRIG_OPT, 30
\par EDMA3_RM_QDMA_TRIG_SRC, 30
\par EDMA3_RM_QDMA_TRIG_SRC_DST_BIDX, 30
\par EDMA3_RM_QDMA_TRIG_SRC_DST_CIDX, 30
\par EDMA3_RM_QdmaTrigWord, 30
\par EDMA3_RM_setCCRegister, 44
\par EDMA3_RM_setPaRAM, 45
\par EDMA3_RM_TC0_PHY_ADDR, 27
\par EDMA3_RM_TC1_PHY_ADDR, 27
\par EDMA3_RM_TC2_PHY_ADDR, 27
\par EDMA3_RM_TC3_PHY_ADDR, 27
\par EDMA3_RM_TC4_PHY_ADDR, 27
\par EDMA3_RM_TC5_PHY_ADDR, 27
\par EDMA3_RM_TC6_PHY_ADDR, 27
\par EDMA3_RM_TC7_PHY_ADDR, 27
\par EDMA3_RM_TCC_ANY, 26
\par EDMA3_RM_waitAndClearTcc, 45
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResMgrIntObjMaint
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_CLOSED, 47
\par EDMA3_RM_CREATED, 47
\par EDMA3_RM_DELETED, 47
\par EDMA3_RM_ObjState, 47
\par EDMA3_RM_OPENED, 47
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3ResType
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_RES_DMA_CHANNEL, 8
\par EDMA3_RM_RES_PARAM_SET, 9
\par EDMA3_RM_RES_QDMA_CHANNEL, 9
\par EDMA3_RM_RES_TCC, 9
\par EDMA3_RM_ResType, 8
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMErrCode
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_E_ALL_RES_NOT_AVAILABLE, 21
\par EDMA3_RM_E_BASE, 21
\par EDMA3_RM_E_CALLBACK_ALREADY_REGISTERED, 21
\par EDMA3_RM_E_FEATURE_UNSUPPORTED, 21
\par EDMA3_RM_E_INVALID_PARAM, 21
\par EDMA3_RM_E_INVALID_STATE, 21
\par EDMA3_RM_E_MAX_RM_INST_OPENED, 21
\par EDMA3_RM_E_OBJ_NOT_CLOSED, 21
\par EDMA3_RM_E_OBJ_NOT_DELETED, 21
\par EDMA3_RM_E_OBJ_NOT_OPENED, 22
\par EDMA3_RM_E_RES_ALREADY_FREE, 22
\par EDMA3_RM_E_RES_NOT_ALLOCATED, 22
\par EDMA3_RM_E_RES_NOT_OWNED, 22
\par EDMA3_RM_E_RM_MASTER_ALREADY_EXISTS, 22
\par EDMA3_RM_E_SEMAPHORE, 22
\par EDMA3_RM_E_SPECIFIED_RES_NOT_AVAILABLE, 22
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMIntBoundVals
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_DMA_CH_MAX_VAL, 48
\par EDMA3_RM_LINK_CH_MAX_VAL, 48
\par EDMA3_RM_LINK_CH_MIN_VAL, 48
\par EDMA3_RM_LOG_CH_MAX_VAL, 48
\par EDMA3_RM_QDMA_CH_MAX_VAL, 48
\par EDMA3_RM_QDMA_CH_MIN_VAL, 48
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMIntrMgrChannel
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_registerTccCb, 7
\par EDMA3_RM_TccCallback, 7
\par EDMA3_RM_unregisterTccCb, 7
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMMain
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_close, 10
\par EDMA3_RM_create, 10
\par EDMA3_RM_delete, 11
\par EDMA3_RM_EventQueue, 10
\par EDMA3_RM_open, 12
\par EDMA3_RM_RegionId, 10
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Edma3RMStatus
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_E_CC_DMA_EVT_MISS, 6
\par EDMA3_RM_E_CC_QDMA_EVT_MISS, 6
\par EDMA3_RM_E_CC_QUE_THRES_EXCEED, 5
\par EDMA3_RM_E_CC_TCC, 5
\par EDMA3_RM_E_TC_INVALID_ADDR, 5
\par EDMA3_RM_E_TC_MEM_LOCATION_READ_ERROR, 5
\par EDMA3_RM_E_TC_MEM_LOCATION_WRITE_ERROR, 5
\par EDMA3_RM_E_TC_TR_ERROR, 5
\par EDMA3_RM_GblErrCallback, 5
\par EDMA3_RM_GlobalError, 5
\par EDMA3_RM_TccStatus, 6
\par EDMA3_RM_XFER_COMPLETE, 6
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Error Codes, 14
\par evtQPri
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_GblConfigParams, 52
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 evtQueueWaterMarkLvl
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_GblConfigParams, 52
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 gblCfgParams
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_Obj, 62
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 gblerrCb
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_GblErrCallbackParams, 54
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 gblerrCbParams
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_Param, 64
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 gblerrData
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_GblErrCallbackParams, 54
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 globalRegs
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_GblConfigParams, 52
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 initParam
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_Instance, 56
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Instance Wide Interface, 4
\par Interface Definition for EDMA3 Resource Manager Layer, 9
\par Internal Interface Definition for Resource Manager, 46
\par isMaster
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_Param, 64
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 isSlave
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_MiscParam, 61
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 LINK_BCNTRLD
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_ParamentryRegs, 66
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Log Service, 46
\par memProtectionExists
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_GblConfigParams, 52
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 numDmaChannels
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_GblConfigParams, 52
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 numEvtQueue
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_GblConfigParams, 52
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 numOpens
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_Obj, 62
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 numPaRAMSets
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_GblConfigParams, 52
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 numQdmaChannels
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_GblConfigParams, 53
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 numRegions
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_GblConfigParams, 53
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 numTccs
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_GblConfigParams, 53
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 numTcs
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_GblConfigParams, 53
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Object Maintenance, 47
\par opt
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_PaRAMRegs, 69
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 OPT
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_ParamentryRegs, 67
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 ownDmaChannels
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_InstanceInitConfig, 59
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 ownPaRAMSets
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_InstanceInitConfig, 59
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 ownQdmaChannels
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_InstanceInitConfig, 59
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 ownTccs
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_InstanceInitConfig, 59
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 param
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_MiscParam, 61
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 paRAMId
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_ChBoundResources, 49
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 paramInitRequired
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_Instance, 56
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 phyCtrllerInstId
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_Obj, 62
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 pResMgrObjHandle
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_Instance, 56
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 regionId
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_Param, 64
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 regionInitEnable
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_Param, 64
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 regModificationRequired
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_Instance, 56
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 resId
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_ResDesc, 70
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 Resource Type, 8
\par resvdDmaChannels
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_InstanceInitConfig, 60
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 resvdPaRAMSets
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_InstanceInitConfig, 60
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 resvdQdmaChannels
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_InstanceInitConfig, 60
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 resvdTccs
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_InstanceInitConfig, 60
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 rmInstInitConfig
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_Param, 64
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 rmSemHandle
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_Param, 65
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 shadowRegs
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_Instance, 57
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 SRC_DST_BIDX
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_ParamentryRegs, 67
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 state
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_Obj, 63
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 tcc
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_ChBoundResources, 49
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 tccCb
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_TccCallbackParams, 71
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 tcDefaultBurstSize
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_GblConfigParams, 53
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 tcError
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_GblConfigParams, 53
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 tcRegs
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_GblConfigParams, 53
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 type
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_ResDesc, 70
\par }\pard\plain \ltrpar\s84\ql \fi-200\li200\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin200\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 xferCompleteInt
\par }\pard\plain \ltrpar\s85\ql \fi-200\li400\ri0\widctlpar\tqr\tldot\tx3950\wrapdefault\faauto\adjustright\rin0\lin400\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\lang1024\langfe1024\noproof\insrsid8541348 EDMA3_RM_GblConfigParams, 53
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\lang1024\langfe1024\noproof\insrsid8541348 \sect }\sectd \ltrsect\sbknone\linex0\sectdefaultcl\sectrsid8541348\sftnbj \pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 }}\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\cgrid\langnp1033\langfenp1033 \sectd 
\sbknone\linex0\sectdefaultcl\sectrsid8541348\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid8541348 
\par }}