  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir 
INFO: [HLS 200-2006] Changing directory to /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=../src/IDCT8.cpp' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct8-compile.cfg(19)
INFO: [HLS 200-10] Adding design file '/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/src/IDCT8.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=../src/transform_coeffs.h' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct8-compile.cfg(20)
INFO: [HLS 200-10] Adding design file '/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/src/transform_coeffs.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=IDCT8' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct8-compile.cfg(21)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct8-compile.cfg(16)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xczu9eg-ffvb1156-2-e' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct8-compile.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct8-compile.cfg(17)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1.95 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.02 seconds; current allocated memory: 909.242 MB.
INFO: [HLS 200-10] Analyzing design file 'src/IDCT8.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.56 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.86 seconds; current allocated memory: 911.492 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 200-1995] There were 180,370 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,560 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,698 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,682 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,655 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,555 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,555 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,555 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,555 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,504 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,222 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,137 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,857 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,857 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,867 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,870 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct8_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'CLIP3(ap_int<32>, ap_int<32>, ap_int<32>)' into 'IDCT8B32(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>)' (src/IDCT8.cpp:184:15)
INFO: [HLS 214-131] Inlining function 'CLIP3(ap_int<32>, ap_int<32>, ap_int<32>)' into 'IDCT8B16(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>)' (src/IDCT8.cpp:110:17)
INFO: [HLS 214-131] Inlining function 'CLIP3(ap_int<32>, ap_int<32>, ap_int<32>)' into 'INV_MATMUL_8(ap_int<32> const*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32> const*)' (src/IDCT8.cpp:34:18)
INFO: [HLS 214-131] Inlining function 'INV_MATMUL_8(ap_int<32> const*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32> const*)' into 'IDCT8B8(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>)' (src/IDCT8.cpp:69:5)
INFO: [HLS 214-131] Inlining function 'CLIP3(ap_int<32>, ap_int<32>, ap_int<32>)' into 'IDCT8B4(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>)' (src/IDCT8.cpp:64:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_268_8' is marked as complete unroll implied by the pipeline pragma (src/IDCT8.cpp:268:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_275_9' is marked as complete unroll implied by the pipeline pragma (src/IDCT8.cpp:275:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_249_6' is marked as complete unroll implied by the pipeline pragma (src/IDCT8.cpp:249:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_256_7' is marked as complete unroll implied by the pipeline pragma (src/IDCT8.cpp:256:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_230_4' is marked as complete unroll implied by the pipeline pragma (src/IDCT8.cpp:230:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_237_5' is marked as complete unroll implied by the pipeline pragma (src/IDCT8.cpp:237:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_211_2' is marked as complete unroll implied by the pipeline pragma (src/IDCT8.cpp:211:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_218_3' is marked as complete unroll implied by the pipeline pragma (src/IDCT8.cpp:218:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_23_1' is marked as complete unroll implied by the pipeline pragma (src/IDCT8.cpp:23:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_2' is marked as complete unroll implied by the pipeline pragma (src/IDCT8.cpp:26:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_85_1' is marked as complete unroll implied by the pipeline pragma (src/IDCT8.cpp:85:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_143_2' is marked as complete unroll implied by the pipeline pragma (src/IDCT8.cpp:143:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_1' is marked as complete unroll implied by the pipeline pragma (src/IDCT8.cpp:127:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_268_8' (src/IDCT8.cpp:268:20) in function 'IDCT8' completely with a factor of 4 (src/IDCT8.cpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_9' (src/IDCT8.cpp:275:31) in function 'IDCT8' completely with a factor of 4 (src/IDCT8.cpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_249_6' (src/IDCT8.cpp:249:20) in function 'IDCT8' completely with a factor of 8 (src/IDCT8.cpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_256_7' (src/IDCT8.cpp:256:31) in function 'IDCT8' completely with a factor of 8 (src/IDCT8.cpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_230_4' (src/IDCT8.cpp:230:20) in function 'IDCT8' completely with a factor of 16 (src/IDCT8.cpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_5' (src/IDCT8.cpp:237:31) in function 'IDCT8' completely with a factor of 16 (src/IDCT8.cpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_211_2' (src/IDCT8.cpp:211:20) in function 'IDCT8' completely with a factor of 32 (src/IDCT8.cpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_218_3' (src/IDCT8.cpp:218:31) in function 'IDCT8' completely with a factor of 32 (src/IDCT8.cpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (src/IDCT8.cpp:23:22) in function 'IDCT8B8' completely with a factor of 8 (src/IDCT8.cpp:68:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_2' (src/IDCT8.cpp:26:26) in function 'IDCT8B8' completely with a factor of 8 (src/IDCT8.cpp:68:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_85_1' (src/IDCT8.cpp:85:22) in function 'IDCT8B16' completely with a factor of 5 (src/IDCT8.cpp:72:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_2' (src/IDCT8.cpp:143:23) in function 'IDCT8B32' completely with a factor of 2 (src/IDCT8.cpp:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (src/IDCT8.cpp:127:23) in function 'IDCT8B32' completely with a factor of 6 (src/IDCT8.cpp:114:0)
ERROR: [HLS 214-219] Vitis kernel mode requires that all s_axilite ports must be bundled into one bundle. The following ports ('in,out,block_size,size,return' and 'sOut,sIn,nOut,shift,oMin,oMax', in function 'IDCT8') have different bundle names: 'control' and 'control_r'. Consider removing the bundle names on these ports. (src/IDCT8.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'IDCT8B4(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>)' into 'IDCT8' (src/IDCT8.cpp:189:0)
INFO: [HLS 214-248] Applying array_partition to 'in_data': Complete partitioning on dimension 1. (src/IDCT8.cpp:206:24)
INFO: [HLS 214-248] Applying array_partition to 'out_data': Complete partitioning on dimension 1. (src/IDCT8.cpp:207:24)
INFO: [HLS 214-248] Applying array_partition to 'in_data37': Complete partitioning on dimension 1. (src/IDCT8.cpp:225:24)
INFO: [HLS 214-248] Applying array_partition to 'out_data38': Complete partitioning on dimension 1. (src/IDCT8.cpp:226:24)
INFO: [HLS 214-248] Applying array_partition to 'in_data79': Complete partitioning on dimension 1. (src/IDCT8.cpp:244:24)
INFO: [HLS 214-248] Applying array_partition to 'out_data80': Complete partitioning on dimension 1. (src/IDCT8.cpp:245:24)
INFO: [HLS 214-364] Automatically inlining function 'IDCT8B8(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>)' to improve effectiveness of pipeline pragma in function 'IDCT8' (src/IDCT8.cpp:254:13)
INFO: [HLS 214-364] Automatically inlining function 'IDCT8B16(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>)' to improve effectiveness of pipeline pragma in function 'IDCT8' (src/IDCT8.cpp:235:13)
INFO: [HLS 214-364] Automatically inlining function 'IDCT8B32(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>)' to improve effectiveness of pipeline pragma in function 'IDCT8' (src/IDCT8.cpp:216:13)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 512 in loop 'VITIS_LOOP_198_1'(src/IDCT8.cpp:198:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/IDCT8.cpp:198:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 512 in loop 'VITIS_LOOP_198_1'(src/IDCT8.cpp:198:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/IDCT8.cpp:198:20)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: Pre-synthesis failed.
INFO: [HLS 200-112] Total CPU user time: 10.83 seconds. Total CPU system time: 0.74 seconds. Total elapsed time: 13.76 seconds; peak allocated memory: 914.695 MB.
