<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICC_APR&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">GICC_APR&lt;n&gt;, CPU Interface Active Priorities Registers, n =
      0 - 3</h1><p>The GICC_APR&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
          <p>Provides information about interrupt active priorities.</p>
        <p>This 
        register
       is part of the GIC physical CPU interface registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Security disabled</th><th>Secure</th><th>Non-secure</th></tr><tr><td>RW</td><td>RW</td><td>RW</td></tr></table>
          <p>These registers are used only when System register access is not enabled. When System register access is enabled the following registers provide equivalent functionality:</p>
        
          <ul>
            <li>
              In AArch64:<ul><li>For Group 0, <a href="AArch64-icc_ap0rn_el1.html">ICC_AP0R&lt;n&gt;_EL1</a>.</li><li>For Group 1, <a href="AArch64-icc_ap1rn_el1.html">ICC_AP1R&lt;n&gt;_EL1</a>.</li></ul>
            </li>
            <li>
              In AArch32:<ul><li>For Group 0, <a href="AArch32-icc_ap0rn.html">ICC_AP0R&lt;n&gt;</a>.</li><li>For Group 1, <a href="AArch32-icc_ap1rn.html">ICC_AP1R&lt;n&gt;</a>.</li></ul>
            </li>
          </ul>
        <h2>Configuration</h2><p>Some or all RW fields of this register have defined reset values.</p>
          <p>The contents of these registers are <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> with the one architectural requirement that the value <span class="hexnumber">0x00000000</span> is consistent with no interrupts being active.</p>
        
          <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS == 0, these registers are Banked, and Non-secure accesses do not affect Secure operation. The Secure copies of these registers hold active priorities for Group 0 interrupts, and the Non-secure copies provide a Non-secure view of the active priorities for Group 1 interrupts.</p>
        
          <p>GICC_APR1 is only implemented in implementations that support 6 or more bits of priority. GICC_APR2 and GICC_APR3 are only implemented in implementations that support 7 bits of priority.</p>
        
          <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==1, these registers hold the active priorities for Group 0 interrupts, and the active priorities for Group 1 interrupts are held by the <a href="ext-gicc_nsaprn.html">GICC_NSAPR&lt;n&gt;</a> registers.</p>
        <h2>Attributes</h2>
          <p>GICC_APR&lt;n&gt; is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The GICC_APR&lt;n&gt; bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#IMPLEMENTATIONDEFINED">IMPLEMENTATION DEFINED</a></td></tr></tbody></table><h4 id="IMPLEMENTATION DEFINED">IMPLEMENTATION DEFINED, bits [31:0]
                  </h4>
              <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h2>Accessing the GICC_APR&lt;n&gt;</h2><p>GICC_APR&lt;n&gt; can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>GIC CPU interface</td><td><span class="hexnumber">0x00D0</span> + 4n</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
