<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MdePkg/Include/Register/Intel/Msr/XeonDMsr.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_xeon_d_msr_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">XeonDMsr.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___d___p_p_i_n___c_t_l___r_e_g_i_s_t_e_r.html">MSR_XEON_D_PPIN_CTL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___d___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_XEON_D_PLATFORM_INFO_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___d___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_XEON_D_PKG_CST_CONFIG_CONTROL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___m_c_g___c_a_p___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_MCG_CAP_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___d___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html">MSR_XEON_D_SMM_MCA_CAP_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___d___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html">MSR_XEON_D_TEMPERATURE_TARGET_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___d___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_XEON_D_TURBO_RATIO_LIMIT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___d___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t1___r_e_g_i_s_t_e_r.html">MSR_XEON_D_TURBO_RATIO_LIMIT1_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___d___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html">MSR_XEON_D_RAPL_POWER_UNIT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___d___d_r_a_m___e_n_e_r_g_y___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_XEON_D_DRAM_ENERGY_STATUS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___d___m_s_r_u_n_c_o_r_e___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_XEON_D_MSRUNCORE_RATIO_LIMIT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___d___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_XEON_D_CORE_PERF_LIMIT_REASONS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___q_m___e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_QM_EVTSEL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___p_q_r___a_s_s_o_c___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_PQR_ASSOC_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___d___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t3___r_e_g_i_s_t_e_r.html">MSR_XEON_D_TURBO_RATIO_LIMIT3_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___c_f_g___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_CFG_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a7c4f4990af90456590dce7588d6966d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#a7c4f4990af90456590dce7588d6966d2">IS_XEON_D_PROCESSOR</a>(DisplayFamily, DisplayModel)</td></tr>
<tr class="separator:a7c4f4990af90456590dce7588d6966d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c5842fe7cf389916107f2aea621de9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#a5c5842fe7cf389916107f2aea621de9f">MSR_XEON_D_PPIN_CTL</a>&#160;&#160;&#160;0x0000004E</td></tr>
<tr class="separator:a5c5842fe7cf389916107f2aea621de9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2d2ea4461999236ed4b73a458cbb72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#ae2d2ea4461999236ed4b73a458cbb72b">MSR_XEON_D_PPIN</a>&#160;&#160;&#160;0x0000004F</td></tr>
<tr class="separator:ae2d2ea4461999236ed4b73a458cbb72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09f9114d75dc8087e6a9e0011e110b6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#a09f9114d75dc8087e6a9e0011e110b6c">MSR_XEON_D_PLATFORM_INFO</a>&#160;&#160;&#160;0x000000CE</td></tr>
<tr class="separator:a09f9114d75dc8087e6a9e0011e110b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca39666d77d62d88ca7895f824b13f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#aca39666d77d62d88ca7895f824b13f98">MSR_XEON_D_PKG_CST_CONFIG_CONTROL</a>&#160;&#160;&#160;0x000000E2</td></tr>
<tr class="separator:aca39666d77d62d88ca7895f824b13f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa75f236215346dcf988888c23d472692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#aa75f236215346dcf988888c23d472692">MSR_XEON_D_IA32_MCG_CAP</a>&#160;&#160;&#160;0x00000179</td></tr>
<tr class="separator:aa75f236215346dcf988888c23d472692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab83cabf05e43ab2aead66dc7d0887dd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#ab83cabf05e43ab2aead66dc7d0887dd0">MSR_XEON_D_SMM_MCA_CAP</a>&#160;&#160;&#160;0x0000017D</td></tr>
<tr class="separator:ab83cabf05e43ab2aead66dc7d0887dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27c3a52e90031bfa38877ff85793068c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#a27c3a52e90031bfa38877ff85793068c">MSR_XEON_D_TEMPERATURE_TARGET</a>&#160;&#160;&#160;0x000001A2</td></tr>
<tr class="separator:a27c3a52e90031bfa38877ff85793068c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77139f6753b44615cb56df50f601c104"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#a77139f6753b44615cb56df50f601c104">MSR_XEON_D_TURBO_RATIO_LIMIT</a>&#160;&#160;&#160;0x000001AD</td></tr>
<tr class="separator:a77139f6753b44615cb56df50f601c104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac02d45d0a0dcf235223de70724142efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#ac02d45d0a0dcf235223de70724142efe">MSR_XEON_D_TURBO_RATIO_LIMIT1</a>&#160;&#160;&#160;0x000001AE</td></tr>
<tr class="separator:ac02d45d0a0dcf235223de70724142efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c71f838a2037218285b9f7830a4c93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#ad5c71f838a2037218285b9f7830a4c93">MSR_XEON_D_RAPL_POWER_UNIT</a>&#160;&#160;&#160;0x00000606</td></tr>
<tr class="separator:ad5c71f838a2037218285b9f7830a4c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3819dd445a2f5875c8434ff94850b708"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#a3819dd445a2f5875c8434ff94850b708">MSR_XEON_D_DRAM_POWER_LIMIT</a>&#160;&#160;&#160;0x00000618</td></tr>
<tr class="separator:a3819dd445a2f5875c8434ff94850b708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba00d9c23d830370eddaa5b58530afaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#aba00d9c23d830370eddaa5b58530afaf">MSR_XEON_D_DRAM_ENERGY_STATUS</a>&#160;&#160;&#160;0x00000619</td></tr>
<tr class="separator:aba00d9c23d830370eddaa5b58530afaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3da39ffb063671ce271199dfdc436e7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#a3da39ffb063671ce271199dfdc436e7e">MSR_XEON_D_DRAM_PERF_STATUS</a>&#160;&#160;&#160;0x0000061B</td></tr>
<tr class="separator:a3da39ffb063671ce271199dfdc436e7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6e0e53bd7d04bdb94bc33ec0e6c2f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#ad6e0e53bd7d04bdb94bc33ec0e6c2f3c">MSR_XEON_D_DRAM_POWER_INFO</a>&#160;&#160;&#160;0x0000061C</td></tr>
<tr class="separator:ad6e0e53bd7d04bdb94bc33ec0e6c2f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad994dd1f2f987d63bd4e8d7e1cccad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#aad994dd1f2f987d63bd4e8d7e1cccad8">MSR_XEON_D_MSRUNCORE_RATIO_LIMIT</a>&#160;&#160;&#160;0x00000620</td></tr>
<tr class="separator:aad994dd1f2f987d63bd4e8d7e1cccad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7175545ec699c17479deb17063508f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#a7175545ec699c17479deb17063508f35">MSR_XEON_D_PP0_ENERGY_STATUS</a>&#160;&#160;&#160;0x00000639</td></tr>
<tr class="separator:a7175545ec699c17479deb17063508f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1df386b4d8dc64881cc1215285c91d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#a1df386b4d8dc64881cc1215285c91d36">MSR_XEON_D_CORE_PERF_LIMIT_REASONS</a>&#160;&#160;&#160;0x00000690</td></tr>
<tr class="separator:a1df386b4d8dc64881cc1215285c91d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae85a97dcf91f8df949365ef25ccc2adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#ae85a97dcf91f8df949365ef25ccc2adb">MSR_XEON_D_IA32_QM_EVTSEL</a>&#160;&#160;&#160;0x00000C8D</td></tr>
<tr class="separator:ae85a97dcf91f8df949365ef25ccc2adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a541174880811a33c5b2d57e123c05f02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#a541174880811a33c5b2d57e123c05f02">MSR_XEON_D_IA32_PQR_ASSOC</a>&#160;&#160;&#160;0x00000C8F</td></tr>
<tr class="separator:a541174880811a33c5b2d57e123c05f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac140c4ae4de42ae4f09fafff33acbd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#aac140c4ae4de42ae4f09fafff33acbd8">MSR_XEON_D_TURBO_RATIO_LIMIT3</a>&#160;&#160;&#160;0x000001AC</td></tr>
<tr class="separator:aac140c4ae4de42ae4f09fafff33acbd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2352e240b38a0a3ab337b3f6f9ea2721"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#a2352e240b38a0a3ab337b3f6f9ea2721">MSR_XEON_D_IA32_L3_QOS_CFG</a>&#160;&#160;&#160;0x00000C81</td></tr>
<tr class="separator:a2352e240b38a0a3ab337b3f6f9ea2721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ae653d85248af96244e590aa91e1daf2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>&#160;&#160;&#160;0x00000C90</td></tr>
<tr class="separator:ae653d85248af96244e590aa91e1daf2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3be44f4419ecb539de3933a7f5b2a2a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#a3be44f4419ecb539de3933a7f5b2a2a3">MSR_XEON_D_IA32_L3_QOS_MASK_1</a>&#160;&#160;&#160;0x00000C91</td></tr>
<tr class="separator:a3be44f4419ecb539de3933a7f5b2a2a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4743861e0e89457addc7c36b2cadde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#a6f4743861e0e89457addc7c36b2cadde">MSR_XEON_D_IA32_L3_QOS_MASK_2</a>&#160;&#160;&#160;0x00000C92</td></tr>
<tr class="separator:a6f4743861e0e89457addc7c36b2cadde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a59ee3473ac3260150dd5ced77d2c0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#a2a59ee3473ac3260150dd5ced77d2c0b">MSR_XEON_D_IA32_L3_QOS_MASK_3</a>&#160;&#160;&#160;0x00000C93</td></tr>
<tr class="separator:a2a59ee3473ac3260150dd5ced77d2c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a622b1c034bb8992dd11c9cac7f43359d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#a622b1c034bb8992dd11c9cac7f43359d">MSR_XEON_D_IA32_L3_QOS_MASK_4</a>&#160;&#160;&#160;0x00000C94</td></tr>
<tr class="separator:a622b1c034bb8992dd11c9cac7f43359d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1676b16406cef569f0f4ba2a961c177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#ac1676b16406cef569f0f4ba2a961c177">MSR_XEON_D_IA32_L3_QOS_MASK_5</a>&#160;&#160;&#160;0x00000C95</td></tr>
<tr class="separator:ac1676b16406cef569f0f4ba2a961c177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb8a2d2468da1ca384adb7d083d9a6d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#acb8a2d2468da1ca384adb7d083d9a6d1">MSR_XEON_D_IA32_L3_QOS_MASK_6</a>&#160;&#160;&#160;0x00000C96</td></tr>
<tr class="separator:acb8a2d2468da1ca384adb7d083d9a6d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a2222b21e521a5a17d175bf1649278e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#a2a2222b21e521a5a17d175bf1649278e">MSR_XEON_D_IA32_L3_QOS_MASK_7</a>&#160;&#160;&#160;0x00000C97</td></tr>
<tr class="separator:a2a2222b21e521a5a17d175bf1649278e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26282a8b255cec58ef3f248523dff672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#a26282a8b255cec58ef3f248523dff672">MSR_XEON_D_IA32_L3_QOS_MASK_8</a>&#160;&#160;&#160;0x00000C98</td></tr>
<tr class="separator:a26282a8b255cec58ef3f248523dff672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05f2433eb36a84c19e27b6cb59224bcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#a05f2433eb36a84c19e27b6cb59224bcc">MSR_XEON_D_IA32_L3_QOS_MASK_9</a>&#160;&#160;&#160;0x00000C99</td></tr>
<tr class="separator:a05f2433eb36a84c19e27b6cb59224bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e85d78274701e656d4559119e62d350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#a2e85d78274701e656d4559119e62d350">MSR_XEON_D_IA32_L3_QOS_MASK_10</a>&#160;&#160;&#160;0x00000C9A</td></tr>
<tr class="separator:a2e85d78274701e656d4559119e62d350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54df59da0f1e680ebbb53847610508e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#a54df59da0f1e680ebbb53847610508e0">MSR_XEON_D_IA32_L3_QOS_MASK_11</a>&#160;&#160;&#160;0x00000C9B</td></tr>
<tr class="separator:a54df59da0f1e680ebbb53847610508e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2a101339bd18ff59d12a1931d0b42fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#ae2a101339bd18ff59d12a1931d0b42fb">MSR_XEON_D_IA32_L3_QOS_MASK_12</a>&#160;&#160;&#160;0x00000C9C</td></tr>
<tr class="separator:ae2a101339bd18ff59d12a1931d0b42fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bfa744ca51f8205a5b9b39a5ecfad8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#a8bfa744ca51f8205a5b9b39a5ecfad8e">MSR_XEON_D_IA32_L3_QOS_MASK_13</a>&#160;&#160;&#160;0x00000C9D</td></tr>
<tr class="separator:a8bfa744ca51f8205a5b9b39a5ecfad8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad417129ef0ebf9e1751f6bb945e755c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#ad417129ef0ebf9e1751f6bb945e755c2">MSR_XEON_D_IA32_L3_QOS_MASK_14</a>&#160;&#160;&#160;0x00000C9E</td></tr>
<tr class="separator:ad417129ef0ebf9e1751f6bb945e755c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b50eb12f2354b3a0a7f0e1a599b9a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_xeon_d_msr_8h.html#a3b50eb12f2354b3a0a7f0e1a599b9a98">MSR_XEON_D_IA32_L3_QOS_MASK_15</a>&#160;&#160;&#160;0x00000C9F</td></tr>
<tr class="separator:a3b50eb12f2354b3a0a7f0e1a599b9a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MSR Definitions for Intel(R) Xeon(R) Processor D product Family.</p>
<p>Provides defines for Machine Specific Registers(MSR) indexes. Data structures are provided for MSRs that contain one or more bit fields. If the MSR value returned is a single 32-bit or 64-bit value, then a data structure is not provided for that MSR.</p>
<p>Copyright (c) 2016 - 2019, Intel Corporation. All rights reserved.<br/>
 SPDX-License-Identifier: BSD-2-Clause-Patent</p>
<dl class="section user"><dt>Specification Reference:</dt><dd>Intel(R) 64 and IA-32 Architectures Software Developer's Manual, Volume 4, May 2018, Volume 4: Model-Specific-Registers (MSR) </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a7c4f4990af90456590dce7588d6966d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_XEON_D_PROCESSOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayFamily, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayModel&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(DisplayFamily == 0x06 &amp;&amp; \</div>
<div class="line">   (                        \</div>
<div class="line">    DisplayModel == 0x4F || \</div>
<div class="line">    DisplayModel == 0x56    \</div>
<div class="line">    )                       \</div>
<div class="line">   )</div>
</div><!-- fragment --><p>Is Intel(R) Xeon(R) Processor D product Family?</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DisplayFamily</td><td>Display Family ID </td></tr>
    <tr><td class="paramname">DisplayModel</td><td>Display Model ID</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">TRUE</td><td>Yes, it is. </td></tr>
    <tr><td class="paramname">FALSE</td><td>No, it isn't. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a1df386b4d8dc64881cc1215285c91d36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_CORE_PERF_LIMIT_REASONS&#160;&#160;&#160;0x00000690</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Indicator of Frequency Clipping in Processor Cores (R/W) (frequency refers to processor core frequency).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_CORE_PERF_LIMIT_REASONS (0x00000690) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_XEON_D_CORE_PERF_LIMIT_REASONS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_XEON_D_CORE_PERF_LIMIT_REASONS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_XEON_D_CORE_PERF_LIMIT_REASONS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a4b0f04ea2b5dcc3d37fb382a8cdcffb9">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#a1df386b4d8dc64881cc1215285c91d36">MSR_XEON_D_CORE_PERF_LIMIT_REASONS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#a1df386b4d8dc64881cc1215285c91d36">MSR_XEON_D_CORE_PERF_LIMIT_REASONS</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a4b0f04ea2b5dcc3d37fb382a8cdcffb9">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_CORE_PERF_LIMIT_REASONS is defined as MSR_CORE_PERF_LIMIT_REASONS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aba00d9c23d830370eddaa5b58530afaf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_DRAM_ENERGY_STATUS&#160;&#160;&#160;0x00000619</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. DRAM Energy Status (R/O) Energy consumed by DRAM devices.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_DRAM_ENERGY_STATUS (0x00000619) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___d_r_a_m___e_n_e_r_g_y___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_XEON_D_DRAM_ENERGY_STATUS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___d_r_a_m___e_n_e_r_g_y___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_XEON_D_DRAM_ENERGY_STATUS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___d_r_a_m___e_n_e_r_g_y___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_XEON_D_DRAM_ENERGY_STATUS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___d_r_a_m___e_n_e_r_g_y___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#a1eb6d2485da0412c75e50c86c37f59c3">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#aba00d9c23d830370eddaa5b58530afaf">MSR_XEON_D_DRAM_ENERGY_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_DRAM_ENERGY_STATUS is defined as MSR_DRAM_ENERGY_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3da39ffb063671ce271199dfdc436e7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_DRAM_PERF_STATUS&#160;&#160;&#160;0x0000061B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. DRAM Performance Throttling Status (R/O) See Section 14.9.5, "DRAM
RAPL Domain.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_DRAM_PERF_STATUS (0x0000061B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#a3da39ffb063671ce271199dfdc436e7e">MSR_XEON_D_DRAM_PERF_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_DRAM_PERF_STATUS is defined as MSR_DRAM_PERF_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad6e0e53bd7d04bdb94bc33ec0e6c2f3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_DRAM_POWER_INFO&#160;&#160;&#160;0x0000061C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. DRAM RAPL Parameters (R/W) See Section 14.9.5, "DRAM RAPL Domain.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_DRAM_POWER_INFO (0x0000061C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ad6e0e53bd7d04bdb94bc33ec0e6c2f3c">MSR_XEON_D_DRAM_POWER_INFO</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ad6e0e53bd7d04bdb94bc33ec0e6c2f3c">MSR_XEON_D_DRAM_POWER_INFO</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_DRAM_POWER_INFO is defined as MSR_DRAM_POWER_INFO in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3819dd445a2f5875c8434ff94850b708"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_DRAM_POWER_LIMIT&#160;&#160;&#160;0x00000618</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. DRAM RAPL Power Limit Control (R/W) See Section 14.9.5, "DRAM RAPL
Domain.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_DRAM_POWER_LIMIT (0x00000618) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#a3819dd445a2f5875c8434ff94850b708">MSR_XEON_D_DRAM_POWER_LIMIT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#a3819dd445a2f5875c8434ff94850b708">MSR_XEON_D_DRAM_POWER_LIMIT</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_DRAM_POWER_LIMIT is defined as MSR_DRAM_POWER_LIMIT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2352e240b38a0a3ab337b3f6f9ea2721"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_IA32_L3_QOS_CFG&#160;&#160;&#160;0x00000C81</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Cache Allocation Technology Configuration (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_IA32_L3_QOS_CFG (0x00000C81) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___c_f_g___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_CFG_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___c_f_g___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_CFG_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___c_f_g___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_CFG_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___c_f_g___r_e_g_i_s_t_e_r.html#a11f8628cd97b04f40dd343025efd6cf7">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#a2352e240b38a0a3ab337b3f6f9ea2721">MSR_XEON_D_IA32_L3_QOS_CFG</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#a2352e240b38a0a3ab337b3f6f9ea2721">MSR_XEON_D_IA32_L3_QOS_CFG</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___c_f_g___r_e_g_i_s_t_e_r.html#a11f8628cd97b04f40dd343025efd6cf7">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_IA32_L3_QOS_CFG is defined as IA32_L3_QOS_CFG in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae653d85248af96244e590aa91e1daf2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_IA32_L3_QOS_MASK_0&#160;&#160;&#160;0x00000C90</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. L3 Class Of Service Mask - COS n (R/W) if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;= n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_IA32_L3_QOS_MASK_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_IA32_L3_QOS_MASK_0 is defined as IA32_L3_QOS_MASK_0 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_1 is defined as IA32_L3_QOS_MASK_1 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_2 is defined as IA32_L3_QOS_MASK_2 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_3 is defined as IA32_L3_QOS_MASK_3 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_4 is defined as IA32_L3_QOS_MASK_4 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_5 is defined as IA32_L3_QOS_MASK_5 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_6 is defined as IA32_L3_QOS_MASK_6 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_7 is defined as IA32_L3_QOS_MASK_7 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_8 is defined as IA32_L3_QOS_MASK_8 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_9 is defined as IA32_L3_QOS_MASK_9 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_10 is defined as IA32_L3_QOS_MASK_10 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_11 is defined as IA32_L3_QOS_MASK_11 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_12 is defined as IA32_L3_QOS_MASK_12 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_13 is defined as IA32_L3_QOS_MASK_13 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_14 is defined as IA32_L3_QOS_MASK_14 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_15 is defined as IA32_L3_QOS_MASK_15 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3be44f4419ecb539de3933a7f5b2a2a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_IA32_L3_QOS_MASK_1&#160;&#160;&#160;0x00000C91</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. L3 Class Of Service Mask - COS n (R/W) if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;= n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_IA32_L3_QOS_MASK_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_IA32_L3_QOS_MASK_0 is defined as IA32_L3_QOS_MASK_0 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_1 is defined as IA32_L3_QOS_MASK_1 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_2 is defined as IA32_L3_QOS_MASK_2 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_3 is defined as IA32_L3_QOS_MASK_3 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_4 is defined as IA32_L3_QOS_MASK_4 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_5 is defined as IA32_L3_QOS_MASK_5 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_6 is defined as IA32_L3_QOS_MASK_6 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_7 is defined as IA32_L3_QOS_MASK_7 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_8 is defined as IA32_L3_QOS_MASK_8 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_9 is defined as IA32_L3_QOS_MASK_9 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_10 is defined as IA32_L3_QOS_MASK_10 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_11 is defined as IA32_L3_QOS_MASK_11 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_12 is defined as IA32_L3_QOS_MASK_12 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_13 is defined as IA32_L3_QOS_MASK_13 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_14 is defined as IA32_L3_QOS_MASK_14 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_15 is defined as IA32_L3_QOS_MASK_15 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2e85d78274701e656d4559119e62d350"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_IA32_L3_QOS_MASK_10&#160;&#160;&#160;0x00000C9A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. L3 Class Of Service Mask - COS n (R/W) if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;= n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_IA32_L3_QOS_MASK_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_IA32_L3_QOS_MASK_0 is defined as IA32_L3_QOS_MASK_0 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_1 is defined as IA32_L3_QOS_MASK_1 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_2 is defined as IA32_L3_QOS_MASK_2 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_3 is defined as IA32_L3_QOS_MASK_3 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_4 is defined as IA32_L3_QOS_MASK_4 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_5 is defined as IA32_L3_QOS_MASK_5 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_6 is defined as IA32_L3_QOS_MASK_6 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_7 is defined as IA32_L3_QOS_MASK_7 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_8 is defined as IA32_L3_QOS_MASK_8 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_9 is defined as IA32_L3_QOS_MASK_9 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_10 is defined as IA32_L3_QOS_MASK_10 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_11 is defined as IA32_L3_QOS_MASK_11 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_12 is defined as IA32_L3_QOS_MASK_12 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_13 is defined as IA32_L3_QOS_MASK_13 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_14 is defined as IA32_L3_QOS_MASK_14 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_15 is defined as IA32_L3_QOS_MASK_15 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a54df59da0f1e680ebbb53847610508e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_IA32_L3_QOS_MASK_11&#160;&#160;&#160;0x00000C9B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. L3 Class Of Service Mask - COS n (R/W) if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;= n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_IA32_L3_QOS_MASK_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_IA32_L3_QOS_MASK_0 is defined as IA32_L3_QOS_MASK_0 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_1 is defined as IA32_L3_QOS_MASK_1 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_2 is defined as IA32_L3_QOS_MASK_2 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_3 is defined as IA32_L3_QOS_MASK_3 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_4 is defined as IA32_L3_QOS_MASK_4 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_5 is defined as IA32_L3_QOS_MASK_5 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_6 is defined as IA32_L3_QOS_MASK_6 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_7 is defined as IA32_L3_QOS_MASK_7 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_8 is defined as IA32_L3_QOS_MASK_8 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_9 is defined as IA32_L3_QOS_MASK_9 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_10 is defined as IA32_L3_QOS_MASK_10 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_11 is defined as IA32_L3_QOS_MASK_11 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_12 is defined as IA32_L3_QOS_MASK_12 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_13 is defined as IA32_L3_QOS_MASK_13 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_14 is defined as IA32_L3_QOS_MASK_14 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_15 is defined as IA32_L3_QOS_MASK_15 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae2a101339bd18ff59d12a1931d0b42fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_IA32_L3_QOS_MASK_12&#160;&#160;&#160;0x00000C9C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. L3 Class Of Service Mask - COS n (R/W) if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;= n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_IA32_L3_QOS_MASK_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_IA32_L3_QOS_MASK_0 is defined as IA32_L3_QOS_MASK_0 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_1 is defined as IA32_L3_QOS_MASK_1 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_2 is defined as IA32_L3_QOS_MASK_2 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_3 is defined as IA32_L3_QOS_MASK_3 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_4 is defined as IA32_L3_QOS_MASK_4 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_5 is defined as IA32_L3_QOS_MASK_5 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_6 is defined as IA32_L3_QOS_MASK_6 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_7 is defined as IA32_L3_QOS_MASK_7 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_8 is defined as IA32_L3_QOS_MASK_8 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_9 is defined as IA32_L3_QOS_MASK_9 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_10 is defined as IA32_L3_QOS_MASK_10 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_11 is defined as IA32_L3_QOS_MASK_11 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_12 is defined as IA32_L3_QOS_MASK_12 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_13 is defined as IA32_L3_QOS_MASK_13 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_14 is defined as IA32_L3_QOS_MASK_14 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_15 is defined as IA32_L3_QOS_MASK_15 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8bfa744ca51f8205a5b9b39a5ecfad8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_IA32_L3_QOS_MASK_13&#160;&#160;&#160;0x00000C9D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. L3 Class Of Service Mask - COS n (R/W) if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;= n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_IA32_L3_QOS_MASK_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_IA32_L3_QOS_MASK_0 is defined as IA32_L3_QOS_MASK_0 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_1 is defined as IA32_L3_QOS_MASK_1 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_2 is defined as IA32_L3_QOS_MASK_2 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_3 is defined as IA32_L3_QOS_MASK_3 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_4 is defined as IA32_L3_QOS_MASK_4 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_5 is defined as IA32_L3_QOS_MASK_5 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_6 is defined as IA32_L3_QOS_MASK_6 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_7 is defined as IA32_L3_QOS_MASK_7 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_8 is defined as IA32_L3_QOS_MASK_8 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_9 is defined as IA32_L3_QOS_MASK_9 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_10 is defined as IA32_L3_QOS_MASK_10 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_11 is defined as IA32_L3_QOS_MASK_11 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_12 is defined as IA32_L3_QOS_MASK_12 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_13 is defined as IA32_L3_QOS_MASK_13 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_14 is defined as IA32_L3_QOS_MASK_14 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_15 is defined as IA32_L3_QOS_MASK_15 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad417129ef0ebf9e1751f6bb945e755c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_IA32_L3_QOS_MASK_14&#160;&#160;&#160;0x00000C9E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. L3 Class Of Service Mask - COS n (R/W) if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;= n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_IA32_L3_QOS_MASK_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_IA32_L3_QOS_MASK_0 is defined as IA32_L3_QOS_MASK_0 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_1 is defined as IA32_L3_QOS_MASK_1 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_2 is defined as IA32_L3_QOS_MASK_2 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_3 is defined as IA32_L3_QOS_MASK_3 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_4 is defined as IA32_L3_QOS_MASK_4 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_5 is defined as IA32_L3_QOS_MASK_5 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_6 is defined as IA32_L3_QOS_MASK_6 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_7 is defined as IA32_L3_QOS_MASK_7 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_8 is defined as IA32_L3_QOS_MASK_8 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_9 is defined as IA32_L3_QOS_MASK_9 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_10 is defined as IA32_L3_QOS_MASK_10 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_11 is defined as IA32_L3_QOS_MASK_11 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_12 is defined as IA32_L3_QOS_MASK_12 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_13 is defined as IA32_L3_QOS_MASK_13 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_14 is defined as IA32_L3_QOS_MASK_14 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_15 is defined as IA32_L3_QOS_MASK_15 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3b50eb12f2354b3a0a7f0e1a599b9a98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_IA32_L3_QOS_MASK_15&#160;&#160;&#160;0x00000C9F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. L3 Class Of Service Mask - COS n (R/W) if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;= n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_IA32_L3_QOS_MASK_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_IA32_L3_QOS_MASK_0 is defined as IA32_L3_QOS_MASK_0 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_1 is defined as IA32_L3_QOS_MASK_1 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_2 is defined as IA32_L3_QOS_MASK_2 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_3 is defined as IA32_L3_QOS_MASK_3 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_4 is defined as IA32_L3_QOS_MASK_4 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_5 is defined as IA32_L3_QOS_MASK_5 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_6 is defined as IA32_L3_QOS_MASK_6 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_7 is defined as IA32_L3_QOS_MASK_7 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_8 is defined as IA32_L3_QOS_MASK_8 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_9 is defined as IA32_L3_QOS_MASK_9 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_10 is defined as IA32_L3_QOS_MASK_10 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_11 is defined as IA32_L3_QOS_MASK_11 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_12 is defined as IA32_L3_QOS_MASK_12 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_13 is defined as IA32_L3_QOS_MASK_13 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_14 is defined as IA32_L3_QOS_MASK_14 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_15 is defined as IA32_L3_QOS_MASK_15 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6f4743861e0e89457addc7c36b2cadde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_IA32_L3_QOS_MASK_2&#160;&#160;&#160;0x00000C92</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. L3 Class Of Service Mask - COS n (R/W) if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;= n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_IA32_L3_QOS_MASK_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_IA32_L3_QOS_MASK_0 is defined as IA32_L3_QOS_MASK_0 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_1 is defined as IA32_L3_QOS_MASK_1 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_2 is defined as IA32_L3_QOS_MASK_2 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_3 is defined as IA32_L3_QOS_MASK_3 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_4 is defined as IA32_L3_QOS_MASK_4 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_5 is defined as IA32_L3_QOS_MASK_5 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_6 is defined as IA32_L3_QOS_MASK_6 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_7 is defined as IA32_L3_QOS_MASK_7 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_8 is defined as IA32_L3_QOS_MASK_8 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_9 is defined as IA32_L3_QOS_MASK_9 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_10 is defined as IA32_L3_QOS_MASK_10 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_11 is defined as IA32_L3_QOS_MASK_11 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_12 is defined as IA32_L3_QOS_MASK_12 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_13 is defined as IA32_L3_QOS_MASK_13 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_14 is defined as IA32_L3_QOS_MASK_14 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_15 is defined as IA32_L3_QOS_MASK_15 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2a59ee3473ac3260150dd5ced77d2c0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_IA32_L3_QOS_MASK_3&#160;&#160;&#160;0x00000C93</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. L3 Class Of Service Mask - COS n (R/W) if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;= n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_IA32_L3_QOS_MASK_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_IA32_L3_QOS_MASK_0 is defined as IA32_L3_QOS_MASK_0 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_1 is defined as IA32_L3_QOS_MASK_1 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_2 is defined as IA32_L3_QOS_MASK_2 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_3 is defined as IA32_L3_QOS_MASK_3 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_4 is defined as IA32_L3_QOS_MASK_4 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_5 is defined as IA32_L3_QOS_MASK_5 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_6 is defined as IA32_L3_QOS_MASK_6 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_7 is defined as IA32_L3_QOS_MASK_7 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_8 is defined as IA32_L3_QOS_MASK_8 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_9 is defined as IA32_L3_QOS_MASK_9 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_10 is defined as IA32_L3_QOS_MASK_10 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_11 is defined as IA32_L3_QOS_MASK_11 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_12 is defined as IA32_L3_QOS_MASK_12 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_13 is defined as IA32_L3_QOS_MASK_13 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_14 is defined as IA32_L3_QOS_MASK_14 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_15 is defined as IA32_L3_QOS_MASK_15 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a622b1c034bb8992dd11c9cac7f43359d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_IA32_L3_QOS_MASK_4&#160;&#160;&#160;0x00000C94</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. L3 Class Of Service Mask - COS n (R/W) if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;= n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_IA32_L3_QOS_MASK_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_IA32_L3_QOS_MASK_0 is defined as IA32_L3_QOS_MASK_0 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_1 is defined as IA32_L3_QOS_MASK_1 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_2 is defined as IA32_L3_QOS_MASK_2 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_3 is defined as IA32_L3_QOS_MASK_3 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_4 is defined as IA32_L3_QOS_MASK_4 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_5 is defined as IA32_L3_QOS_MASK_5 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_6 is defined as IA32_L3_QOS_MASK_6 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_7 is defined as IA32_L3_QOS_MASK_7 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_8 is defined as IA32_L3_QOS_MASK_8 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_9 is defined as IA32_L3_QOS_MASK_9 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_10 is defined as IA32_L3_QOS_MASK_10 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_11 is defined as IA32_L3_QOS_MASK_11 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_12 is defined as IA32_L3_QOS_MASK_12 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_13 is defined as IA32_L3_QOS_MASK_13 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_14 is defined as IA32_L3_QOS_MASK_14 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_15 is defined as IA32_L3_QOS_MASK_15 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac1676b16406cef569f0f4ba2a961c177"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_IA32_L3_QOS_MASK_5&#160;&#160;&#160;0x00000C95</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. L3 Class Of Service Mask - COS n (R/W) if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;= n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_IA32_L3_QOS_MASK_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_IA32_L3_QOS_MASK_0 is defined as IA32_L3_QOS_MASK_0 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_1 is defined as IA32_L3_QOS_MASK_1 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_2 is defined as IA32_L3_QOS_MASK_2 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_3 is defined as IA32_L3_QOS_MASK_3 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_4 is defined as IA32_L3_QOS_MASK_4 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_5 is defined as IA32_L3_QOS_MASK_5 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_6 is defined as IA32_L3_QOS_MASK_6 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_7 is defined as IA32_L3_QOS_MASK_7 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_8 is defined as IA32_L3_QOS_MASK_8 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_9 is defined as IA32_L3_QOS_MASK_9 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_10 is defined as IA32_L3_QOS_MASK_10 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_11 is defined as IA32_L3_QOS_MASK_11 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_12 is defined as IA32_L3_QOS_MASK_12 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_13 is defined as IA32_L3_QOS_MASK_13 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_14 is defined as IA32_L3_QOS_MASK_14 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_15 is defined as IA32_L3_QOS_MASK_15 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acb8a2d2468da1ca384adb7d083d9a6d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_IA32_L3_QOS_MASK_6&#160;&#160;&#160;0x00000C96</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. L3 Class Of Service Mask - COS n (R/W) if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;= n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_IA32_L3_QOS_MASK_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_IA32_L3_QOS_MASK_0 is defined as IA32_L3_QOS_MASK_0 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_1 is defined as IA32_L3_QOS_MASK_1 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_2 is defined as IA32_L3_QOS_MASK_2 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_3 is defined as IA32_L3_QOS_MASK_3 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_4 is defined as IA32_L3_QOS_MASK_4 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_5 is defined as IA32_L3_QOS_MASK_5 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_6 is defined as IA32_L3_QOS_MASK_6 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_7 is defined as IA32_L3_QOS_MASK_7 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_8 is defined as IA32_L3_QOS_MASK_8 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_9 is defined as IA32_L3_QOS_MASK_9 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_10 is defined as IA32_L3_QOS_MASK_10 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_11 is defined as IA32_L3_QOS_MASK_11 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_12 is defined as IA32_L3_QOS_MASK_12 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_13 is defined as IA32_L3_QOS_MASK_13 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_14 is defined as IA32_L3_QOS_MASK_14 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_15 is defined as IA32_L3_QOS_MASK_15 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2a2222b21e521a5a17d175bf1649278e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_IA32_L3_QOS_MASK_7&#160;&#160;&#160;0x00000C97</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. L3 Class Of Service Mask - COS n (R/W) if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;= n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_IA32_L3_QOS_MASK_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_IA32_L3_QOS_MASK_0 is defined as IA32_L3_QOS_MASK_0 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_1 is defined as IA32_L3_QOS_MASK_1 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_2 is defined as IA32_L3_QOS_MASK_2 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_3 is defined as IA32_L3_QOS_MASK_3 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_4 is defined as IA32_L3_QOS_MASK_4 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_5 is defined as IA32_L3_QOS_MASK_5 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_6 is defined as IA32_L3_QOS_MASK_6 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_7 is defined as IA32_L3_QOS_MASK_7 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_8 is defined as IA32_L3_QOS_MASK_8 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_9 is defined as IA32_L3_QOS_MASK_9 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_10 is defined as IA32_L3_QOS_MASK_10 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_11 is defined as IA32_L3_QOS_MASK_11 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_12 is defined as IA32_L3_QOS_MASK_12 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_13 is defined as IA32_L3_QOS_MASK_13 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_14 is defined as IA32_L3_QOS_MASK_14 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_15 is defined as IA32_L3_QOS_MASK_15 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a26282a8b255cec58ef3f248523dff672"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_IA32_L3_QOS_MASK_8&#160;&#160;&#160;0x00000C98</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. L3 Class Of Service Mask - COS n (R/W) if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;= n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_IA32_L3_QOS_MASK_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_IA32_L3_QOS_MASK_0 is defined as IA32_L3_QOS_MASK_0 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_1 is defined as IA32_L3_QOS_MASK_1 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_2 is defined as IA32_L3_QOS_MASK_2 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_3 is defined as IA32_L3_QOS_MASK_3 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_4 is defined as IA32_L3_QOS_MASK_4 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_5 is defined as IA32_L3_QOS_MASK_5 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_6 is defined as IA32_L3_QOS_MASK_6 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_7 is defined as IA32_L3_QOS_MASK_7 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_8 is defined as IA32_L3_QOS_MASK_8 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_9 is defined as IA32_L3_QOS_MASK_9 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_10 is defined as IA32_L3_QOS_MASK_10 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_11 is defined as IA32_L3_QOS_MASK_11 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_12 is defined as IA32_L3_QOS_MASK_12 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_13 is defined as IA32_L3_QOS_MASK_13 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_14 is defined as IA32_L3_QOS_MASK_14 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_15 is defined as IA32_L3_QOS_MASK_15 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a05f2433eb36a84c19e27b6cb59224bcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_IA32_L3_QOS_MASK_9&#160;&#160;&#160;0x00000C99</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. L3 Class Of Service Mask - COS n (R/W) if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;= n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_IA32_L3_QOS_MASK_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_L3_QOS_MASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae653d85248af96244e590aa91e1daf2b">MSR_XEON_D_IA32_L3_QOS_MASK_0</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___l3___q_o_s___m_a_s_k___r_e_g_i_s_t_e_r.html#abddcbbc6d81e8fc12a0c8a28a2bccb5b">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_IA32_L3_QOS_MASK_0 is defined as IA32_L3_QOS_MASK_0 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_1 is defined as IA32_L3_QOS_MASK_1 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_2 is defined as IA32_L3_QOS_MASK_2 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_3 is defined as IA32_L3_QOS_MASK_3 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_4 is defined as IA32_L3_QOS_MASK_4 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_5 is defined as IA32_L3_QOS_MASK_5 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_6 is defined as IA32_L3_QOS_MASK_6 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_7 is defined as IA32_L3_QOS_MASK_7 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_8 is defined as IA32_L3_QOS_MASK_8 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_9 is defined as IA32_L3_QOS_MASK_9 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_10 is defined as IA32_L3_QOS_MASK_10 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_11 is defined as IA32_L3_QOS_MASK_11 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_12 is defined as IA32_L3_QOS_MASK_12 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_13 is defined as IA32_L3_QOS_MASK_13 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_14 is defined as IA32_L3_QOS_MASK_14 in SDM. MSR_XEON_D_IA32_L3_QOS_MASK_15 is defined as IA32_L3_QOS_MASK_15 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa75f236215346dcf988888c23d472692"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_IA32_MCG_CAP&#160;&#160;&#160;0x00000179</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Global Machine Check Capability (R/O).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_IA32_MCG_CAP (0x00000179) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___m_c_g___c_a_p___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_MCG_CAP_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___m_c_g___c_a_p___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_MCG_CAP_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___m_c_g___c_a_p___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_MCG_CAP_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___m_c_g___c_a_p___r_e_g_i_s_t_e_r.html#a65fc73ed1ce2dd34040c1baca88c9391">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#aa75f236215346dcf988888c23d472692">MSR_XEON_D_IA32_MCG_CAP</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_IA32_MCG_CAP is defined as IA32_MCG_CAP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a541174880811a33c5b2d57e123c05f02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_IA32_PQR_ASSOC&#160;&#160;&#160;0x00000C8F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>THREAD. Resource Association Register (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_IA32_PQR_ASSOC (0x00000C8F) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___p_q_r___a_s_s_o_c___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_PQR_ASSOC_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___p_q_r___a_s_s_o_c___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_PQR_ASSOC_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___p_q_r___a_s_s_o_c___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_PQR_ASSOC_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___p_q_r___a_s_s_o_c___r_e_g_i_s_t_e_r.html#a131472b251dacbc8c67b510109fdf411">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#a541174880811a33c5b2d57e123c05f02">MSR_XEON_D_IA32_PQR_ASSOC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#a541174880811a33c5b2d57e123c05f02">MSR_XEON_D_IA32_PQR_ASSOC</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___p_q_r___a_s_s_o_c___r_e_g_i_s_t_e_r.html#a131472b251dacbc8c67b510109fdf411">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_IA32_PQR_ASSOC is defined as IA32_PQR_ASSOC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae85a97dcf91f8df949365ef25ccc2adb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_IA32_QM_EVTSEL&#160;&#160;&#160;0x00000C8D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>THREAD. Monitoring Event Select Register (R/W) if CPUID.(EAX=07H, ECX=0):EBX.RDT-M[bit 12] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_IA32_QM_EVTSEL (0x00000C8D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___q_m___e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_QM_EVTSEL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___i_a32___q_m___e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_QM_EVTSEL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___q_m___e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_XEON_D_IA32_QM_EVTSEL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___q_m___e_v_t_s_e_l___r_e_g_i_s_t_e_r.html#ab9210e6bbdb79b7b896669ee44ec7f72">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae85a97dcf91f8df949365ef25ccc2adb">MSR_XEON_D_IA32_QM_EVTSEL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae85a97dcf91f8df949365ef25ccc2adb">MSR_XEON_D_IA32_QM_EVTSEL</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___i_a32___q_m___e_v_t_s_e_l___r_e_g_i_s_t_e_r.html#ab9210e6bbdb79b7b896669ee44ec7f72">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_IA32_QM_EVTSEL is defined as IA32_QM_EVTSEL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aad994dd1f2f987d63bd4e8d7e1cccad8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_MSRUNCORE_RATIO_LIMIT&#160;&#160;&#160;0x00000620</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore Ratio Limit (R/W) Out of reset, the min_ratio and max_ratio fields represent the widest possible range of uncore frequencies. Writing to these fields allows software to control the minimum and the maximum frequency that hardware will select.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_MSRUNCORE_RATIO_LIMIT (0x00000620) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___m_s_r_u_n_c_o_r_e___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_XEON_D_MSRUNCORE_RATIO_LIMIT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___m_s_r_u_n_c_o_r_e___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_XEON_D_MSRUNCORE_RATIO_LIMIT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___m_s_r_u_n_c_o_r_e___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_XEON_D_MSRUNCORE_RATIO_LIMIT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___m_s_r_u_n_c_o_r_e___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a2808d595851eab1c7ab5e3163d4ea974">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#aad994dd1f2f987d63bd4e8d7e1cccad8">MSR_XEON_D_MSRUNCORE_RATIO_LIMIT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#aad994dd1f2f987d63bd4e8d7e1cccad8">MSR_XEON_D_MSRUNCORE_RATIO_LIMIT</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___m_s_r_u_n_c_o_r_e___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a2808d595851eab1c7ab5e3163d4ea974">Uint64</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="aca39666d77d62d88ca7895f824b13f98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_PKG_CST_CONFIG_CONTROL&#160;&#160;&#160;0x000000E2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. C-State Configuration Control (R/W) Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-states. <code>See <a href="http://biosbits.org">http://biosbits.org</a>. &lt;<a href="http://biosbits.org">http://biosbits.org</a>&gt;</code>__.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_PKG_CST_CONFIG_CONTROL (0x000000E2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_XEON_D_PKG_CST_CONFIG_CONTROL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_XEON_D_PKG_CST_CONFIG_CONTROL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_XEON_D_PKG_CST_CONFIG_CONTROL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#ac5eba59562acbfce618f42ed78d4a23a">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#aca39666d77d62d88ca7895f824b13f98">MSR_XEON_D_PKG_CST_CONFIG_CONTROL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#aca39666d77d62d88ca7895f824b13f98">MSR_XEON_D_PKG_CST_CONFIG_CONTROL</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#ac5eba59562acbfce618f42ed78d4a23a">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_PKG_CST_CONFIG_CONTROL is defined as MSR_PKG_CST_CONFIG_CONTROL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a09f9114d75dc8087e6a9e0011e110b6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_PLATFORM_INFO&#160;&#160;&#160;0x000000CE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See <a href="http://biosbits.org">http://biosbits.org</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_PLATFORM_INFO (0x000000CE) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_XEON_D_PLATFORM_INFO_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_XEON_D_PLATFORM_INFO_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_XEON_D_PLATFORM_INFO_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html#a4c678210189faf761016632e2779fd4b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#a09f9114d75dc8087e6a9e0011e110b6c">MSR_XEON_D_PLATFORM_INFO</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#a09f9114d75dc8087e6a9e0011e110b6c">MSR_XEON_D_PLATFORM_INFO</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html#a4c678210189faf761016632e2779fd4b">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_PLATFORM_INFO is defined as MSR_PLATFORM_INFO in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7175545ec699c17479deb17063508f35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_PP0_ENERGY_STATUS&#160;&#160;&#160;0x00000639</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Reserved (R/O) Reads return 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_PP0_ENERGY_STATUS (0x00000639) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#a7175545ec699c17479deb17063508f35">MSR_XEON_D_PP0_ENERGY_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_PP0_ENERGY_STATUS is defined as MSR_PP0_ENERGY_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae2d2ea4461999236ed4b73a458cbb72b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_PPIN&#160;&#160;&#160;0x0000004F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Protected Processor Inventory Number (R/O). Protected Processor Inventory Number (R/O) See Table 2-25.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_PPIN (0x0000004F) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ae2d2ea4461999236ed4b73a458cbb72b">MSR_XEON_D_PPIN</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_PPIN is defined as MSR_PPIN in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5c5842fe7cf389916107f2aea621de9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_PPIN_CTL&#160;&#160;&#160;0x0000004E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Protected Processor Inventory Number Enable Control (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_PPIN_CTL (0x0000004E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___p_p_i_n___c_t_l___r_e_g_i_s_t_e_r.html">MSR_XEON_D_PPIN_CTL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___p_p_i_n___c_t_l___r_e_g_i_s_t_e_r.html">MSR_XEON_D_PPIN_CTL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___p_p_i_n___c_t_l___r_e_g_i_s_t_e_r.html">MSR_XEON_D_PPIN_CTL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___p_p_i_n___c_t_l___r_e_g_i_s_t_e_r.html#a7306ab92cb7fbeca4d3f12cab9a782bb">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#a5c5842fe7cf389916107f2aea621de9f">MSR_XEON_D_PPIN_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#a5c5842fe7cf389916107f2aea621de9f">MSR_XEON_D_PPIN_CTL</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___p_p_i_n___c_t_l___r_e_g_i_s_t_e_r.html#a7306ab92cb7fbeca4d3f12cab9a782bb">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_PPIN_CTL is defined as MSR_PPIN_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad5c71f838a2037218285b9f7830a4c93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_RAPL_POWER_UNIT&#160;&#160;&#160;0x00000606</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Unit Multipliers used in RAPL Interfaces (R/O).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_RAPL_POWER_UNIT (0x00000606) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html">MSR_XEON_D_RAPL_POWER_UNIT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html">MSR_XEON_D_RAPL_POWER_UNIT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html">MSR_XEON_D_RAPL_POWER_UNIT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html#a623f7ba0adfd1c69143c4b7057ff8634">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ad5c71f838a2037218285b9f7830a4c93">MSR_XEON_D_RAPL_POWER_UNIT</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_RAPL_POWER_UNIT is defined as MSR_RAPL_POWER_UNIT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab83cabf05e43ab2aead66dc7d0887dd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_SMM_MCA_CAP&#160;&#160;&#160;0x0000017D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>THREAD. Enhanced SMM Capabilities (SMM-RO) Reports SMM capability Enhancement. Accessible only while in SMM.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_SMM_MCA_CAP (0x0000017D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html">MSR_XEON_D_SMM_MCA_CAP_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html">MSR_XEON_D_SMM_MCA_CAP_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html">MSR_XEON_D_SMM_MCA_CAP_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html#a924b39dbd167ba87aa0e70290e724011">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ab83cabf05e43ab2aead66dc7d0887dd0">MSR_XEON_D_SMM_MCA_CAP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ab83cabf05e43ab2aead66dc7d0887dd0">MSR_XEON_D_SMM_MCA_CAP</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html#a924b39dbd167ba87aa0e70290e724011">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_SMM_MCA_CAP is defined as MSR_SMM_MCA_CAP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a27c3a52e90031bfa38877ff85793068c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_TEMPERATURE_TARGET&#160;&#160;&#160;0x000001A2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_TEMPERATURE_TARGET (0x000001A2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html">MSR_XEON_D_TEMPERATURE_TARGET_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html">MSR_XEON_D_TEMPERATURE_TARGET_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html">MSR_XEON_D_TEMPERATURE_TARGET_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html#afe8a45b0ef09ba2f4a79c94a35ce9298">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#a27c3a52e90031bfa38877ff85793068c">MSR_XEON_D_TEMPERATURE_TARGET</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#a27c3a52e90031bfa38877ff85793068c">MSR_XEON_D_TEMPERATURE_TARGET</a>, Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html#afe8a45b0ef09ba2f4a79c94a35ce9298">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_TEMPERATURE_TARGET is defined as MSR_TEMPERATURE_TARGET in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a77139f6753b44615cb56df50f601c104"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_TURBO_RATIO_LIMIT&#160;&#160;&#160;0x000001AD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Maximum Ratio Limit of Turbo Mode RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_TURBO_RATIO_LIMIT (0x000001AD) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_XEON_D_TURBO_RATIO_LIMIT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_XEON_D_TURBO_RATIO_LIMIT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_XEON_D_TURBO_RATIO_LIMIT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a935c82c9f00d067938aa07ff92851d71">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#a77139f6753b44615cb56df50f601c104">MSR_XEON_D_TURBO_RATIO_LIMIT</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_TURBO_RATIO_LIMIT is defined as MSR_TURBO_RATIO_LIMIT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac02d45d0a0dcf235223de70724142efe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_TURBO_RATIO_LIMIT1&#160;&#160;&#160;0x000001AE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Maximum Ratio Limit of Turbo Mode RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_TURBO_RATIO_LIMIT1 (0x000001AE) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t1___r_e_g_i_s_t_e_r.html">MSR_XEON_D_TURBO_RATIO_LIMIT1_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t1___r_e_g_i_s_t_e_r.html">MSR_XEON_D_TURBO_RATIO_LIMIT1_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t1___r_e_g_i_s_t_e_r.html">MSR_XEON_D_TURBO_RATIO_LIMIT1_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t1___r_e_g_i_s_t_e_r.html#a9369274559f8c388949910251be87ade">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#ac02d45d0a0dcf235223de70724142efe">MSR_XEON_D_TURBO_RATIO_LIMIT1</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_TURBO_RATIO_LIMIT1 is defined as MSR_TURBO_RATIO_LIMIT1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aac140c4ae4de42ae4f09fafff33acbd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_XEON_D_TURBO_RATIO_LIMIT3&#160;&#160;&#160;0x000001AC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Config Ratio Limit of Turbo Mode RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_XEON_D_TURBO_RATIO_LIMIT3 (0x000001AC) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t3___r_e_g_i_s_t_e_r.html">MSR_XEON_D_TURBO_RATIO_LIMIT3_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___x_e_o_n___d___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t3___r_e_g_i_s_t_e_r.html">MSR_XEON_D_TURBO_RATIO_LIMIT3_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___x_e_o_n___d___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t3___r_e_g_i_s_t_e_r.html">MSR_XEON_D_TURBO_RATIO_LIMIT3_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___x_e_o_n___d___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t3___r_e_g_i_s_t_e_r.html#ad23568e607465592f688d090afc3a576">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_xeon_d_msr_8h.html#aac140c4ae4de42ae4f09fafff33acbd8">MSR_XEON_D_TURBO_RATIO_LIMIT3</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_XEON_D_TURBO_RATIO_LIMIT3 is defined as MSR_TURBO_RATIO_LIMIT3 in SDM. </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c048fdeadf06364e9318d2cbb3390051.html">MdePkg</a></li><li class="navelem"><a class="el" href="dir_525332e2e2b2ed96fb8f8316b580bf1e.html">Include</a></li><li class="navelem"><a class="el" href="dir_4926bea4d687c1b7ad5cb654162a97f8.html">Register</a></li><li class="navelem"><a class="el" href="dir_604a5b88e314d275dbc7aa59af9d0dd7.html">Intel</a></li><li class="navelem"><a class="el" href="dir_f6ac9f15c3cc694be683fac191e80c35.html">Msr</a></li><li class="navelem"><a class="el" href="_xeon_d_msr_8h.html">XeonDMsr.h</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 02:59:37 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
