<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Nov  6 09:47:53 2021" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="kintex7" DEVICE="7k325t" NAME="bd_0" PACKAGE="ffg900" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="hls_inst_interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dst_axi_tvalid" SIGIS="undef" SIGNAME="hls_inst_dst_axi_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="dst_axi_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dst_axi_tready" SIGIS="undef" SIGNAME="hls_inst_dst_axi_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="dst_axi_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="23" NAME="dst_axi_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_dst_axi_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="dst_axi_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="dst_axi_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_dst_axi_TKEEP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="dst_axi_TKEEP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="dst_axi_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_dst_axi_TSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="dst_axi_TSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="dst_axi_tuser" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_dst_axi_TUSER">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="dst_axi_TUSER"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="dst_axi_tlast" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_dst_axi_TLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="dst_axi_TLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="dst_axi_tid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_dst_axi_TID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="dst_axi_TID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="dst_axi_tdest" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_dst_axi_TDEST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="dst_axi_TDEST"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="mask2_PORTA_clk" SIGIS="clk" SIGNAME="hls_inst_mask2_Clk_A">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="mask2_Clk_A"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="mask2_PORTA_rst" SIGIS="rst" SIGNAME="hls_inst_mask2_Rst_A">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="mask2_Rst_A"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="mask2_PORTA_en" SIGIS="undef" SIGNAME="hls_inst_mask2_EN_A">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="mask2_EN_A"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="mask2_PORTA_we" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_mask2_WEN_A">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="mask2_WEN_A"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="mask2_PORTA_addr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_mask2_Addr_A">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="mask2_Addr_A"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="mask2_PORTA_din" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_mask2_Din_A">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="mask2_Din_A"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="mask2_PORTA_dout" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_mask2_Dout_A">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="mask2_Dout_A"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_AXILiteS_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_AXILiteS_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_AXILiteS_awvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_AXILiteS_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_AXILiteS_awready" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_AXILiteS_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axi_AXILiteS_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_AXILiteS_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_AXILiteS_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_AXILiteS_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_AXILiteS_wvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_AXILiteS_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_AXILiteS_wready" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_AXILiteS_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_AXILiteS_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_AXILiteS_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_AXILiteS_bvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_AXILiteS_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_AXILiteS_bready" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_AXILiteS_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_AXILiteS_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_AXILiteS_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_AXILiteS_arvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_AXILiteS_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_AXILiteS_arready" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_AXILiteS_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axi_AXILiteS_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_AXILiteS_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_AXILiteS_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_AXILiteS_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_AXILiteS_rvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_AXILiteS_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_AXILiteS_rready" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_AXILiteS_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="src_axi0_tvalid" SIGIS="undef" SIGNAME="hls_inst_src_axi0_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="src_axi0_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="src_axi0_tready" SIGIS="undef" SIGNAME="hls_inst_src_axi0_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="src_axi0_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="23" NAME="src_axi0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi0_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="src_axi0_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="src_axi0_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi0_TKEEP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="src_axi0_TKEEP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="src_axi0_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi0_TSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="src_axi0_TSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="src_axi0_tuser" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi0_TUSER">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="src_axi0_TUSER"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="src_axi0_tlast" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi0_TLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="src_axi0_TLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="src_axi0_tid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi0_TID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="src_axi0_TID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="src_axi0_tdest" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi0_TDEST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="src_axi0_TDEST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="src_axi1_tvalid" SIGIS="undef" SIGNAME="hls_inst_src_axi1_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="src_axi1_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="src_axi1_tready" SIGIS="undef" SIGNAME="hls_inst_src_axi1_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="src_axi1_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="23" NAME="src_axi1_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi1_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="src_axi1_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="src_axi1_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi1_TKEEP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="src_axi1_TKEEP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="src_axi1_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi1_TSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="src_axi1_TSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="src_axi1_tuser" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi1_TUSER">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="src_axi1_TUSER"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="src_axi1_tlast" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi1_TLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="src_axi1_TLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="src_axi1_tid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi1_TID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="src_axi1_TID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="src_axi1_tdest" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi1_TDEST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="src_axi1_TDEST"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="hls_inst_dst_axi" NAME="dst_axi" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="dst_axi_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="dst_axi_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="dst_axi_tdata"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="dst_axi_tkeep"/>
        <PORTMAP LOGICAL="TSTRB" PHYSICAL="dst_axi_tstrb"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="dst_axi_tuser"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="dst_axi_tlast"/>
        <PORTMAP LOGICAL="TID" PHYSICAL="dst_axi_tid"/>
        <PORTMAP LOGICAL="TDEST" PHYSICAL="dst_axi_tdest"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_mask2_PORTA" NAME="mask2_PORTA" TYPE="INITIATOR">
      <PARAMETER NAME="MEM_SIZE" VALUE="4"/>
      <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
      <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
      <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
      <PARAMETER NAME="READ_WRITE_MODE"/>
      <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK" PHYSICAL="mask2_PORTA_clk"/>
        <PORTMAP LOGICAL="RST" PHYSICAL="mask2_PORTA_rst"/>
        <PORTMAP LOGICAL="EN" PHYSICAL="mask2_PORTA_en"/>
        <PORTMAP LOGICAL="WE" PHYSICAL="mask2_PORTA_we"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="mask2_PORTA_addr"/>
        <PORTMAP LOGICAL="DIN" PHYSICAL="mask2_PORTA_din"/>
        <PORTMAP LOGICAL="DOUT" PHYSICAL="mask2_PORTA_dout"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axi_AXILiteS" DATAWIDTH="32" NAME="s_axi_AXILiteS" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_AXILiteS_awaddr"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_AXILiteS_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_AXILiteS_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_AXILiteS_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_AXILiteS_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_AXILiteS_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_AXILiteS_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_AXILiteS_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_AXILiteS_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_AXILiteS_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_AXILiteS_araddr"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_AXILiteS_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_AXILiteS_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_AXILiteS_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_AXILiteS_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_AXILiteS_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_AXILiteS_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_AXILITES_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_AXILITES_HIGHADDR" HIGHVALUE="0x00000FFF" INSTANCE="hls_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_AXILiteS" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_AXILiteS"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="hls_inst"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_src_axi0" NAME="src_axi0" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="src_axi0_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="src_axi0_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="src_axi0_tdata"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="src_axi0_tkeep"/>
        <PORTMAP LOGICAL="TSTRB" PHYSICAL="src_axi0_tstrb"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="src_axi0_tuser"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="src_axi0_tlast"/>
        <PORTMAP LOGICAL="TID" PHYSICAL="src_axi0_tid"/>
        <PORTMAP LOGICAL="TDEST" PHYSICAL="src_axi0_tdest"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_src_axi1" NAME="src_axi1" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="src_axi1_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="src_axi1_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="src_axi1_tdata"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="src_axi1_tkeep"/>
        <PORTMAP LOGICAL="TSTRB" PHYSICAL="src_axi1_tstrb"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="src_axi1_tuser"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="src_axi1_tlast"/>
        <PORTMAP LOGICAL="TID" PHYSICAL="src_axi1_tid"/>
        <PORTMAP LOGICAL="TDEST" PHYSICAL="src_axi1_tdest"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2111060947" FULLNAME="/hls_inst" HWVERSION="1.0" INSTANCE="hls_inst" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="vip_maskMerge" VLNV="zqp:hls:vip_maskMerge:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_AXILITES_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_AXILITES_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_0_hls_inst_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="2080081"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_AXILITES_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_AXILITES_HIGHADDR" VALUE="0x00000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="s_axi_AXILiteS_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_AXILiteS_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_AXILiteS_AWVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_AXILiteS_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_AXILiteS_AWREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_AXILiteS_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_AXILiteS_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_AXILiteS_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_AXILiteS_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_AXILiteS_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_AXILiteS_WVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_AXILiteS_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_AXILiteS_WREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_AXILiteS_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_AXILiteS_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_AXILiteS_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_AXILiteS_BVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_AXILiteS_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_AXILiteS_BREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_AXILiteS_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_AXILiteS_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_AXILiteS_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_AXILiteS_ARVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_AXILiteS_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_AXILiteS_ARREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_AXILiteS_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_AXILiteS_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_AXILiteS_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_AXILiteS_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_AXILiteS_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_AXILiteS_RVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_AXILiteS_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_AXILiteS_RREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_AXILiteS_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_AXILiteS_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="hls_inst_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="src_axi0_TVALID" SIGIS="undef" SIGNAME="hls_inst_src_axi0_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="src_axi0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="src_axi0_TREADY" SIGIS="undef" SIGNAME="hls_inst_src_axi0_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="src_axi0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="src_axi0_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi0_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="src_axi0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="src_axi0_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi0_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="src_axi0_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="src_axi0_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi0_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="src_axi0_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="src_axi0_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi0_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="src_axi0_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="src_axi0_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi0_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="src_axi0_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="src_axi0_TID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi0_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="src_axi0_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="src_axi0_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi0_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="src_axi0_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="src_axi1_TVALID" SIGIS="undef" SIGNAME="hls_inst_src_axi1_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="src_axi1_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="src_axi1_TREADY" SIGIS="undef" SIGNAME="hls_inst_src_axi1_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="src_axi1_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="src_axi1_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi1_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="src_axi1_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="src_axi1_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi1_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="src_axi1_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="src_axi1_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi1_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="src_axi1_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="src_axi1_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi1_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="src_axi1_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="src_axi1_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi1_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="src_axi1_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="src_axi1_TID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi1_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="src_axi1_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="src_axi1_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_src_axi1_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="src_axi1_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mask2_Clk_A" SIGIS="clk" SIGNAME="hls_inst_mask2_Clk_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="mask2_PORTA_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mask2_Rst_A" SIGIS="rst" SIGNAME="hls_inst_mask2_Rst_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="mask2_PORTA_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mask2_EN_A" SIGIS="undef" SIGNAME="hls_inst_mask2_EN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="mask2_PORTA_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="mask2_WEN_A" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_mask2_WEN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="mask2_PORTA_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="mask2_Addr_A" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_mask2_Addr_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="mask2_PORTA_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="mask2_Din_A" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_mask2_Din_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="mask2_PORTA_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mask2_Dout_A" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_mask2_Dout_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="mask2_PORTA_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dst_axi_TVALID" SIGIS="undef" SIGNAME="hls_inst_dst_axi_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="dst_axi_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dst_axi_TREADY" SIGIS="undef" SIGNAME="hls_inst_dst_axi_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="dst_axi_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="dst_axi_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_dst_axi_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="dst_axi_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="dst_axi_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_dst_axi_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="dst_axi_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="dst_axi_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_dst_axi_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="dst_axi_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dst_axi_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_dst_axi_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="dst_axi_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dst_axi_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_dst_axi_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="dst_axi_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dst_axi_TID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_dst_axi_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="dst_axi_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dst_axi_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_dst_axi_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="dst_axi_tdest"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axi_AXILiteS" DATAWIDTH="32" NAME="s_axi_AXILiteS" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_AXILiteS_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_AXILiteS_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_AXILiteS_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_AXILiteS_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_AXILiteS_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_AXILiteS_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_AXILiteS_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_AXILiteS_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_AXILiteS_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_AXILiteS_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_AXILiteS_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_AXILiteS_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_AXILiteS_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_AXILiteS_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_AXILiteS_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_AXILiteS_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_AXILiteS_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_src_axi0" NAME="src_axi0" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="src_axi0_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="src_axi0_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="src_axi0_TDATA"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="src_axi0_TKEEP"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="src_axi0_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="src_axi0_TUSER"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="src_axi0_TLAST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="src_axi0_TID"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="src_axi0_TDEST"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_src_axi1" NAME="src_axi1" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="src_axi1_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="src_axi1_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="src_axi1_TDATA"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="src_axi1_TKEEP"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="src_axi1_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="src_axi1_TUSER"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="src_axi1_TLAST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="src_axi1_TID"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="src_axi1_TDEST"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_mask2_PORTA" NAME="mask2_PORTA" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="4"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK" PHYSICAL="mask2_Clk_A"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="mask2_Rst_A"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="mask2_EN_A"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="mask2_WEN_A"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="mask2_Addr_A"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="mask2_Din_A"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="mask2_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_dst_axi" NAME="dst_axi" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="dst_axi_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="dst_axi_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="dst_axi_TDATA"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="dst_axi_TKEEP"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="dst_axi_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="dst_axi_TUSER"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="dst_axi_TLAST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="dst_axi_TID"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="dst_axi_TDEST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
