Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: CPU2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU2"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : CPU2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/RAM.vhd" in Library work.
Entity <ram> compiled.
Entity <ram> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/CPU2.vhd" in Library work.
Entity <cpu2> compiled.
Entity <cpu2> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CPU2> in library <work> (architecture <behavioral>) with generics.
	CLOCK_COUNT_BUFFER_SIZE = 25

Analyzing hierarchy for entity <RAM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>) with generics.
	opN = 5


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <CPU2> in library <work> (Architecture <behavioral>).
	CLOCK_COUNT_BUFFER_SIZE = 25
Entity <CPU2> analyzed. Unit <CPU2> generated.

Analyzing Entity <RAM> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/RAM.vhd" line 57: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ram_initial>
Entity <RAM> analyzed. Unit <RAM> generated.

Analyzing generic Entity <ALU> in library <work> (Architecture <behavioral>).
	opN = 5
Entity <ALU> analyzed. Unit <ALU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <RAM>.
    Related source file is "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/RAM.vhd".
WARNING:Xst:1781 - Signal <ram_initial> is used but never assigned. Tied to default value.
    Found 5-bit 32-to-1 multiplexer for signal <dataOut>.
    Summary:
	inferred 160 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <RAM> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/ALU.vhd".
    Found 5-bit addsub for signal <inResult$addsub0000>.
    Found 5-bit xor2 for signal <inResult$xor0000> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <CPU2>.
    Related source file is "C:/Users/aula.ELE.000/Documents/System/trabalho-novo/PUC-ComputacaoDigital-Trabalho/CPU2.vhd".
WARNING:Xst:1306 - Output <CLK_OUT> is never assigned.
WARNING:Xst:1306 - Output <LCD_E> is never assigned.
WARNING:Xst:1306 - Output <LCD_RS> is never assigned.
WARNING:Xst:1306 - Output <LCD_RW> is never assigned.
WARNING:Xst:1306 - Output <SF_D> is never assigned.
WARNING:Xst:1306 - Output <DISABLE_STRATA_FLASH> is never assigned.
WARNING:Xst:1780 - Signal <readingAddress> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <INSTRUCTION> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 5                                              |
    | Clock              | slow_clk                  (rising_edge)        |
    | Power Up State     | start                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <address>.
    Found 5-bit adder for signal <address$addsub0000> created at line 161.
    Found 5-bit register for signal <dataIn>.
    Found 5-bit register for signal <opcode>.
    Found 5-bit register for signal <programCounter>.
    Found 5-bit adder for signal <programCounter$add0000> created at line 160.
    Found 5-bit register for signal <reg_A>.
    Found 5-bit register for signal <reg_B>.
    Found 5-bit register for signal <reg_end>.
    Found 5-bit register for signal <reg_IR>.
    Found 25-bit up counter for signal <slow_clk_counter>.
    Found 1-bit register for signal <we>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  41 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <CPU2> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 5-bit adder                                           : 2
 5-bit addsub                                          : 1
# Counters                                             : 1
 25-bit up counter                                     : 1
# Registers                                            : 169
 1-bit register                                        : 161
 5-bit register                                        : 8
# Multiplexers                                         : 1
 5-bit 32-to-1 multiplexer                             : 1
# Xors                                                 : 1
 5-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state_reg/FSM> on signal <state_reg[1:4]> with one-hot encoding.
---------------------
 State   | Encoding
---------------------
 start   | 0001
 fetch   | 0010
 decode  | 0100
 execute | 1000
---------------------
WARNING:Xst:1426 - The value init of the FF/Latch FFd4 hinder the constant cleaning in the block FSM.
   You should achieve better results by setting this init to 0.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 3
 5-bit adder                                           : 2
 5-bit addsub                                          : 1
# Counters                                             : 1
 25-bit up counter                                     : 1
# Registers                                            : 201
 Flip-Flops                                            : 201
# Multiplexers                                         : 5
 1-bit 32-to-1 multiplexer                             : 5
# Xors                                                 : 1
 5-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch FSM_FFd4 hinder the constant cleaning in the block FSM_0-parent.
   You should achieve better results by setting this init to 0.

Optimizing unit <CPU2> ...

Optimizing unit <RAM> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU2, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 230
 Flip-Flops                                            : 230

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CPU2.ngr
Top Level Output File Name         : CPU2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 494
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 24
#      LUT2                        : 9
#      LUT2_D                      : 3
#      LUT2_L                      : 2
#      LUT3                        : 138
#      LUT3_D                      : 2
#      LUT3_L                      : 9
#      LUT4                        : 131
#      LUT4_D                      : 13
#      LUT4_L                      : 12
#      MUXCY                       : 28
#      MUXF5                       : 55
#      MUXF6                       : 20
#      MUXF7                       : 10
#      MUXF8                       : 5
#      VCC                         : 1
#      XORCY                       : 30
# FlipFlops/Latches                : 230
#      FD                          : 27
#      FDCPE                       : 160
#      FDE                         : 30
#      FDS                         : 13
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 1
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      247  out of   4656     5%  
 Number of Slice Flip Flops:            230  out of   9312     2%  
 Number of 4 input LUTs:                344  out of   9312     3%  
 Number of IOs:                          18
 Number of bonded IOBs:                   9  out of    232     3%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
slow_clk_counter_241               | BUFG                   | 205   |
CLK                                | BUFGP                  | 25    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
N0(XST_GND:G)                      | NONE(u_RAM/ram_i<0>_0) | 160   |
RESET                              | IBUF                   | 160   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.185ns (Maximum Frequency: 82.068MHz)
   Minimum input arrival time before clock: 9.263ns
   Maximum output required time after clock: 12.639ns
   Maximum combinational path delay: 9.828ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'slow_clk_counter_241'
  Clock period: 12.185ns (frequency: 82.068MHz)
  Total number of paths / destination ports: 18493 / 407
-------------------------------------------------------------------------
Delay:               12.185ns (Levels of Logic = 12)
  Source:            opcode_0 (FF)
  Destination:       programCounter_2 (FF)
  Source Clock:      slow_clk_counter_241 rising
  Destination Clock: slow_clk_counter_241 rising

  Data Path: opcode_0 to programCounter_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.591   0.995  opcode_0 (opcode_0)
     LUT4_D:I0->O          7   0.704   0.712  u_ALU/inResult_or0003_SW1 (N40)
     LUT4:I3->O            1   0.704   0.455  u_ALU/Maddsub_inResult_addsub0000_lut<1>_SW2 (N42)
     LUT4:I2->O            1   0.704   0.000  u_ALU/Maddsub_inResult_addsub0000_lut<1> (u_ALU/Maddsub_inResult_addsub0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  u_ALU/Maddsub_inResult_addsub0000_cy<1> (u_ALU/Maddsub_inResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  u_ALU/Maddsub_inResult_addsub0000_cy<2> (u_ALU/Maddsub_inResult_addsub0000_cy<2>)
     MUXCY:CI->O           0   0.059   0.000  u_ALU/Maddsub_inResult_addsub0000_cy<3> (u_ALU/Maddsub_inResult_addsub0000_cy<3>)
     XORCY:CI->O           6   0.804   0.673  u_ALU/Maddsub_inResult_addsub0000_xor<4> (u_ALU/inResult_addsub0000<4>)
     LUT4:I3->O            7   0.704   0.708  address_mux0000<0>623_SW1 (N32)
     MUXF5:S->O            2   0.739   0.482  address_mux0000<0>623_SW3 (N87)
     LUT4:I2->O            4   0.704   0.591  address_mux0000<0>678 (N111)
     LUT4:I3->O            1   0.704   0.000  programCounter_mux0000<4>351_F (N127)
     MUXF5:I0->O           1   0.321   0.000  programCounter_mux0000<4>351 (programCounter_mux0000<4>35)
     FDS:D                     0.308          programCounter_4
    ----------------------------------------
    Total                     12.185ns (7.569ns logic, 4.616ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.764ns (frequency: 209.908MHz)
  Total number of paths / destination ports: 325 / 25
-------------------------------------------------------------------------
Delay:               4.764ns (Levels of Logic = 25)
  Source:            slow_clk_counter_1 (FF)
  Destination:       slow_clk_counter_24 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: slow_clk_counter_1 to slow_clk_counter_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  slow_clk_counter_1 (slow_clk_counter_1)
     LUT1:I0->O            1   0.704   0.000  Mcount_slow_clk_counter_cy<1>_rt (Mcount_slow_clk_counter_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Mcount_slow_clk_counter_cy<1> (Mcount_slow_clk_counter_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_slow_clk_counter_cy<2> (Mcount_slow_clk_counter_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_slow_clk_counter_cy<3> (Mcount_slow_clk_counter_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_slow_clk_counter_cy<4> (Mcount_slow_clk_counter_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_slow_clk_counter_cy<5> (Mcount_slow_clk_counter_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_slow_clk_counter_cy<6> (Mcount_slow_clk_counter_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_slow_clk_counter_cy<7> (Mcount_slow_clk_counter_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_slow_clk_counter_cy<8> (Mcount_slow_clk_counter_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_slow_clk_counter_cy<9> (Mcount_slow_clk_counter_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_slow_clk_counter_cy<10> (Mcount_slow_clk_counter_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_slow_clk_counter_cy<11> (Mcount_slow_clk_counter_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_slow_clk_counter_cy<12> (Mcount_slow_clk_counter_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_slow_clk_counter_cy<13> (Mcount_slow_clk_counter_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_slow_clk_counter_cy<14> (Mcount_slow_clk_counter_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_slow_clk_counter_cy<15> (Mcount_slow_clk_counter_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_slow_clk_counter_cy<16> (Mcount_slow_clk_counter_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_slow_clk_counter_cy<17> (Mcount_slow_clk_counter_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_slow_clk_counter_cy<18> (Mcount_slow_clk_counter_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_slow_clk_counter_cy<19> (Mcount_slow_clk_counter_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_slow_clk_counter_cy<20> (Mcount_slow_clk_counter_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_slow_clk_counter_cy<21> (Mcount_slow_clk_counter_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_slow_clk_counter_cy<22> (Mcount_slow_clk_counter_cy<22>)
     MUXCY:CI->O           0   0.059   0.000  Mcount_slow_clk_counter_cy<23> (Mcount_slow_clk_counter_cy<23>)
     XORCY:CI->O           1   0.804   0.000  Mcount_slow_clk_counter_xor<24> (Result<24>)
     FD:D                      0.308          slow_clk_counter_24
    ----------------------------------------
    Total                      4.764ns (4.169ns logic, 0.595ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'slow_clk_counter_241'
  Total number of paths / destination ports: 80 / 20
-------------------------------------------------------------------------
Offset:              9.263ns (Levels of Logic = 7)
  Source:            RESET (PAD)
  Destination:       programCounter_2 (FF)
  Destination Clock: slow_clk_counter_241 rising

  Data Path: RESET to programCounter_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   1.218   1.480  RESET_IBUF (RESET_IBUF)
     LUT3:I0->O            1   0.704   0.455  u_ALU/zero_SW0_SW0 (N261)
     LUT4:I2->O            2   0.704   0.622  u_ALU/zero_SW0 (N18)
     LUT4:I0->O            6   0.704   0.748  u_ALU/zero (ZERO_OBUF)
     LUT4:I1->O            4   0.704   0.591  address_mux0000<0>678 (N111)
     LUT4:I3->O            1   0.704   0.000  programCounter_mux0000<4>351_F (N127)
     MUXF5:I0->O           1   0.321   0.000  programCounter_mux0000<4>351 (programCounter_mux0000<4>35)
     FDS:D                     0.308          programCounter_4
    ----------------------------------------
    Total                      9.263ns (5.367ns logic, 3.896ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'slow_clk_counter_241'
  Total number of paths / destination ports: 589 / 7
-------------------------------------------------------------------------
Offset:              12.639ns (Levels of Logic = 8)
  Source:            opcode_0 (FF)
  Destination:       ZERO (PAD)
  Source Clock:      slow_clk_counter_241 rising

  Data Path: opcode_0 to ZERO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.591   0.995  opcode_0 (opcode_0)
     LUT4_D:I0->O          7   0.704   0.712  u_ALU/inResult_or0003_SW1 (N40)
     LUT4:I3->O            1   0.704   0.455  u_ALU/Maddsub_inResult_addsub0000_lut<1>_SW2 (N42)
     LUT4:I2->O            1   0.704   0.000  u_ALU/Maddsub_inResult_addsub0000_lut<1> (u_ALU/Maddsub_inResult_addsub0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  u_ALU/Maddsub_inResult_addsub0000_cy<1> (u_ALU/Maddsub_inResult_addsub0000_cy<1>)
     XORCY:CI->O           3   0.804   0.535  u_ALU/Maddsub_inResult_addsub0000_xor<2> (u_ALU/inResult_addsub0000<2>)
     LUT4:I3->O            2   0.704   0.622  u_ALU/zero_SW0 (N18)
     LUT4:I0->O            6   0.704   0.669  u_ALU/zero (ZERO_OBUF)
     OBUF:I->O                 3.272          ZERO_OBUF (ZERO)
    ----------------------------------------
    Total                     12.639ns (8.651ns logic, 3.988ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               9.828ns (Levels of Logic = 5)
  Source:            RESET (PAD)
  Destination:       ZERO (PAD)

  Data Path: RESET to ZERO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           166   1.218   1.480  RESET_IBUF (RESET_IBUF)
     LUT3:I0->O            1   0.704   0.455  u_ALU/zero_SW0_SW0 (N261)
     LUT4:I2->O            2   0.704   0.622  u_ALU/zero_SW0 (N18)
     LUT4:I0->O            6   0.704   0.669  u_ALU/zero (ZERO_OBUF)
     OBUF:I->O                 3.272          ZERO_OBUF (ZERO)
    ----------------------------------------
    Total                      9.828ns (6.602ns logic, 3.226ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.71 secs
 
--> 

Total memory usage is 4472432 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    1 (   0 filtered)

