

================================================================
== Vivado HLS Report for 'phasedetector'
================================================================
* Date:           Fri Oct 26 13:39:57 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        phasedetector
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  158722|  158722|  158722|  158722|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_cordiccart2pol_fu_176  |cordiccart2pol  |   52|   52|   52|   52|   none  |
        |grp_firI1_fu_190           |firI1           |   99|   99|   99|   99|   none  |
        |grp_firI2_fu_212           |firI2           |   99|   99|   99|   99|   none  |
        |grp_firQ1_fu_234           |firQ1           |   99|   99|   99|   99|   none  |
        |grp_firQ2_fu_256           |firQ2           |   99|   99|   99|   99|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  158720|  158720|       155|          -|          -|  1024|    no    |
        +----------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    221|
|FIFO             |        -|      -|       -|      -|
|Instance         |       16|     13|    1444|   4122|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     47|
|Register         |        -|      -|     161|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       16|     13|    1605|   4390|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|      5|       1|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+-----+------+
    |          Instance         |     Module     | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------------+----------------+---------+-------+-----+------+
    |grp_cordiccart2pol_fu_176  |cordiccart2pol  |        0|      1|  384|  1410|
    |grp_firI1_fu_190           |firI1           |        4|      3|  265|   678|
    |grp_firI2_fu_212           |firI2           |        4|      3|  265|   678|
    |grp_firQ1_fu_234           |firQ1           |        4|      3|  265|   678|
    |grp_firQ2_fu_256           |firQ2           |        4|      3|  265|   678|
    +---------------------------+----------------+---------+-------+-----+------+
    |Total                      |                |       16|     13| 1444|  4122|
    +---------------------------+----------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_287_p2                      |     +    |      0|  0|  38|          31|           1|
    |p_Val2_2_fu_301_p2               |     +    |      0|  0|  30|          23|          23|
    |p_Val2_3_fu_315_p2               |     +    |      0|  0|  29|          22|          22|
    |p_Val2_6_fu_361_p2               |     -    |      0|  0|  30|          23|          23|
    |tmp_fu_282_p2                    |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state3                  |    or    |      0|  0|   8|           1|           1|
    |ap_block_state4_on_subcall_done  |    or    |      0|  0|   8|           1|           1|
    |x_V_fu_345_p3                    |  select  |      0|  0|  22|           1|          22|
    |y_V_fu_403_p3                    |  select  |      0|  0|  22|           1|          22|
    |brmerge_i_i5_i_fu_387_p2         |    xor   |      0|  0|   8|           1|           1|
    |brmerge_i_i_i_fu_329_p2          |    xor   |      0|  0|   8|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 221|         137|         149|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  38|          7|    1|          7|
    |p_08_rec_reg_164  |   9|          2|   31|         62|
    +------------------+----+-----------+-----+-----------+
    |Total             |  47|          9|   32|         69|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |I_V_read_reg_426                           |  22|   0|   22|          0|
    |Q_V_read_reg_432                           |  22|   0|   22|          0|
    |ap_CS_fsm                                  |   6|   0|    6|          0|
    |ap_reg_grp_cordiccart2pol_fu_176_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_firI1_fu_190_ap_start           |   1|   0|    1|          0|
    |ap_reg_grp_firI2_fu_212_ap_start           |   1|   0|    1|          0|
    |ap_reg_grp_firQ1_fu_234_ap_start           |   1|   0|    1|          0|
    |ap_reg_grp_firQ2_fu_256_ap_start           |   1|   0|    1|          0|
    |i_reg_421                                  |  31|   0|   31|          0|
    |p_08_rec_reg_164                           |  31|   0|   31|          0|
    |x_V_reg_438                                |  22|   0|   22|          0|
    |y_V_reg_443                                |  22|   0|   22|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 161|   0|  161|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | phasedetector | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | phasedetector | return value |
|ap_start             |  in |    1| ap_ctrl_hs | phasedetector | return value |
|ap_done              | out |    1| ap_ctrl_hs | phasedetector | return value |
|ap_idle              | out |    1| ap_ctrl_hs | phasedetector | return value |
|ap_ready             | out |    1| ap_ctrl_hs | phasedetector | return value |
|I_V_req_din          | out |    1|   ap_bus   |      I_V      |    pointer   |
|I_V_req_full_n       |  in |    1|   ap_bus   |      I_V      |    pointer   |
|I_V_req_write        | out |    1|   ap_bus   |      I_V      |    pointer   |
|I_V_rsp_empty_n      |  in |    1|   ap_bus   |      I_V      |    pointer   |
|I_V_rsp_read         | out |    1|   ap_bus   |      I_V      |    pointer   |
|I_V_address          | out |   32|   ap_bus   |      I_V      |    pointer   |
|I_V_datain           |  in |   22|   ap_bus   |      I_V      |    pointer   |
|I_V_dataout          | out |   22|   ap_bus   |      I_V      |    pointer   |
|I_V_size             | out |   32|   ap_bus   |      I_V      |    pointer   |
|Q_V_req_din          | out |    1|   ap_bus   |      Q_V      |    pointer   |
|Q_V_req_full_n       |  in |    1|   ap_bus   |      Q_V      |    pointer   |
|Q_V_req_write        | out |    1|   ap_bus   |      Q_V      |    pointer   |
|Q_V_rsp_empty_n      |  in |    1|   ap_bus   |      Q_V      |    pointer   |
|Q_V_rsp_read         | out |    1|   ap_bus   |      Q_V      |    pointer   |
|Q_V_address          | out |   32|   ap_bus   |      Q_V      |    pointer   |
|Q_V_datain           |  in |   22|   ap_bus   |      Q_V      |    pointer   |
|Q_V_dataout          | out |   22|   ap_bus   |      Q_V      |    pointer   |
|Q_V_size             | out |   32|   ap_bus   |      Q_V      |    pointer   |
|R_V_req_din          | out |    1|   ap_bus   |      R_V      |    pointer   |
|R_V_req_full_n       |  in |    1|   ap_bus   |      R_V      |    pointer   |
|R_V_req_write        | out |    1|   ap_bus   |      R_V      |    pointer   |
|R_V_rsp_empty_n      |  in |    1|   ap_bus   |      R_V      |    pointer   |
|R_V_rsp_read         | out |    1|   ap_bus   |      R_V      |    pointer   |
|R_V_address          | out |   32|   ap_bus   |      R_V      |    pointer   |
|R_V_datain           |  in |   22|   ap_bus   |      R_V      |    pointer   |
|R_V_dataout          | out |   22|   ap_bus   |      R_V      |    pointer   |
|R_V_size             | out |   32|   ap_bus   |      R_V      |    pointer   |
|theta_V_req_din      | out |    1|   ap_bus   |    theta_V    |    pointer   |
|theta_V_req_full_n   |  in |    1|   ap_bus   |    theta_V    |    pointer   |
|theta_V_req_write    | out |    1|   ap_bus   |    theta_V    |    pointer   |
|theta_V_rsp_empty_n  |  in |    1|   ap_bus   |    theta_V    |    pointer   |
|theta_V_rsp_read     | out |    1|   ap_bus   |    theta_V    |    pointer   |
|theta_V_address      | out |   32|   ap_bus   |    theta_V    |    pointer   |
|theta_V_datain       |  in |   22|   ap_bus   |    theta_V    |    pointer   |
|theta_V_dataout      | out |   22|   ap_bus   |    theta_V    |    pointer   |
|theta_V_size         | out |   32|   ap_bus   |    theta_V    |    pointer   |
|length_r             |  in |   32|   ap_none  |    length_r   |    scalar    |
+---------------------+-----+-----+------------+---------------+--------------+

