
khkt25_first.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e84  08000240  08000240  00001240  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f8  0800a0e0  0800a0e0  0000b0e0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800a3d8  0800a3d8  0000b3d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  0800a3dc  0800a3dc  0000b3dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000960  20000000  0800a3e0  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000768  20000960  0800ad40  0000c960  2**5
                  ALLOC
  7 ._user_heap_stack 00001000  200010c8  0800ad40  0000d0c8  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  0000c960  2**0
                  CONTENTS, READONLY
  9 .debug_info   00017880  00000000  00000000  0000c996  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000032ba  00000000  00000000  00024216  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001518  00000000  00000000  000274d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00001036  00000000  00000000  000289e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00035084  00000000  00000000  00029a1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001a430  00000000  00000000  0005eaa2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0014e923  00000000  00000000  00078ed2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000086  00000000  00000000  001c77f5  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00005cc0  00000000  00000000  001c787c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000005c  00000000  00000000  001cd53c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000240 <__do_global_dtors_aux>:
 8000240:	b510      	push	{r4, lr}
 8000242:	4c05      	ldr	r4, [pc, #20]	@ (8000258 <__do_global_dtors_aux+0x18>)
 8000244:	7823      	ldrb	r3, [r4, #0]
 8000246:	b933      	cbnz	r3, 8000256 <__do_global_dtors_aux+0x16>
 8000248:	4b04      	ldr	r3, [pc, #16]	@ (800025c <__do_global_dtors_aux+0x1c>)
 800024a:	b113      	cbz	r3, 8000252 <__do_global_dtors_aux+0x12>
 800024c:	4804      	ldr	r0, [pc, #16]	@ (8000260 <__do_global_dtors_aux+0x20>)
 800024e:	f3af 8000 	nop.w
 8000252:	2301      	movs	r3, #1
 8000254:	7023      	strb	r3, [r4, #0]
 8000256:	bd10      	pop	{r4, pc}
 8000258:	20000960 	.word	0x20000960
 800025c:	00000000 	.word	0x00000000
 8000260:	0800a0ac 	.word	0x0800a0ac

08000264 <frame_dummy>:
 8000264:	b508      	push	{r3, lr}
 8000266:	4b03      	ldr	r3, [pc, #12]	@ (8000274 <frame_dummy+0x10>)
 8000268:	b11b      	cbz	r3, 8000272 <frame_dummy+0xe>
 800026a:	4903      	ldr	r1, [pc, #12]	@ (8000278 <frame_dummy+0x14>)
 800026c:	4803      	ldr	r0, [pc, #12]	@ (800027c <frame_dummy+0x18>)
 800026e:	f3af 8000 	nop.w
 8000272:	bd08      	pop	{r3, pc}
 8000274:	00000000 	.word	0x00000000
 8000278:	20000964 	.word	0x20000964
 800027c:	0800a0ac 	.word	0x0800a0ac

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_f2lz>:
 8000ba8:	ee07 0a90 	vmov	s15, r0
 8000bac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000bb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bb4:	d401      	bmi.n	8000bba <__aeabi_f2lz+0x12>
 8000bb6:	f000 b80b 	b.w	8000bd0 <__aeabi_f2ulz>
 8000bba:	eef1 7a67 	vneg.f32	s15, s15
 8000bbe:	b508      	push	{r3, lr}
 8000bc0:	ee17 0a90 	vmov	r0, s15
 8000bc4:	f000 f804 	bl	8000bd0 <__aeabi_f2ulz>
 8000bc8:	4240      	negs	r0, r0
 8000bca:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bce:	bd08      	pop	{r3, pc}

08000bd0 <__aeabi_f2ulz>:
 8000bd0:	b5d0      	push	{r4, r6, r7, lr}
 8000bd2:	f7ff fcb9 	bl	8000548 <__aeabi_f2d>
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8000c08 <__aeabi_f2ulz+0x38>)
 8000bda:	4606      	mov	r6, r0
 8000bdc:	460f      	mov	r7, r1
 8000bde:	f7ff fd0b 	bl	80005f8 <__aeabi_dmul>
 8000be2:	f000 f815 	bl	8000c10 <__aeabi_d2uiz>
 8000be6:	4604      	mov	r4, r0
 8000be8:	f7ff fc8c 	bl	8000504 <__aeabi_ui2d>
 8000bec:	2200      	movs	r2, #0
 8000bee:	4b07      	ldr	r3, [pc, #28]	@ (8000c0c <__aeabi_f2ulz+0x3c>)
 8000bf0:	f7ff fd02 	bl	80005f8 <__aeabi_dmul>
 8000bf4:	4602      	mov	r2, r0
 8000bf6:	460b      	mov	r3, r1
 8000bf8:	4630      	mov	r0, r6
 8000bfa:	4639      	mov	r1, r7
 8000bfc:	f7ff fb44 	bl	8000288 <__aeabi_dsub>
 8000c00:	f000 f806 	bl	8000c10 <__aeabi_d2uiz>
 8000c04:	4621      	mov	r1, r4
 8000c06:	bdd0      	pop	{r4, r6, r7, pc}
 8000c08:	3df00000 	.word	0x3df00000
 8000c0c:	41f00000 	.word	0x41f00000

08000c10 <__aeabi_d2uiz>:
 8000c10:	004a      	lsls	r2, r1, #1
 8000c12:	d211      	bcs.n	8000c38 <__aeabi_d2uiz+0x28>
 8000c14:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c18:	d211      	bcs.n	8000c3e <__aeabi_d2uiz+0x2e>
 8000c1a:	d50d      	bpl.n	8000c38 <__aeabi_d2uiz+0x28>
 8000c1c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c24:	d40e      	bmi.n	8000c44 <__aeabi_d2uiz+0x34>
 8000c26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c32:	fa23 f002 	lsr.w	r0, r3, r2
 8000c36:	4770      	bx	lr
 8000c38:	f04f 0000 	mov.w	r0, #0
 8000c3c:	4770      	bx	lr
 8000c3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c42:	d102      	bne.n	8000c4a <__aeabi_d2uiz+0x3a>
 8000c44:	f04f 30ff 	mov.w	r0, #4294967295
 8000c48:	4770      	bx	lr
 8000c4a:	f04f 0000 	mov.w	r0, #0
 8000c4e:	4770      	bx	lr

08000c50 <notify>:
static void MX_I2C1_Init(void);
static void MX_ICACHE_Init(void);
static void MX_TIM1_Init(void);
static void MX_TIM16_Init(void);
/* USER CODE BEGIN PFP */
void notify(DetectorStatus state) {
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	4603      	mov	r3, r0
 8000c58:	71fb      	strb	r3, [r7, #7]
	if (state == DETECTOR_ANOMALY) {
 8000c5a:	79fb      	ldrb	r3, [r7, #7]
 8000c5c:	2b02      	cmp	r3, #2
 8000c5e:	d125      	bne.n	8000cac <notify+0x5c>
	  HAL_TIM_PWM_Start(&htim1, BUZZER_CHANNEL);
 8000c60:	2104      	movs	r1, #4
 8000c62:	4826      	ldr	r0, [pc, #152]	@ (8000cfc <notify+0xac>)
 8000c64:	f004 fae8 	bl	8005238 <HAL_TIM_PWM_Start>
	  __HAL_TIM_SET_AUTORELOAD(&htim1, 500);	// frequency - pitch
 8000c68:	4b24      	ldr	r3, [pc, #144]	@ (8000cfc <notify+0xac>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000c70:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000c72:	4b22      	ldr	r3, [pc, #136]	@ (8000cfc <notify+0xac>)
 8000c74:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000c78:	60da      	str	r2, [r3, #12]
	  __HAL_TIM_SET_COMPARE(&htim1,BUZZER_CHANNEL, 100); // duty cycle - volume // 0~999 → 20%
 8000c7a:	4b20      	ldr	r3, [pc, #128]	@ (8000cfc <notify+0xac>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	2264      	movs	r2, #100	@ 0x64
 8000c80:	639a      	str	r2, [r3, #56]	@ 0x38

      __HAL_TIM_MOE_ENABLE(&htim1);   // <<< THIẾU DÒNG NÀY
 8000c82:	4b1e      	ldr	r3, [pc, #120]	@ (8000cfc <notify+0xac>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000c88:	4b1c      	ldr	r3, [pc, #112]	@ (8000cfc <notify+0xac>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000c90:	645a      	str	r2, [r3, #68]	@ 0x44

	  HAL_GPIO_WritePin(GPIOB, G_Pin | B_Pin, GPIO_PIN_RESET);
 8000c92:	2200      	movs	r2, #0
 8000c94:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8000c98:	4819      	ldr	r0, [pc, #100]	@ (8000d00 <notify+0xb0>)
 8000c9a:	f001 f94f 	bl	8001f3c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, R_Pin, GPIO_PIN_SET);
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ca4:	4816      	ldr	r0, [pc, #88]	@ (8000d00 <notify+0xb0>)
 8000ca6:	f001 f949 	bl	8001f3c <HAL_GPIO_WritePin>
	else {
	  __HAL_TIM_SET_COMPARE(&htim1,BUZZER_CHANNEL, 0);
	  HAL_GPIO_WritePin(GPIOB, G_Pin, GPIO_PIN_SET);
	  HAL_GPIO_WritePin(GPIOB, R_Pin| B_Pin, GPIO_PIN_RESET);
	}
}
 8000caa:	e023      	b.n	8000cf4 <notify+0xa4>
	else if (state == DETECTOR_TRAINING) {
 8000cac:	79fb      	ldrb	r3, [r7, #7]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d110      	bne.n	8000cd4 <notify+0x84>
	  __HAL_TIM_SET_COMPARE(&htim1,BUZZER_CHANNEL, 0);
 8000cb2:	4b12      	ldr	r3, [pc, #72]	@ (8000cfc <notify+0xac>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	639a      	str	r2, [r3, #56]	@ 0x38
	  HAL_GPIO_WritePin(GPIOB, R_Pin|G_Pin, GPIO_PIN_RESET);
 8000cba:	2200      	movs	r2, #0
 8000cbc:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8000cc0:	480f      	ldr	r0, [pc, #60]	@ (8000d00 <notify+0xb0>)
 8000cc2:	f001 f93b 	bl	8001f3c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, B_Pin, GPIO_PIN_SET);
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ccc:	480c      	ldr	r0, [pc, #48]	@ (8000d00 <notify+0xb0>)
 8000cce:	f001 f935 	bl	8001f3c <HAL_GPIO_WritePin>
}
 8000cd2:	e00f      	b.n	8000cf4 <notify+0xa4>
	  __HAL_TIM_SET_COMPARE(&htim1,BUZZER_CHANNEL, 0);
 8000cd4:	4b09      	ldr	r3, [pc, #36]	@ (8000cfc <notify+0xac>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	2200      	movs	r2, #0
 8000cda:	639a      	str	r2, [r3, #56]	@ 0x38
	  HAL_GPIO_WritePin(GPIOB, G_Pin, GPIO_PIN_SET);
 8000cdc:	2201      	movs	r2, #1
 8000cde:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ce2:	4807      	ldr	r0, [pc, #28]	@ (8000d00 <notify+0xb0>)
 8000ce4:	f001 f92a 	bl	8001f3c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, R_Pin| B_Pin, GPIO_PIN_RESET);
 8000ce8:	2200      	movs	r2, #0
 8000cea:	f44f 41a0 	mov.w	r1, #20480	@ 0x5000
 8000cee:	4804      	ldr	r0, [pc, #16]	@ (8000d00 <notify+0xb0>)
 8000cf0:	f001 f924 	bl	8001f3c <HAL_GPIO_WritePin>
}
 8000cf4:	bf00      	nop
 8000cf6:	3708      	adds	r7, #8
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	200009d0 	.word	0x200009d0
 8000d00:	42020400 	.word	0x42020400

08000d04 <HAL_GPIO_EXTI_Falling_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {	// Shut down EXTI
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b084      	sub	sp, #16
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == POWER_Pin) {
 8000d0e:	88fb      	ldrh	r3, [r7, #6]
 8000d10:	2b01      	cmp	r3, #1
 8000d12:	d128      	bne.n	8000d66 <HAL_GPIO_EXTI_Falling_Callback+0x62>
	  if (HAL_GetTick() - timerr1 > 100) {
 8000d14:	f000 fd7a 	bl	800180c <HAL_GetTick>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	4b1d      	ldr	r3, [pc, #116]	@ (8000d90 <HAL_GPIO_EXTI_Falling_Callback+0x8c>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	1ad3      	subs	r3, r2, r3
 8000d20:	2b64      	cmp	r3, #100	@ 0x64
 8000d22:	d920      	bls.n	8000d66 <HAL_GPIO_EXTI_Falling_Callback+0x62>
	  	  HAL_GPIO_WritePin(GPIOB, R_Pin | G_Pin | B_Pin, GPIO_PIN_RESET);
 8000d24:	2200      	movs	r2, #0
 8000d26:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 8000d2a:	481a      	ldr	r0, [pc, #104]	@ (8000d94 <HAL_GPIO_EXTI_Falling_Callback+0x90>)
 8000d2c:	f001 f906 	bl	8001f3c <HAL_GPIO_WritePin>
		  __HAL_RCC_PWR_CLK_ENABLE();
 8000d30:	4b19      	ldr	r3, [pc, #100]	@ (8000d98 <HAL_GPIO_EXTI_Falling_Callback+0x94>)
 8000d32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000d36:	4a18      	ldr	r2, [pc, #96]	@ (8000d98 <HAL_GPIO_EXTI_Falling_Callback+0x94>)
 8000d38:	f043 0304 	orr.w	r3, r3, #4
 8000d3c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8000d40:	4b15      	ldr	r3, [pc, #84]	@ (8000d98 <HAL_GPIO_EXTI_Falling_Callback+0x94>)
 8000d42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000d46:	f003 0304 	and.w	r3, r3, #4
 8000d4a:	60fb      	str	r3, [r7, #12]
 8000d4c:	68fb      	ldr	r3, [r7, #12]
		  __HAL_PWR_CLEAR_FLAG(PWR_WAKEUP_ALL_FLAG);
 8000d4e:	4b13      	ldr	r3, [pc, #76]	@ (8000d9c <HAL_GPIO_EXTI_Falling_Callback+0x98>)
 8000d50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d52:	4a12      	ldr	r2, [pc, #72]	@ (8000d9c <HAL_GPIO_EXTI_Falling_Callback+0x98>)
 8000d54:	f043 03ff 	orr.w	r3, r3, #255	@ 0xff
 8000d58:	6493      	str	r3, [r2, #72]	@ 0x48
		  HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1_LOW_0);
 8000d5a:	f240 1001 	movw	r0, #257	@ 0x101
 8000d5e:	f001 ff5f 	bl	8002c20 <HAL_PWR_EnableWakeUpPin>
		  HAL_PWREx_EnterSHUTDOWNMode();
 8000d62:	f002 f853 	bl	8002e0c <HAL_PWREx_EnterSHUTDOWNMode>
	  }
  }
  if (GPIO_Pin == RUN_Pin) {							// RUN -> GREEN
 8000d66:	88fb      	ldrh	r3, [r7, #6]
 8000d68:	2b02      	cmp	r3, #2
 8000d6a:	d10d      	bne.n	8000d88 <HAL_GPIO_EXTI_Falling_Callback+0x84>
      	  HAL_ResumeTick();
 8000d6c:	f000 fd6a 	bl	8001844 <HAL_ResumeTick>
	  	  HAL_GPIO_WritePin(GPIOB, R_Pin | G_Pin, GPIO_PIN_RESET);
 8000d70:	2200      	movs	r2, #0
 8000d72:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8000d76:	4807      	ldr	r0, [pc, #28]	@ (8000d94 <HAL_GPIO_EXTI_Falling_Callback+0x90>)
 8000d78:	f001 f8e0 	bl	8001f3c <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(GPIOB, B_Pin, GPIO_PIN_SET);
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d82:	4804      	ldr	r0, [pc, #16]	@ (8000d94 <HAL_GPIO_EXTI_Falling_Callback+0x90>)
 8000d84:	f001 f8da 	bl	8001f3c <HAL_GPIO_WritePin>
  }
}
 8000d88:	bf00      	nop
 8000d8a:	3710      	adds	r7, #16
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	20000a74 	.word	0x20000a74
 8000d94:	42020400 	.word	0x42020400
 8000d98:	46020c00 	.word	0x46020c00
 8000d9c:	46020800 	.word	0x46020800

08000da0 <HAL_GPIO_EXTI_Rising_Callback>:

void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin) {// WAIT event
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	4603      	mov	r3, r0
 8000da8:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == RUN_Pin) {
 8000daa:	88fb      	ldrh	r3, [r7, #6]
 8000dac:	2b02      	cmp	r3, #2
 8000dae:	d10a      	bne.n	8000dc6 <HAL_GPIO_EXTI_Rising_Callback+0x26>
		if (HAL_GetTick() - timerr2 > 100) {
 8000db0:	f000 fd2c 	bl	800180c <HAL_GetTick>
 8000db4:	4602      	mov	r2, r0
 8000db6:	4b06      	ldr	r3, [pc, #24]	@ (8000dd0 <HAL_GPIO_EXTI_Rising_Callback+0x30>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	1ad3      	subs	r3, r2, r3
 8000dbc:	2b64      	cmp	r3, #100	@ 0x64
 8000dbe:	d902      	bls.n	8000dc6 <HAL_GPIO_EXTI_Rising_Callback+0x26>
			request_stop2 = 1;
 8000dc0:	4b04      	ldr	r3, [pc, #16]	@ (8000dd4 <HAL_GPIO_EXTI_Rising_Callback+0x34>)
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000dc6:	bf00      	nop
 8000dc8:	3708      	adds	r7, #8
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	20000a78 	.word	0x20000a78
 8000dd4:	20000000 	.word	0x20000000

08000dd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ddc:	f000 fc5c 	bl	8001698 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000de0:	f000 f8ba 	bl	8000f58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000de4:	f000 fa36 	bl	8001254 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000de8:	f000 f912 	bl	8001010 <MX_I2C1_Init>
  MX_ICACHE_Init();
 8000dec:	f000 f950 	bl	8001090 <MX_ICACHE_Init>
  MX_TIM1_Init();
 8000df0:	f000 f95a 	bl	80010a8 <MX_TIM1_Init>
  MX_TIM16_Init();
 8000df4:	f000 fa08 	bl	8001208 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
  AI_Init();
 8000df8:	f006 fe20 	bl	8007a3c <AI_Init>
  MLX_Init();
 8000dfc:	f006 ff80 	bl	8007d00 <MLX_Init>
  Detector_Init(&gDetector);
 8000e00:	4849      	ldr	r0, [pc, #292]	@ (8000f28 <main+0x150>)
 8000e02:	f005 fd19 	bl	8006838 <Detector_Init>

  timerr = HAL_GetTick();
 8000e06:	f000 fd01 	bl	800180c <HAL_GetTick>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	4a47      	ldr	r2, [pc, #284]	@ (8000f2c <main+0x154>)
 8000e0e:	6013      	str	r3, [r2, #0]
  timerr1 = HAL_GetTick();
 8000e10:	f000 fcfc 	bl	800180c <HAL_GetTick>
 8000e14:	4603      	mov	r3, r0
 8000e16:	4a46      	ldr	r2, [pc, #280]	@ (8000f30 <main+0x158>)
 8000e18:	6013      	str	r3, [r2, #0]
  timerr2 = HAL_GetTick();
 8000e1a:	f000 fcf7 	bl	800180c <HAL_GetTick>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	4a44      	ldr	r2, [pc, #272]	@ (8000f34 <main+0x15c>)
 8000e22:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	if (request_stop2) {								// WAIT -> YELLOW (~ R & G)
 8000e24:	4b44      	ldr	r3, [pc, #272]	@ (8000f38 <main+0x160>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d039      	beq.n	8000ea0 <main+0xc8>
		if (HAL_GetTick() - timerr2 > CYCLE) {
 8000e2c:	f000 fcee 	bl	800180c <HAL_GetTick>
 8000e30:	4602      	mov	r2, r0
 8000e32:	4b40      	ldr	r3, [pc, #256]	@ (8000f34 <main+0x15c>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	1ad3      	subs	r3, r2, r3
 8000e38:	2b64      	cmp	r3, #100	@ 0x64
 8000e3a:	d931      	bls.n	8000ea0 <main+0xc8>
			request_stop2 = 0;
 8000e3c:	4b3e      	ldr	r3, [pc, #248]	@ (8000f38 <main+0x160>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOB, B_Pin, GPIO_PIN_RESET);
 8000e42:	2200      	movs	r2, #0
 8000e44:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e48:	483c      	ldr	r0, [pc, #240]	@ (8000f3c <main+0x164>)
 8000e4a:	f001 f877 	bl	8001f3c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, R_Pin| G_Pin, GPIO_PIN_SET);
 8000e4e:	2201      	movs	r2, #1
 8000e50:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8000e54:	4839      	ldr	r0, [pc, #228]	@ (8000f3c <main+0x164>)
 8000e56:	f001 f871 	bl	8001f3c <HAL_GPIO_WritePin>
			Detector_Reset(&gDetector);
 8000e5a:	4833      	ldr	r0, [pc, #204]	@ (8000f28 <main+0x150>)
 8000e5c:	f005 fe8d 	bl	8006b7a <Detector_Reset>
			__HAL_PWR_CLEAR_FLAG(PWR_WAKEUP_ALL_FLAG);
 8000e60:	4b37      	ldr	r3, [pc, #220]	@ (8000f40 <main+0x168>)
 8000e62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e64:	4a36      	ldr	r2, [pc, #216]	@ (8000f40 <main+0x168>)
 8000e66:	f043 03ff 	orr.w	r3, r3, #255	@ 0xff
 8000e6a:	6493      	str	r3, [r2, #72]	@ 0x48
			HAL_SuspendTick();
 8000e6c:	f000 fcda 	bl	8001824 <HAL_SuspendTick>
			HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8000e70:	2001      	movs	r0, #1
 8000e72:	f001 ff9f 	bl	8002db4 <HAL_PWREx_EnterSTOP2Mode>

			/* WAKE UP */								// RUN -> GREEN
			SystemClock_Config();
 8000e76:	f000 f86f 	bl	8000f58 <SystemClock_Config>
			HAL_ResumeTick();
 8000e7a:	f000 fce3 	bl	8001844 <HAL_ResumeTick>
			HAL_GPIO_WritePin(GPIOB, R_Pin| B_Pin, GPIO_PIN_RESET);
 8000e7e:	2200      	movs	r2, #0
 8000e80:	f44f 41a0 	mov.w	r1, #20480	@ 0x5000
 8000e84:	482d      	ldr	r0, [pc, #180]	@ (8000f3c <main+0x164>)
 8000e86:	f001 f859 	bl	8001f3c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, B_Pin, GPIO_PIN_SET);
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e90:	482a      	ldr	r0, [pc, #168]	@ (8000f3c <main+0x164>)
 8000e92:	f001 f853 	bl	8001f3c <HAL_GPIO_WritePin>
			timerr2 = HAL_GetTick();
 8000e96:	f000 fcb9 	bl	800180c <HAL_GetTick>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	4a25      	ldr	r2, [pc, #148]	@ (8000f34 <main+0x15c>)
 8000e9e:	6013      	str	r3, [r2, #0]
		}
	  }

	if (HAL_GetTick() - timerr > 500) {
 8000ea0:	f000 fcb4 	bl	800180c <HAL_GetTick>
 8000ea4:	4602      	mov	r2, r0
 8000ea6:	4b21      	ldr	r3, [pc, #132]	@ (8000f2c <main+0x154>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	1ad3      	subs	r3, r2, r3
 8000eac:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000eb0:	d9b8      	bls.n	8000e24 <main+0x4c>
		temp = MLX_Run();								// Get data from MLX90632
 8000eb2:	f006 ff79 	bl	8007da8 <MLX_Run>
 8000eb6:	eeb0 7a40 	vmov.f32	s14, s0
 8000eba:	eef0 7a60 	vmov.f32	s15, s1
 8000ebe:	4b21      	ldr	r3, [pc, #132]	@ (8000f44 <main+0x16c>)
 8000ec0:	ed83 7b00 	vstr	d7, [r3]
		if (temp > 20 && temp < 40) {
 8000ec4:	4b1f      	ldr	r3, [pc, #124]	@ (8000f44 <main+0x16c>)
 8000ec6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000eca:	f04f 0200 	mov.w	r2, #0
 8000ece:	4b1e      	ldr	r3, [pc, #120]	@ (8000f48 <main+0x170>)
 8000ed0:	f7ff fe22 	bl	8000b18 <__aeabi_dcmpgt>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d01f      	beq.n	8000f1a <main+0x142>
 8000eda:	4b1a      	ldr	r3, [pc, #104]	@ (8000f44 <main+0x16c>)
 8000edc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000ee0:	f04f 0200 	mov.w	r2, #0
 8000ee4:	4b19      	ldr	r3, [pc, #100]	@ (8000f4c <main+0x174>)
 8000ee6:	f7ff fdf9 	bl	8000adc <__aeabi_dcmplt>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d014      	beq.n	8000f1a <main+0x142>
			Detector_AddValue(&gDetector, temp, &gLastResult);	// Notify
 8000ef0:	4b14      	ldr	r3, [pc, #80]	@ (8000f44 <main+0x16c>)
 8000ef2:	ed93 7b00 	vldr	d7, [r3]
 8000ef6:	4916      	ldr	r1, [pc, #88]	@ (8000f50 <main+0x178>)
 8000ef8:	eeb0 0a47 	vmov.f32	s0, s14
 8000efc:	eef0 0a67 	vmov.f32	s1, s15
 8000f00:	4809      	ldr	r0, [pc, #36]	@ (8000f28 <main+0x150>)
 8000f02:	f005 fcb5 	bl	8006870 <Detector_AddValue>
			Detector_GetStatistics(&gDetector, &gStats);
 8000f06:	4913      	ldr	r1, [pc, #76]	@ (8000f54 <main+0x17c>)
 8000f08:	4807      	ldr	r0, [pc, #28]	@ (8000f28 <main+0x150>)
 8000f0a:	f005 fda3 	bl	8006a54 <Detector_GetStatistics>
			notify(gLastResult.status);
 8000f0e:	4b10      	ldr	r3, [pc, #64]	@ (8000f50 <main+0x178>)
 8000f10:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8000f14:	4618      	mov	r0, r3
 8000f16:	f7ff fe9b 	bl	8000c50 <notify>
		}
		timerr = HAL_GetTick();
 8000f1a:	f000 fc77 	bl	800180c <HAL_GetTick>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	4a02      	ldr	r2, [pc, #8]	@ (8000f2c <main+0x154>)
 8000f22:	6013      	str	r3, [r2, #0]
	if (request_stop2) {								// WAIT -> YELLOW (~ R & G)
 8000f24:	e77e      	b.n	8000e24 <main+0x4c>
 8000f26:	bf00      	nop
 8000f28:	20000a80 	.word	0x20000a80
 8000f2c:	20000a70 	.word	0x20000a70
 8000f30:	20000a74 	.word	0x20000a74
 8000f34:	20000a78 	.word	0x20000a78
 8000f38:	20000000 	.word	0x20000000
 8000f3c:	42020400 	.word	0x42020400
 8000f40:	46020800 	.word	0x46020800
 8000f44:	20000a68 	.word	0x20000a68
 8000f48:	40340000 	.word	0x40340000
 8000f4c:	40440000 	.word	0x40440000
 8000f50:	20000dc8 	.word	0x20000dc8
 8000f54:	20000df0 	.word	0x20000df0

08000f58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b09e      	sub	sp, #120	@ 0x78
 8000f5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f5e:	f107 0318 	add.w	r3, r7, #24
 8000f62:	2260      	movs	r2, #96	@ 0x60
 8000f64:	2100      	movs	r1, #0
 8000f66:	4618      	mov	r0, r3
 8000f68:	f008 ff5a 	bl	8009e20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f6c:	463b      	mov	r3, r7
 8000f6e:	2200      	movs	r2, #0
 8000f70:	601a      	str	r2, [r3, #0]
 8000f72:	605a      	str	r2, [r3, #4]
 8000f74:	609a      	str	r2, [r3, #8]
 8000f76:	60da      	str	r2, [r3, #12]
 8000f78:	611a      	str	r2, [r3, #16]
 8000f7a:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000f7c:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8000f80:	f001 fe8c 	bl	8002c9c <HAL_PWREx_ControlVoltageScaling>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <SystemClock_Config+0x36>
  {
    Error_Handler();
 8000f8a:	f000 f9e7 	bl	800135c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000f8e:	2310      	movs	r3, #16
 8000f90:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000f92:	2301      	movs	r3, #1
 8000f94:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000f96:	2310      	movs	r3, #16
 8000f98:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f9e:	2302      	movs	r3, #2
 8000fa0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 8000fa6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000faa:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8000fac:	2303      	movs	r3, #3
 8000fae:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000fb0:	230a      	movs	r3, #10
 8000fb2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000fb8:	2302      	movs	r3, #2
 8000fba:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 1;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 8000fc0:	230c      	movs	r3, #12
 8000fc2:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fc8:	f107 0318 	add.w	r3, r7, #24
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f001 ff37 	bl	8002e40 <HAL_RCC_OscConfig>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000fd8:	f000 f9c0 	bl	800135c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fdc:	231f      	movs	r3, #31
 8000fde:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fe0:	2303      	movs	r3, #3
 8000fe2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fec:	2300      	movs	r3, #0
 8000fee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000ff4:	463b      	mov	r3, r7
 8000ff6:	2104      	movs	r1, #4
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f002 fdfd 	bl	8003bf8 <HAL_RCC_ClockConfig>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001004:	f000 f9aa 	bl	800135c <Error_Handler>
  }
}
 8001008:	bf00      	nop
 800100a:	3778      	adds	r7, #120	@ 0x78
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001014:	4b1b      	ldr	r3, [pc, #108]	@ (8001084 <MX_I2C1_Init+0x74>)
 8001016:	4a1c      	ldr	r2, [pc, #112]	@ (8001088 <MX_I2C1_Init+0x78>)
 8001018:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30909DEC;
 800101a:	4b1a      	ldr	r3, [pc, #104]	@ (8001084 <MX_I2C1_Init+0x74>)
 800101c:	4a1b      	ldr	r2, [pc, #108]	@ (800108c <MX_I2C1_Init+0x7c>)
 800101e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001020:	4b18      	ldr	r3, [pc, #96]	@ (8001084 <MX_I2C1_Init+0x74>)
 8001022:	2200      	movs	r2, #0
 8001024:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001026:	4b17      	ldr	r3, [pc, #92]	@ (8001084 <MX_I2C1_Init+0x74>)
 8001028:	2201      	movs	r2, #1
 800102a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800102c:	4b15      	ldr	r3, [pc, #84]	@ (8001084 <MX_I2C1_Init+0x74>)
 800102e:	2200      	movs	r2, #0
 8001030:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001032:	4b14      	ldr	r3, [pc, #80]	@ (8001084 <MX_I2C1_Init+0x74>)
 8001034:	2200      	movs	r2, #0
 8001036:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001038:	4b12      	ldr	r3, [pc, #72]	@ (8001084 <MX_I2C1_Init+0x74>)
 800103a:	2200      	movs	r2, #0
 800103c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800103e:	4b11      	ldr	r3, [pc, #68]	@ (8001084 <MX_I2C1_Init+0x74>)
 8001040:	2200      	movs	r2, #0
 8001042:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001044:	4b0f      	ldr	r3, [pc, #60]	@ (8001084 <MX_I2C1_Init+0x74>)
 8001046:	2200      	movs	r2, #0
 8001048:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800104a:	480e      	ldr	r0, [pc, #56]	@ (8001084 <MX_I2C1_Init+0x74>)
 800104c:	f000 ffb4 	bl	8001fb8 <HAL_I2C_Init>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001056:	f000 f981 	bl	800135c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800105a:	2100      	movs	r1, #0
 800105c:	4809      	ldr	r0, [pc, #36]	@ (8001084 <MX_I2C1_Init+0x74>)
 800105e:	f001 fd37 	bl	8002ad0 <HAL_I2CEx_ConfigAnalogFilter>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001068:	f000 f978 	bl	800135c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800106c:	2100      	movs	r1, #0
 800106e:	4805      	ldr	r0, [pc, #20]	@ (8001084 <MX_I2C1_Init+0x74>)
 8001070:	f001 fd79 	bl	8002b66 <HAL_I2CEx_ConfigDigitalFilter>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800107a:	f000 f96f 	bl	800135c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	2000097c 	.word	0x2000097c
 8001088:	40005400 	.word	0x40005400
 800108c:	30909dec 	.word	0x30909dec

08001090 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 8001094:	f001 fdb4 	bl	8002c00 <HAL_ICACHE_Enable>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 800109e:	f000 f95d 	bl	800135c <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80010a2:	bf00      	nop
 80010a4:	bd80      	pop	{r7, pc}
	...

080010a8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b09c      	sub	sp, #112	@ 0x70
 80010ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010ae:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80010b2:	2200      	movs	r2, #0
 80010b4:	601a      	str	r2, [r3, #0]
 80010b6:	605a      	str	r2, [r3, #4]
 80010b8:	609a      	str	r2, [r3, #8]
 80010ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010bc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80010c0:	2200      	movs	r2, #0
 80010c2:	601a      	str	r2, [r3, #0]
 80010c4:	605a      	str	r2, [r3, #4]
 80010c6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010c8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]
 80010d0:	605a      	str	r2, [r3, #4]
 80010d2:	609a      	str	r2, [r3, #8]
 80010d4:	60da      	str	r2, [r3, #12]
 80010d6:	611a      	str	r2, [r3, #16]
 80010d8:	615a      	str	r2, [r3, #20]
 80010da:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80010dc:	1d3b      	adds	r3, r7, #4
 80010de:	2234      	movs	r2, #52	@ 0x34
 80010e0:	2100      	movs	r1, #0
 80010e2:	4618      	mov	r0, r3
 80010e4:	f008 fe9c 	bl	8009e20 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80010e8:	4b45      	ldr	r3, [pc, #276]	@ (8001200 <MX_TIM1_Init+0x158>)
 80010ea:	4a46      	ldr	r2, [pc, #280]	@ (8001204 <MX_TIM1_Init+0x15c>)
 80010ec:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 127;
 80010ee:	4b44      	ldr	r3, [pc, #272]	@ (8001200 <MX_TIM1_Init+0x158>)
 80010f0:	227f      	movs	r2, #127	@ 0x7f
 80010f2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010f4:	4b42      	ldr	r3, [pc, #264]	@ (8001200 <MX_TIM1_Init+0x158>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20;
 80010fa:	4b41      	ldr	r3, [pc, #260]	@ (8001200 <MX_TIM1_Init+0x158>)
 80010fc:	2214      	movs	r2, #20
 80010fe:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001100:	4b3f      	ldr	r3, [pc, #252]	@ (8001200 <MX_TIM1_Init+0x158>)
 8001102:	2200      	movs	r2, #0
 8001104:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001106:	4b3e      	ldr	r3, [pc, #248]	@ (8001200 <MX_TIM1_Init+0x158>)
 8001108:	2200      	movs	r2, #0
 800110a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800110c:	4b3c      	ldr	r3, [pc, #240]	@ (8001200 <MX_TIM1_Init+0x158>)
 800110e:	2200      	movs	r2, #0
 8001110:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001112:	483b      	ldr	r0, [pc, #236]	@ (8001200 <MX_TIM1_Init+0x158>)
 8001114:	f003 ffd8 	bl	80050c8 <HAL_TIM_Base_Init>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800111e:	f000 f91d 	bl	800135c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001122:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001126:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001128:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800112c:	4619      	mov	r1, r3
 800112e:	4834      	ldr	r0, [pc, #208]	@ (8001200 <MX_TIM1_Init+0x158>)
 8001130:	f004 fae8 	bl	8005704 <HAL_TIM_ConfigClockSource>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800113a:	f000 f90f 	bl	800135c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800113e:	4830      	ldr	r0, [pc, #192]	@ (8001200 <MX_TIM1_Init+0x158>)
 8001140:	f004 f819 	bl	8005176 <HAL_TIM_PWM_Init>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800114a:	f000 f907 	bl	800135c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800114e:	2300      	movs	r3, #0
 8001150:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001152:	2300      	movs	r3, #0
 8001154:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001156:	2300      	movs	r3, #0
 8001158:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800115a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800115e:	4619      	mov	r1, r3
 8001160:	4827      	ldr	r0, [pc, #156]	@ (8001200 <MX_TIM1_Init+0x158>)
 8001162:	f005 f969 	bl	8006438 <HAL_TIMEx_MasterConfigSynchronization>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 800116c:	f000 f8f6 	bl	800135c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001170:	2360      	movs	r3, #96	@ 0x60
 8001172:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001174:	2300      	movs	r3, #0
 8001176:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001178:	2300      	movs	r3, #0
 800117a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800117c:	2300      	movs	r3, #0
 800117e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001180:	2300      	movs	r3, #0
 8001182:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001184:	2300      	movs	r3, #0
 8001186:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001188:	2300      	movs	r3, #0
 800118a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800118c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001190:	2204      	movs	r2, #4
 8001192:	4619      	mov	r1, r3
 8001194:	481a      	ldr	r0, [pc, #104]	@ (8001200 <MX_TIM1_Init+0x158>)
 8001196:	f004 f9a1 	bl	80054dc <HAL_TIM_PWM_ConfigChannel>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d001      	beq.n	80011a4 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 80011a0:	f000 f8dc 	bl	800135c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80011a4:	2300      	movs	r3, #0
 80011a6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80011a8:	2300      	movs	r3, #0
 80011aa:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80011ac:	2300      	movs	r3, #0
 80011ae:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80011b0:	2300      	movs	r3, #0
 80011b2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80011b4:	2300      	movs	r3, #0
 80011b6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80011b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011bc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80011be:	2300      	movs	r3, #0
 80011c0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80011c2:	2300      	movs	r3, #0
 80011c4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80011c6:	2300      	movs	r3, #0
 80011c8:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80011ca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80011ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80011d4:	2300      	movs	r3, #0
 80011d6:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80011d8:	2300      	movs	r3, #0
 80011da:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80011dc:	1d3b      	adds	r3, r7, #4
 80011de:	4619      	mov	r1, r3
 80011e0:	4807      	ldr	r0, [pc, #28]	@ (8001200 <MX_TIM1_Init+0x158>)
 80011e2:	f005 f9eb 	bl	80065bc <HAL_TIMEx_ConfigBreakDeadTime>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <MX_TIM1_Init+0x148>
  {
    Error_Handler();
 80011ec:	f000 f8b6 	bl	800135c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80011f0:	4803      	ldr	r0, [pc, #12]	@ (8001200 <MX_TIM1_Init+0x158>)
 80011f2:	f000 f975 	bl	80014e0 <HAL_TIM_MspPostInit>

}
 80011f6:	bf00      	nop
 80011f8:	3770      	adds	r7, #112	@ 0x70
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	200009d0 	.word	0x200009d0
 8001204:	40012c00 	.word	0x40012c00

08001208 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800120c:	4b0f      	ldr	r3, [pc, #60]	@ (800124c <MX_TIM16_Init+0x44>)
 800120e:	4a10      	ldr	r2, [pc, #64]	@ (8001250 <MX_TIM16_Init+0x48>)
 8001210:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 80 - 1;
 8001212:	4b0e      	ldr	r3, [pc, #56]	@ (800124c <MX_TIM16_Init+0x44>)
 8001214:	224f      	movs	r2, #79	@ 0x4f
 8001216:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001218:	4b0c      	ldr	r3, [pc, #48]	@ (800124c <MX_TIM16_Init+0x44>)
 800121a:	2200      	movs	r2, #0
 800121c:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 800121e:	4b0b      	ldr	r3, [pc, #44]	@ (800124c <MX_TIM16_Init+0x44>)
 8001220:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001224:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001226:	4b09      	ldr	r3, [pc, #36]	@ (800124c <MX_TIM16_Init+0x44>)
 8001228:	2200      	movs	r2, #0
 800122a:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800122c:	4b07      	ldr	r3, [pc, #28]	@ (800124c <MX_TIM16_Init+0x44>)
 800122e:	2200      	movs	r2, #0
 8001230:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001232:	4b06      	ldr	r3, [pc, #24]	@ (800124c <MX_TIM16_Init+0x44>)
 8001234:	2200      	movs	r2, #0
 8001236:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001238:	4804      	ldr	r0, [pc, #16]	@ (800124c <MX_TIM16_Init+0x44>)
 800123a:	f003 ff45 	bl	80050c8 <HAL_TIM_Base_Init>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d001      	beq.n	8001248 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8001244:	f000 f88a 	bl	800135c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8001248:	bf00      	nop
 800124a:	bd80      	pop	{r7, pc}
 800124c:	20000a1c 	.word	0x20000a1c
 8001250:	40014400 	.word	0x40014400

08001254 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b088      	sub	sp, #32
 8001258:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800125a:	f107 030c 	add.w	r3, r7, #12
 800125e:	2200      	movs	r2, #0
 8001260:	601a      	str	r2, [r3, #0]
 8001262:	605a      	str	r2, [r3, #4]
 8001264:	609a      	str	r2, [r3, #8]
 8001266:	60da      	str	r2, [r3, #12]
 8001268:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800126a:	4b37      	ldr	r3, [pc, #220]	@ (8001348 <MX_GPIO_Init+0xf4>)
 800126c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001270:	4a35      	ldr	r2, [pc, #212]	@ (8001348 <MX_GPIO_Init+0xf4>)
 8001272:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001276:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800127a:	4b33      	ldr	r3, [pc, #204]	@ (8001348 <MX_GPIO_Init+0xf4>)
 800127c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001280:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001284:	60bb      	str	r3, [r7, #8]
 8001286:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001288:	4b2f      	ldr	r3, [pc, #188]	@ (8001348 <MX_GPIO_Init+0xf4>)
 800128a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800128e:	4a2e      	ldr	r2, [pc, #184]	@ (8001348 <MX_GPIO_Init+0xf4>)
 8001290:	f043 0301 	orr.w	r3, r3, #1
 8001294:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001298:	4b2b      	ldr	r3, [pc, #172]	@ (8001348 <MX_GPIO_Init+0xf4>)
 800129a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800129e:	f003 0301 	and.w	r3, r3, #1
 80012a2:	607b      	str	r3, [r7, #4]
 80012a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012a6:	4b28      	ldr	r3, [pc, #160]	@ (8001348 <MX_GPIO_Init+0xf4>)
 80012a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012ac:	4a26      	ldr	r2, [pc, #152]	@ (8001348 <MX_GPIO_Init+0xf4>)
 80012ae:	f043 0302 	orr.w	r3, r3, #2
 80012b2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80012b6:	4b24      	ldr	r3, [pc, #144]	@ (8001348 <MX_GPIO_Init+0xf4>)
 80012b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012bc:	f003 0302 	and.w	r3, r3, #2
 80012c0:	603b      	str	r3, [r7, #0]
 80012c2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, B_Pin|G_Pin|R_Pin, GPIO_PIN_RESET);
 80012c4:	2200      	movs	r2, #0
 80012c6:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 80012ca:	4820      	ldr	r0, [pc, #128]	@ (800134c <MX_GPIO_Init+0xf8>)
 80012cc:	f000 fe36 	bl	8001f3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : POWER_Pin */
  GPIO_InitStruct.Pin = POWER_Pin;
 80012d0:	2301      	movs	r3, #1
 80012d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80012d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001350 <MX_GPIO_Init+0xfc>)
 80012d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80012d8:	2302      	movs	r3, #2
 80012da:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(POWER_GPIO_Port, &GPIO_InitStruct);
 80012dc:	f107 030c 	add.w	r3, r7, #12
 80012e0:	4619      	mov	r1, r3
 80012e2:	481c      	ldr	r0, [pc, #112]	@ (8001354 <MX_GPIO_Init+0x100>)
 80012e4:	f000 fc52 	bl	8001b8c <HAL_GPIO_Init>

  /*Configure GPIO pin : RUN_Pin */
  GPIO_InitStruct.Pin = RUN_Pin;
 80012e8:	2302      	movs	r3, #2
 80012ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80012ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001358 <MX_GPIO_Init+0x104>)
 80012ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80012f0:	2302      	movs	r3, #2
 80012f2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(RUN_GPIO_Port, &GPIO_InitStruct);
 80012f4:	f107 030c 	add.w	r3, r7, #12
 80012f8:	4619      	mov	r1, r3
 80012fa:	4816      	ldr	r0, [pc, #88]	@ (8001354 <MX_GPIO_Init+0x100>)
 80012fc:	f000 fc46 	bl	8001b8c <HAL_GPIO_Init>

  /*Configure GPIO pins : B_Pin G_Pin R_Pin */
  GPIO_InitStruct.Pin = B_Pin|G_Pin|R_Pin;
 8001300:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8001304:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001306:	2301      	movs	r3, #1
 8001308:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130a:	2300      	movs	r3, #0
 800130c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800130e:	2300      	movs	r3, #0
 8001310:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001312:	f107 030c 	add.w	r3, r7, #12
 8001316:	4619      	mov	r1, r3
 8001318:	480c      	ldr	r0, [pc, #48]	@ (800134c <MX_GPIO_Init+0xf8>)
 800131a:	f000 fc37 	bl	8001b8c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800131e:	2200      	movs	r2, #0
 8001320:	2100      	movs	r1, #0
 8001322:	200b      	movs	r0, #11
 8001324:	f000 fb56 	bl	80019d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001328:	200b      	movs	r0, #11
 800132a:	f000 fb6d 	bl	8001a08 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800132e:	2200      	movs	r2, #0
 8001330:	2100      	movs	r1, #0
 8001332:	200c      	movs	r0, #12
 8001334:	f000 fb4e 	bl	80019d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001338:	200c      	movs	r0, #12
 800133a:	f000 fb65 	bl	8001a08 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800133e:	bf00      	nop
 8001340:	3720      	adds	r7, #32
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	46020c00 	.word	0x46020c00
 800134c:	42020400 	.word	0x42020400
 8001350:	10210000 	.word	0x10210000
 8001354:	42020000 	.word	0x42020000
 8001358:	10310000 	.word	0x10310000

0800135c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001360:	b672      	cpsid	i
}
 8001362:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001364:	bf00      	nop
 8001366:	e7fd      	b.n	8001364 <Error_Handler+0x8>

08001368 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800136e:	4b0a      	ldr	r3, [pc, #40]	@ (8001398 <HAL_MspInit+0x30>)
 8001370:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001374:	4a08      	ldr	r2, [pc, #32]	@ (8001398 <HAL_MspInit+0x30>)
 8001376:	f043 0304 	orr.w	r3, r3, #4
 800137a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800137e:	4b06      	ldr	r3, [pc, #24]	@ (8001398 <HAL_MspInit+0x30>)
 8001380:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001384:	f003 0304 	and.w	r3, r3, #4
 8001388:	607b      	str	r3, [r7, #4]
 800138a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800138c:	bf00      	nop
 800138e:	370c      	adds	r7, #12
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr
 8001398:	46020c00 	.word	0x46020c00

0800139c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b0ba      	sub	sp, #232	@ 0xe8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80013a8:	2200      	movs	r2, #0
 80013aa:	601a      	str	r2, [r3, #0]
 80013ac:	605a      	str	r2, [r3, #4]
 80013ae:	609a      	str	r2, [r3, #8]
 80013b0:	60da      	str	r2, [r3, #12]
 80013b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013b4:	f107 0310 	add.w	r3, r7, #16
 80013b8:	22c0      	movs	r2, #192	@ 0xc0
 80013ba:	2100      	movs	r1, #0
 80013bc:	4618      	mov	r0, r3
 80013be:	f008 fd2f 	bl	8009e20 <memset>
  if(hi2c->Instance==I2C1)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	4a26      	ldr	r2, [pc, #152]	@ (8001460 <HAL_I2C_MspInit+0xc4>)
 80013c8:	4293      	cmp	r3, r2
 80013ca:	d144      	bne.n	8001456 <HAL_I2C_MspInit+0xba>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80013cc:	f04f 0240 	mov.w	r2, #64	@ 0x40
 80013d0:	f04f 0300 	mov.w	r3, #0
 80013d4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80013d8:	2300      	movs	r3, #0
 80013da:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013dc:	f107 0310 	add.w	r3, r7, #16
 80013e0:	4618      	mov	r0, r3
 80013e2:	f002 ff9d 	bl	8004320 <HAL_RCCEx_PeriphCLKConfig>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 80013ec:	f7ff ffb6 	bl	800135c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013f0:	4b1c      	ldr	r3, [pc, #112]	@ (8001464 <HAL_I2C_MspInit+0xc8>)
 80013f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013f6:	4a1b      	ldr	r2, [pc, #108]	@ (8001464 <HAL_I2C_MspInit+0xc8>)
 80013f8:	f043 0302 	orr.w	r3, r3, #2
 80013fc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001400:	4b18      	ldr	r3, [pc, #96]	@ (8001464 <HAL_I2C_MspInit+0xc8>)
 8001402:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001406:	f003 0302 	and.w	r3, r3, #2
 800140a:	60fb      	str	r3, [r7, #12]
 800140c:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> I2C1_SDA
    PB6     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 800140e:	2348      	movs	r3, #72	@ 0x48
 8001410:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001414:	2312      	movs	r3, #18
 8001416:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800141a:	2301      	movs	r3, #1
 800141c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001420:	2300      	movs	r3, #0
 8001422:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001426:	2304      	movs	r3, #4
 8001428:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800142c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001430:	4619      	mov	r1, r3
 8001432:	480d      	ldr	r0, [pc, #52]	@ (8001468 <HAL_I2C_MspInit+0xcc>)
 8001434:	f000 fbaa 	bl	8001b8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001438:	4b0a      	ldr	r3, [pc, #40]	@ (8001464 <HAL_I2C_MspInit+0xc8>)
 800143a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800143e:	4a09      	ldr	r2, [pc, #36]	@ (8001464 <HAL_I2C_MspInit+0xc8>)
 8001440:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001444:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001448:	4b06      	ldr	r3, [pc, #24]	@ (8001464 <HAL_I2C_MspInit+0xc8>)
 800144a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800144e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001452:	60bb      	str	r3, [r7, #8]
 8001454:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001456:	bf00      	nop
 8001458:	37e8      	adds	r7, #232	@ 0xe8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	40005400 	.word	0x40005400
 8001464:	46020c00 	.word	0x46020c00
 8001468:	42020400 	.word	0x42020400

0800146c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800146c:	b480      	push	{r7}
 800146e:	b085      	sub	sp, #20
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a16      	ldr	r2, [pc, #88]	@ (80014d4 <HAL_TIM_Base_MspInit+0x68>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d10f      	bne.n	800149e <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800147e:	4b16      	ldr	r3, [pc, #88]	@ (80014d8 <HAL_TIM_Base_MspInit+0x6c>)
 8001480:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001484:	4a14      	ldr	r2, [pc, #80]	@ (80014d8 <HAL_TIM_Base_MspInit+0x6c>)
 8001486:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800148a:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800148e:	4b12      	ldr	r3, [pc, #72]	@ (80014d8 <HAL_TIM_Base_MspInit+0x6c>)
 8001490:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001494:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001498:	60fb      	str	r3, [r7, #12]
 800149a:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM16_MspInit 1 */

    /* USER CODE END TIM16_MspInit 1 */
  }

}
 800149c:	e013      	b.n	80014c6 <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM16)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4a0e      	ldr	r2, [pc, #56]	@ (80014dc <HAL_TIM_Base_MspInit+0x70>)
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d10e      	bne.n	80014c6 <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80014a8:	4b0b      	ldr	r3, [pc, #44]	@ (80014d8 <HAL_TIM_Base_MspInit+0x6c>)
 80014aa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80014ae:	4a0a      	ldr	r2, [pc, #40]	@ (80014d8 <HAL_TIM_Base_MspInit+0x6c>)
 80014b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014b4:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80014b8:	4b07      	ldr	r3, [pc, #28]	@ (80014d8 <HAL_TIM_Base_MspInit+0x6c>)
 80014ba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80014be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014c2:	60bb      	str	r3, [r7, #8]
 80014c4:	68bb      	ldr	r3, [r7, #8]
}
 80014c6:	bf00      	nop
 80014c8:	3714      	adds	r7, #20
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop
 80014d4:	40012c00 	.word	0x40012c00
 80014d8:	46020c00 	.word	0x46020c00
 80014dc:	40014400 	.word	0x40014400

080014e0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b088      	sub	sp, #32
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e8:	f107 030c 	add.w	r3, r7, #12
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	605a      	str	r2, [r3, #4]
 80014f2:	609a      	str	r2, [r3, #8]
 80014f4:	60da      	str	r2, [r3, #12]
 80014f6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a13      	ldr	r2, [pc, #76]	@ (800154c <HAL_TIM_MspPostInit+0x6c>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d11f      	bne.n	8001542 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001502:	4b13      	ldr	r3, [pc, #76]	@ (8001550 <HAL_TIM_MspPostInit+0x70>)
 8001504:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001508:	4a11      	ldr	r2, [pc, #68]	@ (8001550 <HAL_TIM_MspPostInit+0x70>)
 800150a:	f043 0301 	orr.w	r3, r3, #1
 800150e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001512:	4b0f      	ldr	r3, [pc, #60]	@ (8001550 <HAL_TIM_MspPostInit+0x70>)
 8001514:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001518:	f003 0301 	and.w	r3, r3, #1
 800151c:	60bb      	str	r3, [r7, #8]
 800151e:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = BUZZER_Pin;
 8001520:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001524:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001526:	2302      	movs	r3, #2
 8001528:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	2300      	movs	r3, #0
 800152c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152e:	2300      	movs	r3, #0
 8001530:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001532:	2301      	movs	r3, #1
 8001534:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8001536:	f107 030c 	add.w	r3, r7, #12
 800153a:	4619      	mov	r1, r3
 800153c:	4805      	ldr	r0, [pc, #20]	@ (8001554 <HAL_TIM_MspPostInit+0x74>)
 800153e:	f000 fb25 	bl	8001b8c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001542:	bf00      	nop
 8001544:	3720      	adds	r7, #32
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	40012c00 	.word	0x40012c00
 8001550:	46020c00 	.word	0x46020c00
 8001554:	42020000 	.word	0x42020000

08001558 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800155c:	bf00      	nop
 800155e:	e7fd      	b.n	800155c <NMI_Handler+0x4>

08001560 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001564:	bf00      	nop
 8001566:	e7fd      	b.n	8001564 <HardFault_Handler+0x4>

08001568 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800156c:	bf00      	nop
 800156e:	e7fd      	b.n	800156c <MemManage_Handler+0x4>

08001570 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001574:	bf00      	nop
 8001576:	e7fd      	b.n	8001574 <BusFault_Handler+0x4>

08001578 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800157c:	bf00      	nop
 800157e:	e7fd      	b.n	800157c <UsageFault_Handler+0x4>

08001580 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001584:	bf00      	nop
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr

0800158e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800158e:	b480      	push	{r7}
 8001590:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001592:	bf00      	nop
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr

0800159c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015a0:	bf00      	nop
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr

080015aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015aa:	b580      	push	{r7, lr}
 80015ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015ae:	f000 f919 	bl	80017e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015b2:	bf00      	nop
 80015b4:	bd80      	pop	{r7, pc}

080015b6 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI Line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80015b6:	b580      	push	{r7, lr}
 80015b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(POWER_Pin);
 80015ba:	2001      	movs	r0, #1
 80015bc:	f000 fcd6 	bl	8001f6c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80015c0:	bf00      	nop
 80015c2:	bd80      	pop	{r7, pc}

080015c4 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI Line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RUN_Pin);
 80015c8:	2002      	movs	r0, #2
 80015ca:	f000 fccf 	bl	8001f6c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80015ce:	bf00      	nop
 80015d0:	bd80      	pop	{r7, pc}
	...

080015d4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80015d8:	4b18      	ldr	r3, [pc, #96]	@ (800163c <SystemInit+0x68>)
 80015da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015de:	4a17      	ldr	r2, [pc, #92]	@ (800163c <SystemInit+0x68>)
 80015e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80015e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 80015e8:	4b15      	ldr	r3, [pc, #84]	@ (8001640 <SystemInit+0x6c>)
 80015ea:	2201      	movs	r2, #1
 80015ec:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80015ee:	4b14      	ldr	r3, [pc, #80]	@ (8001640 <SystemInit+0x6c>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80015f4:	4b12      	ldr	r3, [pc, #72]	@ (8001640 <SystemInit+0x6c>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80015fa:	4b11      	ldr	r3, [pc, #68]	@ (8001640 <SystemInit+0x6c>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8001600:	4b0f      	ldr	r3, [pc, #60]	@ (8001640 <SystemInit+0x6c>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a0e      	ldr	r2, [pc, #56]	@ (8001640 <SystemInit+0x6c>)
 8001606:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 800160a:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 800160e:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8001610:	4b0b      	ldr	r3, [pc, #44]	@ (8001640 <SystemInit+0x6c>)
 8001612:	2200      	movs	r2, #0
 8001614:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8001616:	4b0a      	ldr	r3, [pc, #40]	@ (8001640 <SystemInit+0x6c>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a09      	ldr	r2, [pc, #36]	@ (8001640 <SystemInit+0x6c>)
 800161c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001620:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8001622:	4b07      	ldr	r3, [pc, #28]	@ (8001640 <SystemInit+0x6c>)
 8001624:	2200      	movs	r2, #0
 8001626:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001628:	4b04      	ldr	r3, [pc, #16]	@ (800163c <SystemInit+0x68>)
 800162a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800162e:	609a      	str	r2, [r3, #8]
  #endif
}
 8001630:	bf00      	nop
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	e000ed00 	.word	0xe000ed00
 8001640:	46020c00 	.word	0x46020c00

08001644 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8001644:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800167c <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001648:	f7ff ffc4 	bl	80015d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800164c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800164e:	e003      	b.n	8001658 <LoopCopyDataInit>

08001650 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001650:	4b0b      	ldr	r3, [pc, #44]	@ (8001680 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001652:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001654:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001656:	3104      	adds	r1, #4

08001658 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001658:	480a      	ldr	r0, [pc, #40]	@ (8001684 <LoopForever+0xa>)
	ldr	r3, =_edata
 800165a:	4b0b      	ldr	r3, [pc, #44]	@ (8001688 <LoopForever+0xe>)
	adds	r2, r0, r1
 800165c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800165e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001660:	d3f6      	bcc.n	8001650 <CopyDataInit>
	ldr	r2, =_sbss
 8001662:	4a0a      	ldr	r2, [pc, #40]	@ (800168c <LoopForever+0x12>)
	b	LoopFillZerobss
 8001664:	e002      	b.n	800166c <LoopFillZerobss>

08001666 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001666:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001668:	f842 3b04 	str.w	r3, [r2], #4

0800166c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800166c:	4b08      	ldr	r3, [pc, #32]	@ (8001690 <LoopForever+0x16>)
	cmp	r2, r3
 800166e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001670:	d3f9      	bcc.n	8001666 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001672:	f008 fbe3 	bl	8009e3c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001676:	f7ff fbaf 	bl	8000dd8 <main>

0800167a <LoopForever>:

LoopForever:
    b LoopForever
 800167a:	e7fe      	b.n	800167a <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 800167c:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8001680:	0800a3e0 	.word	0x0800a3e0
	ldr	r0, =_sdata
 8001684:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001688:	20000960 	.word	0x20000960
	ldr	r2, =_sbss
 800168c:	20000960 	.word	0x20000960
	ldr	r3, = _ebss
 8001690:	200010c8 	.word	0x200010c8

08001694 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001694:	e7fe      	b.n	8001694 <ADC1_IRQHandler>
	...

08001698 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800169c:	4b12      	ldr	r3, [pc, #72]	@ (80016e8 <HAL_Init+0x50>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a11      	ldr	r2, [pc, #68]	@ (80016e8 <HAL_Init+0x50>)
 80016a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016a8:	2003      	movs	r0, #3
 80016aa:	f000 f988 	bl	80019be <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80016ae:	f002 fc95 	bl	8003fdc <HAL_RCC_GetSysClockFreq>
 80016b2:	4602      	mov	r2, r0
 80016b4:	4b0d      	ldr	r3, [pc, #52]	@ (80016ec <HAL_Init+0x54>)
 80016b6:	6a1b      	ldr	r3, [r3, #32]
 80016b8:	f003 030f 	and.w	r3, r3, #15
 80016bc:	490c      	ldr	r1, [pc, #48]	@ (80016f0 <HAL_Init+0x58>)
 80016be:	5ccb      	ldrb	r3, [r1, r3]
 80016c0:	fa22 f303 	lsr.w	r3, r2, r3
 80016c4:	4a0b      	ldr	r2, [pc, #44]	@ (80016f4 <HAL_Init+0x5c>)
 80016c6:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80016c8:	2004      	movs	r0, #4
 80016ca:	f000 f9cd 	bl	8001a68 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80016ce:	200f      	movs	r0, #15
 80016d0:	f000 f812 	bl	80016f8 <HAL_InitTick>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <HAL_Init+0x46>
  {
    return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	e002      	b.n	80016e4 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80016de:	f7ff fe43 	bl	8001368 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016e2:	2300      	movs	r3, #0
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	40022000 	.word	0x40022000
 80016ec:	46020c00 	.word	0x46020c00
 80016f0:	0800a110 	.word	0x0800a110
 80016f4:	20000004 	.word	0x20000004

080016f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8001700:	2300      	movs	r3, #0
 8001702:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8001704:	4b33      	ldr	r3, [pc, #204]	@ (80017d4 <HAL_InitTick+0xdc>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d101      	bne.n	8001710 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 800170c:	2301      	movs	r3, #1
 800170e:	e05c      	b.n	80017ca <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8001710:	4b31      	ldr	r3, [pc, #196]	@ (80017d8 <HAL_InitTick+0xe0>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f003 0304 	and.w	r3, r3, #4
 8001718:	2b04      	cmp	r3, #4
 800171a:	d10c      	bne.n	8001736 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 800171c:	4b2f      	ldr	r3, [pc, #188]	@ (80017dc <HAL_InitTick+0xe4>)
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	4b2c      	ldr	r3, [pc, #176]	@ (80017d4 <HAL_InitTick+0xdc>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	4619      	mov	r1, r3
 8001726:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800172a:	fbb3 f3f1 	udiv	r3, r3, r1
 800172e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001732:	60fb      	str	r3, [r7, #12]
 8001734:	e037      	b.n	80017a6 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8001736:	f000 f9ef 	bl	8001b18 <HAL_SYSTICK_GetCLKSourceConfig>
 800173a:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 800173c:	68bb      	ldr	r3, [r7, #8]
 800173e:	2b02      	cmp	r3, #2
 8001740:	d023      	beq.n	800178a <HAL_InitTick+0x92>
 8001742:	68bb      	ldr	r3, [r7, #8]
 8001744:	2b02      	cmp	r3, #2
 8001746:	d82d      	bhi.n	80017a4 <HAL_InitTick+0xac>
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d003      	beq.n	8001756 <HAL_InitTick+0x5e>
 800174e:	68bb      	ldr	r3, [r7, #8]
 8001750:	2b01      	cmp	r3, #1
 8001752:	d00d      	beq.n	8001770 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8001754:	e026      	b.n	80017a4 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8001756:	4b21      	ldr	r3, [pc, #132]	@ (80017dc <HAL_InitTick+0xe4>)
 8001758:	681a      	ldr	r2, [r3, #0]
 800175a:	4b1e      	ldr	r3, [pc, #120]	@ (80017d4 <HAL_InitTick+0xdc>)
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	4619      	mov	r1, r3
 8001760:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001764:	fbb3 f3f1 	udiv	r3, r3, r1
 8001768:	fbb2 f3f3 	udiv	r3, r2, r3
 800176c:	60fb      	str	r3, [r7, #12]
        break;
 800176e:	e01a      	b.n	80017a6 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001770:	4b18      	ldr	r3, [pc, #96]	@ (80017d4 <HAL_InitTick+0xdc>)
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	461a      	mov	r2, r3
 8001776:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800177a:	fbb3 f3f2 	udiv	r3, r3, r2
 800177e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8001782:	fbb2 f3f3 	udiv	r3, r2, r3
 8001786:	60fb      	str	r3, [r7, #12]
        break;
 8001788:	e00d      	b.n	80017a6 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800178a:	4b12      	ldr	r3, [pc, #72]	@ (80017d4 <HAL_InitTick+0xdc>)
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	461a      	mov	r2, r3
 8001790:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001794:	fbb3 f3f2 	udiv	r3, r3, r2
 8001798:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800179c:	fbb2 f3f3 	udiv	r3, r2, r3
 80017a0:	60fb      	str	r3, [r7, #12]
        break;
 80017a2:	e000      	b.n	80017a6 <HAL_InitTick+0xae>
        break;
 80017a4:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80017a6:	68f8      	ldr	r0, [r7, #12]
 80017a8:	f000 f93c 	bl	8001a24 <HAL_SYSTICK_Config>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
 80017b4:	e009      	b.n	80017ca <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017b6:	2200      	movs	r2, #0
 80017b8:	6879      	ldr	r1, [r7, #4]
 80017ba:	f04f 30ff 	mov.w	r0, #4294967295
 80017be:	f000 f909 	bl	80019d4 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80017c2:	4a07      	ldr	r2, [pc, #28]	@ (80017e0 <HAL_InitTick+0xe8>)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80017c8:	2300      	movs	r3, #0
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3710      	adds	r7, #16
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	2000000c 	.word	0x2000000c
 80017d8:	e000e010 	.word	0xe000e010
 80017dc:	20000004 	.word	0x20000004
 80017e0:	20000008 	.word	0x20000008

080017e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80017e8:	4b06      	ldr	r3, [pc, #24]	@ (8001804 <HAL_IncTick+0x20>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	461a      	mov	r2, r3
 80017ee:	4b06      	ldr	r3, [pc, #24]	@ (8001808 <HAL_IncTick+0x24>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4413      	add	r3, r2
 80017f4:	4a04      	ldr	r2, [pc, #16]	@ (8001808 <HAL_IncTick+0x24>)
 80017f6:	6013      	str	r3, [r2, #0]
}
 80017f8:	bf00      	nop
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop
 8001804:	2000000c 	.word	0x2000000c
 8001808:	20000e30 	.word	0x20000e30

0800180c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  return uwTick;
 8001810:	4b03      	ldr	r3, [pc, #12]	@ (8001820 <HAL_GetTick+0x14>)
 8001812:	681b      	ldr	r3, [r3, #0]
}
 8001814:	4618      	mov	r0, r3
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	20000e30 	.word	0x20000e30

08001824 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8001828:	4b05      	ldr	r3, [pc, #20]	@ (8001840 <HAL_SuspendTick+0x1c>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a04      	ldr	r2, [pc, #16]	@ (8001840 <HAL_SuspendTick+0x1c>)
 800182e:	f023 0302 	bic.w	r3, r3, #2
 8001832:	6013      	str	r3, [r2, #0]
}
 8001834:	bf00      	nop
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr
 800183e:	bf00      	nop
 8001840:	e000e010 	.word	0xe000e010

08001844 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8001848:	4b05      	ldr	r3, [pc, #20]	@ (8001860 <HAL_ResumeTick+0x1c>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a04      	ldr	r2, [pc, #16]	@ (8001860 <HAL_ResumeTick+0x1c>)
 800184e:	f043 0302 	orr.w	r3, r3, #2
 8001852:	6013      	str	r3, [r2, #0]
}
 8001854:	bf00      	nop
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	e000e010 	.word	0xe000e010

08001864 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001864:	b480      	push	{r7}
 8001866:	b085      	sub	sp, #20
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	f003 0307 	and.w	r3, r3, #7
 8001872:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001874:	4b0c      	ldr	r3, [pc, #48]	@ (80018a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800187a:	68ba      	ldr	r2, [r7, #8]
 800187c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001880:	4013      	ands	r3, r2
 8001882:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800188c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001890:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001894:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001896:	4a04      	ldr	r2, [pc, #16]	@ (80018a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	60d3      	str	r3, [r2, #12]
}
 800189c:	bf00      	nop
 800189e:	3714      	adds	r7, #20
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr
 80018a8:	e000ed00 	.word	0xe000ed00

080018ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018b0:	4b04      	ldr	r3, [pc, #16]	@ (80018c4 <__NVIC_GetPriorityGrouping+0x18>)
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	0a1b      	lsrs	r3, r3, #8
 80018b6:	f003 0307 	and.w	r3, r3, #7
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr
 80018c4:	e000ed00 	.word	0xe000ed00

080018c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	db0b      	blt.n	80018f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018da:	79fb      	ldrb	r3, [r7, #7]
 80018dc:	f003 021f 	and.w	r2, r3, #31
 80018e0:	4907      	ldr	r1, [pc, #28]	@ (8001900 <__NVIC_EnableIRQ+0x38>)
 80018e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e6:	095b      	lsrs	r3, r3, #5
 80018e8:	2001      	movs	r0, #1
 80018ea:	fa00 f202 	lsl.w	r2, r0, r2
 80018ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018f2:	bf00      	nop
 80018f4:	370c      	adds	r7, #12
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	e000e100 	.word	0xe000e100

08001904 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	4603      	mov	r3, r0
 800190c:	6039      	str	r1, [r7, #0]
 800190e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001910:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001914:	2b00      	cmp	r3, #0
 8001916:	db0a      	blt.n	800192e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	b2da      	uxtb	r2, r3
 800191c:	490c      	ldr	r1, [pc, #48]	@ (8001950 <__NVIC_SetPriority+0x4c>)
 800191e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001922:	0112      	lsls	r2, r2, #4
 8001924:	b2d2      	uxtb	r2, r2
 8001926:	440b      	add	r3, r1
 8001928:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800192c:	e00a      	b.n	8001944 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	b2da      	uxtb	r2, r3
 8001932:	4908      	ldr	r1, [pc, #32]	@ (8001954 <__NVIC_SetPriority+0x50>)
 8001934:	79fb      	ldrb	r3, [r7, #7]
 8001936:	f003 030f 	and.w	r3, r3, #15
 800193a:	3b04      	subs	r3, #4
 800193c:	0112      	lsls	r2, r2, #4
 800193e:	b2d2      	uxtb	r2, r2
 8001940:	440b      	add	r3, r1
 8001942:	761a      	strb	r2, [r3, #24]
}
 8001944:	bf00      	nop
 8001946:	370c      	adds	r7, #12
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr
 8001950:	e000e100 	.word	0xe000e100
 8001954:	e000ed00 	.word	0xe000ed00

08001958 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001958:	b480      	push	{r7}
 800195a:	b089      	sub	sp, #36	@ 0x24
 800195c:	af00      	add	r7, sp, #0
 800195e:	60f8      	str	r0, [r7, #12]
 8001960:	60b9      	str	r1, [r7, #8]
 8001962:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	f003 0307 	and.w	r3, r3, #7
 800196a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800196c:	69fb      	ldr	r3, [r7, #28]
 800196e:	f1c3 0307 	rsb	r3, r3, #7
 8001972:	2b04      	cmp	r3, #4
 8001974:	bf28      	it	cs
 8001976:	2304      	movcs	r3, #4
 8001978:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	3304      	adds	r3, #4
 800197e:	2b06      	cmp	r3, #6
 8001980:	d902      	bls.n	8001988 <NVIC_EncodePriority+0x30>
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	3b03      	subs	r3, #3
 8001986:	e000      	b.n	800198a <NVIC_EncodePriority+0x32>
 8001988:	2300      	movs	r3, #0
 800198a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800198c:	f04f 32ff 	mov.w	r2, #4294967295
 8001990:	69bb      	ldr	r3, [r7, #24]
 8001992:	fa02 f303 	lsl.w	r3, r2, r3
 8001996:	43da      	mvns	r2, r3
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	401a      	ands	r2, r3
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019a0:	f04f 31ff 	mov.w	r1, #4294967295
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	fa01 f303 	lsl.w	r3, r1, r3
 80019aa:	43d9      	mvns	r1, r3
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019b0:	4313      	orrs	r3, r2
         );
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3724      	adds	r7, #36	@ 0x24
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr

080019be <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019be:	b580      	push	{r7, lr}
 80019c0:	b082      	sub	sp, #8
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f7ff ff4c 	bl	8001864 <__NVIC_SetPriorityGrouping>
}
 80019cc:	bf00      	nop
 80019ce:	3708      	adds	r7, #8
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b086      	sub	sp, #24
 80019d8:	af00      	add	r7, sp, #0
 80019da:	4603      	mov	r3, r0
 80019dc:	60b9      	str	r1, [r7, #8]
 80019de:	607a      	str	r2, [r7, #4]
 80019e0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80019e2:	f7ff ff63 	bl	80018ac <__NVIC_GetPriorityGrouping>
 80019e6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019e8:	687a      	ldr	r2, [r7, #4]
 80019ea:	68b9      	ldr	r1, [r7, #8]
 80019ec:	6978      	ldr	r0, [r7, #20]
 80019ee:	f7ff ffb3 	bl	8001958 <NVIC_EncodePriority>
 80019f2:	4602      	mov	r2, r0
 80019f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019f8:	4611      	mov	r1, r2
 80019fa:	4618      	mov	r0, r3
 80019fc:	f7ff ff82 	bl	8001904 <__NVIC_SetPriority>
}
 8001a00:	bf00      	nop
 8001a02:	3718      	adds	r7, #24
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	4603      	mov	r3, r0
 8001a10:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7ff ff56 	bl	80018c8 <__NVIC_EnableIRQ>
}
 8001a1c:	bf00      	nop
 8001a1e:	3708      	adds	r7, #8
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b083      	sub	sp, #12
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	3b01      	subs	r3, #1
 8001a30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a34:	d301      	bcc.n	8001a3a <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8001a36:	2301      	movs	r3, #1
 8001a38:	e00d      	b.n	8001a56 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8001a3a:	4a0a      	ldr	r2, [pc, #40]	@ (8001a64 <HAL_SYSTICK_Config+0x40>)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	3b01      	subs	r3, #1
 8001a40:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8001a42:	4b08      	ldr	r3, [pc, #32]	@ (8001a64 <HAL_SYSTICK_Config+0x40>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8001a48:	4b06      	ldr	r3, [pc, #24]	@ (8001a64 <HAL_SYSTICK_Config+0x40>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a05      	ldr	r2, [pc, #20]	@ (8001a64 <HAL_SYSTICK_Config+0x40>)
 8001a4e:	f043 0303 	orr.w	r3, r3, #3
 8001a52:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8001a54:	2300      	movs	r3, #0
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	370c      	adds	r7, #12
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop
 8001a64:	e000e010 	.word	0xe000e010

08001a68 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2b04      	cmp	r3, #4
 8001a74:	d844      	bhi.n	8001b00 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8001a76:	a201      	add	r2, pc, #4	@ (adr r2, 8001a7c <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8001a78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a7c:	08001a9f 	.word	0x08001a9f
 8001a80:	08001abd 	.word	0x08001abd
 8001a84:	08001adf 	.word	0x08001adf
 8001a88:	08001b01 	.word	0x08001b01
 8001a8c:	08001a91 	.word	0x08001a91
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001a90:	4b1f      	ldr	r3, [pc, #124]	@ (8001b10 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a1e      	ldr	r2, [pc, #120]	@ (8001b10 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001a96:	f043 0304 	orr.w	r3, r3, #4
 8001a9a:	6013      	str	r3, [r2, #0]
      break;
 8001a9c:	e031      	b.n	8001b02 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001a9e:	4b1c      	ldr	r3, [pc, #112]	@ (8001b10 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a1b      	ldr	r2, [pc, #108]	@ (8001b10 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001aa4:	f023 0304 	bic.w	r3, r3, #4
 8001aa8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8001aaa:	4b1a      	ldr	r3, [pc, #104]	@ (8001b14 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001aac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ab0:	4a18      	ldr	r2, [pc, #96]	@ (8001b14 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001ab2:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001ab6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8001aba:	e022      	b.n	8001b02 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001abc:	4b14      	ldr	r3, [pc, #80]	@ (8001b10 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a13      	ldr	r2, [pc, #76]	@ (8001b10 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001ac2:	f023 0304 	bic.w	r3, r3, #4
 8001ac6:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8001ac8:	4b12      	ldr	r3, [pc, #72]	@ (8001b14 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001aca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ace:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001ad2:	4a10      	ldr	r2, [pc, #64]	@ (8001b14 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001ad4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001ad8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8001adc:	e011      	b.n	8001b02 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001ade:	4b0c      	ldr	r3, [pc, #48]	@ (8001b10 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a0b      	ldr	r2, [pc, #44]	@ (8001b10 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001ae4:	f023 0304 	bic.w	r3, r3, #4
 8001ae8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8001aea:	4b0a      	ldr	r3, [pc, #40]	@ (8001b14 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001aec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001af0:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001af4:	4a07      	ldr	r2, [pc, #28]	@ (8001b14 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001af6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001afa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8001afe:	e000      	b.n	8001b02 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8001b00:	bf00      	nop
  }
}
 8001b02:	bf00      	nop
 8001b04:	370c      	adds	r7, #12
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	e000e010 	.word	0xe000e010
 8001b14:	46020c00 	.word	0x46020c00

08001b18 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8001b1e:	4b19      	ldr	r3, [pc, #100]	@ (8001b84 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f003 0304 	and.w	r3, r3, #4
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d002      	beq.n	8001b30 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8001b2a:	2304      	movs	r3, #4
 8001b2c:	607b      	str	r3, [r7, #4]
 8001b2e:	e021      	b.n	8001b74 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8001b30:	4b15      	ldr	r3, [pc, #84]	@ (8001b88 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8001b32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b36:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8001b3a:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001b42:	d011      	beq.n	8001b68 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001b4a:	d810      	bhi.n	8001b6e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d004      	beq.n	8001b5c <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001b58:	d003      	beq.n	8001b62 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8001b5a:	e008      	b.n	8001b6e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	607b      	str	r3, [r7, #4]
        break;
 8001b60:	e008      	b.n	8001b74 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8001b62:	2301      	movs	r3, #1
 8001b64:	607b      	str	r3, [r7, #4]
        break;
 8001b66:	e005      	b.n	8001b74 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8001b68:	2302      	movs	r3, #2
 8001b6a:	607b      	str	r3, [r7, #4]
        break;
 8001b6c:	e002      	b.n	8001b74 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	607b      	str	r3, [r7, #4]
        break;
 8001b72:	bf00      	nop
    }
  }
  return systick_source;
 8001b74:	687b      	ldr	r3, [r7, #4]
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	370c      	adds	r7, #12
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	e000e010 	.word	0xe000e010
 8001b88:	46020c00 	.word	0x46020c00

08001b8c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b089      	sub	sp, #36	@ 0x24
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8001b96:	2300      	movs	r3, #0
 8001b98:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001b9e:	e1ba      	b.n	8001f16 <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	2101      	movs	r1, #1
 8001ba6:	697b      	ldr	r3, [r7, #20]
 8001ba8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bac:	4013      	ands	r3, r2
 8001bae:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	f000 81aa 	beq.w	8001f10 <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	4a55      	ldr	r2, [pc, #340]	@ (8001d14 <HAL_GPIO_Init+0x188>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d15d      	bne.n	8001c80 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8001bca:	2201      	movs	r2, #1
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd2:	43db      	mvns	r3, r3
 8001bd4:	69fa      	ldr	r2, [r7, #28]
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	f003 0201 	and.w	r2, r3, #1
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	fa02 f303 	lsl.w	r3, r2, r3
 8001be8:	69fa      	ldr	r2, [r7, #28]
 8001bea:	4313      	orrs	r3, r2
 8001bec:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	69fa      	ldr	r2, [r7, #28]
 8001bf2:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8001bf4:	4a48      	ldr	r2, [pc, #288]	@ (8001d18 <HAL_GPIO_Init+0x18c>)
 8001bf6:	697b      	ldr	r3, [r7, #20]
 8001bf8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001bfc:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8001bfe:	4a46      	ldr	r2, [pc, #280]	@ (8001d18 <HAL_GPIO_Init+0x18c>)
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	00db      	lsls	r3, r3, #3
 8001c04:	4413      	add	r3, r2
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8001c0a:	69bb      	ldr	r3, [r7, #24]
 8001c0c:	08da      	lsrs	r2, r3, #3
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	3208      	adds	r2, #8
 8001c12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c16:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8001c18:	69bb      	ldr	r3, [r7, #24]
 8001c1a:	f003 0307 	and.w	r3, r3, #7
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	220f      	movs	r2, #15
 8001c22:	fa02 f303 	lsl.w	r3, r2, r3
 8001c26:	43db      	mvns	r3, r3
 8001c28:	69fa      	ldr	r2, [r7, #28]
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8001c2e:	69bb      	ldr	r3, [r7, #24]
 8001c30:	f003 0307 	and.w	r3, r3, #7
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	220b      	movs	r2, #11
 8001c38:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3c:	69fa      	ldr	r2, [r7, #28]
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8001c42:	69bb      	ldr	r3, [r7, #24]
 8001c44:	08da      	lsrs	r2, r3, #3
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	3208      	adds	r2, #8
 8001c4a:	69f9      	ldr	r1, [r7, #28]
 8001c4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001c56:	69bb      	ldr	r3, [r7, #24]
 8001c58:	005b      	lsls	r3, r3, #1
 8001c5a:	2203      	movs	r2, #3
 8001c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c60:	43db      	mvns	r3, r3
 8001c62:	69fa      	ldr	r2, [r7, #28]
 8001c64:	4013      	ands	r3, r2
 8001c66:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001c68:	69bb      	ldr	r3, [r7, #24]
 8001c6a:	005b      	lsls	r3, r3, #1
 8001c6c:	2202      	movs	r2, #2
 8001c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c72:	69fa      	ldr	r2, [r7, #28]
 8001c74:	4313      	orrs	r3, r2
 8001c76:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	69fa      	ldr	r2, [r7, #28]
 8001c7c:	601a      	str	r2, [r3, #0]
 8001c7e:	e067      	b.n	8001d50 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	2b02      	cmp	r3, #2
 8001c86:	d003      	beq.n	8001c90 <HAL_GPIO_Init+0x104>
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	2b12      	cmp	r3, #18
 8001c8e:	d145      	bne.n	8001d1c <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	08da      	lsrs	r2, r3, #3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	3208      	adds	r2, #8
 8001c98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c9c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	f003 0307 	and.w	r3, r3, #7
 8001ca4:	009b      	lsls	r3, r3, #2
 8001ca6:	220f      	movs	r2, #15
 8001ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cac:	43db      	mvns	r3, r3
 8001cae:	69fa      	ldr	r2, [r7, #28]
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	691b      	ldr	r3, [r3, #16]
 8001cb8:	f003 020f 	and.w	r2, r3, #15
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	f003 0307 	and.w	r3, r3, #7
 8001cc2:	009b      	lsls	r3, r3, #2
 8001cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc8:	69fa      	ldr	r2, [r7, #28]
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	08da      	lsrs	r2, r3, #3
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	3208      	adds	r2, #8
 8001cd6:	69f9      	ldr	r1, [r7, #28]
 8001cd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001ce2:	69bb      	ldr	r3, [r7, #24]
 8001ce4:	005b      	lsls	r3, r3, #1
 8001ce6:	2203      	movs	r2, #3
 8001ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cec:	43db      	mvns	r3, r3
 8001cee:	69fa      	ldr	r2, [r7, #28]
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	f003 0203 	and.w	r2, r3, #3
 8001cfc:	69bb      	ldr	r3, [r7, #24]
 8001cfe:	005b      	lsls	r3, r3, #1
 8001d00:	fa02 f303 	lsl.w	r3, r2, r3
 8001d04:	69fa      	ldr	r2, [r7, #28]
 8001d06:	4313      	orrs	r3, r2
 8001d08:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	69fa      	ldr	r2, [r7, #28]
 8001d0e:	601a      	str	r2, [r3, #0]
 8001d10:	e01e      	b.n	8001d50 <HAL_GPIO_Init+0x1c4>
 8001d12:	bf00      	nop
 8001d14:	46020000 	.word	0x46020000
 8001d18:	0800a160 	.word	0x0800a160
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001d22:	69bb      	ldr	r3, [r7, #24]
 8001d24:	005b      	lsls	r3, r3, #1
 8001d26:	2203      	movs	r2, #3
 8001d28:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2c:	43db      	mvns	r3, r3
 8001d2e:	69fa      	ldr	r2, [r7, #28]
 8001d30:	4013      	ands	r3, r2
 8001d32:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	f003 0203 	and.w	r2, r3, #3
 8001d3c:	69bb      	ldr	r3, [r7, #24]
 8001d3e:	005b      	lsls	r3, r3, #1
 8001d40:	fa02 f303 	lsl.w	r3, r2, r3
 8001d44:	69fa      	ldr	r2, [r7, #28]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	69fa      	ldr	r2, [r7, #28]
 8001d4e:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	2b01      	cmp	r3, #1
 8001d56:	d00b      	beq.n	8001d70 <HAL_GPIO_Init+0x1e4>
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	d007      	beq.n	8001d70 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d64:	2b11      	cmp	r3, #17
 8001d66:	d003      	beq.n	8001d70 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	2b12      	cmp	r3, #18
 8001d6e:	d130      	bne.n	8001dd2 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001d76:	69bb      	ldr	r3, [r7, #24]
 8001d78:	005b      	lsls	r3, r3, #1
 8001d7a:	2203      	movs	r2, #3
 8001d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d80:	43db      	mvns	r3, r3
 8001d82:	69fa      	ldr	r2, [r7, #28]
 8001d84:	4013      	ands	r3, r2
 8001d86:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	68da      	ldr	r2, [r3, #12]
 8001d8c:	69bb      	ldr	r3, [r7, #24]
 8001d8e:	005b      	lsls	r3, r3, #1
 8001d90:	fa02 f303 	lsl.w	r3, r2, r3
 8001d94:	69fa      	ldr	r2, [r7, #28]
 8001d96:	4313      	orrs	r3, r2
 8001d98:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	69fa      	ldr	r2, [r7, #28]
 8001d9e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8001da6:	2201      	movs	r2, #1
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dae:	43db      	mvns	r3, r3
 8001db0:	69fa      	ldr	r2, [r7, #28]
 8001db2:	4013      	ands	r3, r2
 8001db4:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	091b      	lsrs	r3, r3, #4
 8001dbc:	f003 0201 	and.w	r2, r3, #1
 8001dc0:	69bb      	ldr	r3, [r7, #24]
 8001dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc6:	69fa      	ldr	r2, [r7, #28]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	69fa      	ldr	r2, [r7, #28]
 8001dd0:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	2b03      	cmp	r3, #3
 8001dd8:	d017      	beq.n	8001e0a <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	68db      	ldr	r3, [r3, #12]
 8001dde:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8001de0:	69bb      	ldr	r3, [r7, #24]
 8001de2:	005b      	lsls	r3, r3, #1
 8001de4:	2203      	movs	r2, #3
 8001de6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dea:	43db      	mvns	r3, r3
 8001dec:	69fa      	ldr	r2, [r7, #28]
 8001dee:	4013      	ands	r3, r2
 8001df0:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	689a      	ldr	r2, [r3, #8]
 8001df6:	69bb      	ldr	r3, [r7, #24]
 8001df8:	005b      	lsls	r3, r3, #1
 8001dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfe:	69fa      	ldr	r2, [r7, #28]
 8001e00:	4313      	orrs	r3, r2
 8001e02:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	69fa      	ldr	r2, [r7, #28]
 8001e08:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d07c      	beq.n	8001f10 <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001e16:	4a47      	ldr	r2, [pc, #284]	@ (8001f34 <HAL_GPIO_Init+0x3a8>)
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	089b      	lsrs	r3, r3, #2
 8001e1c:	3318      	adds	r3, #24
 8001e1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e22:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	f003 0303 	and.w	r3, r3, #3
 8001e2a:	00db      	lsls	r3, r3, #3
 8001e2c:	220f      	movs	r2, #15
 8001e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e32:	43db      	mvns	r3, r3
 8001e34:	69fa      	ldr	r2, [r7, #28]
 8001e36:	4013      	ands	r3, r2
 8001e38:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	0a9a      	lsrs	r2, r3, #10
 8001e3e:	4b3e      	ldr	r3, [pc, #248]	@ (8001f38 <HAL_GPIO_Init+0x3ac>)
 8001e40:	4013      	ands	r3, r2
 8001e42:	697a      	ldr	r2, [r7, #20]
 8001e44:	f002 0203 	and.w	r2, r2, #3
 8001e48:	00d2      	lsls	r2, r2, #3
 8001e4a:	4093      	lsls	r3, r2
 8001e4c:	69fa      	ldr	r2, [r7, #28]
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8001e52:	4938      	ldr	r1, [pc, #224]	@ (8001f34 <HAL_GPIO_Init+0x3a8>)
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	089b      	lsrs	r3, r3, #2
 8001e58:	3318      	adds	r3, #24
 8001e5a:	69fa      	ldr	r2, [r7, #28]
 8001e5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001e60:	4b34      	ldr	r3, [pc, #208]	@ (8001f34 <HAL_GPIO_Init+0x3a8>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	43db      	mvns	r3, r3
 8001e6a:	69fa      	ldr	r2, [r7, #28]
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d003      	beq.n	8001e84 <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 8001e7c:	69fa      	ldr	r2, [r7, #28]
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	4313      	orrs	r3, r2
 8001e82:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8001e84:	4a2b      	ldr	r2, [pc, #172]	@ (8001f34 <HAL_GPIO_Init+0x3a8>)
 8001e86:	69fb      	ldr	r3, [r7, #28]
 8001e88:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8001e8a:	4b2a      	ldr	r3, [pc, #168]	@ (8001f34 <HAL_GPIO_Init+0x3a8>)
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	43db      	mvns	r3, r3
 8001e94:	69fa      	ldr	r2, [r7, #28]
 8001e96:	4013      	ands	r3, r2
 8001e98:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d003      	beq.n	8001eae <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 8001ea6:	69fa      	ldr	r2, [r7, #28]
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8001eae:	4a21      	ldr	r2, [pc, #132]	@ (8001f34 <HAL_GPIO_Init+0x3a8>)
 8001eb0:	69fb      	ldr	r3, [r7, #28]
 8001eb2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8001eb4:	4b1f      	ldr	r3, [pc, #124]	@ (8001f34 <HAL_GPIO_Init+0x3a8>)
 8001eb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001eba:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	43db      	mvns	r3, r3
 8001ec0:	69fa      	ldr	r2, [r7, #28]
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d003      	beq.n	8001eda <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 8001ed2:	69fa      	ldr	r2, [r7, #28]
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8001eda:	4a16      	ldr	r2, [pc, #88]	@ (8001f34 <HAL_GPIO_Init+0x3a8>)
 8001edc:	69fb      	ldr	r3, [r7, #28]
 8001ede:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8001ee2:	4b14      	ldr	r3, [pc, #80]	@ (8001f34 <HAL_GPIO_Init+0x3a8>)
 8001ee4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ee8:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	43db      	mvns	r3, r3
 8001eee:	69fa      	ldr	r2, [r7, #28]
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d003      	beq.n	8001f08 <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 8001f00:	69fa      	ldr	r2, [r7, #28]
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	4313      	orrs	r3, r2
 8001f06:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8001f08:	4a0a      	ldr	r2, [pc, #40]	@ (8001f34 <HAL_GPIO_Init+0x3a8>)
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	3301      	adds	r3, #1
 8001f14:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	681a      	ldr	r2, [r3, #0]
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	fa22 f303 	lsr.w	r3, r2, r3
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	f47f ae3d 	bne.w	8001ba0 <HAL_GPIO_Init+0x14>
  }
}
 8001f26:	bf00      	nop
 8001f28:	bf00      	nop
 8001f2a:	3724      	adds	r7, #36	@ 0x24
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr
 8001f34:	46022000 	.word	0x46022000
 8001f38:	002f7f7f 	.word	0x002f7f7f

08001f3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b083      	sub	sp, #12
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	460b      	mov	r3, r1
 8001f46:	807b      	strh	r3, [r7, #2]
 8001f48:	4613      	mov	r3, r2
 8001f4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f4c:	787b      	ldrb	r3, [r7, #1]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d003      	beq.n	8001f5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f52:	887a      	ldrh	r2, [r7, #2]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8001f58:	e002      	b.n	8001f60 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8001f5a:	887a      	ldrh	r2, [r7, #2]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001f60:	bf00      	nop
 8001f62:	370c      	adds	r7, #12
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr

08001f6c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	4603      	mov	r3, r0
 8001f74:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8001f76:	4b0f      	ldr	r3, [pc, #60]	@ (8001fb4 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8001f78:	68da      	ldr	r2, [r3, #12]
 8001f7a:	88fb      	ldrh	r3, [r7, #6]
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d006      	beq.n	8001f90 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8001f82:	4a0c      	ldr	r2, [pc, #48]	@ (8001fb4 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8001f84:	88fb      	ldrh	r3, [r7, #6]
 8001f86:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8001f88:	88fb      	ldrh	r3, [r7, #6]
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7fe ff08 	bl	8000da0 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8001f90:	4b08      	ldr	r3, [pc, #32]	@ (8001fb4 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8001f92:	691a      	ldr	r2, [r3, #16]
 8001f94:	88fb      	ldrh	r3, [r7, #6]
 8001f96:	4013      	ands	r3, r2
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d006      	beq.n	8001faa <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8001f9c:	4a05      	ldr	r2, [pc, #20]	@ (8001fb4 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8001f9e:	88fb      	ldrh	r3, [r7, #6]
 8001fa0:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8001fa2:	88fb      	ldrh	r3, [r7, #6]
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f7fe fead 	bl	8000d04 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8001faa:	bf00      	nop
 8001fac:	3708      	adds	r7, #8
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	46022000 	.word	0x46022000

08001fb8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d101      	bne.n	8001fca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e08d      	b.n	80020e6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001fd0:	b2db      	uxtb	r3, r3
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d106      	bne.n	8001fe4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f7ff f9dc 	bl	800139c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2224      	movs	r2, #36	@ 0x24
 8001fe8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f022 0201 	bic.w	r2, r2, #1
 8001ffa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	685a      	ldr	r2, [r3, #4]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002008:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	689a      	ldr	r2, [r3, #8]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002018:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	68db      	ldr	r3, [r3, #12]
 800201e:	2b01      	cmp	r3, #1
 8002020:	d107      	bne.n	8002032 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	689a      	ldr	r2, [r3, #8]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800202e:	609a      	str	r2, [r3, #8]
 8002030:	e006      	b.n	8002040 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	689a      	ldr	r2, [r3, #8]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800203e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	2b02      	cmp	r3, #2
 8002046:	d108      	bne.n	800205a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	685a      	ldr	r2, [r3, #4]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002056:	605a      	str	r2, [r3, #4]
 8002058:	e007      	b.n	800206a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	685a      	ldr	r2, [r3, #4]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002068:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	687a      	ldr	r2, [r7, #4]
 8002072:	6812      	ldr	r2, [r2, #0]
 8002074:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002078:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800207c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	68da      	ldr	r2, [r3, #12]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800208c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	691a      	ldr	r2, [r3, #16]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	695b      	ldr	r3, [r3, #20]
 8002096:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	699b      	ldr	r3, [r3, #24]
 800209e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	430a      	orrs	r2, r1
 80020a6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	69d9      	ldr	r1, [r3, #28]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6a1a      	ldr	r2, [r3, #32]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	430a      	orrs	r2, r1
 80020b6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f042 0201 	orr.w	r2, r2, #1
 80020c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2200      	movs	r2, #0
 80020cc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2220      	movs	r2, #32
 80020d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2200      	movs	r2, #0
 80020da:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2200      	movs	r2, #0
 80020e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80020e4:	2300      	movs	r3, #0
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	3708      	adds	r7, #8
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
	...

080020f0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b088      	sub	sp, #32
 80020f4:	af02      	add	r7, sp, #8
 80020f6:	60f8      	str	r0, [r7, #12]
 80020f8:	4608      	mov	r0, r1
 80020fa:	4611      	mov	r1, r2
 80020fc:	461a      	mov	r2, r3
 80020fe:	4603      	mov	r3, r0
 8002100:	817b      	strh	r3, [r7, #10]
 8002102:	460b      	mov	r3, r1
 8002104:	813b      	strh	r3, [r7, #8]
 8002106:	4613      	mov	r3, r2
 8002108:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

if (hi2c->State == HAL_I2C_STATE_READY)
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002110:	b2db      	uxtb	r3, r3
 8002112:	2b20      	cmp	r3, #32
 8002114:	f040 80f9 	bne.w	800230a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002118:	6a3b      	ldr	r3, [r7, #32]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d002      	beq.n	8002124 <HAL_I2C_Mem_Write+0x34>
 800211e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002120:	2b00      	cmp	r3, #0
 8002122:	d105      	bne.n	8002130 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800212a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800212c:	2301      	movs	r3, #1
 800212e:	e0ed      	b.n	800230c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002136:	2b01      	cmp	r3, #1
 8002138:	d101      	bne.n	800213e <HAL_I2C_Mem_Write+0x4e>
 800213a:	2302      	movs	r3, #2
 800213c:	e0e6      	b.n	800230c <HAL_I2C_Mem_Write+0x21c>
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	2201      	movs	r2, #1
 8002142:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002146:	f7ff fb61 	bl	800180c <HAL_GetTick>
 800214a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	9300      	str	r3, [sp, #0]
 8002150:	2319      	movs	r3, #25
 8002152:	2201      	movs	r2, #1
 8002154:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002158:	68f8      	ldr	r0, [r7, #12]
 800215a:	f000 fac3 	bl	80026e4 <I2C_WaitOnFlagUntilTimeout>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d001      	beq.n	8002168 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	e0d1      	b.n	800230c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2221      	movs	r2, #33	@ 0x21
 800216c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	2240      	movs	r2, #64	@ 0x40
 8002174:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	2200      	movs	r2, #0
 800217c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	6a3a      	ldr	r2, [r7, #32]
 8002182:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002188:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	2200      	movs	r2, #0
 800218e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002190:	88f8      	ldrh	r0, [r7, #6]
 8002192:	893a      	ldrh	r2, [r7, #8]
 8002194:	8979      	ldrh	r1, [r7, #10]
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	9301      	str	r3, [sp, #4]
 800219a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800219c:	9300      	str	r3, [sp, #0]
 800219e:	4603      	mov	r3, r0
 80021a0:	68f8      	ldr	r0, [r7, #12]
 80021a2:	f000 f9d3 	bl	800254c <I2C_RequestMemoryWrite>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d005      	beq.n	80021b8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	2200      	movs	r2, #0
 80021b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e0a9      	b.n	800230c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021bc:	b29b      	uxth	r3, r3
 80021be:	2bff      	cmp	r3, #255	@ 0xff
 80021c0:	d90e      	bls.n	80021e0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	22ff      	movs	r2, #255	@ 0xff
 80021c6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021cc:	b2da      	uxtb	r2, r3
 80021ce:	8979      	ldrh	r1, [r7, #10]
 80021d0:	2300      	movs	r3, #0
 80021d2:	9300      	str	r3, [sp, #0]
 80021d4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80021d8:	68f8      	ldr	r0, [r7, #12]
 80021da:	f000 fc47 	bl	8002a6c <I2C_TransferConfig>
 80021de:	e00f      	b.n	8002200 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021e4:	b29a      	uxth	r2, r3
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021ee:	b2da      	uxtb	r2, r3
 80021f0:	8979      	ldrh	r1, [r7, #10]
 80021f2:	2300      	movs	r3, #0
 80021f4:	9300      	str	r3, [sp, #0]
 80021f6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80021fa:	68f8      	ldr	r0, [r7, #12]
 80021fc:	f000 fc36 	bl	8002a6c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002200:	697a      	ldr	r2, [r7, #20]
 8002202:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002204:	68f8      	ldr	r0, [r7, #12]
 8002206:	f000 fac6 	bl	8002796 <I2C_WaitOnTXISFlagUntilTimeout>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d001      	beq.n	8002214 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002210:	2301      	movs	r3, #1
 8002212:	e07b      	b.n	800230c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002218:	781a      	ldrb	r2, [r3, #0]
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002224:	1c5a      	adds	r2, r3, #1
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800222e:	b29b      	uxth	r3, r3
 8002230:	3b01      	subs	r3, #1
 8002232:	b29a      	uxth	r2, r3
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800223c:	3b01      	subs	r3, #1
 800223e:	b29a      	uxth	r2, r3
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002248:	b29b      	uxth	r3, r3
 800224a:	2b00      	cmp	r3, #0
 800224c:	d034      	beq.n	80022b8 <HAL_I2C_Mem_Write+0x1c8>
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002252:	2b00      	cmp	r3, #0
 8002254:	d130      	bne.n	80022b8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	9300      	str	r3, [sp, #0]
 800225a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800225c:	2200      	movs	r2, #0
 800225e:	2180      	movs	r1, #128	@ 0x80
 8002260:	68f8      	ldr	r0, [r7, #12]
 8002262:	f000 fa3f 	bl	80026e4 <I2C_WaitOnFlagUntilTimeout>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d001      	beq.n	8002270 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800226c:	2301      	movs	r3, #1
 800226e:	e04d      	b.n	800230c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002274:	b29b      	uxth	r3, r3
 8002276:	2bff      	cmp	r3, #255	@ 0xff
 8002278:	d90e      	bls.n	8002298 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	22ff      	movs	r2, #255	@ 0xff
 800227e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002284:	b2da      	uxtb	r2, r3
 8002286:	8979      	ldrh	r1, [r7, #10]
 8002288:	2300      	movs	r3, #0
 800228a:	9300      	str	r3, [sp, #0]
 800228c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002290:	68f8      	ldr	r0, [r7, #12]
 8002292:	f000 fbeb 	bl	8002a6c <I2C_TransferConfig>
 8002296:	e00f      	b.n	80022b8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800229c:	b29a      	uxth	r2, r3
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022a6:	b2da      	uxtb	r2, r3
 80022a8:	8979      	ldrh	r1, [r7, #10]
 80022aa:	2300      	movs	r3, #0
 80022ac:	9300      	str	r3, [sp, #0]
 80022ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80022b2:	68f8      	ldr	r0, [r7, #12]
 80022b4:	f000 fbda 	bl	8002a6c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022bc:	b29b      	uxth	r3, r3
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d19e      	bne.n	8002200 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022c2:	697a      	ldr	r2, [r7, #20]
 80022c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80022c6:	68f8      	ldr	r0, [r7, #12]
 80022c8:	f000 faac 	bl	8002824 <I2C_WaitOnSTOPFlagUntilTimeout>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d001      	beq.n	80022d6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e01a      	b.n	800230c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	2220      	movs	r2, #32
 80022dc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	6859      	ldr	r1, [r3, #4]
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681a      	ldr	r2, [r3, #0]
 80022e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002314 <HAL_I2C_Mem_Write+0x224>)
 80022ea:	400b      	ands	r3, r1
 80022ec:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2220      	movs	r2, #32
 80022f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	2200      	movs	r2, #0
 80022fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	2200      	movs	r2, #0
 8002302:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002306:	2300      	movs	r3, #0
 8002308:	e000      	b.n	800230c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800230a:	2302      	movs	r3, #2
  }
}
 800230c:	4618      	mov	r0, r3
 800230e:	3718      	adds	r7, #24
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}
 8002314:	fe00e800 	.word	0xfe00e800

08002318 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b088      	sub	sp, #32
 800231c:	af02      	add	r7, sp, #8
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	4608      	mov	r0, r1
 8002322:	4611      	mov	r1, r2
 8002324:	461a      	mov	r2, r3
 8002326:	4603      	mov	r3, r0
 8002328:	817b      	strh	r3, [r7, #10]
 800232a:	460b      	mov	r3, r1
 800232c:	813b      	strh	r3, [r7, #8]
 800232e:	4613      	mov	r3, r2
 8002330:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002338:	b2db      	uxtb	r3, r3
 800233a:	2b20      	cmp	r3, #32
 800233c:	f040 80fd 	bne.w	800253a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002340:	6a3b      	ldr	r3, [r7, #32]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d002      	beq.n	800234c <HAL_I2C_Mem_Read+0x34>
 8002346:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002348:	2b00      	cmp	r3, #0
 800234a:	d105      	bne.n	8002358 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002352:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e0f1      	b.n	800253c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800235e:	2b01      	cmp	r3, #1
 8002360:	d101      	bne.n	8002366 <HAL_I2C_Mem_Read+0x4e>
 8002362:	2302      	movs	r3, #2
 8002364:	e0ea      	b.n	800253c <HAL_I2C_Mem_Read+0x224>
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	2201      	movs	r2, #1
 800236a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800236e:	f7ff fa4d 	bl	800180c <HAL_GetTick>
 8002372:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	9300      	str	r3, [sp, #0]
 8002378:	2319      	movs	r3, #25
 800237a:	2201      	movs	r2, #1
 800237c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002380:	68f8      	ldr	r0, [r7, #12]
 8002382:	f000 f9af 	bl	80026e4 <I2C_WaitOnFlagUntilTimeout>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	e0d5      	b.n	800253c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	2222      	movs	r2, #34	@ 0x22
 8002394:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2240      	movs	r2, #64	@ 0x40
 800239c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2200      	movs	r2, #0
 80023a4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	6a3a      	ldr	r2, [r7, #32]
 80023aa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80023b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	2200      	movs	r2, #0
 80023b6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80023b8:	88f8      	ldrh	r0, [r7, #6]
 80023ba:	893a      	ldrh	r2, [r7, #8]
 80023bc:	8979      	ldrh	r1, [r7, #10]
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	9301      	str	r3, [sp, #4]
 80023c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023c4:	9300      	str	r3, [sp, #0]
 80023c6:	4603      	mov	r3, r0
 80023c8:	68f8      	ldr	r0, [r7, #12]
 80023ca:	f000 f913 	bl	80025f4 <I2C_RequestMemoryRead>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d005      	beq.n	80023e0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2200      	movs	r2, #0
 80023d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e0ad      	b.n	800253c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023e4:	b29b      	uxth	r3, r3
 80023e6:	2bff      	cmp	r3, #255	@ 0xff
 80023e8:	d90e      	bls.n	8002408 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	22ff      	movs	r2, #255	@ 0xff
 80023ee:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023f4:	b2da      	uxtb	r2, r3
 80023f6:	8979      	ldrh	r1, [r7, #10]
 80023f8:	4b52      	ldr	r3, [pc, #328]	@ (8002544 <HAL_I2C_Mem_Read+0x22c>)
 80023fa:	9300      	str	r3, [sp, #0]
 80023fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002400:	68f8      	ldr	r0, [r7, #12]
 8002402:	f000 fb33 	bl	8002a6c <I2C_TransferConfig>
 8002406:	e00f      	b.n	8002428 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800240c:	b29a      	uxth	r2, r3
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002416:	b2da      	uxtb	r2, r3
 8002418:	8979      	ldrh	r1, [r7, #10]
 800241a:	4b4a      	ldr	r3, [pc, #296]	@ (8002544 <HAL_I2C_Mem_Read+0x22c>)
 800241c:	9300      	str	r3, [sp, #0]
 800241e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002422:	68f8      	ldr	r0, [r7, #12]
 8002424:	f000 fb22 	bl	8002a6c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	9300      	str	r3, [sp, #0]
 800242c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800242e:	2200      	movs	r2, #0
 8002430:	2104      	movs	r1, #4
 8002432:	68f8      	ldr	r0, [r7, #12]
 8002434:	f000 f956 	bl	80026e4 <I2C_WaitOnFlagUntilTimeout>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e07c      	b.n	800253c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800244c:	b2d2      	uxtb	r2, r2
 800244e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002454:	1c5a      	adds	r2, r3, #1
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800245e:	3b01      	subs	r3, #1
 8002460:	b29a      	uxth	r2, r3
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800246a:	b29b      	uxth	r3, r3
 800246c:	3b01      	subs	r3, #1
 800246e:	b29a      	uxth	r2, r3
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002478:	b29b      	uxth	r3, r3
 800247a:	2b00      	cmp	r3, #0
 800247c:	d034      	beq.n	80024e8 <HAL_I2C_Mem_Read+0x1d0>
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002482:	2b00      	cmp	r3, #0
 8002484:	d130      	bne.n	80024e8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	9300      	str	r3, [sp, #0]
 800248a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800248c:	2200      	movs	r2, #0
 800248e:	2180      	movs	r1, #128	@ 0x80
 8002490:	68f8      	ldr	r0, [r7, #12]
 8002492:	f000 f927 	bl	80026e4 <I2C_WaitOnFlagUntilTimeout>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d001      	beq.n	80024a0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800249c:	2301      	movs	r3, #1
 800249e:	e04d      	b.n	800253c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024a4:	b29b      	uxth	r3, r3
 80024a6:	2bff      	cmp	r3, #255	@ 0xff
 80024a8:	d90e      	bls.n	80024c8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	22ff      	movs	r2, #255	@ 0xff
 80024ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024b4:	b2da      	uxtb	r2, r3
 80024b6:	8979      	ldrh	r1, [r7, #10]
 80024b8:	2300      	movs	r3, #0
 80024ba:	9300      	str	r3, [sp, #0]
 80024bc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80024c0:	68f8      	ldr	r0, [r7, #12]
 80024c2:	f000 fad3 	bl	8002a6c <I2C_TransferConfig>
 80024c6:	e00f      	b.n	80024e8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024cc:	b29a      	uxth	r2, r3
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024d6:	b2da      	uxtb	r2, r3
 80024d8:	8979      	ldrh	r1, [r7, #10]
 80024da:	2300      	movs	r3, #0
 80024dc:	9300      	str	r3, [sp, #0]
 80024de:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80024e2:	68f8      	ldr	r0, [r7, #12]
 80024e4:	f000 fac2 	bl	8002a6c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024ec:	b29b      	uxth	r3, r3
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d19a      	bne.n	8002428 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024f2:	697a      	ldr	r2, [r7, #20]
 80024f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80024f6:	68f8      	ldr	r0, [r7, #12]
 80024f8:	f000 f994 	bl	8002824 <I2C_WaitOnSTOPFlagUntilTimeout>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d001      	beq.n	8002506 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	e01a      	b.n	800253c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	2220      	movs	r2, #32
 800250c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	6859      	ldr	r1, [r3, #4]
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	4b0b      	ldr	r3, [pc, #44]	@ (8002548 <HAL_I2C_Mem_Read+0x230>)
 800251a:	400b      	ands	r3, r1
 800251c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	2220      	movs	r2, #32
 8002522:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	2200      	movs	r2, #0
 800252a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	2200      	movs	r2, #0
 8002532:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002536:	2300      	movs	r3, #0
 8002538:	e000      	b.n	800253c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800253a:	2302      	movs	r3, #2
  }
}
 800253c:	4618      	mov	r0, r3
 800253e:	3718      	adds	r7, #24
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}
 8002544:	80002400 	.word	0x80002400
 8002548:	fe00e800 	.word	0xfe00e800

0800254c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b086      	sub	sp, #24
 8002550:	af02      	add	r7, sp, #8
 8002552:	60f8      	str	r0, [r7, #12]
 8002554:	4608      	mov	r0, r1
 8002556:	4611      	mov	r1, r2
 8002558:	461a      	mov	r2, r3
 800255a:	4603      	mov	r3, r0
 800255c:	817b      	strh	r3, [r7, #10]
 800255e:	460b      	mov	r3, r1
 8002560:	813b      	strh	r3, [r7, #8]
 8002562:	4613      	mov	r3, r2
 8002564:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002566:	88fb      	ldrh	r3, [r7, #6]
 8002568:	b2da      	uxtb	r2, r3
 800256a:	8979      	ldrh	r1, [r7, #10]
 800256c:	4b20      	ldr	r3, [pc, #128]	@ (80025f0 <I2C_RequestMemoryWrite+0xa4>)
 800256e:	9300      	str	r3, [sp, #0]
 8002570:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002574:	68f8      	ldr	r0, [r7, #12]
 8002576:	f000 fa79 	bl	8002a6c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800257a:	69fa      	ldr	r2, [r7, #28]
 800257c:	69b9      	ldr	r1, [r7, #24]
 800257e:	68f8      	ldr	r0, [r7, #12]
 8002580:	f000 f909 	bl	8002796 <I2C_WaitOnTXISFlagUntilTimeout>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d001      	beq.n	800258e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	e02c      	b.n	80025e8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800258e:	88fb      	ldrh	r3, [r7, #6]
 8002590:	2b01      	cmp	r3, #1
 8002592:	d105      	bne.n	80025a0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002594:	893b      	ldrh	r3, [r7, #8]
 8002596:	b2da      	uxtb	r2, r3
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	629a      	str	r2, [r3, #40]	@ 0x28
 800259e:	e015      	b.n	80025cc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80025a0:	893b      	ldrh	r3, [r7, #8]
 80025a2:	0a1b      	lsrs	r3, r3, #8
 80025a4:	b29b      	uxth	r3, r3
 80025a6:	b2da      	uxtb	r2, r3
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80025ae:	69fa      	ldr	r2, [r7, #28]
 80025b0:	69b9      	ldr	r1, [r7, #24]
 80025b2:	68f8      	ldr	r0, [r7, #12]
 80025b4:	f000 f8ef 	bl	8002796 <I2C_WaitOnTXISFlagUntilTimeout>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d001      	beq.n	80025c2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e012      	b.n	80025e8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80025c2:	893b      	ldrh	r3, [r7, #8]
 80025c4:	b2da      	uxtb	r2, r3
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80025cc:	69fb      	ldr	r3, [r7, #28]
 80025ce:	9300      	str	r3, [sp, #0]
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	2200      	movs	r2, #0
 80025d4:	2180      	movs	r1, #128	@ 0x80
 80025d6:	68f8      	ldr	r0, [r7, #12]
 80025d8:	f000 f884 	bl	80026e4 <I2C_WaitOnFlagUntilTimeout>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d001      	beq.n	80025e6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e000      	b.n	80025e8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80025e6:	2300      	movs	r3, #0
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	3710      	adds	r7, #16
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	80002000 	.word	0x80002000

080025f4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b086      	sub	sp, #24
 80025f8:	af02      	add	r7, sp, #8
 80025fa:	60f8      	str	r0, [r7, #12]
 80025fc:	4608      	mov	r0, r1
 80025fe:	4611      	mov	r1, r2
 8002600:	461a      	mov	r2, r3
 8002602:	4603      	mov	r3, r0
 8002604:	817b      	strh	r3, [r7, #10]
 8002606:	460b      	mov	r3, r1
 8002608:	813b      	strh	r3, [r7, #8]
 800260a:	4613      	mov	r3, r2
 800260c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800260e:	88fb      	ldrh	r3, [r7, #6]
 8002610:	b2da      	uxtb	r2, r3
 8002612:	8979      	ldrh	r1, [r7, #10]
 8002614:	4b20      	ldr	r3, [pc, #128]	@ (8002698 <I2C_RequestMemoryRead+0xa4>)
 8002616:	9300      	str	r3, [sp, #0]
 8002618:	2300      	movs	r3, #0
 800261a:	68f8      	ldr	r0, [r7, #12]
 800261c:	f000 fa26 	bl	8002a6c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002620:	69fa      	ldr	r2, [r7, #28]
 8002622:	69b9      	ldr	r1, [r7, #24]
 8002624:	68f8      	ldr	r0, [r7, #12]
 8002626:	f000 f8b6 	bl	8002796 <I2C_WaitOnTXISFlagUntilTimeout>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d001      	beq.n	8002634 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	e02c      	b.n	800268e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002634:	88fb      	ldrh	r3, [r7, #6]
 8002636:	2b01      	cmp	r3, #1
 8002638:	d105      	bne.n	8002646 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800263a:	893b      	ldrh	r3, [r7, #8]
 800263c:	b2da      	uxtb	r2, r3
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	629a      	str	r2, [r3, #40]	@ 0x28
 8002644:	e015      	b.n	8002672 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002646:	893b      	ldrh	r3, [r7, #8]
 8002648:	0a1b      	lsrs	r3, r3, #8
 800264a:	b29b      	uxth	r3, r3
 800264c:	b2da      	uxtb	r2, r3
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002654:	69fa      	ldr	r2, [r7, #28]
 8002656:	69b9      	ldr	r1, [r7, #24]
 8002658:	68f8      	ldr	r0, [r7, #12]
 800265a:	f000 f89c 	bl	8002796 <I2C_WaitOnTXISFlagUntilTimeout>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d001      	beq.n	8002668 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e012      	b.n	800268e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002668:	893b      	ldrh	r3, [r7, #8]
 800266a:	b2da      	uxtb	r2, r3
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	9300      	str	r3, [sp, #0]
 8002676:	69bb      	ldr	r3, [r7, #24]
 8002678:	2200      	movs	r2, #0
 800267a:	2140      	movs	r1, #64	@ 0x40
 800267c:	68f8      	ldr	r0, [r7, #12]
 800267e:	f000 f831 	bl	80026e4 <I2C_WaitOnFlagUntilTimeout>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d001      	beq.n	800268c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	e000      	b.n	800268e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800268c:	2300      	movs	r3, #0
}
 800268e:	4618      	mov	r0, r3
 8002690:	3710      	adds	r7, #16
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	80002000 	.word	0x80002000

0800269c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800269c:	b480      	push	{r7}
 800269e:	b083      	sub	sp, #12
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	699b      	ldr	r3, [r3, #24]
 80026aa:	f003 0302 	and.w	r3, r3, #2
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d103      	bne.n	80026ba <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	2200      	movs	r2, #0
 80026b8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	699b      	ldr	r3, [r3, #24]
 80026c0:	f003 0301 	and.w	r3, r3, #1
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d007      	beq.n	80026d8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	699a      	ldr	r2, [r3, #24]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f042 0201 	orr.w	r2, r2, #1
 80026d6:	619a      	str	r2, [r3, #24]
  }
}
 80026d8:	bf00      	nop
 80026da:	370c      	adds	r7, #12
 80026dc:	46bd      	mov	sp, r7
 80026de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e2:	4770      	bx	lr

080026e4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b084      	sub	sp, #16
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	60f8      	str	r0, [r7, #12]
 80026ec:	60b9      	str	r1, [r7, #8]
 80026ee:	603b      	str	r3, [r7, #0]
 80026f0:	4613      	mov	r3, r2
 80026f2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80026f4:	e03b      	b.n	800276e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80026f6:	69ba      	ldr	r2, [r7, #24]
 80026f8:	6839      	ldr	r1, [r7, #0]
 80026fa:	68f8      	ldr	r0, [r7, #12]
 80026fc:	f000 f8d6 	bl	80028ac <I2C_IsErrorOccurred>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e041      	b.n	800278e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002710:	d02d      	beq.n	800276e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002712:	f7ff f87b 	bl	800180c <HAL_GetTick>
 8002716:	4602      	mov	r2, r0
 8002718:	69bb      	ldr	r3, [r7, #24]
 800271a:	1ad3      	subs	r3, r2, r3
 800271c:	683a      	ldr	r2, [r7, #0]
 800271e:	429a      	cmp	r2, r3
 8002720:	d302      	bcc.n	8002728 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d122      	bne.n	800276e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	699a      	ldr	r2, [r3, #24]
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	4013      	ands	r3, r2
 8002732:	68ba      	ldr	r2, [r7, #8]
 8002734:	429a      	cmp	r2, r3
 8002736:	bf0c      	ite	eq
 8002738:	2301      	moveq	r3, #1
 800273a:	2300      	movne	r3, #0
 800273c:	b2db      	uxtb	r3, r3
 800273e:	461a      	mov	r2, r3
 8002740:	79fb      	ldrb	r3, [r7, #7]
 8002742:	429a      	cmp	r2, r3
 8002744:	d113      	bne.n	800276e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800274a:	f043 0220 	orr.w	r2, r3, #32
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	2220      	movs	r2, #32
 8002756:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	2200      	movs	r2, #0
 800275e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	2200      	movs	r2, #0
 8002766:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e00f      	b.n	800278e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	699a      	ldr	r2, [r3, #24]
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	4013      	ands	r3, r2
 8002778:	68ba      	ldr	r2, [r7, #8]
 800277a:	429a      	cmp	r2, r3
 800277c:	bf0c      	ite	eq
 800277e:	2301      	moveq	r3, #1
 8002780:	2300      	movne	r3, #0
 8002782:	b2db      	uxtb	r3, r3
 8002784:	461a      	mov	r2, r3
 8002786:	79fb      	ldrb	r3, [r7, #7]
 8002788:	429a      	cmp	r2, r3
 800278a:	d0b4      	beq.n	80026f6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800278c:	2300      	movs	r3, #0
}
 800278e:	4618      	mov	r0, r3
 8002790:	3710      	adds	r7, #16
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}

08002796 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002796:	b580      	push	{r7, lr}
 8002798:	b084      	sub	sp, #16
 800279a:	af00      	add	r7, sp, #0
 800279c:	60f8      	str	r0, [r7, #12]
 800279e:	60b9      	str	r1, [r7, #8]
 80027a0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80027a2:	e033      	b.n	800280c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80027a4:	687a      	ldr	r2, [r7, #4]
 80027a6:	68b9      	ldr	r1, [r7, #8]
 80027a8:	68f8      	ldr	r0, [r7, #12]
 80027aa:	f000 f87f 	bl	80028ac <I2C_IsErrorOccurred>
 80027ae:	4603      	mov	r3, r0
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d001      	beq.n	80027b8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80027b4:	2301      	movs	r3, #1
 80027b6:	e031      	b.n	800281c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027be:	d025      	beq.n	800280c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027c0:	f7ff f824 	bl	800180c <HAL_GetTick>
 80027c4:	4602      	mov	r2, r0
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	68ba      	ldr	r2, [r7, #8]
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d302      	bcc.n	80027d6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d11a      	bne.n	800280c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	699b      	ldr	r3, [r3, #24]
 80027dc:	f003 0302 	and.w	r3, r3, #2
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	d013      	beq.n	800280c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027e8:	f043 0220 	orr.w	r2, r3, #32
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2220      	movs	r2, #32
 80027f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	2200      	movs	r2, #0
 80027fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	2200      	movs	r2, #0
 8002804:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e007      	b.n	800281c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	699b      	ldr	r3, [r3, #24]
 8002812:	f003 0302 	and.w	r3, r3, #2
 8002816:	2b02      	cmp	r3, #2
 8002818:	d1c4      	bne.n	80027a4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800281a:	2300      	movs	r3, #0
}
 800281c:	4618      	mov	r0, r3
 800281e:	3710      	adds	r7, #16
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}

08002824 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b084      	sub	sp, #16
 8002828:	af00      	add	r7, sp, #0
 800282a:	60f8      	str	r0, [r7, #12]
 800282c:	60b9      	str	r1, [r7, #8]
 800282e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002830:	e02f      	b.n	8002892 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	68b9      	ldr	r1, [r7, #8]
 8002836:	68f8      	ldr	r0, [r7, #12]
 8002838:	f000 f838 	bl	80028ac <I2C_IsErrorOccurred>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d001      	beq.n	8002846 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e02d      	b.n	80028a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002846:	f7fe ffe1 	bl	800180c <HAL_GetTick>
 800284a:	4602      	mov	r2, r0
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	1ad3      	subs	r3, r2, r3
 8002850:	68ba      	ldr	r2, [r7, #8]
 8002852:	429a      	cmp	r2, r3
 8002854:	d302      	bcc.n	800285c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d11a      	bne.n	8002892 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	699b      	ldr	r3, [r3, #24]
 8002862:	f003 0320 	and.w	r3, r3, #32
 8002866:	2b20      	cmp	r3, #32
 8002868:	d013      	beq.n	8002892 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800286e:	f043 0220 	orr.w	r2, r3, #32
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2220      	movs	r2, #32
 800287a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	2200      	movs	r2, #0
 8002882:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2200      	movs	r2, #0
 800288a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	e007      	b.n	80028a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	699b      	ldr	r3, [r3, #24]
 8002898:	f003 0320 	and.w	r3, r3, #32
 800289c:	2b20      	cmp	r3, #32
 800289e:	d1c8      	bne.n	8002832 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80028a0:	2300      	movs	r3, #0
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3710      	adds	r7, #16
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
	...

080028ac <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b08a      	sub	sp, #40	@ 0x28
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	60f8      	str	r0, [r7, #12]
 80028b4:	60b9      	str	r1, [r7, #8]
 80028b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028b8:	2300      	movs	r3, #0
 80028ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	699b      	ldr	r3, [r3, #24]
 80028c4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80028c6:	2300      	movs	r3, #0
 80028c8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80028ce:	69bb      	ldr	r3, [r7, #24]
 80028d0:	f003 0310 	and.w	r3, r3, #16
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d068      	beq.n	80029aa <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	2210      	movs	r2, #16
 80028de:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80028e0:	e049      	b.n	8002976 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028e8:	d045      	beq.n	8002976 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80028ea:	f7fe ff8f 	bl	800180c <HAL_GetTick>
 80028ee:	4602      	mov	r2, r0
 80028f0:	69fb      	ldr	r3, [r7, #28]
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	68ba      	ldr	r2, [r7, #8]
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d302      	bcc.n	8002900 <I2C_IsErrorOccurred+0x54>
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d13a      	bne.n	8002976 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800290a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002912:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	699b      	ldr	r3, [r3, #24]
 800291a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800291e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002922:	d121      	bne.n	8002968 <I2C_IsErrorOccurred+0xbc>
 8002924:	697b      	ldr	r3, [r7, #20]
 8002926:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800292a:	d01d      	beq.n	8002968 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800292c:	7cfb      	ldrb	r3, [r7, #19]
 800292e:	2b20      	cmp	r3, #32
 8002930:	d01a      	beq.n	8002968 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	685a      	ldr	r2, [r3, #4]
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002940:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002942:	f7fe ff63 	bl	800180c <HAL_GetTick>
 8002946:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002948:	e00e      	b.n	8002968 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800294a:	f7fe ff5f 	bl	800180c <HAL_GetTick>
 800294e:	4602      	mov	r2, r0
 8002950:	69fb      	ldr	r3, [r7, #28]
 8002952:	1ad3      	subs	r3, r2, r3
 8002954:	2b19      	cmp	r3, #25
 8002956:	d907      	bls.n	8002968 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002958:	6a3b      	ldr	r3, [r7, #32]
 800295a:	f043 0320 	orr.w	r3, r3, #32
 800295e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002966:	e006      	b.n	8002976 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	699b      	ldr	r3, [r3, #24]
 800296e:	f003 0320 	and.w	r3, r3, #32
 8002972:	2b20      	cmp	r3, #32
 8002974:	d1e9      	bne.n	800294a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	699b      	ldr	r3, [r3, #24]
 800297c:	f003 0320 	and.w	r3, r3, #32
 8002980:	2b20      	cmp	r3, #32
 8002982:	d003      	beq.n	800298c <I2C_IsErrorOccurred+0xe0>
 8002984:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002988:	2b00      	cmp	r3, #0
 800298a:	d0aa      	beq.n	80028e2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800298c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002990:	2b00      	cmp	r3, #0
 8002992:	d103      	bne.n	800299c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2220      	movs	r2, #32
 800299a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800299c:	6a3b      	ldr	r3, [r7, #32]
 800299e:	f043 0304 	orr.w	r3, r3, #4
 80029a2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	699b      	ldr	r3, [r3, #24]
 80029b0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80029b2:	69bb      	ldr	r3, [r7, #24]
 80029b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d00b      	beq.n	80029d4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80029bc:	6a3b      	ldr	r3, [r7, #32]
 80029be:	f043 0301 	orr.w	r3, r3, #1
 80029c2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80029cc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80029d4:	69bb      	ldr	r3, [r7, #24]
 80029d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d00b      	beq.n	80029f6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80029de:	6a3b      	ldr	r3, [r7, #32]
 80029e0:	f043 0308 	orr.w	r3, r3, #8
 80029e4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80029ee:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80029f6:	69bb      	ldr	r3, [r7, #24]
 80029f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d00b      	beq.n	8002a18 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002a00:	6a3b      	ldr	r3, [r7, #32]
 8002a02:	f043 0302 	orr.w	r3, r3, #2
 8002a06:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a10:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002a18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d01c      	beq.n	8002a5a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002a20:	68f8      	ldr	r0, [r7, #12]
 8002a22:	f7ff fe3b 	bl	800269c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	6859      	ldr	r1, [r3, #4]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	4b0d      	ldr	r3, [pc, #52]	@ (8002a68 <I2C_IsErrorOccurred+0x1bc>)
 8002a32:	400b      	ands	r3, r1
 8002a34:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002a3a:	6a3b      	ldr	r3, [r7, #32]
 8002a3c:	431a      	orrs	r2, r3
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	2220      	movs	r2, #32
 8002a46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2200      	movs	r2, #0
 8002a56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002a5a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3728      	adds	r7, #40	@ 0x28
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	fe00e800 	.word	0xfe00e800

08002a6c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b087      	sub	sp, #28
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	60f8      	str	r0, [r7, #12]
 8002a74:	607b      	str	r3, [r7, #4]
 8002a76:	460b      	mov	r3, r1
 8002a78:	817b      	strh	r3, [r7, #10]
 8002a7a:	4613      	mov	r3, r2
 8002a7c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002a7e:	897b      	ldrh	r3, [r7, #10]
 8002a80:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002a84:	7a7b      	ldrb	r3, [r7, #9]
 8002a86:	041b      	lsls	r3, r3, #16
 8002a88:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002a8c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002a92:	6a3b      	ldr	r3, [r7, #32]
 8002a94:	4313      	orrs	r3, r2
 8002a96:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a9a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	685a      	ldr	r2, [r3, #4]
 8002aa2:	6a3b      	ldr	r3, [r7, #32]
 8002aa4:	0d5b      	lsrs	r3, r3, #21
 8002aa6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002aaa:	4b08      	ldr	r3, [pc, #32]	@ (8002acc <I2C_TransferConfig+0x60>)
 8002aac:	430b      	orrs	r3, r1
 8002aae:	43db      	mvns	r3, r3
 8002ab0:	ea02 0103 	and.w	r1, r2, r3
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	697a      	ldr	r2, [r7, #20]
 8002aba:	430a      	orrs	r2, r1
 8002abc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002abe:	bf00      	nop
 8002ac0:	371c      	adds	r7, #28
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	03ff63ff 	.word	0x03ff63ff

08002ad0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
 8002ad8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	2b20      	cmp	r3, #32
 8002ae4:	d138      	bne.n	8002b58 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d101      	bne.n	8002af4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002af0:	2302      	movs	r3, #2
 8002af2:	e032      	b.n	8002b5a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2224      	movs	r2, #36	@ 0x24
 8002b00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f022 0201 	bic.w	r2, r2, #1
 8002b12:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002b22:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	6819      	ldr	r1, [r3, #0]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	683a      	ldr	r2, [r7, #0]
 8002b30:	430a      	orrs	r2, r1
 8002b32:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f042 0201 	orr.w	r2, r2, #1
 8002b42:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2220      	movs	r2, #32
 8002b48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002b54:	2300      	movs	r3, #0
 8002b56:	e000      	b.n	8002b5a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002b58:	2302      	movs	r3, #2
  }
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	370c      	adds	r7, #12
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr

08002b66 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002b66:	b480      	push	{r7}
 8002b68:	b085      	sub	sp, #20
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]
 8002b6e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b76:	b2db      	uxtb	r3, r3
 8002b78:	2b20      	cmp	r3, #32
 8002b7a:	d139      	bne.n	8002bf0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b82:	2b01      	cmp	r3, #1
 8002b84:	d101      	bne.n	8002b8a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002b86:	2302      	movs	r3, #2
 8002b88:	e033      	b.n	8002bf2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2224      	movs	r2, #36	@ 0x24
 8002b96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f022 0201 	bic.w	r2, r2, #1
 8002ba8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002bb8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	021b      	lsls	r3, r3, #8
 8002bbe:	68fa      	ldr	r2, [r7, #12]
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	68fa      	ldr	r2, [r7, #12]
 8002bca:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681a      	ldr	r2, [r3, #0]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f042 0201 	orr.w	r2, r2, #1
 8002bda:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2220      	movs	r2, #32
 8002be0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2200      	movs	r2, #0
 8002be8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002bec:	2300      	movs	r3, #0
 8002bee:	e000      	b.n	8002bf2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002bf0:	2302      	movs	r3, #2
  }
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3714      	adds	r7, #20
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
	...

08002c00 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8002c00:	b480      	push	{r7}
 8002c02:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8002c04:	4b05      	ldr	r3, [pc, #20]	@ (8002c1c <HAL_ICACHE_Enable+0x1c>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a04      	ldr	r2, [pc, #16]	@ (8002c1c <HAL_ICACHE_Enable+0x1c>)
 8002c0a:	f043 0301 	orr.w	r3, r3, #1
 8002c0e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8002c10:	2300      	movs	r3, #0
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr
 8002c1c:	40030400 	.word	0x40030400

08002c20 <HAL_PWR_EnableWakeUpPin>:
  *                     the wake up line, the wake up source with
  *                     high polarity and the first wake up I/O.
  * @retval None.
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPin)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b087      	sub	sp, #28
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPin));

  /* Specifies the wake up line polarity for the event detection (rising or falling edge) */
  MODIFY_REG(PWR->WUCR2, (PWR_EWUP_MASK & WakeUpPin), (WakeUpPin >> PWR_WUP_POLARITY_SHIFT));
 8002c28:	4b1b      	ldr	r3, [pc, #108]	@ (8002c98 <HAL_PWR_EnableWakeUpPin+0x78>)
 8002c2a:	699a      	ldr	r2, [r3, #24]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	43db      	mvns	r3, r3
 8002c32:	401a      	ands	r2, r3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	0a1b      	lsrs	r3, r3, #8
 8002c38:	4917      	ldr	r1, [pc, #92]	@ (8002c98 <HAL_PWR_EnableWakeUpPin+0x78>)
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	618b      	str	r3, [r1, #24]

  /* Specifies the wake up line I/O selection */
  MODIFY_REG(PWR->WUCR3, (3UL << (POSITION_VAL(PWR_EWUP_MASK & WakeUpPin) * 2U)),
 8002c3e:	4b16      	ldr	r3, [pc, #88]	@ (8002c98 <HAL_PWR_EnableWakeUpPin+0x78>)
 8002c40:	69da      	ldr	r2, [r3, #28]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	fa93 f3a3 	rbit	r3, r3
 8002c4e:	60fb      	str	r3, [r7, #12]
  return result;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d101      	bne.n	8002c5e <HAL_PWR_EnableWakeUpPin+0x3e>
    return 32U;
 8002c5a:	2320      	movs	r3, #32
 8002c5c:	e003      	b.n	8002c66 <HAL_PWR_EnableWakeUpPin+0x46>
  return __builtin_clz(value);
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	fab3 f383 	clz	r3, r3
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	005b      	lsls	r3, r3, #1
 8002c68:	2103      	movs	r1, #3
 8002c6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c6e:	43db      	mvns	r3, r3
 8002c70:	401a      	ands	r2, r3
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	0c1b      	lsrs	r3, r3, #16
 8002c76:	4908      	ldr	r1, [pc, #32]	@ (8002c98 <HAL_PWR_EnableWakeUpPin+0x78>)
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	61cb      	str	r3, [r1, #28]
             (WakeUpPin >> PWR_WUP_SELECT_SIGNAL_SHIFT));

  /* Enable wake-up line */
  SET_BIT(PWR->WUCR1, (PWR_EWUP_MASK & WakeUpPin));
 8002c7c:	4b06      	ldr	r3, [pc, #24]	@ (8002c98 <HAL_PWR_EnableWakeUpPin+0x78>)
 8002c7e:	695a      	ldr	r2, [r3, #20]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	b2db      	uxtb	r3, r3
 8002c84:	4904      	ldr	r1, [pc, #16]	@ (8002c98 <HAL_PWR_EnableWakeUpPin+0x78>)
 8002c86:	4313      	orrs	r3, r2
 8002c88:	614b      	str	r3, [r1, #20]
}
 8002c8a:	bf00      	nop
 8002c8c:	371c      	adds	r7, #28
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr
 8002c96:	bf00      	nop
 8002c98:	46020800 	.word	0x46020800

08002c9c <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b085      	sub	sp, #20
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8002ca4:	4b39      	ldr	r3, [pc, #228]	@ (8002d8c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002ca6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ca8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002cac:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8002cae:	68ba      	ldr	r2, [r7, #8]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	429a      	cmp	r2, r3
 8002cb4:	d10b      	bne.n	8002cce <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cbc:	d905      	bls.n	8002cca <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8002cbe:	4b33      	ldr	r3, [pc, #204]	@ (8002d8c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002cc0:	68db      	ldr	r3, [r3, #12]
 8002cc2:	4a32      	ldr	r2, [pc, #200]	@ (8002d8c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002cc4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002cc8:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	e057      	b.n	8002d7e <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cd4:	d90a      	bls.n	8002cec <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8002cd6:	4b2d      	ldr	r3, [pc, #180]	@ (8002d8c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002cd8:	68db      	ldr	r3, [r3, #12]
 8002cda:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	4a2a      	ldr	r2, [pc, #168]	@ (8002d8c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002ce4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ce8:	60d3      	str	r3, [r2, #12]
 8002cea:	e007      	b.n	8002cfc <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8002cec:	4b27      	ldr	r3, [pc, #156]	@ (8002d8c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002cee:	68db      	ldr	r3, [r3, #12]
 8002cf0:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8002cf4:	4925      	ldr	r1, [pc, #148]	@ (8002d8c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8002cfc:	4b24      	ldr	r3, [pc, #144]	@ (8002d90 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a24      	ldr	r2, [pc, #144]	@ (8002d94 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8002d02:	fba2 2303 	umull	r2, r3, r2, r3
 8002d06:	099b      	lsrs	r3, r3, #6
 8002d08:	2232      	movs	r2, #50	@ 0x32
 8002d0a:	fb02 f303 	mul.w	r3, r2, r3
 8002d0e:	4a21      	ldr	r2, [pc, #132]	@ (8002d94 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8002d10:	fba2 2303 	umull	r2, r3, r2, r3
 8002d14:	099b      	lsrs	r3, r3, #6
 8002d16:	3301      	adds	r3, #1
 8002d18:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8002d1a:	e002      	b.n	8002d22 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	3b01      	subs	r3, #1
 8002d20:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8002d22:	4b1a      	ldr	r3, [pc, #104]	@ (8002d8c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002d24:	68db      	ldr	r3, [r3, #12]
 8002d26:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d102      	bne.n	8002d34 <HAL_PWREx_ControlVoltageScaling+0x98>
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d1f3      	bne.n	8002d1c <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d01b      	beq.n	8002d72 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8002d3a:	4b15      	ldr	r3, [pc, #84]	@ (8002d90 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a15      	ldr	r2, [pc, #84]	@ (8002d94 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8002d40:	fba2 2303 	umull	r2, r3, r2, r3
 8002d44:	099b      	lsrs	r3, r3, #6
 8002d46:	2232      	movs	r2, #50	@ 0x32
 8002d48:	fb02 f303 	mul.w	r3, r2, r3
 8002d4c:	4a11      	ldr	r2, [pc, #68]	@ (8002d94 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8002d4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d52:	099b      	lsrs	r3, r3, #6
 8002d54:	3301      	adds	r3, #1
 8002d56:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8002d58:	e002      	b.n	8002d60 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	3b01      	subs	r3, #1
 8002d5e:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8002d60:	4b0a      	ldr	r3, [pc, #40]	@ (8002d8c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002d62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d102      	bne.n	8002d72 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d1f3      	bne.n	8002d5a <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d101      	bne.n	8002d7c <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8002d78:	2303      	movs	r3, #3
 8002d7a:	e000      	b.n	8002d7e <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8002d7c:	2300      	movs	r3, #0
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	3714      	adds	r7, #20
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr
 8002d8a:	bf00      	nop
 8002d8c:	46020800 	.word	0x46020800
 8002d90:	20000004 	.word	0x20000004
 8002d94:	10624dd3 	.word	0x10624dd3

08002d98 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8002d9c:	4b04      	ldr	r3, [pc, #16]	@ (8002db0 <HAL_PWREx_GetVoltageRange+0x18>)
 8002d9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002da0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	46bd      	mov	sp, r7
 8002da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dac:	4770      	bx	lr
 8002dae:	bf00      	nop
 8002db0:	46020800 	.word	0x46020800

08002db4 <HAL_PWREx_EnterSTOP2Mode>:
  *                     @arg @ref PWR_STOPENTRY_WFE enter Stop mode with Wait
  *                               For Event request.
  * @retval None.
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	4603      	mov	r3, r0
 8002dbc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Stop 2 mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_1);
 8002dbe:	4b11      	ldr	r3, [pc, #68]	@ (8002e04 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f023 0307 	bic.w	r3, r3, #7
 8002dc6:	4a0f      	ldr	r2, [pc, #60]	@ (8002e04 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8002dc8:	f043 0302 	orr.w	r3, r3, #2
 8002dcc:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002dce:	4b0e      	ldr	r3, [pc, #56]	@ (8002e08 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8002dd0:	691b      	ldr	r3, [r3, #16]
 8002dd2:	4a0d      	ldr	r2, [pc, #52]	@ (8002e08 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8002dd4:	f043 0304 	orr.w	r3, r3, #4
 8002dd8:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry */
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8002dda:	79fb      	ldrb	r3, [r7, #7]
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d101      	bne.n	8002de4 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8002de0:	bf30      	wfi
 8002de2:	e002      	b.n	8002dea <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8002de4:	bf40      	sev
    __WFE();
 8002de6:	bf20      	wfe
    __WFE();
 8002de8:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002dea:	4b07      	ldr	r3, [pc, #28]	@ (8002e08 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8002dec:	691b      	ldr	r3, [r3, #16]
 8002dee:	4a06      	ldr	r2, [pc, #24]	@ (8002e08 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8002df0:	f023 0304 	bic.w	r3, r3, #4
 8002df4:	6113      	str	r3, [r2, #16]
}
 8002df6:	bf00      	nop
 8002df8:	370c      	adds	r7, #12
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	46020800 	.word	0x46020800
 8002e08:	e000ed00 	.word	0xe000ed00

08002e0c <HAL_PWREx_EnterSHUTDOWNMode>:
  *         voltage monitoring is possible in this mode, therefore the switch to
  *         Backup domain is not supported.
  * @retval None.
  */
void HAL_PWREx_EnterSHUTDOWNMode(void)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	af00      	add	r7, sp, #0
  /* Set Shutdown mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, (PWR_CR1_LPMS_1 | PWR_CR1_LPMS_2));
 8002e10:	4b09      	ldr	r3, [pc, #36]	@ (8002e38 <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f023 0307 	bic.w	r3, r3, #7
 8002e18:	4a07      	ldr	r2, [pc, #28]	@ (8002e38 <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 8002e1a:	f043 0306 	orr.w	r3, r3, #6
 8002e1e:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002e20:	4b06      	ldr	r3, [pc, #24]	@ (8002e3c <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 8002e22:	691b      	ldr	r3, [r3, #16]
 8002e24:	4a05      	ldr	r2, [pc, #20]	@ (8002e3c <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 8002e26:	f043 0304 	orr.w	r3, r3, #4
 8002e2a:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined (__CC_ARM)
  __force_stores();
#endif /* (__CC_ARM)*/
  /* Request Wait For Interrupt */
  __WFI();
 8002e2c:	bf30      	wfi
}
 8002e2e:	bf00      	nop
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr
 8002e38:	46020800 	.word	0x46020800
 8002e3c:	e000ed00 	.word	0xe000ed00

08002e40 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b08e      	sub	sp, #56	@ 0x38
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d102      	bne.n	8002e5a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	f000 bec8 	b.w	8003bea <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e5a:	4b99      	ldr	r3, [pc, #612]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002e5c:	69db      	ldr	r3, [r3, #28]
 8002e5e:	f003 030c 	and.w	r3, r3, #12
 8002e62:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e64:	4b96      	ldr	r3, [pc, #600]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002e66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e68:	f003 0303 	and.w	r3, r3, #3
 8002e6c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 0310 	and.w	r3, r3, #16
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	f000 816c 	beq.w	8003154 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d007      	beq.n	8002e92 <HAL_RCC_OscConfig+0x52>
 8002e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e84:	2b0c      	cmp	r3, #12
 8002e86:	f040 80de 	bne.w	8003046 <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002e8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	f040 80da 	bne.w	8003046 <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	69db      	ldr	r3, [r3, #28]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d102      	bne.n	8002ea0 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	f000 bea5 	b.w	8003bea <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ea4:	4b86      	ldr	r3, [pc, #536]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d004      	beq.n	8002eba <HAL_RCC_OscConfig+0x7a>
 8002eb0:	4b83      	ldr	r3, [pc, #524]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002eb8:	e005      	b.n	8002ec6 <HAL_RCC_OscConfig+0x86>
 8002eba:	4b81      	ldr	r3, [pc, #516]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002ebc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002ec0:	041b      	lsls	r3, r3, #16
 8002ec2:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d255      	bcs.n	8002f76 <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d10a      	bne.n	8002ee6 <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f001 f99d 	bl	8004214 <RCC_SetFlashLatencyFromMSIRange>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d002      	beq.n	8002ee6 <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	f000 be82 	b.w	8003bea <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8002ee6:	4b76      	ldr	r3, [pc, #472]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	4a75      	ldr	r2, [pc, #468]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002eec:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002ef0:	6093      	str	r3, [r2, #8]
 8002ef2:	4b73      	ldr	r3, [pc, #460]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002efe:	4970      	ldr	r1, [pc, #448]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002f00:	4313      	orrs	r3, r2
 8002f02:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f08:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8002f0c:	d309      	bcc.n	8002f22 <HAL_RCC_OscConfig+0xe2>
 8002f0e:	4b6c      	ldr	r3, [pc, #432]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	f023 021f 	bic.w	r2, r3, #31
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6a1b      	ldr	r3, [r3, #32]
 8002f1a:	4969      	ldr	r1, [pc, #420]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	60cb      	str	r3, [r1, #12]
 8002f20:	e07e      	b.n	8003020 <HAL_RCC_OscConfig+0x1e0>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	da0a      	bge.n	8002f40 <HAL_RCC_OscConfig+0x100>
 8002f2a:	4b65      	ldr	r3, [pc, #404]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002f2c:	68db      	ldr	r3, [r3, #12]
 8002f2e:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6a1b      	ldr	r3, [r3, #32]
 8002f36:	015b      	lsls	r3, r3, #5
 8002f38:	4961      	ldr	r1, [pc, #388]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	60cb      	str	r3, [r1, #12]
 8002f3e:	e06f      	b.n	8003020 <HAL_RCC_OscConfig+0x1e0>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f48:	d30a      	bcc.n	8002f60 <HAL_RCC_OscConfig+0x120>
 8002f4a:	4b5d      	ldr	r3, [pc, #372]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002f4c:	68db      	ldr	r3, [r3, #12]
 8002f4e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6a1b      	ldr	r3, [r3, #32]
 8002f56:	029b      	lsls	r3, r3, #10
 8002f58:	4959      	ldr	r1, [pc, #356]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	60cb      	str	r3, [r1, #12]
 8002f5e:	e05f      	b.n	8003020 <HAL_RCC_OscConfig+0x1e0>
 8002f60:	4b57      	ldr	r3, [pc, #348]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6a1b      	ldr	r3, [r3, #32]
 8002f6c:	03db      	lsls	r3, r3, #15
 8002f6e:	4954      	ldr	r1, [pc, #336]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002f70:	4313      	orrs	r3, r2
 8002f72:	60cb      	str	r3, [r1, #12]
 8002f74:	e054      	b.n	8003020 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8002f76:	4b52      	ldr	r3, [pc, #328]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	4a51      	ldr	r2, [pc, #324]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002f7c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002f80:	6093      	str	r3, [r2, #8]
 8002f82:	4b4f      	ldr	r3, [pc, #316]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f8e:	494c      	ldr	r1, [pc, #304]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002f90:	4313      	orrs	r3, r2
 8002f92:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f98:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8002f9c:	d309      	bcc.n	8002fb2 <HAL_RCC_OscConfig+0x172>
 8002f9e:	4b48      	ldr	r3, [pc, #288]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002fa0:	68db      	ldr	r3, [r3, #12]
 8002fa2:	f023 021f 	bic.w	r2, r3, #31
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6a1b      	ldr	r3, [r3, #32]
 8002faa:	4945      	ldr	r1, [pc, #276]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002fac:	4313      	orrs	r3, r2
 8002fae:	60cb      	str	r3, [r1, #12]
 8002fb0:	e028      	b.n	8003004 <HAL_RCC_OscConfig+0x1c4>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	da0a      	bge.n	8002fd0 <HAL_RCC_OscConfig+0x190>
 8002fba:	4b41      	ldr	r3, [pc, #260]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002fbc:	68db      	ldr	r3, [r3, #12]
 8002fbe:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6a1b      	ldr	r3, [r3, #32]
 8002fc6:	015b      	lsls	r3, r3, #5
 8002fc8:	493d      	ldr	r1, [pc, #244]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	60cb      	str	r3, [r1, #12]
 8002fce:	e019      	b.n	8003004 <HAL_RCC_OscConfig+0x1c4>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fd8:	d30a      	bcc.n	8002ff0 <HAL_RCC_OscConfig+0x1b0>
 8002fda:	4b39      	ldr	r3, [pc, #228]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002fdc:	68db      	ldr	r3, [r3, #12]
 8002fde:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a1b      	ldr	r3, [r3, #32]
 8002fe6:	029b      	lsls	r3, r3, #10
 8002fe8:	4935      	ldr	r1, [pc, #212]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002fea:	4313      	orrs	r3, r2
 8002fec:	60cb      	str	r3, [r1, #12]
 8002fee:	e009      	b.n	8003004 <HAL_RCC_OscConfig+0x1c4>
 8002ff0:	4b33      	ldr	r3, [pc, #204]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002ff2:	68db      	ldr	r3, [r3, #12]
 8002ff4:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6a1b      	ldr	r3, [r3, #32]
 8002ffc:	03db      	lsls	r3, r3, #15
 8002ffe:	4930      	ldr	r1, [pc, #192]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8003000:	4313      	orrs	r3, r2
 8003002:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003006:	2b00      	cmp	r3, #0
 8003008:	d10a      	bne.n	8003020 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800300e:	4618      	mov	r0, r3
 8003010:	f001 f900 	bl	8004214 <RCC_SetFlashLatencyFromMSIRange>
 8003014:	4603      	mov	r3, r0
 8003016:	2b00      	cmp	r3, #0
 8003018:	d002      	beq.n	8003020 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	f000 bde5 	b.w	8003bea <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8003020:	f001 f8de 	bl	80041e0 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003024:	4b27      	ldr	r3, [pc, #156]	@ (80030c4 <HAL_RCC_OscConfig+0x284>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4618      	mov	r0, r3
 800302a:	f7fe fb65 	bl	80016f8 <HAL_InitTick>
 800302e:	4603      	mov	r3, r0
 8003030:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8003034:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003038:	2b00      	cmp	r3, #0
 800303a:	f000 808a 	beq.w	8003152 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 800303e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003042:	f000 bdd2 	b.w	8003bea <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	69db      	ldr	r3, [r3, #28]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d066      	beq.n	800311c <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 800304e:	4b1c      	ldr	r3, [pc, #112]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a1b      	ldr	r2, [pc, #108]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8003054:	f043 0301 	orr.w	r3, r3, #1
 8003058:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800305a:	f7fe fbd7 	bl	800180c <HAL_GetTick>
 800305e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8003060:	e009      	b.n	8003076 <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003062:	f7fe fbd3 	bl	800180c <HAL_GetTick>
 8003066:	4602      	mov	r2, r0
 8003068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	2b02      	cmp	r3, #2
 800306e:	d902      	bls.n	8003076 <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8003070:	2303      	movs	r3, #3
 8003072:	f000 bdba 	b.w	8003bea <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8003076:	4b12      	ldr	r3, [pc, #72]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0304 	and.w	r3, r3, #4
 800307e:	2b00      	cmp	r3, #0
 8003080:	d0ef      	beq.n	8003062 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003082:	4b0f      	ldr	r3, [pc, #60]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	4a0e      	ldr	r2, [pc, #56]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8003088:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800308c:	6093      	str	r3, [r2, #8]
 800308e:	4b0c      	ldr	r3, [pc, #48]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800309a:	4909      	ldr	r1, [pc, #36]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 800309c:	4313      	orrs	r3, r2
 800309e:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030a4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80030a8:	d30e      	bcc.n	80030c8 <HAL_RCC_OscConfig+0x288>
 80030aa:	4b05      	ldr	r3, [pc, #20]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 80030ac:	68db      	ldr	r3, [r3, #12]
 80030ae:	f023 021f 	bic.w	r2, r3, #31
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6a1b      	ldr	r3, [r3, #32]
 80030b6:	4902      	ldr	r1, [pc, #8]	@ (80030c0 <HAL_RCC_OscConfig+0x280>)
 80030b8:	4313      	orrs	r3, r2
 80030ba:	60cb      	str	r3, [r1, #12]
 80030bc:	e04a      	b.n	8003154 <HAL_RCC_OscConfig+0x314>
 80030be:	bf00      	nop
 80030c0:	46020c00 	.word	0x46020c00
 80030c4:	20000008 	.word	0x20000008
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	da0a      	bge.n	80030e6 <HAL_RCC_OscConfig+0x2a6>
 80030d0:	4b98      	ldr	r3, [pc, #608]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6a1b      	ldr	r3, [r3, #32]
 80030dc:	015b      	lsls	r3, r3, #5
 80030de:	4995      	ldr	r1, [pc, #596]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 80030e0:	4313      	orrs	r3, r2
 80030e2:	60cb      	str	r3, [r1, #12]
 80030e4:	e036      	b.n	8003154 <HAL_RCC_OscConfig+0x314>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030ee:	d30a      	bcc.n	8003106 <HAL_RCC_OscConfig+0x2c6>
 80030f0:	4b90      	ldr	r3, [pc, #576]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6a1b      	ldr	r3, [r3, #32]
 80030fc:	029b      	lsls	r3, r3, #10
 80030fe:	498d      	ldr	r1, [pc, #564]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 8003100:	4313      	orrs	r3, r2
 8003102:	60cb      	str	r3, [r1, #12]
 8003104:	e026      	b.n	8003154 <HAL_RCC_OscConfig+0x314>
 8003106:	4b8b      	ldr	r3, [pc, #556]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 8003108:	68db      	ldr	r3, [r3, #12]
 800310a:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6a1b      	ldr	r3, [r3, #32]
 8003112:	03db      	lsls	r3, r3, #15
 8003114:	4987      	ldr	r1, [pc, #540]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 8003116:	4313      	orrs	r3, r2
 8003118:	60cb      	str	r3, [r1, #12]
 800311a:	e01b      	b.n	8003154 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 800311c:	4b85      	ldr	r3, [pc, #532]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a84      	ldr	r2, [pc, #528]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 8003122:	f023 0301 	bic.w	r3, r3, #1
 8003126:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003128:	f7fe fb70 	bl	800180c <HAL_GetTick>
 800312c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 800312e:	e009      	b.n	8003144 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003130:	f7fe fb6c 	bl	800180c <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	2b02      	cmp	r3, #2
 800313c:	d902      	bls.n	8003144 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	f000 bd53 	b.w	8003bea <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8003144:	4b7b      	ldr	r3, [pc, #492]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 0304 	and.w	r3, r3, #4
 800314c:	2b00      	cmp	r3, #0
 800314e:	d1ef      	bne.n	8003130 <HAL_RCC_OscConfig+0x2f0>
 8003150:	e000      	b.n	8003154 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8003152:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f003 0301 	and.w	r3, r3, #1
 800315c:	2b00      	cmp	r3, #0
 800315e:	f000 808b 	beq.w	8003278 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8003162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003164:	2b08      	cmp	r3, #8
 8003166:	d005      	beq.n	8003174 <HAL_RCC_OscConfig+0x334>
 8003168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800316a:	2b0c      	cmp	r3, #12
 800316c:	d109      	bne.n	8003182 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800316e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003170:	2b03      	cmp	r3, #3
 8003172:	d106      	bne.n	8003182 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d17d      	bne.n	8003278 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	f000 bd34 	b.w	8003bea <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800318a:	d106      	bne.n	800319a <HAL_RCC_OscConfig+0x35a>
 800318c:	4b69      	ldr	r3, [pc, #420]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a68      	ldr	r2, [pc, #416]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 8003192:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003196:	6013      	str	r3, [r2, #0]
 8003198:	e041      	b.n	800321e <HAL_RCC_OscConfig+0x3de>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80031a2:	d112      	bne.n	80031ca <HAL_RCC_OscConfig+0x38a>
 80031a4:	4b63      	ldr	r3, [pc, #396]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a62      	ldr	r2, [pc, #392]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 80031aa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031ae:	6013      	str	r3, [r2, #0]
 80031b0:	4b60      	ldr	r3, [pc, #384]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a5f      	ldr	r2, [pc, #380]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 80031b6:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80031ba:	6013      	str	r3, [r2, #0]
 80031bc:	4b5d      	ldr	r3, [pc, #372]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a5c      	ldr	r2, [pc, #368]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 80031c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031c6:	6013      	str	r3, [r2, #0]
 80031c8:	e029      	b.n	800321e <HAL_RCC_OscConfig+0x3de>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80031d2:	d112      	bne.n	80031fa <HAL_RCC_OscConfig+0x3ba>
 80031d4:	4b57      	ldr	r3, [pc, #348]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a56      	ldr	r2, [pc, #344]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 80031da:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031de:	6013      	str	r3, [r2, #0]
 80031e0:	4b54      	ldr	r3, [pc, #336]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a53      	ldr	r2, [pc, #332]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 80031e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80031ea:	6013      	str	r3, [r2, #0]
 80031ec:	4b51      	ldr	r3, [pc, #324]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a50      	ldr	r2, [pc, #320]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 80031f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031f6:	6013      	str	r3, [r2, #0]
 80031f8:	e011      	b.n	800321e <HAL_RCC_OscConfig+0x3de>
 80031fa:	4b4e      	ldr	r3, [pc, #312]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a4d      	ldr	r2, [pc, #308]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 8003200:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003204:	6013      	str	r3, [r2, #0]
 8003206:	4b4b      	ldr	r3, [pc, #300]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a4a      	ldr	r2, [pc, #296]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 800320c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003210:	6013      	str	r3, [r2, #0]
 8003212:	4b48      	ldr	r3, [pc, #288]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a47      	ldr	r2, [pc, #284]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 8003218:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800321c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d014      	beq.n	8003250 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 8003226:	f7fe faf1 	bl	800180c <HAL_GetTick>
 800322a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800322c:	e009      	b.n	8003242 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800322e:	f7fe faed 	bl	800180c <HAL_GetTick>
 8003232:	4602      	mov	r2, r0
 8003234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	2b64      	cmp	r3, #100	@ 0x64
 800323a:	d902      	bls.n	8003242 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	f000 bcd4 	b.w	8003bea <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003242:	4b3c      	ldr	r3, [pc, #240]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800324a:	2b00      	cmp	r3, #0
 800324c:	d0ef      	beq.n	800322e <HAL_RCC_OscConfig+0x3ee>
 800324e:	e013      	b.n	8003278 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8003250:	f7fe fadc 	bl	800180c <HAL_GetTick>
 8003254:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003256:	e009      	b.n	800326c <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003258:	f7fe fad8 	bl	800180c <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	2b64      	cmp	r3, #100	@ 0x64
 8003264:	d902      	bls.n	800326c <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	f000 bcbf 	b.w	8003bea <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800326c:	4b31      	ldr	r3, [pc, #196]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003274:	2b00      	cmp	r3, #0
 8003276:	d1ef      	bne.n	8003258 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f003 0302 	and.w	r3, r3, #2
 8003280:	2b00      	cmp	r3, #0
 8003282:	d05f      	beq.n	8003344 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8003284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003286:	2b04      	cmp	r3, #4
 8003288:	d005      	beq.n	8003296 <HAL_RCC_OscConfig+0x456>
 800328a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800328c:	2b0c      	cmp	r3, #12
 800328e:	d114      	bne.n	80032ba <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003292:	2b02      	cmp	r3, #2
 8003294:	d111      	bne.n	80032ba <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	68db      	ldr	r3, [r3, #12]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d102      	bne.n	80032a4 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	f000 bca3 	b.w	8003bea <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80032a4:	4b23      	ldr	r3, [pc, #140]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 80032a6:	691b      	ldr	r3, [r3, #16]
 80032a8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	691b      	ldr	r3, [r3, #16]
 80032b0:	041b      	lsls	r3, r3, #16
 80032b2:	4920      	ldr	r1, [pc, #128]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 80032b4:	4313      	orrs	r3, r2
 80032b6:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80032b8:	e044      	b.n	8003344 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d024      	beq.n	800330c <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 80032c2:	4b1c      	ldr	r3, [pc, #112]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a1b      	ldr	r2, [pc, #108]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 80032c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032cc:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80032ce:	f7fe fa9d 	bl	800180c <HAL_GetTick>
 80032d2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032d4:	e009      	b.n	80032ea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032d6:	f7fe fa99 	bl	800180c <HAL_GetTick>
 80032da:	4602      	mov	r2, r0
 80032dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032de:	1ad3      	subs	r3, r2, r3
 80032e0:	2b02      	cmp	r3, #2
 80032e2:	d902      	bls.n	80032ea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80032e4:	2303      	movs	r3, #3
 80032e6:	f000 bc80 	b.w	8003bea <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032ea:	4b12      	ldr	r3, [pc, #72]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d0ef      	beq.n	80032d6 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80032f6:	4b0f      	ldr	r3, [pc, #60]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 80032f8:	691b      	ldr	r3, [r3, #16]
 80032fa:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	691b      	ldr	r3, [r3, #16]
 8003302:	041b      	lsls	r3, r3, #16
 8003304:	490b      	ldr	r1, [pc, #44]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 8003306:	4313      	orrs	r3, r2
 8003308:	610b      	str	r3, [r1, #16]
 800330a:	e01b      	b.n	8003344 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 800330c:	4b09      	ldr	r3, [pc, #36]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a08      	ldr	r2, [pc, #32]	@ (8003334 <HAL_RCC_OscConfig+0x4f4>)
 8003312:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003316:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003318:	f7fe fa78 	bl	800180c <HAL_GetTick>
 800331c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800331e:	e00b      	b.n	8003338 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003320:	f7fe fa74 	bl	800180c <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	2b02      	cmp	r3, #2
 800332c:	d904      	bls.n	8003338 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	f000 bc5b 	b.w	8003bea <HAL_RCC_OscConfig+0xdaa>
 8003334:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003338:	4baf      	ldr	r3, [pc, #700]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003340:	2b00      	cmp	r3, #0
 8003342:	d1ed      	bne.n	8003320 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f003 0308 	and.w	r3, r3, #8
 800334c:	2b00      	cmp	r3, #0
 800334e:	f000 80c8 	beq.w	80034e2 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8003352:	2300      	movs	r3, #0
 8003354:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003358:	4ba7      	ldr	r3, [pc, #668]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 800335a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800335e:	f003 0304 	and.w	r3, r3, #4
 8003362:	2b00      	cmp	r3, #0
 8003364:	d111      	bne.n	800338a <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003366:	4ba4      	ldr	r3, [pc, #656]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 8003368:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800336c:	4aa2      	ldr	r2, [pc, #648]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 800336e:	f043 0304 	orr.w	r3, r3, #4
 8003372:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003376:	4ba0      	ldr	r3, [pc, #640]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 8003378:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800337c:	f003 0304 	and.w	r3, r3, #4
 8003380:	617b      	str	r3, [r7, #20]
 8003382:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8003384:	2301      	movs	r3, #1
 8003386:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800338a:	4b9c      	ldr	r3, [pc, #624]	@ (80035fc <HAL_RCC_OscConfig+0x7bc>)
 800338c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800338e:	f003 0301 	and.w	r3, r3, #1
 8003392:	2b00      	cmp	r3, #0
 8003394:	d119      	bne.n	80033ca <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8003396:	4b99      	ldr	r3, [pc, #612]	@ (80035fc <HAL_RCC_OscConfig+0x7bc>)
 8003398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800339a:	4a98      	ldr	r2, [pc, #608]	@ (80035fc <HAL_RCC_OscConfig+0x7bc>)
 800339c:	f043 0301 	orr.w	r3, r3, #1
 80033a0:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033a2:	f7fe fa33 	bl	800180c <HAL_GetTick>
 80033a6:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80033a8:	e009      	b.n	80033be <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033aa:	f7fe fa2f 	bl	800180c <HAL_GetTick>
 80033ae:	4602      	mov	r2, r0
 80033b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033b2:	1ad3      	subs	r3, r2, r3
 80033b4:	2b02      	cmp	r3, #2
 80033b6:	d902      	bls.n	80033be <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 80033b8:	2303      	movs	r3, #3
 80033ba:	f000 bc16 	b.w	8003bea <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80033be:	4b8f      	ldr	r3, [pc, #572]	@ (80035fc <HAL_RCC_OscConfig+0x7bc>)
 80033c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033c2:	f003 0301 	and.w	r3, r3, #1
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d0ef      	beq.n	80033aa <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	695b      	ldr	r3, [r3, #20]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d05f      	beq.n	8003492 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 80033d2:	4b89      	ldr	r3, [pc, #548]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 80033d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80033d8:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	699a      	ldr	r2, [r3, #24]
 80033de:	6a3b      	ldr	r3, [r7, #32]
 80033e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d037      	beq.n	8003458 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80033e8:	6a3b      	ldr	r3, [r7, #32]
 80033ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d006      	beq.n	8003400 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 80033f2:	6a3b      	ldr	r3, [r7, #32]
 80033f4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d101      	bne.n	8003400 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	e3f4      	b.n	8003bea <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8003400:	6a3b      	ldr	r3, [r7, #32]
 8003402:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003406:	2b00      	cmp	r3, #0
 8003408:	d01b      	beq.n	8003442 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 800340a:	4b7b      	ldr	r3, [pc, #492]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 800340c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003410:	4a79      	ldr	r2, [pc, #484]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 8003412:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8003416:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 800341a:	f7fe f9f7 	bl	800180c <HAL_GetTick>
 800341e:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003420:	e008      	b.n	8003434 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003422:	f7fe f9f3 	bl	800180c <HAL_GetTick>
 8003426:	4602      	mov	r2, r0
 8003428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800342a:	1ad3      	subs	r3, r2, r3
 800342c:	2b05      	cmp	r3, #5
 800342e:	d901      	bls.n	8003434 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8003430:	2303      	movs	r3, #3
 8003432:	e3da      	b.n	8003bea <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003434:	4b70      	ldr	r3, [pc, #448]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 8003436:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800343a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d1ef      	bne.n	8003422 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8003442:	4b6d      	ldr	r3, [pc, #436]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 8003444:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003448:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	699b      	ldr	r3, [r3, #24]
 8003450:	4969      	ldr	r1, [pc, #420]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 8003452:	4313      	orrs	r3, r2
 8003454:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8003458:	4b67      	ldr	r3, [pc, #412]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 800345a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800345e:	4a66      	ldr	r2, [pc, #408]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 8003460:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003464:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8003468:	f7fe f9d0 	bl	800180c <HAL_GetTick>
 800346c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800346e:	e008      	b.n	8003482 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003470:	f7fe f9cc 	bl	800180c <HAL_GetTick>
 8003474:	4602      	mov	r2, r0
 8003476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	2b05      	cmp	r3, #5
 800347c:	d901      	bls.n	8003482 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 800347e:	2303      	movs	r3, #3
 8003480:	e3b3      	b.n	8003bea <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003482:	4b5d      	ldr	r3, [pc, #372]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 8003484:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003488:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800348c:	2b00      	cmp	r3, #0
 800348e:	d0ef      	beq.n	8003470 <HAL_RCC_OscConfig+0x630>
 8003490:	e01b      	b.n	80034ca <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8003492:	4b59      	ldr	r3, [pc, #356]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 8003494:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003498:	4a57      	ldr	r2, [pc, #348]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 800349a:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800349e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80034a2:	f7fe f9b3 	bl	800180c <HAL_GetTick>
 80034a6:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80034a8:	e008      	b.n	80034bc <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034aa:	f7fe f9af 	bl	800180c <HAL_GetTick>
 80034ae:	4602      	mov	r2, r0
 80034b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034b2:	1ad3      	subs	r3, r2, r3
 80034b4:	2b05      	cmp	r3, #5
 80034b6:	d901      	bls.n	80034bc <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 80034b8:	2303      	movs	r3, #3
 80034ba:	e396      	b.n	8003bea <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80034bc:	4b4e      	ldr	r3, [pc, #312]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 80034be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80034c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d1ef      	bne.n	80034aa <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80034ca:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80034ce:	2b01      	cmp	r3, #1
 80034d0:	d107      	bne.n	80034e2 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034d2:	4b49      	ldr	r3, [pc, #292]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 80034d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034d8:	4a47      	ldr	r2, [pc, #284]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 80034da:	f023 0304 	bic.w	r3, r3, #4
 80034de:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 0304 	and.w	r3, r3, #4
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	f000 8111 	beq.w	8003712 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 80034f0:	2300      	movs	r3, #0
 80034f2:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034f6:	4b40      	ldr	r3, [pc, #256]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 80034f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034fc:	f003 0304 	and.w	r3, r3, #4
 8003500:	2b00      	cmp	r3, #0
 8003502:	d111      	bne.n	8003528 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003504:	4b3c      	ldr	r3, [pc, #240]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 8003506:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800350a:	4a3b      	ldr	r2, [pc, #236]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 800350c:	f043 0304 	orr.w	r3, r3, #4
 8003510:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003514:	4b38      	ldr	r3, [pc, #224]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 8003516:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800351a:	f003 0304 	and.w	r3, r3, #4
 800351e:	613b      	str	r3, [r7, #16]
 8003520:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8003522:	2301      	movs	r3, #1
 8003524:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003528:	4b34      	ldr	r3, [pc, #208]	@ (80035fc <HAL_RCC_OscConfig+0x7bc>)
 800352a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800352c:	f003 0301 	and.w	r3, r3, #1
 8003530:	2b00      	cmp	r3, #0
 8003532:	d118      	bne.n	8003566 <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8003534:	4b31      	ldr	r3, [pc, #196]	@ (80035fc <HAL_RCC_OscConfig+0x7bc>)
 8003536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003538:	4a30      	ldr	r2, [pc, #192]	@ (80035fc <HAL_RCC_OscConfig+0x7bc>)
 800353a:	f043 0301 	orr.w	r3, r3, #1
 800353e:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003540:	f7fe f964 	bl	800180c <HAL_GetTick>
 8003544:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003546:	e008      	b.n	800355a <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003548:	f7fe f960 	bl	800180c <HAL_GetTick>
 800354c:	4602      	mov	r2, r0
 800354e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	2b02      	cmp	r3, #2
 8003554:	d901      	bls.n	800355a <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8003556:	2303      	movs	r3, #3
 8003558:	e347      	b.n	8003bea <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800355a:	4b28      	ldr	r3, [pc, #160]	@ (80035fc <HAL_RCC_OscConfig+0x7bc>)
 800355c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800355e:	f003 0301 	and.w	r3, r3, #1
 8003562:	2b00      	cmp	r3, #0
 8003564:	d0f0      	beq.n	8003548 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	f003 0301 	and.w	r3, r3, #1
 800356e:	2b00      	cmp	r3, #0
 8003570:	d01f      	beq.n	80035b2 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	f003 0304 	and.w	r3, r3, #4
 800357a:	2b00      	cmp	r3, #0
 800357c:	d010      	beq.n	80035a0 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800357e:	4b1e      	ldr	r3, [pc, #120]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 8003580:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003584:	4a1c      	ldr	r2, [pc, #112]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 8003586:	f043 0304 	orr.w	r3, r3, #4
 800358a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800358e:	4b1a      	ldr	r3, [pc, #104]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 8003590:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003594:	4a18      	ldr	r2, [pc, #96]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 8003596:	f043 0301 	orr.w	r3, r3, #1
 800359a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800359e:	e018      	b.n	80035d2 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80035a0:	4b15      	ldr	r3, [pc, #84]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 80035a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80035a6:	4a14      	ldr	r2, [pc, #80]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 80035a8:	f043 0301 	orr.w	r3, r3, #1
 80035ac:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80035b0:	e00f      	b.n	80035d2 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80035b2:	4b11      	ldr	r3, [pc, #68]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 80035b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80035b8:	4a0f      	ldr	r2, [pc, #60]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 80035ba:	f023 0301 	bic.w	r3, r3, #1
 80035be:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80035c2:	4b0d      	ldr	r3, [pc, #52]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 80035c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80035c8:	4a0b      	ldr	r2, [pc, #44]	@ (80035f8 <HAL_RCC_OscConfig+0x7b8>)
 80035ca:	f023 0304 	bic.w	r3, r3, #4
 80035ce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d057      	beq.n	800368a <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 80035da:	f7fe f917 	bl	800180c <HAL_GetTick>
 80035de:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035e0:	e00e      	b.n	8003600 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035e2:	f7fe f913 	bl	800180c <HAL_GetTick>
 80035e6:	4602      	mov	r2, r0
 80035e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035ea:	1ad3      	subs	r3, r2, r3
 80035ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d905      	bls.n	8003600 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 80035f4:	2303      	movs	r3, #3
 80035f6:	e2f8      	b.n	8003bea <HAL_RCC_OscConfig+0xdaa>
 80035f8:	46020c00 	.word	0x46020c00
 80035fc:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003600:	4b9c      	ldr	r3, [pc, #624]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 8003602:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003606:	f003 0302 	and.w	r3, r3, #2
 800360a:	2b00      	cmp	r3, #0
 800360c:	d0e9      	beq.n	80035e2 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	689b      	ldr	r3, [r3, #8]
 8003612:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003616:	2b00      	cmp	r3, #0
 8003618:	d01b      	beq.n	8003652 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800361a:	4b96      	ldr	r3, [pc, #600]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 800361c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003620:	4a94      	ldr	r2, [pc, #592]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 8003622:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003626:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800362a:	e00a      	b.n	8003642 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800362c:	f7fe f8ee 	bl	800180c <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	f241 3288 	movw	r2, #5000	@ 0x1388
 800363a:	4293      	cmp	r3, r2
 800363c:	d901      	bls.n	8003642 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 800363e:	2303      	movs	r3, #3
 8003640:	e2d3      	b.n	8003bea <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003642:	4b8c      	ldr	r3, [pc, #560]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 8003644:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003648:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800364c:	2b00      	cmp	r3, #0
 800364e:	d0ed      	beq.n	800362c <HAL_RCC_OscConfig+0x7ec>
 8003650:	e053      	b.n	80036fa <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003652:	4b88      	ldr	r3, [pc, #544]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 8003654:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003658:	4a86      	ldr	r2, [pc, #536]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 800365a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800365e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003662:	e00a      	b.n	800367a <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003664:	f7fe f8d2 	bl	800180c <HAL_GetTick>
 8003668:	4602      	mov	r2, r0
 800366a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003672:	4293      	cmp	r3, r2
 8003674:	d901      	bls.n	800367a <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8003676:	2303      	movs	r3, #3
 8003678:	e2b7      	b.n	8003bea <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800367a:	4b7e      	ldr	r3, [pc, #504]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 800367c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003680:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003684:	2b00      	cmp	r3, #0
 8003686:	d1ed      	bne.n	8003664 <HAL_RCC_OscConfig+0x824>
 8003688:	e037      	b.n	80036fa <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 800368a:	f7fe f8bf 	bl	800180c <HAL_GetTick>
 800368e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003690:	e00a      	b.n	80036a8 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003692:	f7fe f8bb 	bl	800180c <HAL_GetTick>
 8003696:	4602      	mov	r2, r0
 8003698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800369a:	1ad3      	subs	r3, r2, r3
 800369c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d901      	bls.n	80036a8 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 80036a4:	2303      	movs	r3, #3
 80036a6:	e2a0      	b.n	8003bea <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80036a8:	4b72      	ldr	r3, [pc, #456]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 80036aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80036ae:	f003 0302 	and.w	r3, r3, #2
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d1ed      	bne.n	8003692 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80036b6:	4b6f      	ldr	r3, [pc, #444]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 80036b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80036bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d01a      	beq.n	80036fa <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80036c4:	4b6b      	ldr	r3, [pc, #428]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 80036c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80036ca:	4a6a      	ldr	r2, [pc, #424]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 80036cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80036d0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80036d4:	e00a      	b.n	80036ec <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036d6:	f7fe f899 	bl	800180c <HAL_GetTick>
 80036da:	4602      	mov	r2, r0
 80036dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d901      	bls.n	80036ec <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 80036e8:	2303      	movs	r3, #3
 80036ea:	e27e      	b.n	8003bea <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80036ec:	4b61      	ldr	r3, [pc, #388]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 80036ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80036f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d1ed      	bne.n	80036d6 <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80036fa:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d107      	bne.n	8003712 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003702:	4b5c      	ldr	r3, [pc, #368]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 8003704:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003708:	4a5a      	ldr	r2, [pc, #360]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 800370a:	f023 0304 	bic.w	r3, r3, #4
 800370e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f003 0320 	and.w	r3, r3, #32
 800371a:	2b00      	cmp	r3, #0
 800371c:	d036      	beq.n	800378c <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003722:	2b00      	cmp	r3, #0
 8003724:	d019      	beq.n	800375a <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8003726:	4b53      	ldr	r3, [pc, #332]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a52      	ldr	r2, [pc, #328]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 800372c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003730:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003732:	f7fe f86b 	bl	800180c <HAL_GetTick>
 8003736:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003738:	e008      	b.n	800374c <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800373a:	f7fe f867 	bl	800180c <HAL_GetTick>
 800373e:	4602      	mov	r2, r0
 8003740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003742:	1ad3      	subs	r3, r2, r3
 8003744:	2b02      	cmp	r3, #2
 8003746:	d901      	bls.n	800374c <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8003748:	2303      	movs	r3, #3
 800374a:	e24e      	b.n	8003bea <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800374c:	4b49      	ldr	r3, [pc, #292]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d0f0      	beq.n	800373a <HAL_RCC_OscConfig+0x8fa>
 8003758:	e018      	b.n	800378c <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 800375a:	4b46      	ldr	r3, [pc, #280]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a45      	ldr	r2, [pc, #276]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 8003760:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003764:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003766:	f7fe f851 	bl	800180c <HAL_GetTick>
 800376a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800376c:	e008      	b.n	8003780 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800376e:	f7fe f84d 	bl	800180c <HAL_GetTick>
 8003772:	4602      	mov	r2, r0
 8003774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	2b02      	cmp	r3, #2
 800377a:	d901      	bls.n	8003780 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 800377c:	2303      	movs	r3, #3
 800377e:	e234      	b.n	8003bea <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003780:	4b3c      	ldr	r3, [pc, #240]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003788:	2b00      	cmp	r3, #0
 800378a:	d1f0      	bne.n	800376e <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003794:	2b00      	cmp	r3, #0
 8003796:	d036      	beq.n	8003806 <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800379c:	2b00      	cmp	r3, #0
 800379e:	d019      	beq.n	80037d4 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 80037a0:	4b34      	ldr	r3, [pc, #208]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a33      	ldr	r2, [pc, #204]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 80037a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80037aa:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80037ac:	f7fe f82e 	bl	800180c <HAL_GetTick>
 80037b0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80037b2:	e008      	b.n	80037c6 <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80037b4:	f7fe f82a 	bl	800180c <HAL_GetTick>
 80037b8:	4602      	mov	r2, r0
 80037ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037bc:	1ad3      	subs	r3, r2, r3
 80037be:	2b02      	cmp	r3, #2
 80037c0:	d901      	bls.n	80037c6 <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 80037c2:	2303      	movs	r3, #3
 80037c4:	e211      	b.n	8003bea <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80037c6:	4b2b      	ldr	r3, [pc, #172]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d0f0      	beq.n	80037b4 <HAL_RCC_OscConfig+0x974>
 80037d2:	e018      	b.n	8003806 <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 80037d4:	4b27      	ldr	r3, [pc, #156]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a26      	ldr	r2, [pc, #152]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 80037da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80037de:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80037e0:	f7fe f814 	bl	800180c <HAL_GetTick>
 80037e4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80037e6:	e008      	b.n	80037fa <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80037e8:	f7fe f810 	bl	800180c <HAL_GetTick>
 80037ec:	4602      	mov	r2, r0
 80037ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	d901      	bls.n	80037fa <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 80037f6:	2303      	movs	r3, #3
 80037f8:	e1f7      	b.n	8003bea <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80037fa:	4b1e      	ldr	r3, [pc, #120]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d1f0      	bne.n	80037e8 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800380e:	2b00      	cmp	r3, #0
 8003810:	d07f      	beq.n	8003912 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003816:	2b00      	cmp	r3, #0
 8003818:	d062      	beq.n	80038e0 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 800381a:	4b16      	ldr	r3, [pc, #88]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	4a15      	ldr	r2, [pc, #84]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 8003820:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003824:	6093      	str	r3, [r2, #8]
 8003826:	4b13      	ldr	r3, [pc, #76]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003832:	4910      	ldr	r1, [pc, #64]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 8003834:	4313      	orrs	r3, r2
 8003836:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800383c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003840:	d309      	bcc.n	8003856 <HAL_RCC_OscConfig+0xa16>
 8003842:	4b0c      	ldr	r3, [pc, #48]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 8003844:	68db      	ldr	r3, [r3, #12]
 8003846:	f023 021f 	bic.w	r2, r3, #31
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6a1b      	ldr	r3, [r3, #32]
 800384e:	4909      	ldr	r1, [pc, #36]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 8003850:	4313      	orrs	r3, r2
 8003852:	60cb      	str	r3, [r1, #12]
 8003854:	e02a      	b.n	80038ac <HAL_RCC_OscConfig+0xa6c>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800385a:	2b00      	cmp	r3, #0
 800385c:	da0c      	bge.n	8003878 <HAL_RCC_OscConfig+0xa38>
 800385e:	4b05      	ldr	r3, [pc, #20]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 8003860:	68db      	ldr	r3, [r3, #12]
 8003862:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6a1b      	ldr	r3, [r3, #32]
 800386a:	015b      	lsls	r3, r3, #5
 800386c:	4901      	ldr	r1, [pc, #4]	@ (8003874 <HAL_RCC_OscConfig+0xa34>)
 800386e:	4313      	orrs	r3, r2
 8003870:	60cb      	str	r3, [r1, #12]
 8003872:	e01b      	b.n	80038ac <HAL_RCC_OscConfig+0xa6c>
 8003874:	46020c00 	.word	0x46020c00
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800387c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003880:	d30a      	bcc.n	8003898 <HAL_RCC_OscConfig+0xa58>
 8003882:	4ba1      	ldr	r3, [pc, #644]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6a1b      	ldr	r3, [r3, #32]
 800388e:	029b      	lsls	r3, r3, #10
 8003890:	499d      	ldr	r1, [pc, #628]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 8003892:	4313      	orrs	r3, r2
 8003894:	60cb      	str	r3, [r1, #12]
 8003896:	e009      	b.n	80038ac <HAL_RCC_OscConfig+0xa6c>
 8003898:	4b9b      	ldr	r3, [pc, #620]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6a1b      	ldr	r3, [r3, #32]
 80038a4:	03db      	lsls	r3, r3, #15
 80038a6:	4998      	ldr	r1, [pc, #608]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 80038a8:	4313      	orrs	r3, r2
 80038aa:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 80038ac:	4b96      	ldr	r3, [pc, #600]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a95      	ldr	r2, [pc, #596]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 80038b2:	f043 0310 	orr.w	r3, r3, #16
 80038b6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80038b8:	f7fd ffa8 	bl	800180c <HAL_GetTick>
 80038bc:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80038be:	e008      	b.n	80038d2 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80038c0:	f7fd ffa4 	bl	800180c <HAL_GetTick>
 80038c4:	4602      	mov	r2, r0
 80038c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038c8:	1ad3      	subs	r3, r2, r3
 80038ca:	2b02      	cmp	r3, #2
 80038cc:	d901      	bls.n	80038d2 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 80038ce:	2303      	movs	r3, #3
 80038d0:	e18b      	b.n	8003bea <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80038d2:	4b8d      	ldr	r3, [pc, #564]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0320 	and.w	r3, r3, #32
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d0f0      	beq.n	80038c0 <HAL_RCC_OscConfig+0xa80>
 80038de:	e018      	b.n	8003912 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 80038e0:	4b89      	ldr	r3, [pc, #548]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a88      	ldr	r2, [pc, #544]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 80038e6:	f023 0310 	bic.w	r3, r3, #16
 80038ea:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80038ec:	f7fd ff8e 	bl	800180c <HAL_GetTick>
 80038f0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 80038f2:	e008      	b.n	8003906 <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80038f4:	f7fd ff8a 	bl	800180c <HAL_GetTick>
 80038f8:	4602      	mov	r2, r0
 80038fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	2b02      	cmp	r3, #2
 8003900:	d901      	bls.n	8003906 <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8003902:	2303      	movs	r3, #3
 8003904:	e171      	b.n	8003bea <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8003906:	4b80      	ldr	r3, [pc, #512]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 0320 	and.w	r3, r3, #32
 800390e:	2b00      	cmp	r3, #0
 8003910:	d1f0      	bne.n	80038f4 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003916:	2b00      	cmp	r3, #0
 8003918:	f000 8166 	beq.w	8003be8 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 800391c:	2300      	movs	r3, #0
 800391e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003922:	4b79      	ldr	r3, [pc, #484]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 8003924:	69db      	ldr	r3, [r3, #28]
 8003926:	f003 030c 	and.w	r3, r3, #12
 800392a:	2b0c      	cmp	r3, #12
 800392c:	f000 80f2 	beq.w	8003b14 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003934:	2b02      	cmp	r3, #2
 8003936:	f040 80c5 	bne.w	8003ac4 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 800393a:	4b73      	ldr	r3, [pc, #460]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a72      	ldr	r2, [pc, #456]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 8003940:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003944:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003946:	f7fd ff61 	bl	800180c <HAL_GetTick>
 800394a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800394c:	e008      	b.n	8003960 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800394e:	f7fd ff5d 	bl	800180c <HAL_GetTick>
 8003952:	4602      	mov	r2, r0
 8003954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003956:	1ad3      	subs	r3, r2, r3
 8003958:	2b02      	cmp	r3, #2
 800395a:	d901      	bls.n	8003960 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 800395c:	2303      	movs	r3, #3
 800395e:	e144      	b.n	8003bea <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003960:	4b69      	ldr	r3, [pc, #420]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003968:	2b00      	cmp	r3, #0
 800396a:	d1f0      	bne.n	800394e <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800396c:	4b66      	ldr	r3, [pc, #408]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 800396e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003972:	f003 0304 	and.w	r3, r3, #4
 8003976:	2b00      	cmp	r3, #0
 8003978:	d111      	bne.n	800399e <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 800397a:	4b63      	ldr	r3, [pc, #396]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 800397c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003980:	4a61      	ldr	r2, [pc, #388]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 8003982:	f043 0304 	orr.w	r3, r3, #4
 8003986:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800398a:	4b5f      	ldr	r3, [pc, #380]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 800398c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003990:	f003 0304 	and.w	r3, r3, #4
 8003994:	60fb      	str	r3, [r7, #12]
 8003996:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8003998:	2301      	movs	r3, #1
 800399a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 800399e:	4b5b      	ldr	r3, [pc, #364]	@ (8003b0c <HAL_RCC_OscConfig+0xccc>)
 80039a0:	68db      	ldr	r3, [r3, #12]
 80039a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80039a6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80039aa:	d102      	bne.n	80039b2 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 80039ac:	2301      	movs	r3, #1
 80039ae:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80039b2:	4b56      	ldr	r3, [pc, #344]	@ (8003b0c <HAL_RCC_OscConfig+0xccc>)
 80039b4:	68db      	ldr	r3, [r3, #12]
 80039b6:	4a55      	ldr	r2, [pc, #340]	@ (8003b0c <HAL_RCC_OscConfig+0xccc>)
 80039b8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80039bc:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 80039be:	4b52      	ldr	r3, [pc, #328]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 80039c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80039c6:	f023 0303 	bic.w	r3, r3, #3
 80039ca:	687a      	ldr	r2, [r7, #4]
 80039cc:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80039ce:	687a      	ldr	r2, [r7, #4]
 80039d0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80039d2:	3a01      	subs	r2, #1
 80039d4:	0212      	lsls	r2, r2, #8
 80039d6:	4311      	orrs	r1, r2
 80039d8:	687a      	ldr	r2, [r7, #4]
 80039da:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80039dc:	430a      	orrs	r2, r1
 80039de:	494a      	ldr	r1, [pc, #296]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 80039e0:	4313      	orrs	r3, r2
 80039e2:	628b      	str	r3, [r1, #40]	@ 0x28
 80039e4:	4b48      	ldr	r3, [pc, #288]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 80039e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80039e8:	4b49      	ldr	r3, [pc, #292]	@ (8003b10 <HAL_RCC_OscConfig+0xcd0>)
 80039ea:	4013      	ands	r3, r2
 80039ec:	687a      	ldr	r2, [r7, #4]
 80039ee:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80039f0:	3a01      	subs	r2, #1
 80039f2:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80039f6:	687a      	ldr	r2, [r7, #4]
 80039f8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80039fa:	3a01      	subs	r2, #1
 80039fc:	0252      	lsls	r2, r2, #9
 80039fe:	b292      	uxth	r2, r2
 8003a00:	4311      	orrs	r1, r2
 8003a02:	687a      	ldr	r2, [r7, #4]
 8003a04:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003a06:	3a01      	subs	r2, #1
 8003a08:	0412      	lsls	r2, r2, #16
 8003a0a:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8003a0e:	4311      	orrs	r1, r2
 8003a10:	687a      	ldr	r2, [r7, #4]
 8003a12:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8003a14:	3a01      	subs	r2, #1
 8003a16:	0612      	lsls	r2, r2, #24
 8003a18:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8003a1c:	430a      	orrs	r2, r1
 8003a1e:	493a      	ldr	r1, [pc, #232]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 8003a20:	4313      	orrs	r3, r2
 8003a22:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8003a24:	4b38      	ldr	r3, [pc, #224]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 8003a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a28:	4a37      	ldr	r2, [pc, #220]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 8003a2a:	f023 0310 	bic.w	r3, r3, #16
 8003a2e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a34:	4a34      	ldr	r2, [pc, #208]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 8003a36:	00db      	lsls	r3, r3, #3
 8003a38:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8003a3a:	4b33      	ldr	r3, [pc, #204]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 8003a3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a3e:	4a32      	ldr	r2, [pc, #200]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 8003a40:	f043 0310 	orr.w	r3, r3, #16
 8003a44:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8003a46:	4b30      	ldr	r3, [pc, #192]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 8003a48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a4a:	f023 020c 	bic.w	r2, r3, #12
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a52:	492d      	ldr	r1, [pc, #180]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 8003a54:	4313      	orrs	r3, r2
 8003a56:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8003a58:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d105      	bne.n	8003a6c <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8003a60:	4b2a      	ldr	r3, [pc, #168]	@ (8003b0c <HAL_RCC_OscConfig+0xccc>)
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	4a29      	ldr	r2, [pc, #164]	@ (8003b0c <HAL_RCC_OscConfig+0xccc>)
 8003a66:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a6a:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8003a6c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d107      	bne.n	8003a84 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8003a74:	4b24      	ldr	r3, [pc, #144]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 8003a76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a7a:	4a23      	ldr	r2, [pc, #140]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 8003a7c:	f023 0304 	bic.w	r3, r3, #4
 8003a80:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8003a84:	4b20      	ldr	r3, [pc, #128]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a1f      	ldr	r2, [pc, #124]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 8003a8a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a8e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003a90:	f7fd febc 	bl	800180c <HAL_GetTick>
 8003a94:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003a96:	e008      	b.n	8003aaa <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a98:	f7fd feb8 	bl	800180c <HAL_GetTick>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	d901      	bls.n	8003aaa <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8003aa6:	2303      	movs	r3, #3
 8003aa8:	e09f      	b.n	8003bea <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003aaa:	4b17      	ldr	r3, [pc, #92]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d0f0      	beq.n	8003a98 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003ab6:	4b14      	ldr	r3, [pc, #80]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 8003ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aba:	4a13      	ldr	r2, [pc, #76]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 8003abc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ac0:	6293      	str	r3, [r2, #40]	@ 0x28
 8003ac2:	e091      	b.n	8003be8 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8003ac4:	4b10      	ldr	r3, [pc, #64]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a0f      	ldr	r2, [pc, #60]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 8003aca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ace:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003ad0:	f7fd fe9c 	bl	800180c <HAL_GetTick>
 8003ad4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003ad6:	e008      	b.n	8003aea <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ad8:	f7fd fe98 	bl	800180c <HAL_GetTick>
 8003adc:	4602      	mov	r2, r0
 8003ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ae0:	1ad3      	subs	r3, r2, r3
 8003ae2:	2b02      	cmp	r3, #2
 8003ae4:	d901      	bls.n	8003aea <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e07f      	b.n	8003bea <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003aea:	4b07      	ldr	r3, [pc, #28]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d1f0      	bne.n	8003ad8 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8003af6:	4b04      	ldr	r3, [pc, #16]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 8003af8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003afa:	4a03      	ldr	r2, [pc, #12]	@ (8003b08 <HAL_RCC_OscConfig+0xcc8>)
 8003afc:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8003b00:	f023 0303 	bic.w	r3, r3, #3
 8003b04:	6293      	str	r3, [r2, #40]	@ 0x28
 8003b06:	e06f      	b.n	8003be8 <HAL_RCC_OscConfig+0xda8>
 8003b08:	46020c00 	.word	0x46020c00
 8003b0c:	46020800 	.word	0x46020800
 8003b10:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8003b14:	4b37      	ldr	r3, [pc, #220]	@ (8003bf4 <HAL_RCC_OscConfig+0xdb4>)
 8003b16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b18:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003b1a:	4b36      	ldr	r3, [pc, #216]	@ (8003bf4 <HAL_RCC_OscConfig+0xdb4>)
 8003b1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b1e:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d039      	beq.n	8003b9c <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8003b28:	69fb      	ldr	r3, [r7, #28]
 8003b2a:	f003 0203 	and.w	r2, r3, #3
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b32:	429a      	cmp	r2, r3
 8003b34:	d132      	bne.n	8003b9c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	0a1b      	lsrs	r3, r3, #8
 8003b3a:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b42:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8003b44:	429a      	cmp	r2, r3
 8003b46:	d129      	bne.n	8003b9c <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d122      	bne.n	8003b9c <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003b56:	69bb      	ldr	r3, [r7, #24]
 8003b58:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b60:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8003b62:	429a      	cmp	r2, r3
 8003b64:	d11a      	bne.n	8003b9c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8003b66:	69bb      	ldr	r3, [r7, #24]
 8003b68:	0a5b      	lsrs	r3, r3, #9
 8003b6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b72:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003b74:	429a      	cmp	r2, r3
 8003b76:	d111      	bne.n	8003b9c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8003b78:	69bb      	ldr	r3, [r7, #24]
 8003b7a:	0c1b      	lsrs	r3, r3, #16
 8003b7c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b84:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003b86:	429a      	cmp	r2, r3
 8003b88:	d108      	bne.n	8003b9c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8003b8a:	69bb      	ldr	r3, [r7, #24]
 8003b8c:	0e1b      	lsrs	r3, r3, #24
 8003b8e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b96:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d001      	beq.n	8003ba0 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e024      	b.n	8003bea <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003ba0:	4b14      	ldr	r3, [pc, #80]	@ (8003bf4 <HAL_RCC_OscConfig+0xdb4>)
 8003ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ba4:	08db      	lsrs	r3, r3, #3
 8003ba6:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003bae:	429a      	cmp	r2, r3
 8003bb0:	d01a      	beq.n	8003be8 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8003bb2:	4b10      	ldr	r3, [pc, #64]	@ (8003bf4 <HAL_RCC_OscConfig+0xdb4>)
 8003bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bb6:	4a0f      	ldr	r2, [pc, #60]	@ (8003bf4 <HAL_RCC_OscConfig+0xdb4>)
 8003bb8:	f023 0310 	bic.w	r3, r3, #16
 8003bbc:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bbe:	f7fd fe25 	bl	800180c <HAL_GetTick>
 8003bc2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8003bc4:	bf00      	nop
 8003bc6:	f7fd fe21 	bl	800180c <HAL_GetTick>
 8003bca:	4602      	mov	r2, r0
 8003bcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d0f9      	beq.n	8003bc6 <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bd6:	4a07      	ldr	r2, [pc, #28]	@ (8003bf4 <HAL_RCC_OscConfig+0xdb4>)
 8003bd8:	00db      	lsls	r3, r3, #3
 8003bda:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8003bdc:	4b05      	ldr	r3, [pc, #20]	@ (8003bf4 <HAL_RCC_OscConfig+0xdb4>)
 8003bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003be0:	4a04      	ldr	r2, [pc, #16]	@ (8003bf4 <HAL_RCC_OscConfig+0xdb4>)
 8003be2:	f043 0310 	orr.w	r3, r3, #16
 8003be6:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8003be8:	2300      	movs	r3, #0
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3738      	adds	r7, #56	@ 0x38
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	bf00      	nop
 8003bf4:	46020c00 	.word	0x46020c00

08003bf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b086      	sub	sp, #24
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
 8003c00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d101      	bne.n	8003c0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	e1d9      	b.n	8003fc0 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c0c:	4b9b      	ldr	r3, [pc, #620]	@ (8003e7c <HAL_RCC_ClockConfig+0x284>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f003 030f 	and.w	r3, r3, #15
 8003c14:	683a      	ldr	r2, [r7, #0]
 8003c16:	429a      	cmp	r2, r3
 8003c18:	d910      	bls.n	8003c3c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c1a:	4b98      	ldr	r3, [pc, #608]	@ (8003e7c <HAL_RCC_ClockConfig+0x284>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f023 020f 	bic.w	r2, r3, #15
 8003c22:	4996      	ldr	r1, [pc, #600]	@ (8003e7c <HAL_RCC_ClockConfig+0x284>)
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	4313      	orrs	r3, r2
 8003c28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c2a:	4b94      	ldr	r3, [pc, #592]	@ (8003e7c <HAL_RCC_ClockConfig+0x284>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 030f 	and.w	r3, r3, #15
 8003c32:	683a      	ldr	r2, [r7, #0]
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d001      	beq.n	8003c3c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e1c1      	b.n	8003fc0 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f003 0310 	and.w	r3, r3, #16
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d010      	beq.n	8003c6a <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	695a      	ldr	r2, [r3, #20]
 8003c4c:	4b8c      	ldr	r3, [pc, #560]	@ (8003e80 <HAL_RCC_ClockConfig+0x288>)
 8003c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c50:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d908      	bls.n	8003c6a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8003c58:	4b89      	ldr	r3, [pc, #548]	@ (8003e80 <HAL_RCC_ClockConfig+0x288>)
 8003c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c5c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	695b      	ldr	r3, [r3, #20]
 8003c64:	4986      	ldr	r1, [pc, #536]	@ (8003e80 <HAL_RCC_ClockConfig+0x288>)
 8003c66:	4313      	orrs	r3, r2
 8003c68:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 0308 	and.w	r3, r3, #8
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d012      	beq.n	8003c9c <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	691a      	ldr	r2, [r3, #16]
 8003c7a:	4b81      	ldr	r3, [pc, #516]	@ (8003e80 <HAL_RCC_ClockConfig+0x288>)
 8003c7c:	6a1b      	ldr	r3, [r3, #32]
 8003c7e:	091b      	lsrs	r3, r3, #4
 8003c80:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c84:	429a      	cmp	r2, r3
 8003c86:	d909      	bls.n	8003c9c <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8003c88:	4b7d      	ldr	r3, [pc, #500]	@ (8003e80 <HAL_RCC_ClockConfig+0x288>)
 8003c8a:	6a1b      	ldr	r3, [r3, #32]
 8003c8c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	691b      	ldr	r3, [r3, #16]
 8003c94:	011b      	lsls	r3, r3, #4
 8003c96:	497a      	ldr	r1, [pc, #488]	@ (8003e80 <HAL_RCC_ClockConfig+0x288>)
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 0304 	and.w	r3, r3, #4
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d010      	beq.n	8003cca <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	68da      	ldr	r2, [r3, #12]
 8003cac:	4b74      	ldr	r3, [pc, #464]	@ (8003e80 <HAL_RCC_ClockConfig+0x288>)
 8003cae:	6a1b      	ldr	r3, [r3, #32]
 8003cb0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	d908      	bls.n	8003cca <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8003cb8:	4b71      	ldr	r3, [pc, #452]	@ (8003e80 <HAL_RCC_ClockConfig+0x288>)
 8003cba:	6a1b      	ldr	r3, [r3, #32]
 8003cbc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	496e      	ldr	r1, [pc, #440]	@ (8003e80 <HAL_RCC_ClockConfig+0x288>)
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f003 0302 	and.w	r3, r3, #2
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d010      	beq.n	8003cf8 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	689a      	ldr	r2, [r3, #8]
 8003cda:	4b69      	ldr	r3, [pc, #420]	@ (8003e80 <HAL_RCC_ClockConfig+0x288>)
 8003cdc:	6a1b      	ldr	r3, [r3, #32]
 8003cde:	f003 030f 	and.w	r3, r3, #15
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	d908      	bls.n	8003cf8 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8003ce6:	4b66      	ldr	r3, [pc, #408]	@ (8003e80 <HAL_RCC_ClockConfig+0x288>)
 8003ce8:	6a1b      	ldr	r3, [r3, #32]
 8003cea:	f023 020f 	bic.w	r2, r3, #15
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	4963      	ldr	r1, [pc, #396]	@ (8003e80 <HAL_RCC_ClockConfig+0x288>)
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0301 	and.w	r3, r3, #1
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	f000 80d2 	beq.w	8003eaa <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8003d06:	2300      	movs	r3, #0
 8003d08:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	2b03      	cmp	r3, #3
 8003d10:	d143      	bne.n	8003d9a <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d12:	4b5b      	ldr	r3, [pc, #364]	@ (8003e80 <HAL_RCC_ClockConfig+0x288>)
 8003d14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d18:	f003 0304 	and.w	r3, r3, #4
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d110      	bne.n	8003d42 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003d20:	4b57      	ldr	r3, [pc, #348]	@ (8003e80 <HAL_RCC_ClockConfig+0x288>)
 8003d22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d26:	4a56      	ldr	r2, [pc, #344]	@ (8003e80 <HAL_RCC_ClockConfig+0x288>)
 8003d28:	f043 0304 	orr.w	r3, r3, #4
 8003d2c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003d30:	4b53      	ldr	r3, [pc, #332]	@ (8003e80 <HAL_RCC_ClockConfig+0x288>)
 8003d32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d36:	f003 0304 	and.w	r3, r3, #4
 8003d3a:	60bb      	str	r3, [r7, #8]
 8003d3c:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8003d42:	f7fd fd63 	bl	800180c <HAL_GetTick>
 8003d46:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8003d48:	4b4e      	ldr	r3, [pc, #312]	@ (8003e84 <HAL_RCC_ClockConfig+0x28c>)
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d00f      	beq.n	8003d74 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8003d54:	e008      	b.n	8003d68 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8003d56:	f7fd fd59 	bl	800180c <HAL_GetTick>
 8003d5a:	4602      	mov	r2, r0
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	1ad3      	subs	r3, r2, r3
 8003d60:	2b02      	cmp	r3, #2
 8003d62:	d901      	bls.n	8003d68 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8003d64:	2303      	movs	r3, #3
 8003d66:	e12b      	b.n	8003fc0 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8003d68:	4b46      	ldr	r3, [pc, #280]	@ (8003e84 <HAL_RCC_ClockConfig+0x28c>)
 8003d6a:	68db      	ldr	r3, [r3, #12]
 8003d6c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d0f0      	beq.n	8003d56 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003d74:	7dfb      	ldrb	r3, [r7, #23]
 8003d76:	2b01      	cmp	r3, #1
 8003d78:	d107      	bne.n	8003d8a <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003d7a:	4b41      	ldr	r3, [pc, #260]	@ (8003e80 <HAL_RCC_ClockConfig+0x288>)
 8003d7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d80:	4a3f      	ldr	r2, [pc, #252]	@ (8003e80 <HAL_RCC_ClockConfig+0x288>)
 8003d82:	f023 0304 	bic.w	r3, r3, #4
 8003d86:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003d8a:	4b3d      	ldr	r3, [pc, #244]	@ (8003e80 <HAL_RCC_ClockConfig+0x288>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d121      	bne.n	8003dda <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e112      	b.n	8003fc0 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	2b02      	cmp	r3, #2
 8003da0:	d107      	bne.n	8003db2 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003da2:	4b37      	ldr	r3, [pc, #220]	@ (8003e80 <HAL_RCC_ClockConfig+0x288>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d115      	bne.n	8003dda <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e106      	b.n	8003fc0 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d107      	bne.n	8003dca <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8003dba:	4b31      	ldr	r3, [pc, #196]	@ (8003e80 <HAL_RCC_ClockConfig+0x288>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0304 	and.w	r3, r3, #4
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d109      	bne.n	8003dda <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e0fa      	b.n	8003fc0 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003dca:	4b2d      	ldr	r3, [pc, #180]	@ (8003e80 <HAL_RCC_ClockConfig+0x288>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d101      	bne.n	8003dda <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e0f2      	b.n	8003fc0 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8003dda:	4b29      	ldr	r3, [pc, #164]	@ (8003e80 <HAL_RCC_ClockConfig+0x288>)
 8003ddc:	69db      	ldr	r3, [r3, #28]
 8003dde:	f023 0203 	bic.w	r2, r3, #3
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	4926      	ldr	r1, [pc, #152]	@ (8003e80 <HAL_RCC_ClockConfig+0x288>)
 8003de8:	4313      	orrs	r3, r2
 8003dea:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8003dec:	f7fd fd0e 	bl	800180c <HAL_GetTick>
 8003df0:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	2b03      	cmp	r3, #3
 8003df8:	d112      	bne.n	8003e20 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003dfa:	e00a      	b.n	8003e12 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dfc:	f7fd fd06 	bl	800180c <HAL_GetTick>
 8003e00:	4602      	mov	r2, r0
 8003e02:	693b      	ldr	r3, [r7, #16]
 8003e04:	1ad3      	subs	r3, r2, r3
 8003e06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d901      	bls.n	8003e12 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e0d6      	b.n	8003fc0 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e12:	4b1b      	ldr	r3, [pc, #108]	@ (8003e80 <HAL_RCC_ClockConfig+0x288>)
 8003e14:	69db      	ldr	r3, [r3, #28]
 8003e16:	f003 030c 	and.w	r3, r3, #12
 8003e1a:	2b0c      	cmp	r3, #12
 8003e1c:	d1ee      	bne.n	8003dfc <HAL_RCC_ClockConfig+0x204>
 8003e1e:	e044      	b.n	8003eaa <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	2b02      	cmp	r3, #2
 8003e26:	d112      	bne.n	8003e4e <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e28:	e00a      	b.n	8003e40 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e2a:	f7fd fcef 	bl	800180c <HAL_GetTick>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d901      	bls.n	8003e40 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003e3c:	2303      	movs	r3, #3
 8003e3e:	e0bf      	b.n	8003fc0 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e40:	4b0f      	ldr	r3, [pc, #60]	@ (8003e80 <HAL_RCC_ClockConfig+0x288>)
 8003e42:	69db      	ldr	r3, [r3, #28]
 8003e44:	f003 030c 	and.w	r3, r3, #12
 8003e48:	2b08      	cmp	r3, #8
 8003e4a:	d1ee      	bne.n	8003e2a <HAL_RCC_ClockConfig+0x232>
 8003e4c:	e02d      	b.n	8003eaa <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d123      	bne.n	8003e9e <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003e56:	e00a      	b.n	8003e6e <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e58:	f7fd fcd8 	bl	800180c <HAL_GetTick>
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	1ad3      	subs	r3, r2, r3
 8003e62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d901      	bls.n	8003e6e <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	e0a8      	b.n	8003fc0 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003e6e:	4b04      	ldr	r3, [pc, #16]	@ (8003e80 <HAL_RCC_ClockConfig+0x288>)
 8003e70:	69db      	ldr	r3, [r3, #28]
 8003e72:	f003 030c 	and.w	r3, r3, #12
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d1ee      	bne.n	8003e58 <HAL_RCC_ClockConfig+0x260>
 8003e7a:	e016      	b.n	8003eaa <HAL_RCC_ClockConfig+0x2b2>
 8003e7c:	40022000 	.word	0x40022000
 8003e80:	46020c00 	.word	0x46020c00
 8003e84:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e88:	f7fd fcc0 	bl	800180c <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d901      	bls.n	8003e9e <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	e090      	b.n	8003fc0 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e9e:	4b4a      	ldr	r3, [pc, #296]	@ (8003fc8 <HAL_RCC_ClockConfig+0x3d0>)
 8003ea0:	69db      	ldr	r3, [r3, #28]
 8003ea2:	f003 030c 	and.w	r3, r3, #12
 8003ea6:	2b04      	cmp	r3, #4
 8003ea8:	d1ee      	bne.n	8003e88 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 0302 	and.w	r3, r3, #2
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d010      	beq.n	8003ed8 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	689a      	ldr	r2, [r3, #8]
 8003eba:	4b43      	ldr	r3, [pc, #268]	@ (8003fc8 <HAL_RCC_ClockConfig+0x3d0>)
 8003ebc:	6a1b      	ldr	r3, [r3, #32]
 8003ebe:	f003 030f 	and.w	r3, r3, #15
 8003ec2:	429a      	cmp	r2, r3
 8003ec4:	d208      	bcs.n	8003ed8 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8003ec6:	4b40      	ldr	r3, [pc, #256]	@ (8003fc8 <HAL_RCC_ClockConfig+0x3d0>)
 8003ec8:	6a1b      	ldr	r3, [r3, #32]
 8003eca:	f023 020f 	bic.w	r2, r3, #15
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	493d      	ldr	r1, [pc, #244]	@ (8003fc8 <HAL_RCC_ClockConfig+0x3d0>)
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ed8:	4b3c      	ldr	r3, [pc, #240]	@ (8003fcc <HAL_RCC_ClockConfig+0x3d4>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f003 030f 	and.w	r3, r3, #15
 8003ee0:	683a      	ldr	r2, [r7, #0]
 8003ee2:	429a      	cmp	r2, r3
 8003ee4:	d210      	bcs.n	8003f08 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ee6:	4b39      	ldr	r3, [pc, #228]	@ (8003fcc <HAL_RCC_ClockConfig+0x3d4>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f023 020f 	bic.w	r2, r3, #15
 8003eee:	4937      	ldr	r1, [pc, #220]	@ (8003fcc <HAL_RCC_ClockConfig+0x3d4>)
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ef6:	4b35      	ldr	r3, [pc, #212]	@ (8003fcc <HAL_RCC_ClockConfig+0x3d4>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 030f 	and.w	r3, r3, #15
 8003efe:	683a      	ldr	r2, [r7, #0]
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d001      	beq.n	8003f08 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	e05b      	b.n	8003fc0 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f003 0304 	and.w	r3, r3, #4
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d010      	beq.n	8003f36 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	68da      	ldr	r2, [r3, #12]
 8003f18:	4b2b      	ldr	r3, [pc, #172]	@ (8003fc8 <HAL_RCC_ClockConfig+0x3d0>)
 8003f1a:	6a1b      	ldr	r3, [r3, #32]
 8003f1c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003f20:	429a      	cmp	r2, r3
 8003f22:	d208      	bcs.n	8003f36 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8003f24:	4b28      	ldr	r3, [pc, #160]	@ (8003fc8 <HAL_RCC_ClockConfig+0x3d0>)
 8003f26:	6a1b      	ldr	r3, [r3, #32]
 8003f28:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	4925      	ldr	r1, [pc, #148]	@ (8003fc8 <HAL_RCC_ClockConfig+0x3d0>)
 8003f32:	4313      	orrs	r3, r2
 8003f34:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 0308 	and.w	r3, r3, #8
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d012      	beq.n	8003f68 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	691a      	ldr	r2, [r3, #16]
 8003f46:	4b20      	ldr	r3, [pc, #128]	@ (8003fc8 <HAL_RCC_ClockConfig+0x3d0>)
 8003f48:	6a1b      	ldr	r3, [r3, #32]
 8003f4a:	091b      	lsrs	r3, r3, #4
 8003f4c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d209      	bcs.n	8003f68 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8003f54:	4b1c      	ldr	r3, [pc, #112]	@ (8003fc8 <HAL_RCC_ClockConfig+0x3d0>)
 8003f56:	6a1b      	ldr	r3, [r3, #32]
 8003f58:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	691b      	ldr	r3, [r3, #16]
 8003f60:	011b      	lsls	r3, r3, #4
 8003f62:	4919      	ldr	r1, [pc, #100]	@ (8003fc8 <HAL_RCC_ClockConfig+0x3d0>)
 8003f64:	4313      	orrs	r3, r2
 8003f66:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 0310 	and.w	r3, r3, #16
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d010      	beq.n	8003f96 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	695a      	ldr	r2, [r3, #20]
 8003f78:	4b13      	ldr	r3, [pc, #76]	@ (8003fc8 <HAL_RCC_ClockConfig+0x3d0>)
 8003f7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f7c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d208      	bcs.n	8003f96 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8003f84:	4b10      	ldr	r3, [pc, #64]	@ (8003fc8 <HAL_RCC_ClockConfig+0x3d0>)
 8003f86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f88:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	695b      	ldr	r3, [r3, #20]
 8003f90:	490d      	ldr	r1, [pc, #52]	@ (8003fc8 <HAL_RCC_ClockConfig+0x3d0>)
 8003f92:	4313      	orrs	r3, r2
 8003f94:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8003f96:	f000 f821 	bl	8003fdc <HAL_RCC_GetSysClockFreq>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	4b0a      	ldr	r3, [pc, #40]	@ (8003fc8 <HAL_RCC_ClockConfig+0x3d0>)
 8003f9e:	6a1b      	ldr	r3, [r3, #32]
 8003fa0:	f003 030f 	and.w	r3, r3, #15
 8003fa4:	490a      	ldr	r1, [pc, #40]	@ (8003fd0 <HAL_RCC_ClockConfig+0x3d8>)
 8003fa6:	5ccb      	ldrb	r3, [r1, r3]
 8003fa8:	fa22 f303 	lsr.w	r3, r2, r3
 8003fac:	4a09      	ldr	r2, [pc, #36]	@ (8003fd4 <HAL_RCC_ClockConfig+0x3dc>)
 8003fae:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003fb0:	4b09      	ldr	r3, [pc, #36]	@ (8003fd8 <HAL_RCC_ClockConfig+0x3e0>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f7fd fb9f 	bl	80016f8 <HAL_InitTick>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	73fb      	strb	r3, [r7, #15]

  return status;
 8003fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3718      	adds	r7, #24
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}
 8003fc8:	46020c00 	.word	0x46020c00
 8003fcc:	40022000 	.word	0x40022000
 8003fd0:	0800a110 	.word	0x0800a110
 8003fd4:	20000004 	.word	0x20000004
 8003fd8:	20000008 	.word	0x20000008

08003fdc <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b08b      	sub	sp, #44	@ 0x2c
 8003fe0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003fea:	4b78      	ldr	r3, [pc, #480]	@ (80041cc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003fec:	69db      	ldr	r3, [r3, #28]
 8003fee:	f003 030c 	and.w	r3, r3, #12
 8003ff2:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ff4:	4b75      	ldr	r3, [pc, #468]	@ (80041cc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003ff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ff8:	f003 0303 	and.w	r3, r3, #3
 8003ffc:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003ffe:	69bb      	ldr	r3, [r7, #24]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d005      	beq.n	8004010 <HAL_RCC_GetSysClockFreq+0x34>
 8004004:	69bb      	ldr	r3, [r7, #24]
 8004006:	2b0c      	cmp	r3, #12
 8004008:	d121      	bne.n	800404e <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	2b01      	cmp	r3, #1
 800400e:	d11e      	bne.n	800404e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8004010:	4b6e      	ldr	r3, [pc, #440]	@ (80041cc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004018:	2b00      	cmp	r3, #0
 800401a:	d107      	bne.n	800402c <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 800401c:	4b6b      	ldr	r3, [pc, #428]	@ (80041cc <HAL_RCC_GetSysClockFreq+0x1f0>)
 800401e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004022:	0b1b      	lsrs	r3, r3, #12
 8004024:	f003 030f 	and.w	r3, r3, #15
 8004028:	627b      	str	r3, [r7, #36]	@ 0x24
 800402a:	e005      	b.n	8004038 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 800402c:	4b67      	ldr	r3, [pc, #412]	@ (80041cc <HAL_RCC_GetSysClockFreq+0x1f0>)
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	0f1b      	lsrs	r3, r3, #28
 8004032:	f003 030f 	and.w	r3, r3, #15
 8004036:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004038:	4a65      	ldr	r2, [pc, #404]	@ (80041d0 <HAL_RCC_GetSysClockFreq+0x1f4>)
 800403a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800403c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004040:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004042:	69bb      	ldr	r3, [r7, #24]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d110      	bne.n	800406a <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800404a:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800404c:	e00d      	b.n	800406a <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800404e:	4b5f      	ldr	r3, [pc, #380]	@ (80041cc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004050:	69db      	ldr	r3, [r3, #28]
 8004052:	f003 030c 	and.w	r3, r3, #12
 8004056:	2b04      	cmp	r3, #4
 8004058:	d102      	bne.n	8004060 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800405a:	4b5e      	ldr	r3, [pc, #376]	@ (80041d4 <HAL_RCC_GetSysClockFreq+0x1f8>)
 800405c:	623b      	str	r3, [r7, #32]
 800405e:	e004      	b.n	800406a <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004060:	69bb      	ldr	r3, [r7, #24]
 8004062:	2b08      	cmp	r3, #8
 8004064:	d101      	bne.n	800406a <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004066:	4b5b      	ldr	r3, [pc, #364]	@ (80041d4 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8004068:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800406a:	69bb      	ldr	r3, [r7, #24]
 800406c:	2b0c      	cmp	r3, #12
 800406e:	f040 80a5 	bne.w	80041bc <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8004072:	4b56      	ldr	r3, [pc, #344]	@ (80041cc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004076:	f003 0303 	and.w	r3, r3, #3
 800407a:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 800407c:	4b53      	ldr	r3, [pc, #332]	@ (80041cc <HAL_RCC_GetSysClockFreq+0x1f0>)
 800407e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004080:	0a1b      	lsrs	r3, r3, #8
 8004082:	f003 030f 	and.w	r3, r3, #15
 8004086:	3301      	adds	r3, #1
 8004088:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800408a:	4b50      	ldr	r3, [pc, #320]	@ (80041cc <HAL_RCC_GetSysClockFreq+0x1f0>)
 800408c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800408e:	091b      	lsrs	r3, r3, #4
 8004090:	f003 0301 	and.w	r3, r3, #1
 8004094:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8004096:	4b4d      	ldr	r3, [pc, #308]	@ (80041cc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004098:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800409a:	08db      	lsrs	r3, r3, #3
 800409c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80040a0:	68ba      	ldr	r2, [r7, #8]
 80040a2:	fb02 f303 	mul.w	r3, r2, r3
 80040a6:	ee07 3a90 	vmov	s15, r3
 80040aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040ae:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	2b02      	cmp	r3, #2
 80040b6:	d003      	beq.n	80040c0 <HAL_RCC_GetSysClockFreq+0xe4>
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	2b03      	cmp	r3, #3
 80040bc:	d022      	beq.n	8004104 <HAL_RCC_GetSysClockFreq+0x128>
 80040be:	e043      	b.n	8004148 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	ee07 3a90 	vmov	s15, r3
 80040c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040ca:	eddf 6a43 	vldr	s13, [pc, #268]	@ 80041d8 <HAL_RCC_GetSysClockFreq+0x1fc>
 80040ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040d2:	4b3e      	ldr	r3, [pc, #248]	@ (80041cc <HAL_RCC_GetSysClockFreq+0x1f0>)
 80040d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040da:	ee07 3a90 	vmov	s15, r3
 80040de:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80040e2:	ed97 6a01 	vldr	s12, [r7, #4]
 80040e6:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 80041dc <HAL_RCC_GetSysClockFreq+0x200>
 80040ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80040ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80040f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80040fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004102:	e046      	b.n	8004192 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	ee07 3a90 	vmov	s15, r3
 800410a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800410e:	eddf 6a32 	vldr	s13, [pc, #200]	@ 80041d8 <HAL_RCC_GetSysClockFreq+0x1fc>
 8004112:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004116:	4b2d      	ldr	r3, [pc, #180]	@ (80041cc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004118:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800411a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800411e:	ee07 3a90 	vmov	s15, r3
 8004122:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004126:	ed97 6a01 	vldr	s12, [r7, #4]
 800412a:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 80041dc <HAL_RCC_GetSysClockFreq+0x200>
 800412e:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004132:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004136:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800413a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800413e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004142:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004146:	e024      	b.n	8004192 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800414a:	ee07 3a90 	vmov	s15, r3
 800414e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	ee07 3a90 	vmov	s15, r3
 8004158:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800415c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004160:	4b1a      	ldr	r3, [pc, #104]	@ (80041cc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004162:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004164:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004168:	ee07 3a90 	vmov	s15, r3
 800416c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004170:	ed97 6a01 	vldr	s12, [r7, #4]
 8004174:	eddf 5a19 	vldr	s11, [pc, #100]	@ 80041dc <HAL_RCC_GetSysClockFreq+0x200>
 8004178:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800417c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004180:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004184:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004188:	ee67 7a27 	vmul.f32	s15, s14, s15
 800418c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004190:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8004192:	4b0e      	ldr	r3, [pc, #56]	@ (80041cc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004194:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004196:	0e1b      	lsrs	r3, r3, #24
 8004198:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800419c:	3301      	adds	r3, #1
 800419e:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	ee07 3a90 	vmov	s15, r3
 80041a6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80041aa:	edd7 6a07 	vldr	s13, [r7, #28]
 80041ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80041b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80041b6:	ee17 3a90 	vmov	r3, s15
 80041ba:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 80041bc:	6a3b      	ldr	r3, [r7, #32]
}
 80041be:	4618      	mov	r0, r3
 80041c0:	372c      	adds	r7, #44	@ 0x2c
 80041c2:	46bd      	mov	sp, r7
 80041c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c8:	4770      	bx	lr
 80041ca:	bf00      	nop
 80041cc:	46020c00 	.word	0x46020c00
 80041d0:	0800a120 	.word	0x0800a120
 80041d4:	00f42400 	.word	0x00f42400
 80041d8:	4b742400 	.word	0x4b742400
 80041dc:	46000000 	.word	0x46000000

080041e0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80041e4:	f7ff fefa 	bl	8003fdc <HAL_RCC_GetSysClockFreq>
 80041e8:	4602      	mov	r2, r0
 80041ea:	4b07      	ldr	r3, [pc, #28]	@ (8004208 <HAL_RCC_GetHCLKFreq+0x28>)
 80041ec:	6a1b      	ldr	r3, [r3, #32]
 80041ee:	f003 030f 	and.w	r3, r3, #15
 80041f2:	4906      	ldr	r1, [pc, #24]	@ (800420c <HAL_RCC_GetHCLKFreq+0x2c>)
 80041f4:	5ccb      	ldrb	r3, [r1, r3]
 80041f6:	fa22 f303 	lsr.w	r3, r2, r3
 80041fa:	4a05      	ldr	r2, [pc, #20]	@ (8004210 <HAL_RCC_GetHCLKFreq+0x30>)
 80041fc:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 80041fe:	4b04      	ldr	r3, [pc, #16]	@ (8004210 <HAL_RCC_GetHCLKFreq+0x30>)
 8004200:	681b      	ldr	r3, [r3, #0]
}
 8004202:	4618      	mov	r0, r3
 8004204:	bd80      	pop	{r7, pc}
 8004206:	bf00      	nop
 8004208:	46020c00 	.word	0x46020c00
 800420c:	0800a110 	.word	0x0800a110
 8004210:	20000004 	.word	0x20000004

08004214 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b086      	sub	sp, #24
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 800421c:	4b3e      	ldr	r3, [pc, #248]	@ (8004318 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800421e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004222:	f003 0304 	and.w	r3, r3, #4
 8004226:	2b00      	cmp	r3, #0
 8004228:	d003      	beq.n	8004232 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800422a:	f7fe fdb5 	bl	8002d98 <HAL_PWREx_GetVoltageRange>
 800422e:	6178      	str	r0, [r7, #20]
 8004230:	e019      	b.n	8004266 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004232:	4b39      	ldr	r3, [pc, #228]	@ (8004318 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004234:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004238:	4a37      	ldr	r2, [pc, #220]	@ (8004318 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800423a:	f043 0304 	orr.w	r3, r3, #4
 800423e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004242:	4b35      	ldr	r3, [pc, #212]	@ (8004318 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004244:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004248:	f003 0304 	and.w	r3, r3, #4
 800424c:	60fb      	str	r3, [r7, #12]
 800424e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004250:	f7fe fda2 	bl	8002d98 <HAL_PWREx_GetVoltageRange>
 8004254:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004256:	4b30      	ldr	r3, [pc, #192]	@ (8004318 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004258:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800425c:	4a2e      	ldr	r2, [pc, #184]	@ (8004318 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800425e:	f023 0304 	bic.w	r3, r3, #4
 8004262:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800426c:	d003      	beq.n	8004276 <RCC_SetFlashLatencyFromMSIRange+0x62>
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004274:	d109      	bne.n	800428a <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800427c:	d202      	bcs.n	8004284 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 800427e:	2301      	movs	r3, #1
 8004280:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8004282:	e033      	b.n	80042ec <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8004284:	2300      	movs	r3, #0
 8004286:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8004288:	e030      	b.n	80042ec <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004290:	d208      	bcs.n	80042a4 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8004292:	697b      	ldr	r3, [r7, #20]
 8004294:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004298:	d102      	bne.n	80042a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 800429a:	2303      	movs	r3, #3
 800429c:	613b      	str	r3, [r7, #16]
 800429e:	e025      	b.n	80042ec <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e035      	b.n	8004310 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80042aa:	d90f      	bls.n	80042cc <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d109      	bne.n	80042c6 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80042b8:	d902      	bls.n	80042c0 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 80042ba:	2300      	movs	r3, #0
 80042bc:	613b      	str	r3, [r7, #16]
 80042be:	e015      	b.n	80042ec <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 80042c0:	2301      	movs	r3, #1
 80042c2:	613b      	str	r3, [r7, #16]
 80042c4:	e012      	b.n	80042ec <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 80042c6:	2300      	movs	r3, #0
 80042c8:	613b      	str	r3, [r7, #16]
 80042ca:	e00f      	b.n	80042ec <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80042d2:	d109      	bne.n	80042e8 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042da:	d102      	bne.n	80042e2 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 80042dc:	2301      	movs	r3, #1
 80042de:	613b      	str	r3, [r7, #16]
 80042e0:	e004      	b.n	80042ec <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 80042e2:	2302      	movs	r3, #2
 80042e4:	613b      	str	r3, [r7, #16]
 80042e6:	e001      	b.n	80042ec <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 80042e8:	2301      	movs	r3, #1
 80042ea:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80042ec:	4b0b      	ldr	r3, [pc, #44]	@ (800431c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f023 020f 	bic.w	r2, r3, #15
 80042f4:	4909      	ldr	r1, [pc, #36]	@ (800431c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	4313      	orrs	r3, r2
 80042fa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80042fc:	4b07      	ldr	r3, [pc, #28]	@ (800431c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 030f 	and.w	r3, r3, #15
 8004304:	693a      	ldr	r2, [r7, #16]
 8004306:	429a      	cmp	r2, r3
 8004308:	d001      	beq.n	800430e <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e000      	b.n	8004310 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 800430e:	2300      	movs	r3, #0
}
 8004310:	4618      	mov	r0, r3
 8004312:	3718      	adds	r7, #24
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}
 8004318:	46020c00 	.word	0x46020c00
 800431c:	40022000 	.word	0x40022000

08004320 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8004320:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004324:	b0b8      	sub	sp, #224	@ 0xe0
 8004326:	af00      	add	r7, sp, #0
 8004328:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800432c:	2300      	movs	r3, #0
 800432e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004332:	2300      	movs	r3, #0
 8004334:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004338:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800433c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004340:	f002 0401 	and.w	r4, r2, #1
 8004344:	2500      	movs	r5, #0
 8004346:	ea54 0305 	orrs.w	r3, r4, r5
 800434a:	d00b      	beq.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800434c:	4bca      	ldr	r3, [pc, #808]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800434e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004352:	f023 0103 	bic.w	r1, r3, #3
 8004356:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800435a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800435c:	4ac6      	ldr	r2, [pc, #792]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800435e:	430b      	orrs	r3, r1
 8004360:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004364:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800436c:	f002 0802 	and.w	r8, r2, #2
 8004370:	f04f 0900 	mov.w	r9, #0
 8004374:	ea58 0309 	orrs.w	r3, r8, r9
 8004378:	d00b      	beq.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 800437a:	4bbf      	ldr	r3, [pc, #764]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800437c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004380:	f023 010c 	bic.w	r1, r3, #12
 8004384:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004388:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800438a:	4abb      	ldr	r2, [pc, #748]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800438c:	430b      	orrs	r3, r1
 800438e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004392:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800439a:	f002 0a04 	and.w	sl, r2, #4
 800439e:	f04f 0b00 	mov.w	fp, #0
 80043a2:	ea5a 030b 	orrs.w	r3, sl, fp
 80043a6:	d00b      	beq.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80043a8:	4bb3      	ldr	r3, [pc, #716]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80043aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80043ae:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80043b2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80043b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043b8:	4aaf      	ldr	r2, [pc, #700]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80043ba:	430b      	orrs	r3, r1
 80043bc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80043c0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80043c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c8:	f002 0308 	and.w	r3, r2, #8
 80043cc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80043d0:	2300      	movs	r3, #0
 80043d2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80043d6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80043da:	460b      	mov	r3, r1
 80043dc:	4313      	orrs	r3, r2
 80043de:	d00b      	beq.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 80043e0:	4ba5      	ldr	r3, [pc, #660]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80043e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80043e6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80043ea:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80043ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043f0:	4aa1      	ldr	r2, [pc, #644]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80043f2:	430b      	orrs	r3, r1
 80043f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80043f8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80043fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004400:	f002 0310 	and.w	r3, r2, #16
 8004404:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004408:	2300      	movs	r3, #0
 800440a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800440e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004412:	460b      	mov	r3, r1
 8004414:	4313      	orrs	r3, r2
 8004416:	d00b      	beq.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8004418:	4b97      	ldr	r3, [pc, #604]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800441a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800441e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004422:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004426:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004428:	4a93      	ldr	r2, [pc, #588]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800442a:	430b      	orrs	r3, r1
 800442c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004430:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004438:	f002 0320 	and.w	r3, r2, #32
 800443c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004440:	2300      	movs	r3, #0
 8004442:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004446:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800444a:	460b      	mov	r3, r1
 800444c:	4313      	orrs	r3, r2
 800444e:	d00b      	beq.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8004450:	4b89      	ldr	r3, [pc, #548]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004452:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004456:	f023 0107 	bic.w	r1, r3, #7
 800445a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800445e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004460:	4a85      	ldr	r2, [pc, #532]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004462:	430b      	orrs	r3, r1
 8004464:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004468:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800446c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004470:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004474:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004478:	2300      	movs	r3, #0
 800447a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800447e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004482:	460b      	mov	r3, r1
 8004484:	4313      	orrs	r3, r2
 8004486:	d00b      	beq.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8004488:	4b7b      	ldr	r3, [pc, #492]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800448a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800448e:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8004492:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004496:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004498:	4a77      	ldr	r2, [pc, #476]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800449a:	430b      	orrs	r3, r1
 800449c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80044a0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80044a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044a8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80044ac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80044b0:	2300      	movs	r3, #0
 80044b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80044b6:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80044ba:	460b      	mov	r3, r1
 80044bc:	4313      	orrs	r3, r2
 80044be:	d00b      	beq.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80044c0:	4b6d      	ldr	r3, [pc, #436]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80044c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80044c6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80044ca:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80044ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044d0:	4a69      	ldr	r2, [pc, #420]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80044d2:	430b      	orrs	r3, r1
 80044d4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80044d8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80044dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044e0:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 80044e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80044e8:	2300      	movs	r3, #0
 80044ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80044ee:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80044f2:	460b      	mov	r3, r1
 80044f4:	4313      	orrs	r3, r2
 80044f6:	d00b      	beq.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80044f8:	4b5f      	ldr	r3, [pc, #380]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80044fa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80044fe:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004502:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004506:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004508:	4a5b      	ldr	r2, [pc, #364]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800450a:	430b      	orrs	r3, r1
 800450c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004510:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004518:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800451c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004520:	2300      	movs	r3, #0
 8004522:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004526:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800452a:	460b      	mov	r3, r1
 800452c:	4313      	orrs	r3, r2
 800452e:	d00b      	beq.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8004530:	4b51      	ldr	r3, [pc, #324]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004532:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004536:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 800453a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800453e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004540:	4a4d      	ldr	r2, [pc, #308]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004542:	430b      	orrs	r3, r1
 8004544:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004548:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800454c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004550:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8004554:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004558:	2300      	movs	r3, #0
 800455a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800455e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004562:	460b      	mov	r3, r1
 8004564:	4313      	orrs	r3, r2
 8004566:	d00b      	beq.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8004568:	4b43      	ldr	r3, [pc, #268]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800456a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800456e:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8004572:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004576:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004578:	4a3f      	ldr	r2, [pc, #252]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800457a:	430b      	orrs	r3, r1
 800457c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004580:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004588:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800458c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004590:	2300      	movs	r3, #0
 8004592:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004596:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800459a:	460b      	mov	r3, r1
 800459c:	4313      	orrs	r3, r2
 800459e:	d00b      	beq.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80045a0:	4b35      	ldr	r3, [pc, #212]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80045a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80045a6:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80045aa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80045ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045b0:	4a31      	ldr	r2, [pc, #196]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80045b2:	430b      	orrs	r3, r1
 80045b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 80045b8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80045bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045c0:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80045c4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80045c6:	2300      	movs	r3, #0
 80045c8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80045ca:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80045ce:	460b      	mov	r3, r1
 80045d0:	4313      	orrs	r3, r2
 80045d2:	d00c      	beq.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 80045d4:	4b28      	ldr	r3, [pc, #160]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80045d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80045da:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80045de:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80045e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045e6:	4a24      	ldr	r2, [pc, #144]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80045e8:	430b      	orrs	r3, r1
 80045ea:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80045ee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80045f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045f6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80045fa:	673b      	str	r3, [r7, #112]	@ 0x70
 80045fc:	2300      	movs	r3, #0
 80045fe:	677b      	str	r3, [r7, #116]	@ 0x74
 8004600:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004604:	460b      	mov	r3, r1
 8004606:	4313      	orrs	r3, r2
 8004608:	d04f      	beq.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 800460a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800460e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004612:	2b80      	cmp	r3, #128	@ 0x80
 8004614:	d02d      	beq.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x352>
 8004616:	2b80      	cmp	r3, #128	@ 0x80
 8004618:	d827      	bhi.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800461a:	2b60      	cmp	r3, #96	@ 0x60
 800461c:	d02e      	beq.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800461e:	2b60      	cmp	r3, #96	@ 0x60
 8004620:	d823      	bhi.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004622:	2b40      	cmp	r3, #64	@ 0x40
 8004624:	d006      	beq.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8004626:	2b40      	cmp	r3, #64	@ 0x40
 8004628:	d81f      	bhi.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800462a:	2b00      	cmp	r3, #0
 800462c:	d009      	beq.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x322>
 800462e:	2b20      	cmp	r3, #32
 8004630:	d011      	beq.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x336>
 8004632:	e01a      	b.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004634:	4b10      	ldr	r3, [pc, #64]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004638:	4a0f      	ldr	r2, [pc, #60]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800463a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800463e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004640:	e01d      	b.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004642:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004646:	3308      	adds	r3, #8
 8004648:	4618      	mov	r0, r3
 800464a:	f000 fc0d 	bl	8004e68 <RCCEx_PLL2_Config>
 800464e:	4603      	mov	r3, r0
 8004650:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004654:	e013      	b.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004656:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800465a:	332c      	adds	r3, #44	@ 0x2c
 800465c:	4618      	mov	r0, r3
 800465e:	f000 fc9b 	bl	8004f98 <RCCEx_PLL3_Config>
 8004662:	4603      	mov	r3, r0
 8004664:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004668:	e009      	b.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x35e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8004670:	e005      	b.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x35e>
        break;
 8004672:	bf00      	nop
 8004674:	e003      	b.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8004676:	bf00      	nop
 8004678:	46020c00 	.word	0x46020c00
        break;
 800467c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800467e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004682:	2b00      	cmp	r3, #0
 8004684:	d10d      	bne.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8004686:	4bb6      	ldr	r3, [pc, #728]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8004688:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800468c:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8004690:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004694:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004698:	4ab1      	ldr	r2, [pc, #708]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800469a:	430b      	orrs	r3, r1
 800469c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80046a0:	e003      	b.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x38a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046a2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80046a6:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80046aa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80046ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046b2:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80046b6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80046b8:	2300      	movs	r3, #0
 80046ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80046bc:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80046c0:	460b      	mov	r3, r1
 80046c2:	4313      	orrs	r3, r2
 80046c4:	d053      	beq.n	800476e <HAL_RCCEx_PeriphCLKConfig+0x44e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 80046c6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80046ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046d2:	d033      	beq.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80046d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046d8:	d82c      	bhi.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0x414>
 80046da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046de:	d02f      	beq.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x420>
 80046e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046e4:	d826      	bhi.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0x414>
 80046e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046ea:	d008      	beq.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80046ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046f0:	d820      	bhi.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0x414>
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d00a      	beq.n	800470c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 80046f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046fa:	d011      	beq.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x400>
 80046fc:	e01a      	b.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0x414>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80046fe:	4b98      	ldr	r3, [pc, #608]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8004700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004702:	4a97      	ldr	r2, [pc, #604]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8004704:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004708:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 800470a:	e01a      	b.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800470c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004710:	3308      	adds	r3, #8
 8004712:	4618      	mov	r0, r3
 8004714:	f000 fba8 	bl	8004e68 <RCCEx_PLL2_Config>
 8004718:	4603      	mov	r3, r0
 800471a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 800471e:	e010      	b.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004720:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004724:	332c      	adds	r3, #44	@ 0x2c
 8004726:	4618      	mov	r0, r3
 8004728:	f000 fc36 	bl	8004f98 <RCCEx_PLL3_Config>
 800472c:	4603      	mov	r3, r0
 800472e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 8004732:	e006      	b.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x422>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004734:	2301      	movs	r3, #1
 8004736:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800473a:	e002      	b.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 800473c:	bf00      	nop
 800473e:	e000      	b.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 8004740:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004742:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004746:	2b00      	cmp	r3, #0
 8004748:	d10d      	bne.n	8004766 <HAL_RCCEx_PeriphCLKConfig+0x446>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 800474a:	4b85      	ldr	r3, [pc, #532]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800474c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004750:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8004754:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004758:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800475c:	4a80      	ldr	r2, [pc, #512]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800475e:	430b      	orrs	r3, r1
 8004760:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004764:	e003      	b.n	800476e <HAL_RCCEx_PeriphCLKConfig+0x44e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004766:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800476a:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 800476e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004776:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800477a:	663b      	str	r3, [r7, #96]	@ 0x60
 800477c:	2300      	movs	r3, #0
 800477e:	667b      	str	r3, [r7, #100]	@ 0x64
 8004780:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004784:	460b      	mov	r3, r1
 8004786:	4313      	orrs	r3, r2
 8004788:	d046      	beq.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800478a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800478e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004792:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004796:	d028      	beq.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004798:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800479c:	d821      	bhi.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 800479e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047a2:	d022      	beq.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80047a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047a8:	d81b      	bhi.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80047aa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80047ae:	d01c      	beq.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80047b0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80047b4:	d815      	bhi.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80047b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047ba:	d008      	beq.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 80047bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047c0:	d80f      	bhi.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d011      	beq.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80047c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047ca:	d00e      	beq.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80047cc:	e009      	b.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80047ce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80047d2:	3308      	adds	r3, #8
 80047d4:	4618      	mov	r0, r3
 80047d6:	f000 fb47 	bl	8004e68 <RCCEx_PLL2_Config>
 80047da:	4603      	mov	r3, r0
 80047dc:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80047e0:	e004      	b.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x4cc>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80047e8:	e000      	b.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x4cc>
        break;
 80047ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047ec:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d10d      	bne.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80047f4:	4b5a      	ldr	r3, [pc, #360]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80047f6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80047fa:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80047fe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004802:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004806:	4a56      	ldr	r2, [pc, #344]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8004808:	430b      	orrs	r3, r1
 800480a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800480e:	e003      	b.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004810:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004814:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8004818:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800481c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004820:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004824:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004826:	2300      	movs	r3, #0
 8004828:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800482a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800482e:	460b      	mov	r3, r1
 8004830:	4313      	orrs	r3, r2
 8004832:	d03f      	beq.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x594>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8004834:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004838:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800483c:	2b04      	cmp	r3, #4
 800483e:	d81e      	bhi.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x55e>
 8004840:	a201      	add	r2, pc, #4	@ (adr r2, 8004848 <HAL_RCCEx_PeriphCLKConfig+0x528>)
 8004842:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004846:	bf00      	nop
 8004848:	08004887 	.word	0x08004887
 800484c:	0800485d 	.word	0x0800485d
 8004850:	0800486b 	.word	0x0800486b
 8004854:	08004887 	.word	0x08004887
 8004858:	08004887 	.word	0x08004887
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800485c:	4b40      	ldr	r3, [pc, #256]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800485e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004860:	4a3f      	ldr	r2, [pc, #252]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8004862:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004866:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8004868:	e00e      	b.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800486a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800486e:	332c      	adds	r3, #44	@ 0x2c
 8004870:	4618      	mov	r0, r3
 8004872:	f000 fb91 	bl	8004f98 <RCCEx_PLL3_Config>
 8004876:	4603      	mov	r3, r0
 8004878:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800487c:	e004      	b.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8004884:	e000      	b.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0x568>
        break;
 8004886:	bf00      	nop
    }
    if (ret == HAL_OK)
 8004888:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800488c:	2b00      	cmp	r3, #0
 800488e:	d10d      	bne.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8004890:	4b33      	ldr	r3, [pc, #204]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8004892:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004896:	f023 0107 	bic.w	r1, r3, #7
 800489a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800489e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048a2:	4a2f      	ldr	r2, [pc, #188]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80048a4:	430b      	orrs	r3, r1
 80048a6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80048aa:	e003      	b.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x594>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048ac:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80048b0:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 80048b4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80048b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048bc:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80048c0:	653b      	str	r3, [r7, #80]	@ 0x50
 80048c2:	2300      	movs	r3, #0
 80048c4:	657b      	str	r3, [r7, #84]	@ 0x54
 80048c6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80048ca:	460b      	mov	r3, r1
 80048cc:	4313      	orrs	r3, r2
 80048ce:	d04d      	beq.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x64c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 80048d0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80048d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80048d8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80048dc:	d028      	beq.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x610>
 80048de:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80048e2:	d821      	bhi.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x608>
 80048e4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80048e8:	d024      	beq.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x614>
 80048ea:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80048ee:	d81b      	bhi.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x608>
 80048f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80048f4:	d00e      	beq.n	8004914 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 80048f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80048fa:	d815      	bhi.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x608>
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d01b      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x618>
 8004900:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004904:	d110      	bne.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004906:	4b16      	ldr	r3, [pc, #88]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8004908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800490a:	4a15      	ldr	r2, [pc, #84]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800490c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004910:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8004912:	e012      	b.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004914:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004918:	332c      	adds	r3, #44	@ 0x2c
 800491a:	4618      	mov	r0, r3
 800491c:	f000 fb3c 	bl	8004f98 <RCCEx_PLL3_Config>
 8004920:	4603      	mov	r3, r0
 8004922:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8004926:	e008      	b.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800492e:	e004      	b.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8004930:	bf00      	nop
 8004932:	e002      	b.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8004934:	bf00      	nop
 8004936:	e000      	b.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8004938:	bf00      	nop
    }
    if (ret == HAL_OK)
 800493a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800493e:	2b00      	cmp	r3, #0
 8004940:	d110      	bne.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x644>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8004942:	4b07      	ldr	r3, [pc, #28]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8004944:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004948:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800494c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004950:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004954:	4a02      	ldr	r2, [pc, #8]	@ (8004960 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8004956:	430b      	orrs	r3, r1
 8004958:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800495c:	e006      	b.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800495e:	bf00      	nop
 8004960:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004964:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004968:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800496c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004974:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004978:	64bb      	str	r3, [r7, #72]	@ 0x48
 800497a:	2300      	movs	r3, #0
 800497c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800497e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004982:	460b      	mov	r3, r1
 8004984:	4313      	orrs	r3, r2
 8004986:	f000 80b5 	beq.w	8004af4 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800498a:	2300      	movs	r3, #0
 800498c:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004990:	4b9d      	ldr	r3, [pc, #628]	@ (8004c08 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004992:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004996:	f003 0304 	and.w	r3, r3, #4
 800499a:	2b00      	cmp	r3, #0
 800499c:	d113      	bne.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800499e:	4b9a      	ldr	r3, [pc, #616]	@ (8004c08 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80049a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049a4:	4a98      	ldr	r2, [pc, #608]	@ (8004c08 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80049a6:	f043 0304 	orr.w	r3, r3, #4
 80049aa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80049ae:	4b96      	ldr	r3, [pc, #600]	@ (8004c08 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80049b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049b4:	f003 0304 	and.w	r3, r3, #4
 80049b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80049bc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
      pwrclkchanged = SET;
 80049c0:	2301      	movs	r3, #1
 80049c2:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80049c6:	4b91      	ldr	r3, [pc, #580]	@ (8004c0c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80049c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049ca:	4a90      	ldr	r2, [pc, #576]	@ (8004c0c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80049cc:	f043 0301 	orr.w	r3, r3, #1
 80049d0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80049d2:	f7fc ff1b 	bl	800180c <HAL_GetTick>
 80049d6:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80049da:	e00b      	b.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049dc:	f7fc ff16 	bl	800180c <HAL_GetTick>
 80049e0:	4602      	mov	r2, r0
 80049e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80049e6:	1ad3      	subs	r3, r2, r3
 80049e8:	2b02      	cmp	r3, #2
 80049ea:	d903      	bls.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      {
        ret = HAL_TIMEOUT;
 80049ec:	2303      	movs	r3, #3
 80049ee:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80049f2:	e005      	b.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x6e0>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80049f4:	4b85      	ldr	r3, [pc, #532]	@ (8004c0c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80049f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049f8:	f003 0301 	and.w	r3, r3, #1
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d0ed      	beq.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      }
    }

    if (ret == HAL_OK)
 8004a00:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d165      	bne.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004a08:	4b7f      	ldr	r3, [pc, #508]	@ (8004c08 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004a0a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a12:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8004a16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d023      	beq.n	8004a66 <HAL_RCCEx_PeriphCLKConfig+0x746>
 8004a1e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004a22:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 8004a26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d01b      	beq.n	8004a66 <HAL_RCCEx_PeriphCLKConfig+0x746>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004a2e:	4b76      	ldr	r3, [pc, #472]	@ (8004c08 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004a30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a38:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004a3c:	4b72      	ldr	r3, [pc, #456]	@ (8004c08 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004a3e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a42:	4a71      	ldr	r2, [pc, #452]	@ (8004c08 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004a44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a48:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004a4c:	4b6e      	ldr	r3, [pc, #440]	@ (8004c08 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004a4e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a52:	4a6d      	ldr	r2, [pc, #436]	@ (8004c08 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004a54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a58:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004a5c:	4a6a      	ldr	r2, [pc, #424]	@ (8004c08 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004a5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004a62:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004a66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004a6a:	f003 0301 	and.w	r3, r3, #1
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d019      	beq.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x786>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a72:	f7fc fecb 	bl	800180c <HAL_GetTick>
 8004a76:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a7a:	e00d      	b.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a7c:	f7fc fec6 	bl	800180c <HAL_GetTick>
 8004a80:	4602      	mov	r2, r0
 8004a82:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a86:	1ad2      	subs	r2, r2, r3
 8004a88:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d903      	bls.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x778>
          {
            ret = HAL_TIMEOUT;
 8004a90:	2303      	movs	r3, #3
 8004a92:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
            break;
 8004a96:	e006      	b.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x786>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a98:	4b5b      	ldr	r3, [pc, #364]	@ (8004c08 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004a9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a9e:	f003 0302 	and.w	r3, r3, #2
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d0ea      	beq.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x75c>
          }
        }
      }

      if (ret == HAL_OK)
 8004aa6:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d10d      	bne.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0x7aa>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8004aae:	4b56      	ldr	r3, [pc, #344]	@ (8004c08 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004ab0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004ab4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004ab8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004abc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004ac0:	4a51      	ldr	r2, [pc, #324]	@ (8004c08 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004ac2:	430b      	orrs	r3, r1
 8004ac4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004ac8:	e008      	b.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004aca:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004ace:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
 8004ad2:	e003      	b.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ad4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004ad8:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004adc:	f897 30d9 	ldrb.w	r3, [r7, #217]	@ 0xd9
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d107      	bne.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ae4:	4b48      	ldr	r3, [pc, #288]	@ (8004c08 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004ae6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004aea:	4a47      	ldr	r2, [pc, #284]	@ (8004c08 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004aec:	f023 0304 	bic.w	r3, r3, #4
 8004af0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8004af4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004afc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004b00:	643b      	str	r3, [r7, #64]	@ 0x40
 8004b02:	2300      	movs	r3, #0
 8004b04:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b06:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004b0a:	460b      	mov	r3, r1
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	d042      	beq.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x876>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8004b10:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004b14:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b18:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004b1c:	d022      	beq.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x844>
 8004b1e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004b22:	d81b      	bhi.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8004b24:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b28:	d011      	beq.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x82e>
 8004b2a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b2e:	d815      	bhi.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d019      	beq.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x848>
 8004b34:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004b38:	d110      	bne.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x83c>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004b3a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004b3e:	3308      	adds	r3, #8
 8004b40:	4618      	mov	r0, r3
 8004b42:	f000 f991 	bl	8004e68 <RCCEx_PLL2_Config>
 8004b46:	4603      	mov	r3, r0
 8004b48:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8004b4c:	e00d      	b.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b4e:	4b2e      	ldr	r3, [pc, #184]	@ (8004c08 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004b50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b52:	4a2d      	ldr	r2, [pc, #180]	@ (8004c08 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004b54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b58:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8004b5a:	e006      	b.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8004b62:	e002      	b.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 8004b64:	bf00      	nop
 8004b66:	e000      	b.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 8004b68:	bf00      	nop
    }
    if (ret == HAL_OK)
 8004b6a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d10d      	bne.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8004b72:	4b25      	ldr	r3, [pc, #148]	@ (8004c08 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004b74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004b78:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8004b7c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004b80:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b84:	4a20      	ldr	r2, [pc, #128]	@ (8004c08 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004b86:	430b      	orrs	r3, r1
 8004b88:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004b8c:	e003      	b.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x876>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b8e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004b92:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004b96:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b9e:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004ba2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004ba8:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004bac:	460b      	mov	r3, r1
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	d032      	beq.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8004bb2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004bb6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004bba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bbe:	d00b      	beq.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8004bc0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bc4:	d804      	bhi.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d008      	beq.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8004bca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bce:	d007      	beq.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8004bd6:	e004      	b.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8004bd8:	bf00      	nop
 8004bda:	e002      	b.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8004bdc:	bf00      	nop
 8004bde:	e000      	b.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8004be0:	bf00      	nop
    }
    if (ret == HAL_OK)
 8004be2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d112      	bne.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8004bea:	4b07      	ldr	r3, [pc, #28]	@ (8004c08 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004bec:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004bf0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004bf4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004bf8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004bfc:	4a02      	ldr	r2, [pc, #8]	@ (8004c08 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004bfe:	430b      	orrs	r3, r1
 8004c00:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004c04:	e008      	b.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
 8004c06:	bf00      	nop
 8004c08:	46020c00 	.word	0x46020c00
 8004c0c:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c10:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004c14:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8004c18:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c20:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004c24:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c26:	2300      	movs	r3, #0
 8004c28:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c2a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004c2e:	460b      	mov	r3, r1
 8004c30:	4313      	orrs	r3, r2
 8004c32:	d019      	beq.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x948>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8004c34:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004c38:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004c3c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c40:	d105      	bne.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x92e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004c42:	4b88      	ldr	r3, [pc, #544]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004c44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c46:	4a87      	ldr	r2, [pc, #540]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004c48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c4c:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8004c4e:	4b85      	ldr	r3, [pc, #532]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004c50:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004c54:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004c58:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004c5c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004c60:	4a80      	ldr	r2, [pc, #512]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004c62:	430b      	orrs	r3, r1
 8004c64:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8004c68:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c70:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004c74:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c76:	2300      	movs	r3, #0
 8004c78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c7a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004c7e:	460b      	mov	r3, r1
 8004c80:	4313      	orrs	r3, r2
 8004c82:	d00c      	beq.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x97e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8004c84:	4b77      	ldr	r3, [pc, #476]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004c86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c8a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004c8e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004c92:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004c96:	4973      	ldr	r1, [pc, #460]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8004c9e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ca6:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004caa:	623b      	str	r3, [r7, #32]
 8004cac:	2300      	movs	r3, #0
 8004cae:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cb0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004cb4:	460b      	mov	r3, r1
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	d00c      	beq.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8004cba:	4b6a      	ldr	r3, [pc, #424]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004cbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004cc0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004cc4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004cc8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004ccc:	4965      	ldr	r1, [pc, #404]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8004cd4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cdc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004ce0:	61bb      	str	r3, [r7, #24]
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	61fb      	str	r3, [r7, #28]
 8004ce6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004cea:	460b      	mov	r3, r1
 8004cec:	4313      	orrs	r3, r2
 8004cee:	d00c      	beq.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x9ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8004cf0:	4b5c      	ldr	r3, [pc, #368]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004cf2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004cf6:	f023 0218 	bic.w	r2, r3, #24
 8004cfa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004cfe:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004d02:	4958      	ldr	r1, [pc, #352]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004d04:	4313      	orrs	r3, r2
 8004d06:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004d0a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d12:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8004d16:	613b      	str	r3, [r7, #16]
 8004d18:	2300      	movs	r3, #0
 8004d1a:	617b      	str	r3, [r7, #20]
 8004d1c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004d20:	460b      	mov	r3, r1
 8004d22:	4313      	orrs	r3, r2
 8004d24:	d032      	beq.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8004d26:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004d2a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004d2e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004d32:	d105      	bne.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0xa20>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d34:	4b4b      	ldr	r3, [pc, #300]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004d36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d38:	4a4a      	ldr	r2, [pc, #296]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004d3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d3e:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8004d40:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004d44:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004d48:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004d4c:	d108      	bne.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004d4e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004d52:	3308      	adds	r3, #8
 8004d54:	4618      	mov	r0, r3
 8004d56:	f000 f887 	bl	8004e68 <RCCEx_PLL2_Config>
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    }
    if (ret == HAL_OK)
 8004d60:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d10d      	bne.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0xa64>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8004d68:	4b3e      	ldr	r3, [pc, #248]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004d6a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004d6e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004d72:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004d76:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004d7a:	493a      	ldr	r1, [pc, #232]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8004d82:	e003      	b.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0xa6c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d84:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004d88:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8004d8c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d94:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8004d98:	60bb      	str	r3, [r7, #8]
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	60fb      	str	r3, [r7, #12]
 8004d9e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004da2:	460b      	mov	r3, r1
 8004da4:	4313      	orrs	r3, r2
 8004da6:	d03a      	beq.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0xafe>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8004da8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004dac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004db0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004db4:	d00e      	beq.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 8004db6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004dba:	d815      	bhi.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0xac8>
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d017      	beq.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0xad0>
 8004dc0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004dc4:	d110      	bne.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0xac8>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004dc6:	4b27      	ldr	r3, [pc, #156]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dca:	4a26      	ldr	r2, [pc, #152]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004dcc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004dd0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8004dd2:	e00e      	b.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004dd4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004dd8:	3308      	adds	r3, #8
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f000 f844 	bl	8004e68 <RCCEx_PLL2_Config>
 8004de0:	4603      	mov	r3, r0
 8004de2:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8004de6:	e004      	b.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      default:
        ret = HAL_ERROR;
 8004de8:	2301      	movs	r3, #1
 8004dea:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8004dee:	e000      	b.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0xad2>
        break;
 8004df0:	bf00      	nop
    }
    if (ret == HAL_OK)
 8004df2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d10d      	bne.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8004dfa:	4b1a      	ldr	r3, [pc, #104]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004dfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e00:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004e04:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004e08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e0c:	4915      	ldr	r1, [pc, #84]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8004e14:	e003      	b.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0xafe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e16:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004e1a:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8004e1e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e26:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004e2a:	603b      	str	r3, [r7, #0]
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	607b      	str	r3, [r7, #4]
 8004e30:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004e34:	460b      	mov	r3, r1
 8004e36:	4313      	orrs	r3, r2
 8004e38:	d00c      	beq.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0xb34>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8004e3a:	4b0a      	ldr	r3, [pc, #40]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004e3c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004e40:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8004e44:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004e48:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004e4c:	4905      	ldr	r1, [pc, #20]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8004e54:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	37e0      	adds	r7, #224	@ 0xe0
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e62:	bf00      	nop
 8004e64:	46020c00 	.word	0x46020c00

08004e68 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b084      	sub	sp, #16
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8004e70:	4b47      	ldr	r3, [pc, #284]	@ (8004f90 <RCCEx_PLL2_Config+0x128>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a46      	ldr	r2, [pc, #280]	@ (8004f90 <RCCEx_PLL2_Config+0x128>)
 8004e76:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004e7a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004e7c:	f7fc fcc6 	bl	800180c <HAL_GetTick>
 8004e80:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004e82:	e008      	b.n	8004e96 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004e84:	f7fc fcc2 	bl	800180c <HAL_GetTick>
 8004e88:	4602      	mov	r2, r0
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	1ad3      	subs	r3, r2, r3
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	d901      	bls.n	8004e96 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8004e92:	2303      	movs	r3, #3
 8004e94:	e077      	b.n	8004f86 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004e96:	4b3e      	ldr	r3, [pc, #248]	@ (8004f90 <RCCEx_PLL2_Config+0x128>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d1f0      	bne.n	8004e84 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8004ea2:	4b3b      	ldr	r3, [pc, #236]	@ (8004f90 <RCCEx_PLL2_Config+0x128>)
 8004ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ea6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004eaa:	f023 0303 	bic.w	r3, r3, #3
 8004eae:	687a      	ldr	r2, [r7, #4]
 8004eb0:	6811      	ldr	r1, [r2, #0]
 8004eb2:	687a      	ldr	r2, [r7, #4]
 8004eb4:	6852      	ldr	r2, [r2, #4]
 8004eb6:	3a01      	subs	r2, #1
 8004eb8:	0212      	lsls	r2, r2, #8
 8004eba:	430a      	orrs	r2, r1
 8004ebc:	4934      	ldr	r1, [pc, #208]	@ (8004f90 <RCCEx_PLL2_Config+0x128>)
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8004ec2:	4b33      	ldr	r3, [pc, #204]	@ (8004f90 <RCCEx_PLL2_Config+0x128>)
 8004ec4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004ec6:	4b33      	ldr	r3, [pc, #204]	@ (8004f94 <RCCEx_PLL2_Config+0x12c>)
 8004ec8:	4013      	ands	r3, r2
 8004eca:	687a      	ldr	r2, [r7, #4]
 8004ecc:	6892      	ldr	r2, [r2, #8]
 8004ece:	3a01      	subs	r2, #1
 8004ed0:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8004ed4:	687a      	ldr	r2, [r7, #4]
 8004ed6:	68d2      	ldr	r2, [r2, #12]
 8004ed8:	3a01      	subs	r2, #1
 8004eda:	0252      	lsls	r2, r2, #9
 8004edc:	b292      	uxth	r2, r2
 8004ede:	4311      	orrs	r1, r2
 8004ee0:	687a      	ldr	r2, [r7, #4]
 8004ee2:	6912      	ldr	r2, [r2, #16]
 8004ee4:	3a01      	subs	r2, #1
 8004ee6:	0412      	lsls	r2, r2, #16
 8004ee8:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8004eec:	4311      	orrs	r1, r2
 8004eee:	687a      	ldr	r2, [r7, #4]
 8004ef0:	6952      	ldr	r2, [r2, #20]
 8004ef2:	3a01      	subs	r2, #1
 8004ef4:	0612      	lsls	r2, r2, #24
 8004ef6:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8004efa:	430a      	orrs	r2, r1
 8004efc:	4924      	ldr	r1, [pc, #144]	@ (8004f90 <RCCEx_PLL2_Config+0x128>)
 8004efe:	4313      	orrs	r3, r2
 8004f00:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8004f02:	4b23      	ldr	r3, [pc, #140]	@ (8004f90 <RCCEx_PLL2_Config+0x128>)
 8004f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f06:	f023 020c 	bic.w	r2, r3, #12
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	699b      	ldr	r3, [r3, #24]
 8004f0e:	4920      	ldr	r1, [pc, #128]	@ (8004f90 <RCCEx_PLL2_Config+0x128>)
 8004f10:	4313      	orrs	r3, r2
 8004f12:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8004f14:	4b1e      	ldr	r3, [pc, #120]	@ (8004f90 <RCCEx_PLL2_Config+0x128>)
 8004f16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6a1b      	ldr	r3, [r3, #32]
 8004f1c:	491c      	ldr	r1, [pc, #112]	@ (8004f90 <RCCEx_PLL2_Config+0x128>)
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8004f22:	4b1b      	ldr	r3, [pc, #108]	@ (8004f90 <RCCEx_PLL2_Config+0x128>)
 8004f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f26:	4a1a      	ldr	r2, [pc, #104]	@ (8004f90 <RCCEx_PLL2_Config+0x128>)
 8004f28:	f023 0310 	bic.w	r3, r3, #16
 8004f2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004f2e:	4b18      	ldr	r3, [pc, #96]	@ (8004f90 <RCCEx_PLL2_Config+0x128>)
 8004f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f32:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004f36:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8004f3a:	687a      	ldr	r2, [r7, #4]
 8004f3c:	69d2      	ldr	r2, [r2, #28]
 8004f3e:	00d2      	lsls	r2, r2, #3
 8004f40:	4913      	ldr	r1, [pc, #76]	@ (8004f90 <RCCEx_PLL2_Config+0x128>)
 8004f42:	4313      	orrs	r3, r2
 8004f44:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8004f46:	4b12      	ldr	r3, [pc, #72]	@ (8004f90 <RCCEx_PLL2_Config+0x128>)
 8004f48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f4a:	4a11      	ldr	r2, [pc, #68]	@ (8004f90 <RCCEx_PLL2_Config+0x128>)
 8004f4c:	f043 0310 	orr.w	r3, r3, #16
 8004f50:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8004f52:	4b0f      	ldr	r3, [pc, #60]	@ (8004f90 <RCCEx_PLL2_Config+0x128>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a0e      	ldr	r2, [pc, #56]	@ (8004f90 <RCCEx_PLL2_Config+0x128>)
 8004f58:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004f5c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004f5e:	f7fc fc55 	bl	800180c <HAL_GetTick>
 8004f62:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004f64:	e008      	b.n	8004f78 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004f66:	f7fc fc51 	bl	800180c <HAL_GetTick>
 8004f6a:	4602      	mov	r2, r0
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	1ad3      	subs	r3, r2, r3
 8004f70:	2b02      	cmp	r3, #2
 8004f72:	d901      	bls.n	8004f78 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8004f74:	2303      	movs	r3, #3
 8004f76:	e006      	b.n	8004f86 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004f78:	4b05      	ldr	r3, [pc, #20]	@ (8004f90 <RCCEx_PLL2_Config+0x128>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d0f0      	beq.n	8004f66 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8004f84:	2300      	movs	r3, #0

}
 8004f86:	4618      	mov	r0, r3
 8004f88:	3710      	adds	r7, #16
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}
 8004f8e:	bf00      	nop
 8004f90:	46020c00 	.word	0x46020c00
 8004f94:	80800000 	.word	0x80800000

08004f98 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b084      	sub	sp, #16
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8004fa0:	4b47      	ldr	r3, [pc, #284]	@ (80050c0 <RCCEx_PLL3_Config+0x128>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a46      	ldr	r2, [pc, #280]	@ (80050c0 <RCCEx_PLL3_Config+0x128>)
 8004fa6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004faa:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004fac:	f7fc fc2e 	bl	800180c <HAL_GetTick>
 8004fb0:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004fb2:	e008      	b.n	8004fc6 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004fb4:	f7fc fc2a 	bl	800180c <HAL_GetTick>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	1ad3      	subs	r3, r2, r3
 8004fbe:	2b02      	cmp	r3, #2
 8004fc0:	d901      	bls.n	8004fc6 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8004fc2:	2303      	movs	r3, #3
 8004fc4:	e077      	b.n	80050b6 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004fc6:	4b3e      	ldr	r3, [pc, #248]	@ (80050c0 <RCCEx_PLL3_Config+0x128>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d1f0      	bne.n	8004fb4 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8004fd2:	4b3b      	ldr	r3, [pc, #236]	@ (80050c0 <RCCEx_PLL3_Config+0x128>)
 8004fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fd6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004fda:	f023 0303 	bic.w	r3, r3, #3
 8004fde:	687a      	ldr	r2, [r7, #4]
 8004fe0:	6811      	ldr	r1, [r2, #0]
 8004fe2:	687a      	ldr	r2, [r7, #4]
 8004fe4:	6852      	ldr	r2, [r2, #4]
 8004fe6:	3a01      	subs	r2, #1
 8004fe8:	0212      	lsls	r2, r2, #8
 8004fea:	430a      	orrs	r2, r1
 8004fec:	4934      	ldr	r1, [pc, #208]	@ (80050c0 <RCCEx_PLL3_Config+0x128>)
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	630b      	str	r3, [r1, #48]	@ 0x30
 8004ff2:	4b33      	ldr	r3, [pc, #204]	@ (80050c0 <RCCEx_PLL3_Config+0x128>)
 8004ff4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ff6:	4b33      	ldr	r3, [pc, #204]	@ (80050c4 <RCCEx_PLL3_Config+0x12c>)
 8004ff8:	4013      	ands	r3, r2
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	6892      	ldr	r2, [r2, #8]
 8004ffe:	3a01      	subs	r2, #1
 8005000:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8005004:	687a      	ldr	r2, [r7, #4]
 8005006:	68d2      	ldr	r2, [r2, #12]
 8005008:	3a01      	subs	r2, #1
 800500a:	0252      	lsls	r2, r2, #9
 800500c:	b292      	uxth	r2, r2
 800500e:	4311      	orrs	r1, r2
 8005010:	687a      	ldr	r2, [r7, #4]
 8005012:	6912      	ldr	r2, [r2, #16]
 8005014:	3a01      	subs	r2, #1
 8005016:	0412      	lsls	r2, r2, #16
 8005018:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800501c:	4311      	orrs	r1, r2
 800501e:	687a      	ldr	r2, [r7, #4]
 8005020:	6952      	ldr	r2, [r2, #20]
 8005022:	3a01      	subs	r2, #1
 8005024:	0612      	lsls	r2, r2, #24
 8005026:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800502a:	430a      	orrs	r2, r1
 800502c:	4924      	ldr	r1, [pc, #144]	@ (80050c0 <RCCEx_PLL3_Config+0x128>)
 800502e:	4313      	orrs	r3, r2
 8005030:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8005032:	4b23      	ldr	r3, [pc, #140]	@ (80050c0 <RCCEx_PLL3_Config+0x128>)
 8005034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005036:	f023 020c 	bic.w	r2, r3, #12
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	699b      	ldr	r3, [r3, #24]
 800503e:	4920      	ldr	r1, [pc, #128]	@ (80050c0 <RCCEx_PLL3_Config+0x128>)
 8005040:	4313      	orrs	r3, r2
 8005042:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8005044:	4b1e      	ldr	r3, [pc, #120]	@ (80050c0 <RCCEx_PLL3_Config+0x128>)
 8005046:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6a1b      	ldr	r3, [r3, #32]
 800504c:	491c      	ldr	r1, [pc, #112]	@ (80050c0 <RCCEx_PLL3_Config+0x128>)
 800504e:	4313      	orrs	r3, r2
 8005050:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8005052:	4b1b      	ldr	r3, [pc, #108]	@ (80050c0 <RCCEx_PLL3_Config+0x128>)
 8005054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005056:	4a1a      	ldr	r2, [pc, #104]	@ (80050c0 <RCCEx_PLL3_Config+0x128>)
 8005058:	f023 0310 	bic.w	r3, r3, #16
 800505c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800505e:	4b18      	ldr	r3, [pc, #96]	@ (80050c0 <RCCEx_PLL3_Config+0x128>)
 8005060:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005062:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005066:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800506a:	687a      	ldr	r2, [r7, #4]
 800506c:	69d2      	ldr	r2, [r2, #28]
 800506e:	00d2      	lsls	r2, r2, #3
 8005070:	4913      	ldr	r1, [pc, #76]	@ (80050c0 <RCCEx_PLL3_Config+0x128>)
 8005072:	4313      	orrs	r3, r2
 8005074:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8005076:	4b12      	ldr	r3, [pc, #72]	@ (80050c0 <RCCEx_PLL3_Config+0x128>)
 8005078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800507a:	4a11      	ldr	r2, [pc, #68]	@ (80050c0 <RCCEx_PLL3_Config+0x128>)
 800507c:	f043 0310 	orr.w	r3, r3, #16
 8005080:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8005082:	4b0f      	ldr	r3, [pc, #60]	@ (80050c0 <RCCEx_PLL3_Config+0x128>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4a0e      	ldr	r2, [pc, #56]	@ (80050c0 <RCCEx_PLL3_Config+0x128>)
 8005088:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800508c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800508e:	f7fc fbbd 	bl	800180c <HAL_GetTick>
 8005092:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005094:	e008      	b.n	80050a8 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005096:	f7fc fbb9 	bl	800180c <HAL_GetTick>
 800509a:	4602      	mov	r2, r0
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	1ad3      	subs	r3, r2, r3
 80050a0:	2b02      	cmp	r3, #2
 80050a2:	d901      	bls.n	80050a8 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 80050a4:	2303      	movs	r3, #3
 80050a6:	e006      	b.n	80050b6 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80050a8:	4b05      	ldr	r3, [pc, #20]	@ (80050c0 <RCCEx_PLL3_Config+0x128>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d0f0      	beq.n	8005096 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 80050b4:	2300      	movs	r3, #0
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	3710      	adds	r7, #16
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop
 80050c0:	46020c00 	.word	0x46020c00
 80050c4:	80800000 	.word	0x80800000

080050c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b082      	sub	sp, #8
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d101      	bne.n	80050da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80050d6:	2301      	movs	r3, #1
 80050d8:	e049      	b.n	800516e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d106      	bne.n	80050f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	f7fc f9bc 	bl	800146c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2202      	movs	r2, #2
 80050f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681a      	ldr	r2, [r3, #0]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	3304      	adds	r3, #4
 8005104:	4619      	mov	r1, r3
 8005106:	4610      	mov	r0, r2
 8005108:	f000 fbfe 	bl	8005908 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2201      	movs	r2, #1
 8005110:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2201      	movs	r2, #1
 8005118:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2201      	movs	r2, #1
 8005120:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2201      	movs	r2, #1
 8005128:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2201      	movs	r2, #1
 8005130:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2201      	movs	r2, #1
 8005138:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2201      	movs	r2, #1
 8005140:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2201      	movs	r2, #1
 8005148:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2201      	movs	r2, #1
 8005150:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2201      	movs	r2, #1
 8005158:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2201      	movs	r2, #1
 8005160:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2201      	movs	r2, #1
 8005168:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800516c:	2300      	movs	r3, #0
}
 800516e:	4618      	mov	r0, r3
 8005170:	3708      	adds	r7, #8
 8005172:	46bd      	mov	sp, r7
 8005174:	bd80      	pop	{r7, pc}

08005176 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005176:	b580      	push	{r7, lr}
 8005178:	b082      	sub	sp, #8
 800517a:	af00      	add	r7, sp, #0
 800517c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d101      	bne.n	8005188 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005184:	2301      	movs	r3, #1
 8005186:	e049      	b.n	800521c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800518e:	b2db      	uxtb	r3, r3
 8005190:	2b00      	cmp	r3, #0
 8005192:	d106      	bne.n	80051a2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2200      	movs	r2, #0
 8005198:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800519c:	6878      	ldr	r0, [r7, #4]
 800519e:	f000 f841 	bl	8005224 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2202      	movs	r2, #2
 80051a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681a      	ldr	r2, [r3, #0]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	3304      	adds	r3, #4
 80051b2:	4619      	mov	r1, r3
 80051b4:	4610      	mov	r0, r2
 80051b6:	f000 fba7 	bl	8005908 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2201      	movs	r2, #1
 80051be:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2201      	movs	r2, #1
 80051c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2201      	movs	r2, #1
 80051ce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2201      	movs	r2, #1
 80051d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2201      	movs	r2, #1
 80051de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2201      	movs	r2, #1
 80051e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2201      	movs	r2, #1
 80051ee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2201      	movs	r2, #1
 80051f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2201      	movs	r2, #1
 80051fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2201      	movs	r2, #1
 8005206:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2201      	movs	r2, #1
 800520e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2201      	movs	r2, #1
 8005216:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800521a:	2300      	movs	r3, #0
}
 800521c:	4618      	mov	r0, r3
 800521e:	3708      	adds	r7, #8
 8005220:	46bd      	mov	sp, r7
 8005222:	bd80      	pop	{r7, pc}

08005224 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005224:	b480      	push	{r7}
 8005226:	b083      	sub	sp, #12
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800522c:	bf00      	nop
 800522e:	370c      	adds	r7, #12
 8005230:	46bd      	mov	sp, r7
 8005232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005236:	4770      	bx	lr

08005238 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b084      	sub	sp, #16
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
 8005240:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d109      	bne.n	800525c <HAL_TIM_PWM_Start+0x24>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800524e:	b2db      	uxtb	r3, r3
 8005250:	2b01      	cmp	r3, #1
 8005252:	bf14      	ite	ne
 8005254:	2301      	movne	r3, #1
 8005256:	2300      	moveq	r3, #0
 8005258:	b2db      	uxtb	r3, r3
 800525a:	e03c      	b.n	80052d6 <HAL_TIM_PWM_Start+0x9e>
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	2b04      	cmp	r3, #4
 8005260:	d109      	bne.n	8005276 <HAL_TIM_PWM_Start+0x3e>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005268:	b2db      	uxtb	r3, r3
 800526a:	2b01      	cmp	r3, #1
 800526c:	bf14      	ite	ne
 800526e:	2301      	movne	r3, #1
 8005270:	2300      	moveq	r3, #0
 8005272:	b2db      	uxtb	r3, r3
 8005274:	e02f      	b.n	80052d6 <HAL_TIM_PWM_Start+0x9e>
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	2b08      	cmp	r3, #8
 800527a:	d109      	bne.n	8005290 <HAL_TIM_PWM_Start+0x58>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005282:	b2db      	uxtb	r3, r3
 8005284:	2b01      	cmp	r3, #1
 8005286:	bf14      	ite	ne
 8005288:	2301      	movne	r3, #1
 800528a:	2300      	moveq	r3, #0
 800528c:	b2db      	uxtb	r3, r3
 800528e:	e022      	b.n	80052d6 <HAL_TIM_PWM_Start+0x9e>
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	2b0c      	cmp	r3, #12
 8005294:	d109      	bne.n	80052aa <HAL_TIM_PWM_Start+0x72>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800529c:	b2db      	uxtb	r3, r3
 800529e:	2b01      	cmp	r3, #1
 80052a0:	bf14      	ite	ne
 80052a2:	2301      	movne	r3, #1
 80052a4:	2300      	moveq	r3, #0
 80052a6:	b2db      	uxtb	r3, r3
 80052a8:	e015      	b.n	80052d6 <HAL_TIM_PWM_Start+0x9e>
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	2b10      	cmp	r3, #16
 80052ae:	d109      	bne.n	80052c4 <HAL_TIM_PWM_Start+0x8c>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80052b6:	b2db      	uxtb	r3, r3
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	bf14      	ite	ne
 80052bc:	2301      	movne	r3, #1
 80052be:	2300      	moveq	r3, #0
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	e008      	b.n	80052d6 <HAL_TIM_PWM_Start+0x9e>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80052ca:	b2db      	uxtb	r3, r3
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	bf14      	ite	ne
 80052d0:	2301      	movne	r3, #1
 80052d2:	2300      	moveq	r3, #0
 80052d4:	b2db      	uxtb	r3, r3
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d001      	beq.n	80052de <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80052da:	2301      	movs	r3, #1
 80052dc:	e0d8      	b.n	8005490 <HAL_TIM_PWM_Start+0x258>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d104      	bne.n	80052ee <HAL_TIM_PWM_Start+0xb6>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2202      	movs	r2, #2
 80052e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052ec:	e023      	b.n	8005336 <HAL_TIM_PWM_Start+0xfe>
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	2b04      	cmp	r3, #4
 80052f2:	d104      	bne.n	80052fe <HAL_TIM_PWM_Start+0xc6>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2202      	movs	r2, #2
 80052f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052fc:	e01b      	b.n	8005336 <HAL_TIM_PWM_Start+0xfe>
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	2b08      	cmp	r3, #8
 8005302:	d104      	bne.n	800530e <HAL_TIM_PWM_Start+0xd6>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2202      	movs	r2, #2
 8005308:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800530c:	e013      	b.n	8005336 <HAL_TIM_PWM_Start+0xfe>
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	2b0c      	cmp	r3, #12
 8005312:	d104      	bne.n	800531e <HAL_TIM_PWM_Start+0xe6>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2202      	movs	r2, #2
 8005318:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800531c:	e00b      	b.n	8005336 <HAL_TIM_PWM_Start+0xfe>
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	2b10      	cmp	r3, #16
 8005322:	d104      	bne.n	800532e <HAL_TIM_PWM_Start+0xf6>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2202      	movs	r2, #2
 8005328:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800532c:	e003      	b.n	8005336 <HAL_TIM_PWM_Start+0xfe>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2202      	movs	r2, #2
 8005332:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	2201      	movs	r2, #1
 800533c:	6839      	ldr	r1, [r7, #0]
 800533e:	4618      	mov	r0, r3
 8005340:	f001 f854 	bl	80063ec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4a53      	ldr	r2, [pc, #332]	@ (8005498 <HAL_TIM_PWM_Start+0x260>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d02c      	beq.n	80053a8 <HAL_TIM_PWM_Start+0x170>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	4a52      	ldr	r2, [pc, #328]	@ (800549c <HAL_TIM_PWM_Start+0x264>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d027      	beq.n	80053a8 <HAL_TIM_PWM_Start+0x170>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4a50      	ldr	r2, [pc, #320]	@ (80054a0 <HAL_TIM_PWM_Start+0x268>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d022      	beq.n	80053a8 <HAL_TIM_PWM_Start+0x170>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a4f      	ldr	r2, [pc, #316]	@ (80054a4 <HAL_TIM_PWM_Start+0x26c>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d01d      	beq.n	80053a8 <HAL_TIM_PWM_Start+0x170>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a4d      	ldr	r2, [pc, #308]	@ (80054a8 <HAL_TIM_PWM_Start+0x270>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d018      	beq.n	80053a8 <HAL_TIM_PWM_Start+0x170>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4a4c      	ldr	r2, [pc, #304]	@ (80054ac <HAL_TIM_PWM_Start+0x274>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d013      	beq.n	80053a8 <HAL_TIM_PWM_Start+0x170>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a4a      	ldr	r2, [pc, #296]	@ (80054b0 <HAL_TIM_PWM_Start+0x278>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d00e      	beq.n	80053a8 <HAL_TIM_PWM_Start+0x170>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a49      	ldr	r2, [pc, #292]	@ (80054b4 <HAL_TIM_PWM_Start+0x27c>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d009      	beq.n	80053a8 <HAL_TIM_PWM_Start+0x170>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a47      	ldr	r2, [pc, #284]	@ (80054b8 <HAL_TIM_PWM_Start+0x280>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d004      	beq.n	80053a8 <HAL_TIM_PWM_Start+0x170>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a46      	ldr	r2, [pc, #280]	@ (80054bc <HAL_TIM_PWM_Start+0x284>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d101      	bne.n	80053ac <HAL_TIM_PWM_Start+0x174>
 80053a8:	2301      	movs	r3, #1
 80053aa:	e000      	b.n	80053ae <HAL_TIM_PWM_Start+0x176>
 80053ac:	2300      	movs	r3, #0
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d007      	beq.n	80053c2 <HAL_TIM_PWM_Start+0x18a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80053c0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a34      	ldr	r2, [pc, #208]	@ (8005498 <HAL_TIM_PWM_Start+0x260>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d040      	beq.n	800544e <HAL_TIM_PWM_Start+0x216>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a32      	ldr	r2, [pc, #200]	@ (800549c <HAL_TIM_PWM_Start+0x264>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d03b      	beq.n	800544e <HAL_TIM_PWM_Start+0x216>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053de:	d036      	beq.n	800544e <HAL_TIM_PWM_Start+0x216>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80053e8:	d031      	beq.n	800544e <HAL_TIM_PWM_Start+0x216>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4a34      	ldr	r2, [pc, #208]	@ (80054c0 <HAL_TIM_PWM_Start+0x288>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d02c      	beq.n	800544e <HAL_TIM_PWM_Start+0x216>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a32      	ldr	r2, [pc, #200]	@ (80054c4 <HAL_TIM_PWM_Start+0x28c>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d027      	beq.n	800544e <HAL_TIM_PWM_Start+0x216>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a31      	ldr	r2, [pc, #196]	@ (80054c8 <HAL_TIM_PWM_Start+0x290>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d022      	beq.n	800544e <HAL_TIM_PWM_Start+0x216>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	4a2f      	ldr	r2, [pc, #188]	@ (80054cc <HAL_TIM_PWM_Start+0x294>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d01d      	beq.n	800544e <HAL_TIM_PWM_Start+0x216>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4a2e      	ldr	r2, [pc, #184]	@ (80054d0 <HAL_TIM_PWM_Start+0x298>)
 8005418:	4293      	cmp	r3, r2
 800541a:	d018      	beq.n	800544e <HAL_TIM_PWM_Start+0x216>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a2c      	ldr	r2, [pc, #176]	@ (80054d4 <HAL_TIM_PWM_Start+0x29c>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d013      	beq.n	800544e <HAL_TIM_PWM_Start+0x216>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4a1d      	ldr	r2, [pc, #116]	@ (80054a0 <HAL_TIM_PWM_Start+0x268>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d00e      	beq.n	800544e <HAL_TIM_PWM_Start+0x216>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a1b      	ldr	r2, [pc, #108]	@ (80054a4 <HAL_TIM_PWM_Start+0x26c>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d009      	beq.n	800544e <HAL_TIM_PWM_Start+0x216>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4a1a      	ldr	r2, [pc, #104]	@ (80054a8 <HAL_TIM_PWM_Start+0x270>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d004      	beq.n	800544e <HAL_TIM_PWM_Start+0x216>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a18      	ldr	r2, [pc, #96]	@ (80054ac <HAL_TIM_PWM_Start+0x274>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d115      	bne.n	800547a <HAL_TIM_PWM_Start+0x242>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	689a      	ldr	r2, [r3, #8]
 8005454:	4b20      	ldr	r3, [pc, #128]	@ (80054d8 <HAL_TIM_PWM_Start+0x2a0>)
 8005456:	4013      	ands	r3, r2
 8005458:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2b06      	cmp	r3, #6
 800545e:	d015      	beq.n	800548c <HAL_TIM_PWM_Start+0x254>
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005466:	d011      	beq.n	800548c <HAL_TIM_PWM_Start+0x254>
    {
      __HAL_TIM_ENABLE(htim);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	681a      	ldr	r2, [r3, #0]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f042 0201 	orr.w	r2, r2, #1
 8005476:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005478:	e008      	b.n	800548c <HAL_TIM_PWM_Start+0x254>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	681a      	ldr	r2, [r3, #0]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f042 0201 	orr.w	r2, r2, #1
 8005488:	601a      	str	r2, [r3, #0]
 800548a:	e000      	b.n	800548e <HAL_TIM_PWM_Start+0x256>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800548c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800548e:	2300      	movs	r3, #0
}
 8005490:	4618      	mov	r0, r3
 8005492:	3710      	adds	r7, #16
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}
 8005498:	40012c00 	.word	0x40012c00
 800549c:	50012c00 	.word	0x50012c00
 80054a0:	40013400 	.word	0x40013400
 80054a4:	50013400 	.word	0x50013400
 80054a8:	40014000 	.word	0x40014000
 80054ac:	50014000 	.word	0x50014000
 80054b0:	40014400 	.word	0x40014400
 80054b4:	50014400 	.word	0x50014400
 80054b8:	40014800 	.word	0x40014800
 80054bc:	50014800 	.word	0x50014800
 80054c0:	40000400 	.word	0x40000400
 80054c4:	50000400 	.word	0x50000400
 80054c8:	40000800 	.word	0x40000800
 80054cc:	50000800 	.word	0x50000800
 80054d0:	40000c00 	.word	0x40000c00
 80054d4:	50000c00 	.word	0x50000c00
 80054d8:	00010007 	.word	0x00010007

080054dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b086      	sub	sp, #24
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	60f8      	str	r0, [r7, #12]
 80054e4:	60b9      	str	r1, [r7, #8]
 80054e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054e8:	2300      	movs	r3, #0
 80054ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054f2:	2b01      	cmp	r3, #1
 80054f4:	d101      	bne.n	80054fa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80054f6:	2302      	movs	r3, #2
 80054f8:	e0ff      	b.n	80056fa <HAL_TIM_PWM_ConfigChannel+0x21e>
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2201      	movs	r2, #1
 80054fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2b14      	cmp	r3, #20
 8005506:	f200 80f0 	bhi.w	80056ea <HAL_TIM_PWM_ConfigChannel+0x20e>
 800550a:	a201      	add	r2, pc, #4	@ (adr r2, 8005510 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800550c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005510:	08005565 	.word	0x08005565
 8005514:	080056eb 	.word	0x080056eb
 8005518:	080056eb 	.word	0x080056eb
 800551c:	080056eb 	.word	0x080056eb
 8005520:	080055a5 	.word	0x080055a5
 8005524:	080056eb 	.word	0x080056eb
 8005528:	080056eb 	.word	0x080056eb
 800552c:	080056eb 	.word	0x080056eb
 8005530:	080055e7 	.word	0x080055e7
 8005534:	080056eb 	.word	0x080056eb
 8005538:	080056eb 	.word	0x080056eb
 800553c:	080056eb 	.word	0x080056eb
 8005540:	08005627 	.word	0x08005627
 8005544:	080056eb 	.word	0x080056eb
 8005548:	080056eb 	.word	0x080056eb
 800554c:	080056eb 	.word	0x080056eb
 8005550:	08005669 	.word	0x08005669
 8005554:	080056eb 	.word	0x080056eb
 8005558:	080056eb 	.word	0x080056eb
 800555c:	080056eb 	.word	0x080056eb
 8005560:	080056a9 	.word	0x080056a9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	68b9      	ldr	r1, [r7, #8]
 800556a:	4618      	mov	r0, r3
 800556c:	f000 facc 	bl	8005b08 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	699a      	ldr	r2, [r3, #24]
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f042 0208 	orr.w	r2, r2, #8
 800557e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	699a      	ldr	r2, [r3, #24]
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f022 0204 	bic.w	r2, r2, #4
 800558e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	6999      	ldr	r1, [r3, #24]
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	691a      	ldr	r2, [r3, #16]
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	430a      	orrs	r2, r1
 80055a0:	619a      	str	r2, [r3, #24]
      break;
 80055a2:	e0a5      	b.n	80056f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	68b9      	ldr	r1, [r7, #8]
 80055aa:	4618      	mov	r0, r3
 80055ac:	f000 fb6e 	bl	8005c8c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	699a      	ldr	r2, [r3, #24]
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80055be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	699a      	ldr	r2, [r3, #24]
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	6999      	ldr	r1, [r3, #24]
 80055d6:	68bb      	ldr	r3, [r7, #8]
 80055d8:	691b      	ldr	r3, [r3, #16]
 80055da:	021a      	lsls	r2, r3, #8
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	430a      	orrs	r2, r1
 80055e2:	619a      	str	r2, [r3, #24]
      break;
 80055e4:	e084      	b.n	80056f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	68b9      	ldr	r1, [r7, #8]
 80055ec:	4618      	mov	r0, r3
 80055ee:	f000 fbfd 	bl	8005dec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	69da      	ldr	r2, [r3, #28]
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f042 0208 	orr.w	r2, r2, #8
 8005600:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	69da      	ldr	r2, [r3, #28]
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f022 0204 	bic.w	r2, r2, #4
 8005610:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	69d9      	ldr	r1, [r3, #28]
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	691a      	ldr	r2, [r3, #16]
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	430a      	orrs	r2, r1
 8005622:	61da      	str	r2, [r3, #28]
      break;
 8005624:	e064      	b.n	80056f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	68b9      	ldr	r1, [r7, #8]
 800562c:	4618      	mov	r0, r3
 800562e:	f000 fc8b 	bl	8005f48 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	69da      	ldr	r2, [r3, #28]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005640:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	69da      	ldr	r2, [r3, #28]
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005650:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	69d9      	ldr	r1, [r3, #28]
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	691b      	ldr	r3, [r3, #16]
 800565c:	021a      	lsls	r2, r3, #8
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	430a      	orrs	r2, r1
 8005664:	61da      	str	r2, [r3, #28]
      break;
 8005666:	e043      	b.n	80056f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	68b9      	ldr	r1, [r7, #8]
 800566e:	4618      	mov	r0, r3
 8005670:	f000 fd1a 	bl	80060a8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f042 0208 	orr.w	r2, r2, #8
 8005682:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f022 0204 	bic.w	r2, r2, #4
 8005692:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	691a      	ldr	r2, [r3, #16]
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	430a      	orrs	r2, r1
 80056a4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80056a6:	e023      	b.n	80056f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	68b9      	ldr	r1, [r7, #8]
 80056ae:	4618      	mov	r0, r3
 80056b0:	f000 fd7c 	bl	80061ac <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80056c2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056d2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	691b      	ldr	r3, [r3, #16]
 80056de:	021a      	lsls	r2, r3, #8
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	430a      	orrs	r2, r1
 80056e6:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80056e8:	e002      	b.n	80056f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80056ea:	2301      	movs	r3, #1
 80056ec:	75fb      	strb	r3, [r7, #23]
      break;
 80056ee:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2200      	movs	r2, #0
 80056f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80056f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3718      	adds	r7, #24
 80056fe:	46bd      	mov	sp, r7
 8005700:	bd80      	pop	{r7, pc}
 8005702:	bf00      	nop

08005704 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b084      	sub	sp, #16
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
 800570c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800570e:	2300      	movs	r3, #0
 8005710:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005718:	2b01      	cmp	r3, #1
 800571a:	d101      	bne.n	8005720 <HAL_TIM_ConfigClockSource+0x1c>
 800571c:	2302      	movs	r3, #2
 800571e:	e0e6      	b.n	80058ee <HAL_TIM_ConfigClockSource+0x1ea>
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2201      	movs	r2, #1
 8005724:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2202      	movs	r2, #2
 800572c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800573e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005742:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800574a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	68ba      	ldr	r2, [r7, #8]
 8005752:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a67      	ldr	r2, [pc, #412]	@ (80058f8 <HAL_TIM_ConfigClockSource+0x1f4>)
 800575a:	4293      	cmp	r3, r2
 800575c:	f000 80b1 	beq.w	80058c2 <HAL_TIM_ConfigClockSource+0x1be>
 8005760:	4a65      	ldr	r2, [pc, #404]	@ (80058f8 <HAL_TIM_ConfigClockSource+0x1f4>)
 8005762:	4293      	cmp	r3, r2
 8005764:	f200 80b6 	bhi.w	80058d4 <HAL_TIM_ConfigClockSource+0x1d0>
 8005768:	4a64      	ldr	r2, [pc, #400]	@ (80058fc <HAL_TIM_ConfigClockSource+0x1f8>)
 800576a:	4293      	cmp	r3, r2
 800576c:	f000 80a9 	beq.w	80058c2 <HAL_TIM_ConfigClockSource+0x1be>
 8005770:	4a62      	ldr	r2, [pc, #392]	@ (80058fc <HAL_TIM_ConfigClockSource+0x1f8>)
 8005772:	4293      	cmp	r3, r2
 8005774:	f200 80ae 	bhi.w	80058d4 <HAL_TIM_ConfigClockSource+0x1d0>
 8005778:	4a61      	ldr	r2, [pc, #388]	@ (8005900 <HAL_TIM_ConfigClockSource+0x1fc>)
 800577a:	4293      	cmp	r3, r2
 800577c:	f000 80a1 	beq.w	80058c2 <HAL_TIM_ConfigClockSource+0x1be>
 8005780:	4a5f      	ldr	r2, [pc, #380]	@ (8005900 <HAL_TIM_ConfigClockSource+0x1fc>)
 8005782:	4293      	cmp	r3, r2
 8005784:	f200 80a6 	bhi.w	80058d4 <HAL_TIM_ConfigClockSource+0x1d0>
 8005788:	4a5e      	ldr	r2, [pc, #376]	@ (8005904 <HAL_TIM_ConfigClockSource+0x200>)
 800578a:	4293      	cmp	r3, r2
 800578c:	f000 8099 	beq.w	80058c2 <HAL_TIM_ConfigClockSource+0x1be>
 8005790:	4a5c      	ldr	r2, [pc, #368]	@ (8005904 <HAL_TIM_ConfigClockSource+0x200>)
 8005792:	4293      	cmp	r3, r2
 8005794:	f200 809e 	bhi.w	80058d4 <HAL_TIM_ConfigClockSource+0x1d0>
 8005798:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800579c:	f000 8091 	beq.w	80058c2 <HAL_TIM_ConfigClockSource+0x1be>
 80057a0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80057a4:	f200 8096 	bhi.w	80058d4 <HAL_TIM_ConfigClockSource+0x1d0>
 80057a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057ac:	f000 8089 	beq.w	80058c2 <HAL_TIM_ConfigClockSource+0x1be>
 80057b0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057b4:	f200 808e 	bhi.w	80058d4 <HAL_TIM_ConfigClockSource+0x1d0>
 80057b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057bc:	d03e      	beq.n	800583c <HAL_TIM_ConfigClockSource+0x138>
 80057be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057c2:	f200 8087 	bhi.w	80058d4 <HAL_TIM_ConfigClockSource+0x1d0>
 80057c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057ca:	f000 8086 	beq.w	80058da <HAL_TIM_ConfigClockSource+0x1d6>
 80057ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057d2:	d87f      	bhi.n	80058d4 <HAL_TIM_ConfigClockSource+0x1d0>
 80057d4:	2b70      	cmp	r3, #112	@ 0x70
 80057d6:	d01a      	beq.n	800580e <HAL_TIM_ConfigClockSource+0x10a>
 80057d8:	2b70      	cmp	r3, #112	@ 0x70
 80057da:	d87b      	bhi.n	80058d4 <HAL_TIM_ConfigClockSource+0x1d0>
 80057dc:	2b60      	cmp	r3, #96	@ 0x60
 80057de:	d050      	beq.n	8005882 <HAL_TIM_ConfigClockSource+0x17e>
 80057e0:	2b60      	cmp	r3, #96	@ 0x60
 80057e2:	d877      	bhi.n	80058d4 <HAL_TIM_ConfigClockSource+0x1d0>
 80057e4:	2b50      	cmp	r3, #80	@ 0x50
 80057e6:	d03c      	beq.n	8005862 <HAL_TIM_ConfigClockSource+0x15e>
 80057e8:	2b50      	cmp	r3, #80	@ 0x50
 80057ea:	d873      	bhi.n	80058d4 <HAL_TIM_ConfigClockSource+0x1d0>
 80057ec:	2b40      	cmp	r3, #64	@ 0x40
 80057ee:	d058      	beq.n	80058a2 <HAL_TIM_ConfigClockSource+0x19e>
 80057f0:	2b40      	cmp	r3, #64	@ 0x40
 80057f2:	d86f      	bhi.n	80058d4 <HAL_TIM_ConfigClockSource+0x1d0>
 80057f4:	2b30      	cmp	r3, #48	@ 0x30
 80057f6:	d064      	beq.n	80058c2 <HAL_TIM_ConfigClockSource+0x1be>
 80057f8:	2b30      	cmp	r3, #48	@ 0x30
 80057fa:	d86b      	bhi.n	80058d4 <HAL_TIM_ConfigClockSource+0x1d0>
 80057fc:	2b20      	cmp	r3, #32
 80057fe:	d060      	beq.n	80058c2 <HAL_TIM_ConfigClockSource+0x1be>
 8005800:	2b20      	cmp	r3, #32
 8005802:	d867      	bhi.n	80058d4 <HAL_TIM_ConfigClockSource+0x1d0>
 8005804:	2b00      	cmp	r3, #0
 8005806:	d05c      	beq.n	80058c2 <HAL_TIM_ConfigClockSource+0x1be>
 8005808:	2b10      	cmp	r3, #16
 800580a:	d05a      	beq.n	80058c2 <HAL_TIM_ConfigClockSource+0x1be>
 800580c:	e062      	b.n	80058d4 <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800581e:	f000 fdc5 	bl	80063ac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005830:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	68ba      	ldr	r2, [r7, #8]
 8005838:	609a      	str	r2, [r3, #8]
      break;
 800583a:	e04f      	b.n	80058dc <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800584c:	f000 fdae 	bl	80063ac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	689a      	ldr	r2, [r3, #8]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800585e:	609a      	str	r2, [r3, #8]
      break;
 8005860:	e03c      	b.n	80058dc <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800586e:	461a      	mov	r2, r3
 8005870:	f000 fd20 	bl	80062b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	2150      	movs	r1, #80	@ 0x50
 800587a:	4618      	mov	r0, r3
 800587c:	f000 fd79 	bl	8006372 <TIM_ITRx_SetConfig>
      break;
 8005880:	e02c      	b.n	80058dc <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800588e:	461a      	mov	r2, r3
 8005890:	f000 fd3f 	bl	8006312 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	2160      	movs	r1, #96	@ 0x60
 800589a:	4618      	mov	r0, r3
 800589c:	f000 fd69 	bl	8006372 <TIM_ITRx_SetConfig>
      break;
 80058a0:	e01c      	b.n	80058dc <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058ae:	461a      	mov	r2, r3
 80058b0:	f000 fd00 	bl	80062b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	2140      	movs	r1, #64	@ 0x40
 80058ba:	4618      	mov	r0, r3
 80058bc:	f000 fd59 	bl	8006372 <TIM_ITRx_SetConfig>
      break;
 80058c0:	e00c      	b.n	80058dc <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681a      	ldr	r2, [r3, #0]
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4619      	mov	r1, r3
 80058cc:	4610      	mov	r0, r2
 80058ce:	f000 fd50 	bl	8006372 <TIM_ITRx_SetConfig>
      break;
 80058d2:	e003      	b.n	80058dc <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 80058d4:	2301      	movs	r3, #1
 80058d6:	73fb      	strb	r3, [r7, #15]
      break;
 80058d8:	e000      	b.n	80058dc <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 80058da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2201      	movs	r2, #1
 80058e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2200      	movs	r2, #0
 80058e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80058ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3710      	adds	r7, #16
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	bf00      	nop
 80058f8:	00100070 	.word	0x00100070
 80058fc:	00100040 	.word	0x00100040
 8005900:	00100030 	.word	0x00100030
 8005904:	00100020 	.word	0x00100020

08005908 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005908:	b480      	push	{r7}
 800590a:	b085      	sub	sp, #20
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
 8005910:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	4a6b      	ldr	r2, [pc, #428]	@ (8005ac8 <TIM_Base_SetConfig+0x1c0>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d02b      	beq.n	8005978 <TIM_Base_SetConfig+0x70>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	4a6a      	ldr	r2, [pc, #424]	@ (8005acc <TIM_Base_SetConfig+0x1c4>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d027      	beq.n	8005978 <TIM_Base_SetConfig+0x70>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800592e:	d023      	beq.n	8005978 <TIM_Base_SetConfig+0x70>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005936:	d01f      	beq.n	8005978 <TIM_Base_SetConfig+0x70>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	4a65      	ldr	r2, [pc, #404]	@ (8005ad0 <TIM_Base_SetConfig+0x1c8>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d01b      	beq.n	8005978 <TIM_Base_SetConfig+0x70>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	4a64      	ldr	r2, [pc, #400]	@ (8005ad4 <TIM_Base_SetConfig+0x1cc>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d017      	beq.n	8005978 <TIM_Base_SetConfig+0x70>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a63      	ldr	r2, [pc, #396]	@ (8005ad8 <TIM_Base_SetConfig+0x1d0>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d013      	beq.n	8005978 <TIM_Base_SetConfig+0x70>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	4a62      	ldr	r2, [pc, #392]	@ (8005adc <TIM_Base_SetConfig+0x1d4>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d00f      	beq.n	8005978 <TIM_Base_SetConfig+0x70>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	4a61      	ldr	r2, [pc, #388]	@ (8005ae0 <TIM_Base_SetConfig+0x1d8>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d00b      	beq.n	8005978 <TIM_Base_SetConfig+0x70>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	4a60      	ldr	r2, [pc, #384]	@ (8005ae4 <TIM_Base_SetConfig+0x1dc>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d007      	beq.n	8005978 <TIM_Base_SetConfig+0x70>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a5f      	ldr	r2, [pc, #380]	@ (8005ae8 <TIM_Base_SetConfig+0x1e0>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d003      	beq.n	8005978 <TIM_Base_SetConfig+0x70>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	4a5e      	ldr	r2, [pc, #376]	@ (8005aec <TIM_Base_SetConfig+0x1e4>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d108      	bne.n	800598a <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800597e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	68fa      	ldr	r2, [r7, #12]
 8005986:	4313      	orrs	r3, r2
 8005988:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a4e      	ldr	r2, [pc, #312]	@ (8005ac8 <TIM_Base_SetConfig+0x1c0>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d043      	beq.n	8005a1a <TIM_Base_SetConfig+0x112>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	4a4d      	ldr	r2, [pc, #308]	@ (8005acc <TIM_Base_SetConfig+0x1c4>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d03f      	beq.n	8005a1a <TIM_Base_SetConfig+0x112>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059a0:	d03b      	beq.n	8005a1a <TIM_Base_SetConfig+0x112>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80059a8:	d037      	beq.n	8005a1a <TIM_Base_SetConfig+0x112>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	4a48      	ldr	r2, [pc, #288]	@ (8005ad0 <TIM_Base_SetConfig+0x1c8>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d033      	beq.n	8005a1a <TIM_Base_SetConfig+0x112>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	4a47      	ldr	r2, [pc, #284]	@ (8005ad4 <TIM_Base_SetConfig+0x1cc>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d02f      	beq.n	8005a1a <TIM_Base_SetConfig+0x112>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	4a46      	ldr	r2, [pc, #280]	@ (8005ad8 <TIM_Base_SetConfig+0x1d0>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d02b      	beq.n	8005a1a <TIM_Base_SetConfig+0x112>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	4a45      	ldr	r2, [pc, #276]	@ (8005adc <TIM_Base_SetConfig+0x1d4>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d027      	beq.n	8005a1a <TIM_Base_SetConfig+0x112>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	4a44      	ldr	r2, [pc, #272]	@ (8005ae0 <TIM_Base_SetConfig+0x1d8>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d023      	beq.n	8005a1a <TIM_Base_SetConfig+0x112>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	4a43      	ldr	r2, [pc, #268]	@ (8005ae4 <TIM_Base_SetConfig+0x1dc>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d01f      	beq.n	8005a1a <TIM_Base_SetConfig+0x112>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	4a42      	ldr	r2, [pc, #264]	@ (8005ae8 <TIM_Base_SetConfig+0x1e0>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d01b      	beq.n	8005a1a <TIM_Base_SetConfig+0x112>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	4a41      	ldr	r2, [pc, #260]	@ (8005aec <TIM_Base_SetConfig+0x1e4>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d017      	beq.n	8005a1a <TIM_Base_SetConfig+0x112>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	4a40      	ldr	r2, [pc, #256]	@ (8005af0 <TIM_Base_SetConfig+0x1e8>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d013      	beq.n	8005a1a <TIM_Base_SetConfig+0x112>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	4a3f      	ldr	r2, [pc, #252]	@ (8005af4 <TIM_Base_SetConfig+0x1ec>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d00f      	beq.n	8005a1a <TIM_Base_SetConfig+0x112>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	4a3e      	ldr	r2, [pc, #248]	@ (8005af8 <TIM_Base_SetConfig+0x1f0>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d00b      	beq.n	8005a1a <TIM_Base_SetConfig+0x112>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	4a3d      	ldr	r2, [pc, #244]	@ (8005afc <TIM_Base_SetConfig+0x1f4>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d007      	beq.n	8005a1a <TIM_Base_SetConfig+0x112>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	4a3c      	ldr	r2, [pc, #240]	@ (8005b00 <TIM_Base_SetConfig+0x1f8>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d003      	beq.n	8005a1a <TIM_Base_SetConfig+0x112>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a3b      	ldr	r2, [pc, #236]	@ (8005b04 <TIM_Base_SetConfig+0x1fc>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d108      	bne.n	8005a2c <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	68db      	ldr	r3, [r3, #12]
 8005a26:	68fa      	ldr	r2, [r7, #12]
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	695b      	ldr	r3, [r3, #20]
 8005a36:	4313      	orrs	r3, r2
 8005a38:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	689a      	ldr	r2, [r3, #8]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	681a      	ldr	r2, [r3, #0]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	4a1e      	ldr	r2, [pc, #120]	@ (8005ac8 <TIM_Base_SetConfig+0x1c0>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d023      	beq.n	8005a9a <TIM_Base_SetConfig+0x192>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4a1d      	ldr	r2, [pc, #116]	@ (8005acc <TIM_Base_SetConfig+0x1c4>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d01f      	beq.n	8005a9a <TIM_Base_SetConfig+0x192>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a22      	ldr	r2, [pc, #136]	@ (8005ae8 <TIM_Base_SetConfig+0x1e0>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d01b      	beq.n	8005a9a <TIM_Base_SetConfig+0x192>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	4a21      	ldr	r2, [pc, #132]	@ (8005aec <TIM_Base_SetConfig+0x1e4>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d017      	beq.n	8005a9a <TIM_Base_SetConfig+0x192>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	4a20      	ldr	r2, [pc, #128]	@ (8005af0 <TIM_Base_SetConfig+0x1e8>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d013      	beq.n	8005a9a <TIM_Base_SetConfig+0x192>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a1f      	ldr	r2, [pc, #124]	@ (8005af4 <TIM_Base_SetConfig+0x1ec>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d00f      	beq.n	8005a9a <TIM_Base_SetConfig+0x192>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4a1e      	ldr	r2, [pc, #120]	@ (8005af8 <TIM_Base_SetConfig+0x1f0>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d00b      	beq.n	8005a9a <TIM_Base_SetConfig+0x192>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4a1d      	ldr	r2, [pc, #116]	@ (8005afc <TIM_Base_SetConfig+0x1f4>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d007      	beq.n	8005a9a <TIM_Base_SetConfig+0x192>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a1c      	ldr	r2, [pc, #112]	@ (8005b00 <TIM_Base_SetConfig+0x1f8>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d003      	beq.n	8005a9a <TIM_Base_SetConfig+0x192>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	4a1b      	ldr	r2, [pc, #108]	@ (8005b04 <TIM_Base_SetConfig+0x1fc>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d103      	bne.n	8005aa2 <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	691a      	ldr	r2, [r3, #16]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f043 0204 	orr.w	r2, r3, #4
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2201      	movs	r2, #1
 8005ab2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	68fa      	ldr	r2, [r7, #12]
 8005ab8:	601a      	str	r2, [r3, #0]
}
 8005aba:	bf00      	nop
 8005abc:	3714      	adds	r7, #20
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac4:	4770      	bx	lr
 8005ac6:	bf00      	nop
 8005ac8:	40012c00 	.word	0x40012c00
 8005acc:	50012c00 	.word	0x50012c00
 8005ad0:	40000400 	.word	0x40000400
 8005ad4:	50000400 	.word	0x50000400
 8005ad8:	40000800 	.word	0x40000800
 8005adc:	50000800 	.word	0x50000800
 8005ae0:	40000c00 	.word	0x40000c00
 8005ae4:	50000c00 	.word	0x50000c00
 8005ae8:	40013400 	.word	0x40013400
 8005aec:	50013400 	.word	0x50013400
 8005af0:	40014000 	.word	0x40014000
 8005af4:	50014000 	.word	0x50014000
 8005af8:	40014400 	.word	0x40014400
 8005afc:	50014400 	.word	0x50014400
 8005b00:	40014800 	.word	0x40014800
 8005b04:	50014800 	.word	0x50014800

08005b08 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b087      	sub	sp, #28
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
 8005b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6a1b      	ldr	r3, [r3, #32]
 8005b16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6a1b      	ldr	r3, [r3, #32]
 8005b1c:	f023 0201 	bic.w	r2, r3, #1
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	699b      	ldr	r3, [r3, #24]
 8005b2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	f023 0303 	bic.w	r3, r3, #3
 8005b42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	68fa      	ldr	r2, [r7, #12]
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	f023 0302 	bic.w	r3, r3, #2
 8005b54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	689b      	ldr	r3, [r3, #8]
 8005b5a:	697a      	ldr	r2, [r7, #20]
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	4a40      	ldr	r2, [pc, #256]	@ (8005c64 <TIM_OC1_SetConfig+0x15c>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d023      	beq.n	8005bb0 <TIM_OC1_SetConfig+0xa8>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	4a3f      	ldr	r2, [pc, #252]	@ (8005c68 <TIM_OC1_SetConfig+0x160>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d01f      	beq.n	8005bb0 <TIM_OC1_SetConfig+0xa8>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	4a3e      	ldr	r2, [pc, #248]	@ (8005c6c <TIM_OC1_SetConfig+0x164>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d01b      	beq.n	8005bb0 <TIM_OC1_SetConfig+0xa8>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	4a3d      	ldr	r2, [pc, #244]	@ (8005c70 <TIM_OC1_SetConfig+0x168>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d017      	beq.n	8005bb0 <TIM_OC1_SetConfig+0xa8>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	4a3c      	ldr	r2, [pc, #240]	@ (8005c74 <TIM_OC1_SetConfig+0x16c>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d013      	beq.n	8005bb0 <TIM_OC1_SetConfig+0xa8>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	4a3b      	ldr	r2, [pc, #236]	@ (8005c78 <TIM_OC1_SetConfig+0x170>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d00f      	beq.n	8005bb0 <TIM_OC1_SetConfig+0xa8>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	4a3a      	ldr	r2, [pc, #232]	@ (8005c7c <TIM_OC1_SetConfig+0x174>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d00b      	beq.n	8005bb0 <TIM_OC1_SetConfig+0xa8>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	4a39      	ldr	r2, [pc, #228]	@ (8005c80 <TIM_OC1_SetConfig+0x178>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d007      	beq.n	8005bb0 <TIM_OC1_SetConfig+0xa8>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	4a38      	ldr	r2, [pc, #224]	@ (8005c84 <TIM_OC1_SetConfig+0x17c>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d003      	beq.n	8005bb0 <TIM_OC1_SetConfig+0xa8>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	4a37      	ldr	r2, [pc, #220]	@ (8005c88 <TIM_OC1_SetConfig+0x180>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d10c      	bne.n	8005bca <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	f023 0308 	bic.w	r3, r3, #8
 8005bb6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	68db      	ldr	r3, [r3, #12]
 8005bbc:	697a      	ldr	r2, [r7, #20]
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	f023 0304 	bic.w	r3, r3, #4
 8005bc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	4a25      	ldr	r2, [pc, #148]	@ (8005c64 <TIM_OC1_SetConfig+0x15c>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d023      	beq.n	8005c1a <TIM_OC1_SetConfig+0x112>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4a24      	ldr	r2, [pc, #144]	@ (8005c68 <TIM_OC1_SetConfig+0x160>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d01f      	beq.n	8005c1a <TIM_OC1_SetConfig+0x112>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	4a23      	ldr	r2, [pc, #140]	@ (8005c6c <TIM_OC1_SetConfig+0x164>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d01b      	beq.n	8005c1a <TIM_OC1_SetConfig+0x112>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	4a22      	ldr	r2, [pc, #136]	@ (8005c70 <TIM_OC1_SetConfig+0x168>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d017      	beq.n	8005c1a <TIM_OC1_SetConfig+0x112>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	4a21      	ldr	r2, [pc, #132]	@ (8005c74 <TIM_OC1_SetConfig+0x16c>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d013      	beq.n	8005c1a <TIM_OC1_SetConfig+0x112>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	4a20      	ldr	r2, [pc, #128]	@ (8005c78 <TIM_OC1_SetConfig+0x170>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d00f      	beq.n	8005c1a <TIM_OC1_SetConfig+0x112>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	4a1f      	ldr	r2, [pc, #124]	@ (8005c7c <TIM_OC1_SetConfig+0x174>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d00b      	beq.n	8005c1a <TIM_OC1_SetConfig+0x112>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	4a1e      	ldr	r2, [pc, #120]	@ (8005c80 <TIM_OC1_SetConfig+0x178>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d007      	beq.n	8005c1a <TIM_OC1_SetConfig+0x112>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	4a1d      	ldr	r2, [pc, #116]	@ (8005c84 <TIM_OC1_SetConfig+0x17c>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d003      	beq.n	8005c1a <TIM_OC1_SetConfig+0x112>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	4a1c      	ldr	r2, [pc, #112]	@ (8005c88 <TIM_OC1_SetConfig+0x180>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d111      	bne.n	8005c3e <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005c28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	695b      	ldr	r3, [r3, #20]
 8005c2e:	693a      	ldr	r2, [r7, #16]
 8005c30:	4313      	orrs	r3, r2
 8005c32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	699b      	ldr	r3, [r3, #24]
 8005c38:	693a      	ldr	r2, [r7, #16]
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	693a      	ldr	r2, [r7, #16]
 8005c42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	68fa      	ldr	r2, [r7, #12]
 8005c48:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	685a      	ldr	r2, [r3, #4]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	697a      	ldr	r2, [r7, #20]
 8005c56:	621a      	str	r2, [r3, #32]
}
 8005c58:	bf00      	nop
 8005c5a:	371c      	adds	r7, #28
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c62:	4770      	bx	lr
 8005c64:	40012c00 	.word	0x40012c00
 8005c68:	50012c00 	.word	0x50012c00
 8005c6c:	40013400 	.word	0x40013400
 8005c70:	50013400 	.word	0x50013400
 8005c74:	40014000 	.word	0x40014000
 8005c78:	50014000 	.word	0x50014000
 8005c7c:	40014400 	.word	0x40014400
 8005c80:	50014400 	.word	0x50014400
 8005c84:	40014800 	.word	0x40014800
 8005c88:	50014800 	.word	0x50014800

08005c8c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b087      	sub	sp, #28
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
 8005c94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6a1b      	ldr	r3, [r3, #32]
 8005c9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6a1b      	ldr	r3, [r3, #32]
 8005ca0:	f023 0210 	bic.w	r2, r3, #16
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	699b      	ldr	r3, [r3, #24]
 8005cb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005cba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005cbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	021b      	lsls	r3, r3, #8
 8005cce:	68fa      	ldr	r2, [r7, #12]
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	f023 0320 	bic.w	r3, r3, #32
 8005cda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	011b      	lsls	r3, r3, #4
 8005ce2:	697a      	ldr	r2, [r7, #20]
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	4a36      	ldr	r2, [pc, #216]	@ (8005dc4 <TIM_OC2_SetConfig+0x138>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d00b      	beq.n	8005d08 <TIM_OC2_SetConfig+0x7c>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	4a35      	ldr	r2, [pc, #212]	@ (8005dc8 <TIM_OC2_SetConfig+0x13c>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d007      	beq.n	8005d08 <TIM_OC2_SetConfig+0x7c>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	4a34      	ldr	r2, [pc, #208]	@ (8005dcc <TIM_OC2_SetConfig+0x140>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d003      	beq.n	8005d08 <TIM_OC2_SetConfig+0x7c>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	4a33      	ldr	r2, [pc, #204]	@ (8005dd0 <TIM_OC2_SetConfig+0x144>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d10d      	bne.n	8005d24 <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005d08:	697b      	ldr	r3, [r7, #20]
 8005d0a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	68db      	ldr	r3, [r3, #12]
 8005d14:	011b      	lsls	r3, r3, #4
 8005d16:	697a      	ldr	r2, [r7, #20]
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005d1c:	697b      	ldr	r3, [r7, #20]
 8005d1e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d22:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	4a27      	ldr	r2, [pc, #156]	@ (8005dc4 <TIM_OC2_SetConfig+0x138>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d023      	beq.n	8005d74 <TIM_OC2_SetConfig+0xe8>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	4a26      	ldr	r2, [pc, #152]	@ (8005dc8 <TIM_OC2_SetConfig+0x13c>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d01f      	beq.n	8005d74 <TIM_OC2_SetConfig+0xe8>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	4a25      	ldr	r2, [pc, #148]	@ (8005dcc <TIM_OC2_SetConfig+0x140>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d01b      	beq.n	8005d74 <TIM_OC2_SetConfig+0xe8>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	4a24      	ldr	r2, [pc, #144]	@ (8005dd0 <TIM_OC2_SetConfig+0x144>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d017      	beq.n	8005d74 <TIM_OC2_SetConfig+0xe8>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	4a23      	ldr	r2, [pc, #140]	@ (8005dd4 <TIM_OC2_SetConfig+0x148>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d013      	beq.n	8005d74 <TIM_OC2_SetConfig+0xe8>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	4a22      	ldr	r2, [pc, #136]	@ (8005dd8 <TIM_OC2_SetConfig+0x14c>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d00f      	beq.n	8005d74 <TIM_OC2_SetConfig+0xe8>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	4a21      	ldr	r2, [pc, #132]	@ (8005ddc <TIM_OC2_SetConfig+0x150>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d00b      	beq.n	8005d74 <TIM_OC2_SetConfig+0xe8>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	4a20      	ldr	r2, [pc, #128]	@ (8005de0 <TIM_OC2_SetConfig+0x154>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d007      	beq.n	8005d74 <TIM_OC2_SetConfig+0xe8>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	4a1f      	ldr	r2, [pc, #124]	@ (8005de4 <TIM_OC2_SetConfig+0x158>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d003      	beq.n	8005d74 <TIM_OC2_SetConfig+0xe8>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	4a1e      	ldr	r2, [pc, #120]	@ (8005de8 <TIM_OC2_SetConfig+0x15c>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d113      	bne.n	8005d9c <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d7a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005d7c:	693b      	ldr	r3, [r7, #16]
 8005d7e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d82:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	695b      	ldr	r3, [r3, #20]
 8005d88:	009b      	lsls	r3, r3, #2
 8005d8a:	693a      	ldr	r2, [r7, #16]
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	699b      	ldr	r3, [r3, #24]
 8005d94:	009b      	lsls	r3, r3, #2
 8005d96:	693a      	ldr	r2, [r7, #16]
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	693a      	ldr	r2, [r7, #16]
 8005da0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	68fa      	ldr	r2, [r7, #12]
 8005da6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	685a      	ldr	r2, [r3, #4]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	697a      	ldr	r2, [r7, #20]
 8005db4:	621a      	str	r2, [r3, #32]
}
 8005db6:	bf00      	nop
 8005db8:	371c      	adds	r7, #28
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc0:	4770      	bx	lr
 8005dc2:	bf00      	nop
 8005dc4:	40012c00 	.word	0x40012c00
 8005dc8:	50012c00 	.word	0x50012c00
 8005dcc:	40013400 	.word	0x40013400
 8005dd0:	50013400 	.word	0x50013400
 8005dd4:	40014000 	.word	0x40014000
 8005dd8:	50014000 	.word	0x50014000
 8005ddc:	40014400 	.word	0x40014400
 8005de0:	50014400 	.word	0x50014400
 8005de4:	40014800 	.word	0x40014800
 8005de8:	50014800 	.word	0x50014800

08005dec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005dec:	b480      	push	{r7}
 8005dee:	b087      	sub	sp, #28
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
 8005df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6a1b      	ldr	r3, [r3, #32]
 8005dfa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6a1b      	ldr	r3, [r3, #32]
 8005e00:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	69db      	ldr	r3, [r3, #28]
 8005e12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	f023 0303 	bic.w	r3, r3, #3
 8005e26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	68fa      	ldr	r2, [r7, #12]
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005e32:	697b      	ldr	r3, [r7, #20]
 8005e34:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005e38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	689b      	ldr	r3, [r3, #8]
 8005e3e:	021b      	lsls	r3, r3, #8
 8005e40:	697a      	ldr	r2, [r7, #20]
 8005e42:	4313      	orrs	r3, r2
 8005e44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	4a35      	ldr	r2, [pc, #212]	@ (8005f20 <TIM_OC3_SetConfig+0x134>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d00b      	beq.n	8005e66 <TIM_OC3_SetConfig+0x7a>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	4a34      	ldr	r2, [pc, #208]	@ (8005f24 <TIM_OC3_SetConfig+0x138>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d007      	beq.n	8005e66 <TIM_OC3_SetConfig+0x7a>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	4a33      	ldr	r2, [pc, #204]	@ (8005f28 <TIM_OC3_SetConfig+0x13c>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d003      	beq.n	8005e66 <TIM_OC3_SetConfig+0x7a>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	4a32      	ldr	r2, [pc, #200]	@ (8005f2c <TIM_OC3_SetConfig+0x140>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d10d      	bne.n	8005e82 <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005e6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	68db      	ldr	r3, [r3, #12]
 8005e72:	021b      	lsls	r3, r3, #8
 8005e74:	697a      	ldr	r2, [r7, #20]
 8005e76:	4313      	orrs	r3, r2
 8005e78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005e80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	4a26      	ldr	r2, [pc, #152]	@ (8005f20 <TIM_OC3_SetConfig+0x134>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d023      	beq.n	8005ed2 <TIM_OC3_SetConfig+0xe6>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	4a25      	ldr	r2, [pc, #148]	@ (8005f24 <TIM_OC3_SetConfig+0x138>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d01f      	beq.n	8005ed2 <TIM_OC3_SetConfig+0xe6>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	4a24      	ldr	r2, [pc, #144]	@ (8005f28 <TIM_OC3_SetConfig+0x13c>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d01b      	beq.n	8005ed2 <TIM_OC3_SetConfig+0xe6>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	4a23      	ldr	r2, [pc, #140]	@ (8005f2c <TIM_OC3_SetConfig+0x140>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d017      	beq.n	8005ed2 <TIM_OC3_SetConfig+0xe6>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	4a22      	ldr	r2, [pc, #136]	@ (8005f30 <TIM_OC3_SetConfig+0x144>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d013      	beq.n	8005ed2 <TIM_OC3_SetConfig+0xe6>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	4a21      	ldr	r2, [pc, #132]	@ (8005f34 <TIM_OC3_SetConfig+0x148>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d00f      	beq.n	8005ed2 <TIM_OC3_SetConfig+0xe6>
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	4a20      	ldr	r2, [pc, #128]	@ (8005f38 <TIM_OC3_SetConfig+0x14c>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d00b      	beq.n	8005ed2 <TIM_OC3_SetConfig+0xe6>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	4a1f      	ldr	r2, [pc, #124]	@ (8005f3c <TIM_OC3_SetConfig+0x150>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d007      	beq.n	8005ed2 <TIM_OC3_SetConfig+0xe6>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	4a1e      	ldr	r2, [pc, #120]	@ (8005f40 <TIM_OC3_SetConfig+0x154>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d003      	beq.n	8005ed2 <TIM_OC3_SetConfig+0xe6>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	4a1d      	ldr	r2, [pc, #116]	@ (8005f44 <TIM_OC3_SetConfig+0x158>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d113      	bne.n	8005efa <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005ed2:	693b      	ldr	r3, [r7, #16]
 8005ed4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ed8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005ee0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	695b      	ldr	r3, [r3, #20]
 8005ee6:	011b      	lsls	r3, r3, #4
 8005ee8:	693a      	ldr	r2, [r7, #16]
 8005eea:	4313      	orrs	r3, r2
 8005eec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	699b      	ldr	r3, [r3, #24]
 8005ef2:	011b      	lsls	r3, r3, #4
 8005ef4:	693a      	ldr	r2, [r7, #16]
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	693a      	ldr	r2, [r7, #16]
 8005efe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	68fa      	ldr	r2, [r7, #12]
 8005f04:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	685a      	ldr	r2, [r3, #4]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	697a      	ldr	r2, [r7, #20]
 8005f12:	621a      	str	r2, [r3, #32]
}
 8005f14:	bf00      	nop
 8005f16:	371c      	adds	r7, #28
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1e:	4770      	bx	lr
 8005f20:	40012c00 	.word	0x40012c00
 8005f24:	50012c00 	.word	0x50012c00
 8005f28:	40013400 	.word	0x40013400
 8005f2c:	50013400 	.word	0x50013400
 8005f30:	40014000 	.word	0x40014000
 8005f34:	50014000 	.word	0x50014000
 8005f38:	40014400 	.word	0x40014400
 8005f3c:	50014400 	.word	0x50014400
 8005f40:	40014800 	.word	0x40014800
 8005f44:	50014800 	.word	0x50014800

08005f48 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b087      	sub	sp, #28
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
 8005f50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6a1b      	ldr	r3, [r3, #32]
 8005f56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6a1b      	ldr	r3, [r3, #32]
 8005f5c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	69db      	ldr	r3, [r3, #28]
 8005f6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	021b      	lsls	r3, r3, #8
 8005f8a:	68fa      	ldr	r2, [r7, #12]
 8005f8c:	4313      	orrs	r3, r2
 8005f8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005f90:	697b      	ldr	r3, [r7, #20]
 8005f92:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005f96:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	031b      	lsls	r3, r3, #12
 8005f9e:	697a      	ldr	r2, [r7, #20]
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	4a36      	ldr	r2, [pc, #216]	@ (8006080 <TIM_OC4_SetConfig+0x138>)
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d00b      	beq.n	8005fc4 <TIM_OC4_SetConfig+0x7c>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	4a35      	ldr	r2, [pc, #212]	@ (8006084 <TIM_OC4_SetConfig+0x13c>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d007      	beq.n	8005fc4 <TIM_OC4_SetConfig+0x7c>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	4a34      	ldr	r2, [pc, #208]	@ (8006088 <TIM_OC4_SetConfig+0x140>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d003      	beq.n	8005fc4 <TIM_OC4_SetConfig+0x7c>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	4a33      	ldr	r2, [pc, #204]	@ (800608c <TIM_OC4_SetConfig+0x144>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d10d      	bne.n	8005fe0 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005fca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	68db      	ldr	r3, [r3, #12]
 8005fd0:	031b      	lsls	r3, r3, #12
 8005fd2:	697a      	ldr	r2, [r7, #20]
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005fde:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	4a27      	ldr	r2, [pc, #156]	@ (8006080 <TIM_OC4_SetConfig+0x138>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d023      	beq.n	8006030 <TIM_OC4_SetConfig+0xe8>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	4a26      	ldr	r2, [pc, #152]	@ (8006084 <TIM_OC4_SetConfig+0x13c>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d01f      	beq.n	8006030 <TIM_OC4_SetConfig+0xe8>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	4a25      	ldr	r2, [pc, #148]	@ (8006088 <TIM_OC4_SetConfig+0x140>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d01b      	beq.n	8006030 <TIM_OC4_SetConfig+0xe8>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	4a24      	ldr	r2, [pc, #144]	@ (800608c <TIM_OC4_SetConfig+0x144>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d017      	beq.n	8006030 <TIM_OC4_SetConfig+0xe8>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	4a23      	ldr	r2, [pc, #140]	@ (8006090 <TIM_OC4_SetConfig+0x148>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d013      	beq.n	8006030 <TIM_OC4_SetConfig+0xe8>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	4a22      	ldr	r2, [pc, #136]	@ (8006094 <TIM_OC4_SetConfig+0x14c>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d00f      	beq.n	8006030 <TIM_OC4_SetConfig+0xe8>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	4a21      	ldr	r2, [pc, #132]	@ (8006098 <TIM_OC4_SetConfig+0x150>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d00b      	beq.n	8006030 <TIM_OC4_SetConfig+0xe8>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	4a20      	ldr	r2, [pc, #128]	@ (800609c <TIM_OC4_SetConfig+0x154>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d007      	beq.n	8006030 <TIM_OC4_SetConfig+0xe8>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	4a1f      	ldr	r2, [pc, #124]	@ (80060a0 <TIM_OC4_SetConfig+0x158>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d003      	beq.n	8006030 <TIM_OC4_SetConfig+0xe8>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4a1e      	ldr	r2, [pc, #120]	@ (80060a4 <TIM_OC4_SetConfig+0x15c>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d113      	bne.n	8006058 <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006030:	693b      	ldr	r3, [r7, #16]
 8006032:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006036:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800603e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	695b      	ldr	r3, [r3, #20]
 8006044:	019b      	lsls	r3, r3, #6
 8006046:	693a      	ldr	r2, [r7, #16]
 8006048:	4313      	orrs	r3, r2
 800604a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	699b      	ldr	r3, [r3, #24]
 8006050:	019b      	lsls	r3, r3, #6
 8006052:	693a      	ldr	r2, [r7, #16]
 8006054:	4313      	orrs	r3, r2
 8006056:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	693a      	ldr	r2, [r7, #16]
 800605c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	68fa      	ldr	r2, [r7, #12]
 8006062:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	685a      	ldr	r2, [r3, #4]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	697a      	ldr	r2, [r7, #20]
 8006070:	621a      	str	r2, [r3, #32]
}
 8006072:	bf00      	nop
 8006074:	371c      	adds	r7, #28
 8006076:	46bd      	mov	sp, r7
 8006078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607c:	4770      	bx	lr
 800607e:	bf00      	nop
 8006080:	40012c00 	.word	0x40012c00
 8006084:	50012c00 	.word	0x50012c00
 8006088:	40013400 	.word	0x40013400
 800608c:	50013400 	.word	0x50013400
 8006090:	40014000 	.word	0x40014000
 8006094:	50014000 	.word	0x50014000
 8006098:	40014400 	.word	0x40014400
 800609c:	50014400 	.word	0x50014400
 80060a0:	40014800 	.word	0x40014800
 80060a4:	50014800 	.word	0x50014800

080060a8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b087      	sub	sp, #28
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
 80060b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6a1b      	ldr	r3, [r3, #32]
 80060b6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6a1b      	ldr	r3, [r3, #32]
 80060bc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80060d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	68fa      	ldr	r2, [r7, #12]
 80060e2:	4313      	orrs	r3, r2
 80060e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80060ec:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	689b      	ldr	r3, [r3, #8]
 80060f2:	041b      	lsls	r3, r3, #16
 80060f4:	693a      	ldr	r2, [r7, #16]
 80060f6:	4313      	orrs	r3, r2
 80060f8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	4a21      	ldr	r2, [pc, #132]	@ (8006184 <TIM_OC5_SetConfig+0xdc>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d023      	beq.n	800614a <TIM_OC5_SetConfig+0xa2>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	4a20      	ldr	r2, [pc, #128]	@ (8006188 <TIM_OC5_SetConfig+0xe0>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d01f      	beq.n	800614a <TIM_OC5_SetConfig+0xa2>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	4a1f      	ldr	r2, [pc, #124]	@ (800618c <TIM_OC5_SetConfig+0xe4>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d01b      	beq.n	800614a <TIM_OC5_SetConfig+0xa2>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	4a1e      	ldr	r2, [pc, #120]	@ (8006190 <TIM_OC5_SetConfig+0xe8>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d017      	beq.n	800614a <TIM_OC5_SetConfig+0xa2>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	4a1d      	ldr	r2, [pc, #116]	@ (8006194 <TIM_OC5_SetConfig+0xec>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d013      	beq.n	800614a <TIM_OC5_SetConfig+0xa2>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	4a1c      	ldr	r2, [pc, #112]	@ (8006198 <TIM_OC5_SetConfig+0xf0>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d00f      	beq.n	800614a <TIM_OC5_SetConfig+0xa2>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	4a1b      	ldr	r2, [pc, #108]	@ (800619c <TIM_OC5_SetConfig+0xf4>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d00b      	beq.n	800614a <TIM_OC5_SetConfig+0xa2>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	4a1a      	ldr	r2, [pc, #104]	@ (80061a0 <TIM_OC5_SetConfig+0xf8>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d007      	beq.n	800614a <TIM_OC5_SetConfig+0xa2>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	4a19      	ldr	r2, [pc, #100]	@ (80061a4 <TIM_OC5_SetConfig+0xfc>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d003      	beq.n	800614a <TIM_OC5_SetConfig+0xa2>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	4a18      	ldr	r2, [pc, #96]	@ (80061a8 <TIM_OC5_SetConfig+0x100>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d109      	bne.n	800615e <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006150:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	695b      	ldr	r3, [r3, #20]
 8006156:	021b      	lsls	r3, r3, #8
 8006158:	697a      	ldr	r2, [r7, #20]
 800615a:	4313      	orrs	r3, r2
 800615c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	697a      	ldr	r2, [r7, #20]
 8006162:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	68fa      	ldr	r2, [r7, #12]
 8006168:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	685a      	ldr	r2, [r3, #4]
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	693a      	ldr	r2, [r7, #16]
 8006176:	621a      	str	r2, [r3, #32]
}
 8006178:	bf00      	nop
 800617a:	371c      	adds	r7, #28
 800617c:	46bd      	mov	sp, r7
 800617e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006182:	4770      	bx	lr
 8006184:	40012c00 	.word	0x40012c00
 8006188:	50012c00 	.word	0x50012c00
 800618c:	40013400 	.word	0x40013400
 8006190:	50013400 	.word	0x50013400
 8006194:	40014000 	.word	0x40014000
 8006198:	50014000 	.word	0x50014000
 800619c:	40014400 	.word	0x40014400
 80061a0:	50014400 	.word	0x50014400
 80061a4:	40014800 	.word	0x40014800
 80061a8:	50014800 	.word	0x50014800

080061ac <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b087      	sub	sp, #28
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
 80061b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6a1b      	ldr	r3, [r3, #32]
 80061ba:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6a1b      	ldr	r3, [r3, #32]
 80061c0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	685b      	ldr	r3, [r3, #4]
 80061cc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80061da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80061de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	021b      	lsls	r3, r3, #8
 80061e6:	68fa      	ldr	r2, [r7, #12]
 80061e8:	4313      	orrs	r3, r2
 80061ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80061ec:	693b      	ldr	r3, [r7, #16]
 80061ee:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80061f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	689b      	ldr	r3, [r3, #8]
 80061f8:	051b      	lsls	r3, r3, #20
 80061fa:	693a      	ldr	r2, [r7, #16]
 80061fc:	4313      	orrs	r3, r2
 80061fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	4a22      	ldr	r2, [pc, #136]	@ (800628c <TIM_OC6_SetConfig+0xe0>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d023      	beq.n	8006250 <TIM_OC6_SetConfig+0xa4>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	4a21      	ldr	r2, [pc, #132]	@ (8006290 <TIM_OC6_SetConfig+0xe4>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d01f      	beq.n	8006250 <TIM_OC6_SetConfig+0xa4>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	4a20      	ldr	r2, [pc, #128]	@ (8006294 <TIM_OC6_SetConfig+0xe8>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d01b      	beq.n	8006250 <TIM_OC6_SetConfig+0xa4>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	4a1f      	ldr	r2, [pc, #124]	@ (8006298 <TIM_OC6_SetConfig+0xec>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d017      	beq.n	8006250 <TIM_OC6_SetConfig+0xa4>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	4a1e      	ldr	r2, [pc, #120]	@ (800629c <TIM_OC6_SetConfig+0xf0>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d013      	beq.n	8006250 <TIM_OC6_SetConfig+0xa4>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	4a1d      	ldr	r2, [pc, #116]	@ (80062a0 <TIM_OC6_SetConfig+0xf4>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d00f      	beq.n	8006250 <TIM_OC6_SetConfig+0xa4>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	4a1c      	ldr	r2, [pc, #112]	@ (80062a4 <TIM_OC6_SetConfig+0xf8>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d00b      	beq.n	8006250 <TIM_OC6_SetConfig+0xa4>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	4a1b      	ldr	r2, [pc, #108]	@ (80062a8 <TIM_OC6_SetConfig+0xfc>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d007      	beq.n	8006250 <TIM_OC6_SetConfig+0xa4>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	4a1a      	ldr	r2, [pc, #104]	@ (80062ac <TIM_OC6_SetConfig+0x100>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d003      	beq.n	8006250 <TIM_OC6_SetConfig+0xa4>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	4a19      	ldr	r2, [pc, #100]	@ (80062b0 <TIM_OC6_SetConfig+0x104>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d109      	bne.n	8006264 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006256:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	695b      	ldr	r3, [r3, #20]
 800625c:	029b      	lsls	r3, r3, #10
 800625e:	697a      	ldr	r2, [r7, #20]
 8006260:	4313      	orrs	r3, r2
 8006262:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	697a      	ldr	r2, [r7, #20]
 8006268:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	68fa      	ldr	r2, [r7, #12]
 800626e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	685a      	ldr	r2, [r3, #4]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	693a      	ldr	r2, [r7, #16]
 800627c:	621a      	str	r2, [r3, #32]
}
 800627e:	bf00      	nop
 8006280:	371c      	adds	r7, #28
 8006282:	46bd      	mov	sp, r7
 8006284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006288:	4770      	bx	lr
 800628a:	bf00      	nop
 800628c:	40012c00 	.word	0x40012c00
 8006290:	50012c00 	.word	0x50012c00
 8006294:	40013400 	.word	0x40013400
 8006298:	50013400 	.word	0x50013400
 800629c:	40014000 	.word	0x40014000
 80062a0:	50014000 	.word	0x50014000
 80062a4:	40014400 	.word	0x40014400
 80062a8:	50014400 	.word	0x50014400
 80062ac:	40014800 	.word	0x40014800
 80062b0:	50014800 	.word	0x50014800

080062b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062b4:	b480      	push	{r7}
 80062b6:	b087      	sub	sp, #28
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	60f8      	str	r0, [r7, #12]
 80062bc:	60b9      	str	r1, [r7, #8]
 80062be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	6a1b      	ldr	r3, [r3, #32]
 80062c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	6a1b      	ldr	r3, [r3, #32]
 80062ca:	f023 0201 	bic.w	r2, r3, #1
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	699b      	ldr	r3, [r3, #24]
 80062d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80062d8:	693b      	ldr	r3, [r7, #16]
 80062da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80062de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	011b      	lsls	r3, r3, #4
 80062e4:	693a      	ldr	r2, [r7, #16]
 80062e6:	4313      	orrs	r3, r2
 80062e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80062ea:	697b      	ldr	r3, [r7, #20]
 80062ec:	f023 030a 	bic.w	r3, r3, #10
 80062f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80062f2:	697a      	ldr	r2, [r7, #20]
 80062f4:	68bb      	ldr	r3, [r7, #8]
 80062f6:	4313      	orrs	r3, r2
 80062f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	693a      	ldr	r2, [r7, #16]
 80062fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	697a      	ldr	r2, [r7, #20]
 8006304:	621a      	str	r2, [r3, #32]
}
 8006306:	bf00      	nop
 8006308:	371c      	adds	r7, #28
 800630a:	46bd      	mov	sp, r7
 800630c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006310:	4770      	bx	lr

08006312 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006312:	b480      	push	{r7}
 8006314:	b087      	sub	sp, #28
 8006316:	af00      	add	r7, sp, #0
 8006318:	60f8      	str	r0, [r7, #12]
 800631a:	60b9      	str	r1, [r7, #8]
 800631c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	6a1b      	ldr	r3, [r3, #32]
 8006322:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	6a1b      	ldr	r3, [r3, #32]
 8006328:	f023 0210 	bic.w	r2, r3, #16
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	699b      	ldr	r3, [r3, #24]
 8006334:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800633c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	031b      	lsls	r3, r3, #12
 8006342:	693a      	ldr	r2, [r7, #16]
 8006344:	4313      	orrs	r3, r2
 8006346:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006348:	697b      	ldr	r3, [r7, #20]
 800634a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800634e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	011b      	lsls	r3, r3, #4
 8006354:	697a      	ldr	r2, [r7, #20]
 8006356:	4313      	orrs	r3, r2
 8006358:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	693a      	ldr	r2, [r7, #16]
 800635e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	697a      	ldr	r2, [r7, #20]
 8006364:	621a      	str	r2, [r3, #32]
}
 8006366:	bf00      	nop
 8006368:	371c      	adds	r7, #28
 800636a:	46bd      	mov	sp, r7
 800636c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006370:	4770      	bx	lr

08006372 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006372:	b480      	push	{r7}
 8006374:	b085      	sub	sp, #20
 8006376:	af00      	add	r7, sp, #0
 8006378:	6078      	str	r0, [r7, #4]
 800637a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	689b      	ldr	r3, [r3, #8]
 8006380:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006388:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800638c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800638e:	683a      	ldr	r2, [r7, #0]
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	4313      	orrs	r3, r2
 8006394:	f043 0307 	orr.w	r3, r3, #7
 8006398:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	68fa      	ldr	r2, [r7, #12]
 800639e:	609a      	str	r2, [r3, #8]
}
 80063a0:	bf00      	nop
 80063a2:	3714      	adds	r7, #20
 80063a4:	46bd      	mov	sp, r7
 80063a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063aa:	4770      	bx	lr

080063ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80063ac:	b480      	push	{r7}
 80063ae:	b087      	sub	sp, #28
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	60f8      	str	r0, [r7, #12]
 80063b4:	60b9      	str	r1, [r7, #8]
 80063b6:	607a      	str	r2, [r7, #4]
 80063b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	689b      	ldr	r3, [r3, #8]
 80063be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80063c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	021a      	lsls	r2, r3, #8
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	431a      	orrs	r2, r3
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	4313      	orrs	r3, r2
 80063d4:	697a      	ldr	r2, [r7, #20]
 80063d6:	4313      	orrs	r3, r2
 80063d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	697a      	ldr	r2, [r7, #20]
 80063de:	609a      	str	r2, [r3, #8]
}
 80063e0:	bf00      	nop
 80063e2:	371c      	adds	r7, #28
 80063e4:	46bd      	mov	sp, r7
 80063e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ea:	4770      	bx	lr

080063ec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b087      	sub	sp, #28
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	60f8      	str	r0, [r7, #12]
 80063f4:	60b9      	str	r1, [r7, #8]
 80063f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	f003 031f 	and.w	r3, r3, #31
 80063fe:	2201      	movs	r2, #1
 8006400:	fa02 f303 	lsl.w	r3, r2, r3
 8006404:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	6a1a      	ldr	r2, [r3, #32]
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	43db      	mvns	r3, r3
 800640e:	401a      	ands	r2, r3
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	6a1a      	ldr	r2, [r3, #32]
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	f003 031f 	and.w	r3, r3, #31
 800641e:	6879      	ldr	r1, [r7, #4]
 8006420:	fa01 f303 	lsl.w	r3, r1, r3
 8006424:	431a      	orrs	r2, r3
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	621a      	str	r2, [r3, #32]
}
 800642a:	bf00      	nop
 800642c:	371c      	adds	r7, #28
 800642e:	46bd      	mov	sp, r7
 8006430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006434:	4770      	bx	lr
	...

08006438 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006438:	b480      	push	{r7}
 800643a:	b085      	sub	sp, #20
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
 8006440:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006448:	2b01      	cmp	r3, #1
 800644a:	d101      	bne.n	8006450 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800644c:	2302      	movs	r3, #2
 800644e:	e097      	b.n	8006580 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2201      	movs	r2, #1
 8006454:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2202      	movs	r2, #2
 800645c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	4a45      	ldr	r2, [pc, #276]	@ (800658c <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d00e      	beq.n	8006498 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	4a44      	ldr	r2, [pc, #272]	@ (8006590 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d009      	beq.n	8006498 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4a42      	ldr	r2, [pc, #264]	@ (8006594 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d004      	beq.n	8006498 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	4a41      	ldr	r2, [pc, #260]	@ (8006598 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d108      	bne.n	80064aa <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800649e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	68fa      	ldr	r2, [r7, #12]
 80064a6:	4313      	orrs	r3, r2
 80064a8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80064b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064b4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	68fa      	ldr	r2, [r7, #12]
 80064bc:	4313      	orrs	r3, r2
 80064be:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	68fa      	ldr	r2, [r7, #12]
 80064c6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a2f      	ldr	r2, [pc, #188]	@ (800658c <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d040      	beq.n	8006554 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a2e      	ldr	r2, [pc, #184]	@ (8006590 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d03b      	beq.n	8006554 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064e4:	d036      	beq.n	8006554 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80064ee:	d031      	beq.n	8006554 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a29      	ldr	r2, [pc, #164]	@ (800659c <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d02c      	beq.n	8006554 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	4a28      	ldr	r2, [pc, #160]	@ (80065a0 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d027      	beq.n	8006554 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	4a26      	ldr	r2, [pc, #152]	@ (80065a4 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d022      	beq.n	8006554 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	4a25      	ldr	r2, [pc, #148]	@ (80065a8 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d01d      	beq.n	8006554 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	4a23      	ldr	r2, [pc, #140]	@ (80065ac <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d018      	beq.n	8006554 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	4a22      	ldr	r2, [pc, #136]	@ (80065b0 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d013      	beq.n	8006554 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4a18      	ldr	r2, [pc, #96]	@ (8006594 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d00e      	beq.n	8006554 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	4a17      	ldr	r2, [pc, #92]	@ (8006598 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d009      	beq.n	8006554 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a1b      	ldr	r2, [pc, #108]	@ (80065b4 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d004      	beq.n	8006554 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4a1a      	ldr	r2, [pc, #104]	@ (80065b8 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d10c      	bne.n	800656e <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800655a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	689b      	ldr	r3, [r3, #8]
 8006560:	68ba      	ldr	r2, [r7, #8]
 8006562:	4313      	orrs	r3, r2
 8006564:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	68ba      	ldr	r2, [r7, #8]
 800656c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2201      	movs	r2, #1
 8006572:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2200      	movs	r2, #0
 800657a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800657e:	2300      	movs	r3, #0
}
 8006580:	4618      	mov	r0, r3
 8006582:	3714      	adds	r7, #20
 8006584:	46bd      	mov	sp, r7
 8006586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658a:	4770      	bx	lr
 800658c:	40012c00 	.word	0x40012c00
 8006590:	50012c00 	.word	0x50012c00
 8006594:	40013400 	.word	0x40013400
 8006598:	50013400 	.word	0x50013400
 800659c:	40000400 	.word	0x40000400
 80065a0:	50000400 	.word	0x50000400
 80065a4:	40000800 	.word	0x40000800
 80065a8:	50000800 	.word	0x50000800
 80065ac:	40000c00 	.word	0x40000c00
 80065b0:	50000c00 	.word	0x50000c00
 80065b4:	40014000 	.word	0x40014000
 80065b8:	50014000 	.word	0x50014000

080065bc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80065bc:	b480      	push	{r7}
 80065be:	b085      	sub	sp, #20
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
 80065c4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80065c6:	2300      	movs	r3, #0
 80065c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065d0:	2b01      	cmp	r3, #1
 80065d2:	d101      	bne.n	80065d8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80065d4:	2302      	movs	r3, #2
 80065d6:	e07d      	b.n	80066d4 <HAL_TIMEx_ConfigBreakDeadTime+0x118>
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2201      	movs	r2, #1
 80065dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	68db      	ldr	r3, [r3, #12]
 80065ea:	4313      	orrs	r3, r2
 80065ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	689b      	ldr	r3, [r3, #8]
 80065f8:	4313      	orrs	r3, r2
 80065fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	4313      	orrs	r3, r2
 8006608:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4313      	orrs	r3, r2
 8006616:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	691b      	ldr	r3, [r3, #16]
 8006622:	4313      	orrs	r3, r2
 8006624:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	695b      	ldr	r3, [r3, #20]
 8006630:	4313      	orrs	r3, r2
 8006632:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800663e:	4313      	orrs	r3, r2
 8006640:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	699b      	ldr	r3, [r3, #24]
 800664c:	041b      	lsls	r3, r3, #16
 800664e:	4313      	orrs	r3, r2
 8006650:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	69db      	ldr	r3, [r3, #28]
 800665c:	4313      	orrs	r3, r2
 800665e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a1e      	ldr	r2, [pc, #120]	@ (80066e0 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d00e      	beq.n	8006688 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a1d      	ldr	r2, [pc, #116]	@ (80066e4 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d009      	beq.n	8006688 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	4a1b      	ldr	r2, [pc, #108]	@ (80066e8 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d004      	beq.n	8006688 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	4a1a      	ldr	r2, [pc, #104]	@ (80066ec <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d11c      	bne.n	80066c2 <HAL_TIMEx_ConfigBreakDeadTime+0x106>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006692:	051b      	lsls	r3, r3, #20
 8006694:	4313      	orrs	r3, r2
 8006696:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	6a1b      	ldr	r3, [r3, #32]
 80066a2:	4313      	orrs	r3, r2
 80066a4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066b0:	4313      	orrs	r3, r2
 80066b2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066be:	4313      	orrs	r3, r2
 80066c0:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	68fa      	ldr	r2, [r7, #12]
 80066c8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2200      	movs	r2, #0
 80066ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80066d2:	2300      	movs	r3, #0
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	3714      	adds	r7, #20
 80066d8:	46bd      	mov	sp, r7
 80066da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066de:	4770      	bx	lr
 80066e0:	40012c00 	.word	0x40012c00
 80066e4:	50012c00 	.word	0x50012c00
 80066e8:	40013400 	.word	0x40013400
 80066ec:	50013400 	.word	0x50013400

080066f0 <calculate_mean>:
#include "anomaly_detector.h"

/* ===== INTERNAL UTILS ===== */
static double calculate_mean(double *arr, uint16_t size)
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b086      	sub	sp, #24
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
 80066f8:	460b      	mov	r3, r1
 80066fa:	807b      	strh	r3, [r7, #2]
    if (size == 0) return 0.0;
 80066fc:	887b      	ldrh	r3, [r7, #2]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d104      	bne.n	800670c <calculate_mean+0x1c>
 8006702:	f04f 0200 	mov.w	r2, #0
 8006706:	f04f 0300 	mov.w	r3, #0
 800670a:	e029      	b.n	8006760 <calculate_mean+0x70>

    double sum = 0.0;
 800670c:	f04f 0200 	mov.w	r2, #0
 8006710:	f04f 0300 	mov.w	r3, #0
 8006714:	e9c7 2304 	strd	r2, r3, [r7, #16]
    for (uint16_t i = 0; i < size; i++)
 8006718:	2300      	movs	r3, #0
 800671a:	81fb      	strh	r3, [r7, #14]
 800671c:	e010      	b.n	8006740 <calculate_mean+0x50>
        sum += arr[i];
 800671e:	89fb      	ldrh	r3, [r7, #14]
 8006720:	00db      	lsls	r3, r3, #3
 8006722:	687a      	ldr	r2, [r7, #4]
 8006724:	4413      	add	r3, r2
 8006726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800672a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800672e:	f7f9 fdad 	bl	800028c <__adddf3>
 8006732:	4602      	mov	r2, r0
 8006734:	460b      	mov	r3, r1
 8006736:	e9c7 2304 	strd	r2, r3, [r7, #16]
    for (uint16_t i = 0; i < size; i++)
 800673a:	89fb      	ldrh	r3, [r7, #14]
 800673c:	3301      	adds	r3, #1
 800673e:	81fb      	strh	r3, [r7, #14]
 8006740:	89fa      	ldrh	r2, [r7, #14]
 8006742:	887b      	ldrh	r3, [r7, #2]
 8006744:	429a      	cmp	r2, r3
 8006746:	d3ea      	bcc.n	800671e <calculate_mean+0x2e>

    return sum / size;
 8006748:	887b      	ldrh	r3, [r7, #2]
 800674a:	4618      	mov	r0, r3
 800674c:	f7f9 feea 	bl	8000524 <__aeabi_i2d>
 8006750:	4602      	mov	r2, r0
 8006752:	460b      	mov	r3, r1
 8006754:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006758:	f7fa f878 	bl	800084c <__aeabi_ddiv>
 800675c:	4602      	mov	r2, r0
 800675e:	460b      	mov	r3, r1
}
 8006760:	ec43 2b17 	vmov	d7, r2, r3
 8006764:	eeb0 0a47 	vmov.f32	s0, s14
 8006768:	eef0 0a67 	vmov.f32	s1, s15
 800676c:	3718      	adds	r7, #24
 800676e:	46bd      	mov	sp, r7
 8006770:	bd80      	pop	{r7, pc}
 8006772:	0000      	movs	r0, r0
 8006774:	0000      	movs	r0, r0
	...

08006778 <calculate_std>:

static double calculate_std(double *arr, uint16_t size, double mean)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b08a      	sub	sp, #40	@ 0x28
 800677c:	af00      	add	r7, sp, #0
 800677e:	60f8      	str	r0, [r7, #12]
 8006780:	460b      	mov	r3, r1
 8006782:	ed87 0b00 	vstr	d0, [r7]
 8006786:	817b      	strh	r3, [r7, #10]
    if (size == 0) return 0.0;
 8006788:	897b      	ldrh	r3, [r7, #10]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d102      	bne.n	8006794 <calculate_std+0x1c>
 800678e:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8006830 <calculate_std+0xb8>
 8006792:	e045      	b.n	8006820 <calculate_std+0xa8>

    double sum = 0.0;
 8006794:	f04f 0200 	mov.w	r2, #0
 8006798:	f04f 0300 	mov.w	r3, #0
 800679c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    for (uint16_t i = 0; i < size; i++) {
 80067a0:	2300      	movs	r3, #0
 80067a2:	83fb      	strh	r3, [r7, #30]
 80067a4:	e020      	b.n	80067e8 <calculate_std+0x70>
        double d = arr[i] - mean;
 80067a6:	8bfb      	ldrh	r3, [r7, #30]
 80067a8:	00db      	lsls	r3, r3, #3
 80067aa:	68fa      	ldr	r2, [r7, #12]
 80067ac:	4413      	add	r3, r2
 80067ae:	e9d3 0100 	ldrd	r0, r1, [r3]
 80067b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80067b6:	f7f9 fd67 	bl	8000288 <__aeabi_dsub>
 80067ba:	4602      	mov	r2, r0
 80067bc:	460b      	mov	r3, r1
 80067be:	e9c7 2304 	strd	r2, r3, [r7, #16]
        sum += d * d;
 80067c2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80067c6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80067ca:	f7f9 ff15 	bl	80005f8 <__aeabi_dmul>
 80067ce:	4602      	mov	r2, r0
 80067d0:	460b      	mov	r3, r1
 80067d2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80067d6:	f7f9 fd59 	bl	800028c <__adddf3>
 80067da:	4602      	mov	r2, r0
 80067dc:	460b      	mov	r3, r1
 80067de:	e9c7 2308 	strd	r2, r3, [r7, #32]
    for (uint16_t i = 0; i < size; i++) {
 80067e2:	8bfb      	ldrh	r3, [r7, #30]
 80067e4:	3301      	adds	r3, #1
 80067e6:	83fb      	strh	r3, [r7, #30]
 80067e8:	8bfa      	ldrh	r2, [r7, #30]
 80067ea:	897b      	ldrh	r3, [r7, #10]
 80067ec:	429a      	cmp	r2, r3
 80067ee:	d3da      	bcc.n	80067a6 <calculate_std+0x2e>
    }
    return sqrt(sum / size);
 80067f0:	897b      	ldrh	r3, [r7, #10]
 80067f2:	4618      	mov	r0, r3
 80067f4:	f7f9 fe96 	bl	8000524 <__aeabi_i2d>
 80067f8:	4602      	mov	r2, r0
 80067fa:	460b      	mov	r3, r1
 80067fc:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006800:	f7fa f824 	bl	800084c <__aeabi_ddiv>
 8006804:	4602      	mov	r2, r0
 8006806:	460b      	mov	r3, r1
 8006808:	ec43 2b17 	vmov	d7, r2, r3
 800680c:	eeb0 0a47 	vmov.f32	s0, s14
 8006810:	eef0 0a67 	vmov.f32	s1, s15
 8006814:	f003 fb43 	bl	8009e9e <sqrt>
 8006818:	eeb0 7a40 	vmov.f32	s14, s0
 800681c:	eef0 7a60 	vmov.f32	s15, s1
}
 8006820:	eeb0 0a47 	vmov.f32	s0, s14
 8006824:	eef0 0a67 	vmov.f32	s1, s15
 8006828:	3728      	adds	r7, #40	@ 0x28
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}
 800682e:	bf00      	nop
	...

08006838 <Detector_Init>:

/* ===== API IMPLEMENTATION ===== */
void Detector_Init(RealTimeAnomalyDetector *det)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b082      	sub	sp, #8
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
    memset(det, 0, sizeof(RealTimeAnomalyDetector));
 8006840:	f44f 7252 	mov.w	r2, #840	@ 0x348
 8006844:	2100      	movs	r1, #0
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f003 faea 	bl	8009e20 <memset>
    det->z_threshold = DEFAULT_Z_THRESHOLD;
 800684c:	6879      	ldr	r1, [r7, #4]
 800684e:	a306      	add	r3, pc, #24	@ (adr r3, 8006868 <Detector_Init+0x30>)
 8006850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006854:	e9c1 2300 	strd	r2, r3, [r1]
    det->min_values  = DEFAULT_MIN_VALUES;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	220a      	movs	r2, #10
 800685c:	811a      	strh	r2, [r3, #8]
}
 800685e:	bf00      	nop
 8006860:	3708      	adds	r7, #8
 8006862:	46bd      	mov	sp, r7
 8006864:	bd80      	pop	{r7, pc}
 8006866:	bf00      	nop
 8006868:	9db22d0e 	.word	0x9db22d0e
 800686c:	3ffaa7ef 	.word	0x3ffaa7ef

08006870 <Detector_AddValue>:

void Detector_AddValue(RealTimeAnomalyDetector *det,
                       double value,
                       DetectionResult *res)
{
 8006870:	b5b0      	push	{r4, r5, r7, lr}
 8006872:	b08a      	sub	sp, #40	@ 0x28
 8006874:	af00      	add	r7, sp, #0
 8006876:	60f8      	str	r0, [r7, #12]
 8006878:	ed87 0b00 	vstr	d0, [r7]
 800687c:	60b9      	str	r1, [r7, #8]
    det->total_count++;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	f8d3 3334 	ldr.w	r3, [r3, #820]	@ 0x334
 8006884:	1c5a      	adds	r2, r3, #1
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	f8c3 2334 	str.w	r2, [r3, #820]	@ 0x334

    /* reset result */
    memset(res, 0, sizeof(DetectionResult));
 800688c:	2228      	movs	r2, #40	@ 0x28
 800688e:	2100      	movs	r1, #0
 8006890:	68b8      	ldr	r0, [r7, #8]
 8006892:	f003 fac5 	bl	8009e20 <memset>
    res->value = value;
 8006896:	68b9      	ldr	r1, [r7, #8]
 8006898:	e9d7 2300 	ldrd	r2, r3, [r7]
 800689c:	e9c1 2300 	strd	r2, r3, [r1]
    res->buffer_size = det->buffer_count;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	f8b3 2330 	ldrh.w	r2, [r3, #816]	@ 0x330
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	841a      	strh	r2, [r3, #32]

    /* ===== TRAINING ===== */
    if (det->buffer_count < det->min_values) {
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	f8b3 2330 	ldrh.w	r2, [r3, #816]	@ 0x330
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	891b      	ldrh	r3, [r3, #8]
 80068b4:	429a      	cmp	r2, r3
 80068b6:	d220      	bcs.n	80068fa <Detector_AddValue+0x8a>
        det->buffer[det->buffer_count++] = value;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	f8b3 3330 	ldrh.w	r3, [r3, #816]	@ 0x330
 80068be:	1c5a      	adds	r2, r3, #1
 80068c0:	b291      	uxth	r1, r2
 80068c2:	68fa      	ldr	r2, [r7, #12]
 80068c4:	f8a2 1330 	strh.w	r1, [r2, #816]	@ 0x330
 80068c8:	68fa      	ldr	r2, [r7, #12]
 80068ca:	3302      	adds	r3, #2
 80068cc:	00db      	lsls	r3, r3, #3
 80068ce:	18d1      	adds	r1, r2, r3
 80068d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068d4:	e9c1 2300 	strd	r2, r3, [r1]
        det->normal_count++;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	f8d3 3338 	ldr.w	r3, [r3, #824]	@ 0x338
 80068de:	1c5a      	adds	r2, r3, #1
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	f8c3 2338 	str.w	r2, [r3, #824]	@ 0x338

        res->status = DETECTOR_TRAINING;
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	2200      	movs	r2, #0
 80068ea:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
        res->buffer_size = det->buffer_count;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	f8b3 2330 	ldrh.w	r2, [r3, #816]	@ 0x330
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	841a      	strh	r2, [r3, #32]
        return;
 80068f8:	e0a9      	b.n	8006a4e <Detector_AddValue+0x1de>
    }

    /* ===== CALCULATION ===== */
    double mean = calculate_mean(det->buffer, det->buffer_count);
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	f103 0210 	add.w	r2, r3, #16
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	f8b3 3330 	ldrh.w	r3, [r3, #816]	@ 0x330
 8006906:	4619      	mov	r1, r3
 8006908:	4610      	mov	r0, r2
 800690a:	f7ff fef1 	bl	80066f0 <calculate_mean>
 800690e:	ed87 0b06 	vstr	d0, [r7, #24]
    double std  = calculate_std(det->buffer, det->buffer_count, mean);
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	f103 0210 	add.w	r2, r3, #16
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	f8b3 3330 	ldrh.w	r3, [r3, #816]	@ 0x330
 800691e:	ed97 0b06 	vldr	d0, [r7, #24]
 8006922:	4619      	mov	r1, r3
 8006924:	4610      	mov	r0, r2
 8006926:	f7ff ff27 	bl	8006778 <calculate_std>
 800692a:	ed87 0b04 	vstr	d0, [r7, #16]

    double z = 0.0;
 800692e:	f04f 0200 	mov.w	r2, #0
 8006932:	f04f 0300 	mov.w	r3, #0
 8006936:	e9c7 2308 	strd	r2, r3, [r7, #32]
    if (std > 0)
 800693a:	f04f 0200 	mov.w	r2, #0
 800693e:	f04f 0300 	mov.w	r3, #0
 8006942:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006946:	f7fa f8e7 	bl	8000b18 <__aeabi_dcmpgt>
 800694a:	4603      	mov	r3, r0
 800694c:	2b00      	cmp	r3, #0
 800694e:	d011      	beq.n	8006974 <Detector_AddValue+0x104>
        z = (value - mean) / std;
 8006950:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006954:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006958:	f7f9 fc96 	bl	8000288 <__aeabi_dsub>
 800695c:	4602      	mov	r2, r0
 800695e:	460b      	mov	r3, r1
 8006960:	4610      	mov	r0, r2
 8006962:	4619      	mov	r1, r3
 8006964:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006968:	f7f9 ff70 	bl	800084c <__aeabi_ddiv>
 800696c:	4602      	mov	r2, r0
 800696e:	460b      	mov	r3, r1
 8006970:	e9c7 2308 	strd	r2, r3, [r7, #32]

    res->mean = mean;
 8006974:	68b9      	ldr	r1, [r7, #8]
 8006976:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800697a:	e9c1 2302 	strd	r2, r3, [r1, #8]
    res->std  = std;
 800697e:	68b9      	ldr	r1, [r7, #8]
 8006980:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006984:	e9c1 2304 	strd	r2, r3, [r1, #16]
    res->z_score = z;
 8006988:	68b9      	ldr	r1, [r7, #8]
 800698a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800698e:	e9c1 2306 	strd	r2, r3, [r1, #24]

    /* ===== CLASSIFICATION ===== */
    if (z > det->z_threshold) {
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006998:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800699c:	f7fa f8bc 	bl	8000b18 <__aeabi_dcmpgt>
 80069a0:	4603      	mov	r3, r0
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d00f      	beq.n	80069c6 <Detector_AddValue+0x156>
        /* REAL ANOMALY */
        res->status = DETECTOR_ANOMALY;
 80069a6:	68bb      	ldr	r3, [r7, #8]
 80069a8:	2202      	movs	r2, #2
 80069aa:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
        res->is_anomaly = true;
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	2201      	movs	r2, #1
 80069b2:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
        det->anomaly_count++;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	f8d3 333c 	ldr.w	r3, [r3, #828]	@ 0x33c
 80069bc:	1c5a      	adds	r2, r3, #1
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	f8c3 233c 	str.w	r2, [r3, #828]	@ 0x33c
 80069c4:	e03e      	b.n	8006a44 <Detector_AddValue+0x1d4>
    }
    else if (z < -det->z_threshold) {
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069cc:	4614      	mov	r4, r2
 80069ce:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 80069d2:	4622      	mov	r2, r4
 80069d4:	462b      	mov	r3, r5
 80069d6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80069da:	f7fa f87f 	bl	8000adc <__aeabi_dcmplt>
 80069de:	4603      	mov	r3, r0
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d00f      	beq.n	8006a04 <Detector_AddValue+0x194>
        /* FAKE ANOMALY */
        res->status = DETECTOR_FAKE_ANOMALY;
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	2203      	movs	r2, #3
 80069e8:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
        res->is_fake_anomaly = true;
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	2201      	movs	r2, #1
 80069f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        det->fake_anomaly_count++;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80069fa:	1c5a      	adds	r2, r3, #1
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
 8006a02:	e01f      	b.n	8006a44 <Detector_AddValue+0x1d4>
    }
    else {
        /* NORMAL */
        res->status = DETECTOR_NORMAL;
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	2201      	movs	r2, #1
 8006a08:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
        det->normal_count++;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	f8d3 3338 	ldr.w	r3, [r3, #824]	@ 0x338
 8006a12:	1c5a      	adds	r2, r3, #1
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	f8c3 2338 	str.w	r2, [r3, #824]	@ 0x338

        if (det->buffer_count < MAX_BUFFER_SIZE) {
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	f8b3 3330 	ldrh.w	r3, [r3, #816]	@ 0x330
 8006a20:	2b63      	cmp	r3, #99	@ 0x63
 8006a22:	d80f      	bhi.n	8006a44 <Detector_AddValue+0x1d4>
            det->buffer[det->buffer_count++] = value;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	f8b3 3330 	ldrh.w	r3, [r3, #816]	@ 0x330
 8006a2a:	1c5a      	adds	r2, r3, #1
 8006a2c:	b291      	uxth	r1, r2
 8006a2e:	68fa      	ldr	r2, [r7, #12]
 8006a30:	f8a2 1330 	strh.w	r1, [r2, #816]	@ 0x330
 8006a34:	68fa      	ldr	r2, [r7, #12]
 8006a36:	3302      	adds	r3, #2
 8006a38:	00db      	lsls	r3, r3, #3
 8006a3a:	18d1      	adds	r1, r2, r3
 8006a3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a40:	e9c1 2300 	strd	r2, r3, [r1]
        }
    }

    res->buffer_size = det->buffer_count;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	f8b3 2330 	ldrh.w	r2, [r3, #816]	@ 0x330
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	841a      	strh	r2, [r3, #32]
}
 8006a4e:	3728      	adds	r7, #40	@ 0x28
 8006a50:	46bd      	mov	sp, r7
 8006a52:	bdb0      	pop	{r4, r5, r7, pc}

08006a54 <Detector_GetStatistics>:

void Detector_GetStatistics(RealTimeAnomalyDetector *det,
                            DetectorStatistics *stats)
{
 8006a54:	b5b0      	push	{r4, r5, r7, lr}
 8006a56:	b082      	sub	sp, #8
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
 8006a5c:	6039      	str	r1, [r7, #0]
    memset(stats, 0, sizeof(DetectorStatistics));
 8006a5e:	2240      	movs	r2, #64	@ 0x40
 8006a60:	2100      	movs	r1, #0
 8006a62:	6838      	ldr	r0, [r7, #0]
 8006a64:	f003 f9dc 	bl	8009e20 <memset>

    stats->total_values       = det->total_count;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	f8d3 2334 	ldr.w	r2, [r3, #820]	@ 0x334
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	601a      	str	r2, [r3, #0]
    stats->normal_count       = det->normal_count;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	f8d3 2338 	ldr.w	r2, [r3, #824]	@ 0x338
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	605a      	str	r2, [r3, #4]
    stats->anomaly_count      = det->anomaly_count;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	f8d3 233c 	ldr.w	r2, [r3, #828]	@ 0x33c
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	609a      	str	r2, [r3, #8]
    stats->fake_anomaly_count = det->fake_anomaly_count;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	f8d3 2340 	ldr.w	r2, [r3, #832]	@ 0x340
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	60da      	str	r2, [r3, #12]
    stats->buffer_size        = det->buffer_count;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	f8b3 2330 	ldrh.w	r2, [r3, #816]	@ 0x330
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	821a      	strh	r2, [r3, #16]

    if (det->total_count > 0) {
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	f8d3 3334 	ldr.w	r3, [r3, #820]	@ 0x334
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d031      	beq.n	8006b08 <Detector_GetStatistics+0xb4>
        stats->anomaly_rate =
            (double)det->anomaly_count / det->total_count;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	f8d3 333c 	ldr.w	r3, [r3, #828]	@ 0x33c
 8006aaa:	4618      	mov	r0, r3
 8006aac:	f7f9 fd2a 	bl	8000504 <__aeabi_ui2d>
 8006ab0:	4604      	mov	r4, r0
 8006ab2:	460d      	mov	r5, r1
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	f8d3 3334 	ldr.w	r3, [r3, #820]	@ 0x334
 8006aba:	4618      	mov	r0, r3
 8006abc:	f7f9 fd22 	bl	8000504 <__aeabi_ui2d>
 8006ac0:	4602      	mov	r2, r0
 8006ac2:	460b      	mov	r3, r1
 8006ac4:	4620      	mov	r0, r4
 8006ac6:	4629      	mov	r1, r5
 8006ac8:	f7f9 fec0 	bl	800084c <__aeabi_ddiv>
 8006acc:	4602      	mov	r2, r0
 8006ace:	460b      	mov	r3, r1
        stats->anomaly_rate =
 8006ad0:	6839      	ldr	r1, [r7, #0]
 8006ad2:	e9c1 2306 	strd	r2, r3, [r1, #24]

        stats->fake_anomaly_rate =
            (double)det->fake_anomaly_count / det->total_count;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8006adc:	4618      	mov	r0, r3
 8006ade:	f7f9 fd11 	bl	8000504 <__aeabi_ui2d>
 8006ae2:	4604      	mov	r4, r0
 8006ae4:	460d      	mov	r5, r1
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f8d3 3334 	ldr.w	r3, [r3, #820]	@ 0x334
 8006aec:	4618      	mov	r0, r3
 8006aee:	f7f9 fd09 	bl	8000504 <__aeabi_ui2d>
 8006af2:	4602      	mov	r2, r0
 8006af4:	460b      	mov	r3, r1
 8006af6:	4620      	mov	r0, r4
 8006af8:	4629      	mov	r1, r5
 8006afa:	f7f9 fea7 	bl	800084c <__aeabi_ddiv>
 8006afe:	4602      	mov	r2, r0
 8006b00:	460b      	mov	r3, r1
        stats->fake_anomaly_rate =
 8006b02:	6839      	ldr	r1, [r7, #0]
 8006b04:	e9c1 2308 	strd	r2, r3, [r1, #32]
    }

    stats->current_mean =
        calculate_mean(det->buffer, det->buffer_count);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	f103 0210 	add.w	r2, r3, #16
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	f8b3 3330 	ldrh.w	r3, [r3, #816]	@ 0x330
 8006b14:	4619      	mov	r1, r3
 8006b16:	4610      	mov	r0, r2
 8006b18:	f7ff fdea 	bl	80066f0 <calculate_mean>
 8006b1c:	eeb0 7a40 	vmov.f32	s14, s0
 8006b20:	eef0 7a60 	vmov.f32	s15, s1
    stats->current_mean =
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	ed83 7b0a 	vstr	d7, [r3, #40]	@ 0x28

    stats->current_std =
        calculate_std(det->buffer,
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	f103 0210 	add.w	r2, r3, #16
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	f8b3 1330 	ldrh.w	r1, [r3, #816]	@ 0x330
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 8006b3c:	eeb0 0a47 	vmov.f32	s0, s14
 8006b40:	eef0 0a67 	vmov.f32	s1, s15
 8006b44:	4610      	mov	r0, r2
 8006b46:	f7ff fe17 	bl	8006778 <calculate_std>
 8006b4a:	eeb0 7a40 	vmov.f32	s14, s0
 8006b4e:	eef0 7a60 	vmov.f32	s15, s1
    stats->current_std =
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	ed83 7b0c 	vstr	d7, [r3, #48]	@ 0x30
                      det->buffer_count,
                      stats->current_mean);

    stats->training_complete =
        (det->buffer_count >= det->min_values);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	f8b3 2330 	ldrh.w	r2, [r3, #816]	@ 0x330
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	891b      	ldrh	r3, [r3, #8]
 8006b62:	429a      	cmp	r2, r3
 8006b64:	bf2c      	ite	cs
 8006b66:	2301      	movcs	r3, #1
 8006b68:	2300      	movcc	r3, #0
 8006b6a:	b2da      	uxtb	r2, r3
    stats->training_complete =
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
}
 8006b72:	bf00      	nop
 8006b74:	3708      	adds	r7, #8
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bdb0      	pop	{r4, r5, r7, pc}

08006b7a <Detector_Reset>:

void Detector_Reset(RealTimeAnomalyDetector *det)
{
 8006b7a:	b480      	push	{r7}
 8006b7c:	b083      	sub	sp, #12
 8006b7e:	af00      	add	r7, sp, #0
 8006b80:	6078      	str	r0, [r7, #4]
    det->buffer_count = 0;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2200      	movs	r2, #0
 8006b86:	f8a3 2330 	strh.w	r2, [r3, #816]	@ 0x330
    det->total_count = 0;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	f8c3 2334 	str.w	r2, [r3, #820]	@ 0x334
    det->normal_count = 0;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2200      	movs	r2, #0
 8006b96:	f8c3 2338 	str.w	r2, [r3, #824]	@ 0x338
    det->anomaly_count = 0;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	f8c3 233c 	str.w	r2, [r3, #828]	@ 0x33c
    det->fake_anomaly_count = 0;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
}
 8006baa:	bf00      	nop
 8006bac:	370c      	adds	r7, #12
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb4:	4770      	bx	lr

08006bb6 <mlx90632_start_measurement>:
 * @retval >=0 Channel position where new (recently updated) measurement can be found
 *
 * @note This function is using usleep so it is blocking!
 */
STATIC int mlx90632_start_measurement(void)
{
 8006bb6:	b580      	push	{r7, lr}
 8006bb8:	b084      	sub	sp, #16
 8006bba:	af00      	add	r7, sp, #0
    int ret, tries = 100;
 8006bbc:	2364      	movs	r3, #100	@ 0x64
 8006bbe:	60fb      	str	r3, [r7, #12]
    uint16_t reg_status;

    ret = mlx90632_i2c_read(MLX90632_REG_STATUS, &reg_status);
 8006bc0:	1dbb      	adds	r3, r7, #6
 8006bc2:	4619      	mov	r1, r3
 8006bc4:	f643 70ff 	movw	r0, #16383	@ 0x3fff
 8006bc8:	f000 ff76 	bl	8007ab8 <mlx90632_i2c_read>
 8006bcc:	60b8      	str	r0, [r7, #8]
    if (ret < 0)
 8006bce:	68bb      	ldr	r3, [r7, #8]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	da01      	bge.n	8006bd8 <mlx90632_start_measurement+0x22>
        return ret;
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	e036      	b.n	8006c46 <mlx90632_start_measurement+0x90>

    ret = mlx90632_i2c_write(MLX90632_REG_STATUS, reg_status & (~MLX90632_STAT_DATA_RDY));
 8006bd8:	88fb      	ldrh	r3, [r7, #6]
 8006bda:	f023 0301 	bic.w	r3, r3, #1
 8006bde:	b29b      	uxth	r3, r3
 8006be0:	4619      	mov	r1, r3
 8006be2:	f643 70ff 	movw	r0, #16383	@ 0x3fff
 8006be6:	f000 ffb9 	bl	8007b5c <mlx90632_i2c_write>
 8006bea:	60b8      	str	r0, [r7, #8]
    if (ret < 0)
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	da18      	bge.n	8006c24 <mlx90632_start_measurement+0x6e>
        return ret;
 8006bf2:	68bb      	ldr	r3, [r7, #8]
 8006bf4:	e027      	b.n	8006c46 <mlx90632_start_measurement+0x90>

    while (tries-- > 0)
    {
        ret = mlx90632_i2c_read(MLX90632_REG_STATUS, &reg_status);
 8006bf6:	1dbb      	adds	r3, r7, #6
 8006bf8:	4619      	mov	r1, r3
 8006bfa:	f643 70ff 	movw	r0, #16383	@ 0x3fff
 8006bfe:	f000 ff5b 	bl	8007ab8 <mlx90632_i2c_read>
 8006c02:	60b8      	str	r0, [r7, #8]
        if (ret < 0)
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	da01      	bge.n	8006c0e <mlx90632_start_measurement+0x58>
            return ret;
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	e01b      	b.n	8006c46 <mlx90632_start_measurement+0x90>
        if (reg_status & MLX90632_STAT_DATA_RDY)
 8006c0e:	88fb      	ldrh	r3, [r7, #6]
 8006c10:	f003 0301 	and.w	r3, r3, #1
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d10b      	bne.n	8006c30 <mlx90632_start_measurement+0x7a>
            break;
        /* minimum wait time to complete measurement
         * should be calculated according to refresh rate
         * atm 10ms - 11ms
         */
        usleep(10000, 11000);
 8006c18:	f642 21f8 	movw	r1, #11000	@ 0x2af8
 8006c1c:	f242 7010 	movw	r0, #10000	@ 0x2710
 8006c20:	f001 f85b 	bl	8007cda <usleep>
    while (tries-- > 0)
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	1e5a      	subs	r2, r3, #1
 8006c28:	60fa      	str	r2, [r7, #12]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	dce3      	bgt.n	8006bf6 <mlx90632_start_measurement+0x40>
 8006c2e:	e000      	b.n	8006c32 <mlx90632_start_measurement+0x7c>
            break;
 8006c30:	bf00      	nop
    }

    if (tries < 0)
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	da02      	bge.n	8006c3e <mlx90632_start_measurement+0x88>
    {
        // data not ready
        return -ETIMEDOUT;
 8006c38:	f06f 0373 	mvn.w	r3, #115	@ 0x73
 8006c3c:	e003      	b.n	8006c46 <mlx90632_start_measurement+0x90>
    }

    return (reg_status & MLX90632_STAT_CYCLE_POS) >> 2;
 8006c3e:	88fb      	ldrh	r3, [r7, #6]
 8006c40:	089b      	lsrs	r3, r3, #2
 8006c42:	f003 031f 	and.w	r3, r3, #31
}
 8006c46:	4618      	mov	r0, r3
 8006c48:	3710      	adds	r7, #16
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	bd80      	pop	{r7, pc}

08006c4e <mlx90632_channel_new_select>:
 *
 * @retval 0 When both memory locations are updated as per ret
 * @retval -EINVAL channel_new and channel_old were not updated
 */
static int32_t mlx90632_channel_new_select(int32_t ret, uint8_t *channel_new, uint8_t *channel_old)
{
 8006c4e:	b480      	push	{r7}
 8006c50:	b085      	sub	sp, #20
 8006c52:	af00      	add	r7, sp, #0
 8006c54:	60f8      	str	r0, [r7, #12]
 8006c56:	60b9      	str	r1, [r7, #8]
 8006c58:	607a      	str	r2, [r7, #4]
    switch (ret)
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	2b01      	cmp	r3, #1
 8006c5e:	d003      	beq.n	8006c68 <mlx90632_channel_new_select+0x1a>
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	2b02      	cmp	r3, #2
 8006c64:	d007      	beq.n	8006c76 <mlx90632_channel_new_select+0x28>
 8006c66:	e00d      	b.n	8006c84 <mlx90632_channel_new_select+0x36>
    {
        case 1:
            *channel_new = 1;
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	701a      	strb	r2, [r3, #0]
            *channel_old = 2;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2202      	movs	r2, #2
 8006c72:	701a      	strb	r2, [r3, #0]
            break;
 8006c74:	e009      	b.n	8006c8a <mlx90632_channel_new_select+0x3c>

        case 2:
            *channel_new = 2;
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	2202      	movs	r2, #2
 8006c7a:	701a      	strb	r2, [r3, #0]
            *channel_old = 1;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2201      	movs	r2, #1
 8006c80:	701a      	strb	r2, [r3, #0]
            break;
 8006c82:	e002      	b.n	8006c8a <mlx90632_channel_new_select+0x3c>

        default:
            return -EINVAL;
 8006c84:	f06f 0315 	mvn.w	r3, #21
 8006c88:	e000      	b.n	8006c8c <mlx90632_channel_new_select+0x3e>
    }
    return 0;
 8006c8a:	2300      	movs	r3, #0
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	3714      	adds	r7, #20
 8006c90:	46bd      	mov	sp, r7
 8006c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c96:	4770      	bx	lr

08006c98 <mlx90632_read_temp_ambient_raw>:
 *
 * @retval 0 Successfully read both values
 * @retval <0 Something went wrong. Check errno.h for more details.
 */
STATIC int32_t mlx90632_read_temp_ambient_raw(int16_t *ambient_new_raw, int16_t *ambient_old_raw)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b084      	sub	sp, #16
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
 8006ca0:	6039      	str	r1, [r7, #0]
    int32_t ret;
    uint16_t read_tmp;

    ret = mlx90632_i2c_read(MLX90632_RAM_3(1), &read_tmp);
 8006ca2:	f107 030a 	add.w	r3, r7, #10
 8006ca6:	4619      	mov	r1, r3
 8006ca8:	f244 0005 	movw	r0, #16389	@ 0x4005
 8006cac:	f000 ff04 	bl	8007ab8 <mlx90632_i2c_read>
 8006cb0:	60f8      	str	r0, [r7, #12]
    if (ret < 0)
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	da01      	bge.n	8006cbc <mlx90632_read_temp_ambient_raw+0x24>
        return ret;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	e015      	b.n	8006ce8 <mlx90632_read_temp_ambient_raw+0x50>
    *ambient_new_raw = (int16_t)read_tmp;
 8006cbc:	897b      	ldrh	r3, [r7, #10]
 8006cbe:	b21a      	sxth	r2, r3
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	801a      	strh	r2, [r3, #0]

    ret = mlx90632_i2c_read(MLX90632_RAM_3(2), &read_tmp);
 8006cc4:	f107 030a 	add.w	r3, r7, #10
 8006cc8:	4619      	mov	r1, r3
 8006cca:	f244 0008 	movw	r0, #16392	@ 0x4008
 8006cce:	f000 fef3 	bl	8007ab8 <mlx90632_i2c_read>
 8006cd2:	60f8      	str	r0, [r7, #12]
    if (ret < 0)
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	da01      	bge.n	8006cde <mlx90632_read_temp_ambient_raw+0x46>
        return ret;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	e004      	b.n	8006ce8 <mlx90632_read_temp_ambient_raw+0x50>
    *ambient_old_raw = (int16_t)read_tmp;
 8006cde:	897b      	ldrh	r3, [r7, #10]
 8006ce0:	b21a      	sxth	r2, r3
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	801a      	strh	r2, [r3, #0]

    return ret;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
}
 8006ce8:	4618      	mov	r0, r3
 8006cea:	3710      	adds	r7, #16
 8006cec:	46bd      	mov	sp, r7
 8006cee:	bd80      	pop	{r7, pc}

08006cf0 <mlx90632_read_temp_object_raw>:
 * @retval 0 Successfully read both values
 * @retval <0 Something went wrong. Check errno.h for more details.
 */
STATIC int32_t mlx90632_read_temp_object_raw(int32_t start_measurement_ret,
                                             int16_t *object_new_raw, int16_t *object_old_raw)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b088      	sub	sp, #32
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	60f8      	str	r0, [r7, #12]
 8006cf8:	60b9      	str	r1, [r7, #8]
 8006cfa:	607a      	str	r2, [r7, #4]
    int32_t ret;
    uint16_t read_tmp;
    int16_t read;
    uint8_t channel, channel_old;

    ret = mlx90632_channel_new_select(start_measurement_ret, &channel, &channel_old);
 8006cfc:	f107 0216 	add.w	r2, r7, #22
 8006d00:	f107 0317 	add.w	r3, r7, #23
 8006d04:	4619      	mov	r1, r3
 8006d06:	68f8      	ldr	r0, [r7, #12]
 8006d08:	f7ff ffa1 	bl	8006c4e <mlx90632_channel_new_select>
 8006d0c:	61f8      	str	r0, [r7, #28]
    if (ret != 0)
 8006d0e:	69fb      	ldr	r3, [r7, #28]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d002      	beq.n	8006d1a <mlx90632_read_temp_object_raw+0x2a>
        return -EINVAL;
 8006d14:	f06f 0315 	mvn.w	r3, #21
 8006d18:	e070      	b.n	8006dfc <mlx90632_read_temp_object_raw+0x10c>

    ret = mlx90632_i2c_read(MLX90632_RAM_2(channel), &read_tmp);
 8006d1a:	7dfb      	ldrb	r3, [r7, #23]
 8006d1c:	461a      	mov	r2, r3
 8006d1e:	0052      	lsls	r2, r2, #1
 8006d20:	4413      	add	r3, r2
 8006d22:	b29b      	uxth	r3, r3
 8006d24:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8006d28:	3301      	adds	r3, #1
 8006d2a:	b29b      	uxth	r3, r3
 8006d2c:	b21b      	sxth	r3, r3
 8006d2e:	f107 0218 	add.w	r2, r7, #24
 8006d32:	4611      	mov	r1, r2
 8006d34:	4618      	mov	r0, r3
 8006d36:	f000 febf 	bl	8007ab8 <mlx90632_i2c_read>
 8006d3a:	61f8      	str	r0, [r7, #28]
    if (ret < 0)
 8006d3c:	69fb      	ldr	r3, [r7, #28]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	da01      	bge.n	8006d46 <mlx90632_read_temp_object_raw+0x56>
        return ret;
 8006d42:	69fb      	ldr	r3, [r7, #28]
 8006d44:	e05a      	b.n	8006dfc <mlx90632_read_temp_object_raw+0x10c>

    read = (int16_t)read_tmp;
 8006d46:	8b3b      	ldrh	r3, [r7, #24]
 8006d48:	837b      	strh	r3, [r7, #26]

    ret = mlx90632_i2c_read(MLX90632_RAM_1(channel), &read_tmp);
 8006d4a:	7dfb      	ldrb	r3, [r7, #23]
 8006d4c:	461a      	mov	r2, r3
 8006d4e:	0052      	lsls	r2, r2, #1
 8006d50:	4413      	add	r3, r2
 8006d52:	b29b      	uxth	r3, r3
 8006d54:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8006d58:	b29b      	uxth	r3, r3
 8006d5a:	b21b      	sxth	r3, r3
 8006d5c:	f107 0218 	add.w	r2, r7, #24
 8006d60:	4611      	mov	r1, r2
 8006d62:	4618      	mov	r0, r3
 8006d64:	f000 fea8 	bl	8007ab8 <mlx90632_i2c_read>
 8006d68:	61f8      	str	r0, [r7, #28]
    if (ret < 0)
 8006d6a:	69fb      	ldr	r3, [r7, #28]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	da01      	bge.n	8006d74 <mlx90632_read_temp_object_raw+0x84>
        return ret;
 8006d70:	69fb      	ldr	r3, [r7, #28]
 8006d72:	e043      	b.n	8006dfc <mlx90632_read_temp_object_raw+0x10c>
    *object_new_raw = (read + (int16_t)read_tmp) / 2;
 8006d74:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8006d78:	8b3a      	ldrh	r2, [r7, #24]
 8006d7a:	b212      	sxth	r2, r2
 8006d7c:	4413      	add	r3, r2
 8006d7e:	0fda      	lsrs	r2, r3, #31
 8006d80:	4413      	add	r3, r2
 8006d82:	105b      	asrs	r3, r3, #1
 8006d84:	b21a      	sxth	r2, r3
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	801a      	strh	r2, [r3, #0]

    ret = mlx90632_i2c_read(MLX90632_RAM_2(channel_old), &read_tmp);
 8006d8a:	7dbb      	ldrb	r3, [r7, #22]
 8006d8c:	461a      	mov	r2, r3
 8006d8e:	0052      	lsls	r2, r2, #1
 8006d90:	4413      	add	r3, r2
 8006d92:	b29b      	uxth	r3, r3
 8006d94:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8006d98:	3301      	adds	r3, #1
 8006d9a:	b29b      	uxth	r3, r3
 8006d9c:	b21b      	sxth	r3, r3
 8006d9e:	f107 0218 	add.w	r2, r7, #24
 8006da2:	4611      	mov	r1, r2
 8006da4:	4618      	mov	r0, r3
 8006da6:	f000 fe87 	bl	8007ab8 <mlx90632_i2c_read>
 8006daa:	61f8      	str	r0, [r7, #28]
    if (ret < 0)
 8006dac:	69fb      	ldr	r3, [r7, #28]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	da01      	bge.n	8006db6 <mlx90632_read_temp_object_raw+0xc6>
        return ret;
 8006db2:	69fb      	ldr	r3, [r7, #28]
 8006db4:	e022      	b.n	8006dfc <mlx90632_read_temp_object_raw+0x10c>
    read = (int16_t)read_tmp;
 8006db6:	8b3b      	ldrh	r3, [r7, #24]
 8006db8:	837b      	strh	r3, [r7, #26]

    ret = mlx90632_i2c_read(MLX90632_RAM_1(channel_old), &read_tmp);
 8006dba:	7dbb      	ldrb	r3, [r7, #22]
 8006dbc:	461a      	mov	r2, r3
 8006dbe:	0052      	lsls	r2, r2, #1
 8006dc0:	4413      	add	r3, r2
 8006dc2:	b29b      	uxth	r3, r3
 8006dc4:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8006dc8:	b29b      	uxth	r3, r3
 8006dca:	b21b      	sxth	r3, r3
 8006dcc:	f107 0218 	add.w	r2, r7, #24
 8006dd0:	4611      	mov	r1, r2
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	f000 fe70 	bl	8007ab8 <mlx90632_i2c_read>
 8006dd8:	61f8      	str	r0, [r7, #28]
    if (ret < 0)
 8006dda:	69fb      	ldr	r3, [r7, #28]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	da01      	bge.n	8006de4 <mlx90632_read_temp_object_raw+0xf4>
        return ret;
 8006de0:	69fb      	ldr	r3, [r7, #28]
 8006de2:	e00b      	b.n	8006dfc <mlx90632_read_temp_object_raw+0x10c>
    *object_old_raw = (read + (int16_t)read_tmp) / 2;
 8006de4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8006de8:	8b3a      	ldrh	r2, [r7, #24]
 8006dea:	b212      	sxth	r2, r2
 8006dec:	4413      	add	r3, r2
 8006dee:	0fda      	lsrs	r2, r3, #31
 8006df0:	4413      	add	r3, r2
 8006df2:	105b      	asrs	r3, r3, #1
 8006df4:	b21a      	sxth	r2, r3
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	801a      	strh	r2, [r3, #0]

    return ret;
 8006dfa:	69fb      	ldr	r3, [r7, #28]
}
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	3720      	adds	r7, #32
 8006e00:	46bd      	mov	sp, r7
 8006e02:	bd80      	pop	{r7, pc}

08006e04 <mlx90632_read_temp_raw>:

int32_t mlx90632_read_temp_raw(int16_t *ambient_new_raw, int16_t *ambient_old_raw,
                               int16_t *object_new_raw, int16_t *object_old_raw)
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b086      	sub	sp, #24
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	60f8      	str	r0, [r7, #12]
 8006e0c:	60b9      	str	r1, [r7, #8]
 8006e0e:	607a      	str	r2, [r7, #4]
 8006e10:	603b      	str	r3, [r7, #0]
    int32_t ret, start_measurement_ret;

    // trigger and wait for measurement to complete
    start_measurement_ret = mlx90632_start_measurement();
 8006e12:	f7ff fed0 	bl	8006bb6 <mlx90632_start_measurement>
 8006e16:	6178      	str	r0, [r7, #20]
    if (start_measurement_ret < 0)
 8006e18:	697b      	ldr	r3, [r7, #20]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	da01      	bge.n	8006e22 <mlx90632_read_temp_raw+0x1e>
        return start_measurement_ret;
 8006e1e:	697b      	ldr	r3, [r7, #20]
 8006e20:	e010      	b.n	8006e44 <mlx90632_read_temp_raw+0x40>

    /** Read new and old **ambient** values from sensor */
    ret = mlx90632_read_temp_ambient_raw(ambient_new_raw, ambient_old_raw);
 8006e22:	68b9      	ldr	r1, [r7, #8]
 8006e24:	68f8      	ldr	r0, [r7, #12]
 8006e26:	f7ff ff37 	bl	8006c98 <mlx90632_read_temp_ambient_raw>
 8006e2a:	6138      	str	r0, [r7, #16]
    if (ret < 0)
 8006e2c:	693b      	ldr	r3, [r7, #16]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	da01      	bge.n	8006e36 <mlx90632_read_temp_raw+0x32>
        return ret;
 8006e32:	693b      	ldr	r3, [r7, #16]
 8006e34:	e006      	b.n	8006e44 <mlx90632_read_temp_raw+0x40>

    /** Read new and old **object** values from sensor */
    ret = mlx90632_read_temp_object_raw(start_measurement_ret, object_new_raw, object_old_raw);
 8006e36:	683a      	ldr	r2, [r7, #0]
 8006e38:	6879      	ldr	r1, [r7, #4]
 8006e3a:	6978      	ldr	r0, [r7, #20]
 8006e3c:	f7ff ff58 	bl	8006cf0 <mlx90632_read_temp_object_raw>
 8006e40:	6138      	str	r0, [r7, #16]

    return ret;
 8006e42:	693b      	ldr	r3, [r7, #16]
}
 8006e44:	4618      	mov	r0, r3
 8006e46:	3718      	adds	r7, #24
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	bd80      	pop	{r7, pc}

08006e4c <mlx90632_preprocess_temp_ambient>:

/* DSPv5 */
double mlx90632_preprocess_temp_ambient(int16_t ambient_new_raw, int16_t ambient_old_raw, int16_t Gb)
{
 8006e4c:	b5b0      	push	{r4, r5, r7, lr}
 8006e4e:	b086      	sub	sp, #24
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	4603      	mov	r3, r0
 8006e54:	80fb      	strh	r3, [r7, #6]
 8006e56:	460b      	mov	r3, r1
 8006e58:	80bb      	strh	r3, [r7, #4]
 8006e5a:	4613      	mov	r3, r2
 8006e5c:	807b      	strh	r3, [r7, #2]
    double VR_Ta, kGb;

    kGb = ((double)Gb) / 1024.0;
 8006e5e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006e62:	4618      	mov	r0, r3
 8006e64:	f7f9 fb5e 	bl	8000524 <__aeabi_i2d>
 8006e68:	f04f 0200 	mov.w	r2, #0
 8006e6c:	4b27      	ldr	r3, [pc, #156]	@ (8006f0c <mlx90632_preprocess_temp_ambient+0xc0>)
 8006e6e:	f7f9 fced 	bl	800084c <__aeabi_ddiv>
 8006e72:	4602      	mov	r2, r0
 8006e74:	460b      	mov	r3, r1
 8006e76:	e9c7 2304 	strd	r2, r3, [r7, #16]

    VR_Ta = ambient_old_raw + kGb * (ambient_new_raw / (MLX90632_REF_3));
 8006e7a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006e7e:	4618      	mov	r0, r3
 8006e80:	f7f9 fb50 	bl	8000524 <__aeabi_i2d>
 8006e84:	4604      	mov	r4, r0
 8006e86:	460d      	mov	r5, r1
 8006e88:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	f7f9 fb49 	bl	8000524 <__aeabi_i2d>
 8006e92:	f04f 0200 	mov.w	r2, #0
 8006e96:	4b1e      	ldr	r3, [pc, #120]	@ (8006f10 <mlx90632_preprocess_temp_ambient+0xc4>)
 8006e98:	f7f9 fcd8 	bl	800084c <__aeabi_ddiv>
 8006e9c:	4602      	mov	r2, r0
 8006e9e:	460b      	mov	r3, r1
 8006ea0:	4610      	mov	r0, r2
 8006ea2:	4619      	mov	r1, r3
 8006ea4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006ea8:	f7f9 fba6 	bl	80005f8 <__aeabi_dmul>
 8006eac:	4602      	mov	r2, r0
 8006eae:	460b      	mov	r3, r1
 8006eb0:	4620      	mov	r0, r4
 8006eb2:	4629      	mov	r1, r5
 8006eb4:	f7f9 f9ea 	bl	800028c <__adddf3>
 8006eb8:	4602      	mov	r2, r0
 8006eba:	460b      	mov	r3, r1
 8006ebc:	e9c7 2302 	strd	r2, r3, [r7, #8]
    return ((ambient_new_raw / (MLX90632_REF_3)) / VR_Ta) * 524288.0;
 8006ec0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	f7f9 fb2d 	bl	8000524 <__aeabi_i2d>
 8006eca:	f04f 0200 	mov.w	r2, #0
 8006ece:	4b10      	ldr	r3, [pc, #64]	@ (8006f10 <mlx90632_preprocess_temp_ambient+0xc4>)
 8006ed0:	f7f9 fcbc 	bl	800084c <__aeabi_ddiv>
 8006ed4:	4602      	mov	r2, r0
 8006ed6:	460b      	mov	r3, r1
 8006ed8:	4610      	mov	r0, r2
 8006eda:	4619      	mov	r1, r3
 8006edc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006ee0:	f7f9 fcb4 	bl	800084c <__aeabi_ddiv>
 8006ee4:	4602      	mov	r2, r0
 8006ee6:	460b      	mov	r3, r1
 8006ee8:	4610      	mov	r0, r2
 8006eea:	4619      	mov	r1, r3
 8006eec:	f04f 0200 	mov.w	r2, #0
 8006ef0:	4b08      	ldr	r3, [pc, #32]	@ (8006f14 <mlx90632_preprocess_temp_ambient+0xc8>)
 8006ef2:	f7f9 fb81 	bl	80005f8 <__aeabi_dmul>
 8006ef6:	4602      	mov	r2, r0
 8006ef8:	460b      	mov	r3, r1
 8006efa:	ec43 2b17 	vmov	d7, r2, r3
}
 8006efe:	eeb0 0a47 	vmov.f32	s0, s14
 8006f02:	eef0 0a67 	vmov.f32	s1, s15
 8006f06:	3718      	adds	r7, #24
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bdb0      	pop	{r4, r5, r7, pc}
 8006f0c:	40900000 	.word	0x40900000
 8006f10:	40280000 	.word	0x40280000
 8006f14:	41200000 	.word	0x41200000

08006f18 <mlx90632_preprocess_temp_object>:

double mlx90632_preprocess_temp_object(int16_t object_new_raw, int16_t object_old_raw,
                                       int16_t ambient_new_raw, int16_t ambient_old_raw,
                                       int16_t Ka)
{
 8006f18:	b5b0      	push	{r4, r5, r7, lr}
 8006f1a:	b086      	sub	sp, #24
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	4604      	mov	r4, r0
 8006f20:	4608      	mov	r0, r1
 8006f22:	4611      	mov	r1, r2
 8006f24:	461a      	mov	r2, r3
 8006f26:	4623      	mov	r3, r4
 8006f28:	80fb      	strh	r3, [r7, #6]
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	80bb      	strh	r3, [r7, #4]
 8006f2e:	460b      	mov	r3, r1
 8006f30:	807b      	strh	r3, [r7, #2]
 8006f32:	4613      	mov	r3, r2
 8006f34:	803b      	strh	r3, [r7, #0]
    double VR_IR, kKa;

    kKa = ((double)Ka) / 1024.0;
 8006f36:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	f7f9 faf2 	bl	8000524 <__aeabi_i2d>
 8006f40:	f04f 0200 	mov.w	r2, #0
 8006f44:	4b2a      	ldr	r3, [pc, #168]	@ (8006ff0 <mlx90632_preprocess_temp_object+0xd8>)
 8006f46:	f7f9 fc81 	bl	800084c <__aeabi_ddiv>
 8006f4a:	4602      	mov	r2, r0
 8006f4c:	460b      	mov	r3, r1
 8006f4e:	e9c7 2304 	strd	r2, r3, [r7, #16]

    VR_IR = ambient_old_raw + kKa * (ambient_new_raw / (MLX90632_REF_3));
 8006f52:	f9b7 3000 	ldrsh.w	r3, [r7]
 8006f56:	4618      	mov	r0, r3
 8006f58:	f7f9 fae4 	bl	8000524 <__aeabi_i2d>
 8006f5c:	4604      	mov	r4, r0
 8006f5e:	460d      	mov	r5, r1
 8006f60:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006f64:	4618      	mov	r0, r3
 8006f66:	f7f9 fadd 	bl	8000524 <__aeabi_i2d>
 8006f6a:	f04f 0200 	mov.w	r2, #0
 8006f6e:	4b21      	ldr	r3, [pc, #132]	@ (8006ff4 <mlx90632_preprocess_temp_object+0xdc>)
 8006f70:	f7f9 fc6c 	bl	800084c <__aeabi_ddiv>
 8006f74:	4602      	mov	r2, r0
 8006f76:	460b      	mov	r3, r1
 8006f78:	4610      	mov	r0, r2
 8006f7a:	4619      	mov	r1, r3
 8006f7c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006f80:	f7f9 fb3a 	bl	80005f8 <__aeabi_dmul>
 8006f84:	4602      	mov	r2, r0
 8006f86:	460b      	mov	r3, r1
 8006f88:	4620      	mov	r0, r4
 8006f8a:	4629      	mov	r1, r5
 8006f8c:	f7f9 f97e 	bl	800028c <__adddf3>
 8006f90:	4602      	mov	r2, r0
 8006f92:	460b      	mov	r3, r1
 8006f94:	e9c7 2302 	strd	r2, r3, [r7, #8]
    return ((((object_new_raw + object_old_raw) / 2) / (MLX90632_REF_12)) / VR_IR) * 524288.0;
 8006f98:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006f9c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006fa0:	4413      	add	r3, r2
 8006fa2:	0fda      	lsrs	r2, r3, #31
 8006fa4:	4413      	add	r3, r2
 8006fa6:	105b      	asrs	r3, r3, #1
 8006fa8:	4618      	mov	r0, r3
 8006faa:	f7f9 fabb 	bl	8000524 <__aeabi_i2d>
 8006fae:	f04f 0200 	mov.w	r2, #0
 8006fb2:	4b10      	ldr	r3, [pc, #64]	@ (8006ff4 <mlx90632_preprocess_temp_object+0xdc>)
 8006fb4:	f7f9 fc4a 	bl	800084c <__aeabi_ddiv>
 8006fb8:	4602      	mov	r2, r0
 8006fba:	460b      	mov	r3, r1
 8006fbc:	4610      	mov	r0, r2
 8006fbe:	4619      	mov	r1, r3
 8006fc0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006fc4:	f7f9 fc42 	bl	800084c <__aeabi_ddiv>
 8006fc8:	4602      	mov	r2, r0
 8006fca:	460b      	mov	r3, r1
 8006fcc:	4610      	mov	r0, r2
 8006fce:	4619      	mov	r1, r3
 8006fd0:	f04f 0200 	mov.w	r2, #0
 8006fd4:	4b08      	ldr	r3, [pc, #32]	@ (8006ff8 <mlx90632_preprocess_temp_object+0xe0>)
 8006fd6:	f7f9 fb0f 	bl	80005f8 <__aeabi_dmul>
 8006fda:	4602      	mov	r2, r0
 8006fdc:	460b      	mov	r3, r1
 8006fde:	ec43 2b17 	vmov	d7, r2, r3
}
 8006fe2:	eeb0 0a47 	vmov.f32	s0, s14
 8006fe6:	eef0 0a67 	vmov.f32	s1, s15
 8006fea:	3718      	adds	r7, #24
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bdb0      	pop	{r4, r5, r7, pc}
 8006ff0:	40900000 	.word	0x40900000
 8006ff4:	40280000 	.word	0x40280000
 8006ff8:	41200000 	.word	0x41200000

08006ffc <mlx90632_calc_temp_ambient>:

double mlx90632_calc_temp_ambient(int16_t ambient_new_raw, int16_t ambient_old_raw, int32_t P_T,
                                  int32_t P_R, int32_t P_G, int32_t P_O, int16_t Gb)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b090      	sub	sp, #64	@ 0x40
 8007000:	af00      	add	r7, sp, #0
 8007002:	60ba      	str	r2, [r7, #8]
 8007004:	607b      	str	r3, [r7, #4]
 8007006:	4603      	mov	r3, r0
 8007008:	81fb      	strh	r3, [r7, #14]
 800700a:	460b      	mov	r3, r1
 800700c:	81bb      	strh	r3, [r7, #12]
    double Asub, Bsub, Ablock, Bblock, Cblock, AMB;

    AMB = mlx90632_preprocess_temp_ambient(ambient_new_raw, ambient_old_raw, Gb);
 800700e:	f9b7 2050 	ldrsh.w	r2, [r7, #80]	@ 0x50
 8007012:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8007016:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800701a:	4618      	mov	r0, r3
 800701c:	f7ff ff16 	bl	8006e4c <mlx90632_preprocess_temp_ambient>
 8007020:	ed87 0b0e 	vstr	d0, [r7, #56]	@ 0x38

    Asub = ((double)P_T) / (double)17592186044416.0;
 8007024:	68b8      	ldr	r0, [r7, #8]
 8007026:	f7f9 fa7d 	bl	8000524 <__aeabi_i2d>
 800702a:	f04f 0200 	mov.w	r2, #0
 800702e:	4b32      	ldr	r3, [pc, #200]	@ (80070f8 <mlx90632_calc_temp_ambient+0xfc>)
 8007030:	f7f9 fc0c 	bl	800084c <__aeabi_ddiv>
 8007034:	4602      	mov	r2, r0
 8007036:	460b      	mov	r3, r1
 8007038:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    Bsub = (double)AMB - ((double)P_R / (double)256.0);
 800703c:	6878      	ldr	r0, [r7, #4]
 800703e:	f7f9 fa71 	bl	8000524 <__aeabi_i2d>
 8007042:	f04f 0200 	mov.w	r2, #0
 8007046:	4b2d      	ldr	r3, [pc, #180]	@ (80070fc <mlx90632_calc_temp_ambient+0x100>)
 8007048:	f7f9 fc00 	bl	800084c <__aeabi_ddiv>
 800704c:	4602      	mov	r2, r0
 800704e:	460b      	mov	r3, r1
 8007050:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8007054:	f7f9 f918 	bl	8000288 <__aeabi_dsub>
 8007058:	4602      	mov	r2, r0
 800705a:	460b      	mov	r3, r1
 800705c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    Ablock = Asub * (Bsub * Bsub);
 8007060:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007064:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8007068:	f7f9 fac6 	bl	80005f8 <__aeabi_dmul>
 800706c:	4602      	mov	r2, r0
 800706e:	460b      	mov	r3, r1
 8007070:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8007074:	f7f9 fac0 	bl	80005f8 <__aeabi_dmul>
 8007078:	4602      	mov	r2, r0
 800707a:	460b      	mov	r3, r1
 800707c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    Bblock = (Bsub / (double)P_G) * (double)1048576.0;
 8007080:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8007082:	f7f9 fa4f 	bl	8000524 <__aeabi_i2d>
 8007086:	4602      	mov	r2, r0
 8007088:	460b      	mov	r3, r1
 800708a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800708e:	f7f9 fbdd 	bl	800084c <__aeabi_ddiv>
 8007092:	4602      	mov	r2, r0
 8007094:	460b      	mov	r3, r1
 8007096:	4610      	mov	r0, r2
 8007098:	4619      	mov	r1, r3
 800709a:	f04f 0200 	mov.w	r2, #0
 800709e:	4b18      	ldr	r3, [pc, #96]	@ (8007100 <mlx90632_calc_temp_ambient+0x104>)
 80070a0:	f7f9 faaa 	bl	80005f8 <__aeabi_dmul>
 80070a4:	4602      	mov	r2, r0
 80070a6:	460b      	mov	r3, r1
 80070a8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    Cblock = (double)P_O / (double)256.0;
 80070ac:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80070ae:	f7f9 fa39 	bl	8000524 <__aeabi_i2d>
 80070b2:	f04f 0200 	mov.w	r2, #0
 80070b6:	4b11      	ldr	r3, [pc, #68]	@ (80070fc <mlx90632_calc_temp_ambient+0x100>)
 80070b8:	f7f9 fbc8 	bl	800084c <__aeabi_ddiv>
 80070bc:	4602      	mov	r2, r0
 80070be:	460b      	mov	r3, r1
 80070c0:	e9c7 2304 	strd	r2, r3, [r7, #16]

    return Bblock + Ablock + Cblock;
 80070c4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80070c8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80070cc:	f7f9 f8de 	bl	800028c <__adddf3>
 80070d0:	4602      	mov	r2, r0
 80070d2:	460b      	mov	r3, r1
 80070d4:	4610      	mov	r0, r2
 80070d6:	4619      	mov	r1, r3
 80070d8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80070dc:	f7f9 f8d6 	bl	800028c <__adddf3>
 80070e0:	4602      	mov	r2, r0
 80070e2:	460b      	mov	r3, r1
 80070e4:	ec43 2b17 	vmov	d7, r2, r3
}
 80070e8:	eeb0 0a47 	vmov.f32	s0, s14
 80070ec:	eef0 0a67 	vmov.f32	s1, s15
 80070f0:	3740      	adds	r7, #64	@ 0x40
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}
 80070f6:	bf00      	nop
 80070f8:	42b00000 	.word	0x42b00000
 80070fc:	40700000 	.word	0x40700000
 8007100:	41300000 	.word	0x41300000
 8007104:	00000000 	.word	0x00000000

08007108 <mlx90632_calc_temp_object_iteration>:
 * @return Calculated object temperature for current iteration in milliCelsius
 */
static double mlx90632_calc_temp_object_iteration(double prev_object_temp, int32_t object, double TAdut,
                                                  int32_t Ga, int32_t Fa, int32_t Fb, int16_t Ha, int16_t Hb,
                                                  double emissivity)
{
 8007108:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800710c:	b09c      	sub	sp, #112	@ 0x70
 800710e:	af00      	add	r7, sp, #0
 8007110:	ed87 0b08 	vstr	d0, [r7, #32]
 8007114:	61f8      	str	r0, [r7, #28]
 8007116:	ed87 1b04 	vstr	d1, [r7, #16]
 800711a:	61b9      	str	r1, [r7, #24]
 800711c:	60fa      	str	r2, [r7, #12]
 800711e:	60bb      	str	r3, [r7, #8]
 8007120:	ed87 2b00 	vstr	d2, [r7]
    // temp variables
    double KsTAtmp, Alpha_corr;
    double Ha_customer, Hb_customer;


    Ha_customer = Ha / ((double)16384.0);
 8007124:	f9b7 3090 	ldrsh.w	r3, [r7, #144]	@ 0x90
 8007128:	4618      	mov	r0, r3
 800712a:	f7f9 f9fb 	bl	8000524 <__aeabi_i2d>
 800712e:	f04f 0200 	mov.w	r2, #0
 8007132:	4b95      	ldr	r3, [pc, #596]	@ (8007388 <mlx90632_calc_temp_object_iteration+0x280>)
 8007134:	f7f9 fb8a 	bl	800084c <__aeabi_ddiv>
 8007138:	4602      	mov	r2, r0
 800713a:	460b      	mov	r3, r1
 800713c:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
    Hb_customer = Hb / ((double)1024.0);
 8007140:	f9b7 3094 	ldrsh.w	r3, [r7, #148]	@ 0x94
 8007144:	4618      	mov	r0, r3
 8007146:	f7f9 f9ed 	bl	8000524 <__aeabi_i2d>
 800714a:	f04f 0200 	mov.w	r2, #0
 800714e:	4b8f      	ldr	r3, [pc, #572]	@ (800738c <mlx90632_calc_temp_object_iteration+0x284>)
 8007150:	f7f9 fb7c 	bl	800084c <__aeabi_ddiv>
 8007154:	4602      	mov	r2, r0
 8007156:	460b      	mov	r3, r1
 8007158:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
    calcedGa = ((double)Ga * (prev_object_temp - 25)) / ((double)68719476736.0);
 800715c:	69b8      	ldr	r0, [r7, #24]
 800715e:	f7f9 f9e1 	bl	8000524 <__aeabi_i2d>
 8007162:	4682      	mov	sl, r0
 8007164:	468b      	mov	fp, r1
 8007166:	f04f 0200 	mov.w	r2, #0
 800716a:	4b89      	ldr	r3, [pc, #548]	@ (8007390 <mlx90632_calc_temp_object_iteration+0x288>)
 800716c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8007170:	f7f9 f88a 	bl	8000288 <__aeabi_dsub>
 8007174:	4602      	mov	r2, r0
 8007176:	460b      	mov	r3, r1
 8007178:	4650      	mov	r0, sl
 800717a:	4659      	mov	r1, fp
 800717c:	f7f9 fa3c 	bl	80005f8 <__aeabi_dmul>
 8007180:	4602      	mov	r2, r0
 8007182:	460b      	mov	r3, r1
 8007184:	4610      	mov	r0, r2
 8007186:	4619      	mov	r1, r3
 8007188:	f04f 0200 	mov.w	r2, #0
 800718c:	4b81      	ldr	r3, [pc, #516]	@ (8007394 <mlx90632_calc_temp_object_iteration+0x28c>)
 800718e:	f7f9 fb5d 	bl	800084c <__aeabi_ddiv>
 8007192:	4602      	mov	r2, r0
 8007194:	460b      	mov	r3, r1
 8007196:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
    KsTAtmp = (double)Fb * (TAdut - 25);
 800719a:	68b8      	ldr	r0, [r7, #8]
 800719c:	f7f9 f9c2 	bl	8000524 <__aeabi_i2d>
 80071a0:	4682      	mov	sl, r0
 80071a2:	468b      	mov	fp, r1
 80071a4:	f04f 0200 	mov.w	r2, #0
 80071a8:	4b79      	ldr	r3, [pc, #484]	@ (8007390 <mlx90632_calc_temp_object_iteration+0x288>)
 80071aa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80071ae:	f7f9 f86b 	bl	8000288 <__aeabi_dsub>
 80071b2:	4602      	mov	r2, r0
 80071b4:	460b      	mov	r3, r1
 80071b6:	4650      	mov	r0, sl
 80071b8:	4659      	mov	r1, fp
 80071ba:	f7f9 fa1d 	bl	80005f8 <__aeabi_dmul>
 80071be:	4602      	mov	r2, r0
 80071c0:	460b      	mov	r3, r1
 80071c2:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    calcedGb = KsTAtmp / ((double)68719476736.0);
 80071c6:	f04f 0200 	mov.w	r2, #0
 80071ca:	4b72      	ldr	r3, [pc, #456]	@ (8007394 <mlx90632_calc_temp_object_iteration+0x28c>)
 80071cc:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 80071d0:	f7f9 fb3c 	bl	800084c <__aeabi_ddiv>
 80071d4:	4602      	mov	r2, r0
 80071d6:	460b      	mov	r3, r1
 80071d8:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    Alpha_corr = (((double)(Fa * POW10)) * Ha_customer * (double)(1 + calcedGa + calcedGb)) /
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	17da      	asrs	r2, r3, #31
 80071e0:	4698      	mov	r8, r3
 80071e2:	4691      	mov	r9, r2
 80071e4:	4b6c      	ldr	r3, [pc, #432]	@ (8007398 <mlx90632_calc_temp_object_iteration+0x290>)
 80071e6:	fb03 f209 	mul.w	r2, r3, r9
 80071ea:	2302      	movs	r3, #2
 80071ec:	fb03 f308 	mul.w	r3, r3, r8
 80071f0:	4413      	add	r3, r2
 80071f2:	4a69      	ldr	r2, [pc, #420]	@ (8007398 <mlx90632_calc_temp_object_iteration+0x290>)
 80071f4:	fba8 4502 	umull	r4, r5, r8, r2
 80071f8:	442b      	add	r3, r5
 80071fa:	461d      	mov	r5, r3
 80071fc:	4620      	mov	r0, r4
 80071fe:	4629      	mov	r1, r5
 8007200:	f7f9 f9cc 	bl	800059c <__aeabi_l2d>
 8007204:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8007208:	f7f9 f9f6 	bl	80005f8 <__aeabi_dmul>
 800720c:	4602      	mov	r2, r0
 800720e:	460b      	mov	r3, r1
 8007210:	4614      	mov	r4, r2
 8007212:	461d      	mov	r5, r3
 8007214:	f04f 0200 	mov.w	r2, #0
 8007218:	4b60      	ldr	r3, [pc, #384]	@ (800739c <mlx90632_calc_temp_object_iteration+0x294>)
 800721a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800721e:	f7f9 f835 	bl	800028c <__adddf3>
 8007222:	4602      	mov	r2, r0
 8007224:	460b      	mov	r3, r1
 8007226:	4610      	mov	r0, r2
 8007228:	4619      	mov	r1, r3
 800722a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800722e:	f7f9 f82d 	bl	800028c <__adddf3>
 8007232:	4602      	mov	r2, r0
 8007234:	460b      	mov	r3, r1
 8007236:	4620      	mov	r0, r4
 8007238:	4629      	mov	r1, r5
 800723a:	f7f9 f9dd 	bl	80005f8 <__aeabi_dmul>
 800723e:	4602      	mov	r2, r0
 8007240:	460b      	mov	r3, r1
 8007242:	4610      	mov	r0, r2
 8007244:	4619      	mov	r1, r3
 8007246:	f04f 0200 	mov.w	r2, #0
 800724a:	4b55      	ldr	r3, [pc, #340]	@ (80073a0 <mlx90632_calc_temp_object_iteration+0x298>)
 800724c:	f7f9 fafe 	bl	800084c <__aeabi_ddiv>
 8007250:	4602      	mov	r2, r0
 8007252:	460b      	mov	r3, r1
 8007254:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
                 ((double)70368744177664.0);
    calcedFa = object / (emissivity * (Alpha_corr / POW10));
 8007258:	69f8      	ldr	r0, [r7, #28]
 800725a:	f7f9 f963 	bl	8000524 <__aeabi_i2d>
 800725e:	4604      	mov	r4, r0
 8007260:	460d      	mov	r5, r1
 8007262:	a345      	add	r3, pc, #276	@ (adr r3, 8007378 <mlx90632_calc_temp_object_iteration+0x270>)
 8007264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007268:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 800726c:	f7f9 faee 	bl	800084c <__aeabi_ddiv>
 8007270:	4602      	mov	r2, r0
 8007272:	460b      	mov	r3, r1
 8007274:	4610      	mov	r0, r2
 8007276:	4619      	mov	r1, r3
 8007278:	e9d7 2300 	ldrd	r2, r3, [r7]
 800727c:	f7f9 f9bc 	bl	80005f8 <__aeabi_dmul>
 8007280:	4602      	mov	r2, r0
 8007282:	460b      	mov	r3, r1
 8007284:	4620      	mov	r0, r4
 8007286:	4629      	mov	r1, r5
 8007288:	f7f9 fae0 	bl	800084c <__aeabi_ddiv>
 800728c:	4602      	mov	r2, r0
 800728e:	460b      	mov	r3, r1
 8007290:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    TAdut4 = (TAdut + 273.15) * (TAdut + 273.15) * (TAdut + 273.15) * (TAdut + 273.15);
 8007294:	a33a      	add	r3, pc, #232	@ (adr r3, 8007380 <mlx90632_calc_temp_object_iteration+0x278>)
 8007296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800729a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800729e:	f7f8 fff5 	bl	800028c <__adddf3>
 80072a2:	4602      	mov	r2, r0
 80072a4:	460b      	mov	r3, r1
 80072a6:	4614      	mov	r4, r2
 80072a8:	461d      	mov	r5, r3
 80072aa:	a335      	add	r3, pc, #212	@ (adr r3, 8007380 <mlx90632_calc_temp_object_iteration+0x278>)
 80072ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072b0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80072b4:	f7f8 ffea 	bl	800028c <__adddf3>
 80072b8:	4602      	mov	r2, r0
 80072ba:	460b      	mov	r3, r1
 80072bc:	4620      	mov	r0, r4
 80072be:	4629      	mov	r1, r5
 80072c0:	f7f9 f99a 	bl	80005f8 <__aeabi_dmul>
 80072c4:	4602      	mov	r2, r0
 80072c6:	460b      	mov	r3, r1
 80072c8:	4614      	mov	r4, r2
 80072ca:	461d      	mov	r5, r3
 80072cc:	a32c      	add	r3, pc, #176	@ (adr r3, 8007380 <mlx90632_calc_temp_object_iteration+0x278>)
 80072ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072d2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80072d6:	f7f8 ffd9 	bl	800028c <__adddf3>
 80072da:	4602      	mov	r2, r0
 80072dc:	460b      	mov	r3, r1
 80072de:	4620      	mov	r0, r4
 80072e0:	4629      	mov	r1, r5
 80072e2:	f7f9 f989 	bl	80005f8 <__aeabi_dmul>
 80072e6:	4602      	mov	r2, r0
 80072e8:	460b      	mov	r3, r1
 80072ea:	4614      	mov	r4, r2
 80072ec:	461d      	mov	r5, r3
 80072ee:	a324      	add	r3, pc, #144	@ (adr r3, 8007380 <mlx90632_calc_temp_object_iteration+0x278>)
 80072f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072f4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80072f8:	f7f8 ffc8 	bl	800028c <__adddf3>
 80072fc:	4602      	mov	r2, r0
 80072fe:	460b      	mov	r3, r1
 8007300:	4620      	mov	r0, r4
 8007302:	4629      	mov	r1, r5
 8007304:	f7f9 f978 	bl	80005f8 <__aeabi_dmul>
 8007308:	4602      	mov	r2, r0
 800730a:	460b      	mov	r3, r1
 800730c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    first_sqrt = sqrt(calcedFa + TAdut4);
 8007310:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8007314:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8007318:	f7f8 ffb8 	bl	800028c <__adddf3>
 800731c:	4602      	mov	r2, r0
 800731e:	460b      	mov	r3, r1
 8007320:	ec43 2b17 	vmov	d7, r2, r3
 8007324:	eeb0 0a47 	vmov.f32	s0, s14
 8007328:	eef0 0a67 	vmov.f32	s1, s15
 800732c:	f002 fdb7 	bl	8009e9e <sqrt>
 8007330:	ed87 0b0a 	vstr	d0, [r7, #40]	@ 0x28

    return sqrt(first_sqrt) - 273.15 - Hb_customer;
 8007334:	ed97 0b0a 	vldr	d0, [r7, #40]	@ 0x28
 8007338:	f002 fdb1 	bl	8009e9e <sqrt>
 800733c:	ec51 0b10 	vmov	r0, r1, d0
 8007340:	a30f      	add	r3, pc, #60	@ (adr r3, 8007380 <mlx90632_calc_temp_object_iteration+0x278>)
 8007342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007346:	f7f8 ff9f 	bl	8000288 <__aeabi_dsub>
 800734a:	4602      	mov	r2, r0
 800734c:	460b      	mov	r3, r1
 800734e:	4610      	mov	r0, r2
 8007350:	4619      	mov	r1, r3
 8007352:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8007356:	f7f8 ff97 	bl	8000288 <__aeabi_dsub>
 800735a:	4602      	mov	r2, r0
 800735c:	460b      	mov	r3, r1
 800735e:	ec43 2b17 	vmov	d7, r2, r3
}
 8007362:	eeb0 0a47 	vmov.f32	s0, s14
 8007366:	eef0 0a67 	vmov.f32	s1, s15
 800736a:	3770      	adds	r7, #112	@ 0x70
 800736c:	46bd      	mov	sp, r7
 800736e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007372:	bf00      	nop
 8007374:	f3af 8000 	nop.w
 8007378:	20000000 	.word	0x20000000
 800737c:	4202a05f 	.word	0x4202a05f
 8007380:	66666666 	.word	0x66666666
 8007384:	40711266 	.word	0x40711266
 8007388:	40d00000 	.word	0x40d00000
 800738c:	40900000 	.word	0x40900000
 8007390:	40390000 	.word	0x40390000
 8007394:	42300000 	.word	0x42300000
 8007398:	540be400 	.word	0x540be400
 800739c:	3ff00000 	.word	0x3ff00000
 80073a0:	42d00000 	.word	0x42d00000

080073a4 <mlx90632_set_emissivity>:

static double emissivity = 0.0;
void mlx90632_set_emissivity(double value)
{
 80073a4:	b480      	push	{r7}
 80073a6:	b083      	sub	sp, #12
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	ed87 0b00 	vstr	d0, [r7]
    emissivity = value;
 80073ae:	4905      	ldr	r1, [pc, #20]	@ (80073c4 <mlx90632_set_emissivity+0x20>)
 80073b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80073b4:	e9c1 2300 	strd	r2, r3, [r1]
}
 80073b8:	bf00      	nop
 80073ba:	370c      	adds	r7, #12
 80073bc:	46bd      	mov	sp, r7
 80073be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c2:	4770      	bx	lr
 80073c4:	20000e38 	.word	0x20000e38

080073c8 <mlx90632_get_emissivity>:

double mlx90632_get_emissivity(void)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	af00      	add	r7, sp, #0
    if (emissivity == 0.0)
 80073cc:	4b0c      	ldr	r3, [pc, #48]	@ (8007400 <mlx90632_get_emissivity+0x38>)
 80073ce:	e9d3 0100 	ldrd	r0, r1, [r3]
 80073d2:	f04f 0200 	mov.w	r2, #0
 80073d6:	f04f 0300 	mov.w	r3, #0
 80073da:	f7f9 fb75 	bl	8000ac8 <__aeabi_dcmpeq>
 80073de:	4603      	mov	r3, r0
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d003      	beq.n	80073ec <mlx90632_get_emissivity+0x24>
    {
        return 1.0;
 80073e4:	f04f 0200 	mov.w	r2, #0
 80073e8:	4b06      	ldr	r3, [pc, #24]	@ (8007404 <mlx90632_get_emissivity+0x3c>)
 80073ea:	e002      	b.n	80073f2 <mlx90632_get_emissivity+0x2a>
    }
    else
    {
        return emissivity;
 80073ec:	4b04      	ldr	r3, [pc, #16]	@ (8007400 <mlx90632_get_emissivity+0x38>)
 80073ee:	e9d3 2300 	ldrd	r2, r3, [r3]
    }
}
 80073f2:	ec43 2b17 	vmov	d7, r2, r3
 80073f6:	eeb0 0a47 	vmov.f32	s0, s14
 80073fa:	eef0 0a67 	vmov.f32	s1, s15
 80073fe:	bd80      	pop	{r7, pc}
 8007400:	20000e38 	.word	0x20000e38
 8007404:	3ff00000 	.word	0x3ff00000

08007408 <mlx90632_calc_temp_object>:

double mlx90632_calc_temp_object(int32_t object, int32_t ambient,
                                 int32_t Ea, int32_t Eb, int32_t Ga, int32_t Fa, int32_t Fb,
                                 int16_t Ha, int16_t Hb)
{
 8007408:	b580      	push	{r7, lr}
 800740a:	b092      	sub	sp, #72	@ 0x48
 800740c:	af02      	add	r7, sp, #8
 800740e:	60f8      	str	r0, [r7, #12]
 8007410:	60b9      	str	r1, [r7, #8]
 8007412:	607a      	str	r2, [r7, #4]
 8007414:	603b      	str	r3, [r7, #0]
    double kEa, kEb, TAdut;
    double temp = 25.0;
 8007416:	f04f 0200 	mov.w	r2, #0
 800741a:	4b34      	ldr	r3, [pc, #208]	@ (80074ec <mlx90632_calc_temp_object+0xe4>)
 800741c:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double tmp_emi = mlx90632_get_emissivity();
 8007420:	f7ff ffd2 	bl	80073c8 <mlx90632_get_emissivity>
 8007424:	ed87 0b0a 	vstr	d0, [r7, #40]	@ 0x28
    int8_t i;

    kEa = ((double)Ea) / ((double)65536.0);
 8007428:	6878      	ldr	r0, [r7, #4]
 800742a:	f7f9 f87b 	bl	8000524 <__aeabi_i2d>
 800742e:	f04f 0200 	mov.w	r2, #0
 8007432:	4b2f      	ldr	r3, [pc, #188]	@ (80074f0 <mlx90632_calc_temp_object+0xe8>)
 8007434:	f7f9 fa0a 	bl	800084c <__aeabi_ddiv>
 8007438:	4602      	mov	r2, r0
 800743a:	460b      	mov	r3, r1
 800743c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    kEb = ((double)Eb) / ((double)256.0);
 8007440:	6838      	ldr	r0, [r7, #0]
 8007442:	f7f9 f86f 	bl	8000524 <__aeabi_i2d>
 8007446:	f04f 0200 	mov.w	r2, #0
 800744a:	4b2a      	ldr	r3, [pc, #168]	@ (80074f4 <mlx90632_calc_temp_object+0xec>)
 800744c:	f7f9 f9fe 	bl	800084c <__aeabi_ddiv>
 8007450:	4602      	mov	r2, r0
 8007452:	460b      	mov	r3, r1
 8007454:	e9c7 2306 	strd	r2, r3, [r7, #24]
    TAdut = (((double)ambient) - kEb) / kEa + 25;
 8007458:	68b8      	ldr	r0, [r7, #8]
 800745a:	f7f9 f863 	bl	8000524 <__aeabi_i2d>
 800745e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007462:	f7f8 ff11 	bl	8000288 <__aeabi_dsub>
 8007466:	4602      	mov	r2, r0
 8007468:	460b      	mov	r3, r1
 800746a:	4610      	mov	r0, r2
 800746c:	4619      	mov	r1, r3
 800746e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007472:	f7f9 f9eb 	bl	800084c <__aeabi_ddiv>
 8007476:	4602      	mov	r2, r0
 8007478:	460b      	mov	r3, r1
 800747a:	4610      	mov	r0, r2
 800747c:	4619      	mov	r1, r3
 800747e:	f04f 0200 	mov.w	r2, #0
 8007482:	4b1a      	ldr	r3, [pc, #104]	@ (80074ec <mlx90632_calc_temp_object+0xe4>)
 8007484:	f7f8 ff02 	bl	800028c <__adddf3>
 8007488:	4602      	mov	r2, r0
 800748a:	460b      	mov	r3, r1
 800748c:	e9c7 2304 	strd	r2, r3, [r7, #16]

    //iterate through calculations
    for (i = 0; i < 5; ++i)
 8007490:	2300      	movs	r3, #0
 8007492:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8007496:	e019      	b.n	80074cc <mlx90632_calc_temp_object+0xc4>
    {
        temp = mlx90632_calc_temp_object_iteration(temp, object, TAdut, Ga, Fa, Fb, Ha, Hb, tmp_emi);
 8007498:	f9b7 3058 	ldrsh.w	r3, [r7, #88]	@ 0x58
 800749c:	9301      	str	r3, [sp, #4]
 800749e:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 80074a2:	9300      	str	r3, [sp, #0]
 80074a4:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 80074a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80074aa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80074ac:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80074ae:	ed97 1b04 	vldr	d1, [r7, #16]
 80074b2:	68f8      	ldr	r0, [r7, #12]
 80074b4:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 80074b8:	f7ff fe26 	bl	8007108 <mlx90632_calc_temp_object_iteration>
 80074bc:	ed87 0b0e 	vstr	d0, [r7, #56]	@ 0x38
    for (i = 0; i < 5; ++i)
 80074c0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80074c4:	3301      	adds	r3, #1
 80074c6:	b2db      	uxtb	r3, r3
 80074c8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80074cc:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80074d0:	2b04      	cmp	r3, #4
 80074d2:	dde1      	ble.n	8007498 <mlx90632_calc_temp_object+0x90>
    }
    return temp;
 80074d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80074d8:	ec43 2b17 	vmov	d7, r2, r3
}
 80074dc:	eeb0 0a47 	vmov.f32	s0, s14
 80074e0:	eef0 0a67 	vmov.f32	s1, s15
 80074e4:	3740      	adds	r7, #64	@ 0x40
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}
 80074ea:	bf00      	nop
 80074ec:	40390000 	.word	0x40390000
 80074f0:	40f00000 	.word	0x40f00000
 80074f4:	40700000 	.word	0x40700000

080074f8 <mlx90632_init>:

int32_t mlx90632_init(void)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b082      	sub	sp, #8
 80074fc:	af00      	add	r7, sp, #0
    int32_t ret;
    uint16_t eeprom_version, reg_status;

    ret = mlx90632_i2c_read(MLX90632_EE_VERSION, &eeprom_version);
 80074fe:	1cbb      	adds	r3, r7, #2
 8007500:	4619      	mov	r1, r3
 8007502:	f242 400b 	movw	r0, #9227	@ 0x240b
 8007506:	f000 fad7 	bl	8007ab8 <mlx90632_i2c_read>
 800750a:	6078      	str	r0, [r7, #4]
    if (ret < 0)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2b00      	cmp	r3, #0
 8007510:	da01      	bge.n	8007516 <mlx90632_init+0x1e>
    {
        return ret;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	e023      	b.n	800755e <mlx90632_init+0x66>
    }

    if (eeprom_version != MLX90632_EEPROM_VERSION)
 8007516:	887b      	ldrh	r3, [r7, #2]
 8007518:	f240 1205 	movw	r2, #261	@ 0x105
 800751c:	4293      	cmp	r3, r2
 800751e:	d002      	beq.n	8007526 <mlx90632_init+0x2e>
    {
        // this here can fail because of big/little endian of cpu/i2c
        return -EPROTONOSUPPORT;
 8007520:	f06f 037a 	mvn.w	r3, #122	@ 0x7a
 8007524:	e01b      	b.n	800755e <mlx90632_init+0x66>
    }

    ret = mlx90632_i2c_read(MLX90632_REG_STATUS, &reg_status);
 8007526:	463b      	mov	r3, r7
 8007528:	4619      	mov	r1, r3
 800752a:	f643 70ff 	movw	r0, #16383	@ 0x3fff
 800752e:	f000 fac3 	bl	8007ab8 <mlx90632_i2c_read>
 8007532:	6078      	str	r0, [r7, #4]
    if (ret < 0)
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2b00      	cmp	r3, #0
 8007538:	da01      	bge.n	800753e <mlx90632_init+0x46>
        return ret;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	e00f      	b.n	800755e <mlx90632_init+0x66>

    // Prepare a clean start with setting NEW_DATA to 0
    ret = mlx90632_i2c_write(MLX90632_REG_STATUS, reg_status & ~(MLX90632_STAT_DATA_RDY));
 800753e:	883b      	ldrh	r3, [r7, #0]
 8007540:	f023 0301 	bic.w	r3, r3, #1
 8007544:	b29b      	uxth	r3, r3
 8007546:	4619      	mov	r1, r3
 8007548:	f643 70ff 	movw	r0, #16383	@ 0x3fff
 800754c:	f000 fb06 	bl	8007b5c <mlx90632_i2c_write>
 8007550:	6078      	str	r0, [r7, #4]
    if (ret < 0)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2b00      	cmp	r3, #0
 8007556:	da01      	bge.n	800755c <mlx90632_init+0x64>
        return ret;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	e000      	b.n	800755e <mlx90632_init+0x66>

    return 0;
 800755c:	2300      	movs	r3, #0
}
 800755e:	4618      	mov	r0, r3
 8007560:	3708      	adds	r7, #8
 8007562:	46bd      	mov	sp, r7
 8007564:	bd80      	pop	{r7, pc}
	...

08007568 <network_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b082      	sub	sp, #8
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
 8007570:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_network_activations_map, 1, params)) {
 8007572:	683a      	ldr	r2, [r7, #0]
 8007574:	2101      	movs	r1, #1
 8007576:	483d      	ldr	r0, [pc, #244]	@ (800766c <network_configure_activations+0x104>)
 8007578:	f000 fd7a 	bl	8008070 <ai_platform_get_activations_map>
 800757c:	4603      	mov	r3, r0
 800757e:	2b00      	cmp	r3, #0
 8007580:	d069      	beq.n	8007656 <network_configure_activations+0xee>
    /* Updating activations (byte) offsets */
    
    serving_default_keras_tensor0_output_array.data = AI_PTR(g_network_activations_map[0] + 92);
 8007582:	4b3a      	ldr	r3, [pc, #232]	@ (800766c <network_configure_activations+0x104>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	335c      	adds	r3, #92	@ 0x5c
 8007588:	4a39      	ldr	r2, [pc, #228]	@ (8007670 <network_configure_activations+0x108>)
 800758a:	6093      	str	r3, [r2, #8]
    serving_default_keras_tensor0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 92);
 800758c:	4b37      	ldr	r3, [pc, #220]	@ (800766c <network_configure_activations+0x104>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	335c      	adds	r3, #92	@ 0x5c
 8007592:	4a37      	ldr	r2, [pc, #220]	@ (8007670 <network_configure_activations+0x108>)
 8007594:	60d3      	str	r3, [r2, #12]
    gemm_0_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 8);
 8007596:	4b35      	ldr	r3, [pc, #212]	@ (800766c <network_configure_activations+0x104>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	3308      	adds	r3, #8
 800759c:	4a35      	ldr	r2, [pc, #212]	@ (8007674 <network_configure_activations+0x10c>)
 800759e:	6093      	str	r3, [r2, #8]
    gemm_0_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 8);
 80075a0:	4b32      	ldr	r3, [pc, #200]	@ (800766c <network_configure_activations+0x104>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	3308      	adds	r3, #8
 80075a6:	4a33      	ldr	r2, [pc, #204]	@ (8007674 <network_configure_activations+0x10c>)
 80075a8:	60d3      	str	r3, [r2, #12]
    gemm_0_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 80075aa:	4b30      	ldr	r3, [pc, #192]	@ (800766c <network_configure_activations+0x104>)
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	4a32      	ldr	r2, [pc, #200]	@ (8007678 <network_configure_activations+0x110>)
 80075b0:	6093      	str	r3, [r2, #8]
    gemm_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 80075b2:	4b2e      	ldr	r3, [pc, #184]	@ (800766c <network_configure_activations+0x104>)
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	4a30      	ldr	r2, [pc, #192]	@ (8007678 <network_configure_activations+0x110>)
 80075b8:	60d3      	str	r3, [r2, #12]
    gemm_1_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 8);
 80075ba:	4b2c      	ldr	r3, [pc, #176]	@ (800766c <network_configure_activations+0x104>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	3308      	adds	r3, #8
 80075c0:	4a2e      	ldr	r2, [pc, #184]	@ (800767c <network_configure_activations+0x114>)
 80075c2:	6093      	str	r3, [r2, #8]
    gemm_1_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 8);
 80075c4:	4b29      	ldr	r3, [pc, #164]	@ (800766c <network_configure_activations+0x104>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	3308      	adds	r3, #8
 80075ca:	4a2c      	ldr	r2, [pc, #176]	@ (800767c <network_configure_activations+0x114>)
 80075cc:	60d3      	str	r3, [r2, #12]
    gemm_1_output_array.data = AI_PTR(g_network_activations_map[0] + 24);
 80075ce:	4b27      	ldr	r3, [pc, #156]	@ (800766c <network_configure_activations+0x104>)
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	3318      	adds	r3, #24
 80075d4:	4a2a      	ldr	r2, [pc, #168]	@ (8007680 <network_configure_activations+0x118>)
 80075d6:	6093      	str	r3, [r2, #8]
    gemm_1_output_array.data_start = AI_PTR(g_network_activations_map[0] + 24);
 80075d8:	4b24      	ldr	r3, [pc, #144]	@ (800766c <network_configure_activations+0x104>)
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	3318      	adds	r3, #24
 80075de:	4a28      	ldr	r2, [pc, #160]	@ (8007680 <network_configure_activations+0x118>)
 80075e0:	60d3      	str	r3, [r2, #12]
    nl_1_nl_output_array.data = AI_PTR(g_network_activations_map[0] + 92);
 80075e2:	4b22      	ldr	r3, [pc, #136]	@ (800766c <network_configure_activations+0x104>)
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	335c      	adds	r3, #92	@ 0x5c
 80075e8:	4a26      	ldr	r2, [pc, #152]	@ (8007684 <network_configure_activations+0x11c>)
 80075ea:	6093      	str	r3, [r2, #8]
    nl_1_nl_output_array.data_start = AI_PTR(g_network_activations_map[0] + 92);
 80075ec:	4b1f      	ldr	r3, [pc, #124]	@ (800766c <network_configure_activations+0x104>)
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	335c      	adds	r3, #92	@ 0x5c
 80075f2:	4a24      	ldr	r2, [pc, #144]	@ (8007684 <network_configure_activations+0x11c>)
 80075f4:	60d3      	str	r3, [r2, #12]
    gemm_2_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 80075f6:	4b1d      	ldr	r3, [pc, #116]	@ (800766c <network_configure_activations+0x104>)
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	4a23      	ldr	r2, [pc, #140]	@ (8007688 <network_configure_activations+0x120>)
 80075fc:	6093      	str	r3, [r2, #8]
    gemm_2_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 80075fe:	4b1b      	ldr	r3, [pc, #108]	@ (800766c <network_configure_activations+0x104>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	4a21      	ldr	r2, [pc, #132]	@ (8007688 <network_configure_activations+0x120>)
 8007604:	60d3      	str	r3, [r2, #12]
    gemm_2_output_array.data = AI_PTR(g_network_activations_map[0] + 84);
 8007606:	4b19      	ldr	r3, [pc, #100]	@ (800766c <network_configure_activations+0x104>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	3354      	adds	r3, #84	@ 0x54
 800760c:	4a1f      	ldr	r2, [pc, #124]	@ (800768c <network_configure_activations+0x124>)
 800760e:	6093      	str	r3, [r2, #8]
    gemm_2_output_array.data_start = AI_PTR(g_network_activations_map[0] + 84);
 8007610:	4b16      	ldr	r3, [pc, #88]	@ (800766c <network_configure_activations+0x104>)
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	3354      	adds	r3, #84	@ 0x54
 8007616:	4a1d      	ldr	r2, [pc, #116]	@ (800768c <network_configure_activations+0x124>)
 8007618:	60d3      	str	r3, [r2, #12]
    nl_2_nl_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800761a:	4b14      	ldr	r3, [pc, #80]	@ (800766c <network_configure_activations+0x104>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	4a1c      	ldr	r2, [pc, #112]	@ (8007690 <network_configure_activations+0x128>)
 8007620:	6093      	str	r3, [r2, #8]
    nl_2_nl_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8007622:	4b12      	ldr	r3, [pc, #72]	@ (800766c <network_configure_activations+0x104>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	4a1a      	ldr	r2, [pc, #104]	@ (8007690 <network_configure_activations+0x128>)
 8007628:	60d3      	str	r3, [r2, #12]
    gemm_3_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 8);
 800762a:	4b10      	ldr	r3, [pc, #64]	@ (800766c <network_configure_activations+0x104>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	3308      	adds	r3, #8
 8007630:	4a18      	ldr	r2, [pc, #96]	@ (8007694 <network_configure_activations+0x12c>)
 8007632:	6093      	str	r3, [r2, #8]
    gemm_3_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 8);
 8007634:	4b0d      	ldr	r3, [pc, #52]	@ (800766c <network_configure_activations+0x104>)
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	3308      	adds	r3, #8
 800763a:	4a16      	ldr	r2, [pc, #88]	@ (8007694 <network_configure_activations+0x12c>)
 800763c:	60d3      	str	r3, [r2, #12]
    gemm_3_output_array.data = AI_PTR(g_network_activations_map[0] + 24);
 800763e:	4b0b      	ldr	r3, [pc, #44]	@ (800766c <network_configure_activations+0x104>)
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	3318      	adds	r3, #24
 8007644:	4a14      	ldr	r2, [pc, #80]	@ (8007698 <network_configure_activations+0x130>)
 8007646:	6093      	str	r3, [r2, #8]
    gemm_3_output_array.data_start = AI_PTR(g_network_activations_map[0] + 24);
 8007648:	4b08      	ldr	r3, [pc, #32]	@ (800766c <network_configure_activations+0x104>)
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	3318      	adds	r3, #24
 800764e:	4a12      	ldr	r2, [pc, #72]	@ (8007698 <network_configure_activations+0x130>)
 8007650:	60d3      	str	r3, [r2, #12]
    return true;
 8007652:	2301      	movs	r3, #1
 8007654:	e005      	b.n	8007662 <network_configure_activations+0xfa>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 8007656:	2213      	movs	r2, #19
 8007658:	2130      	movs	r1, #48	@ 0x30
 800765a:	6878      	ldr	r0, [r7, #4]
 800765c:	f000 fd88 	bl	8008170 <ai_platform_network_set_error>
  return false;
 8007660:	2300      	movs	r3, #0
}
 8007662:	4618      	mov	r0, r3
 8007664:	3708      	adds	r7, #8
 8007666:	46bd      	mov	sp, r7
 8007668:	bd80      	pop	{r7, pc}
 800766a:	bf00      	nop
 800766c:	20000e40 	.word	0x20000e40
 8007670:	20000010 	.word	0x20000010
 8007674:	200000f0 	.word	0x200000f0
 8007678:	20000020 	.word	0x20000020
 800767c:	20000100 	.word	0x20000100
 8007680:	20000030 	.word	0x20000030
 8007684:	20000040 	.word	0x20000040
 8007688:	20000110 	.word	0x20000110
 800768c:	20000050 	.word	0x20000050
 8007690:	20000060 	.word	0x20000060
 8007694:	20000120 	.word	0x20000120
 8007698:	20000070 	.word	0x20000070

0800769c <network_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b082      	sub	sp, #8
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
 80076a4:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_network_weights_map, 1, params)) {
 80076a6:	683a      	ldr	r2, [r7, #0]
 80076a8:	2101      	movs	r1, #1
 80076aa:	4840      	ldr	r0, [pc, #256]	@ (80077ac <network_configure_weights+0x110>)
 80076ac:	f000 fc90 	bl	8007fd0 <ai_platform_get_weights_map>
 80076b0:	4603      	mov	r3, r0
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d06f      	beq.n	8007796 <network_configure_weights+0xfa>
    /* Updating weights (byte) offsets */
    
    gemm_0_weights_array.format |= AI_FMT_FLAG_CONST;
 80076b6:	4b3e      	ldr	r3, [pc, #248]	@ (80077b0 <network_configure_weights+0x114>)
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80076be:	4a3c      	ldr	r2, [pc, #240]	@ (80077b0 <network_configure_weights+0x114>)
 80076c0:	6013      	str	r3, [r2, #0]
    gemm_0_weights_array.data = AI_PTR(g_network_weights_map[0] + 0);
 80076c2:	4b3a      	ldr	r3, [pc, #232]	@ (80077ac <network_configure_weights+0x110>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	4a3a      	ldr	r2, [pc, #232]	@ (80077b0 <network_configure_weights+0x114>)
 80076c8:	6093      	str	r3, [r2, #8]
    gemm_0_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 0);
 80076ca:	4b38      	ldr	r3, [pc, #224]	@ (80077ac <network_configure_weights+0x110>)
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	4a38      	ldr	r2, [pc, #224]	@ (80077b0 <network_configure_weights+0x114>)
 80076d0:	60d3      	str	r3, [r2, #12]
    gemm_0_bias_array.format |= AI_FMT_FLAG_CONST;
 80076d2:	4b38      	ldr	r3, [pc, #224]	@ (80077b4 <network_configure_weights+0x118>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80076da:	4a36      	ldr	r2, [pc, #216]	@ (80077b4 <network_configure_weights+0x118>)
 80076dc:	6013      	str	r3, [r2, #0]
    gemm_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 8);
 80076de:	4b33      	ldr	r3, [pc, #204]	@ (80077ac <network_configure_weights+0x110>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	3308      	adds	r3, #8
 80076e4:	4a33      	ldr	r2, [pc, #204]	@ (80077b4 <network_configure_weights+0x118>)
 80076e6:	6093      	str	r3, [r2, #8]
    gemm_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 8);
 80076e8:	4b30      	ldr	r3, [pc, #192]	@ (80077ac <network_configure_weights+0x110>)
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	3308      	adds	r3, #8
 80076ee:	4a31      	ldr	r2, [pc, #196]	@ (80077b4 <network_configure_weights+0x118>)
 80076f0:	60d3      	str	r3, [r2, #12]
    gemm_1_weights_array.format |= AI_FMT_FLAG_CONST;
 80076f2:	4b31      	ldr	r3, [pc, #196]	@ (80077b8 <network_configure_weights+0x11c>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80076fa:	4a2f      	ldr	r2, [pc, #188]	@ (80077b8 <network_configure_weights+0x11c>)
 80076fc:	6013      	str	r3, [r2, #0]
    gemm_1_weights_array.data = AI_PTR(g_network_weights_map[0] + 40);
 80076fe:	4b2b      	ldr	r3, [pc, #172]	@ (80077ac <network_configure_weights+0x110>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	3328      	adds	r3, #40	@ 0x28
 8007704:	4a2c      	ldr	r2, [pc, #176]	@ (80077b8 <network_configure_weights+0x11c>)
 8007706:	6093      	str	r3, [r2, #8]
    gemm_1_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 40);
 8007708:	4b28      	ldr	r3, [pc, #160]	@ (80077ac <network_configure_weights+0x110>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	3328      	adds	r3, #40	@ 0x28
 800770e:	4a2a      	ldr	r2, [pc, #168]	@ (80077b8 <network_configure_weights+0x11c>)
 8007710:	60d3      	str	r3, [r2, #12]
    gemm_1_bias_array.format |= AI_FMT_FLAG_CONST;
 8007712:	4b2a      	ldr	r3, [pc, #168]	@ (80077bc <network_configure_weights+0x120>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800771a:	4a28      	ldr	r2, [pc, #160]	@ (80077bc <network_configure_weights+0x120>)
 800771c:	6013      	str	r3, [r2, #0]
    gemm_1_bias_array.data = AI_PTR(g_network_weights_map[0] + 48);
 800771e:	4b23      	ldr	r3, [pc, #140]	@ (80077ac <network_configure_weights+0x110>)
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	3330      	adds	r3, #48	@ 0x30
 8007724:	4a25      	ldr	r2, [pc, #148]	@ (80077bc <network_configure_weights+0x120>)
 8007726:	6093      	str	r3, [r2, #8]
    gemm_1_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 48);
 8007728:	4b20      	ldr	r3, [pc, #128]	@ (80077ac <network_configure_weights+0x110>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	3330      	adds	r3, #48	@ 0x30
 800772e:	4a23      	ldr	r2, [pc, #140]	@ (80077bc <network_configure_weights+0x120>)
 8007730:	60d3      	str	r3, [r2, #12]
    gemm_2_weights_array.format |= AI_FMT_FLAG_CONST;
 8007732:	4b23      	ldr	r3, [pc, #140]	@ (80077c0 <network_configure_weights+0x124>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800773a:	4a21      	ldr	r2, [pc, #132]	@ (80077c0 <network_configure_weights+0x124>)
 800773c:	6013      	str	r3, [r2, #0]
    gemm_2_weights_array.data = AI_PTR(g_network_weights_map[0] + 52);
 800773e:	4b1b      	ldr	r3, [pc, #108]	@ (80077ac <network_configure_weights+0x110>)
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	3334      	adds	r3, #52	@ 0x34
 8007744:	4a1e      	ldr	r2, [pc, #120]	@ (80077c0 <network_configure_weights+0x124>)
 8007746:	6093      	str	r3, [r2, #8]
    gemm_2_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 52);
 8007748:	4b18      	ldr	r3, [pc, #96]	@ (80077ac <network_configure_weights+0x110>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	3334      	adds	r3, #52	@ 0x34
 800774e:	4a1c      	ldr	r2, [pc, #112]	@ (80077c0 <network_configure_weights+0x124>)
 8007750:	60d3      	str	r3, [r2, #12]
    gemm_3_weights_array.format |= AI_FMT_FLAG_CONST;
 8007752:	4b1c      	ldr	r3, [pc, #112]	@ (80077c4 <network_configure_weights+0x128>)
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800775a:	4a1a      	ldr	r2, [pc, #104]	@ (80077c4 <network_configure_weights+0x128>)
 800775c:	6013      	str	r3, [r2, #0]
    gemm_3_weights_array.data = AI_PTR(g_network_weights_map[0] + 60);
 800775e:	4b13      	ldr	r3, [pc, #76]	@ (80077ac <network_configure_weights+0x110>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	333c      	adds	r3, #60	@ 0x3c
 8007764:	4a17      	ldr	r2, [pc, #92]	@ (80077c4 <network_configure_weights+0x128>)
 8007766:	6093      	str	r3, [r2, #8]
    gemm_3_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 60);
 8007768:	4b10      	ldr	r3, [pc, #64]	@ (80077ac <network_configure_weights+0x110>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	333c      	adds	r3, #60	@ 0x3c
 800776e:	4a15      	ldr	r2, [pc, #84]	@ (80077c4 <network_configure_weights+0x128>)
 8007770:	60d3      	str	r3, [r2, #12]
    gemm_3_bias_array.format |= AI_FMT_FLAG_CONST;
 8007772:	4b15      	ldr	r3, [pc, #84]	@ (80077c8 <network_configure_weights+0x12c>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800777a:	4a13      	ldr	r2, [pc, #76]	@ (80077c8 <network_configure_weights+0x12c>)
 800777c:	6013      	str	r3, [r2, #0]
    gemm_3_bias_array.data = AI_PTR(g_network_weights_map[0] + 68);
 800777e:	4b0b      	ldr	r3, [pc, #44]	@ (80077ac <network_configure_weights+0x110>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	3344      	adds	r3, #68	@ 0x44
 8007784:	4a10      	ldr	r2, [pc, #64]	@ (80077c8 <network_configure_weights+0x12c>)
 8007786:	6093      	str	r3, [r2, #8]
    gemm_3_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 68);
 8007788:	4b08      	ldr	r3, [pc, #32]	@ (80077ac <network_configure_weights+0x110>)
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	3344      	adds	r3, #68	@ 0x44
 800778e:	4a0e      	ldr	r2, [pc, #56]	@ (80077c8 <network_configure_weights+0x12c>)
 8007790:	60d3      	str	r3, [r2, #12]
    return true;
 8007792:	2301      	movs	r3, #1
 8007794:	e005      	b.n	80077a2 <network_configure_weights+0x106>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 8007796:	2212      	movs	r2, #18
 8007798:	2130      	movs	r1, #48	@ 0x30
 800779a:	6878      	ldr	r0, [r7, #4]
 800779c:	f000 fce8 	bl	8008170 <ai_platform_network_set_error>
  return false;
 80077a0:	2300      	movs	r3, #0
}
 80077a2:	4618      	mov	r0, r3
 80077a4:	3708      	adds	r7, #8
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bd80      	pop	{r7, pc}
 80077aa:	bf00      	nop
 80077ac:	20000e44 	.word	0x20000e44
 80077b0:	20000080 	.word	0x20000080
 80077b4:	20000090 	.word	0x20000090
 80077b8:	200000a0 	.word	0x200000a0
 80077bc:	200000b0 	.word	0x200000b0
 80077c0:	200000c0 	.word	0x200000c0
 80077c4:	200000d0 	.word	0x200000d0
 80077c8:	200000e0 	.word	0x200000e0

080077cc <ai_network_get_error>:
}


AI_API_ENTRY
ai_error ai_network_get_error(ai_handle network)
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b082      	sub	sp, #8
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 80077d4:	6878      	ldr	r0, [r7, #4]
 80077d6:	f000 fcbf 	bl	8008158 <ai_platform_network_get_error>
 80077da:	4603      	mov	r3, r0
}
 80077dc:	4618      	mov	r0, r3
 80077de:	3708      	adds	r7, #8
 80077e0:	46bd      	mov	sp, r7
 80077e2:	bd80      	pop	{r7, pc}

080077e4 <ai_network_create>:


AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b084      	sub	sp, #16
 80077e8:	af02      	add	r7, sp, #8
 80077ea:	6078      	str	r0, [r7, #4]
 80077ec:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 80077ee:	2300      	movs	r3, #0
 80077f0:	9301      	str	r3, [sp, #4]
 80077f2:	2305      	movs	r3, #5
 80077f4:	9300      	str	r3, [sp, #0]
 80077f6:	2301      	movs	r3, #1
 80077f8:	4a04      	ldr	r2, [pc, #16]	@ (800780c <ai_network_create+0x28>)
 80077fa:	6839      	ldr	r1, [r7, #0]
 80077fc:	6878      	ldr	r0, [r7, #4]
 80077fe:	f000 fda5 	bl	800834c <ai_platform_network_create>
 8007802:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8007804:	4618      	mov	r0, r3
 8007806:	3708      	adds	r7, #8
 8007808:	46bd      	mov	sp, r7
 800780a:	bd80      	pop	{r7, pc}
 800780c:	20000828 	.word	0x20000828

08007810 <ai_network_create_and_init>:


AI_API_ENTRY
ai_error ai_network_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 8007810:	b580      	push	{r7, lr}
 8007812:	b094      	sub	sp, #80	@ 0x50
 8007814:	af00      	add	r7, sp, #0
 8007816:	60f8      	str	r0, [r7, #12]
 8007818:	60b9      	str	r1, [r7, #8]
 800781a:	607a      	str	r2, [r7, #4]
  ai_error err;
  ai_network_params params;

  err = ai_network_create(network, AI_NETWORK_DATA_CONFIG);
 800781c:	2100      	movs	r1, #0
 800781e:	68f8      	ldr	r0, [r7, #12]
 8007820:	f7ff ffe0 	bl	80077e4 <ai_network_create>
 8007824:	4603      	mov	r3, r0
 8007826:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (err.type != AI_ERROR_NONE) {
 8007828:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800782c:	2b00      	cmp	r3, #0
 800782e:	d001      	beq.n	8007834 <ai_network_create_and_init+0x24>
    return err;
 8007830:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007832:	e067      	b.n	8007904 <ai_network_create_and_init+0xf4>
  }
  
  if (ai_network_data_params_get(&params) != true) {
 8007834:	f107 0310 	add.w	r3, r7, #16
 8007838:	4618      	mov	r0, r3
 800783a:	f000 f8d7 	bl	80079ec <ai_network_data_params_get>
 800783e:	4603      	mov	r3, r0
 8007840:	f083 0301 	eor.w	r3, r3, #1
 8007844:	b2db      	uxtb	r3, r3
 8007846:	2b00      	cmp	r3, #0
 8007848:	d008      	beq.n	800785c <ai_network_create_and_init+0x4c>
    err = ai_network_get_error(*network);
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	4618      	mov	r0, r3
 8007850:	f7ff ffbc 	bl	80077cc <ai_network_get_error>
 8007854:	4603      	mov	r3, r0
 8007856:	64bb      	str	r3, [r7, #72]	@ 0x48
    return err;
 8007858:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800785a:	e053      	b.n	8007904 <ai_network_create_and_init+0xf4>
  }
#if defined(AI_NETWORK_DATA_ACTIVATIONS_COUNT)
  /* set the addresses of the activations buffers */
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 800785c:	2300      	movs	r3, #0
 800785e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8007862:	e012      	b.n	800788a <ai_network_create_and_init+0x7a>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 8007864:	f8b7 104e 	ldrh.w	r1, [r7, #78]	@ 0x4e
 8007868:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800786c:	009b      	lsls	r3, r3, #2
 800786e:	68ba      	ldr	r2, [r7, #8]
 8007870:	4413      	add	r3, r2
 8007872:	681a      	ldr	r2, [r3, #0]
 8007874:	f107 0310 	add.w	r3, r7, #16
 8007878:	330c      	adds	r3, #12
 800787a:	4618      	mov	r0, r3
 800787c:	f000 fb9a 	bl	8007fb4 <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 8007880:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007884:	3301      	adds	r3, #1
 8007886:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800788a:	68bb      	ldr	r3, [r7, #8]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d004      	beq.n	800789a <ai_network_create_and_init+0x8a>
 8007890:	8bfb      	ldrh	r3, [r7, #30]
 8007892:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8007896:	429a      	cmp	r2, r3
 8007898:	d3e4      	bcc.n	8007864 <ai_network_create_and_init+0x54>
  }
#endif
#if defined(AI_NETWORK_DATA_WEIGHTS_COUNT)
  /* set the addresses of the weight buffers */
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 800789a:	2300      	movs	r3, #0
 800789c:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 80078a0:	e012      	b.n	80078c8 <ai_network_create_and_init+0xb8>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 80078a2:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 80078a6:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80078aa:	009b      	lsls	r3, r3, #2
 80078ac:	687a      	ldr	r2, [r7, #4]
 80078ae:	4413      	add	r3, r2
 80078b0:	681a      	ldr	r2, [r3, #0]
 80078b2:	f107 0310 	add.w	r3, r7, #16
 80078b6:	3304      	adds	r3, #4
 80078b8:	4618      	mov	r0, r3
 80078ba:	f000 fb7b 	bl	8007fb4 <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 80078be:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80078c2:	3301      	adds	r3, #1
 80078c4:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d004      	beq.n	80078d8 <ai_network_create_and_init+0xc8>
 80078ce:	8afb      	ldrh	r3, [r7, #22]
 80078d0:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 80078d4:	429a      	cmp	r2, r3
 80078d6:	d3e4      	bcc.n	80078a2 <ai_network_create_and_init+0x92>
  }
#endif
  if (ai_network_init(*network, &params) != true) {
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f107 0210 	add.w	r2, r7, #16
 80078e0:	4611      	mov	r1, r2
 80078e2:	4618      	mov	r0, r3
 80078e4:	f000 f846 	bl	8007974 <ai_network_init>
 80078e8:	4603      	mov	r3, r0
 80078ea:	f083 0301 	eor.w	r3, r3, #1
 80078ee:	b2db      	uxtb	r3, r3
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d006      	beq.n	8007902 <ai_network_create_and_init+0xf2>
    err = ai_network_get_error(*network);
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	4618      	mov	r0, r3
 80078fa:	f7ff ff67 	bl	80077cc <ai_network_get_error>
 80078fe:	4603      	mov	r3, r0
 8007900:	64bb      	str	r3, [r7, #72]	@ 0x48
  }
  return err;
 8007902:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007904:	4618      	mov	r0, r3
 8007906:	3750      	adds	r7, #80	@ 0x50
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}

0800790c <ai_network_inputs_get>:


AI_API_ENTRY
ai_buffer* ai_network_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b082      	sub	sp, #8
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
 8007914:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d104      	bne.n	8007926 <ai_network_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 800791c:	4b06      	ldr	r3, [pc, #24]	@ (8007938 <ai_network_inputs_get+0x2c>)
 800791e:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	4a06      	ldr	r2, [pc, #24]	@ (800793c <ai_network_inputs_get+0x30>)
 8007924:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 8007926:	6839      	ldr	r1, [r7, #0]
 8007928:	6878      	ldr	r0, [r7, #4]
 800792a:	f000 fc27 	bl	800817c <ai_platform_inputs_get>
 800792e:	4603      	mov	r3, r0
}
 8007930:	4618      	mov	r0, r3
 8007932:	3708      	adds	r7, #8
 8007934:	46bd      	mov	sp, r7
 8007936:	bd80      	pop	{r7, pc}
 8007938:	20000828 	.word	0x20000828
 800793c:	a1c00100 	.word	0xa1c00100

08007940 <ai_network_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_network_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b082      	sub	sp, #8
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
 8007948:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d104      	bne.n	800795a <ai_network_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8007950:	4b06      	ldr	r3, [pc, #24]	@ (800796c <ai_network_outputs_get+0x2c>)
 8007952:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	4a06      	ldr	r2, [pc, #24]	@ (8007970 <ai_network_outputs_get+0x30>)
 8007958:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 800795a:	6839      	ldr	r1, [r7, #0]
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	f000 fc83 	bl	8008268 <ai_platform_outputs_get>
 8007962:	4603      	mov	r3, r0
}
 8007964:	4618      	mov	r0, r3
 8007966:	3708      	adds	r7, #8
 8007968:	46bd      	mov	sp, r7
 800796a:	bd80      	pop	{r7, pc}
 800796c:	20000828 	.word	0x20000828
 8007970:	a1c00100 	.word	0xa1c00100

08007974 <ai_network_init>:


AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 8007974:	b580      	push	{r7, lr}
 8007976:	b084      	sub	sp, #16
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
 800797c:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 800797e:	6839      	ldr	r1, [r7, #0]
 8007980:	6878      	ldr	r0, [r7, #4]
 8007982:	f000 fd25 	bl	80083d0 <ai_platform_network_init>
 8007986:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 8007988:	2301      	movs	r3, #1
 800798a:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d101      	bne.n	8007996 <ai_network_init+0x22>
 8007992:	2300      	movs	r3, #0
 8007994:	e026      	b.n	80079e4 <ai_network_init+0x70>
  ok &= network_configure_weights(net_ctx, params);
 8007996:	6839      	ldr	r1, [r7, #0]
 8007998:	68f8      	ldr	r0, [r7, #12]
 800799a:	f7ff fe7f 	bl	800769c <network_configure_weights>
 800799e:	4603      	mov	r3, r0
 80079a0:	461a      	mov	r2, r3
 80079a2:	7afb      	ldrb	r3, [r7, #11]
 80079a4:	4013      	ands	r3, r2
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	bf14      	ite	ne
 80079aa:	2301      	movne	r3, #1
 80079ac:	2300      	moveq	r3, #0
 80079ae:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, params);
 80079b0:	6839      	ldr	r1, [r7, #0]
 80079b2:	68f8      	ldr	r0, [r7, #12]
 80079b4:	f7ff fdd8 	bl	8007568 <network_configure_activations>
 80079b8:	4603      	mov	r3, r0
 80079ba:	461a      	mov	r2, r3
 80079bc:	7afb      	ldrb	r3, [r7, #11]
 80079be:	4013      	ands	r3, r2
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	bf14      	ite	ne
 80079c4:	2301      	movne	r3, #1
 80079c6:	2300      	moveq	r3, #0
 80079c8:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f000 fd98 	bl	8008500 <ai_platform_network_post_init>
 80079d0:	4603      	mov	r3, r0
 80079d2:	461a      	mov	r2, r3
 80079d4:	7afb      	ldrb	r3, [r7, #11]
 80079d6:	4013      	ands	r3, r2
 80079d8:	2b00      	cmp	r3, #0
 80079da:	bf14      	ite	ne
 80079dc:	2301      	movne	r3, #1
 80079de:	2300      	moveq	r3, #0
 80079e0:	72fb      	strb	r3, [r7, #11]

  return ok;
 80079e2:	7afb      	ldrb	r3, [r7, #11]
}
 80079e4:	4618      	mov	r0, r3
 80079e6:	3710      	adds	r7, #16
 80079e8:	46bd      	mov	sp, r7
 80079ea:	bd80      	pop	{r7, pc}

080079ec <ai_network_data_params_get>:
 * @ingroup network_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_network_data_params_get(ai_network_params* params)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b086      	sub	sp, #24
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d101      	bne.n	80079fe <ai_network_data_params_get+0x12>
 80079fa:	2300      	movs	r3, #0
 80079fc:	e016      	b.n	8007a2c <ai_network_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 80079fe:	4a0d      	ldr	r2, [pc, #52]	@ (8007a34 <ai_network_data_params_get+0x48>)
 8007a00:	f107 0310 	add.w	r3, r7, #16
 8007a04:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007a08:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_ACTIVATIONS_COUNT, g_network_data_map_activations);
  
  const ai_buffer_array map_weights = 
 8007a0c:	4a0a      	ldr	r2, [pc, #40]	@ (8007a38 <ai_network_data_params_get+0x4c>)
 8007a0e:	f107 0308 	add.w	r3, r7, #8
 8007a12:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007a16:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_WEIGHTS_COUNT, g_network_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 8007a1a:	f107 0210 	add.w	r2, r7, #16
 8007a1e:	f107 0308 	add.w	r3, r7, #8
 8007a22:	4619      	mov	r1, r3
 8007a24:	6878      	ldr	r0, [r7, #4]
 8007a26:	f000 fb75 	bl	8008114 <ai_platform_bind_network_params>
 8007a2a:	4603      	mov	r3, r0
}
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	3718      	adds	r7, #24
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bd80      	pop	{r7, pc}
 8007a34:	0800a100 	.word	0x0800a100
 8007a38:	0800a108 	.word	0x0800a108

08007a3c <AI_Init>:
ai_handle net_handle = AI_HANDLE_NULL;
ai_buffer ai_input[AI_NETWORK_IN_NUM];
ai_buffer ai_output[AI_NETWORK_OUT_NUM];

void AI_Init(void)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b084      	sub	sp, #16
 8007a40:	af00      	add	r7, sp, #0
    AI_ALIGNED(32)
    static uint8_t activations[AI_NETWORK_DATA_ACTIVATIONS_SIZE];

    ai_error ai_err;

    g_network_activations_table[1] = activations;
 8007a42:	4b16      	ldr	r3, [pc, #88]	@ (8007a9c <AI_Init+0x60>)
 8007a44:	4a16      	ldr	r2, [pc, #88]	@ (8007aa0 <AI_Init+0x64>)
 8007a46:	605a      	str	r2, [r3, #4]

    ai_handle* weights_table = AI_NETWORK_DATA_WEIGHTS_TABLE_GET();
 8007a48:	4b16      	ldr	r3, [pc, #88]	@ (8007aa4 <AI_Init+0x68>)
 8007a4a:	60fb      	str	r3, [r7, #12]

    ai_err = ai_network_create_and_init(
 8007a4c:	68fa      	ldr	r2, [r7, #12]
 8007a4e:	4916      	ldr	r1, [pc, #88]	@ (8007aa8 <AI_Init+0x6c>)
 8007a50:	4816      	ldr	r0, [pc, #88]	@ (8007aac <AI_Init+0x70>)
 8007a52:	f7ff fedd 	bl	8007810 <ai_network_create_and_init>
 8007a56:	4603      	mov	r3, r0
 8007a58:	603b      	str	r3, [r7, #0]
        &net_handle,
        AI_NETWORK_DATA_ACTIVATIONS_TABLE_GET(),
        weights_table
    );

    if (ai_err.type != AI_ERROR_NONE) {
 8007a5a:	783b      	ldrb	r3, [r7, #0]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d001      	beq.n	8007a64 <AI_Init+0x28>
        while(1);
 8007a60:	bf00      	nop
 8007a62:	e7fd      	b.n	8007a60 <AI_Init+0x24>
    }

    const ai_buffer *in  = ai_network_inputs_get(net_handle, NULL);
 8007a64:	4b11      	ldr	r3, [pc, #68]	@ (8007aac <AI_Init+0x70>)
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	2100      	movs	r1, #0
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	f7ff ff4e 	bl	800790c <ai_network_inputs_get>
 8007a70:	60b8      	str	r0, [r7, #8]
    const ai_buffer *out = ai_network_outputs_get(net_handle, NULL);
 8007a72:	4b0e      	ldr	r3, [pc, #56]	@ (8007aac <AI_Init+0x70>)
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	2100      	movs	r1, #0
 8007a78:	4618      	mov	r0, r3
 8007a7a:	f7ff ff61 	bl	8007940 <ai_network_outputs_get>
 8007a7e:	6078      	str	r0, [r7, #4]

    memcpy(ai_input,  in,  sizeof(ai_input));
 8007a80:	221c      	movs	r2, #28
 8007a82:	68b9      	ldr	r1, [r7, #8]
 8007a84:	480a      	ldr	r0, [pc, #40]	@ (8007ab0 <AI_Init+0x74>)
 8007a86:	f002 f9fd 	bl	8009e84 <memcpy>
    memcpy(ai_output, out, sizeof(ai_output));
 8007a8a:	221c      	movs	r2, #28
 8007a8c:	6879      	ldr	r1, [r7, #4]
 8007a8e:	4809      	ldr	r0, [pc, #36]	@ (8007ab4 <AI_Init+0x78>)
 8007a90:	f002 f9f8 	bl	8009e84 <memcpy>
}
 8007a94:	bf00      	nop
 8007a96:	3710      	adds	r7, #16
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	bd80      	pop	{r7, pc}
 8007a9c:	200008cc 	.word	0x200008cc
 8007aa0:	20000f00 	.word	0x20000f00
 8007aa4:	200008dc 	.word	0x200008dc
 8007aa8:	200008d0 	.word	0x200008d0
 8007aac:	20000ec0 	.word	0x20000ec0
 8007ab0:	20000ec4 	.word	0x20000ec4
 8007ab4:	20000ee0 	.word	0x20000ee0

08007ab8 <mlx90632_i2c_read>:

static double pre_ambient, pre_object, ambient, object;

/* Implementation of I2C read for 16-bit values */
int32_t mlx90632_i2c_read(int16_t register_address, uint16_t *value)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b088      	sub	sp, #32
 8007abc:	af04      	add	r7, sp, #16
 8007abe:	4603      	mov	r3, r0
 8007ac0:	6039      	str	r1, [r7, #0]
 8007ac2:	80fb      	strh	r3, [r7, #6]
	uint8_t data[2];
	int32_t ret;
	ret = HAL_I2C_Mem_Read(&hi2c1, CHIP_ADDRESS, register_address, 2, data, sizeof(data), 100);
 8007ac4:	88fa      	ldrh	r2, [r7, #6]
 8007ac6:	2364      	movs	r3, #100	@ 0x64
 8007ac8:	9302      	str	r3, [sp, #8]
 8007aca:	2302      	movs	r3, #2
 8007acc:	9301      	str	r3, [sp, #4]
 8007ace:	f107 0308 	add.w	r3, r7, #8
 8007ad2:	9300      	str	r3, [sp, #0]
 8007ad4:	2302      	movs	r3, #2
 8007ad6:	2174      	movs	r1, #116	@ 0x74
 8007ad8:	480a      	ldr	r0, [pc, #40]	@ (8007b04 <mlx90632_i2c_read+0x4c>)
 8007ada:	f7fa fc1d 	bl	8002318 <HAL_I2C_Mem_Read>
 8007ade:	4603      	mov	r3, r0
 8007ae0:	60fb      	str	r3, [r7, #12]
	//Endianness
	*value = data[1]|(data[0]<<8);
 8007ae2:	7a7b      	ldrb	r3, [r7, #9]
 8007ae4:	b21a      	sxth	r2, r3
 8007ae6:	7a3b      	ldrb	r3, [r7, #8]
 8007ae8:	b21b      	sxth	r3, r3
 8007aea:	021b      	lsls	r3, r3, #8
 8007aec:	b21b      	sxth	r3, r3
 8007aee:	4313      	orrs	r3, r2
 8007af0:	b21b      	sxth	r3, r3
 8007af2:	b29a      	uxth	r2, r3
 8007af4:	683b      	ldr	r3, [r7, #0]
 8007af6:	801a      	strh	r2, [r3, #0]
	return ret;
 8007af8:	68fb      	ldr	r3, [r7, #12]
}
 8007afa:	4618      	mov	r0, r3
 8007afc:	3710      	adds	r7, #16
 8007afe:	46bd      	mov	sp, r7
 8007b00:	bd80      	pop	{r7, pc}
 8007b02:	bf00      	nop
 8007b04:	2000097c 	.word	0x2000097c

08007b08 <mlx90632_i2c_read32>:

/* Implementation of I2C read for 32-bit values */;
int32_t mlx90632_i2c_read32(int16_t register_address, uint32_t *value)
{
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b088      	sub	sp, #32
 8007b0c:	af04      	add	r7, sp, #16
 8007b0e:	4603      	mov	r3, r0
 8007b10:	6039      	str	r1, [r7, #0]
 8007b12:	80fb      	strh	r3, [r7, #6]
	uint8_t data[4];
	int32_t ret;
	ret = HAL_I2C_Mem_Read(&hi2c1, CHIP_ADDRESS, register_address, 2, data, sizeof(data), 100);
 8007b14:	88fa      	ldrh	r2, [r7, #6]
 8007b16:	2364      	movs	r3, #100	@ 0x64
 8007b18:	9302      	str	r3, [sp, #8]
 8007b1a:	2304      	movs	r3, #4
 8007b1c:	9301      	str	r3, [sp, #4]
 8007b1e:	f107 0308 	add.w	r3, r7, #8
 8007b22:	9300      	str	r3, [sp, #0]
 8007b24:	2302      	movs	r3, #2
 8007b26:	2174      	movs	r1, #116	@ 0x74
 8007b28:	480b      	ldr	r0, [pc, #44]	@ (8007b58 <mlx90632_i2c_read32+0x50>)
 8007b2a:	f7fa fbf5 	bl	8002318 <HAL_I2C_Mem_Read>
 8007b2e:	4603      	mov	r3, r0
 8007b30:	60fb      	str	r3, [r7, #12]
	//Endianness
	*value = data[2]<<24|data[3]<<16|data[0]<<8|data[1];
 8007b32:	7abb      	ldrb	r3, [r7, #10]
 8007b34:	061a      	lsls	r2, r3, #24
 8007b36:	7afb      	ldrb	r3, [r7, #11]
 8007b38:	041b      	lsls	r3, r3, #16
 8007b3a:	431a      	orrs	r2, r3
 8007b3c:	7a3b      	ldrb	r3, [r7, #8]
 8007b3e:	021b      	lsls	r3, r3, #8
 8007b40:	4313      	orrs	r3, r2
 8007b42:	7a7a      	ldrb	r2, [r7, #9]
 8007b44:	4313      	orrs	r3, r2
 8007b46:	461a      	mov	r2, r3
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	601a      	str	r2, [r3, #0]
	return ret;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
}
 8007b4e:	4618      	mov	r0, r3
 8007b50:	3710      	adds	r7, #16
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd80      	pop	{r7, pc}
 8007b56:	bf00      	nop
 8007b58:	2000097c 	.word	0x2000097c

08007b5c <mlx90632_i2c_write>:

/* Implementation of I2C write for 16-bit values */
int32_t mlx90632_i2c_write(int16_t register_address, uint16_t value) {
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b088      	sub	sp, #32
 8007b60:	af04      	add	r7, sp, #16
 8007b62:	4603      	mov	r3, r0
 8007b64:	460a      	mov	r2, r1
 8007b66:	80fb      	strh	r3, [r7, #6]
 8007b68:	4613      	mov	r3, r2
 8007b6a:	80bb      	strh	r3, [r7, #4]
	uint8_t data[2];
	data[0] = value >> 8;
 8007b6c:	88bb      	ldrh	r3, [r7, #4]
 8007b6e:	0a1b      	lsrs	r3, r3, #8
 8007b70:	b29b      	uxth	r3, r3
 8007b72:	b2db      	uxtb	r3, r3
 8007b74:	733b      	strb	r3, [r7, #12]
	data[1] = value;
 8007b76:	88bb      	ldrh	r3, [r7, #4]
 8007b78:	b2db      	uxtb	r3, r3
 8007b7a:	737b      	strb	r3, [r7, #13]
	return HAL_I2C_Mem_Write(&hi2c1, CHIP_ADDRESS, register_address, 2, data, 2, 100);
 8007b7c:	88fa      	ldrh	r2, [r7, #6]
 8007b7e:	2364      	movs	r3, #100	@ 0x64
 8007b80:	9302      	str	r3, [sp, #8]
 8007b82:	2302      	movs	r3, #2
 8007b84:	9301      	str	r3, [sp, #4]
 8007b86:	f107 030c 	add.w	r3, r7, #12
 8007b8a:	9300      	str	r3, [sp, #0]
 8007b8c:	2302      	movs	r3, #2
 8007b8e:	2174      	movs	r1, #116	@ 0x74
 8007b90:	4803      	ldr	r0, [pc, #12]	@ (8007ba0 <mlx90632_i2c_write+0x44>)
 8007b92:	f7fa faad 	bl	80020f0 <HAL_I2C_Mem_Write>
 8007b96:	4603      	mov	r3, r0
}
 8007b98:	4618      	mov	r0, r3
 8007b9a:	3710      	adds	r7, #16
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	bd80      	pop	{r7, pc}
 8007ba0:	2000097c 	.word	0x2000097c

08007ba4 <mlx90632_read_eeprom>:

/* Implementation of reading all calibration parameters for calucation of Ta and To */
static int mlx90632_read_eeprom(int32_t *PR, int32_t *PG, int32_t *PO, int32_t *PT, int32_t *Ea, int32_t *Eb, int32_t *Fa, int32_t *Fb, int32_t *Ga, int16_t *Gb, int16_t *Ha, int16_t *Hb, int16_t *Ka)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b086      	sub	sp, #24
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	60f8      	str	r0, [r7, #12]
 8007bac:	60b9      	str	r1, [r7, #8]
 8007bae:	607a      	str	r2, [r7, #4]
 8007bb0:	603b      	str	r3, [r7, #0]
	int32_t ret;
	ret = mlx90632_i2c_read32(MLX90632_EE_P_R, (uint32_t *) PR);
 8007bb2:	68f9      	ldr	r1, [r7, #12]
 8007bb4:	f242 400c 	movw	r0, #9228	@ 0x240c
 8007bb8:	f7ff ffa6 	bl	8007b08 <mlx90632_i2c_read32>
 8007bbc:	6178      	str	r0, [r7, #20]
	if(ret < 0)
 8007bbe:	697b      	ldr	r3, [r7, #20]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	da01      	bge.n	8007bc8 <mlx90632_read_eeprom+0x24>
		return ret;
 8007bc4:	697b      	ldr	r3, [r7, #20]
 8007bc6:	e084      	b.n	8007cd2 <mlx90632_read_eeprom+0x12e>
	ret = mlx90632_i2c_read32(MLX90632_EE_P_G, (uint32_t *) PG);
 8007bc8:	68b9      	ldr	r1, [r7, #8]
 8007bca:	f242 400e 	movw	r0, #9230	@ 0x240e
 8007bce:	f7ff ff9b 	bl	8007b08 <mlx90632_i2c_read32>
 8007bd2:	6178      	str	r0, [r7, #20]
	if(ret < 0)
 8007bd4:	697b      	ldr	r3, [r7, #20]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	da01      	bge.n	8007bde <mlx90632_read_eeprom+0x3a>
		return ret;
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	e079      	b.n	8007cd2 <mlx90632_read_eeprom+0x12e>
	ret = mlx90632_i2c_read32(MLX90632_EE_P_O, (uint32_t *) PO);
 8007bde:	6879      	ldr	r1, [r7, #4]
 8007be0:	f242 4012 	movw	r0, #9234	@ 0x2412
 8007be4:	f7ff ff90 	bl	8007b08 <mlx90632_i2c_read32>
 8007be8:	6178      	str	r0, [r7, #20]
	if(ret < 0)
 8007bea:	697b      	ldr	r3, [r7, #20]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	da01      	bge.n	8007bf4 <mlx90632_read_eeprom+0x50>
		return ret;
 8007bf0:	697b      	ldr	r3, [r7, #20]
 8007bf2:	e06e      	b.n	8007cd2 <mlx90632_read_eeprom+0x12e>
	ret = mlx90632_i2c_read32(MLX90632_EE_P_T, (uint32_t *) PT);
 8007bf4:	6839      	ldr	r1, [r7, #0]
 8007bf6:	f242 4010 	movw	r0, #9232	@ 0x2410
 8007bfa:	f7ff ff85 	bl	8007b08 <mlx90632_i2c_read32>
 8007bfe:	6178      	str	r0, [r7, #20]
	if(ret < 0)
 8007c00:	697b      	ldr	r3, [r7, #20]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	da01      	bge.n	8007c0a <mlx90632_read_eeprom+0x66>
		return ret;
 8007c06:	697b      	ldr	r3, [r7, #20]
 8007c08:	e063      	b.n	8007cd2 <mlx90632_read_eeprom+0x12e>
	ret = mlx90632_i2c_read32(MLX90632_EE_Ea, (uint32_t *) Ea);
 8007c0a:	6a39      	ldr	r1, [r7, #32]
 8007c0c:	f242 4024 	movw	r0, #9252	@ 0x2424
 8007c10:	f7ff ff7a 	bl	8007b08 <mlx90632_i2c_read32>
 8007c14:	6178      	str	r0, [r7, #20]
	if(ret < 0)
 8007c16:	697b      	ldr	r3, [r7, #20]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	da01      	bge.n	8007c20 <mlx90632_read_eeprom+0x7c>
		return ret;
 8007c1c:	697b      	ldr	r3, [r7, #20]
 8007c1e:	e058      	b.n	8007cd2 <mlx90632_read_eeprom+0x12e>
	ret = mlx90632_i2c_read32(MLX90632_EE_Eb, (uint32_t *) Eb);
 8007c20:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007c22:	f242 4026 	movw	r0, #9254	@ 0x2426
 8007c26:	f7ff ff6f 	bl	8007b08 <mlx90632_i2c_read32>
 8007c2a:	6178      	str	r0, [r7, #20]
	if(ret < 0)
 8007c2c:	697b      	ldr	r3, [r7, #20]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	da01      	bge.n	8007c36 <mlx90632_read_eeprom+0x92>
		return ret;
 8007c32:	697b      	ldr	r3, [r7, #20]
 8007c34:	e04d      	b.n	8007cd2 <mlx90632_read_eeprom+0x12e>
	ret = mlx90632_i2c_read32(MLX90632_EE_Fa, (uint32_t *) Fa);
 8007c36:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c38:	f242 4028 	movw	r0, #9256	@ 0x2428
 8007c3c:	f7ff ff64 	bl	8007b08 <mlx90632_i2c_read32>
 8007c40:	6178      	str	r0, [r7, #20]
	if(ret < 0)
 8007c42:	697b      	ldr	r3, [r7, #20]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	da01      	bge.n	8007c4c <mlx90632_read_eeprom+0xa8>
		return ret;
 8007c48:	697b      	ldr	r3, [r7, #20]
 8007c4a:	e042      	b.n	8007cd2 <mlx90632_read_eeprom+0x12e>
	ret = mlx90632_i2c_read32(MLX90632_EE_Fb, (uint32_t *) Fb);
 8007c4c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c4e:	f242 402a 	movw	r0, #9258	@ 0x242a
 8007c52:	f7ff ff59 	bl	8007b08 <mlx90632_i2c_read32>
 8007c56:	6178      	str	r0, [r7, #20]
	if(ret < 0)
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	da01      	bge.n	8007c62 <mlx90632_read_eeprom+0xbe>
		return ret;
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	e037      	b.n	8007cd2 <mlx90632_read_eeprom+0x12e>
	ret = mlx90632_i2c_read32(MLX90632_EE_Ga, (uint32_t *) Ga);
 8007c62:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007c64:	f242 402c 	movw	r0, #9260	@ 0x242c
 8007c68:	f7ff ff4e 	bl	8007b08 <mlx90632_i2c_read32>
 8007c6c:	6178      	str	r0, [r7, #20]
	if(ret < 0)
 8007c6e:	697b      	ldr	r3, [r7, #20]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	da01      	bge.n	8007c78 <mlx90632_read_eeprom+0xd4>
		return ret;
 8007c74:	697b      	ldr	r3, [r7, #20]
 8007c76:	e02c      	b.n	8007cd2 <mlx90632_read_eeprom+0x12e>
	ret = mlx90632_i2c_read(MLX90632_EE_Gb, (uint16_t *) Gb);
 8007c78:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007c7a:	f242 402e 	movw	r0, #9262	@ 0x242e
 8007c7e:	f7ff ff1b 	bl	8007ab8 <mlx90632_i2c_read>
 8007c82:	6178      	str	r0, [r7, #20]
	if(ret < 0)
 8007c84:	697b      	ldr	r3, [r7, #20]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	da01      	bge.n	8007c8e <mlx90632_read_eeprom+0xea>
		return ret;
 8007c8a:	697b      	ldr	r3, [r7, #20]
 8007c8c:	e021      	b.n	8007cd2 <mlx90632_read_eeprom+0x12e>
	ret = mlx90632_i2c_read(MLX90632_EE_Ha, (uint16_t *) Ha);
 8007c8e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007c90:	f242 4081 	movw	r0, #9345	@ 0x2481
 8007c94:	f7ff ff10 	bl	8007ab8 <mlx90632_i2c_read>
 8007c98:	6178      	str	r0, [r7, #20]
	if(ret < 0)
 8007c9a:	697b      	ldr	r3, [r7, #20]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	da01      	bge.n	8007ca4 <mlx90632_read_eeprom+0x100>
		return ret;
 8007ca0:	697b      	ldr	r3, [r7, #20]
 8007ca2:	e016      	b.n	8007cd2 <mlx90632_read_eeprom+0x12e>
	ret = mlx90632_i2c_read(MLX90632_EE_Hb, (uint16_t *) Hb);
 8007ca4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007ca6:	f242 4082 	movw	r0, #9346	@ 0x2482
 8007caa:	f7ff ff05 	bl	8007ab8 <mlx90632_i2c_read>
 8007cae:	6178      	str	r0, [r7, #20]
	if(ret < 0)
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	da01      	bge.n	8007cba <mlx90632_read_eeprom+0x116>
		return ret;
 8007cb6:	697b      	ldr	r3, [r7, #20]
 8007cb8:	e00b      	b.n	8007cd2 <mlx90632_read_eeprom+0x12e>
	ret = mlx90632_i2c_read(MLX90632_EE_Ka, (uint16_t *) Ka);
 8007cba:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007cbc:	f242 402f 	movw	r0, #9263	@ 0x242f
 8007cc0:	f7ff fefa 	bl	8007ab8 <mlx90632_i2c_read>
 8007cc4:	6178      	str	r0, [r7, #20]
	if(ret < 0)
 8007cc6:	697b      	ldr	r3, [r7, #20]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	da01      	bge.n	8007cd0 <mlx90632_read_eeprom+0x12c>
		return ret;
 8007ccc:	697b      	ldr	r3, [r7, #20]
 8007cce:	e000      	b.n	8007cd2 <mlx90632_read_eeprom+0x12e>
	return 0;
 8007cd0:	2300      	movs	r3, #0
}
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	3718      	adds	r7, #24
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	bd80      	pop	{r7, pc}

08007cda <usleep>:

void usleep(int min_range, int max_range) {
 8007cda:	b480      	push	{r7}
 8007cdc:	b083      	sub	sp, #12
 8007cde:	af00      	add	r7, sp, #0
 8007ce0:	6078      	str	r0, [r7, #4]
 8007ce2:	6039      	str	r1, [r7, #0]
	while(--min_range);
 8007ce4:	bf00      	nop
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	3b01      	subs	r3, #1
 8007cea:	607b      	str	r3, [r7, #4]
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d1f9      	bne.n	8007ce6 <usleep+0xc>
}
 8007cf2:	bf00      	nop
 8007cf4:	bf00      	nop
 8007cf6:	370c      	adds	r7, #12
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfe:	4770      	bx	lr

08007d00 <MLX_Init>:

void MLX_Init(void) {
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b08c      	sub	sp, #48	@ 0x30
 8007d04:	af0a      	add	r7, sp, #40	@ 0x28
    uint16_t ee_ver, reg_status, reg_ctrl;


    mlx90632_i2c_write(MLX90632_REG_CTRL, 6);
 8007d06:	2106      	movs	r1, #6
 8007d08:	f243 0001 	movw	r0, #12289	@ 0x3001
 8007d0c:	f7ff ff26 	bl	8007b5c <mlx90632_i2c_write>

    mlx90632_i2c_read(MLX90632_EE_VERSION, &ee_ver);
 8007d10:	1dbb      	adds	r3, r7, #6
 8007d12:	4619      	mov	r1, r3
 8007d14:	f242 400b 	movw	r0, #9227	@ 0x240b
 8007d18:	f7ff fece 	bl	8007ab8 <mlx90632_i2c_read>
    mlx90632_i2c_read(MLX90632_REG_CTRL, &reg_ctrl);
 8007d1c:	1cbb      	adds	r3, r7, #2
 8007d1e:	4619      	mov	r1, r3
 8007d20:	f243 0001 	movw	r0, #12289	@ 0x3001
 8007d24:	f7ff fec8 	bl	8007ab8 <mlx90632_i2c_read>
    mlx90632_i2c_read(MLX90632_REG_STATUS, &reg_status);
 8007d28:	1d3b      	adds	r3, r7, #4
 8007d2a:	4619      	mov	r1, r3
 8007d2c:	f643 70ff 	movw	r0, #16383	@ 0x3fff
 8007d30:	f7ff fec2 	bl	8007ab8 <mlx90632_i2c_read>

	mlx90632_init();
 8007d34:	f7ff fbe0 	bl	80074f8 <mlx90632_init>

	mlx90632_read_eeprom(&PR, &PG, &PO, &PT, &Ea, &Eb, &Fa, &Fb, &Ga, &Gb, &Ha, &Hb, &Ka);
 8007d38:	4b0e      	ldr	r3, [pc, #56]	@ (8007d74 <MLX_Init+0x74>)
 8007d3a:	9308      	str	r3, [sp, #32]
 8007d3c:	4b0e      	ldr	r3, [pc, #56]	@ (8007d78 <MLX_Init+0x78>)
 8007d3e:	9307      	str	r3, [sp, #28]
 8007d40:	4b0e      	ldr	r3, [pc, #56]	@ (8007d7c <MLX_Init+0x7c>)
 8007d42:	9306      	str	r3, [sp, #24]
 8007d44:	4b0e      	ldr	r3, [pc, #56]	@ (8007d80 <MLX_Init+0x80>)
 8007d46:	9305      	str	r3, [sp, #20]
 8007d48:	4b0e      	ldr	r3, [pc, #56]	@ (8007d84 <MLX_Init+0x84>)
 8007d4a:	9304      	str	r3, [sp, #16]
 8007d4c:	4b0e      	ldr	r3, [pc, #56]	@ (8007d88 <MLX_Init+0x88>)
 8007d4e:	9303      	str	r3, [sp, #12]
 8007d50:	4b0e      	ldr	r3, [pc, #56]	@ (8007d8c <MLX_Init+0x8c>)
 8007d52:	9302      	str	r3, [sp, #8]
 8007d54:	4b0e      	ldr	r3, [pc, #56]	@ (8007d90 <MLX_Init+0x90>)
 8007d56:	9301      	str	r3, [sp, #4]
 8007d58:	4b0e      	ldr	r3, [pc, #56]	@ (8007d94 <MLX_Init+0x94>)
 8007d5a:	9300      	str	r3, [sp, #0]
 8007d5c:	4b0e      	ldr	r3, [pc, #56]	@ (8007d98 <MLX_Init+0x98>)
 8007d5e:	4a0f      	ldr	r2, [pc, #60]	@ (8007d9c <MLX_Init+0x9c>)
 8007d60:	490f      	ldr	r1, [pc, #60]	@ (8007da0 <MLX_Init+0xa0>)
 8007d62:	4810      	ldr	r0, [pc, #64]	@ (8007da4 <MLX_Init+0xa4>)
 8007d64:	f7ff ff1e 	bl	8007ba4 <mlx90632_read_eeprom>

	MLX_Run();
 8007d68:	f000 f81e 	bl	8007da8 <MLX_Run>
}
 8007d6c:	bf00      	nop
 8007d6e:	3708      	adds	r7, #8
 8007d70:	46bd      	mov	sp, r7
 8007d72:	bd80      	pop	{r7, pc}
 8007d74:	2000090c 	.word	0x2000090c
 8007d78:	20000f68 	.word	0x20000f68
 8007d7c:	20000908 	.word	0x20000908
 8007d80:	2000090a 	.word	0x2000090a
 8007d84:	20000904 	.word	0x20000904
 8007d88:	20000900 	.word	0x20000900
 8007d8c:	200008fc 	.word	0x200008fc
 8007d90:	200008f8 	.word	0x200008f8
 8007d94:	200008f4 	.word	0x200008f4
 8007d98:	200008ec 	.word	0x200008ec
 8007d9c:	200008f0 	.word	0x200008f0
 8007da0:	200008e8 	.word	0x200008e8
 8007da4:	200008e4 	.word	0x200008e4

08007da8 <MLX_Run>:

double MLX_Run(void) {
 8007da8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007dac:	b086      	sub	sp, #24
 8007dae:	af06      	add	r7, sp, #24
	mlx90632_read_temp_raw(&ambient_new_raw, &ambient_old_raw, &object_new_raw, &object_old_raw);
 8007db0:	4b4d      	ldr	r3, [pc, #308]	@ (8007ee8 <MLX_Run+0x140>)
 8007db2:	4a4e      	ldr	r2, [pc, #312]	@ (8007eec <MLX_Run+0x144>)
 8007db4:	494e      	ldr	r1, [pc, #312]	@ (8007ef0 <MLX_Run+0x148>)
 8007db6:	484f      	ldr	r0, [pc, #316]	@ (8007ef4 <MLX_Run+0x14c>)
 8007db8:	f7ff f824 	bl	8006e04 <mlx90632_read_temp_raw>
	/* Pre-calculations for ambient and object temperature calculation */
	pre_ambient = mlx90632_preprocess_temp_ambient(ambient_new_raw, ambient_old_raw, Gb);
 8007dbc:	4b4d      	ldr	r3, [pc, #308]	@ (8007ef4 <MLX_Run+0x14c>)
 8007dbe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007dc2:	4a4b      	ldr	r2, [pc, #300]	@ (8007ef0 <MLX_Run+0x148>)
 8007dc4:	f9b2 1000 	ldrsh.w	r1, [r2]
 8007dc8:	4a4b      	ldr	r2, [pc, #300]	@ (8007ef8 <MLX_Run+0x150>)
 8007dca:	f9b2 2000 	ldrsh.w	r2, [r2]
 8007dce:	4618      	mov	r0, r3
 8007dd0:	f7ff f83c 	bl	8006e4c <mlx90632_preprocess_temp_ambient>
 8007dd4:	eeb0 7a40 	vmov.f32	s14, s0
 8007dd8:	eef0 7a60 	vmov.f32	s15, s1
 8007ddc:	4b47      	ldr	r3, [pc, #284]	@ (8007efc <MLX_Run+0x154>)
 8007dde:	ed83 7b00 	vstr	d7, [r3]
	pre_object = mlx90632_preprocess_temp_object(object_new_raw, object_old_raw, ambient_new_raw, ambient_old_raw, Ka);
 8007de2:	4b42      	ldr	r3, [pc, #264]	@ (8007eec <MLX_Run+0x144>)
 8007de4:	f9b3 0000 	ldrsh.w	r0, [r3]
 8007de8:	4b3f      	ldr	r3, [pc, #252]	@ (8007ee8 <MLX_Run+0x140>)
 8007dea:	f9b3 1000 	ldrsh.w	r1, [r3]
 8007dee:	4b41      	ldr	r3, [pc, #260]	@ (8007ef4 <MLX_Run+0x14c>)
 8007df0:	f9b3 2000 	ldrsh.w	r2, [r3]
 8007df4:	4b3e      	ldr	r3, [pc, #248]	@ (8007ef0 <MLX_Run+0x148>)
 8007df6:	f9b3 4000 	ldrsh.w	r4, [r3]
 8007dfa:	4b41      	ldr	r3, [pc, #260]	@ (8007f00 <MLX_Run+0x158>)
 8007dfc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007e00:	9300      	str	r3, [sp, #0]
 8007e02:	4623      	mov	r3, r4
 8007e04:	f7ff f888 	bl	8006f18 <mlx90632_preprocess_temp_object>
 8007e08:	eeb0 7a40 	vmov.f32	s14, s0
 8007e0c:	eef0 7a60 	vmov.f32	s15, s1
 8007e10:	4b3c      	ldr	r3, [pc, #240]	@ (8007f04 <MLX_Run+0x15c>)
 8007e12:	ed83 7b00 	vstr	d7, [r3]
	/* Set emissivity = 1 */
	mlx90632_set_emissivity(0.98);
 8007e16:	ed9f 0b32 	vldr	d0, [pc, #200]	@ 8007ee0 <MLX_Run+0x138>
 8007e1a:	f7ff fac3 	bl	80073a4 <mlx90632_set_emissivity>
	/* Calculate ambient and object temperature */
	ambient = mlx90632_calc_temp_ambient(ambient_new_raw, ambient_old_raw, PT, PR, PG, PO, Gb);
 8007e1e:	4b35      	ldr	r3, [pc, #212]	@ (8007ef4 <MLX_Run+0x14c>)
 8007e20:	f9b3 0000 	ldrsh.w	r0, [r3]
 8007e24:	4b32      	ldr	r3, [pc, #200]	@ (8007ef0 <MLX_Run+0x148>)
 8007e26:	f9b3 4000 	ldrsh.w	r4, [r3]
 8007e2a:	4b37      	ldr	r3, [pc, #220]	@ (8007f08 <MLX_Run+0x160>)
 8007e2c:	681d      	ldr	r5, [r3, #0]
 8007e2e:	4b37      	ldr	r3, [pc, #220]	@ (8007f0c <MLX_Run+0x164>)
 8007e30:	681e      	ldr	r6, [r3, #0]
 8007e32:	4b37      	ldr	r3, [pc, #220]	@ (8007f10 <MLX_Run+0x168>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	4a37      	ldr	r2, [pc, #220]	@ (8007f14 <MLX_Run+0x16c>)
 8007e38:	6812      	ldr	r2, [r2, #0]
 8007e3a:	492f      	ldr	r1, [pc, #188]	@ (8007ef8 <MLX_Run+0x150>)
 8007e3c:	f9b1 1000 	ldrsh.w	r1, [r1]
 8007e40:	9102      	str	r1, [sp, #8]
 8007e42:	9201      	str	r2, [sp, #4]
 8007e44:	9300      	str	r3, [sp, #0]
 8007e46:	4633      	mov	r3, r6
 8007e48:	462a      	mov	r2, r5
 8007e4a:	4621      	mov	r1, r4
 8007e4c:	f7ff f8d6 	bl	8006ffc <mlx90632_calc_temp_ambient>
 8007e50:	eeb0 7a40 	vmov.f32	s14, s0
 8007e54:	eef0 7a60 	vmov.f32	s15, s1
 8007e58:	4b2f      	ldr	r3, [pc, #188]	@ (8007f18 <MLX_Run+0x170>)
 8007e5a:	ed83 7b00 	vstr	d7, [r3]
	object = mlx90632_calc_temp_object(pre_object, pre_ambient, Ea, Eb, Ga, Fa, Fb, Ha, Hb);
 8007e5e:	4b29      	ldr	r3, [pc, #164]	@ (8007f04 <MLX_Run+0x15c>)
 8007e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e64:	4610      	mov	r0, r2
 8007e66:	4619      	mov	r1, r3
 8007e68:	f7f8 fe76 	bl	8000b58 <__aeabi_d2iz>
 8007e6c:	4680      	mov	r8, r0
 8007e6e:	4b23      	ldr	r3, [pc, #140]	@ (8007efc <MLX_Run+0x154>)
 8007e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e74:	4610      	mov	r0, r2
 8007e76:	4619      	mov	r1, r3
 8007e78:	f7f8 fe6e 	bl	8000b58 <__aeabi_d2iz>
 8007e7c:	4684      	mov	ip, r0
 8007e7e:	4b27      	ldr	r3, [pc, #156]	@ (8007f1c <MLX_Run+0x174>)
 8007e80:	681d      	ldr	r5, [r3, #0]
 8007e82:	4b27      	ldr	r3, [pc, #156]	@ (8007f20 <MLX_Run+0x178>)
 8007e84:	681e      	ldr	r6, [r3, #0]
 8007e86:	4b27      	ldr	r3, [pc, #156]	@ (8007f24 <MLX_Run+0x17c>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4a27      	ldr	r2, [pc, #156]	@ (8007f28 <MLX_Run+0x180>)
 8007e8c:	6812      	ldr	r2, [r2, #0]
 8007e8e:	4927      	ldr	r1, [pc, #156]	@ (8007f2c <MLX_Run+0x184>)
 8007e90:	6809      	ldr	r1, [r1, #0]
 8007e92:	4827      	ldr	r0, [pc, #156]	@ (8007f30 <MLX_Run+0x188>)
 8007e94:	f9b0 0000 	ldrsh.w	r0, [r0]
 8007e98:	4c26      	ldr	r4, [pc, #152]	@ (8007f34 <MLX_Run+0x18c>)
 8007e9a:	f9b4 4000 	ldrsh.w	r4, [r4]
 8007e9e:	9404      	str	r4, [sp, #16]
 8007ea0:	9003      	str	r0, [sp, #12]
 8007ea2:	9102      	str	r1, [sp, #8]
 8007ea4:	9201      	str	r2, [sp, #4]
 8007ea6:	9300      	str	r3, [sp, #0]
 8007ea8:	4633      	mov	r3, r6
 8007eaa:	462a      	mov	r2, r5
 8007eac:	4661      	mov	r1, ip
 8007eae:	4640      	mov	r0, r8
 8007eb0:	f7ff faaa 	bl	8007408 <mlx90632_calc_temp_object>
 8007eb4:	eeb0 7a40 	vmov.f32	s14, s0
 8007eb8:	eef0 7a60 	vmov.f32	s15, s1
 8007ebc:	4b1e      	ldr	r3, [pc, #120]	@ (8007f38 <MLX_Run+0x190>)
 8007ebe:	ed83 7b00 	vstr	d7, [r3]
	return object;
 8007ec2:	4b1d      	ldr	r3, [pc, #116]	@ (8007f38 <MLX_Run+0x190>)
 8007ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ec8:	ec43 2b17 	vmov	d7, r2, r3
}
 8007ecc:	eeb0 0a47 	vmov.f32	s0, s14
 8007ed0:	eef0 0a67 	vmov.f32	s1, s15
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007eda:	bf00      	nop
 8007edc:	f3af 8000 	nop.w
 8007ee0:	f5c28f5c 	.word	0xf5c28f5c
 8007ee4:	3fef5c28 	.word	0x3fef5c28
 8007ee8:	20000f66 	.word	0x20000f66
 8007eec:	20000f64 	.word	0x20000f64
 8007ef0:	20000f62 	.word	0x20000f62
 8007ef4:	20000f60 	.word	0x20000f60
 8007ef8:	2000090a 	.word	0x2000090a
 8007efc:	20000f70 	.word	0x20000f70
 8007f00:	2000090c 	.word	0x2000090c
 8007f04:	20000f78 	.word	0x20000f78
 8007f08:	200008ec 	.word	0x200008ec
 8007f0c:	200008e4 	.word	0x200008e4
 8007f10:	200008e8 	.word	0x200008e8
 8007f14:	200008f0 	.word	0x200008f0
 8007f18:	20000f80 	.word	0x20000f80
 8007f1c:	200008f4 	.word	0x200008f4
 8007f20:	200008f8 	.word	0x200008f8
 8007f24:	20000904 	.word	0x20000904
 8007f28:	200008fc 	.word	0x200008fc
 8007f2c:	20000900 	.word	0x20000900
 8007f30:	20000908 	.word	0x20000908
 8007f34:	20000f68 	.word	0x20000f68
 8007f38:	20000f88 	.word	0x20000f88

08007f3c <ai_buffer_get_size>:
 8007f3c:	b360      	cbz	r0, 8007f98 <ai_buffer_get_size+0x5c>
 8007f3e:	b430      	push	{r4, r5}
 8007f40:	6803      	ldr	r3, [r0, #0]
 8007f42:	4d16      	ldr	r5, [pc, #88]	@ (8007f9c <ai_buffer_get_size+0x60>)
 8007f44:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 8007f48:	6984      	ldr	r4, [r0, #24]
 8007f4a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007f4e:	42ab      	cmp	r3, r5
 8007f50:	6862      	ldr	r2, [r4, #4]
 8007f52:	d01b      	beq.n	8007f8c <ai_buffer_get_size+0x50>
 8007f54:	7d03      	ldrb	r3, [r0, #20]
 8007f56:	6941      	ldr	r1, [r0, #20]
 8007f58:	f1a3 0301 	sub.w	r3, r3, #1
 8007f5c:	fab3 f383 	clz	r3, r3
 8007f60:	095b      	lsrs	r3, r3, #5
 8007f62:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8007f66:	f3c1 2017 	ubfx	r0, r1, #8, #24
 8007f6a:	da0b      	bge.n	8007f84 <ai_buffer_get_size+0x48>
 8007f6c:	2b01      	cmp	r3, #1
 8007f6e:	d102      	bne.n	8007f76 <ai_buffer_get_size+0x3a>
 8007f70:	2802      	cmp	r0, #2
 8007f72:	d007      	beq.n	8007f84 <ai_buffer_get_size+0x48>
 8007f74:	2302      	movs	r3, #2
 8007f76:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8007f7a:	3301      	adds	r3, #1
 8007f7c:	4298      	cmp	r0, r3
 8007f7e:	fb01 f202 	mul.w	r2, r1, r2
 8007f82:	d1f3      	bne.n	8007f6c <ai_buffer_get_size+0x30>
 8007f84:	bc30      	pop	{r4, r5}
 8007f86:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 8007f8a:	4770      	bx	lr
 8007f8c:	2900      	cmp	r1, #0
 8007f8e:	d0e1      	beq.n	8007f54 <ai_buffer_get_size+0x18>
 8007f90:	321f      	adds	r2, #31
 8007f92:	f022 021f 	bic.w	r2, r2, #31
 8007f96:	e7dd      	b.n	8007f54 <ai_buffer_get_size+0x18>
 8007f98:	4770      	bx	lr
 8007f9a:	bf00      	nop
 8007f9c:	000400c0 	.word	0x000400c0

08007fa0 <ai_buffer_array_sane>:
 8007fa0:	b138      	cbz	r0, 8007fb2 <ai_buffer_array_sane+0x12>
 8007fa2:	6843      	ldr	r3, [r0, #4]
 8007fa4:	b123      	cbz	r3, 8007fb0 <ai_buffer_array_sane+0x10>
 8007fa6:	8840      	ldrh	r0, [r0, #2]
 8007fa8:	3800      	subs	r0, #0
 8007faa:	bf18      	it	ne
 8007fac:	2001      	movne	r0, #1
 8007fae:	4770      	bx	lr
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	4770      	bx	lr

08007fb4 <ai_buffer_array_item_set_address>:
 8007fb4:	b158      	cbz	r0, 8007fce <ai_buffer_array_item_set_address+0x1a>
 8007fb6:	6843      	ldr	r3, [r0, #4]
 8007fb8:	b143      	cbz	r3, 8007fcc <ai_buffer_array_item_set_address+0x18>
 8007fba:	8840      	ldrh	r0, [r0, #2]
 8007fbc:	b138      	cbz	r0, 8007fce <ai_buffer_array_item_set_address+0x1a>
 8007fbe:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8007fc2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8007fc6:	2001      	movs	r0, #1
 8007fc8:	605a      	str	r2, [r3, #4]
 8007fca:	4770      	bx	lr
 8007fcc:	4618      	mov	r0, r3
 8007fce:	4770      	bx	lr

08007fd0 <ai_platform_get_weights_map>:
 8007fd0:	b1f2      	cbz	r2, 8008010 <ai_platform_get_weights_map+0x40>
 8007fd2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fd4:	4606      	mov	r6, r0
 8007fd6:	b1c8      	cbz	r0, 800800c <ai_platform_get_weights_map+0x3c>
 8007fd8:	460c      	mov	r4, r1
 8007fda:	b1b9      	cbz	r1, 800800c <ai_platform_get_weights_map+0x3c>
 8007fdc:	4615      	mov	r5, r2
 8007fde:	4b23      	ldr	r3, [pc, #140]	@ (800806c <ai_platform_get_weights_map+0x9c>)
 8007fe0:	6812      	ldr	r2, [r2, #0]
 8007fe2:	429a      	cmp	r2, r3
 8007fe4:	d00b      	beq.n	8007ffe <ai_platform_get_weights_map+0x2e>
 8007fe6:	686d      	ldr	r5, [r5, #4]
 8007fe8:	b185      	cbz	r5, 800800c <ai_platform_get_weights_map+0x3c>
 8007fea:	682f      	ldr	r7, [r5, #0]
 8007fec:	429f      	cmp	r7, r3
 8007fee:	d011      	beq.n	8008014 <ai_platform_get_weights_map+0x44>
 8007ff0:	f1a1 0001 	sub.w	r0, r1, #1
 8007ff4:	fab0 f080 	clz	r0, r0
 8007ff8:	6035      	str	r5, [r6, #0]
 8007ffa:	0940      	lsrs	r0, r0, #5
 8007ffc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ffe:	1d28      	adds	r0, r5, #4
 8008000:	f7ff ffce 	bl	8007fa0 <ai_buffer_array_sane>
 8008004:	b110      	cbz	r0, 800800c <ai_platform_get_weights_map+0x3c>
 8008006:	88eb      	ldrh	r3, [r5, #6]
 8008008:	429c      	cmp	r4, r3
 800800a:	d01b      	beq.n	8008044 <ai_platform_get_weights_map+0x74>
 800800c:	2000      	movs	r0, #0
 800800e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008010:	2000      	movs	r0, #0
 8008012:	4770      	bx	lr
 8008014:	4629      	mov	r1, r5
 8008016:	2300      	movs	r3, #0
 8008018:	3804      	subs	r0, #4
 800801a:	e004      	b.n	8008026 <ai_platform_get_weights_map+0x56>
 800801c:	3301      	adds	r3, #1
 800801e:	429c      	cmp	r4, r3
 8008020:	f840 2f04 	str.w	r2, [r0, #4]!
 8008024:	d005      	beq.n	8008032 <ai_platform_get_weights_map+0x62>
 8008026:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800802a:	42ba      	cmp	r2, r7
 800802c:	d1f6      	bne.n	800801c <ai_platform_get_weights_map+0x4c>
 800802e:	429c      	cmp	r4, r3
 8008030:	d1ec      	bne.n	800800c <ai_platform_get_weights_map+0x3c>
 8008032:	3401      	adds	r4, #1
 8008034:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 8008038:	4b0c      	ldr	r3, [pc, #48]	@ (800806c <ai_platform_get_weights_map+0x9c>)
 800803a:	1ac0      	subs	r0, r0, r3
 800803c:	fab0 f080 	clz	r0, r0
 8008040:	0940      	lsrs	r0, r0, #5
 8008042:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008044:	2200      	movs	r2, #0
 8008046:	1f30      	subs	r0, r6, #4
 8008048:	4611      	mov	r1, r2
 800804a:	e004      	b.n	8008056 <ai_platform_get_weights_map+0x86>
 800804c:	3101      	adds	r1, #1
 800804e:	428c      	cmp	r4, r1
 8008050:	f840 3f04 	str.w	r3, [r0, #4]!
 8008054:	d005      	beq.n	8008062 <ai_platform_get_weights_map+0x92>
 8008056:	68ab      	ldr	r3, [r5, #8]
 8008058:	4413      	add	r3, r2
 800805a:	685b      	ldr	r3, [r3, #4]
 800805c:	321c      	adds	r2, #28
 800805e:	2b00      	cmp	r3, #0
 8008060:	d1f4      	bne.n	800804c <ai_platform_get_weights_map+0x7c>
 8008062:	1a60      	subs	r0, r4, r1
 8008064:	fab0 f080 	clz	r0, r0
 8008068:	0940      	lsrs	r0, r0, #5
 800806a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800806c:	a1facade 	.word	0xa1facade

08008070 <ai_platform_get_activations_map>:
 8008070:	b1fa      	cbz	r2, 80080b2 <ai_platform_get_activations_map+0x42>
 8008072:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008074:	4606      	mov	r6, r0
 8008076:	b1d0      	cbz	r0, 80080ae <ai_platform_get_activations_map+0x3e>
 8008078:	460c      	mov	r4, r1
 800807a:	b1c1      	cbz	r1, 80080ae <ai_platform_get_activations_map+0x3e>
 800807c:	4615      	mov	r5, r2
 800807e:	4b24      	ldr	r3, [pc, #144]	@ (8008110 <ai_platform_get_activations_map+0xa0>)
 8008080:	6812      	ldr	r2, [r2, #0]
 8008082:	429a      	cmp	r2, r3
 8008084:	d00b      	beq.n	800809e <ai_platform_get_activations_map+0x2e>
 8008086:	6a2d      	ldr	r5, [r5, #32]
 8008088:	b18d      	cbz	r5, 80080ae <ai_platform_get_activations_map+0x3e>
 800808a:	682f      	ldr	r7, [r5, #0]
 800808c:	429f      	cmp	r7, r3
 800808e:	d012      	beq.n	80080b6 <ai_platform_get_activations_map+0x46>
 8008090:	f1a1 0001 	sub.w	r0, r1, #1
 8008094:	fab0 f080 	clz	r0, r0
 8008098:	6035      	str	r5, [r6, #0]
 800809a:	0940      	lsrs	r0, r0, #5
 800809c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800809e:	f105 000c 	add.w	r0, r5, #12
 80080a2:	f7ff ff7d 	bl	8007fa0 <ai_buffer_array_sane>
 80080a6:	b110      	cbz	r0, 80080ae <ai_platform_get_activations_map+0x3e>
 80080a8:	89eb      	ldrh	r3, [r5, #14]
 80080aa:	429c      	cmp	r4, r3
 80080ac:	d01b      	beq.n	80080e6 <ai_platform_get_activations_map+0x76>
 80080ae:	2000      	movs	r0, #0
 80080b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080b2:	2000      	movs	r0, #0
 80080b4:	4770      	bx	lr
 80080b6:	4629      	mov	r1, r5
 80080b8:	2300      	movs	r3, #0
 80080ba:	3804      	subs	r0, #4
 80080bc:	e004      	b.n	80080c8 <ai_platform_get_activations_map+0x58>
 80080be:	3301      	adds	r3, #1
 80080c0:	429c      	cmp	r4, r3
 80080c2:	f840 2f04 	str.w	r2, [r0, #4]!
 80080c6:	d005      	beq.n	80080d4 <ai_platform_get_activations_map+0x64>
 80080c8:	f851 2f04 	ldr.w	r2, [r1, #4]!
 80080cc:	42ba      	cmp	r2, r7
 80080ce:	d1f6      	bne.n	80080be <ai_platform_get_activations_map+0x4e>
 80080d0:	429c      	cmp	r4, r3
 80080d2:	d1ec      	bne.n	80080ae <ai_platform_get_activations_map+0x3e>
 80080d4:	3401      	adds	r4, #1
 80080d6:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 80080da:	4b0d      	ldr	r3, [pc, #52]	@ (8008110 <ai_platform_get_activations_map+0xa0>)
 80080dc:	1ac0      	subs	r0, r0, r3
 80080de:	fab0 f080 	clz	r0, r0
 80080e2:	0940      	lsrs	r0, r0, #5
 80080e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080e6:	2200      	movs	r2, #0
 80080e8:	1f30      	subs	r0, r6, #4
 80080ea:	4611      	mov	r1, r2
 80080ec:	e004      	b.n	80080f8 <ai_platform_get_activations_map+0x88>
 80080ee:	3101      	adds	r1, #1
 80080f0:	428c      	cmp	r4, r1
 80080f2:	f840 3f04 	str.w	r3, [r0, #4]!
 80080f6:	d005      	beq.n	8008104 <ai_platform_get_activations_map+0x94>
 80080f8:	692b      	ldr	r3, [r5, #16]
 80080fa:	4413      	add	r3, r2
 80080fc:	685b      	ldr	r3, [r3, #4]
 80080fe:	321c      	adds	r2, #28
 8008100:	2b00      	cmp	r3, #0
 8008102:	d1f4      	bne.n	80080ee <ai_platform_get_activations_map+0x7e>
 8008104:	1a60      	subs	r0, r4, r1
 8008106:	fab0 f080 	clz	r0, r0
 800810a:	0940      	lsrs	r0, r0, #5
 800810c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800810e:	bf00      	nop
 8008110:	a1facade 	.word	0xa1facade

08008114 <ai_platform_bind_network_params>:
 8008114:	4603      	mov	r3, r0
 8008116:	b198      	cbz	r0, 8008140 <ai_platform_bind_network_params+0x2c>
 8008118:	b1a9      	cbz	r1, 8008146 <ai_platform_bind_network_params+0x32>
 800811a:	b1ba      	cbz	r2, 800814c <ai_platform_bind_network_params+0x38>
 800811c:	f04f 0c01 	mov.w	ip, #1
 8008120:	b500      	push	{lr}
 8008122:	480c      	ldr	r0, [pc, #48]	@ (8008154 <ai_platform_bind_network_params+0x40>)
 8008124:	f103 0e0c 	add.w	lr, r3, #12
 8008128:	f843 0b04 	str.w	r0, [r3], #4
 800812c:	c903      	ldmia	r1, {r0, r1}
 800812e:	e883 0003 	stmia.w	r3, {r0, r1}
 8008132:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008136:	e88e 0003 	stmia.w	lr, {r0, r1}
 800813a:	4660      	mov	r0, ip
 800813c:	f85d fb04 	ldr.w	pc, [sp], #4
 8008140:	4684      	mov	ip, r0
 8008142:	4660      	mov	r0, ip
 8008144:	4770      	bx	lr
 8008146:	468c      	mov	ip, r1
 8008148:	4660      	mov	r0, ip
 800814a:	4770      	bx	lr
 800814c:	4694      	mov	ip, r2
 800814e:	4660      	mov	r0, ip
 8008150:	4770      	bx	lr
 8008152:	bf00      	nop
 8008154:	a1facade 	.word	0xa1facade

08008158 <ai_platform_network_get_error>:
 8008158:	4b04      	ldr	r3, [pc, #16]	@ (800816c <ai_platform_network_get_error+0x14>)
 800815a:	6802      	ldr	r2, [r0, #0]
 800815c:	4393      	bics	r3, r2
 800815e:	d102      	bne.n	8008166 <ai_platform_network_get_error+0xe>
 8008160:	300c      	adds	r0, #12
 8008162:	f000 b9fb 	b.w	800855c <core_get_error>
 8008166:	f241 0010 	movw	r0, #4112	@ 0x1010
 800816a:	4770      	bx	lr
 800816c:	a1c00100 	.word	0xa1c00100

08008170 <ai_platform_network_set_error>:
 8008170:	b110      	cbz	r0, 8008178 <ai_platform_network_set_error+0x8>
 8008172:	300c      	adds	r0, #12
 8008174:	f000 b9f8 	b.w	8008568 <core_set_error>
 8008178:	4770      	bx	lr
 800817a:	bf00      	nop

0800817c <ai_platform_inputs_get>:
 800817c:	4b39      	ldr	r3, [pc, #228]	@ (8008264 <ai_platform_inputs_get+0xe8>)
 800817e:	6802      	ldr	r2, [r0, #0]
 8008180:	4393      	bics	r3, r2
 8008182:	d163      	bne.n	800824c <ai_platform_inputs_get+0xd0>
 8008184:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008188:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 800818a:	4605      	mov	r5, r0
 800818c:	460c      	mov	r4, r1
 800818e:	b085      	sub	sp, #20
 8008190:	2b00      	cmp	r3, #0
 8008192:	d04e      	beq.n	8008232 <ai_platform_inputs_get+0xb6>
 8008194:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 8008196:	2f00      	cmp	r7, #0
 8008198:	d04b      	beq.n	8008232 <ai_platform_inputs_get+0xb6>
 800819a:	f04f 0b00 	mov.w	fp, #0
 800819e:	46ba      	mov	sl, r7
 80081a0:	465e      	mov	r6, fp
 80081a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80081a6:	e016      	b.n	80081d6 <ai_platform_inputs_get+0x5a>
 80081a8:	2201      	movs	r2, #1
 80081aa:	9901      	ldr	r1, [sp, #4]
 80081ac:	507a      	str	r2, [r7, r1]
 80081ae:	69a1      	ldr	r1, [r4, #24]
 80081b0:	f04f 0201 	mov.w	r2, #1
 80081b4:	684c      	ldr	r4, [r1, #4]
 80081b6:	60ab      	str	r3, [r5, #8]
 80081b8:	2300      	movs	r3, #0
 80081ba:	752a      	strb	r2, [r5, #20]
 80081bc:	6028      	str	r0, [r5, #0]
 80081be:	6968      	ldr	r0, [r5, #20]
 80081c0:	e9c5 3403 	strd	r3, r4, [r5, #12]
 80081c4:	f368 201f 	bfi	r0, r8, #8, #24
 80081c8:	e9c5 0905 	strd	r0, r9, [r5, #20]
 80081cc:	f8c5 c004 	str.w	ip, [r5, #4]
 80081d0:	3601      	adds	r6, #1
 80081d2:	f10b 0b1c 	add.w	fp, fp, #28
 80081d6:	f8ba 3000 	ldrh.w	r3, [sl]
 80081da:	00f2      	lsls	r2, r6, #3
 80081dc:	42b3      	cmp	r3, r6
 80081de:	9201      	str	r2, [sp, #4]
 80081e0:	d936      	bls.n	8008250 <ai_platform_inputs_get+0xd4>
 80081e2:	f8da 3004 	ldr.w	r3, [sl, #4]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d032      	beq.n	8008250 <ai_platform_inputs_get+0xd4>
 80081ea:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 80081ee:	b37c      	cbz	r4, 8008250 <ai_platform_inputs_get+0xd4>
 80081f0:	f8da 3008 	ldr.w	r3, [sl, #8]
 80081f4:	69a2      	ldr	r2, [r4, #24]
 80081f6:	e9d3 5701 	ldrd	r5, r7, [r3, #4]
 80081fa:	68a3      	ldr	r3, [r4, #8]
 80081fc:	6810      	ldr	r0, [r2, #0]
 80081fe:	f3c3 2817 	ubfx	r8, r3, #8, #24
 8008202:	f8d4 900c 	ldr.w	r9, [r4, #12]
 8008206:	f001 fd95 	bl	8009d34 <ai_array_to_buffer_fmt>
 800820a:	69a1      	ldr	r1, [r4, #24]
 800820c:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 8008210:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8008214:	445d      	add	r5, fp
 8008216:	2b00      	cmp	r3, #0
 8008218:	d0ca      	beq.n	80081b0 <ai_platform_inputs_get+0x34>
 800821a:	2100      	movs	r1, #0
 800821c:	f847 1036 	str.w	r1, [r7, r6, lsl #3]
 8008220:	6821      	ldr	r1, [r4, #0]
 8008222:	6059      	str	r1, [r3, #4]
 8008224:	b111      	cbz	r1, 800822c <ai_platform_inputs_get+0xb0>
 8008226:	8849      	ldrh	r1, [r1, #2]
 8008228:	2900      	cmp	r1, #0
 800822a:	d1bd      	bne.n	80081a8 <ai_platform_inputs_get+0x2c>
 800822c:	2300      	movs	r3, #0
 800822e:	69a1      	ldr	r1, [r4, #24]
 8008230:	e7be      	b.n	80081b0 <ai_platform_inputs_get+0x34>
 8008232:	2600      	movs	r6, #0
 8008234:	2218      	movs	r2, #24
 8008236:	2111      	movs	r1, #17
 8008238:	f105 000c 	add.w	r0, r5, #12
 800823c:	f000 f994 	bl	8008568 <core_set_error>
 8008240:	4630      	mov	r0, r6
 8008242:	b104      	cbz	r4, 8008246 <ai_platform_inputs_get+0xca>
 8008244:	8026      	strh	r6, [r4, #0]
 8008246:	b005      	add	sp, #20
 8008248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800824c:	2000      	movs	r0, #0
 800824e:	4770      	bx	lr
 8008250:	b2b6      	uxth	r6, r6
 8008252:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 8008256:	2e00      	cmp	r6, #0
 8008258:	d0eb      	beq.n	8008232 <ai_platform_inputs_get+0xb6>
 800825a:	f8da 3008 	ldr.w	r3, [sl, #8]
 800825e:	6858      	ldr	r0, [r3, #4]
 8008260:	e7ef      	b.n	8008242 <ai_platform_inputs_get+0xc6>
 8008262:	bf00      	nop
 8008264:	a1c00100 	.word	0xa1c00100

08008268 <ai_platform_outputs_get>:
 8008268:	4b37      	ldr	r3, [pc, #220]	@ (8008348 <ai_platform_outputs_get+0xe0>)
 800826a:	6802      	ldr	r2, [r0, #0]
 800826c:	4393      	bics	r3, r2
 800826e:	d169      	bne.n	8008344 <ai_platform_outputs_get+0xdc>
 8008270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008274:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 8008276:	4605      	mov	r5, r0
 8008278:	2b01      	cmp	r3, #1
 800827a:	460c      	mov	r4, r1
 800827c:	b085      	sub	sp, #20
 800827e:	d94b      	bls.n	8008318 <ai_platform_outputs_get+0xb0>
 8008280:	f04f 0b00 	mov.w	fp, #0
 8008284:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 8008286:	465e      	mov	r6, fp
 8008288:	46d8      	mov	r8, fp
 800828a:	46ba      	mov	sl, r7
 800828c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008290:	e016      	b.n	80082c0 <ai_platform_outputs_get+0x58>
 8008292:	2201      	movs	r2, #1
 8008294:	9901      	ldr	r1, [sp, #4]
 8008296:	507a      	str	r2, [r7, r1]
 8008298:	69a9      	ldr	r1, [r5, #24]
 800829a:	f04f 0201 	mov.w	r2, #1
 800829e:	684d      	ldr	r5, [r1, #4]
 80082a0:	7522      	strb	r2, [r4, #20]
 80082a2:	6020      	str	r0, [r4, #0]
 80082a4:	6960      	ldr	r0, [r4, #20]
 80082a6:	e9c4 3802 	strd	r3, r8, [r4, #8]
 80082aa:	f369 201f 	bfi	r0, r9, #8, #24
 80082ae:	e9c4 5004 	strd	r5, r0, [r4, #16]
 80082b2:	9b00      	ldr	r3, [sp, #0]
 80082b4:	f8c4 c004 	str.w	ip, [r4, #4]
 80082b8:	61a3      	str	r3, [r4, #24]
 80082ba:	3601      	adds	r6, #1
 80082bc:	f10b 0b1c 	add.w	fp, fp, #28
 80082c0:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80082c4:	00f2      	lsls	r2, r6, #3
 80082c6:	42b3      	cmp	r3, r6
 80082c8:	9201      	str	r2, [sp, #4]
 80082ca:	d932      	bls.n	8008332 <ai_platform_outputs_get+0xca>
 80082cc:	f8da 3010 	ldr.w	r3, [sl, #16]
 80082d0:	b37b      	cbz	r3, 8008332 <ai_platform_outputs_get+0xca>
 80082d2:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 80082d6:	b365      	cbz	r5, 8008332 <ai_platform_outputs_get+0xca>
 80082d8:	f8da 3014 	ldr.w	r3, [sl, #20]
 80082dc:	69aa      	ldr	r2, [r5, #24]
 80082de:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 80082e2:	68ab      	ldr	r3, [r5, #8]
 80082e4:	6810      	ldr	r0, [r2, #0]
 80082e6:	f3c3 2917 	ubfx	r9, r3, #8, #24
 80082ea:	68eb      	ldr	r3, [r5, #12]
 80082ec:	445c      	add	r4, fp
 80082ee:	9300      	str	r3, [sp, #0]
 80082f0:	f001 fd20 	bl	8009d34 <ai_array_to_buffer_fmt>
 80082f4:	69a9      	ldr	r1, [r5, #24]
 80082f6:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 80082fa:	f8d1 c008 	ldr.w	ip, [r1, #8]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d0cb      	beq.n	800829a <ai_platform_outputs_get+0x32>
 8008302:	f847 8036 	str.w	r8, [r7, r6, lsl #3]
 8008306:	6829      	ldr	r1, [r5, #0]
 8008308:	6059      	str	r1, [r3, #4]
 800830a:	b111      	cbz	r1, 8008312 <ai_platform_outputs_get+0xaa>
 800830c:	8849      	ldrh	r1, [r1, #2]
 800830e:	2900      	cmp	r1, #0
 8008310:	d1bf      	bne.n	8008292 <ai_platform_outputs_get+0x2a>
 8008312:	2300      	movs	r3, #0
 8008314:	69a9      	ldr	r1, [r5, #24]
 8008316:	e7c0      	b.n	800829a <ai_platform_outputs_get+0x32>
 8008318:	2600      	movs	r6, #0
 800831a:	2218      	movs	r2, #24
 800831c:	2111      	movs	r1, #17
 800831e:	f105 000c 	add.w	r0, r5, #12
 8008322:	f000 f921 	bl	8008568 <core_set_error>
 8008326:	4630      	mov	r0, r6
 8008328:	b104      	cbz	r4, 800832c <ai_platform_outputs_get+0xc4>
 800832a:	8026      	strh	r6, [r4, #0]
 800832c:	b005      	add	sp, #20
 800832e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008332:	b2b6      	uxth	r6, r6
 8008334:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 8008338:	2e00      	cmp	r6, #0
 800833a:	d0ed      	beq.n	8008318 <ai_platform_outputs_get+0xb0>
 800833c:	f8da 3014 	ldr.w	r3, [sl, #20]
 8008340:	6858      	ldr	r0, [r3, #4]
 8008342:	e7f1      	b.n	8008328 <ai_platform_outputs_get+0xc0>
 8008344:	2000      	movs	r0, #0
 8008346:	4770      	bx	lr
 8008348:	a1c00100 	.word	0xa1c00100

0800834c <ai_platform_network_create>:
 800834c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008350:	b083      	sub	sp, #12
 8008352:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 8008356:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 800835a:	b320      	cbz	r0, 80083a6 <ai_platform_network_create+0x5a>
 800835c:	6002      	str	r2, [r0, #0]
 800835e:	4616      	mov	r6, r2
 8008360:	461f      	mov	r7, r3
 8008362:	4604      	mov	r4, r0
 8008364:	f000 f8f8 	bl	8008558 <core_init>
 8008368:	b970      	cbnz	r0, 8008388 <ai_platform_network_create+0x3c>
 800836a:	2530      	movs	r5, #48	@ 0x30
 800836c:	2300      	movs	r3, #0
 800836e:	6023      	str	r3, [r4, #0]
 8008370:	2410      	movs	r4, #16
 8008372:	464a      	mov	r2, r9
 8008374:	4641      	mov	r1, r8
 8008376:	4638      	mov	r0, r7
 8008378:	f001 fd4c 	bl	8009e14 <ai_version_get>
 800837c:	60b0      	str	r0, [r6, #8]
 800837e:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 8008382:	b003      	add	sp, #12
 8008384:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008388:	2200      	movs	r2, #0
 800838a:	4641      	mov	r1, r8
 800838c:	4638      	mov	r0, r7
 800838e:	f001 fd41 	bl	8009e14 <ai_version_get>
 8008392:	2200      	movs	r2, #0
 8008394:	4605      	mov	r5, r0
 8008396:	2105      	movs	r1, #5
 8008398:	2001      	movs	r0, #1
 800839a:	f001 fd3b 	bl	8009e14 <ai_version_get>
 800839e:	4285      	cmp	r5, r0
 80083a0:	d008      	beq.n	80083b4 <ai_platform_network_create+0x68>
 80083a2:	2501      	movs	r5, #1
 80083a4:	e7e2      	b.n	800836c <ai_platform_network_create+0x20>
 80083a6:	2510      	movs	r5, #16
 80083a8:	462c      	mov	r4, r5
 80083aa:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 80083ae:	b003      	add	sp, #12
 80083b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80083b4:	4b05      	ldr	r3, [pc, #20]	@ (80083cc <ai_platform_network_create+0x80>)
 80083b6:	a801      	add	r0, sp, #4
 80083b8:	9301      	str	r3, [sp, #4]
 80083ba:	f000 f8e1 	bl	8008580 <ai_check_custom_types>
 80083be:	b110      	cbz	r0, 80083c6 <ai_platform_network_create+0x7a>
 80083c0:	2400      	movs	r4, #0
 80083c2:	4625      	mov	r5, r4
 80083c4:	e7d5      	b.n	8008372 <ai_platform_network_create+0x26>
 80083c6:	2502      	movs	r5, #2
 80083c8:	e7d0      	b.n	800836c <ai_platform_network_create+0x20>
 80083ca:	bf00      	nop
 80083cc:	84048403 	.word	0x84048403

080083d0 <ai_platform_network_init>:
 80083d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083d4:	4a48      	ldr	r2, [pc, #288]	@ (80084f8 <ai_platform_network_init+0x128>)
 80083d6:	460b      	mov	r3, r1
 80083d8:	6801      	ldr	r1, [r0, #0]
 80083da:	4604      	mov	r4, r0
 80083dc:	ea01 0002 	and.w	r0, r1, r2
 80083e0:	438a      	bics	r2, r1
 80083e2:	d13b      	bne.n	800845c <ai_platform_network_init+0x8c>
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d078      	beq.n	80084da <ai_platform_network_init+0x10a>
 80083e8:	4a44      	ldr	r2, [pc, #272]	@ (80084fc <ai_platform_network_init+0x12c>)
 80083ea:	681d      	ldr	r5, [r3, #0]
 80083ec:	4295      	cmp	r5, r2
 80083ee:	d10a      	bne.n	8008406 <ai_platform_network_init+0x36>
 80083f0:	e9d3 2503 	ldrd	r2, r5, [r3, #12]
 80083f4:	e9d3 6301 	ldrd	r6, r3, [r3, #4]
 80083f8:	4281      	cmp	r1, r0
 80083fa:	d03d      	beq.n	8008478 <ai_platform_network_init+0xa8>
 80083fc:	2303      	movs	r3, #3
 80083fe:	4620      	mov	r0, r4
 8008400:	6123      	str	r3, [r4, #16]
 8008402:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008406:	461d      	mov	r5, r3
 8008408:	2101      	movs	r1, #1
 800840a:	4618      	mov	r0, r3
 800840c:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8008410:	f7ff fd94 	bl	8007f3c <ai_buffer_get_size>
 8008414:	f105 071c 	add.w	r7, r5, #28
 8008418:	4606      	mov	r6, r0
 800841a:	2101      	movs	r1, #1
 800841c:	4638      	mov	r0, r7
 800841e:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8008422:	f7ff fd8b 	bl	8007f3c <ai_buffer_get_size>
 8008426:	2e00      	cmp	r6, #0
 8008428:	bf0a      	itet	eq
 800842a:	4631      	moveq	r1, r6
 800842c:	2101      	movne	r1, #1
 800842e:	4635      	moveq	r5, r6
 8008430:	b1b0      	cbz	r0, 8008460 <ai_platform_network_init+0x90>
 8008432:	f1b9 0f00 	cmp.w	r9, #0
 8008436:	d057      	beq.n	80084e8 <ai_platform_network_init+0x118>
 8008438:	f04f 0e01 	mov.w	lr, #1
 800843c:	f1b8 0f00 	cmp.w	r8, #0
 8008440:	d011      	beq.n	8008466 <ai_platform_network_init+0x96>
 8008442:	4b2d      	ldr	r3, [pc, #180]	@ (80084f8 <ai_platform_network_init+0x128>)
 8008444:	6822      	ldr	r2, [r4, #0]
 8008446:	429a      	cmp	r2, r3
 8008448:	d1d8      	bne.n	80083fc <ai_platform_network_init+0x2c>
 800844a:	8c63      	ldrh	r3, [r4, #34]	@ 0x22
 800844c:	428b      	cmp	r3, r1
 800844e:	d21b      	bcs.n	8008488 <ai_platform_network_init+0xb8>
 8008450:	2212      	movs	r2, #18
 8008452:	2116      	movs	r1, #22
 8008454:	f104 000c 	add.w	r0, r4, #12
 8008458:	f000 f886 	bl	8008568 <core_set_error>
 800845c:	2000      	movs	r0, #0
 800845e:	e7d0      	b.n	8008402 <ai_platform_network_init+0x32>
 8008460:	4607      	mov	r7, r0
 8008462:	4686      	mov	lr, r0
 8008464:	e7ea      	b.n	800843c <ai_platform_network_init+0x6c>
 8008466:	2e00      	cmp	r6, #0
 8008468:	d0eb      	beq.n	8008442 <ai_platform_network_init+0x72>
 800846a:	2212      	movs	r2, #18
 800846c:	2110      	movs	r1, #16
 800846e:	f104 000c 	add.w	r0, r4, #12
 8008472:	f000 f879 	bl	8008568 <core_set_error>
 8008476:	e7f1      	b.n	800845c <ai_platform_network_init+0x8c>
 8008478:	e9c4 6308 	strd	r6, r3, [r4, #32]
 800847c:	62e5      	str	r5, [r4, #44]	@ 0x2c
 800847e:	4620      	mov	r0, r4
 8008480:	62a2      	str	r2, [r4, #40]	@ 0x28
 8008482:	f000 f8a5 	bl	80085d0 <ai_layers_init_all>
 8008486:	e7b9      	b.n	80083fc <ai_platform_network_init+0x2c>
 8008488:	b1e1      	cbz	r1, 80084c4 <ai_platform_network_init+0xf4>
 800848a:	46ac      	mov	ip, r5
 800848c:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 8008490:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8008494:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8008496:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008498:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800849c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80084a0:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80084a2:	6226      	str	r6, [r4, #32]
 80084a4:	4573      	cmp	r3, lr
 80084a6:	d311      	bcc.n	80084cc <ai_platform_network_init+0xfc>
 80084a8:	f1be 0f00 	cmp.w	lr, #0
 80084ac:	d007      	beq.n	80084be <ai_platform_network_init+0xee>
 80084ae:	463e      	mov	r6, r7
 80084b0:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 80084b2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80084b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80084b6:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 80084ba:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80084be:	ea4f 420e 	mov.w	r2, lr, lsl #16
 80084c2:	e7dc      	b.n	800847e <ai_platform_network_init+0xae>
 80084c4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80084c6:	6221      	str	r1, [r4, #32]
 80084c8:	4573      	cmp	r3, lr
 80084ca:	d2ed      	bcs.n	80084a8 <ai_platform_network_init+0xd8>
 80084cc:	2213      	movs	r2, #19
 80084ce:	2116      	movs	r1, #22
 80084d0:	f104 000c 	add.w	r0, r4, #12
 80084d4:	f000 f848 	bl	8008568 <core_set_error>
 80084d8:	e7c0      	b.n	800845c <ai_platform_network_init+0x8c>
 80084da:	2211      	movs	r2, #17
 80084dc:	2110      	movs	r1, #16
 80084de:	f104 000c 	add.w	r0, r4, #12
 80084e2:	f000 f841 	bl	8008568 <core_set_error>
 80084e6:	e7b9      	b.n	800845c <ai_platform_network_init+0x8c>
 80084e8:	2213      	movs	r2, #19
 80084ea:	2110      	movs	r1, #16
 80084ec:	f104 000c 	add.w	r0, r4, #12
 80084f0:	f000 f83a 	bl	8008568 <core_set_error>
 80084f4:	e7b2      	b.n	800845c <ai_platform_network_init+0x8c>
 80084f6:	bf00      	nop
 80084f8:	a1c00100 	.word	0xa1c00100
 80084fc:	a1facade 	.word	0xa1facade

08008500 <ai_platform_network_post_init>:
 8008500:	b538      	push	{r3, r4, r5, lr}
 8008502:	4b14      	ldr	r3, [pc, #80]	@ (8008554 <ai_platform_network_post_init+0x54>)
 8008504:	6802      	ldr	r2, [r0, #0]
 8008506:	ea02 0103 	and.w	r1, r2, r3
 800850a:	4393      	bics	r3, r2
 800850c:	d10c      	bne.n	8008528 <ai_platform_network_post_init+0x28>
 800850e:	6903      	ldr	r3, [r0, #16]
 8008510:	4604      	mov	r4, r0
 8008512:	079b      	lsls	r3, r3, #30
 8008514:	d503      	bpl.n	800851e <ai_platform_network_post_init+0x1e>
 8008516:	428a      	cmp	r2, r1
 8008518:	d008      	beq.n	800852c <ai_platform_network_post_init+0x2c>
 800851a:	2001      	movs	r0, #1
 800851c:	bd38      	pop	{r3, r4, r5, pc}
 800851e:	2210      	movs	r2, #16
 8008520:	2111      	movs	r1, #17
 8008522:	300c      	adds	r0, #12
 8008524:	f000 f820 	bl	8008568 <core_set_error>
 8008528:	2000      	movs	r0, #0
 800852a:	bd38      	pop	{r3, r4, r5, pc}
 800852c:	f000 f860 	bl	80085f0 <ai_layers_post_init_all>
 8008530:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008532:	2b00      	cmp	r3, #0
 8008534:	d0f1      	beq.n	800851a <ai_platform_network_post_init+0x1a>
 8008536:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8008538:	2d00      	cmp	r5, #0
 800853a:	d0ee      	beq.n	800851a <ai_platform_network_post_init+0x1a>
 800853c:	4629      	mov	r1, r5
 800853e:	2000      	movs	r0, #0
 8008540:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8008542:	4798      	blx	r3
 8008544:	692b      	ldr	r3, [r5, #16]
 8008546:	42ab      	cmp	r3, r5
 8008548:	d0e7      	beq.n	800851a <ai_platform_network_post_init+0x1a>
 800854a:	2b00      	cmp	r3, #0
 800854c:	d0e5      	beq.n	800851a <ai_platform_network_post_init+0x1a>
 800854e:	461d      	mov	r5, r3
 8008550:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008552:	e7f3      	b.n	800853c <ai_platform_network_post_init+0x3c>
 8008554:	a1c00100 	.word	0xa1c00100

08008558 <core_init>:
 8008558:	2001      	movs	r0, #1
 800855a:	4770      	bx	lr

0800855c <core_get_error>:
 800855c:	4603      	mov	r3, r0
 800855e:	2200      	movs	r2, #0
 8008560:	6800      	ldr	r0, [r0, #0]
 8008562:	601a      	str	r2, [r3, #0]
 8008564:	4770      	bx	lr
 8008566:	bf00      	nop

08008568 <core_set_error>:
 8008568:	4603      	mov	r3, r0
 800856a:	7800      	ldrb	r0, [r0, #0]
 800856c:	b108      	cbz	r0, 8008572 <core_set_error+0xa>
 800856e:	2000      	movs	r0, #0
 8008570:	4770      	bx	lr
 8008572:	7019      	strb	r1, [r3, #0]
 8008574:	6819      	ldr	r1, [r3, #0]
 8008576:	2001      	movs	r0, #1
 8008578:	f362 211f 	bfi	r1, r2, #8, #24
 800857c:	6019      	str	r1, [r3, #0]
 800857e:	4770      	bx	lr

08008580 <ai_check_custom_types>:
 8008580:	4b12      	ldr	r3, [pc, #72]	@ (80085cc <ai_check_custom_types+0x4c>)
 8008582:	b082      	sub	sp, #8
 8008584:	9301      	str	r3, [sp, #4]
 8008586:	b118      	cbz	r0, 8008590 <ai_check_custom_types+0x10>
 8008588:	7803      	ldrb	r3, [r0, #0]
 800858a:	2b03      	cmp	r3, #3
 800858c:	d002      	beq.n	8008594 <ai_check_custom_types+0x14>
 800858e:	2000      	movs	r0, #0
 8008590:	b002      	add	sp, #8
 8008592:	4770      	bx	lr
 8008594:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8008598:	4293      	cmp	r3, r2
 800859a:	d004      	beq.n	80085a6 <ai_check_custom_types+0x26>
 800859c:	2001      	movs	r0, #1
 800859e:	f080 0001 	eor.w	r0, r0, #1
 80085a2:	b002      	add	sp, #8
 80085a4:	4770      	bx	lr
 80085a6:	7842      	ldrb	r2, [r0, #1]
 80085a8:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80085ac:	3001      	adds	r0, #1
 80085ae:	429a      	cmp	r2, r3
 80085b0:	d1f4      	bne.n	800859c <ai_check_custom_types+0x1c>
 80085b2:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 80085b6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80085ba:	429a      	cmp	r2, r3
 80085bc:	d1ee      	bne.n	800859c <ai_check_custom_types+0x1c>
 80085be:	7842      	ldrb	r2, [r0, #1]
 80085c0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80085c4:	429a      	cmp	r2, r3
 80085c6:	d1e9      	bne.n	800859c <ai_check_custom_types+0x1c>
 80085c8:	2000      	movs	r0, #0
 80085ca:	e7e8      	b.n	800859e <ai_check_custom_types+0x1e>
 80085cc:	84048403 	.word	0x84048403

080085d0 <ai_layers_init_all>:
 80085d0:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80085d2:	4601      	mov	r1, r0
 80085d4:	b14b      	cbz	r3, 80085ea <ai_layers_init_all+0x1a>
 80085d6:	2000      	movs	r0, #0
 80085d8:	461a      	mov	r2, r3
 80085da:	60d9      	str	r1, [r3, #12]
 80085dc:	691b      	ldr	r3, [r3, #16]
 80085de:	3001      	adds	r0, #1
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d003      	beq.n	80085ec <ai_layers_init_all+0x1c>
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d1f7      	bne.n	80085d8 <ai_layers_init_all+0x8>
 80085e8:	4770      	bx	lr
 80085ea:	4618      	mov	r0, r3
 80085ec:	4770      	bx	lr
 80085ee:	bf00      	nop

080085f0 <ai_layers_post_init_all>:
 80085f0:	b538      	push	{r3, r4, r5, lr}
 80085f2:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 80085f4:	b1ac      	cbz	r4, 8008622 <ai_layers_post_init_all+0x32>
 80085f6:	6863      	ldr	r3, [r4, #4]
 80085f8:	2500      	movs	r5, #0
 80085fa:	07db      	lsls	r3, r3, #31
 80085fc:	d504      	bpl.n	8008608 <ai_layers_post_init_all+0x18>
 80085fe:	6a23      	ldr	r3, [r4, #32]
 8008600:	b113      	cbz	r3, 8008608 <ai_layers_post_init_all+0x18>
 8008602:	4620      	mov	r0, r4
 8008604:	4798      	blx	r3
 8008606:	3501      	adds	r5, #1
 8008608:	6923      	ldr	r3, [r4, #16]
 800860a:	42a3      	cmp	r3, r4
 800860c:	d007      	beq.n	800861e <ai_layers_post_init_all+0x2e>
 800860e:	b133      	cbz	r3, 800861e <ai_layers_post_init_all+0x2e>
 8008610:	461c      	mov	r4, r3
 8008612:	6863      	ldr	r3, [r4, #4]
 8008614:	07db      	lsls	r3, r3, #31
 8008616:	d4f2      	bmi.n	80085fe <ai_layers_post_init_all+0xe>
 8008618:	6923      	ldr	r3, [r4, #16]
 800861a:	42a3      	cmp	r3, r4
 800861c:	d1f7      	bne.n	800860e <ai_layers_post_init_all+0x1e>
 800861e:	4628      	mov	r0, r5
 8008620:	bd38      	pop	{r3, r4, r5, pc}
 8008622:	4625      	mov	r5, r4
 8008624:	4628      	mov	r0, r5
 8008626:	bd38      	pop	{r3, r4, r5, pc}

08008628 <forward_dense_integer_SSSA>:
 8008628:	6982      	ldr	r2, [r0, #24]
 800862a:	8813      	ldrh	r3, [r2, #0]
 800862c:	b90b      	cbnz	r3, 8008632 <forward_dense_integer_SSSA+0xa>
 800862e:	685b      	ldr	r3, [r3, #4]
 8008630:	deff      	udf	#255	@ 0xff
 8008632:	6850      	ldr	r0, [r2, #4]
 8008634:	6841      	ldr	r1, [r0, #4]
 8008636:	b101      	cbz	r1, 800863a <forward_dense_integer_SSSA+0x12>
 8008638:	6809      	ldr	r1, [r1, #0]
 800863a:	2b01      	cmp	r3, #1
 800863c:	f000 80e2 	beq.w	8008804 <forward_dense_integer_SSSA+0x1dc>
 8008640:	6902      	ldr	r2, [r0, #16]
 8008642:	b102      	cbz	r2, 8008646 <forward_dense_integer_SSSA+0x1e>
 8008644:	6812      	ldr	r2, [r2, #0]
 8008646:	2b02      	cmp	r3, #2
 8008648:	f000 80d6 	beq.w	80087f8 <forward_dense_integer_SSSA+0x1d0>
 800864c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008650:	69c5      	ldr	r5, [r0, #28]
 8008652:	b089      	sub	sp, #36	@ 0x24
 8008654:	2d00      	cmp	r5, #0
 8008656:	f000 80a1 	beq.w	800879c <forward_dense_integer_SSSA+0x174>
 800865a:	8b06      	ldrh	r6, [r0, #24]
 800865c:	682c      	ldr	r4, [r5, #0]
 800865e:	2e01      	cmp	r6, #1
 8008660:	f240 80b8 	bls.w	80087d4 <forward_dense_integer_SSSA+0x1ac>
 8008664:	686d      	ldr	r5, [r5, #4]
 8008666:	2b03      	cmp	r3, #3
 8008668:	f000 80c9 	beq.w	80087fe <forward_dense_integer_SSSA+0x1d6>
 800866c:	69ab      	ldr	r3, [r5, #24]
 800866e:	68d5      	ldr	r5, [r2, #12]
 8008670:	689b      	ldr	r3, [r3, #8]
 8008672:	6a86      	ldr	r6, [r0, #40]	@ 0x28
 8008674:	9306      	str	r3, [sp, #24]
 8008676:	68cb      	ldr	r3, [r1, #12]
 8008678:	698f      	ldr	r7, [r1, #24]
 800867a:	f8b3 b004 	ldrh.w	fp, [r3, #4]
 800867e:	e9d5 0302 	ldrd	r0, r3, [r5, #8]
 8008682:	fb00 fa03 	mul.w	sl, r0, r3
 8008686:	88ab      	ldrh	r3, [r5, #4]
 8008688:	6990      	ldr	r0, [r2, #24]
 800868a:	9307      	str	r3, [sp, #28]
 800868c:	b11e      	cbz	r6, 8008696 <forward_dense_integer_SSSA+0x6e>
 800868e:	6836      	ldr	r6, [r6, #0]
 8008690:	b10e      	cbz	r6, 8008696 <forward_dense_integer_SSSA+0x6e>
 8008692:	69b3      	ldr	r3, [r6, #24]
 8008694:	689e      	ldr	r6, [r3, #8]
 8008696:	680b      	ldr	r3, [r1, #0]
 8008698:	69a1      	ldr	r1, [r4, #24]
 800869a:	6815      	ldr	r5, [r2, #0]
 800869c:	f8d7 c008 	ldr.w	ip, [r7, #8]
 80086a0:	6880      	ldr	r0, [r0, #8]
 80086a2:	6822      	ldr	r2, [r4, #0]
 80086a4:	f8d1 e008 	ldr.w	lr, [r1, #8]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d049      	beq.n	8008740 <forward_dense_integer_SSSA+0x118>
 80086ac:	f8d3 8004 	ldr.w	r8, [r3, #4]
 80086b0:	f1b8 0f00 	cmp.w	r8, #0
 80086b4:	d03b      	beq.n	800872e <forward_dense_integer_SSSA+0x106>
 80086b6:	885c      	ldrh	r4, [r3, #2]
 80086b8:	2c00      	cmp	r4, #0
 80086ba:	d153      	bne.n	8008764 <forward_dense_integer_SSSA+0x13c>
 80086bc:	2d00      	cmp	r5, #0
 80086be:	d038      	beq.n	8008732 <forward_dense_integer_SSSA+0x10a>
 80086c0:	6869      	ldr	r1, [r5, #4]
 80086c2:	4689      	mov	r9, r1
 80086c4:	2900      	cmp	r1, #0
 80086c6:	f000 808c 	beq.w	80087e2 <forward_dense_integer_SSSA+0x1ba>
 80086ca:	886f      	ldrh	r7, [r5, #2]
 80086cc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80086d0:	2f00      	cmp	r7, #0
 80086d2:	d153      	bne.n	800877c <forward_dense_integer_SSSA+0x154>
 80086d4:	f1b8 0f00 	cmp.w	r8, #0
 80086d8:	f000 808a 	beq.w	80087f0 <forward_dense_integer_SSSA+0x1c8>
 80086dc:	885c      	ldrh	r4, [r3, #2]
 80086de:	2c00      	cmp	r4, #0
 80086e0:	d17a      	bne.n	80087d8 <forward_dense_integer_SSSA+0x1b0>
 80086e2:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80086e6:	2400      	movs	r4, #0
 80086e8:	2d00      	cmp	r5, #0
 80086ea:	d07d      	beq.n	80087e8 <forward_dense_integer_SSSA+0x1c0>
 80086ec:	4689      	mov	r9, r1
 80086ee:	2900      	cmp	r1, #0
 80086f0:	d075      	beq.n	80087de <forward_dense_integer_SSSA+0x1b6>
 80086f2:	886f      	ldrh	r7, [r5, #2]
 80086f4:	b11f      	cbz	r7, 80086fe <forward_dense_integer_SSSA+0xd6>
 80086f6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80086fa:	f993 7000 	ldrsb.w	r7, [r3]
 80086fe:	2a00      	cmp	r2, #0
 8008700:	f000 8083 	beq.w	800880a <forward_dense_integer_SSSA+0x1e2>
 8008704:	6853      	ldr	r3, [r2, #4]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d07f      	beq.n	800880a <forward_dense_integer_SSSA+0x1e2>
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	4672      	mov	r2, lr
 800870e:	ed93 1a00 	vldr	s2, [r3]
 8008712:	9b07      	ldr	r3, [sp, #28]
 8008714:	4661      	mov	r1, ip
 8008716:	e9cd b302 	strd	fp, r3, [sp, #8]
 800871a:	e9cd a604 	strd	sl, r6, [sp, #16]
 800871e:	9b06      	ldr	r3, [sp, #24]
 8008720:	9701      	str	r7, [sp, #4]
 8008722:	9400      	str	r4, [sp, #0]
 8008724:	f000 fa00 	bl	8008b28 <forward_lite_dense_is8os8ws8>
 8008728:	b009      	add	sp, #36	@ 0x24
 800872a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800872e:	2d00      	cmp	r5, #0
 8008730:	d136      	bne.n	80087a0 <forward_dense_integer_SSSA+0x178>
 8008732:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8008736:	462c      	mov	r4, r5
 8008738:	eef0 0a40 	vmov.f32	s1, s0
 800873c:	4627      	mov	r7, r4
 800873e:	e7de      	b.n	80086fe <forward_dense_integer_SSSA+0xd6>
 8008740:	2d00      	cmp	r5, #0
 8008742:	d0f6      	beq.n	8008732 <forward_dense_integer_SSSA+0x10a>
 8008744:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8008748:	f1b9 0f00 	cmp.w	r9, #0
 800874c:	d03b      	beq.n	80087c6 <forward_dense_integer_SSSA+0x19e>
 800874e:	886c      	ldrh	r4, [r5, #2]
 8008750:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8008754:	2c00      	cmp	r4, #0
 8008756:	d0ef      	beq.n	8008738 <forward_dense_integer_SSSA+0x110>
 8008758:	461c      	mov	r4, r3
 800875a:	f8d9 3000 	ldr.w	r3, [r9]
 800875e:	edd3 0a00 	vldr	s1, [r3]
 8008762:	e7c8      	b.n	80086f6 <forward_dense_integer_SSSA+0xce>
 8008764:	f8d8 1000 	ldr.w	r1, [r8]
 8008768:	ed91 0a00 	vldr	s0, [r1]
 800876c:	b31d      	cbz	r5, 80087b6 <forward_dense_integer_SSSA+0x18e>
 800876e:	6869      	ldr	r1, [r5, #4]
 8008770:	4689      	mov	r9, r1
 8008772:	2900      	cmp	r1, #0
 8008774:	d0ae      	beq.n	80086d4 <forward_dense_integer_SSSA+0xac>
 8008776:	886f      	ldrh	r7, [r5, #2]
 8008778:	2f00      	cmp	r7, #0
 800877a:	d0ab      	beq.n	80086d4 <forward_dense_integer_SSSA+0xac>
 800877c:	680c      	ldr	r4, [r1, #0]
 800877e:	edd4 0a00 	vldr	s1, [r4]
 8008782:	f1b8 0f00 	cmp.w	r8, #0
 8008786:	d031      	beq.n	80087ec <forward_dense_integer_SSSA+0x1c4>
 8008788:	885c      	ldrh	r4, [r3, #2]
 800878a:	2c00      	cmp	r4, #0
 800878c:	d0ae      	beq.n	80086ec <forward_dense_integer_SSSA+0xc4>
 800878e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008792:	f993 4000 	ldrsb.w	r4, [r3]
 8008796:	2d00      	cmp	r5, #0
 8008798:	d1a8      	bne.n	80086ec <forward_dense_integer_SSSA+0xc4>
 800879a:	e025      	b.n	80087e8 <forward_dense_integer_SSSA+0x1c0>
 800879c:	462c      	mov	r4, r5
 800879e:	e762      	b.n	8008666 <forward_dense_integer_SSSA+0x3e>
 80087a0:	6869      	ldr	r1, [r5, #4]
 80087a2:	4689      	mov	r9, r1
 80087a4:	2900      	cmp	r1, #0
 80087a6:	d190      	bne.n	80086ca <forward_dense_integer_SSSA+0xa2>
 80087a8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80087ac:	460c      	mov	r4, r1
 80087ae:	eef0 0a40 	vmov.f32	s1, s0
 80087b2:	460f      	mov	r7, r1
 80087b4:	e7a3      	b.n	80086fe <forward_dense_integer_SSSA+0xd6>
 80087b6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80087ba:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80087be:	462f      	mov	r7, r5
 80087c0:	f993 4000 	ldrsb.w	r4, [r3]
 80087c4:	e79b      	b.n	80086fe <forward_dense_integer_SSSA+0xd6>
 80087c6:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80087ca:	464c      	mov	r4, r9
 80087cc:	eef0 0a40 	vmov.f32	s1, s0
 80087d0:	464f      	mov	r7, r9
 80087d2:	e794      	b.n	80086fe <forward_dense_integer_SSSA+0xd6>
 80087d4:	2500      	movs	r5, #0
 80087d6:	e746      	b.n	8008666 <forward_dense_integer_SSSA+0x3e>
 80087d8:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80087dc:	e7d7      	b.n	800878e <forward_dense_integer_SSSA+0x166>
 80087de:	460f      	mov	r7, r1
 80087e0:	e78d      	b.n	80086fe <forward_dense_integer_SSSA+0xd6>
 80087e2:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80087e6:	e77c      	b.n	80086e2 <forward_dense_integer_SSSA+0xba>
 80087e8:	462f      	mov	r7, r5
 80087ea:	e788      	b.n	80086fe <forward_dense_integer_SSSA+0xd6>
 80087ec:	4644      	mov	r4, r8
 80087ee:	e781      	b.n	80086f4 <forward_dense_integer_SSSA+0xcc>
 80087f0:	4644      	mov	r4, r8
 80087f2:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80087f6:	e77a      	b.n	80086ee <forward_dense_integer_SSSA+0xc6>
 80087f8:	2300      	movs	r3, #0
 80087fa:	685b      	ldr	r3, [r3, #4]
 80087fc:	deff      	udf	#255	@ 0xff
 80087fe:	2300      	movs	r3, #0
 8008800:	685b      	ldr	r3, [r3, #4]
 8008802:	deff      	udf	#255	@ 0xff
 8008804:	2300      	movs	r3, #0
 8008806:	685b      	ldr	r3, [r3, #4]
 8008808:	deff      	udf	#255	@ 0xff
 800880a:	2300      	movs	r3, #0
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	deff      	udf	#255	@ 0xff

08008810 <forward_dense_integer_SSSA_ch>:
 8008810:	6983      	ldr	r3, [r0, #24]
 8008812:	881a      	ldrh	r2, [r3, #0]
 8008814:	b90a      	cbnz	r2, 800881a <forward_dense_integer_SSSA_ch+0xa>
 8008816:	6853      	ldr	r3, [r2, #4]
 8008818:	deff      	udf	#255	@ 0xff
 800881a:	6858      	ldr	r0, [r3, #4]
 800881c:	6841      	ldr	r1, [r0, #4]
 800881e:	b101      	cbz	r1, 8008822 <forward_dense_integer_SSSA_ch+0x12>
 8008820:	6809      	ldr	r1, [r1, #0]
 8008822:	2a01      	cmp	r2, #1
 8008824:	f000 80e2 	beq.w	80089ec <forward_dense_integer_SSSA_ch+0x1dc>
 8008828:	6903      	ldr	r3, [r0, #16]
 800882a:	b103      	cbz	r3, 800882e <forward_dense_integer_SSSA_ch+0x1e>
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	2a02      	cmp	r2, #2
 8008830:	f000 80d9 	beq.w	80089e6 <forward_dense_integer_SSSA_ch+0x1d6>
 8008834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008838:	69c4      	ldr	r4, [r0, #28]
 800883a:	b08b      	sub	sp, #44	@ 0x2c
 800883c:	2c00      	cmp	r4, #0
 800883e:	f000 80a4 	beq.w	800898a <forward_dense_integer_SSSA_ch+0x17a>
 8008842:	8b06      	ldrh	r6, [r0, #24]
 8008844:	6825      	ldr	r5, [r4, #0]
 8008846:	2e01      	cmp	r6, #1
 8008848:	f240 80ba 	bls.w	80089c0 <forward_dense_integer_SSSA_ch+0x1b0>
 800884c:	6864      	ldr	r4, [r4, #4]
 800884e:	2a03      	cmp	r2, #3
 8008850:	f000 80c6 	beq.w	80089e0 <forward_dense_integer_SSSA_ch+0x1d0>
 8008854:	69a2      	ldr	r2, [r4, #24]
 8008856:	6a87      	ldr	r7, [r0, #40]	@ 0x28
 8008858:	6892      	ldr	r2, [r2, #8]
 800885a:	68dc      	ldr	r4, [r3, #12]
 800885c:	9209      	str	r2, [sp, #36]	@ 0x24
 800885e:	68ca      	ldr	r2, [r1, #12]
 8008860:	f8b4 b004 	ldrh.w	fp, [r4, #4]
 8008864:	f8b2 a004 	ldrh.w	sl, [r2, #4]
 8008868:	e9d4 0202 	ldrd	r0, r2, [r4, #8]
 800886c:	fb00 f902 	mul.w	r9, r0, r2
 8008870:	6988      	ldr	r0, [r1, #24]
 8008872:	699a      	ldr	r2, [r3, #24]
 8008874:	b11f      	cbz	r7, 800887e <forward_dense_integer_SSSA_ch+0x6e>
 8008876:	683f      	ldr	r7, [r7, #0]
 8008878:	b10f      	cbz	r7, 800887e <forward_dense_integer_SSSA_ch+0x6e>
 800887a:	69bc      	ldr	r4, [r7, #24]
 800887c:	68a7      	ldr	r7, [r4, #8]
 800887e:	680c      	ldr	r4, [r1, #0]
 8008880:	6881      	ldr	r1, [r0, #8]
 8008882:	6890      	ldr	r0, [r2, #8]
 8008884:	69aa      	ldr	r2, [r5, #24]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	6892      	ldr	r2, [r2, #8]
 800888a:	682d      	ldr	r5, [r5, #0]
 800888c:	9208      	str	r2, [sp, #32]
 800888e:	2c00      	cmp	r4, #0
 8008890:	d048      	beq.n	8008924 <forward_dense_integer_SSSA_ch+0x114>
 8008892:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8008896:	f1b8 0f00 	cmp.w	r8, #0
 800889a:	d03a      	beq.n	8008912 <forward_dense_integer_SSSA_ch+0x102>
 800889c:	f8b4 e002 	ldrh.w	lr, [r4, #2]
 80088a0:	f1be 0f00 	cmp.w	lr, #0
 80088a4:	d153      	bne.n	800894e <forward_dense_integer_SSSA_ch+0x13e>
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d035      	beq.n	8008916 <forward_dense_integer_SSSA_ch+0x106>
 80088aa:	685e      	ldr	r6, [r3, #4]
 80088ac:	46b6      	mov	lr, r6
 80088ae:	2e00      	cmp	r6, #0
 80088b0:	f000 808b 	beq.w	80089ca <forward_dense_integer_SSSA_ch+0x1ba>
 80088b4:	f8b3 c002 	ldrh.w	ip, [r3, #2]
 80088b8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80088bc:	f1bc 0f00 	cmp.w	ip, #0
 80088c0:	d153      	bne.n	800896a <forward_dense_integer_SSSA_ch+0x15a>
 80088c2:	f1b8 0f00 	cmp.w	r8, #0
 80088c6:	f000 8087 	beq.w	80089d8 <forward_dense_integer_SSSA_ch+0x1c8>
 80088ca:	f8b4 e002 	ldrh.w	lr, [r4, #2]
 80088ce:	f1be 0f00 	cmp.w	lr, #0
 80088d2:	d177      	bne.n	80089c4 <forward_dense_integer_SSSA_ch+0x1b4>
 80088d4:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80088d8:	2400      	movs	r4, #0
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d078      	beq.n	80089d0 <forward_dense_integer_SSSA_ch+0x1c0>
 80088de:	46b6      	mov	lr, r6
 80088e0:	b12e      	cbz	r6, 80088ee <forward_dense_integer_SSSA_ch+0xde>
 80088e2:	f8b3 c002 	ldrh.w	ip, [r3, #2]
 80088e6:	f1bc 0f00 	cmp.w	ip, #0
 80088ea:	d12b      	bne.n	8008944 <forward_dense_integer_SSSA_ch+0x134>
 80088ec:	4666      	mov	r6, ip
 80088ee:	b115      	cbz	r5, 80088f6 <forward_dense_integer_SSSA_ch+0xe6>
 80088f0:	686d      	ldr	r5, [r5, #4]
 80088f2:	b105      	cbz	r5, 80088f6 <forward_dense_integer_SSSA_ch+0xe6>
 80088f4:	682d      	ldr	r5, [r5, #0]
 80088f6:	e9cd 5705 	strd	r5, r7, [sp, #20]
 80088fa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80088fe:	e9cd b903 	strd	fp, r9, [sp, #12]
 8008902:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 8008906:	9400      	str	r4, [sp, #0]
 8008908:	f000 f8ce 	bl	8008aa8 <forward_lite_dense_is8os8ws8_ch>
 800890c:	b00b      	add	sp, #44	@ 0x2c
 800890e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008912:	2b00      	cmp	r3, #0
 8008914:	d13b      	bne.n	800898e <forward_dense_integer_SSSA_ch+0x17e>
 8008916:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800891a:	461c      	mov	r4, r3
 800891c:	eef0 0a40 	vmov.f32	s1, s0
 8008920:	461e      	mov	r6, r3
 8008922:	e7e4      	b.n	80088ee <forward_dense_integer_SSSA_ch+0xde>
 8008924:	2b00      	cmp	r3, #0
 8008926:	d0f6      	beq.n	8008916 <forward_dense_integer_SSSA_ch+0x106>
 8008928:	f8d3 e004 	ldr.w	lr, [r3, #4]
 800892c:	f1be 0f00 	cmp.w	lr, #0
 8008930:	d03f      	beq.n	80089b2 <forward_dense_integer_SSSA_ch+0x1a2>
 8008932:	885b      	ldrh	r3, [r3, #2]
 8008934:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8008938:	2b00      	cmp	r3, #0
 800893a:	d0ee      	beq.n	800891a <forward_dense_integer_SSSA_ch+0x10a>
 800893c:	f8de 3000 	ldr.w	r3, [lr]
 8008940:	edd3 0a00 	vldr	s1, [r3]
 8008944:	f8de 3004 	ldr.w	r3, [lr, #4]
 8008948:	f993 6000 	ldrsb.w	r6, [r3]
 800894c:	e7cf      	b.n	80088ee <forward_dense_integer_SSSA_ch+0xde>
 800894e:	f8d8 6000 	ldr.w	r6, [r8]
 8008952:	ed96 0a00 	vldr	s0, [r6]
 8008956:	b323      	cbz	r3, 80089a2 <forward_dense_integer_SSSA_ch+0x192>
 8008958:	685e      	ldr	r6, [r3, #4]
 800895a:	46b6      	mov	lr, r6
 800895c:	2e00      	cmp	r6, #0
 800895e:	d0b0      	beq.n	80088c2 <forward_dense_integer_SSSA_ch+0xb2>
 8008960:	f8b3 c002 	ldrh.w	ip, [r3, #2]
 8008964:	f1bc 0f00 	cmp.w	ip, #0
 8008968:	d0ab      	beq.n	80088c2 <forward_dense_integer_SSSA_ch+0xb2>
 800896a:	6832      	ldr	r2, [r6, #0]
 800896c:	edd2 0a00 	vldr	s1, [r2]
 8008970:	f1b8 0f00 	cmp.w	r8, #0
 8008974:	d02e      	beq.n	80089d4 <forward_dense_integer_SSSA_ch+0x1c4>
 8008976:	8864      	ldrh	r4, [r4, #2]
 8008978:	2c00      	cmp	r4, #0
 800897a:	d0b0      	beq.n	80088de <forward_dense_integer_SSSA_ch+0xce>
 800897c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8008980:	f994 4000 	ldrsb.w	r4, [r4]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d1aa      	bne.n	80088de <forward_dense_integer_SSSA_ch+0xce>
 8008988:	e022      	b.n	80089d0 <forward_dense_integer_SSSA_ch+0x1c0>
 800898a:	4625      	mov	r5, r4
 800898c:	e75f      	b.n	800884e <forward_dense_integer_SSSA_ch+0x3e>
 800898e:	685e      	ldr	r6, [r3, #4]
 8008990:	46b6      	mov	lr, r6
 8008992:	2e00      	cmp	r6, #0
 8008994:	d18e      	bne.n	80088b4 <forward_dense_integer_SSSA_ch+0xa4>
 8008996:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800899a:	4634      	mov	r4, r6
 800899c:	eef0 0a40 	vmov.f32	s1, s0
 80089a0:	e7a5      	b.n	80088ee <forward_dense_integer_SSSA_ch+0xde>
 80089a2:	f8d8 4004 	ldr.w	r4, [r8, #4]
 80089a6:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80089aa:	461e      	mov	r6, r3
 80089ac:	f994 4000 	ldrsb.w	r4, [r4]
 80089b0:	e79d      	b.n	80088ee <forward_dense_integer_SSSA_ch+0xde>
 80089b2:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80089b6:	4674      	mov	r4, lr
 80089b8:	eef0 0a40 	vmov.f32	s1, s0
 80089bc:	4676      	mov	r6, lr
 80089be:	e796      	b.n	80088ee <forward_dense_integer_SSSA_ch+0xde>
 80089c0:	2400      	movs	r4, #0
 80089c2:	e744      	b.n	800884e <forward_dense_integer_SSSA_ch+0x3e>
 80089c4:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80089c8:	e7d8      	b.n	800897c <forward_dense_integer_SSSA_ch+0x16c>
 80089ca:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80089ce:	e781      	b.n	80088d4 <forward_dense_integer_SSSA_ch+0xc4>
 80089d0:	461e      	mov	r6, r3
 80089d2:	e78c      	b.n	80088ee <forward_dense_integer_SSSA_ch+0xde>
 80089d4:	4644      	mov	r4, r8
 80089d6:	e786      	b.n	80088e6 <forward_dense_integer_SSSA_ch+0xd6>
 80089d8:	4644      	mov	r4, r8
 80089da:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80089de:	e77f      	b.n	80088e0 <forward_dense_integer_SSSA_ch+0xd0>
 80089e0:	2300      	movs	r3, #0
 80089e2:	685b      	ldr	r3, [r3, #4]
 80089e4:	deff      	udf	#255	@ 0xff
 80089e6:	2300      	movs	r3, #0
 80089e8:	685b      	ldr	r3, [r3, #4]
 80089ea:	deff      	udf	#255	@ 0xff
 80089ec:	2300      	movs	r3, #0
 80089ee:	685b      	ldr	r3, [r3, #4]
 80089f0:	deff      	udf	#255	@ 0xff
 80089f2:	bf00      	nop

080089f4 <forward_relu_integer>:
 80089f4:	6982      	ldr	r2, [r0, #24]
 80089f6:	8813      	ldrh	r3, [r2, #0]
 80089f8:	b90b      	cbnz	r3, 80089fe <forward_relu_integer+0xa>
 80089fa:	685b      	ldr	r3, [r3, #4]
 80089fc:	deff      	udf	#255	@ 0xff
 80089fe:	b470      	push	{r4, r5, r6}
 8008a00:	6852      	ldr	r2, [r2, #4]
 8008a02:	6855      	ldr	r5, [r2, #4]
 8008a04:	b105      	cbz	r5, 8008a08 <forward_relu_integer+0x14>
 8008a06:	682d      	ldr	r5, [r5, #0]
 8008a08:	2b01      	cmp	r3, #1
 8008a0a:	d04a      	beq.n	8008aa2 <forward_relu_integer+0xae>
 8008a0c:	6916      	ldr	r6, [r2, #16]
 8008a0e:	b106      	cbz	r6, 8008a12 <forward_relu_integer+0x1e>
 8008a10:	6836      	ldr	r6, [r6, #0]
 8008a12:	68ab      	ldr	r3, [r5, #8]
 8008a14:	0a1b      	lsrs	r3, r3, #8
 8008a16:	d033      	beq.n	8008a80 <forward_relu_integer+0x8c>
 8008a18:	2201      	movs	r2, #1
 8008a1a:	68ec      	ldr	r4, [r5, #12]
 8008a1c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008a20:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008a24:	429c      	cmp	r4, r3
 8008a26:	fb01 f202 	mul.w	r2, r1, r2
 8008a2a:	d1f9      	bne.n	8008a20 <forward_relu_integer+0x2c>
 8008a2c:	69ab      	ldr	r3, [r5, #24]
 8008a2e:	69c1      	ldr	r1, [r0, #28]
 8008a30:	6818      	ldr	r0, [r3, #0]
 8008a32:	688c      	ldr	r4, [r1, #8]
 8008a34:	69b5      	ldr	r5, [r6, #24]
 8008a36:	0200      	lsls	r0, r0, #8
 8008a38:	6899      	ldr	r1, [r3, #8]
 8008a3a:	f894 c000 	ldrb.w	ip, [r4]
 8008a3e:	68ab      	ldr	r3, [r5, #8]
 8008a40:	d50f      	bpl.n	8008a62 <forward_relu_integer+0x6e>
 8008a42:	fa4f fc8c 	sxtb.w	ip, ip
 8008a46:	b152      	cbz	r2, 8008a5e <forward_relu_integer+0x6a>
 8008a48:	3901      	subs	r1, #1
 8008a4a:	441a      	add	r2, r3
 8008a4c:	f911 0f01 	ldrsb.w	r0, [r1, #1]!
 8008a50:	4560      	cmp	r0, ip
 8008a52:	bfb8      	it	lt
 8008a54:	4660      	movlt	r0, ip
 8008a56:	f803 0b01 	strb.w	r0, [r3], #1
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d1f6      	bne.n	8008a4c <forward_relu_integer+0x58>
 8008a5e:	bc70      	pop	{r4, r5, r6}
 8008a60:	4770      	bx	lr
 8008a62:	2a00      	cmp	r2, #0
 8008a64:	d0fb      	beq.n	8008a5e <forward_relu_integer+0x6a>
 8008a66:	3901      	subs	r1, #1
 8008a68:	441a      	add	r2, r3
 8008a6a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008a6e:	4560      	cmp	r0, ip
 8008a70:	bf38      	it	cc
 8008a72:	4660      	movcc	r0, ip
 8008a74:	f803 0b01 	strb.w	r0, [r3], #1
 8008a78:	4293      	cmp	r3, r2
 8008a7a:	d1f6      	bne.n	8008a6a <forward_relu_integer+0x76>
 8008a7c:	bc70      	pop	{r4, r5, r6}
 8008a7e:	4770      	bx	lr
 8008a80:	69ab      	ldr	r3, [r5, #24]
 8008a82:	69c2      	ldr	r2, [r0, #28]
 8008a84:	69b4      	ldr	r4, [r6, #24]
 8008a86:	6890      	ldr	r0, [r2, #8]
 8008a88:	681a      	ldr	r2, [r3, #0]
 8008a8a:	6899      	ldr	r1, [r3, #8]
 8008a8c:	f412 0f00 	tst.w	r2, #8388608	@ 0x800000
 8008a90:	68a3      	ldr	r3, [r4, #8]
 8008a92:	f04f 0201 	mov.w	r2, #1
 8008a96:	f890 c000 	ldrb.w	ip, [r0]
 8008a9a:	d0e4      	beq.n	8008a66 <forward_relu_integer+0x72>
 8008a9c:	fa4f fc8c 	sxtb.w	ip, ip
 8008aa0:	e7d2      	b.n	8008a48 <forward_relu_integer+0x54>
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	685b      	ldr	r3, [r3, #4]
 8008aa6:	deff      	udf	#255	@ 0xff

08008aa8 <forward_lite_dense_is8os8ws8_ch>:
 8008aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aac:	4694      	mov	ip, r2
 8008aae:	461e      	mov	r6, r3
 8008ab0:	b08d      	sub	sp, #52	@ 0x34
 8008ab2:	f8bd 7064 	ldrh.w	r7, [sp, #100]	@ 0x64
 8008ab6:	f8dd 8070 	ldr.w	r8, [sp, #112]	@ 0x70
 8008aba:	f99d 3058 	ldrsb.w	r3, [sp, #88]	@ 0x58
 8008abe:	e9cd c608 	strd	ip, r6, [sp, #32]
 8008ac2:	f8dd b068 	ldr.w	fp, [sp, #104]	@ 0x68
 8008ac6:	f99d 605c 	ldrsb.w	r6, [sp, #92]	@ 0x5c
 8008aca:	eb08 0ac7 	add.w	sl, r8, r7, lsl #3
 8008ace:	4604      	mov	r4, r0
 8008ad0:	460d      	mov	r5, r1
 8008ad2:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ad4:	4642      	mov	r2, r8
 8008ad6:	4653      	mov	r3, sl
 8008ad8:	4639      	mov	r1, r7
 8008ada:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 8008adc:	f8bd 9060 	ldrh.w	r9, [sp, #96]	@ 0x60
 8008ae0:	960b      	str	r6, [sp, #44]	@ 0x2c
 8008ae2:	f000 f8b9 	bl	8008c58 <align_factor_ch>
 8008ae6:	f1bb 0f00 	cmp.w	fp, #0
 8008aea:	d01a      	beq.n	8008b22 <forward_lite_dense_is8os8ws8_ch+0x7a>
 8008aec:	2600      	movs	r6, #0
 8008aee:	f8cd 8070 	str.w	r8, [sp, #112]	@ 0x70
 8008af2:	46c8      	mov	r8, r9
 8008af4:	46b9      	mov	r9, r7
 8008af6:	9f1c      	ldr	r7, [sp, #112]	@ 0x70
 8008af8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008afa:	4628      	mov	r0, r5
 8008afc:	9204      	str	r2, [sp, #16]
 8008afe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008b00:	9405      	str	r4, [sp, #20]
 8008b02:	9203      	str	r2, [sp, #12]
 8008b04:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008b06:	464b      	mov	r3, r9
 8008b08:	e9cd a201 	strd	sl, r2, [sp, #4]
 8008b0c:	9908      	ldr	r1, [sp, #32]
 8008b0e:	4642      	mov	r2, r8
 8008b10:	9706      	str	r7, [sp, #24]
 8008b12:	9700      	str	r7, [sp, #0]
 8008b14:	3601      	adds	r6, #1
 8008b16:	f000 f8cf 	bl	8008cb8 <st_sssa8_ch_fully_connected>
 8008b1a:	45b3      	cmp	fp, r6
 8008b1c:	444c      	add	r4, r9
 8008b1e:	4445      	add	r5, r8
 8008b20:	d1ea      	bne.n	8008af8 <forward_lite_dense_is8os8ws8_ch+0x50>
 8008b22:	b00d      	add	sp, #52	@ 0x34
 8008b24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008b28 <forward_lite_dense_is8os8ws8>:
 8008b28:	ee21 0a00 	vmul.f32	s0, s2, s0
 8008b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b30:	2400      	movs	r4, #0
 8008b32:	b08f      	sub	sp, #60	@ 0x3c
 8008b34:	4605      	mov	r5, r0
 8008b36:	f99d 0060 	ldrsb.w	r0, [sp, #96]	@ 0x60
 8008b3a:	f99d 6064 	ldrsb.w	r6, [sp, #100]	@ 0x64
 8008b3e:	f10d 0932 	add.w	r9, sp, #50	@ 0x32
 8008b42:	900a      	str	r0, [sp, #40]	@ 0x28
 8008b44:	ee80 0a20 	vdiv.f32	s0, s0, s1
 8008b48:	4648      	mov	r0, r9
 8008b4a:	960b      	str	r6, [sp, #44]	@ 0x2c
 8008b4c:	4693      	mov	fp, r2
 8008b4e:	460e      	mov	r6, r1
 8008b50:	f8bd 7068 	ldrh.w	r7, [sp, #104]	@ 0x68
 8008b54:	f8bd 806c 	ldrh.w	r8, [sp, #108]	@ 0x6c
 8008b58:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008b5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b5e:	f8ad 4032 	strh.w	r4, [sp, #50]	@ 0x32
 8008b62:	940d      	str	r4, [sp, #52]	@ 0x34
 8008b64:	f000 f822 	bl	8008bac <align_factor>
 8008b68:	900d      	str	r0, [sp, #52]	@ 0x34
 8008b6a:	f1ba 0f00 	cmp.w	sl, #0
 8008b6e:	d019      	beq.n	8008ba4 <forward_lite_dense_is8os8ws8+0x7c>
 8008b70:	4643      	mov	r3, r8
 8008b72:	46b8      	mov	r8, r7
 8008b74:	461f      	mov	r7, r3
 8008b76:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008b78:	4630      	mov	r0, r6
 8008b7a:	9306      	str	r3, [sp, #24]
 8008b7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b7e:	9505      	str	r5, [sp, #20]
 8008b80:	9304      	str	r3, [sp, #16]
 8008b82:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b84:	4642      	mov	r2, r8
 8008b86:	9303      	str	r3, [sp, #12]
 8008b88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b8a:	4659      	mov	r1, fp
 8008b8c:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8008b90:	ab0d      	add	r3, sp, #52	@ 0x34
 8008b92:	9300      	str	r3, [sp, #0]
 8008b94:	3401      	adds	r4, #1
 8008b96:	463b      	mov	r3, r7
 8008b98:	f000 fb16 	bl	80091c8 <st_sssa8_fully_connected>
 8008b9c:	45a2      	cmp	sl, r4
 8008b9e:	443d      	add	r5, r7
 8008ba0:	4446      	add	r6, r8
 8008ba2:	d1e8      	bne.n	8008b76 <forward_lite_dense_is8os8ws8+0x4e>
 8008ba4:	b00f      	add	sp, #60	@ 0x3c
 8008ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008baa:	bf00      	nop

08008bac <align_factor>:
 8008bac:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8008bb0:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8008bb4:	b508      	push	{r3, lr}
 8008bb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bba:	f04f 0300 	mov.w	r3, #0
 8008bbe:	4601      	mov	r1, r0
 8008bc0:	8003      	strh	r3, [r0, #0]
 8008bc2:	d425      	bmi.n	8008c10 <align_factor+0x64>
 8008bc4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008bc8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8008bcc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8008bd0:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 8008bd4:	e005      	b.n	8008be2 <align_factor+0x36>
 8008bd6:	800b      	strh	r3, [r1, #0]
 8008bd8:	b293      	uxth	r3, r2
 8008bda:	4283      	cmp	r3, r0
 8008bdc:	ee20 0a07 	vmul.f32	s0, s0, s14
 8008be0:	d02d      	beq.n	8008c3e <align_factor+0x92>
 8008be2:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8008be6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bea:	f103 32ff 	add.w	r2, r3, #4294967295
 8008bee:	dcf2      	bgt.n	8008bd6 <align_factor+0x2a>
 8008bf0:	eddf 7a18 	vldr	s15, [pc, #96]	@ 8008c54 <align_factor+0xa8>
 8008bf4:	ee60 7a27 	vmul.f32	s15, s0, s15
 8008bf8:	ee17 0a90 	vmov	r0, s15
 8008bfc:	f7f7 ffd4 	bl	8000ba8 <__aeabi_f2lz>
 8008c00:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 8008c04:	bf1c      	itt	ne
 8008c06:	f06f 4000 	mvnne.w	r0, #2147483648	@ 0x80000000
 8008c0a:	ea80 70e1 	eorne.w	r0, r0, r1, asr #31
 8008c0e:	bd08      	pop	{r3, pc}
 8008c10:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008c14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c18:	ddd4      	ble.n	8008bc4 <align_factor+0x18>
 8008c1a:	2301      	movs	r3, #1
 8008c1c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8008c20:	e005      	b.n	8008c2e <align_factor+0x82>
 8008c22:	800b      	strh	r3, [r1, #0]
 8008c24:	b293      	uxth	r3, r2
 8008c26:	2b21      	cmp	r3, #33	@ 0x21
 8008c28:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008c2c:	d00d      	beq.n	8008c4a <align_factor+0x9e>
 8008c2e:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8008c32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c36:	f103 0201 	add.w	r2, r3, #1
 8008c3a:	d4f2      	bmi.n	8008c22 <align_factor+0x76>
 8008c3c:	e7d8      	b.n	8008bf0 <align_factor+0x44>
 8008c3e:	f64f 73e2 	movw	r3, #65506	@ 0xffe2
 8008c42:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008c46:	800b      	strh	r3, [r1, #0]
 8008c48:	e7d2      	b.n	8008bf0 <align_factor+0x44>
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	800b      	strh	r3, [r1, #0]
 8008c4e:	4618      	mov	r0, r3
 8008c50:	bd08      	pop	{r3, pc}
 8008c52:	bf00      	nop
 8008c54:	4f000000 	.word	0x4f000000

08008c58 <align_factor_ch>:
 8008c58:	b361      	cbz	r1, 8008cb4 <align_factor_ch+0x5c>
 8008c5a:	b570      	push	{r4, r5, r6, lr}
 8008c5c:	ee80 7a20 	vdiv.f32	s14, s0, s1
 8008c60:	2600      	movs	r6, #0
 8008c62:	1e9d      	subs	r5, r3, #2
 8008c64:	1f14      	subs	r4, r2, #4
 8008c66:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008c6a:	ecf0 7a01 	vldmia	r0!, {s15}
 8008c6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c72:	ee17 ea90 	vmov	lr, s15
 8008c76:	f3ce 52c7 	ubfx	r2, lr, #23, #8
 8008c7a:	f3ce 0c16 	ubfx	ip, lr, #0, #23
 8008c7e:	f50c 0c00 	add.w	ip, ip, #8388608	@ 0x800000
 8008c82:	f1be 0f00 	cmp.w	lr, #0
 8008c86:	f1c2 027e 	rsb	r2, r2, #126	@ 0x7e
 8008c8a:	bfb8      	it	lt
 8008c8c:	f1cc 0c00 	rsblt	ip, ip, #0
 8008c90:	2a1f      	cmp	r2, #31
 8008c92:	ea4f 13cc 	mov.w	r3, ip, lsl #7
 8008c96:	dc06      	bgt.n	8008ca6 <align_factor_ch+0x4e>
 8008c98:	4281      	cmp	r1, r0
 8008c9a:	f825 2f02 	strh.w	r2, [r5, #2]!
 8008c9e:	f844 3f04 	str.w	r3, [r4, #4]!
 8008ca2:	d1e2      	bne.n	8008c6a <align_factor_ch+0x12>
 8008ca4:	bd70      	pop	{r4, r5, r6, pc}
 8008ca6:	4281      	cmp	r1, r0
 8008ca8:	f825 6f02 	strh.w	r6, [r5, #2]!
 8008cac:	f844 6f04 	str.w	r6, [r4, #4]!
 8008cb0:	d1db      	bne.n	8008c6a <align_factor_ch+0x12>
 8008cb2:	bd70      	pop	{r4, r5, r6, pc}
 8008cb4:	4770      	bx	lr
 8008cb6:	bf00      	nop

08008cb8 <st_sssa8_ch_fully_connected>:
 8008cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cbc:	4699      	mov	r9, r3
 8008cbe:	b097      	sub	sp, #92	@ 0x5c
 8008cc0:	f99d 7088 	ldrsb.w	r7, [sp, #136]	@ 0x88
 8008cc4:	9c26      	ldr	r4, [sp, #152]	@ 0x98
 8008cc6:	460d      	mov	r5, r1
 8008cc8:	eb09 0189 	add.w	r1, r9, r9, lsl #2
 8008ccc:	fa1f fe87 	uxth.w	lr, r7
 8008cd0:	eb04 0141 	add.w	r1, r4, r1, lsl #1
 8008cd4:	f8dd b084 	ldr.w	fp, [sp, #132]	@ 0x84
 8008cd8:	f99d 308c 	ldrsb.w	r3, [sp, #140]	@ 0x8c
 8008cdc:	ea4e 4e07 	orr.w	lr, lr, r7, lsl #16
 8008ce0:	9212      	str	r2, [sp, #72]	@ 0x48
 8008ce2:	910d      	str	r1, [sp, #52]	@ 0x34
 8008ce4:	eb04 0a89 	add.w	sl, r4, r9, lsl #2
 8008ce8:	f1b9 0f00 	cmp.w	r9, #0
 8008cec:	f000 8260 	beq.w	80091b0 <st_sssa8_ch_fully_connected+0x4f8>
 8008cf0:	4684      	mov	ip, r0
 8008cf2:	465c      	mov	r4, fp
 8008cf4:	f04f 0801 	mov.w	r8, #1
 8008cf8:	ea4f 0149 	mov.w	r1, r9, lsl #1
 8008cfc:	eb0b 0201 	add.w	r2, fp, r1
 8008d00:	9203      	str	r2, [sp, #12]
 8008d02:	f1aa 0604 	sub.w	r6, sl, #4
 8008d06:	f934 2b02 	ldrsh.w	r2, [r4], #2
 8008d0a:	1e51      	subs	r1, r2, #1
 8008d0c:	b289      	uxth	r1, r1
 8008d0e:	fa08 f002 	lsl.w	r0, r8, r2
 8008d12:	2914      	cmp	r1, #20
 8008d14:	fa03 f202 	lsl.w	r2, r3, r2
 8008d18:	eb02 0250 	add.w	r2, r2, r0, lsr #1
 8008d1c:	f200 81e5 	bhi.w	80090ea <st_sssa8_ch_fully_connected+0x432>
 8008d20:	f846 2f04 	str.w	r2, [r6, #4]!
 8008d24:	9a03      	ldr	r2, [sp, #12]
 8008d26:	42a2      	cmp	r2, r4
 8008d28:	d1ed      	bne.n	8008d06 <st_sssa8_ch_fully_connected+0x4e>
 8008d2a:	9e12      	ldr	r6, [sp, #72]	@ 0x48
 8008d2c:	f8dd 8034 	ldr.w	r8, [sp, #52]	@ 0x34
 8008d30:	ea4f 0459 	mov.w	r4, r9, lsr #1
 8008d34:	4673      	mov	r3, lr
 8008d36:	4660      	mov	r0, ip
 8008d38:	4632      	mov	r2, r6
 8008d3a:	4641      	mov	r1, r8
 8008d3c:	9700      	str	r7, [sp, #0]
 8008d3e:	f000 fbf5 	bl	800952c <st_int8_reordered_no_shift_zero>
 8008d42:	2c00      	cmp	r4, #0
 8008d44:	f000 8184 	beq.w	8009050 <st_sssa8_ch_fully_connected+0x398>
 8008d48:	4630      	mov	r0, r6
 8008d4a:	f1a6 0310 	sub.w	r3, r6, #16
 8008d4e:	9e24      	ldr	r6, [sp, #144]	@ 0x90
 8008d50:	1e62      	subs	r2, r4, #1
 8008d52:	f106 0110 	add.w	r1, r6, #16
 8008d56:	b292      	uxth	r2, r2
 8008d58:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8008d5c:	920e      	str	r2, [sp, #56]	@ 0x38
 8008d5e:	4602      	mov	r2, r0
 8008d60:	3803      	subs	r0, #3
 8008d62:	900f      	str	r0, [sp, #60]	@ 0x3c
 8008d64:	f10b 0004 	add.w	r0, fp, #4
 8008d68:	9004      	str	r0, [sp, #16]
 8008d6a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8008d6c:	f106 0e08 	add.w	lr, r6, #8
 8008d70:	3008      	adds	r0, #8
 8008d72:	f10a 0608 	add.w	r6, sl, #8
 8008d76:	f8cd e018 	str.w	lr, [sp, #24]
 8008d7a:	f8cd a050 	str.w	sl, [sp, #80]	@ 0x50
 8008d7e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8008d82:	46b2      	mov	sl, r6
 8008d84:	4696      	mov	lr, r2
 8008d86:	4683      	mov	fp, r0
 8008d88:	091b      	lsrs	r3, r3, #4
 8008d8a:	3301      	adds	r3, #1
 8008d8c:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8008d8e:	ea4f 1c03 	mov.w	ip, r3, lsl #4
 8008d92:	eb08 1343 	add.w	r3, r8, r3, lsl #5
 8008d96:	3702      	adds	r7, #2
 8008d98:	9310      	str	r3, [sp, #64]	@ 0x40
 8008d9a:	1f13      	subs	r3, r2, #4
 8008d9c:	9705      	str	r7, [sp, #20]
 8008d9e:	9311      	str	r3, [sp, #68]	@ 0x44
 8008da0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008da2:	f8cd c01c 	str.w	ip, [sp, #28]
 8008da6:	f8cd 9054 	str.w	r9, [sp, #84]	@ 0x54
 8008daa:	9a06      	ldr	r2, [sp, #24]
 8008dac:	eb05 070e 	add.w	r7, r5, lr
 8008db0:	f1be 0f0f 	cmp.w	lr, #15
 8008db4:	9703      	str	r7, [sp, #12]
 8008db6:	e952 3102 	ldrd	r3, r1, [r2, #-8]
 8008dba:	f340 81d4 	ble.w	8009166 <st_sssa8_ch_fully_connected+0x4ae>
 8008dbe:	9a07      	ldr	r2, [sp, #28]
 8008dc0:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8008dc2:	18ae      	adds	r6, r5, r2
 8008dc4:	682a      	ldr	r2, [r5, #0]
 8008dc6:	f8d7 9000 	ldr.w	r9, [r7]
 8008dca:	ea4f 2832 	mov.w	r8, r2, ror #8
 8008dce:	ea4f 2c39 	mov.w	ip, r9, ror #8
 8008dd2:	6804      	ldr	r4, [r0, #0]
 8008dd4:	fa2f f282 	sxtb16	r2, r2
 8008dd8:	fa2f f888 	sxtb16	r8, r8
 8008ddc:	fa2f f989 	sxtb16	r9, r9
 8008de0:	fa2f fc8c 	sxtb16	ip, ip
 8008de4:	fb24 3202 	smlad	r2, r4, r2, r3
 8008de8:	fb24 1409 	smlad	r4, r4, r9, r1
 8008dec:	f8d0 9004 	ldr.w	r9, [r0, #4]
 8008df0:	fb29 2208 	smlad	r2, r9, r8, r2
 8008df4:	fb29 490c 	smlad	r9, r9, ip, r4
 8008df8:	686b      	ldr	r3, [r5, #4]
 8008dfa:	687c      	ldr	r4, [r7, #4]
 8008dfc:	ea4f 2833 	mov.w	r8, r3, ror #8
 8008e00:	ea4f 2c34 	mov.w	ip, r4, ror #8
 8008e04:	6881      	ldr	r1, [r0, #8]
 8008e06:	fa2f f383 	sxtb16	r3, r3
 8008e0a:	fa2f f888 	sxtb16	r8, r8
 8008e0e:	fa2f f484 	sxtb16	r4, r4
 8008e12:	fa2f fc8c 	sxtb16	ip, ip
 8008e16:	fb21 2303 	smlad	r3, r1, r3, r2
 8008e1a:	fb21 9204 	smlad	r2, r1, r4, r9
 8008e1e:	f8d0 900c 	ldr.w	r9, [r0, #12]
 8008e22:	fb29 3308 	smlad	r3, r9, r8, r3
 8008e26:	fb29 290c 	smlad	r9, r9, ip, r2
 8008e2a:	68aa      	ldr	r2, [r5, #8]
 8008e2c:	68bc      	ldr	r4, [r7, #8]
 8008e2e:	ea4f 2832 	mov.w	r8, r2, ror #8
 8008e32:	ea4f 2c34 	mov.w	ip, r4, ror #8
 8008e36:	6901      	ldr	r1, [r0, #16]
 8008e38:	fa2f f282 	sxtb16	r2, r2
 8008e3c:	fa2f f888 	sxtb16	r8, r8
 8008e40:	fa2f f484 	sxtb16	r4, r4
 8008e44:	fa2f fc8c 	sxtb16	ip, ip
 8008e48:	fb21 3202 	smlad	r2, r1, r2, r3
 8008e4c:	fb21 9304 	smlad	r3, r1, r4, r9
 8008e50:	f8d0 9014 	ldr.w	r9, [r0, #20]
 8008e54:	fb29 2208 	smlad	r2, r9, r8, r2
 8008e58:	fb29 390c 	smlad	r9, r9, ip, r3
 8008e5c:	68eb      	ldr	r3, [r5, #12]
 8008e5e:	68fc      	ldr	r4, [r7, #12]
 8008e60:	ea4f 2833 	mov.w	r8, r3, ror #8
 8008e64:	ea4f 2c34 	mov.w	ip, r4, ror #8
 8008e68:	6981      	ldr	r1, [r0, #24]
 8008e6a:	3510      	adds	r5, #16
 8008e6c:	3710      	adds	r7, #16
 8008e6e:	fa2f f383 	sxtb16	r3, r3
 8008e72:	fa2f f888 	sxtb16	r8, r8
 8008e76:	fa2f f484 	sxtb16	r4, r4
 8008e7a:	fa2f fc8c 	sxtb16	ip, ip
 8008e7e:	fb21 2303 	smlad	r3, r1, r3, r2
 8008e82:	fb21 9204 	smlad	r2, r1, r4, r9
 8008e86:	69c1      	ldr	r1, [r0, #28]
 8008e88:	3020      	adds	r0, #32
 8008e8a:	fb21 3308 	smlad	r3, r1, r8, r3
 8008e8e:	fb21 210c 	smlad	r1, r1, ip, r2
 8008e92:	42b5      	cmp	r5, r6
 8008e94:	d196      	bne.n	8008dc4 <st_sssa8_ch_fully_connected+0x10c>
 8008e96:	9807      	ldr	r0, [sp, #28]
 8008e98:	9a03      	ldr	r2, [sp, #12]
 8008e9a:	4681      	mov	r9, r0
 8008e9c:	4402      	add	r2, r0
 8008e9e:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8008ea0:	9203      	str	r2, [sp, #12]
 8008ea2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008ea4:	4591      	cmp	r9, r2
 8008ea6:	f280 815c 	bge.w	8009162 <st_sssa8_ch_fully_connected+0x4aa>
 8008eaa:	462f      	mov	r7, r5
 8008eac:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008eae:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008eb2:	eba2 0209 	sub.w	r2, r2, r9
 8008eb6:	ea4f 0c92 	mov.w	ip, r2, lsr #2
 8008eba:	f10c 0201 	add.w	r2, ip, #1
 8008ebe:	0090      	lsls	r0, r2, #2
 8008ec0:	e9cd 0208 	strd	r0, r2, [sp, #32]
 8008ec4:	e9cd c90a 	strd	ip, r9, [sp, #40]	@ 0x28
 8008ec8:	eb06 0482 	add.w	r4, r6, r2, lsl #2
 8008ecc:	950c      	str	r5, [sp, #48]	@ 0x30
 8008ece:	f856 5b04 	ldr.w	r5, [r6], #4
 8008ed2:	f858 0b04 	ldr.w	r0, [r8], #4
 8008ed6:	ea4f 2935 	mov.w	r9, r5, ror #8
 8008eda:	ea4f 2c30 	mov.w	ip, r0, ror #8
 8008ede:	683a      	ldr	r2, [r7, #0]
 8008ee0:	fa2f f585 	sxtb16	r5, r5
 8008ee4:	fa2f f989 	sxtb16	r9, r9
 8008ee8:	fa2f f080 	sxtb16	r0, r0
 8008eec:	fa2f fc8c 	sxtb16	ip, ip
 8008ef0:	fb22 3305 	smlad	r3, r2, r5, r3
 8008ef4:	fb22 1200 	smlad	r2, r2, r0, r1
 8008ef8:	6879      	ldr	r1, [r7, #4]
 8008efa:	3708      	adds	r7, #8
 8008efc:	fb21 3309 	smlad	r3, r1, r9, r3
 8008f00:	fb21 210c 	smlad	r1, r1, ip, r2
 8008f04:	42b4      	cmp	r4, r6
 8008f06:	d1e2      	bne.n	8008ece <st_sssa8_ch_fully_connected+0x216>
 8008f08:	e9dd 0208 	ldrd	r0, r2, [sp, #32]
 8008f0c:	e9dd c90a 	ldrd	ip, r9, [sp, #40]	@ 0x28
 8008f10:	9e03      	ldr	r6, [sp, #12]
 8008f12:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8008f14:	4406      	add	r6, r0
 8008f16:	f109 0904 	add.w	r9, r9, #4
 8008f1a:	9603      	str	r6, [sp, #12]
 8008f1c:	eb05 05c2 	add.w	r5, r5, r2, lsl #3
 8008f20:	eb09 098c 	add.w	r9, r9, ip, lsl #2
 8008f24:	45ce      	cmp	lr, r9
 8008f26:	dd37      	ble.n	8008f98 <st_sssa8_ch_fully_connected+0x2e0>
 8008f28:	f9b5 0000 	ldrsh.w	r0, [r5]
 8008f2c:	f994 6000 	ldrsb.w	r6, [r4]
 8008f30:	9a03      	ldr	r2, [sp, #12]
 8008f32:	fb10 3306 	smlabb	r3, r0, r6, r3
 8008f36:	f992 6000 	ldrsb.w	r6, [r2]
 8008f3a:	fb10 1106 	smlabb	r1, r0, r6, r1
 8008f3e:	f109 0001 	add.w	r0, r9, #1
 8008f42:	4570      	cmp	r0, lr
 8008f44:	da25      	bge.n	8008f92 <st_sssa8_ch_fully_connected+0x2da>
 8008f46:	f9b5 0002 	ldrsh.w	r0, [r5, #2]
 8008f4a:	f994 6001 	ldrsb.w	r6, [r4, #1]
 8008f4e:	fb10 3306 	smlabb	r3, r0, r6, r3
 8008f52:	f992 6001 	ldrsb.w	r6, [r2, #1]
 8008f56:	fb10 1106 	smlabb	r1, r0, r6, r1
 8008f5a:	f109 0002 	add.w	r0, r9, #2
 8008f5e:	4570      	cmp	r0, lr
 8008f60:	da17      	bge.n	8008f92 <st_sssa8_ch_fully_connected+0x2da>
 8008f62:	f9b5 0004 	ldrsh.w	r0, [r5, #4]
 8008f66:	f994 6002 	ldrsb.w	r6, [r4, #2]
 8008f6a:	fb10 3306 	smlabb	r3, r0, r6, r3
 8008f6e:	f992 6002 	ldrsb.w	r6, [r2, #2]
 8008f72:	fb10 1106 	smlabb	r1, r0, r6, r1
 8008f76:	f109 0003 	add.w	r0, r9, #3
 8008f7a:	4570      	cmp	r0, lr
 8008f7c:	da09      	bge.n	8008f92 <st_sssa8_ch_fully_connected+0x2da>
 8008f7e:	f9b5 0006 	ldrsh.w	r0, [r5, #6]
 8008f82:	f992 5003 	ldrsb.w	r5, [r2, #3]
 8008f86:	fb10 1105 	smlabb	r1, r0, r5, r1
 8008f8a:	f994 5003 	ldrsb.w	r5, [r4, #3]
 8008f8e:	fb10 3305 	smlabb	r3, r0, r5, r3
 8008f92:	ebae 0909 	sub.w	r9, lr, r9
 8008f96:	444c      	add	r4, r9
 8008f98:	9a04      	ldr	r2, [sp, #16]
 8008f9a:	f85b 7c08 	ldr.w	r7, [fp, #-8]
 8008f9e:	f932 5c04 	ldrsh.w	r5, [r2, #-4]
 8008fa2:	f85a 6c08 	ldr.w	r6, [sl, #-8]
 8008fa6:	2d15      	cmp	r5, #21
 8008fa8:	f340 80b4 	ble.w	8009114 <st_sssa8_ch_fully_connected+0x45c>
 8008fac:	2201      	movs	r2, #1
 8008fae:	1ea8      	subs	r0, r5, #2
 8008fb0:	3d01      	subs	r5, #1
 8008fb2:	fa02 f000 	lsl.w	r0, r2, r0
 8008fb6:	fb53 0007 	smmla	r0, r3, r7, r0
 8008fba:	4128      	asrs	r0, r5
 8008fbc:	4430      	add	r0, r6
 8008fbe:	f300 0307 	ssat	r3, #8, r0
 8008fc2:	b25b      	sxtb	r3, r3
 8008fc4:	9a05      	ldr	r2, [sp, #20]
 8008fc6:	f802 3c02 	strb.w	r3, [r2, #-2]
 8008fca:	9b04      	ldr	r3, [sp, #16]
 8008fcc:	f933 5c02 	ldrsh.w	r5, [r3, #-2]
 8008fd0:	2d15      	cmp	r5, #21
 8008fd2:	f340 8091 	ble.w	80090f8 <st_sssa8_ch_fully_connected+0x440>
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	f85a 6c04 	ldr.w	r6, [sl, #-4]
 8008fdc:	1ea8      	subs	r0, r5, #2
 8008fde:	3d01      	subs	r5, #1
 8008fe0:	fa03 f000 	lsl.w	r0, r3, r0
 8008fe4:	f85b 3c04 	ldr.w	r3, [fp, #-4]
 8008fe8:	fb51 0103 	smmla	r1, r1, r3, r0
 8008fec:	fa41 f305 	asr.w	r3, r1, r5
 8008ff0:	4433      	add	r3, r6
 8008ff2:	f303 0307 	ssat	r3, #8, r3
 8008ff6:	b25b      	sxtb	r3, r3
 8008ff8:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008ffc:	9b06      	ldr	r3, [sp, #24]
 8008ffe:	3202      	adds	r2, #2
 8009000:	9904      	ldr	r1, [sp, #16]
 8009002:	9205      	str	r2, [sp, #20]
 8009004:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009006:	3308      	adds	r3, #8
 8009008:	3104      	adds	r1, #4
 800900a:	429a      	cmp	r2, r3
 800900c:	9306      	str	r3, [sp, #24]
 800900e:	eb04 050e 	add.w	r5, r4, lr
 8009012:	9104      	str	r1, [sp, #16]
 8009014:	f10b 0b08 	add.w	fp, fp, #8
 8009018:	f10a 0a08 	add.w	sl, sl, #8
 800901c:	f47f aec5 	bne.w	8008daa <st_sssa8_ch_fully_connected+0xf2>
 8009020:	e9dd 4a13 	ldrd	r4, sl, [sp, #76]	@ 0x4c
 8009024:	e9dd 3b20 	ldrd	r3, fp, [sp, #128]	@ 0x80
 8009028:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800902c:	9320      	str	r3, [sp, #128]	@ 0x80
 800902e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009030:	f8dd 9054 	ldr.w	r9, [sp, #84]	@ 0x54
 8009034:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009038:	9324      	str	r3, [sp, #144]	@ 0x90
 800903a:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 800903c:	f019 0f01 	tst.w	r9, #1
 8009040:	eb03 0344 	add.w	r3, r3, r4, lsl #1
 8009044:	eb0b 0b84 	add.w	fp, fp, r4, lsl #2
 8009048:	9325      	str	r3, [sp, #148]	@ 0x94
 800904a:	eb0a 0ac4 	add.w	sl, sl, r4, lsl #3
 800904e:	d048      	beq.n	80090e2 <st_sssa8_ch_fully_connected+0x42a>
 8009050:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009052:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009054:	0896      	lsrs	r6, r2, #2
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	f000 80b3 	beq.w	80091c2 <st_sssa8_ch_fully_connected+0x50a>
 800905c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800905e:	eb05 0786 	add.w	r7, r5, r6, lsl #2
 8009062:	f855 2b04 	ldr.w	r2, [r5], #4
 8009066:	f8d0 c000 	ldr.w	ip, [r0]
 800906a:	6844      	ldr	r4, [r0, #4]
 800906c:	ea4f 2132 	mov.w	r1, r2, ror #8
 8009070:	3008      	adds	r0, #8
 8009072:	fa2f f282 	sxtb16	r2, r2
 8009076:	fa2f f181 	sxtb16	r1, r1
 800907a:	fb2c 3302 	smlad	r3, ip, r2, r3
 800907e:	fb24 3301 	smlad	r3, r4, r1, r3
 8009082:	42bd      	cmp	r5, r7
 8009084:	d1ed      	bne.n	8009062 <st_sssa8_ch_fully_connected+0x3aa>
 8009086:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009088:	eb02 02c6 	add.w	r2, r2, r6, lsl #3
 800908c:	920d      	str	r2, [sp, #52]	@ 0x34
 800908e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009090:	f012 0203 	ands.w	r2, r2, #3
 8009094:	d013      	beq.n	80090be <st_sssa8_ch_fully_connected+0x406>
 8009096:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 8009098:	f997 1000 	ldrsb.w	r1, [r7]
 800909c:	8820      	ldrh	r0, [r4, #0]
 800909e:	2a01      	cmp	r2, #1
 80090a0:	fb10 3301 	smlabb	r3, r0, r1, r3
 80090a4:	d00b      	beq.n	80090be <st_sssa8_ch_fully_connected+0x406>
 80090a6:	f997 1001 	ldrsb.w	r1, [r7, #1]
 80090aa:	8860      	ldrh	r0, [r4, #2]
 80090ac:	2a02      	cmp	r2, #2
 80090ae:	fb10 3301 	smlabb	r3, r0, r1, r3
 80090b2:	d004      	beq.n	80090be <st_sssa8_ch_fully_connected+0x406>
 80090b4:	f997 2002 	ldrsb.w	r2, [r7, #2]
 80090b8:	88a1      	ldrh	r1, [r4, #4]
 80090ba:	fb11 3302 	smlabb	r3, r1, r2, r3
 80090be:	f9bb 2000 	ldrsh.w	r2, [fp]
 80090c2:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80090c4:	2a15      	cmp	r2, #21
 80090c6:	6809      	ldr	r1, [r1, #0]
 80090c8:	f8da 0000 	ldr.w	r0, [sl]
 80090cc:	dc60      	bgt.n	8009190 <st_sssa8_ch_fully_connected+0x4d8>
 80090ce:	2a00      	cmp	r2, #0
 80090d0:	dd4e      	ble.n	8009170 <st_sssa8_ch_fully_connected+0x4b8>
 80090d2:	005b      	lsls	r3, r3, #1
 80090d4:	fb53 0301 	smmla	r3, r3, r1, r0
 80090d8:	4113      	asrs	r3, r2
 80090da:	f303 0307 	ssat	r3, #8, r3
 80090de:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 80090e0:	7013      	strb	r3, [r2, #0]
 80090e2:	2000      	movs	r0, #0
 80090e4:	b017      	add	sp, #92	@ 0x5c
 80090e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090ea:	9a03      	ldr	r2, [sp, #12]
 80090ec:	f846 3f04 	str.w	r3, [r6, #4]!
 80090f0:	42a2      	cmp	r2, r4
 80090f2:	f47f ae08 	bne.w	8008d06 <st_sssa8_ch_fully_connected+0x4e>
 80090f6:	e618      	b.n	8008d2a <st_sssa8_ch_fully_connected+0x72>
 80090f8:	2d00      	cmp	r5, #0
 80090fa:	dd15      	ble.n	8009128 <st_sssa8_ch_fully_connected+0x470>
 80090fc:	f85b 3c04 	ldr.w	r3, [fp, #-4]
 8009100:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8009104:	0049      	lsls	r1, r1, #1
 8009106:	fb51 0103 	smmla	r1, r1, r3, r0
 800910a:	4129      	asrs	r1, r5
 800910c:	f301 0307 	ssat	r3, #8, r1
 8009110:	b25b      	sxtb	r3, r3
 8009112:	e771      	b.n	8008ff8 <st_sssa8_ch_fully_connected+0x340>
 8009114:	2d00      	cmp	r5, #0
 8009116:	dd17      	ble.n	8009148 <st_sssa8_ch_fully_connected+0x490>
 8009118:	005b      	lsls	r3, r3, #1
 800911a:	fb53 6307 	smmla	r3, r3, r7, r6
 800911e:	412b      	asrs	r3, r5
 8009120:	f303 0307 	ssat	r3, #8, r3
 8009124:	b25b      	sxtb	r3, r3
 8009126:	e74d      	b.n	8008fc4 <st_sssa8_ch_fully_connected+0x30c>
 8009128:	f1c5 0501 	rsb	r5, r5, #1
 800912c:	40a9      	lsls	r1, r5
 800912e:	f301 011f 	ssat	r1, #32, r1
 8009132:	f85b 3c04 	ldr.w	r3, [fp, #-4]
 8009136:	fb51 f113 	smmulr	r1, r1, r3
 800913a:	f85a 3c04 	ldr.w	r3, [sl, #-4]
 800913e:	440b      	add	r3, r1
 8009140:	f303 0307 	ssat	r3, #8, r3
 8009144:	b25b      	sxtb	r3, r3
 8009146:	e757      	b.n	8008ff8 <st_sssa8_ch_fully_connected+0x340>
 8009148:	f1c5 0001 	rsb	r0, r5, #1
 800914c:	fa03 f000 	lsl.w	r0, r3, r0
 8009150:	f300 001f 	ssat	r0, #32, r0
 8009154:	fb50 f017 	smmulr	r0, r0, r7
 8009158:	4430      	add	r0, r6
 800915a:	f300 0307 	ssat	r3, #8, r0
 800915e:	b25b      	sxtb	r3, r3
 8009160:	e730      	b.n	8008fc4 <st_sssa8_ch_fully_connected+0x30c>
 8009162:	4634      	mov	r4, r6
 8009164:	e6de      	b.n	8008f24 <st_sssa8_ch_fully_connected+0x26c>
 8009166:	462e      	mov	r6, r5
 8009168:	f04f 0900 	mov.w	r9, #0
 800916c:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800916e:	e698      	b.n	8008ea2 <st_sssa8_ch_fully_connected+0x1ea>
 8009170:	f1c2 0201 	rsb	r2, r2, #1
 8009174:	4093      	lsls	r3, r2
 8009176:	f303 031f 	ssat	r3, #32, r3
 800917a:	fb53 f311 	smmulr	r3, r3, r1
 800917e:	4403      	add	r3, r0
 8009180:	f303 0307 	ssat	r3, #8, r3
 8009184:	2000      	movs	r0, #0
 8009186:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 8009188:	7013      	strb	r3, [r2, #0]
 800918a:	b017      	add	sp, #92	@ 0x5c
 800918c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009190:	2401      	movs	r4, #1
 8009192:	1e95      	subs	r5, r2, #2
 8009194:	3a01      	subs	r2, #1
 8009196:	40ac      	lsls	r4, r5
 8009198:	fb53 4301 	smmla	r3, r3, r1, r4
 800919c:	4113      	asrs	r3, r2
 800919e:	4403      	add	r3, r0
 80091a0:	f303 0307 	ssat	r3, #8, r3
 80091a4:	2000      	movs	r0, #0
 80091a6:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 80091a8:	7013      	strb	r3, [r2, #0]
 80091aa:	b017      	add	sp, #92	@ 0x5c
 80091ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091b0:	4673      	mov	r3, lr
 80091b2:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80091b4:	9700      	str	r7, [sp, #0]
 80091b6:	f000 f9b9 	bl	800952c <st_int8_reordered_no_shift_zero>
 80091ba:	2000      	movs	r0, #0
 80091bc:	b017      	add	sp, #92	@ 0x5c
 80091be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091c2:	462f      	mov	r7, r5
 80091c4:	e763      	b.n	800908e <st_sssa8_ch_fully_connected+0x3d6>
 80091c6:	bf00      	nop

080091c8 <st_sssa8_fully_connected>:
 80091c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091cc:	b091      	sub	sp, #68	@ 0x44
 80091ce:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 80091d0:	4694      	mov	ip, r2
 80091d2:	6824      	ldr	r4, [r4, #0]
 80091d4:	f99d 2074 	ldrsb.w	r2, [sp, #116]	@ 0x74
 80091d8:	9409      	str	r4, [sp, #36]	@ 0x24
 80091da:	9c1b      	ldr	r4, [sp, #108]	@ 0x6c
 80091dc:	468a      	mov	sl, r1
 80091de:	f9b4 8000 	ldrsh.w	r8, [r4]
 80091e2:	f99d 6070 	ldrsb.w	r6, [sp, #112]	@ 0x70
 80091e6:	f108 34ff 	add.w	r4, r8, #4294967295
 80091ea:	2c14      	cmp	r4, #20
 80091ec:	940b      	str	r4, [sp, #44]	@ 0x2c
 80091ee:	9008      	str	r0, [sp, #32]
 80091f0:	9207      	str	r2, [sp, #28]
 80091f2:	d807      	bhi.n	8009204 <st_sssa8_fully_connected+0x3c>
 80091f4:	2101      	movs	r1, #1
 80091f6:	fa02 f008 	lsl.w	r0, r2, r8
 80091fa:	fa01 f108 	lsl.w	r1, r1, r8
 80091fe:	eb00 0251 	add.w	r2, r0, r1, lsr #1
 8009202:	9207      	str	r2, [sp, #28]
 8009204:	49c1      	ldr	r1, [pc, #772]	@ (800950c <st_sssa8_fully_connected+0x344>)
 8009206:	4662      	mov	r2, ip
 8009208:	fba1 0103 	umull	r0, r1, r1, r3
 800920c:	ea4f 0b91 	mov.w	fp, r1, lsr #2
 8009210:	eb0b 014b 	add.w	r1, fp, fp, lsl #1
 8009214:	eba3 0941 	sub.w	r9, r3, r1, lsl #1
 8009218:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800921a:	fb0b f40c 	mul.w	r4, fp, ip
 800921e:	eb03 0541 	add.w	r5, r3, r1, lsl #1
 8009222:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8009224:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8009228:	eb03 07c1 	add.w	r7, r3, r1, lsl #3
 800922c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800922e:	fa1f f989 	uxth.w	r9, r9
 8009232:	eb0a 0444 	add.w	r4, sl, r4, lsl #1
 8009236:	2b00      	cmp	r3, #0
 8009238:	f000 80a1 	beq.w	800937e <st_sssa8_fully_connected+0x1b6>
 800923c:	4619      	mov	r1, r3
 800923e:	eac6 4306 	pkhbt	r3, r6, r6, lsl #16
 8009242:	9600      	str	r6, [sp, #0]
 8009244:	4666      	mov	r6, ip
 8009246:	9808      	ldr	r0, [sp, #32]
 8009248:	f000 f970 	bl	800952c <st_int8_reordered_no_shift_zero>
 800924c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800924e:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8009250:	9002      	str	r0, [sp, #8]
 8009252:	9807      	ldr	r0, [sp, #28]
 8009254:	9304      	str	r3, [sp, #16]
 8009256:	9001      	str	r0, [sp, #4]
 8009258:	4651      	mov	r1, sl
 800925a:	4632      	mov	r2, r6
 800925c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800925e:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8009260:	f8cd b000 	str.w	fp, [sp]
 8009264:	f8cd 800c 	str.w	r8, [sp, #12]
 8009268:	f000 f99a 	bl	80095a0 <st_sssa8_dense_loop>
 800926c:	f1b9 0f00 	cmp.w	r9, #0
 8009270:	d061      	beq.n	8009336 <st_sssa8_fully_connected+0x16e>
 8009272:	2101      	movs	r1, #1
 8009274:	f006 0203 	and.w	r2, r6, #3
 8009278:	ea4f 0e96 	mov.w	lr, r6, lsr #2
 800927c:	1e50      	subs	r0, r2, #1
 800927e:	f10e 33ff 	add.w	r3, lr, #4294967295
 8009282:	b286      	uxth	r6, r0
 8009284:	b29b      	uxth	r3, r3
 8009286:	f1a8 0002 	sub.w	r0, r8, #2
 800928a:	440b      	add	r3, r1
 800928c:	4081      	lsls	r1, r0
 800928e:	910d      	str	r1, [sp, #52]	@ 0x34
 8009290:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8009292:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 8009296:	eb01 0ac3 	add.w	sl, r1, r3, lsl #3
 800929a:	920a      	str	r2, [sp, #40]	@ 0x28
 800929c:	4659      	mov	r1, fp
 800929e:	4632      	mov	r2, r6
 80092a0:	1c73      	adds	r3, r6, #1
 80092a2:	930c      	str	r3, [sp, #48]	@ 0x30
 80092a4:	f1c8 0301 	rsb	r3, r8, #1
 80092a8:	44a9      	add	r9, r5
 80092aa:	930e      	str	r3, [sp, #56]	@ 0x38
 80092ac:	f857 3b04 	ldr.w	r3, [r7], #4
 80092b0:	f1be 0f00 	cmp.w	lr, #0
 80092b4:	d060      	beq.n	8009378 <st_sssa8_fully_connected+0x1b0>
 80092b6:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80092b8:	eb04 0b01 	add.w	fp, r4, r1
 80092bc:	9508      	str	r5, [sp, #32]
 80092be:	f854 0b04 	ldr.w	r0, [r4], #4
 80092c2:	fa2f fc90 	sxtb16	ip, r0, ror #8
 80092c6:	6835      	ldr	r5, [r6, #0]
 80092c8:	fa2f f080 	sxtb16	r0, r0
 80092cc:	fb25 3500 	smlad	r5, r5, r0, r3
 80092d0:	6873      	ldr	r3, [r6, #4]
 80092d2:	3608      	adds	r6, #8
 80092d4:	fb23 530c 	smlad	r3, r3, ip, r5
 80092d8:	45a3      	cmp	fp, r4
 80092da:	d1f0      	bne.n	80092be <st_sssa8_fully_connected+0xf6>
 80092dc:	4650      	mov	r0, sl
 80092de:	9d08      	ldr	r5, [sp, #32]
 80092e0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80092e2:	2c00      	cmp	r4, #0
 80092e4:	d039      	beq.n	800935a <st_sssa8_fully_connected+0x192>
 80092e6:	f99b 4000 	ldrsb.w	r4, [fp]
 80092ea:	8806      	ldrh	r6, [r0, #0]
 80092ec:	fb16 3304 	smlabb	r3, r6, r4, r3
 80092f0:	b162      	cbz	r2, 800930c <st_sssa8_fully_connected+0x144>
 80092f2:	f99b 4001 	ldrsb.w	r4, [fp, #1]
 80092f6:	8846      	ldrh	r6, [r0, #2]
 80092f8:	fb16 3304 	smlabb	r3, r6, r4, r3
 80092fc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80092fe:	2c02      	cmp	r4, #2
 8009300:	d004      	beq.n	800930c <st_sssa8_fully_connected+0x144>
 8009302:	8884      	ldrh	r4, [r0, #4]
 8009304:	f99b 0002 	ldrsb.w	r0, [fp, #2]
 8009308:	fb14 3300 	smlabb	r3, r4, r0, r3
 800930c:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800930e:	eb0b 0400 	add.w	r4, fp, r0
 8009312:	f1b8 0f15 	cmp.w	r8, #21
 8009316:	dd12      	ble.n	800933e <st_sssa8_fully_connected+0x176>
 8009318:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800931a:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 800931c:	fb53 6300 	smmla	r3, r3, r0, r6
 8009320:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8009322:	4103      	asrs	r3, r0
 8009324:	9807      	ldr	r0, [sp, #28]
 8009326:	4403      	add	r3, r0
 8009328:	f303 0307 	ssat	r3, #8, r3
 800932c:	b25b      	sxtb	r3, r3
 800932e:	f805 3b01 	strb.w	r3, [r5], #1
 8009332:	454d      	cmp	r5, r9
 8009334:	d1ba      	bne.n	80092ac <st_sssa8_fully_connected+0xe4>
 8009336:	2000      	movs	r0, #0
 8009338:	b011      	add	sp, #68	@ 0x44
 800933a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800933e:	f1b8 0f00 	cmp.w	r8, #0
 8009342:	dd0c      	ble.n	800935e <st_sssa8_fully_connected+0x196>
 8009344:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009346:	9e07      	ldr	r6, [sp, #28]
 8009348:	005b      	lsls	r3, r3, #1
 800934a:	fb53 6300 	smmla	r3, r3, r0, r6
 800934e:	fa43 f308 	asr.w	r3, r3, r8
 8009352:	f303 0307 	ssat	r3, #8, r3
 8009356:	b25b      	sxtb	r3, r3
 8009358:	e7e9      	b.n	800932e <st_sssa8_fully_connected+0x166>
 800935a:	465c      	mov	r4, fp
 800935c:	e7d9      	b.n	8009312 <st_sssa8_fully_connected+0x14a>
 800935e:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8009360:	4083      	lsls	r3, r0
 8009362:	f303 031f 	ssat	r3, #32, r3
 8009366:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009368:	fb53 f310 	smmulr	r3, r3, r0
 800936c:	9807      	ldr	r0, [sp, #28]
 800936e:	4403      	add	r3, r0
 8009370:	f303 0307 	ssat	r3, #8, r3
 8009374:	b25b      	sxtb	r3, r3
 8009376:	e7da      	b.n	800932e <st_sssa8_fully_connected+0x166>
 8009378:	46a3      	mov	fp, r4
 800937a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800937c:	e7b0      	b.n	80092e0 <st_sssa8_fully_connected+0x118>
 800937e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009380:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8009382:	4651      	mov	r1, sl
 8009384:	e9cd 6202 	strd	r6, r2, [sp, #8]
 8009388:	f8dd a020 	ldr.w	sl, [sp, #32]
 800938c:	9a07      	ldr	r2, [sp, #28]
 800938e:	9305      	str	r3, [sp, #20]
 8009390:	f8cd b000 	str.w	fp, [sp]
 8009394:	9201      	str	r2, [sp, #4]
 8009396:	4650      	mov	r0, sl
 8009398:	4662      	mov	r2, ip
 800939a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800939c:	f8cd 8010 	str.w	r8, [sp, #16]
 80093a0:	46e3      	mov	fp, ip
 80093a2:	f000 fad5 	bl	8009950 <st_sssa8_dense_memopt_loop>
 80093a6:	f1b9 0f00 	cmp.w	r9, #0
 80093aa:	d0c4      	beq.n	8009336 <st_sssa8_fully_connected+0x16e>
 80093ac:	4658      	mov	r0, fp
 80093ae:	2101      	movs	r1, #1
 80093b0:	44a9      	add	r9, r5
 80093b2:	46ce      	mov	lr, r9
 80093b4:	4681      	mov	r9, r0
 80093b6:	f1ab 0310 	sub.w	r3, fp, #16
 80093ba:	f023 030f 	bic.w	r3, r3, #15
 80093be:	f103 0b10 	add.w	fp, r3, #16
 80093c2:	f1a8 0302 	sub.w	r3, r8, #2
 80093c6:	fa01 f303 	lsl.w	r3, r1, r3
 80093ca:	eb0a 020b 	add.w	r2, sl, fp
 80093ce:	930e      	str	r3, [sp, #56]	@ 0x38
 80093d0:	f1b9 0f0f 	cmp.w	r9, #15
 80093d4:	eba1 0308 	sub.w	r3, r1, r8
 80093d8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80093da:	f1c6 0100 	rsb	r1, r6, #0
 80093de:	46c2      	mov	sl, r8
 80093e0:	eac1 4101 	pkhbt	r1, r1, r1, lsl #16
 80093e4:	f857 3b04 	ldr.w	r3, [r7], #4
 80093e8:	920d      	str	r2, [sp, #52]	@ 0x34
 80093ea:	dd78      	ble.n	80094de <st_sssa8_fully_connected+0x316>
 80093ec:	9808      	ldr	r0, [sp, #32]
 80093ee:	eb04 080b 	add.w	r8, r4, fp
 80093f2:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80093f6:	950c      	str	r5, [sp, #48]	@ 0x30
 80093f8:	6822      	ldr	r2, [r4, #0]
 80093fa:	6805      	ldr	r5, [r0, #0]
 80093fc:	fa2f fb92 	sxtb16	fp, r2, ror #8
 8009400:	ea4f 2c35 	mov.w	ip, r5, ror #8
 8009404:	fa2f f282 	sxtb16	r2, r2
 8009408:	fa21 f585 	sxtab16	r5, r1, r5
 800940c:	fa21 fc8c 	sxtab16	ip, r1, ip
 8009410:	fb25 3502 	smlad	r5, r5, r2, r3
 8009414:	fb2c 550b 	smlad	r5, ip, fp, r5
 8009418:	f8d4 c004 	ldr.w	ip, [r4, #4]
 800941c:	6843      	ldr	r3, [r0, #4]
 800941e:	fa2f fb9c 	sxtb16	fp, ip, ror #8
 8009422:	ea4f 2233 	mov.w	r2, r3, ror #8
 8009426:	fa2f fc8c 	sxtb16	ip, ip
 800942a:	fa21 f383 	sxtab16	r3, r1, r3
 800942e:	fa21 f282 	sxtab16	r2, r1, r2
 8009432:	fb23 530c 	smlad	r3, r3, ip, r5
 8009436:	fb22 320b 	smlad	r2, r2, fp, r3
 800943a:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800943e:	6883      	ldr	r3, [r0, #8]
 8009440:	fa2f fb9c 	sxtb16	fp, ip, ror #8
 8009444:	ea4f 2533 	mov.w	r5, r3, ror #8
 8009448:	fa2f fc8c 	sxtb16	ip, ip
 800944c:	fa21 f383 	sxtab16	r3, r1, r3
 8009450:	fa21 f585 	sxtab16	r5, r1, r5
 8009454:	fb23 230c 	smlad	r3, r3, ip, r2
 8009458:	fb25 350b 	smlad	r5, r5, fp, r3
 800945c:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8009460:	68c2      	ldr	r2, [r0, #12]
 8009462:	3410      	adds	r4, #16
 8009464:	3010      	adds	r0, #16
 8009466:	fa2f fb9c 	sxtb16	fp, ip, ror #8
 800946a:	ea4f 2332 	mov.w	r3, r2, ror #8
 800946e:	fa2f fc8c 	sxtb16	ip, ip
 8009472:	fa21 f282 	sxtab16	r2, r1, r2
 8009476:	fa21 f383 	sxtab16	r3, r1, r3
 800947a:	fb22 520c 	smlad	r2, r2, ip, r5
 800947e:	fb23 230b 	smlad	r3, r3, fp, r2
 8009482:	45a0      	cmp	r8, r4
 8009484:	d1b8      	bne.n	80093f8 <st_sssa8_fully_connected+0x230>
 8009486:	e9dd 500c 	ldrd	r5, r0, [sp, #48]	@ 0x30
 800948a:	f8dd b028 	ldr.w	fp, [sp, #40]	@ 0x28
 800948e:	465c      	mov	r4, fp
 8009490:	45a1      	cmp	r9, r4
 8009492:	dd29      	ble.n	80094e8 <st_sssa8_fully_connected+0x320>
 8009494:	eba9 0404 	sub.w	r4, r9, r4
 8009498:	4444      	add	r4, r8
 800949a:	f918 cb01 	ldrsb.w	ip, [r8], #1
 800949e:	f910 2b01 	ldrsb.w	r2, [r0], #1
 80094a2:	45a0      	cmp	r8, r4
 80094a4:	eba2 0206 	sub.w	r2, r2, r6
 80094a8:	fb12 330c 	smlabb	r3, r2, ip, r3
 80094ac:	d1f5      	bne.n	800949a <st_sssa8_fully_connected+0x2d2>
 80094ae:	f1ba 0f15 	cmp.w	sl, #21
 80094b2:	dd1d      	ble.n	80094f0 <st_sssa8_fully_connected+0x328>
 80094b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80094b6:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80094b8:	fb53 0302 	smmla	r3, r3, r2, r0
 80094bc:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80094be:	4113      	asrs	r3, r2
 80094c0:	9a07      	ldr	r2, [sp, #28]
 80094c2:	4413      	add	r3, r2
 80094c4:	f303 0307 	ssat	r3, #8, r3
 80094c8:	b25b      	sxtb	r3, r3
 80094ca:	f805 3b01 	strb.w	r3, [r5], #1
 80094ce:	4575      	cmp	r5, lr
 80094d0:	f43f af31 	beq.w	8009336 <st_sssa8_fully_connected+0x16e>
 80094d4:	f1b9 0f0f 	cmp.w	r9, #15
 80094d8:	f857 3b04 	ldr.w	r3, [r7], #4
 80094dc:	dc86      	bgt.n	80093ec <st_sssa8_fully_connected+0x224>
 80094de:	46a0      	mov	r8, r4
 80094e0:	2400      	movs	r4, #0
 80094e2:	45a1      	cmp	r9, r4
 80094e4:	9808      	ldr	r0, [sp, #32]
 80094e6:	dcd5      	bgt.n	8009494 <st_sssa8_fully_connected+0x2cc>
 80094e8:	f1ba 0f15 	cmp.w	sl, #21
 80094ec:	4644      	mov	r4, r8
 80094ee:	dce1      	bgt.n	80094b4 <st_sssa8_fully_connected+0x2ec>
 80094f0:	f1ba 0f00 	cmp.w	sl, #0
 80094f4:	dd0c      	ble.n	8009510 <st_sssa8_fully_connected+0x348>
 80094f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80094f8:	9807      	ldr	r0, [sp, #28]
 80094fa:	005b      	lsls	r3, r3, #1
 80094fc:	fb53 0302 	smmla	r3, r3, r2, r0
 8009500:	fa43 f30a 	asr.w	r3, r3, sl
 8009504:	f303 0307 	ssat	r3, #8, r3
 8009508:	b25b      	sxtb	r3, r3
 800950a:	e7de      	b.n	80094ca <st_sssa8_fully_connected+0x302>
 800950c:	aaaaaaab 	.word	0xaaaaaaab
 8009510:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009512:	4093      	lsls	r3, r2
 8009514:	f303 031f 	ssat	r3, #32, r3
 8009518:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800951a:	fb53 f312 	smmulr	r3, r3, r2
 800951e:	9a07      	ldr	r2, [sp, #28]
 8009520:	4413      	add	r3, r2
 8009522:	f303 0307 	ssat	r3, #8, r3
 8009526:	b25b      	sxtb	r3, r3
 8009528:	e7cf      	b.n	80094ca <st_sssa8_fully_connected+0x302>
 800952a:	bf00      	nop

0800952c <st_int8_reordered_no_shift_zero>:
 800952c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800952e:	0897      	lsrs	r7, r2, #2
 8009530:	f9bd 6014 	ldrsh.w	r6, [sp, #20]
 8009534:	d02c      	beq.n	8009590 <st_int8_reordered_no_shift_zero+0x64>
 8009536:	468e      	mov	lr, r1
 8009538:	eb00 0587 	add.w	r5, r0, r7, lsl #2
 800953c:	f850 cb04 	ldr.w	ip, [r0], #4
 8009540:	fa2f f49c 	sxtb16	r4, ip, ror #8
 8009544:	fad4 f403 	ssub16	r4, r4, r3
 8009548:	fa2f fc8c 	sxtb16	ip, ip
 800954c:	fadc fc03 	ssub16	ip, ip, r3
 8009550:	4285      	cmp	r5, r0
 8009552:	f8ce c000 	str.w	ip, [lr]
 8009556:	f8ce 4004 	str.w	r4, [lr, #4]
 800955a:	f10e 0e08 	add.w	lr, lr, #8
 800955e:	d1ed      	bne.n	800953c <st_int8_reordered_no_shift_zero+0x10>
 8009560:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 8009564:	f012 0203 	ands.w	r2, r2, #3
 8009568:	d011      	beq.n	800958e <st_int8_reordered_no_shift_zero+0x62>
 800956a:	f995 0000 	ldrsb.w	r0, [r5]
 800956e:	b273      	sxtb	r3, r6
 8009570:	1ac0      	subs	r0, r0, r3
 8009572:	2a01      	cmp	r2, #1
 8009574:	8008      	strh	r0, [r1, #0]
 8009576:	d00a      	beq.n	800958e <st_int8_reordered_no_shift_zero+0x62>
 8009578:	f995 0001 	ldrsb.w	r0, [r5, #1]
 800957c:	2a02      	cmp	r2, #2
 800957e:	eba0 0003 	sub.w	r0, r0, r3
 8009582:	8048      	strh	r0, [r1, #2]
 8009584:	d003      	beq.n	800958e <st_int8_reordered_no_shift_zero+0x62>
 8009586:	f995 2002 	ldrsb.w	r2, [r5, #2]
 800958a:	1ad3      	subs	r3, r2, r3
 800958c:	808b      	strh	r3, [r1, #4]
 800958e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009590:	4605      	mov	r5, r0
 8009592:	e7e7      	b.n	8009564 <st_int8_reordered_no_shift_zero+0x38>
	...

080095a0 <st_sssa8_dense_loop>:
 80095a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095a4:	b086      	sub	sp, #24
 80095a6:	f8dd b048 	ldr.w	fp, [sp, #72]	@ 0x48
 80095aa:	f1bb 0f00 	cmp.w	fp, #0
 80095ae:	bfcc      	ite	gt
 80095b0:	f04f 0c00 	movgt.w	ip, #0
 80095b4:	f04f 3cff 	movle.w	ip, #4294967295
 80095b8:	f1bb 0f15 	cmp.w	fp, #21
 80095bc:	bfc8      	it	gt
 80095be:	f04f 0c01 	movgt.w	ip, #1
 80095c2:	f8cd c000 	str.w	ip, [sp]
 80095c6:	9001      	str	r0, [sp, #4]
 80095c8:	4692      	mov	sl, r2
 80095ca:	4699      	mov	r9, r3
 80095cc:	f8cd 9014 	str.w	r9, [sp, #20]
 80095d0:	f8dd b04c 	ldr.w	fp, [sp, #76]	@ 0x4c
 80095d4:	460f      	mov	r7, r1
 80095d6:	ea4f 06aa 	mov.w	r6, sl, asr #2
 80095da:	9603      	str	r6, [sp, #12]
 80095dc:	f00a 0603 	and.w	r6, sl, #3
 80095e0:	9604      	str	r6, [sp, #16]
 80095e2:	f8bd 403c 	ldrh.w	r4, [sp, #60]	@ 0x3c
 80095e6:	eb0b 0284 	add.w	r2, fp, r4, lsl #2
 80095ea:	eb02 0244 	add.w	r2, r2, r4, lsl #1
 80095ee:	9202      	str	r2, [sp, #8]
 80095f0:	2c00      	cmp	r4, #0
 80095f2:	f000 8132 	beq.w	800985a <Exit>

080095f6 <MainLoop>:
 80095f6:	9e03      	ldr	r6, [sp, #12]
 80095f8:	f8dd e014 	ldr.w	lr, [sp, #20]
 80095fc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009600:	e8be 003f 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5}
 8009604:	f8cd e014 	str.w	lr, [sp, #20]
 8009608:	3e01      	subs	r6, #1
 800960a:	dd7d      	ble.n	8009708 <FinalLoop>

0800960c <Loop4>:
 800960c:	f857 eb04 	ldr.w	lr, [r7], #4
 8009610:	e8b8 0600 	ldmia.w	r8!, {r9, sl}
 8009614:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8009618:	fa2f fe8e 	sxtb16	lr, lr
 800961c:	fb2c 000a 	smlad	r0, ip, sl, r0
 8009620:	fb2e 0009 	smlad	r0, lr, r9, r0
 8009624:	f857 eb04 	ldr.w	lr, [r7], #4
 8009628:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800962c:	fa2f fe8e 	sxtb16	lr, lr
 8009630:	fb2c 110a 	smlad	r1, ip, sl, r1
 8009634:	fb2e 1109 	smlad	r1, lr, r9, r1
 8009638:	f857 eb04 	ldr.w	lr, [r7], #4
 800963c:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8009640:	fa2f fe8e 	sxtb16	lr, lr
 8009644:	fb2c 220a 	smlad	r2, ip, sl, r2
 8009648:	fb2e 2209 	smlad	r2, lr, r9, r2
 800964c:	f857 eb04 	ldr.w	lr, [r7], #4
 8009650:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8009654:	fa2f fe8e 	sxtb16	lr, lr
 8009658:	fb2c 330a 	smlad	r3, ip, sl, r3
 800965c:	fb2e 3309 	smlad	r3, lr, r9, r3
 8009660:	f857 eb04 	ldr.w	lr, [r7], #4
 8009664:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8009668:	fa2f fe8e 	sxtb16	lr, lr
 800966c:	fb2c 440a 	smlad	r4, ip, sl, r4
 8009670:	fb2e 4409 	smlad	r4, lr, r9, r4
 8009674:	f857 eb04 	ldr.w	lr, [r7], #4
 8009678:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800967c:	fa2f fe8e 	sxtb16	lr, lr
 8009680:	fb2c 550a 	smlad	r5, ip, sl, r5
 8009684:	fb2e 5509 	smlad	r5, lr, r9, r5
 8009688:	f857 eb04 	ldr.w	lr, [r7], #4
 800968c:	e8b8 0600 	ldmia.w	r8!, {r9, sl}
 8009690:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8009694:	fa2f fe8e 	sxtb16	lr, lr
 8009698:	fb2c 000a 	smlad	r0, ip, sl, r0
 800969c:	fb2e 0009 	smlad	r0, lr, r9, r0
 80096a0:	f857 eb04 	ldr.w	lr, [r7], #4
 80096a4:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 80096a8:	fa2f fe8e 	sxtb16	lr, lr
 80096ac:	fb2c 110a 	smlad	r1, ip, sl, r1
 80096b0:	fb2e 1109 	smlad	r1, lr, r9, r1
 80096b4:	f857 eb04 	ldr.w	lr, [r7], #4
 80096b8:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 80096bc:	fa2f fe8e 	sxtb16	lr, lr
 80096c0:	fb2c 220a 	smlad	r2, ip, sl, r2
 80096c4:	fb2e 2209 	smlad	r2, lr, r9, r2
 80096c8:	f857 eb04 	ldr.w	lr, [r7], #4
 80096cc:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 80096d0:	fa2f fe8e 	sxtb16	lr, lr
 80096d4:	fb2c 330a 	smlad	r3, ip, sl, r3
 80096d8:	fb2e 3309 	smlad	r3, lr, r9, r3
 80096dc:	f857 eb04 	ldr.w	lr, [r7], #4
 80096e0:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 80096e4:	fa2f fe8e 	sxtb16	lr, lr
 80096e8:	fb2c 440a 	smlad	r4, ip, sl, r4
 80096ec:	fb2e 4409 	smlad	r4, lr, r9, r4
 80096f0:	f857 eb04 	ldr.w	lr, [r7], #4
 80096f4:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 80096f8:	fa2f fe8e 	sxtb16	lr, lr
 80096fc:	fb2c 550a 	smlad	r5, ip, sl, r5
 8009700:	fb2e 5509 	smlad	r5, lr, r9, r5
 8009704:	3e02      	subs	r6, #2
 8009706:	dc81      	bgt.n	800960c <Loop4>

08009708 <FinalLoop>:
 8009708:	2e00      	cmp	r6, #0
 800970a:	db3d      	blt.n	8009788 <EndLoop4>
 800970c:	f857 eb04 	ldr.w	lr, [r7], #4
 8009710:	e8b8 0600 	ldmia.w	r8!, {r9, sl}
 8009714:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8009718:	fa2f fe8e 	sxtb16	lr, lr
 800971c:	fb2c 000a 	smlad	r0, ip, sl, r0
 8009720:	fb2e 0009 	smlad	r0, lr, r9, r0
 8009724:	f857 eb04 	ldr.w	lr, [r7], #4
 8009728:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800972c:	fa2f fe8e 	sxtb16	lr, lr
 8009730:	fb2c 110a 	smlad	r1, ip, sl, r1
 8009734:	fb2e 1109 	smlad	r1, lr, r9, r1
 8009738:	f857 eb04 	ldr.w	lr, [r7], #4
 800973c:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8009740:	fa2f fe8e 	sxtb16	lr, lr
 8009744:	fb2c 220a 	smlad	r2, ip, sl, r2
 8009748:	fb2e 2209 	smlad	r2, lr, r9, r2
 800974c:	f857 eb04 	ldr.w	lr, [r7], #4
 8009750:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8009754:	fa2f fe8e 	sxtb16	lr, lr
 8009758:	fb2c 330a 	smlad	r3, ip, sl, r3
 800975c:	fb2e 3309 	smlad	r3, lr, r9, r3
 8009760:	f857 eb04 	ldr.w	lr, [r7], #4
 8009764:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8009768:	fa2f fe8e 	sxtb16	lr, lr
 800976c:	fb2c 440a 	smlad	r4, ip, sl, r4
 8009770:	fb2e 4409 	smlad	r4, lr, r9, r4
 8009774:	f857 eb04 	ldr.w	lr, [r7], #4
 8009778:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 800977c:	fa2f fe8e 	sxtb16	lr, lr
 8009780:	fb2c 550a 	smlad	r5, ip, sl, r5
 8009784:	fb2e 5509 	smlad	r5, lr, r9, r5

08009788 <EndLoop4>:
 8009788:	9e04      	ldr	r6, [sp, #16]
 800978a:	b1ee      	cbz	r6, 80097c8 <OutputFormatting>

0800978c <Loop1>:
 800978c:	f938 9b02 	ldrsh.w	r9, [r8], #2
 8009790:	f997 e000 	ldrsb.w	lr, [r7]
 8009794:	f997 c001 	ldrsb.w	ip, [r7, #1]
 8009798:	fb1e 0009 	smlabb	r0, lr, r9, r0
 800979c:	fb1c 1109 	smlabb	r1, ip, r9, r1
 80097a0:	f997 e002 	ldrsb.w	lr, [r7, #2]
 80097a4:	f997 c003 	ldrsb.w	ip, [r7, #3]
 80097a8:	fb1e 2209 	smlabb	r2, lr, r9, r2
 80097ac:	fb1c 3309 	smlabb	r3, ip, r9, r3
 80097b0:	f997 e004 	ldrsb.w	lr, [r7, #4]
 80097b4:	f997 c005 	ldrsb.w	ip, [r7, #5]
 80097b8:	fb1e 4409 	smlabb	r4, lr, r9, r4
 80097bc:	fb1c 5509 	smlabb	r5, ip, r9, r5
 80097c0:	3e01      	subs	r6, #1
 80097c2:	f107 0706 	add.w	r7, r7, #6
 80097c6:	d1e1      	bne.n	800978c <Loop1>

080097c8 <OutputFormatting>:
 80097c8:	9e00      	ldr	r6, [sp, #0]
 80097ca:	f8dd e044 	ldr.w	lr, [sp, #68]	@ 0x44
 80097ce:	f8dd c048 	ldr.w	ip, [sp, #72]	@ 0x48
 80097d2:	f8dd a040 	ldr.w	sl, [sp, #64]	@ 0x40
 80097d6:	2e00      	cmp	r6, #0
 80097d8:	d142      	bne.n	8009860 <OutputFormatting_ex>
 80097da:	ea4f 0040 	mov.w	r0, r0, lsl #1
 80097de:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80097e2:	fb50 a00e 	smmla	r0, r0, lr, sl
 80097e6:	fb51 a10e 	smmla	r1, r1, lr, sl
 80097ea:	fa40 f00c 	asr.w	r0, r0, ip
 80097ee:	fa41 f10c 	asr.w	r1, r1, ip
 80097f2:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80097f6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80097fa:	fb52 a20e 	smmla	r2, r2, lr, sl
 80097fe:	fb53 a30e 	smmla	r3, r3, lr, sl
 8009802:	fa42 f20c 	asr.w	r2, r2, ip
 8009806:	fa43 f30c 	asr.w	r3, r3, ip
 800980a:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800980e:	ea4f 0545 	mov.w	r5, r5, lsl #1
 8009812:	fb54 a40e 	smmla	r4, r4, lr, sl
 8009816:	fb55 a50e 	smmla	r5, r5, lr, sl
 800981a:	fa44 f40c 	asr.w	r4, r4, ip
 800981e:	fa45 f50c 	asr.w	r5, r5, ip

08009822 <EndScaling>:
 8009822:	f300 0007 	ssat	r0, #8, r0
 8009826:	f301 0107 	ssat	r1, #8, r1
 800982a:	f302 0207 	ssat	r2, #8, r2
 800982e:	f303 0307 	ssat	r3, #8, r3
 8009832:	f304 0407 	ssat	r4, #8, r4
 8009836:	f305 0507 	ssat	r5, #8, r5
 800983a:	f80b 0b01 	strb.w	r0, [fp], #1
 800983e:	f80b 1b01 	strb.w	r1, [fp], #1
 8009842:	f80b 2b01 	strb.w	r2, [fp], #1
 8009846:	f80b 3b01 	strb.w	r3, [fp], #1
 800984a:	f80b 4b01 	strb.w	r4, [fp], #1
 800984e:	9b02      	ldr	r3, [sp, #8]
 8009850:	f80b 5b01 	strb.w	r5, [fp], #1
 8009854:	459b      	cmp	fp, r3
 8009856:	f47f aece 	bne.w	80095f6 <MainLoop>

0800985a <Exit>:
 800985a:	b006      	add	sp, #24
 800985c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009860 <OutputFormatting_ex>:
 8009860:	f116 0801 	adds.w	r8, r6, #1
 8009864:	d03c      	beq.n	80098e0 <OutputFormatting_Neg>
 8009866:	f04f 0801 	mov.w	r8, #1
 800986a:	fa08 f80c 	lsl.w	r8, r8, ip
 800986e:	ea4f 08a8 	mov.w	r8, r8, asr #2
 8009872:	fb50 800e 	smmla	r0, r0, lr, r8
 8009876:	ea4f 0040 	mov.w	r0, r0, lsl #1
 800987a:	fa40 f00c 	asr.w	r0, r0, ip
 800987e:	4450      	add	r0, sl
 8009880:	fb51 810e 	smmla	r1, r1, lr, r8
 8009884:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009888:	fa41 f10c 	asr.w	r1, r1, ip
 800988c:	4451      	add	r1, sl
 800988e:	f04f 0801 	mov.w	r8, #1
 8009892:	fa08 f80c 	lsl.w	r8, r8, ip
 8009896:	ea4f 08a8 	mov.w	r8, r8, asr #2
 800989a:	fb52 820e 	smmla	r2, r2, lr, r8
 800989e:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80098a2:	fa42 f20c 	asr.w	r2, r2, ip
 80098a6:	4452      	add	r2, sl
 80098a8:	fb53 830e 	smmla	r3, r3, lr, r8
 80098ac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80098b0:	fa43 f30c 	asr.w	r3, r3, ip
 80098b4:	4453      	add	r3, sl
 80098b6:	f04f 0801 	mov.w	r8, #1
 80098ba:	fa08 f80c 	lsl.w	r8, r8, ip
 80098be:	ea4f 08a8 	mov.w	r8, r8, asr #2
 80098c2:	fb54 840e 	smmla	r4, r4, lr, r8
 80098c6:	ea4f 0444 	mov.w	r4, r4, lsl #1
 80098ca:	fa44 f40c 	asr.w	r4, r4, ip
 80098ce:	4454      	add	r4, sl
 80098d0:	fb55 850e 	smmla	r5, r5, lr, r8
 80098d4:	ea4f 0545 	mov.w	r5, r5, lsl #1
 80098d8:	fa45 f50c 	asr.w	r5, r5, ip
 80098dc:	4455      	add	r5, sl
 80098de:	e7a0      	b.n	8009822 <EndScaling>

080098e0 <OutputFormatting_Neg>:
 80098e0:	f1cc 0801 	rsb	r8, ip, #1
 80098e4:	fa00 f008 	lsl.w	r0, r0, r8
 80098e8:	f300 001f 	ssat	r0, #32, r0
 80098ec:	fb50 f01e 	smmulr	r0, r0, lr
 80098f0:	fa01 f108 	lsl.w	r1, r1, r8
 80098f4:	f301 011f 	ssat	r1, #32, r1
 80098f8:	fb51 f11e 	smmulr	r1, r1, lr
 80098fc:	4450      	add	r0, sl
 80098fe:	4451      	add	r1, sl
 8009900:	f1cc 0801 	rsb	r8, ip, #1
 8009904:	fa02 f208 	lsl.w	r2, r2, r8
 8009908:	f302 021f 	ssat	r2, #32, r2
 800990c:	fb52 f21e 	smmulr	r2, r2, lr
 8009910:	fa03 f308 	lsl.w	r3, r3, r8
 8009914:	f303 031f 	ssat	r3, #32, r3
 8009918:	fb53 f31e 	smmulr	r3, r3, lr
 800991c:	4452      	add	r2, sl
 800991e:	4453      	add	r3, sl
 8009920:	f1cc 0801 	rsb	r8, ip, #1
 8009924:	fa04 f408 	lsl.w	r4, r4, r8
 8009928:	f304 041f 	ssat	r4, #32, r4
 800992c:	fb54 f41e 	smmulr	r4, r4, lr
 8009930:	fa05 f508 	lsl.w	r5, r5, r8
 8009934:	f305 051f 	ssat	r5, #32, r5
 8009938:	fb55 f51e 	smmulr	r5, r5, lr
 800993c:	4454      	add	r4, sl
 800993e:	4455      	add	r5, sl
 8009940:	e76f      	b.n	8009822 <EndScaling>
 8009942:	bf00      	nop
 8009944:	f3af 8000 	nop.w
 8009948:	f3af 8000 	nop.w
 800994c:	f3af 8000 	nop.w

08009950 <st_sssa8_dense_memopt_loop>:
 8009950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009954:	b087      	sub	sp, #28
 8009956:	f8dd b050 	ldr.w	fp, [sp, #80]	@ 0x50
 800995a:	f1bb 0f00 	cmp.w	fp, #0
 800995e:	bfcc      	ite	gt
 8009960:	f04f 0c00 	movgt.w	ip, #0
 8009964:	f04f 3cff 	movle.w	ip, #4294967295
 8009968:	f1bb 0f15 	cmp.w	fp, #21
 800996c:	bfc8      	it	gt
 800996e:	f04f 0c01 	movgt.w	ip, #1
 8009972:	f8cd c000 	str.w	ip, [sp]
 8009976:	9001      	str	r0, [sp, #4]
 8009978:	4692      	mov	sl, r2
 800997a:	4699      	mov	r9, r3
 800997c:	f8cd 9014 	str.w	r9, [sp, #20]
 8009980:	f8dd b054 	ldr.w	fp, [sp, #84]	@ 0x54
 8009984:	460f      	mov	r7, r1
 8009986:	f8cd b018 	str.w	fp, [sp, #24]
 800998a:	ea4f 06aa 	mov.w	r6, sl, asr #2
 800998e:	9603      	str	r6, [sp, #12]
 8009990:	f00a 0603 	and.w	r6, sl, #3
 8009994:	9604      	str	r6, [sp, #16]
 8009996:	f8bd 4040 	ldrh.w	r4, [sp, #64]	@ 0x40
 800999a:	eb0b 0284 	add.w	r2, fp, r4, lsl #2
 800999e:	eb02 0244 	add.w	r2, r2, r4, lsl #1
 80099a2:	9202      	str	r2, [sp, #8]
 80099a4:	9d12      	ldr	r5, [sp, #72]	@ 0x48
 80099a6:	f1c5 0b00 	rsb	fp, r5, #0
 80099aa:	eacb 4b0b 	pkhbt	fp, fp, fp, lsl #16
 80099ae:	2c00      	cmp	r4, #0
 80099b0:	f000 814c 	beq.w	8009c4c <Exit_m>

080099b4 <MainLoop_m>:
 80099b4:	9e03      	ldr	r6, [sp, #12]
 80099b6:	f8dd e014 	ldr.w	lr, [sp, #20]
 80099ba:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80099be:	e8be 003f 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5}
 80099c2:	f8cd e014 	str.w	lr, [sp, #20]
 80099c6:	3e01      	subs	r6, #1
 80099c8:	f340 808b 	ble.w	8009ae2 <FinalLoop_m>

080099cc <Loop4_m>:
 80099cc:	f857 eb04 	ldr.w	lr, [r7], #4
 80099d0:	f858 9b04 	ldr.w	r9, [r8], #4
 80099d4:	ea4f 2a39 	mov.w	sl, r9, ror #8
 80099d8:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 80099dc:	fa2f fe8e 	sxtb16	lr, lr
 80099e0:	fa2b f989 	sxtab16	r9, fp, r9
 80099e4:	fa2b fa8a 	sxtab16	sl, fp, sl
 80099e8:	fb2c 000a 	smlad	r0, ip, sl, r0
 80099ec:	fb2e 0009 	smlad	r0, lr, r9, r0
 80099f0:	f857 eb04 	ldr.w	lr, [r7], #4
 80099f4:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 80099f8:	fa2f fe8e 	sxtb16	lr, lr
 80099fc:	fb2c 110a 	smlad	r1, ip, sl, r1
 8009a00:	fb2e 1109 	smlad	r1, lr, r9, r1
 8009a04:	f857 eb04 	ldr.w	lr, [r7], #4
 8009a08:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8009a0c:	fa2f fe8e 	sxtb16	lr, lr
 8009a10:	fb2c 220a 	smlad	r2, ip, sl, r2
 8009a14:	fb2e 2209 	smlad	r2, lr, r9, r2
 8009a18:	f857 eb04 	ldr.w	lr, [r7], #4
 8009a1c:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8009a20:	fa2f fe8e 	sxtb16	lr, lr
 8009a24:	fb2c 330a 	smlad	r3, ip, sl, r3
 8009a28:	fb2e 3309 	smlad	r3, lr, r9, r3
 8009a2c:	f857 eb04 	ldr.w	lr, [r7], #4
 8009a30:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8009a34:	fa2f fe8e 	sxtb16	lr, lr
 8009a38:	fb2c 440a 	smlad	r4, ip, sl, r4
 8009a3c:	fb2e 4409 	smlad	r4, lr, r9, r4
 8009a40:	f857 eb04 	ldr.w	lr, [r7], #4
 8009a44:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8009a48:	fa2f fe8e 	sxtb16	lr, lr
 8009a4c:	fb2c 550a 	smlad	r5, ip, sl, r5
 8009a50:	fb2e 5509 	smlad	r5, lr, r9, r5
 8009a54:	f857 eb04 	ldr.w	lr, [r7], #4
 8009a58:	f858 9b04 	ldr.w	r9, [r8], #4
 8009a5c:	ea4f 2a39 	mov.w	sl, r9, ror #8
 8009a60:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8009a64:	fa2f fe8e 	sxtb16	lr, lr
 8009a68:	fa2b f989 	sxtab16	r9, fp, r9
 8009a6c:	fa2b fa8a 	sxtab16	sl, fp, sl
 8009a70:	fb2c 000a 	smlad	r0, ip, sl, r0
 8009a74:	fb2e 0009 	smlad	r0, lr, r9, r0
 8009a78:	f857 eb04 	ldr.w	lr, [r7], #4
 8009a7c:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8009a80:	fa2f fe8e 	sxtb16	lr, lr
 8009a84:	fb2c 110a 	smlad	r1, ip, sl, r1
 8009a88:	fb2e 1109 	smlad	r1, lr, r9, r1
 8009a8c:	f857 eb04 	ldr.w	lr, [r7], #4
 8009a90:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8009a94:	fa2f fe8e 	sxtb16	lr, lr
 8009a98:	fb2c 220a 	smlad	r2, ip, sl, r2
 8009a9c:	fb2e 2209 	smlad	r2, lr, r9, r2
 8009aa0:	f857 eb04 	ldr.w	lr, [r7], #4
 8009aa4:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8009aa8:	fa2f fe8e 	sxtb16	lr, lr
 8009aac:	fb2c 330a 	smlad	r3, ip, sl, r3
 8009ab0:	fb2e 3309 	smlad	r3, lr, r9, r3
 8009ab4:	f857 eb04 	ldr.w	lr, [r7], #4
 8009ab8:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8009abc:	fa2f fe8e 	sxtb16	lr, lr
 8009ac0:	fb2c 440a 	smlad	r4, ip, sl, r4
 8009ac4:	fb2e 4409 	smlad	r4, lr, r9, r4
 8009ac8:	f857 eb04 	ldr.w	lr, [r7], #4
 8009acc:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8009ad0:	fa2f fe8e 	sxtb16	lr, lr
 8009ad4:	fb2c 550a 	smlad	r5, ip, sl, r5
 8009ad8:	fb2e 5509 	smlad	r5, lr, r9, r5
 8009adc:	3e02      	subs	r6, #2
 8009ade:	f73f af75 	bgt.w	80099cc <Loop4_m>

08009ae2 <FinalLoop_m>:
 8009ae2:	2e00      	cmp	r6, #0
 8009ae4:	db43      	blt.n	8009b6e <EndLoop4_m>
 8009ae6:	f857 eb04 	ldr.w	lr, [r7], #4
 8009aea:	f858 9b04 	ldr.w	r9, [r8], #4
 8009aee:	ea4f 2a39 	mov.w	sl, r9, ror #8
 8009af2:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8009af6:	fa2f fe8e 	sxtb16	lr, lr
 8009afa:	fa2b f989 	sxtab16	r9, fp, r9
 8009afe:	fa2b fa8a 	sxtab16	sl, fp, sl
 8009b02:	fb2c 000a 	smlad	r0, ip, sl, r0
 8009b06:	fb2e 0009 	smlad	r0, lr, r9, r0
 8009b0a:	f857 eb04 	ldr.w	lr, [r7], #4
 8009b0e:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8009b12:	fa2f fe8e 	sxtb16	lr, lr
 8009b16:	fb2c 110a 	smlad	r1, ip, sl, r1
 8009b1a:	fb2e 1109 	smlad	r1, lr, r9, r1
 8009b1e:	f857 eb04 	ldr.w	lr, [r7], #4
 8009b22:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8009b26:	fa2f fe8e 	sxtb16	lr, lr
 8009b2a:	fb2c 220a 	smlad	r2, ip, sl, r2
 8009b2e:	fb2e 2209 	smlad	r2, lr, r9, r2
 8009b32:	f857 eb04 	ldr.w	lr, [r7], #4
 8009b36:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8009b3a:	fa2f fe8e 	sxtb16	lr, lr
 8009b3e:	fb2c 330a 	smlad	r3, ip, sl, r3
 8009b42:	fb2e 3309 	smlad	r3, lr, r9, r3
 8009b46:	f857 eb04 	ldr.w	lr, [r7], #4
 8009b4a:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8009b4e:	fa2f fe8e 	sxtb16	lr, lr
 8009b52:	fb2c 440a 	smlad	r4, ip, sl, r4
 8009b56:	fb2e 4409 	smlad	r4, lr, r9, r4
 8009b5a:	f857 eb04 	ldr.w	lr, [r7], #4
 8009b5e:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8009b62:	fa2f fe8e 	sxtb16	lr, lr
 8009b66:	fb2c 550a 	smlad	r5, ip, sl, r5
 8009b6a:	fb2e 5509 	smlad	r5, lr, r9, r5

08009b6e <EndLoop4_m>:
 8009b6e:	9e04      	ldr	r6, [sp, #16]
 8009b70:	b30e      	cbz	r6, 8009bb6 <OutputFormatting_m>
 8009b72:	f8dd a048 	ldr.w	sl, [sp, #72]	@ 0x48

08009b76 <Loop1_m>:
 8009b76:	f918 9b01 	ldrsb.w	r9, [r8], #1
 8009b7a:	f997 e000 	ldrsb.w	lr, [r7]
 8009b7e:	f997 c001 	ldrsb.w	ip, [r7, #1]
 8009b82:	eba9 090a 	sub.w	r9, r9, sl
 8009b86:	fb1e 0009 	smlabb	r0, lr, r9, r0
 8009b8a:	fb1c 1109 	smlabb	r1, ip, r9, r1
 8009b8e:	f997 e002 	ldrsb.w	lr, [r7, #2]
 8009b92:	f997 c003 	ldrsb.w	ip, [r7, #3]
 8009b96:	fb1e 2209 	smlabb	r2, lr, r9, r2
 8009b9a:	fb1c 3309 	smlabb	r3, ip, r9, r3
 8009b9e:	f997 e004 	ldrsb.w	lr, [r7, #4]
 8009ba2:	f997 c005 	ldrsb.w	ip, [r7, #5]
 8009ba6:	fb1e 4409 	smlabb	r4, lr, r9, r4
 8009baa:	fb1c 5509 	smlabb	r5, ip, r9, r5
 8009bae:	3e01      	subs	r6, #1
 8009bb0:	f107 0706 	add.w	r7, r7, #6
 8009bb4:	dcdf      	bgt.n	8009b76 <Loop1_m>

08009bb6 <OutputFormatting_m>:
 8009bb6:	9e00      	ldr	r6, [sp, #0]
 8009bb8:	f8dd e04c 	ldr.w	lr, [sp, #76]	@ 0x4c
 8009bbc:	f8dd c050 	ldr.w	ip, [sp, #80]	@ 0x50
 8009bc0:	f8dd a044 	ldr.w	sl, [sp, #68]	@ 0x44
 8009bc4:	2e00      	cmp	r6, #0
 8009bc6:	d144      	bne.n	8009c52 <OutputFormatting_m_ex>
 8009bc8:	ea4f 0040 	mov.w	r0, r0, lsl #1
 8009bcc:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009bd0:	fb50 a00e 	smmla	r0, r0, lr, sl
 8009bd4:	fb51 a10e 	smmla	r1, r1, lr, sl
 8009bd8:	fa40 f00c 	asr.w	r0, r0, ip
 8009bdc:	fa41 f10c 	asr.w	r1, r1, ip
 8009be0:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8009be4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009be8:	fb52 a20e 	smmla	r2, r2, lr, sl
 8009bec:	fb53 a30e 	smmla	r3, r3, lr, sl
 8009bf0:	fa42 f20c 	asr.w	r2, r2, ip
 8009bf4:	fa43 f30c 	asr.w	r3, r3, ip
 8009bf8:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8009bfc:	ea4f 0545 	mov.w	r5, r5, lsl #1
 8009c00:	fb54 a40e 	smmla	r4, r4, lr, sl
 8009c04:	fb55 a50e 	smmla	r5, r5, lr, sl
 8009c08:	fa44 f40c 	asr.w	r4, r4, ip
 8009c0c:	fa45 f50c 	asr.w	r5, r5, ip

08009c10 <EndScaling_m>:
 8009c10:	9e06      	ldr	r6, [sp, #24]
 8009c12:	f300 0007 	ssat	r0, #8, r0
 8009c16:	f301 0107 	ssat	r1, #8, r1
 8009c1a:	f302 0207 	ssat	r2, #8, r2
 8009c1e:	f303 0307 	ssat	r3, #8, r3
 8009c22:	f304 0407 	ssat	r4, #8, r4
 8009c26:	f305 0507 	ssat	r5, #8, r5
 8009c2a:	f806 0b01 	strb.w	r0, [r6], #1
 8009c2e:	f806 1b01 	strb.w	r1, [r6], #1
 8009c32:	f806 2b01 	strb.w	r2, [r6], #1
 8009c36:	f806 3b01 	strb.w	r3, [r6], #1
 8009c3a:	f806 4b01 	strb.w	r4, [r6], #1
 8009c3e:	9b02      	ldr	r3, [sp, #8]
 8009c40:	f806 5b01 	strb.w	r5, [r6], #1
 8009c44:	9606      	str	r6, [sp, #24]
 8009c46:	429e      	cmp	r6, r3
 8009c48:	f47f aeb4 	bne.w	80099b4 <MainLoop_m>

08009c4c <Exit_m>:
 8009c4c:	b007      	add	sp, #28
 8009c4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009c52 <OutputFormatting_m_ex>:
 8009c52:	f116 0801 	adds.w	r8, r6, #1
 8009c56:	d03c      	beq.n	8009cd2 <OutputFormatting_m_Neg>
 8009c58:	f04f 0801 	mov.w	r8, #1
 8009c5c:	fa08 f80c 	lsl.w	r8, r8, ip
 8009c60:	ea4f 08a8 	mov.w	r8, r8, asr #2
 8009c64:	fb50 800e 	smmla	r0, r0, lr, r8
 8009c68:	ea4f 0040 	mov.w	r0, r0, lsl #1
 8009c6c:	fa40 f00c 	asr.w	r0, r0, ip
 8009c70:	4450      	add	r0, sl
 8009c72:	fb51 810e 	smmla	r1, r1, lr, r8
 8009c76:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009c7a:	fa41 f10c 	asr.w	r1, r1, ip
 8009c7e:	4451      	add	r1, sl
 8009c80:	f04f 0801 	mov.w	r8, #1
 8009c84:	fa08 f80c 	lsl.w	r8, r8, ip
 8009c88:	ea4f 08a8 	mov.w	r8, r8, asr #2
 8009c8c:	fb52 820e 	smmla	r2, r2, lr, r8
 8009c90:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8009c94:	fa42 f20c 	asr.w	r2, r2, ip
 8009c98:	4452      	add	r2, sl
 8009c9a:	fb53 830e 	smmla	r3, r3, lr, r8
 8009c9e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009ca2:	fa43 f30c 	asr.w	r3, r3, ip
 8009ca6:	4453      	add	r3, sl
 8009ca8:	f04f 0801 	mov.w	r8, #1
 8009cac:	fa08 f80c 	lsl.w	r8, r8, ip
 8009cb0:	ea4f 08a8 	mov.w	r8, r8, asr #2
 8009cb4:	fb54 840e 	smmla	r4, r4, lr, r8
 8009cb8:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8009cbc:	fa44 f40c 	asr.w	r4, r4, ip
 8009cc0:	4454      	add	r4, sl
 8009cc2:	fb55 850e 	smmla	r5, r5, lr, r8
 8009cc6:	ea4f 0545 	mov.w	r5, r5, lsl #1
 8009cca:	fa45 f50c 	asr.w	r5, r5, ip
 8009cce:	4455      	add	r5, sl
 8009cd0:	e79e      	b.n	8009c10 <EndScaling_m>

08009cd2 <OutputFormatting_m_Neg>:
 8009cd2:	f1cc 0801 	rsb	r8, ip, #1
 8009cd6:	fa00 f008 	lsl.w	r0, r0, r8
 8009cda:	f300 001f 	ssat	r0, #32, r0
 8009cde:	fb50 f01e 	smmulr	r0, r0, lr
 8009ce2:	fa01 f108 	lsl.w	r1, r1, r8
 8009ce6:	f301 011f 	ssat	r1, #32, r1
 8009cea:	fb51 f11e 	smmulr	r1, r1, lr
 8009cee:	4450      	add	r0, sl
 8009cf0:	4451      	add	r1, sl
 8009cf2:	f1cc 0801 	rsb	r8, ip, #1
 8009cf6:	fa02 f208 	lsl.w	r2, r2, r8
 8009cfa:	f302 021f 	ssat	r2, #32, r2
 8009cfe:	fb52 f21e 	smmulr	r2, r2, lr
 8009d02:	fa03 f308 	lsl.w	r3, r3, r8
 8009d06:	f303 031f 	ssat	r3, #32, r3
 8009d0a:	fb53 f31e 	smmulr	r3, r3, lr
 8009d0e:	4452      	add	r2, sl
 8009d10:	4453      	add	r3, sl
 8009d12:	f1cc 0801 	rsb	r8, ip, #1
 8009d16:	fa04 f408 	lsl.w	r4, r4, r8
 8009d1a:	f304 041f 	ssat	r4, #32, r4
 8009d1e:	fb54 f41e 	smmulr	r4, r4, lr
 8009d22:	fa05 f508 	lsl.w	r5, r5, r8
 8009d26:	f305 051f 	ssat	r5, #32, r5
 8009d2a:	fb55 f51e 	smmulr	r5, r5, lr
 8009d2e:	4454      	add	r4, sl
 8009d30:	4455      	add	r5, sl
 8009d32:	e76d      	b.n	8009c10 <EndScaling_m>

08009d34 <ai_array_to_buffer_fmt>:
 8009d34:	f3c0 4343 	ubfx	r3, r0, #17, #4
 8009d38:	2b02      	cmp	r3, #2
 8009d3a:	d055      	beq.n	8009de8 <ai_array_to_buffer_fmt+0xb4>
 8009d3c:	4a2d      	ldr	r2, [pc, #180]	@ (8009df4 <ai_array_to_buffer_fmt+0xc0>)
 8009d3e:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 8009d42:	4293      	cmp	r3, r2
 8009d44:	d010      	beq.n	8009d68 <ai_array_to_buffer_fmt+0x34>
 8009d46:	dc21      	bgt.n	8009d8c <ai_array_to_buffer_fmt+0x58>
 8009d48:	4a2b      	ldr	r2, [pc, #172]	@ (8009df8 <ai_array_to_buffer_fmt+0xc4>)
 8009d4a:	4293      	cmp	r3, r2
 8009d4c:	d00c      	beq.n	8009d68 <ai_array_to_buffer_fmt+0x34>
 8009d4e:	dd0f      	ble.n	8009d70 <ai_array_to_buffer_fmt+0x3c>
 8009d50:	4a2a      	ldr	r2, [pc, #168]	@ (8009dfc <ai_array_to_buffer_fmt+0xc8>)
 8009d52:	4293      	cmp	r3, r2
 8009d54:	d008      	beq.n	8009d68 <ai_array_to_buffer_fmt+0x34>
 8009d56:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 8009d5a:	4293      	cmp	r3, r2
 8009d5c:	d004      	beq.n	8009d68 <ai_array_to_buffer_fmt+0x34>
 8009d5e:	4a28      	ldr	r2, [pc, #160]	@ (8009e00 <ai_array_to_buffer_fmt+0xcc>)
 8009d60:	4293      	cmp	r3, r2
 8009d62:	bf0c      	ite	eq
 8009d64:	4613      	moveq	r3, r2
 8009d66:	2340      	movne	r3, #64	@ 0x40
 8009d68:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8009d6c:	4318      	orrs	r0, r3
 8009d6e:	4770      	bx	lr
 8009d70:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8009d74:	4293      	cmp	r3, r2
 8009d76:	d0f7      	beq.n	8009d68 <ai_array_to_buffer_fmt+0x34>
 8009d78:	dd2c      	ble.n	8009dd4 <ai_array_to_buffer_fmt+0xa0>
 8009d7a:	4a22      	ldr	r2, [pc, #136]	@ (8009e04 <ai_array_to_buffer_fmt+0xd0>)
 8009d7c:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8009d80:	4293      	cmp	r3, r2
 8009d82:	bf0c      	ite	eq
 8009d84:	4613      	moveq	r3, r2
 8009d86:	2340      	movne	r3, #64	@ 0x40
 8009d88:	4318      	orrs	r0, r3
 8009d8a:	4770      	bx	lr
 8009d8c:	4a1e      	ldr	r2, [pc, #120]	@ (8009e08 <ai_array_to_buffer_fmt+0xd4>)
 8009d8e:	4293      	cmp	r3, r2
 8009d90:	d0ea      	beq.n	8009d68 <ai_array_to_buffer_fmt+0x34>
 8009d92:	dd10      	ble.n	8009db6 <ai_array_to_buffer_fmt+0x82>
 8009d94:	4a1d      	ldr	r2, [pc, #116]	@ (8009e0c <ai_array_to_buffer_fmt+0xd8>)
 8009d96:	4293      	cmp	r3, r2
 8009d98:	d0e6      	beq.n	8009d68 <ai_array_to_buffer_fmt+0x34>
 8009d9a:	f202 72f1 	addw	r2, r2, #2033	@ 0x7f1
 8009d9e:	4293      	cmp	r3, r2
 8009da0:	d0e2      	beq.n	8009d68 <ai_array_to_buffer_fmt+0x34>
 8009da2:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 8009da6:	4293      	cmp	r3, r2
 8009da8:	bf0c      	ite	eq
 8009daa:	4613      	moveq	r3, r2
 8009dac:	2340      	movne	r3, #64	@ 0x40
 8009dae:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8009db2:	4318      	orrs	r0, r3
 8009db4:	4770      	bx	lr
 8009db6:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 8009dba:	4293      	cmp	r3, r2
 8009dbc:	d0d4      	beq.n	8009d68 <ai_array_to_buffer_fmt+0x34>
 8009dbe:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 8009dc2:	4293      	cmp	r3, r2
 8009dc4:	d0d0      	beq.n	8009d68 <ai_array_to_buffer_fmt+0x34>
 8009dc6:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8009dca:	4293      	cmp	r3, r2
 8009dcc:	bf0c      	ite	eq
 8009dce:	4613      	moveq	r3, r2
 8009dd0:	2340      	movne	r3, #64	@ 0x40
 8009dd2:	e7c9      	b.n	8009d68 <ai_array_to_buffer_fmt+0x34>
 8009dd4:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8009dd8:	4293      	cmp	r3, r2
 8009dda:	d0c5      	beq.n	8009d68 <ai_array_to_buffer_fmt+0x34>
 8009ddc:	3280      	adds	r2, #128	@ 0x80
 8009dde:	4293      	cmp	r3, r2
 8009de0:	bf0c      	ite	eq
 8009de2:	4613      	moveq	r3, r2
 8009de4:	2340      	movne	r3, #64	@ 0x40
 8009de6:	e7bf      	b.n	8009d68 <ai_array_to_buffer_fmt+0x34>
 8009de8:	4b09      	ldr	r3, [pc, #36]	@ (8009e10 <ai_array_to_buffer_fmt+0xdc>)
 8009dea:	4003      	ands	r3, r0
 8009dec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009df0:	e7ba      	b.n	8009d68 <ai_array_to_buffer_fmt+0x34>
 8009df2:	bf00      	nop
 8009df4:	00821040 	.word	0x00821040
 8009df8:	00040840 	.word	0x00040840
 8009dfc:	00041040 	.word	0x00041040
 8009e00:	0004084f 	.word	0x0004084f
 8009e04:	00040447 	.word	0x00040447
 8009e08:	00840447 	.word	0x00840447
 8009e0c:	0084084f 	.word	0x0084084f
 8009e10:	00803fff 	.word	0x00803fff

08009e14 <ai_version_get>:
 8009e14:	0212      	lsls	r2, r2, #8
 8009e16:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8009e1a:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 8009e1e:	4770      	bx	lr

08009e20 <memset>:
 8009e20:	4402      	add	r2, r0
 8009e22:	4603      	mov	r3, r0
 8009e24:	4293      	cmp	r3, r2
 8009e26:	d100      	bne.n	8009e2a <memset+0xa>
 8009e28:	4770      	bx	lr
 8009e2a:	f803 1b01 	strb.w	r1, [r3], #1
 8009e2e:	e7f9      	b.n	8009e24 <memset+0x4>

08009e30 <__errno>:
 8009e30:	4b01      	ldr	r3, [pc, #4]	@ (8009e38 <__errno+0x8>)
 8009e32:	6818      	ldr	r0, [r3, #0]
 8009e34:	4770      	bx	lr
 8009e36:	bf00      	nop
 8009e38:	20000910 	.word	0x20000910

08009e3c <__libc_init_array>:
 8009e3c:	b570      	push	{r4, r5, r6, lr}
 8009e3e:	4d0d      	ldr	r5, [pc, #52]	@ (8009e74 <__libc_init_array+0x38>)
 8009e40:	2600      	movs	r6, #0
 8009e42:	4c0d      	ldr	r4, [pc, #52]	@ (8009e78 <__libc_init_array+0x3c>)
 8009e44:	1b64      	subs	r4, r4, r5
 8009e46:	10a4      	asrs	r4, r4, #2
 8009e48:	42a6      	cmp	r6, r4
 8009e4a:	d109      	bne.n	8009e60 <__libc_init_array+0x24>
 8009e4c:	4d0b      	ldr	r5, [pc, #44]	@ (8009e7c <__libc_init_array+0x40>)
 8009e4e:	2600      	movs	r6, #0
 8009e50:	4c0b      	ldr	r4, [pc, #44]	@ (8009e80 <__libc_init_array+0x44>)
 8009e52:	f000 f92b 	bl	800a0ac <_init>
 8009e56:	1b64      	subs	r4, r4, r5
 8009e58:	10a4      	asrs	r4, r4, #2
 8009e5a:	42a6      	cmp	r6, r4
 8009e5c:	d105      	bne.n	8009e6a <__libc_init_array+0x2e>
 8009e5e:	bd70      	pop	{r4, r5, r6, pc}
 8009e60:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e64:	3601      	adds	r6, #1
 8009e66:	4798      	blx	r3
 8009e68:	e7ee      	b.n	8009e48 <__libc_init_array+0xc>
 8009e6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e6e:	3601      	adds	r6, #1
 8009e70:	4798      	blx	r3
 8009e72:	e7f2      	b.n	8009e5a <__libc_init_array+0x1e>
 8009e74:	0800a3d8 	.word	0x0800a3d8
 8009e78:	0800a3d8 	.word	0x0800a3d8
 8009e7c:	0800a3d8 	.word	0x0800a3d8
 8009e80:	0800a3dc 	.word	0x0800a3dc

08009e84 <memcpy>:
 8009e84:	440a      	add	r2, r1
 8009e86:	1e43      	subs	r3, r0, #1
 8009e88:	4291      	cmp	r1, r2
 8009e8a:	d100      	bne.n	8009e8e <memcpy+0xa>
 8009e8c:	4770      	bx	lr
 8009e8e:	b510      	push	{r4, lr}
 8009e90:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e94:	4291      	cmp	r1, r2
 8009e96:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009e9a:	d1f9      	bne.n	8009e90 <memcpy+0xc>
 8009e9c:	bd10      	pop	{r4, pc}

08009e9e <sqrt>:
 8009e9e:	b538      	push	{r3, r4, r5, lr}
 8009ea0:	ec55 4b10 	vmov	r4, r5, d0
 8009ea4:	ed2d 8b02 	vpush	{d8}
 8009ea8:	f000 f826 	bl	8009ef8 <__ieee754_sqrt>
 8009eac:	4622      	mov	r2, r4
 8009eae:	462b      	mov	r3, r5
 8009eb0:	4620      	mov	r0, r4
 8009eb2:	4629      	mov	r1, r5
 8009eb4:	eeb0 8a40 	vmov.f32	s16, s0
 8009eb8:	eef0 8a60 	vmov.f32	s17, s1
 8009ebc:	f7f6 fe36 	bl	8000b2c <__aeabi_dcmpun>
 8009ec0:	b990      	cbnz	r0, 8009ee8 <sqrt+0x4a>
 8009ec2:	2200      	movs	r2, #0
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	4620      	mov	r0, r4
 8009ec8:	4629      	mov	r1, r5
 8009eca:	f7f6 fe07 	bl	8000adc <__aeabi_dcmplt>
 8009ece:	b158      	cbz	r0, 8009ee8 <sqrt+0x4a>
 8009ed0:	f7ff ffae 	bl	8009e30 <__errno>
 8009ed4:	2321      	movs	r3, #33	@ 0x21
 8009ed6:	2200      	movs	r2, #0
 8009ed8:	6003      	str	r3, [r0, #0]
 8009eda:	2300      	movs	r3, #0
 8009edc:	4610      	mov	r0, r2
 8009ede:	4619      	mov	r1, r3
 8009ee0:	f7f6 fcb4 	bl	800084c <__aeabi_ddiv>
 8009ee4:	ec41 0b18 	vmov	d8, r0, r1
 8009ee8:	eeb0 0a48 	vmov.f32	s0, s16
 8009eec:	eef0 0a68 	vmov.f32	s1, s17
 8009ef0:	ecbd 8b02 	vpop	{d8}
 8009ef4:	bd38      	pop	{r3, r4, r5, pc}
	...

08009ef8 <__ieee754_sqrt>:
 8009ef8:	4a69      	ldr	r2, [pc, #420]	@ (800a0a0 <__ieee754_sqrt+0x1a8>)
 8009efa:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009efe:	ec55 4b10 	vmov	r4, r5, d0
 8009f02:	43aa      	bics	r2, r5
 8009f04:	462b      	mov	r3, r5
 8009f06:	4621      	mov	r1, r4
 8009f08:	d110      	bne.n	8009f2c <__ieee754_sqrt+0x34>
 8009f0a:	4622      	mov	r2, r4
 8009f0c:	4620      	mov	r0, r4
 8009f0e:	4629      	mov	r1, r5
 8009f10:	f7f6 fb72 	bl	80005f8 <__aeabi_dmul>
 8009f14:	4602      	mov	r2, r0
 8009f16:	460b      	mov	r3, r1
 8009f18:	4620      	mov	r0, r4
 8009f1a:	4629      	mov	r1, r5
 8009f1c:	f7f6 f9b6 	bl	800028c <__adddf3>
 8009f20:	4604      	mov	r4, r0
 8009f22:	460d      	mov	r5, r1
 8009f24:	ec45 4b10 	vmov	d0, r4, r5
 8009f28:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f2c:	2d00      	cmp	r5, #0
 8009f2e:	dc0e      	bgt.n	8009f4e <__ieee754_sqrt+0x56>
 8009f30:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8009f34:	4322      	orrs	r2, r4
 8009f36:	d0f5      	beq.n	8009f24 <__ieee754_sqrt+0x2c>
 8009f38:	b19d      	cbz	r5, 8009f62 <__ieee754_sqrt+0x6a>
 8009f3a:	4622      	mov	r2, r4
 8009f3c:	4620      	mov	r0, r4
 8009f3e:	4629      	mov	r1, r5
 8009f40:	f7f6 f9a2 	bl	8000288 <__aeabi_dsub>
 8009f44:	4602      	mov	r2, r0
 8009f46:	460b      	mov	r3, r1
 8009f48:	f7f6 fc80 	bl	800084c <__aeabi_ddiv>
 8009f4c:	e7e8      	b.n	8009f20 <__ieee754_sqrt+0x28>
 8009f4e:	152a      	asrs	r2, r5, #20
 8009f50:	d115      	bne.n	8009f7e <__ieee754_sqrt+0x86>
 8009f52:	2000      	movs	r0, #0
 8009f54:	e009      	b.n	8009f6a <__ieee754_sqrt+0x72>
 8009f56:	0acb      	lsrs	r3, r1, #11
 8009f58:	3a15      	subs	r2, #21
 8009f5a:	0549      	lsls	r1, r1, #21
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d0fa      	beq.n	8009f56 <__ieee754_sqrt+0x5e>
 8009f60:	e7f7      	b.n	8009f52 <__ieee754_sqrt+0x5a>
 8009f62:	462a      	mov	r2, r5
 8009f64:	e7fa      	b.n	8009f5c <__ieee754_sqrt+0x64>
 8009f66:	005b      	lsls	r3, r3, #1
 8009f68:	3001      	adds	r0, #1
 8009f6a:	02dc      	lsls	r4, r3, #11
 8009f6c:	d5fb      	bpl.n	8009f66 <__ieee754_sqrt+0x6e>
 8009f6e:	1e44      	subs	r4, r0, #1
 8009f70:	1b12      	subs	r2, r2, r4
 8009f72:	f1c0 0420 	rsb	r4, r0, #32
 8009f76:	fa21 f404 	lsr.w	r4, r1, r4
 8009f7a:	4081      	lsls	r1, r0
 8009f7c:	4323      	orrs	r3, r4
 8009f7e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009f82:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8009f86:	07d2      	lsls	r2, r2, #31
 8009f88:	f04f 0600 	mov.w	r6, #0
 8009f8c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009f90:	ea4f 0767 	mov.w	r7, r7, asr #1
 8009f94:	f04f 0016 	mov.w	r0, #22
 8009f98:	4632      	mov	r2, r6
 8009f9a:	bf58      	it	pl
 8009f9c:	005b      	lslpl	r3, r3, #1
 8009f9e:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8009fa2:	bf5c      	itt	pl
 8009fa4:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8009fa8:	0049      	lslpl	r1, r1, #1
 8009faa:	005b      	lsls	r3, r3, #1
 8009fac:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8009fb0:	0049      	lsls	r1, r1, #1
 8009fb2:	1915      	adds	r5, r2, r4
 8009fb4:	429d      	cmp	r5, r3
 8009fb6:	bfde      	ittt	le
 8009fb8:	192a      	addle	r2, r5, r4
 8009fba:	1b5b      	suble	r3, r3, r5
 8009fbc:	1936      	addle	r6, r6, r4
 8009fbe:	0fcd      	lsrs	r5, r1, #31
 8009fc0:	3801      	subs	r0, #1
 8009fc2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009fc6:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8009fca:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8009fce:	d1f0      	bne.n	8009fb2 <__ieee754_sqrt+0xba>
 8009fd0:	4605      	mov	r5, r0
 8009fd2:	2420      	movs	r4, #32
 8009fd4:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8009fd8:	4293      	cmp	r3, r2
 8009fda:	eb0c 0e00 	add.w	lr, ip, r0
 8009fde:	dc02      	bgt.n	8009fe6 <__ieee754_sqrt+0xee>
 8009fe0:	d113      	bne.n	800a00a <__ieee754_sqrt+0x112>
 8009fe2:	458e      	cmp	lr, r1
 8009fe4:	d811      	bhi.n	800a00a <__ieee754_sqrt+0x112>
 8009fe6:	f1be 0f00 	cmp.w	lr, #0
 8009fea:	eb0e 000c 	add.w	r0, lr, ip
 8009fee:	da3f      	bge.n	800a070 <__ieee754_sqrt+0x178>
 8009ff0:	2800      	cmp	r0, #0
 8009ff2:	db3d      	blt.n	800a070 <__ieee754_sqrt+0x178>
 8009ff4:	f102 0801 	add.w	r8, r2, #1
 8009ff8:	1a9b      	subs	r3, r3, r2
 8009ffa:	458e      	cmp	lr, r1
 8009ffc:	4465      	add	r5, ip
 8009ffe:	eba1 010e 	sub.w	r1, r1, lr
 800a002:	bf88      	it	hi
 800a004:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800a008:	4642      	mov	r2, r8
 800a00a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800a00e:	3c01      	subs	r4, #1
 800a010:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a014:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800a018:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800a01c:	d1dc      	bne.n	8009fd8 <__ieee754_sqrt+0xe0>
 800a01e:	4319      	orrs	r1, r3
 800a020:	d01b      	beq.n	800a05a <__ieee754_sqrt+0x162>
 800a022:	f8df a080 	ldr.w	sl, [pc, #128]	@ 800a0a4 <__ieee754_sqrt+0x1ac>
 800a026:	f8df b080 	ldr.w	fp, [pc, #128]	@ 800a0a8 <__ieee754_sqrt+0x1b0>
 800a02a:	e9da 0100 	ldrd	r0, r1, [sl]
 800a02e:	e9db 2300 	ldrd	r2, r3, [fp]
 800a032:	e9da 8900 	ldrd	r8, r9, [sl]
 800a036:	f7f6 f927 	bl	8000288 <__aeabi_dsub>
 800a03a:	4602      	mov	r2, r0
 800a03c:	460b      	mov	r3, r1
 800a03e:	4640      	mov	r0, r8
 800a040:	4649      	mov	r1, r9
 800a042:	f7f6 fd55 	bl	8000af0 <__aeabi_dcmple>
 800a046:	b140      	cbz	r0, 800a05a <__ieee754_sqrt+0x162>
 800a048:	f1b5 3fff 	cmp.w	r5, #4294967295
 800a04c:	e9da 0100 	ldrd	r0, r1, [sl]
 800a050:	e9db 2300 	ldrd	r2, r3, [fp]
 800a054:	d10e      	bne.n	800a074 <__ieee754_sqrt+0x17c>
 800a056:	3601      	adds	r6, #1
 800a058:	4625      	mov	r5, r4
 800a05a:	1073      	asrs	r3, r6, #1
 800a05c:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800a060:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800a064:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800a068:	086b      	lsrs	r3, r5, #1
 800a06a:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800a06e:	e757      	b.n	8009f20 <__ieee754_sqrt+0x28>
 800a070:	4690      	mov	r8, r2
 800a072:	e7c1      	b.n	8009ff8 <__ieee754_sqrt+0x100>
 800a074:	e9da 8900 	ldrd	r8, r9, [sl]
 800a078:	f7f6 f908 	bl	800028c <__adddf3>
 800a07c:	4602      	mov	r2, r0
 800a07e:	460b      	mov	r3, r1
 800a080:	4640      	mov	r0, r8
 800a082:	4649      	mov	r1, r9
 800a084:	f7f6 fd2a 	bl	8000adc <__aeabi_dcmplt>
 800a088:	b128      	cbz	r0, 800a096 <__ieee754_sqrt+0x19e>
 800a08a:	1cab      	adds	r3, r5, #2
 800a08c:	f105 0502 	add.w	r5, r5, #2
 800a090:	bf08      	it	eq
 800a092:	3601      	addeq	r6, #1
 800a094:	e7e1      	b.n	800a05a <__ieee754_sqrt+0x162>
 800a096:	1c6b      	adds	r3, r5, #1
 800a098:	f023 0501 	bic.w	r5, r3, #1
 800a09c:	e7dd      	b.n	800a05a <__ieee754_sqrt+0x162>
 800a09e:	bf00      	nop
 800a0a0:	7ff00000 	.word	0x7ff00000
 800a0a4:	0800a3d0 	.word	0x0800a3d0
 800a0a8:	0800a3c8 	.word	0x0800a3c8

0800a0ac <_init>:
 800a0ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0ae:	bf00      	nop
 800a0b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0b2:	bc08      	pop	{r3}
 800a0b4:	469e      	mov	lr, r3
 800a0b6:	4770      	bx	lr

0800a0b8 <_fini>:
 800a0b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0ba:	bf00      	nop
 800a0bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0be:	bc08      	pop	{r3}
 800a0c0:	469e      	mov	lr, r3
 800a0c2:	4770      	bx	lr
