{"vcs1":{"timestamp_begin":1680127609.237067126, "rt":0.23, "ut":0.08, "st":0.05}}
{"vcselab":{"timestamp_begin":1680127609.490976080, "rt":0.25, "ut":0.12, "st":0.04}}
{"link":{"timestamp_begin":1680127609.756789055, "rt":0.15, "ut":0.05, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680127609.046836696}
{"VCS_COMP_START_TIME": 1680127609.046836696}
{"VCS_COMP_END_TIME": 1680127609.939998427}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -nc 02_chipInterface.sv 02.sv 00_library.sv 00_SECDED.sv 02_tb.sv 01_sender.sv"}
{"vcs1": {"peak_mem": 338536}}
{"stitch_vcselab": {"peak_mem": 238980}}
