<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>radio_tuner</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>radio_tuner_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>031113f2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>radio_tuner_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>031113f2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>055a9ecd</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9e9c5f91</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="7" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="8" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/filter2_coef_data.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/filter1_coef_data.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir_filter_stage_2/fir_filter_stage_2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_fir_Stage2Real</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir_filter_stage_1/fir_filter_stage_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_fir_Stage1Real</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ila_0/ila_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_internalILAprobe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dds_compiler_0/dds_compiler_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_dds_ADC</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/radio_tuner_v1_0_M00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/radio_tuner_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/sineMultiplier.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/radio_tuner_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_41974358</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fir_compiler" xilinx:version="7.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dds_compiler" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/filter2_coef_data.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/filter1_coef_data.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir_filter_stage_2/fir_filter_stage_2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_fir_Stage2Real</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir_filter_stage_1/fir_filter_stage_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_fir_Stage1Real</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ila_0/ila_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_internalILAprobe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dds_compiler_0/dds_compiler_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_dds_ADC</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/radio_tuner_v1_0_M00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/radio_tuner_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/sineMultiplier.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/radio_tuner_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fir_compiler" xilinx:version="7.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dds_compiler" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/radio_tuner_v1_0/data/radio_tuner.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/radio_tuner_v1_0/data/radio_tuner.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/radio_tuner_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/radio_tuner_v1_0/src/radio_tuner.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/radio_tuner_v1_0/src/radio_tuner.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/radio_tuner_v1_0/src/radio_tuner_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/radio_tuner_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_9e9c5f91</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="7">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="8" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">radio_tuner_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>radio_tuner_v1.0</xilinx:displayName>
      <xilinx:coreRevision>21</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-04-10T03:23:03Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@773b8b5e_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a3c5bbf_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c2480e7_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c1e8150_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b8367d1_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45af6249_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5350c655_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d109c9b_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@305b0c66_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fc872af_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76c21d90_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a77bd2d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@775e1703_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22413537_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5789c9e3_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7410e00_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61781c99_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62da3b49_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52431935_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7100a1c6_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e2a71ad_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ff144d5_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@671bbfb6_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b07da73_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e5aa1f7_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ed48963_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15b8354d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@634142a4_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37ed73b6_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@355ed96a_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6197f346_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b40afc2_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b048618_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54cd82e8_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59d2af26_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2016a3ce_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f6241d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@176cfccb_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24978fbc_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47487544_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52c65d8f_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bd27612_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6292b376_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@209b7b71_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79507cd8_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b694a22_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26b724a8_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44f3ea44_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13bdccc5_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37e7e53a_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29fb27df_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@143b835f_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79f2746d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@557cbc3b_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27e084bf_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@611eb1b2_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64030ec8_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60c29eca_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d18b1b2_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2eea40e8_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b599b08_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24f6e9b8_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52756671_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d40274a_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20caaa6f_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b7f5cf7_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7da49b35_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d635a56_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@683a426d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4954bde_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33be4115_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e7ab939_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73fbe064_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54012a5e_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4256a002_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6814054d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2aa37861_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@673f02cc_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@692315d1_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1090764a_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f14c3d5_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d269a83_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16d88c39_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9d7d83a_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43e4ba46_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@696e018b_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52b45886_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65e8e8d9_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d20634a_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45f3edc7_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fb676c6_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41ba9e1_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4703e285_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f70d520_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79ee070f_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@568b6541_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ccfb208_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a3601b5_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bcf0709_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3187ad73_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@757b8a96_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47a1380a_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1abec26c_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c2355f4_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@93a5ee_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7adde3de_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b15c8c_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f8ace36_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35e5cfac_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f62c3a4_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@325a10e7_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d5225cf_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fa30a8b_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b989ee_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6682b820_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64e5bf2a_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d9a514d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b7e522c_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b2220a9_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b0d9054_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@dfff2c8_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fd7fc50_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@663a41c0_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9c1b8fe_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bb5e077_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4131605d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30a8ba81_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@737f7e51_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33966c4c_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26dff8d4_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40be3424_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ea9df8d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f919434_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b96e9e4_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a305e71_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@db2c15d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d8bc022_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f00f4e0_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14f86982_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49c00ed6_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a7f7dbd_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c75e5d4_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e72dada_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a192c50_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3725b0d2_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25a8c20e_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c1ed163_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4dc4633c_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a899e82_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@897560d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@786e8ce0_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64dcd08c_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10cf13c8_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74947175_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43917a66_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c95a748_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ec152b6_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@424b0292_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7956efa_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c093060_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20842cc6_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6eb84b8c_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@102e4ba3_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e58a876_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d03ebe5_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54120296_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4adf8486_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e10a6c_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27043c20_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d1e1ac6_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59eae2d6_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@259e3c4a_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fe19411_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a9bce26_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28b7367b_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5630057_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d249142_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1be04f83_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d5d481_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@361471e6_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b521fb1_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49c57d58_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43a6b153_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68257435_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3397fb34_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@127318ee_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@591d6b86_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47ed5b6_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24349544_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@224c814c_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e7bb073_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@91c2c90_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ad3bb0a_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@500e0df7_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9165a28_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@184c030d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40a2cab6_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b174664_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b415e35_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63220608_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9d79f59_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@107ac99_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@764712ae_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3caf09f5_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@297b962f_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@350adc3_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@305d4230_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11ead20f_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7115606_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5109af32_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c41d77f_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5110fae_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ff72e6c_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e7c93c2_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cabd052_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3281c7d1_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7949cc59_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@542448a0_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30f30eed_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f3560f5_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ca3d16e_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ae69388_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36c934d5_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f7ab2f3_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20b5ad28_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66b52753_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b0a9e20_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bbf3127_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30878e8_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f8eb1e2_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b9fd8c3_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e57fc5a_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@154ddc5_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@370cb0f1_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41a106a4_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7323fa81_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47624cbd_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fa5656b_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48d7427c_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6532b4ed_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@429148fb_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b6251ef_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c7bc50e_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51bebbb5_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@721ef8bd_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@191aadd8_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@746f3bc1_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@235a1404_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@274c4858_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@599d63ba_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fe24ecb_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c891d37_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@424acab5_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b0bba1d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57faba58_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67b988af_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1268e16c_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b32ec93_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50feacbb_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d1829bd_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17d24faf_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bbcc32f_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25410501_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4365781d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a722fd9_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75237227_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ddf884_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70423a37_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ad90bbf_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6803787e_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a2a3572_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@299648df_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c71c7b2_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c04a5d2_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20665bde_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cd5eec1_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@620d61db_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e2ba811_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ff73c10_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1008b9b9_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c01e024_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b963154_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f893d17_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c25f86e_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f16ac75_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63293028_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@657f7f60_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b4e9dac_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78cdef16_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@718bf6c0_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@298860e6_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45b7fd6d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7dfe7df_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5946062_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@173387dc_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e95c4d9_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40131caa_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23a756b0_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54b557cd_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23256e31_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c5199b9_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fe163fc_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@579f904c_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d37387_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cd11448_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b16a3a5_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e3ed525_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16f193d6_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1156c20_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71f2b1ea_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b987582_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10fe8851_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1904b7f3_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@aeb19d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ccdc4d0_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6acff77b_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5103376a_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@752ef118_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@178f5b35_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6286e06e_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16fc0b38_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6645ff88_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bbb22dd_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f21fffd_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ffd147_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ff92d17_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c25e232_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9db5e1a_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4126f4f4_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6174022c_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25377a20_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7362d02e_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e905f7f_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28ca644d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1dccbf31_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b41362b_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45273c76_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1266c32e_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fd2233f_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56bab884_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@138a96e3_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a47ec2e_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5400adbf_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@386267ff_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3058e7f2_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20a9bee5_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51558ac9_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@576a6ddd_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18a12fd7_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1226d2ed_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bbc5add_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e77258f_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d63fa42_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67c164ec_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b8da52_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5dc09dcc_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cd330d2_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6da117ee_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@247f416d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b7aede8_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26eda87f_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53793b17_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@83c8796_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6509a578_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@428bf414_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f1ecb7_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1deb074a_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60e14e5a_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12901561_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3917a9d8_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@169cda35_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65baace9_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17b62a9d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fc04201_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43d48d47_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f86c70d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e1cfda3_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@589111fe_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a698537_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57005943_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e24fc9c_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a4b88c3_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4224422c_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18e48496_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6352221d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a0bd1ba_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a68bef1_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57aef990_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10620c69_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c60e45b_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64a77a9b_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a5a3467_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cee8a67_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d76a1c5_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66d16fc4_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@596858c7_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@432232b_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d3d1557_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d029007_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47ded019_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3312cca3_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bfa3b62_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f77fc02_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a1e2905_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32bc63bc_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@96af09e_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57291e54_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73cd315a_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b9133cb_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16d9792e_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@797c240d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b18c96f_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30109b3d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3761cc8e_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24630fab_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66b207b9_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5425031e_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@422f1cd5_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cde850d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41aa5178_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c61f677_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c80e01b_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4463a37e_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20ab061d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34d3cb1e_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bdc0774_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c91f2d8_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47979a8b_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29f7e838_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77de90ad_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a476d9a_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@783fc066_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1148b182_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4525c004_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b347304_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@391778ee_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6712c4d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@701dea5d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18629d74_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4025b5b0_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67850048_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57589925_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e4bf58d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b0145b5_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ac368b9_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1edd4429_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a677d78_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30640d24_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d9b2f9d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e7c5653_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6169097_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fc67e90_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4efcfaf9_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33a53380_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78e73379_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ed6ddde_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ef44371_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2922ab83_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7277a2d7_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5dc4c574_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@497002a6_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7baf965e_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fcfeb84_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42760385_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4661e331_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f07cb0d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7886a7ef_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14cbf174_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14e40f51_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16731144_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@475bb2f6_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3eafe87d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35228b9e_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66ef9eae_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@513b9046_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f73a2d6_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5eb95c66_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@703e97f6_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40a2b960_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4775796c_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@940d605_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7904e0bf_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7719147d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@486bc535_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62aebecf_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b4e67c_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@334091ec_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1855222c_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c14a86c_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78a9d61_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@82678a5_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1453127a_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ec44c9d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fe82e0c_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@410f595e_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d3180a2_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@602e637f_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48b950dd_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ca5f8f0_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@605f6325_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70a12891_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5336c025_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3567f7d2_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76914aa2_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9546713_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@138f4c69_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@530dc1b0_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4287a347_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17e76db_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20c9adcd_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65704458_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27c624ed_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6174f36d_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21b640e6_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a3f512_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@522c0a27_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@796b223f_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b366c7e_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@95a6ad0_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12d8733b_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ff041fd_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d98bfdd_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bb818c8_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3eb3825f_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8db77b4_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b4f5170_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a222f76_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5656f357_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c94f753_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b4dabe9_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f068a18_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3628b105_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@172ac54_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a886fee_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@661cae89_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@494fb67b_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@343a20d6_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@616929c0_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61eb4473_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f6dc74b_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10f8e7f3_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71606e5_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12548bd_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52a1f0d2_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58b6a97a_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@701fe655_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cfae0c6_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1256b1be_ARCHIVE_LOCATION">c:/Users/14089/socFPGAdesign/radio_periph_lab/ip_repo/radio_tuner_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="4149809a"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="44c1009b"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="8b2cf7d0"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="e47cea37"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="a87f756c"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
