#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002147cef9660 .scope module, "activation_lrelu_batch" "activation_lrelu_batch" 2 82;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 64 "data_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 64 "data_out";
    .port_info 5 /OUTPUT 1 "valid_out";
P_000002147cef5950 .param/l "ALPHA" 0 2 86, C4<00011010>;
P_000002147cef5988 .param/l "ALPHA_BITS" 0 2 85, +C4<00000000000000000000000000001000>;
P_000002147cef59c0 .param/l "BATCH_SIZE" 0 2 84, +C4<00000000000000000000000000000100>;
P_000002147cef59f8 .param/l "DATA_WIDTH" 0 2 83, +C4<00000000000000000000000000010000>;
o000002147cf13788 .functor BUFZ 1, C4<z>; HiZ drive
v000002147ce51a00_0 .net "clk", 0 0, o000002147cf13788;  0 drivers
o000002147cf14418 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002147ce52040_0 .net/s "data_in", 63 0, o000002147cf14418;  0 drivers
v000002147ce52860_0 .net/s "data_out", 63 0, L_000002147cf78c90;  1 drivers
o000002147cf138a8 .functor BUFZ 1, C4<z>; HiZ drive
v000002147ce52680_0 .net "rst_n", 0 0, o000002147cf138a8;  0 drivers
o000002147cf13908 .functor BUFZ 1, C4<z>; HiZ drive
v000002147cf66090_0 .net "valid_in", 0 0, o000002147cf13908;  0 drivers
v000002147cf664f0_0 .net "valid_out", 0 0, L_000002147cf78f10;  1 drivers
v000002147cf66590_0 .net "valid_out_arr", 3 0, L_000002147cf78e70;  1 drivers
L_000002147cf78150 .part o000002147cf14418, 0, 16;
L_000002147cf78ab0 .part o000002147cf14418, 16, 16;
L_000002147cf78510 .part o000002147cf14418, 32, 16;
L_000002147cf79190 .part o000002147cf14418, 48, 16;
L_000002147cf78c90 .concat8 [ 16 16 16 16], v000002147cebbe40_0, v000002147cebaf40_0, v000002147ce6d760_0, v000002147ce6dc60_0;
L_000002147cf78e70 .concat8 [ 1 1 1 1], v000002147cebc0c0_0, v000002147cebb120_0, v000002147ce6e340_0, v000002147ce6c7c0_0;
L_000002147cf78f10 .part L_000002147cf78e70, 0, 1;
S_000002147cf0b270 .scope generate, "gen_lrelu[0]" "gen_lrelu[0]" 2 100, 2 100 0, S_000002147cef9660;
 .timescale -9 -12;
P_000002147cedd280 .param/l "i" 0 2 100, +C4<00>;
S_000002147cf0b400 .scope module, "u_lrelu" "activation_lrelu" 2 106, 2 14 0, S_000002147cf0b270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 16 "data_out";
    .port_info 5 /OUTPUT 1 "valid_out";
P_000002147cf0b590 .param/l "ALPHA" 0 2 17, C4<00011010>;
P_000002147cf0b5c8 .param/l "ALPHA_BITS" 0 2 16, +C4<00000000000000000000000000001000>;
P_000002147cf0b600 .param/l "DATA_WIDTH" 0 2 15, +C4<00000000000000000000000000010000>;
P_000002147cf0b638 .param/l "PIPELINED" 0 2 18, +C4<00000000000000000000000000000001>;
v000002147cebb6c0_0 .net/s *"_ivl_2", 23 0, L_000002147cf77610;  1 drivers
L_000002147cf7ad08 .functor BUFT 1, C4<000000000000000000011010>, C4<0>, C4<0>, C4<0>;
v000002147cebb8a0_0 .net/2s *"_ivl_4", 23 0, L_000002147cf7ad08;  1 drivers
v000002147cebc2a0_0 .net "clk", 0 0, o000002147cf13788;  alias, 0 drivers
v000002147cebaa40_0 .net/s "data_in", 15 0, L_000002147cf78150;  1 drivers
v000002147cebc340_0 .net/s "data_out", 15 0, v000002147cebbe40_0;  1 drivers
v000002147cebc3e0_0 .net "is_negative", 0 0, L_000002147cf777f0;  1 drivers
v000002147cebc480_0 .net/s "leaky_result", 15 0, L_000002147cf779d0;  1 drivers
v000002147ceba900_0 .net/s "result", 15 0, L_000002147cf77a70;  1 drivers
v000002147cebc5c0_0 .net "rst_n", 0 0, o000002147cf138a8;  alias, 0 drivers
v000002147cebaae0_0 .net/s "scaled", 23 0, L_000002147cf790f0;  1 drivers
v000002147cebad60_0 .net "valid_in", 0 0, o000002147cf13908;  alias, 0 drivers
v000002147cebab80_0 .net "valid_out", 0 0, v000002147cebc0c0_0;  1 drivers
L_000002147cf777f0 .part L_000002147cf78150, 15, 1;
L_000002147cf77610 .extend/s 24, L_000002147cf78150;
L_000002147cf790f0 .arith/mult 24, L_000002147cf77610, L_000002147cf7ad08;
L_000002147cf779d0 .part L_000002147cf790f0, 8, 16;
L_000002147cf77a70 .functor MUXZ 16, L_000002147cf78150, L_000002147cf779d0, L_000002147cf777f0, C4<>;
S_000002147cde5440 .scope generate, "gen_pipelined" "gen_pipelined" 2 51, 2 51 0, S_000002147cf0b400;
 .timescale -9 -12;
v000002147cebbe40_0 .var/s "data_out_reg", 15 0;
v000002147cebc0c0_0 .var "valid_out_reg", 0 0;
E_000002147cedd800/0 .event negedge, v000002147cebc5c0_0;
E_000002147cedd800/1 .event posedge, v000002147cebc2a0_0;
E_000002147cedd800 .event/or E_000002147cedd800/0, E_000002147cedd800/1;
S_000002147cde55d0 .scope generate, "gen_lrelu[1]" "gen_lrelu[1]" 2 100, 2 100 0, S_000002147cef9660;
 .timescale -9 -12;
P_000002147cedd440 .param/l "i" 0 2 100, +C4<01>;
S_000002147cd660c0 .scope module, "u_lrelu" "activation_lrelu" 2 106, 2 14 0, S_000002147cde55d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 16 "data_out";
    .port_info 5 /OUTPUT 1 "valid_out";
P_000002147cefaf90 .param/l "ALPHA" 0 2 17, C4<00011010>;
P_000002147cefafc8 .param/l "ALPHA_BITS" 0 2 16, +C4<00000000000000000000000000001000>;
P_000002147cefb000 .param/l "DATA_WIDTH" 0 2 15, +C4<00000000000000000000000000010000>;
P_000002147cefb038 .param/l "PIPELINED" 0 2 18, +C4<00000000000000000000000000000001>;
v000002147cebb260_0 .net/s *"_ivl_2", 23 0, L_000002147cf77d90;  1 drivers
L_000002147cf7ad50 .functor BUFT 1, C4<000000000000000000011010>, C4<0>, C4<0>, C4<0>;
v000002147cebb300_0 .net/2s *"_ivl_4", 23 0, L_000002147cf7ad50;  1 drivers
v000002147cebb440_0 .net "clk", 0 0, o000002147cf13788;  alias, 0 drivers
v000002147ce6db20_0 .net/s "data_in", 15 0, L_000002147cf78ab0;  1 drivers
v000002147ce6df80_0 .net/s "data_out", 15 0, v000002147cebaf40_0;  1 drivers
v000002147ce6e3e0_0 .net "is_negative", 0 0, L_000002147cf77070;  1 drivers
v000002147ce6d9e0_0 .net/s "leaky_result", 15 0, L_000002147cf79050;  1 drivers
v000002147ce6ccc0_0 .net/s "result", 15 0, L_000002147cf77e30;  1 drivers
v000002147ce6d6c0_0 .net "rst_n", 0 0, o000002147cf138a8;  alias, 0 drivers
v000002147ce6e2a0_0 .net/s "scaled", 23 0, L_000002147cf78010;  1 drivers
v000002147ce6c9a0_0 .net "valid_in", 0 0, o000002147cf13908;  alias, 0 drivers
v000002147ce6ca40_0 .net "valid_out", 0 0, v000002147cebb120_0;  1 drivers
L_000002147cf77070 .part L_000002147cf78ab0, 15, 1;
L_000002147cf77d90 .extend/s 24, L_000002147cf78ab0;
L_000002147cf78010 .arith/mult 24, L_000002147cf77d90, L_000002147cf7ad50;
L_000002147cf79050 .part L_000002147cf78010, 8, 16;
L_000002147cf77e30 .functor MUXZ 16, L_000002147cf78ab0, L_000002147cf79050, L_000002147cf77070, C4<>;
S_000002147cd66250 .scope generate, "gen_pipelined" "gen_pipelined" 2 51, 2 51 0, S_000002147cd660c0;
 .timescale -9 -12;
v000002147cebaf40_0 .var/s "data_out_reg", 15 0;
v000002147cebb120_0 .var "valid_out_reg", 0 0;
S_000002147cda96f0 .scope generate, "gen_lrelu[2]" "gen_lrelu[2]" 2 100, 2 100 0, S_000002147cef9660;
 .timescale -9 -12;
P_000002147cedd480 .param/l "i" 0 2 100, +C4<010>;
S_000002147cda9880 .scope module, "u_lrelu" "activation_lrelu" 2 106, 2 14 0, S_000002147cda96f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 16 "data_out";
    .port_info 5 /OUTPUT 1 "valid_out";
P_000002147cef54a0 .param/l "ALPHA" 0 2 17, C4<00011010>;
P_000002147cef54d8 .param/l "ALPHA_BITS" 0 2 16, +C4<00000000000000000000000000001000>;
P_000002147cef5510 .param/l "DATA_WIDTH" 0 2 15, +C4<00000000000000000000000000010000>;
P_000002147cef5548 .param/l "PIPELINED" 0 2 18, +C4<00000000000000000000000000000001>;
v000002147ce6dbc0_0 .net/s *"_ivl_2", 23 0, L_000002147cf776b0;  1 drivers
L_000002147cf7ad98 .functor BUFT 1, C4<000000000000000000011010>, C4<0>, C4<0>, C4<0>;
v000002147ce6e0c0_0 .net/2s *"_ivl_4", 23 0, L_000002147cf7ad98;  1 drivers
v000002147ce6e200_0 .net "clk", 0 0, o000002147cf13788;  alias, 0 drivers
v000002147ce6e480_0 .net/s "data_in", 15 0, L_000002147cf78510;  1 drivers
v000002147ce6cf40_0 .net/s "data_out", 15 0, v000002147ce6d760_0;  1 drivers
v000002147ce6cae0_0 .net "is_negative", 0 0, L_000002147cf77f70;  1 drivers
v000002147ce6e520_0 .net/s "leaky_result", 15 0, L_000002147cf780b0;  1 drivers
v000002147ce6cd60_0 .net/s "result", 15 0, L_000002147cf781f0;  1 drivers
v000002147ce6cfe0_0 .net "rst_n", 0 0, o000002147cf138a8;  alias, 0 drivers
v000002147ce6c680_0 .net/s "scaled", 23 0, L_000002147cf77b10;  1 drivers
v000002147ce6d1c0_0 .net "valid_in", 0 0, o000002147cf13908;  alias, 0 drivers
v000002147ce6d8a0_0 .net "valid_out", 0 0, v000002147ce6e340_0;  1 drivers
L_000002147cf77f70 .part L_000002147cf78510, 15, 1;
L_000002147cf776b0 .extend/s 24, L_000002147cf78510;
L_000002147cf77b10 .arith/mult 24, L_000002147cf776b0, L_000002147cf7ad98;
L_000002147cf780b0 .part L_000002147cf77b10, 8, 16;
L_000002147cf781f0 .functor MUXZ 16, L_000002147cf78510, L_000002147cf780b0, L_000002147cf77f70, C4<>;
S_000002147ce1a9c0 .scope generate, "gen_pipelined" "gen_pipelined" 2 51, 2 51 0, S_000002147cda9880;
 .timescale -9 -12;
v000002147ce6d760_0 .var/s "data_out_reg", 15 0;
v000002147ce6e340_0 .var "valid_out_reg", 0 0;
S_000002147ce1ab50 .scope generate, "gen_lrelu[3]" "gen_lrelu[3]" 2 100, 2 100 0, S_000002147cef9660;
 .timescale -9 -12;
P_000002147cedc900 .param/l "i" 0 2 100, +C4<011>;
S_000002147cdf90a0 .scope module, "u_lrelu" "activation_lrelu" 2 106, 2 14 0, S_000002147ce1ab50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 16 "data_out";
    .port_info 5 /OUTPUT 1 "valid_out";
P_000002147ce899d0 .param/l "ALPHA" 0 2 17, C4<00011010>;
P_000002147ce89a08 .param/l "ALPHA_BITS" 0 2 16, +C4<00000000000000000000000000001000>;
P_000002147ce89a40 .param/l "DATA_WIDTH" 0 2 15, +C4<00000000000000000000000000010000>;
P_000002147ce89a78 .param/l "PIPELINED" 0 2 18, +C4<00000000000000000000000000000001>;
v000002147ce6c720_0 .net/s *"_ivl_2", 23 0, L_000002147cf79410;  1 drivers
L_000002147cf7ade0 .functor BUFT 1, C4<000000000000000000011010>, C4<0>, C4<0>, C4<0>;
v000002147ce6d260_0 .net/2s *"_ivl_4", 23 0, L_000002147cf7ade0;  1 drivers
v000002147ce6d300_0 .net "clk", 0 0, o000002147cf13788;  alias, 0 drivers
v000002147ce6dd00_0 .net/s "data_in", 15 0, L_000002147cf79190;  1 drivers
v000002147ce6de40_0 .net/s "data_out", 15 0, v000002147ce6dc60_0;  1 drivers
v000002147ce6d3a0_0 .net "is_negative", 0 0, L_000002147cf785b0;  1 drivers
v000002147ce4be30_0 .net/s "leaky_result", 15 0, L_000002147cf78bf0;  1 drivers
v000002147ce4b1b0_0 .net/s "result", 15 0, L_000002147cf794b0;  1 drivers
v000002147ce4b4d0_0 .net "rst_n", 0 0, o000002147cf138a8;  alias, 0 drivers
v000002147ce4b6b0_0 .net/s "scaled", 23 0, L_000002147cf78b50;  1 drivers
v000002147ce4bb10_0 .net "valid_in", 0 0, o000002147cf13908;  alias, 0 drivers
v000002147ce4ba70_0 .net "valid_out", 0 0, v000002147ce6c7c0_0;  1 drivers
L_000002147cf785b0 .part L_000002147cf79190, 15, 1;
L_000002147cf79410 .extend/s 24, L_000002147cf79190;
L_000002147cf78b50 .arith/mult 24, L_000002147cf79410, L_000002147cf7ade0;
L_000002147cf78bf0 .part L_000002147cf78b50, 8, 16;
L_000002147cf794b0 .functor MUXZ 16, L_000002147cf79190, L_000002147cf78bf0, L_000002147cf785b0, C4<>;
S_000002147cf63dc0 .scope generate, "gen_pipelined" "gen_pipelined" 2 51, 2 51 0, S_000002147cdf90a0;
 .timescale -9 -12;
v000002147ce6dc60_0 .var/s "data_out_reg", 15 0;
v000002147ce6c7c0_0 .var "valid_out_reg", 0 0;
S_000002147ce84ec0 .scope module, "avg_pool" "avg_pool" 3 185;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 1 "ready_in";
    .port_info 6 /OUTPUT 16 "data_out";
    .port_info 7 /OUTPUT 1 "valid_out";
    .port_info 8 /INPUT 1 "ready_out";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 1 "done";
P_000002147ce6c450 .param/l "ACC_WIDTH" 0 3 187, +C4<00000000000000000000000000100000>;
P_000002147ce6c488 .param/l "CHANNELS" 0 3 188, +C4<00000000000000000000000000010000>;
P_000002147ce6c4c0 .param/l "DATA_WIDTH" 0 3 186, +C4<00000000000000000000000000010000>;
P_000002147ce6c4f8 .param/l "FRAME_LEN" 0 3 189, +C4<00000000000000000000000000000100>;
P_000002147ce6c530 .param/l "SHIFT" 1 3 208, +C4<00000000000000000000000000000010>;
L_000002147ce83340 .functor BUFZ 1, L_000002147ce838f0, C4<0>, C4<0>, C4<0>;
L_000002147ce83c70 .functor BUFZ 1, L_000002147cf7a090, C4<0>, C4<0>, C4<0>;
v000002147cf650f0_0 .net "busy", 0 0, L_000002147ce83340;  1 drivers
o000002147cf14988 .functor BUFZ 1, C4<z>; HiZ drive
v000002147cf652d0_0 .net "clk", 0 0, o000002147cf14988;  0 drivers
o000002147cf149e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000002147cf65550_0 .net/s "data_in", 15 0, o000002147cf149e8;  0 drivers
v000002147cf657d0_0 .var/s "data_out", 15 0;
v000002147cf65910_0 .net "done", 0 0, L_000002147ce83c70;  1 drivers
v000002147cf659b0_0 .net "ready_in", 0 0, L_000002147cf77430;  1 drivers
o000002147cf14b68 .functor BUFZ 1, C4<z>; HiZ drive
v000002147cf65af0_0 .net "ready_out", 0 0, o000002147cf14b68;  0 drivers
o000002147cf14b98 .functor BUFZ 1, C4<z>; HiZ drive
v000002147cf65cd0_0 .net "rst_n", 0 0, o000002147cf14b98;  0 drivers
o000002147cf14bf8 .functor BUFZ 1, C4<z>; HiZ drive
v000002147cf65f50_0 .net "start", 0 0, o000002147cf14bf8;  0 drivers
v000002147cf65ff0_0 .net "sum_busy", 0 0, L_000002147ce838f0;  1 drivers
v000002147cf67e20_0 .net "sum_done", 0 0, L_000002147cf7a090;  1 drivers
v000002147cf66a20_0 .net/s "sum_out", 15 0, v000002147cf64830_0;  1 drivers
v000002147cf685a0_0 .net "sum_valid", 0 0, v000002147cf65a50_0;  1 drivers
o000002147cf14c58 .functor BUFZ 1, C4<z>; HiZ drive
v000002147cf66fc0_0 .net "valid_in", 0 0, o000002147cf14c58;  0 drivers
v000002147cf679c0_0 .var "valid_out", 0 0;
E_000002147cedd7c0 .event anyedge, v000002147cf64830_0, v000002147cf65a50_0;
S_000002147cf63f50 .scope module, "u_sum" "sum_pool" 3 220, 3 14 0, S_000002147ce84ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 1 "ready_in";
    .port_info 6 /OUTPUT 16 "data_out";
    .port_info 7 /OUTPUT 1 "valid_out";
    .port_info 8 /INPUT 1 "ready_out";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 1 "done";
P_000002147cdf9230 .param/l "ACC_WIDTH" 0 3 16, +C4<00000000000000000000000000100000>;
P_000002147cdf9268 .param/l "CHANNELS" 0 3 17, +C4<00000000000000000000000000010000>;
P_000002147cdf92a0 .param/l "DATA_WIDTH" 0 3 15, +C4<00000000000000000000000000010000>;
P_000002147cdf92d8 .param/l "FRAME_LEN" 0 3 18, +C4<00000000000000000000000000000100>;
P_000002147cdf9310 .param/l "ST_ACC" 1 3 43, C4<01>;
P_000002147cdf9348 .param/l "ST_DONE" 1 3 45, C4<11>;
P_000002147cdf9380 .param/l "ST_IDLE" 1 3 42, C4<00>;
P_000002147cdf93b8 .param/l "ST_OUTPUT" 1 3 44, C4<10>;
L_000002147ce83260 .functor BUFZ 32, L_000002147cf78fb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002147ce838f0 .functor AND 1, L_000002147cf774d0, L_000002147cf79550, C4<1>, C4<1>;
v000002147cf648d0_0 .net *"_ivl_0", 31 0, L_000002147cf78fb0;  1 drivers
v000002147cf65690_0 .net *"_ivl_10", 0 0, L_000002147cf792d0;  1 drivers
L_000002147cf7aeb8 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v000002147cf654b0_0 .net/2u *"_ivl_12", 15 0, L_000002147cf7aeb8;  1 drivers
L_000002147cf7af00 .functor BUFT 1, C4<11111111111111111000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147cf66450_0 .net/2s *"_ivl_14", 31 0, L_000002147cf7af00;  1 drivers
v000002147cf64dd0_0 .net *"_ivl_16", 0 0, L_000002147cf76fd0;  1 drivers
L_000002147cf7af48 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147cf65c30_0 .net/2u *"_ivl_18", 15 0, L_000002147cf7af48;  1 drivers
v000002147cf66630_0 .net *"_ivl_2", 5 0, L_000002147cf76df0;  1 drivers
v000002147cf65d70_0 .net *"_ivl_21", 15 0, L_000002147cf79370;  1 drivers
v000002147cf64970_0 .net *"_ivl_22", 15 0, L_000002147cf772f0;  1 drivers
L_000002147cf7af90 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002147cf65e10_0 .net/2u *"_ivl_26", 1 0, L_000002147cf7af90;  1 drivers
L_000002147cf7afd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002147cf66130_0 .net/2u *"_ivl_30", 1 0, L_000002147cf7afd8;  1 drivers
v000002147cf65b90_0 .net *"_ivl_32", 0 0, L_000002147cf774d0;  1 drivers
L_000002147cf7b020 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002147cf66270_0 .net/2u *"_ivl_34", 1 0, L_000002147cf7b020;  1 drivers
v000002147cf64a10_0 .net *"_ivl_36", 0 0, L_000002147cf79550;  1 drivers
L_000002147cf7b068 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002147cf64e70_0 .net/2u *"_ivl_40", 1 0, L_000002147cf7b068;  1 drivers
L_000002147cf7ae28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002147cf65410_0 .net *"_ivl_5", 1 0, L_000002147cf7ae28;  1 drivers
L_000002147cf7ae70 .functor BUFT 1, C4<00000000000000000111111111111111>, C4<0>, C4<0>, C4<0>;
v000002147cf64790_0 .net/2s *"_ivl_8", 31 0, L_000002147cf7ae70;  1 drivers
v000002147cf64c90 .array/s "accumulators", 15 0, 31 0;
v000002147cf65370_0 .net "busy", 0 0, L_000002147ce838f0;  alias, 1 drivers
v000002147cf66310_0 .var "ch_cnt", 3 0;
v000002147cf64bf0_0 .net "clk", 0 0, o000002147cf14988;  alias, 0 drivers
v000002147cf663b0_0 .net/s "current_acc", 31 0, L_000002147ce83260;  1 drivers
v000002147cf661d0_0 .net/s "data_in", 15 0, o000002147cf149e8;  alias, 0 drivers
v000002147cf64830_0 .var/s "data_out", 15 0;
v000002147cf64d30_0 .net "done", 0 0, L_000002147cf7a090;  alias, 1 drivers
v000002147cf655f0_0 .var/i "i", 31 0;
v000002147cf64f10_0 .var "next_state", 1 0;
v000002147cf64ab0_0 .var "out_cnt", 3 0;
v000002147cf65230_0 .var "pos_cnt", 1 0;
v000002147cf65190_0 .net "ready_in", 0 0, L_000002147cf77430;  alias, 1 drivers
v000002147cf64fb0_0 .net "ready_out", 0 0, o000002147cf14b68;  alias, 0 drivers
v000002147cf64b50_0 .net "rst_n", 0 0, o000002147cf14b98;  alias, 0 drivers
v000002147cf65730_0 .net/s "saturated_out", 15 0, L_000002147cf77390;  1 drivers
v000002147cf65050_0 .net "start", 0 0, o000002147cf14bf8;  alias, 0 drivers
v000002147cf65eb0_0 .var "state", 1 0;
v000002147cf65870_0 .net "valid_in", 0 0, o000002147cf14c58;  alias, 0 drivers
v000002147cf65a50_0 .var "valid_out", 0 0;
E_000002147cedc9c0 .event anyedge, v000002147cf65eb0_0, v000002147cf65730_0;
E_000002147cedcc00/0 .event negedge, v000002147cf64b50_0;
E_000002147cedcc00/1 .event posedge, v000002147cf64bf0_0;
E_000002147cedcc00 .event/or E_000002147cedcc00/0, E_000002147cedcc00/1;
E_000002147cedcc40/0 .event anyedge, v000002147cf65eb0_0, v000002147cf65050_0, v000002147cf65870_0, v000002147cf66310_0;
E_000002147cedcc40/1 .event anyedge, v000002147cf65230_0, v000002147cf64fb0_0, v000002147cf64ab0_0;
E_000002147cedcc40 .event/or E_000002147cedcc40/0, E_000002147cedcc40/1;
L_000002147cf78fb0 .array/port v000002147cf64c90, L_000002147cf76df0;
L_000002147cf76df0 .concat [ 4 2 0 0], v000002147cf64ab0_0, L_000002147cf7ae28;
L_000002147cf792d0 .cmp/gt.s 32, L_000002147ce83260, L_000002147cf7ae70;
L_000002147cf76fd0 .cmp/gt.s 32, L_000002147cf7af00, L_000002147ce83260;
L_000002147cf79370 .part L_000002147ce83260, 0, 16;
L_000002147cf772f0 .functor MUXZ 16, L_000002147cf79370, L_000002147cf7af48, L_000002147cf76fd0, C4<>;
L_000002147cf77390 .functor MUXZ 16, L_000002147cf772f0, L_000002147cf7aeb8, L_000002147cf792d0, C4<>;
L_000002147cf77430 .cmp/eq 2, v000002147cf65eb0_0, L_000002147cf7af90;
L_000002147cf774d0 .cmp/ne 2, v000002147cf65eb0_0, L_000002147cf7afd8;
L_000002147cf79550 .cmp/ne 2, v000002147cf65eb0_0, L_000002147cf7b020;
L_000002147cf7a090 .cmp/eq 2, v000002147cf65eb0_0, L_000002147cf7b068;
S_000002147ceeca00 .scope module, "conv1d_pipelined" "conv1d_pipelined" 4 25;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 16 "data_in";
    .port_info 5 /INPUT 1 "valid_in";
    .port_info 6 /OUTPUT 1 "ready_in";
    .port_info 7 /OUTPUT 16 "weight_addr";
    .port_info 8 /INPUT 32 "weight_data";
    .port_info 9 /OUTPUT 8 "bias_addr";
    .port_info 10 /INPUT 16 "bias_data";
    .port_info 11 /OUTPUT 16 "data_out";
    .port_info 12 /OUTPUT 1 "valid_out";
    .port_info 13 /INPUT 1 "ready_out";
    .port_info 14 /OUTPUT 1 "busy";
    .port_info 15 /OUTPUT 1 "done";
P_000002147ce121f0 .param/l "ACC_WIDTH" 0 4 28, +C4<00000000000000000000000000100000>;
P_000002147ce12228 .param/l "BUFFER_DEPTH" 0 4 35, +C4<00000000000000000000000000100000>;
P_000002147ce12260 .param/l "DATA_WIDTH" 0 4 26, +C4<00000000000000000000000000010000>;
P_000002147ce12298 .param/l "FRAME_LEN" 0 4 29, +C4<00000000000000000000000000010000>;
P_000002147ce122d0 .param/l "IN_CH" 0 4 30, +C4<00000000000000000000000000000010>;
P_000002147ce12308 .param/l "KERNEL_SIZE" 0 4 32, +C4<00000000000000000000000000000011>;
P_000002147ce12340 .param/l "MAC_TREE_DEPTH" 1 4 76, +C4<00000000000000000000000000000010>;
P_000002147ce12378 .param/l "NUM_MACS" 0 4 34, +C4<00000000000000000000000000000100>;
P_000002147ce123b0 .param/l "OUT_CH" 0 4 31, +C4<00000000000000000000000000000100>;
P_000002147ce123e8 .param/l "OUT_LEN" 1 4 69, +C4<00000000000000000000000000000000000000000000000000000000000000001000>;
P_000002147ce12420 .param/l "PADDED_LEN" 1 4 70, +C4<000000000000000000000000000000000000000000000000000000000000010010>;
P_000002147ce12458 .param/l "PADDING" 1 4 68, +C4<000000000000000000000000000000001>;
P_000002147ce12490 .param/l "PIPE_DEPTH" 1 4 73, +C4<00000000000000000000000000000110>;
P_000002147ce124c8 .param/l "STRIDE" 0 4 33, +C4<00000000000000000000000000000010>;
P_000002147ce12500 .param/l "ST_COMPUTE" 1 4 91, C4<010>;
P_000002147ce12538 .param/l "ST_DONE" 1 4 93, C4<100>;
P_000002147ce12570 .param/l "ST_DRAIN" 1 4 92, C4<011>;
P_000002147ce125a8 .param/l "ST_IDLE" 1 4 89, C4<000>;
P_000002147ce125e0 .param/l "ST_LOAD" 1 4 90, C4<001>;
P_000002147ce12618 .param/l "WEIGHT_WIDTH" 0 4 27, +C4<00000000000000000000000000001000>;
L_000002147ce82ee0 .functor BUFZ 16, v000002147cf688f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002147ce833b0 .functor BUFZ 1, v000002147cf694d0_0, C4<0>, C4<0>, C4<0>;
L_000002147ce83730 .functor AND 1, L_000002147cf7a9f0, L_000002147cf7ab30, C4<1>, C4<1>;
L_000002147cf7b0b0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002147cf67740_0 .net/2u *"_ivl_0", 2 0, L_000002147cf7b0b0;  1 drivers
v000002147cf68000_0 .net *"_ivl_11", 31 0, L_000002147cf7a1d0;  1 drivers
v000002147cf66d40_0 .net *"_ivl_12", 31 0, L_000002147cf7a8b0;  1 drivers
L_000002147cf7b188 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147cf68140_0 .net *"_ivl_15", 29 0, L_000002147cf7b188;  1 drivers
v000002147cf683c0_0 .net *"_ivl_16", 31 0, L_000002147cf797d0;  1 drivers
v000002147cf667a0_0 .net *"_ivl_20", 31 0, L_000002147cf7a770;  1 drivers
L_000002147cf7b1d0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147cf681e0_0 .net *"_ivl_23", 29 0, L_000002147cf7b1d0;  1 drivers
L_000002147cf7b218 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v000002147cf68320_0 .net/2u *"_ivl_24", 31 0, L_000002147cf7b218;  1 drivers
v000002147cf66ac0_0 .net *"_ivl_27", 31 0, L_000002147cf79690;  1 drivers
v000002147cf67100_0 .net *"_ivl_28", 31 0, L_000002147cf7a130;  1 drivers
L_000002147cf7b260 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147cf67380_0 .net *"_ivl_31", 30 0, L_000002147cf7b260;  1 drivers
L_000002147cf7b2a8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000002147cf68460_0 .net/2u *"_ivl_32", 31 0, L_000002147cf7b2a8;  1 drivers
v000002147cf66f20_0 .net *"_ivl_35", 31 0, L_000002147cf7aa90;  1 drivers
v000002147cf66c00_0 .net *"_ivl_36", 31 0, L_000002147cf7a310;  1 drivers
v000002147cf66840_0 .net *"_ivl_38", 31 0, L_000002147cf79e10;  1 drivers
v000002147cf671a0_0 .net *"_ivl_4", 31 0, L_000002147cf795f0;  1 drivers
L_000002147cf7b2f0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147cf66de0_0 .net *"_ivl_41", 29 0, L_000002147cf7b2f0;  1 drivers
v000002147cf668e0_0 .net *"_ivl_42", 31 0, L_000002147cf79c30;  1 drivers
L_000002147cf7b338 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002147cf67b00_0 .net *"_ivl_49", 5 0, L_000002147cf7b338;  1 drivers
v000002147cf67600_0 .net *"_ivl_57", 15 0, L_000002147cf79af0;  1 drivers
v000002147cf67420_0 .net *"_ivl_58", 15 0, L_000002147cf7a810;  1 drivers
v000002147cf67880_0 .net *"_ivl_60", 13 0, L_000002147cf7a590;  1 drivers
L_000002147cf7b380 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002147cf67920_0 .net *"_ivl_62", 1 0, L_000002147cf7b380;  1 drivers
v000002147cf676a0_0 .net *"_ivl_65", 15 0, L_000002147cf7a950;  1 drivers
v000002147cf67a60_0 .net *"_ivl_66", 15 0, L_000002147cf7a4f0;  1 drivers
v000002147cf68500_0 .net *"_ivl_68", 11 0, L_000002147cf7a6d0;  1 drivers
L_000002147cf7b0f8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147cf674c0_0 .net *"_ivl_7", 28 0, L_000002147cf7b0f8;  1 drivers
L_000002147cf7b3c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002147cf68640_0 .net *"_ivl_70", 3 0, L_000002147cf7b3c8;  1 drivers
v000002147cf67560_0 .net *"_ivl_72", 15 0, L_000002147cf79d70;  1 drivers
v000002147cf67ba0_0 .net *"_ivl_75", 15 0, L_000002147cf79a50;  1 drivers
L_000002147cf7b140 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000002147cf67c40_0 .net/2u *"_ivl_8", 31 0, L_000002147cf7b140;  1 drivers
L_000002147cf7b410 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002147cf68280_0 .net/2u *"_ivl_82", 2 0, L_000002147cf7b410;  1 drivers
v000002147cf66980_0 .net *"_ivl_84", 0 0, L_000002147cf7a9f0;  1 drivers
L_000002147cf7b458 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000002147cf677e0_0 .net/2u *"_ivl_86", 2 0, L_000002147cf7b458;  1 drivers
v000002147cf67ce0_0 .net *"_ivl_88", 0 0, L_000002147cf7ab30;  1 drivers
L_000002147cf7b4a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000002147cf66e80_0 .net/2u *"_ivl_92", 2 0, L_000002147cf7b4a0;  1 drivers
v000002147cf66b60 .array/s "accum_bank", 31 0, 31 0;
v000002147cf67d80_0 .net/s "activated_value", 15 0, L_000002147cf7a630;  1 drivers
v000002147cf67060_0 .net "bias_addr", 7 0, L_000002147cf79730;  1 drivers
o000002147cf158b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000002147cf67240_0 .net "bias_data", 15 0, o000002147cf158b8;  0 drivers
v000002147cf67ec0_0 .net "busy", 0 0, L_000002147ce83730;  1 drivers
o000002147cf15918 .functor BUFZ 1, C4<z>; HiZ drive
v000002147cf672e0_0 .net "clk", 0 0, o000002147cf15918;  0 drivers
o000002147cf15948 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000002147cf67f60_0 .net "data_in", 15 0, o000002147cf15948;  0 drivers
v000002147cf680a0_0 .net "data_out", 15 0, L_000002147ce82ee0;  1 drivers
v000002147cf66ca0_0 .net "done", 0 0, L_000002147cf79870;  1 drivers
o000002147cf159d8 .functor BUFZ 1, C4<z>; HiZ drive
v000002147cf6a1f0_0 .net "flush", 0 0, o000002147cf159d8;  0 drivers
v000002147cf68c10_0 .var/i "i", 31 0;
v000002147cf68cb0 .array "input_buffer", 63 0, 15 0;
v000002147cf68b70_0 .net "input_idx", 4 0, L_000002147cf79cd0;  1 drivers
v000002147cf69f70_0 .net "is_negative", 0 0, L_000002147cf7a3b0;  1 drivers
v000002147cf69570_0 .var/i "j", 31 0;
v000002147cf69110_0 .var "mac_in_ch", 0 0;
v000002147cf68d50_0 .var "mac_kern", 1 0;
v000002147cf6a290_0 .var "mac_out_ch", 1 0;
v000002147cf697f0_0 .var "mac_out_pos", 2 0;
v000002147cf69070_0 .var "next_state", 2 0;
v000002147cf6a150 .array "pipe0_data", 3 0, 15 0;
v000002147cf687b0_0 .var "pipe0_out_ch", 1 0;
v000002147cf69750_0 .var "pipe0_out_pos", 2 0;
v000002147cf68df0_0 .var "pipe0_valid", 0 0;
v000002147cf69890 .array "pipe1_data", 3 0, 15 0;
v000002147cf69930_0 .var "pipe1_out_ch", 1 0;
v000002147cf691b0_0 .var "pipe1_out_pos", 2 0;
v000002147cf699d0_0 .var "pipe1_valid", 0 0;
v000002147cf6a330 .array "pipe1_weight", 3 0, 7 0;
v000002147cf696b0_0 .var "pipe2_out_ch", 1 0;
v000002147cf69a70_0 .var "pipe2_out_pos", 2 0;
v000002147cf69cf0 .array/s "pipe2_product", 3 0, 23 0;
v000002147cf6a3d0_0 .var "pipe2_valid", 0 0;
v000002147cf6a470_0 .var "pipe3_out_ch", 1 0;
v000002147cf6a5b0_0 .var "pipe3_out_pos", 2 0;
v000002147cf68850 .array/s "pipe3_partial", 1 0, 31 0;
v000002147cf68a30_0 .var "pipe3_valid", 0 0;
v000002147cf6a010_0 .var/s "pipe4_sum", 31 0;
v000002147cf69610_0 .var "pipe4_valid", 0 0;
v000002147cf688f0_0 .var "pipe5_data", 15 0;
v000002147cf694d0_0 .var "pipe5_valid", 0 0;
v000002147cf6a510_0 .net "ready_in", 0 0, L_000002147cf7a450;  1 drivers
o000002147cf15f48 .functor BUFZ 1, C4<z>; HiZ drive
v000002147cf69b10_0 .net "ready_out", 0 0, o000002147cf15f48;  0 drivers
o000002147cf15f78 .functor BUFZ 1, C4<z>; HiZ drive
v000002147cf6a650_0 .net "rst_n", 0 0, o000002147cf15f78;  0 drivers
v000002147cf69250_0 .net/s "stage4_sum", 31 0, L_000002147cf7abd0;  1 drivers
o000002147cf15fd8 .functor BUFZ 1, C4<z>; HiZ drive
v000002147cf69bb0_0 .net "start", 0 0, o000002147cf15fd8;  0 drivers
v000002147cf69c50_0 .var "state", 2 0;
o000002147cf16038 .functor BUFZ 1, C4<z>; HiZ drive
v000002147cf68e90_0 .net "valid_in", 0 0, o000002147cf16038;  0 drivers
v000002147cf6a0b0_0 .net "valid_out", 0 0, L_000002147ce833b0;  1 drivers
v000002147cf68990_0 .net "weight_addr", 15 0, L_000002147cf7a270;  1 drivers
o000002147cf160c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002147cf68ad0_0 .net "weight_data", 31 0, o000002147cf160c8;  0 drivers
v000002147cf69d90_0 .var "write_ch", 0 0;
v000002147cf69e30_0 .var "write_ptr", 4 0;
E_000002147cedccc0/0 .event negedge, v000002147cf6a650_0;
E_000002147cedccc0/1 .event posedge, v000002147cf672e0_0;
E_000002147cedccc0 .event/or E_000002147cedccc0/0, E_000002147cedccc0/1;
E_000002147cede3c0/0 .event anyedge, v000002147cf69c50_0, v000002147cf69bb0_0, v000002147cf69d90_0, v000002147cf69e30_0;
E_000002147cede3c0/1 .event anyedge, v000002147cf68e90_0, v000002147cf6a290_0, v000002147cf697f0_0, v000002147cf69110_0;
E_000002147cede3c0/2 .event anyedge, v000002147cf68d50_0, v000002147cf694d0_0, v000002147cf69610_0, v000002147cf68a30_0;
E_000002147cede3c0 .event/or E_000002147cede3c0/0, E_000002147cede3c0/1, E_000002147cede3c0/2;
L_000002147cf7a450 .cmp/eq 3, v000002147cf69c50_0, L_000002147cf7b0b0;
L_000002147cf795f0 .concat [ 3 29 0 0], v000002147cf697f0_0, L_000002147cf7b0f8;
L_000002147cf7a1d0 .arith/mult 32, L_000002147cf795f0, L_000002147cf7b140;
L_000002147cf7a8b0 .concat [ 2 30 0 0], v000002147cf68d50_0, L_000002147cf7b188;
L_000002147cf797d0 .arith/sum 32, L_000002147cf7a1d0, L_000002147cf7a8b0;
L_000002147cf79cd0 .part L_000002147cf797d0, 0, 5;
L_000002147cf7a770 .concat [ 2 30 0 0], v000002147cf6a290_0, L_000002147cf7b1d0;
L_000002147cf79690 .arith/mult 32, L_000002147cf7a770, L_000002147cf7b218;
L_000002147cf7a130 .concat [ 1 31 0 0], v000002147cf69110_0, L_000002147cf7b260;
L_000002147cf7aa90 .arith/mult 32, L_000002147cf7a130, L_000002147cf7b2a8;
L_000002147cf7a310 .arith/sum 32, L_000002147cf79690, L_000002147cf7aa90;
L_000002147cf79e10 .concat [ 2 30 0 0], v000002147cf68d50_0, L_000002147cf7b2f0;
L_000002147cf79c30 .arith/sum 32, L_000002147cf7a310, L_000002147cf79e10;
L_000002147cf7a270 .part L_000002147cf79c30, 0, 16;
L_000002147cf79730 .concat [ 2 6 0 0], v000002147cf6a290_0, L_000002147cf7b338;
v000002147cf68850_0 .array/port v000002147cf68850, 0;
v000002147cf68850_1 .array/port v000002147cf68850, 1;
L_000002147cf7abd0 .arith/sum 32, v000002147cf68850_0, v000002147cf68850_1;
L_000002147cf7a3b0 .part v000002147cf6a010_0, 31, 1;
L_000002147cf79af0 .part v000002147cf6a010_0, 0, 16;
L_000002147cf7a590 .part L_000002147cf79af0, 2, 14;
L_000002147cf7a810 .concat [ 14 2 0 0], L_000002147cf7a590, L_000002147cf7b380;
L_000002147cf7a950 .part v000002147cf6a010_0, 0, 16;
L_000002147cf7a6d0 .part L_000002147cf7a950, 4, 12;
L_000002147cf7a4f0 .concat [ 12 4 0 0], L_000002147cf7a6d0, L_000002147cf7b3c8;
L_000002147cf79d70 .arith/sum 16, L_000002147cf7a810, L_000002147cf7a4f0;
L_000002147cf79a50 .part v000002147cf6a010_0, 0, 16;
L_000002147cf7a630 .functor MUXZ 16, L_000002147cf79a50, L_000002147cf79d70, L_000002147cf7a3b0, C4<>;
L_000002147cf7a9f0 .cmp/ne 3, v000002147cf69c50_0, L_000002147cf7b410;
L_000002147cf7ab30 .cmp/ne 3, v000002147cf69c50_0, L_000002147cf7b458;
L_000002147cf79870 .cmp/eq 3, v000002147cf69c50_0, L_000002147cf7b4a0;
S_000002147cefac70 .scope module, "tb_discriminator_mini" "tb_discriminator_mini" 5 18;
 .timescale -9 -12;
P_000002147cefae00 .param/l "ACC_WIDTH" 0 5 25, +C4<00000000000000000000000000100000>;
P_000002147cefae38 .param/l "CLK_PERIOD" 0 5 28, +C4<00000000000000000000000000001010>;
P_000002147cefae70 .param/l "DATA_WIDTH" 0 5 23, +C4<00000000000000000000000000010000>;
P_000002147cefaea8 .param/l "FRAME_LEN" 0 5 26, +C4<00000000000000000000000000010000>;
P_000002147cefaee0 .param/l "IN_CH" 0 5 27, +C4<00000000000000000000000000000100>;
P_000002147cefaf18 .param/l "TIMEOUT" 0 5 29, +C4<00000000000000001100001101010000>;
P_000002147cefaf50 .param/l "WEIGHT_WIDTH" 0 5 24, +C4<00000000000000000000000000001000>;
v000002147cf75410_0 .net "busy", 0 0, L_000002147ce840d0;  1 drivers
v000002147cf78330 .array/s "cand_data", 31 0, 15 0;
v000002147cf77bb0_0 .var/s "cand_in", 15 0;
v000002147cf78dd0_0 .var "cand_valid", 0 0;
v000002147cf77750_0 .var/s "captured_score", 15 0;
v000002147cf788d0_0 .var/i "ch_idx", 31 0;
v000002147cf76d50_0 .var "clk", 0 0;
v000002147cf78290 .array/s "cond_data", 31 0, 15 0;
v000002147cf783d0_0 .var/s "cond_in", 15 0;
v000002147cf771b0_0 .var "cond_valid", 0 0;
v000002147cf78790_0 .var/i "cycle_count", 31 0;
v000002147cf786f0_0 .net "done", 0 0, L_000002147cfe3830;  1 drivers
v000002147cf77250_0 .var/i "error_count", 31 0;
v000002147cf78650_0 .var/i "i", 31 0;
v000002147cf77ed0_0 .var/i "pos_idx", 31 0;
v000002147cf77890_0 .var "prev_state", 3 0;
v000002147cf76f30_0 .net "ready_in", 0 0, L_000002147ce83ea0;  1 drivers
v000002147cf77110_0 .var "rst_n", 0 0;
v000002147cf78830_0 .var/s "score_max", 15 0;
v000002147cf76e90_0 .var/s "score_min", 15 0;
v000002147cf79230_0 .net/s "score_out", 15 0, v000002147cf76270_0;  1 drivers
v000002147cf77570_0 .net "score_valid", 0 0, v000002147cf75230_0;  1 drivers
v000002147cf77c50_0 .var "start", 0 0;
v000002147cf77930_0 .var/i "start_cycle", 31 0;
v000002147cf78470_0 .var "state_name", 127 0;
v000002147cf77cf0_0 .var/i "test_num", 31 0;
v000002147cf78970_0 .var/i "total_cycles", 31 0;
v000002147cf78a10_0 .var/i "total_errors", 31 0;
v000002147cf78d30_0 .var/i "total_tests", 31 0;
S_000002147cf63780 .scope module, "dut" "discriminator_mini" 5 94, 6 28 0, S_000002147cefac70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "cand_in";
    .port_info 4 /INPUT 1 "cand_valid";
    .port_info 5 /INPUT 16 "cond_in";
    .port_info 6 /INPUT 1 "cond_valid";
    .port_info 7 /OUTPUT 1 "ready_in";
    .port_info 8 /OUTPUT 16 "score_out";
    .port_info 9 /OUTPUT 1 "score_valid";
    .port_info 10 /OUTPUT 1 "busy";
    .port_info 11 /OUTPUT 1 "done";
P_000002147cf6a770 .param/l "ACC_WIDTH" 0 6 31, +C4<00000000000000000000000000100000>;
P_000002147cf6a7a8 .param/l "BADDR_CONV1" 1 6 72, +C4<00000000000000000000000000100000>;
P_000002147cf6a7e0 .param/l "BADDR_CONV2" 1 6 73, +C4<00000000000000000000000000101000>;
P_000002147cf6a818 .param/l "BADDR_DENSE" 1 6 74, +C4<00000000000000000000000000111000>;
P_000002147cf6a850 .param/l "CONV1_OUT_CH" 1 6 61, +C4<00000000000000000000000000001000>;
P_000002147cf6a888 .param/l "CONV1_OUT_LEN" 1 6 62, +C4<00000000000000000000000000001000>;
P_000002147cf6a8c0 .param/l "CONV2_OUT_CH" 1 6 63, +C4<00000000000000000000000000010000>;
P_000002147cf6a8f8 .param/l "CONV2_OUT_LEN" 1 6 64, +C4<00000000000000000000000000000100>;
P_000002147cf6a930 .param/l "DATA_WIDTH" 0 6 29, +C4<00000000000000000000000000010000>;
P_000002147cf6a968 .param/l "FRAME_LEN" 0 6 32, +C4<00000000000000000000000000010000>;
P_000002147cf6a9a0 .param/l "IN_CH" 0 6 33, +C4<00000000000000000000000000000100>;
P_000002147cf6a9d8 .param/l "ST_CONV1" 1 6 82, C4<0011>;
P_000002147cf6aa10 .param/l "ST_CONV2" 1 6 83, C4<0100>;
P_000002147cf6aa48 .param/l "ST_DENSE" 1 6 85, C4<0110>;
P_000002147cf6aa80 .param/l "ST_DONE" 1 6 87, C4<1000>;
P_000002147cf6aab8 .param/l "ST_IDLE" 1 6 79, C4<0000>;
P_000002147cf6aaf0 .param/l "ST_LOAD_CAND" 1 6 80, C4<0001>;
P_000002147cf6ab28 .param/l "ST_LOAD_COND" 1 6 81, C4<0010>;
P_000002147cf6ab60 .param/l "ST_OUTPUT" 1 6 86, C4<0111>;
P_000002147cf6ab98 .param/l "ST_POOL" 1 6 84, C4<0101>;
P_000002147cf6abd0 .param/l "WADDR_CONV1" 1 6 67, +C4<00000000000000000000000100000000>;
P_000002147cf6ac08 .param/l "WADDR_CONV2" 1 6 68, +C4<00000000000000000000000101100000>;
P_000002147cf6ac40 .param/l "WADDR_DENSE" 1 6 69, +C4<00000000000000000000001011100000>;
P_000002147cf6ac78 .param/l "WEIGHT_WIDTH" 0 6 30, +C4<00000000000000000000000000001000>;
L_000002147ce84220 .functor BUFZ 11, v000002147cf76310_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
L_000002147ce83ea0 .functor OR 1, L_000002147cfe3ab0, L_000002147cfe4410, C4<0>, C4<0>;
L_000002147ce840d0 .functor AND 1, L_000002147cfe47d0, L_000002147cfe4190, C4<1>, C4<1>;
v000002147cf6ae50_0 .net/s *"_ivl_10", 23 0, L_000002147cf79b90;  1 drivers
v000002147cf6c250_0 .net/s *"_ivl_12", 23 0, L_000002147cf79eb0;  1 drivers
v000002147cf6c390_0 .net/s *"_ivl_16", 23 0, L_000002147cf79ff0;  1 drivers
v000002147cf6b3f0_0 .net/s *"_ivl_18", 23 0, L_000002147cfe3f10;  1 drivers
L_000002147cf7b4e8 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000002147cf6b490_0 .net/2u *"_ivl_2", 10 0, L_000002147cf7b4e8;  1 drivers
v000002147cf6bf30_0 .net/s *"_ivl_22", 23 0, L_000002147cfe3bf0;  1 drivers
v000002147cf6bfd0_0 .net/s *"_ivl_24", 23 0, L_000002147cfe30b0;  1 drivers
v000002147cf6b850_0 .net/s *"_ivl_28", 31 0, L_000002147cfe4690;  1 drivers
v000002147cf6b530_0 .net *"_ivl_30", 31 0, L_000002147cfe4c30;  1 drivers
v000002147cf6b670_0 .net *"_ivl_32", 24 0, L_000002147cfe4a50;  1 drivers
v000002147cf6c110_0 .net/s *"_ivl_34", 31 0, L_000002147cfe3e70;  1 drivers
v000002147cf6c2f0_0 .net *"_ivl_36", 31 0, L_000002147cfe36f0;  1 drivers
v000002147cf6b710_0 .net *"_ivl_38", 24 0, L_000002147cfe3290;  1 drivers
v000002147cf6b7b0_0 .net/s *"_ivl_40", 31 0, L_000002147cfe5450;  1 drivers
v000002147cf6c430_0 .net/s *"_ivl_42", 31 0, L_000002147cfe2d90;  1 drivers
v000002147cf6c4d0_0 .net *"_ivl_44", 31 0, L_000002147cfe40f0;  1 drivers
v000002147cf6c6b0_0 .net *"_ivl_46", 24 0, L_000002147cfe45f0;  1 drivers
L_000002147cf7b578 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000002147cf6c7f0_0 .net/2u *"_ivl_50", 3 0, L_000002147cf7b578;  1 drivers
v000002147cf6b030_0 .net *"_ivl_52", 0 0, L_000002147cfe3ab0;  1 drivers
L_000002147cf7b5c0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000002147cf6c750_0 .net/2u *"_ivl_54", 3 0, L_000002147cf7b5c0;  1 drivers
v000002147cf6b0d0_0 .net *"_ivl_56", 0 0, L_000002147cfe4410;  1 drivers
L_000002147cf7b530 .functor BUFT 1, C4<00000000010>, C4<0>, C4<0>, C4<0>;
v000002147cf6c890_0 .net/2u *"_ivl_6", 10 0, L_000002147cf7b530;  1 drivers
L_000002147cf7b608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002147cf6c930_0 .net/2u *"_ivl_60", 3 0, L_000002147cf7b608;  1 drivers
v000002147cf6aef0_0 .net *"_ivl_62", 0 0, L_000002147cfe47d0;  1 drivers
L_000002147cf7b650 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000002147cf6ca70_0 .net/2u *"_ivl_64", 3 0, L_000002147cf7b650;  1 drivers
v000002147cf6cb10_0 .net *"_ivl_66", 0 0, L_000002147cfe4190;  1 drivers
L_000002147cf7b698 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000002147cf6b8f0_0 .net/2u *"_ivl_70", 3 0, L_000002147cf7b698;  1 drivers
v000002147cf6b170 .array/s "accum", 15 0, 31 0;
v000002147cf6b210_0 .var "bias_addr", 5 0;
v000002147cf6b990_0 .net/s "bias_data", 15 0, v000002147cf6c1b0_0;  1 drivers
v000002147cf6bad0_0 .net "busy", 0 0, L_000002147ce840d0;  alias, 1 drivers
v000002147cf6bb70_0 .net/s "cand_in", 15 0, v000002147cf77bb0_0;  1 drivers
v000002147cf75730_0 .net "cand_valid", 0 0, v000002147cf78dd0_0;  1 drivers
v000002147cf759b0_0 .net "clk", 0 0, v000002147cf76d50_0;  1 drivers
v000002147cf74dd0_0 .net/s "cond_in", 15 0, v000002147cf783d0_0;  1 drivers
v000002147cf764f0_0 .net "cond_valid", 0 0, v000002147cf771b0_0;  1 drivers
v000002147cf768b0 .array/s "conv1_buf", 79 0, 15 0;
v000002147cf766d0 .array/s "conv2_buf", 63 0, 15 0;
v000002147cf76770_0 .var/s "data_k0", 15 0;
v000002147cf763b0_0 .var/s "data_k1", 15 0;
v000002147cf75cd0_0 .var/s "data_k2", 15 0;
v000002147cf75af0_0 .var/s "dense_acc", 31 0;
v000002147cf75690_0 .net "done", 0 0, L_000002147cfe3830;  alias, 1 drivers
v000002147cf76090_0 .var/i "i", 31 0;
v000002147cf769f0_0 .var "in_ch_iter", 4 0;
v000002147cf75550 .array/s "input_buf", 71 0, 15 0;
v000002147cf75d70_0 .var/i "j", 31 0;
v000002147cf75b90_0 .net/s "kernel_sum", 31 0, L_000002147cfe4050;  1 drivers
v000002147cf754b0_0 .var "load_ch_cnt", 1 0;
v000002147cf75190_0 .var "load_pos_cnt", 4 0;
v000002147cf75ff0_0 .net/s "mult_k0", 23 0, L_000002147cf79f50;  1 drivers
v000002147cf75c30_0 .net/s "mult_k1", 23 0, L_000002147cfe3fb0;  1 drivers
v000002147cf75a50_0 .net/s "mult_k2", 23 0, L_000002147cfe4730;  1 drivers
v000002147cf76b30_0 .var "next_state", 3 0;
v000002147cf750f0_0 .var "out_ch_cnt", 4 0;
v000002147cf75e10_0 .var "out_pos_cnt", 4 0;
v000002147cf75eb0_0 .var "pipe_flush", 2 0;
v000002147cf761d0_0 .var "pipe_s2_last_in_ch", 0 0;
v000002147cf76630_0 .var "pipe_s2_out_ch", 4 0;
v000002147cf75f50_0 .var "pipe_s2_out_pos", 4 0;
v000002147cf757d0_0 .var "pipe_s2_valid", 0 0;
v000002147cf76bd0_0 .var/s "pipe_s3_ksum", 31 0;
v000002147cf76130_0 .var "pipe_s3_last_in_ch", 0 0;
v000002147cf74e70_0 .var "pipe_s3_out_ch", 4 0;
v000002147cf75370_0 .var "pipe_s3_out_pos", 4 0;
v000002147cf74fb0_0 .var "pipe_s3_valid", 0 0;
v000002147cf75050 .array/s "pool_buf", 15 0, 31 0;
v000002147cf75870_0 .net "ready_in", 0 0, L_000002147ce83ea0;  alias, 1 drivers
v000002147cf76810_0 .net "rst_n", 0 0, v000002147cf77110_0;  1 drivers
v000002147cf76270_0 .var/s "score_out", 15 0;
v000002147cf75230_0 .var "score_valid", 0 0;
v000002147cf76a90_0 .net "start", 0 0, v000002147cf77c50_0;  1 drivers
v000002147cf75910_0 .var "state", 3 0;
v000002147cf76310_0 .var "weight_addr_base", 10 0;
v000002147cf76450_0 .net "weight_addr_k0", 10 0, L_000002147ce84220;  1 drivers
v000002147cf76950_0 .net "weight_addr_k1", 10 0, L_000002147cf79910;  1 drivers
v000002147cf76590_0 .net "weight_addr_k2", 10 0, L_000002147cf799b0;  1 drivers
v000002147cf74d30_0 .net/s "weight_k0", 7 0, v000002147cf6bdf0_0;  1 drivers
v000002147cf755f0_0 .net/s "weight_k1", 7 0, v000002147cf6c9d0_0;  1 drivers
v000002147cf74f10_0 .net/s "weight_k2", 7 0, v000002147cf6cbb0_0;  1 drivers
E_000002147cedd940/0 .event negedge, v000002147cf76810_0;
E_000002147cedd940/1 .event posedge, v000002147cf6bd50_0;
E_000002147cedd940 .event/or E_000002147cedd940/0, E_000002147cedd940/1;
E_000002147ceddbc0/0 .event anyedge, v000002147cf75910_0, v000002147cf76a90_0, v000002147cf754b0_0, v000002147cf75190_0;
E_000002147ceddbc0/1 .event anyedge, v000002147cf75730_0, v000002147cf764f0_0, v000002147cf750f0_0, v000002147cf75e10_0;
E_000002147ceddbc0/2 .event anyedge, v000002147cf769f0_0, v000002147cf75eb0_0;
E_000002147ceddbc0 .event/or E_000002147ceddbc0/0, E_000002147ceddbc0/1, E_000002147ceddbc0/2;
L_000002147cf79910 .arith/sum 11, v000002147cf76310_0, L_000002147cf7b4e8;
L_000002147cf799b0 .arith/sum 11, v000002147cf76310_0, L_000002147cf7b530;
L_000002147cf79b90 .extend/s 24, v000002147cf76770_0;
L_000002147cf79eb0 .extend/s 24, v000002147cf6bdf0_0;
L_000002147cf79f50 .arith/mult 24, L_000002147cf79b90, L_000002147cf79eb0;
L_000002147cf79ff0 .extend/s 24, v000002147cf763b0_0;
L_000002147cfe3f10 .extend/s 24, v000002147cf6c9d0_0;
L_000002147cfe3fb0 .arith/mult 24, L_000002147cf79ff0, L_000002147cfe3f10;
L_000002147cfe3bf0 .extend/s 24, v000002147cf75cd0_0;
L_000002147cfe30b0 .extend/s 24, v000002147cf6cbb0_0;
L_000002147cfe4730 .arith/mult 24, L_000002147cfe3bf0, L_000002147cfe30b0;
L_000002147cfe4690 .extend/s 32, L_000002147cf79f50;
L_000002147cfe4a50 .part L_000002147cfe4690, 7, 25;
L_000002147cfe4c30 .extend/s 32, L_000002147cfe4a50;
L_000002147cfe3e70 .extend/s 32, L_000002147cfe3fb0;
L_000002147cfe3290 .part L_000002147cfe3e70, 7, 25;
L_000002147cfe36f0 .extend/s 32, L_000002147cfe3290;
L_000002147cfe5450 .arith/sum 32, L_000002147cfe4c30, L_000002147cfe36f0;
L_000002147cfe2d90 .extend/s 32, L_000002147cfe4730;
L_000002147cfe45f0 .part L_000002147cfe2d90, 7, 25;
L_000002147cfe40f0 .extend/s 32, L_000002147cfe45f0;
L_000002147cfe4050 .arith/sum 32, L_000002147cfe5450, L_000002147cfe40f0;
L_000002147cfe3ab0 .cmp/eq 4, v000002147cf75910_0, L_000002147cf7b578;
L_000002147cfe4410 .cmp/eq 4, v000002147cf75910_0, L_000002147cf7b5c0;
L_000002147cfe47d0 .cmp/ne 4, v000002147cf75910_0, L_000002147cf7b608;
L_000002147cfe4190 .cmp/ne 4, v000002147cf75910_0, L_000002147cf7b650;
L_000002147cfe3830 .cmp/eq 4, v000002147cf75910_0, L_000002147cf7b698;
S_000002147cf63910 .scope begin, "conv1_store" "conv1_store" 6 326, 6 326 0, S_000002147cf63780;
 .timescale -9 -12;
v000002147cf69ed0_0 .var/s "result", 15 0;
v000002147cf68f30_0 .var/s "sum", 31 0;
S_000002147cf63aa0 .scope begin, "conv2_store" "conv2_store" 6 391, 6 391 0, S_000002147cf63780;
 .timescale -9 -12;
v000002147cf68fd0_0 .var/s "result", 15 0;
v000002147cf692f0_0 .var/s "sum", 31 0;
S_000002147cf63c30 .scope module, "u_bias_rom" "bias_rom" 6 121, 7 178 0, S_000002147cf63780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /OUTPUT 16 "data";
P_000002147ce561d0 .param/l "ADDR_WIDTH" 0 7 181, +C4<00000000000000000000000000000110>;
P_000002147ce56208 .param/l "DATA_WIDTH" 0 7 179, +C4<00000000000000000000000000010000>;
P_000002147ce56240 .param/l "DEPTH" 0 7 180, +C4<00000000000000000000000001000000>;
v000002147cf69390_0 .net "addr", 5 0, v000002147cf6b210_0;  1 drivers
v000002147cf69430 .array "biases", 63 0, 15 0;
v000002147cf6bd50_0 .net "clk", 0 0, v000002147cf76d50_0;  alias, 1 drivers
v000002147cf6c1b0_0 .var/s "data", 15 0;
v000002147cf6c570_0 .var/i "init_i", 31 0;
E_000002147cede5c0 .event posedge, v000002147cf6bd50_0;
S_000002147cf640e0 .scope module, "u_wrom_k0" "weight_rom" 6 111, 7 12 0, S_000002147cf63780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 11 "addr";
    .port_info 2 /OUTPUT 8 "data";
P_000002147ce552b0 .param/l "ADDR_WIDTH" 0 7 15, +C4<00000000000000000000000000001011>;
P_000002147ce552e8 .param/l "DEPTH" 0 7 14, +C4<00000000000000000000100000000000>;
P_000002147ce55320 .param/l "WEIGHT_WIDTH" 0 7 13, +C4<00000000000000000000000000001000>;
v000002147cf6b2b0_0 .net "addr", 10 0, L_000002147ce84220;  alias, 1 drivers
v000002147cf6c610_0 .net "clk", 0 0, v000002147cf76d50_0;  alias, 1 drivers
v000002147cf6bdf0_0 .var/s "data", 7 0;
v000002147cf6ba30_0 .var/i "init_i", 31 0;
v000002147cf6af90 .array "weights", 2047 0, 7 0;
S_000002147cf64270 .scope module, "u_wrom_k1" "weight_rom" 6 113, 7 12 0, S_000002147cf63780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 11 "addr";
    .port_info 2 /OUTPUT 8 "data";
P_000002147ce55360 .param/l "ADDR_WIDTH" 0 7 15, +C4<00000000000000000000000000001011>;
P_000002147ce55398 .param/l "DEPTH" 0 7 14, +C4<00000000000000000000100000000000>;
P_000002147ce553d0 .param/l "WEIGHT_WIDTH" 0 7 13, +C4<00000000000000000000000000001000>;
v000002147cf6bc10_0 .net "addr", 10 0, L_000002147cf79910;  alias, 1 drivers
v000002147cf6adb0_0 .net "clk", 0 0, v000002147cf76d50_0;  alias, 1 drivers
v000002147cf6c9d0_0 .var/s "data", 7 0;
v000002147cf6c070_0 .var/i "init_i", 31 0;
v000002147cf6b5d0 .array "weights", 2047 0, 7 0;
S_000002147cf64400 .scope module, "u_wrom_k2" "weight_rom" 6 115, 7 12 0, S_000002147cf63780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 11 "addr";
    .port_info 2 /OUTPUT 8 "data";
P_000002147ce56330 .param/l "ADDR_WIDTH" 0 7 15, +C4<00000000000000000000000000001011>;
P_000002147ce56368 .param/l "DEPTH" 0 7 14, +C4<00000000000000000000100000000000>;
P_000002147ce563a0 .param/l "WEIGHT_WIDTH" 0 7 13, +C4<00000000000000000000000000001000>;
v000002147cf6bcb0_0 .net "addr", 10 0, L_000002147cf799b0;  alias, 1 drivers
v000002147cf6b350_0 .net "clk", 0 0, v000002147cf76d50_0;  alias, 1 drivers
v000002147cf6cbb0_0 .var/s "data", 7 0;
v000002147cf6ad10_0 .var/i "init_i", 31 0;
v000002147cf6be90 .array "weights", 2047 0, 7 0;
S_000002147cf64590 .scope task, "run_test" "run_test" 5 290, 5 290 0, S_000002147cefac70;
 .timescale -9 -12;
v000002147cf752d0_0 .var/i "test_id", 31 0;
E_000002147cede740 .event anyedge, v000002147cf75910_0;
TD_tb_discriminator_mini.run_test ;
    %load/vec4 v000002147cf752d0_0;
    %store/vec4 v000002147cf77cf0_0, 0, 32;
    %load/vec4 v000002147cf78d30_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf78d30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf77250_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002147cf77750_0, 0, 16;
    %vpi_call 5 298 "$display", "  Starting inference..." {0 0 0};
T_0.0 ;
    %load/vec4 v000002147cf75910_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_000002147cede740;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 2, 0, 32;
T_0.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.3, 5;
    %jmp/1 T_0.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002147cede5c0;
    %jmp T_0.2;
T_0.3 ;
    %pop/vec4 1;
    %wait E_000002147cede5c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002147cf77c50_0, 0, 1;
    %load/vec4 v000002147cf78790_0;
    %store/vec4 v000002147cf77930_0, 0, 32;
    %wait E_000002147cede5c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002147cf77c50_0, 0, 1;
T_0.4 ;
    %load/vec4 v000002147cf75910_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.5, 6;
    %wait E_000002147cede740;
    %jmp T_0.4;
T_0.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf788d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf77ed0_0, 0, 32;
T_0.6 ;
    %load/vec4 v000002147cf788d0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.7, 5;
    %wait E_000002147cede5c0;
    %load/vec4 v000002147cf77930_0;
    %addi 50000, 0, 32;
    %load/vec4 v000002147cf78790_0;
    %cmp/s;
    %jmp/0xz  T_0.8, 5;
    %vpi_call 5 319 "$display", "  ERROR: Candidate loading timeout!" {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002147cf788d0_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v000002147cf76f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v000002147cf788d0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000002147cf77ed0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000002147cf78330, 4;
    %store/vec4 v000002147cf77bb0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002147cf78dd0_0, 0, 1;
    %load/vec4 v000002147cf76f30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.14, 9;
    %load/vec4 v000002147cf78dd0_0;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v000002147cf77ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf77ed0_0, 0, 32;
    %load/vec4 v000002147cf77ed0_0;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_0.15, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf77ed0_0, 0, 32;
    %load/vec4 v000002147cf788d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf788d0_0, 0, 32;
T_0.15 ;
T_0.12 ;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002147cf78dd0_0, 0, 1;
T_0.11 ;
T_0.9 ;
    %jmp T_0.6;
T_0.7 ;
    %wait E_000002147cede5c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002147cf78dd0_0, 0, 1;
    %vpi_call 5 340 "$display", "  Candidate loaded: 2 channels \303\227 %0d samples", P_000002147cefaea8 {0 0 0};
T_0.17 ;
    %load/vec4 v000002147cf75910_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.18, 6;
    %wait E_000002147cede740;
    %jmp T_0.17;
T_0.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf788d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf77ed0_0, 0, 32;
T_0.19 ;
    %load/vec4 v000002147cf788d0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.20, 5;
    %wait E_000002147cede5c0;
    %load/vec4 v000002147cf77930_0;
    %addi 50000, 0, 32;
    %load/vec4 v000002147cf78790_0;
    %cmp/s;
    %jmp/0xz  T_0.21, 5;
    %vpi_call 5 351 "$display", "  ERROR: Condition loading timeout!" {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002147cf788d0_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v000002147cf76f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.23, 8;
    %load/vec4 v000002147cf788d0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000002147cf77ed0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000002147cf78290, 4;
    %store/vec4 v000002147cf783d0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002147cf771b0_0, 0, 1;
    %load/vec4 v000002147cf76f30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.27, 9;
    %load/vec4 v000002147cf771b0_0;
    %and;
T_0.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.25, 8;
    %load/vec4 v000002147cf77ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf77ed0_0, 0, 32;
    %load/vec4 v000002147cf77ed0_0;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_0.28, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf77ed0_0, 0, 32;
    %load/vec4 v000002147cf788d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf788d0_0, 0, 32;
T_0.28 ;
T_0.25 ;
    %jmp T_0.24;
T_0.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002147cf771b0_0, 0, 1;
T_0.24 ;
T_0.22 ;
    %jmp T_0.19;
T_0.20 ;
    %wait E_000002147cede5c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002147cf771b0_0, 0, 1;
    %vpi_call 5 372 "$display", "  Condition loaded: 2 channels \303\227 %0d samples", P_000002147cefaea8 {0 0 0};
T_0.30 ;
    %load/vec4 v000002147cf786f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.32, 9;
    %load/vec4 v000002147cf78790_0;
    %load/vec4 v000002147cf77930_0;
    %addi 50000, 0, 32;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.32;
    %flag_set/vec4 8;
    %jmp/0xz T_0.31, 8;
    %wait E_000002147cede5c0;
    %load/vec4 v000002147cf77570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.33, 8;
    %load/vec4 v000002147cf79230_0;
    %store/vec4 v000002147cf77750_0, 0, 16;
T_0.33 ;
    %jmp T_0.30;
T_0.31 ;
    %load/vec4 v000002147cf78790_0;
    %load/vec4 v000002147cf77930_0;
    %sub;
    %store/vec4 v000002147cf78970_0, 0, 32;
    %load/vec4 v000002147cf786f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.35, 8;
    %vpi_call 5 386 "$display", "  ERROR: Timeout after %0d cycles!", P_000002147cefaf18 {0 0 0};
    %vpi_call 5 387 "$display", "    Last state: %s", v000002147cf78470_0 {0 0 0};
    %load/vec4 v000002147cf77250_0;
    %addi 100, 0, 32;
    %store/vec4 v000002147cf77250_0, 0, 32;
    %jmp T_0.36;
T_0.35 ;
    %vpi_call 5 390 "$display", "  Processing complete!" {0 0 0};
    %vpi_call 5 391 "$display", "  Total cycles: %0d", v000002147cf78970_0 {0 0 0};
    %load/vec4 v000002147cf77750_0;
    %vpi_call 5 392 "$display", "  Score output: %0d (0x%04h)", S<0,vec4,s16>, v000002147cf77750_0 {1 0 0};
T_0.36 ;
    %load/vec4 v000002147cf77750_0;
    %load/vec4 v000002147cf76e90_0;
    %cmp/s;
    %jmp/1 T_0.39, 5;
    %flag_mov 8, 5;
    %load/vec4 v000002147cf78830_0;
    %load/vec4 v000002147cf77750_0;
    %cmp/s;
    %flag_or 5, 8;
T_0.39;
    %jmp/0xz  T_0.37, 5;
    %load/vec4 v000002147cf77750_0;
    %load/vec4 v000002147cf76e90_0;
    %load/vec4 v000002147cf78830_0;
    %vpi_call 5 398 "$display", "  [FAIL] Score %0d out of expected range [%0d, %0d]", S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {3 0 0};
    %load/vec4 v000002147cf77250_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf77250_0, 0, 32;
T_0.37 ;
    %load/vec4 v000002147cf77250_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.40, 4;
    %vpi_call 5 405 "$display", "  Result: *** PASS ***" {0 0 0};
    %jmp T_0.41;
T_0.40 ;
    %vpi_call 5 407 "$display", "  Result: *** FAIL *** (%0d errors)", v000002147cf77250_0 {0 0 0};
    %load/vec4 v000002147cf78a10_0;
    %load/vec4 v000002147cf77250_0;
    %add;
    %store/vec4 v000002147cf78a10_0, 0, 32;
T_0.41 ;
T_0.42 ;
    %load/vec4 v000002147cf75910_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.43, 6;
    %wait E_000002147cede740;
    %jmp T_0.42;
T_0.43 ;
    %pushi/vec4 10, 0, 32;
T_0.44 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.45, 5;
    %jmp/1 T_0.45, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002147cede5c0;
    %jmp T_0.44;
T_0.45 ;
    %pop/vec4 1;
    %end;
    .scope S_000002147cde5440;
T_1 ;
    %wait E_000002147cedd800;
    %load/vec4 v000002147cebc5c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002147cebbe40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cebc0c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002147ceba900_0;
    %assign/vec4 v000002147cebbe40_0, 0;
    %load/vec4 v000002147cebad60_0;
    %assign/vec4 v000002147cebc0c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002147cd66250;
T_2 ;
    %wait E_000002147cedd800;
    %load/vec4 v000002147ce6d6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002147cebaf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cebb120_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002147ce6ccc0_0;
    %assign/vec4 v000002147cebaf40_0, 0;
    %load/vec4 v000002147ce6c9a0_0;
    %assign/vec4 v000002147cebb120_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002147ce1a9c0;
T_3 ;
    %wait E_000002147cedd800;
    %load/vec4 v000002147ce6cfe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002147ce6d760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147ce6e340_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002147ce6cd60_0;
    %assign/vec4 v000002147ce6d760_0, 0;
    %load/vec4 v000002147ce6d1c0_0;
    %assign/vec4 v000002147ce6e340_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002147cf63dc0;
T_4 ;
    %wait E_000002147cedd800;
    %load/vec4 v000002147ce4b4d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002147ce6dc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147ce6c7c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002147ce4b1b0_0;
    %assign/vec4 v000002147ce6dc60_0, 0;
    %load/vec4 v000002147ce4bb10_0;
    %assign/vec4 v000002147ce6c7c0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002147cf63f50;
T_5 ;
    %wait E_000002147cedcc00;
    %load/vec4 v000002147cf64b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002147cf65eb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002147cf64f10_0;
    %assign/vec4 v000002147cf65eb0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002147cf63f50;
T_6 ;
    %wait E_000002147cedcc40;
    %load/vec4 v000002147cf65eb0_0;
    %store/vec4 v000002147cf64f10_0, 0, 2;
    %load/vec4 v000002147cf65eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v000002147cf65050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002147cf64f10_0, 0, 2;
T_6.5 ;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v000002147cf65870_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.10, 10;
    %load/vec4 v000002147cf66310_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.9, 9;
    %load/vec4 v000002147cf65230_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002147cf64f10_0, 0, 2;
T_6.7 ;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v000002147cf64fb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.13, 9;
    %load/vec4 v000002147cf64ab0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002147cf64f10_0, 0, 2;
T_6.11 ;
    %jmp T_6.4;
T_6.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002147cf64f10_0, 0, 2;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002147cf63f50;
T_7 ;
    %wait E_000002147cedcc00;
    %load/vec4 v000002147cf64b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002147cf66310_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002147cf65230_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf655f0_0, 0, 32;
T_7.2 ;
    %load/vec4 v000002147cf655f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002147cf655f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf64c90, 0, 4;
    %load/vec4 v000002147cf655f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf655f0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002147cf65eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002147cf66310_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002147cf65230_0, 0;
    %load/vec4 v000002147cf65050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf655f0_0, 0, 32;
T_7.9 ;
    %load/vec4 v000002147cf655f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.10, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002147cf655f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf64c90, 0, 4;
    %load/vec4 v000002147cf655f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf655f0_0, 0, 32;
    %jmp T_7.9;
T_7.10 ;
T_7.7 ;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v000002147cf65870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %load/vec4 v000002147cf66310_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002147cf64c90, 4;
    %load/vec4 v000002147cf661d0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000002147cf661d0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v000002147cf66310_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf64c90, 0, 4;
    %load/vec4 v000002147cf65230_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.13, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002147cf65230_0, 0;
    %load/vec4 v000002147cf66310_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002147cf66310_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v000002147cf65230_0;
    %addi 1, 0, 2;
    %assign/vec4 v000002147cf65230_0, 0;
T_7.14 ;
T_7.11 ;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002147cf63f50;
T_8 ;
    %wait E_000002147cedcc00;
    %load/vec4 v000002147cf64b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002147cf64ab0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002147cf65eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002147cf64ab0_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v000002147cf64fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %load/vec4 v000002147cf64ab0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002147cf64ab0_0, 0;
T_8.5 ;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002147cf63f50;
T_9 ;
    %wait E_000002147cedc9c0;
    %load/vec4 v000002147cf65eb0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v000002147cf65730_0;
    %store/vec4 v000002147cf64830_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002147cf65a50_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002147cf64830_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002147cf65a50_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002147ce84ec0;
T_10 ;
    %wait E_000002147cedd7c0;
    %load/vec4 v000002147cf66a20_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v000002147cf657d0_0, 0, 16;
    %load/vec4 v000002147cf685a0_0;
    %store/vec4 v000002147cf679c0_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002147ceeca00;
T_11 ;
    %wait E_000002147cedccc0;
    %load/vec4 v000002147cf6a650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002147cf69c50_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002147cf69070_0;
    %assign/vec4 v000002147cf69c50_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002147ceeca00;
T_12 ;
    %wait E_000002147cede3c0;
    %load/vec4 v000002147cf69c50_0;
    %store/vec4 v000002147cf69070_0, 0, 3;
    %load/vec4 v000002147cf69c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %jmp T_12.5;
T_12.0 ;
    %load/vec4 v000002147cf69bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002147cf69070_0, 0, 3;
T_12.6 ;
    %jmp T_12.5;
T_12.1 ;
    %load/vec4 v000002147cf69d90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.11, 4;
    %load/vec4 v000002147cf69e30_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.10, 9;
    %load/vec4 v000002147cf68e90_0;
    %and;
T_12.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002147cf69070_0, 0, 3;
T_12.8 ;
    %jmp T_12.5;
T_12.2 ;
    %load/vec4 v000002147cf6a290_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.16, 4;
    %load/vec4 v000002147cf697f0_0;
    %pad/u 68;
    %pushi/vec4 7, 0, 68;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.16;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.15, 10;
    %load/vec4 v000002147cf69110_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.14, 9;
    %load/vec4 v000002147cf68d50_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002147cf69070_0, 0, 3;
T_12.12 ;
    %jmp T_12.5;
T_12.3 ;
    %load/vec4 v000002147cf694d0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.20, 10;
    %load/vec4 v000002147cf69610_0;
    %nor/r;
    %and;
T_12.20;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.19, 9;
    %load/vec4 v000002147cf68a30_0;
    %nor/r;
    %and;
T_12.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.17, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002147cf69070_0, 0, 3;
T_12.17 ;
    %jmp T_12.5;
T_12.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002147cf69070_0, 0, 3;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002147ceeca00;
T_13 ;
    %wait E_000002147cedccc0;
    %load/vec4 v000002147cf6a650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002147cf69e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf69d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf68c10_0, 0, 32;
T_13.2 ;
    %load/vec4 v000002147cf68c10_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf69570_0, 0, 32;
T_13.4 ;
    %load/vec4 v000002147cf69570_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.5, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002147cf68c10_0;
    %pad/s 38;
    %pad/s 43;
    %muli 32, 0, 43;
    %pad/s 44;
    %load/vec4 v000002147cf69570_0;
    %pad/s 44;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf68cb0, 0, 4;
    %load/vec4 v000002147cf69570_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf69570_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %load/vec4 v000002147cf68c10_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf68c10_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000002147cf69c50_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_13.8, 4;
    %load/vec4 v000002147cf69bb0_0;
    %and;
T_13.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002147cf69e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf69d90_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v000002147cf69c50_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_13.11, 4;
    %load/vec4 v000002147cf68e90_0;
    %and;
T_13.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.9, 8;
    %load/vec4 v000002147cf67f60_0;
    %load/vec4 v000002147cf69d90_0;
    %pad/u 9;
    %pad/u 14;
    %muli 32, 0, 14;
    %pad/u 15;
    %load/vec4 v000002147cf69e30_0;
    %pad/u 7;
    %pad/u 15;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf68cb0, 0, 4;
    %load/vec4 v000002147cf69e30_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_13.12, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002147cf69e30_0, 0;
    %load/vec4 v000002147cf69d90_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v000002147cf69d90_0, 0;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v000002147cf69e30_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002147cf69e30_0, 0;
T_13.13 ;
T_13.9 ;
T_13.7 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000002147ceeca00;
T_14 ;
    %wait E_000002147cedccc0;
    %load/vec4 v000002147cf6a650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf69110_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002147cf68d50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002147cf6a290_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002147cf697f0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000002147cf69c50_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf69110_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002147cf68d50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002147cf6a290_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002147cf697f0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v000002147cf69c50_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v000002147cf68d50_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002147cf68d50_0, 0;
    %load/vec4 v000002147cf69110_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf69110_0, 0;
    %load/vec4 v000002147cf697f0_0;
    %pad/u 68;
    %cmpi/e 7, 0, 68;
    %jmp/0xz  T_14.10, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002147cf697f0_0, 0;
    %load/vec4 v000002147cf6a290_0;
    %addi 1, 0, 2;
    %assign/vec4 v000002147cf6a290_0, 0;
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v000002147cf697f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002147cf697f0_0, 0;
T_14.11 ;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v000002147cf69110_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v000002147cf69110_0, 0;
T_14.9 ;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v000002147cf68d50_0;
    %addi 1, 0, 2;
    %assign/vec4 v000002147cf68d50_0, 0;
T_14.7 ;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002147ceeca00;
T_15 ;
    %wait E_000002147cedccc0;
    %load/vec4 v000002147cf6a650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf68df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf68c10_0, 0, 32;
T_15.2 ;
    %load/vec4 v000002147cf68c10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v000002147cf68c10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf6a150, 0, 4;
    %load/vec4 v000002147cf68c10_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf68c10_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002147cf6a1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf68df0_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v000002147cf69c50_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_15.6, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf68c10_0, 0, 32;
T_15.8 ;
    %load/vec4 v000002147cf68c10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_15.9, 5;
    %load/vec4 v000002147cf68b70_0;
    %pad/u 33;
    %cmpi/u 1, 0, 33;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_15.12, 5;
    %load/vec4 v000002147cf68b70_0;
    %pad/u 33;
    %cmpi/u 17, 0, 33;
    %flag_get/vec4 5;
    %and;
T_15.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %load/vec4 v000002147cf69110_0;
    %pad/u 9;
    %pad/u 14;
    %muli 32, 0, 14;
    %pad/u 15;
    %load/vec4 v000002147cf68b70_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %pad/u 15;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002147cf68cb0, 4;
    %ix/getv/s 3, v000002147cf68c10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf6a150, 0, 4;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v000002147cf68c10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf6a150, 0, 4;
T_15.11 ;
    %load/vec4 v000002147cf68c10_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf68c10_0, 0, 32;
    %jmp T_15.8;
T_15.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002147cf68df0_0, 0;
    %load/vec4 v000002147cf6a290_0;
    %assign/vec4 v000002147cf687b0_0, 0;
    %load/vec4 v000002147cf697f0_0;
    %assign/vec4 v000002147cf69750_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf68df0_0, 0;
T_15.7 ;
T_15.5 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002147ceeca00;
T_16 ;
    %wait E_000002147cedccc0;
    %load/vec4 v000002147cf6a650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf699d0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000002147cf6a1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf699d0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v000002147cf68df0_0;
    %assign/vec4 v000002147cf699d0_0, 0;
    %load/vec4 v000002147cf687b0_0;
    %assign/vec4 v000002147cf69930_0, 0;
    %load/vec4 v000002147cf69750_0;
    %assign/vec4 v000002147cf691b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf68c10_0, 0, 32;
T_16.4 ;
    %load/vec4 v000002147cf68c10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_16.5, 5;
    %ix/getv/s 4, v000002147cf68c10_0;
    %load/vec4a v000002147cf6a150, 4;
    %ix/getv/s 3, v000002147cf68c10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf69890, 0, 4;
    %load/vec4 v000002147cf68ad0_0;
    %load/vec4 v000002147cf68c10_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/getv/s 3, v000002147cf68c10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf6a330, 0, 4;
    %load/vec4 v000002147cf68c10_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf68c10_0, 0, 32;
    %jmp T_16.4;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002147ceeca00;
T_17 ;
    %wait E_000002147cedccc0;
    %load/vec4 v000002147cf6a650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf6a3d0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000002147cf6a1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf6a3d0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v000002147cf699d0_0;
    %assign/vec4 v000002147cf6a3d0_0, 0;
    %load/vec4 v000002147cf69930_0;
    %assign/vec4 v000002147cf696b0_0, 0;
    %load/vec4 v000002147cf691b0_0;
    %assign/vec4 v000002147cf69a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf68c10_0, 0, 32;
T_17.4 ;
    %load/vec4 v000002147cf68c10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_17.5, 5;
    %ix/getv/s 4, v000002147cf68c10_0;
    %load/vec4a v000002147cf69890, 4;
    %pad/s 24;
    %ix/getv/s 4, v000002147cf68c10_0;
    %load/vec4a v000002147cf6a330, 4;
    %pad/s 24;
    %mul;
    %ix/getv/s 3, v000002147cf68c10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf69cf0, 0, 4;
    %load/vec4 v000002147cf68c10_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf68c10_0, 0, 32;
    %jmp T_17.4;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000002147ceeca00;
T_18 ;
    %wait E_000002147cedccc0;
    %load/vec4 v000002147cf6a650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf68a30_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000002147cf6a1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf68a30_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v000002147cf6a3d0_0;
    %assign/vec4 v000002147cf68a30_0, 0;
    %load/vec4 v000002147cf696b0_0;
    %assign/vec4 v000002147cf6a470_0, 0;
    %load/vec4 v000002147cf69a70_0;
    %assign/vec4 v000002147cf6a5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf68c10_0, 0, 32;
T_18.4 ;
    %load/vec4 v000002147cf68c10_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_18.5, 5;
    %load/vec4 v000002147cf68c10_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002147cf69cf0, 4;
    %parti/s 1, 23, 6;
    %replicate 8;
    %load/vec4 v000002147cf68c10_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002147cf69cf0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002147cf68c10_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002147cf69cf0, 4;
    %parti/s 1, 23, 6;
    %replicate 8;
    %load/vec4 v000002147cf68c10_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002147cf69cf0, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %ix/getv/s 3, v000002147cf68c10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf68850, 0, 4;
    %load/vec4 v000002147cf68c10_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf68c10_0, 0, 32;
    %jmp T_18.4;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000002147ceeca00;
T_19 ;
    %wait E_000002147cedccc0;
    %load/vec4 v000002147cf6a650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf69610_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf68c10_0, 0, 32;
T_19.2 ;
    %load/vec4 v000002147cf68c10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf69570_0, 0, 32;
T_19.4 ;
    %load/vec4 v000002147cf69570_0;
    %pad/s 68;
    %cmpi/s 8, 0, 68;
    %jmp/0xz T_19.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002147cf68c10_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v000002147cf69570_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf66b60, 0, 4;
    %load/vec4 v000002147cf69570_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf69570_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
    %load/vec4 v000002147cf68c10_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf68c10_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000002147cf69c50_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_19.6, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf68c10_0, 0, 32;
T_19.8 ;
    %load/vec4 v000002147cf68c10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_19.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf69570_0, 0, 32;
T_19.10 ;
    %load/vec4 v000002147cf69570_0;
    %pad/s 68;
    %cmpi/s 8, 0, 68;
    %jmp/0xz T_19.11, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002147cf68c10_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v000002147cf69570_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf66b60, 0, 4;
    %load/vec4 v000002147cf69570_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf69570_0, 0, 32;
    %jmp T_19.10;
T_19.11 ;
    %load/vec4 v000002147cf68c10_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf68c10_0, 0, 32;
    %jmp T_19.8;
T_19.9 ;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v000002147cf68a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.12, 8;
    %load/vec4 v000002147cf6a470_0;
    %pad/u 8;
    %pad/u 11;
    %muli 8, 0, 11;
    %pad/u 12;
    %load/vec4 v000002147cf6a5b0_0;
    %pad/u 5;
    %pad/u 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002147cf66b60, 4;
    %load/vec4 v000002147cf69250_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %add;
    %load/vec4 v000002147cf6a470_0;
    %pad/u 8;
    %pad/u 11;
    %muli 8, 0, 11;
    %pad/u 12;
    %load/vec4 v000002147cf6a5b0_0;
    %pad/u 5;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf66b60, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf69610_0, 0;
T_19.12 ;
T_19.7 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000002147ceeca00;
T_20 ;
    %wait E_000002147cedccc0;
    %load/vec4 v000002147cf6a650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf694d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002147cf688f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002147cf6a1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf694d0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v000002147cf69610_0;
    %assign/vec4 v000002147cf694d0_0, 0;
    %load/vec4 v000002147cf67d80_0;
    %assign/vec4 v000002147cf688f0_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002147cf640e0;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf6ba30_0, 0, 32;
T_21.0 ;
    %load/vec4 v000002147cf6ba30_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000002147cf6ba30_0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %load/vec4 v000002147cf6ba30_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf6ba30_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 24, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 24, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 96, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 88, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 53, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 69, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 53, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 74, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 66, 0, 8;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 62, 0, 8;
    %ix/load 4, 121, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 66, 0, 8;
    %ix/load 4, 122, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 54, 0, 8;
    %ix/load 4, 123, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 76, 0, 8;
    %ix/load 4, 124, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 54, 0, 8;
    %ix/load 4, 125, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 216, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 217, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 218, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 219, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 88, 0, 8;
    %ix/load 4, 220, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 221, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 68, 0, 8;
    %ix/load 4, 222, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 223, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 58, 0, 8;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 70, 0, 8;
    %ix/load 4, 257, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 58, 0, 8;
    %ix/load 4, 258, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 46, 0, 8;
    %ix/load 4, 259, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 82, 0, 8;
    %ix/load 4, 260, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 46, 0, 8;
    %ix/load 4, 261, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 353, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 354, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 736, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 78, 0, 8;
    %ix/load 4, 737, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 738, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 68, 0, 8;
    %ix/load 4, 739, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 740, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 88, 0, 8;
    %ix/load 4, 741, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 742, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 743, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 744, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 745, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 746, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 76, 0, 8;
    %ix/load 4, 747, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 44, 0, 8;
    %ix/load 4, 748, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 84, 0, 8;
    %ix/load 4, 749, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 54, 0, 8;
    %ix/load 4, 750, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %pushi/vec4 74, 0, 8;
    %ix/load 4, 751, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6af90, 4, 0;
    %end;
    .thread T_21;
    .scope S_000002147cf640e0;
T_22 ;
    %wait E_000002147cede5c0;
    %load/vec4 v000002147cf6b2b0_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000002147cf6af90, 4;
    %assign/vec4 v000002147cf6bdf0_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_000002147cf64270;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf6c070_0, 0, 32;
T_23.0 ;
    %load/vec4 v000002147cf6c070_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_23.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000002147cf6c070_0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %load/vec4 v000002147cf6c070_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf6c070_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 24, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 24, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 96, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 88, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 53, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 69, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 53, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 74, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 66, 0, 8;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 62, 0, 8;
    %ix/load 4, 121, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 66, 0, 8;
    %ix/load 4, 122, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 54, 0, 8;
    %ix/load 4, 123, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 76, 0, 8;
    %ix/load 4, 124, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 54, 0, 8;
    %ix/load 4, 125, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 216, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 217, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 218, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 219, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 88, 0, 8;
    %ix/load 4, 220, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 221, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 68, 0, 8;
    %ix/load 4, 222, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 223, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 58, 0, 8;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 70, 0, 8;
    %ix/load 4, 257, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 58, 0, 8;
    %ix/load 4, 258, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 46, 0, 8;
    %ix/load 4, 259, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 82, 0, 8;
    %ix/load 4, 260, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 46, 0, 8;
    %ix/load 4, 261, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 353, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 354, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 736, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 78, 0, 8;
    %ix/load 4, 737, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 738, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 68, 0, 8;
    %ix/load 4, 739, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 740, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 88, 0, 8;
    %ix/load 4, 741, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 742, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 743, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 744, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 745, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 746, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 76, 0, 8;
    %ix/load 4, 747, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 44, 0, 8;
    %ix/load 4, 748, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 84, 0, 8;
    %ix/load 4, 749, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 54, 0, 8;
    %ix/load 4, 750, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %pushi/vec4 74, 0, 8;
    %ix/load 4, 751, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6b5d0, 4, 0;
    %end;
    .thread T_23;
    .scope S_000002147cf64270;
T_24 ;
    %wait E_000002147cede5c0;
    %load/vec4 v000002147cf6bc10_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000002147cf6b5d0, 4;
    %assign/vec4 v000002147cf6c9d0_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_000002147cf64400;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf6ad10_0, 0, 32;
T_25.0 ;
    %load/vec4 v000002147cf6ad10_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_25.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000002147cf6ad10_0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %load/vec4 v000002147cf6ad10_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf6ad10_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 24, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 24, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 96, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 88, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 53, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 69, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 53, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 74, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 66, 0, 8;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 62, 0, 8;
    %ix/load 4, 121, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 66, 0, 8;
    %ix/load 4, 122, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 54, 0, 8;
    %ix/load 4, 123, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 76, 0, 8;
    %ix/load 4, 124, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 54, 0, 8;
    %ix/load 4, 125, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 216, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 217, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 218, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 219, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 88, 0, 8;
    %ix/load 4, 220, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 221, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 68, 0, 8;
    %ix/load 4, 222, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 223, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 58, 0, 8;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 70, 0, 8;
    %ix/load 4, 257, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 58, 0, 8;
    %ix/load 4, 258, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 46, 0, 8;
    %ix/load 4, 259, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 82, 0, 8;
    %ix/load 4, 260, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 46, 0, 8;
    %ix/load 4, 261, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 353, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 354, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 736, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 78, 0, 8;
    %ix/load 4, 737, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 738, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 68, 0, 8;
    %ix/load 4, 739, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 740, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 88, 0, 8;
    %ix/load 4, 741, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 742, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 743, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 744, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 745, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 746, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 76, 0, 8;
    %ix/load 4, 747, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 44, 0, 8;
    %ix/load 4, 748, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 84, 0, 8;
    %ix/load 4, 749, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 54, 0, 8;
    %ix/load 4, 750, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %pushi/vec4 74, 0, 8;
    %ix/load 4, 751, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf6be90, 4, 0;
    %end;
    .thread T_25;
    .scope S_000002147cf64400;
T_26 ;
    %wait E_000002147cede5c0;
    %load/vec4 v000002147cf6bcb0_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000002147cf6be90, 4;
    %assign/vec4 v000002147cf6cbb0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_000002147cf63c30;
T_27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf6c570_0, 0, 32;
T_27.0 ;
    %load/vec4 v000002147cf6c570_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_27.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v000002147cf6c570_0;
    %store/vec4a v000002147cf69430, 4, 0;
    %load/vec4 v000002147cf6c570_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf6c570_0, 0, 32;
    %jmp T_27.0;
T_27.1 ;
    %pushi/vec4 16, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 65520, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 8, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 65528, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 12, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 65524, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 20, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 65516, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 24, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 65512, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 4, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 65532, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 18, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 65518, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 10, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 65526, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 8, 0, 16;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 65528, 0, 16;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 16, 0, 16;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 65520, 0, 16;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 12, 0, 16;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 65524, 0, 16;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 20, 0, 16;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 65516, 0, 16;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 6, 0, 16;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 65530, 0, 16;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 14, 0, 16;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 65522, 0, 16;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 4, 0, 16;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 65532, 0, 16;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 18, 0, 16;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 65518, 0, 16;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 8, 0, 16;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 65528, 0, 16;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 10, 0, 16;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 65526, 0, 16;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 16, 0, 16;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 65520, 0, 16;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 2, 0, 16;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 65534, 0, 16;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002147cf69430, 4, 0;
    %end;
    .thread T_27;
    .scope S_000002147cf63c30;
T_28 ;
    %wait E_000002147cede5c0;
    %load/vec4 v000002147cf69390_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000002147cf69430, 4;
    %assign/vec4 v000002147cf6c1b0_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_000002147cf63780;
T_29 ;
    %wait E_000002147cedd940;
    %load/vec4 v000002147cf76810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002147cf75910_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000002147cf76b30_0;
    %assign/vec4 v000002147cf75910_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000002147cf63780;
T_30 ;
    %wait E_000002147ceddbc0;
    %load/vec4 v000002147cf75910_0;
    %store/vec4 v000002147cf76b30_0, 0, 4;
    %load/vec4 v000002147cf75910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %jmp T_30.9;
T_30.0 ;
    %load/vec4 v000002147cf76a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.10, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002147cf76b30_0, 0, 4;
T_30.10 ;
    %jmp T_30.9;
T_30.1 ;
    %load/vec4 v000002147cf754b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.15, 4;
    %load/vec4 v000002147cf75190_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.14, 9;
    %load/vec4 v000002147cf75730_0;
    %and;
T_30.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.12, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002147cf76b30_0, 0, 4;
T_30.12 ;
    %jmp T_30.9;
T_30.2 ;
    %load/vec4 v000002147cf754b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.19, 4;
    %load/vec4 v000002147cf75190_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.18, 9;
    %load/vec4 v000002147cf764f0_0;
    %and;
T_30.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.16, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002147cf76b30_0, 0, 4;
T_30.16 ;
    %jmp T_30.9;
T_30.3 ;
    %load/vec4 v000002147cf750f0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.24, 4;
    %load/vec4 v000002147cf75e10_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.24;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_30.23, 10;
    %load/vec4 v000002147cf769f0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.23;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.22, 9;
    %load/vec4 v000002147cf75eb0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.20, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002147cf76b30_0, 0, 4;
T_30.20 ;
    %jmp T_30.9;
T_30.4 ;
    %load/vec4 v000002147cf750f0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.29, 4;
    %load/vec4 v000002147cf75e10_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.29;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_30.28, 10;
    %load/vec4 v000002147cf769f0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.27, 9;
    %load/vec4 v000002147cf75eb0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.25, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002147cf76b30_0, 0, 4;
T_30.25 ;
    %jmp T_30.9;
T_30.5 ;
    %load/vec4 v000002147cf750f0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.32, 4;
    %load/vec4 v000002147cf75e10_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.30, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002147cf76b30_0, 0, 4;
T_30.30 ;
    %jmp T_30.9;
T_30.6 ;
    %load/vec4 v000002147cf750f0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.35, 4;
    %load/vec4 v000002147cf75eb0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.33, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002147cf76b30_0, 0, 4;
T_30.33 ;
    %jmp T_30.9;
T_30.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002147cf76b30_0, 0, 4;
    %jmp T_30.9;
T_30.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002147cf76b30_0, 0, 4;
    %jmp T_30.9;
T_30.9 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000002147cf63780;
T_31 ;
    %wait E_000002147cedd940;
    %load/vec4 v000002147cf76810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002147cf754b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002147cf75190_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf76090_0, 0, 32;
T_31.2 ;
    %load/vec4 v000002147cf76090_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_31.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf75d70_0, 0, 32;
T_31.4 ;
    %load/vec4 v000002147cf75d70_0;
    %cmpi/s 18, 0, 32;
    %jmp/0xz T_31.5, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002147cf76090_0;
    %pad/s 37;
    %pad/s 42;
    %muli 18, 0, 42;
    %pad/s 43;
    %load/vec4 v000002147cf75d70_0;
    %pad/s 43;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf75550, 0, 4;
    %load/vec4 v000002147cf75d70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf75d70_0, 0, 32;
    %jmp T_31.4;
T_31.5 ;
    %load/vec4 v000002147cf76090_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf76090_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000002147cf75910_0;
    %cmpi/e 0, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_31.8, 4;
    %load/vec4 v000002147cf76a90_0;
    %and;
T_31.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002147cf754b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002147cf75190_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf76090_0, 0, 32;
T_31.9 ;
    %load/vec4 v000002147cf76090_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_31.10, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf75d70_0, 0, 32;
T_31.11 ;
    %load/vec4 v000002147cf75d70_0;
    %cmpi/s 18, 0, 32;
    %jmp/0xz T_31.12, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002147cf76090_0;
    %pad/s 37;
    %pad/s 42;
    %muli 18, 0, 42;
    %pad/s 43;
    %load/vec4 v000002147cf75d70_0;
    %pad/s 43;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf75550, 0, 4;
    %load/vec4 v000002147cf75d70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf75d70_0, 0, 32;
    %jmp T_31.11;
T_31.12 ;
    %load/vec4 v000002147cf76090_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf76090_0, 0, 32;
    %jmp T_31.9;
T_31.10 ;
    %jmp T_31.7;
T_31.6 ;
    %load/vec4 v000002147cf75910_0;
    %cmpi/e 1, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_31.15, 4;
    %load/vec4 v000002147cf75730_0;
    %and;
T_31.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.13, 8;
    %load/vec4 v000002147cf6bb70_0;
    %load/vec4 v000002147cf754b0_0;
    %pad/u 9;
    %pad/u 14;
    %muli 18, 0, 14;
    %pad/u 15;
    %load/vec4 v000002147cf75190_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 15;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf75550, 0, 4;
    %load/vec4 v000002147cf75190_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_31.16, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002147cf75190_0, 0;
    %load/vec4 v000002147cf754b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_31.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002147cf754b0_0, 0;
    %jmp T_31.19;
T_31.18 ;
    %load/vec4 v000002147cf754b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000002147cf754b0_0, 0;
T_31.19 ;
    %jmp T_31.17;
T_31.16 ;
    %load/vec4 v000002147cf75190_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002147cf75190_0, 0;
T_31.17 ;
    %jmp T_31.14;
T_31.13 ;
    %load/vec4 v000002147cf75910_0;
    %cmpi/e 2, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_31.22, 4;
    %load/vec4 v000002147cf764f0_0;
    %and;
T_31.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.20, 8;
    %load/vec4 v000002147cf74dd0_0;
    %load/vec4 v000002147cf754b0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %pad/u 37;
    %pad/u 42;
    %muli 18, 0, 42;
    %pad/u 43;
    %load/vec4 v000002147cf75190_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 43;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf75550, 0, 4;
    %load/vec4 v000002147cf75190_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_31.23, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002147cf75190_0, 0;
    %load/vec4 v000002147cf754b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000002147cf754b0_0, 0;
    %jmp T_31.24;
T_31.23 ;
    %load/vec4 v000002147cf75190_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002147cf75190_0, 0;
T_31.24 ;
T_31.20 ;
T_31.14 ;
T_31.7 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000002147cf63780;
T_32 ;
    %wait E_000002147cedd940;
    %load/vec4 v000002147cf76810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002147cf750f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002147cf75e10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002147cf769f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002147cf75eb0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000002147cf76310_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002147cf6b210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002147cf75af0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002147cf76770_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002147cf763b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002147cf75cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf757d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf74fb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf76090_0, 0, 32;
T_32.2 ;
    %load/vec4 v000002147cf76090_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_32.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002147cf76090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf6b170, 0, 4;
    %load/vec4 v000002147cf76090_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf76090_0, 0, 32;
    %jmp T_32.2;
T_32.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf76090_0, 0, 32;
T_32.4 ;
    %load/vec4 v000002147cf76090_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_32.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf75d70_0, 0, 32;
T_32.6 ;
    %load/vec4 v000002147cf75d70_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_32.7, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002147cf76090_0;
    %pad/s 36;
    %pad/s 40;
    %muli 10, 0, 40;
    %pad/s 41;
    %load/vec4 v000002147cf75d70_0;
    %pad/s 41;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf768b0, 0, 4;
    %load/vec4 v000002147cf75d70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf75d70_0, 0, 32;
    %jmp T_32.6;
T_32.7 ;
    %load/vec4 v000002147cf76090_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf76090_0, 0, 32;
    %jmp T_32.4;
T_32.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf76090_0, 0, 32;
T_32.8 ;
    %load/vec4 v000002147cf76090_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_32.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf75d70_0, 0, 32;
T_32.10 ;
    %load/vec4 v000002147cf75d70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_32.11, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002147cf76090_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v000002147cf75d70_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf766d0, 0, 4;
    %load/vec4 v000002147cf75d70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf75d70_0, 0, 32;
    %jmp T_32.10;
T_32.11 ;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002147cf76090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf75050, 0, 4;
    %load/vec4 v000002147cf76090_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf76090_0, 0, 32;
    %jmp T_32.8;
T_32.9 ;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000002147cf75910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_32.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_32.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_32.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.18, 6;
    %jmp T_32.20;
T_32.12 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002147cf750f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002147cf75e10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002147cf769f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002147cf75eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf757d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf74fb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002147cf75af0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf76090_0, 0, 32;
T_32.21 ;
    %load/vec4 v000002147cf76090_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_32.22, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002147cf76090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf6b170, 0, 4;
    %load/vec4 v000002147cf76090_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf76090_0, 0, 32;
    %jmp T_32.21;
T_32.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf76090_0, 0, 32;
T_32.23 ;
    %load/vec4 v000002147cf76090_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_32.24, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002147cf76090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf75050, 0, 4;
    %load/vec4 v000002147cf76090_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf76090_0, 0, 32;
    %jmp T_32.23;
T_32.24 ;
    %jmp T_32.20;
T_32.13 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002147cf750f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002147cf75e10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002147cf769f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002147cf75eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf757d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf74fb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002147cf75af0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf76090_0, 0, 32;
T_32.25 ;
    %load/vec4 v000002147cf76090_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_32.26, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002147cf76090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf6b170, 0, 4;
    %load/vec4 v000002147cf76090_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf76090_0, 0, 32;
    %jmp T_32.25;
T_32.26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf76090_0, 0, 32;
T_32.27 ;
    %load/vec4 v000002147cf76090_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_32.28, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002147cf76090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf75050, 0, 4;
    %load/vec4 v000002147cf76090_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf76090_0, 0, 32;
    %jmp T_32.27;
T_32.28 ;
    %jmp T_32.20;
T_32.14 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002147cf750f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002147cf75e10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002147cf769f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002147cf75eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf757d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf74fb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002147cf75af0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf76090_0, 0, 32;
T_32.29 ;
    %load/vec4 v000002147cf76090_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_32.30, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002147cf76090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf6b170, 0, 4;
    %load/vec4 v000002147cf76090_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf76090_0, 0, 32;
    %jmp T_32.29;
T_32.30 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf76090_0, 0, 32;
T_32.31 ;
    %load/vec4 v000002147cf76090_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_32.32, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002147cf76090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf75050, 0, 4;
    %load/vec4 v000002147cf76090_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf76090_0, 0, 32;
    %jmp T_32.31;
T_32.32 ;
    %jmp T_32.20;
T_32.15 ;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v000002147cf750f0_0;
    %pad/u 32;
    %muli 12, 0, 32;
    %add;
    %load/vec4 v000002147cf769f0_0;
    %pad/u 32;
    %muli 3, 0, 32;
    %add;
    %pad/u 11;
    %assign/vec4 v000002147cf76310_0, 0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000002147cf750f0_0;
    %pad/u 32;
    %add;
    %pad/u 6;
    %assign/vec4 v000002147cf6b210_0, 0;
    %load/vec4 v000002147cf769f0_0;
    %pad/u 10;
    %pad/u 15;
    %muli 18, 0, 15;
    %pad/u 16;
    %load/vec4 v000002147cf75e10_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 0, 0, 32;
    %pad/u 16;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002147cf75550, 4;
    %assign/vec4 v000002147cf76770_0, 0;
    %load/vec4 v000002147cf769f0_0;
    %pad/u 10;
    %pad/u 15;
    %muli 18, 0, 15;
    %pad/u 16;
    %load/vec4 v000002147cf75e10_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/u 16;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002147cf75550, 4;
    %assign/vec4 v000002147cf763b0_0, 0;
    %load/vec4 v000002147cf769f0_0;
    %pad/u 10;
    %pad/u 15;
    %muli 18, 0, 15;
    %pad/u 16;
    %load/vec4 v000002147cf75e10_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 2, 0, 32;
    %pad/u 16;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002147cf75550, 4;
    %assign/vec4 v000002147cf75cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002147cf757d0_0, 0;
    %load/vec4 v000002147cf750f0_0;
    %assign/vec4 v000002147cf76630_0, 0;
    %load/vec4 v000002147cf75e10_0;
    %assign/vec4 v000002147cf75f50_0, 0;
    %load/vec4 v000002147cf769f0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002147cf761d0_0, 0;
    %load/vec4 v000002147cf757d0_0;
    %assign/vec4 v000002147cf74fb0_0, 0;
    %load/vec4 v000002147cf76630_0;
    %assign/vec4 v000002147cf74e70_0, 0;
    %load/vec4 v000002147cf75f50_0;
    %assign/vec4 v000002147cf75370_0, 0;
    %load/vec4 v000002147cf761d0_0;
    %assign/vec4 v000002147cf76130_0, 0;
    %load/vec4 v000002147cf75b90_0;
    %assign/vec4 v000002147cf76bd0_0, 0;
    %load/vec4 v000002147cf74fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.33, 8;
    %load/vec4 v000002147cf76130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.35, 8;
    %fork t_1, S_000002147cf63910;
    %jmp t_0;
    .scope S_000002147cf63910;
t_1 ;
    %load/vec4 v000002147cf74e70_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002147cf6b170, 4;
    %load/vec4 v000002147cf76bd0_0;
    %add;
    %load/vec4 v000002147cf6b990_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000002147cf6b990_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v000002147cf68f30_0, 0, 32;
    %load/vec4 v000002147cf68f30_0;
    %cmpi/s 32767, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_32.37, 5;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v000002147cf69ed0_0, 0, 16;
    %jmp T_32.38;
T_32.37 ;
    %load/vec4 v000002147cf68f30_0;
    %cmpi/s 4294934528, 0, 32;
    %jmp/0xz  T_32.39, 5;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v000002147cf69ed0_0, 0, 16;
    %jmp T_32.40;
T_32.39 ;
    %load/vec4 v000002147cf68f30_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000002147cf69ed0_0, 0, 16;
T_32.40 ;
T_32.38 ;
    %load/vec4 v000002147cf69ed0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.41, 8;
    %load/vec4 v000002147cf69ed0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %load/vec4 v000002147cf69ed0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %add;
    %store/vec4 v000002147cf69ed0_0, 0, 16;
T_32.41 ;
    %load/vec4 v000002147cf69ed0_0;
    %load/vec4 v000002147cf74e70_0;
    %pad/u 9;
    %pad/u 13;
    %muli 10, 0, 13;
    %pad/u 14;
    %load/vec4 v000002147cf75370_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 14;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf768b0, 0, 4;
    %end;
    .scope S_000002147cf63780;
t_0 %join;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002147cf74e70_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf6b170, 0, 4;
    %jmp T_32.36;
T_32.35 ;
    %load/vec4 v000002147cf74e70_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002147cf6b170, 4;
    %load/vec4 v000002147cf76bd0_0;
    %add;
    %load/vec4 v000002147cf74e70_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf6b170, 0, 4;
T_32.36 ;
T_32.33 ;
    %load/vec4 v000002147cf769f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_32.43, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002147cf769f0_0, 0;
    %load/vec4 v000002147cf75e10_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_32.45, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002147cf75e10_0, 0;
    %load/vec4 v000002147cf750f0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_32.47, 4;
    %load/vec4 v000002147cf75eb0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002147cf75eb0_0, 0;
    %jmp T_32.48;
T_32.47 ;
    %load/vec4 v000002147cf750f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002147cf750f0_0, 0;
T_32.48 ;
    %jmp T_32.46;
T_32.45 ;
    %load/vec4 v000002147cf75e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002147cf75e10_0, 0;
T_32.46 ;
    %jmp T_32.44;
T_32.43 ;
    %load/vec4 v000002147cf769f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002147cf769f0_0, 0;
T_32.44 ;
    %jmp T_32.20;
T_32.16 ;
    %load/vec4 v000002147cf750f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_32.53, 4;
    %load/vec4 v000002147cf75e10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_32.53;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_32.52, 10;
    %load/vec4 v000002147cf769f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_32.52;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.51, 9;
    %load/vec4 v000002147cf75eb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_32.51;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.49, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf757d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf74fb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf76090_0, 0, 32;
T_32.54 ;
    %load/vec4 v000002147cf76090_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_32.55, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002147cf76090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf6b170, 0, 4;
    %load/vec4 v000002147cf76090_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf76090_0, 0, 32;
    %jmp T_32.54;
T_32.55 ;
T_32.49 ;
    %pushi/vec4 352, 0, 32;
    %load/vec4 v000002147cf750f0_0;
    %pad/u 32;
    %muli 24, 0, 32;
    %add;
    %load/vec4 v000002147cf769f0_0;
    %pad/u 32;
    %muli 3, 0, 32;
    %add;
    %pad/u 11;
    %assign/vec4 v000002147cf76310_0, 0;
    %pushi/vec4 40, 0, 32;
    %load/vec4 v000002147cf750f0_0;
    %pad/u 32;
    %add;
    %pad/u 6;
    %assign/vec4 v000002147cf6b210_0, 0;
    %load/vec4 v000002147cf769f0_0;
    %pad/u 9;
    %pad/u 13;
    %muli 10, 0, 13;
    %pad/u 14;
    %load/vec4 v000002147cf75e10_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 0, 0, 32;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002147cf768b0, 4;
    %assign/vec4 v000002147cf76770_0, 0;
    %load/vec4 v000002147cf769f0_0;
    %pad/u 9;
    %pad/u 13;
    %muli 10, 0, 13;
    %pad/u 14;
    %load/vec4 v000002147cf75e10_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002147cf768b0, 4;
    %assign/vec4 v000002147cf763b0_0, 0;
    %load/vec4 v000002147cf769f0_0;
    %pad/u 9;
    %pad/u 13;
    %muli 10, 0, 13;
    %pad/u 14;
    %load/vec4 v000002147cf75e10_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 2, 0, 32;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002147cf768b0, 4;
    %assign/vec4 v000002147cf75cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002147cf757d0_0, 0;
    %load/vec4 v000002147cf750f0_0;
    %assign/vec4 v000002147cf76630_0, 0;
    %load/vec4 v000002147cf75e10_0;
    %assign/vec4 v000002147cf75f50_0, 0;
    %load/vec4 v000002147cf769f0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002147cf761d0_0, 0;
    %load/vec4 v000002147cf757d0_0;
    %assign/vec4 v000002147cf74fb0_0, 0;
    %load/vec4 v000002147cf76630_0;
    %assign/vec4 v000002147cf74e70_0, 0;
    %load/vec4 v000002147cf75f50_0;
    %assign/vec4 v000002147cf75370_0, 0;
    %load/vec4 v000002147cf761d0_0;
    %assign/vec4 v000002147cf76130_0, 0;
    %load/vec4 v000002147cf75b90_0;
    %assign/vec4 v000002147cf76bd0_0, 0;
    %load/vec4 v000002147cf74fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.56, 8;
    %load/vec4 v000002147cf76130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.58, 8;
    %fork t_3, S_000002147cf63aa0;
    %jmp t_2;
    .scope S_000002147cf63aa0;
t_3 ;
    %load/vec4 v000002147cf74e70_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002147cf6b170, 4;
    %load/vec4 v000002147cf76bd0_0;
    %add;
    %load/vec4 v000002147cf6b990_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000002147cf6b990_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v000002147cf692f0_0, 0, 32;
    %load/vec4 v000002147cf692f0_0;
    %cmpi/s 32767, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_32.60, 5;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v000002147cf68fd0_0, 0, 16;
    %jmp T_32.61;
T_32.60 ;
    %load/vec4 v000002147cf692f0_0;
    %cmpi/s 4294934528, 0, 32;
    %jmp/0xz  T_32.62, 5;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v000002147cf68fd0_0, 0, 16;
    %jmp T_32.63;
T_32.62 ;
    %load/vec4 v000002147cf692f0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000002147cf68fd0_0, 0, 16;
T_32.63 ;
T_32.61 ;
    %load/vec4 v000002147cf68fd0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.64, 8;
    %load/vec4 v000002147cf68fd0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %load/vec4 v000002147cf68fd0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %add;
    %store/vec4 v000002147cf68fd0_0, 0, 16;
T_32.64 ;
    %load/vec4 v000002147cf68fd0_0;
    %load/vec4 v000002147cf74e70_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v000002147cf75370_0;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf766d0, 0, 4;
    %end;
    .scope S_000002147cf63780;
t_2 %join;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002147cf74e70_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf6b170, 0, 4;
    %jmp T_32.59;
T_32.58 ;
    %load/vec4 v000002147cf74e70_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002147cf6b170, 4;
    %load/vec4 v000002147cf76bd0_0;
    %add;
    %load/vec4 v000002147cf74e70_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf6b170, 0, 4;
T_32.59 ;
T_32.56 ;
    %load/vec4 v000002147cf769f0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_32.66, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002147cf769f0_0, 0;
    %load/vec4 v000002147cf75e10_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_32.68, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002147cf75e10_0, 0;
    %load/vec4 v000002147cf750f0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_32.70, 4;
    %load/vec4 v000002147cf75eb0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002147cf75eb0_0, 0;
    %jmp T_32.71;
T_32.70 ;
    %load/vec4 v000002147cf750f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002147cf750f0_0, 0;
T_32.71 ;
    %jmp T_32.69;
T_32.68 ;
    %load/vec4 v000002147cf75e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002147cf75e10_0, 0;
T_32.69 ;
    %jmp T_32.67;
T_32.66 ;
    %load/vec4 v000002147cf769f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002147cf769f0_0, 0;
T_32.67 ;
    %jmp T_32.20;
T_32.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf757d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf74fb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002147cf75eb0_0, 0;
    %load/vec4 v000002147cf750f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002147cf75050, 4;
    %load/vec4 v000002147cf750f0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v000002147cf75e10_0;
    %pad/u 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002147cf766d0, 4;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000002147cf750f0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v000002147cf75e10_0;
    %pad/u 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002147cf766d0, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v000002147cf750f0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147cf75050, 0, 4;
    %load/vec4 v000002147cf75e10_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_32.72, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002147cf75e10_0, 0;
    %load/vec4 v000002147cf750f0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_32.74, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002147cf750f0_0, 0;
    %jmp T_32.75;
T_32.74 ;
    %load/vec4 v000002147cf750f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002147cf750f0_0, 0;
T_32.75 ;
    %jmp T_32.73;
T_32.72 ;
    %load/vec4 v000002147cf75e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002147cf75e10_0, 0;
T_32.73 ;
    %jmp T_32.20;
T_32.18 ;
    %pushi/vec4 736, 0, 32;
    %load/vec4 v000002147cf750f0_0;
    %pad/u 32;
    %add;
    %pad/u 11;
    %assign/vec4 v000002147cf76310_0, 0;
    %pushi/vec4 56, 0, 6;
    %assign/vec4 v000002147cf6b210_0, 0;
    %load/vec4 v000002147cf750f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002147cf75050, 4;
    %parti/s 16, 0, 2;
    %assign/vec4 v000002147cf76770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002147cf757d0_0, 0;
    %load/vec4 v000002147cf750f0_0;
    %assign/vec4 v000002147cf76630_0, 0;
    %load/vec4 v000002147cf750f0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002147cf761d0_0, 0;
    %load/vec4 v000002147cf757d0_0;
    %assign/vec4 v000002147cf74fb0_0, 0;
    %load/vec4 v000002147cf76630_0;
    %assign/vec4 v000002147cf74e70_0, 0;
    %load/vec4 v000002147cf761d0_0;
    %assign/vec4 v000002147cf76130_0, 0;
    %load/vec4 v000002147cf75ff0_0;
    %pad/s 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %assign/vec4 v000002147cf76bd0_0, 0;
    %load/vec4 v000002147cf74fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.76, 8;
    %load/vec4 v000002147cf75af0_0;
    %load/vec4 v000002147cf76bd0_0;
    %add;
    %assign/vec4 v000002147cf75af0_0, 0;
    %load/vec4 v000002147cf76130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.78, 8;
    %load/vec4 v000002147cf75af0_0;
    %load/vec4 v000002147cf76bd0_0;
    %add;
    %load/vec4 v000002147cf6b990_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000002147cf6b990_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v000002147cf75af0_0, 0;
T_32.78 ;
T_32.76 ;
    %load/vec4 v000002147cf750f0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_32.80, 4;
    %load/vec4 v000002147cf75eb0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002147cf75eb0_0, 0;
    %jmp T_32.81;
T_32.80 ;
    %load/vec4 v000002147cf750f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002147cf750f0_0, 0;
T_32.81 ;
    %jmp T_32.20;
T_32.20 ;
    %pop/vec4 1;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000002147cf63780;
T_33 ;
    %wait E_000002147cedd940;
    %load/vec4 v000002147cf76810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002147cf76270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf75230_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000002147cf75910_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_33.2, 4;
    %load/vec4 v000002147cf75af0_0;
    %cmpi/s 32767, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_33.4, 5;
    %pushi/vec4 32767, 0, 16;
    %assign/vec4 v000002147cf76270_0, 0;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v000002147cf75af0_0;
    %cmpi/s 4294934528, 0, 32;
    %jmp/0xz  T_33.6, 5;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v000002147cf76270_0, 0;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v000002147cf75af0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v000002147cf76270_0, 0;
T_33.7 ;
T_33.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002147cf75230_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002147cf75230_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000002147cefac70;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002147cf76d50_0, 0, 1;
T_34.0 ;
    %delay 5000, 0;
    %load/vec4 v000002147cf76d50_0;
    %inv;
    %store/vec4 v000002147cf76d50_0, 0, 1;
    %jmp T_34.0;
    %end;
    .thread T_34;
    .scope S_000002147cefac70;
T_35 ;
    %wait E_000002147cedd940;
    %load/vec4 v000002147cf77110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002147cf78790_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v000002147cf78790_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002147cf78790_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_000002147cefac70;
T_36 ;
    %vpi_call 5 113 "$dumpfile", "tb_discriminator_mini.vcd" {0 0 0};
    %vpi_call 5 114 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002147cefac70 {0 0 0};
    %end;
    .thread T_36;
    .scope S_000002147cefac70;
T_37 ;
    %wait E_000002147cede740;
    %load/vec4 v000002147cf75910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_37.8, 6;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5590603, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1313822542, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002147cf78470_0, 0, 128;
    %jmp T_37.10;
T_37.0 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1229212741, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002147cf78470_0, 0, 128;
    %jmp T_37.10;
T_37.1 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 76, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1329677407, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1128353348, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002147cf78470_0, 0, 128;
    %jmp T_37.10;
T_37.2 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 76, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1329677407, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1129270852, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002147cf78470_0, 0, 128;
    %jmp T_37.10;
T_37.3 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1330533937, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002147cf78470_0, 0, 128;
    %jmp T_37.10;
T_37.4 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1330533938, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002147cf78470_0, 0, 128;
    %jmp T_37.10;
T_37.5 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347374924, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002147cf78470_0, 0, 128;
    %jmp T_37.10;
T_37.6 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 68, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1162761029, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002147cf78470_0, 0, 128;
    %jmp T_37.10;
T_37.7 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 20309, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1414550868, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002147cf78470_0, 0, 128;
    %jmp T_37.10;
T_37.8 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1146048069, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000002147cf78470_0, 0, 128;
    %jmp T_37.10;
T_37.10 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_000002147cefac70;
T_38 ;
    %wait E_000002147cede5c0;
    %load/vec4 v000002147cf75910_0;
    %load/vec4 v000002147cf77890_0;
    %cmp/ne;
    %jmp/0xz  T_38.0, 4;
    %vpi_call 5 141 "$display", "  [%0t] State: %s", $time, v000002147cf78470_0 {0 0 0};
T_38.0 ;
    %load/vec4 v000002147cf75910_0;
    %assign/vec4 v000002147cf77890_0, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_000002147cefac70;
T_39 ;
    %vpi_call 5 150 "$display", "================================================================" {0 0 0};
    %vpi_call 5 151 "$display", "  SELF-CHECKING TESTBENCH: Mini Discriminator (Pipelined)" {0 0 0};
    %vpi_call 5 152 "$display", "================================================================" {0 0 0};
    %vpi_call 5 153 "$display", "\000" {0 0 0};
    %vpi_call 5 154 "$display", "Architecture: Parallel kernel MACs + 3-stage pipeline" {0 0 0};
    %vpi_call 5 155 "$display", "Input: 4 channels (2 candidate + 2 condition), 16 samples each" {0 0 0};
    %vpi_call 5 156 "$display", "Output: Single critic score" {0 0 0};
    %vpi_call 5 157 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002147cf77110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002147cf77c50_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002147cf77bb0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002147cf78dd0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002147cf783d0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002147cf771b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf78a10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf78d30_0, 0, 32;
    %pushi/vec4 10, 0, 32;
T_39.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_39.1, 5;
    %jmp/1 T_39.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002147cede5c0;
    %jmp T_39.0;
T_39.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002147cf77110_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_39.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_39.3, 5;
    %jmp/1 T_39.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002147cede5c0;
    %jmp T_39.2;
T_39.3 ;
    %pop/vec4 1;
    %vpi_call 5 178 "$display", "----------------------------------------------------------------" {0 0 0};
    %vpi_call 5 179 "$display", "TEST 1: Zero Input (all zeros)" {0 0 0};
    %vpi_call 5 180 "$display", "----------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf78650_0, 0, 32;
T_39.4 ;
    %load/vec4 v000002147cf78650_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_39.5, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v000002147cf78650_0;
    %store/vec4a v000002147cf78330, 4, 0;
    %pushi/vec4 0, 0, 16;
    %pushi/vec4 16, 0, 6;
    %pad/s 7;
    %load/vec4 v000002147cf78650_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000002147cf78330, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v000002147cf78650_0;
    %store/vec4a v000002147cf78290, 4, 0;
    %pushi/vec4 0, 0, 16;
    %pushi/vec4 16, 0, 6;
    %pad/s 7;
    %load/vec4 v000002147cf78650_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000002147cf78290, 4, 0;
    %load/vec4 v000002147cf78650_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf78650_0, 0, 32;
    %jmp T_39.4;
T_39.5 ;
    %pushi/vec4 61440, 0, 16;
    %store/vec4 v000002147cf76e90_0, 0, 16;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v000002147cf78830_0, 0, 16;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002147cf752d0_0, 0, 32;
    %fork TD_tb_discriminator_mini.run_test, S_000002147cf64590;
    %join;
    %vpi_call 5 191 "$display", "\000" {0 0 0};
    %vpi_call 5 192 "$display", "----------------------------------------------------------------" {0 0 0};
    %vpi_call 5 193 "$display", "TEST 2: Matching Input (candidate == condition)" {0 0 0};
    %vpi_call 5 194 "$display", "----------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf78650_0, 0, 32;
T_39.6 ;
    %load/vec4 v000002147cf78650_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_39.7, 5;
    %pushi/real 1677721600, 4072; load=100.000
    %pushi/real 1686628288, 4068; load=6.28318
    %pushi/real 1803886, 4046; load=6.28318
    %add/wr;
    %load/vec4 v000002147cf78650_0;
    %cvt/rv/s;
    %mul/wr;
    %pushi/vec4 16, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %vpi_func/r 5 196 "$sin", W<0,r> {0 1 0};
    %mul/wr;
    %vpi_func 5 196 "$rtoi" 32, W<0,r> {0 1 0};
    %pad/s 16;
    %ix/getv/s 4, v000002147cf78650_0;
    %store/vec4a v000002147cf78330, 4, 0;
    %pushi/real 1677721600, 4072; load=100.000
    %pushi/real 1686628288, 4068; load=6.28318
    %pushi/real 1803886, 4046; load=6.28318
    %add/wr;
    %load/vec4 v000002147cf78650_0;
    %cvt/rv/s;
    %mul/wr;
    %pushi/vec4 16, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %vpi_func/r 5 197 "$cos", W<0,r> {0 1 0};
    %mul/wr;
    %vpi_func 5 197 "$rtoi" 32, W<0,r> {0 1 0};
    %pad/s 16;
    %pushi/vec4 16, 0, 6;
    %pad/s 7;
    %load/vec4 v000002147cf78650_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000002147cf78330, 4, 0;
    %ix/getv/s 4, v000002147cf78650_0;
    %load/vec4a v000002147cf78330, 4;
    %ix/getv/s 4, v000002147cf78650_0;
    %store/vec4a v000002147cf78290, 4, 0;
    %pushi/vec4 16, 0, 6;
    %pad/s 7;
    %load/vec4 v000002147cf78650_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000002147cf78330, 4;
    %pushi/vec4 16, 0, 6;
    %pad/s 7;
    %load/vec4 v000002147cf78650_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000002147cf78290, 4, 0;
    %load/vec4 v000002147cf78650_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf78650_0, 0, 32;
    %jmp T_39.6;
T_39.7 ;
    %pushi/vec4 57344, 0, 16;
    %store/vec4 v000002147cf76e90_0, 0, 16;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v000002147cf78830_0, 0, 16;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002147cf752d0_0, 0, 32;
    %fork TD_tb_discriminator_mini.run_test, S_000002147cf64590;
    %join;
    %vpi_call 5 207 "$display", "\000" {0 0 0};
    %vpi_call 5 208 "$display", "----------------------------------------------------------------" {0 0 0};
    %vpi_call 5 209 "$display", "TEST 3: Mismatched Input (candidate != condition)" {0 0 0};
    %vpi_call 5 210 "$display", "----------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf78650_0, 0, 32;
T_39.8 ;
    %load/vec4 v000002147cf78650_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_39.9, 5;
    %pushi/real 1677721600, 4072; load=100.000
    %pushi/real 1686628288, 4068; load=6.28318
    %pushi/real 1803886, 4046; load=6.28318
    %add/wr;
    %load/vec4 v000002147cf78650_0;
    %cvt/rv/s;
    %mul/wr;
    %pushi/vec4 16, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %vpi_func/r 5 212 "$sin", W<0,r> {0 1 0};
    %mul/wr;
    %vpi_func 5 212 "$rtoi" 32, W<0,r> {0 1 0};
    %pad/s 16;
    %ix/getv/s 4, v000002147cf78650_0;
    %store/vec4a v000002147cf78330, 4, 0;
    %pushi/real 1677721600, 4072; load=100.000
    %pushi/real 1686628288, 4068; load=6.28318
    %pushi/real 1803886, 4046; load=6.28318
    %add/wr;
    %load/vec4 v000002147cf78650_0;
    %cvt/rv/s;
    %mul/wr;
    %pushi/vec4 16, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %vpi_func/r 5 213 "$cos", W<0,r> {0 1 0};
    %mul/wr;
    %vpi_func 5 213 "$rtoi" 32, W<0,r> {0 1 0};
    %pad/s 16;
    %pushi/vec4 16, 0, 6;
    %pad/s 7;
    %load/vec4 v000002147cf78650_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000002147cf78330, 4, 0;
    %ix/getv/s 4, v000002147cf78650_0;
    %load/vec4a v000002147cf78330, 4;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %ix/getv/s 4, v000002147cf78650_0;
    %store/vec4a v000002147cf78290, 4, 0;
    %pushi/vec4 16, 0, 6;
    %pad/s 7;
    %load/vec4 v000002147cf78650_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000002147cf78330, 4;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %pushi/vec4 16, 0, 6;
    %pad/s 7;
    %load/vec4 v000002147cf78650_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000002147cf78290, 4, 0;
    %load/vec4 v000002147cf78650_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf78650_0, 0, 32;
    %jmp T_39.8;
T_39.9 ;
    %pushi/vec4 57344, 0, 16;
    %store/vec4 v000002147cf76e90_0, 0, 16;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v000002147cf78830_0, 0, 16;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002147cf752d0_0, 0, 32;
    %fork TD_tb_discriminator_mini.run_test, S_000002147cf64590;
    %join;
    %vpi_call 5 223 "$display", "\000" {0 0 0};
    %vpi_call 5 224 "$display", "----------------------------------------------------------------" {0 0 0};
    %vpi_call 5 225 "$display", "TEST 4: Random-like Pattern" {0 0 0};
    %vpi_call 5 226 "$display", "----------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf78650_0, 0, 32;
T_39.10 ;
    %load/vec4 v000002147cf78650_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_39.11, 5;
    %load/vec4 v000002147cf78650_0;
    %muli 73, 0, 32;
    %addi 17, 0, 32;
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %subi 128, 0, 32;
    %pad/s 16;
    %ix/getv/s 4, v000002147cf78650_0;
    %store/vec4a v000002147cf78330, 4, 0;
    %load/vec4 v000002147cf78650_0;
    %muli 37, 0, 32;
    %addi 91, 0, 32;
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %subi 128, 0, 32;
    %pad/s 16;
    %pushi/vec4 16, 0, 6;
    %pad/s 7;
    %load/vec4 v000002147cf78650_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000002147cf78330, 4, 0;
    %load/vec4 v000002147cf78650_0;
    %muli 41, 0, 32;
    %addi 53, 0, 32;
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %subi 128, 0, 32;
    %pad/s 16;
    %ix/getv/s 4, v000002147cf78650_0;
    %store/vec4a v000002147cf78290, 4, 0;
    %load/vec4 v000002147cf78650_0;
    %muli 59, 0, 32;
    %addi 23, 0, 32;
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %subi 128, 0, 32;
    %pad/s 16;
    %pushi/vec4 16, 0, 6;
    %pad/s 7;
    %load/vec4 v000002147cf78650_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000002147cf78290, 4, 0;
    %load/vec4 v000002147cf78650_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf78650_0, 0, 32;
    %jmp T_39.10;
T_39.11 ;
    %pushi/vec4 49152, 0, 16;
    %store/vec4 v000002147cf76e90_0, 0, 16;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v000002147cf78830_0, 0, 16;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000002147cf752d0_0, 0, 32;
    %fork TD_tb_discriminator_mini.run_test, S_000002147cf64590;
    %join;
    %vpi_call 5 239 "$display", "\000" {0 0 0};
    %vpi_call 5 240 "$display", "----------------------------------------------------------------" {0 0 0};
    %vpi_call 5 241 "$display", "TEST 5: DC Input (constant values)" {0 0 0};
    %vpi_call 5 242 "$display", "----------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147cf78650_0, 0, 32;
T_39.12 ;
    %load/vec4 v000002147cf78650_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_39.13, 5;
    %pushi/vec4 128, 0, 16;
    %ix/getv/s 4, v000002147cf78650_0;
    %store/vec4a v000002147cf78330, 4, 0;
    %pushi/vec4 128, 0, 16;
    %pushi/vec4 16, 0, 6;
    %pad/s 7;
    %load/vec4 v000002147cf78650_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000002147cf78330, 4, 0;
    %pushi/vec4 128, 0, 16;
    %ix/getv/s 4, v000002147cf78650_0;
    %store/vec4a v000002147cf78290, 4, 0;
    %pushi/vec4 128, 0, 16;
    %pushi/vec4 16, 0, 6;
    %pad/s 7;
    %load/vec4 v000002147cf78650_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000002147cf78290, 4, 0;
    %load/vec4 v000002147cf78650_0;
    %addi 1, 0, 32;
    %store/vec4 v000002147cf78650_0, 0, 32;
    %jmp T_39.12;
T_39.13 ;
    %pushi/vec4 49152, 0, 16;
    %store/vec4 v000002147cf76e90_0, 0, 16;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v000002147cf78830_0, 0, 16;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002147cf752d0_0, 0, 32;
    %fork TD_tb_discriminator_mini.run_test, S_000002147cf64590;
    %join;
    %vpi_call 5 253 "$display", "\000" {0 0 0};
    %vpi_call 5 254 "$display", "================================================================" {0 0 0};
    %vpi_call 5 255 "$display", "                    FINAL TEST SUMMARY" {0 0 0};
    %vpi_call 5 256 "$display", "================================================================" {0 0 0};
    %vpi_call 5 257 "$display", "\000" {0 0 0};
    %vpi_call 5 258 "$display", "Total Tests:  %0d", v000002147cf78d30_0 {0 0 0};
    %vpi_call 5 259 "$display", "Total Errors: %0d", v000002147cf78a10_0 {0 0 0};
    %vpi_call 5 260 "$display", "\000" {0 0 0};
    %load/vec4 v000002147cf78a10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.14, 4;
    %vpi_call 5 263 "$display", "  ****  ALL TESTS PASSED  ****" {0 0 0};
    %vpi_call 5 264 "$display", "\000" {0 0 0};
    %vpi_call 5 265 "$display", "   ____    _    ____ ____  " {0 0 0};
    %vpi_call 5 266 "$display", "  |  _ \134  / \134  / ___/ ___| " {0 0 0};
    %vpi_call 5 267 "$display", "  | |_) |/ _ \134 \134___ \134___ \134 " {0 0 0};
    %vpi_call 5 268 "$display", "  |  __// ___ \134 ___) |__) |" {0 0 0};
    %vpi_call 5 269 "$display", "  |_|  /_/   \134_\134____/____/ " {0 0 0};
    %jmp T_39.15;
T_39.14 ;
    %vpi_call 5 271 "$display", "  ****  TESTS FAILED  ****" {0 0 0};
    %vpi_call 5 272 "$display", "\000" {0 0 0};
    %vpi_call 5 273 "$display", "   _____ _    ___ _     " {0 0 0};
    %vpi_call 5 274 "$display", "  |  ___/ \134  |_ _| |    " {0 0 0};
    %vpi_call 5 275 "$display", "  | |_ / _ \134  | || |    " {0 0 0};
    %vpi_call 5 276 "$display", "  |  _/ ___ \134 | || |___ " {0 0 0};
    %vpi_call 5 277 "$display", "  |_|/_/   \134_\134___|_____|" {0 0 0};
T_39.15 ;
    %vpi_call 5 280 "$display", "\000" {0 0 0};
    %vpi_call 5 281 "$display", "================================================================" {0 0 0};
    %delay 100000, 0;
    %vpi_call 5 284 "$finish" {0 0 0};
    %end;
    .thread T_39;
    .scope S_000002147cefac70;
T_40 ;
    %delay 705032704, 1;
    %vpi_call 5 422 "$display", "\000" {0 0 0};
    %vpi_call 5 423 "$display", "FATAL: Global timeout reached!" {0 0 0};
    %vpi_call 5 424 "$finish" {0 0 0};
    %end;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "activation_lrelu.v";
    "sum_pool.v";
    "conv1d_pipelined.v";
    "tb_discriminator_mini.v";
    "discriminator_mini.v";
    "weight_rom.v";
