INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'wrfifo_16w_16r_2048d' already exists in the project.
   Output products for this core may be overwritten.
Resolving generics for 'wrfifo_16w_16r_2048d'...
WARNING:sim - A core named 'wrfifo_16w_16r_2048d' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'wrfifo_16w_16r_2048d'...
Delivering associated files for 'wrfifo_16w_16r_2048d'...
Delivering EJava files for 'wrfifo_16w_16r_2048d'...
Generating implementation netlist for 'wrfifo_16w_16r_2048d'...
INFO:sim - Pre-processing HDL files for 'wrfifo_16w_16r_2048d'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'wrfifo_16w_16r_2048d'
Running ngcbuild...
Writing VEO instantiation template for 'wrfifo_16w_16r_2048d'...
Writing Verilog behavioral simulation model for 'wrfifo_16w_16r_2048d'...
WARNING:sim - Overwriting existing file
   D:/fpgadaima/huake/8CH/huake/8ch/new/ip/tmp/_cg/wrfifo_16w_16r_2048d/doc/fifo
   _generator_v9_3_vinfo.html with file from view xilinx_documentation
Delivered 3 files into directory
D:/fpgadaima/huake/8CH/huake/8ch/new/ip/tmp/_cg/wrfifo_16w_16r_2048d
Delivered 1 file into directory
D:/fpgadaima/huake/8CH/huake/8ch/new/ip/tmp/_cg/wrfifo_16w_16r_2048d
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'wrfifo_16w_16r_2048d'...
Generating metadata file...
Regenerating ISE project file for 'wrfifo_16w_16r_2048d'...
Generating ISE project...
XCO file found: wrfifo_16w_16r_2048d.xco
XMDF file found: wrfifo_16w_16r_2048d_xmdf.tcl
Adding D:/fpgadaima/huake/8CH/huake/8ch/new/ip/tmp/_cg/wrfifo_16w_16r_2048d.asy
-view all -origin_type imported
Adding D:/fpgadaima/huake/8CH/huake/8ch/new/ip/tmp/_cg/wrfifo_16w_16r_2048d.ngc
-view all -origin_type created
Checking file
"D:/fpgadaima/huake/8CH/huake/8ch/new/ip/tmp/_cg/wrfifo_16w_16r_2048d.ngc" for
project device match ...
File "D:/fpgadaima/huake/8CH/huake/8ch/new/ip/tmp/_cg/wrfifo_16w_16r_2048d.ngc"
device information matches project device.
Adding D:/fpgadaima/huake/8CH/huake/8ch/new/ip/tmp/_cg/wrfifo_16w_16r_2048d.sym
-view all -origin_type imported
Adding D:/fpgadaima/huake/8CH/huake/8ch/new/ip/tmp/_cg/wrfifo_16w_16r_2048d.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/fpgadaima/huake/8CH/huake/8ch/new/ip/tmp/_cg/wrfifo_16w_16r_2048d.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/fpgadaima/huake/8CH/huake/8ch/new/ip/tmp/_cg/wrfifo_16w_16r_2048d.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/wrfifo_16w_16r_2048d"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'wrfifo_16w_16r_2048d'.
