# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/micha/GitHub/ECE469/lab1 {C:/Users/micha/GitHub/ECE469/lab1/mux2_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:42 on Oct 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/micha/GitHub/ECE469/lab1" C:/Users/micha/GitHub/ECE469/lab1/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 19:22:42 on Oct 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.mux2_1_testbench
# vsim work.mux2_1_testbench 
# Start time: 19:22:57 on Oct 10,2018
# Loading sv_std.std
# Loading work.mux2_1_testbench
# Loading work.mux2_1
add wave -position end  sim:/mux2_1_testbench/in0
add wave -position end  sim:/mux2_1_testbench/in1
add wave -position end  sim:/mux2_1_testbench/select
add wave -position end  sim:/mux2_1_testbench/out
run -all
# End time: 19:26:19 on Oct 10,2018, Elapsed time: 0:03:22
# Errors: 0, Warnings: 0
