#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Oct  8 19:00:22 2022
# Process ID: 124664
# Current directory: C:/ece4743/lab6/lab6_part2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent103864 C:\ece4743\lab6\lab6_part2\empty_template.xpr
# Log file: C:/ece4743/lab6/lab6_part2/vivado.log
# Journal file: C:/ece4743/lab6/lab6_part2\vivado.jou
# Running On: Lenovo-9i-Joe-Laptop, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 4, Host memory: 16901 MB
#-----------------------------------------------------------
start_gui
open_project C:/ece4743/lab6/lab6_part2/empty_template.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/bjones/Documents/git/MSU-ECE-DSD/lab1' since last save.
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/ece4743/lab6/lab6_part2/empty_template.gen/sources_1', nor could it be found using path 'C:/Users/bjones/Documents/git/MSU-ECE-DSD/lab1/empty_template.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1235.926 ; gain = 0.000
import_files -norecurse {C:/ece4743/lab6/lab6_part2/lab6dpath.v C:/ece4743/lab6/lab6_part2/sevenseg.v C:/ece4743/lab6/lab6_part2/pulsegenms.v C:/ece4743/lab6/lab6_part2/lfsr.v C:/ece4743/lab6/lab6_part2/hw_testbench.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {C:/ece4743/lab6/lab6_part2/tb_hw_testbench.v C:/ece4743/lab6/lab6_part2/tb_lab6dpath.v}
update_compile_order -fileset sim_1
add_files -fileset constrs_1 -norecurse C:/ece4743/lab6/lab6_part2/Basys3_Master.xdc
import_files -fileset constrs_1 C:/ece4743/lab6/lab6_part2/Basys3_Master.xdc
update_compile_order -fileset sim_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz
set_property -dict [list CONFIG.Component_Name {clk_wiz} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {151.636}] [get_ips clk_wiz]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'clk_wiz' to 'clk_wiz' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/clk_wiz/clk_wiz.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz'...
generate_target all [get_files  c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/clk_wiz/clk_wiz.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz'...
export_ip_user_files -of_objects [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/clk_wiz/clk_wiz.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/clk_wiz/clk_wiz.xci]
launch_runs clk_wiz_synth_1 -jobs 4
[Sat Oct  8 19:12:28 2022] Launched clk_wiz_synth_1...
Run output will be captured here: C:/ece4743/lab6/lab6_part2/empty_template.runs/clk_wiz_synth_1/runme.log
export_simulation -of_objects [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/clk_wiz/clk_wiz.xci] -directory C:/ece4743/vivado_2016/empty_template/empty_template.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/vivado_2016/empty_template/empty_template.ip_user_files -ipstatic_source_dir C:/ece4743/lab6/lab6_part2/empty_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/modelsim} {questa=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/questa} {riviera=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/riviera} {activehdl=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0
set_property -dict [list CONFIG.PortAWidth {12} CONFIG.PortBWidth {12} CONFIG.OutputWidthHigh {23} CONFIG.PipeStages {0}] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_gen_0'...
export_ip_user_files -of_objects [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
launch_runs mult_gen_0_synth_1 -jobs 4
[Sat Oct  8 19:15:17 2022] Launched mult_gen_0_synth_1...
Run output will be captured here: C:/ece4743/lab6/lab6_part2/empty_template.runs/mult_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory C:/ece4743/vivado_2016/empty_template/empty_template.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/vivado_2016/empty_template/empty_template.ip_user_files -ipstatic_source_dir C:/ece4743/lab6/lab6_part2/empty_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/modelsim} {questa=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/questa} {riviera=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/riviera} {activehdl=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset mult_gen_0 c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LENOVO-9I-JOE-L' and cannot be killed from host 'Lenovo-9i-Joe-Laptop'

INFO: [Project 1-386] Moving file 'c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci' from fileset 'mult_gen_0' to fileset 'sources_1'.
file delete -force c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult_gen_0
file delete -force c:/ece4743/lab6/lab6_part2/empty_template.gen/sources_1/ip/mult_gen_0
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult1
set_property -dict [list CONFIG.Component_Name {mult1} CONFIG.PortAWidth {12} CONFIG.PortBWidth {12} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {23} CONFIG.PipeStages {0}] [get_ips mult1]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'mult1' to 'mult1' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult1/mult1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult1'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult1/mult1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult1'...
export_ip_user_files -of_objects [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult1/mult1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult1/mult1.xci]
launch_runs mult1_synth_1 -jobs 4
[Sat Oct  8 19:16:28 2022] Launched mult1_synth_1...
Run output will be captured here: C:/ece4743/lab6/lab6_part2/empty_template.runs/mult1_synth_1/runme.log
export_simulation -of_objects [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult1/mult1.xci] -directory C:/ece4743/vivado_2016/empty_template/empty_template.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/vivado_2016/empty_template/empty_template.ip_user_files -ipstatic_source_dir C:/ece4743/lab6/lab6_part2/empty_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/modelsim} {questa=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/questa} {riviera=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/riviera} {activehdl=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult1/mult1.xci] -no_script -reset -force -quiet
remove_files  -fileset mult1 c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult1/mult1.xci
INFO: [Project 1-386] Moving file 'c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult1/mult1.xci' from fileset 'mult1' to fileset 'sources_1'.
file delete -force c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult1
file delete -force c:/ece4743/lab6/lab6_part2/empty_template.gen/sources_1/ip/mult1
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name multiply
set_property -dict [list CONFIG.Component_Name {multiply} CONFIG.PortAWidth {12} CONFIG.PortBWidth {12} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {23} CONFIG.PipeStages {0}] [get_ips multiply]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'multiply' to 'multiply' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/multiply/multiply.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'multiply'...
generate_target all [get_files  c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/multiply/multiply.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'multiply'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'multiply'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'multiply'...
export_ip_user_files -of_objects [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/multiply/multiply.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/multiply/multiply.xci]
launch_runs multiply_synth_1 -jobs 4
[Sat Oct  8 19:30:08 2022] Launched multiply_synth_1...
Run output will be captured here: C:/ece4743/lab6/lab6_part2/empty_template.runs/multiply_synth_1/runme.log
export_simulation -of_objects [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/multiply/multiply.xci] -directory C:/ece4743/vivado_2016/empty_template/empty_template.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/vivado_2016/empty_template/empty_template.ip_user_files -ipstatic_source_dir C:/ece4743/lab6/lab6_part2/empty_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/modelsim} {questa=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/questa} {riviera=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/riviera} {activehdl=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Oct  8 19:30:15 2022] Launched multiply_synth_1...
Run output will be captured here: C:/ece4743/lab6/lab6_part2/empty_template.runs/multiply_synth_1/runme.log
[Sat Oct  8 19:30:15 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab6/lab6_part2/empty_template.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hw_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab6/lab6_part2/empty_template.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab6/lab6_part2/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hw_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab6/lab6_part2/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hw_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part2/empty_template.gen/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part2/empty_template.gen/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/imports/lab6_part2/hw_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hw_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/imports/lab6_part2/lab6dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/imports/lab6_part2/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/imports/lab6_part2/pulsegenms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulsegenMS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/imports/lab6_part2/sevenseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg
WARNING: [VRFC 10-3380] identifier 'anondeChange' is used before its declaration [C:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/imports/lab6_part2/sevenseg.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part2/empty_template.srcs/sim_1/imports/lab6_part2/tb_hw_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hw_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab6/lab6_part2/empty_template.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_hw_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ece4743/lab6/lab6_part2/empty_template.gen/sources_1/ip/multiply/sim/multiply.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiply'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab6/lab6_part2/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hw_testbench_behav xil_defaultlib.tb_hw_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hw_testbench_behav xil_defaultlib.tb_hw_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling module xil_defaultlib.lfsr
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture multiply_arch of entity xil_defaultlib.multiply [multiply_default]
Compiling module xil_defaultlib.lab6dpath
Compiling module xil_defaultlib.pulsegenMS(MSPERIOD=2)
Compiling module xil_defaultlib.sevenseg
Compiling module xil_defaultlib.hw_testbench
Compiling module xil_defaultlib.tb_hw_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hw_testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1282.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab6/lab6_part2/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hw_testbench_behav -key {Behavioral:sim_1:Functional:tb_hw_testbench} -tclbatch {tb_hw_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_hw_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hw_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1282.684 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
launch_runs impl_1 -jobs 4
[Sat Oct  8 19:33:58 2022] Launched impl_1...
Run output will be captured here: C:/ece4743/lab6/lab6_part2/empty_template.runs/impl_1/runme.log
open_hw_manager
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1593.684 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2188.500 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2188.500 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2188.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2303.762 ; gain = 949.180
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Oct  8 19:35:23 2022] Launched impl_1...
Run output will be captured here: C:/ece4743/lab6/lab6_part2/empty_template.runs/impl_1/runme.log
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-14:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2397.891 ; gain = 0.117
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5ABB9A
set_property PROGRAM.FILE {C:/ece4743/lab6/lab6_part2/empty_template.runs/impl_1/hw_testbench.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/ece4743/lab6/lab6_part2/empty_template.runs/impl_1/hw_testbench.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B5ABB9A
