16:07:28 **** Build of configuration Debug for project VHDL_Vitis_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 52861 H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/AES_F_wrapper.xpfm standalone_domain H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis_system/Debug/system.bif
sdcard_gen --xpfm H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/AES_F_wrapper.xpfm --sys_config AES_F_wrapper --bif H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis_system/Debug/system.bif --bitstream H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit --elf H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf,ps7_cortexa9_0
creating BOOT.BIN using H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
Running C:/Xilinx/Vitis/2019.2/bin/bootgen  -image H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

16:07:37 Build Finished (took 8s.988ms)

