set_global_assignment -name TOP_LEVEL_ENTITY Processor

set_global_assignment -name DEVICE 10M50DAF484C7G
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (SystemVerilog)"
set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name SYSTEMVERILOG_FILE "../Lab 4/Multiplier/testbench_adder.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "../Lab 4/Multiplier/Synchronizers.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "../Lab 4/Multiplier/ripple_adder.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "../Lab 4/Multiplier/Register_unit.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "../Lab 4/Multiplier/reg_17.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "../Lab 4/Multiplier/Reg_4.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "../Lab 4/Multiplier/Processor.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "../Lab 4/Multiplier/HexDriver.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "../Lab 4/Multiplier/full_adder.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "../Lab 4/Multiplier/control.sv"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top