{% include 'interface.tcl' %}

{% include 'util.tcl' %}

set post_synth_sim false

{% include 'run_sim.tcl' %}


