
stm32f1xx_EEPROM_emulation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000015ac  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080016b8  080016b8  000116b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080016dc  080016dc  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  080016dc  080016dc  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080016dc  080016dc  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080016dc  080016dc  000116dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080016e0  080016e0  000116e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080016e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000048  20000010  080016f4  00020010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000058  080016f4  00020058  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003cd8  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000011d3  00000000  00000000  00023d11  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000518  00000000  00000000  00024ee8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000470  00000000  00000000  00025400  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015b76  00000000  00000000  00025870  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00004ef3  00000000  00000000  0003b3e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007bbd2  00000000  00000000  000402d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000bbeab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001270  00000000  00000000  000bbf28  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000010 	.word	0x20000010
 8000128:	00000000 	.word	0x00000000
 800012c:	080016a0 	.word	0x080016a0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000014 	.word	0x20000014
 8000148:	080016a0 	.word	0x080016a0

0800014c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main( void )
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 8000150:	f000 f9ac 	bl	80004ac <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 8000154:	f000 f842 	bl	80001dc <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8000158:	f000 f886 	bl	8000268 <MX_GPIO_Init>
     */

#ifdef EJEMPLO_1  /********* ejemplo con con datos de 16 bits ***********/

    /* borramos la ultima pagina de la flash */
    flash_erasedPag( direccionFlash, 1 );
 800015c:	4b1d      	ldr	r3, [pc, #116]	; (80001d4 <main+0x88>)
 800015e:	681b      	ldr	r3, [r3, #0]
 8000160:	2101      	movs	r1, #1
 8000162:	4618      	mov	r0, r3
 8000164:	f000 f8f4 	bl	8000350 <flash_erasedPag>
    /* leemos las direcciones de memoria para verificar que esten borradas
     * volor despues de borrar el registro de la flash 0xffffffff
     */
    datoGuardado = flash_readData16( direccionFlash );
 8000168:	4b1a      	ldr	r3, [pc, #104]	; (80001d4 <main+0x88>)
 800016a:	681b      	ldr	r3, [r3, #0]
 800016c:	4618      	mov	r0, r3
 800016e:	f000 f8e2 	bl	8000336 <flash_readData16>
 8000172:	4603      	mov	r3, r0
 8000174:	461a      	mov	r2, r3
 8000176:	4b18      	ldr	r3, [pc, #96]	; (80001d8 <main+0x8c>)
 8000178:	801a      	strh	r2, [r3, #0]
    datoGuardado = flash_readData16( direccionFlash + 2 );
 800017a:	4b16      	ldr	r3, [pc, #88]	; (80001d4 <main+0x88>)
 800017c:	681b      	ldr	r3, [r3, #0]
 800017e:	3302      	adds	r3, #2
 8000180:	4618      	mov	r0, r3
 8000182:	f000 f8d8 	bl	8000336 <flash_readData16>
 8000186:	4603      	mov	r3, r0
 8000188:	461a      	mov	r2, r3
 800018a:	4b13      	ldr	r3, [pc, #76]	; (80001d8 <main+0x8c>)
 800018c:	801a      	strh	r2, [r3, #0]

    /* guardamos 2 valores en la flash 7878 y 23232 */
    flash_writeData16( direccionFlash, 7878 );         // dato 1
 800018e:	4b11      	ldr	r3, [pc, #68]	; (80001d4 <main+0x88>)
 8000190:	681b      	ldr	r3, [r3, #0]
 8000192:	f641 61c6 	movw	r1, #7878	; 0x1ec6
 8000196:	4618      	mov	r0, r3
 8000198:	f000 f8b2 	bl	8000300 <flash_writeData16>
    flash_writeData16( direccionFlash + 2, 23232 );    // dato 2
 800019c:	4b0d      	ldr	r3, [pc, #52]	; (80001d4 <main+0x88>)
 800019e:	681b      	ldr	r3, [r3, #0]
 80001a0:	3302      	adds	r3, #2
 80001a2:	f645 21c0 	movw	r1, #23232	; 0x5ac0
 80001a6:	4618      	mov	r0, r3
 80001a8:	f000 f8aa 	bl	8000300 <flash_writeData16>
    /* leemos los datos guardados */
    datoGuardado = flash_readData16( direccionFlash );
 80001ac:	4b09      	ldr	r3, [pc, #36]	; (80001d4 <main+0x88>)
 80001ae:	681b      	ldr	r3, [r3, #0]
 80001b0:	4618      	mov	r0, r3
 80001b2:	f000 f8c0 	bl	8000336 <flash_readData16>
 80001b6:	4603      	mov	r3, r0
 80001b8:	461a      	mov	r2, r3
 80001ba:	4b07      	ldr	r3, [pc, #28]	; (80001d8 <main+0x8c>)
 80001bc:	801a      	strh	r2, [r3, #0]
    datoGuardado = flash_readData16( direccionFlash + 2 );
 80001be:	4b05      	ldr	r3, [pc, #20]	; (80001d4 <main+0x88>)
 80001c0:	681b      	ldr	r3, [r3, #0]
 80001c2:	3302      	adds	r3, #2
 80001c4:	4618      	mov	r0, r3
 80001c6:	f000 f8b6 	bl	8000336 <flash_readData16>
 80001ca:	4603      	mov	r3, r0
 80001cc:	461a      	mov	r2, r3
 80001ce:	4b02      	ldr	r3, [pc, #8]	; (80001d8 <main+0x8c>)
 80001d0:	801a      	strh	r2, [r3, #0]
#endif
    /* USER CODE END 2 */

    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    while ( 1 )
 80001d2:	e7fe      	b.n	80001d2 <main+0x86>
 80001d4:	20000000 	.word	0x20000000
 80001d8:	2000002c 	.word	0x2000002c

080001dc <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config( void )
{
 80001dc:	b580      	push	{r7, lr}
 80001de:	b090      	sub	sp, #64	; 0x40
 80001e0:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct =
 80001e2:	f107 0318 	add.w	r3, r7, #24
 80001e6:	2228      	movs	r2, #40	; 0x28
 80001e8:	2100      	movs	r1, #0
 80001ea:	4618      	mov	r0, r3
 80001ec:	f001 fa50 	bl	8001690 <memset>
    { 0 };
    RCC_ClkInitTypeDef RCC_ClkInitStruct =
 80001f0:	1d3b      	adds	r3, r7, #4
 80001f2:	2200      	movs	r2, #0
 80001f4:	601a      	str	r2, [r3, #0]
 80001f6:	605a      	str	r2, [r3, #4]
 80001f8:	609a      	str	r2, [r3, #8]
 80001fa:	60da      	str	r2, [r3, #12]
 80001fc:	611a      	str	r2, [r3, #16]
    { 0 };

    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001fe:	2301      	movs	r3, #1
 8000200:	61bb      	str	r3, [r7, #24]
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000202:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000206:	61fb      	str	r3, [r7, #28]
    RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000208:	2300      	movs	r3, #0
 800020a:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800020c:	2301      	movs	r3, #1
 800020e:	62bb      	str	r3, [r7, #40]	; 0x28
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000210:	2302      	movs	r3, #2
 8000212:	637b      	str	r3, [r7, #52]	; 0x34
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000214:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000218:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800021a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800021e:	63fb      	str	r3, [r7, #60]	; 0x3c
    if ( HAL_RCC_OscConfig( &RCC_OscInitStruct ) != HAL_OK )
 8000220:	f107 0318 	add.w	r3, r7, #24
 8000224:	4618      	mov	r0, r3
 8000226:	f000 fe25 	bl	8000e74 <HAL_RCC_OscConfig>
 800022a:	4603      	mov	r3, r0
 800022c:	2b00      	cmp	r3, #0
 800022e:	d001      	beq.n	8000234 <SystemClock_Config+0x58>
    {
        Error_Handler();
 8000230:	f000 f8ae 	bl	8000390 <Error_Handler>
    }
    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000234:	230f      	movs	r3, #15
 8000236:	607b      	str	r3, [r7, #4]
            | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000238:	2302      	movs	r3, #2
 800023a:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800023c:	2300      	movs	r3, #0
 800023e:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8000240:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000244:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 8000246:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800024a:	617b      	str	r3, [r7, #20]

    if ( HAL_RCC_ClockConfig( &RCC_ClkInitStruct, FLASH_LATENCY_2 ) != HAL_OK )
 800024c:	1d3b      	adds	r3, r7, #4
 800024e:	2102      	movs	r1, #2
 8000250:	4618      	mov	r0, r3
 8000252:	f001 f88f 	bl	8001374 <HAL_RCC_ClockConfig>
 8000256:	4603      	mov	r3, r0
 8000258:	2b00      	cmp	r3, #0
 800025a:	d001      	beq.n	8000260 <SystemClock_Config+0x84>
    {
        Error_Handler();
 800025c:	f000 f898 	bl	8000390 <Error_Handler>
    }
}
 8000260:	bf00      	nop
 8000262:	3740      	adds	r7, #64	; 0x40
 8000264:	46bd      	mov	sp, r7
 8000266:	bd80      	pop	{r7, pc}

08000268 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init( void )
{
 8000268:	b580      	push	{r7, lr}
 800026a:	b088      	sub	sp, #32
 800026c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct =
 800026e:	f107 0310 	add.w	r3, r7, #16
 8000272:	2200      	movs	r2, #0
 8000274:	601a      	str	r2, [r3, #0]
 8000276:	605a      	str	r2, [r3, #4]
 8000278:	609a      	str	r2, [r3, #8]
 800027a:	60da      	str	r2, [r3, #12]
    { 0 };

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOC_CLK_ENABLE( );
 800027c:	4b1e      	ldr	r3, [pc, #120]	; (80002f8 <MX_GPIO_Init+0x90>)
 800027e:	699b      	ldr	r3, [r3, #24]
 8000280:	4a1d      	ldr	r2, [pc, #116]	; (80002f8 <MX_GPIO_Init+0x90>)
 8000282:	f043 0310 	orr.w	r3, r3, #16
 8000286:	6193      	str	r3, [r2, #24]
 8000288:	4b1b      	ldr	r3, [pc, #108]	; (80002f8 <MX_GPIO_Init+0x90>)
 800028a:	699b      	ldr	r3, [r3, #24]
 800028c:	f003 0310 	and.w	r3, r3, #16
 8000290:	60fb      	str	r3, [r7, #12]
 8000292:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE( );
 8000294:	4b18      	ldr	r3, [pc, #96]	; (80002f8 <MX_GPIO_Init+0x90>)
 8000296:	699b      	ldr	r3, [r3, #24]
 8000298:	4a17      	ldr	r2, [pc, #92]	; (80002f8 <MX_GPIO_Init+0x90>)
 800029a:	f043 0320 	orr.w	r3, r3, #32
 800029e:	6193      	str	r3, [r2, #24]
 80002a0:	4b15      	ldr	r3, [pc, #84]	; (80002f8 <MX_GPIO_Init+0x90>)
 80002a2:	699b      	ldr	r3, [r3, #24]
 80002a4:	f003 0320 	and.w	r3, r3, #32
 80002a8:	60bb      	str	r3, [r7, #8]
 80002aa:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE( );
 80002ac:	4b12      	ldr	r3, [pc, #72]	; (80002f8 <MX_GPIO_Init+0x90>)
 80002ae:	699b      	ldr	r3, [r3, #24]
 80002b0:	4a11      	ldr	r2, [pc, #68]	; (80002f8 <MX_GPIO_Init+0x90>)
 80002b2:	f043 0304 	orr.w	r3, r3, #4
 80002b6:	6193      	str	r3, [r2, #24]
 80002b8:	4b0f      	ldr	r3, [pc, #60]	; (80002f8 <MX_GPIO_Init+0x90>)
 80002ba:	699b      	ldr	r3, [r3, #24]
 80002bc:	f003 0304 	and.w	r3, r3, #4
 80002c0:	607b      	str	r3, [r7, #4]
 80002c2:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin( GPIOC, GPIO_PIN_13, GPIO_PIN_RESET );
 80002c4:	2200      	movs	r2, #0
 80002c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002ca:	480c      	ldr	r0, [pc, #48]	; (80002fc <MX_GPIO_Init+0x94>)
 80002cc:	f000 fdba 	bl	8000e44 <HAL_GPIO_WritePin>

    /*Configure GPIO pin : PC13 */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80002d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80002d4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002d6:	2301      	movs	r3, #1
 80002d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002da:	2300      	movs	r3, #0
 80002dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002de:	2302      	movs	r3, #2
 80002e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init( GPIOC, &GPIO_InitStruct );
 80002e2:	f107 0310 	add.w	r3, r7, #16
 80002e6:	4619      	mov	r1, r3
 80002e8:	4804      	ldr	r0, [pc, #16]	; (80002fc <MX_GPIO_Init+0x94>)
 80002ea:	f000 fc51 	bl	8000b90 <HAL_GPIO_Init>

}
 80002ee:	bf00      	nop
 80002f0:	3720      	adds	r7, #32
 80002f2:	46bd      	mov	sp, r7
 80002f4:	bd80      	pop	{r7, pc}
 80002f6:	bf00      	nop
 80002f8:	40021000 	.word	0x40021000
 80002fc:	40011000 	.word	0x40011000

08000300 <flash_writeData16>:
 *
 * @param address direccion donde se guardara el dato
 * @param data dato de 16bits para almacenar en la memoria
 */
void flash_writeData16( uint32_t address, uint16_t data )
{
 8000300:	b590      	push	{r4, r7, lr}
 8000302:	b083      	sub	sp, #12
 8000304:	af00      	add	r7, sp, #0
 8000306:	6078      	str	r0, [r7, #4]
 8000308:	460b      	mov	r3, r1
 800030a:	807b      	strh	r3, [r7, #2]

    HAL_FLASH_Unlock();
 800030c:	f000 fa84 	bl	8000818 <HAL_FLASH_Unlock>
    HAL_FLASH_OB_Unlock();
 8000310:	f000 fab8 	bl	8000884 <HAL_FLASH_OB_Unlock>

    if ( HAL_FLASH_Program( FLASH_TYPEPROGRAM_HALFWORD, address, data )
 8000314:	887b      	ldrh	r3, [r7, #2]
 8000316:	f04f 0400 	mov.w	r4, #0
 800031a:	461a      	mov	r2, r3
 800031c:	4623      	mov	r3, r4
 800031e:	6879      	ldr	r1, [r7, #4]
 8000320:	2001      	movs	r0, #1
 8000322:	f000 fa09 	bl	8000738 <HAL_FLASH_Program>
            != HAL_OK )
    {

    }

    HAL_FLASH_OB_Lock();
 8000326:	f000 fac9 	bl	80008bc <HAL_FLASH_OB_Lock>
    HAL_FLASH_Lock();
 800032a:	f000 fa9b 	bl	8000864 <HAL_FLASH_Lock>
}
 800032e:	bf00      	nop
 8000330:	370c      	adds	r7, #12
 8000332:	46bd      	mov	sp, r7
 8000334:	bd90      	pop	{r4, r7, pc}

08000336 <flash_readData16>:
 *
 * @param address direccion de la flash
 * @return retorna el dato de 16bits guardado en la flash
 */
uint16_t flash_readData16( uint32_t address )
{
 8000336:	b480      	push	{r7}
 8000338:	b085      	sub	sp, #20
 800033a:	af00      	add	r7, sp, #0
 800033c:	6078      	str	r0, [r7, #4]
    uint16_t dato = *(uint32_t*) address;
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	81fb      	strh	r3, [r7, #14]
    return dato;
 8000344:	89fb      	ldrh	r3, [r7, #14]

}
 8000346:	4618      	mov	r0, r3
 8000348:	3714      	adds	r7, #20
 800034a:	46bd      	mov	sp, r7
 800034c:	bc80      	pop	{r7}
 800034e:	4770      	bx	lr

08000350 <flash_erasedPag>:
 *
 * @param address direccion inicial de la pagina
 * @param numPag numero de paginas para borrar
 */
void flash_erasedPag( uint32_t address, uint8_t numPag )
{
 8000350:	b580      	push	{r7, lr}
 8000352:	b088      	sub	sp, #32
 8000354:	af00      	add	r7, sp, #0
 8000356:	6078      	str	r0, [r7, #4]
 8000358:	460b      	mov	r3, r1
 800035a:	70fb      	strb	r3, [r7, #3]

    HAL_FLASH_Unlock();
 800035c:	f000 fa5c 	bl	8000818 <HAL_FLASH_Unlock>
    HAL_FLASH_OB_Unlock();
 8000360:	f000 fa90 	bl	8000884 <HAL_FLASH_OB_Unlock>

    FLASH_EraseInitTypeDef ErasedStruct;

    ErasedStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8000364:	2300      	movs	r3, #0
 8000366:	613b      	str	r3, [r7, #16]
    ErasedStruct.PageAddress = address;
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	61bb      	str	r3, [r7, #24]
    ErasedStruct.NbPages = numPag;
 800036c:	78fb      	ldrb	r3, [r7, #3]
 800036e:	61fb      	str	r3, [r7, #28]

    uint32_t PageError;
    if ( HAL_FLASHEx_Erase( &ErasedStruct, &PageError ) != HAL_OK )
 8000370:	f107 020c 	add.w	r2, r7, #12
 8000374:	f107 0310 	add.w	r3, r7, #16
 8000378:	4611      	mov	r1, r2
 800037a:	4618      	mov	r0, r3
 800037c:	f000 fb60 	bl	8000a40 <HAL_FLASHEx_Erase>
    {

    }

    HAL_FLASH_OB_Lock();
 8000380:	f000 fa9c 	bl	80008bc <HAL_FLASH_OB_Lock>
    HAL_FLASH_Lock();
 8000384:	f000 fa6e 	bl	8000864 <HAL_FLASH_Lock>
}
 8000388:	bf00      	nop
 800038a:	3720      	adds	r7, #32
 800038c:	46bd      	mov	sp, r7
 800038e:	bd80      	pop	{r7, pc}

08000390 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler( void )
{
 8000390:	b480      	push	{r7}
 8000392:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */

    /* USER CODE END Error_Handler_Debug */
}
 8000394:	bf00      	nop
 8000396:	46bd      	mov	sp, r7
 8000398:	bc80      	pop	{r7}
 800039a:	4770      	bx	lr

0800039c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800039c:	b480      	push	{r7}
 800039e:	b085      	sub	sp, #20
 80003a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003a2:	4b15      	ldr	r3, [pc, #84]	; (80003f8 <HAL_MspInit+0x5c>)
 80003a4:	699b      	ldr	r3, [r3, #24]
 80003a6:	4a14      	ldr	r2, [pc, #80]	; (80003f8 <HAL_MspInit+0x5c>)
 80003a8:	f043 0301 	orr.w	r3, r3, #1
 80003ac:	6193      	str	r3, [r2, #24]
 80003ae:	4b12      	ldr	r3, [pc, #72]	; (80003f8 <HAL_MspInit+0x5c>)
 80003b0:	699b      	ldr	r3, [r3, #24]
 80003b2:	f003 0301 	and.w	r3, r3, #1
 80003b6:	60bb      	str	r3, [r7, #8]
 80003b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003ba:	4b0f      	ldr	r3, [pc, #60]	; (80003f8 <HAL_MspInit+0x5c>)
 80003bc:	69db      	ldr	r3, [r3, #28]
 80003be:	4a0e      	ldr	r2, [pc, #56]	; (80003f8 <HAL_MspInit+0x5c>)
 80003c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003c4:	61d3      	str	r3, [r2, #28]
 80003c6:	4b0c      	ldr	r3, [pc, #48]	; (80003f8 <HAL_MspInit+0x5c>)
 80003c8:	69db      	ldr	r3, [r3, #28]
 80003ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003ce:	607b      	str	r3, [r7, #4]
 80003d0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80003d2:	4b0a      	ldr	r3, [pc, #40]	; (80003fc <HAL_MspInit+0x60>)
 80003d4:	685b      	ldr	r3, [r3, #4]
 80003d6:	60fb      	str	r3, [r7, #12]
 80003d8:	68fb      	ldr	r3, [r7, #12]
 80003da:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80003de:	60fb      	str	r3, [r7, #12]
 80003e0:	68fb      	ldr	r3, [r7, #12]
 80003e2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80003e6:	60fb      	str	r3, [r7, #12]
 80003e8:	4a04      	ldr	r2, [pc, #16]	; (80003fc <HAL_MspInit+0x60>)
 80003ea:	68fb      	ldr	r3, [r7, #12]
 80003ec:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003ee:	bf00      	nop
 80003f0:	3714      	adds	r7, #20
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bc80      	pop	{r7}
 80003f6:	4770      	bx	lr
 80003f8:	40021000 	.word	0x40021000
 80003fc:	40010000 	.word	0x40010000

08000400 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000400:	b480      	push	{r7}
 8000402:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000404:	bf00      	nop
 8000406:	46bd      	mov	sp, r7
 8000408:	bc80      	pop	{r7}
 800040a:	4770      	bx	lr

0800040c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800040c:	b480      	push	{r7}
 800040e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000410:	e7fe      	b.n	8000410 <HardFault_Handler+0x4>

08000412 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000412:	b480      	push	{r7}
 8000414:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000416:	e7fe      	b.n	8000416 <MemManage_Handler+0x4>

08000418 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000418:	b480      	push	{r7}
 800041a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800041c:	e7fe      	b.n	800041c <BusFault_Handler+0x4>

0800041e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800041e:	b480      	push	{r7}
 8000420:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000422:	e7fe      	b.n	8000422 <UsageFault_Handler+0x4>

08000424 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000424:	b480      	push	{r7}
 8000426:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000428:	bf00      	nop
 800042a:	46bd      	mov	sp, r7
 800042c:	bc80      	pop	{r7}
 800042e:	4770      	bx	lr

08000430 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000430:	b480      	push	{r7}
 8000432:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000434:	bf00      	nop
 8000436:	46bd      	mov	sp, r7
 8000438:	bc80      	pop	{r7}
 800043a:	4770      	bx	lr

0800043c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800043c:	b480      	push	{r7}
 800043e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000440:	bf00      	nop
 8000442:	46bd      	mov	sp, r7
 8000444:	bc80      	pop	{r7}
 8000446:	4770      	bx	lr

08000448 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800044c:	f000 f874 	bl	8000538 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000450:	bf00      	nop
 8000452:	bd80      	pop	{r7, pc}

08000454 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000454:	b480      	push	{r7}
 8000456:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000458:	bf00      	nop
 800045a:	46bd      	mov	sp, r7
 800045c:	bc80      	pop	{r7}
 800045e:	4770      	bx	lr

08000460 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000460:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000462:	e003      	b.n	800046c <LoopCopyDataInit>

08000464 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000464:	4b0b      	ldr	r3, [pc, #44]	; (8000494 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000466:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000468:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800046a:	3104      	adds	r1, #4

0800046c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800046c:	480a      	ldr	r0, [pc, #40]	; (8000498 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800046e:	4b0b      	ldr	r3, [pc, #44]	; (800049c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000470:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000472:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000474:	d3f6      	bcc.n	8000464 <CopyDataInit>
  ldr r2, =_sbss
 8000476:	4a0a      	ldr	r2, [pc, #40]	; (80004a0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000478:	e002      	b.n	8000480 <LoopFillZerobss>

0800047a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800047a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800047c:	f842 3b04 	str.w	r3, [r2], #4

08000480 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000480:	4b08      	ldr	r3, [pc, #32]	; (80004a4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000482:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000484:	d3f9      	bcc.n	800047a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000486:	f7ff ffe5 	bl	8000454 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800048a:	f001 f8dd 	bl	8001648 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800048e:	f7ff fe5d 	bl	800014c <main>
  bx lr
 8000492:	4770      	bx	lr
  ldr r3, =_sidata
 8000494:	080016e4 	.word	0x080016e4
  ldr r0, =_sdata
 8000498:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800049c:	20000010 	.word	0x20000010
  ldr r2, =_sbss
 80004a0:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 80004a4:	20000058 	.word	0x20000058

080004a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004a8:	e7fe      	b.n	80004a8 <ADC1_2_IRQHandler>
	...

080004ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004b0:	4b08      	ldr	r3, [pc, #32]	; (80004d4 <HAL_Init+0x28>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	4a07      	ldr	r2, [pc, #28]	; (80004d4 <HAL_Init+0x28>)
 80004b6:	f043 0310 	orr.w	r3, r3, #16
 80004ba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004bc:	2003      	movs	r0, #3
 80004be:	f000 f907 	bl	80006d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004c2:	2000      	movs	r0, #0
 80004c4:	f000 f808 	bl	80004d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004c8:	f7ff ff68 	bl	800039c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004cc:	2300      	movs	r3, #0
}
 80004ce:	4618      	mov	r0, r3
 80004d0:	bd80      	pop	{r7, pc}
 80004d2:	bf00      	nop
 80004d4:	40022000 	.word	0x40022000

080004d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b082      	sub	sp, #8
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004e0:	4b12      	ldr	r3, [pc, #72]	; (800052c <HAL_InitTick+0x54>)
 80004e2:	681a      	ldr	r2, [r3, #0]
 80004e4:	4b12      	ldr	r3, [pc, #72]	; (8000530 <HAL_InitTick+0x58>)
 80004e6:	781b      	ldrb	r3, [r3, #0]
 80004e8:	4619      	mov	r1, r3
 80004ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80004f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80004f6:	4618      	mov	r0, r3
 80004f8:	f000 f911 	bl	800071e <HAL_SYSTICK_Config>
 80004fc:	4603      	mov	r3, r0
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d001      	beq.n	8000506 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000502:	2301      	movs	r3, #1
 8000504:	e00e      	b.n	8000524 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	2b0f      	cmp	r3, #15
 800050a:	d80a      	bhi.n	8000522 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800050c:	2200      	movs	r2, #0
 800050e:	6879      	ldr	r1, [r7, #4]
 8000510:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000514:	f000 f8e7 	bl	80006e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000518:	4a06      	ldr	r2, [pc, #24]	; (8000534 <HAL_InitTick+0x5c>)
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800051e:	2300      	movs	r3, #0
 8000520:	e000      	b.n	8000524 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000522:	2301      	movs	r3, #1
}
 8000524:	4618      	mov	r0, r3
 8000526:	3708      	adds	r7, #8
 8000528:	46bd      	mov	sp, r7
 800052a:	bd80      	pop	{r7, pc}
 800052c:	20000004 	.word	0x20000004
 8000530:	2000000c 	.word	0x2000000c
 8000534:	20000008 	.word	0x20000008

08000538 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000538:	b480      	push	{r7}
 800053a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800053c:	4b05      	ldr	r3, [pc, #20]	; (8000554 <HAL_IncTick+0x1c>)
 800053e:	781b      	ldrb	r3, [r3, #0]
 8000540:	461a      	mov	r2, r3
 8000542:	4b05      	ldr	r3, [pc, #20]	; (8000558 <HAL_IncTick+0x20>)
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	4413      	add	r3, r2
 8000548:	4a03      	ldr	r2, [pc, #12]	; (8000558 <HAL_IncTick+0x20>)
 800054a:	6013      	str	r3, [r2, #0]
}
 800054c:	bf00      	nop
 800054e:	46bd      	mov	sp, r7
 8000550:	bc80      	pop	{r7}
 8000552:	4770      	bx	lr
 8000554:	2000000c 	.word	0x2000000c
 8000558:	20000030 	.word	0x20000030

0800055c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800055c:	b480      	push	{r7}
 800055e:	af00      	add	r7, sp, #0
  return uwTick;
 8000560:	4b02      	ldr	r3, [pc, #8]	; (800056c <HAL_GetTick+0x10>)
 8000562:	681b      	ldr	r3, [r3, #0]
}
 8000564:	4618      	mov	r0, r3
 8000566:	46bd      	mov	sp, r7
 8000568:	bc80      	pop	{r7}
 800056a:	4770      	bx	lr
 800056c:	20000030 	.word	0x20000030

08000570 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	f003 0307 	and.w	r3, r3, #7
 800057e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000580:	4b0c      	ldr	r3, [pc, #48]	; (80005b4 <__NVIC_SetPriorityGrouping+0x44>)
 8000582:	68db      	ldr	r3, [r3, #12]
 8000584:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000586:	68ba      	ldr	r2, [r7, #8]
 8000588:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800058c:	4013      	ands	r3, r2
 800058e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000594:	68bb      	ldr	r3, [r7, #8]
 8000596:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000598:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800059c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005a2:	4a04      	ldr	r2, [pc, #16]	; (80005b4 <__NVIC_SetPriorityGrouping+0x44>)
 80005a4:	68bb      	ldr	r3, [r7, #8]
 80005a6:	60d3      	str	r3, [r2, #12]
}
 80005a8:	bf00      	nop
 80005aa:	3714      	adds	r7, #20
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bc80      	pop	{r7}
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop
 80005b4:	e000ed00 	.word	0xe000ed00

080005b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005bc:	4b04      	ldr	r3, [pc, #16]	; (80005d0 <__NVIC_GetPriorityGrouping+0x18>)
 80005be:	68db      	ldr	r3, [r3, #12]
 80005c0:	0a1b      	lsrs	r3, r3, #8
 80005c2:	f003 0307 	and.w	r3, r3, #7
}
 80005c6:	4618      	mov	r0, r3
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bc80      	pop	{r7}
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop
 80005d0:	e000ed00 	.word	0xe000ed00

080005d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005d4:	b480      	push	{r7}
 80005d6:	b083      	sub	sp, #12
 80005d8:	af00      	add	r7, sp, #0
 80005da:	4603      	mov	r3, r0
 80005dc:	6039      	str	r1, [r7, #0]
 80005de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	db0a      	blt.n	80005fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005e8:	683b      	ldr	r3, [r7, #0]
 80005ea:	b2da      	uxtb	r2, r3
 80005ec:	490c      	ldr	r1, [pc, #48]	; (8000620 <__NVIC_SetPriority+0x4c>)
 80005ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005f2:	0112      	lsls	r2, r2, #4
 80005f4:	b2d2      	uxtb	r2, r2
 80005f6:	440b      	add	r3, r1
 80005f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005fc:	e00a      	b.n	8000614 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005fe:	683b      	ldr	r3, [r7, #0]
 8000600:	b2da      	uxtb	r2, r3
 8000602:	4908      	ldr	r1, [pc, #32]	; (8000624 <__NVIC_SetPriority+0x50>)
 8000604:	79fb      	ldrb	r3, [r7, #7]
 8000606:	f003 030f 	and.w	r3, r3, #15
 800060a:	3b04      	subs	r3, #4
 800060c:	0112      	lsls	r2, r2, #4
 800060e:	b2d2      	uxtb	r2, r2
 8000610:	440b      	add	r3, r1
 8000612:	761a      	strb	r2, [r3, #24]
}
 8000614:	bf00      	nop
 8000616:	370c      	adds	r7, #12
 8000618:	46bd      	mov	sp, r7
 800061a:	bc80      	pop	{r7}
 800061c:	4770      	bx	lr
 800061e:	bf00      	nop
 8000620:	e000e100 	.word	0xe000e100
 8000624:	e000ed00 	.word	0xe000ed00

08000628 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000628:	b480      	push	{r7}
 800062a:	b089      	sub	sp, #36	; 0x24
 800062c:	af00      	add	r7, sp, #0
 800062e:	60f8      	str	r0, [r7, #12]
 8000630:	60b9      	str	r1, [r7, #8]
 8000632:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000634:	68fb      	ldr	r3, [r7, #12]
 8000636:	f003 0307 	and.w	r3, r3, #7
 800063a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800063c:	69fb      	ldr	r3, [r7, #28]
 800063e:	f1c3 0307 	rsb	r3, r3, #7
 8000642:	2b04      	cmp	r3, #4
 8000644:	bf28      	it	cs
 8000646:	2304      	movcs	r3, #4
 8000648:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800064a:	69fb      	ldr	r3, [r7, #28]
 800064c:	3304      	adds	r3, #4
 800064e:	2b06      	cmp	r3, #6
 8000650:	d902      	bls.n	8000658 <NVIC_EncodePriority+0x30>
 8000652:	69fb      	ldr	r3, [r7, #28]
 8000654:	3b03      	subs	r3, #3
 8000656:	e000      	b.n	800065a <NVIC_EncodePriority+0x32>
 8000658:	2300      	movs	r3, #0
 800065a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800065c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000660:	69bb      	ldr	r3, [r7, #24]
 8000662:	fa02 f303 	lsl.w	r3, r2, r3
 8000666:	43da      	mvns	r2, r3
 8000668:	68bb      	ldr	r3, [r7, #8]
 800066a:	401a      	ands	r2, r3
 800066c:	697b      	ldr	r3, [r7, #20]
 800066e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000670:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000674:	697b      	ldr	r3, [r7, #20]
 8000676:	fa01 f303 	lsl.w	r3, r1, r3
 800067a:	43d9      	mvns	r1, r3
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000680:	4313      	orrs	r3, r2
         );
}
 8000682:	4618      	mov	r0, r3
 8000684:	3724      	adds	r7, #36	; 0x24
 8000686:	46bd      	mov	sp, r7
 8000688:	bc80      	pop	{r7}
 800068a:	4770      	bx	lr

0800068c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b082      	sub	sp, #8
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	3b01      	subs	r3, #1
 8000698:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800069c:	d301      	bcc.n	80006a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800069e:	2301      	movs	r3, #1
 80006a0:	e00f      	b.n	80006c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006a2:	4a0a      	ldr	r2, [pc, #40]	; (80006cc <SysTick_Config+0x40>)
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	3b01      	subs	r3, #1
 80006a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006aa:	210f      	movs	r1, #15
 80006ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80006b0:	f7ff ff90 	bl	80005d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006b4:	4b05      	ldr	r3, [pc, #20]	; (80006cc <SysTick_Config+0x40>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006ba:	4b04      	ldr	r3, [pc, #16]	; (80006cc <SysTick_Config+0x40>)
 80006bc:	2207      	movs	r2, #7
 80006be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006c0:	2300      	movs	r3, #0
}
 80006c2:	4618      	mov	r0, r3
 80006c4:	3708      	adds	r7, #8
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	e000e010 	.word	0xe000e010

080006d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006d8:	6878      	ldr	r0, [r7, #4]
 80006da:	f7ff ff49 	bl	8000570 <__NVIC_SetPriorityGrouping>
}
 80006de:	bf00      	nop
 80006e0:	3708      	adds	r7, #8
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}

080006e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80006e6:	b580      	push	{r7, lr}
 80006e8:	b086      	sub	sp, #24
 80006ea:	af00      	add	r7, sp, #0
 80006ec:	4603      	mov	r3, r0
 80006ee:	60b9      	str	r1, [r7, #8]
 80006f0:	607a      	str	r2, [r7, #4]
 80006f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80006f4:	2300      	movs	r3, #0
 80006f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80006f8:	f7ff ff5e 	bl	80005b8 <__NVIC_GetPriorityGrouping>
 80006fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006fe:	687a      	ldr	r2, [r7, #4]
 8000700:	68b9      	ldr	r1, [r7, #8]
 8000702:	6978      	ldr	r0, [r7, #20]
 8000704:	f7ff ff90 	bl	8000628 <NVIC_EncodePriority>
 8000708:	4602      	mov	r2, r0
 800070a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800070e:	4611      	mov	r1, r2
 8000710:	4618      	mov	r0, r3
 8000712:	f7ff ff5f 	bl	80005d4 <__NVIC_SetPriority>
}
 8000716:	bf00      	nop
 8000718:	3718      	adds	r7, #24
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}

0800071e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800071e:	b580      	push	{r7, lr}
 8000720:	b082      	sub	sp, #8
 8000722:	af00      	add	r7, sp, #0
 8000724:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000726:	6878      	ldr	r0, [r7, #4]
 8000728:	f7ff ffb0 	bl	800068c <SysTick_Config>
 800072c:	4603      	mov	r3, r0
}
 800072e:	4618      	mov	r0, r3
 8000730:	3708      	adds	r7, #8
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
	...

08000738 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8000738:	b5f0      	push	{r4, r5, r6, r7, lr}
 800073a:	b087      	sub	sp, #28
 800073c:	af00      	add	r7, sp, #0
 800073e:	60f8      	str	r0, [r7, #12]
 8000740:	60b9      	str	r1, [r7, #8]
 8000742:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8000746:	2301      	movs	r3, #1
 8000748:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 800074a:	2300      	movs	r3, #0
 800074c:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 800074e:	2300      	movs	r3, #0
 8000750:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000752:	4b2f      	ldr	r3, [pc, #188]	; (8000810 <HAL_FLASH_Program+0xd8>)
 8000754:	7e1b      	ldrb	r3, [r3, #24]
 8000756:	2b01      	cmp	r3, #1
 8000758:	d101      	bne.n	800075e <HAL_FLASH_Program+0x26>
 800075a:	2302      	movs	r3, #2
 800075c:	e054      	b.n	8000808 <HAL_FLASH_Program+0xd0>
 800075e:	4b2c      	ldr	r3, [pc, #176]	; (8000810 <HAL_FLASH_Program+0xd8>)
 8000760:	2201      	movs	r2, #1
 8000762:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000764:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000768:	f000 f8d4 	bl	8000914 <FLASH_WaitForLastOperation>
 800076c:	4603      	mov	r3, r0
 800076e:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8000770:	7dfb      	ldrb	r3, [r7, #23]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d144      	bne.n	8000800 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	2b01      	cmp	r3, #1
 800077a:	d102      	bne.n	8000782 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 800077c:	2301      	movs	r3, #1
 800077e:	757b      	strb	r3, [r7, #21]
 8000780:	e007      	b.n	8000792 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	2b02      	cmp	r3, #2
 8000786:	d102      	bne.n	800078e <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8000788:	2302      	movs	r3, #2
 800078a:	757b      	strb	r3, [r7, #21]
 800078c:	e001      	b.n	8000792 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 800078e:	2304      	movs	r3, #4
 8000790:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8000792:	2300      	movs	r3, #0
 8000794:	75bb      	strb	r3, [r7, #22]
 8000796:	e02d      	b.n	80007f4 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8000798:	7dbb      	ldrb	r3, [r7, #22]
 800079a:	005a      	lsls	r2, r3, #1
 800079c:	68bb      	ldr	r3, [r7, #8]
 800079e:	eb02 0c03 	add.w	ip, r2, r3
 80007a2:	7dbb      	ldrb	r3, [r7, #22]
 80007a4:	0119      	lsls	r1, r3, #4
 80007a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80007aa:	f1c1 0620 	rsb	r6, r1, #32
 80007ae:	f1a1 0020 	sub.w	r0, r1, #32
 80007b2:	fa22 f401 	lsr.w	r4, r2, r1
 80007b6:	fa03 f606 	lsl.w	r6, r3, r6
 80007ba:	4334      	orrs	r4, r6
 80007bc:	fa23 f000 	lsr.w	r0, r3, r0
 80007c0:	4304      	orrs	r4, r0
 80007c2:	fa23 f501 	lsr.w	r5, r3, r1
 80007c6:	b2a3      	uxth	r3, r4
 80007c8:	4619      	mov	r1, r3
 80007ca:	4660      	mov	r0, ip
 80007cc:	f000 f886 	bl	80008dc <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80007d0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80007d4:	f000 f89e 	bl	8000914 <FLASH_WaitForLastOperation>
 80007d8:	4603      	mov	r3, r0
 80007da:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80007dc:	4b0d      	ldr	r3, [pc, #52]	; (8000814 <HAL_FLASH_Program+0xdc>)
 80007de:	691b      	ldr	r3, [r3, #16]
 80007e0:	4a0c      	ldr	r2, [pc, #48]	; (8000814 <HAL_FLASH_Program+0xdc>)
 80007e2:	f023 0301 	bic.w	r3, r3, #1
 80007e6:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 80007e8:	7dfb      	ldrb	r3, [r7, #23]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d107      	bne.n	80007fe <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 80007ee:	7dbb      	ldrb	r3, [r7, #22]
 80007f0:	3301      	adds	r3, #1
 80007f2:	75bb      	strb	r3, [r7, #22]
 80007f4:	7dba      	ldrb	r2, [r7, #22]
 80007f6:	7d7b      	ldrb	r3, [r7, #21]
 80007f8:	429a      	cmp	r2, r3
 80007fa:	d3cd      	bcc.n	8000798 <HAL_FLASH_Program+0x60>
 80007fc:	e000      	b.n	8000800 <HAL_FLASH_Program+0xc8>
      {
        break;
 80007fe:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000800:	4b03      	ldr	r3, [pc, #12]	; (8000810 <HAL_FLASH_Program+0xd8>)
 8000802:	2200      	movs	r2, #0
 8000804:	761a      	strb	r2, [r3, #24]

  return status;
 8000806:	7dfb      	ldrb	r3, [r7, #23]
}
 8000808:	4618      	mov	r0, r3
 800080a:	371c      	adds	r7, #28
 800080c:	46bd      	mov	sp, r7
 800080e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000810:	20000038 	.word	0x20000038
 8000814:	40022000 	.word	0x40022000

08000818 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8000818:	b480      	push	{r7}
 800081a:	b083      	sub	sp, #12
 800081c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800081e:	2300      	movs	r3, #0
 8000820:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000822:	4b0d      	ldr	r3, [pc, #52]	; (8000858 <HAL_FLASH_Unlock+0x40>)
 8000824:	691b      	ldr	r3, [r3, #16]
 8000826:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800082a:	2b00      	cmp	r3, #0
 800082c:	d00d      	beq.n	800084a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800082e:	4b0a      	ldr	r3, [pc, #40]	; (8000858 <HAL_FLASH_Unlock+0x40>)
 8000830:	4a0a      	ldr	r2, [pc, #40]	; (800085c <HAL_FLASH_Unlock+0x44>)
 8000832:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8000834:	4b08      	ldr	r3, [pc, #32]	; (8000858 <HAL_FLASH_Unlock+0x40>)
 8000836:	4a0a      	ldr	r2, [pc, #40]	; (8000860 <HAL_FLASH_Unlock+0x48>)
 8000838:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800083a:	4b07      	ldr	r3, [pc, #28]	; (8000858 <HAL_FLASH_Unlock+0x40>)
 800083c:	691b      	ldr	r3, [r3, #16]
 800083e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8000846:	2301      	movs	r3, #1
 8000848:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 800084a:	79fb      	ldrb	r3, [r7, #7]
}
 800084c:	4618      	mov	r0, r3
 800084e:	370c      	adds	r7, #12
 8000850:	46bd      	mov	sp, r7
 8000852:	bc80      	pop	{r7}
 8000854:	4770      	bx	lr
 8000856:	bf00      	nop
 8000858:	40022000 	.word	0x40022000
 800085c:	45670123 	.word	0x45670123
 8000860:	cdef89ab 	.word	0xcdef89ab

08000864 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8000868:	4b05      	ldr	r3, [pc, #20]	; (8000880 <HAL_FLASH_Lock+0x1c>)
 800086a:	691b      	ldr	r3, [r3, #16]
 800086c:	4a04      	ldr	r2, [pc, #16]	; (8000880 <HAL_FLASH_Lock+0x1c>)
 800086e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000872:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8000874:	2300      	movs	r3, #0
}
 8000876:	4618      	mov	r0, r3
 8000878:	46bd      	mov	sp, r7
 800087a:	bc80      	pop	{r7}
 800087c:	4770      	bx	lr
 800087e:	bf00      	nop
 8000880:	40022000 	.word	0x40022000

08000884 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0
  if (HAL_IS_BIT_CLR(FLASH->CR, FLASH_CR_OPTWRE))
 8000888:	4b09      	ldr	r3, [pc, #36]	; (80008b0 <HAL_FLASH_OB_Unlock+0x2c>)
 800088a:	691b      	ldr	r3, [r3, #16]
 800088c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000890:	2b00      	cmp	r3, #0
 8000892:	d107      	bne.n	80008a4 <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 8000894:	4b06      	ldr	r3, [pc, #24]	; (80008b0 <HAL_FLASH_OB_Unlock+0x2c>)
 8000896:	4a07      	ldr	r2, [pc, #28]	; (80008b4 <HAL_FLASH_OB_Unlock+0x30>)
 8000898:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 800089a:	4b05      	ldr	r3, [pc, #20]	; (80008b0 <HAL_FLASH_OB_Unlock+0x2c>)
 800089c:	4a06      	ldr	r2, [pc, #24]	; (80008b8 <HAL_FLASH_OB_Unlock+0x34>)
 800089e:	609a      	str	r2, [r3, #8]
  else
  {
    return HAL_ERROR;
  }  
  
  return HAL_OK;  
 80008a0:	2300      	movs	r3, #0
 80008a2:	e000      	b.n	80008a6 <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 80008a4:	2301      	movs	r3, #1
}
 80008a6:	4618      	mov	r0, r3
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bc80      	pop	{r7}
 80008ac:	4770      	bx	lr
 80008ae:	bf00      	nop
 80008b0:	40022000 	.word	0x40022000
 80008b4:	45670123 	.word	0x45670123
 80008b8:	cdef89ab 	.word	0xcdef89ab

080008bc <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Control Registers access.
  * @retval HAL Status 
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  /* Clear the OPTWRE Bit to lock the FLASH Option Byte Registers access */
  CLEAR_BIT(FLASH->CR, FLASH_CR_OPTWRE);
 80008c0:	4b05      	ldr	r3, [pc, #20]	; (80008d8 <HAL_FLASH_OB_Lock+0x1c>)
 80008c2:	691b      	ldr	r3, [r3, #16]
 80008c4:	4a04      	ldr	r2, [pc, #16]	; (80008d8 <HAL_FLASH_OB_Lock+0x1c>)
 80008c6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80008ca:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 80008cc:	2300      	movs	r3, #0
}
 80008ce:	4618      	mov	r0, r3
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bc80      	pop	{r7}
 80008d4:	4770      	bx	lr
 80008d6:	bf00      	nop
 80008d8:	40022000 	.word	0x40022000

080008dc <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80008dc:	b480      	push	{r7}
 80008de:	b083      	sub	sp, #12
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
 80008e4:	460b      	mov	r3, r1
 80008e6:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80008e8:	4b08      	ldr	r3, [pc, #32]	; (800090c <FLASH_Program_HalfWord+0x30>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80008ee:	4b08      	ldr	r3, [pc, #32]	; (8000910 <FLASH_Program_HalfWord+0x34>)
 80008f0:	691b      	ldr	r3, [r3, #16]
 80008f2:	4a07      	ldr	r2, [pc, #28]	; (8000910 <FLASH_Program_HalfWord+0x34>)
 80008f4:	f043 0301 	orr.w	r3, r3, #1
 80008f8:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	887a      	ldrh	r2, [r7, #2]
 80008fe:	801a      	strh	r2, [r3, #0]
}
 8000900:	bf00      	nop
 8000902:	370c      	adds	r7, #12
 8000904:	46bd      	mov	sp, r7
 8000906:	bc80      	pop	{r7}
 8000908:	4770      	bx	lr
 800090a:	bf00      	nop
 800090c:	20000038 	.word	0x20000038
 8000910:	40022000 	.word	0x40022000

08000914 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b084      	sub	sp, #16
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 800091c:	f7ff fe1e 	bl	800055c <HAL_GetTick>
 8000920:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000922:	e010      	b.n	8000946 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800092a:	d00c      	beq.n	8000946 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	2b00      	cmp	r3, #0
 8000930:	d007      	beq.n	8000942 <FLASH_WaitForLastOperation+0x2e>
 8000932:	f7ff fe13 	bl	800055c <HAL_GetTick>
 8000936:	4602      	mov	r2, r0
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	1ad3      	subs	r3, r2, r3
 800093c:	687a      	ldr	r2, [r7, #4]
 800093e:	429a      	cmp	r2, r3
 8000940:	d201      	bcs.n	8000946 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8000942:	2303      	movs	r3, #3
 8000944:	e025      	b.n	8000992 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000946:	4b15      	ldr	r3, [pc, #84]	; (800099c <FLASH_WaitForLastOperation+0x88>)
 8000948:	68db      	ldr	r3, [r3, #12]
 800094a:	f003 0301 	and.w	r3, r3, #1
 800094e:	2b00      	cmp	r3, #0
 8000950:	d1e8      	bne.n	8000924 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8000952:	4b12      	ldr	r3, [pc, #72]	; (800099c <FLASH_WaitForLastOperation+0x88>)
 8000954:	68db      	ldr	r3, [r3, #12]
 8000956:	f003 0320 	and.w	r3, r3, #32
 800095a:	2b00      	cmp	r3, #0
 800095c:	d002      	beq.n	8000964 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800095e:	4b0f      	ldr	r3, [pc, #60]	; (800099c <FLASH_WaitForLastOperation+0x88>)
 8000960:	2220      	movs	r2, #32
 8000962:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000964:	4b0d      	ldr	r3, [pc, #52]	; (800099c <FLASH_WaitForLastOperation+0x88>)
 8000966:	68db      	ldr	r3, [r3, #12]
 8000968:	f003 0310 	and.w	r3, r3, #16
 800096c:	2b00      	cmp	r3, #0
 800096e:	d10b      	bne.n	8000988 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8000970:	4b0a      	ldr	r3, [pc, #40]	; (800099c <FLASH_WaitForLastOperation+0x88>)
 8000972:	69db      	ldr	r3, [r3, #28]
 8000974:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000978:	2b00      	cmp	r3, #0
 800097a:	d105      	bne.n	8000988 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800097c:	4b07      	ldr	r3, [pc, #28]	; (800099c <FLASH_WaitForLastOperation+0x88>)
 800097e:	68db      	ldr	r3, [r3, #12]
 8000980:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8000984:	2b00      	cmp	r3, #0
 8000986:	d003      	beq.n	8000990 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8000988:	f000 f80a 	bl	80009a0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800098c:	2301      	movs	r3, #1
 800098e:	e000      	b.n	8000992 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8000990:	2300      	movs	r3, #0
}
 8000992:	4618      	mov	r0, r3
 8000994:	3710      	adds	r7, #16
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	40022000 	.word	0x40022000

080009a0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	b083      	sub	sp, #12
 80009a4:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 80009a6:	2300      	movs	r3, #0
 80009a8:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80009aa:	4b23      	ldr	r3, [pc, #140]	; (8000a38 <FLASH_SetErrorCode+0x98>)
 80009ac:	68db      	ldr	r3, [r3, #12]
 80009ae:	f003 0310 	and.w	r3, r3, #16
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d009      	beq.n	80009ca <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80009b6:	4b21      	ldr	r3, [pc, #132]	; (8000a3c <FLASH_SetErrorCode+0x9c>)
 80009b8:	69db      	ldr	r3, [r3, #28]
 80009ba:	f043 0302 	orr.w	r3, r3, #2
 80009be:	4a1f      	ldr	r2, [pc, #124]	; (8000a3c <FLASH_SetErrorCode+0x9c>)
 80009c0:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	f043 0310 	orr.w	r3, r3, #16
 80009c8:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80009ca:	4b1b      	ldr	r3, [pc, #108]	; (8000a38 <FLASH_SetErrorCode+0x98>)
 80009cc:	68db      	ldr	r3, [r3, #12]
 80009ce:	f003 0304 	and.w	r3, r3, #4
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d009      	beq.n	80009ea <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80009d6:	4b19      	ldr	r3, [pc, #100]	; (8000a3c <FLASH_SetErrorCode+0x9c>)
 80009d8:	69db      	ldr	r3, [r3, #28]
 80009da:	f043 0301 	orr.w	r3, r3, #1
 80009de:	4a17      	ldr	r2, [pc, #92]	; (8000a3c <FLASH_SetErrorCode+0x9c>)
 80009e0:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	f043 0304 	orr.w	r3, r3, #4
 80009e8:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80009ea:	4b13      	ldr	r3, [pc, #76]	; (8000a38 <FLASH_SetErrorCode+0x98>)
 80009ec:	69db      	ldr	r3, [r3, #28]
 80009ee:	f003 0301 	and.w	r3, r3, #1
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d00b      	beq.n	8000a0e <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80009f6:	4b11      	ldr	r3, [pc, #68]	; (8000a3c <FLASH_SetErrorCode+0x9c>)
 80009f8:	69db      	ldr	r3, [r3, #28]
 80009fa:	f043 0304 	orr.w	r3, r3, #4
 80009fe:	4a0f      	ldr	r2, [pc, #60]	; (8000a3c <FLASH_SetErrorCode+0x9c>)
 8000a00:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8000a02:	4b0d      	ldr	r3, [pc, #52]	; (8000a38 <FLASH_SetErrorCode+0x98>)
 8000a04:	69db      	ldr	r3, [r3, #28]
 8000a06:	4a0c      	ldr	r2, [pc, #48]	; (8000a38 <FLASH_SetErrorCode+0x98>)
 8000a08:	f023 0301 	bic.w	r3, r3, #1
 8000a0c:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	f240 1201 	movw	r2, #257	; 0x101
 8000a14:	4293      	cmp	r3, r2
 8000a16:	d106      	bne.n	8000a26 <FLASH_SetErrorCode+0x86>
 8000a18:	4b07      	ldr	r3, [pc, #28]	; (8000a38 <FLASH_SetErrorCode+0x98>)
 8000a1a:	69db      	ldr	r3, [r3, #28]
 8000a1c:	4a06      	ldr	r2, [pc, #24]	; (8000a38 <FLASH_SetErrorCode+0x98>)
 8000a1e:	f023 0301 	bic.w	r3, r3, #1
 8000a22:	61d3      	str	r3, [r2, #28]
}  
 8000a24:	e002      	b.n	8000a2c <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8000a26:	4a04      	ldr	r2, [pc, #16]	; (8000a38 <FLASH_SetErrorCode+0x98>)
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	60d3      	str	r3, [r2, #12]
}  
 8000a2c:	bf00      	nop
 8000a2e:	370c      	adds	r7, #12
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bc80      	pop	{r7}
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop
 8000a38:	40022000 	.word	0x40022000
 8000a3c:	20000038 	.word	0x20000038

08000a40 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b084      	sub	sp, #16
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
 8000a48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000a52:	4b2f      	ldr	r3, [pc, #188]	; (8000b10 <HAL_FLASHEx_Erase+0xd0>)
 8000a54:	7e1b      	ldrb	r3, [r3, #24]
 8000a56:	2b01      	cmp	r3, #1
 8000a58:	d101      	bne.n	8000a5e <HAL_FLASHEx_Erase+0x1e>
 8000a5a:	2302      	movs	r3, #2
 8000a5c:	e053      	b.n	8000b06 <HAL_FLASHEx_Erase+0xc6>
 8000a5e:	4b2c      	ldr	r3, [pc, #176]	; (8000b10 <HAL_FLASHEx_Erase+0xd0>)
 8000a60:	2201      	movs	r2, #1
 8000a62:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	2b02      	cmp	r3, #2
 8000a6a:	d116      	bne.n	8000a9a <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8000a6c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000a70:	f7ff ff50 	bl	8000914 <FLASH_WaitForLastOperation>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d141      	bne.n	8000afe <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8000a7a:	2001      	movs	r0, #1
 8000a7c:	f000 f84c 	bl	8000b18 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000a80:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000a84:	f7ff ff46 	bl	8000914 <FLASH_WaitForLastOperation>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8000a8c:	4b21      	ldr	r3, [pc, #132]	; (8000b14 <HAL_FLASHEx_Erase+0xd4>)
 8000a8e:	691b      	ldr	r3, [r3, #16]
 8000a90:	4a20      	ldr	r2, [pc, #128]	; (8000b14 <HAL_FLASHEx_Erase+0xd4>)
 8000a92:	f023 0304 	bic.w	r3, r3, #4
 8000a96:	6113      	str	r3, [r2, #16]
 8000a98:	e031      	b.n	8000afe <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8000a9a:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000a9e:	f7ff ff39 	bl	8000914 <FLASH_WaitForLastOperation>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d12a      	bne.n	8000afe <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000aae:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	689b      	ldr	r3, [r3, #8]
 8000ab4:	60bb      	str	r3, [r7, #8]
 8000ab6:	e019      	b.n	8000aec <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8000ab8:	68b8      	ldr	r0, [r7, #8]
 8000aba:	f000 f849 	bl	8000b50 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000abe:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000ac2:	f7ff ff27 	bl	8000914 <FLASH_WaitForLastOperation>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8000aca:	4b12      	ldr	r3, [pc, #72]	; (8000b14 <HAL_FLASHEx_Erase+0xd4>)
 8000acc:	691b      	ldr	r3, [r3, #16]
 8000ace:	4a11      	ldr	r2, [pc, #68]	; (8000b14 <HAL_FLASHEx_Erase+0xd4>)
 8000ad0:	f023 0302 	bic.w	r3, r3, #2
 8000ad4:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8000ad6:	7bfb      	ldrb	r3, [r7, #15]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d003      	beq.n	8000ae4 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	68ba      	ldr	r2, [r7, #8]
 8000ae0:	601a      	str	r2, [r3, #0]
            break;
 8000ae2:	e00c      	b.n	8000afe <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8000ae4:	68bb      	ldr	r3, [r7, #8]
 8000ae6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000aea:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	68db      	ldr	r3, [r3, #12]
 8000af0:	029a      	lsls	r2, r3, #10
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	689b      	ldr	r3, [r3, #8]
 8000af6:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8000af8:	68ba      	ldr	r2, [r7, #8]
 8000afa:	429a      	cmp	r2, r3
 8000afc:	d3dc      	bcc.n	8000ab8 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000afe:	4b04      	ldr	r3, [pc, #16]	; (8000b10 <HAL_FLASHEx_Erase+0xd0>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	761a      	strb	r2, [r3, #24]

  return status;
 8000b04:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b06:	4618      	mov	r0, r3
 8000b08:	3710      	adds	r7, #16
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	20000038 	.word	0x20000038
 8000b14:	40022000 	.word	0x40022000

08000b18 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b083      	sub	sp, #12
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000b20:	4b09      	ldr	r3, [pc, #36]	; (8000b48 <FLASH_MassErase+0x30>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8000b26:	4b09      	ldr	r3, [pc, #36]	; (8000b4c <FLASH_MassErase+0x34>)
 8000b28:	691b      	ldr	r3, [r3, #16]
 8000b2a:	4a08      	ldr	r2, [pc, #32]	; (8000b4c <FLASH_MassErase+0x34>)
 8000b2c:	f043 0304 	orr.w	r3, r3, #4
 8000b30:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8000b32:	4b06      	ldr	r3, [pc, #24]	; (8000b4c <FLASH_MassErase+0x34>)
 8000b34:	691b      	ldr	r3, [r3, #16]
 8000b36:	4a05      	ldr	r2, [pc, #20]	; (8000b4c <FLASH_MassErase+0x34>)
 8000b38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b3c:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8000b3e:	bf00      	nop
 8000b40:	370c      	adds	r7, #12
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bc80      	pop	{r7}
 8000b46:	4770      	bx	lr
 8000b48:	20000038 	.word	0x20000038
 8000b4c:	40022000 	.word	0x40022000

08000b50 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000b58:	4b0b      	ldr	r3, [pc, #44]	; (8000b88 <FLASH_PageErase+0x38>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8000b5e:	4b0b      	ldr	r3, [pc, #44]	; (8000b8c <FLASH_PageErase+0x3c>)
 8000b60:	691b      	ldr	r3, [r3, #16]
 8000b62:	4a0a      	ldr	r2, [pc, #40]	; (8000b8c <FLASH_PageErase+0x3c>)
 8000b64:	f043 0302 	orr.w	r3, r3, #2
 8000b68:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8000b6a:	4a08      	ldr	r2, [pc, #32]	; (8000b8c <FLASH_PageErase+0x3c>)
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8000b70:	4b06      	ldr	r3, [pc, #24]	; (8000b8c <FLASH_PageErase+0x3c>)
 8000b72:	691b      	ldr	r3, [r3, #16]
 8000b74:	4a05      	ldr	r2, [pc, #20]	; (8000b8c <FLASH_PageErase+0x3c>)
 8000b76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b7a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8000b7c:	bf00      	nop
 8000b7e:	370c      	adds	r7, #12
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bc80      	pop	{r7}
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop
 8000b88:	20000038 	.word	0x20000038
 8000b8c:	40022000 	.word	0x40022000

08000b90 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b08b      	sub	sp, #44	; 0x2c
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
 8000b98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ba2:	e127      	b.n	8000df4 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bac:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	69fa      	ldr	r2, [r7, #28]
 8000bb4:	4013      	ands	r3, r2
 8000bb6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000bb8:	69ba      	ldr	r2, [r7, #24]
 8000bba:	69fb      	ldr	r3, [r7, #28]
 8000bbc:	429a      	cmp	r2, r3
 8000bbe:	f040 8116 	bne.w	8000dee <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	685b      	ldr	r3, [r3, #4]
 8000bc6:	2b12      	cmp	r3, #18
 8000bc8:	d034      	beq.n	8000c34 <HAL_GPIO_Init+0xa4>
 8000bca:	2b12      	cmp	r3, #18
 8000bcc:	d80d      	bhi.n	8000bea <HAL_GPIO_Init+0x5a>
 8000bce:	2b02      	cmp	r3, #2
 8000bd0:	d02b      	beq.n	8000c2a <HAL_GPIO_Init+0x9a>
 8000bd2:	2b02      	cmp	r3, #2
 8000bd4:	d804      	bhi.n	8000be0 <HAL_GPIO_Init+0x50>
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d031      	beq.n	8000c3e <HAL_GPIO_Init+0xae>
 8000bda:	2b01      	cmp	r3, #1
 8000bdc:	d01c      	beq.n	8000c18 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000bde:	e048      	b.n	8000c72 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000be0:	2b03      	cmp	r3, #3
 8000be2:	d043      	beq.n	8000c6c <HAL_GPIO_Init+0xdc>
 8000be4:	2b11      	cmp	r3, #17
 8000be6:	d01b      	beq.n	8000c20 <HAL_GPIO_Init+0x90>
          break;
 8000be8:	e043      	b.n	8000c72 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000bea:	4a89      	ldr	r2, [pc, #548]	; (8000e10 <HAL_GPIO_Init+0x280>)
 8000bec:	4293      	cmp	r3, r2
 8000bee:	d026      	beq.n	8000c3e <HAL_GPIO_Init+0xae>
 8000bf0:	4a87      	ldr	r2, [pc, #540]	; (8000e10 <HAL_GPIO_Init+0x280>)
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d806      	bhi.n	8000c04 <HAL_GPIO_Init+0x74>
 8000bf6:	4a87      	ldr	r2, [pc, #540]	; (8000e14 <HAL_GPIO_Init+0x284>)
 8000bf8:	4293      	cmp	r3, r2
 8000bfa:	d020      	beq.n	8000c3e <HAL_GPIO_Init+0xae>
 8000bfc:	4a86      	ldr	r2, [pc, #536]	; (8000e18 <HAL_GPIO_Init+0x288>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	d01d      	beq.n	8000c3e <HAL_GPIO_Init+0xae>
          break;
 8000c02:	e036      	b.n	8000c72 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000c04:	4a85      	ldr	r2, [pc, #532]	; (8000e1c <HAL_GPIO_Init+0x28c>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d019      	beq.n	8000c3e <HAL_GPIO_Init+0xae>
 8000c0a:	4a85      	ldr	r2, [pc, #532]	; (8000e20 <HAL_GPIO_Init+0x290>)
 8000c0c:	4293      	cmp	r3, r2
 8000c0e:	d016      	beq.n	8000c3e <HAL_GPIO_Init+0xae>
 8000c10:	4a84      	ldr	r2, [pc, #528]	; (8000e24 <HAL_GPIO_Init+0x294>)
 8000c12:	4293      	cmp	r3, r2
 8000c14:	d013      	beq.n	8000c3e <HAL_GPIO_Init+0xae>
          break;
 8000c16:	e02c      	b.n	8000c72 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	68db      	ldr	r3, [r3, #12]
 8000c1c:	623b      	str	r3, [r7, #32]
          break;
 8000c1e:	e028      	b.n	8000c72 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	68db      	ldr	r3, [r3, #12]
 8000c24:	3304      	adds	r3, #4
 8000c26:	623b      	str	r3, [r7, #32]
          break;
 8000c28:	e023      	b.n	8000c72 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	68db      	ldr	r3, [r3, #12]
 8000c2e:	3308      	adds	r3, #8
 8000c30:	623b      	str	r3, [r7, #32]
          break;
 8000c32:	e01e      	b.n	8000c72 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	68db      	ldr	r3, [r3, #12]
 8000c38:	330c      	adds	r3, #12
 8000c3a:	623b      	str	r3, [r7, #32]
          break;
 8000c3c:	e019      	b.n	8000c72 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	689b      	ldr	r3, [r3, #8]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d102      	bne.n	8000c4c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000c46:	2304      	movs	r3, #4
 8000c48:	623b      	str	r3, [r7, #32]
          break;
 8000c4a:	e012      	b.n	8000c72 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	689b      	ldr	r3, [r3, #8]
 8000c50:	2b01      	cmp	r3, #1
 8000c52:	d105      	bne.n	8000c60 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c54:	2308      	movs	r3, #8
 8000c56:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	69fa      	ldr	r2, [r7, #28]
 8000c5c:	611a      	str	r2, [r3, #16]
          break;
 8000c5e:	e008      	b.n	8000c72 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c60:	2308      	movs	r3, #8
 8000c62:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	69fa      	ldr	r2, [r7, #28]
 8000c68:	615a      	str	r2, [r3, #20]
          break;
 8000c6a:	e002      	b.n	8000c72 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	623b      	str	r3, [r7, #32]
          break;
 8000c70:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000c72:	69bb      	ldr	r3, [r7, #24]
 8000c74:	2bff      	cmp	r3, #255	; 0xff
 8000c76:	d801      	bhi.n	8000c7c <HAL_GPIO_Init+0xec>
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	e001      	b.n	8000c80 <HAL_GPIO_Init+0xf0>
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	3304      	adds	r3, #4
 8000c80:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000c82:	69bb      	ldr	r3, [r7, #24]
 8000c84:	2bff      	cmp	r3, #255	; 0xff
 8000c86:	d802      	bhi.n	8000c8e <HAL_GPIO_Init+0xfe>
 8000c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c8a:	009b      	lsls	r3, r3, #2
 8000c8c:	e002      	b.n	8000c94 <HAL_GPIO_Init+0x104>
 8000c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c90:	3b08      	subs	r3, #8
 8000c92:	009b      	lsls	r3, r3, #2
 8000c94:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000c96:	697b      	ldr	r3, [r7, #20]
 8000c98:	681a      	ldr	r2, [r3, #0]
 8000c9a:	210f      	movs	r1, #15
 8000c9c:	693b      	ldr	r3, [r7, #16]
 8000c9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000ca2:	43db      	mvns	r3, r3
 8000ca4:	401a      	ands	r2, r3
 8000ca6:	6a39      	ldr	r1, [r7, #32]
 8000ca8:	693b      	ldr	r3, [r7, #16]
 8000caa:	fa01 f303 	lsl.w	r3, r1, r3
 8000cae:	431a      	orrs	r2, r3
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	685b      	ldr	r3, [r3, #4]
 8000cb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	f000 8096 	beq.w	8000dee <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000cc2:	4b59      	ldr	r3, [pc, #356]	; (8000e28 <HAL_GPIO_Init+0x298>)
 8000cc4:	699b      	ldr	r3, [r3, #24]
 8000cc6:	4a58      	ldr	r2, [pc, #352]	; (8000e28 <HAL_GPIO_Init+0x298>)
 8000cc8:	f043 0301 	orr.w	r3, r3, #1
 8000ccc:	6193      	str	r3, [r2, #24]
 8000cce:	4b56      	ldr	r3, [pc, #344]	; (8000e28 <HAL_GPIO_Init+0x298>)
 8000cd0:	699b      	ldr	r3, [r3, #24]
 8000cd2:	f003 0301 	and.w	r3, r3, #1
 8000cd6:	60bb      	str	r3, [r7, #8]
 8000cd8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000cda:	4a54      	ldr	r2, [pc, #336]	; (8000e2c <HAL_GPIO_Init+0x29c>)
 8000cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cde:	089b      	lsrs	r3, r3, #2
 8000ce0:	3302      	adds	r3, #2
 8000ce2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ce6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cea:	f003 0303 	and.w	r3, r3, #3
 8000cee:	009b      	lsls	r3, r3, #2
 8000cf0:	220f      	movs	r2, #15
 8000cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf6:	43db      	mvns	r3, r3
 8000cf8:	68fa      	ldr	r2, [r7, #12]
 8000cfa:	4013      	ands	r3, r2
 8000cfc:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	4a4b      	ldr	r2, [pc, #300]	; (8000e30 <HAL_GPIO_Init+0x2a0>)
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d013      	beq.n	8000d2e <HAL_GPIO_Init+0x19e>
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	4a4a      	ldr	r2, [pc, #296]	; (8000e34 <HAL_GPIO_Init+0x2a4>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d00d      	beq.n	8000d2a <HAL_GPIO_Init+0x19a>
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	4a49      	ldr	r2, [pc, #292]	; (8000e38 <HAL_GPIO_Init+0x2a8>)
 8000d12:	4293      	cmp	r3, r2
 8000d14:	d007      	beq.n	8000d26 <HAL_GPIO_Init+0x196>
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	4a48      	ldr	r2, [pc, #288]	; (8000e3c <HAL_GPIO_Init+0x2ac>)
 8000d1a:	4293      	cmp	r3, r2
 8000d1c:	d101      	bne.n	8000d22 <HAL_GPIO_Init+0x192>
 8000d1e:	2303      	movs	r3, #3
 8000d20:	e006      	b.n	8000d30 <HAL_GPIO_Init+0x1a0>
 8000d22:	2304      	movs	r3, #4
 8000d24:	e004      	b.n	8000d30 <HAL_GPIO_Init+0x1a0>
 8000d26:	2302      	movs	r3, #2
 8000d28:	e002      	b.n	8000d30 <HAL_GPIO_Init+0x1a0>
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	e000      	b.n	8000d30 <HAL_GPIO_Init+0x1a0>
 8000d2e:	2300      	movs	r3, #0
 8000d30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d32:	f002 0203 	and.w	r2, r2, #3
 8000d36:	0092      	lsls	r2, r2, #2
 8000d38:	4093      	lsls	r3, r2
 8000d3a:	68fa      	ldr	r2, [r7, #12]
 8000d3c:	4313      	orrs	r3, r2
 8000d3e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000d40:	493a      	ldr	r1, [pc, #232]	; (8000e2c <HAL_GPIO_Init+0x29c>)
 8000d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d44:	089b      	lsrs	r3, r3, #2
 8000d46:	3302      	adds	r3, #2
 8000d48:	68fa      	ldr	r2, [r7, #12]
 8000d4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	685b      	ldr	r3, [r3, #4]
 8000d52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d006      	beq.n	8000d68 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000d5a:	4b39      	ldr	r3, [pc, #228]	; (8000e40 <HAL_GPIO_Init+0x2b0>)
 8000d5c:	681a      	ldr	r2, [r3, #0]
 8000d5e:	4938      	ldr	r1, [pc, #224]	; (8000e40 <HAL_GPIO_Init+0x2b0>)
 8000d60:	69bb      	ldr	r3, [r7, #24]
 8000d62:	4313      	orrs	r3, r2
 8000d64:	600b      	str	r3, [r1, #0]
 8000d66:	e006      	b.n	8000d76 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000d68:	4b35      	ldr	r3, [pc, #212]	; (8000e40 <HAL_GPIO_Init+0x2b0>)
 8000d6a:	681a      	ldr	r2, [r3, #0]
 8000d6c:	69bb      	ldr	r3, [r7, #24]
 8000d6e:	43db      	mvns	r3, r3
 8000d70:	4933      	ldr	r1, [pc, #204]	; (8000e40 <HAL_GPIO_Init+0x2b0>)
 8000d72:	4013      	ands	r3, r2
 8000d74:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d006      	beq.n	8000d90 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000d82:	4b2f      	ldr	r3, [pc, #188]	; (8000e40 <HAL_GPIO_Init+0x2b0>)
 8000d84:	685a      	ldr	r2, [r3, #4]
 8000d86:	492e      	ldr	r1, [pc, #184]	; (8000e40 <HAL_GPIO_Init+0x2b0>)
 8000d88:	69bb      	ldr	r3, [r7, #24]
 8000d8a:	4313      	orrs	r3, r2
 8000d8c:	604b      	str	r3, [r1, #4]
 8000d8e:	e006      	b.n	8000d9e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000d90:	4b2b      	ldr	r3, [pc, #172]	; (8000e40 <HAL_GPIO_Init+0x2b0>)
 8000d92:	685a      	ldr	r2, [r3, #4]
 8000d94:	69bb      	ldr	r3, [r7, #24]
 8000d96:	43db      	mvns	r3, r3
 8000d98:	4929      	ldr	r1, [pc, #164]	; (8000e40 <HAL_GPIO_Init+0x2b0>)
 8000d9a:	4013      	ands	r3, r2
 8000d9c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	685b      	ldr	r3, [r3, #4]
 8000da2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d006      	beq.n	8000db8 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000daa:	4b25      	ldr	r3, [pc, #148]	; (8000e40 <HAL_GPIO_Init+0x2b0>)
 8000dac:	689a      	ldr	r2, [r3, #8]
 8000dae:	4924      	ldr	r1, [pc, #144]	; (8000e40 <HAL_GPIO_Init+0x2b0>)
 8000db0:	69bb      	ldr	r3, [r7, #24]
 8000db2:	4313      	orrs	r3, r2
 8000db4:	608b      	str	r3, [r1, #8]
 8000db6:	e006      	b.n	8000dc6 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000db8:	4b21      	ldr	r3, [pc, #132]	; (8000e40 <HAL_GPIO_Init+0x2b0>)
 8000dba:	689a      	ldr	r2, [r3, #8]
 8000dbc:	69bb      	ldr	r3, [r7, #24]
 8000dbe:	43db      	mvns	r3, r3
 8000dc0:	491f      	ldr	r1, [pc, #124]	; (8000e40 <HAL_GPIO_Init+0x2b0>)
 8000dc2:	4013      	ands	r3, r2
 8000dc4:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	685b      	ldr	r3, [r3, #4]
 8000dca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d006      	beq.n	8000de0 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000dd2:	4b1b      	ldr	r3, [pc, #108]	; (8000e40 <HAL_GPIO_Init+0x2b0>)
 8000dd4:	68da      	ldr	r2, [r3, #12]
 8000dd6:	491a      	ldr	r1, [pc, #104]	; (8000e40 <HAL_GPIO_Init+0x2b0>)
 8000dd8:	69bb      	ldr	r3, [r7, #24]
 8000dda:	4313      	orrs	r3, r2
 8000ddc:	60cb      	str	r3, [r1, #12]
 8000dde:	e006      	b.n	8000dee <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000de0:	4b17      	ldr	r3, [pc, #92]	; (8000e40 <HAL_GPIO_Init+0x2b0>)
 8000de2:	68da      	ldr	r2, [r3, #12]
 8000de4:	69bb      	ldr	r3, [r7, #24]
 8000de6:	43db      	mvns	r3, r3
 8000de8:	4915      	ldr	r1, [pc, #84]	; (8000e40 <HAL_GPIO_Init+0x2b0>)
 8000dea:	4013      	ands	r3, r2
 8000dec:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000df0:	3301      	adds	r3, #1
 8000df2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	681a      	ldr	r2, [r3, #0]
 8000df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dfa:	fa22 f303 	lsr.w	r3, r2, r3
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	f47f aed0 	bne.w	8000ba4 <HAL_GPIO_Init+0x14>
  }
}
 8000e04:	bf00      	nop
 8000e06:	372c      	adds	r7, #44	; 0x2c
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bc80      	pop	{r7}
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop
 8000e10:	10210000 	.word	0x10210000
 8000e14:	10110000 	.word	0x10110000
 8000e18:	10120000 	.word	0x10120000
 8000e1c:	10310000 	.word	0x10310000
 8000e20:	10320000 	.word	0x10320000
 8000e24:	10220000 	.word	0x10220000
 8000e28:	40021000 	.word	0x40021000
 8000e2c:	40010000 	.word	0x40010000
 8000e30:	40010800 	.word	0x40010800
 8000e34:	40010c00 	.word	0x40010c00
 8000e38:	40011000 	.word	0x40011000
 8000e3c:	40011400 	.word	0x40011400
 8000e40:	40010400 	.word	0x40010400

08000e44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b083      	sub	sp, #12
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
 8000e4c:	460b      	mov	r3, r1
 8000e4e:	807b      	strh	r3, [r7, #2]
 8000e50:	4613      	mov	r3, r2
 8000e52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e54:	787b      	ldrb	r3, [r7, #1]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d003      	beq.n	8000e62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000e5a:	887a      	ldrh	r2, [r7, #2]
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000e60:	e003      	b.n	8000e6a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000e62:	887b      	ldrh	r3, [r7, #2]
 8000e64:	041a      	lsls	r2, r3, #16
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	611a      	str	r2, [r3, #16]
}
 8000e6a:	bf00      	nop
 8000e6c:	370c      	adds	r7, #12
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bc80      	pop	{r7}
 8000e72:	4770      	bx	lr

08000e74 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b086      	sub	sp, #24
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d101      	bne.n	8000e86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e82:	2301      	movs	r3, #1
 8000e84:	e26c      	b.n	8001360 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	f003 0301 	and.w	r3, r3, #1
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	f000 8087 	beq.w	8000fa2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e94:	4b92      	ldr	r3, [pc, #584]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	f003 030c 	and.w	r3, r3, #12
 8000e9c:	2b04      	cmp	r3, #4
 8000e9e:	d00c      	beq.n	8000eba <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ea0:	4b8f      	ldr	r3, [pc, #572]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	f003 030c 	and.w	r3, r3, #12
 8000ea8:	2b08      	cmp	r3, #8
 8000eaa:	d112      	bne.n	8000ed2 <HAL_RCC_OscConfig+0x5e>
 8000eac:	4b8c      	ldr	r3, [pc, #560]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8000eae:	685b      	ldr	r3, [r3, #4]
 8000eb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000eb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000eb8:	d10b      	bne.n	8000ed2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000eba:	4b89      	ldr	r3, [pc, #548]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d06c      	beq.n	8000fa0 <HAL_RCC_OscConfig+0x12c>
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d168      	bne.n	8000fa0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	e246      	b.n	8001360 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	685b      	ldr	r3, [r3, #4]
 8000ed6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000eda:	d106      	bne.n	8000eea <HAL_RCC_OscConfig+0x76>
 8000edc:	4b80      	ldr	r3, [pc, #512]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a7f      	ldr	r2, [pc, #508]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8000ee2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ee6:	6013      	str	r3, [r2, #0]
 8000ee8:	e02e      	b.n	8000f48 <HAL_RCC_OscConfig+0xd4>
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d10c      	bne.n	8000f0c <HAL_RCC_OscConfig+0x98>
 8000ef2:	4b7b      	ldr	r3, [pc, #492]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	4a7a      	ldr	r2, [pc, #488]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8000ef8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000efc:	6013      	str	r3, [r2, #0]
 8000efe:	4b78      	ldr	r3, [pc, #480]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	4a77      	ldr	r2, [pc, #476]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8000f04:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f08:	6013      	str	r3, [r2, #0]
 8000f0a:	e01d      	b.n	8000f48 <HAL_RCC_OscConfig+0xd4>
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	685b      	ldr	r3, [r3, #4]
 8000f10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f14:	d10c      	bne.n	8000f30 <HAL_RCC_OscConfig+0xbc>
 8000f16:	4b72      	ldr	r3, [pc, #456]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4a71      	ldr	r2, [pc, #452]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8000f1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f20:	6013      	str	r3, [r2, #0]
 8000f22:	4b6f      	ldr	r3, [pc, #444]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4a6e      	ldr	r2, [pc, #440]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8000f28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f2c:	6013      	str	r3, [r2, #0]
 8000f2e:	e00b      	b.n	8000f48 <HAL_RCC_OscConfig+0xd4>
 8000f30:	4b6b      	ldr	r3, [pc, #428]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a6a      	ldr	r2, [pc, #424]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8000f36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f3a:	6013      	str	r3, [r2, #0]
 8000f3c:	4b68      	ldr	r3, [pc, #416]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a67      	ldr	r2, [pc, #412]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8000f42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f46:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d013      	beq.n	8000f78 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f50:	f7ff fb04 	bl	800055c <HAL_GetTick>
 8000f54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f56:	e008      	b.n	8000f6a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f58:	f7ff fb00 	bl	800055c <HAL_GetTick>
 8000f5c:	4602      	mov	r2, r0
 8000f5e:	693b      	ldr	r3, [r7, #16]
 8000f60:	1ad3      	subs	r3, r2, r3
 8000f62:	2b64      	cmp	r3, #100	; 0x64
 8000f64:	d901      	bls.n	8000f6a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000f66:	2303      	movs	r3, #3
 8000f68:	e1fa      	b.n	8001360 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f6a:	4b5d      	ldr	r3, [pc, #372]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d0f0      	beq.n	8000f58 <HAL_RCC_OscConfig+0xe4>
 8000f76:	e014      	b.n	8000fa2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f78:	f7ff faf0 	bl	800055c <HAL_GetTick>
 8000f7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f7e:	e008      	b.n	8000f92 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f80:	f7ff faec 	bl	800055c <HAL_GetTick>
 8000f84:	4602      	mov	r2, r0
 8000f86:	693b      	ldr	r3, [r7, #16]
 8000f88:	1ad3      	subs	r3, r2, r3
 8000f8a:	2b64      	cmp	r3, #100	; 0x64
 8000f8c:	d901      	bls.n	8000f92 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000f8e:	2303      	movs	r3, #3
 8000f90:	e1e6      	b.n	8001360 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f92:	4b53      	ldr	r3, [pc, #332]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d1f0      	bne.n	8000f80 <HAL_RCC_OscConfig+0x10c>
 8000f9e:	e000      	b.n	8000fa2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fa0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f003 0302 	and.w	r3, r3, #2
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d063      	beq.n	8001076 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000fae:	4b4c      	ldr	r3, [pc, #304]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	f003 030c 	and.w	r3, r3, #12
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d00b      	beq.n	8000fd2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000fba:	4b49      	ldr	r3, [pc, #292]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8000fbc:	685b      	ldr	r3, [r3, #4]
 8000fbe:	f003 030c 	and.w	r3, r3, #12
 8000fc2:	2b08      	cmp	r3, #8
 8000fc4:	d11c      	bne.n	8001000 <HAL_RCC_OscConfig+0x18c>
 8000fc6:	4b46      	ldr	r3, [pc, #280]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d116      	bne.n	8001000 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fd2:	4b43      	ldr	r3, [pc, #268]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f003 0302 	and.w	r3, r3, #2
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d005      	beq.n	8000fea <HAL_RCC_OscConfig+0x176>
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	691b      	ldr	r3, [r3, #16]
 8000fe2:	2b01      	cmp	r3, #1
 8000fe4:	d001      	beq.n	8000fea <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	e1ba      	b.n	8001360 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fea:	4b3d      	ldr	r3, [pc, #244]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	695b      	ldr	r3, [r3, #20]
 8000ff6:	00db      	lsls	r3, r3, #3
 8000ff8:	4939      	ldr	r1, [pc, #228]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ffe:	e03a      	b.n	8001076 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	691b      	ldr	r3, [r3, #16]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d020      	beq.n	800104a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001008:	4b36      	ldr	r3, [pc, #216]	; (80010e4 <HAL_RCC_OscConfig+0x270>)
 800100a:	2201      	movs	r2, #1
 800100c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800100e:	f7ff faa5 	bl	800055c <HAL_GetTick>
 8001012:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001014:	e008      	b.n	8001028 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001016:	f7ff faa1 	bl	800055c <HAL_GetTick>
 800101a:	4602      	mov	r2, r0
 800101c:	693b      	ldr	r3, [r7, #16]
 800101e:	1ad3      	subs	r3, r2, r3
 8001020:	2b02      	cmp	r3, #2
 8001022:	d901      	bls.n	8001028 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001024:	2303      	movs	r3, #3
 8001026:	e19b      	b.n	8001360 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001028:	4b2d      	ldr	r3, [pc, #180]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f003 0302 	and.w	r3, r3, #2
 8001030:	2b00      	cmp	r3, #0
 8001032:	d0f0      	beq.n	8001016 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001034:	4b2a      	ldr	r3, [pc, #168]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	695b      	ldr	r3, [r3, #20]
 8001040:	00db      	lsls	r3, r3, #3
 8001042:	4927      	ldr	r1, [pc, #156]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 8001044:	4313      	orrs	r3, r2
 8001046:	600b      	str	r3, [r1, #0]
 8001048:	e015      	b.n	8001076 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800104a:	4b26      	ldr	r3, [pc, #152]	; (80010e4 <HAL_RCC_OscConfig+0x270>)
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001050:	f7ff fa84 	bl	800055c <HAL_GetTick>
 8001054:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001056:	e008      	b.n	800106a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001058:	f7ff fa80 	bl	800055c <HAL_GetTick>
 800105c:	4602      	mov	r2, r0
 800105e:	693b      	ldr	r3, [r7, #16]
 8001060:	1ad3      	subs	r3, r2, r3
 8001062:	2b02      	cmp	r3, #2
 8001064:	d901      	bls.n	800106a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001066:	2303      	movs	r3, #3
 8001068:	e17a      	b.n	8001360 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800106a:	4b1d      	ldr	r3, [pc, #116]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f003 0302 	and.w	r3, r3, #2
 8001072:	2b00      	cmp	r3, #0
 8001074:	d1f0      	bne.n	8001058 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f003 0308 	and.w	r3, r3, #8
 800107e:	2b00      	cmp	r3, #0
 8001080:	d03a      	beq.n	80010f8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	699b      	ldr	r3, [r3, #24]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d019      	beq.n	80010be <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800108a:	4b17      	ldr	r3, [pc, #92]	; (80010e8 <HAL_RCC_OscConfig+0x274>)
 800108c:	2201      	movs	r2, #1
 800108e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001090:	f7ff fa64 	bl	800055c <HAL_GetTick>
 8001094:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001096:	e008      	b.n	80010aa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001098:	f7ff fa60 	bl	800055c <HAL_GetTick>
 800109c:	4602      	mov	r2, r0
 800109e:	693b      	ldr	r3, [r7, #16]
 80010a0:	1ad3      	subs	r3, r2, r3
 80010a2:	2b02      	cmp	r3, #2
 80010a4:	d901      	bls.n	80010aa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80010a6:	2303      	movs	r3, #3
 80010a8:	e15a      	b.n	8001360 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010aa:	4b0d      	ldr	r3, [pc, #52]	; (80010e0 <HAL_RCC_OscConfig+0x26c>)
 80010ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010ae:	f003 0302 	and.w	r3, r3, #2
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d0f0      	beq.n	8001098 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80010b6:	2001      	movs	r0, #1
 80010b8:	f000 faa8 	bl	800160c <RCC_Delay>
 80010bc:	e01c      	b.n	80010f8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80010be:	4b0a      	ldr	r3, [pc, #40]	; (80010e8 <HAL_RCC_OscConfig+0x274>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010c4:	f7ff fa4a 	bl	800055c <HAL_GetTick>
 80010c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010ca:	e00f      	b.n	80010ec <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010cc:	f7ff fa46 	bl	800055c <HAL_GetTick>
 80010d0:	4602      	mov	r2, r0
 80010d2:	693b      	ldr	r3, [r7, #16]
 80010d4:	1ad3      	subs	r3, r2, r3
 80010d6:	2b02      	cmp	r3, #2
 80010d8:	d908      	bls.n	80010ec <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80010da:	2303      	movs	r3, #3
 80010dc:	e140      	b.n	8001360 <HAL_RCC_OscConfig+0x4ec>
 80010de:	bf00      	nop
 80010e0:	40021000 	.word	0x40021000
 80010e4:	42420000 	.word	0x42420000
 80010e8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010ec:	4b9e      	ldr	r3, [pc, #632]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 80010ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010f0:	f003 0302 	and.w	r3, r3, #2
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d1e9      	bne.n	80010cc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f003 0304 	and.w	r3, r3, #4
 8001100:	2b00      	cmp	r3, #0
 8001102:	f000 80a6 	beq.w	8001252 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001106:	2300      	movs	r3, #0
 8001108:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800110a:	4b97      	ldr	r3, [pc, #604]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 800110c:	69db      	ldr	r3, [r3, #28]
 800110e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001112:	2b00      	cmp	r3, #0
 8001114:	d10d      	bne.n	8001132 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001116:	4b94      	ldr	r3, [pc, #592]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 8001118:	69db      	ldr	r3, [r3, #28]
 800111a:	4a93      	ldr	r2, [pc, #588]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 800111c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001120:	61d3      	str	r3, [r2, #28]
 8001122:	4b91      	ldr	r3, [pc, #580]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 8001124:	69db      	ldr	r3, [r3, #28]
 8001126:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800112a:	60bb      	str	r3, [r7, #8]
 800112c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800112e:	2301      	movs	r3, #1
 8001130:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001132:	4b8e      	ldr	r3, [pc, #568]	; (800136c <HAL_RCC_OscConfig+0x4f8>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800113a:	2b00      	cmp	r3, #0
 800113c:	d118      	bne.n	8001170 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800113e:	4b8b      	ldr	r3, [pc, #556]	; (800136c <HAL_RCC_OscConfig+0x4f8>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4a8a      	ldr	r2, [pc, #552]	; (800136c <HAL_RCC_OscConfig+0x4f8>)
 8001144:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001148:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800114a:	f7ff fa07 	bl	800055c <HAL_GetTick>
 800114e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001150:	e008      	b.n	8001164 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001152:	f7ff fa03 	bl	800055c <HAL_GetTick>
 8001156:	4602      	mov	r2, r0
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	1ad3      	subs	r3, r2, r3
 800115c:	2b64      	cmp	r3, #100	; 0x64
 800115e:	d901      	bls.n	8001164 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001160:	2303      	movs	r3, #3
 8001162:	e0fd      	b.n	8001360 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001164:	4b81      	ldr	r3, [pc, #516]	; (800136c <HAL_RCC_OscConfig+0x4f8>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800116c:	2b00      	cmp	r3, #0
 800116e:	d0f0      	beq.n	8001152 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	68db      	ldr	r3, [r3, #12]
 8001174:	2b01      	cmp	r3, #1
 8001176:	d106      	bne.n	8001186 <HAL_RCC_OscConfig+0x312>
 8001178:	4b7b      	ldr	r3, [pc, #492]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 800117a:	6a1b      	ldr	r3, [r3, #32]
 800117c:	4a7a      	ldr	r2, [pc, #488]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 800117e:	f043 0301 	orr.w	r3, r3, #1
 8001182:	6213      	str	r3, [r2, #32]
 8001184:	e02d      	b.n	80011e2 <HAL_RCC_OscConfig+0x36e>
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	68db      	ldr	r3, [r3, #12]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d10c      	bne.n	80011a8 <HAL_RCC_OscConfig+0x334>
 800118e:	4b76      	ldr	r3, [pc, #472]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 8001190:	6a1b      	ldr	r3, [r3, #32]
 8001192:	4a75      	ldr	r2, [pc, #468]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 8001194:	f023 0301 	bic.w	r3, r3, #1
 8001198:	6213      	str	r3, [r2, #32]
 800119a:	4b73      	ldr	r3, [pc, #460]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 800119c:	6a1b      	ldr	r3, [r3, #32]
 800119e:	4a72      	ldr	r2, [pc, #456]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 80011a0:	f023 0304 	bic.w	r3, r3, #4
 80011a4:	6213      	str	r3, [r2, #32]
 80011a6:	e01c      	b.n	80011e2 <HAL_RCC_OscConfig+0x36e>
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	68db      	ldr	r3, [r3, #12]
 80011ac:	2b05      	cmp	r3, #5
 80011ae:	d10c      	bne.n	80011ca <HAL_RCC_OscConfig+0x356>
 80011b0:	4b6d      	ldr	r3, [pc, #436]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 80011b2:	6a1b      	ldr	r3, [r3, #32]
 80011b4:	4a6c      	ldr	r2, [pc, #432]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 80011b6:	f043 0304 	orr.w	r3, r3, #4
 80011ba:	6213      	str	r3, [r2, #32]
 80011bc:	4b6a      	ldr	r3, [pc, #424]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 80011be:	6a1b      	ldr	r3, [r3, #32]
 80011c0:	4a69      	ldr	r2, [pc, #420]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 80011c2:	f043 0301 	orr.w	r3, r3, #1
 80011c6:	6213      	str	r3, [r2, #32]
 80011c8:	e00b      	b.n	80011e2 <HAL_RCC_OscConfig+0x36e>
 80011ca:	4b67      	ldr	r3, [pc, #412]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 80011cc:	6a1b      	ldr	r3, [r3, #32]
 80011ce:	4a66      	ldr	r2, [pc, #408]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 80011d0:	f023 0301 	bic.w	r3, r3, #1
 80011d4:	6213      	str	r3, [r2, #32]
 80011d6:	4b64      	ldr	r3, [pc, #400]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 80011d8:	6a1b      	ldr	r3, [r3, #32]
 80011da:	4a63      	ldr	r2, [pc, #396]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 80011dc:	f023 0304 	bic.w	r3, r3, #4
 80011e0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	68db      	ldr	r3, [r3, #12]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d015      	beq.n	8001216 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011ea:	f7ff f9b7 	bl	800055c <HAL_GetTick>
 80011ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011f0:	e00a      	b.n	8001208 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011f2:	f7ff f9b3 	bl	800055c <HAL_GetTick>
 80011f6:	4602      	mov	r2, r0
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	1ad3      	subs	r3, r2, r3
 80011fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001200:	4293      	cmp	r3, r2
 8001202:	d901      	bls.n	8001208 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001204:	2303      	movs	r3, #3
 8001206:	e0ab      	b.n	8001360 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001208:	4b57      	ldr	r3, [pc, #348]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 800120a:	6a1b      	ldr	r3, [r3, #32]
 800120c:	f003 0302 	and.w	r3, r3, #2
 8001210:	2b00      	cmp	r3, #0
 8001212:	d0ee      	beq.n	80011f2 <HAL_RCC_OscConfig+0x37e>
 8001214:	e014      	b.n	8001240 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001216:	f7ff f9a1 	bl	800055c <HAL_GetTick>
 800121a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800121c:	e00a      	b.n	8001234 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800121e:	f7ff f99d 	bl	800055c <HAL_GetTick>
 8001222:	4602      	mov	r2, r0
 8001224:	693b      	ldr	r3, [r7, #16]
 8001226:	1ad3      	subs	r3, r2, r3
 8001228:	f241 3288 	movw	r2, #5000	; 0x1388
 800122c:	4293      	cmp	r3, r2
 800122e:	d901      	bls.n	8001234 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001230:	2303      	movs	r3, #3
 8001232:	e095      	b.n	8001360 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001234:	4b4c      	ldr	r3, [pc, #304]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 8001236:	6a1b      	ldr	r3, [r3, #32]
 8001238:	f003 0302 	and.w	r3, r3, #2
 800123c:	2b00      	cmp	r3, #0
 800123e:	d1ee      	bne.n	800121e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001240:	7dfb      	ldrb	r3, [r7, #23]
 8001242:	2b01      	cmp	r3, #1
 8001244:	d105      	bne.n	8001252 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001246:	4b48      	ldr	r3, [pc, #288]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 8001248:	69db      	ldr	r3, [r3, #28]
 800124a:	4a47      	ldr	r2, [pc, #284]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 800124c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001250:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	69db      	ldr	r3, [r3, #28]
 8001256:	2b00      	cmp	r3, #0
 8001258:	f000 8081 	beq.w	800135e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800125c:	4b42      	ldr	r3, [pc, #264]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	f003 030c 	and.w	r3, r3, #12
 8001264:	2b08      	cmp	r3, #8
 8001266:	d061      	beq.n	800132c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	69db      	ldr	r3, [r3, #28]
 800126c:	2b02      	cmp	r3, #2
 800126e:	d146      	bne.n	80012fe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001270:	4b3f      	ldr	r3, [pc, #252]	; (8001370 <HAL_RCC_OscConfig+0x4fc>)
 8001272:	2200      	movs	r2, #0
 8001274:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001276:	f7ff f971 	bl	800055c <HAL_GetTick>
 800127a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800127c:	e008      	b.n	8001290 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800127e:	f7ff f96d 	bl	800055c <HAL_GetTick>
 8001282:	4602      	mov	r2, r0
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	1ad3      	subs	r3, r2, r3
 8001288:	2b02      	cmp	r3, #2
 800128a:	d901      	bls.n	8001290 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800128c:	2303      	movs	r3, #3
 800128e:	e067      	b.n	8001360 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001290:	4b35      	ldr	r3, [pc, #212]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001298:	2b00      	cmp	r3, #0
 800129a:	d1f0      	bne.n	800127e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6a1b      	ldr	r3, [r3, #32]
 80012a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012a4:	d108      	bne.n	80012b8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80012a6:	4b30      	ldr	r3, [pc, #192]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	492d      	ldr	r1, [pc, #180]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 80012b4:	4313      	orrs	r3, r2
 80012b6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012b8:	4b2b      	ldr	r3, [pc, #172]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	6a19      	ldr	r1, [r3, #32]
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012c8:	430b      	orrs	r3, r1
 80012ca:	4927      	ldr	r1, [pc, #156]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 80012cc:	4313      	orrs	r3, r2
 80012ce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80012d0:	4b27      	ldr	r3, [pc, #156]	; (8001370 <HAL_RCC_OscConfig+0x4fc>)
 80012d2:	2201      	movs	r2, #1
 80012d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012d6:	f7ff f941 	bl	800055c <HAL_GetTick>
 80012da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012dc:	e008      	b.n	80012f0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012de:	f7ff f93d 	bl	800055c <HAL_GetTick>
 80012e2:	4602      	mov	r2, r0
 80012e4:	693b      	ldr	r3, [r7, #16]
 80012e6:	1ad3      	subs	r3, r2, r3
 80012e8:	2b02      	cmp	r3, #2
 80012ea:	d901      	bls.n	80012f0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80012ec:	2303      	movs	r3, #3
 80012ee:	e037      	b.n	8001360 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012f0:	4b1d      	ldr	r3, [pc, #116]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d0f0      	beq.n	80012de <HAL_RCC_OscConfig+0x46a>
 80012fc:	e02f      	b.n	800135e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012fe:	4b1c      	ldr	r3, [pc, #112]	; (8001370 <HAL_RCC_OscConfig+0x4fc>)
 8001300:	2200      	movs	r2, #0
 8001302:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001304:	f7ff f92a 	bl	800055c <HAL_GetTick>
 8001308:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800130a:	e008      	b.n	800131e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800130c:	f7ff f926 	bl	800055c <HAL_GetTick>
 8001310:	4602      	mov	r2, r0
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	2b02      	cmp	r3, #2
 8001318:	d901      	bls.n	800131e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800131a:	2303      	movs	r3, #3
 800131c:	e020      	b.n	8001360 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800131e:	4b12      	ldr	r3, [pc, #72]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001326:	2b00      	cmp	r3, #0
 8001328:	d1f0      	bne.n	800130c <HAL_RCC_OscConfig+0x498>
 800132a:	e018      	b.n	800135e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	69db      	ldr	r3, [r3, #28]
 8001330:	2b01      	cmp	r3, #1
 8001332:	d101      	bne.n	8001338 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001334:	2301      	movs	r3, #1
 8001336:	e013      	b.n	8001360 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001338:	4b0b      	ldr	r3, [pc, #44]	; (8001368 <HAL_RCC_OscConfig+0x4f4>)
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6a1b      	ldr	r3, [r3, #32]
 8001348:	429a      	cmp	r2, r3
 800134a:	d106      	bne.n	800135a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001356:	429a      	cmp	r2, r3
 8001358:	d001      	beq.n	800135e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800135a:	2301      	movs	r3, #1
 800135c:	e000      	b.n	8001360 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800135e:	2300      	movs	r3, #0
}
 8001360:	4618      	mov	r0, r3
 8001362:	3718      	adds	r7, #24
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	40021000 	.word	0x40021000
 800136c:	40007000 	.word	0x40007000
 8001370:	42420060 	.word	0x42420060

08001374 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
 800137c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d101      	bne.n	8001388 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001384:	2301      	movs	r3, #1
 8001386:	e0d0      	b.n	800152a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001388:	4b6a      	ldr	r3, [pc, #424]	; (8001534 <HAL_RCC_ClockConfig+0x1c0>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f003 0307 	and.w	r3, r3, #7
 8001390:	683a      	ldr	r2, [r7, #0]
 8001392:	429a      	cmp	r2, r3
 8001394:	d910      	bls.n	80013b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001396:	4b67      	ldr	r3, [pc, #412]	; (8001534 <HAL_RCC_ClockConfig+0x1c0>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f023 0207 	bic.w	r2, r3, #7
 800139e:	4965      	ldr	r1, [pc, #404]	; (8001534 <HAL_RCC_ClockConfig+0x1c0>)
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	4313      	orrs	r3, r2
 80013a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013a6:	4b63      	ldr	r3, [pc, #396]	; (8001534 <HAL_RCC_ClockConfig+0x1c0>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f003 0307 	and.w	r3, r3, #7
 80013ae:	683a      	ldr	r2, [r7, #0]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	d001      	beq.n	80013b8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80013b4:	2301      	movs	r3, #1
 80013b6:	e0b8      	b.n	800152a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f003 0302 	and.w	r3, r3, #2
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d020      	beq.n	8001406 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f003 0304 	and.w	r3, r3, #4
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d005      	beq.n	80013dc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80013d0:	4b59      	ldr	r3, [pc, #356]	; (8001538 <HAL_RCC_ClockConfig+0x1c4>)
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	4a58      	ldr	r2, [pc, #352]	; (8001538 <HAL_RCC_ClockConfig+0x1c4>)
 80013d6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80013da:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f003 0308 	and.w	r3, r3, #8
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d005      	beq.n	80013f4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80013e8:	4b53      	ldr	r3, [pc, #332]	; (8001538 <HAL_RCC_ClockConfig+0x1c4>)
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	4a52      	ldr	r2, [pc, #328]	; (8001538 <HAL_RCC_ClockConfig+0x1c4>)
 80013ee:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80013f2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013f4:	4b50      	ldr	r3, [pc, #320]	; (8001538 <HAL_RCC_ClockConfig+0x1c4>)
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	689b      	ldr	r3, [r3, #8]
 8001400:	494d      	ldr	r1, [pc, #308]	; (8001538 <HAL_RCC_ClockConfig+0x1c4>)
 8001402:	4313      	orrs	r3, r2
 8001404:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f003 0301 	and.w	r3, r3, #1
 800140e:	2b00      	cmp	r3, #0
 8001410:	d040      	beq.n	8001494 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	2b01      	cmp	r3, #1
 8001418:	d107      	bne.n	800142a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800141a:	4b47      	ldr	r3, [pc, #284]	; (8001538 <HAL_RCC_ClockConfig+0x1c4>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001422:	2b00      	cmp	r3, #0
 8001424:	d115      	bne.n	8001452 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e07f      	b.n	800152a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	2b02      	cmp	r3, #2
 8001430:	d107      	bne.n	8001442 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001432:	4b41      	ldr	r3, [pc, #260]	; (8001538 <HAL_RCC_ClockConfig+0x1c4>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800143a:	2b00      	cmp	r3, #0
 800143c:	d109      	bne.n	8001452 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	e073      	b.n	800152a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001442:	4b3d      	ldr	r3, [pc, #244]	; (8001538 <HAL_RCC_ClockConfig+0x1c4>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f003 0302 	and.w	r3, r3, #2
 800144a:	2b00      	cmp	r3, #0
 800144c:	d101      	bne.n	8001452 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800144e:	2301      	movs	r3, #1
 8001450:	e06b      	b.n	800152a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001452:	4b39      	ldr	r3, [pc, #228]	; (8001538 <HAL_RCC_ClockConfig+0x1c4>)
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	f023 0203 	bic.w	r2, r3, #3
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	4936      	ldr	r1, [pc, #216]	; (8001538 <HAL_RCC_ClockConfig+0x1c4>)
 8001460:	4313      	orrs	r3, r2
 8001462:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001464:	f7ff f87a 	bl	800055c <HAL_GetTick>
 8001468:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800146a:	e00a      	b.n	8001482 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800146c:	f7ff f876 	bl	800055c <HAL_GetTick>
 8001470:	4602      	mov	r2, r0
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	f241 3288 	movw	r2, #5000	; 0x1388
 800147a:	4293      	cmp	r3, r2
 800147c:	d901      	bls.n	8001482 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800147e:	2303      	movs	r3, #3
 8001480:	e053      	b.n	800152a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001482:	4b2d      	ldr	r3, [pc, #180]	; (8001538 <HAL_RCC_ClockConfig+0x1c4>)
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	f003 020c 	and.w	r2, r3, #12
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	009b      	lsls	r3, r3, #2
 8001490:	429a      	cmp	r2, r3
 8001492:	d1eb      	bne.n	800146c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001494:	4b27      	ldr	r3, [pc, #156]	; (8001534 <HAL_RCC_ClockConfig+0x1c0>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f003 0307 	and.w	r3, r3, #7
 800149c:	683a      	ldr	r2, [r7, #0]
 800149e:	429a      	cmp	r2, r3
 80014a0:	d210      	bcs.n	80014c4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014a2:	4b24      	ldr	r3, [pc, #144]	; (8001534 <HAL_RCC_ClockConfig+0x1c0>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f023 0207 	bic.w	r2, r3, #7
 80014aa:	4922      	ldr	r1, [pc, #136]	; (8001534 <HAL_RCC_ClockConfig+0x1c0>)
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	4313      	orrs	r3, r2
 80014b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014b2:	4b20      	ldr	r3, [pc, #128]	; (8001534 <HAL_RCC_ClockConfig+0x1c0>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f003 0307 	and.w	r3, r3, #7
 80014ba:	683a      	ldr	r2, [r7, #0]
 80014bc:	429a      	cmp	r2, r3
 80014be:	d001      	beq.n	80014c4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e032      	b.n	800152a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f003 0304 	and.w	r3, r3, #4
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d008      	beq.n	80014e2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80014d0:	4b19      	ldr	r3, [pc, #100]	; (8001538 <HAL_RCC_ClockConfig+0x1c4>)
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	68db      	ldr	r3, [r3, #12]
 80014dc:	4916      	ldr	r1, [pc, #88]	; (8001538 <HAL_RCC_ClockConfig+0x1c4>)
 80014de:	4313      	orrs	r3, r2
 80014e0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f003 0308 	and.w	r3, r3, #8
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d009      	beq.n	8001502 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80014ee:	4b12      	ldr	r3, [pc, #72]	; (8001538 <HAL_RCC_ClockConfig+0x1c4>)
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	691b      	ldr	r3, [r3, #16]
 80014fa:	00db      	lsls	r3, r3, #3
 80014fc:	490e      	ldr	r1, [pc, #56]	; (8001538 <HAL_RCC_ClockConfig+0x1c4>)
 80014fe:	4313      	orrs	r3, r2
 8001500:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001502:	f000 f821 	bl	8001548 <HAL_RCC_GetSysClockFreq>
 8001506:	4601      	mov	r1, r0
 8001508:	4b0b      	ldr	r3, [pc, #44]	; (8001538 <HAL_RCC_ClockConfig+0x1c4>)
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	091b      	lsrs	r3, r3, #4
 800150e:	f003 030f 	and.w	r3, r3, #15
 8001512:	4a0a      	ldr	r2, [pc, #40]	; (800153c <HAL_RCC_ClockConfig+0x1c8>)
 8001514:	5cd3      	ldrb	r3, [r2, r3]
 8001516:	fa21 f303 	lsr.w	r3, r1, r3
 800151a:	4a09      	ldr	r2, [pc, #36]	; (8001540 <HAL_RCC_ClockConfig+0x1cc>)
 800151c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800151e:	4b09      	ldr	r3, [pc, #36]	; (8001544 <HAL_RCC_ClockConfig+0x1d0>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4618      	mov	r0, r3
 8001524:	f7fe ffd8 	bl	80004d8 <HAL_InitTick>

  return HAL_OK;
 8001528:	2300      	movs	r3, #0
}
 800152a:	4618      	mov	r0, r3
 800152c:	3710      	adds	r7, #16
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	40022000 	.word	0x40022000
 8001538:	40021000 	.word	0x40021000
 800153c:	080016cc 	.word	0x080016cc
 8001540:	20000004 	.word	0x20000004
 8001544:	20000008 	.word	0x20000008

08001548 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001548:	b490      	push	{r4, r7}
 800154a:	b08a      	sub	sp, #40	; 0x28
 800154c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800154e:	4b2a      	ldr	r3, [pc, #168]	; (80015f8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001550:	1d3c      	adds	r4, r7, #4
 8001552:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001554:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001558:	4b28      	ldr	r3, [pc, #160]	; (80015fc <HAL_RCC_GetSysClockFreq+0xb4>)
 800155a:	881b      	ldrh	r3, [r3, #0]
 800155c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800155e:	2300      	movs	r3, #0
 8001560:	61fb      	str	r3, [r7, #28]
 8001562:	2300      	movs	r3, #0
 8001564:	61bb      	str	r3, [r7, #24]
 8001566:	2300      	movs	r3, #0
 8001568:	627b      	str	r3, [r7, #36]	; 0x24
 800156a:	2300      	movs	r3, #0
 800156c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800156e:	2300      	movs	r3, #0
 8001570:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001572:	4b23      	ldr	r3, [pc, #140]	; (8001600 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001578:	69fb      	ldr	r3, [r7, #28]
 800157a:	f003 030c 	and.w	r3, r3, #12
 800157e:	2b04      	cmp	r3, #4
 8001580:	d002      	beq.n	8001588 <HAL_RCC_GetSysClockFreq+0x40>
 8001582:	2b08      	cmp	r3, #8
 8001584:	d003      	beq.n	800158e <HAL_RCC_GetSysClockFreq+0x46>
 8001586:	e02d      	b.n	80015e4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001588:	4b1e      	ldr	r3, [pc, #120]	; (8001604 <HAL_RCC_GetSysClockFreq+0xbc>)
 800158a:	623b      	str	r3, [r7, #32]
      break;
 800158c:	e02d      	b.n	80015ea <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800158e:	69fb      	ldr	r3, [r7, #28]
 8001590:	0c9b      	lsrs	r3, r3, #18
 8001592:	f003 030f 	and.w	r3, r3, #15
 8001596:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800159a:	4413      	add	r3, r2
 800159c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80015a0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80015a2:	69fb      	ldr	r3, [r7, #28]
 80015a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d013      	beq.n	80015d4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80015ac:	4b14      	ldr	r3, [pc, #80]	; (8001600 <HAL_RCC_GetSysClockFreq+0xb8>)
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	0c5b      	lsrs	r3, r3, #17
 80015b2:	f003 0301 	and.w	r3, r3, #1
 80015b6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80015ba:	4413      	add	r3, r2
 80015bc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80015c0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80015c2:	697b      	ldr	r3, [r7, #20]
 80015c4:	4a0f      	ldr	r2, [pc, #60]	; (8001604 <HAL_RCC_GetSysClockFreq+0xbc>)
 80015c6:	fb02 f203 	mul.w	r2, r2, r3
 80015ca:	69bb      	ldr	r3, [r7, #24]
 80015cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80015d0:	627b      	str	r3, [r7, #36]	; 0x24
 80015d2:	e004      	b.n	80015de <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	4a0c      	ldr	r2, [pc, #48]	; (8001608 <HAL_RCC_GetSysClockFreq+0xc0>)
 80015d8:	fb02 f303 	mul.w	r3, r2, r3
 80015dc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80015de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015e0:	623b      	str	r3, [r7, #32]
      break;
 80015e2:	e002      	b.n	80015ea <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80015e4:	4b07      	ldr	r3, [pc, #28]	; (8001604 <HAL_RCC_GetSysClockFreq+0xbc>)
 80015e6:	623b      	str	r3, [r7, #32]
      break;
 80015e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80015ea:	6a3b      	ldr	r3, [r7, #32]
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3728      	adds	r7, #40	; 0x28
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bc90      	pop	{r4, r7}
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	080016b8 	.word	0x080016b8
 80015fc:	080016c8 	.word	0x080016c8
 8001600:	40021000 	.word	0x40021000
 8001604:	007a1200 	.word	0x007a1200
 8001608:	003d0900 	.word	0x003d0900

0800160c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800160c:	b480      	push	{r7}
 800160e:	b085      	sub	sp, #20
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001614:	4b0a      	ldr	r3, [pc, #40]	; (8001640 <RCC_Delay+0x34>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a0a      	ldr	r2, [pc, #40]	; (8001644 <RCC_Delay+0x38>)
 800161a:	fba2 2303 	umull	r2, r3, r2, r3
 800161e:	0a5b      	lsrs	r3, r3, #9
 8001620:	687a      	ldr	r2, [r7, #4]
 8001622:	fb02 f303 	mul.w	r3, r2, r3
 8001626:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001628:	bf00      	nop
  }
  while (Delay --);
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	1e5a      	subs	r2, r3, #1
 800162e:	60fa      	str	r2, [r7, #12]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d1f9      	bne.n	8001628 <RCC_Delay+0x1c>
}
 8001634:	bf00      	nop
 8001636:	3714      	adds	r7, #20
 8001638:	46bd      	mov	sp, r7
 800163a:	bc80      	pop	{r7}
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	20000004 	.word	0x20000004
 8001644:	10624dd3 	.word	0x10624dd3

08001648 <__libc_init_array>:
 8001648:	b570      	push	{r4, r5, r6, lr}
 800164a:	2500      	movs	r5, #0
 800164c:	4e0c      	ldr	r6, [pc, #48]	; (8001680 <__libc_init_array+0x38>)
 800164e:	4c0d      	ldr	r4, [pc, #52]	; (8001684 <__libc_init_array+0x3c>)
 8001650:	1ba4      	subs	r4, r4, r6
 8001652:	10a4      	asrs	r4, r4, #2
 8001654:	42a5      	cmp	r5, r4
 8001656:	d109      	bne.n	800166c <__libc_init_array+0x24>
 8001658:	f000 f822 	bl	80016a0 <_init>
 800165c:	2500      	movs	r5, #0
 800165e:	4e0a      	ldr	r6, [pc, #40]	; (8001688 <__libc_init_array+0x40>)
 8001660:	4c0a      	ldr	r4, [pc, #40]	; (800168c <__libc_init_array+0x44>)
 8001662:	1ba4      	subs	r4, r4, r6
 8001664:	10a4      	asrs	r4, r4, #2
 8001666:	42a5      	cmp	r5, r4
 8001668:	d105      	bne.n	8001676 <__libc_init_array+0x2e>
 800166a:	bd70      	pop	{r4, r5, r6, pc}
 800166c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001670:	4798      	blx	r3
 8001672:	3501      	adds	r5, #1
 8001674:	e7ee      	b.n	8001654 <__libc_init_array+0xc>
 8001676:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800167a:	4798      	blx	r3
 800167c:	3501      	adds	r5, #1
 800167e:	e7f2      	b.n	8001666 <__libc_init_array+0x1e>
 8001680:	080016dc 	.word	0x080016dc
 8001684:	080016dc 	.word	0x080016dc
 8001688:	080016dc 	.word	0x080016dc
 800168c:	080016e0 	.word	0x080016e0

08001690 <memset>:
 8001690:	4603      	mov	r3, r0
 8001692:	4402      	add	r2, r0
 8001694:	4293      	cmp	r3, r2
 8001696:	d100      	bne.n	800169a <memset+0xa>
 8001698:	4770      	bx	lr
 800169a:	f803 1b01 	strb.w	r1, [r3], #1
 800169e:	e7f9      	b.n	8001694 <memset+0x4>

080016a0 <_init>:
 80016a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016a2:	bf00      	nop
 80016a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80016a6:	bc08      	pop	{r3}
 80016a8:	469e      	mov	lr, r3
 80016aa:	4770      	bx	lr

080016ac <_fini>:
 80016ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016ae:	bf00      	nop
 80016b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80016b2:	bc08      	pop	{r3}
 80016b4:	469e      	mov	lr, r3
 80016b6:	4770      	bx	lr
