PPA Report for regfile_byteen.v (Module: regfile_byteen)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 49
FF Count: 100
IO Count: 74
Cell Count: 327

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 988.14 MHz
End-to-End Path Delay: 4.898 ns
Reg-to-Reg Critical Path Delay: 0.831 ns

POWER METRICS:
-------------
Total Power Consumption: 0.465 W
