// Seed: 56815400
module module_0 (
    input  tri  id_0,
    output tri0 id_1,
    input  tri  id_2,
    input  wand id_3,
    output tri  id_4
);
  wire id_6;
  module_2 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_4 = 1 ==? -1;
  always disable id_7;
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1
    , id_6,
    input  tri0  id_2,
    input  tri0  id_3,
    output tri1  id_4
);
  logic id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_2,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply0 id_13 = 1 ? id_8 : -1;
  assign module_0.id_3 = 0;
endmodule
