<stg><name>RC_RECEIVER</name>


<trans_list>

<trans id="744" from="1" to="2">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="2" to="3">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="3" to="4">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="4" to="5">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="5" to="6">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="6" to="7">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="7" to="8">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="8" to="9">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="9" to="10">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="10" to="11">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="11" to="12">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="12" to="13">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="13" to="14">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="14" to="15">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="15" to="16">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="16" to="17">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="17" to="18">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="18" to="19">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="19" to="20">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="20" to="21">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="21" to="22">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="22" to="23">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="23" to="24">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="24" to="25">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="25" to="26">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="26" to="27">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="27" to="28">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="28" to="29">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="29" to="31">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="31" to="32">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="32" to="33">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="33" to="34">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="34" to="35">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="35" to="36">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="36" to="37">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="37" to="38">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="38" to="39">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="39" to="40">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="40" to="41">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="41" to="42">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="42" to="43">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="43" to="44">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="44" to="45">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="45" to="46">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="46" to="30">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %SBUS_data_addr = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="SBUS_data_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="5">
<![CDATA[
:16  %SBUS_data_load = load i8* %SBUS_data_addr, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="5">
<![CDATA[
:16  %SBUS_data_load = load i8* %SBUS_data_addr, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="8">
<![CDATA[
:17  %tmp_5 = zext i8 %SBUS_data_load to i32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %norm_out_addr = getelementptr [4096 x i32]* %norm_out, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="norm_out_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:19  store i32 %tmp_5, i32* %norm_out_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %SBUS_data_addr_1 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="5">
<![CDATA[
:21  %SBUS_data_load_3 = load i8* %SBUS_data_addr_1, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_3"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:141  %tmp = icmp eq i8 %SBUS_data_load, 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="56" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="5">
<![CDATA[
:21  %SBUS_data_load_3 = load i8* %SBUS_data_addr_1, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_3"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="8">
<![CDATA[
:22  %tmp_5_1 = zext i8 %SBUS_data_load_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %norm_out_addr_1 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="norm_out_addr_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:24  store i32 %tmp_5_1, i32* %norm_out_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %SBUS_data_addr_2 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_2"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="5">
<![CDATA[
:26  %SBUS_data_load_4 = load i8* %SBUS_data_addr_2, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="5">
<![CDATA[
:26  %SBUS_data_load_4 = load i8* %SBUS_data_addr_2, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_4"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="8">
<![CDATA[
:27  %tmp_5_2 = zext i8 %SBUS_data_load_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %norm_out_addr_2 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="norm_out_addr_2"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:29  store i32 %tmp_5_2, i32* %norm_out_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %SBUS_data_addr_3 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_3"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="5">
<![CDATA[
:31  %SBUS_data_load_5 = load i8* %SBUS_data_addr_3, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="68" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="5">
<![CDATA[
:31  %SBUS_data_load_5 = load i8* %SBUS_data_addr_3, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_5"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="8">
<![CDATA[
:32  %tmp_5_3 = zext i8 %SBUS_data_load_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %norm_out_addr_3 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="norm_out_addr_3"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:34  store i32 %tmp_5_3, i32* %norm_out_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %SBUS_data_addr_4 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_4"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="5">
<![CDATA[
:36  %SBUS_data_load_6 = load i8* %SBUS_data_addr_4, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="74" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="5">
<![CDATA[
:36  %SBUS_data_load_6 = load i8* %SBUS_data_addr_4, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_6"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="8">
<![CDATA[
:37  %tmp_5_4 = zext i8 %SBUS_data_load_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %norm_out_addr_4 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="norm_out_addr_4"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:39  store i32 %tmp_5_4, i32* %norm_out_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %SBUS_data_addr_5 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_5"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="5">
<![CDATA[
:41  %SBUS_data_load_7 = load i8* %SBUS_data_addr_5, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="80" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="5">
<![CDATA[
:41  %SBUS_data_load_7 = load i8* %SBUS_data_addr_5, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_7"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="8">
<![CDATA[
:42  %tmp_5_5 = zext i8 %SBUS_data_load_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %norm_out_addr_5 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="norm_out_addr_5"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:44  store i32 %tmp_5_5, i32* %norm_out_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %SBUS_data_addr_6 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_6"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="5">
<![CDATA[
:46  %SBUS_data_load_8 = load i8* %SBUS_data_addr_6, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_8"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="86" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="5">
<![CDATA[
:46  %SBUS_data_load_8 = load i8* %SBUS_data_addr_6, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_8"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="8">
<![CDATA[
:47  %tmp_5_6 = zext i8 %SBUS_data_load_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %norm_out_addr_6 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="norm_out_addr_6"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:49  store i32 %tmp_5_6, i32* %norm_out_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %SBUS_data_addr_7 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_7"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="5">
<![CDATA[
:51  %SBUS_data_load_9 = load i8* %SBUS_data_addr_7, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_9"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="92" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="5">
<![CDATA[
:51  %SBUS_data_load_9 = load i8* %SBUS_data_addr_7, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_9"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="8">
<![CDATA[
:52  %tmp_5_7 = zext i8 %SBUS_data_load_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %norm_out_addr_7 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="norm_out_addr_7"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:54  store i32 %tmp_5_7, i32* %norm_out_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %SBUS_data_addr_8 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_8"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="5">
<![CDATA[
:56  %SBUS_data_load_10 = load i8* %SBUS_data_addr_8, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_10"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="98" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="5">
<![CDATA[
:56  %SBUS_data_load_10 = load i8* %SBUS_data_addr_8, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_10"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="8">
<![CDATA[
:57  %tmp_5_8 = zext i8 %SBUS_data_load_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %norm_out_addr_8 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="norm_out_addr_8"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:59  store i32 %tmp_5_8, i32* %norm_out_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %SBUS_data_addr_9 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_9"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="5">
<![CDATA[
:61  %SBUS_data_load_11 = load i8* %SBUS_data_addr_9, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_11"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="104" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="5">
<![CDATA[
:61  %SBUS_data_load_11 = load i8* %SBUS_data_addr_9, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_11"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="8">
<![CDATA[
:62  %tmp_5_9 = zext i8 %SBUS_data_load_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_5_9"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %norm_out_addr_9 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="norm_out_addr_9"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:64  store i32 %tmp_5_9, i32* %norm_out_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %SBUS_data_addr_10 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_10"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="5">
<![CDATA[
:66  %SBUS_data_load_12 = load i8* %SBUS_data_addr_10, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_12"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="110" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="5">
<![CDATA[
:66  %SBUS_data_load_12 = load i8* %SBUS_data_addr_10, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_12"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="8">
<![CDATA[
:67  %tmp_5_s = zext i8 %SBUS_data_load_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_5_s"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %norm_out_addr_10 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="norm_out_addr_10"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:69  store i32 %tmp_5_s, i32* %norm_out_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %SBUS_data_addr_11 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_11"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="5">
<![CDATA[
:71  %SBUS_data_load_13 = load i8* %SBUS_data_addr_11, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_13"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="116" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="5">
<![CDATA[
:71  %SBUS_data_load_13 = load i8* %SBUS_data_addr_11, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_13"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="8">
<![CDATA[
:72  %tmp_5_10 = zext i8 %SBUS_data_load_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_5_10"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %norm_out_addr_11 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="norm_out_addr_11"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:74  store i32 %tmp_5_10, i32* %norm_out_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %SBUS_data_addr_13 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_13"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="5">
<![CDATA[
:76  %SBUS_data_load_14 = load i8* %SBUS_data_addr_13, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_14"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="122" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="5">
<![CDATA[
:76  %SBUS_data_load_14 = load i8* %SBUS_data_addr_13, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_14"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="8">
<![CDATA[
:77  %tmp_5_11 = zext i8 %SBUS_data_load_14 to i32

]]></Node>
<StgValue><ssdm name="tmp_5_11"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %norm_out_addr_12 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="norm_out_addr_12"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:79  store i32 %tmp_5_11, i32* %norm_out_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %SBUS_data_addr_14 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_14"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="5">
<![CDATA[
:81  %SBUS_data_load_15 = load i8* %SBUS_data_addr_14, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_15"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="128" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="5">
<![CDATA[
:81  %SBUS_data_load_15 = load i8* %SBUS_data_addr_14, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_15"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="8">
<![CDATA[
:82  %tmp_5_12 = zext i8 %SBUS_data_load_15 to i32

]]></Node>
<StgValue><ssdm name="tmp_5_12"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %norm_out_addr_13 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="norm_out_addr_13"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:84  store i32 %tmp_5_12, i32* %norm_out_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %SBUS_data_addr_15 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_15"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="5">
<![CDATA[
:86  %SBUS_data_load_16 = load i8* %SBUS_data_addr_15, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_16"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="134" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="5">
<![CDATA[
:86  %SBUS_data_load_16 = load i8* %SBUS_data_addr_15, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_16"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="8">
<![CDATA[
:87  %tmp_5_13 = zext i8 %SBUS_data_load_16 to i32

]]></Node>
<StgValue><ssdm name="tmp_5_13"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %norm_out_addr_14 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="norm_out_addr_14"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:89  store i32 %tmp_5_13, i32* %norm_out_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %SBUS_data_addr_16 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_16"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="5">
<![CDATA[
:91  %SBUS_data_load_17 = load i8* %SBUS_data_addr_16, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_17"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="140" st_id="17" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="5">
<![CDATA[
:91  %SBUS_data_load_17 = load i8* %SBUS_data_addr_16, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_17"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="8">
<![CDATA[
:92  %tmp_5_14 = zext i8 %SBUS_data_load_17 to i32

]]></Node>
<StgValue><ssdm name="tmp_5_14"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %norm_out_addr_15 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="norm_out_addr_15"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:94  store i32 %tmp_5_14, i32* %norm_out_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95  %SBUS_data_addr_17 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_17"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="5">
<![CDATA[
:96  %SBUS_data_load_18 = load i8* %SBUS_data_addr_17, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_18"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="146" st_id="18" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="5">
<![CDATA[
:96  %SBUS_data_load_18 = load i8* %SBUS_data_addr_17, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_18"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="8">
<![CDATA[
:97  %tmp_5_15 = zext i8 %SBUS_data_load_18 to i32

]]></Node>
<StgValue><ssdm name="tmp_5_15"/></StgValue>
</operation>

<operation id="148" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %norm_out_addr_16 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="norm_out_addr_16"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:99  store i32 %tmp_5_15, i32* %norm_out_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %SBUS_data_addr_18 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_18"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="5">
<![CDATA[
:101  %SBUS_data_load_19 = load i8* %SBUS_data_addr_18, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_19"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="152" st_id="19" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="5">
<![CDATA[
:101  %SBUS_data_load_19 = load i8* %SBUS_data_addr_18, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_19"/></StgValue>
</operation>

<operation id="153" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="8">
<![CDATA[
:102  %tmp_5_16 = zext i8 %SBUS_data_load_19 to i32

]]></Node>
<StgValue><ssdm name="tmp_5_16"/></StgValue>
</operation>

<operation id="154" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %norm_out_addr_17 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="norm_out_addr_17"/></StgValue>
</operation>

<operation id="155" st_id="19" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:104  store i32 %tmp_5_16, i32* %norm_out_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %SBUS_data_addr_19 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_19"/></StgValue>
</operation>

<operation id="157" st_id="19" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="5">
<![CDATA[
:106  %SBUS_data_load_20 = load i8* %SBUS_data_addr_19, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_20"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="158" st_id="20" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="5">
<![CDATA[
:106  %SBUS_data_load_20 = load i8* %SBUS_data_addr_19, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_20"/></StgValue>
</operation>

<operation id="159" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="8">
<![CDATA[
:107  %tmp_5_17 = zext i8 %SBUS_data_load_20 to i32

]]></Node>
<StgValue><ssdm name="tmp_5_17"/></StgValue>
</operation>

<operation id="160" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %norm_out_addr_18 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="norm_out_addr_18"/></StgValue>
</operation>

<operation id="161" st_id="20" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:109  store i32 %tmp_5_17, i32* %norm_out_addr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %SBUS_data_addr_20 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_20"/></StgValue>
</operation>

<operation id="163" st_id="20" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="5">
<![CDATA[
:111  %SBUS_data_load_21 = load i8* %SBUS_data_addr_20, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_21"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="164" st_id="21" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="5">
<![CDATA[
:111  %SBUS_data_load_21 = load i8* %SBUS_data_addr_20, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_21"/></StgValue>
</operation>

<operation id="165" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="8">
<![CDATA[
:112  %tmp_5_18 = zext i8 %SBUS_data_load_21 to i32

]]></Node>
<StgValue><ssdm name="tmp_5_18"/></StgValue>
</operation>

<operation id="166" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113  %norm_out_addr_19 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="norm_out_addr_19"/></StgValue>
</operation>

<operation id="167" st_id="21" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:114  store i32 %tmp_5_18, i32* %norm_out_addr_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %SBUS_data_addr_21 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_21"/></StgValue>
</operation>

<operation id="169" st_id="21" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="5">
<![CDATA[
:116  %SBUS_data_load_22 = load i8* %SBUS_data_addr_21, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_22"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="170" st_id="22" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="5">
<![CDATA[
:116  %SBUS_data_load_22 = load i8* %SBUS_data_addr_21, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_22"/></StgValue>
</operation>

<operation id="171" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="8">
<![CDATA[
:117  %tmp_5_19 = zext i8 %SBUS_data_load_22 to i32

]]></Node>
<StgValue><ssdm name="tmp_5_19"/></StgValue>
</operation>

<operation id="172" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %norm_out_addr_20 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="norm_out_addr_20"/></StgValue>
</operation>

<operation id="173" st_id="22" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:119  store i32 %tmp_5_19, i32* %norm_out_addr_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120  %SBUS_data_addr_22 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_22"/></StgValue>
</operation>

<operation id="175" st_id="22" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="5">
<![CDATA[
:121  %SBUS_data_load_23 = load i8* %SBUS_data_addr_22, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_23"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="176" st_id="23" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="5">
<![CDATA[
:121  %SBUS_data_load_23 = load i8* %SBUS_data_addr_22, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_23"/></StgValue>
</operation>

<operation id="177" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="8">
<![CDATA[
:122  %tmp_5_20 = zext i8 %SBUS_data_load_23 to i32

]]></Node>
<StgValue><ssdm name="tmp_5_20"/></StgValue>
</operation>

<operation id="178" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %norm_out_addr_21 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="norm_out_addr_21"/></StgValue>
</operation>

<operation id="179" st_id="23" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:124  store i32 %tmp_5_20, i32* %norm_out_addr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %SBUS_data_addr_24 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_24"/></StgValue>
</operation>

<operation id="181" st_id="23" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="5">
<![CDATA[
:126  %SBUS_data_load_24 = load i8* %SBUS_data_addr_24, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_24"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="182" st_id="24" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="5">
<![CDATA[
:126  %SBUS_data_load_24 = load i8* %SBUS_data_addr_24, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_24"/></StgValue>
</operation>

<operation id="183" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="8">
<![CDATA[
:127  %tmp_5_21 = zext i8 %SBUS_data_load_24 to i32

]]></Node>
<StgValue><ssdm name="tmp_5_21"/></StgValue>
</operation>

<operation id="184" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %norm_out_addr_22 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="norm_out_addr_22"/></StgValue>
</operation>

<operation id="185" st_id="24" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:129  store i32 %tmp_5_21, i32* %norm_out_addr_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %SBUS_data_addr_25 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_25"/></StgValue>
</operation>

<operation id="187" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="5">
<![CDATA[
:131  %SBUS_data_load_25 = load i8* %SBUS_data_addr_25, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_25"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="188" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="5">
<![CDATA[
:131  %SBUS_data_load_25 = load i8* %SBUS_data_addr_25, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_25"/></StgValue>
</operation>

<operation id="189" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="8">
<![CDATA[
:132  %tmp_1 = trunc i8 %SBUS_data_load_25 to i1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="190" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="8">
<![CDATA[
:133  %tmp_5_22 = zext i8 %SBUS_data_load_25 to i32

]]></Node>
<StgValue><ssdm name="tmp_5_22"/></StgValue>
</operation>

<operation id="191" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %norm_out_addr_23 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="norm_out_addr_23"/></StgValue>
</operation>

<operation id="192" st_id="25" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:135  store i32 %tmp_5_22, i32* %norm_out_addr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %SBUS_data_addr_26 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_26"/></StgValue>
</operation>

<operation id="194" st_id="25" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="5">
<![CDATA[
:137  %SBUS_data_load_26 = load i8* %SBUS_data_addr_26, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_26"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="195" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %SBUS_data), !map !53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %norm_out), !map !59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %channel_scaled_V), !map !65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %channel_data), !map !69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @RC_RECEIVER_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecMemCore([30 x i8]* %SBUS_data, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface([30 x i8]* %SBUS_data, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %norm_out, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4096, [10 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %norm_out, [1 x i8]* @p_str, [12 x i8]* @p_str4, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %channel_scaled_V, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4096, [11 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %channel_scaled_V, [1 x i8]* @p_str, [12 x i8]* @p_str4, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %channel_data, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4096, [10 x i8]* @p_str6, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %channel_data, [1 x i8]* @p_str, [12 x i8]* @p_str4, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="26" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="5">
<![CDATA[
:137  %SBUS_data_load_26 = load i8* %SBUS_data_addr_26, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_26"/></StgValue>
</operation>

<operation id="211" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="8">
<![CDATA[
:138  %tmp_5_23 = zext i8 %SBUS_data_load_26 to i32

]]></Node>
<StgValue><ssdm name="tmp_5_23"/></StgValue>
</operation>

<operation id="212" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139  %norm_out_addr_24 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="norm_out_addr_24"/></StgValue>
</operation>

<operation id="213" st_id="26" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:140  store i32 %tmp_5_23, i32* %norm_out_addr_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:142  %tmp_7 = icmp eq i8 %SBUS_data_load_26, 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="215" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:143  %or_cond = and i1 %tmp, %tmp_7

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="216" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="11">
<![CDATA[
:144  %channels_0_load = load i11* @channels_0, align 2

]]></Node>
<StgValue><ssdm name="channels_0_load"/></StgValue>
</operation>

<operation id="217" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="11">
<![CDATA[
:145  %channels_1_load = load i11* @channels_1, align 2

]]></Node>
<StgValue><ssdm name="channels_1_load"/></StgValue>
</operation>

<operation id="218" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="11">
<![CDATA[
:146  %channels_2_load = load i11* @channels_2, align 2

]]></Node>
<StgValue><ssdm name="channels_2_load"/></StgValue>
</operation>

<operation id="219" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="11">
<![CDATA[
:147  %channels_3_load = load i11* @channels_3, align 2

]]></Node>
<StgValue><ssdm name="channels_3_load"/></StgValue>
</operation>

<operation id="220" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="11">
<![CDATA[
:148  %channels_4_load = load i11* @channels_4, align 2

]]></Node>
<StgValue><ssdm name="channels_4_load"/></StgValue>
</operation>

<operation id="221" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="11">
<![CDATA[
:149  %channels_5_load = load i11* @channels_5, align 2

]]></Node>
<StgValue><ssdm name="channels_5_load"/></StgValue>
</operation>

<operation id="222" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="11">
<![CDATA[
:150  %channels_6_load = load i11* @channels_6, align 2

]]></Node>
<StgValue><ssdm name="channels_6_load"/></StgValue>
</operation>

<operation id="223" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="11">
<![CDATA[
:151  %channels_7_load = load i11* @channels_7, align 2

]]></Node>
<StgValue><ssdm name="channels_7_load"/></StgValue>
</operation>

<operation id="224" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="11">
<![CDATA[
:152  %channels_8_load = load i11* @channels_8, align 2

]]></Node>
<StgValue><ssdm name="channels_8_load"/></StgValue>
</operation>

<operation id="225" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="11">
<![CDATA[
:153  %channels_9_load = load i11* @channels_9, align 2

]]></Node>
<StgValue><ssdm name="channels_9_load"/></StgValue>
</operation>

<operation id="226" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="11">
<![CDATA[
:154  %channels_10_load = load i11* @channels_10, align 2

]]></Node>
<StgValue><ssdm name="channels_10_load"/></StgValue>
</operation>

<operation id="227" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="11">
<![CDATA[
:155  %channels_11_load = load i11* @channels_11, align 2

]]></Node>
<StgValue><ssdm name="channels_11_load"/></StgValue>
</operation>

<operation id="228" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="11">
<![CDATA[
:156  %channels_12_load = load i11* @channels_12, align 2

]]></Node>
<StgValue><ssdm name="channels_12_load"/></StgValue>
</operation>

<operation id="229" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="11">
<![CDATA[
:157  %channels_13_load = load i11* @channels_13, align 2

]]></Node>
<StgValue><ssdm name="channels_13_load"/></StgValue>
</operation>

<operation id="230" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="11">
<![CDATA[
:158  %channels_14_load = load i11* @channels_14, align 2

]]></Node>
<StgValue><ssdm name="channels_14_load"/></StgValue>
</operation>

<operation id="231" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="11" op_0_bw="11">
<![CDATA[
:159  %channels_15_load = load i11* @channels_15, align 2

]]></Node>
<StgValue><ssdm name="channels_15_load"/></StgValue>
</operation>

<operation id="232" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="11">
<![CDATA[
:160  %channels_16_load = load i11* @channels_16, align 2

]]></Node>
<StgValue><ssdm name="channels_16_load"/></StgValue>
</operation>

<operation id="233" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="11">
<![CDATA[
:161  %channels_17_load = load i11* @channels_17, align 2

]]></Node>
<StgValue><ssdm name="channels_17_load"/></StgValue>
</operation>

<operation id="234" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
:162  %errors_load = load i32* @errors, align 4

]]></Node>
<StgValue><ssdm name="errors_load"/></StgValue>
</operation>

<operation id="235" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163  %norm_out_addr_25 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="norm_out_addr_25"/></StgValue>
</operation>

<operation id="236" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:164  br i1 %or_cond, label %1, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1  %tmp_8 = add i32 %errors_load, 1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="238" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  store i32 %tmp_8, i32* @errors, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:3  br label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %SBUS_data_addr_12 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_12"/></StgValue>
</operation>

<operation id="241" st_id="26" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="5">
<![CDATA[
:2  %SBUS_data_load_1 = load i8* %SBUS_data_addr_12, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_1"/></StgValue>
</operation>

<operation id="242" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="3" op_0_bw="8">
<![CDATA[
:11  %tmp_2 = trunc i8 %SBUS_data_load_4 to i3

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="243" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:12  %tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %tmp_2, i8 %SBUS_data_load_3)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="244" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:13  store i11 %tmp_3, i11* @channels_0, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_6 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %SBUS_data_load_4, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="246" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="8">
<![CDATA[
:15  %tmp_13 = trunc i8 %SBUS_data_load_5 to i6

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="247" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
:16  %tmp_4 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_13, i5 %tmp_6)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="248" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17  store i11 %tmp_4, i11* @channels_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  %tmp_10 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %SBUS_data_load_5, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="250" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="2">
<![CDATA[
:19  %tmp_11 = zext i2 %tmp_10 to i8

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="251" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:20  %tmp_12 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %SBUS_data_load_6, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="252" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="8">
<![CDATA[
:21  %tmp_18 = trunc i8 %SBUS_data_load_7 to i1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="253" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
:22  %tmp_14 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_11)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="254" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:23  %tmp_15 = or i10 %tmp_14, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="255" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
:24  %tmp_16 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_18, i10 %tmp_15)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="256" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:25  store i11 %tmp_16, i11* @channels_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26  %tmp_17 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %SBUS_data_load_7, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="258" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="8">
<![CDATA[
:27  %tmp_21 = trunc i8 %SBUS_data_load_8 to i4

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="259" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
:28  %tmp_19 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_21, i7 %tmp_17)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="260" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:29  store i11 %tmp_19, i11* @channels_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:30  %tmp_20 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %SBUS_data_load_8, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="262" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="8">
<![CDATA[
:31  %tmp_23 = trunc i8 %SBUS_data_load_9 to i7

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="263" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:32  %tmp_22 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_23, i4 %tmp_20)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="264" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:33  store i11 %tmp_22, i11* @channels_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:34  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="266" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="1">
<![CDATA[
:35  %tmp_24 = zext i1 %tmp_26 to i8

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="267" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:36  %tmp_25 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %SBUS_data_load_10, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="268" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="2" op_0_bw="8">
<![CDATA[
:37  %tmp_31 = trunc i8 %SBUS_data_load_11 to i2

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="269" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
:38  %tmp_27 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_24)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="270" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:39  %tmp_28 = or i9 %tmp_27, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="271" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
:40  %tmp_29 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %tmp_31, i9 %tmp_28)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="272" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:41  store i11 %tmp_29, i11* @channels_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:42  %tmp_30 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %SBUS_data_load_11, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="274" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="8">
<![CDATA[
:43  %tmp_35 = trunc i8 %SBUS_data_load_12 to i5

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="275" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
:44  %tmp_32 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %tmp_35, i6 %tmp_30)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="276" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:45  store i11 %tmp_32, i11* @channels_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:46  %tmp_33 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %SBUS_data_load_12, i32 5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="278" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
:47  %tmp_34 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %SBUS_data_load_13, i3 %tmp_33)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="279" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:48  store i11 %tmp_34, i11* @channels_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="3" op_0_bw="8">
<![CDATA[
:49  %tmp_38 = trunc i8 %SBUS_data_load_15 to i3

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="281" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:50  %tmp_36 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %tmp_38, i8 %SBUS_data_load_14)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="282" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:51  store i11 %tmp_36, i11* @channels_8, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:52  %tmp_37 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %SBUS_data_load_15, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="284" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="8">
<![CDATA[
:53  %tmp_43 = trunc i8 %SBUS_data_load_16 to i6

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="285" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
:54  %tmp_39 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_43, i5 %tmp_37)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="286" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:55  store i11 %tmp_39, i11* @channels_9, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:56  %tmp_40 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %SBUS_data_load_16, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="288" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="2">
<![CDATA[
:57  %tmp_41 = zext i2 %tmp_40 to i8

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="289" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:58  %tmp_42 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %SBUS_data_load_17, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="290" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="8">
<![CDATA[
:59  %tmp_48 = trunc i8 %SBUS_data_load_18 to i1

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="291" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
:60  %tmp_44 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_41)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="292" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:61  %tmp_45 = or i10 %tmp_44, %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="293" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
:62  %tmp_46 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_48, i10 %tmp_45)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="294" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:63  store i11 %tmp_46, i11* @channels_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:64  %tmp_47 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %SBUS_data_load_18, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="296" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="8">
<![CDATA[
:65  %tmp_51 = trunc i8 %SBUS_data_load_19 to i4

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="297" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
:66  %tmp_49 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_51, i7 %tmp_47)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="298" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:67  store i11 %tmp_49, i11* @channels_11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:68  %tmp_50 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %SBUS_data_load_19, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="300" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="8">
<![CDATA[
:69  %tmp_53 = trunc i8 %SBUS_data_load_20 to i7

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="301" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:70  %tmp_52 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_53, i4 %tmp_50)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="302" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:71  store i11 %tmp_52, i11* @channels_12, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:72  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_20, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="304" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="1">
<![CDATA[
:73  %tmp_54 = zext i1 %tmp_56 to i8

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="305" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:74  %tmp_55 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %SBUS_data_load_21, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="306" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="2" op_0_bw="8">
<![CDATA[
:75  %tmp_61 = trunc i8 %SBUS_data_load_22 to i2

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="307" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
:76  %tmp_57 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_54)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="308" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:77  %tmp_58 = or i9 %tmp_57, %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="309" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
:78  %tmp_59 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %tmp_61, i9 %tmp_58)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="310" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:79  store i11 %tmp_59, i11* @channels_13, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:80  %tmp_60 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %SBUS_data_load_22, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="312" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="5" op_0_bw="8">
<![CDATA[
:81  %tmp_65 = trunc i8 %SBUS_data_load_23 to i5

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="313" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
:82  %tmp_62 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %tmp_65, i6 %tmp_60)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="314" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:83  store i11 %tmp_62, i11* @channels_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:84  %tmp_63 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %SBUS_data_load_23, i32 5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="316" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
:85  %tmp_64 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %SBUS_data_load_24, i3 %tmp_63)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="317" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:86  store i11 %tmp_64, i11* @channels_15, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:87  %tmp_95_cast = select i1 %tmp_1, i11 -1, i11 0

]]></Node>
<StgValue><ssdm name="tmp_95_cast"/></StgValue>
</operation>

<operation id="319" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:88  %tmp_95_cast_cast_cas = select i1 %tmp_1, i11 -1, i11 0

]]></Node>
<StgValue><ssdm name="tmp_95_cast_cast_cas"/></StgValue>
</operation>

<operation id="320" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:89  store i11 %tmp_95_cast_cast_cas, i11* @channels_16, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:90  %tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_25, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="322" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:91  %tmp_66 = select i1 %tmp_67, i11 -1, i11 0

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="323" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:92  %tmp_98_cast_cast_cas = select i1 %tmp_67, i11 -1, i11 0

]]></Node>
<StgValue><ssdm name="tmp_98_cast_cast_cas"/></StgValue>
</operation>

<operation id="324" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:93  store i11 %tmp_98_cast_cast_cas, i11* @channels_17, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:94  %tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_25, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="326" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge19:0  br label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:0  %channels_0_loc = phi i11 [ %tmp_3, %._crit_edge19 ], [ %channels_0_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="channels_0_loc"/></StgValue>
</operation>

<operation id="328" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:19  %tmp_69 = icmp ult i11 %channels_0_loc, 200

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="329" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:20  %tmp_70 = icmp ugt i11 %channels_0_loc, -248

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="330" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:21  %tmp_71 = or i1 %tmp_69, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="331" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:22  %tmp_110 = select i1 %tmp_69, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="332" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:23  %tmp_111 = select i1 %tmp_71, i11 %tmp_110, i11 %channels_0_loc

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="333" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:34  %tmp_74 = zext i11 %channels_0_loc to i32

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="334" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:35  %channel_data_addr = getelementptr [4096 x i32]* %channel_data, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="channel_data_addr"/></StgValue>
</operation>

<operation id="335" st_id="26" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:36  store i32 %tmp_74, i32* %channel_data_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="336" st_id="27" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
._crit_edge:0  store i32 1, i32* %norm_out_addr_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="27" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:0  store i32 69, i32* %norm_out_addr_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="27" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="5">
<![CDATA[
:2  %SBUS_data_load_1 = load i8* %SBUS_data_addr_12, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_1"/></StgValue>
</operation>

<operation id="339" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %SBUS_data_addr_23 = getelementptr [30 x i8]* %SBUS_data, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_23"/></StgValue>
</operation>

<operation id="340" st_id="27" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="5">
<![CDATA[
:7  %SBUS_data_load_2 = load i8* %SBUS_data_addr_23, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_2"/></StgValue>
</operation>

<operation id="341" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:1  %channels_1_loc = phi i11 [ %tmp_4, %._crit_edge19 ], [ %channels_1_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="channels_1_loc"/></StgValue>
</operation>

<operation id="342" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:2  %channels_2_loc = phi i11 [ %tmp_16, %._crit_edge19 ], [ %channels_2_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="channels_2_loc"/></StgValue>
</operation>

<operation id="343" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:3  %channels_3_loc = phi i11 [ %tmp_19, %._crit_edge19 ], [ %channels_3_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="channels_3_loc"/></StgValue>
</operation>

<operation id="344" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:4  %channels_4_loc = phi i11 [ %tmp_22, %._crit_edge19 ], [ %channels_4_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="channels_4_loc"/></StgValue>
</operation>

<operation id="345" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:5  %channels_5_loc = phi i11 [ %tmp_29, %._crit_edge19 ], [ %channels_5_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="channels_5_loc"/></StgValue>
</operation>

<operation id="346" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:6  %channels_6_loc = phi i11 [ %tmp_32, %._crit_edge19 ], [ %channels_6_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="channels_6_loc"/></StgValue>
</operation>

<operation id="347" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:7  %channels_7_loc = phi i11 [ %tmp_34, %._crit_edge19 ], [ %channels_7_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="channels_7_loc"/></StgValue>
</operation>

<operation id="348" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:8  %channels_8_loc = phi i11 [ %tmp_36, %._crit_edge19 ], [ %channels_8_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="channels_8_loc"/></StgValue>
</operation>

<operation id="349" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:9  %channels_9_loc = phi i11 [ %tmp_39, %._crit_edge19 ], [ %channels_9_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="channels_9_loc"/></StgValue>
</operation>

<operation id="350" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:10  %channels_10_loc = phi i11 [ %tmp_46, %._crit_edge19 ], [ %channels_10_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="channels_10_loc"/></StgValue>
</operation>

<operation id="351" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:11  %channels_11_loc = phi i11 [ %tmp_49, %._crit_edge19 ], [ %channels_11_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="channels_11_loc"/></StgValue>
</operation>

<operation id="352" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:12  %channels_12_loc = phi i11 [ %tmp_52, %._crit_edge19 ], [ %channels_12_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="channels_12_loc"/></StgValue>
</operation>

<operation id="353" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:13  %channels_13_loc = phi i11 [ %tmp_59, %._crit_edge19 ], [ %channels_13_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="channels_13_loc"/></StgValue>
</operation>

<operation id="354" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:14  %channels_14_loc = phi i11 [ %tmp_62, %._crit_edge19 ], [ %channels_14_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="channels_14_loc"/></StgValue>
</operation>

<operation id="355" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:15  %channels_15_loc = phi i11 [ %tmp_64, %._crit_edge19 ], [ %channels_15_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="channels_15_loc"/></StgValue>
</operation>

<operation id="356" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:16  %channels_16_loc = phi i11 [ %tmp_95_cast, %._crit_edge19 ], [ %channels_16_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="channels_16_loc"/></StgValue>
</operation>

<operation id="357" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:17  %channels_17_loc = phi i11 [ %tmp_66, %._crit_edge19 ], [ %channels_17_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="channels_17_loc"/></StgValue>
</operation>

<operation id="358" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:18  %errors_loc = phi i32 [ %errors_load, %._crit_edge19 ], [ %tmp_8, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="errors_loc"/></StgValue>
</operation>

<operation id="359" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="22" op_0_bw="11">
<![CDATA[
_ifconv:24  %tmp_i_cast_cast = zext i11 %tmp_111 to i22

]]></Node>
<StgValue><ssdm name="tmp_i_cast_cast"/></StgValue>
</operation>

<operation id="360" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:25  %tmp_1_i = mul i22 %tmp_i_cast_cast, 999

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="361" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:26  %tmp_2_i = add i22 %tmp_1_i, -199800

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="362" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:37  %tmp_106_1 = icmp ult i11 %channels_1_loc, 200

]]></Node>
<StgValue><ssdm name="tmp_106_1"/></StgValue>
</operation>

<operation id="363" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:38  %tmp_107_1 = icmp ugt i11 %channels_1_loc, -248

]]></Node>
<StgValue><ssdm name="tmp_107_1"/></StgValue>
</operation>

<operation id="364" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:39  %tmp_75 = or i1 %tmp_106_1, %tmp_107_1

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="365" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:40  %tmp_112 = select i1 %tmp_106_1, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="366" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:41  %tmp_113 = select i1 %tmp_75, i11 %tmp_112, i11 %channels_1_loc

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="367" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:52  %tmp_111_1 = zext i11 %channels_1_loc to i32

]]></Node>
<StgValue><ssdm name="tmp_111_1"/></StgValue>
</operation>

<operation id="368" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:53  %channel_data_addr_1 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="channel_data_addr_1"/></StgValue>
</operation>

<operation id="369" st_id="27" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:54  store i32 %tmp_111_1, i32* %channel_data_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="370" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="8">
<![CDATA[
:3  %tmp_9 = zext i8 %SBUS_data_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="371" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %norm_out_addr_26 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="norm_out_addr_26"/></StgValue>
</operation>

<operation id="372" st_id="28" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:5  store i32 %tmp_9, i32* %norm_out_addr_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="28" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="5">
<![CDATA[
:7  %SBUS_data_load_2 = load i8* %SBUS_data_addr_23, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_2"/></StgValue>
</operation>

<operation id="374" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="28" op_0_bw="22">
<![CDATA[
_ifconv:27  %tmp_2_i_cast = sext i22 %tmp_2_i to i28

]]></Node>
<StgValue><ssdm name="tmp_2_i_cast"/></StgValue>
</operation>

<operation id="375" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="57" op_0_bw="28">
<![CDATA[
_ifconv:28  %zext2_cast = zext i28 %tmp_2_i_cast to i57

]]></Node>
<StgValue><ssdm name="zext2_cast"/></StgValue>
</operation>

<operation id="376" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ifconv:29  %mul1 = mul i57 %zext2_cast, 343597384

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="377" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:30  %tmp_72 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul1, i32 39, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="378" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="22" op_0_bw="11">
<![CDATA[
_ifconv:42  %tmp_i1_cast_cast = zext i11 %tmp_113 to i22

]]></Node>
<StgValue><ssdm name="tmp_i1_cast_cast"/></StgValue>
</operation>

<operation id="379" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:43  %tmp_1_i1 = mul i22 %tmp_i1_cast_cast, 999

]]></Node>
<StgValue><ssdm name="tmp_1_i1"/></StgValue>
</operation>

<operation id="380" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:44  %tmp_2_i1 = add i22 %tmp_1_i1, -199800

]]></Node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>

<operation id="381" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:55  %tmp_106_2 = icmp ult i11 %channels_2_loc, 200

]]></Node>
<StgValue><ssdm name="tmp_106_2"/></StgValue>
</operation>

<operation id="382" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:56  %tmp_107_2 = icmp ugt i11 %channels_2_loc, -248

]]></Node>
<StgValue><ssdm name="tmp_107_2"/></StgValue>
</operation>

<operation id="383" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:57  %tmp_77 = or i1 %tmp_106_2, %tmp_107_2

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="384" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:58  %tmp_114 = select i1 %tmp_106_2, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="385" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:59  %tmp_115 = select i1 %tmp_77, i11 %tmp_114, i11 %channels_2_loc

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="386" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:70  %tmp_111_2 = zext i11 %channels_2_loc to i32

]]></Node>
<StgValue><ssdm name="tmp_111_2"/></StgValue>
</operation>

<operation id="387" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:71  %channel_data_addr_2 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="channel_data_addr_2"/></StgValue>
</operation>

<operation id="388" st_id="28" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:72  store i32 %tmp_111_2, i32* %channel_data_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="389" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="8">
<![CDATA[
:8  %tmp_s = zext i8 %SBUS_data_load_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="390" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %norm_out_addr_27 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="norm_out_addr_27"/></StgValue>
</operation>

<operation id="391" st_id="29" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:10  store i32 %tmp_s, i32* %norm_out_addr_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:95  br i1 %tmp_109, label %2, label %._crit_edge19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:31  %tmp_73 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_72, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="394" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:32  %channel_scaled_V_add = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="channel_scaled_V_add"/></StgValue>
</operation>

<operation id="395" st_id="29" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:33  store i32 %tmp_73, i32* %channel_scaled_V_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="28" op_0_bw="22">
<![CDATA[
_ifconv:45  %tmp_2_i1_cast = sext i22 %tmp_2_i1 to i28

]]></Node>
<StgValue><ssdm name="tmp_2_i1_cast"/></StgValue>
</operation>

<operation id="397" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="57" op_0_bw="28">
<![CDATA[
_ifconv:46  %zext3_cast = zext i28 %tmp_2_i1_cast to i57

]]></Node>
<StgValue><ssdm name="zext3_cast"/></StgValue>
</operation>

<operation id="398" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ifconv:47  %mul3 = mul i57 %zext3_cast, 343597384

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="399" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:48  %tmp_76 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul3, i32 39, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="400" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="22" op_0_bw="11">
<![CDATA[
_ifconv:60  %tmp_i2_cast_cast = zext i11 %tmp_115 to i22

]]></Node>
<StgValue><ssdm name="tmp_i2_cast_cast"/></StgValue>
</operation>

<operation id="401" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:61  %tmp_1_i2 = mul i22 %tmp_i2_cast_cast, 999

]]></Node>
<StgValue><ssdm name="tmp_1_i2"/></StgValue>
</operation>

<operation id="402" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:62  %tmp_2_i2 = add i22 %tmp_1_i2, -199800

]]></Node>
<StgValue><ssdm name="tmp_2_i2"/></StgValue>
</operation>

<operation id="403" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:73  %tmp_106_3 = icmp ult i11 %channels_3_loc, 200

]]></Node>
<StgValue><ssdm name="tmp_106_3"/></StgValue>
</operation>

<operation id="404" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:74  %tmp_107_3 = icmp ugt i11 %channels_3_loc, -248

]]></Node>
<StgValue><ssdm name="tmp_107_3"/></StgValue>
</operation>

<operation id="405" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:75  %tmp_79 = or i1 %tmp_106_3, %tmp_107_3

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="406" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:76  %tmp_116 = select i1 %tmp_106_3, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="407" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:77  %tmp_117 = select i1 %tmp_79, i11 %tmp_116, i11 %channels_3_loc

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="408" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:88  %tmp_111_3 = zext i11 %channels_3_loc to i32

]]></Node>
<StgValue><ssdm name="tmp_111_3"/></StgValue>
</operation>

<operation id="409" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:89  %channel_data_addr_3 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="channel_data_addr_3"/></StgValue>
</operation>

<operation id="410" st_id="29" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:90  store i32 %tmp_111_3, i32* %channel_data_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="411" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32">
<![CDATA[
:0  %lost_load = load i32* @lost, align 4

]]></Node>
<StgValue><ssdm name="lost_load"/></StgValue>
</operation>

<operation id="412" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_68 = add nsw i32 %lost_load, 1

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="413" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %tmp_68, i32* @lost, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:337  %tmp_110_16 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_108, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_110_16"/></StgValue>
</operation>

<operation id="416" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:338  %channel_scaled_V_add_17 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="channel_scaled_V_add_17"/></StgValue>
</operation>

<operation id="417" st_id="30" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:339  store i32 %tmp_110_16, i32* %channel_scaled_V_add_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0">
<![CDATA[
_ifconv:345  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="419" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:49  %tmp_110_1 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_76, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_110_1"/></StgValue>
</operation>

<operation id="420" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:50  %channel_scaled_V_add_1 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="channel_scaled_V_add_1"/></StgValue>
</operation>

<operation id="421" st_id="31" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:51  store i32 %tmp_110_1, i32* %channel_scaled_V_add_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="28" op_0_bw="22">
<![CDATA[
_ifconv:63  %tmp_2_i2_cast = sext i22 %tmp_2_i2 to i28

]]></Node>
<StgValue><ssdm name="tmp_2_i2_cast"/></StgValue>
</operation>

<operation id="423" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="57" op_0_bw="28">
<![CDATA[
_ifconv:64  %zext5_cast = zext i28 %tmp_2_i2_cast to i57

]]></Node>
<StgValue><ssdm name="zext5_cast"/></StgValue>
</operation>

<operation id="424" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ifconv:65  %mul4 = mul i57 %zext5_cast, 343597384

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="425" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:66  %tmp_78 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul4, i32 39, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="426" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="22" op_0_bw="11">
<![CDATA[
_ifconv:78  %tmp_i3_cast_cast = zext i11 %tmp_117 to i22

]]></Node>
<StgValue><ssdm name="tmp_i3_cast_cast"/></StgValue>
</operation>

<operation id="427" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:79  %tmp_1_i3 = mul i22 %tmp_i3_cast_cast, 999

]]></Node>
<StgValue><ssdm name="tmp_1_i3"/></StgValue>
</operation>

<operation id="428" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:80  %tmp_2_i3 = add i22 %tmp_1_i3, -199800

]]></Node>
<StgValue><ssdm name="tmp_2_i3"/></StgValue>
</operation>

<operation id="429" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:91  %tmp_106_4 = icmp ult i11 %channels_4_loc, 200

]]></Node>
<StgValue><ssdm name="tmp_106_4"/></StgValue>
</operation>

<operation id="430" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:92  %tmp_107_4 = icmp ugt i11 %channels_4_loc, -248

]]></Node>
<StgValue><ssdm name="tmp_107_4"/></StgValue>
</operation>

<operation id="431" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:93  %tmp_81 = or i1 %tmp_106_4, %tmp_107_4

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="432" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:94  %tmp_118 = select i1 %tmp_106_4, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="433" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:95  %tmp_119 = select i1 %tmp_81, i11 %tmp_118, i11 %channels_4_loc

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="434" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:106  %tmp_111_4 = zext i11 %channels_4_loc to i32

]]></Node>
<StgValue><ssdm name="tmp_111_4"/></StgValue>
</operation>

<operation id="435" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:107  %channel_data_addr_4 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="channel_data_addr_4"/></StgValue>
</operation>

<operation id="436" st_id="31" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:108  store i32 %tmp_111_4, i32* %channel_data_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="437" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:67  %tmp_110_2 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_78, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_110_2"/></StgValue>
</operation>

<operation id="438" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:68  %channel_scaled_V_add_2 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="channel_scaled_V_add_2"/></StgValue>
</operation>

<operation id="439" st_id="32" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:69  store i32 %tmp_110_2, i32* %channel_scaled_V_add_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="28" op_0_bw="22">
<![CDATA[
_ifconv:81  %tmp_2_i3_cast = sext i22 %tmp_2_i3 to i28

]]></Node>
<StgValue><ssdm name="tmp_2_i3_cast"/></StgValue>
</operation>

<operation id="441" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="57" op_0_bw="28">
<![CDATA[
_ifconv:82  %zext6_cast = zext i28 %tmp_2_i3_cast to i57

]]></Node>
<StgValue><ssdm name="zext6_cast"/></StgValue>
</operation>

<operation id="442" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ifconv:83  %mul6 = mul i57 %zext6_cast, 343597384

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="443" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="16" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:84  %tmp_80 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul6, i32 39, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="444" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="22" op_0_bw="11">
<![CDATA[
_ifconv:96  %tmp_i4_cast_cast = zext i11 %tmp_119 to i22

]]></Node>
<StgValue><ssdm name="tmp_i4_cast_cast"/></StgValue>
</operation>

<operation id="445" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:97  %tmp_1_i4 = mul i22 %tmp_i4_cast_cast, 999

]]></Node>
<StgValue><ssdm name="tmp_1_i4"/></StgValue>
</operation>

<operation id="446" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:98  %tmp_2_i4 = add i22 %tmp_1_i4, -199800

]]></Node>
<StgValue><ssdm name="tmp_2_i4"/></StgValue>
</operation>

<operation id="447" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:109  %tmp_106_5 = icmp ult i11 %channels_5_loc, 200

]]></Node>
<StgValue><ssdm name="tmp_106_5"/></StgValue>
</operation>

<operation id="448" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:110  %tmp_107_5 = icmp ugt i11 %channels_5_loc, -248

]]></Node>
<StgValue><ssdm name="tmp_107_5"/></StgValue>
</operation>

<operation id="449" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:111  %tmp_83 = or i1 %tmp_106_5, %tmp_107_5

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="450" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:112  %tmp_120 = select i1 %tmp_106_5, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="451" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:113  %tmp_121 = select i1 %tmp_83, i11 %tmp_120, i11 %channels_5_loc

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="452" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:124  %tmp_111_5 = zext i11 %channels_5_loc to i32

]]></Node>
<StgValue><ssdm name="tmp_111_5"/></StgValue>
</operation>

<operation id="453" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:125  %channel_data_addr_5 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="channel_data_addr_5"/></StgValue>
</operation>

<operation id="454" st_id="32" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:126  store i32 %tmp_111_5, i32* %channel_data_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="455" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:85  %tmp_110_3 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_80, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_110_3"/></StgValue>
</operation>

<operation id="456" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:86  %channel_scaled_V_add_3 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="channel_scaled_V_add_3"/></StgValue>
</operation>

<operation id="457" st_id="33" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:87  store i32 %tmp_110_3, i32* %channel_scaled_V_add_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="28" op_0_bw="22">
<![CDATA[
_ifconv:99  %tmp_2_i4_cast = sext i22 %tmp_2_i4 to i28

]]></Node>
<StgValue><ssdm name="tmp_2_i4_cast"/></StgValue>
</operation>

<operation id="459" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="57" op_0_bw="28">
<![CDATA[
_ifconv:100  %zext8_cast = zext i28 %tmp_2_i4_cast to i57

]]></Node>
<StgValue><ssdm name="zext8_cast"/></StgValue>
</operation>

<operation id="460" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ifconv:101  %mul7 = mul i57 %zext8_cast, 343597384

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="461" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:102  %tmp_82 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul7, i32 39, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="462" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="22" op_0_bw="11">
<![CDATA[
_ifconv:114  %tmp_i5_cast_cast = zext i11 %tmp_121 to i22

]]></Node>
<StgValue><ssdm name="tmp_i5_cast_cast"/></StgValue>
</operation>

<operation id="463" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:115  %tmp_1_i5 = mul i22 %tmp_i5_cast_cast, 999

]]></Node>
<StgValue><ssdm name="tmp_1_i5"/></StgValue>
</operation>

<operation id="464" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:116  %tmp_2_i5 = add i22 %tmp_1_i5, -199800

]]></Node>
<StgValue><ssdm name="tmp_2_i5"/></StgValue>
</operation>

<operation id="465" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:127  %tmp_106_6 = icmp ult i11 %channels_6_loc, 200

]]></Node>
<StgValue><ssdm name="tmp_106_6"/></StgValue>
</operation>

<operation id="466" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:128  %tmp_107_6 = icmp ugt i11 %channels_6_loc, -248

]]></Node>
<StgValue><ssdm name="tmp_107_6"/></StgValue>
</operation>

<operation id="467" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:129  %tmp_85 = or i1 %tmp_106_6, %tmp_107_6

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="468" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:130  %tmp_122 = select i1 %tmp_106_6, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="469" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:131  %tmp_123 = select i1 %tmp_85, i11 %tmp_122, i11 %channels_6_loc

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="470" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:142  %tmp_111_6 = zext i11 %channels_6_loc to i32

]]></Node>
<StgValue><ssdm name="tmp_111_6"/></StgValue>
</operation>

<operation id="471" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:143  %channel_data_addr_6 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="channel_data_addr_6"/></StgValue>
</operation>

<operation id="472" st_id="33" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:144  store i32 %tmp_111_6, i32* %channel_data_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="473" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:103  %tmp_110_4 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_82, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_110_4"/></StgValue>
</operation>

<operation id="474" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:104  %channel_scaled_V_add_4 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="channel_scaled_V_add_4"/></StgValue>
</operation>

<operation id="475" st_id="34" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:105  store i32 %tmp_110_4, i32* %channel_scaled_V_add_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="28" op_0_bw="22">
<![CDATA[
_ifconv:117  %tmp_2_i5_cast = sext i22 %tmp_2_i5 to i28

]]></Node>
<StgValue><ssdm name="tmp_2_i5_cast"/></StgValue>
</operation>

<operation id="477" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="57" op_0_bw="28">
<![CDATA[
_ifconv:118  %zext9_cast = zext i28 %tmp_2_i5_cast to i57

]]></Node>
<StgValue><ssdm name="zext9_cast"/></StgValue>
</operation>

<operation id="478" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ifconv:119  %mul9 = mul i57 %zext9_cast, 343597384

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="479" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="16" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:120  %tmp_84 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul9, i32 39, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="480" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="22" op_0_bw="11">
<![CDATA[
_ifconv:132  %tmp_i6_cast_cast = zext i11 %tmp_123 to i22

]]></Node>
<StgValue><ssdm name="tmp_i6_cast_cast"/></StgValue>
</operation>

<operation id="481" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:133  %tmp_1_i6 = mul i22 %tmp_i6_cast_cast, 999

]]></Node>
<StgValue><ssdm name="tmp_1_i6"/></StgValue>
</operation>

<operation id="482" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:134  %tmp_2_i6 = add i22 %tmp_1_i6, -199800

]]></Node>
<StgValue><ssdm name="tmp_2_i6"/></StgValue>
</operation>

<operation id="483" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:145  %tmp_106_7 = icmp ult i11 %channels_7_loc, 200

]]></Node>
<StgValue><ssdm name="tmp_106_7"/></StgValue>
</operation>

<operation id="484" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:146  %tmp_107_7 = icmp ugt i11 %channels_7_loc, -248

]]></Node>
<StgValue><ssdm name="tmp_107_7"/></StgValue>
</operation>

<operation id="485" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:147  %tmp_87 = or i1 %tmp_106_7, %tmp_107_7

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="486" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:148  %tmp_124 = select i1 %tmp_106_7, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="487" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:149  %tmp_125 = select i1 %tmp_87, i11 %tmp_124, i11 %channels_7_loc

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="488" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:160  %tmp_111_7 = zext i11 %channels_7_loc to i32

]]></Node>
<StgValue><ssdm name="tmp_111_7"/></StgValue>
</operation>

<operation id="489" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:161  %channel_data_addr_7 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="channel_data_addr_7"/></StgValue>
</operation>

<operation id="490" st_id="34" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:162  store i32 %tmp_111_7, i32* %channel_data_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="491" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:121  %tmp_110_5 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_84, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_110_5"/></StgValue>
</operation>

<operation id="492" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:122  %channel_scaled_V_add_5 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="channel_scaled_V_add_5"/></StgValue>
</operation>

<operation id="493" st_id="35" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:123  store i32 %tmp_110_5, i32* %channel_scaled_V_add_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="28" op_0_bw="22">
<![CDATA[
_ifconv:135  %tmp_2_i6_cast = sext i22 %tmp_2_i6 to i28

]]></Node>
<StgValue><ssdm name="tmp_2_i6_cast"/></StgValue>
</operation>

<operation id="495" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="57" op_0_bw="28">
<![CDATA[
_ifconv:136  %zext11_cast = zext i28 %tmp_2_i6_cast to i57

]]></Node>
<StgValue><ssdm name="zext11_cast"/></StgValue>
</operation>

<operation id="496" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ifconv:137  %mul10 = mul i57 %zext11_cast, 343597384

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="497" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:138  %tmp_86 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul10, i32 39, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="498" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="22" op_0_bw="11">
<![CDATA[
_ifconv:150  %tmp_i7_cast_cast = zext i11 %tmp_125 to i22

]]></Node>
<StgValue><ssdm name="tmp_i7_cast_cast"/></StgValue>
</operation>

<operation id="499" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:151  %tmp_1_i7 = mul i22 %tmp_i7_cast_cast, 999

]]></Node>
<StgValue><ssdm name="tmp_1_i7"/></StgValue>
</operation>

<operation id="500" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:152  %tmp_2_i7 = add i22 %tmp_1_i7, -199800

]]></Node>
<StgValue><ssdm name="tmp_2_i7"/></StgValue>
</operation>

<operation id="501" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:163  %tmp_106_8 = icmp ult i11 %channels_8_loc, 200

]]></Node>
<StgValue><ssdm name="tmp_106_8"/></StgValue>
</operation>

<operation id="502" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:164  %tmp_107_8 = icmp ugt i11 %channels_8_loc, -248

]]></Node>
<StgValue><ssdm name="tmp_107_8"/></StgValue>
</operation>

<operation id="503" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:165  %tmp_89 = or i1 %tmp_106_8, %tmp_107_8

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="504" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:166  %tmp_126 = select i1 %tmp_106_8, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="505" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:167  %tmp_127 = select i1 %tmp_89, i11 %tmp_126, i11 %channels_8_loc

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="506" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:178  %tmp_111_8 = zext i11 %channels_8_loc to i32

]]></Node>
<StgValue><ssdm name="tmp_111_8"/></StgValue>
</operation>

<operation id="507" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:179  %channel_data_addr_8 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="channel_data_addr_8"/></StgValue>
</operation>

<operation id="508" st_id="35" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:180  store i32 %tmp_111_8, i32* %channel_data_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="509" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:139  %tmp_110_6 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_86, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_110_6"/></StgValue>
</operation>

<operation id="510" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:140  %channel_scaled_V_add_6 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="channel_scaled_V_add_6"/></StgValue>
</operation>

<operation id="511" st_id="36" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:141  store i32 %tmp_110_6, i32* %channel_scaled_V_add_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="28" op_0_bw="22">
<![CDATA[
_ifconv:153  %tmp_2_i7_cast = sext i22 %tmp_2_i7 to i28

]]></Node>
<StgValue><ssdm name="tmp_2_i7_cast"/></StgValue>
</operation>

<operation id="513" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="57" op_0_bw="28">
<![CDATA[
_ifconv:154  %zext12_cast = zext i28 %tmp_2_i7_cast to i57

]]></Node>
<StgValue><ssdm name="zext12_cast"/></StgValue>
</operation>

<operation id="514" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ifconv:155  %mul12 = mul i57 %zext12_cast, 343597384

]]></Node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>

<operation id="515" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="16" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:156  %tmp_88 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul12, i32 39, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="516" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="22" op_0_bw="11">
<![CDATA[
_ifconv:168  %tmp_i8_cast_cast = zext i11 %tmp_127 to i22

]]></Node>
<StgValue><ssdm name="tmp_i8_cast_cast"/></StgValue>
</operation>

<operation id="517" st_id="36" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:169  %tmp_1_i8 = mul i22 %tmp_i8_cast_cast, 999

]]></Node>
<StgValue><ssdm name="tmp_1_i8"/></StgValue>
</operation>

<operation id="518" st_id="36" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:170  %tmp_2_i8 = add i22 %tmp_1_i8, -199800

]]></Node>
<StgValue><ssdm name="tmp_2_i8"/></StgValue>
</operation>

<operation id="519" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:181  %tmp_106_9 = icmp ult i11 %channels_9_loc, 200

]]></Node>
<StgValue><ssdm name="tmp_106_9"/></StgValue>
</operation>

<operation id="520" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:182  %tmp_107_9 = icmp ugt i11 %channels_9_loc, -248

]]></Node>
<StgValue><ssdm name="tmp_107_9"/></StgValue>
</operation>

<operation id="521" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:183  %tmp_91 = or i1 %tmp_106_9, %tmp_107_9

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="522" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:184  %tmp_128 = select i1 %tmp_106_9, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="523" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:185  %tmp_129 = select i1 %tmp_91, i11 %tmp_128, i11 %channels_9_loc

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="524" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:196  %tmp_111_9 = zext i11 %channels_9_loc to i32

]]></Node>
<StgValue><ssdm name="tmp_111_9"/></StgValue>
</operation>

<operation id="525" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:197  %channel_data_addr_9 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="channel_data_addr_9"/></StgValue>
</operation>

<operation id="526" st_id="36" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:198  store i32 %tmp_111_9, i32* %channel_data_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="527" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:157  %tmp_110_7 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_88, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_110_7"/></StgValue>
</operation>

<operation id="528" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:158  %channel_scaled_V_add_7 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="channel_scaled_V_add_7"/></StgValue>
</operation>

<operation id="529" st_id="37" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:159  store i32 %tmp_110_7, i32* %channel_scaled_V_add_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="28" op_0_bw="22">
<![CDATA[
_ifconv:171  %tmp_2_i8_cast = sext i22 %tmp_2_i8 to i28

]]></Node>
<StgValue><ssdm name="tmp_2_i8_cast"/></StgValue>
</operation>

<operation id="531" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="57" op_0_bw="28">
<![CDATA[
_ifconv:172  %zext14_cast = zext i28 %tmp_2_i8_cast to i57

]]></Node>
<StgValue><ssdm name="zext14_cast"/></StgValue>
</operation>

<operation id="532" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ifconv:173  %mul13 = mul i57 %zext14_cast, 343597384

]]></Node>
<StgValue><ssdm name="mul13"/></StgValue>
</operation>

<operation id="533" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="16" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:174  %tmp_90 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul13, i32 39, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="534" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="22" op_0_bw="11">
<![CDATA[
_ifconv:186  %tmp_i9_cast_cast = zext i11 %tmp_129 to i22

]]></Node>
<StgValue><ssdm name="tmp_i9_cast_cast"/></StgValue>
</operation>

<operation id="535" st_id="37" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:187  %tmp_1_i9 = mul i22 %tmp_i9_cast_cast, 999

]]></Node>
<StgValue><ssdm name="tmp_1_i9"/></StgValue>
</operation>

<operation id="536" st_id="37" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:188  %tmp_2_i9 = add i22 %tmp_1_i9, -199800

]]></Node>
<StgValue><ssdm name="tmp_2_i9"/></StgValue>
</operation>

<operation id="537" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:199  %tmp_106_s = icmp ult i11 %channels_10_loc, 200

]]></Node>
<StgValue><ssdm name="tmp_106_s"/></StgValue>
</operation>

<operation id="538" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:200  %tmp_107_s = icmp ugt i11 %channels_10_loc, -248

]]></Node>
<StgValue><ssdm name="tmp_107_s"/></StgValue>
</operation>

<operation id="539" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:201  %tmp_93 = or i1 %tmp_106_s, %tmp_107_s

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="540" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:202  %tmp_130 = select i1 %tmp_106_s, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="541" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:203  %tmp_131 = select i1 %tmp_93, i11 %tmp_130, i11 %channels_10_loc

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="542" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:214  %tmp_111_s = zext i11 %channels_10_loc to i32

]]></Node>
<StgValue><ssdm name="tmp_111_s"/></StgValue>
</operation>

<operation id="543" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:215  %channel_data_addr_10 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="channel_data_addr_10"/></StgValue>
</operation>

<operation id="544" st_id="37" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:216  store i32 %tmp_111_s, i32* %channel_data_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="545" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:175  %tmp_110_8 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_90, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_110_8"/></StgValue>
</operation>

<operation id="546" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:176  %channel_scaled_V_add_8 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="channel_scaled_V_add_8"/></StgValue>
</operation>

<operation id="547" st_id="38" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:177  store i32 %tmp_110_8, i32* %channel_scaled_V_add_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="28" op_0_bw="22">
<![CDATA[
_ifconv:189  %tmp_2_i9_cast = sext i22 %tmp_2_i9 to i28

]]></Node>
<StgValue><ssdm name="tmp_2_i9_cast"/></StgValue>
</operation>

<operation id="549" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="57" op_0_bw="28">
<![CDATA[
_ifconv:190  %zext15_cast = zext i28 %tmp_2_i9_cast to i57

]]></Node>
<StgValue><ssdm name="zext15_cast"/></StgValue>
</operation>

<operation id="550" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ifconv:191  %mul15 = mul i57 %zext15_cast, 343597384

]]></Node>
<StgValue><ssdm name="mul15"/></StgValue>
</operation>

<operation id="551" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="16" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:192  %tmp_92 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul15, i32 39, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="552" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="22" op_0_bw="11">
<![CDATA[
_ifconv:204  %tmp_i10_cast_cast = zext i11 %tmp_131 to i22

]]></Node>
<StgValue><ssdm name="tmp_i10_cast_cast"/></StgValue>
</operation>

<operation id="553" st_id="38" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:205  %tmp_1_i10 = mul i22 %tmp_i10_cast_cast, 999

]]></Node>
<StgValue><ssdm name="tmp_1_i10"/></StgValue>
</operation>

<operation id="554" st_id="38" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:206  %tmp_2_i10 = add i22 %tmp_1_i10, -199800

]]></Node>
<StgValue><ssdm name="tmp_2_i10"/></StgValue>
</operation>

<operation id="555" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:217  %tmp_106_10 = icmp ult i11 %channels_11_loc, 200

]]></Node>
<StgValue><ssdm name="tmp_106_10"/></StgValue>
</operation>

<operation id="556" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:218  %tmp_107_10 = icmp ugt i11 %channels_11_loc, -248

]]></Node>
<StgValue><ssdm name="tmp_107_10"/></StgValue>
</operation>

<operation id="557" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:219  %tmp_95 = or i1 %tmp_106_10, %tmp_107_10

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="558" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:220  %tmp_132 = select i1 %tmp_106_10, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="559" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:221  %tmp_133 = select i1 %tmp_95, i11 %tmp_132, i11 %channels_11_loc

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="560" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:232  %tmp_111_10 = zext i11 %channels_11_loc to i32

]]></Node>
<StgValue><ssdm name="tmp_111_10"/></StgValue>
</operation>

<operation id="561" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:233  %channel_data_addr_11 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="channel_data_addr_11"/></StgValue>
</operation>

<operation id="562" st_id="38" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:234  store i32 %tmp_111_10, i32* %channel_data_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="563" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:193  %tmp_110_9 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_92, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_110_9"/></StgValue>
</operation>

<operation id="564" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:194  %channel_scaled_V_add_9 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="channel_scaled_V_add_9"/></StgValue>
</operation>

<operation id="565" st_id="39" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:195  store i32 %tmp_110_9, i32* %channel_scaled_V_add_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="566" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="28" op_0_bw="22">
<![CDATA[
_ifconv:207  %tmp_2_i10_cast = sext i22 %tmp_2_i10 to i28

]]></Node>
<StgValue><ssdm name="tmp_2_i10_cast"/></StgValue>
</operation>

<operation id="567" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="57" op_0_bw="28">
<![CDATA[
_ifconv:208  %zext17_cast = zext i28 %tmp_2_i10_cast to i57

]]></Node>
<StgValue><ssdm name="zext17_cast"/></StgValue>
</operation>

<operation id="568" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ifconv:209  %mul16 = mul i57 %zext17_cast, 343597384

]]></Node>
<StgValue><ssdm name="mul16"/></StgValue>
</operation>

<operation id="569" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:210  %tmp_94 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul16, i32 39, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="570" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="22" op_0_bw="11">
<![CDATA[
_ifconv:222  %tmp_i11_cast_cast = zext i11 %tmp_133 to i22

]]></Node>
<StgValue><ssdm name="tmp_i11_cast_cast"/></StgValue>
</operation>

<operation id="571" st_id="39" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:223  %tmp_1_i11 = mul i22 %tmp_i11_cast_cast, 999

]]></Node>
<StgValue><ssdm name="tmp_1_i11"/></StgValue>
</operation>

<operation id="572" st_id="39" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:224  %tmp_2_i11 = add i22 %tmp_1_i11, -199800

]]></Node>
<StgValue><ssdm name="tmp_2_i11"/></StgValue>
</operation>

<operation id="573" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:235  %tmp_106_11 = icmp ult i11 %channels_12_loc, 200

]]></Node>
<StgValue><ssdm name="tmp_106_11"/></StgValue>
</operation>

<operation id="574" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:236  %tmp_107_11 = icmp ugt i11 %channels_12_loc, -248

]]></Node>
<StgValue><ssdm name="tmp_107_11"/></StgValue>
</operation>

<operation id="575" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:237  %tmp_97 = or i1 %tmp_106_11, %tmp_107_11

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="576" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:238  %tmp_134 = select i1 %tmp_106_11, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="577" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:239  %tmp_135 = select i1 %tmp_97, i11 %tmp_134, i11 %channels_12_loc

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="578" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:250  %tmp_111_11 = zext i11 %channels_12_loc to i32

]]></Node>
<StgValue><ssdm name="tmp_111_11"/></StgValue>
</operation>

<operation id="579" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:251  %channel_data_addr_12 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="channel_data_addr_12"/></StgValue>
</operation>

<operation id="580" st_id="39" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:252  store i32 %tmp_111_11, i32* %channel_data_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="581" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:211  %tmp_110_s = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_94, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_110_s"/></StgValue>
</operation>

<operation id="582" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:212  %channel_scaled_V_add_10 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="channel_scaled_V_add_10"/></StgValue>
</operation>

<operation id="583" st_id="40" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:213  store i32 %tmp_110_s, i32* %channel_scaled_V_add_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="28" op_0_bw="22">
<![CDATA[
_ifconv:225  %tmp_2_i11_cast = sext i22 %tmp_2_i11 to i28

]]></Node>
<StgValue><ssdm name="tmp_2_i11_cast"/></StgValue>
</operation>

<operation id="585" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="57" op_0_bw="28">
<![CDATA[
_ifconv:226  %zext16_cast = zext i28 %tmp_2_i11_cast to i57

]]></Node>
<StgValue><ssdm name="zext16_cast"/></StgValue>
</operation>

<operation id="586" st_id="40" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ifconv:227  %mul17 = mul i57 %zext16_cast, 343597384

]]></Node>
<StgValue><ssdm name="mul17"/></StgValue>
</operation>

<operation id="587" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:228  %tmp_96 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul17, i32 39, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="588" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="22" op_0_bw="11">
<![CDATA[
_ifconv:240  %tmp_i12_cast_cast = zext i11 %tmp_135 to i22

]]></Node>
<StgValue><ssdm name="tmp_i12_cast_cast"/></StgValue>
</operation>

<operation id="589" st_id="40" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:241  %tmp_1_i12 = mul i22 %tmp_i12_cast_cast, 999

]]></Node>
<StgValue><ssdm name="tmp_1_i12"/></StgValue>
</operation>

<operation id="590" st_id="40" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:242  %tmp_2_i12 = add i22 %tmp_1_i12, -199800

]]></Node>
<StgValue><ssdm name="tmp_2_i12"/></StgValue>
</operation>

<operation id="591" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:253  %tmp_106_12 = icmp ult i11 %channels_13_loc, 200

]]></Node>
<StgValue><ssdm name="tmp_106_12"/></StgValue>
</operation>

<operation id="592" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:254  %tmp_107_12 = icmp ugt i11 %channels_13_loc, -248

]]></Node>
<StgValue><ssdm name="tmp_107_12"/></StgValue>
</operation>

<operation id="593" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:255  %tmp_99 = or i1 %tmp_106_12, %tmp_107_12

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="594" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:256  %tmp_136 = select i1 %tmp_106_12, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="595" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:257  %tmp_137 = select i1 %tmp_99, i11 %tmp_136, i11 %channels_13_loc

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="596" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:268  %tmp_111_12 = zext i11 %channels_13_loc to i32

]]></Node>
<StgValue><ssdm name="tmp_111_12"/></StgValue>
</operation>

<operation id="597" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:269  %channel_data_addr_13 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="channel_data_addr_13"/></StgValue>
</operation>

<operation id="598" st_id="40" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:270  store i32 %tmp_111_12, i32* %channel_data_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="599" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:229  %tmp_110_10 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_96, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_110_10"/></StgValue>
</operation>

<operation id="600" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:230  %channel_scaled_V_add_11 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="channel_scaled_V_add_11"/></StgValue>
</operation>

<operation id="601" st_id="41" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:231  store i32 %tmp_110_10, i32* %channel_scaled_V_add_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="28" op_0_bw="22">
<![CDATA[
_ifconv:243  %tmp_2_i12_cast = sext i22 %tmp_2_i12 to i28

]]></Node>
<StgValue><ssdm name="tmp_2_i12_cast"/></StgValue>
</operation>

<operation id="603" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="57" op_0_bw="28">
<![CDATA[
_ifconv:244  %zext13_cast = zext i28 %tmp_2_i12_cast to i57

]]></Node>
<StgValue><ssdm name="zext13_cast"/></StgValue>
</operation>

<operation id="604" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ifconv:245  %mul14 = mul i57 %zext13_cast, 343597384

]]></Node>
<StgValue><ssdm name="mul14"/></StgValue>
</operation>

<operation id="605" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:246  %tmp_98 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul14, i32 39, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="606" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="22" op_0_bw="11">
<![CDATA[
_ifconv:258  %tmp_i13_cast_cast = zext i11 %tmp_137 to i22

]]></Node>
<StgValue><ssdm name="tmp_i13_cast_cast"/></StgValue>
</operation>

<operation id="607" st_id="41" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:259  %tmp_1_i13 = mul i22 %tmp_i13_cast_cast, 999

]]></Node>
<StgValue><ssdm name="tmp_1_i13"/></StgValue>
</operation>

<operation id="608" st_id="41" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:260  %tmp_2_i13 = add i22 %tmp_1_i13, -199800

]]></Node>
<StgValue><ssdm name="tmp_2_i13"/></StgValue>
</operation>

<operation id="609" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:271  %tmp_106_13 = icmp ult i11 %channels_14_loc, 200

]]></Node>
<StgValue><ssdm name="tmp_106_13"/></StgValue>
</operation>

<operation id="610" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:272  %tmp_107_13 = icmp ugt i11 %channels_14_loc, -248

]]></Node>
<StgValue><ssdm name="tmp_107_13"/></StgValue>
</operation>

<operation id="611" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:273  %tmp_101 = or i1 %tmp_106_13, %tmp_107_13

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="612" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:274  %tmp_138 = select i1 %tmp_106_13, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="613" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:275  %tmp_139 = select i1 %tmp_101, i11 %tmp_138, i11 %channels_14_loc

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="614" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:286  %tmp_111_13 = zext i11 %channels_14_loc to i32

]]></Node>
<StgValue><ssdm name="tmp_111_13"/></StgValue>
</operation>

<operation id="615" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:287  %channel_data_addr_14 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="channel_data_addr_14"/></StgValue>
</operation>

<operation id="616" st_id="41" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:288  store i32 %tmp_111_13, i32* %channel_data_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="617" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:247  %tmp_110_11 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_98, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_110_11"/></StgValue>
</operation>

<operation id="618" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:248  %channel_scaled_V_add_12 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="channel_scaled_V_add_12"/></StgValue>
</operation>

<operation id="619" st_id="42" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:249  store i32 %tmp_110_11, i32* %channel_scaled_V_add_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="28" op_0_bw="22">
<![CDATA[
_ifconv:261  %tmp_2_i13_cast = sext i22 %tmp_2_i13 to i28

]]></Node>
<StgValue><ssdm name="tmp_2_i13_cast"/></StgValue>
</operation>

<operation id="621" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="57" op_0_bw="28">
<![CDATA[
_ifconv:262  %zext10_cast = zext i28 %tmp_2_i13_cast to i57

]]></Node>
<StgValue><ssdm name="zext10_cast"/></StgValue>
</operation>

<operation id="622" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ifconv:263  %mul11 = mul i57 %zext10_cast, 343597384

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="623" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:264  %tmp_100 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul11, i32 39, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="624" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="22" op_0_bw="11">
<![CDATA[
_ifconv:276  %tmp_i14_cast_cast = zext i11 %tmp_139 to i22

]]></Node>
<StgValue><ssdm name="tmp_i14_cast_cast"/></StgValue>
</operation>

<operation id="625" st_id="42" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:277  %tmp_1_i14 = mul i22 %tmp_i14_cast_cast, 999

]]></Node>
<StgValue><ssdm name="tmp_1_i14"/></StgValue>
</operation>

<operation id="626" st_id="42" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:278  %tmp_2_i14 = add i22 %tmp_1_i14, -199800

]]></Node>
<StgValue><ssdm name="tmp_2_i14"/></StgValue>
</operation>

<operation id="627" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:289  %tmp_106_14 = icmp ult i11 %channels_15_loc, 200

]]></Node>
<StgValue><ssdm name="tmp_106_14"/></StgValue>
</operation>

<operation id="628" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:290  %tmp_107_14 = icmp ugt i11 %channels_15_loc, -248

]]></Node>
<StgValue><ssdm name="tmp_107_14"/></StgValue>
</operation>

<operation id="629" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:291  %tmp_103 = or i1 %tmp_106_14, %tmp_107_14

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="630" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:292  %tmp_140 = select i1 %tmp_106_14, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="631" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:293  %tmp_141 = select i1 %tmp_103, i11 %tmp_140, i11 %channels_15_loc

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="632" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:304  %tmp_111_14 = zext i11 %channels_15_loc to i32

]]></Node>
<StgValue><ssdm name="tmp_111_14"/></StgValue>
</operation>

<operation id="633" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:305  %channel_data_addr_15 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="channel_data_addr_15"/></StgValue>
</operation>

<operation id="634" st_id="42" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:306  store i32 %tmp_111_14, i32* %channel_data_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="635" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:265  %tmp_110_12 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_100, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_110_12"/></StgValue>
</operation>

<operation id="636" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:266  %channel_scaled_V_add_13 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="channel_scaled_V_add_13"/></StgValue>
</operation>

<operation id="637" st_id="43" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:267  store i32 %tmp_110_12, i32* %channel_scaled_V_add_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="638" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="28" op_0_bw="22">
<![CDATA[
_ifconv:279  %tmp_2_i14_cast = sext i22 %tmp_2_i14 to i28

]]></Node>
<StgValue><ssdm name="tmp_2_i14_cast"/></StgValue>
</operation>

<operation id="639" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="57" op_0_bw="28">
<![CDATA[
_ifconv:280  %zext7_cast = zext i28 %tmp_2_i14_cast to i57

]]></Node>
<StgValue><ssdm name="zext7_cast"/></StgValue>
</operation>

<operation id="640" st_id="43" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ifconv:281  %mul8 = mul i57 %zext7_cast, 343597384

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="641" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="16" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:282  %tmp_102 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul8, i32 39, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="642" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="22" op_0_bw="11">
<![CDATA[
_ifconv:294  %tmp_i15_cast_cast = zext i11 %tmp_141 to i22

]]></Node>
<StgValue><ssdm name="tmp_i15_cast_cast"/></StgValue>
</operation>

<operation id="643" st_id="43" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:295  %tmp_1_i15 = mul i22 %tmp_i15_cast_cast, 999

]]></Node>
<StgValue><ssdm name="tmp_1_i15"/></StgValue>
</operation>

<operation id="644" st_id="43" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:296  %tmp_2_i15 = add i22 %tmp_1_i15, -199800

]]></Node>
<StgValue><ssdm name="tmp_2_i15"/></StgValue>
</operation>

<operation id="645" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:307  %tmp_106_15 = icmp ult i11 %channels_16_loc, 200

]]></Node>
<StgValue><ssdm name="tmp_106_15"/></StgValue>
</operation>

<operation id="646" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:308  %tmp_107_15 = icmp ugt i11 %channels_16_loc, -248

]]></Node>
<StgValue><ssdm name="tmp_107_15"/></StgValue>
</operation>

<operation id="647" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:309  %tmp_105 = or i1 %tmp_106_15, %tmp_107_15

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="648" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:310  %tmp_142 = select i1 %tmp_106_15, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="649" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:311  %tmp_143 = select i1 %tmp_105, i11 %tmp_142, i11 %channels_16_loc

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="650" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:322  %tmp_111_15 = zext i11 %channels_16_loc to i32

]]></Node>
<StgValue><ssdm name="tmp_111_15"/></StgValue>
</operation>

<operation id="651" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:323  %channel_data_addr_16 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="channel_data_addr_16"/></StgValue>
</operation>

<operation id="652" st_id="43" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:324  store i32 %tmp_111_15, i32* %channel_data_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="653" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:283  %tmp_110_13 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_102, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_110_13"/></StgValue>
</operation>

<operation id="654" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:284  %channel_scaled_V_add_14 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="channel_scaled_V_add_14"/></StgValue>
</operation>

<operation id="655" st_id="44" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:285  store i32 %tmp_110_13, i32* %channel_scaled_V_add_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="28" op_0_bw="22">
<![CDATA[
_ifconv:297  %tmp_2_i15_cast = sext i22 %tmp_2_i15 to i28

]]></Node>
<StgValue><ssdm name="tmp_2_i15_cast"/></StgValue>
</operation>

<operation id="657" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="57" op_0_bw="28">
<![CDATA[
_ifconv:298  %zext4_cast = zext i28 %tmp_2_i15_cast to i57

]]></Node>
<StgValue><ssdm name="zext4_cast"/></StgValue>
</operation>

<operation id="658" st_id="44" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ifconv:299  %mul5 = mul i57 %zext4_cast, 343597384

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="659" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="16" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:300  %tmp_104 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul5, i32 39, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="660" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="22" op_0_bw="11">
<![CDATA[
_ifconv:312  %tmp_i16_cast_cast = zext i11 %tmp_143 to i22

]]></Node>
<StgValue><ssdm name="tmp_i16_cast_cast"/></StgValue>
</operation>

<operation id="661" st_id="44" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:313  %tmp_1_i16 = mul i22 %tmp_i16_cast_cast, 999

]]></Node>
<StgValue><ssdm name="tmp_1_i16"/></StgValue>
</operation>

<operation id="662" st_id="44" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:314  %tmp_2_i16 = add i22 %tmp_1_i16, -199800

]]></Node>
<StgValue><ssdm name="tmp_2_i16"/></StgValue>
</operation>

<operation id="663" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:325  %tmp_106_16 = icmp ult i11 %channels_17_loc, 200

]]></Node>
<StgValue><ssdm name="tmp_106_16"/></StgValue>
</operation>

<operation id="664" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:326  %tmp_107_16 = icmp ugt i11 %channels_17_loc, -248

]]></Node>
<StgValue><ssdm name="tmp_107_16"/></StgValue>
</operation>

<operation id="665" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:327  %tmp_107 = or i1 %tmp_106_16, %tmp_107_16

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="666" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:328  %tmp_144 = select i1 %tmp_106_16, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="667" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:329  %tmp_145 = select i1 %tmp_107, i11 %tmp_144, i11 %channels_17_loc

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="668" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:340  %tmp_111_16 = zext i11 %channels_17_loc to i32

]]></Node>
<StgValue><ssdm name="tmp_111_16"/></StgValue>
</operation>

<operation id="669" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:341  %channel_data_addr_17 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="channel_data_addr_17"/></StgValue>
</operation>

<operation id="670" st_id="44" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:342  store i32 %tmp_111_16, i32* %channel_data_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="671" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:301  %tmp_110_14 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_104, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_110_14"/></StgValue>
</operation>

<operation id="672" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:302  %channel_scaled_V_add_15 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="channel_scaled_V_add_15"/></StgValue>
</operation>

<operation id="673" st_id="45" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:303  store i32 %tmp_110_14, i32* %channel_scaled_V_add_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="674" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="28" op_0_bw="22">
<![CDATA[
_ifconv:315  %tmp_2_i16_cast = sext i22 %tmp_2_i16 to i28

]]></Node>
<StgValue><ssdm name="tmp_2_i16_cast"/></StgValue>
</operation>

<operation id="675" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="57" op_0_bw="28">
<![CDATA[
_ifconv:316  %zext1_cast = zext i28 %tmp_2_i16_cast to i57

]]></Node>
<StgValue><ssdm name="zext1_cast"/></StgValue>
</operation>

<operation id="676" st_id="45" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ifconv:317  %mul2 = mul i57 %zext1_cast, 343597384

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="677" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="16" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:318  %tmp_106 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul2, i32 39, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="678" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="22" op_0_bw="11">
<![CDATA[
_ifconv:330  %tmp_i17_cast_cast = zext i11 %tmp_145 to i22

]]></Node>
<StgValue><ssdm name="tmp_i17_cast_cast"/></StgValue>
</operation>

<operation id="679" st_id="45" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:331  %tmp_1_i17 = mul i22 %tmp_i17_cast_cast, 999

]]></Node>
<StgValue><ssdm name="tmp_1_i17"/></StgValue>
</operation>

<operation id="680" st_id="45" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:332  %tmp_2_i17 = add i22 %tmp_1_i17, -199800

]]></Node>
<StgValue><ssdm name="tmp_2_i17"/></StgValue>
</operation>

<operation id="681" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:343  %channel_data_addr17 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="channel_data_addr17"/></StgValue>
</operation>

<operation id="682" st_id="45" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:344  store i32 %errors_loc, i32* %channel_data_addr17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="683" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:319  %tmp_110_15 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_106, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_110_15"/></StgValue>
</operation>

<operation id="684" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:320  %channel_scaled_V_add_16 = getelementptr [4096 x i32]* %channel_scaled_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="channel_scaled_V_add_16"/></StgValue>
</operation>

<operation id="685" st_id="46" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:321  store i32 %tmp_110_15, i32* %channel_scaled_V_add_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="686" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="28" op_0_bw="22">
<![CDATA[
_ifconv:333  %tmp_2_i17_cast = sext i22 %tmp_2_i17 to i28

]]></Node>
<StgValue><ssdm name="tmp_2_i17_cast"/></StgValue>
</operation>

<operation id="687" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="57" op_0_bw="28">
<![CDATA[
_ifconv:334  %zext_cast = zext i28 %tmp_2_i17_cast to i57

]]></Node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="688" st_id="46" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ifconv:335  %mul = mul i57 %zext_cast, 343597384

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="689" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="16" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:336  %tmp_108 = call i16 @_ssdm_op_PartSelect.i16.i57.i32.i32(i57 %mul, i32 39, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
