0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC4/TESTE_CORDIC4.srcs/sources_1/imports/sine/sine_package.vhd,1060285654,vhdl,C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC4/TESTE_CORDIC4.srcs/sources_1/imports/sine/sine_wave.vhd;C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC4/TESTE_CORDIC4.srcs/sources_1/imports/sine/sine_wave_tb.vhd,,,sine_package,,,,,,,,
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC4/TESTE_CORDIC4.srcs/sources_1/imports/sine/sine_wave.vhd,1060271158,vhdl,C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC4/TESTE_CORDIC4.srcs/sources_1/imports/sine/sine_wave_cf.vhd,,,sine_wave,,,,,,,,
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC4/TESTE_CORDIC4.srcs/sources_1/imports/sine/sine_wave_cf.vhd,1059082634,vhdl,,,,cfg_sine_wave_tb,,,,,,,,
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC4/TESTE_CORDIC4.srcs/sources_1/imports/sine/sine_wave_tb.vhd,1060271668,vhdl,C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC4/TESTE_CORDIC4.srcs/sources_1/imports/sine/sine_wave_cf.vhd,,,sine_wave_tb,,,,,,,,
