set_min_delay 10 -fall -rise_from [get_ports clk*] -fall_from {clk1 clk2} -through adder1 -rise_through pin* -fall_through adder1 -fall_to [get_clocks {core_clk}] -ignore_clock_latency -probe -reset_path
