============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue May 14 09:27:06 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.322300s wall, 0.859375s user + 0.046875s system = 0.906250s CPU (68.5%)

RUN-1004 : used memory is 267 MB, reserved memory is 244 MB, peak memory is 272 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 94386201296896"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4234837753856"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 94386201296896"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83777632075776"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4234837753856"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P2[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P2[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P2[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P2[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P2[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P2[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P2[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P2[24]
SYN-5055 WARNING: The kept net Interconncet/HADDR[23] will be merged to another kept net HADDR_P2[23]
SYN-5055 WARNING: The kept net Interconncet/HADDR[22] will be merged to another kept net HADDR_P2[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 9858 instances
RUN-0007 : 6134 luts, 2901 seqs, 455 mslices, 237 lslices, 100 pads, 24 brams, 3 dsps
RUN-1001 : There are total 10983 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 6563 nets have 2 pins
RUN-1001 : 3180 nets have [3 - 5] pins
RUN-1001 : 714 nets have [6 - 10] pins
RUN-1001 : 298 nets have [11 - 20] pins
RUN-1001 : 207 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     226     
RUN-1001 :   No   |  No   |  Yes  |    1284     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     588     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  58   |     11     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 74
PHY-3001 : Initial placement ...
PHY-3001 : design contains 9856 instances, 6134 luts, 2901 seqs, 692 slices, 134 macros(692 instances: 455 mslices 237 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 46672, tnet num: 10981, tinst num: 9856, tnode num: 56264, tedge num: 76289.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10981 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.974023s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (72.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.69061e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 9856.
PHY-3001 : Level 1 #clusters 1381.
PHY-3001 : End clustering;  0.087417s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (89.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 750847, overlap = 318.688
PHY-3002 : Step(2): len = 639813, overlap = 356.312
PHY-3002 : Step(3): len = 454981, overlap = 458.531
PHY-3002 : Step(4): len = 399132, overlap = 476.625
PHY-3002 : Step(5): len = 316236, overlap = 541.906
PHY-3002 : Step(6): len = 276120, overlap = 593.812
PHY-3002 : Step(7): len = 223416, overlap = 677.406
PHY-3002 : Step(8): len = 201019, overlap = 713.812
PHY-3002 : Step(9): len = 173772, overlap = 727.938
PHY-3002 : Step(10): len = 155347, overlap = 741.594
PHY-3002 : Step(11): len = 141152, overlap = 781.75
PHY-3002 : Step(12): len = 128834, overlap = 796.469
PHY-3002 : Step(13): len = 123717, overlap = 828.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.56297e-06
PHY-3002 : Step(14): len = 150660, overlap = 765.656
PHY-3002 : Step(15): len = 213900, overlap = 651.469
PHY-3002 : Step(16): len = 225473, overlap = 535.969
PHY-3002 : Step(17): len = 224674, overlap = 522.625
PHY-3002 : Step(18): len = 214474, overlap = 519.125
PHY-3002 : Step(19): len = 204793, overlap = 544.562
PHY-3002 : Step(20): len = 193533, overlap = 551.781
PHY-3002 : Step(21): len = 186511, overlap = 571.188
PHY-3002 : Step(22): len = 180606, overlap = 576.219
PHY-3002 : Step(23): len = 176805, overlap = 577.5
PHY-3002 : Step(24): len = 175150, overlap = 573.5
PHY-3002 : Step(25): len = 172821, overlap = 593.5
PHY-3002 : Step(26): len = 171665, overlap = 620.656
PHY-3002 : Step(27): len = 171061, overlap = 629.5
PHY-3002 : Step(28): len = 170772, overlap = 615.156
PHY-3002 : Step(29): len = 169616, overlap = 613.188
PHY-3002 : Step(30): len = 167879, overlap = 621.844
PHY-3002 : Step(31): len = 166917, overlap = 632.281
PHY-3002 : Step(32): len = 166026, overlap = 631.844
PHY-3002 : Step(33): len = 165470, overlap = 632.406
PHY-3002 : Step(34): len = 165175, overlap = 632.906
PHY-3002 : Step(35): len = 165785, overlap = 639
PHY-3002 : Step(36): len = 164772, overlap = 621.5
PHY-3002 : Step(37): len = 163816, overlap = 634.812
PHY-3002 : Step(38): len = 163044, overlap = 631.719
PHY-3002 : Step(39): len = 161507, overlap = 652.75
PHY-3002 : Step(40): len = 160381, overlap = 656.719
PHY-3002 : Step(41): len = 159212, overlap = 646.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.12594e-06
PHY-3002 : Step(42): len = 164329, overlap = 621.781
PHY-3002 : Step(43): len = 174606, overlap = 597.562
PHY-3002 : Step(44): len = 182683, overlap = 589.719
PHY-3002 : Step(45): len = 188203, overlap = 567.5
PHY-3002 : Step(46): len = 190382, overlap = 556.031
PHY-3002 : Step(47): len = 191261, overlap = 546.25
PHY-3002 : Step(48): len = 189952, overlap = 543.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.02519e-05
PHY-3002 : Step(49): len = 198514, overlap = 524.938
PHY-3002 : Step(50): len = 216428, overlap = 442.938
PHY-3002 : Step(51): len = 229670, overlap = 400.094
PHY-3002 : Step(52): len = 236233, overlap = 381.562
PHY-3002 : Step(53): len = 236788, overlap = 386.594
PHY-3002 : Step(54): len = 235551, overlap = 386.062
PHY-3002 : Step(55): len = 234313, overlap = 396.438
PHY-3002 : Step(56): len = 232628, overlap = 401.312
PHY-3002 : Step(57): len = 231032, overlap = 402.406
PHY-3002 : Step(58): len = 229908, overlap = 404.406
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.05038e-05
PHY-3002 : Step(59): len = 242897, overlap = 385.688
PHY-3002 : Step(60): len = 258938, overlap = 316.75
PHY-3002 : Step(61): len = 270094, overlap = 304.156
PHY-3002 : Step(62): len = 276036, overlap = 291.375
PHY-3002 : Step(63): len = 278774, overlap = 285.781
PHY-3002 : Step(64): len = 280435, overlap = 281.75
PHY-3002 : Step(65): len = 279515, overlap = 283.906
PHY-3002 : Step(66): len = 277421, overlap = 284.188
PHY-3002 : Step(67): len = 274681, overlap = 289.531
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.10075e-05
PHY-3002 : Step(68): len = 291287, overlap = 274.219
PHY-3002 : Step(69): len = 304647, overlap = 239
PHY-3002 : Step(70): len = 310426, overlap = 231.094
PHY-3002 : Step(71): len = 314670, overlap = 234.281
PHY-3002 : Step(72): len = 318825, overlap = 216.625
PHY-3002 : Step(73): len = 320859, overlap = 211.031
PHY-3002 : Step(74): len = 319641, overlap = 205.094
PHY-3002 : Step(75): len = 319359, overlap = 202.938
PHY-3002 : Step(76): len = 319504, overlap = 198.688
PHY-3002 : Step(77): len = 319491, overlap = 199
PHY-3002 : Step(78): len = 319321, overlap = 198.469
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.20151e-05
PHY-3002 : Step(79): len = 332793, overlap = 187.969
PHY-3002 : Step(80): len = 342558, overlap = 167.75
PHY-3002 : Step(81): len = 344771, overlap = 150.438
PHY-3002 : Step(82): len = 347232, overlap = 137.594
PHY-3002 : Step(83): len = 350279, overlap = 138.188
PHY-3002 : Step(84): len = 352061, overlap = 134.812
PHY-3002 : Step(85): len = 351509, overlap = 133.438
PHY-3002 : Step(86): len = 351697, overlap = 141.688
PHY-3002 : Step(87): len = 352381, overlap = 144.094
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00016403
PHY-3002 : Step(88): len = 363521, overlap = 126.125
PHY-3002 : Step(89): len = 371476, overlap = 119.406
PHY-3002 : Step(90): len = 371899, overlap = 109.562
PHY-3002 : Step(91): len = 373238, overlap = 107.812
PHY-3002 : Step(92): len = 377390, overlap = 106.469
PHY-3002 : Step(93): len = 379956, overlap = 106.625
PHY-3002 : Step(94): len = 379746, overlap = 108.969
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00032806
PHY-3002 : Step(95): len = 385163, overlap = 100.688
PHY-3002 : Step(96): len = 390119, overlap = 87.8438
PHY-3002 : Step(97): len = 390682, overlap = 89.4688
PHY-3002 : Step(98): len = 392293, overlap = 86.2188
PHY-3002 : Step(99): len = 395520, overlap = 93.3125
PHY-3002 : Step(100): len = 397493, overlap = 82.9062
PHY-3002 : Step(101): len = 396466, overlap = 77.4375
PHY-3002 : Step(102): len = 396447, overlap = 84.875
PHY-3002 : Step(103): len = 398123, overlap = 84
PHY-3002 : Step(104): len = 399359, overlap = 81.25
PHY-3002 : Step(105): len = 398574, overlap = 81.5312
PHY-3002 : Step(106): len = 398840, overlap = 83.0625
PHY-3002 : Step(107): len = 399944, overlap = 81.125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000656121
PHY-3002 : Step(108): len = 403852, overlap = 79.75
PHY-3002 : Step(109): len = 408138, overlap = 71.8438
PHY-3002 : Step(110): len = 409320, overlap = 68.2812
PHY-3002 : Step(111): len = 410372, overlap = 70.4062
PHY-3002 : Step(112): len = 413265, overlap = 65.5938
PHY-3002 : Step(113): len = 415718, overlap = 64.875
PHY-3002 : Step(114): len = 415745, overlap = 68.875
PHY-3002 : Step(115): len = 416925, overlap = 70.5
PHY-3002 : Step(116): len = 419013, overlap = 69.875
PHY-3002 : Step(117): len = 420985, overlap = 72.625
PHY-3002 : Step(118): len = 420127, overlap = 69.6875
PHY-3002 : Step(119): len = 420923, overlap = 64.5312
PHY-3002 : Step(120): len = 422333, overlap = 58.7188
PHY-3002 : Step(121): len = 422536, overlap = 58.5938
PHY-3002 : Step(122): len = 421694, overlap = 63.0938
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00114536
PHY-3002 : Step(123): len = 423981, overlap = 63.2812
PHY-3002 : Step(124): len = 426496, overlap = 60.7812
PHY-3002 : Step(125): len = 427820, overlap = 60.4688
PHY-3002 : Step(126): len = 429555, overlap = 58.7188
PHY-3002 : Step(127): len = 431194, overlap = 56.9688
PHY-3002 : Step(128): len = 432503, overlap = 60.1562
PHY-3002 : Step(129): len = 432077, overlap = 62.1562
PHY-3002 : Step(130): len = 432290, overlap = 57.7812
PHY-3002 : Step(131): len = 433852, overlap = 64.4062
PHY-3002 : Step(132): len = 434990, overlap = 66.0312
PHY-3002 : Step(133): len = 434977, overlap = 66.0312
PHY-3002 : Step(134): len = 435717, overlap = 63.5625
PHY-3002 : Step(135): len = 437258, overlap = 61.9375
PHY-3002 : Step(136): len = 437976, overlap = 66.5
PHY-3002 : Step(137): len = 437642, overlap = 62
PHY-3002 : Step(138): len = 437600, overlap = 62
PHY-3002 : Step(139): len = 438160, overlap = 62
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00190738
PHY-3002 : Step(140): len = 439673, overlap = 62
PHY-3002 : Step(141): len = 441282, overlap = 60.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018075s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/10983.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 593080, over cnt = 1246(3%), over = 6907, worst = 36
PHY-1001 : End global iterations;  0.317622s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (44.3%)

PHY-1001 : Congestion index: top1 = 82.56, top5 = 61.60, top10 = 51.23, top15 = 45.07.
PHY-3001 : End congestion estimation;  0.435550s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (53.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10981 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.392627s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (87.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000162296
PHY-3002 : Step(142): len = 489623, overlap = 27.1562
PHY-3002 : Step(143): len = 491860, overlap = 25.6562
PHY-3002 : Step(144): len = 486620, overlap = 25.875
PHY-3002 : Step(145): len = 485448, overlap = 25.1562
PHY-3002 : Step(146): len = 485952, overlap = 19
PHY-3002 : Step(147): len = 488483, overlap = 16.625
PHY-3002 : Step(148): len = 487773, overlap = 15.3125
PHY-3002 : Step(149): len = 487473, overlap = 15.5
PHY-3002 : Step(150): len = 486179, overlap = 12.9062
PHY-3002 : Step(151): len = 487175, overlap = 12.8438
PHY-3002 : Step(152): len = 483406, overlap = 12.6562
PHY-3002 : Step(153): len = 480984, overlap = 13.75
PHY-3002 : Step(154): len = 478668, overlap = 15.875
PHY-3002 : Step(155): len = 476644, overlap = 17.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000324593
PHY-3002 : Step(156): len = 478021, overlap = 16.0625
PHY-3002 : Step(157): len = 481547, overlap = 15
PHY-3002 : Step(158): len = 482214, overlap = 14.4062
PHY-3002 : Step(159): len = 483736, overlap = 13.1875
PHY-3002 : Step(160): len = 485295, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000649185
PHY-3002 : Step(161): len = 488651, overlap = 12.3125
PHY-3002 : Step(162): len = 497516, overlap = 11.375
PHY-3002 : Step(163): len = 502745, overlap = 9.375
PHY-3002 : Step(164): len = 502846, overlap = 10.1875
PHY-3002 : Step(165): len = 502452, overlap = 10.3125
PHY-3002 : Step(166): len = 501616, overlap = 11
PHY-3002 : Step(167): len = 501309, overlap = 10.2188
PHY-3002 : Step(168): len = 501524, overlap = 9.6875
PHY-3002 : Step(169): len = 503245, overlap = 5.15625
PHY-3002 : Step(170): len = 503099, overlap = 2.78125
PHY-3002 : Step(171): len = 502650, overlap = 2.0625
PHY-3002 : Step(172): len = 501914, overlap = 2.3125
PHY-3002 : Step(173): len = 501290, overlap = 1.5625
PHY-3002 : Step(174): len = 501187, overlap = 0.4375
PHY-3002 : Step(175): len = 500860, overlap = 0
PHY-3002 : Step(176): len = 500502, overlap = 0.5
PHY-3002 : Step(177): len = 499464, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 31/10983.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 597576, over cnt = 1684(4%), over = 6967, worst = 52
PHY-1001 : End global iterations;  0.393484s wall, 0.218750s user + 0.062500s system = 0.281250s CPU (71.5%)

PHY-1001 : Congestion index: top1 = 69.72, top5 = 54.54, top10 = 47.18, top15 = 42.83.
PHY-3001 : End congestion estimation;  0.520873s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (75.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10981 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.397395s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (86.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000151117
PHY-3002 : Step(178): len = 497301, overlap = 97.5938
PHY-3002 : Step(179): len = 496072, overlap = 74.75
PHY-3002 : Step(180): len = 492280, overlap = 76.9375
PHY-3002 : Step(181): len = 489630, overlap = 71.1875
PHY-3002 : Step(182): len = 486080, overlap = 66.75
PHY-3002 : Step(183): len = 482234, overlap = 59.1562
PHY-3002 : Step(184): len = 478758, overlap = 57.4375
PHY-3002 : Step(185): len = 474631, overlap = 54.4062
PHY-3002 : Step(186): len = 471177, overlap = 58.3125
PHY-3002 : Step(187): len = 468453, overlap = 56.4375
PHY-3002 : Step(188): len = 466065, overlap = 57.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000302234
PHY-3002 : Step(189): len = 466964, overlap = 54.4062
PHY-3002 : Step(190): len = 469178, overlap = 50.6875
PHY-3002 : Step(191): len = 470084, overlap = 48.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000604469
PHY-3002 : Step(192): len = 472684, overlap = 49.5
PHY-3002 : Step(193): len = 480814, overlap = 41.7812
PHY-3002 : Step(194): len = 481843, overlap = 35.7188
PHY-3002 : Step(195): len = 481640, overlap = 35.3438
PHY-3002 : Step(196): len = 481420, overlap = 31.125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 46672, tnet num: 10981, tinst num: 9856, tnode num: 56264, tedge num: 76289.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 225.81 peak overflow 3.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 434/10983.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 593368, over cnt = 1755(4%), over = 5929, worst = 32
PHY-1001 : End global iterations;  0.449382s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (62.6%)

PHY-1001 : Congestion index: top1 = 63.02, top5 = 48.75, top10 = 43.12, top15 = 39.85.
PHY-1001 : End incremental global routing;  0.585492s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (64.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10981 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.389725s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (72.2%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9749 has valid locations, 39 needs to be replaced
PHY-3001 : design contains 9890 instances, 6139 luts, 2930 seqs, 692 slices, 134 macros(692 instances: 455 mslices 237 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 484950
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9416/11017.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 596736, over cnt = 1758(4%), over = 5944, worst = 32
PHY-1001 : End global iterations;  0.077435s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 62.69, top5 = 48.69, top10 = 43.16, top15 = 39.88.
PHY-3001 : End congestion estimation;  0.227239s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (41.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 46808, tnet num: 11015, tinst num: 9890, tnode num: 56487, tedge num: 76493.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11015 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.164891s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (52.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(197): len = 484681, overlap = 0
PHY-3002 : Step(198): len = 484616, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9432/11017.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 596240, over cnt = 1761(5%), over = 5946, worst = 32
PHY-1001 : End global iterations;  0.066298s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (47.1%)

PHY-1001 : Congestion index: top1 = 62.69, top5 = 48.69, top10 = 43.16, top15 = 39.90.
PHY-3001 : End congestion estimation;  0.219050s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (71.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11015 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.414294s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (26.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000954621
PHY-3002 : Step(199): len = 484586, overlap = 31.1875
PHY-3002 : Step(200): len = 484589, overlap = 31.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00190924
PHY-3002 : Step(201): len = 484685, overlap = 31.125
PHY-3002 : Step(202): len = 484685, overlap = 31.125
PHY-3001 : Final: Len = 484685, Over = 31.125
PHY-3001 : End incremental placement;  2.318801s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (43.8%)

OPT-1001 : Total overflow 226.38 peak overflow 3.31
OPT-1001 : End high-fanout net optimization;  3.526557s wall, 1.687500s user + 0.015625s system = 1.703125s CPU (48.3%)

OPT-1001 : Current memory(MB): used = 500, reserve = 487, peak = 510.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9424/11017.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 596432, over cnt = 1760(5%), over = 5882, worst = 32
PHY-1002 : len = 623424, over cnt = 1128(3%), over = 2835, worst = 28
PHY-1002 : len = 642016, over cnt = 418(1%), over = 978, worst = 20
PHY-1002 : len = 649264, over cnt = 153(0%), over = 327, worst = 11
PHY-1002 : len = 650792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.647625s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (31.4%)

PHY-1001 : Congestion index: top1 = 51.36, top5 = 43.92, top10 = 40.03, top15 = 37.53.
OPT-1001 : End congestion update;  0.798097s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (39.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11015 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.341689s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (68.6%)

OPT-0007 : Start: WNS -3195 TNS -52932 NUM_FEPS 52
OPT-0007 : Iter 1: improved WNS -3195 TNS -52597 NUM_FEPS 50 with 31 cells processed and 1000 slack improved
OPT-0007 : Iter 2: improved WNS -3195 TNS -52231 NUM_FEPS 50 with 11 cells processed and 366 slack improved
OPT-0007 : Iter 3: improved WNS -3195 TNS -52197 NUM_FEPS 50 with 4 cells processed and 150 slack improved
OPT-0007 : Iter 4: improved WNS -3195 TNS -52197 NUM_FEPS 50 with 1 cells processed and 50 slack improved
OPT-1001 : End global optimization;  1.159366s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (47.2%)

OPT-1001 : Current memory(MB): used = 501, reserve = 487, peak = 510.
OPT-1001 : End physical optimization;  5.779534s wall, 2.843750s user + 0.062500s system = 2.906250s CPU (50.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6139 LUT to BLE ...
SYN-4008 : Packed 6139 LUT and 1136 SEQ to BLE.
SYN-4003 : Packing 1794 remaining SEQ's ...
SYN-4005 : Packed 1390 SEQ with LUT/SLICE
SYN-4006 : 3730 single LUT's are left
SYN-4006 : 404 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6543/7944 primitive instances ...
PHY-3001 : End packing;  0.429767s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (65.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4415 instances
RUN-1001 : 2142 mslices, 2142 lslices, 100 pads, 24 brams, 3 dsps
RUN-1001 : There are total 10072 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5414 nets have 2 pins
RUN-1001 : 3278 nets have [3 - 5] pins
RUN-1001 : 815 nets have [6 - 10] pins
RUN-1001 : 313 nets have [11 - 20] pins
RUN-1001 : 237 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4413 instances, 4284 slices, 134 macros(692 instances: 455 mslices 237 lslices)
PHY-3001 : Cell area utilization is 50%
PHY-3001 : After packing: Len = 493902, Over = 95
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5053/10072.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 638488, over cnt = 1070(3%), over = 1593, worst = 6
PHY-1002 : len = 642256, over cnt = 596(1%), over = 802, worst = 6
PHY-1002 : len = 649872, over cnt = 90(0%), over = 119, worst = 6
PHY-1002 : len = 651216, over cnt = 26(0%), over = 29, worst = 3
PHY-1002 : len = 651792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.713766s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (39.4%)

PHY-1001 : Congestion index: top1 = 52.63, top5 = 44.19, top10 = 40.09, top15 = 37.54.
PHY-3001 : End congestion estimation;  0.906952s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (51.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 44173, tnet num: 10070, tinst num: 4413, tnode num: 51814, tedge num: 74591.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10070 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.289620s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (44.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.35979e-05
PHY-3002 : Step(203): len = 485946, overlap = 100
PHY-3002 : Step(204): len = 480990, overlap = 114.5
PHY-3002 : Step(205): len = 477887, overlap = 114.25
PHY-3002 : Step(206): len = 475475, overlap = 122
PHY-3002 : Step(207): len = 474191, overlap = 123.5
PHY-3002 : Step(208): len = 473523, overlap = 128
PHY-3002 : Step(209): len = 472554, overlap = 124.5
PHY-3002 : Step(210): len = 472294, overlap = 124
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000147196
PHY-3002 : Step(211): len = 477991, overlap = 116.75
PHY-3002 : Step(212): len = 483989, overlap = 107
PHY-3002 : Step(213): len = 485623, overlap = 103.25
PHY-3002 : Step(214): len = 486891, overlap = 101.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000294392
PHY-3002 : Step(215): len = 493633, overlap = 92.25
PHY-3002 : Step(216): len = 499296, overlap = 86
PHY-3002 : Step(217): len = 501463, overlap = 79
PHY-3002 : Step(218): len = 502692, overlap = 78.5
PHY-3002 : Step(219): len = 504206, overlap = 76.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.893929s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (3.5%)

PHY-3001 : Trial Legalized: Len = 541376
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 501/10072.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 666120, over cnt = 1421(4%), over = 2372, worst = 8
PHY-1002 : len = 677512, over cnt = 658(1%), over = 922, worst = 5
PHY-1002 : len = 685384, over cnt = 193(0%), over = 270, worst = 5
PHY-1002 : len = 688048, over cnt = 37(0%), over = 54, worst = 5
PHY-1002 : len = 689072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.953739s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (49.1%)

PHY-1001 : Congestion index: top1 = 50.54, top5 = 44.95, top10 = 41.43, top15 = 38.99.
PHY-3001 : End congestion estimation;  1.177494s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (50.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10070 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.448579s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (24.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000178072
PHY-3002 : Step(220): len = 526040, overlap = 12
PHY-3002 : Step(221): len = 518164, overlap = 24.75
PHY-3002 : Step(222): len = 511535, overlap = 35.5
PHY-3002 : Step(223): len = 506370, overlap = 44.25
PHY-3002 : Step(224): len = 502690, overlap = 50
PHY-3002 : Step(225): len = 500984, overlap = 56.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000356144
PHY-3002 : Step(226): len = 507601, overlap = 49.25
PHY-3002 : Step(227): len = 510400, overlap = 44.75
PHY-3002 : Step(228): len = 512432, overlap = 44.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000712289
PHY-3002 : Step(229): len = 516700, overlap = 43
PHY-3002 : Step(230): len = 522143, overlap = 37.5
PHY-3002 : Step(231): len = 525183, overlap = 34.5
PHY-3002 : Step(232): len = 524883, overlap = 32.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011237s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 536105, Over = 0
PHY-3001 : Spreading special nets. 33 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026663s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 44 instances has been re-located, deltaX = 11, deltaY = 24, maxDist = 2.
PHY-3001 : Final: Len = 536741, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 44173, tnet num: 10070, tinst num: 4413, tnode num: 51814, tedge num: 74591.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.000549s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (46.8%)

RUN-1004 : used memory is 478 MB, reserved memory is 475 MB, peak memory is 522 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2996/10072.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 673984, over cnt = 1256(3%), over = 2003, worst = 7
PHY-1002 : len = 681688, over cnt = 639(1%), over = 871, worst = 6
PHY-1002 : len = 688776, over cnt = 212(0%), over = 267, worst = 5
PHY-1002 : len = 690936, over cnt = 50(0%), over = 60, worst = 4
PHY-1002 : len = 691776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.897020s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (52.3%)

PHY-1001 : Congestion index: top1 = 50.22, top5 = 44.06, top10 = 40.09, top15 = 37.77.
PHY-1001 : End incremental global routing;  1.106740s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (52.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10070 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.426273s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (58.6%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4310 has valid locations, 5 needs to be replaced
PHY-3001 : design contains 4417 instances, 4288 slices, 134 macros(692 instances: 455 mslices 237 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 537494
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9210/10076.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 692464, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 692536, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 692560, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 692568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.360152s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (34.7%)

PHY-1001 : Congestion index: top1 = 50.22, top5 = 44.10, top10 = 40.12, top15 = 37.79.
PHY-3001 : End congestion estimation;  0.547277s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (51.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 44209, tnet num: 10074, tinst num: 4417, tnode num: 51862, tedge num: 74647.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10074 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.402902s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (57.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(233): len = 537494, overlap = 0
PHY-3002 : Step(234): len = 537494, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9214/10076.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 692568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.073492s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (21.3%)

PHY-1001 : Congestion index: top1 = 50.22, top5 = 44.10, top10 = 40.12, top15 = 37.79.
PHY-3001 : End congestion estimation;  0.273380s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (68.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10074 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.427146s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (65.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00121574
PHY-3002 : Step(235): len = 537429, overlap = 0
PHY-3002 : Step(236): len = 537282, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 537242, Over = 0
PHY-3001 : End spreading;  0.025624s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.0%)

PHY-3001 : Final: Len = 537242, Over = 0
PHY-3001 : End incremental placement;  2.901761s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (56.0%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  4.693769s wall, 2.593750s user + 0.000000s system = 2.593750s CPU (55.3%)

OPT-1001 : Current memory(MB): used = 538, reserve = 529, peak = 540.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9207/10076.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 692112, over cnt = 19(0%), over = 26, worst = 5
PHY-1002 : len = 692160, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 692192, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 692192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.354444s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (35.3%)

PHY-1001 : Congestion index: top1 = 50.22, top5 = 44.04, top10 = 40.08, top15 = 37.78.
OPT-1001 : End congestion update;  0.548474s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (51.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10074 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.341570s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (64.0%)

OPT-0007 : Start: WNS -3217 TNS -48743 NUM_FEPS 49
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4315 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4417 instances, 4288 slices, 134 macros(692 instances: 455 mslices 237 lslices)
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Initial: Len = 544754, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.024452s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.9%)

PHY-3001 : 10 instances has been re-located, deltaX = 5, deltaY = 7, maxDist = 2.
PHY-3001 : Final: Len = 544832, Over = 0
PHY-3001 : End incremental legalization;  0.198210s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (63.1%)

OPT-0007 : Iter 1: improved WNS -3167 TNS -30194 NUM_FEPS 48 with 45 cells processed and 14650 slack improved
OPT-0007 : Iter 2: improved WNS -3167 TNS -30194 NUM_FEPS 48 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.187261s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (59.2%)

OPT-1001 : Current memory(MB): used = 538, reserve = 529, peak = 540.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10074 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.341620s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (68.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9062/10076.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 699592, over cnt = 29(0%), over = 43, worst = 4
PHY-1002 : len = 699584, over cnt = 9(0%), over = 11, worst = 3
PHY-1002 : len = 699656, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 699656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.362257s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (43.1%)

PHY-1001 : Congestion index: top1 = 50.43, top5 = 44.26, top10 = 40.29, top15 = 37.94.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10074 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.341121s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (55.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3167 TNS -30301 NUM_FEPS 46
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 50.103448
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3167ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10076 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10076 nets
OPT-1001 : End physical optimization;  8.315197s wall, 4.468750s user + 0.015625s system = 4.484375s CPU (53.9%)

RUN-1003 : finish command "place" in  27.940298s wall, 13.484375s user + 0.937500s system = 14.421875s CPU (51.6%)

RUN-1004 : used memory is 437 MB, reserved memory is 425 MB, peak memory is 540 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.086215s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (97.8%)

RUN-1004 : used memory is 442 MB, reserved memory is 430 MB, peak memory is 540 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4419 instances
RUN-1001 : 2146 mslices, 2142 lslices, 100 pads, 24 brams, 3 dsps
RUN-1001 : There are total 10076 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5413 nets have 2 pins
RUN-1001 : 3277 nets have [3 - 5] pins
RUN-1001 : 818 nets have [6 - 10] pins
RUN-1001 : 315 nets have [11 - 20] pins
RUN-1001 : 238 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 44209, tnet num: 10074, tinst num: 4417, tnode num: 51862, tedge num: 74647.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2146 mslices, 2142 lslices, 100 pads, 24 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10074 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 662952, over cnt = 1382(3%), over = 2285, worst = 8
PHY-1002 : len = 672984, over cnt = 759(2%), over = 1063, worst = 7
PHY-1002 : len = 682072, over cnt = 212(0%), over = 284, worst = 7
PHY-1002 : len = 685200, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 685312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.821638s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (43.7%)

PHY-1001 : Congestion index: top1 = 49.66, top5 = 43.61, top10 = 39.98, top15 = 37.53.
PHY-1001 : End global routing;  1.001681s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (46.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 541, reserve = 531, peak = 541.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 794, reserve = 787, peak = 794.
PHY-1001 : End build detailed router design. 2.744587s wall, 1.890625s user + 0.046875s system = 1.937500s CPU (70.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 116992, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.165593s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (67.0%)

PHY-1001 : Current memory(MB): used = 827, reserve = 821, peak = 827.
PHY-1001 : End phase 1; 1.171264s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (66.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.85818e+06, over cnt = 811(0%), over = 820, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 832, reserve = 826, peak = 832.
PHY-1001 : End initial routed; 22.333707s wall, 11.843750s user + 0.093750s system = 11.937500s CPU (53.5%)

PHY-1001 : Update timing.....
PHY-1001 : 273/9463(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.018   |  -257.315  |  130  
RUN-1001 :   Hold   |   0.088   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.575370s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (64.5%)

PHY-1001 : Current memory(MB): used = 845, reserve = 839, peak = 845.
PHY-1001 : End phase 2; 23.909140s wall, 12.859375s user + 0.093750s system = 12.953125s CPU (54.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 23 pins with SWNS -3.754ns STNS -255.800ns FEP 130.
PHY-1001 : End OPT Iter 1; 0.132914s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (35.3%)

PHY-1022 : len = 1.85829e+06, over cnt = 826(0%), over = 835, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.260037s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (42.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.83014e+06, over cnt = 240(0%), over = 240, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.511095s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (81.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.82438e+06, over cnt = 44(0%), over = 44, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.378099s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (66.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.8243e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.181625s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (25.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.82428e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.120336s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (64.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.82432e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.100012s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (46.9%)

PHY-1001 : Update timing.....
PHY-1001 : 289/9463(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.044   |  -256.888  |  130  
RUN-1001 :   Hold   |   0.088   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.572678s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (73.5%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 261 feed throughs used by 122 nets
PHY-1001 : End commit to database; 1.116296s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (58.8%)

PHY-1001 : Current memory(MB): used = 909, reserve = 905, peak = 909.
PHY-1001 : End phase 3; 5.426466s wall, 3.734375s user + 0.000000s system = 3.734375s CPU (68.8%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 20 pins with SWNS -3.754ns STNS -255.669ns FEP 130.
PHY-1001 : End OPT Iter 1; 0.153185s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (61.2%)

PHY-1022 : len = 1.82434e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.275890s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (73.6%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.754ns, -255.669ns, 130}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.82421e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.096683s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (48.5%)

PHY-1001 : Update timing.....
PHY-1001 : 289/9463(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.754   |  -255.864  |  130  
RUN-1001 :   Hold   |   0.088   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.554195s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (69.4%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 261 feed throughs used by 122 nets
PHY-1001 : End commit to database; 1.165636s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (59.0%)

PHY-1001 : Current memory(MB): used = 913, reserve = 910, peak = 913.
PHY-1001 : End phase 4; 3.116241s wall, 2.046875s user + 0.000000s system = 2.046875s CPU (65.7%)

PHY-1003 : Routed, final wirelength = 1.82421e+06
PHY-1001 : Current memory(MB): used = 916, reserve = 912, peak = 916.
PHY-1001 : End export database. 0.030471s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (51.3%)

PHY-1001 : End detail routing;  36.631870s wall, 21.437500s user + 0.140625s system = 21.578125s CPU (58.9%)

RUN-1003 : finish command "route" in  38.989216s wall, 22.734375s user + 0.218750s system = 22.953125s CPU (58.9%)

RUN-1004 : used memory is 858 MB, reserved memory is 854 MB, peak memory is 916 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                    7
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     7901   out of  19600   40.31%
#reg                     3054   out of  19600   15.58%
#le                      8299
  #lut only              5245   out of   8299   63.20%
  #reg only               398   out of   8299    4.80%
  #lut&reg               2656   out of   8299   32.00%
#dsp                        3   out of     29   10.34%
#bram                      16   out of     64   25.00%
  #bram9k                  16
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1579
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    255
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    242
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 87
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    53


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                  |8299   |7209    |692     |3070    |24      |3       |
|  ISP                       |AHBISP                                        |1348   |768     |339     |772     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                             |587    |291     |145     |335     |8       |0       |
|      u_fifo_1              |fifo_buf                                      |72     |35      |18      |44      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |9      |0       |0       |9       |2       |0       |
|      u_fifo_2              |fifo_buf                                      |66     |41      |18      |39      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|      u_fifo_3              |fifo_buf                                      |72     |39      |18      |46      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|      u_fifo_4              |fifo_buf                                      |67     |43      |18      |39      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|    u_bypass                |bypass                                        |138    |98      |40      |43      |0       |0       |
|    u_demosaic              |demosaic                                      |437    |212     |142     |277     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                    |109    |37      |31      |80      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                    |72     |33      |27      |43      |0       |0       |
|      u_conv_mask4          |conv_mask4                                    |79     |39      |27      |51      |0       |0       |
|      u_conv_mask6          |conv_mask6                                    |91     |49      |33      |70      |0       |0       |
|    u_gamma                 |gamma                                         |26     |26      |0       |17      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                     |10     |10      |0       |10      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                     |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                     |2      |2       |0       |1       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                          |12     |8       |4       |1       |0       |0       |
|    Decoder                 |AHBlite_Decoder                               |4      |4       |0       |1       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                              |8      |4       |4       |0       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                             |15     |15      |0       |15      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                             |52     |52      |0       |19      |0       |0       |
|  RAM_CODE                  |Block_RAM                                     |5      |5       |0       |1       |4       |0       |
|  RAM_DATA                  |Block_RAM                                     |5      |5       |0       |1       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                      |2      |2       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                            |35     |9       |0       |31      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                               |1      |1       |0       |1       |0       |0       |
|  U_sdram                   |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                              |9      |9       |0       |6       |0       |0       |
|  clk_gen_inst              |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux       |cmsdk_apb_slave_mux                           |2      |2       |0       |1       |0       |0       |
|  fifo                      |sd2isp_fifo                                   |144    |89      |18      |114     |2       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                         |12     |12      |0       |12      |2       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |42     |22      |0       |42      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |31     |26      |0       |31      |0       |0       |
|  sd_reader                 |sd_reader                                     |680    |578     |94      |313     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                    |302    |261     |34      |145     |0       |0       |
|  sdram_top_inst            |sdram_top                                     |770    |573     |115     |404     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                     |402    |256     |69      |279     |6       |0       |
|      rd_fifo_data          |fifo_data                                     |144    |87      |18      |119     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                           |17     |12      |0       |17      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |36     |25      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |33     |28      |0       |33      |0       |0       |
|      wr_fifo_data          |fifo_data                                     |173    |108     |27      |132     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                           |27     |9       |0       |27      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |38     |27      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |42     |40      |0       |40      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                    |368    |317     |46      |125     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                   |57     |45      |12      |22      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                   |63     |63      |0       |14      |0       |0       |
|      sdram_init_inst       |sdram_init                                    |48     |39      |4       |30      |0       |0       |
|      sdram_read_inst       |sdram_read                                    |112    |94      |18      |30      |0       |0       |
|      sdram_write_inst      |sdram_write                                   |88     |76      |12      |29      |0       |0       |
|  u_logic                   |cortexm0ds_logic                              |5033   |4978    |51      |1344    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                      |153    |88      |65      |26      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5368  
    #2          2       1911  
    #3          3       751   
    #4          4       615   
    #5        5-10      886   
    #6        11-50     464   
    #7       51-100      19   
    #8       101-500     2    
  Average     3.18            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.354162s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (108.5%)

RUN-1004 : used memory is 859 MB, reserved memory is 854 MB, peak memory is 916 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 44209, tnet num: 10074, tinst num: 4417, tnode num: 51862, tedge num: 74647.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10074 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: f387df0b1167ca3066d0183510cd8d6303f06da1967718356e29d2ce4a1d5ea0 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4417
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10076, pip num: 116270
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 261
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3153 valid insts, and 315716 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101111010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  15.914873s wall, 76.406250s user + 0.765625s system = 77.171875s CPU (484.9%)

RUN-1004 : used memory is 915 MB, reserved memory is 919 MB, peak memory is 1083 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240514_092705.log"
