<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>TargetCallingConv.h source code [llvm/llvm/include/llvm/CodeGen/TargetCallingConv.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::ISD::ArgFlagsTy,llvm::ISD::InputArg,llvm::ISD::OutputArg "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/TargetCallingConv.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>CodeGen</a>/<a href='TargetCallingConv.h.html'>TargetCallingConv.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- llvm/CodeGen/TargetCallingConv.h - Calling Convention ---*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines types for working with calling-convention information.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_TARGETCALLINGCONV_H">LLVM_CODEGEN_TARGETCALLINGCONV_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_TARGETCALLINGCONV_H" data-ref="_M/LLVM_CODEGEN_TARGETCALLINGCONV_H">LLVM_CODEGEN_TARGETCALLINGCONV_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="ValueTypes.h.html">"llvm/CodeGen/ValueTypes.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../Support/MachineValueType.h.html">"llvm/Support/MachineValueType.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../../include/c++/7/climits.html">&lt;climits&gt;</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="24">24</th><td><b>namespace</b> <span class="namespace">ISD</span> {</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td>  <b>struct</b> <dfn class="type def" id="llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</dfn> {</td></tr>
<tr><th id="27">27</th><td>  <b>private</b>:</td></tr>
<tr><th id="28">28</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ISD::ArgFlagsTy::IsZExt" title='llvm::ISD::ArgFlagsTy::IsZExt' data-ref="llvm::ISD::ArgFlagsTy::IsZExt">IsZExt</dfn> : <var>1</var>;     <i class="doc">///&lt; Zero extended</i></td></tr>
<tr><th id="29">29</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ISD::ArgFlagsTy::IsSExt" title='llvm::ISD::ArgFlagsTy::IsSExt' data-ref="llvm::ISD::ArgFlagsTy::IsSExt">IsSExt</dfn> : <var>1</var>;     <i class="doc">///&lt; Sign extended</i></td></tr>
<tr><th id="30">30</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ISD::ArgFlagsTy::IsInReg" title='llvm::ISD::ArgFlagsTy::IsInReg' data-ref="llvm::ISD::ArgFlagsTy::IsInReg">IsInReg</dfn> : <var>1</var>;    <i class="doc">///&lt; Passed in register</i></td></tr>
<tr><th id="31">31</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ISD::ArgFlagsTy::IsSRet" title='llvm::ISD::ArgFlagsTy::IsSRet' data-ref="llvm::ISD::ArgFlagsTy::IsSRet">IsSRet</dfn> : <var>1</var>;     <i class="doc">///&lt; Hidden struct-ret ptr</i></td></tr>
<tr><th id="32">32</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ISD::ArgFlagsTy::IsByVal" title='llvm::ISD::ArgFlagsTy::IsByVal' data-ref="llvm::ISD::ArgFlagsTy::IsByVal">IsByVal</dfn> : <var>1</var>;    <i class="doc">///&lt; Struct passed by value</i></td></tr>
<tr><th id="33">33</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ISD::ArgFlagsTy::IsNest" title='llvm::ISD::ArgFlagsTy::IsNest' data-ref="llvm::ISD::ArgFlagsTy::IsNest">IsNest</dfn> : <var>1</var>;     <i class="doc">///&lt; Nested fn static chain</i></td></tr>
<tr><th id="34">34</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ISD::ArgFlagsTy::IsReturned" title='llvm::ISD::ArgFlagsTy::IsReturned' data-ref="llvm::ISD::ArgFlagsTy::IsReturned">IsReturned</dfn> : <var>1</var>; <i class="doc">///&lt; Always returned</i></td></tr>
<tr><th id="35">35</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ISD::ArgFlagsTy::IsSplit" title='llvm::ISD::ArgFlagsTy::IsSplit' data-ref="llvm::ISD::ArgFlagsTy::IsSplit">IsSplit</dfn> : <var>1</var>;</td></tr>
<tr><th id="36">36</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ISD::ArgFlagsTy::IsInAlloca" title='llvm::ISD::ArgFlagsTy::IsInAlloca' data-ref="llvm::ISD::ArgFlagsTy::IsInAlloca">IsInAlloca</dfn> : <var>1</var>;   <i class="doc">///&lt; Passed with inalloca</i></td></tr>
<tr><th id="37">37</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ISD::ArgFlagsTy::IsSplitEnd" title='llvm::ISD::ArgFlagsTy::IsSplitEnd' data-ref="llvm::ISD::ArgFlagsTy::IsSplitEnd">IsSplitEnd</dfn> : <var>1</var>;   <i class="doc">///&lt; Last part of a split</i></td></tr>
<tr><th id="38">38</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ISD::ArgFlagsTy::IsSwiftSelf" title='llvm::ISD::ArgFlagsTy::IsSwiftSelf' data-ref="llvm::ISD::ArgFlagsTy::IsSwiftSelf">IsSwiftSelf</dfn> : <var>1</var>;  <i class="doc">///&lt; Swift self parameter</i></td></tr>
<tr><th id="39">39</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ISD::ArgFlagsTy::IsSwiftError" title='llvm::ISD::ArgFlagsTy::IsSwiftError' data-ref="llvm::ISD::ArgFlagsTy::IsSwiftError">IsSwiftError</dfn> : <var>1</var>; <i class="doc">///&lt; Swift error parameter</i></td></tr>
<tr><th id="40">40</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ISD::ArgFlagsTy::IsHva" title='llvm::ISD::ArgFlagsTy::IsHva' data-ref="llvm::ISD::ArgFlagsTy::IsHva">IsHva</dfn> : <var>1</var>;        <i class="doc">///&lt; HVA field for</i></td></tr>
<tr><th id="41">41</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ISD::ArgFlagsTy::IsHvaStart" title='llvm::ISD::ArgFlagsTy::IsHvaStart' data-ref="llvm::ISD::ArgFlagsTy::IsHvaStart">IsHvaStart</dfn> : <var>1</var>;   <i class="doc">///&lt; HVA structure start</i></td></tr>
<tr><th id="42">42</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ISD::ArgFlagsTy::IsSecArgPass" title='llvm::ISD::ArgFlagsTy::IsSecArgPass' data-ref="llvm::ISD::ArgFlagsTy::IsSecArgPass">IsSecArgPass</dfn> : <var>1</var>; <i class="doc">///&lt; Second argument</i></td></tr>
<tr><th id="43">43</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ISD::ArgFlagsTy::ByValAlign" title='llvm::ISD::ArgFlagsTy::ByValAlign' data-ref="llvm::ISD::ArgFlagsTy::ByValAlign">ByValAlign</dfn> : <var>4</var>;   <i class="doc">///&lt; Log 2 of byval alignment</i></td></tr>
<tr><th id="44">44</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ISD::ArgFlagsTy::OrigAlign" title='llvm::ISD::ArgFlagsTy::OrigAlign' data-ref="llvm::ISD::ArgFlagsTy::OrigAlign">OrigAlign</dfn> : <var>5</var>;    <i class="doc">///&lt; Log 2 of original alignment</i></td></tr>
<tr><th id="45">45</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ISD::ArgFlagsTy::IsInConsecutiveRegsLast" title='llvm::ISD::ArgFlagsTy::IsInConsecutiveRegsLast' data-ref="llvm::ISD::ArgFlagsTy::IsInConsecutiveRegsLast">IsInConsecutiveRegsLast</dfn> : <var>1</var>;</td></tr>
<tr><th id="46">46</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ISD::ArgFlagsTy::IsInConsecutiveRegs" title='llvm::ISD::ArgFlagsTy::IsInConsecutiveRegs' data-ref="llvm::ISD::ArgFlagsTy::IsInConsecutiveRegs">IsInConsecutiveRegs</dfn> : <var>1</var>;</td></tr>
<tr><th id="47">47</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ISD::ArgFlagsTy::IsCopyElisionCandidate" title='llvm::ISD::ArgFlagsTy::IsCopyElisionCandidate' data-ref="llvm::ISD::ArgFlagsTy::IsCopyElisionCandidate">IsCopyElisionCandidate</dfn> : <var>1</var>; <i class="doc">///&lt; Argument copy elision candidate</i></td></tr>
<tr><th id="48">48</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ISD::ArgFlagsTy::IsPointer" title='llvm::ISD::ArgFlagsTy::IsPointer' data-ref="llvm::ISD::ArgFlagsTy::IsPointer">IsPointer</dfn> : <var>1</var>;</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ISD::ArgFlagsTy::ByValSize" title='llvm::ISD::ArgFlagsTy::ByValSize' data-ref="llvm::ISD::ArgFlagsTy::ByValSize">ByValSize</dfn>; <i class="doc">///&lt; Byval struct size</i></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ISD::ArgFlagsTy::PointerAddrSpace" title='llvm::ISD::ArgFlagsTy::PointerAddrSpace' data-ref="llvm::ISD::ArgFlagsTy::PointerAddrSpace">PointerAddrSpace</dfn>; <i class="doc">///&lt; Address space of pointer argument</i></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <b>public</b>:</td></tr>
<tr><th id="55">55</th><td>    <dfn class="decl def" id="_ZN4llvm3ISD10ArgFlagsTyC1Ev" title='llvm::ISD::ArgFlagsTy::ArgFlagsTy' data-ref="_ZN4llvm3ISD10ArgFlagsTyC1Ev">ArgFlagsTy</dfn>()</td></tr>
<tr><th id="56">56</th><td>        : <a class="member" href="#llvm::ISD::ArgFlagsTy::IsZExt" title='llvm::ISD::ArgFlagsTy::IsZExt' data-ref="llvm::ISD::ArgFlagsTy::IsZExt">IsZExt</a>(<var>0</var>), <a class="member" href="#llvm::ISD::ArgFlagsTy::IsSExt" title='llvm::ISD::ArgFlagsTy::IsSExt' data-ref="llvm::ISD::ArgFlagsTy::IsSExt">IsSExt</a>(<var>0</var>), <a class="member" href="#llvm::ISD::ArgFlagsTy::IsInReg" title='llvm::ISD::ArgFlagsTy::IsInReg' data-ref="llvm::ISD::ArgFlagsTy::IsInReg">IsInReg</a>(<var>0</var>), <a class="member" href="#llvm::ISD::ArgFlagsTy::IsSRet" title='llvm::ISD::ArgFlagsTy::IsSRet' data-ref="llvm::ISD::ArgFlagsTy::IsSRet">IsSRet</a>(<var>0</var>), <a class="member" href="#llvm::ISD::ArgFlagsTy::IsByVal" title='llvm::ISD::ArgFlagsTy::IsByVal' data-ref="llvm::ISD::ArgFlagsTy::IsByVal">IsByVal</a>(<var>0</var>), <a class="member" href="#llvm::ISD::ArgFlagsTy::IsNest" title='llvm::ISD::ArgFlagsTy::IsNest' data-ref="llvm::ISD::ArgFlagsTy::IsNest">IsNest</a>(<var>0</var>),</td></tr>
<tr><th id="57">57</th><td>          <a class="member" href="#llvm::ISD::ArgFlagsTy::IsReturned" title='llvm::ISD::ArgFlagsTy::IsReturned' data-ref="llvm::ISD::ArgFlagsTy::IsReturned">IsReturned</a>(<var>0</var>), <a class="member" href="#llvm::ISD::ArgFlagsTy::IsSplit" title='llvm::ISD::ArgFlagsTy::IsSplit' data-ref="llvm::ISD::ArgFlagsTy::IsSplit">IsSplit</a>(<var>0</var>), <a class="member" href="#llvm::ISD::ArgFlagsTy::IsInAlloca" title='llvm::ISD::ArgFlagsTy::IsInAlloca' data-ref="llvm::ISD::ArgFlagsTy::IsInAlloca">IsInAlloca</a>(<var>0</var>), <a class="member" href="#llvm::ISD::ArgFlagsTy::IsSplitEnd" title='llvm::ISD::ArgFlagsTy::IsSplitEnd' data-ref="llvm::ISD::ArgFlagsTy::IsSplitEnd">IsSplitEnd</a>(<var>0</var>),</td></tr>
<tr><th id="58">58</th><td>          <a class="member" href="#llvm::ISD::ArgFlagsTy::IsSwiftSelf" title='llvm::ISD::ArgFlagsTy::IsSwiftSelf' data-ref="llvm::ISD::ArgFlagsTy::IsSwiftSelf">IsSwiftSelf</a>(<var>0</var>), <a class="member" href="#llvm::ISD::ArgFlagsTy::IsSwiftError" title='llvm::ISD::ArgFlagsTy::IsSwiftError' data-ref="llvm::ISD::ArgFlagsTy::IsSwiftError">IsSwiftError</a>(<var>0</var>), <a class="member" href="#llvm::ISD::ArgFlagsTy::IsHva" title='llvm::ISD::ArgFlagsTy::IsHva' data-ref="llvm::ISD::ArgFlagsTy::IsHva">IsHva</a>(<var>0</var>), <a class="member" href="#llvm::ISD::ArgFlagsTy::IsHvaStart" title='llvm::ISD::ArgFlagsTy::IsHvaStart' data-ref="llvm::ISD::ArgFlagsTy::IsHvaStart">IsHvaStart</a>(<var>0</var>),</td></tr>
<tr><th id="59">59</th><td>          <a class="member" href="#llvm::ISD::ArgFlagsTy::IsSecArgPass" title='llvm::ISD::ArgFlagsTy::IsSecArgPass' data-ref="llvm::ISD::ArgFlagsTy::IsSecArgPass">IsSecArgPass</a>(<var>0</var>), <a class="member" href="#llvm::ISD::ArgFlagsTy::ByValAlign" title='llvm::ISD::ArgFlagsTy::ByValAlign' data-ref="llvm::ISD::ArgFlagsTy::ByValAlign">ByValAlign</a>(<var>0</var>), <a class="member" href="#llvm::ISD::ArgFlagsTy::OrigAlign" title='llvm::ISD::ArgFlagsTy::OrigAlign' data-ref="llvm::ISD::ArgFlagsTy::OrigAlign">OrigAlign</a>(<var>0</var>),</td></tr>
<tr><th id="60">60</th><td>          <a class="member" href="#llvm::ISD::ArgFlagsTy::IsInConsecutiveRegsLast" title='llvm::ISD::ArgFlagsTy::IsInConsecutiveRegsLast' data-ref="llvm::ISD::ArgFlagsTy::IsInConsecutiveRegsLast">IsInConsecutiveRegsLast</a>(<var>0</var>), <a class="member" href="#llvm::ISD::ArgFlagsTy::IsInConsecutiveRegs" title='llvm::ISD::ArgFlagsTy::IsInConsecutiveRegs' data-ref="llvm::ISD::ArgFlagsTy::IsInConsecutiveRegs">IsInConsecutiveRegs</a>(<var>0</var>),</td></tr>
<tr><th id="61">61</th><td>          <a class="member" href="#llvm::ISD::ArgFlagsTy::IsCopyElisionCandidate" title='llvm::ISD::ArgFlagsTy::IsCopyElisionCandidate' data-ref="llvm::ISD::ArgFlagsTy::IsCopyElisionCandidate">IsCopyElisionCandidate</a>(<var>0</var>), <a class="member" href="#llvm::ISD::ArgFlagsTy::IsPointer" title='llvm::ISD::ArgFlagsTy::IsPointer' data-ref="llvm::ISD::ArgFlagsTy::IsPointer">IsPointer</a>(<var>0</var>), <a class="member" href="#llvm::ISD::ArgFlagsTy::ByValSize" title='llvm::ISD::ArgFlagsTy::ByValSize' data-ref="llvm::ISD::ArgFlagsTy::ByValSize">ByValSize</a>(<var>0</var>),</td></tr>
<tr><th id="62">62</th><td>          <a class="member" href="#llvm::ISD::ArgFlagsTy::PointerAddrSpace" title='llvm::ISD::ArgFlagsTy::PointerAddrSpace' data-ref="llvm::ISD::ArgFlagsTy::PointerAddrSpace">PointerAddrSpace</a>(<var>0</var>) {</td></tr>
<tr><th id="63">63</th><td>      <b>static_assert</b>(<b>sizeof</b>(*<b>this</b>) == <var>3</var> * <b>sizeof</b>(<em>unsigned</em>), <q>"flags are too big"</q>);</td></tr>
<tr><th id="64">64</th><td>    }</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm3ISD10ArgFlagsTy6isZExtEv" title='llvm::ISD::ArgFlagsTy::isZExt' data-ref="_ZNK4llvm3ISD10ArgFlagsTy6isZExtEv">isZExt</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ISD::ArgFlagsTy::IsZExt" title='llvm::ISD::ArgFlagsTy::IsZExt' data-ref="llvm::ISD::ArgFlagsTy::IsZExt">IsZExt</a>; }</td></tr>
<tr><th id="67">67</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm3ISD10ArgFlagsTy7setZExtEv" title='llvm::ISD::ArgFlagsTy::setZExt' data-ref="_ZN4llvm3ISD10ArgFlagsTy7setZExtEv">setZExt</dfn>() { <a class="member" href="#llvm::ISD::ArgFlagsTy::IsZExt" title='llvm::ISD::ArgFlagsTy::IsZExt' data-ref="llvm::ISD::ArgFlagsTy::IsZExt">IsZExt</a> = <var>1</var>; }</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm3ISD10ArgFlagsTy6isSExtEv" title='llvm::ISD::ArgFlagsTy::isSExt' data-ref="_ZNK4llvm3ISD10ArgFlagsTy6isSExtEv">isSExt</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ISD::ArgFlagsTy::IsSExt" title='llvm::ISD::ArgFlagsTy::IsSExt' data-ref="llvm::ISD::ArgFlagsTy::IsSExt">IsSExt</a>; }</td></tr>
<tr><th id="70">70</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm3ISD10ArgFlagsTy7setSExtEv" title='llvm::ISD::ArgFlagsTy::setSExt' data-ref="_ZN4llvm3ISD10ArgFlagsTy7setSExtEv">setSExt</dfn>() { <a class="member" href="#llvm::ISD::ArgFlagsTy::IsSExt" title='llvm::ISD::ArgFlagsTy::IsSExt' data-ref="llvm::ISD::ArgFlagsTy::IsSExt">IsSExt</a> = <var>1</var>; }</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm3ISD10ArgFlagsTy7isInRegEv" title='llvm::ISD::ArgFlagsTy::isInReg' data-ref="_ZNK4llvm3ISD10ArgFlagsTy7isInRegEv">isInReg</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ISD::ArgFlagsTy::IsInReg" title='llvm::ISD::ArgFlagsTy::IsInReg' data-ref="llvm::ISD::ArgFlagsTy::IsInReg">IsInReg</a>; }</td></tr>
<tr><th id="73">73</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm3ISD10ArgFlagsTy8setInRegEv" title='llvm::ISD::ArgFlagsTy::setInReg' data-ref="_ZN4llvm3ISD10ArgFlagsTy8setInRegEv">setInReg</dfn>() { <a class="member" href="#llvm::ISD::ArgFlagsTy::IsInReg" title='llvm::ISD::ArgFlagsTy::IsInReg' data-ref="llvm::ISD::ArgFlagsTy::IsInReg">IsInReg</a> = <var>1</var>; }</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm3ISD10ArgFlagsTy6isSRetEv" title='llvm::ISD::ArgFlagsTy::isSRet' data-ref="_ZNK4llvm3ISD10ArgFlagsTy6isSRetEv">isSRet</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ISD::ArgFlagsTy::IsSRet" title='llvm::ISD::ArgFlagsTy::IsSRet' data-ref="llvm::ISD::ArgFlagsTy::IsSRet">IsSRet</a>; }</td></tr>
<tr><th id="76">76</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm3ISD10ArgFlagsTy7setSRetEv" title='llvm::ISD::ArgFlagsTy::setSRet' data-ref="_ZN4llvm3ISD10ArgFlagsTy7setSRetEv">setSRet</dfn>() { <a class="member" href="#llvm::ISD::ArgFlagsTy::IsSRet" title='llvm::ISD::ArgFlagsTy::IsSRet' data-ref="llvm::ISD::ArgFlagsTy::IsSRet">IsSRet</a> = <var>1</var>; }</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm3ISD10ArgFlagsTy7isByValEv" title='llvm::ISD::ArgFlagsTy::isByVal' data-ref="_ZNK4llvm3ISD10ArgFlagsTy7isByValEv">isByVal</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ISD::ArgFlagsTy::IsByVal" title='llvm::ISD::ArgFlagsTy::IsByVal' data-ref="llvm::ISD::ArgFlagsTy::IsByVal">IsByVal</a>; }</td></tr>
<tr><th id="79">79</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm3ISD10ArgFlagsTy8setByValEv" title='llvm::ISD::ArgFlagsTy::setByVal' data-ref="_ZN4llvm3ISD10ArgFlagsTy8setByValEv">setByVal</dfn>() { <a class="member" href="#llvm::ISD::ArgFlagsTy::IsByVal" title='llvm::ISD::ArgFlagsTy::IsByVal' data-ref="llvm::ISD::ArgFlagsTy::IsByVal">IsByVal</a> = <var>1</var>; }</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm3ISD10ArgFlagsTy10isInAllocaEv" title='llvm::ISD::ArgFlagsTy::isInAlloca' data-ref="_ZNK4llvm3ISD10ArgFlagsTy10isInAllocaEv">isInAlloca</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ISD::ArgFlagsTy::IsInAlloca" title='llvm::ISD::ArgFlagsTy::IsInAlloca' data-ref="llvm::ISD::ArgFlagsTy::IsInAlloca">IsInAlloca</a>; }</td></tr>
<tr><th id="82">82</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm3ISD10ArgFlagsTy11setInAllocaEv" title='llvm::ISD::ArgFlagsTy::setInAlloca' data-ref="_ZN4llvm3ISD10ArgFlagsTy11setInAllocaEv">setInAlloca</dfn>() { <a class="member" href="#llvm::ISD::ArgFlagsTy::IsInAlloca" title='llvm::ISD::ArgFlagsTy::IsInAlloca' data-ref="llvm::ISD::ArgFlagsTy::IsInAlloca">IsInAlloca</a> = <var>1</var>; }</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm3ISD10ArgFlagsTy11isSwiftSelfEv" title='llvm::ISD::ArgFlagsTy::isSwiftSelf' data-ref="_ZNK4llvm3ISD10ArgFlagsTy11isSwiftSelfEv">isSwiftSelf</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ISD::ArgFlagsTy::IsSwiftSelf" title='llvm::ISD::ArgFlagsTy::IsSwiftSelf' data-ref="llvm::ISD::ArgFlagsTy::IsSwiftSelf">IsSwiftSelf</a>; }</td></tr>
<tr><th id="85">85</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm3ISD10ArgFlagsTy12setSwiftSelfEv" title='llvm::ISD::ArgFlagsTy::setSwiftSelf' data-ref="_ZN4llvm3ISD10ArgFlagsTy12setSwiftSelfEv">setSwiftSelf</dfn>() { <a class="member" href="#llvm::ISD::ArgFlagsTy::IsSwiftSelf" title='llvm::ISD::ArgFlagsTy::IsSwiftSelf' data-ref="llvm::ISD::ArgFlagsTy::IsSwiftSelf">IsSwiftSelf</a> = <var>1</var>; }</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm3ISD10ArgFlagsTy12isSwiftErrorEv" title='llvm::ISD::ArgFlagsTy::isSwiftError' data-ref="_ZNK4llvm3ISD10ArgFlagsTy12isSwiftErrorEv">isSwiftError</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ISD::ArgFlagsTy::IsSwiftError" title='llvm::ISD::ArgFlagsTy::IsSwiftError' data-ref="llvm::ISD::ArgFlagsTy::IsSwiftError">IsSwiftError</a>; }</td></tr>
<tr><th id="88">88</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm3ISD10ArgFlagsTy13setSwiftErrorEv" title='llvm::ISD::ArgFlagsTy::setSwiftError' data-ref="_ZN4llvm3ISD10ArgFlagsTy13setSwiftErrorEv">setSwiftError</dfn>() { <a class="member" href="#llvm::ISD::ArgFlagsTy::IsSwiftError" title='llvm::ISD::ArgFlagsTy::IsSwiftError' data-ref="llvm::ISD::ArgFlagsTy::IsSwiftError">IsSwiftError</a> = <var>1</var>; }</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm3ISD10ArgFlagsTy5isHvaEv" title='llvm::ISD::ArgFlagsTy::isHva' data-ref="_ZNK4llvm3ISD10ArgFlagsTy5isHvaEv">isHva</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ISD::ArgFlagsTy::IsHva" title='llvm::ISD::ArgFlagsTy::IsHva' data-ref="llvm::ISD::ArgFlagsTy::IsHva">IsHva</a>; }</td></tr>
<tr><th id="91">91</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm3ISD10ArgFlagsTy6setHvaEv" title='llvm::ISD::ArgFlagsTy::setHva' data-ref="_ZN4llvm3ISD10ArgFlagsTy6setHvaEv">setHva</dfn>() { <a class="member" href="#llvm::ISD::ArgFlagsTy::IsHva" title='llvm::ISD::ArgFlagsTy::IsHva' data-ref="llvm::ISD::ArgFlagsTy::IsHva">IsHva</a> = <var>1</var>; }</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm3ISD10ArgFlagsTy10isHvaStartEv" title='llvm::ISD::ArgFlagsTy::isHvaStart' data-ref="_ZNK4llvm3ISD10ArgFlagsTy10isHvaStartEv">isHvaStart</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ISD::ArgFlagsTy::IsHvaStart" title='llvm::ISD::ArgFlagsTy::IsHvaStart' data-ref="llvm::ISD::ArgFlagsTy::IsHvaStart">IsHvaStart</a>; }</td></tr>
<tr><th id="94">94</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm3ISD10ArgFlagsTy11setHvaStartEv" title='llvm::ISD::ArgFlagsTy::setHvaStart' data-ref="_ZN4llvm3ISD10ArgFlagsTy11setHvaStartEv">setHvaStart</dfn>() { <a class="member" href="#llvm::ISD::ArgFlagsTy::IsHvaStart" title='llvm::ISD::ArgFlagsTy::IsHvaStart' data-ref="llvm::ISD::ArgFlagsTy::IsHvaStart">IsHvaStart</a> = <var>1</var>; }</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm3ISD10ArgFlagsTy12isSecArgPassEv" title='llvm::ISD::ArgFlagsTy::isSecArgPass' data-ref="_ZNK4llvm3ISD10ArgFlagsTy12isSecArgPassEv">isSecArgPass</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ISD::ArgFlagsTy::IsSecArgPass" title='llvm::ISD::ArgFlagsTy::IsSecArgPass' data-ref="llvm::ISD::ArgFlagsTy::IsSecArgPass">IsSecArgPass</a>; }</td></tr>
<tr><th id="97">97</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm3ISD10ArgFlagsTy13setSecArgPassEv" title='llvm::ISD::ArgFlagsTy::setSecArgPass' data-ref="_ZN4llvm3ISD10ArgFlagsTy13setSecArgPassEv">setSecArgPass</dfn>() { <a class="member" href="#llvm::ISD::ArgFlagsTy::IsSecArgPass" title='llvm::ISD::ArgFlagsTy::IsSecArgPass' data-ref="llvm::ISD::ArgFlagsTy::IsSecArgPass">IsSecArgPass</a> = <var>1</var>; }</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm3ISD10ArgFlagsTy6isNestEv" title='llvm::ISD::ArgFlagsTy::isNest' data-ref="_ZNK4llvm3ISD10ArgFlagsTy6isNestEv">isNest</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ISD::ArgFlagsTy::IsNest" title='llvm::ISD::ArgFlagsTy::IsNest' data-ref="llvm::ISD::ArgFlagsTy::IsNest">IsNest</a>; }</td></tr>
<tr><th id="100">100</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm3ISD10ArgFlagsTy7setNestEv" title='llvm::ISD::ArgFlagsTy::setNest' data-ref="_ZN4llvm3ISD10ArgFlagsTy7setNestEv">setNest</dfn>() { <a class="member" href="#llvm::ISD::ArgFlagsTy::IsNest" title='llvm::ISD::ArgFlagsTy::IsNest' data-ref="llvm::ISD::ArgFlagsTy::IsNest">IsNest</a> = <var>1</var>; }</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm3ISD10ArgFlagsTy10isReturnedEv" title='llvm::ISD::ArgFlagsTy::isReturned' data-ref="_ZNK4llvm3ISD10ArgFlagsTy10isReturnedEv">isReturned</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ISD::ArgFlagsTy::IsReturned" title='llvm::ISD::ArgFlagsTy::IsReturned' data-ref="llvm::ISD::ArgFlagsTy::IsReturned">IsReturned</a>; }</td></tr>
<tr><th id="103">103</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm3ISD10ArgFlagsTy11setReturnedEv" title='llvm::ISD::ArgFlagsTy::setReturned' data-ref="_ZN4llvm3ISD10ArgFlagsTy11setReturnedEv">setReturned</dfn>() { <a class="member" href="#llvm::ISD::ArgFlagsTy::IsReturned" title='llvm::ISD::ArgFlagsTy::IsReturned' data-ref="llvm::ISD::ArgFlagsTy::IsReturned">IsReturned</a> = <var>1</var>; }</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm3ISD10ArgFlagsTy19isInConsecutiveRegsEv" title='llvm::ISD::ArgFlagsTy::isInConsecutiveRegs' data-ref="_ZNK4llvm3ISD10ArgFlagsTy19isInConsecutiveRegsEv">isInConsecutiveRegs</dfn>()  <em>const</em> { <b>return</b> <a class="member" href="#llvm::ISD::ArgFlagsTy::IsInConsecutiveRegs" title='llvm::ISD::ArgFlagsTy::IsInConsecutiveRegs' data-ref="llvm::ISD::ArgFlagsTy::IsInConsecutiveRegs">IsInConsecutiveRegs</a>; }</td></tr>
<tr><th id="106">106</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm3ISD10ArgFlagsTy20setInConsecutiveRegsEv" title='llvm::ISD::ArgFlagsTy::setInConsecutiveRegs' data-ref="_ZN4llvm3ISD10ArgFlagsTy20setInConsecutiveRegsEv">setInConsecutiveRegs</dfn>() { <a class="member" href="#llvm::ISD::ArgFlagsTy::IsInConsecutiveRegs" title='llvm::ISD::ArgFlagsTy::IsInConsecutiveRegs' data-ref="llvm::ISD::ArgFlagsTy::IsInConsecutiveRegs">IsInConsecutiveRegs</a> = <var>1</var>; }</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm3ISD10ArgFlagsTy23isInConsecutiveRegsLastEv" title='llvm::ISD::ArgFlagsTy::isInConsecutiveRegsLast' data-ref="_ZNK4llvm3ISD10ArgFlagsTy23isInConsecutiveRegsLastEv">isInConsecutiveRegsLast</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ISD::ArgFlagsTy::IsInConsecutiveRegsLast" title='llvm::ISD::ArgFlagsTy::IsInConsecutiveRegsLast' data-ref="llvm::ISD::ArgFlagsTy::IsInConsecutiveRegsLast">IsInConsecutiveRegsLast</a>; }</td></tr>
<tr><th id="109">109</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm3ISD10ArgFlagsTy24setInConsecutiveRegsLastEv" title='llvm::ISD::ArgFlagsTy::setInConsecutiveRegsLast' data-ref="_ZN4llvm3ISD10ArgFlagsTy24setInConsecutiveRegsLastEv">setInConsecutiveRegsLast</dfn>() { <a class="member" href="#llvm::ISD::ArgFlagsTy::IsInConsecutiveRegsLast" title='llvm::ISD::ArgFlagsTy::IsInConsecutiveRegsLast' data-ref="llvm::ISD::ArgFlagsTy::IsInConsecutiveRegsLast">IsInConsecutiveRegsLast</a> = <var>1</var>; }</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm3ISD10ArgFlagsTy7isSplitEv" title='llvm::ISD::ArgFlagsTy::isSplit' data-ref="_ZNK4llvm3ISD10ArgFlagsTy7isSplitEv">isSplit</dfn>()   <em>const</em> { <b>return</b> <a class="member" href="#llvm::ISD::ArgFlagsTy::IsSplit" title='llvm::ISD::ArgFlagsTy::IsSplit' data-ref="llvm::ISD::ArgFlagsTy::IsSplit">IsSplit</a>; }</td></tr>
<tr><th id="112">112</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm3ISD10ArgFlagsTy8setSplitEv" title='llvm::ISD::ArgFlagsTy::setSplit' data-ref="_ZN4llvm3ISD10ArgFlagsTy8setSplitEv">setSplit</dfn>()  { <a class="member" href="#llvm::ISD::ArgFlagsTy::IsSplit" title='llvm::ISD::ArgFlagsTy::IsSplit' data-ref="llvm::ISD::ArgFlagsTy::IsSplit">IsSplit</a> = <var>1</var>; }</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm3ISD10ArgFlagsTy10isSplitEndEv" title='llvm::ISD::ArgFlagsTy::isSplitEnd' data-ref="_ZNK4llvm3ISD10ArgFlagsTy10isSplitEndEv">isSplitEnd</dfn>()   <em>const</em> { <b>return</b> <a class="member" href="#llvm::ISD::ArgFlagsTy::IsSplitEnd" title='llvm::ISD::ArgFlagsTy::IsSplitEnd' data-ref="llvm::ISD::ArgFlagsTy::IsSplitEnd">IsSplitEnd</a>; }</td></tr>
<tr><th id="115">115</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm3ISD10ArgFlagsTy11setSplitEndEv" title='llvm::ISD::ArgFlagsTy::setSplitEnd' data-ref="_ZN4llvm3ISD10ArgFlagsTy11setSplitEndEv">setSplitEnd</dfn>()  { <a class="member" href="#llvm::ISD::ArgFlagsTy::IsSplitEnd" title='llvm::ISD::ArgFlagsTy::IsSplitEnd' data-ref="llvm::ISD::ArgFlagsTy::IsSplitEnd">IsSplitEnd</a> = <var>1</var>; }</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm3ISD10ArgFlagsTy22isCopyElisionCandidateEv" title='llvm::ISD::ArgFlagsTy::isCopyElisionCandidate' data-ref="_ZNK4llvm3ISD10ArgFlagsTy22isCopyElisionCandidateEv">isCopyElisionCandidate</dfn>()  <em>const</em> { <b>return</b> <a class="member" href="#llvm::ISD::ArgFlagsTy::IsCopyElisionCandidate" title='llvm::ISD::ArgFlagsTy::IsCopyElisionCandidate' data-ref="llvm::ISD::ArgFlagsTy::IsCopyElisionCandidate">IsCopyElisionCandidate</a>; }</td></tr>
<tr><th id="118">118</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm3ISD10ArgFlagsTy23setCopyElisionCandidateEv" title='llvm::ISD::ArgFlagsTy::setCopyElisionCandidate' data-ref="_ZN4llvm3ISD10ArgFlagsTy23setCopyElisionCandidateEv">setCopyElisionCandidate</dfn>() { <a class="member" href="#llvm::ISD::ArgFlagsTy::IsCopyElisionCandidate" title='llvm::ISD::ArgFlagsTy::IsCopyElisionCandidate' data-ref="llvm::ISD::ArgFlagsTy::IsCopyElisionCandidate">IsCopyElisionCandidate</a> = <var>1</var>; }</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm3ISD10ArgFlagsTy9isPointerEv" title='llvm::ISD::ArgFlagsTy::isPointer' data-ref="_ZNK4llvm3ISD10ArgFlagsTy9isPointerEv">isPointer</dfn>()  <em>const</em> { <b>return</b> <a class="member" href="#llvm::ISD::ArgFlagsTy::IsPointer" title='llvm::ISD::ArgFlagsTy::IsPointer' data-ref="llvm::ISD::ArgFlagsTy::IsPointer">IsPointer</a>; }</td></tr>
<tr><th id="121">121</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm3ISD10ArgFlagsTy10setPointerEv" title='llvm::ISD::ArgFlagsTy::setPointer' data-ref="_ZN4llvm3ISD10ArgFlagsTy10setPointerEv">setPointer</dfn>() { <a class="member" href="#llvm::ISD::ArgFlagsTy::IsPointer" title='llvm::ISD::ArgFlagsTy::IsPointer' data-ref="llvm::ISD::ArgFlagsTy::IsPointer">IsPointer</a> = <var>1</var>; }</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm3ISD10ArgFlagsTy13getByValAlignEv" title='llvm::ISD::ArgFlagsTy::getByValAlign' data-ref="_ZNK4llvm3ISD10ArgFlagsTy13getByValAlignEv">getByValAlign</dfn>() <em>const</em> { <b>return</b> (<var>1U</var> &lt;&lt; <a class="member" href="#llvm::ISD::ArgFlagsTy::ByValAlign" title='llvm::ISD::ArgFlagsTy::ByValAlign' data-ref="llvm::ISD::ArgFlagsTy::ByValAlign">ByValAlign</a>) / <var>2</var>; }</td></tr>
<tr><th id="124">124</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm3ISD10ArgFlagsTy13setByValAlignEj" title='llvm::ISD::ArgFlagsTy::setByValAlign' data-ref="_ZN4llvm3ISD10ArgFlagsTy13setByValAlignEj">setByValAlign</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="1780A" title='A' data-type='unsigned int' data-ref="1780A">A</dfn>) {</td></tr>
<tr><th id="125">125</th><td>      <a class="member" href="#llvm::ISD::ArgFlagsTy::ByValAlign" title='llvm::ISD::ArgFlagsTy::ByValAlign' data-ref="llvm::ISD::ArgFlagsTy::ByValAlign">ByValAlign</a> = <a class="ref" href="../Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col0 ref" href="#1780A" title='A' data-ref="1780A">A</a>) + <var>1</var>;</td></tr>
<tr><th id="126">126</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getByValAlign() == A &amp;&amp; &quot;bitfield overflow&quot;) ? void (0) : __assert_fail (&quot;getByValAlign() == A &amp;&amp; \&quot;bitfield overflow\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetCallingConv.h&quot;, 126, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm3ISD10ArgFlagsTy13getByValAlignEv" title='llvm::ISD::ArgFlagsTy::getByValAlign' data-ref="_ZNK4llvm3ISD10ArgFlagsTy13getByValAlignEv">getByValAlign</a>() == <a class="local col0 ref" href="#1780A" title='A' data-ref="1780A">A</a> &amp;&amp; <q>"bitfield overflow"</q>);</td></tr>
<tr><th id="127">127</th><td>    }</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm3ISD10ArgFlagsTy12getOrigAlignEv" title='llvm::ISD::ArgFlagsTy::getOrigAlign' data-ref="_ZNK4llvm3ISD10ArgFlagsTy12getOrigAlignEv">getOrigAlign</dfn>() <em>const</em> { <b>return</b> (<var>1U</var> &lt;&lt; <a class="member" href="#llvm::ISD::ArgFlagsTy::OrigAlign" title='llvm::ISD::ArgFlagsTy::OrigAlign' data-ref="llvm::ISD::ArgFlagsTy::OrigAlign">OrigAlign</a>) / <var>2</var>; }</td></tr>
<tr><th id="130">130</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm3ISD10ArgFlagsTy12setOrigAlignEj" title='llvm::ISD::ArgFlagsTy::setOrigAlign' data-ref="_ZN4llvm3ISD10ArgFlagsTy12setOrigAlignEj">setOrigAlign</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1781A" title='A' data-type='unsigned int' data-ref="1781A">A</dfn>) {</td></tr>
<tr><th id="131">131</th><td>      <a class="member" href="#llvm::ISD::ArgFlagsTy::OrigAlign" title='llvm::ISD::ArgFlagsTy::OrigAlign' data-ref="llvm::ISD::ArgFlagsTy::OrigAlign">OrigAlign</a> = <a class="ref" href="../Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col1 ref" href="#1781A" title='A' data-ref="1781A">A</a>) + <var>1</var>;</td></tr>
<tr><th id="132">132</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getOrigAlign() == A &amp;&amp; &quot;bitfield overflow&quot;) ? void (0) : __assert_fail (&quot;getOrigAlign() == A &amp;&amp; \&quot;bitfield overflow\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetCallingConv.h&quot;, 132, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm3ISD10ArgFlagsTy12getOrigAlignEv" title='llvm::ISD::ArgFlagsTy::getOrigAlign' data-ref="_ZNK4llvm3ISD10ArgFlagsTy12getOrigAlignEv">getOrigAlign</a>() == <a class="local col1 ref" href="#1781A" title='A' data-ref="1781A">A</a> &amp;&amp; <q>"bitfield overflow"</q>);</td></tr>
<tr><th id="133">133</th><td>    }</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm3ISD10ArgFlagsTy12getByValSizeEv" title='llvm::ISD::ArgFlagsTy::getByValSize' data-ref="_ZNK4llvm3ISD10ArgFlagsTy12getByValSizeEv">getByValSize</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ISD::ArgFlagsTy::ByValSize" title='llvm::ISD::ArgFlagsTy::ByValSize' data-ref="llvm::ISD::ArgFlagsTy::ByValSize">ByValSize</a>; }</td></tr>
<tr><th id="136">136</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm3ISD10ArgFlagsTy12setByValSizeEj" title='llvm::ISD::ArgFlagsTy::setByValSize' data-ref="_ZN4llvm3ISD10ArgFlagsTy12setByValSizeEj">setByValSize</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="1782S" title='S' data-type='unsigned int' data-ref="1782S">S</dfn>) { <a class="member" href="#llvm::ISD::ArgFlagsTy::ByValSize" title='llvm::ISD::ArgFlagsTy::ByValSize' data-ref="llvm::ISD::ArgFlagsTy::ByValSize">ByValSize</a> = <a class="local col2 ref" href="#1782S" title='S' data-ref="1782S">S</a>; }</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm3ISD10ArgFlagsTy19getPointerAddrSpaceEv" title='llvm::ISD::ArgFlagsTy::getPointerAddrSpace' data-ref="_ZNK4llvm3ISD10ArgFlagsTy19getPointerAddrSpaceEv">getPointerAddrSpace</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ISD::ArgFlagsTy::PointerAddrSpace" title='llvm::ISD::ArgFlagsTy::PointerAddrSpace' data-ref="llvm::ISD::ArgFlagsTy::PointerAddrSpace">PointerAddrSpace</a>; }</td></tr>
<tr><th id="139">139</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm3ISD10ArgFlagsTy19setPointerAddrSpaceEj" title='llvm::ISD::ArgFlagsTy::setPointerAddrSpace' data-ref="_ZN4llvm3ISD10ArgFlagsTy19setPointerAddrSpaceEj">setPointerAddrSpace</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="1783AS" title='AS' data-type='unsigned int' data-ref="1783AS">AS</dfn>) { <a class="member" href="#llvm::ISD::ArgFlagsTy::PointerAddrSpace" title='llvm::ISD::ArgFlagsTy::PointerAddrSpace' data-ref="llvm::ISD::ArgFlagsTy::PointerAddrSpace">PointerAddrSpace</a> = <a class="local col3 ref" href="#1783AS" title='AS' data-ref="1783AS">AS</a>; }</td></tr>
<tr><th id="140">140</th><td>};</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>  <i class="doc">/// InputArg - This struct carries flags and type information about a</i></td></tr>
<tr><th id="143">143</th><td><i class="doc">  /// single incoming (formal) argument or incoming (from the perspective</i></td></tr>
<tr><th id="144">144</th><td><i class="doc">  /// of the caller) return value virtual register.</i></td></tr>
<tr><th id="145">145</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="146">146</th><td>  <b>struct</b> <dfn class="type def" id="llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</dfn> {</td></tr>
<tr><th id="147">147</th><td>    <a class="type" href="#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a> <dfn class="decl" id="llvm::ISD::InputArg::Flags" title='llvm::ISD::InputArg::Flags' data-ref="llvm::ISD::InputArg::Flags">Flags</dfn>;</td></tr>
<tr><th id="148">148</th><td>    <a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="decl" id="llvm::ISD::InputArg::VT" title='llvm::ISD::InputArg::VT' data-ref="llvm::ISD::InputArg::VT">VT</dfn> = <a class="ref fake" href="../Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>;</td></tr>
<tr><th id="149">149</th><td>    <a class="type" href="ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="decl" id="llvm::ISD::InputArg::ArgVT" title='llvm::ISD::InputArg::ArgVT' data-ref="llvm::ISD::InputArg::ArgVT">ArgVT</dfn>;</td></tr>
<tr><th id="150">150</th><td>    <em>bool</em> <dfn class="decl" id="llvm::ISD::InputArg::Used" title='llvm::ISD::InputArg::Used' data-ref="llvm::ISD::InputArg::Used">Used</dfn> = <b>false</b>;</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>    <i class="doc">/// Index original Function's argument.</i></td></tr>
<tr><th id="153">153</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ISD::InputArg::OrigArgIndex" title='llvm::ISD::InputArg::OrigArgIndex' data-ref="llvm::ISD::InputArg::OrigArgIndex">OrigArgIndex</dfn>;</td></tr>
<tr><th id="154">154</th><td>    <i class="doc">/// Sentinel value for implicit machine-level input arguments.</i></td></tr>
<tr><th id="155">155</th><td>    <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::ISD::InputArg::NoArgIndex" title='llvm::ISD::InputArg::NoArgIndex' data-ref="llvm::ISD::InputArg::NoArgIndex">NoArgIndex</dfn> = <span class="macro" title="(2147483647 *2U +1U)" data-ref="_M/UINT_MAX">UINT_MAX</span>;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>    <i class="doc">/// Offset in bytes of current input value relative to the beginning of</i></td></tr>
<tr><th id="158">158</th><td><i class="doc">    /// original argument. E.g. if argument was splitted into four 32 bit</i></td></tr>
<tr><th id="159">159</th><td><i class="doc">    /// registers, we got 4 InputArgs with PartOffsets 0, 4, 8 and 12.</i></td></tr>
<tr><th id="160">160</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ISD::InputArg::PartOffset" title='llvm::ISD::InputArg::PartOffset' data-ref="llvm::ISD::InputArg::PartOffset">PartOffset</dfn>;</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>    <dfn class="decl" id="_ZN4llvm3ISD8InputArgC1Ev" title='llvm::ISD::InputArg::InputArg' data-ref="_ZN4llvm3ISD8InputArgC1Ev">InputArg</dfn>() = <b>default</b>;</td></tr>
<tr><th id="163">163</th><td>    <dfn class="decl def" id="_ZN4llvm3ISD8InputArgC1ENS0_10ArgFlagsTyENS_3EVTES3_bjj" title='llvm::ISD::InputArg::InputArg' data-ref="_ZN4llvm3ISD8InputArgC1ENS0_10ArgFlagsTyENS_3EVTES3_bjj">InputArg</dfn>(<a class="type" href="#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a> <dfn class="local col4 decl" id="1784flags" title='flags' data-type='llvm::ISD::ArgFlagsTy' data-ref="1784flags">flags</dfn>, <a class="type" href="ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="1785vt" title='vt' data-type='llvm::EVT' data-ref="1785vt">vt</dfn>, <a class="type" href="ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="1786argvt" title='argvt' data-type='llvm::EVT' data-ref="1786argvt">argvt</dfn>, <em>bool</em> <dfn class="local col7 decl" id="1787used" title='used' data-type='bool' data-ref="1787used">used</dfn>,</td></tr>
<tr><th id="164">164</th><td>             <em>unsigned</em> <dfn class="local col8 decl" id="1788origIdx" title='origIdx' data-type='unsigned int' data-ref="1788origIdx">origIdx</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="1789partOffs" title='partOffs' data-type='unsigned int' data-ref="1789partOffs">partOffs</dfn>)</td></tr>
<tr><th id="165">165</th><td>      : <a class="member" href="#llvm::ISD::InputArg::Flags" title='llvm::ISD::InputArg::Flags' data-ref="llvm::ISD::InputArg::Flags">Flags</a><a class="ref" href="#26" title='llvm::ISD::ArgFlagsTy::ArgFlagsTy' data-ref="_ZN4llvm3ISD10ArgFlagsTyC1ERKS1_">(</a><a class="local col4 ref" href="#1784flags" title='flags' data-ref="1784flags">flags</a>), <a class="member" href="#llvm::ISD::InputArg::Used" title='llvm::ISD::InputArg::Used' data-ref="llvm::ISD::InputArg::Used">Used</a>(<a class="local col7 ref" href="#1787used" title='used' data-ref="1787used">used</a>), <a class="member" href="#llvm::ISD::InputArg::OrigArgIndex" title='llvm::ISD::InputArg::OrigArgIndex' data-ref="llvm::ISD::InputArg::OrigArgIndex">OrigArgIndex</a>(<a class="local col8 ref" href="#1788origIdx" title='origIdx' data-ref="1788origIdx">origIdx</a>), <a class="member" href="#llvm::ISD::InputArg::PartOffset" title='llvm::ISD::InputArg::PartOffset' data-ref="llvm::ISD::InputArg::PartOffset">PartOffset</a>(<a class="local col9 ref" href="#1789partOffs" title='partOffs' data-ref="1789partOffs">partOffs</a>) {</td></tr>
<tr><th id="166">166</th><td>      <a class="member" href="#llvm::ISD::InputArg::VT" title='llvm::ISD::InputArg::VT' data-ref="llvm::ISD::InputArg::VT">VT</a> <a class="ref" href="../Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="local col5 ref" href="#1785vt" title='vt' data-ref="1785vt">vt</a>.<a class="ref" href="ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="167">167</th><td>      <a class="member" href="#llvm::ISD::InputArg::ArgVT" title='llvm::ISD::InputArg::ArgVT' data-ref="llvm::ISD::InputArg::ArgVT">ArgVT</a> <a class="ref" href="ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSERKS0_">=</a> <a class="local col6 ref" href="#1786argvt" title='argvt' data-ref="1786argvt">argvt</a>;</td></tr>
<tr><th id="168">168</th><td>    }</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm3ISD8InputArg9isOrigArgEv" title='llvm::ISD::InputArg::isOrigArg' data-ref="_ZNK4llvm3ISD8InputArg9isOrigArgEv">isOrigArg</dfn>() <em>const</em> {</td></tr>
<tr><th id="171">171</th><td>      <b>return</b> <a class="member" href="#llvm::ISD::InputArg::OrigArgIndex" title='llvm::ISD::InputArg::OrigArgIndex' data-ref="llvm::ISD::InputArg::OrigArgIndex">OrigArgIndex</a> != <a class="member" href="#llvm::ISD::InputArg::NoArgIndex" title='llvm::ISD::InputArg::NoArgIndex' data-ref="llvm::ISD::InputArg::NoArgIndex">NoArgIndex</a>;</td></tr>
<tr><th id="172">172</th><td>    }</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm3ISD8InputArg15getOrigArgIndexEv" title='llvm::ISD::InputArg::getOrigArgIndex' data-ref="_ZNK4llvm3ISD8InputArg15getOrigArgIndexEv">getOrigArgIndex</dfn>() <em>const</em> {</td></tr>
<tr><th id="175">175</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OrigArgIndex != NoArgIndex &amp;&amp; &quot;Implicit machine-level argument&quot;) ? void (0) : __assert_fail (&quot;OrigArgIndex != NoArgIndex &amp;&amp; \&quot;Implicit machine-level argument\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/TargetCallingConv.h&quot;, 175, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::ISD::InputArg::OrigArgIndex" title='llvm::ISD::InputArg::OrigArgIndex' data-ref="llvm::ISD::InputArg::OrigArgIndex">OrigArgIndex</a> != <a class="member" href="#llvm::ISD::InputArg::NoArgIndex" title='llvm::ISD::InputArg::NoArgIndex' data-ref="llvm::ISD::InputArg::NoArgIndex">NoArgIndex</a> &amp;&amp; <q>"Implicit machine-level argument"</q>);</td></tr>
<tr><th id="176">176</th><td>      <b>return</b> <a class="member" href="#llvm::ISD::InputArg::OrigArgIndex" title='llvm::ISD::InputArg::OrigArgIndex' data-ref="llvm::ISD::InputArg::OrigArgIndex">OrigArgIndex</a>;</td></tr>
<tr><th id="177">177</th><td>    }</td></tr>
<tr><th id="178">178</th><td>  };</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <i class="doc">/// OutputArg - This struct carries flags and a value for a</i></td></tr>
<tr><th id="181">181</th><td><i class="doc">  /// single outgoing (actual) argument or outgoing (from the perspective</i></td></tr>
<tr><th id="182">182</th><td><i class="doc">  /// of the caller) return value virtual register.</i></td></tr>
<tr><th id="183">183</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="184">184</th><td>  <b>struct</b> <dfn class="type def" id="llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</dfn> {</td></tr>
<tr><th id="185">185</th><td>    <a class="type" href="#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a> <dfn class="decl" id="llvm::ISD::OutputArg::Flags" title='llvm::ISD::OutputArg::Flags' data-ref="llvm::ISD::OutputArg::Flags">Flags</dfn>;</td></tr>
<tr><th id="186">186</th><td>    <a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="decl" id="llvm::ISD::OutputArg::VT" title='llvm::ISD::OutputArg::VT' data-ref="llvm::ISD::OutputArg::VT">VT</dfn>;</td></tr>
<tr><th id="187">187</th><td>    <a class="type" href="ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="decl" id="llvm::ISD::OutputArg::ArgVT" title='llvm::ISD::OutputArg::ArgVT' data-ref="llvm::ISD::OutputArg::ArgVT">ArgVT</dfn>;</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>    <i class="doc">/// IsFixed - Is this a "fixed" value, ie not passed through a vararg "...".</i></td></tr>
<tr><th id="190">190</th><td>    <em>bool</em> <dfn class="decl" id="llvm::ISD::OutputArg::IsFixed" title='llvm::ISD::OutputArg::IsFixed' data-ref="llvm::ISD::OutputArg::IsFixed">IsFixed</dfn> = <b>false</b>;</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>    <i class="doc">/// Index original Function's argument.</i></td></tr>
<tr><th id="193">193</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ISD::OutputArg::OrigArgIndex" title='llvm::ISD::OutputArg::OrigArgIndex' data-ref="llvm::ISD::OutputArg::OrigArgIndex">OrigArgIndex</dfn>;</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>    <i class="doc">/// Offset in bytes of current output value relative to the beginning of</i></td></tr>
<tr><th id="196">196</th><td><i class="doc">    /// original argument. E.g. if argument was splitted into four 32 bit</i></td></tr>
<tr><th id="197">197</th><td><i class="doc">    /// registers, we got 4 OutputArgs with PartOffsets 0, 4, 8 and 12.</i></td></tr>
<tr><th id="198">198</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ISD::OutputArg::PartOffset" title='llvm::ISD::OutputArg::PartOffset' data-ref="llvm::ISD::OutputArg::PartOffset">PartOffset</dfn>;</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>    <dfn class="decl" id="_ZN4llvm3ISD9OutputArgC1Ev" title='llvm::ISD::OutputArg::OutputArg' data-ref="_ZN4llvm3ISD9OutputArgC1Ev">OutputArg</dfn>() = <b>default</b>;</td></tr>
<tr><th id="201">201</th><td>    <dfn class="decl def" id="_ZN4llvm3ISD9OutputArgC1ENS0_10ArgFlagsTyENS_3EVTES3_bjj" title='llvm::ISD::OutputArg::OutputArg' data-ref="_ZN4llvm3ISD9OutputArgC1ENS0_10ArgFlagsTyENS_3EVTES3_bjj">OutputArg</dfn>(<a class="type" href="#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a> <dfn class="local col0 decl" id="1790flags" title='flags' data-type='llvm::ISD::ArgFlagsTy' data-ref="1790flags">flags</dfn>, <a class="type" href="ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="1791vt" title='vt' data-type='llvm::EVT' data-ref="1791vt">vt</dfn>, <a class="type" href="ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="1792argvt" title='argvt' data-type='llvm::EVT' data-ref="1792argvt">argvt</dfn>, <em>bool</em> <dfn class="local col3 decl" id="1793isfixed" title='isfixed' data-type='bool' data-ref="1793isfixed">isfixed</dfn>,</td></tr>
<tr><th id="202">202</th><td>              <em>unsigned</em> <dfn class="local col4 decl" id="1794origIdx" title='origIdx' data-type='unsigned int' data-ref="1794origIdx">origIdx</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="1795partOffs" title='partOffs' data-type='unsigned int' data-ref="1795partOffs">partOffs</dfn>)</td></tr>
<tr><th id="203">203</th><td>      : <a class="member" href="#llvm::ISD::OutputArg::Flags" title='llvm::ISD::OutputArg::Flags' data-ref="llvm::ISD::OutputArg::Flags">Flags</a><a class="ref" href="#26" title='llvm::ISD::ArgFlagsTy::ArgFlagsTy' data-ref="_ZN4llvm3ISD10ArgFlagsTyC1ERKS1_">(</a><a class="local col0 ref" href="#1790flags" title='flags' data-ref="1790flags">flags</a>), <a class="member" href="#llvm::ISD::OutputArg::IsFixed" title='llvm::ISD::OutputArg::IsFixed' data-ref="llvm::ISD::OutputArg::IsFixed">IsFixed</a>(<a class="local col3 ref" href="#1793isfixed" title='isfixed' data-ref="1793isfixed">isfixed</a>), <a class="member" href="#llvm::ISD::OutputArg::OrigArgIndex" title='llvm::ISD::OutputArg::OrigArgIndex' data-ref="llvm::ISD::OutputArg::OrigArgIndex">OrigArgIndex</a>(<a class="local col4 ref" href="#1794origIdx" title='origIdx' data-ref="1794origIdx">origIdx</a>),</td></tr>
<tr><th id="204">204</th><td>        <a class="member" href="#llvm::ISD::OutputArg::PartOffset" title='llvm::ISD::OutputArg::PartOffset' data-ref="llvm::ISD::OutputArg::PartOffset">PartOffset</a>(<a class="local col5 ref" href="#1795partOffs" title='partOffs' data-ref="1795partOffs">partOffs</a>) {</td></tr>
<tr><th id="205">205</th><td>      <a class="member" href="#llvm::ISD::OutputArg::VT" title='llvm::ISD::OutputArg::VT' data-ref="llvm::ISD::OutputArg::VT">VT</a> <a class="ref" href="../Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="local col1 ref" href="#1791vt" title='vt' data-ref="1791vt">vt</a>.<a class="ref" href="ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="206">206</th><td>      <a class="member" href="#llvm::ISD::OutputArg::ArgVT" title='llvm::ISD::OutputArg::ArgVT' data-ref="llvm::ISD::OutputArg::ArgVT">ArgVT</a> <a class="ref" href="ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSERKS0_">=</a> <a class="local col2 ref" href="#1792argvt" title='argvt' data-ref="1792argvt">argvt</a>;</td></tr>
<tr><th id="207">207</th><td>    }</td></tr>
<tr><th id="208">208</th><td>  };</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>} <i>// end namespace ISD</i></td></tr>
<tr><th id="211">211</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><u>#<span data-ppcond="13">endif</span> // LLVM_CODEGEN_TARGETCALLINGCONV_H</u></td></tr>
<tr><th id="214">214</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../lib/CodeGen/AggressiveAntiDepBreaker.cpp.html'>llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
