$comment
	File created using the following command:
		vcd file 2DECA5.msim.vcd -direction
$end
$date
	Fri Mar 13 16:12:49 2020
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module MU0CPU_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var wire 1 " ADDRESS [11] $end
$var wire 1 # ADDRESS [10] $end
$var wire 1 $ ADDRESS [9] $end
$var wire 1 % ADDRESS [8] $end
$var wire 1 & ADDRESS [7] $end
$var wire 1 ' ADDRESS [6] $end
$var wire 1 ( ADDRESS [5] $end
$var wire 1 ) ADDRESS [4] $end
$var wire 1 * ADDRESS [3] $end
$var wire 1 + ADDRESS [2] $end
$var wire 1 , ADDRESS [1] $end
$var wire 1 - ADDRESS [0] $end
$var wire 1 . CARRYFF $end
$var wire 1 / EXEC1 $end
$var wire 1 0 EXEC2 $end
$var wire 1 1 FETCH $end
$var wire 1 2 PC_OUT [11] $end
$var wire 1 3 PC_OUT [10] $end
$var wire 1 4 PC_OUT [9] $end
$var wire 1 5 PC_OUT [8] $end
$var wire 1 6 PC_OUT [7] $end
$var wire 1 7 PC_OUT [6] $end
$var wire 1 8 PC_OUT [5] $end
$var wire 1 9 PC_OUT [4] $end
$var wire 1 : PC_OUT [3] $end
$var wire 1 ; PC_OUT [2] $end
$var wire 1 < PC_OUT [1] $end
$var wire 1 = PC_OUT [0] $end
$var wire 1 > R1Q [15] $end
$var wire 1 ? R1Q [14] $end
$var wire 1 @ R1Q [13] $end
$var wire 1 A R1Q [12] $end
$var wire 1 B R1Q [11] $end
$var wire 1 C R1Q [10] $end
$var wire 1 D R1Q [9] $end
$var wire 1 E R1Q [8] $end
$var wire 1 F R1Q [7] $end
$var wire 1 G R1Q [6] $end
$var wire 1 H R1Q [5] $end
$var wire 1 I R1Q [4] $end
$var wire 1 J R1Q [3] $end
$var wire 1 K R1Q [2] $end
$var wire 1 L R1Q [1] $end
$var wire 1 M R1Q [0] $end
$var wire 1 N R2Q [15] $end
$var wire 1 O R2Q [14] $end
$var wire 1 P R2Q [13] $end
$var wire 1 Q R2Q [12] $end
$var wire 1 R R2Q [11] $end
$var wire 1 S R2Q [10] $end
$var wire 1 T R2Q [9] $end
$var wire 1 U R2Q [8] $end
$var wire 1 V R2Q [7] $end
$var wire 1 W R2Q [6] $end
$var wire 1 X R2Q [5] $end
$var wire 1 Y R2Q [4] $end
$var wire 1 Z R2Q [3] $end
$var wire 1 [ R2Q [2] $end
$var wire 1 \ R2Q [1] $end
$var wire 1 ] R2Q [0] $end
$var wire 1 ^ R3Q [15] $end
$var wire 1 _ R3Q [14] $end
$var wire 1 ` R3Q [13] $end
$var wire 1 a R3Q [12] $end
$var wire 1 b R3Q [11] $end
$var wire 1 c R3Q [10] $end
$var wire 1 d R3Q [9] $end
$var wire 1 e R3Q [8] $end
$var wire 1 f R3Q [7] $end
$var wire 1 g R3Q [6] $end
$var wire 1 h R3Q [5] $end
$var wire 1 i R3Q [4] $end
$var wire 1 j R3Q [3] $end
$var wire 1 k R3Q [2] $end
$var wire 1 l R3Q [1] $end
$var wire 1 m R3Q [0] $end
$var wire 1 n RAM_IN [15] $end
$var wire 1 o RAM_IN [14] $end
$var wire 1 p RAM_IN [13] $end
$var wire 1 q RAM_IN [12] $end
$var wire 1 r RAM_IN [11] $end
$var wire 1 s RAM_IN [10] $end
$var wire 1 t RAM_IN [9] $end
$var wire 1 u RAM_IN [8] $end
$var wire 1 v RAM_IN [7] $end
$var wire 1 w RAM_IN [6] $end
$var wire 1 x RAM_IN [5] $end
$var wire 1 y RAM_IN [4] $end
$var wire 1 z RAM_IN [3] $end
$var wire 1 { RAM_IN [2] $end
$var wire 1 | RAM_IN [1] $end
$var wire 1 } RAM_IN [0] $end
$var wire 1 ~ RAM_OUT [15] $end
$var wire 1 !! RAM_OUT [14] $end
$var wire 1 "! RAM_OUT [13] $end
$var wire 1 #! RAM_OUT [12] $end
$var wire 1 $! RAM_OUT [11] $end
$var wire 1 %! RAM_OUT [10] $end
$var wire 1 &! RAM_OUT [9] $end
$var wire 1 '! RAM_OUT [8] $end
$var wire 1 (! RAM_OUT [7] $end
$var wire 1 )! RAM_OUT [6] $end
$var wire 1 *! RAM_OUT [5] $end
$var wire 1 +! RAM_OUT [4] $end
$var wire 1 ,! RAM_OUT [3] $end
$var wire 1 -! RAM_OUT [2] $end
$var wire 1 .! RAM_OUT [1] $end
$var wire 1 /! RAM_OUT [0] $end
$var wire 1 0! SKIPFF $end

$scope module i1 $end
$var wire 1 1! gnd $end
$var wire 1 2! vcc $end
$var wire 1 3! unknown $end
$var tri1 1 4! devclrn $end
$var tri1 1 5! devpor $end
$var tri1 1 6! devoe $end
$var wire 1 7! FETCH~output_o $end
$var wire 1 8! EXEC1~output_o $end
$var wire 1 9! EXEC2~output_o $end
$var wire 1 :! CARRYFF~output_o $end
$var wire 1 ;! SKIPFF~output_o $end
$var wire 1 <! ADDRESS[11]~output_o $end
$var wire 1 =! ADDRESS[10]~output_o $end
$var wire 1 >! ADDRESS[9]~output_o $end
$var wire 1 ?! ADDRESS[8]~output_o $end
$var wire 1 @! ADDRESS[7]~output_o $end
$var wire 1 A! ADDRESS[6]~output_o $end
$var wire 1 B! ADDRESS[5]~output_o $end
$var wire 1 C! ADDRESS[4]~output_o $end
$var wire 1 D! ADDRESS[3]~output_o $end
$var wire 1 E! ADDRESS[2]~output_o $end
$var wire 1 F! ADDRESS[1]~output_o $end
$var wire 1 G! ADDRESS[0]~output_o $end
$var wire 1 H! PC_OUT[11]~output_o $end
$var wire 1 I! PC_OUT[10]~output_o $end
$var wire 1 J! PC_OUT[9]~output_o $end
$var wire 1 K! PC_OUT[8]~output_o $end
$var wire 1 L! PC_OUT[7]~output_o $end
$var wire 1 M! PC_OUT[6]~output_o $end
$var wire 1 N! PC_OUT[5]~output_o $end
$var wire 1 O! PC_OUT[4]~output_o $end
$var wire 1 P! PC_OUT[3]~output_o $end
$var wire 1 Q! PC_OUT[2]~output_o $end
$var wire 1 R! PC_OUT[1]~output_o $end
$var wire 1 S! PC_OUT[0]~output_o $end
$var wire 1 T! R1Q[15]~output_o $end
$var wire 1 U! R1Q[14]~output_o $end
$var wire 1 V! R1Q[13]~output_o $end
$var wire 1 W! R1Q[12]~output_o $end
$var wire 1 X! R1Q[11]~output_o $end
$var wire 1 Y! R1Q[10]~output_o $end
$var wire 1 Z! R1Q[9]~output_o $end
$var wire 1 [! R1Q[8]~output_o $end
$var wire 1 \! R1Q[7]~output_o $end
$var wire 1 ]! R1Q[6]~output_o $end
$var wire 1 ^! R1Q[5]~output_o $end
$var wire 1 _! R1Q[4]~output_o $end
$var wire 1 `! R1Q[3]~output_o $end
$var wire 1 a! R1Q[2]~output_o $end
$var wire 1 b! R1Q[1]~output_o $end
$var wire 1 c! R1Q[0]~output_o $end
$var wire 1 d! R2Q[15]~output_o $end
$var wire 1 e! R2Q[14]~output_o $end
$var wire 1 f! R2Q[13]~output_o $end
$var wire 1 g! R2Q[12]~output_o $end
$var wire 1 h! R2Q[11]~output_o $end
$var wire 1 i! R2Q[10]~output_o $end
$var wire 1 j! R2Q[9]~output_o $end
$var wire 1 k! R2Q[8]~output_o $end
$var wire 1 l! R2Q[7]~output_o $end
$var wire 1 m! R2Q[6]~output_o $end
$var wire 1 n! R2Q[5]~output_o $end
$var wire 1 o! R2Q[4]~output_o $end
$var wire 1 p! R2Q[3]~output_o $end
$var wire 1 q! R2Q[2]~output_o $end
$var wire 1 r! R2Q[1]~output_o $end
$var wire 1 s! R2Q[0]~output_o $end
$var wire 1 t! R3Q[15]~output_o $end
$var wire 1 u! R3Q[14]~output_o $end
$var wire 1 v! R3Q[13]~output_o $end
$var wire 1 w! R3Q[12]~output_o $end
$var wire 1 x! R3Q[11]~output_o $end
$var wire 1 y! R3Q[10]~output_o $end
$var wire 1 z! R3Q[9]~output_o $end
$var wire 1 {! R3Q[8]~output_o $end
$var wire 1 |! R3Q[7]~output_o $end
$var wire 1 }! R3Q[6]~output_o $end
$var wire 1 ~! R3Q[5]~output_o $end
$var wire 1 !" R3Q[4]~output_o $end
$var wire 1 "" R3Q[3]~output_o $end
$var wire 1 #" R3Q[2]~output_o $end
$var wire 1 $" R3Q[1]~output_o $end
$var wire 1 %" R3Q[0]~output_o $end
$var wire 1 &" RAM_IN[15]~output_o $end
$var wire 1 '" RAM_IN[14]~output_o $end
$var wire 1 (" RAM_IN[13]~output_o $end
$var wire 1 )" RAM_IN[12]~output_o $end
$var wire 1 *" RAM_IN[11]~output_o $end
$var wire 1 +" RAM_IN[10]~output_o $end
$var wire 1 ," RAM_IN[9]~output_o $end
$var wire 1 -" RAM_IN[8]~output_o $end
$var wire 1 ." RAM_IN[7]~output_o $end
$var wire 1 /" RAM_IN[6]~output_o $end
$var wire 1 0" RAM_IN[5]~output_o $end
$var wire 1 1" RAM_IN[4]~output_o $end
$var wire 1 2" RAM_IN[3]~output_o $end
$var wire 1 3" RAM_IN[2]~output_o $end
$var wire 1 4" RAM_IN[1]~output_o $end
$var wire 1 5" RAM_IN[0]~output_o $end
$var wire 1 6" RAM_OUT[15]~output_o $end
$var wire 1 7" RAM_OUT[14]~output_o $end
$var wire 1 8" RAM_OUT[13]~output_o $end
$var wire 1 9" RAM_OUT[12]~output_o $end
$var wire 1 :" RAM_OUT[11]~output_o $end
$var wire 1 ;" RAM_OUT[10]~output_o $end
$var wire 1 <" RAM_OUT[9]~output_o $end
$var wire 1 =" RAM_OUT[8]~output_o $end
$var wire 1 >" RAM_OUT[7]~output_o $end
$var wire 1 ?" RAM_OUT[6]~output_o $end
$var wire 1 @" RAM_OUT[5]~output_o $end
$var wire 1 A" RAM_OUT[4]~output_o $end
$var wire 1 B" RAM_OUT[3]~output_o $end
$var wire 1 C" RAM_OUT[2]~output_o $end
$var wire 1 D" RAM_OUT[1]~output_o $end
$var wire 1 E" RAM_OUT[0]~output_o $end
$var wire 1 F" CLK~input_o $end
$var wire 1 G" inst7|inst4|inst1|dffs[0]~0_combout $end
$var wire 1 H" inst7|inst4|inst3|d[2]~1_combout $end
$var wire 1 I" inst7|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout $end
$var wire 1 J" inst7|PC|auto_generated|counter_comb_bita0~sumout $end
$var wire 1 K" inst7|PC|auto_generated|counter_comb_bita4~COUT $end
$var wire 1 L" inst7|PC|auto_generated|counter_comb_bita5~sumout $end
$var wire 1 M" inst4|EQ~2_combout $end
$var wire 1 N" inst4|EQ~1_combout $end
$var wire 1 O" inst7|inst5|PCsload~0_combout $end
$var wire 1 P" inst7|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout $end
$var wire 1 Q" inst7|PC|auto_generated|counter_comb_bita5~COUT $end
$var wire 1 R" inst7|PC|auto_generated|counter_comb_bita6~sumout $end
$var wire 1 S" inst7|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout $end
$var wire 1 T" inst7|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout $end
$var wire 1 U" inst4|EQ~0_combout $end
$var wire 1 V" inst7|inst5|PCsload~1_combout $end
$var wire 1 W" inst7|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout $end
$var wire 1 X" inst7|PC|auto_generated|_~0_combout $end
$var wire 1 Y" inst7|PC|auto_generated|_~1_combout $end
$var wire 1 Z" inst7|PC|auto_generated|_~2_combout $end
$var wire 1 [" inst7|MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout $end
$var wire 1 \" inst7|PC|auto_generated|counter_comb_bita6~COUT $end
$var wire 1 ]" inst7|PC|auto_generated|counter_comb_bita7~sumout $end
$var wire 1 ^" inst7|MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout $end
$var wire 1 _" inst7|PC|auto_generated|counter_comb_bita7~COUT $end
$var wire 1 `" inst7|PC|auto_generated|counter_comb_bita8~sumout $end
$var wire 1 a" inst7|PC|auto_generated|counter_comb_bita8~COUT $end
$var wire 1 b" inst7|PC|auto_generated|counter_comb_bita9~sumout $end
$var wire 1 c" inst7|MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout $end
$var wire 1 d" inst7|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout $end
$var wire 1 e" inst7|PC|auto_generated|counter_comb_bita9~COUT $end
$var wire 1 f" inst7|PC|auto_generated|counter_comb_bita10~sumout $end
$var wire 1 g" inst7|PC|auto_generated|counter_comb_bita10~COUT $end
$var wire 1 h" inst7|PC|auto_generated|counter_comb_bita11~sumout $end
$var wire 1 i" inst7|MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout $end
$var wire 1 j" inst7|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout $end
$var wire 1 k" inst7|MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout $end
$var wire 1 l" inst7|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout $end
$var wire 1 m" inst7|MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout $end
$var wire 1 n" inst7|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout $end
$var wire 1 o" inst7|inst5|PCsload~2_combout $end
$var wire 1 p" inst7|MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout $end
$var wire 1 q" inst7|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout $end
$var wire 1 r" inst6|REGFILE|ALU|Add0~68_combout $end
$var wire 1 s" inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout $end
$var wire 1 t" inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout $end
$var wire 1 u" inst6|REGFILE|ALU|Add0~74_combout $end
$var wire 1 v" inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout $end
$var wire 1 w" inst6|REGFILE|ALU|Add0~78_combout $end
$var wire 1 x" inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout $end
$var wire 1 y" inst6|REGFILE|ALU|Add0~82_combout $end
$var wire 1 z" inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout $end
$var wire 1 {" inst6|REGFILE|ALU|Add0~6 $end
$var wire 1 |" inst6|REGFILE|ALU|Add0~1_sumout $end
$var wire 1 }" inst6|REGFILE|ALU|carryout~0_combout $end
$var wire 1 ~" inst6|REGFILE|ALU|carryout~1_combout $end
$var wire 1 !# inst6|REGFILE|ALU|carryout~2_combout $end
$var wire 1 "# inst6|REGFILE|ALU|carryen~combout $end
$var wire 1 ## inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout $end
$var wire 1 $# inst6|REGFILE|ALU|Add0~83_combout $end
$var wire 1 %# inst6|REGFILE|ALU|cin~combout $end
$var wire 1 &# inst6|REGFILE|ALU|Add0~86_cout $end
$var wire 1 '# inst6|REGFILE|ALU|Add0~66 $end
$var wire 1 (# inst6|REGFILE|ALU|Add0~62 $end
$var wire 1 )# inst6|REGFILE|ALU|Add0~57_sumout $end
$var wire 1 *# inst6|REGFILE|ALU|Mux14~1_combout $end
$var wire 1 +# inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout $end
$var wire 1 ,# inst6|REGFILE|ALU|Add0~81_combout $end
$var wire 1 -# inst6|REGFILE|ALU|Add0~58 $end
$var wire 1 .# inst6|REGFILE|ALU|Add0~53_sumout $end
$var wire 1 /# inst6|REGFILE|ALU|Mux13~1_combout $end
$var wire 1 0# inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout $end
$var wire 1 1# inst6|REGFILE|ALU|Add0~80_combout $end
$var wire 1 2# inst6|REGFILE|ALU|Add0~54 $end
$var wire 1 3# inst6|REGFILE|ALU|Add0~49_sumout $end
$var wire 1 4# inst6|REGFILE|ALU|Mux12~1_combout $end
$var wire 1 5# inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout $end
$var wire 1 6# inst6|REGFILE|ALU|Add0~79_combout $end
$var wire 1 7# inst6|REGFILE|ALU|Add0~50 $end
$var wire 1 8# inst6|REGFILE|ALU|Add0~46 $end
$var wire 1 9# inst6|REGFILE|ALU|Add0~41_sumout $end
$var wire 1 :# inst6|REGFILE|ALU|Mux10~1_combout $end
$var wire 1 ;# inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout $end
$var wire 1 <# inst6|REGFILE|ALU|Add0~77_combout $end
$var wire 1 =# inst6|REGFILE|ALU|Add0~42 $end
$var wire 1 ># inst6|REGFILE|ALU|Add0~37_sumout $end
$var wire 1 ?# inst6|REGFILE|ALU|Mux9~1_combout $end
$var wire 1 @# inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout $end
$var wire 1 A# inst6|REGFILE|ALU|Add0~76_combout $end
$var wire 1 B# inst6|REGFILE|ALU|Add0~38 $end
$var wire 1 C# inst6|REGFILE|ALU|Add0~33_sumout $end
$var wire 1 D# inst6|REGFILE|ALU|Mux8~1_combout $end
$var wire 1 E# inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout $end
$var wire 1 F# inst6|REGFILE|ALU|Add0~75_combout $end
$var wire 1 G# inst6|REGFILE|ALU|Add0~34 $end
$var wire 1 H# inst6|REGFILE|ALU|Add0~30 $end
$var wire 1 I# inst6|REGFILE|ALU|Add0~25_sumout $end
$var wire 1 J# inst6|REGFILE|ALU|Mux6~1_combout $end
$var wire 1 K# inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout $end
$var wire 1 L# inst6|REGFILE|ALU|Add0~73_combout $end
$var wire 1 M# inst6|REGFILE|ALU|Add0~26 $end
$var wire 1 N# inst6|REGFILE|ALU|Add0~21_sumout $end
$var wire 1 O# inst6|REGFILE|ALU|Mux5~1_combout $end
$var wire 1 P# inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout $end
$var wire 1 Q# inst6|REGFILE|ALU|Add0~72_combout $end
$var wire 1 R# inst6|REGFILE|ALU|Add0~22 $end
$var wire 1 S# inst6|REGFILE|ALU|Add0~17_sumout $end
$var wire 1 T# inst6|REGFILE|ALU|Mux4~1_combout $end
$var wire 1 U# inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout $end
$var wire 1 V# inst6|REGFILE|ALU|Add0~71_combout $end
$var wire 1 W# inst6|REGFILE|ALU|Add0~18 $end
$var wire 1 X# inst6|REGFILE|ALU|Add0~13_sumout $end
$var wire 1 Y# inst6|REGFILE|ALU|Mux3~2_combout $end
$var wire 1 Z# inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout $end
$var wire 1 [# inst6|REGFILE|ALU|Add0~70_combout $end
$var wire 1 \# inst6|REGFILE|ALU|Add0~14 $end
$var wire 1 ]# inst6|REGFILE|ALU|Add0~9_sumout $end
$var wire 1 ^# inst6|REGFILE|ALU|Mux2~0_combout $end
$var wire 1 _# inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout $end
$var wire 1 `# inst6|REGFILE|ALU|Add0~69_combout $end
$var wire 1 a# inst6|REGFILE|ALU|Add0~10 $end
$var wire 1 b# inst6|REGFILE|ALU|Add0~5_sumout $end
$var wire 1 c# inst6|REGFILE|ALU|Mux1~4_combout $end
$var wire 1 d# inst6|REGFILE|REGFILE|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout $end
$var wire 1 e# inst6|REGFILE|ALU|Mux1~1_combout $end
$var wire 1 f# inst6|REGFILE|ALU|Mux1~2_combout $end
$var wire 1 g# inst6|REGFILE|ALU|Mux1~3_combout $end
$var wire 1 h# inst7|inst5|wren~0_combout $end
$var wire 1 i# inst6|inst2~0_combout $end
$var wire 1 j# inst7|inst4|inst3|d[2]~2_combout $end
$var wire 1 k# inst6|inst4|addsub~0_combout $end
$var wire 1 l# inst5|d[15]~0_combout $end
$var wire 1 m# inst6|ALU|auto_generated|add_sub_cella[0]~2_cout $end
$var wire 1 n# inst6|ALU|auto_generated|add_sub_cella[0]~COUT $end
$var wire 1 o# inst6|ALU|auto_generated|add_sub_cella[1]~COUT $end
$var wire 1 p# inst6|ALU|auto_generated|add_sub_cella[2]~COUT $end
$var wire 1 q# inst6|ALU|auto_generated|add_sub_cella[3]~COUT $end
$var wire 1 r# inst6|ALU|auto_generated|add_sub_cella[4]~COUT $end
$var wire 1 s# inst6|ALU|auto_generated|add_sub_cella[5]~COUT $end
$var wire 1 t# inst6|ALU|auto_generated|add_sub_cella[6]~COUT $end
$var wire 1 u# inst6|ALU|auto_generated|add_sub_cella[7]~COUT $end
$var wire 1 v# inst6|ALU|auto_generated|add_sub_cella[8]~COUT $end
$var wire 1 w# inst6|ALU|auto_generated|add_sub_cella[9]~COUT $end
$var wire 1 x# inst6|ALU|auto_generated|add_sub_cella[10]~COUT $end
$var wire 1 y# inst6|ALU|auto_generated|add_sub_cella[11]~COUT $end
$var wire 1 z# inst6|ALU|auto_generated|add_sub_cella[12]~COUT $end
$var wire 1 {# inst6|ALU|auto_generated|add_sub_cella[13]~COUT $end
$var wire 1 |# inst6|ALU|auto_generated|add_sub_cella[14]~COUT $end
$var wire 1 }# inst6|inst4|MUX3sel~0_combout $end
$var wire 1 ~# inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout $end
$var wire 1 !$ inst6|REGFILE|REGFILE|G1~combout $end
$var wire 1 "$ inst6|REGFILE|inst~0_combout $end
$var wire 1 #$ inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout $end
$var wire 1 $$ inst6|REGFILE|ALU|Add0~65_sumout $end
$var wire 1 %$ inst6|REGFILE|ALU|Mux16~1_combout $end
$var wire 1 &$ inst6|REGFILE|ALU|Mux16~2_combout $end
$var wire 1 '$ inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 ($ inst7|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 )$ inst7|PC|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 *$ inst7|PC|auto_generated|counter_comb_bita1~sumout $end
$var wire 1 +$ inst7|PC|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 ,$ inst7|PC|auto_generated|counter_comb_bita2~sumout $end
$var wire 1 -$ inst7|PC|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 .$ inst7|PC|auto_generated|counter_comb_bita3~sumout $end
$var wire 1 /$ inst7|PC|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 0$ inst7|PC|auto_generated|counter_comb_bita4~sumout $end
$var wire 1 1$ inst7|MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout $end
$var wire 1 2$ inst7|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 3$ inst7|MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 4$ inst7|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 5$ inst7|MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 6$ inst6|REGFILE|ALU|Add0~45_sumout $end
$var wire 1 7$ inst6|REGFILE|ALU|Mux11~1_combout $end
$var wire 1 8$ inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout $end
$var wire 1 9$ inst6|REGFILE|ALU|Mux3~0_combout $end
$var wire 1 :$ inst6|REGFILE|ALU|Mux12~0_combout $end
$var wire 1 ;$ inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout $end
$var wire 1 <$ inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout $end
$var wire 1 =$ inst6|REGFILE|ALU|Mux13~0_combout $end
$var wire 1 >$ inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 ?$ inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout $end
$var wire 1 @$ inst6|REGFILE|ALU|Mux14~0_combout $end
$var wire 1 A$ inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 B$ inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout $end
$var wire 1 C$ inst6|REGFILE|ALU|Add0~61_sumout $end
$var wire 1 D$ inst6|REGFILE|ALU|Mux15~0_combout $end
$var wire 1 E$ inst6|REGFILE|ALU|Mux15~1_combout $end
$var wire 1 F$ inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 G$ inst7|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 H$ inst7|MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 I$ inst6|inst4|accen~0_combout $end
$var wire 1 J$ inst7|MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 K$ inst6|REGFILE|ALU|Mux16~0_combout $end
$var wire 1 L$ inst6|REGFILE|ALU|Mux1~0_combout $end
$var wire 1 M$ inst6|REGFILE|ALU|Add0~29_sumout $end
$var wire 1 N$ inst6|REGFILE|ALU|Mux7~1_combout $end
$var wire 1 O$ inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout $end
$var wire 1 P$ inst6|REGFILE|ALU|Mux8~0_combout $end
$var wire 1 Q$ inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout $end
$var wire 1 R$ inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout $end
$var wire 1 S$ inst6|REGFILE|ALU|Mux9~0_combout $end
$var wire 1 T$ inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout $end
$var wire 1 U$ inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout $end
$var wire 1 V$ inst6|REGFILE|ALU|Mux10~0_combout $end
$var wire 1 W$ inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout $end
$var wire 1 X$ inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout $end
$var wire 1 Y$ inst6|REGFILE|ALU|Mux11~0_combout $end
$var wire 1 Z$ inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout $end
$var wire 1 [$ inst7|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout $end
$var wire 1 \$ inst6|REGFILE|ALU|Mux2~1_combout $end
$var wire 1 ]$ inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout $end
$var wire 1 ^$ inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout $end
$var wire 1 _$ inst6|REGFILE|ALU|Mux3~1_combout $end
$var wire 1 `$ inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout $end
$var wire 1 a$ inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout $end
$var wire 1 b$ inst6|REGFILE|ALU|Mux4~0_combout $end
$var wire 1 c$ inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout $end
$var wire 1 d$ inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout $end
$var wire 1 e$ inst6|REGFILE|ALU|Mux5~0_combout $end
$var wire 1 f$ inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout $end
$var wire 1 g$ inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout $end
$var wire 1 h$ inst6|REGFILE|ALU|Mux6~0_combout $end
$var wire 1 i$ inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout $end
$var wire 1 j$ inst6|REGFILE|REGFILE|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout $end
$var wire 1 k$ inst6|REGFILE|ALU|Mux7~0_combout $end
$var wire 1 l$ inst6|REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout $end
$var wire 1 m$ inst7|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout $end
$var wire 1 n$ inst6|REGFILE|ALU|skipout~0_combout $end
$var wire 1 o$ inst6|REGFILE|ALU|skipout~1_combout $end
$var wire 1 p$ inst6|REGFILE|ALU|skipen~0_combout $end
$var wire 1 q$ inst7|inst5|wren~1_combout $end
$var wire 1 r$ inst7|inst5|E~0_combout $end
$var wire 1 s$ inst7|inst4|inst|NS[1]~0_combout $end
$var wire 1 t$ inst7|inst4|inst3|d[2]~0_combout $end
$var wire 1 u$ inst2|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 v$ inst2|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 w$ inst2|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 x$ inst2|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 y$ inst2|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 z$ inst2|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 {$ inst2|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 |$ inst2|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 }$ inst2|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 ~$ inst2|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 !% inst2|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 "% inst2|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 #% inst2|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 $% inst2|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 %% inst2|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 &% inst2|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 '% inst7|IR|dffs [15] $end
$var wire 1 (% inst7|IR|dffs [14] $end
$var wire 1 )% inst7|IR|dffs [13] $end
$var wire 1 *% inst7|IR|dffs [12] $end
$var wire 1 +% inst7|IR|dffs [11] $end
$var wire 1 ,% inst7|IR|dffs [10] $end
$var wire 1 -% inst7|IR|dffs [9] $end
$var wire 1 .% inst7|IR|dffs [8] $end
$var wire 1 /% inst7|IR|dffs [7] $end
$var wire 1 0% inst7|IR|dffs [6] $end
$var wire 1 1% inst7|IR|dffs [5] $end
$var wire 1 2% inst7|IR|dffs [4] $end
$var wire 1 3% inst7|IR|dffs [3] $end
$var wire 1 4% inst7|IR|dffs [2] $end
$var wire 1 5% inst7|IR|dffs [1] $end
$var wire 1 6% inst7|IR|dffs [0] $end
$var wire 1 7% inst6|REGFILE|CARRY|dffs [0] $end
$var wire 1 8% inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w [2] $end
$var wire 1 9% inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w [1] $end
$var wire 1 :% inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w [0] $end
$var wire 1 ;% inst7|PC|auto_generated|counter_reg_bit [11] $end
$var wire 1 <% inst7|PC|auto_generated|counter_reg_bit [10] $end
$var wire 1 =% inst7|PC|auto_generated|counter_reg_bit [9] $end
$var wire 1 >% inst7|PC|auto_generated|counter_reg_bit [8] $end
$var wire 1 ?% inst7|PC|auto_generated|counter_reg_bit [7] $end
$var wire 1 @% inst7|PC|auto_generated|counter_reg_bit [6] $end
$var wire 1 A% inst7|PC|auto_generated|counter_reg_bit [5] $end
$var wire 1 B% inst7|PC|auto_generated|counter_reg_bit [4] $end
$var wire 1 C% inst7|PC|auto_generated|counter_reg_bit [3] $end
$var wire 1 D% inst7|PC|auto_generated|counter_reg_bit [2] $end
$var wire 1 E% inst7|PC|auto_generated|counter_reg_bit [1] $end
$var wire 1 F% inst7|PC|auto_generated|counter_reg_bit [0] $end
$var wire 1 G% inst6|ALU|auto_generated|result [15] $end
$var wire 1 H% inst6|ALU|auto_generated|result [14] $end
$var wire 1 I% inst6|ALU|auto_generated|result [13] $end
$var wire 1 J% inst6|ALU|auto_generated|result [12] $end
$var wire 1 K% inst6|ALU|auto_generated|result [11] $end
$var wire 1 L% inst6|ALU|auto_generated|result [10] $end
$var wire 1 M% inst6|ALU|auto_generated|result [9] $end
$var wire 1 N% inst6|ALU|auto_generated|result [8] $end
$var wire 1 O% inst6|ALU|auto_generated|result [7] $end
$var wire 1 P% inst6|ALU|auto_generated|result [6] $end
$var wire 1 Q% inst6|ALU|auto_generated|result [5] $end
$var wire 1 R% inst6|ALU|auto_generated|result [4] $end
$var wire 1 S% inst6|ALU|auto_generated|result [3] $end
$var wire 1 T% inst6|ALU|auto_generated|result [2] $end
$var wire 1 U% inst6|ALU|auto_generated|result [1] $end
$var wire 1 V% inst6|ALU|auto_generated|result [0] $end
$var wire 1 W% inst6|REGFILE|REGFILE|R1|dffs [15] $end
$var wire 1 X% inst6|REGFILE|REGFILE|R1|dffs [14] $end
$var wire 1 Y% inst6|REGFILE|REGFILE|R1|dffs [13] $end
$var wire 1 Z% inst6|REGFILE|REGFILE|R1|dffs [12] $end
$var wire 1 [% inst6|REGFILE|REGFILE|R1|dffs [11] $end
$var wire 1 \% inst6|REGFILE|REGFILE|R1|dffs [10] $end
$var wire 1 ]% inst6|REGFILE|REGFILE|R1|dffs [9] $end
$var wire 1 ^% inst6|REGFILE|REGFILE|R1|dffs [8] $end
$var wire 1 _% inst6|REGFILE|REGFILE|R1|dffs [7] $end
$var wire 1 `% inst6|REGFILE|REGFILE|R1|dffs [6] $end
$var wire 1 a% inst6|REGFILE|REGFILE|R1|dffs [5] $end
$var wire 1 b% inst6|REGFILE|REGFILE|R1|dffs [4] $end
$var wire 1 c% inst6|REGFILE|REGFILE|R1|dffs [3] $end
$var wire 1 d% inst6|REGFILE|REGFILE|R1|dffs [2] $end
$var wire 1 e% inst6|REGFILE|REGFILE|R1|dffs [1] $end
$var wire 1 f% inst6|REGFILE|REGFILE|R1|dffs [0] $end
$var wire 1 g% inst6|REGFILE|SKIP|dffs [0] $end
$var wire 1 h% inst7|inst4|inst1|dffs [2] $end
$var wire 1 i% inst7|inst4|inst1|dffs [1] $end
$var wire 1 j% inst7|inst4|inst1|dffs [0] $end
$var wire 1 k% inst6|REGFILE|REGFILE|R2|dffs [15] $end
$var wire 1 l% inst6|REGFILE|REGFILE|R2|dffs [14] $end
$var wire 1 m% inst6|REGFILE|REGFILE|R2|dffs [13] $end
$var wire 1 n% inst6|REGFILE|REGFILE|R2|dffs [12] $end
$var wire 1 o% inst6|REGFILE|REGFILE|R2|dffs [11] $end
$var wire 1 p% inst6|REGFILE|REGFILE|R2|dffs [10] $end
$var wire 1 q% inst6|REGFILE|REGFILE|R2|dffs [9] $end
$var wire 1 r% inst6|REGFILE|REGFILE|R2|dffs [8] $end
$var wire 1 s% inst6|REGFILE|REGFILE|R2|dffs [7] $end
$var wire 1 t% inst6|REGFILE|REGFILE|R2|dffs [6] $end
$var wire 1 u% inst6|REGFILE|REGFILE|R2|dffs [5] $end
$var wire 1 v% inst6|REGFILE|REGFILE|R2|dffs [4] $end
$var wire 1 w% inst6|REGFILE|REGFILE|R2|dffs [3] $end
$var wire 1 x% inst6|REGFILE|REGFILE|R2|dffs [2] $end
$var wire 1 y% inst6|REGFILE|REGFILE|R2|dffs [1] $end
$var wire 1 z% inst6|REGFILE|REGFILE|R2|dffs [0] $end
$var wire 1 {% inst6|REGFILE|REGFILE|R3|dffs [15] $end
$var wire 1 |% inst6|REGFILE|REGFILE|R3|dffs [14] $end
$var wire 1 }% inst6|REGFILE|REGFILE|R3|dffs [13] $end
$var wire 1 ~% inst6|REGFILE|REGFILE|R3|dffs [12] $end
$var wire 1 !& inst6|REGFILE|REGFILE|R3|dffs [11] $end
$var wire 1 "& inst6|REGFILE|REGFILE|R3|dffs [10] $end
$var wire 1 #& inst6|REGFILE|REGFILE|R3|dffs [9] $end
$var wire 1 $& inst6|REGFILE|REGFILE|R3|dffs [8] $end
$var wire 1 %& inst6|REGFILE|REGFILE|R3|dffs [7] $end
$var wire 1 && inst6|REGFILE|REGFILE|R3|dffs [6] $end
$var wire 1 '& inst6|REGFILE|REGFILE|R3|dffs [5] $end
$var wire 1 (& inst6|REGFILE|REGFILE|R3|dffs [4] $end
$var wire 1 )& inst6|REGFILE|REGFILE|R3|dffs [3] $end
$var wire 1 *& inst6|REGFILE|REGFILE|R3|dffs [2] $end
$var wire 1 +& inst6|REGFILE|REGFILE|R3|dffs [1] $end
$var wire 1 ,& inst6|REGFILE|REGFILE|R3|dffs [0] $end
$var wire 1 -& inst6|REGFILE|REGFILE|R0|dffs [15] $end
$var wire 1 .& inst6|REGFILE|REGFILE|R0|dffs [14] $end
$var wire 1 /& inst6|REGFILE|REGFILE|R0|dffs [13] $end
$var wire 1 0& inst6|REGFILE|REGFILE|R0|dffs [12] $end
$var wire 1 1& inst6|REGFILE|REGFILE|R0|dffs [11] $end
$var wire 1 2& inst6|REGFILE|REGFILE|R0|dffs [10] $end
$var wire 1 3& inst6|REGFILE|REGFILE|R0|dffs [9] $end
$var wire 1 4& inst6|REGFILE|REGFILE|R0|dffs [8] $end
$var wire 1 5& inst6|REGFILE|REGFILE|R0|dffs [7] $end
$var wire 1 6& inst6|REGFILE|REGFILE|R0|dffs [6] $end
$var wire 1 7& inst6|REGFILE|REGFILE|R0|dffs [5] $end
$var wire 1 8& inst6|REGFILE|REGFILE|R0|dffs [4] $end
$var wire 1 9& inst6|REGFILE|REGFILE|R0|dffs [3] $end
$var wire 1 :& inst6|REGFILE|REGFILE|R0|dffs [2] $end
$var wire 1 ;& inst6|REGFILE|REGFILE|R0|dffs [1] $end
$var wire 1 <& inst6|REGFILE|REGFILE|R0|dffs [0] $end
$var wire 1 =& inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w [2] $end
$var wire 1 >& inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w [1] $end
$var wire 1 ?& inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w [0] $end
$var wire 1 @& inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w [2] $end
$var wire 1 A& inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w [1] $end
$var wire 1 B& inst6|REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w [0] $end
$var wire 1 C& inst2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0] $end
$var wire 1 D& inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0] $end
$var wire 1 E& inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0] $end
$var wire 1 F& inst2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0] $end
$var wire 1 G& inst2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0] $end
$var wire 1 H& inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0] $end
$var wire 1 I& inst2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0] $end
$var wire 1 J& inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0] $end
$var wire 1 K& inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0] $end
$var wire 1 L& inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0] $end
$var wire 1 M& inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0] $end
$var wire 1 N& inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0] $end
$var wire 1 O& inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0] $end
$var wire 1 P& inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0] $end
$var wire 1 Q& inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 R& inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0)%
0(%
0'%
07%
z:%
z9%
08%
0F%
0E%
0D%
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
0;%
0V%
0U%
0T%
0S%
0R%
0Q%
0P%
0O%
0N%
0M%
0L%
0K%
0J%
0I%
0H%
0G%
0f%
0e%
0d%
0c%
0b%
0a%
0`%
0_%
0^%
0]%
0\%
0[%
0Z%
0Y%
0X%
0W%
0g%
0j%
0i%
zh%
0z%
0y%
0x%
0w%
0v%
0u%
0t%
0s%
0r%
0q%
0p%
0o%
0n%
0m%
0l%
0k%
0,&
0+&
0*&
0)&
0(&
0'&
0&&
0%&
0$&
0#&
0"&
0!&
0~%
0}%
0|%
0{%
0<&
0;&
0:&
09&
08&
07&
06&
05&
04&
03&
02&
01&
00&
0/&
0.&
0-&
z?&
z>&
0=&
zB&
zA&
0@&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0.
0/
00
11
0=
0<
0;
0:
09
08
07
06
05
04
03
02
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
00!
01!
12!
x3!
14!
15!
16!
17!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
1F"
1G"
0H"
0I"
1J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
1V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
1~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
1h#
0i#
0j#
0k#
0l#
1m#
1n#
1o#
1p#
1q#
1r#
1s#
1t#
1u#
1v#
1w#
1x#
1y#
1z#
1{#
1|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
1I$
0J$
0K$
1L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0&%
0%%
0$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
0+%
0*%
$end
#10000
0!
0F"
#20000
1!
1F"
1j%
1t$
1p$
1H"
18!
07!
1Z"
01
1/
0G"
1s$
#20001
1J&
1F&
1R&
1N&
1|$
1u$
1&%
1"%
1A"
1E"
16"
1="
0r#
1R%
1]#
1X#
1S#
1N#
1I#
1M$
1C#
1>#
19#
16$
13#
1.#
1)#
1C$
1b#
1I"
1($
0n#
1V%
0I$
1i#
1S"
0v#
1N%
1l"
1'!
1~
1/!
1+!
0s#
1Q%
0o#
1U%
0w#
1M%
1!$
1$$
1Q$
1;$
1'$
0s$
1c#
1E$
1*#
1/#
14#
17$
1:#
1?#
1D#
1N$
1J#
1O#
1T#
1Y#
1^#
0t#
1P%
0p#
1T%
0x#
1L%
1&$
0u#
1O%
0q#
1S%
0y#
1K%
0N%
0R%
0z#
1J%
0{#
1I%
0|#
1H%
1G%
#30000
0!
0F"
#40000
1!
1F"
12%
16%
1.%
1'%
0j%
14&
18&
1F%
1<&
15"
1S!
11"
1-"
0t$
0p$
0i#
1n#
0V%
1##
1U"
1)$
1R%
15#
1M"
1N%
1E#
1u
1y
1=
1}
0H"
1J$
0J"
1G!
08!
17!
1o#
0U%
1F#
16#
1$#
0!$
1l#
0Z"
11
0/
1-
1*$
1l$
1i$
1f$
1c$
1`$
1]$
1Z$
1W$
1T$
1F$
1A$
1>$
1~#
1G"
1p#
0T%
0G%
1'#
0$$
17#
03#
1G#
0C#
1q#
0S%
1(#
0C$
18#
06$
1H#
0M$
0Q$
0D#
0;$
04#
0&$
1r#
0R%
1-#
0)#
1=#
09#
1M#
0I#
0l$
0N$
0Z$
07$
0E$
0'$
1s#
0Q%
12#
0.#
1B#
0>#
1R#
0N#
0i$
0J#
0W$
0:#
0A$
0*#
0F$
1t#
0P%
13#
1C#
1W#
0S#
0f$
0O#
0T$
0?#
0>$
0/#
1u#
0O%
1\#
0X#
0c$
0T#
1Q$
1D#
1;$
14#
1v#
0N%
1a#
0]#
0`$
0Y#
1w#
0M%
1{"
0b#
0]$
0^#
1x#
0L%
1|"
0~#
0c#
1y#
0K%
1!#
1z#
0J%
1{#
0I%
1|#
0H%
1G%
#50000
0!
0F"
#60000
1!
1F"
1j%
1t$
1p$
1i#
1H"
18!
07!
1!$
0l#
1Z"
01
1/
1'$
1~#
0G"
0G%
0~#
#60001
1K&
0R&
1P&
0N&
1E&
1}$
0&%
1$%
0"%
1v$
17"
0A"
1C"
0E"
1>"
1"$
0|#
1H%
1l#
0h#
1W"
1R%
0a#
1]#
0\#
1X#
0W#
1S#
0R#
1N#
0M#
1I#
0H#
1M$
0C#
0B#
1>#
0=#
19#
08#
16$
03#
02#
1.#
0-#
1)#
0(#
1C$
0{"
1b#
0I"
14$
0p#
1T%
0($
1V%
0u#
1O%
1"#
1q"
1(!
0/!
1-!
0+!
1!!
1]$
0;$
1A$
0'$
1T$
0b#
0]#
0X#
0S#
0N#
0I#
0G#
1C#
0>#
09#
07#
13#
0.#
0)#
0|"
0q#
1S%
0v#
1N%
1R$
1<$
1z"
1=&
0E#
05#
0##
0'#
1$$
1X"
0i#
1n$
1~#
1c#
1E$
1*#
1/#
04#
17$
1:#
1?#
0D#
1N$
1J#
1O#
1T#
1Y#
1^#
1s$
0M$
06$
0R%
0w#
1M%
0C$
0!$
0$#
06#
0F#
1'#
0$$
17#
03#
1G#
0C#
1o$
1l$
0]$
1Z$
0T$
1F$
0A$
1;$
0~#
1&$
0!#
0*#
0/#
14#
0:#
0?#
1D#
0J#
0O#
0T#
0Y#
0^#
0c#
0x#
1L%
1C$
16$
1M$
0G#
1C#
07#
13#
0'#
1$$
0Q$
0D#
0;$
04#
0&$
0E$
0l$
0Z$
07$
0N$
1'$
0y#
1K%
0M$
06$
0C$
1&$
1;$
14#
1Q$
1D#
1l$
1N$
1Z$
17$
1E$
0F$
0'$
0z#
1J%
0E$
0Z$
07$
0l$
0N$
1F$
1'$
0{#
1I%
0F$
0H%
#70000
0!
0F"
#80000
1!
1F"
1i%
02%
14%
06%
1/%
1(%
0j%
1g%
1E%
0F%
1^%
1b%
1f%
1c!
1_!
1[!
0S!
1R!
1;!
0p$
0"#
1##
15#
1E#
0)$
1+$
0=&
10!
1<
0=
1E
1I
1M
1j#
0H"
0J$
1J"
1H$
0*$
1F!
0G!
08!
19!
0+$
1F#
16#
1$#
0Z"
10
0/
0-
1,
1*$
1,$
0s$
1'#
0$$
17#
03#
1G#
0C#
0,$
1C$
16$
1M$
0Q$
0D#
0;$
04#
0&$
1l$
1N$
1Z$
17$
1E$
0'$
1F$
#90000
0!
0F"
#100000
1!
1F"
0i%
0t$
0j#
09!
17!
11
00
1G"
#100001
0J&
1O&
0P&
0|$
1#%
0$%
0C"
1B"
0="
1p#
0T%
0S%
1v#
0N%
0'!
1,!
0-!
1S%
1w#
0M%
1x#
0L%
1y#
0K%
1z#
0J%
1{#
0I%
1H%
#110000
0!
0F"
#120000
1!
1F"
04%
13%
0.%
1j%
1t$
1p$
04$
12$
1"#
0l"
1H"
18!
07!
0E#
05#
0##
1Z"
01
1/
0o$
0G"
1s$
0$#
06#
0F#
0G#
1C#
07#
13#
0'#
1$$
0M$
06$
0C$
1&$
1;$
14#
1Q$
1D#
0E$
0Z$
07$
0l$
0N$
1'$
0F$
#130000
0!
0F"
#140000
1!
1F"
1i%
0j%
0g%
1F%
1S!
0;!
0p$
0"#
1)$
1@&
00!
1=
1j#
0H"
1J$
0J"
1G!
08!
19!
1+$
0@&
0Z"
10
0/
1-
0*$
0s$
1,$
#150000
0!
0F"
#160000
1!
1F"
0i%
0t$
0j#
09!
17!
11
00
1G"
#170000
0!
0F"
#180000
1!
1F"
1j%
1t$
1p$
1"#
1H"
18!
07!
1@&
1Z"
01
1/
0G"
1s$
#190000
0!
0F"
#200000
1!
1F"
1i%
0j%
1D%
0E%
0F%
1r%
1v%
1z%
1s!
1o!
1k!
0S!
0R!
1Q!
0p$
0"#
1##
15#
1E#
0)$
0+$
1-$
1;
0<
0=
1U
1Y
1]
1j#
0H"
0J$
1J"
0H$
1*$
15$
0,$
1E!
0F!
0G!
08!
19!
0-$
1F#
16#
1$#
0@&
0Z"
10
0/
0-
0,
1+
0*$
1,$
1.$
0s$
1'#
0$$
17#
03#
1G#
0C#
0.$
1C$
16$
1M$
0Q$
0D#
0;$
04#
0&$
1l$
1N$
1Z$
17$
1E$
0'$
1F$
#210000
0!
0F"
#220000
1!
1F"
0i%
0t$
0j#
09!
17!
11
00
1G"
#220001
1J&
1|$
1="
0v#
1N%
1'!
0w#
1M%
0x#
1L%
0y#
1K%
0z#
1J%
0{#
1I%
0H%
#230000
0!
0F"
#240000
1!
1F"
1.%
1j%
1t$
1p$
1"#
1l"
1H"
18!
07!
1@&
1Z"
01
1/
1o$
0G"
1s$
#250000
0!
0F"
#260000
1!
1F"
1i%
0j%
1g%
1F%
0r%
0v%
0z%
1y%
1u%
1q%
1j!
1n!
1r!
0s!
0o!
0k!
1S!
1;!
0p$
0"#
1t"
1v"
1x"
0##
05#
0E#
1)$
0@&
10!
1=
0U
0Y
0]
1\
1X
1T
1j#
0H"
1J$
0J"
1G!
08!
19!
0F#
06#
0$#
1y"
1w"
1u"
0Z"
10
0/
1-
1*$
0s$
1H#
0M$
18#
06$
1(#
0C$
0'#
1$$
07#
13#
0G#
1C#
1I#
19#
1)#
0(#
1C$
08#
16$
0H#
1M$
1Q$
1D#
1;$
14#
1&$
0E$
0Z$
07$
0l$
0N$
0)#
09#
0I#
1l$
1N$
1Z$
17$
1E$
1A$
1*#
1W$
1:#
1i$
1J#
0F$
1'$
0i$
0J#
0W$
0:#
0A$
0*#
1F$
#270000
0!
0F"
#280000
1!
1F"
0i%
0t$
0j#
09!
17!
11
00
1G"
#280001
0J&
0|$
0="
1v#
0N%
0'!
1w#
0M%
1x#
0L%
1y#
0K%
1z#
0J%
1{#
0I%
1H%
#290000
0!
0F"
#300000
1!
1F"
0.%
1j%
1t$
1p$
1"#
0l"
1H"
18!
07!
1Z"
01
1/
0o$
0G"
1s$
#310000
0!
0F"
#320000
1!
1F"
1i%
0j%
0g%
1E%
0F%
0S!
1R!
0;!
0p$
0"#
0)$
1+$
1@&
00!
1<
0=
1j#
0H"
0J$
1J"
1H$
0*$
1F!
0G!
08!
19!
0+$
1-$
0@&
0Z"
10
0/
0-
1,
1*$
0,$
0s$
0-$
1,$
1.$
0.$
#330000
0!
0F"
#340000
1!
1F"
0i%
0t$
0j#
09!
17!
11
00
1G"
#340001
1D&
0K&
0F&
0O&
1C&
1x$
0}$
0u$
0#%
1w$
18"
0B"
06"
0>"
19"
0{#
1I%
0l#
1q#
0S%
1u#
0O%
0z#
1J%
1#!
0(!
0~
0,!
1"!
0H%
1R%
1N%
0I%
1G%
#350000
0!
0F"
#360000
1!
1F"
03%
0/%
1*%
1)%
0'%
1j%
1t$
1p$
02$
0"$
0q"
1n"
1T"
0S"
1H"
18!
07!
1Z"
1Y"
0V"
0n$
1E#
15#
1##
0x"
0v"
0t"
1O"
01
1/
0G"
0Z"
0u"
0w"
0y"
1$#
16#
1F#
1G#
0C#
17#
03#
1'#
0$$
0C$
06$
0M$
1M$
16$
1C$
0l$
0N$
0Z$
07$
0E$
0&$
0;$
04#
0Q$
0D#
1E$
1Z$
17$
1l$
1N$
0'$
0F$
1F$
#370000
0!
0F"
#380000
1!
1F"
0j%
0t$
0p$
0H"
08!
17!
0O"
11
0/
1G"
#390000
0!
0F"
#400000
1!
1F"
1j%
1t$
1p$
1H"
18!
07!
1O"
01
1/
0G"
#410000
0!
0F"
#420000
1!
1F"
0j%
0t$
0p$
0H"
08!
17!
0O"
11
0/
1G"
#430000
0!
0F"
#440000
1!
1F"
1j%
1t$
1p$
1H"
18!
07!
1O"
01
1/
0G"
#450000
0!
0F"
#460000
1!
1F"
0j%
0t$
0p$
0H"
08!
17!
0O"
11
0/
1G"
#470000
0!
0F"
#480000
1!
1F"
1j%
1t$
1p$
1H"
18!
07!
1O"
01
1/
0G"
#490000
0!
0F"
#500000
1!
1F"
0j%
0t$
0p$
0H"
08!
17!
0O"
11
0/
1G"
#510000
0!
0F"
#520000
1!
1F"
1j%
1t$
1p$
1H"
18!
07!
1O"
01
1/
0G"
#530000
0!
0F"
#540000
1!
1F"
0j%
0t$
0p$
0H"
08!
17!
0O"
11
0/
1G"
#550000
0!
0F"
#560000
1!
1F"
1j%
1t$
1p$
1H"
18!
07!
1O"
01
1/
0G"
#570000
0!
0F"
#580000
1!
1F"
0j%
0t$
0p$
0H"
08!
17!
0O"
11
0/
1G"
#590000
0!
0F"
#600000
1!
1F"
1j%
1t$
1p$
1H"
18!
07!
1O"
01
1/
0G"
#610000
0!
0F"
#620000
1!
1F"
0j%
0t$
0p$
0H"
08!
17!
0O"
11
0/
1G"
#630000
0!
0F"
#640000
1!
1F"
1j%
1t$
1p$
1H"
18!
07!
1O"
01
1/
0G"
#650000
0!
0F"
#660000
1!
1F"
0j%
0t$
0p$
0H"
08!
17!
0O"
11
0/
1G"
#670000
0!
0F"
#680000
1!
1F"
1j%
1t$
1p$
1H"
18!
07!
1O"
01
1/
0G"
#690000
0!
0F"
#700000
1!
1F"
0j%
0t$
0p$
0H"
08!
17!
0O"
11
0/
1G"
#710000
0!
0F"
#720000
1!
1F"
1j%
1t$
1p$
1H"
18!
07!
1O"
01
1/
0G"
#730000
0!
0F"
#740000
1!
1F"
0j%
0t$
0p$
0H"
08!
17!
0O"
11
0/
1G"
#750000
0!
0F"
#760000
1!
1F"
1j%
1t$
1p$
1H"
18!
07!
1O"
01
1/
0G"
#770000
0!
0F"
#780000
1!
1F"
0j%
0t$
0p$
0H"
08!
17!
0O"
11
0/
1G"
#790000
0!
0F"
#800000
1!
1F"
1j%
1t$
1p$
1H"
18!
07!
1O"
01
1/
0G"
#810000
0!
0F"
#820000
1!
1F"
0j%
0t$
0p$
0H"
08!
17!
0O"
11
0/
1G"
#830000
0!
0F"
#840000
1!
1F"
1j%
1t$
1p$
1H"
18!
07!
1O"
01
1/
0G"
#850000
0!
0F"
#860000
1!
1F"
0j%
0t$
0p$
0H"
08!
17!
0O"
11
0/
1G"
#870000
0!
0F"
#880000
1!
1F"
1j%
1t$
1p$
1H"
18!
07!
1O"
01
1/
0G"
#890000
0!
0F"
#900000
1!
1F"
0j%
0t$
0p$
0H"
08!
17!
0O"
11
0/
1G"
#910000
0!
0F"
#920000
1!
1F"
1j%
1t$
1p$
1H"
18!
07!
1O"
01
1/
0G"
#930000
0!
0F"
#940000
1!
1F"
0j%
0t$
0p$
0H"
08!
17!
0O"
11
0/
1G"
#950000
0!
0F"
#960000
1!
1F"
1j%
1t$
1p$
1H"
18!
07!
1O"
01
1/
0G"
#970000
0!
0F"
#980000
1!
1F"
0j%
0t$
0p$
0H"
08!
17!
0O"
11
0/
1G"
#990000
0!
0F"
#1000000
