# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../real_lab5.srcs/sources_1/new/condition_code_logic.sv" \
"../../../../real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/control.sv" \
"../../../../real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/cpu.sv" \
"../../../../real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/cpu_to_io.sv" \
"../../../../real_lab5.srcs/sources_1/imports/sources_1/new/fetch.sv" \
"../../../../real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/hex_driver.sv" \
"../../../../real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/instantiate_ram.sv" \
"../../../../real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/load_reg.sv" \
"../../../../real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/memory.sv" \
"../../../../real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/processor_top.sv" \
"../../../../real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/slc3.sv" \
"../../../../real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/sync.sv" \
"../../../../real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/test_memory.sv" \
"../../../../real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/testbench_5_1.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
