Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 16 Nov 2018 00:30:17 -0000
Received: from icoremail.net (unknown [209.85.210.170])
	by mail-app2 (Coremail) with SMTP id by_KCgCn31wl9u1bHamdAQ--.46871S3;
	Fri, 16 Nov 2018 06:41:42 +0800 (CST)
Received: from mail-pf1-f170.google.com (unknown [209.85.210.170])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwBXOUUj9u1bweFFAA--.1389S3;
	Fri, 16 Nov 2018 06:41:39 +0800 (CST)
Received: by mail-pf1-f170.google.com with SMTP id b81-v6so9885422pfe.11
        for <xuliker@zju.edu.cn>; Thu, 15 Nov 2018 14:41:39 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:from:to:cc:subject
         :date:message-id:mime-version:content-transfer-encoding:sender
         :precedence:list-id;
        bh=NLD4R/YTd5NWWNTehYtqzH5Sq5bxq2erjxwvS1xEomw=;
        b=J/3R2L5zVlnlCtTfy0BdMHi7t+SZv8rkAVLqvID2RcVjXohmk4mzsMwq5H2SotaaY/
         lD7xj3IWBlgWW7UKVlOoWHplhAOJJxLyaPB2v0TaJbf2Yixf3GgfMv2in1MUcL7gm04q
         5E2H/viV9BKr+XpITiZxPwQ93aoBFPIvnQvhoYHP2uzx+kiVMdsH0We7vP2rlxt6gcrf
         lEbQ2jLnIyc8GSEUV6L2w6evCCXK67BfkHmQKHocgxYCNDwjMPdmj9IJaLbYfo3HDfYa
         T+FpJ3iGKMEb9miNNNPwtq/ndmczqPMyjmcUOJNnUB8ytg+19RNYySxoMEtNvmCfbeHM
         wChQ==
X-Gm-Message-State: AGRZ1gKxGw3pWljyBUwm7XD23L6hGvekh7DdmU3FB9Vbk1B+CPrtGtRt
	cZRaEWc/G1fGivWW1eQlEwjAn5AWMu7CZsLNydQi7HJzgXOPvLDDBw==
X-Received: by 2002:a63:fd53:: with SMTP id m19mr7724613pgj.340.1542321699420;
        Thu, 15 Nov 2018 14:41:39 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp1161128pju;
        Thu, 15 Nov 2018 14:41:38 -0800 (PST)
X-Google-Smtp-Source: AJdET5f7iEZJ6lT9EBgoNYgg0bP9Iz3T0J9+rw9TuwoxsnbcnD6DX4ubFbKA/ppYVcKURUmKu+dq
X-Received: by 2002:aa7:87ce:: with SMTP id i14mr786381pfo.20.1542321698395;
        Thu, 15 Nov 2018 14:41:38 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542321698; cv=none;
        d=google.com; s=arc-20160816;
        b=vi2Og+uLbjKd8dquipY+EGi9H3UTzqVyUHrqVb0Z065+K60PECMD4sgA7l26VUh/SE
         DVszVnONO+dJ9EvDH2YoHl16Je9FU2UIHE3T2tIPxfMXu+QGISXgsCm2/Ng/Rx9Hu7UB
         6FL0EyoS8WOpv8LF+pXJCZWlTJA56d+0RwxHDT4OtSwY0jkMHLfNsMMlss9XiHdeem1y
         l1U0zilHJamFMZtcMiPOb9CEL3NSfvHWVU5bDbEv0B7p+dQ8qkcgBobV+/jh1ZDjuUUX
         uLlKrPs770y6BkYt3bSZ25H51CXVI4tTDaGVhHW0nuHyeLwGo2MlUIyHu6r83IGSUpEi
         kjNQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding:mime-version
         :message-id:date:subject:cc:to:from:dkim-signature;
        bh=NLD4R/YTd5NWWNTehYtqzH5Sq5bxq2erjxwvS1xEomw=;
        b=IGGUjDX+uwSnQTJiyZOWQQXfU0DGWjOB4aygThtVE4lW/+eNEwhi9V2ojs+kZMKBob
         MZeXt9qOb8kGAbcno/eVfZPCqg3+oEK47JI1jXvM4zq5i+mQJAhP3z2JJ/l+KzExZKaj
         +pf1CeQ+JNnO2jgvp+JQ1F+OJHxUA4qELnJwNstDlgar1HwX7ehNTHghsw5cO6vHV9Mh
         hkFEyErOUcbwbyOoX/oyzhWD2iXz/VFtVWtmsud01e8RXqEDQBTeP1fp6/lgZcDvqiQC
         GQCCy0nsvBz87X+f+N/mpj7UvvzLcHRqDTzdK6In3mhPSMMw9LAmHu4pPTjIRwjEpmKz
         hhLw==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@googlemail.com header.s=20161025 header.b=U22yi4f2;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=googlemail.com
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id 59-v6si5018277plp.291.2018.11.15.14.41.23;
        Thu, 15 Nov 2018 14:41:38 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727327AbeKPIvC (ORCPT <rfc822;kristofer.rye@gmail.com>
        + 99 others); Fri, 16 Nov 2018 03:51:02 -0500
Received: from mail-wr1-f66.google.com ([209.85.221.66]:33697 "EHLO
        mail-wr1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1725860AbeKPIvC (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Fri, 16 Nov 2018 03:51:02 -0500
Received: by mail-wr1-f66.google.com with SMTP id u9-v6so22903859wrr.0;
        Thu, 15 Nov 2018 14:41:16 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=googlemail.com; s=20161025;
        h=from:to:cc:subject:date:message-id:mime-version
         :content-transfer-encoding;
        bh=NLD4R/YTd5NWWNTehYtqzH5Sq5bxq2erjxwvS1xEomw=;
        b=U22yi4f2wIug/BioQ6kbNV9DzJTtnymid7OR/PdGJeYZfbnPtDcAjK2QhYPPzOPlNs
         1hEignwcLuvg2kPY50/MSq3yowoL3vGCIGXy69/9XRnYRUcBI67IXoyQLbhwwOc7lwNT
         6t+SjizLIrbwlcN8ResSrZ4nqzWCRdkShHDC+iuJOzRBnP70qC3I8hgNs5Uf+uxnCF1N
         1MxdaAtOjJ0ymy5Nrc+BODHttmrKZRE1V6lGULAmwC8LIn0ZfLweOkwDszkXyVY9ruLv
         1RtlPCD0ebJ57CiM0FJqNJAzqFPwaVUXx9s92DO4iObRf3XWNTvEVW6lYZKdKnKbRvNP
         ypGQ==
X-Received: by 2002:a5d:418b:: with SMTP id m11mr7136326wrp.8.1542321675486;
        Thu, 15 Nov 2018 14:41:15 -0800 (PST)
Received: from blackbox.darklights.net (p200300DCD717A100B85ACE585A885C51.dip0.t-ipconnect.de. [2003:dc:d717:a100:b85a:ce58:5a88:5c51])
        by smtp.googlemail.com with ESMTPSA id x12sm2076388wmc.37.2018.11.15.14.41.13
        (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
        Thu, 15 Nov 2018 14:41:14 -0800 (PST)
From: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
To: linux-amlogic@lists.infradead.org, linux-clk@vger.kernel.org,
        jbrunet@baylibre.com, narmstrong@baylibre.com
Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org,
        mturquette@baylibre.com, sboyd@kernel.org,
        Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Subject: [PATCH v2 0/6] Meson8b: make the CPU clock mutable
Date: Thu, 15 Nov 2018 23:40:42 +0100
Message-Id: <20181115224048.13511-1-martin.blumenstingl@googlemail.com>
X-Mailer: git-send-email 2.19.1
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwBXOUUj9u1bweFFAA--.1389S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxGFW5Xr43Cw1fCr18tF1fJFb_yoW5uF4fpr
	WfWw1ayr4DXFySg3ZayrW3Jr4fCa1kX3y3CrsrA340vr45G3WrKrZ2qa18GFy7Wws3A3W2
	yr13KryDCr1jvFUanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUU0bIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPab7Iv0xC_Kw4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Xr0_Ar1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jr0_
	Jr4lYx0Ex4A2jsIE14v26r1j6r4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvY0x0EwI
	xGrwCjxxvEa2IrMxkF7I0Ew4C26cxK6c8Ij28IcwCY1Ik26cxK6xAEc7vF6xCjj44lc2xS
	Y4AK6IIF6Fylc2IjII80xcxEwVAKI48JMxvI42IY6xIIjxv20xvE14v26r1I6r4UMxvI42
	IY6xIIjxv20xvEc7CjxVAFwI0_Jr0_Gr1lcIIF0xvEx4A2jsIE14v26r4UJVWxJr1lcIIF
	0xvEx4A2jsIEc7CjxVAFwI0_Gr1j6F4UJwCF04k20xvY0x0EwIxGrwCF04k20xvEw4C26c
	xK6c8Ij28IcwCF72vE77IF4wCFx2IqxVCFs4IE7xkEbVWUJVW8JwC20s026c02F40E14v2
	6r1j6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF1VAFwI0_Jw0_GFylIxkGc2
	Ij64vIr41lIxAIcVCF04k26cxKx2IYs7xG6Fyj6rWUJbIYCTnIWIevJa73UjIFyTuYvjxU
	QmhFDUUUU

This allows changing the CPU clock on the 32-bit Amlogic Meson SoCs
(Meson8, Meson8b and Meson8m2).
CPU frequency scaling will be enabled with a separate series by adding
the CPU clock and the OPP tables to meson8.dtsi and meson8b.dtsi.

While changing the CPU frequency (sys_pll or any of it's post-dividers)
we need to run the CPU clock off the XTAL clock. Otherwise the system
will lock up because we need to disable the sys_pll to change it's
rate.

This also makes the clk-pll's .enable hook a no-op if the clock is
already enabled. Otherwise we're getting lockups when calling the
first clk_{prepare_}enable on the sys_pll or any of it's children (as
the CCF propagates the enable event up to the sys_pll). This is because
the .enable hook unconditionally disables and enables the clock.
However, we can't disable that clock (not even temporarily) if the CPU
is running off sys_pll.

Additionally this adds support for more M/N combinations in sys_pll to
achieve all of the OPPs on Meson8b and all OPPs <= 1608 MHz on Meson8
and Meson8m2.

Compared to Amlogic's 3.10 kernel there's one notable difference: we
are actually allowing changes to the sys_pll. Amlogic's kernel sets
sys_pll to a fixed rate during boot and then uses a timer generate a
"virtual clock rate" by toggling between various dividers (for example:
sys_pll is set to 1536MHz. to achieve 1008MHz they are toggling every
2500us between 1536MHZ and 768MHz so the average over <period, for
example one second> is 1008MHz).
I could reproduce any situation where changing sys_pll failed (for
example due to high temperature). To prove that I ran "stress --cpu 4"
for multiple hours and then cycled through all available CPU
frequencies (while keeping "stress" running in the background). This
worked fine on my Meson8b Odroid-C1 and EC-100 boards as well as my
Meson8m2 board.


Dependencies:
This series is built on top of the latest clk-meson.git tree and the
patches from my other series [1] "Meson8b: fixes for the cpu_scale_div
clock".


Changes since v1 at [0]:
- re-ordered patches as suggested by Jerome: keep all fixes first, then
  the new "features"
- squashed patches "clk-pll: check if the clock is already enabled" and
  "clk-pll: add the is_enabled function in the clk_ops". This also
  allows calling clk_hw_is_enabled() from meson_clk_pll_enable()
  instead of calling meson_clk_pll_is_enabled() directly (this matches
  the implementation of sclk-div.c)
- documented the dependencies of this series in the cover-letter
- dropped "RFC" prefix
- collected Jerome's Acked-/Reviewed-by's (thanks for the quick
  response!)


[0] https://patchwork.kernel.org/cover/10683317/
[1] https://patchwork.kernel.org/cover/10617617/


Martin Blumenstingl (6):
  clk: meson: clk-pll: check if the clock is already enabled
  clk: meson: meson8b: do not use cpu_div3 for cpu_scale_out_sel
  clk: meson: meson8b: mark the CPU clock as CLK_IS_CRITICAL
  clk: meson: meson8b: add support for more M/N values in sys_pll
  clk: meson: meson8b: run from the XTAL when changing the CPU frequency
  clk: meson: meson8b: allow changing the CPU clock tree

 drivers/clk/meson/clk-pll.c | 19 ++++++++
 drivers/clk/meson/meson8b.c | 94 +++++++++++++++++++++++++++++++++----
 2 files changed, 104 insertions(+), 9 deletions(-)

-- 
2.19.1
