<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Sep 30 22:10:51 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     MyTopLevel
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets jtag_io_jtag_tck_c]
            1516 items scored, 1266 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 6.272ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             jtag_ctrl_tap_instruction_i0  (from jtag_io_jtag_tck_c +)
   Destination:    FD1S3AX    D              jtag_ctrl_tap_tdoUnbufferd_regNext_135  (to jtag_io_jtag_tck_c -)

   Delay:                   8.612ns  (30.8% logic, 69.2% route), 6 logic levels.

 Constraint Details:

      8.612ns data_path jtag_ctrl_tap_instruction_i0 to jtag_ctrl_tap_tdoUnbufferd_regNext_135 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 6.272ns

 Path Details: jtag_ctrl_tap_instruction_i0 to jtag_ctrl_tap_tdoUnbufferd_regNext_135

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              jtag_ctrl_tap_instruction_i0 (from jtag_io_jtag_tck_c)
Route        10   e 1.662                                  jtag_ctrl_tap_instruction[0]
LUT4        ---     0.493              A to Z              i1_2_lut_rep_69
Route         2   e 1.141                                  n2297
LUT4        ---     0.493              D to Z              i3_4_lut_rep_61
Route         3   e 1.258                                  n2289
LUT4        ---     0.493              D to Z              i1_4_lut_adj_22
Route         1   e 0.020                                  n10
MUXL5       ---     0.233           ALUT to Z              i30
Route         1   e 0.941                                  n15
LUT4        ---     0.493              C to Z              i1_4_lut_adj_21
Route         1   e 0.941                                  jtag_ctrl_tap_tdoUnbufferd
                  --------
                    8.612  (30.8% logic, 69.2% route), 6 logic levels.


Error:  The following path violates requirements by 6.242ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             jtag_ctrl_tap_instruction_i1  (from jtag_io_jtag_tck_c +)
   Destination:    FD1S3AX    D              jtag_ctrl_tap_tdoUnbufferd_regNext_135  (to jtag_io_jtag_tck_c -)

   Delay:                   8.582ns  (30.9% logic, 69.1% route), 6 logic levels.

 Constraint Details:

      8.582ns data_path jtag_ctrl_tap_instruction_i1 to jtag_ctrl_tap_tdoUnbufferd_regNext_135 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 6.242ns

 Path Details: jtag_ctrl_tap_instruction_i1 to jtag_ctrl_tap_tdoUnbufferd_regNext_135

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              jtag_ctrl_tap_instruction_i1 (from jtag_io_jtag_tck_c)
Route         9   e 1.632                                  jtag_ctrl_tap_instruction[1]
LUT4        ---     0.493              B to Z              i1_2_lut_rep_69
Route         2   e 1.141                                  n2297
LUT4        ---     0.493              D to Z              i3_4_lut_rep_61
Route         3   e 1.258                                  n2289
LUT4        ---     0.493              D to Z              i1_4_lut_adj_22
Route         1   e 0.020                                  n10
MUXL5       ---     0.233           ALUT to Z              i30
Route         1   e 0.941                                  n15
LUT4        ---     0.493              C to Z              i1_4_lut_adj_21
Route         1   e 0.941                                  jtag_ctrl_tap_tdoUnbufferd
                  --------
                    8.582  (30.9% logic, 69.1% route), 6 logic levels.


Error:  The following path violates requirements by 6.169ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             jtag_ctrl_tap_instruction_i4  (from jtag_io_jtag_tck_c +)
   Destination:    FD1S3AX    D              jtag_ctrl_tap_tdoUnbufferd_regNext_135  (to jtag_io_jtag_tck_c -)

   Delay:                   8.509ns  (31.1% logic, 68.9% route), 6 logic levels.

 Constraint Details:

      8.509ns data_path jtag_ctrl_tap_instruction_i4 to jtag_ctrl_tap_tdoUnbufferd_regNext_135 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 6.169ns

 Path Details: jtag_ctrl_tap_instruction_i4 to jtag_ctrl_tap_tdoUnbufferd_regNext_135

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              jtag_ctrl_tap_instruction_i4 (from jtag_io_jtag_tck_c)
Route         2   e 1.198                                  jtag_ctrl_tap_instruction[4]
LUT4        ---     0.493              A to Z              i3_4_lut
Route         7   e 1.502                                  n14
LUT4        ---     0.493              B to Z              i3_4_lut_rep_61
Route         3   e 1.258                                  n2289
LUT4        ---     0.493              D to Z              i1_4_lut_adj_22
Route         1   e 0.020                                  n10
MUXL5       ---     0.233           ALUT to Z              i30
Route         1   e 0.941                                  n15
LUT4        ---     0.493              C to Z              i1_4_lut_adj_21
Route         1   e 0.941                                  jtag_ctrl_tap_tdoUnbufferd
                  --------
                    8.509  (31.1% logic, 68.9% route), 6 logic levels.

Warning: 8.772 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets jtag_io_jtag_tck_c]      |     5.000 ns|    17.544 ns|     6 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n2289                                   |       3|     416|     32.86%
                                        |        |        |
jtag_io_jtag_tck_c_enable_67            |      32|     352|     27.80%
                                        |        |        |
n14                                     |       7|     316|     24.96%
                                        |        |        |
n1396                                   |      19|     228|     18.01%
                                        |        |        |
jtag_ctrl_tap_fsm_state[3]              |      26|     172|     13.59%
                                        |        |        |
jtag_ctrl_tap_fsm_state[2]              |      32|     170|     13.43%
                                        |        |        |
jtag_ctrl_tap_fsm_state[1]              |      26|     169|     13.35%
                                        |        |        |
jtag_ctrl_tap_fsm_state[0]              |      34|     127|     10.03%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 1266  Score: 2644518

Constraints cover  1516 paths, 196 nets, and 661 connections (95.1% coverage)


Peak memory: 185286656 bytes, TRCE: 1482752 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
