module Branchsel(
input logic zero,pcBranch,
input logic out_last_bit,
input logic [1:0]branch_type,
output logic mux_pc2branch
);

always_comb begin
    unique case(branch_type)
        2'b00: mux_pc2branch<=(branch & is_zero);
        2'b01: mux_pc2branch<=(branch & (!is_zero));
        2'b10: mux_pc2branch<=(branch & (out_last_bit));
        2'b11: mux_pc2branch<=(branch & !(out_last_bit));      
    endcase
end


endmodule